Analysis & Synthesis report for HPSFPGA
Wed Apr 18 22:22:47 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |HPSFPGA|hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 11. Registers Protected by Synthesis
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|fetchStage:FS|memInstruction:memI|altsyncram:altsyncram_component|altsyncram_4ag1:auto_generated
 18. Source assignments for hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll
 19. Source assignments for hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0
 20. Source assignments for hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad
 21. Source assignments for hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated
 22. Source assignments for hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 23. Source assignments for hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 24. Source assignments for hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 25. Source assignments for hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 26. Source assignments for hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0
 27. Source assignments for hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct
 28. Source assignments for hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll
 29. Source assignments for hps_fpga:u0|mem_interface:vectorial_mem_0|memory:mem_instance|altsyncram:altsyncram_component|altsyncram_08o1:auto_generated
 30. Source assignments for hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|hps_fpga_mm_interconnect_0_cmd_demux:cmd_demux
 31. Source assignments for hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|hps_fpga_mm_interconnect_0_cmd_demux:cmd_demux_001
 32. Source assignments for hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|hps_fpga_mm_interconnect_0_cmd_demux:cmd_demux_002
 33. Source assignments for hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|hps_fpga_mm_interconnect_0_rsp_demux:rsp_demux
 34. Source assignments for hps_fpga:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 35. Source assignments for hps_fpga:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 36. Source assignments for hps_fpga:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 37. Source assignments for hps_fpga:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 38. Parameter Settings for User Entity Instance: hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|fetchStage:FS|memInstruction:memI|altsyncram:altsyncram_component
 39. Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_hps_0:hps_0
 40. Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll
 41. Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0
 42. Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy
 43. Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc
 44. Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads
 45. Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads
 46. Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc
 47. Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc
 48. Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc
 49. Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc
 50. Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc
 51. Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc
 52. Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc
 53. Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc
 54. Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc
 55. Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc
 56. Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc
 57. Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc
 58. Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc
 59. Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc
 60. Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc
 61. Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc
 62. Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc
 63. Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc
 64. Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc
 65. Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc
 66. Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc
 67. Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc
 68. Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc
 69. Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc
 70. Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc
 71. Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad
 72. Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad
 73. Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad
 74. Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad
 75. Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad
 76. Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs
 77. Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 78. Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs
 79. Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 80. Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs
 81. Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 82. Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs
 83. Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 84. Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq
 85. Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0
 86. Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct
 87. Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll
 88. Parameter Settings for User Entity Instance: hps_fpga:u0|mem_interface:vectorial_mem_0|memory:mem_instance|altsyncram:altsyncram_component
 89. Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vp_0_avalon_master_translator
 90. Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vectorial_mem_0_avalon_slave_0_translator
 91. Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent
 92. Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size
 93. Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:vp_0_avalon_master_agent
 94. Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vectorial_mem_0_avalon_slave_0_agent
 95. Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vectorial_mem_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 96. Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rsp_fifo
 97. Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo
 98. Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|hps_fpga_mm_interconnect_0_router:router|hps_fpga_mm_interconnect_0_router_default_decode:the_default_decode
 99. Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|hps_fpga_mm_interconnect_0_router:router_001|hps_fpga_mm_interconnect_0_router_default_decode:the_default_decode
100. Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|hps_fpga_mm_interconnect_0_router:router_002|hps_fpga_mm_interconnect_0_router_default_decode:the_default_decode
101. Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|hps_fpga_mm_interconnect_0_router_003:router_003|hps_fpga_mm_interconnect_0_router_003_default_decode:the_default_decode
102. Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter
103. Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
104. Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
105. Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
106. Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
107. Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
108. Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
109. Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
110. Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
111. Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
112. Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
113. Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
114. Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
115. Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
116. Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
117. Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
118. Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
119. Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|hps_fpga_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
120. Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|hps_fpga_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
121. Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|hps_fpga_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
122. Parameter Settings for User Entity Instance: hps_fpga:u0|altera_reset_controller:rst_controller
123. Parameter Settings for User Entity Instance: hps_fpga:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
124. Parameter Settings for User Entity Instance: hps_fpga:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
125. Parameter Settings for User Entity Instance: hps_fpga:u0|altera_reset_controller:rst_controller_001
126. Parameter Settings for User Entity Instance: hps_fpga:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
127. Parameter Settings for User Entity Instance: hps_fpga:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
128. altsyncram Parameter Settings by Entity Instance
129. Port Connectivity Checks: "hps_fpga:u0|altera_reset_controller:rst_controller_001"
130. Port Connectivity Checks: "hps_fpga:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
131. Port Connectivity Checks: "hps_fpga:u0|altera_reset_controller:rst_controller"
132. Port Connectivity Checks: "hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|hps_fpga_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
133. Port Connectivity Checks: "hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub"
134. Port Connectivity Checks: "hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub"
135. Port Connectivity Checks: "hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub"
136. Port Connectivity Checks: "hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub"
137. Port Connectivity Checks: "hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub"
138. Port Connectivity Checks: "hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract"
139. Port Connectivity Checks: "hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub"
140. Port Connectivity Checks: "hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min"
141. Port Connectivity Checks: "hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"
142. Port Connectivity Checks: "hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|hps_fpga_mm_interconnect_0_router_003:router_003|hps_fpga_mm_interconnect_0_router_003_default_decode:the_default_decode"
143. Port Connectivity Checks: "hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|hps_fpga_mm_interconnect_0_router:router|hps_fpga_mm_interconnect_0_router_default_decode:the_default_decode"
144. Port Connectivity Checks: "hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo"
145. Port Connectivity Checks: "hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rsp_fifo"
146. Port Connectivity Checks: "hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vectorial_mem_0_avalon_slave_0_agent"
147. Port Connectivity Checks: "hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:vp_0_avalon_master_agent"
148. Port Connectivity Checks: "hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size"
149. Port Connectivity Checks: "hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent"
150. Port Connectivity Checks: "hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vectorial_mem_0_avalon_slave_0_translator"
151. Port Connectivity Checks: "hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vp_0_avalon_master_translator"
152. Port Connectivity Checks: "hps_fpga:u0|mem_interface:vectorial_mem_0|memory:mem_instance"
153. Port Connectivity Checks: "hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"
154. Port Connectivity Checks: "hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst"
155. Port Connectivity Checks: "hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs"
156. Port Connectivity Checks: "hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad"
157. Port Connectivity Checks: "hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad"
158. Port Connectivity Checks: "hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad"
159. Port Connectivity Checks: "hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad"
160. Port Connectivity Checks: "hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc"
161. Port Connectivity Checks: "hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc"
162. Port Connectivity Checks: "hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc"
163. Port Connectivity Checks: "hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc"
164. Port Connectivity Checks: "hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc"
165. Port Connectivity Checks: "hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc"
166. Port Connectivity Checks: "hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc"
167. Port Connectivity Checks: "hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc"
168. Port Connectivity Checks: "hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc"
169. Port Connectivity Checks: "hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc"
170. Port Connectivity Checks: "hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc"
171. Port Connectivity Checks: "hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc"
172. Port Connectivity Checks: "hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc"
173. Port Connectivity Checks: "hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc"
174. Port Connectivity Checks: "hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc"
175. Port Connectivity Checks: "hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc"
176. Port Connectivity Checks: "hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc"
177. Port Connectivity Checks: "hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc"
178. Port Connectivity Checks: "hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc"
179. Port Connectivity Checks: "hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc"
180. Port Connectivity Checks: "hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc"
181. Port Connectivity Checks: "hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc"
182. Port Connectivity Checks: "hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc"
183. Port Connectivity Checks: "hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc"
184. Port Connectivity Checks: "hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc"
185. Port Connectivity Checks: "hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads"
186. Port Connectivity Checks: "hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"
187. Port Connectivity Checks: "hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"
188. Port Connectivity Checks: "hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"
189. Port Connectivity Checks: "hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst"
190. Port Connectivity Checks: "hps_fpga:u0|hps_fpga_hps_0:hps_0"
191. Port Connectivity Checks: "hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|memStage:MS"
192. Port Connectivity Checks: "hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|EXMEMreg:exreg"
193. Port Connectivity Checks: "hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|exeStage:ES|mux_alu_concat:mux_al_c"
194. Port Connectivity Checks: "hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|exeStage:ES"
195. Port Connectivity Checks: "hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|fetchStage:FS|memInstruction:memI"
196. Port Connectivity Checks: "hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|fetchStage:FS"
197. Port Connectivity Checks: "hps_fpga:u0|vectorial_processor_interface:vp_0"
198. Port Connectivity Checks: "hps_fpga:u0"
199. Post-Synthesis Netlist Statistics for Top Partition
200. Post-Synthesis Netlist Statistics for Partition hps_fpga_hps_0_hps_io_border:border
201. Elapsed Time Per Partition
202. Analysis & Synthesis Messages
203. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Apr 18 22:22:47 2018       ;
; Quartus Prime Version           ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                   ; HPSFPGA                                     ;
; Top-level Entity Name           ; HPSFPGA                                     ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 520                                         ;
; Total pins                      ; 118                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 2,097,152                                   ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 1                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; HPSFPGA            ; HPSFPGA            ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Maximum processors allowed for parallel compilation                             ; 6                  ;                    ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 6           ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+
; File Name with User-Entered Path                                                                                                                                                        ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                                                                                                            ; Library  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+
; files/memInstruction.v                                                                                                                                                                  ; yes             ; User Wizard-Generated File         ; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/memInstruction.v                                                                    ;          ;
; files/wbStage.v                                                                                                                                                                         ; yes             ; User Verilog HDL File              ; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/wbStage.v                                                                           ;          ;
; files/RegPC.v                                                                                                                                                                           ; yes             ; User Verilog HDL File              ; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/RegPC.v                                                                             ;          ;
; files/pcAdder.v                                                                                                                                                                         ; yes             ; User Verilog HDL File              ; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/pcAdder.v                                                                           ;          ;
; files/muxOperB.v                                                                                                                                                                        ; yes             ; User Verilog HDL File              ; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/muxOperB.v                                                                          ;          ;
; files/Mux_Sel_PC.v                                                                                                                                                                      ; yes             ; User Verilog HDL File              ; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/Mux_Sel_PC.v                                                                        ;          ;
; files/Mux_Sel_Dat.v                                                                                                                                                                     ; yes             ; User Verilog HDL File              ; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/Mux_Sel_Dat.v                                                                       ;          ;
; files/mux_pixel3.v                                                                                                                                                                      ; yes             ; User Verilog HDL File              ; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/mux_pixel3.v                                                                        ;          ;
; files/mux_pixel4.v                                                                                                                                                                      ; yes             ; User Verilog HDL File              ; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/mux_pixel4.v                                                                        ;          ;
; files/mux_pixel2.v                                                                                                                                                                      ; yes             ; User Verilog HDL File              ; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/mux_pixel2.v                                                                        ;          ;
; files/mux_pixel1.v                                                                                                                                                                      ; yes             ; User Verilog HDL File              ; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/mux_pixel1.v                                                                        ;          ;
; files/mux_alu_concat.v                                                                                                                                                                  ; yes             ; User Verilog HDL File              ; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/mux_alu_concat.v                                                                    ;          ;
; files/MEMWBreg.v                                                                                                                                                                        ; yes             ; User Verilog HDL File              ; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/MEMWBreg.v                                                                          ;          ;
; files/memStage.v                                                                                                                                                                        ; yes             ; User Verilog HDL File              ; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/memStage.v                                                                          ;          ;
; files/IFIDreg.v                                                                                                                                                                         ; yes             ; User Verilog HDL File              ; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/IFIDreg.v                                                                           ;          ;
; files/IDEXreg.v                                                                                                                                                                         ; yes             ; User Verilog HDL File              ; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/IDEXreg.v                                                                           ;          ;
; files/EXMEMreg.v                                                                                                                                                                        ; yes             ; User Verilog HDL File              ; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/EXMEMreg.v                                                                          ;          ;
; files/fetchStage.v                                                                                                                                                                      ; yes             ; User Verilog HDL File              ; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/fetchStage.v                                                                        ;          ;
; files/exeStage.v                                                                                                                                                                        ; yes             ; User Verilog HDL File              ; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/exeStage.v                                                                          ;          ;
; files/decoStage.v                                                                                                                                                                       ; yes             ; User Verilog HDL File              ; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/decoStage.v                                                                         ;          ;
; files/concat_pixels.v                                                                                                                                                                   ; yes             ; User Verilog HDL File              ; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/concat_pixels.v                                                                     ;          ;
; files/BancoRegistros.v                                                                                                                                                                  ; yes             ; User Verilog HDL File              ; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/BancoRegistros.v                                                                    ;          ;
; files/alu_pixel4.v                                                                                                                                                                      ; yes             ; User Verilog HDL File              ; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/alu_pixel4.v                                                                        ;          ;
; files/alu_pixel3.v                                                                                                                                                                      ; yes             ; User Verilog HDL File              ; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/alu_pixel3.v                                                                        ;          ;
; files/alu_pixel2.v                                                                                                                                                                      ; yes             ; User Verilog HDL File              ; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/alu_pixel2.v                                                                        ;          ;
; files/alu_pixel1.v                                                                                                                                                                      ; yes             ; User Verilog HDL File              ; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/alu_pixel1.v                                                                        ;          ;
; files/alu_operands.v                                                                                                                                                                    ; yes             ; User Verilog HDL File              ; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/alu_operands.v                                                                      ;          ;
; HPSFPGA.vhd                                                                                                                                                                             ; yes             ; User VHDL File                     ; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd                                                                               ;          ;
; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v                                                                 ; yes             ; Auto-Found Verilog HDL File        ; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v                                                                 ; hps_fpga ;
; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv                  ; yes             ; Auto-Found SystemVerilog HDL File  ; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv                  ; hps_fpga ;
; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_avalon_sc_fifo.v                                         ; yes             ; Auto-Found Verilog HDL File        ; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_avalon_sc_fifo.v                                         ; hps_fpga ;
; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_mem_if_dll_cyclonev.sv                                   ; yes             ; Auto-Found SystemVerilog HDL File  ; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_mem_if_dll_cyclonev.sv                                   ; hps_fpga ;
; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv            ; yes             ; Auto-Found SystemVerilog HDL File  ; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv            ; hps_fpga ;
; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_mem_if_hhp_qseq_synth_top.v                              ; yes             ; Auto-Found Verilog HDL File        ; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_mem_if_hhp_qseq_synth_top.v                              ; hps_fpga ;
; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_mem_if_oct_cyclonev.sv                                   ; yes             ; Auto-Found SystemVerilog HDL File  ; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_mem_if_oct_cyclonev.sv                                   ; hps_fpga ;
; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_merlin_address_alignment.sv                              ; yes             ; Auto-Found SystemVerilog HDL File  ; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_merlin_address_alignment.sv                              ; hps_fpga ;
; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_merlin_arbitrator.sv                                     ; yes             ; Auto-Found SystemVerilog HDL File  ; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_merlin_arbitrator.sv                                     ; hps_fpga ;
; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_merlin_axi_master_ni.sv                                  ; yes             ; Auto-Found SystemVerilog HDL File  ; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_merlin_axi_master_ni.sv                                  ; hps_fpga ;
; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_merlin_burst_adapter.sv                                  ; yes             ; Auto-Found SystemVerilog HDL File  ; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_merlin_burst_adapter.sv                                  ; hps_fpga ;
; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_merlin_burst_adapter_13_1.sv                             ; yes             ; Auto-Found SystemVerilog HDL File  ; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_merlin_burst_adapter_13_1.sv                             ; hps_fpga ;
; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_merlin_burst_uncompressor.sv                             ; yes             ; Auto-Found SystemVerilog HDL File  ; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_merlin_burst_uncompressor.sv                             ; hps_fpga ;
; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_merlin_master_agent.sv                                   ; yes             ; Auto-Found SystemVerilog HDL File  ; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_merlin_master_agent.sv                                   ; hps_fpga ;
; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_merlin_master_translator.sv                              ; yes             ; Auto-Found SystemVerilog HDL File  ; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_merlin_master_translator.sv                              ; hps_fpga ;
; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_merlin_slave_agent.sv                                    ; yes             ; Auto-Found SystemVerilog HDL File  ; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_merlin_slave_agent.sv                                    ; hps_fpga ;
; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_merlin_slave_translator.sv                               ; yes             ; Auto-Found SystemVerilog HDL File  ; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_merlin_slave_translator.sv                               ; hps_fpga ;
; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_reset_controller.v                                       ; yes             ; Auto-Found Verilog HDL File        ; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_reset_controller.v                                       ; hps_fpga ;
; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_reset_synchronizer.v                                     ; yes             ; Auto-Found Verilog HDL File        ; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_reset_synchronizer.v                                     ; hps_fpga ;
; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_fpga_hps_0.v                                                ; yes             ; Auto-Found Verilog HDL File        ; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_fpga_hps_0.v                                                ; hps_fpga ;
; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_fpga_hps_0_fpga_interfaces.sv                               ; yes             ; Auto-Found SystemVerilog HDL File  ; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_fpga_hps_0_fpga_interfaces.sv                               ; hps_fpga ;
; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_fpga_hps_0_hps_io.v                                         ; yes             ; Auto-Found Verilog HDL File        ; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_fpga_hps_0_hps_io.v                                         ; hps_fpga ;
; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_fpga_hps_0_hps_io_border.sv                                 ; yes             ; Auto-Found SystemVerilog HDL File  ; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_fpga_hps_0_hps_io_border.sv                                 ; hps_fpga ;
; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0.v                                    ; yes             ; Auto-Found Verilog HDL File        ; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0.v                                    ; hps_fpga ;
; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; Auto-Found Verilog HDL File        ; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0_avalon_st_adapter.v                  ; hps_fpga ;
; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; Auto-Found SystemVerilog HDL File  ; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; hps_fpga ;
; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0_cmd_demux.sv                         ; yes             ; Auto-Found SystemVerilog HDL File  ; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0_cmd_demux.sv                         ; hps_fpga ;
; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0_cmd_mux.sv                           ; yes             ; Auto-Found SystemVerilog HDL File  ; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0_cmd_mux.sv                           ; hps_fpga ;
; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0_router.sv                            ; yes             ; Auto-Found SystemVerilog HDL File  ; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0_router.sv                            ; hps_fpga ;
; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0_router_003.sv                        ; yes             ; Auto-Found SystemVerilog HDL File  ; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0_router_003.sv                        ; hps_fpga ;
; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0_rsp_demux.sv                         ; yes             ; Auto-Found SystemVerilog HDL File  ; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0_rsp_demux.sv                         ; hps_fpga ;
; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0_rsp_mux.sv                           ; yes             ; Auto-Found SystemVerilog HDL File  ; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0_rsp_mux.sv                           ; hps_fpga ;
; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_sdram.v                                                     ; yes             ; Auto-Found Verilog HDL File        ; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_sdram.v                                                     ; hps_fpga ;
; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_sdram_p0.sv                                                 ; yes             ; Auto-Found SystemVerilog HDL File  ; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_sdram_p0.sv                                                 ; hps_fpga ;
; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v                           ; yes             ; Auto-Found Verilog HDL File        ; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v                           ; hps_fpga ;
; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_sdram_p0_acv_hard_io_pads.v                                 ; yes             ; Auto-Found Verilog HDL File        ; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_sdram_p0_acv_hard_io_pads.v                                 ; hps_fpga ;
; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_sdram_p0_acv_hard_memphy.v                                  ; yes             ; Auto-Found Verilog HDL File        ; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_sdram_p0_acv_hard_memphy.v                                  ; hps_fpga ;
; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_sdram_p0_acv_ldc.v                                          ; yes             ; Auto-Found Verilog HDL File        ; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_sdram_p0_acv_ldc.v                                          ; hps_fpga ;
; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_sdram_p0_altdqdqs.v                                         ; yes             ; Auto-Found Verilog HDL File        ; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_sdram_p0_altdqdqs.v                                         ; hps_fpga ;
; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_sdram_p0_clock_pair_generator.v                             ; yes             ; Auto-Found Verilog HDL File        ; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_sdram_p0_clock_pair_generator.v                             ; hps_fpga ;
; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_sdram_p0_generic_ddio.v                                     ; yes             ; Auto-Found Verilog HDL File        ; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_sdram_p0_generic_ddio.v                                     ; hps_fpga ;
; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_sdram_pll.sv                                                ; yes             ; Auto-Found SystemVerilog HDL File  ; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_sdram_pll.sv                                                ; hps_fpga ;
; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/mem_interface.vhd                                               ; yes             ; Auto-Found VHDL File               ; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/mem_interface.vhd                                               ; hps_fpga ;
; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/memory.v                                                        ; yes             ; Auto-Found Wizard-Generated File   ; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/memory.v                                                        ; hps_fpga ;
; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/procesador.v                                                    ; yes             ; Auto-Found Verilog HDL File        ; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/procesador.v                                                    ; hps_fpga ;
; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/vectorial_processor_interface.vhd                               ; yes             ; Auto-Found VHDL File               ; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/vectorial_processor_interface.vhd                               ; hps_fpga ;
; altsyncram.tdf                                                                                                                                                                          ; yes             ; Megafunction                       ; /home/malkam03/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                       ;          ;
; stratix_ram_block.inc                                                                                                                                                                   ; yes             ; Megafunction                       ; /home/malkam03/intelFPGA_lite/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                                ;          ;
; lpm_mux.inc                                                                                                                                                                             ; yes             ; Megafunction                       ; /home/malkam03/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                          ;          ;
; lpm_decode.inc                                                                                                                                                                          ; yes             ; Megafunction                       ; /home/malkam03/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                                       ;          ;
; aglobal171.inc                                                                                                                                                                          ; yes             ; Megafunction                       ; /home/malkam03/intelFPGA_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc                                                                                                       ;          ;
; a_rdenreg.inc                                                                                                                                                                           ; yes             ; Megafunction                       ; /home/malkam03/intelFPGA_lite/17.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                        ;          ;
; altrom.inc                                                                                                                                                                              ; yes             ; Megafunction                       ; /home/malkam03/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altrom.inc                                                                                                           ;          ;
; altram.inc                                                                                                                                                                              ; yes             ; Megafunction                       ; /home/malkam03/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altram.inc                                                                                                           ;          ;
; altdpram.inc                                                                                                                                                                            ; yes             ; Megafunction                       ; /home/malkam03/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altdpram.inc                                                                                                         ;          ;
; db/altsyncram_4ag1.tdf                                                                                                                                                                  ; yes             ; Auto-Generated Megafunction        ; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/altsyncram_4ag1.tdf                                                                    ;          ;
; altddio_out.tdf                                                                                                                                                                         ; yes             ; Megafunction                       ; /home/malkam03/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altddio_out.tdf                                                                                                      ;          ;
; stratix_ddio.inc                                                                                                                                                                        ; yes             ; Megafunction                       ; /home/malkam03/intelFPGA_lite/17.1/quartus/libraries/megafunctions/stratix_ddio.inc                                                                                                     ;          ;
; cyclone_ddio.inc                                                                                                                                                                        ; yes             ; Megafunction                       ; /home/malkam03/intelFPGA_lite/17.1/quartus/libraries/megafunctions/cyclone_ddio.inc                                                                                                     ;          ;
; stratix_lcell.inc                                                                                                                                                                       ; yes             ; Megafunction                       ; /home/malkam03/intelFPGA_lite/17.1/quartus/libraries/megafunctions/stratix_lcell.inc                                                                                                    ;          ;
; db/ddio_out_uqe.tdf                                                                                                                                                                     ; yes             ; Auto-Generated Megafunction        ; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ddio_out_uqe.tdf                                                                       ;          ;
; db/altsyncram_08o1.tdf                                                                                                                                                                  ; yes             ; Auto-Generated Megafunction        ; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/altsyncram_08o1.tdf                                                                    ;          ;
; db/decode_dla.tdf                                                                                                                                                                       ; yes             ; Auto-Generated Megafunction        ; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/decode_dla.tdf                                                                         ;          ;
; db/mux_ahb.tdf                                                                                                                                                                          ; yes             ; Auto-Generated Megafunction        ; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/mux_ahb.tdf                                                                            ;          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 282            ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 442            ;
;     -- 7 input functions                    ; 3              ;
;     -- 6 input functions                    ; 99             ;
;     -- 5 input functions                    ; 54             ;
;     -- 4 input functions                    ; 125            ;
;     -- <=3 input functions                  ; 161            ;
;                                             ;                ;
; Dedicated logic registers                   ; 334            ;
;                                             ;                ;
; I/O pins                                    ; 118            ;
; I/O registers                               ; 186            ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 2097152        ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Total DLLs                                  ; 1              ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 557            ;
; Total fan-out                               ; 9625           ;
; Average fan-out                             ; 4.90           ;
+---------------------------------------------+----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                    ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                 ; Entity Name                                       ; Library Name ;
+-----------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
; |HPSFPGA                                                                                      ; 442 (0)             ; 334 (0)                   ; 2097152           ; 0          ; 118  ; 0            ; |HPSFPGA                                                                                                                                                                                                                                                                                                                                            ; HPSFPGA                                           ; work         ;
;    |hps_fpga:u0|                                                                              ; 442 (0)             ; 334 (0)                   ; 2097152           ; 0          ; 0    ; 0            ; |HPSFPGA|hps_fpga:u0                                                                                                                                                                                                                                                                                                                                ; hps_fpga                                          ; hps_fpga     ;
;       |altera_reset_controller:rst_controller_001|                                            ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPSFPGA|hps_fpga:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                     ; altera_reset_controller                           ; hps_fpga     ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                         ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |HPSFPGA|hps_fpga:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                          ; altera_reset_synchronizer                         ; hps_fpga     ;
;       |altera_reset_controller:rst_controller|                                                ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPSFPGA|hps_fpga:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                         ; altera_reset_controller                           ; hps_fpga     ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                         ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |HPSFPGA|hps_fpga:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                              ; altera_reset_synchronizer                         ; hps_fpga     ;
;       |hps_fpga_hps_0:hps_0|                                                                  ; 1 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |HPSFPGA|hps_fpga:u0|hps_fpga_hps_0:hps_0                                                                                                                                                                                                                                                                                                           ; hps_fpga_hps_0                                    ; hps_fpga     ;
;          |hps_fpga_hps_0_fpga_interfaces:fpga_interfaces|                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPSFPGA|hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_fpga_interfaces:fpga_interfaces                                                                                                                                                                                                                                                            ; hps_fpga_hps_0_fpga_interfaces                    ; hps_fpga     ;
;          |hps_fpga_hps_0_hps_io:hps_io|                                                       ; 1 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |HPSFPGA|hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io                                                                                                                                                                                                                                                                              ; hps_fpga_hps_0_hps_io                             ; hps_fpga     ;
;             |hps_fpga_hps_0_hps_io_border:border|                                             ; 1 (1)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |HPSFPGA|hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border                                                                                                                                                                                                                                          ; hps_fpga_hps_0_hps_io_border                      ; hps_fpga     ;
;                |hps_sdram:hps_sdram_inst|                                                     ; 0 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |HPSFPGA|hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst                                                                                                                                                                                                                 ; hps_sdram                                         ; hps_fpga     ;
;                   |altera_mem_if_dll_cyclonev:dll|                                            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPSFPGA|hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll                                                                                                                                                                                  ; altera_mem_if_dll_cyclonev                        ; hps_fpga     ;
;                   |altera_mem_if_hard_memory_controller_top_cyclonev:c0|                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPSFPGA|hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0                                                                                                                                                            ; altera_mem_if_hard_memory_controller_top_cyclonev ; hps_fpga     ;
;                   |altera_mem_if_oct_cyclonev:oct|                                            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPSFPGA|hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct                                                                                                                                                                                  ; altera_mem_if_oct_cyclonev                        ; hps_fpga     ;
;                   |hps_sdram_p0:p0|                                                           ; 0 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |HPSFPGA|hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0                                                                                                                                                                                                 ; hps_sdram_p0                                      ; hps_fpga     ;
;                      |hps_sdram_p0_acv_hard_memphy:umemphy|                                   ; 0 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |HPSFPGA|hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy                                                                                                                                                            ; hps_sdram_p0_acv_hard_memphy                      ; hps_fpga     ;
;                         |hps_sdram_p0_acv_hard_io_pads:uio_pads|                              ; 0 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |HPSFPGA|hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads                                                                                                                     ; hps_sdram_p0_acv_hard_io_pads                     ; hps_fpga     ;
;                            |hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPSFPGA|hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads                                                                  ; hps_sdram_p0_acv_hard_addr_cmd_pads               ; hps_fpga     ;
;                               |altddio_out:clock_gen[0].umem_ck_pad|                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPSFPGA|hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad                             ; altddio_out                                       ; work         ;
;                                  |ddio_out_uqe:auto_generated|                                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPSFPGA|hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated ; ddio_out_uqe                                      ; work         ;
;                               |hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPSFPGA|hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; hps_fpga     ;
;                               |hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPSFPGA|hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; hps_fpga     ;
;                               |hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPSFPGA|hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; hps_fpga     ;
;                               |hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPSFPGA|hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; hps_fpga     ;
;                               |hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPSFPGA|hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; hps_fpga     ;
;                               |hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPSFPGA|hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; hps_fpga     ;
;                               |hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPSFPGA|hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; hps_fpga     ;
;                               |hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPSFPGA|hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; hps_fpga     ;
;                               |hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPSFPGA|hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; hps_fpga     ;
;                               |hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPSFPGA|hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; hps_fpga     ;
;                               |hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPSFPGA|hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; hps_fpga     ;
;                               |hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPSFPGA|hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; hps_fpga     ;
;                               |hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPSFPGA|hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; hps_fpga     ;
;                               |hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPSFPGA|hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; hps_fpga     ;
;                               |hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPSFPGA|hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; hps_fpga     ;
;                               |hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPSFPGA|hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; hps_fpga     ;
;                               |hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPSFPGA|hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; hps_fpga     ;
;                               |hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPSFPGA|hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; hps_fpga     ;
;                               |hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPSFPGA|hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; hps_fpga     ;
;                               |hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPSFPGA|hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; hps_fpga     ;
;                               |hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPSFPGA|hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; hps_fpga     ;
;                               |hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPSFPGA|hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; hps_fpga     ;
;                               |hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPSFPGA|hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; hps_fpga     ;
;                               |hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPSFPGA|hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; hps_fpga     ;
;                               |hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPSFPGA|hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; hps_fpga     ;
;                               |hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator| ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPSFPGA|hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator    ; hps_sdram_p0_clock_pair_generator                 ; hps_fpga     ;
;                               |hps_sdram_p0_generic_ddio:uaddress_pad|                        ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPSFPGA|hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad                           ; hps_sdram_p0_generic_ddio                         ; hps_fpga     ;
;                               |hps_sdram_p0_generic_ddio:ubank_pad|                           ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPSFPGA|hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad                              ; hps_sdram_p0_generic_ddio                         ; hps_fpga     ;
;                               |hps_sdram_p0_generic_ddio:ucmd_pad|                            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPSFPGA|hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad                               ; hps_sdram_p0_generic_ddio                         ; hps_fpga     ;
;                               |hps_sdram_p0_generic_ddio:ureset_n_pad|                        ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPSFPGA|hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad                           ; hps_sdram_p0_generic_ddio                         ; hps_fpga     ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|                   ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPSFPGA|hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; hps_fpga     ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|   ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |HPSFPGA|hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; hps_fpga     ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|                   ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPSFPGA|hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; hps_fpga     ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|   ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |HPSFPGA|hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; hps_fpga     ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|                   ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPSFPGA|hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; hps_fpga     ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|   ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |HPSFPGA|hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; hps_fpga     ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|                   ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPSFPGA|hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; hps_fpga     ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|   ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |HPSFPGA|hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; hps_fpga     ;
;                         |hps_sdram_p0_acv_ldc:memphy_ldc|                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPSFPGA|hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc                                                                                                                            ; hps_sdram_p0_acv_ldc                              ; hps_fpga     ;
;                   |hps_sdram_pll:pll|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPSFPGA|hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll                                                                                                                                                                                               ; hps_sdram_pll                                     ; hps_fpga     ;
;       |hps_fpga_mm_interconnect_0:mm_interconnect_0|                                          ; 329 (0)             ; 289 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |HPSFPGA|hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                   ; hps_fpga_mm_interconnect_0                        ; hps_fpga     ;
;          |altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|              ; 69 (69)             ; 66 (66)                   ; 0                 ; 0          ; 0    ; 0            ; |HPSFPGA|hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo                                                                                                                                                                                                             ; altera_avalon_sc_fifo                             ; hps_fpga     ;
;          |altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rsp_fifo|                ; 27 (27)             ; 46 (46)                   ; 0                 ; 0          ; 0    ; 0            ; |HPSFPGA|hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                               ; altera_avalon_sc_fifo                             ; hps_fpga     ;
;          |altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|                             ; 56 (36)             ; 10 (6)                    ; 0                 ; 0          ; 0    ; 0            ; |HPSFPGA|hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent                                                                                                                                                                                                                            ; altera_merlin_axi_master_ni                       ; hps_fpga     ;
;             |altera_merlin_address_alignment:align_address_to_size|                           ; 20 (20)             ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |HPSFPGA|hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                      ; altera_merlin_address_alignment                   ; hps_fpga     ;
;          |altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|           ; 77 (0)              ; 119 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |HPSFPGA|hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter                                                                                                                                                                                                          ; altera_merlin_burst_adapter                       ; hps_fpga     ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 77 (75)             ; 119 (119)                 ; 0                 ; 0          ; 0    ; 0            ; |HPSFPGA|hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                          ; altera_merlin_burst_adapter_13_1                  ; hps_fpga     ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPSFPGA|hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                    ; altera_merlin_address_alignment                   ; hps_fpga     ;
;          |altera_merlin_slave_agent:vectorial_mem_0_avalon_slave_0_agent|                     ; 32 (14)             ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPSFPGA|hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vectorial_mem_0_avalon_slave_0_agent                                                                                                                                                                                                                    ; altera_merlin_slave_agent                         ; hps_fpga     ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 18 (18)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |HPSFPGA|hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vectorial_mem_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                      ; altera_merlin_burst_uncompressor                  ; hps_fpga     ;
;          |altera_merlin_slave_translator:vectorial_mem_0_avalon_slave_0_translator|           ; 6 (6)               ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |HPSFPGA|hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vectorial_mem_0_avalon_slave_0_translator                                                                                                                                                                                                          ; altera_merlin_slave_translator                    ; hps_fpga     ;
;          |hps_fpga_mm_interconnect_0_cmd_mux:cmd_mux|                                         ; 58 (55)             ; 6 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |HPSFPGA|hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|hps_fpga_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                        ; hps_fpga_mm_interconnect_0_cmd_mux                ; hps_fpga     ;
;             |altera_merlin_arbitrator:arb|                                                    ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |HPSFPGA|hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|hps_fpga_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                           ; altera_merlin_arbitrator                          ; hps_fpga     ;
;          |hps_fpga_mm_interconnect_0_rsp_demux:rsp_demux|                                     ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPSFPGA|hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|hps_fpga_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                    ; hps_fpga_mm_interconnect_0_rsp_demux              ; hps_fpga     ;
;       |mem_interface:vectorial_mem_0|                                                         ; 112 (0)             ; 3 (0)                     ; 2097152           ; 0          ; 0    ; 0            ; |HPSFPGA|hps_fpga:u0|mem_interface:vectorial_mem_0                                                                                                                                                                                                                                                                                                  ; mem_interface                                     ; hps_fpga     ;
;          |memory:mem_instance|                                                                ; 112 (0)             ; 3 (0)                     ; 2097152           ; 0          ; 0    ; 0            ; |HPSFPGA|hps_fpga:u0|mem_interface:vectorial_mem_0|memory:mem_instance                                                                                                                                                                                                                                                                              ; memory                                            ; hps_fpga     ;
;             |altsyncram:altsyncram_component|                                                 ; 112 (0)             ; 3 (0)                     ; 2097152           ; 0          ; 0    ; 0            ; |HPSFPGA|hps_fpga:u0|mem_interface:vectorial_mem_0|memory:mem_instance|altsyncram:altsyncram_component                                                                                                                                                                                                                                              ; altsyncram                                        ; work         ;
;                |altsyncram_08o1:auto_generated|                                               ; 112 (0)             ; 3 (3)                     ; 2097152           ; 0          ; 0    ; 0            ; |HPSFPGA|hps_fpga:u0|mem_interface:vectorial_mem_0|memory:mem_instance|altsyncram:altsyncram_component|altsyncram_08o1:auto_generated                                                                                                                                                                                                               ; altsyncram_08o1                                   ; work         ;
;                   |decode_dla:decode3|                                                        ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPSFPGA|hps_fpga:u0|mem_interface:vectorial_mem_0|memory:mem_instance|altsyncram:altsyncram_component|altsyncram_08o1:auto_generated|decode_dla:decode3                                                                                                                                                                                            ; decode_dla                                        ; work         ;
;                   |decode_dla:rden_decode|                                                    ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPSFPGA|hps_fpga:u0|mem_interface:vectorial_mem_0|memory:mem_instance|altsyncram:altsyncram_component|altsyncram_08o1:auto_generated|decode_dla:rden_decode                                                                                                                                                                                        ; decode_dla                                        ; work         ;
;                   |mux_ahb:mux2|                                                              ; 96 (96)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPSFPGA|hps_fpga:u0|mem_interface:vectorial_mem_0|memory:mem_instance|altsyncram:altsyncram_component|altsyncram_08o1:auto_generated|mux_ahb:mux2                                                                                                                                                                                                  ; mux_ahb                                           ; work         ;
+-----------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+---------+------+
; Name                                                                                                                                    ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF  ;
+-----------------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+---------+------+
; hps_fpga:u0|mem_interface:vectorial_mem_0|memory:mem_instance|altsyncram:altsyncram_component|altsyncram_08o1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 65536        ; 32           ; --           ; --           ; 2097152 ; None ;
+-----------------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+---------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+---------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name                    ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                               ; IP Include File                                                                                             ;
+--------+---------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+
; N/A    ; Qsys                            ; 17.1    ; N/A          ; N/A          ; |HPSFPGA|hps_fpga:u0                                                                                                                                                                                          ; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/hps_fpga.qsys ;
; Altera ; altera_hps                      ; 17.1    ; N/A          ; N/A          ; |HPSFPGA|hps_fpga:u0|hps_fpga_hps_0:hps_0                                                                                                                                                                     ; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/hps_fpga.qsys ;
; Altera ; altera_hps_io                   ; 17.1    ; N/A          ; N/A          ; |HPSFPGA|hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io                                                                                                                                        ; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/hps_fpga.qsys ;
; Altera ; altera_mm_interconnect          ; 17.1    ; N/A          ; N/A          ; |HPSFPGA|hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0                                                                                                                                             ; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/hps_fpga.qsys ;
; Altera ; altera_avalon_st_adapter        ; 17.1    ; N/A          ; N/A          ; |HPSFPGA|hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|hps_fpga_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                              ; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/hps_fpga.qsys ;
; Altera ; error_adapter                   ; 17.1    ; N/A          ; N/A          ; |HPSFPGA|hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|hps_fpga_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|hps_fpga_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/hps_fpga.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 17.1    ; N/A          ; N/A          ; |HPSFPGA|hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|hps_fpga_mm_interconnect_0_cmd_demux:cmd_demux                                                                                              ; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/hps_fpga.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 17.1    ; N/A          ; N/A          ; |HPSFPGA|hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|hps_fpga_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                                          ; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/hps_fpga.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 17.1    ; N/A          ; N/A          ; |HPSFPGA|hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|hps_fpga_mm_interconnect_0_cmd_demux:cmd_demux_002                                                                                          ; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/hps_fpga.qsys ;
; Altera ; altera_merlin_multiplexer       ; 17.1    ; N/A          ; N/A          ; |HPSFPGA|hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|hps_fpga_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                  ; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/hps_fpga.qsys ;
; Altera ; altera_merlin_axi_master_ni     ; 17.1    ; N/A          ; N/A          ; |HPSFPGA|hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent                                                                                      ; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/hps_fpga.qsys ;
; Altera ; altera_merlin_router            ; 17.1    ; N/A          ; N/A          ; |HPSFPGA|hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|hps_fpga_mm_interconnect_0_router:router                                                                                                    ; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/hps_fpga.qsys ;
; Altera ; altera_merlin_router            ; 17.1    ; N/A          ; N/A          ; |HPSFPGA|hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|hps_fpga_mm_interconnect_0_router:router_001                                                                                                ; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/hps_fpga.qsys ;
; Altera ; altera_merlin_router            ; 17.1    ; N/A          ; N/A          ; |HPSFPGA|hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|hps_fpga_mm_interconnect_0_router:router_002                                                                                                ; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/hps_fpga.qsys ;
; Altera ; altera_merlin_router            ; 17.1    ; N/A          ; N/A          ; |HPSFPGA|hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|hps_fpga_mm_interconnect_0_router_003:router_003                                                                                            ; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/hps_fpga.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 17.1    ; N/A          ; N/A          ; |HPSFPGA|hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|hps_fpga_mm_interconnect_0_rsp_demux:rsp_demux                                                                                              ; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/hps_fpga.qsys ;
; Altera ; altera_merlin_multiplexer       ; 17.1    ; N/A          ; N/A          ; |HPSFPGA|hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|hps_fpga_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                  ; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/hps_fpga.qsys ;
; Altera ; altera_merlin_multiplexer       ; 17.1    ; N/A          ; N/A          ; |HPSFPGA|hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|hps_fpga_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                              ; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/hps_fpga.qsys ;
; Altera ; altera_merlin_multiplexer       ; 17.1    ; N/A          ; N/A          ; |HPSFPGA|hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|hps_fpga_mm_interconnect_0_rsp_mux:rsp_mux_002                                                                                              ; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/hps_fpga.qsys ;
; Altera ; altera_merlin_slave_agent       ; 17.1    ; N/A          ; N/A          ; |HPSFPGA|hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vectorial_mem_0_avalon_slave_0_agent                                                                              ; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/hps_fpga.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 17.1    ; N/A          ; N/A          ; |HPSFPGA|hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo                                                                       ; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/hps_fpga.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 17.1    ; N/A          ; N/A          ; |HPSFPGA|hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rsp_fifo                                                                         ; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/hps_fpga.qsys ;
; Altera ; altera_merlin_burst_adapter     ; 17.1    ; N/A          ; N/A          ; |HPSFPGA|hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter                                                                    ; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/hps_fpga.qsys ;
; Altera ; altera_merlin_slave_translator  ; 17.1    ; N/A          ; N/A          ; |HPSFPGA|hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vectorial_mem_0_avalon_slave_0_translator                                                                    ; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/hps_fpga.qsys ;
; Altera ; altera_merlin_master_agent      ; 17.1    ; N/A          ; N/A          ; |HPSFPGA|hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:vp_0_avalon_master_agent                                                                                         ; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/hps_fpga.qsys ;
; Altera ; altera_merlin_master_translator ; 17.1    ; N/A          ; N/A          ; |HPSFPGA|hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vp_0_avalon_master_translator                                                                               ; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/hps_fpga.qsys ;
; Altera ; altera_reset_controller         ; 17.1    ; N/A          ; N/A          ; |HPSFPGA|hps_fpga:u0|altera_reset_controller:rst_controller                                                                                                                                                   ; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/hps_fpga.qsys ;
; Altera ; altera_reset_controller         ; 17.1    ; N/A          ; N/A          ; |HPSFPGA|hps_fpga:u0|altera_reset_controller:rst_controller_001                                                                                                                                               ; /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/hps_fpga.qsys ;
+--------+---------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |HPSFPGA|hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                                          ;
+-----------------------------+---------------+-----------------------------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                                            ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                                            ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                                            ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                                            ;
+-----------------------------+---------------+-----------------------------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                            ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; hps_fpga:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]     ; yes                                                              ; yes                                        ;
; hps_fpga:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]     ; yes                                                              ; yes                                        ;
; hps_fpga:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] ; yes                                                              ; yes                                        ;
; hps_fpga:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] ; yes                                                              ; yes                                        ;
; Total number of protected registers is 4                                                                                                 ;                                                                  ;                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                   ; Reason for Removal                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|hps_fpga_mm_interconnect_0_cmd_mux:cmd_mux|locked[0..2]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[175]              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vectorial_mem_0_avalon_slave_0_translator|av_readdata_pre[32..127]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                   ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|MEMWBreg:memreg|mem_data_out_reg[0..31]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:vp_0_avalon_master_agent|hold_waitrequest                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0..3,5..8]   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|hps_fpga_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[2]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vp_0_avalon_master_translator|read_accepted                                                                                                            ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|MEMWBreg:memreg|flagsWB_out_reg[0,1]                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|MEMWBreg:memreg|rd_out_reg[0..4]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|MEMWBreg:memreg|direction_out_reg[0..31]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|EXMEMreg:exreg|flagsWB_out_reg[0,1]                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|EXMEMreg:exreg|flagsMEM_out_reg[2]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|EXMEMreg:exreg|rd_out_reg[0..4]                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|EXMEMreg:exreg|opcode_out_reg[2,5]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|EXMEMreg:exreg|result_out_reg[0..31]                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|EXMEMreg:exreg|immediate_out_reg[0..25]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|EXMEMreg:exreg|pc1_out_reg[0..47]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|opcode_reg[0..5]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|rd_dir_reg[0..4]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|flagsWB_reg[0,1]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|flagsALU_reg[0..3]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|pc1_reg[0..47]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|immediate_reg[0..31]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|dataTwo_reg[0..31]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|dataOne_reg[0..31]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[28][10]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[28][9]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[28][8]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[28][7]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[28][6]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[28][5]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[28][4]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[28][3]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[28][2]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[28][1]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[28][0]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[29][31]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[29][30]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[29][29]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[29][28]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[29][27]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[29][26]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[29][25]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[29][24]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[29][23]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[29][22]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[29][21]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[29][20]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[29][19]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[29][18]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[29][17]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[29][16]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[29][15]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[29][14]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[29][13]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[29][12]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[29][11]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[29][10]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[29][9]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[29][8]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[29][7]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[29][6]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[29][5]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[29][4]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[29][3]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[29][2]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[29][1]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[29][0]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[30][31]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[30][30]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[30][29]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[30][28]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[30][27]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[30][26]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[30][25]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[30][24]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[30][23]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[30][22]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[30][21]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[30][20]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[30][19]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[30][18]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[30][17]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[30][16]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[30][15]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[30][14]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[30][13]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[30][12]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[30][11]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[30][10]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[30][9]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[30][8]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[30][7]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[30][6]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[30][5]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[30][4]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[30][3]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[30][2]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[30][1]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[30][0]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[31][31]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[31][30]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[31][29]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[31][28]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[31][27]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[31][26]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[31][25]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[31][24]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[31][23]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[31][22]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[31][21]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[31][20]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[31][19]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[31][18]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[31][17]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[31][16]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[31][15]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[31][14]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[31][13]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[31][12]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[31][11]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[31][10]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[31][9]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[31][8]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[31][7]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[31][6]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[31][5]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[31][4]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[31][3]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[31][2]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[31][1]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|doa_reg[0..31]                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|dob_reg[0..31]                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[31][0]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[28][11]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[28][12]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[28][13]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[28][14]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[28][15]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[28][16]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[28][17]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[28][18]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[28][19]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[28][20]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[28][21]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[28][22]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[28][23]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[28][24]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[28][25]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[28][26]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[28][27]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[28][28]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[28][29]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[28][30]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[28][31]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[27][0]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[27][1]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[27][2]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[27][3]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[27][4]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[27][5]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[27][6]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[27][7]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[27][8]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[27][9]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[27][10]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[27][11]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[27][12]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[27][13]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[27][14]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[27][15]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[27][16]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[27][17]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[27][18]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[27][19]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[27][20]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[27][21]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[27][22]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[27][23]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[27][24]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[27][25]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[27][26]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[27][27]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[27][28]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[27][29]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[27][30]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[27][31]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[26][0]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[26][1]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[26][2]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[26][3]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[26][4]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[26][5]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[26][6]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[26][7]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[26][8]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[26][9]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[26][10]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[26][11]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[26][12]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[26][13]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[26][14]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[26][15]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[26][16]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[26][17]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[26][18]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[26][19]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[26][20]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[26][21]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[26][22]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[26][23]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[26][24]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[26][25]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[26][26]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[26][27]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[26][28]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[26][29]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[26][30]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[26][31]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[25][0]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[25][1]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[25][2]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[25][3]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[25][4]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[25][5]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[25][6]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[25][7]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[25][8]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[25][9]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[25][10]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[25][11]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[25][12]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[25][13]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[25][14]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[25][15]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[25][16]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[25][17]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[25][18]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[25][19]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[25][20]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[25][21]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[25][22]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[25][23]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[25][24]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[25][25]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[25][26]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[25][27]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[25][28]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[25][29]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[25][30]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[25][31]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[24][0]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[24][1]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[24][2]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[24][3]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[24][4]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[24][5]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[24][6]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[24][7]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[24][8]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[24][9]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[24][10]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[24][11]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[24][12]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[24][13]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[24][14]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[24][15]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[24][16]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[24][17]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[24][18]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[24][19]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[24][20]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[24][21]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[24][22]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[24][23]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[24][24]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[24][25]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[24][26]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[24][27]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[24][28]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[24][29]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[24][30]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[24][31]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[23][0]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[23][1]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[23][2]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[23][3]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[23][4]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[23][5]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[23][6]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[23][7]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[23][8]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[23][9]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[23][10]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[23][11]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[23][12]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[23][13]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[23][14]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[23][15]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[23][16]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[23][17]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[23][18]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[23][19]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[23][20]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[23][21]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[23][22]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[23][23]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[23][24]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[23][25]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[23][26]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[23][27]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[23][28]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[23][29]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[23][30]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[23][31]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[22][0]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[22][1]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[22][2]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[22][3]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[22][4]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[22][5]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[22][6]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[22][7]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[22][8]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[22][9]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[22][10]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[22][11]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[22][12]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[22][13]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[22][14]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[22][15]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[22][16]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[22][17]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[22][18]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[22][19]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[22][20]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[22][21]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[22][22]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[22][23]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[22][24]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[22][25]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[22][26]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[22][27]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[22][28]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[22][29]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[22][30]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[22][31]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[21][0]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[21][1]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[21][2]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[21][3]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[21][4]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[21][5]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[21][6]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[21][7]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[21][8]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[21][9]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[21][10]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[21][11]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[21][12]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[21][13]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[21][14]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[21][15]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[21][16]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[21][17]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[21][18]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[21][19]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[21][20]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[21][21]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[21][22]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[21][23]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[21][24]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[21][25]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[21][26]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[21][27]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[21][28]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[21][29]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[21][30]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[21][31]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[20][0]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[20][1]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[20][2]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[20][3]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[20][4]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[20][5]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[20][6]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[20][7]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[20][8]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[20][9]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[20][10]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[20][11]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[20][12]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[20][13]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[20][14]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[20][15]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[20][16]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[20][17]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[20][18]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[20][19]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[20][20]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[20][21]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[20][22]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[20][23]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[20][24]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[20][25]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[20][26]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[20][27]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[20][28]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[20][29]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[20][30]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[20][31]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[19][0]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[19][1]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[19][2]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[19][3]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[19][4]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[19][5]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[19][6]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[19][7]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[19][8]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[19][9]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[19][10]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[19][11]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[19][12]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[19][13]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[19][14]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[19][15]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[19][16]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[19][17]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[19][18]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[19][19]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[19][20]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[19][21]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[19][22]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[19][23]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[19][24]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[19][25]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[19][26]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[19][27]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[19][28]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[19][29]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[19][30]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[19][31]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[18][0]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[18][1]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[18][2]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[18][3]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[18][4]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[18][5]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[18][6]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[18][7]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[18][8]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[18][9]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[18][10]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[18][11]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[18][12]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[18][13]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[18][14]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[18][15]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[18][16]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[18][17]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[18][18]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[18][19]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[18][20]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[18][21]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[18][22]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[18][23]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[18][24]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[18][25]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[18][26]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[18][27]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[18][28]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[18][29]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[18][30]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[18][31]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[17][0]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[17][1]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[17][2]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[17][3]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[17][4]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[17][5]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[17][6]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[17][7]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[17][8]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[17][9]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[17][10]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[17][11]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[17][12]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[17][13]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[17][14]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[17][15]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[17][16]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[17][17]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[17][18]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[17][19]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[17][20]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[17][21]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[17][22]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[17][23]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[17][24]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[17][25]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[17][26]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[17][27]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[17][28]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[17][29]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[17][30]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[17][31]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[16][0]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[16][1]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[16][2]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[16][3]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[16][4]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[16][5]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[16][6]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[16][7]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[16][8]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[16][9]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[16][10]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[16][11]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[16][12]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[16][13]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[16][14]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[16][15]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[16][16]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[16][17]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[16][18]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[16][19]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[16][20]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[16][21]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[16][22]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[16][23]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[16][24]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[16][25]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[16][26]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[16][27]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[16][28]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[16][29]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[16][30]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[16][31]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[15][0]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[15][1]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[15][2]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[15][3]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[15][4]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[15][5]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[15][6]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[15][7]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[15][8]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[15][9]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[15][10]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[15][11]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[15][12]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[15][13]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[15][14]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[15][15]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[15][16]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[15][17]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[15][18]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[15][19]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[15][20]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[15][21]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[15][22]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[15][23]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[15][24]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[15][25]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[15][26]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[15][27]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[15][28]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[15][29]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[15][30]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[15][31]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[14][0]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[14][1]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[14][2]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[14][3]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[14][4]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[14][5]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[14][6]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[14][7]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[14][8]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[14][9]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[14][10]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[14][11]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[14][12]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[14][13]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[14][14]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[14][15]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[14][16]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[14][17]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[14][18]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[14][19]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[14][20]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[14][21]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[14][22]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[14][23]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[14][24]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[14][25]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[14][26]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[14][27]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[14][28]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[14][29]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[14][30]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[14][31]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[13][0]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[13][1]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[13][2]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[13][3]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[13][4]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[13][5]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[13][6]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[13][7]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[13][8]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[13][9]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[13][10]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[13][11]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[13][12]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[13][13]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[13][14]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[13][15]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[13][16]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[13][17]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[13][18]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[13][19]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[13][20]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[13][21]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[13][22]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[13][23]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[13][24]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[13][25]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[13][26]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[13][27]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[13][28]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[13][29]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[13][30]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[13][31]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[12][0]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[12][1]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[12][2]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[12][3]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[12][4]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[12][5]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[12][6]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[12][7]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[12][8]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[12][9]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[12][10]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[12][11]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[12][12]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[12][13]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[12][14]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[12][15]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[12][16]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[12][17]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[12][18]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[12][19]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[12][20]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[12][21]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[12][22]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[12][23]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[12][24]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[12][25]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[12][26]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[12][27]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[12][28]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[12][29]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[12][30]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[12][31]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[11][0]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[11][1]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[11][2]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[11][3]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[11][4]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[11][5]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[11][6]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[11][7]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[11][8]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[11][9]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[11][10]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[11][11]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[11][12]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[11][13]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[11][14]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[11][15]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[11][16]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[11][17]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[11][18]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[11][19]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[11][20]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[11][21]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[11][22]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[11][23]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[11][24]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[11][25]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[11][26]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[11][27]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[11][28]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[11][29]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[11][30]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[11][31]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[10][0]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[10][1]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[10][2]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[10][3]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[10][4]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[10][5]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[10][6]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[10][7]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[10][8]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[10][9]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[10][10]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[10][11]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[10][12]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[10][13]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[10][14]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[10][15]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[10][16]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[10][17]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[10][18]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[10][19]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[10][20]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[10][21]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[10][22]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[10][23]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[10][24]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[10][25]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[10][26]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[10][27]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[10][28]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[10][29]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[10][30]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[10][31]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[9][0]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[9][1]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[9][2]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[9][3]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[9][4]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[9][5]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[9][6]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[9][7]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[9][8]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[9][9]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[9][10]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[9][11]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[9][12]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[9][13]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[9][14]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[9][15]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[9][16]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[9][17]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[9][18]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[9][19]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[9][20]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[9][21]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[9][22]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[9][23]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[9][24]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[9][25]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[9][26]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[9][27]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[9][28]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[9][29]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[9][30]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[9][31]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[8][0]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[8][1]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[8][2]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[8][3]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[8][4]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[8][5]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[8][6]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[8][7]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[8][8]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[8][9]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[8][10]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[8][11]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[8][12]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[8][13]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[8][14]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[8][15]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[8][16]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[8][17]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[8][18]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[8][19]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[8][20]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[8][21]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[8][22]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[8][23]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[8][24]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[8][25]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[8][26]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[8][27]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[8][28]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[8][29]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[8][30]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[8][31]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[7][0]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[7][1]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[7][2]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[7][3]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[7][4]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[7][5]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[7][6]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[7][7]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[7][8]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[7][9]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[7][10]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[7][11]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[7][12]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[7][13]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[7][14]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[7][15]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[7][16]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[7][17]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[7][18]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[7][19]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[7][20]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[7][21]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[7][22]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[7][23]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[7][24]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[7][25]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[7][26]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[7][27]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[7][28]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[7][29]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[7][30]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[7][31]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[6][0]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[6][1]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[6][2]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[6][3]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[6][4]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[6][5]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[6][6]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[6][7]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[6][8]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[6][9]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[6][10]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[6][11]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[6][12]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[6][13]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[6][14]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[6][15]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[6][16]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[6][17]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[6][18]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[6][19]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[6][20]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[6][21]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[6][22]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[6][23]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[6][24]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[6][25]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[6][26]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[6][27]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[6][28]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[6][29]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[6][30]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[6][31]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[5][0]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[5][1]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[5][2]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[5][3]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[5][4]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[5][5]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[5][6]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[5][7]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[5][8]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[5][9]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[5][10]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[5][11]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[5][12]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[5][13]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[5][14]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[5][15]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[5][16]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[5][17]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[5][18]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[5][19]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[5][20]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[5][21]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[5][22]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[5][23]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[5][24]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[5][25]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[5][26]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[5][27]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[5][28]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[5][29]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[5][30]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[5][31]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[4][0]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[4][1]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[4][2]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[4][3]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[4][4]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[4][5]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[4][6]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[4][7]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[4][8]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[4][9]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[4][10]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[4][11]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[4][12]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[4][13]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[4][14]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[4][15]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[4][16]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[4][17]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[4][18]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[4][19]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[4][20]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[4][21]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[4][22]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[4][23]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[4][24]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[4][25]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[4][26]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[4][27]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[4][28]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[4][29]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[4][30]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[4][31]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[3][0]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[3][1]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[3][2]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[3][3]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[3][4]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[3][5]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[3][6]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[3][7]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[3][8]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[3][9]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[3][10]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[3][11]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[3][12]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[3][13]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[3][14]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[3][15]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[3][16]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[3][17]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[3][18]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[3][19]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[3][20]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[3][21]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[3][22]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[3][23]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[3][24]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[3][25]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[3][26]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[3][27]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[3][28]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[3][29]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[3][30]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[3][31]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[2][0]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[2][1]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[2][2]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[2][3]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[2][4]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[2][5]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[2][6]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[2][7]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[2][8]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[2][9]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[2][10]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[2][11]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[2][12]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[2][13]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[2][14]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[2][15]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[2][16]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[2][17]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[2][18]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[2][19]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[2][20]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[2][21]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[2][22]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[2][23]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[2][24]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[2][25]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[2][26]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[2][27]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[2][28]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[2][29]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[2][30]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[2][31]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[1][0]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[1][1]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[1][2]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[1][3]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[1][4]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[1][5]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[1][6]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[1][7]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[1][8]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[1][9]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[1][10]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[1][11]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[1][12]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[1][13]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[1][14]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[1][15]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[1][16]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[1][17]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[1][18]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[1][19]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[1][20]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[1][21]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[1][22]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[1][23]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[1][24]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[1][25]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[1][26]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[1][27]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[1][28]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[1][29]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[1][30]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[1][31]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[0][0]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[0][1]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[0][2]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[0][3]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[0][4]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[0][5]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[0][6]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[0][7]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[0][8]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[0][9]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[0][10]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[0][11]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[0][12]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[0][13]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[0][14]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[0][15]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[0][16]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[0][17]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[0][18]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[0][19]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[0][20]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[0][21]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[0][22]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[0][23]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[0][24]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[0][25]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[0][26]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[0][27]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[0][28]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[0][29]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[0][30]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[0][31]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IFIDreg:ifreg|pc1_out_reg[0..47]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IFIDreg:ifreg|immediate_reg[0..31]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IFIDreg:ifreg|rt_reg[0..4]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IFIDreg:ifreg|rs_reg[0..4]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IFIDreg:ifreg|rd_reg[0..4]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IFIDreg:ifreg|opcode_reg[0..5]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IFIDreg:ifreg|flagsWB_reg[0,1]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IFIDreg:ifreg|flagsALU_reg[0..3]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IFIDreg:ifreg|flagsDECO_reg                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|fetchStage:FS|RegPC:rPC|pc_reg[0..47]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[174]              ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[177]           ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[3]            ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]    ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[2]            ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]    ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[1]            ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]    ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]            ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]    ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][63]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][129]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][119]                                                                                                      ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][129]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][61]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][129]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][59]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][129]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][117]                                                                                                      ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][129]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][57]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][129]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][73]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][129]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][115]                                                                                                      ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][129]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][55]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][129]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][54]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][129]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][53]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][129]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][114]                                                                                                      ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][129]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][52]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][129]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][51]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][129]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][47]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][129]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][111]                                                                                                      ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][129]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][45]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][129]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][43]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][129]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][109]                                                                                                      ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][129]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][41]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][129]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][113]                                                                                                      ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][129]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][50]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][129]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][39]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][129]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][107]                                                                                                      ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][129]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][37]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][129]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][35]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][129]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][105]                                                                                                      ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][129]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][33]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][129]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][103]                                                                                                      ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][129]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][128]                                                                                                      ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][129]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][101]                                                                                                      ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][129]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][99]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][129]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][81]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][129]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][97]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][129]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][95]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][129]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][93]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][129]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][49]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][129]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][112]                                                                                                      ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][129]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][48]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][129]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][96]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][127]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][32]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][127]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][80]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][127]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][40]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][127]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][104]                                                                                                      ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][127]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][88]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][127]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][89]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][127]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][75]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][127]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][72]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][127]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][68]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][127]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][120]                                                                                                      ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][127]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][64]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][127]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][44]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][127]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][108]                                                                                                      ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][127]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][36]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][127]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][100]                                                                                                      ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][127]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][85]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][127]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][92]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][127]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][84]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][127]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][91]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][127]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][76]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][127]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][70]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][127]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][122]                                                                                                      ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][127]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][66]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][127]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][118]                                                                                                      ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][127]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][62]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][127]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][60]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][127]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][58]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][127]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][124]                                                                                                      ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][127]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][116]                                                                                                      ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][127]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][56]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][127]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][46]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][127]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][110]                                                                                                      ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][127]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][42]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][127]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][83]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][127]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][38]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][127]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][106]                                                                                                      ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][127]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][34]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][127]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][102]                                                                                                      ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][127]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][98]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][127]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][79]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][127]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][94]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][127]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][90]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][127]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][86]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][127]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][82]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][127]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][87]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][127]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][78]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][127]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][126]                                                                                                      ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][127]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][74]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][127]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][77]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][127]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][71]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][127]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][123]                                                                                                      ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][127]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][69]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][127]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][125]                                                                                                      ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][127]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][67]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][127]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][121]                                                                                                      ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][127]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][65]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][127]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|burst_bytecount[0..2]                                                                                                           ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|burst_bytecount[3]                                                                                                           ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][127]                                                                                                      ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][129]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rsp_fifo|mem[1][174]                                                                                                        ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rsp_fifo|mem[1][177]                                                                                                     ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rsp_fifo|mem[0][177]                                                                                                        ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rsp_fifo|mem[0][174]                                                                                                     ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][101]                                                                                                      ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][100]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][102]                                                                                                      ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][100]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][103]                                                                                                      ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][100]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][104]                                                                                                      ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][100]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][105]                                                                                                      ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][100]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][106]                                                                                                      ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][100]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][107]                                                                                                      ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][100]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][108]                                                                                                      ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][100]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][109]                                                                                                      ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][100]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][110]                                                                                                      ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][100]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][111]                                                                                                      ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][100]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][112]                                                                                                      ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][100]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][113]                                                                                                      ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][100]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][114]                                                                                                      ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][100]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][115]                                                                                                      ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][100]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][116]                                                                                                      ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][100]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][117]                                                                                                      ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][100]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][118]                                                                                                      ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][100]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][119]                                                                                                      ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][100]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][120]                                                                                                      ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][100]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][121]                                                                                                      ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][100]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][122]                                                                                                      ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][100]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][123]                                                                                                      ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][100]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][124]                                                                                                      ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][100]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][125]                                                                                                      ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][100]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][126]                                                                                                      ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][100]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][127]                                                                                                      ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][100]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][128]                                                                                                      ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][100]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][129]                                                                                                      ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][100]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][32]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][100]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][33]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][100]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][34]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][100]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][35]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][100]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][36]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][100]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][37]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][100]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][38]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][100]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][39]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][100]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][40]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][100]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][41]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][100]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][42]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][100]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][43]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][100]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][44]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][100]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][45]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][100]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][46]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][100]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][47]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][100]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][48]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][100]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][49]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][100]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][50]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][100]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][51]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][100]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][52]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][100]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][53]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][100]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][54]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][100]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][55]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][100]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][56]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][100]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][57]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][100]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][58]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][100]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][59]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][100]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][60]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][100]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][61]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][100]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][62]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][100]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][63]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][100]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][64]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][100]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][65]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][100]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][66]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][100]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][67]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][100]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][68]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][100]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][69]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][100]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][70]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][100]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][71]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][100]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][72]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][100]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][73]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][100]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][74]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][100]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][75]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][100]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][76]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][100]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][77]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][100]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][78]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][100]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][79]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][100]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][80]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][100]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][81]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][100]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][82]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][100]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][83]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][100]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][84]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][100]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][85]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][100]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][86]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][100]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][87]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][100]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][88]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][100]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][89]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][100]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][90]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][100]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][91]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][100]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][92]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][100]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][93]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][100]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][94]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][100]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][95]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][100]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][96]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][100]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][97]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][100]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][98]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][100]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][99]                                                                                                       ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][100]                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0..2] ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0..2] ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rsp_fifo|mem[1][180]                                                                                                        ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rsp_fifo|mem[1][183]                                                                                                     ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rsp_fifo|mem[1][181]                                                                                                        ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rsp_fifo|mem[1][183]                                                                                                     ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rsp_fifo|mem[1][182]                                                                                                        ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rsp_fifo|mem[1][183]                                                                                                     ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3]    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[1][129]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|burst_bytecount[3]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][100]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3]    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rsp_fifo|mem[1][183]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rsp_fifo|mem[0][183]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rsp_fifo|mem[0][182]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rsp_fifo|mem[0][181]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rsp_fifo|mem[0][180]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vectorial_mem_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[8]    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|hps_fpga_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|hps_fpga_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                   ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4..29]   ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4..7] ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[8]           ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[29]          ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[29]                                                         ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[28]          ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[28]                                                         ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[27]          ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[27]                                                         ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[26]          ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[26]                                                         ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[25]          ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[25]                                                         ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[24]          ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[24]                                                         ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[23]          ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[23]                                                         ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[22]          ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[22]                                                         ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[21]          ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[21]                                                         ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20]          ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[20]                                                         ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19]          ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[19]                                                         ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18]          ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[18]                                                         ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17]          ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[17]                                                         ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16]          ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[16]                                                         ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15]          ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[15]                                                         ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14]          ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[14]                                                         ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13]          ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[13]                                                         ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12]          ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[12]                                                         ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11]          ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[11]                                                         ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10]          ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[10]                                                         ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9]           ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[9]                                                          ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8]           ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[8]                                                          ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[7]           ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7]           ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[7]                                                          ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]           ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6]           ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[6]                                                          ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5]           ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]           ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[5]                                                          ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]           ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]           ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[4]                                                          ; Lost fanout                                                                                                                                                                                                                                              ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vectorial_mem_0_avalon_slave_0_translator|waitrequest_reset_override                                                                                    ; Merged with hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold              ;
; Total Number of Removed Registers = 2022                                                                                                                                                                                                        ;                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                              ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|MEMWBreg:memreg|mem_data_out_reg[0]                                                                                                                           ; Stuck at GND              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|MEMWBreg:memreg|flagsWB_out_reg[0],                                                                                                                              ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|MEMWBreg:memreg|flagsWB_out_reg[1],                                                                                                                              ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|MEMWBreg:memreg|rd_out_reg[0],                                                                                                                                   ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|MEMWBreg:memreg|rd_out_reg[1],                                                                                                                                   ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|MEMWBreg:memreg|rd_out_reg[2],                                                                                                                                   ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|MEMWBreg:memreg|rd_out_reg[3],                                                                                                                                   ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|MEMWBreg:memreg|rd_out_reg[4],                                                                                                                                   ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|MEMWBreg:memreg|direction_out_reg[0],                                                                                                                            ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|EXMEMreg:exreg|flagsWB_out_reg[0],                                                                                                                               ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|EXMEMreg:exreg|flagsWB_out_reg[1],                                                                                                                               ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|EXMEMreg:exreg|rd_out_reg[0],                                                                                                                                    ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|EXMEMreg:exreg|rd_out_reg[1],                                                                                                                                    ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|EXMEMreg:exreg|rd_out_reg[2],                                                                                                                                    ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|EXMEMreg:exreg|rd_out_reg[3],                                                                                                                                    ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|EXMEMreg:exreg|rd_out_reg[4],                                                                                                                                    ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|EXMEMreg:exreg|result_out_reg[0],                                                                                                                                ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|opcode_reg[4],                                                                                                                                     ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|rd_dir_reg[0],                                                                                                                                     ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|rd_dir_reg[1],                                                                                                                                     ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|rd_dir_reg[2],                                                                                                                                     ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|rd_dir_reg[3],                                                                                                                                     ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|rd_dir_reg[4],                                                                                                                                     ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|flagsWB_reg[0],                                                                                                                                    ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|flagsWB_reg[1],                                                                                                                                    ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|immediate_reg[28],                                                                                                                                 ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|dataTwo_reg[27],                                                                                                                                   ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|dataOne_reg[0],                                                                                                                                    ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|dataOne_reg[5],                                                                                                                                    ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|dataOne_reg[6],                                                                                                                                    ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|dataOne_reg[7],                                                                                                                                    ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|dataOne_reg[27],                                                                                                                                   ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|doa_reg[27],                                                                                                                      ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|doa_reg[7],                                                                                                                       ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|doa_reg[6],                                                                                                                       ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|doa_reg[5],                                                                                                                       ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|doa_reg[0],                                                                                                                       ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|dob_reg[27],                                                                                                                      ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[1][0],                                                                                                                  ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[1][5],                                                                                                                  ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[1][6],                                                                                                                  ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[1][7],                                                                                                                  ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[1][27],                                                                                                                 ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[0][0],                                                                                                                  ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[0][5],                                                                                                                  ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[0][6],                                                                                                                  ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[0][7],                                                                                                                  ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[0][27],                                                                                                                 ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IFIDreg:ifreg|immediate_reg[28],                                                                                                                                 ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IFIDreg:ifreg|rd_reg[0],                                                                                                                                         ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IFIDreg:ifreg|rd_reg[1],                                                                                                                                         ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IFIDreg:ifreg|rd_reg[2],                                                                                                                                         ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IFIDreg:ifreg|rd_reg[3],                                                                                                                                         ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IFIDreg:ifreg|rd_reg[4],                                                                                                                                         ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IFIDreg:ifreg|opcode_reg[4],                                                                                                                                     ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IFIDreg:ifreg|flagsWB_reg[0],                                                                                                                                    ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IFIDreg:ifreg|flagsWB_reg[1]                                                                                                                                     ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[29] ; Lost Fanouts              ; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[28],   ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[27],   ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[26],   ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[25],   ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[24],   ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[23],   ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[22],   ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[21],   ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20],   ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19],   ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18],   ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17],   ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16],   ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15],   ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14],   ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13],   ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12],   ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11],   ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10],   ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9],    ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8],    ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7],    ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6],    ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5],    ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4],    ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[7], ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6], ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5], ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4], ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[29],       ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[28],       ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[27],       ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[26],       ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[25],       ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[23],       ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[22],       ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[21],       ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20],       ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19],       ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18],       ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17],       ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16],       ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15],       ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14],       ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13],       ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12],       ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11],       ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10],       ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9],        ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8],        ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7],        ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6],        ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5],        ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]         ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|EXMEMreg:exreg|flagsMEM_out_reg[2]                                                                                                                            ; Lost Fanouts              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|opcode_reg[2],                                                                                                                                     ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|flagsALU_reg[3],                                                                                                                                   ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|immediate_reg[29],                                                                                                                                 ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|immediate_reg[30],                                                                                                                                 ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|immediate_reg[31],                                                                                                                                 ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|dataTwo_reg[28],                                                                                                                                   ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|dataTwo_reg[29],                                                                                                                                   ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|dataTwo_reg[30],                                                                                                                                   ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|dataTwo_reg[31],                                                                                                                                   ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|dataOne_reg[28],                                                                                                                                   ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|dataOne_reg[29],                                                                                                                                   ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|dataOne_reg[30],                                                                                                                                   ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|dataOne_reg[31],                                                                                                                                   ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|doa_reg[31],                                                                                                                      ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|doa_reg[30],                                                                                                                      ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|doa_reg[29],                                                                                                                      ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|doa_reg[28],                                                                                                                      ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|dob_reg[31],                                                                                                                      ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|dob_reg[30],                                                                                                                      ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|dob_reg[29],                                                                                                                      ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|dob_reg[28],                                                                                                                      ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[1][28],                                                                                                                 ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[1][29],                                                                                                                 ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[1][30],                                                                                                                 ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[1][31],                                                                                                                 ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[0][28],                                                                                                                 ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[0][29],                                                                                                                 ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[0][30],                                                                                                                 ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[0][31],                                                                                                                 ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IFIDreg:ifreg|immediate_reg[29],                                                                                                                                 ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IFIDreg:ifreg|immediate_reg[30],                                                                                                                                 ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IFIDreg:ifreg|immediate_reg[31],                                                                                                                                 ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IFIDreg:ifreg|rt_reg[0],                                                                                                                                         ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IFIDreg:ifreg|rt_reg[1],                                                                                                                                         ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IFIDreg:ifreg|rt_reg[2],                                                                                                                                         ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IFIDreg:ifreg|rt_reg[3],                                                                                                                                         ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IFIDreg:ifreg|rt_reg[4],                                                                                                                                         ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IFIDreg:ifreg|rs_reg[0],                                                                                                                                         ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IFIDreg:ifreg|rs_reg[1],                                                                                                                                         ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IFIDreg:ifreg|rs_reg[2],                                                                                                                                         ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IFIDreg:ifreg|rs_reg[3],                                                                                                                                         ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IFIDreg:ifreg|rs_reg[4],                                                                                                                                         ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IFIDreg:ifreg|opcode_reg[2],                                                                                                                                     ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IFIDreg:ifreg|flagsALU_reg[3],                                                                                                                                   ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IFIDreg:ifreg|flagsDECO_reg                                                                                                                                      ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|hps_fpga_mm_interconnect_0_cmd_mux:cmd_mux|locked[2]                                                                                                                              ; Stuck at GND              ; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:vp_0_avalon_master_agent|hold_waitrequest,                                                                                                                ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|hps_fpga_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[2],                                                                                                                           ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vp_0_avalon_master_translator|read_accepted,                                                                                                         ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[8], ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[8],        ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[29],                                                      ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[28],                                                      ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[27],                                                      ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[26],                                                      ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[25],                                                      ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[24],       ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[24],                                                      ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[23],                                                      ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[22],                                                      ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[21],                                                      ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[20],                                                      ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[19],                                                      ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[18],                                                      ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[17],                                                      ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[16],                                                      ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[15],                                                      ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[14],                                                      ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[13],                                                      ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[12],                                                      ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[11],                                                      ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[10],                                                      ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[9],                                                       ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[8],                                                       ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[7],        ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[7],                                                       ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6],        ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[6],                                                       ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5],        ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[5],                                                       ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4],        ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[4]                                                        ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|MEMWBreg:memreg|mem_data_out_reg[8]                                                                                                                           ; Stuck at GND              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|MEMWBreg:memreg|direction_out_reg[8],                                                                                                                            ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|EXMEMreg:exreg|result_out_reg[8],                                                                                                                                ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|dataOne_reg[8],                                                                                                                                    ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|dataOne_reg[13],                                                                                                                                   ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|dataOne_reg[14],                                                                                                                                   ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|dataOne_reg[15],                                                                                                                                   ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|doa_reg[15],                                                                                                                      ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|doa_reg[14],                                                                                                                      ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|doa_reg[13],                                                                                                                      ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|doa_reg[8],                                                                                                                       ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[1][8],                                                                                                                  ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[1][13],                                                                                                                 ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[1][14],                                                                                                                 ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[1][15],                                                                                                                 ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[0][8],                                                                                                                  ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[0][13],                                                                                                                 ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[0][14],                                                                                                                 ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[0][15]                                                                                                                  ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|MEMWBreg:memreg|mem_data_out_reg[16]                                                                                                                          ; Stuck at GND              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|MEMWBreg:memreg|direction_out_reg[16],                                                                                                                           ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|EXMEMreg:exreg|result_out_reg[16],                                                                                                                               ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|dataOne_reg[16],                                                                                                                                   ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|dataOne_reg[21],                                                                                                                                   ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|dataOne_reg[22],                                                                                                                                   ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|dataOne_reg[23],                                                                                                                                   ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|doa_reg[23],                                                                                                                      ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|doa_reg[22],                                                                                                                      ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|doa_reg[21],                                                                                                                      ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|doa_reg[16],                                                                                                                      ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[1][16],                                                                                                                 ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[1][21],                                                                                                                 ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[1][22],                                                                                                                 ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[1][23],                                                                                                                 ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[0][16],                                                                                                                 ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[0][21],                                                                                                                 ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[0][22],                                                                                                                 ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[0][23]                                                                                                                  ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vectorial_mem_0_avalon_slave_0_translator|av_readdata_pre[127]                                                                                     ; Stuck at GND              ; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg,   ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rsp_fifo|mem[1][183],                                                                                                     ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rsp_fifo|mem[0][183],                                                                                                     ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rsp_fifo|mem[0][182],                                                                                                     ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rsp_fifo|mem[0][181],                                                                                                     ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rsp_fifo|mem[0][180],                                                                                                     ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vectorial_mem_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                       ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vectorial_mem_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                       ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vectorial_mem_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                       ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vectorial_mem_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                       ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|hps_fpga_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag,                                                                                                                    ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|hps_fpga_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                            ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|EXMEMreg:exreg|immediate_out_reg[0]                                                                                                                           ; Lost Fanouts              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|immediate_reg[0],                                                                                                                                  ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IFIDreg:ifreg|immediate_reg[0],                                                                                                                                  ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|fetchStage:FS|RegPC:rPC|pc_reg[6],                                                                                                                               ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|fetchStage:FS|RegPC:rPC|pc_reg[5],                                                                                                                               ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|fetchStage:FS|RegPC:rPC|pc_reg[4],                                                                                                                               ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|fetchStage:FS|RegPC:rPC|pc_reg[3],                                                                                                                               ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|fetchStage:FS|RegPC:rPC|pc_reg[2],                                                                                                                               ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|fetchStage:FS|RegPC:rPC|pc_reg[1],                                                                                                                               ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|fetchStage:FS|RegPC:rPC|pc_reg[0]                                                                                                                                ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|MEMWBreg:memreg|mem_data_out_reg[19]                                                                                                                          ; Stuck at GND              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|MEMWBreg:memreg|direction_out_reg[19],                                                                                                                           ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|EXMEMreg:exreg|result_out_reg[19],                                                                                                                               ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|dataOne_reg[19],                                                                                                                                   ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|doa_reg[19],                                                                                                                      ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[1][19],                                                                                                                 ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[0][19]                                                                                                                  ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|MEMWBreg:memreg|mem_data_out_reg[26]                                                                                                                          ; Stuck at GND              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|MEMWBreg:memreg|direction_out_reg[26],                                                                                                                           ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|EXMEMreg:exreg|result_out_reg[26],                                                                                                                               ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|dataOne_reg[26],                                                                                                                                   ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|doa_reg[26],                                                                                                                      ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[1][26],                                                                                                                 ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[0][26]                                                                                                                  ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|MEMWBreg:memreg|mem_data_out_reg[25]                                                                                                                          ; Stuck at GND              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|MEMWBreg:memreg|direction_out_reg[25],                                                                                                                           ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|EXMEMreg:exreg|result_out_reg[25],                                                                                                                               ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|dataOne_reg[25],                                                                                                                                   ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|doa_reg[25],                                                                                                                      ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[1][25],                                                                                                                 ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[0][25]                                                                                                                  ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|MEMWBreg:memreg|mem_data_out_reg[24]                                                                                                                          ; Stuck at GND              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|MEMWBreg:memreg|direction_out_reg[24],                                                                                                                           ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|EXMEMreg:exreg|result_out_reg[24],                                                                                                                               ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|dataOne_reg[24],                                                                                                                                   ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|doa_reg[24],                                                                                                                      ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[1][24],                                                                                                                 ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[0][24]                                                                                                                  ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|MEMWBreg:memreg|mem_data_out_reg[20]                                                                                                                          ; Stuck at GND              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|MEMWBreg:memreg|direction_out_reg[20],                                                                                                                           ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|EXMEMreg:exreg|result_out_reg[20],                                                                                                                               ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|dataOne_reg[20],                                                                                                                                   ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|doa_reg[20],                                                                                                                      ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[1][20],                                                                                                                 ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[0][20]                                                                                                                  ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|MEMWBreg:memreg|mem_data_out_reg[18]                                                                                                                          ; Stuck at GND              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|MEMWBreg:memreg|direction_out_reg[18],                                                                                                                           ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|EXMEMreg:exreg|result_out_reg[18],                                                                                                                               ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|dataOne_reg[18],                                                                                                                                   ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|doa_reg[18],                                                                                                                      ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[1][18],                                                                                                                 ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[0][18]                                                                                                                  ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|MEMWBreg:memreg|mem_data_out_reg[17]                                                                                                                          ; Stuck at GND              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|MEMWBreg:memreg|direction_out_reg[17],                                                                                                                           ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|EXMEMreg:exreg|result_out_reg[17],                                                                                                                               ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|dataOne_reg[17],                                                                                                                                   ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|doa_reg[17],                                                                                                                      ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[1][17],                                                                                                                 ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[0][17]                                                                                                                  ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|MEMWBreg:memreg|mem_data_out_reg[12]                                                                                                                          ; Stuck at GND              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|MEMWBreg:memreg|direction_out_reg[12],                                                                                                                           ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|EXMEMreg:exreg|result_out_reg[12],                                                                                                                               ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|dataOne_reg[12],                                                                                                                                   ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|doa_reg[12],                                                                                                                      ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[1][12],                                                                                                                 ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[0][12]                                                                                                                  ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|MEMWBreg:memreg|mem_data_out_reg[11]                                                                                                                          ; Stuck at GND              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|MEMWBreg:memreg|direction_out_reg[11],                                                                                                                           ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|EXMEMreg:exreg|result_out_reg[11],                                                                                                                               ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|dataOne_reg[11],                                                                                                                                   ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|doa_reg[11],                                                                                                                      ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[1][11],                                                                                                                 ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[0][11]                                                                                                                  ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|MEMWBreg:memreg|mem_data_out_reg[10]                                                                                                                          ; Stuck at GND              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|MEMWBreg:memreg|direction_out_reg[10],                                                                                                                           ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|EXMEMreg:exreg|result_out_reg[10],                                                                                                                               ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|dataOne_reg[10],                                                                                                                                   ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|doa_reg[10],                                                                                                                      ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[1][10],                                                                                                                 ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[0][10]                                                                                                                  ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|MEMWBreg:memreg|mem_data_out_reg[9]                                                                                                                           ; Stuck at GND              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|MEMWBreg:memreg|direction_out_reg[9],                                                                                                                            ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|EXMEMreg:exreg|result_out_reg[9],                                                                                                                                ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|dataOne_reg[9],                                                                                                                                    ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|doa_reg[9],                                                                                                                       ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[1][9],                                                                                                                  ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[0][9]                                                                                                                   ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|MEMWBreg:memreg|mem_data_out_reg[3]                                                                                                                           ; Stuck at GND              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|MEMWBreg:memreg|direction_out_reg[3],                                                                                                                            ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|EXMEMreg:exreg|result_out_reg[3],                                                                                                                                ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|dataOne_reg[3],                                                                                                                                    ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|doa_reg[3],                                                                                                                       ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[1][3],                                                                                                                  ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[0][3]                                                                                                                   ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|MEMWBreg:memreg|mem_data_out_reg[4]                                                                                                                           ; Stuck at GND              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|MEMWBreg:memreg|direction_out_reg[4],                                                                                                                            ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|EXMEMreg:exreg|result_out_reg[4],                                                                                                                                ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|dataOne_reg[4],                                                                                                                                    ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|doa_reg[4],                                                                                                                       ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[1][4],                                                                                                                  ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[0][4]                                                                                                                   ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|MEMWBreg:memreg|mem_data_out_reg[2]                                                                                                                           ; Stuck at GND              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|MEMWBreg:memreg|direction_out_reg[2],                                                                                                                            ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|EXMEMreg:exreg|result_out_reg[2],                                                                                                                                ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|dataOne_reg[2],                                                                                                                                    ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|doa_reg[2],                                                                                                                       ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[1][2],                                                                                                                  ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[0][2]                                                                                                                   ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|MEMWBreg:memreg|mem_data_out_reg[1]                                                                                                                           ; Stuck at GND              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|MEMWBreg:memreg|direction_out_reg[1],                                                                                                                            ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|EXMEMreg:exreg|result_out_reg[1],                                                                                                                                ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|dataOne_reg[1],                                                                                                                                    ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|doa_reg[1],                                                                                                                       ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[1][1],                                                                                                                  ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|registers[0][1]                                                                                                                   ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|EXMEMreg:exreg|pc1_out_reg[20]                                                                                                                                ; Lost Fanouts              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|pc1_reg[20],                                                                                                                                       ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IFIDreg:ifreg|pc1_out_reg[20]                                                                                                                                    ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|EXMEMreg:exreg|pc1_out_reg[17]                                                                                                                                ; Lost Fanouts              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|pc1_reg[17],                                                                                                                                       ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IFIDreg:ifreg|pc1_out_reg[17]                                                                                                                                    ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|EXMEMreg:exreg|pc1_out_reg[18]                                                                                                                                ; Lost Fanouts              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|pc1_reg[18],                                                                                                                                       ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IFIDreg:ifreg|pc1_out_reg[18]                                                                                                                                    ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|EXMEMreg:exreg|pc1_out_reg[19]                                                                                                                                ; Lost Fanouts              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|pc1_reg[19],                                                                                                                                       ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IFIDreg:ifreg|pc1_out_reg[19]                                                                                                                                    ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|EXMEMreg:exreg|pc1_out_reg[13]                                                                                                                                ; Lost Fanouts              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|pc1_reg[13],                                                                                                                                       ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IFIDreg:ifreg|pc1_out_reg[13]                                                                                                                                    ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|EXMEMreg:exreg|pc1_out_reg[21]                                                                                                                                ; Lost Fanouts              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|pc1_reg[21],                                                                                                                                       ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IFIDreg:ifreg|pc1_out_reg[21]                                                                                                                                    ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|EXMEMreg:exreg|pc1_out_reg[22]                                                                                                                                ; Lost Fanouts              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|pc1_reg[22],                                                                                                                                       ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IFIDreg:ifreg|pc1_out_reg[22]                                                                                                                                    ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|EXMEMreg:exreg|pc1_out_reg[23]                                                                                                                                ; Lost Fanouts              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|pc1_reg[23],                                                                                                                                       ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IFIDreg:ifreg|pc1_out_reg[23]                                                                                                                                    ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|EXMEMreg:exreg|pc1_out_reg[24]                                                                                                                                ; Lost Fanouts              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|pc1_reg[24],                                                                                                                                       ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IFIDreg:ifreg|pc1_out_reg[24]                                                                                                                                    ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|EXMEMreg:exreg|pc1_out_reg[25]                                                                                                                                ; Lost Fanouts              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|pc1_reg[25],                                                                                                                                       ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IFIDreg:ifreg|pc1_out_reg[25]                                                                                                                                    ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|EXMEMreg:exreg|pc1_out_reg[16]                                                                                                                                ; Lost Fanouts              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|pc1_reg[16],                                                                                                                                       ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IFIDreg:ifreg|pc1_out_reg[16]                                                                                                                                    ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|EXMEMreg:exreg|pc1_out_reg[15]                                                                                                                                ; Lost Fanouts              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|pc1_reg[15],                                                                                                                                       ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IFIDreg:ifreg|pc1_out_reg[15]                                                                                                                                    ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|EXMEMreg:exreg|pc1_out_reg[14]                                                                                                                                ; Lost Fanouts              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|pc1_reg[14],                                                                                                                                       ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IFIDreg:ifreg|pc1_out_reg[14]                                                                                                                                    ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|EXMEMreg:exreg|pc1_out_reg[4]                                                                                                                                 ; Lost Fanouts              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|pc1_reg[4],                                                                                                                                        ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IFIDreg:ifreg|pc1_out_reg[4]                                                                                                                                     ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|EXMEMreg:exreg|pc1_out_reg[12]                                                                                                                                ; Lost Fanouts              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|pc1_reg[12],                                                                                                                                       ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IFIDreg:ifreg|pc1_out_reg[12]                                                                                                                                    ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|EXMEMreg:exreg|pc1_out_reg[11]                                                                                                                                ; Lost Fanouts              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|pc1_reg[11],                                                                                                                                       ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IFIDreg:ifreg|pc1_out_reg[11]                                                                                                                                    ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|EXMEMreg:exreg|pc1_out_reg[10]                                                                                                                                ; Lost Fanouts              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|pc1_reg[10],                                                                                                                                       ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IFIDreg:ifreg|pc1_out_reg[10]                                                                                                                                    ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|EXMEMreg:exreg|pc1_out_reg[6]                                                                                                                                 ; Lost Fanouts              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|pc1_reg[6],                                                                                                                                        ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IFIDreg:ifreg|pc1_out_reg[6]                                                                                                                                     ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|EXMEMreg:exreg|pc1_out_reg[5]                                                                                                                                 ; Lost Fanouts              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|pc1_reg[5],                                                                                                                                        ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IFIDreg:ifreg|pc1_out_reg[5]                                                                                                                                     ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|EXMEMreg:exreg|pc1_out_reg[9]                                                                                                                                 ; Lost Fanouts              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|pc1_reg[9],                                                                                                                                        ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IFIDreg:ifreg|pc1_out_reg[9]                                                                                                                                     ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|EXMEMreg:exreg|pc1_out_reg[8]                                                                                                                                 ; Lost Fanouts              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|pc1_reg[8],                                                                                                                                        ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IFIDreg:ifreg|pc1_out_reg[8]                                                                                                                                     ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|EXMEMreg:exreg|pc1_out_reg[7]                                                                                                                                 ; Lost Fanouts              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|pc1_reg[7],                                                                                                                                        ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IFIDreg:ifreg|pc1_out_reg[7]                                                                                                                                     ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|EXMEMreg:exreg|pc1_out_reg[37]                                                                                                                                ; Lost Fanouts              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|pc1_reg[37],                                                                                                                                       ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IFIDreg:ifreg|pc1_out_reg[37]                                                                                                                                    ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|EXMEMreg:exreg|pc1_out_reg[47]                                                                                                                                ; Lost Fanouts              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|pc1_reg[47],                                                                                                                                       ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IFIDreg:ifreg|pc1_out_reg[47]                                                                                                                                    ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|EXMEMreg:exreg|pc1_out_reg[46]                                                                                                                                ; Lost Fanouts              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|pc1_reg[46],                                                                                                                                       ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IFIDreg:ifreg|pc1_out_reg[46]                                                                                                                                    ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|EXMEMreg:exreg|pc1_out_reg[45]                                                                                                                                ; Lost Fanouts              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|pc1_reg[45],                                                                                                                                       ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IFIDreg:ifreg|pc1_out_reg[45]                                                                                                                                    ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|EXMEMreg:exreg|pc1_out_reg[44]                                                                                                                                ; Lost Fanouts              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|pc1_reg[44],                                                                                                                                       ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IFIDreg:ifreg|pc1_out_reg[44]                                                                                                                                    ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|EXMEMreg:exreg|pc1_out_reg[43]                                                                                                                                ; Lost Fanouts              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|pc1_reg[43],                                                                                                                                       ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IFIDreg:ifreg|pc1_out_reg[43]                                                                                                                                    ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|EXMEMreg:exreg|pc1_out_reg[42]                                                                                                                                ; Lost Fanouts              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|pc1_reg[42],                                                                                                                                       ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IFIDreg:ifreg|pc1_out_reg[42]                                                                                                                                    ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|EXMEMreg:exreg|pc1_out_reg[41]                                                                                                                                ; Lost Fanouts              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|pc1_reg[41],                                                                                                                                       ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IFIDreg:ifreg|pc1_out_reg[41]                                                                                                                                    ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|EXMEMreg:exreg|pc1_out_reg[40]                                                                                                                                ; Lost Fanouts              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|pc1_reg[40],                                                                                                                                       ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IFIDreg:ifreg|pc1_out_reg[40]                                                                                                                                    ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|EXMEMreg:exreg|pc1_out_reg[39]                                                                                                                                ; Lost Fanouts              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|pc1_reg[39],                                                                                                                                       ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IFIDreg:ifreg|pc1_out_reg[39]                                                                                                                                    ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|EXMEMreg:exreg|pc1_out_reg[38]                                                                                                                                ; Lost Fanouts              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|pc1_reg[38],                                                                                                                                       ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IFIDreg:ifreg|pc1_out_reg[38]                                                                                                                                    ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|EXMEMreg:exreg|pc1_out_reg[26]                                                                                                                                ; Lost Fanouts              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|pc1_reg[26],                                                                                                                                       ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IFIDreg:ifreg|pc1_out_reg[26]                                                                                                                                    ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|EXMEMreg:exreg|pc1_out_reg[36]                                                                                                                                ; Lost Fanouts              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|pc1_reg[36],                                                                                                                                       ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IFIDreg:ifreg|pc1_out_reg[36]                                                                                                                                    ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|EXMEMreg:exreg|pc1_out_reg[35]                                                                                                                                ; Lost Fanouts              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|pc1_reg[35],                                                                                                                                       ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IFIDreg:ifreg|pc1_out_reg[35]                                                                                                                                    ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|EXMEMreg:exreg|pc1_out_reg[34]                                                                                                                                ; Lost Fanouts              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|pc1_reg[34],                                                                                                                                       ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IFIDreg:ifreg|pc1_out_reg[34]                                                                                                                                    ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|EXMEMreg:exreg|pc1_out_reg[33]                                                                                                                                ; Lost Fanouts              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|pc1_reg[33],                                                                                                                                       ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IFIDreg:ifreg|pc1_out_reg[33]                                                                                                                                    ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|EXMEMreg:exreg|pc1_out_reg[32]                                                                                                                                ; Lost Fanouts              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|pc1_reg[32],                                                                                                                                       ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IFIDreg:ifreg|pc1_out_reg[32]                                                                                                                                    ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|EXMEMreg:exreg|pc1_out_reg[31]                                                                                                                                ; Lost Fanouts              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|pc1_reg[31],                                                                                                                                       ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IFIDreg:ifreg|pc1_out_reg[31]                                                                                                                                    ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|EXMEMreg:exreg|pc1_out_reg[30]                                                                                                                                ; Lost Fanouts              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|pc1_reg[30],                                                                                                                                       ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IFIDreg:ifreg|pc1_out_reg[30]                                                                                                                                    ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|EXMEMreg:exreg|pc1_out_reg[29]                                                                                                                                ; Lost Fanouts              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|pc1_reg[29],                                                                                                                                       ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IFIDreg:ifreg|pc1_out_reg[29]                                                                                                                                    ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|EXMEMreg:exreg|pc1_out_reg[28]                                                                                                                                ; Lost Fanouts              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|pc1_reg[28],                                                                                                                                       ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IFIDreg:ifreg|pc1_out_reg[28]                                                                                                                                    ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|EXMEMreg:exreg|pc1_out_reg[27]                                                                                                                                ; Lost Fanouts              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|pc1_reg[27],                                                                                                                                       ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IFIDreg:ifreg|pc1_out_reg[27]                                                                                                                                    ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|MEMWBreg:memreg|mem_data_out_reg[28]                                                                                                                          ; Stuck at GND              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|MEMWBreg:memreg|direction_out_reg[28],                                                                                                                           ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|EXMEMreg:exreg|result_out_reg[28]                                                                                                                                ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|EXMEMreg:exreg|immediate_out_reg[6]                                                                                                                           ; Lost Fanouts              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|immediate_reg[6],                                                                                                                                  ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IFIDreg:ifreg|immediate_reg[6]                                                                                                                                   ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|EXMEMreg:exreg|immediate_out_reg[5]                                                                                                                           ; Lost Fanouts              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|immediate_reg[5],                                                                                                                                  ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IFIDreg:ifreg|immediate_reg[5]                                                                                                                                   ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|EXMEMreg:exreg|immediate_out_reg[4]                                                                                                                           ; Lost Fanouts              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|immediate_reg[4],                                                                                                                                  ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IFIDreg:ifreg|immediate_reg[4]                                                                                                                                   ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|EXMEMreg:exreg|immediate_out_reg[3]                                                                                                                           ; Lost Fanouts              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|immediate_reg[3],                                                                                                                                  ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IFIDreg:ifreg|immediate_reg[3]                                                                                                                                   ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|EXMEMreg:exreg|immediate_out_reg[2]                                                                                                                           ; Lost Fanouts              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|immediate_reg[2],                                                                                                                                  ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IFIDreg:ifreg|immediate_reg[2]                                                                                                                                   ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|EXMEMreg:exreg|immediate_out_reg[1]                                                                                                                           ; Lost Fanouts              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|immediate_reg[1],                                                                                                                                  ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IFIDreg:ifreg|immediate_reg[1]                                                                                                                                   ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|EXMEMreg:exreg|opcode_out_reg[5]                                                                                                                              ; Lost Fanouts              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|opcode_reg[5],                                                                                                                                     ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IFIDreg:ifreg|opcode_reg[5]                                                                                                                                      ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|MEMWBreg:memreg|mem_data_out_reg[31]                                                                                                                          ; Stuck at GND              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|MEMWBreg:memreg|direction_out_reg[31],                                                                                                                           ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|EXMEMreg:exreg|result_out_reg[31]                                                                                                                                ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|MEMWBreg:memreg|mem_data_out_reg[30]                                                                                                                          ; Stuck at GND              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|MEMWBreg:memreg|direction_out_reg[30],                                                                                                                           ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|EXMEMreg:exreg|result_out_reg[30]                                                                                                                                ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|MEMWBreg:memreg|mem_data_out_reg[29]                                                                                                                          ; Stuck at GND              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|MEMWBreg:memreg|direction_out_reg[29],                                                                                                                           ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|EXMEMreg:exreg|result_out_reg[29]                                                                                                                                ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|EXMEMreg:exreg|pc1_out_reg[2]                                                                                                                                 ; Lost Fanouts              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|pc1_reg[2],                                                                                                                                        ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IFIDreg:ifreg|pc1_out_reg[2]                                                                                                                                     ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|MEMWBreg:memreg|mem_data_out_reg[27]                                                                                                                          ; Stuck at GND              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|MEMWBreg:memreg|direction_out_reg[27],                                                                                                                           ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|EXMEMreg:exreg|result_out_reg[27]                                                                                                                                ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|MEMWBreg:memreg|mem_data_out_reg[23]                                                                                                                          ; Stuck at GND              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|MEMWBreg:memreg|direction_out_reg[23],                                                                                                                           ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|EXMEMreg:exreg|result_out_reg[23]                                                                                                                                ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|MEMWBreg:memreg|mem_data_out_reg[22]                                                                                                                          ; Stuck at GND              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|MEMWBreg:memreg|direction_out_reg[22],                                                                                                                           ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|EXMEMreg:exreg|result_out_reg[22]                                                                                                                                ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|MEMWBreg:memreg|mem_data_out_reg[21]                                                                                                                          ; Stuck at GND              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|MEMWBreg:memreg|direction_out_reg[21],                                                                                                                           ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|EXMEMreg:exreg|result_out_reg[21]                                                                                                                                ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|MEMWBreg:memreg|mem_data_out_reg[15]                                                                                                                          ; Stuck at GND              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|MEMWBreg:memreg|direction_out_reg[15],                                                                                                                           ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|EXMEMreg:exreg|result_out_reg[15]                                                                                                                                ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|MEMWBreg:memreg|mem_data_out_reg[14]                                                                                                                          ; Stuck at GND              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|MEMWBreg:memreg|direction_out_reg[14],                                                                                                                           ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|EXMEMreg:exreg|result_out_reg[14]                                                                                                                                ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|MEMWBreg:memreg|mem_data_out_reg[13]                                                                                                                          ; Stuck at GND              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|MEMWBreg:memreg|direction_out_reg[13],                                                                                                                           ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|EXMEMreg:exreg|result_out_reg[13]                                                                                                                                ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|MEMWBreg:memreg|mem_data_out_reg[7]                                                                                                                           ; Stuck at GND              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|MEMWBreg:memreg|direction_out_reg[7],                                                                                                                            ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|EXMEMreg:exreg|result_out_reg[7]                                                                                                                                 ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|MEMWBreg:memreg|mem_data_out_reg[6]                                                                                                                           ; Stuck at GND              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|MEMWBreg:memreg|direction_out_reg[6],                                                                                                                            ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|EXMEMreg:exreg|result_out_reg[6]                                                                                                                                 ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|MEMWBreg:memreg|mem_data_out_reg[5]                                                                                                                           ; Stuck at GND              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|MEMWBreg:memreg|direction_out_reg[5],                                                                                                                            ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|EXMEMreg:exreg|result_out_reg[5]                                                                                                                                 ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|EXMEMreg:exreg|immediate_out_reg[8]                                                                                                                           ; Lost Fanouts              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|immediate_reg[8],                                                                                                                                  ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IFIDreg:ifreg|immediate_reg[8]                                                                                                                                   ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|EXMEMreg:exreg|immediate_out_reg[7]                                                                                                                           ; Lost Fanouts              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|immediate_reg[7],                                                                                                                                  ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IFIDreg:ifreg|immediate_reg[7]                                                                                                                                   ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|EXMEMreg:exreg|pc1_out_reg[3]                                                                                                                                 ; Lost Fanouts              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|pc1_reg[3],                                                                                                                                        ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IFIDreg:ifreg|pc1_out_reg[3]                                                                                                                                     ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|EXMEMreg:exreg|pc1_out_reg[1]                                                                                                                                 ; Lost Fanouts              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|pc1_reg[1],                                                                                                                                        ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IFIDreg:ifreg|pc1_out_reg[1]                                                                                                                                     ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|EXMEMreg:exreg|pc1_out_reg[0]                                                                                                                                 ; Lost Fanouts              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|pc1_reg[0],                                                                                                                                        ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IFIDreg:ifreg|pc1_out_reg[0]                                                                                                                                     ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|EXMEMreg:exreg|immediate_out_reg[25]                                                                                                                          ; Lost Fanouts              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|immediate_reg[25],                                                                                                                                 ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IFIDreg:ifreg|immediate_reg[25]                                                                                                                                  ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|EXMEMreg:exreg|immediate_out_reg[24]                                                                                                                          ; Lost Fanouts              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|immediate_reg[24],                                                                                                                                 ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IFIDreg:ifreg|immediate_reg[24]                                                                                                                                  ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|EXMEMreg:exreg|immediate_out_reg[23]                                                                                                                          ; Lost Fanouts              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|immediate_reg[23],                                                                                                                                 ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IFIDreg:ifreg|immediate_reg[23]                                                                                                                                  ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|EXMEMreg:exreg|immediate_out_reg[22]                                                                                                                          ; Lost Fanouts              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|immediate_reg[22],                                                                                                                                 ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IFIDreg:ifreg|immediate_reg[22]                                                                                                                                  ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|EXMEMreg:exreg|immediate_out_reg[21]                                                                                                                          ; Lost Fanouts              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|immediate_reg[21],                                                                                                                                 ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IFIDreg:ifreg|immediate_reg[21]                                                                                                                                  ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|EXMEMreg:exreg|immediate_out_reg[20]                                                                                                                          ; Lost Fanouts              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|immediate_reg[20],                                                                                                                                 ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IFIDreg:ifreg|immediate_reg[20]                                                                                                                                  ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|EXMEMreg:exreg|immediate_out_reg[19]                                                                                                                          ; Lost Fanouts              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|immediate_reg[19],                                                                                                                                 ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IFIDreg:ifreg|immediate_reg[19]                                                                                                                                  ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|EXMEMreg:exreg|immediate_out_reg[17]                                                                                                                          ; Lost Fanouts              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|immediate_reg[17],                                                                                                                                 ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IFIDreg:ifreg|immediate_reg[17]                                                                                                                                  ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|EXMEMreg:exreg|immediate_out_reg[18]                                                                                                                          ; Lost Fanouts              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|immediate_reg[18],                                                                                                                                 ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IFIDreg:ifreg|immediate_reg[18]                                                                                                                                  ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|EXMEMreg:exreg|immediate_out_reg[9]                                                                                                                           ; Lost Fanouts              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|immediate_reg[9],                                                                                                                                  ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IFIDreg:ifreg|immediate_reg[9]                                                                                                                                   ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|EXMEMreg:exreg|immediate_out_reg[10]                                                                                                                          ; Lost Fanouts              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|immediate_reg[10],                                                                                                                                 ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IFIDreg:ifreg|immediate_reg[10]                                                                                                                                  ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|EXMEMreg:exreg|immediate_out_reg[11]                                                                                                                          ; Lost Fanouts              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|immediate_reg[11],                                                                                                                                 ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IFIDreg:ifreg|immediate_reg[11]                                                                                                                                  ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|EXMEMreg:exreg|immediate_out_reg[12]                                                                                                                          ; Lost Fanouts              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|immediate_reg[12],                                                                                                                                 ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IFIDreg:ifreg|immediate_reg[12]                                                                                                                                  ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|EXMEMreg:exreg|immediate_out_reg[13]                                                                                                                          ; Lost Fanouts              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|immediate_reg[13],                                                                                                                                 ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IFIDreg:ifreg|immediate_reg[13]                                                                                                                                  ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|EXMEMreg:exreg|immediate_out_reg[14]                                                                                                                          ; Lost Fanouts              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|immediate_reg[14],                                                                                                                                 ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IFIDreg:ifreg|immediate_reg[14]                                                                                                                                  ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|EXMEMreg:exreg|immediate_out_reg[15]                                                                                                                          ; Lost Fanouts              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|immediate_reg[15],                                                                                                                                 ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IFIDreg:ifreg|immediate_reg[15]                                                                                                                                  ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|EXMEMreg:exreg|immediate_out_reg[16]                                                                                                                          ; Lost Fanouts              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|immediate_reg[16],                                                                                                                                 ;
;                                                                                                                                                                                                                                            ;                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IFIDreg:ifreg|immediate_reg[16]                                                                                                                                  ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|dataTwo_reg[10]                                                                                                                                 ; Lost Fanouts              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|dob_reg[10]                                                                                                                       ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|dataTwo_reg[11]                                                                                                                                 ; Lost Fanouts              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|dob_reg[11]                                                                                                                       ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|dataTwo_reg[12]                                                                                                                                 ; Lost Fanouts              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|dob_reg[12]                                                                                                                       ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|dataTwo_reg[13]                                                                                                                                 ; Lost Fanouts              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|dob_reg[13]                                                                                                                       ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|dataTwo_reg[14]                                                                                                                                 ; Lost Fanouts              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|dob_reg[14]                                                                                                                       ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|dataTwo_reg[15]                                                                                                                                 ; Lost Fanouts              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|dob_reg[15]                                                                                                                       ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|dataTwo_reg[16]                                                                                                                                 ; Lost Fanouts              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|dob_reg[16]                                                                                                                       ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|dataTwo_reg[17]                                                                                                                                 ; Lost Fanouts              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|dob_reg[17]                                                                                                                       ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|dataTwo_reg[18]                                                                                                                                 ; Lost Fanouts              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|dob_reg[18]                                                                                                                       ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|dataTwo_reg[19]                                                                                                                                 ; Lost Fanouts              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|dob_reg[19]                                                                                                                       ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|dataTwo_reg[20]                                                                                                                                 ; Lost Fanouts              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|dob_reg[20]                                                                                                                       ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|dataTwo_reg[21]                                                                                                                                 ; Lost Fanouts              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|dob_reg[21]                                                                                                                       ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|dataTwo_reg[22]                                                                                                                                 ; Lost Fanouts              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|dob_reg[22]                                                                                                                       ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|dataTwo_reg[23]                                                                                                                                 ; Lost Fanouts              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|dob_reg[23]                                                                                                                       ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|dataTwo_reg[24]                                                                                                                                 ; Lost Fanouts              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|dob_reg[24]                                                                                                                       ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|dataTwo_reg[25]                                                                                                                                 ; Lost Fanouts              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|dob_reg[25]                                                                                                                       ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|dataTwo_reg[26]                                                                                                                                 ; Lost Fanouts              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|dob_reg[26]                                                                                                                       ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vectorial_mem_0_avalon_slave_0_translator|av_readdata_pre[100]                                                                                     ; Stuck at GND              ; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo|mem[0][100]                                                                                                    ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|dataTwo_reg[0]                                                                                                                                  ; Lost Fanouts              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|dob_reg[0]                                                                                                                        ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[8]      ; Stuck at GND              ; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3]  ;
;                                                                                                                                                                                                                                            ; due to stuck port data_in ;                                                                                                                                                                                                                                               ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|opcode_reg[0]                                                                                                                                   ; Lost Fanouts              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IFIDreg:ifreg|opcode_reg[0]                                                                                                                                      ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|opcode_reg[1]                                                                                                                                   ; Lost Fanouts              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IFIDreg:ifreg|opcode_reg[1]                                                                                                                                      ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|opcode_reg[3]                                                                                                                                   ; Lost Fanouts              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IFIDreg:ifreg|opcode_reg[3]                                                                                                                                      ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|flagsALU_reg[0]                                                                                                                                 ; Lost Fanouts              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IFIDreg:ifreg|flagsALU_reg[0]                                                                                                                                    ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|flagsALU_reg[1]                                                                                                                                 ; Lost Fanouts              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IFIDreg:ifreg|flagsALU_reg[1]                                                                                                                                    ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|flagsALU_reg[2]                                                                                                                                 ; Lost Fanouts              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IFIDreg:ifreg|flagsALU_reg[2]                                                                                                                                    ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|immediate_reg[26]                                                                                                                               ; Lost Fanouts              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IFIDreg:ifreg|immediate_reg[26]                                                                                                                                  ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|immediate_reg[27]                                                                                                                               ; Lost Fanouts              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IFIDreg:ifreg|immediate_reg[27]                                                                                                                                  ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|dataTwo_reg[9]                                                                                                                                  ; Lost Fanouts              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|dob_reg[9]                                                                                                                        ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|dataTwo_reg[1]                                                                                                                                  ; Lost Fanouts              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|dob_reg[1]                                                                                                                        ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|dataTwo_reg[2]                                                                                                                                  ; Lost Fanouts              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|dob_reg[2]                                                                                                                        ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|dataTwo_reg[3]                                                                                                                                  ; Lost Fanouts              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|dob_reg[3]                                                                                                                        ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|dataTwo_reg[4]                                                                                                                                  ; Lost Fanouts              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|dob_reg[4]                                                                                                                        ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|dataTwo_reg[5]                                                                                                                                  ; Lost Fanouts              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|dob_reg[5]                                                                                                                        ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|dataTwo_reg[6]                                                                                                                                  ; Lost Fanouts              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|dob_reg[6]                                                                                                                        ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|dataTwo_reg[7]                                                                                                                                  ; Lost Fanouts              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|dob_reg[7]                                                                                                                        ;
; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg|dataTwo_reg[8]                                                                                                                                  ; Lost Fanouts              ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR|dob_reg[8]                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 334   ;
; Number of registers using Synchronous Clear  ; 48    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 292   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 197   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                    ; Fan out ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|hps_fpga_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0] ; 2       ;
; hps_fpga:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                ; 279     ;
; hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|sop_enable                           ; 18      ;
; hps_fpga:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                 ; 1       ;
; hps_fpga:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out            ; 10      ;
; hps_fpga:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                 ; 1       ;
; hps_fpga:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]             ; 1       ;
; hps_fpga:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]             ; 1       ;
; Total number of inverted registers = 8                                                                                                               ;         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |HPSFPGA|hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vectorial_mem_0_avalon_slave_0_translator|wait_latency_counter[0]                                                                                         ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |HPSFPGA|hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vectorial_mem_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8]                                            ;
; 4:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |HPSFPGA|hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[28]                                                           ;
; 8:1                ; 32 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; Yes        ; |HPSFPGA|hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vectorial_mem_0_avalon_slave_0_translator|av_readdata_pre[28]                                                                                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |HPSFPGA|hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rsp_fifo|mem                                                                                                                  ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |HPSFPGA|hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4] ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |HPSFPGA|hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[129]               ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |HPSFPGA|hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[132]               ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |HPSFPGA|hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[136]               ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |HPSFPGA|hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[142]               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |HPSFPGA|hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|hps_fpga_mm_interconnect_0_router_003:router_003|src_channel[1]                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |HPSFPGA|hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|Selector2                                                                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |HPSFPGA|hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|Selector12                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|fetchStage:FS|memInstruction:memI|altsyncram:altsyncram_component|altsyncram_4ag1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                     ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                      ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll ;
+---------------------------------------+-----------------------+------+----------------------------------------------------------------------------------------------+
; Assignment                            ; Value                 ; From ; To                                                                                           ;
+---------------------------------------+-----------------------+------+----------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_hps_pll ; -    ; -                                                                                            ;
; IP_TOOL_VERSION                       ; 17.1                  ; -    ; -                                                                                            ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100                   ; -    ; -                                                                                            ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF                   ; -    ; -                                                                                            ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF                   ; -    ; -                                                                                            ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                   ; -    ; -                                                                                            ;
+---------------------------------------+-----------------------+------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0 ;
+---------------------------------------+----------------------------------+------+---------------------------------------------------------------------------------+
; Assignment                            ; Value                            ; From ; To                                                                              ;
+---------------------------------------+----------------------------------+------+---------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_ddr3_hard_phy_core ; -    ; -                                                                               ;
; IP_TOOL_VERSION                       ; 17.1                             ; -    ; -                                                                               ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100                              ; -    ; -                                                                               ;
+---------------------------------------+----------------------------------+------+---------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                                                                     ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                                                                          ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                                                                          ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                                                                                                                                    ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                          ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                           ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                   ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                          ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                           ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                   ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                          ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                           ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                   ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                          ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                           ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                   ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0 ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                                                              ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100   ; -    ; -                                                                                                                                               ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct ;
+---------------------------------------+-------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value             ; From ; To                                                                                                            ;
+---------------------------------------+-------------------+------+---------------------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_oct ; -    ; -                                                                                                             ;
; IP_TOOL_VERSION                       ; 17.1              ; -    ; -                                                                                                             ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100               ; -    ; -                                                                                                             ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF               ; -    ; -                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF               ; -    ; -                                                                                                             ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF               ; -    ; -                                                                                                             ;
+---------------------------------------+-------------------+------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll ;
+---------------------------------------+-------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value             ; From ; To                                                                                                            ;
+---------------------------------------+-------------------+------+---------------------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_dll ; -    ; -                                                                                                             ;
; IP_TOOL_VERSION                       ; 17.1              ; -    ; -                                                                                                             ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100               ; -    ; -                                                                                                             ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF               ; -    ; -                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF               ; -    ; -                                                                                                             ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF               ; -    ; -                                                                                                             ;
+---------------------------------------+-------------------+------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hps_fpga:u0|mem_interface:vectorial_mem_0|memory:mem_instance|altsyncram:altsyncram_component|altsyncram_08o1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|hps_fpga_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                            ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                         ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|hps_fpga_mm_interconnect_0_cmd_demux:cmd_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                             ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|hps_fpga_mm_interconnect_0_cmd_demux:cmd_demux_002 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                             ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|hps_fpga_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                            ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                         ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for hps_fpga:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                            ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hps_fpga:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hps_fpga:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hps_fpga:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                    ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|fetchStage:FS|memInstruction:memI|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                            ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                         ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                                                         ;
; WIDTH_A                            ; 48                   ; Signed Integer                                                                                                                  ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                                                                  ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                         ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                         ;
; INIT_FILE                          ; ROMINS.mif           ; Untyped                                                                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_4ag1      ; Untyped                                                                                                                         ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_hps_0:hps_0 ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; F2S_Width      ; 3     ; Signed Integer                                       ;
; S2F_Width      ; 3     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll ;
+----------------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value     ; Type                                                                                                                                             ;
+----------------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY              ; Cyclone V ; String                                                                                                                                           ;
; IS_HHP_HPS                 ; true      ; String                                                                                                                                           ;
; GENERIC_PLL                ; true      ; String                                                                                                                                           ;
; REF_CLK_FREQ               ; 25.0 MHz  ; String                                                                                                                                           ;
; REF_CLK_PERIOD_PS          ; 40000     ; Signed Integer                                                                                                                                   ;
; PLL_MEM_CLK_FREQ_STR       ; 400.0 MHz ; String                                                                                                                                           ;
; PLL_WRITE_CLK_FREQ_STR     ; 400.0 MHz ; String                                                                                                                                           ;
; PLL_DR_CLK_FREQ_STR        ;           ; String                                                                                                                                           ;
; PLL_MEM_CLK_FREQ_SIM_STR   ; 2500 ps   ; String                                                                                                                                           ;
; PLL_WRITE_CLK_FREQ_SIM_STR ; 2500 ps   ; String                                                                                                                                           ;
; PLL_DR_CLK_FREQ_SIM_STR    ; 0 ps      ; String                                                                                                                                           ;
; MEM_CLK_PHASE              ; 0 ps      ; String                                                                                                                                           ;
; WRITE_CLK_PHASE            ; 1875 ps   ; String                                                                                                                                           ;
; DR_CLK_PHASE               ;           ; String                                                                                                                                           ;
+----------------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0 ;
+--------------------------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                       ; Value            ; Type                                                                                                                          ;
+--------------------------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                        ; Cyclone V        ; String                                                                                                                        ;
; IS_HHP_HPS                           ; true             ; String                                                                                                                        ;
; ALTERA_ALT_MEM_IF_PHY_FAST_SIM_MODEL ; 0                ; Signed Integer                                                                                                                ;
; OCT_TERM_CONTROL_WIDTH               ; 16               ; Signed Integer                                                                                                                ;
; MEM_IF_ADDR_WIDTH                    ; 15               ; Signed Integer                                                                                                                ;
; MEM_IF_BANKADDR_WIDTH                ; 3                ; Signed Integer                                                                                                                ;
; MEM_IF_CK_WIDTH                      ; 1                ; Signed Integer                                                                                                                ;
; MEM_IF_CLK_EN_WIDTH                  ; 1                ; Signed Integer                                                                                                                ;
; MEM_IF_CS_WIDTH                      ; 1                ; Signed Integer                                                                                                                ;
; MEM_IF_DM_WIDTH                      ; 4                ; Signed Integer                                                                                                                ;
; MEM_IF_CONTROL_WIDTH                 ; 1                ; Signed Integer                                                                                                                ;
; MEM_IF_DQ_WIDTH                      ; 32               ; Signed Integer                                                                                                                ;
; MEM_IF_DQS_WIDTH                     ; 4                ; Signed Integer                                                                                                                ;
; MEM_IF_READ_DQS_WIDTH                ; 4                ; Signed Integer                                                                                                                ;
; MEM_IF_WRITE_DQS_WIDTH               ; 4                ; Signed Integer                                                                                                                ;
; MEM_IF_ODT_WIDTH                     ; 1                ; Signed Integer                                                                                                                ;
; DLL_DELAY_CTRL_WIDTH                 ; 7                ; Signed Integer                                                                                                                ;
; SCC_DATA_WIDTH                       ; 1                ; Signed Integer                                                                                                                ;
; READ_VALID_FIFO_SIZE                 ; 16               ; Signed Integer                                                                                                                ;
; READ_FIFO_SIZE                       ; 8                ; Signed Integer                                                                                                                ;
; MR1_ODS                              ; 1                ; Signed Integer                                                                                                                ;
; MR1_RTT                              ; 1                ; Signed Integer                                                                                                                ;
; MR2_RTT_WR                           ; 0                ; Signed Integer                                                                                                                ;
; DLL_OFFSET_CTRL_WIDTH                ; 6                ; Signed Integer                                                                                                                ;
; CALIB_REG_WIDTH                      ; 8                ; Signed Integer                                                                                                                ;
; TB_PROTOCOL                          ; DDR3             ; String                                                                                                                        ;
; TB_MEM_CLK_FREQ                      ; 400.0            ; String                                                                                                                        ;
; TB_RATE                              ; FULL             ; String                                                                                                                        ;
; TB_MEM_DQ_WIDTH                      ; 32               ; String                                                                                                                        ;
; TB_MEM_DQS_WIDTH                     ; 4                ; String                                                                                                                        ;
; TB_PLL_DLL_MASTER                    ; true             ; String                                                                                                                        ;
; FAST_SIM_CALIBRATION                 ; false            ; String                                                                                                                        ;
; AC_ROM_INIT_FILE_NAME                ; hps_AC_ROM.hex   ; String                                                                                                                        ;
; INST_ROM_INIT_FILE_NAME              ; hps_inst_ROM.hex ; String                                                                                                                        ;
+--------------------------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy ;
+---------------------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value            ; Type                                                                                                                                                                    ;
+---------------------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                   ; Cyclone V        ; String                                                                                                                                                                  ;
; IS_HHP_HPS                      ; true             ; String                                                                                                                                                                  ;
; OCT_SERIES_TERM_CONTROL_WIDTH   ; 16               ; Signed Integer                                                                                                                                                          ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH ; 16               ; Signed Integer                                                                                                                                                          ;
; MEM_ADDRESS_WIDTH               ; 15               ; Signed Integer                                                                                                                                                          ;
; MEM_BANK_WIDTH                  ; 3                ; Signed Integer                                                                                                                                                          ;
; MEM_IF_CS_WIDTH                 ; 1                ; Signed Integer                                                                                                                                                          ;
; MEM_CLK_EN_WIDTH                ; 1                ; Signed Integer                                                                                                                                                          ;
; MEM_CK_WIDTH                    ; 1                ; Signed Integer                                                                                                                                                          ;
; MEM_ODT_WIDTH                   ; 1                ; Signed Integer                                                                                                                                                          ;
; MEM_DQS_WIDTH                   ; 4                ; Signed Integer                                                                                                                                                          ;
; MEM_DM_WIDTH                    ; 4                ; Signed Integer                                                                                                                                                          ;
; MEM_CONTROL_WIDTH               ; 1                ; Signed Integer                                                                                                                                                          ;
; MEM_DQ_WIDTH                    ; 32               ; Signed Integer                                                                                                                                                          ;
; MEM_READ_DQS_WIDTH              ; 4                ; Signed Integer                                                                                                                                                          ;
; MEM_WRITE_DQS_WIDTH             ; 4                ; Signed Integer                                                                                                                                                          ;
; DLL_DELAY_CTRL_WIDTH            ; 7                ; Signed Integer                                                                                                                                                          ;
; MR1_ODS                         ; 1                ; Signed Integer                                                                                                                                                          ;
; MR1_RTT                         ; 1                ; Signed Integer                                                                                                                                                          ;
; MR2_RTT_WR                      ; 0                ; Signed Integer                                                                                                                                                          ;
; TB_PROTOCOL                     ; DDR3             ; String                                                                                                                                                                  ;
; TB_MEM_CLK_FREQ                 ; 400.0            ; String                                                                                                                                                                  ;
; TB_RATE                         ; FULL             ; String                                                                                                                                                                  ;
; TB_MEM_DQ_WIDTH                 ; 32               ; String                                                                                                                                                                  ;
; TB_MEM_DQS_WIDTH                ; 4                ; String                                                                                                                                                                  ;
; TB_PLL_DLL_MASTER               ; true             ; String                                                                                                                                                                  ;
; FAST_SIM_MODEL                  ; 0                ; Signed Integer                                                                                                                                                          ;
; FAST_SIM_CALIBRATION            ; false            ; String                                                                                                                                                                  ;
; CALIB_REG_WIDTH                 ; 8                ; Signed Integer                                                                                                                                                          ;
; AC_ROM_INIT_FILE_NAME           ; hps_AC_ROM.hex   ; String                                                                                                                                                                  ;
; INST_ROM_INIT_FILE_NAME         ; hps_inst_ROM.hex ; String                                                                                                                                                                  ;
+---------------------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                        ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                        ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads ;
+---------------------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value     ; Type                                                                                                                                                                                                                  ;
+---------------------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                   ; Cyclone V ; String                                                                                                                                                                                                                ;
; FAST_SIM_MODEL                  ; 0         ; Signed Integer                                                                                                                                                                                                        ;
; OCT_SERIES_TERM_CONTROL_WIDTH   ; 16        ; Signed Integer                                                                                                                                                                                                        ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH ; 16        ; Signed Integer                                                                                                                                                                                                        ;
; MEM_ADDRESS_WIDTH               ; 15        ; Signed Integer                                                                                                                                                                                                        ;
; MEM_BANK_WIDTH                  ; 3         ; Signed Integer                                                                                                                                                                                                        ;
; MEM_CHIP_SELECT_WIDTH           ; 1         ; Signed Integer                                                                                                                                                                                                        ;
; MEM_CLK_EN_WIDTH                ; 1         ; Signed Integer                                                                                                                                                                                                        ;
; MEM_CK_WIDTH                    ; 1         ; Signed Integer                                                                                                                                                                                                        ;
; MEM_ODT_WIDTH                   ; 1         ; Signed Integer                                                                                                                                                                                                        ;
; MEM_DQS_WIDTH                   ; 4         ; Signed Integer                                                                                                                                                                                                        ;
; MEM_DM_WIDTH                    ; 4         ; Signed Integer                                                                                                                                                                                                        ;
; MEM_CONTROL_WIDTH               ; 1         ; Signed Integer                                                                                                                                                                                                        ;
; MEM_DQ_WIDTH                    ; 32        ; Signed Integer                                                                                                                                                                                                        ;
; MEM_READ_DQS_WIDTH              ; 4         ; Signed Integer                                                                                                                                                                                                        ;
; MEM_WRITE_DQS_WIDTH             ; 4         ; Signed Integer                                                                                                                                                                                                        ;
; DLL_DELAY_CTRL_WIDTH            ; 7         ; Signed Integer                                                                                                                                                                                                        ;
; ADC_PHASE_SETTING               ; 0         ; Signed Integer                                                                                                                                                                                                        ;
; ADC_INVERT_PHASE                ; true      ; String                                                                                                                                                                                                                ;
; IS_HHP_HPS                      ; true      ; String                                                                                                                                                                                                                ;
+---------------------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads ;
+-----------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value     ; Type                                                                                                                                                                                                                                                                               ;
+-----------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY         ; Cyclone V ; String                                                                                                                                                                                                                                                                             ;
; MEM_ADDRESS_WIDTH     ; 15        ; Signed Integer                                                                                                                                                                                                                                                                     ;
; MEM_BANK_WIDTH        ; 3         ; Signed Integer                                                                                                                                                                                                                                                                     ;
; MEM_CHIP_SELECT_WIDTH ; 1         ; Signed Integer                                                                                                                                                                                                                                                                     ;
; MEM_CLK_EN_WIDTH      ; 1         ; Signed Integer                                                                                                                                                                                                                                                                     ;
; MEM_CK_WIDTH          ; 1         ; Signed Integer                                                                                                                                                                                                                                                                     ;
; MEM_ODT_WIDTH         ; 1         ; Signed Integer                                                                                                                                                                                                                                                                     ;
; MEM_CONTROL_WIDTH     ; 1         ; Signed Integer                                                                                                                                                                                                                                                                     ;
; AFI_ADDRESS_WIDTH     ; 60        ; Signed Integer                                                                                                                                                                                                                                                                     ;
; AFI_BANK_WIDTH        ; 12        ; Signed Integer                                                                                                                                                                                                                                                                     ;
; AFI_CHIP_SELECT_WIDTH ; 4         ; Signed Integer                                                                                                                                                                                                                                                                     ;
; AFI_CLK_EN_WIDTH      ; 4         ; Signed Integer                                                                                                                                                                                                                                                                     ;
; AFI_ODT_WIDTH         ; 4         ; Signed Integer                                                                                                                                                                                                                                                                     ;
; AFI_CONTROL_WIDTH     ; 4         ; Signed Integer                                                                                                                                                                                                                                                                     ;
; DLL_WIDTH             ; 7         ; Signed Integer                                                                                                                                                                                                                                                                     ;
; ADC_PHASE_SETTING     ; 0         ; Signed Integer                                                                                                                                                                                                                                                                     ;
; ADC_INVERT_PHASE      ; true      ; String                                                                                                                                                                                                                                                                             ;
; IS_HHP_HPS            ; true      ; String                                                                                                                                                                                                                                                                             ;
+-----------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                 ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                 ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                 ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                 ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                 ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                 ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                 ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                 ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                 ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                 ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                 ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                 ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                 ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                 ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                 ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                 ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                 ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                 ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                 ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                 ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 15    ; Signed Integer                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                                                ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                      ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                                                                                                                                                                                                                             ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                             ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                             ;
; INTENDED_DEVICE_FAMILY ; Cyclone V    ; Untyped                                                                                                                                                                                                                                                                                                             ;
; DEVICE_FAMILY          ; Cyclone V    ; Untyped                                                                                                                                                                                                                                                                                                             ;
; CBXI_PARAMETER         ; ddio_out_uqe ; Untyped                                                                                                                                                                                                                                                                                                             ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                                    ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                                  ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                              ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                                      ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                                            ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                            ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                            ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                                    ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                                  ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                              ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                                      ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                                            ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                            ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                            ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                                    ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                                  ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                              ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                                      ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                                            ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                            ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                            ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                                    ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                                  ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                              ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                                      ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                                            ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                            ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                            ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; APB_DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                  ;
; APB_ADDR_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                  ;
; AVL_DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                  ;
; AVL_ADDR_WIDTH     ; 16    ; Signed Integer                                                                                                                                                                  ;
; AVL_MMR_DATA_WIDTH ; 32    ; Signed Integer                                                                                                                                                                  ;
; AVL_MMR_ADDR_WIDTH ; 8     ; Signed Integer                                                                                                                                                                  ;
; MEM_IF_DQS_WIDTH   ; 4     ; Signed Integer                                                                                                                                                                  ;
; MEM_IF_DQ_WIDTH    ; 32    ; Signed Integer                                                                                                                                                                  ;
; MEM_IF_DM_WIDTH    ; 4     ; Signed Integer                                                                                                                                                                  ;
; MEM_IF_CS_WIDTH    ; 1     ; Signed Integer                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0 ;
+-----------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name                          ; Value                                                            ; Type                                                                                                            ;
+-----------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+
; AVL_SIZE_WIDTH                          ; 3                                                                ; Signed Integer                                                                                                  ;
; AVL_ADDR_WIDTH                          ; 27                                                               ; Signed Integer                                                                                                  ;
; AVL_DATA_WIDTH                          ; 64                                                               ; Signed Integer                                                                                                  ;
; MEM_IF_CLK_PAIR_COUNT                   ; 1                                                                ; Signed Integer                                                                                                  ;
; MEM_IF_CS_WIDTH                         ; 1                                                                ; Signed Integer                                                                                                  ;
; MEM_IF_DQS_WIDTH                        ; 4                                                                ; Signed Integer                                                                                                  ;
; MEM_IF_CHIP_BITS                        ; 1                                                                ; Signed Integer                                                                                                  ;
; AFI_ADDR_WIDTH                          ; 15                                                               ; Signed Integer                                                                                                  ;
; AFI_BANKADDR_WIDTH                      ; 3                                                                ; Signed Integer                                                                                                  ;
; AFI_CONTROL_WIDTH                       ; 1                                                                ; Signed Integer                                                                                                  ;
; AFI_CS_WIDTH                            ; 1                                                                ; Signed Integer                                                                                                  ;
; AFI_ODT_WIDTH                           ; 1                                                                ; Signed Integer                                                                                                  ;
; AFI_DM_WIDTH                            ; 8                                                                ; Signed Integer                                                                                                  ;
; AFI_DQ_WIDTH                            ; 64                                                               ; Signed Integer                                                                                                  ;
; AFI_WRITE_DQS_WIDTH                     ; 4                                                                ; Signed Integer                                                                                                  ;
; AFI_RATE_RATIO                          ; 1                                                                ; Signed Integer                                                                                                  ;
; AFI_WLAT_WIDTH                          ; 6                                                                ; Signed Integer                                                                                                  ;
; AFI_RLAT_WIDTH                          ; 6                                                                ; Signed Integer                                                                                                  ;
; CSR_BE_WIDTH                            ; 1                                                                ; Signed Integer                                                                                                  ;
; CSR_ADDR_WIDTH                          ; 10                                                               ; Signed Integer                                                                                                  ;
; CSR_DATA_WIDTH                          ; 8                                                                ; Signed Integer                                                                                                  ;
; AVL_DATA_WIDTH_PORT_0                   ; 1                                                                ; Signed Integer                                                                                                  ;
; AVL_DATA_WIDTH_PORT_1                   ; 1                                                                ; Signed Integer                                                                                                  ;
; AVL_DATA_WIDTH_PORT_2                   ; 1                                                                ; Signed Integer                                                                                                  ;
; AVL_DATA_WIDTH_PORT_3                   ; 1                                                                ; Signed Integer                                                                                                  ;
; AVL_DATA_WIDTH_PORT_4                   ; 1                                                                ; Signed Integer                                                                                                  ;
; AVL_DATA_WIDTH_PORT_5                   ; 1                                                                ; Signed Integer                                                                                                  ;
; AVL_ADDR_WIDTH_PORT_0                   ; 1                                                                ; Signed Integer                                                                                                  ;
; AVL_ADDR_WIDTH_PORT_1                   ; 1                                                                ; Signed Integer                                                                                                  ;
; AVL_ADDR_WIDTH_PORT_2                   ; 1                                                                ; Signed Integer                                                                                                  ;
; AVL_ADDR_WIDTH_PORT_3                   ; 1                                                                ; Signed Integer                                                                                                  ;
; AVL_ADDR_WIDTH_PORT_4                   ; 1                                                                ; Signed Integer                                                                                                  ;
; AVL_ADDR_WIDTH_PORT_5                   ; 1                                                                ; Signed Integer                                                                                                  ;
; AVL_NUM_SYMBOLS_PORT_0                  ; 1                                                                ; Signed Integer                                                                                                  ;
; AVL_NUM_SYMBOLS_PORT_1                  ; 1                                                                ; Signed Integer                                                                                                  ;
; AVL_NUM_SYMBOLS_PORT_2                  ; 1                                                                ; Signed Integer                                                                                                  ;
; AVL_NUM_SYMBOLS_PORT_3                  ; 1                                                                ; Signed Integer                                                                                                  ;
; AVL_NUM_SYMBOLS_PORT_4                  ; 1                                                                ; Signed Integer                                                                                                  ;
; AVL_NUM_SYMBOLS_PORT_5                  ; 1                                                                ; Signed Integer                                                                                                  ;
; LSB_WFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                  ;
; MSB_WFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                  ;
; LSB_RFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                  ;
; MSB_RFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                  ;
; LSB_WFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                  ;
; MSB_WFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                  ;
; LSB_RFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                  ;
; MSB_RFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                  ;
; LSB_WFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                  ;
; MSB_WFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                  ;
; LSB_RFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                  ;
; MSB_RFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                  ;
; LSB_WFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                  ;
; MSB_WFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                  ;
; LSB_RFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                  ;
; MSB_RFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                  ;
; LSB_WFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                  ;
; MSB_WFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                  ;
; LSB_RFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                  ;
; MSB_RFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                  ;
; LSB_WFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                  ;
; MSB_WFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                  ;
; LSB_RFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                  ;
; MSB_RFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                  ;
; HARD_PHY                                ; 1                                                                ; Signed Integer                                                                                                  ;
; ENUM_ATTR_COUNTER_ONE_RESET             ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_ATTR_COUNTER_ZERO_RESET            ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_ATTR_STATIC_CONFIG_VALID           ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_AUTO_PCH_ENABLE_0                  ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_AUTO_PCH_ENABLE_1                  ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_AUTO_PCH_ENABLE_2                  ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_AUTO_PCH_ENABLE_3                  ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_AUTO_PCH_ENABLE_4                  ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_AUTO_PCH_ENABLE_5                  ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_CAL_REQ                            ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_CFG_BURST_LENGTH                   ; BL_8                                                             ; String                                                                                                          ;
; ENUM_CFG_INTERFACE_WIDTH                ; DWIDTH_32                                                        ; String                                                                                                          ;
; ENUM_CFG_SELF_RFSH_EXIT_CYCLES          ; SELF_RFSH_EXIT_CYCLES_512                                        ; String                                                                                                          ;
; ENUM_CFG_STARVE_LIMIT                   ; STARVE_LIMIT_10                                                  ; String                                                                                                          ;
; ENUM_CFG_TYPE                           ; DDR3                                                             ; String                                                                                                          ;
; ENUM_CLOCK_OFF_0                        ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_CLOCK_OFF_1                        ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_CLOCK_OFF_2                        ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_CLOCK_OFF_3                        ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_CLOCK_OFF_4                        ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_CLOCK_OFF_5                        ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_CLR_INTR                           ; NO_CLR_INTR                                                      ; String                                                                                                          ;
; ENUM_CMD_PORT_IN_USE_0                  ; FALSE                                                            ; String                                                                                                          ;
; ENUM_CMD_PORT_IN_USE_1                  ; FALSE                                                            ; String                                                                                                          ;
; ENUM_CMD_PORT_IN_USE_2                  ; FALSE                                                            ; String                                                                                                          ;
; ENUM_CMD_PORT_IN_USE_3                  ; FALSE                                                            ; String                                                                                                          ;
; ENUM_CMD_PORT_IN_USE_4                  ; FALSE                                                            ; String                                                                                                          ;
; ENUM_CMD_PORT_IN_USE_5                  ; FALSE                                                            ; String                                                                                                          ;
; ENUM_CPORT0_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                          ;
; ENUM_CPORT0_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                          ;
; ENUM_CPORT0_TYPE                        ; DISABLE                                                          ; String                                                                                                          ;
; ENUM_CPORT0_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                          ;
; ENUM_CPORT1_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                          ;
; ENUM_CPORT1_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                          ;
; ENUM_CPORT1_TYPE                        ; DISABLE                                                          ; String                                                                                                          ;
; ENUM_CPORT1_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                          ;
; ENUM_CPORT2_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                          ;
; ENUM_CPORT2_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                          ;
; ENUM_CPORT2_TYPE                        ; DISABLE                                                          ; String                                                                                                          ;
; ENUM_CPORT2_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                          ;
; ENUM_CPORT3_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                          ;
; ENUM_CPORT3_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                          ;
; ENUM_CPORT3_TYPE                        ; DISABLE                                                          ; String                                                                                                          ;
; ENUM_CPORT3_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                          ;
; ENUM_CPORT4_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                          ;
; ENUM_CPORT4_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                          ;
; ENUM_CPORT4_TYPE                        ; DISABLE                                                          ; String                                                                                                          ;
; ENUM_CPORT4_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                          ;
; ENUM_CPORT5_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                          ;
; ENUM_CPORT5_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                          ;
; ENUM_CPORT5_TYPE                        ; DISABLE                                                          ; String                                                                                                          ;
; ENUM_CPORT5_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                          ;
; ENUM_CTL_ADDR_ORDER                     ; CHIP_ROW_BANK_COL                                                ; String                                                                                                          ;
; ENUM_CTL_ECC_ENABLED                    ; CTL_ECC_DISABLED                                                 ; String                                                                                                          ;
; ENUM_CTL_ECC_RMW_ENABLED                ; CTL_ECC_RMW_DISABLED                                             ; String                                                                                                          ;
; ENUM_CTL_REGDIMM_ENABLED                ; REGDIMM_DISABLED                                                 ; String                                                                                                          ;
; ENUM_CTL_USR_REFRESH                    ; CTL_USR_REFRESH_DISABLED                                         ; String                                                                                                          ;
; ENUM_CTRL_WIDTH                         ; DATA_WIDTH_64_BIT                                                ; String                                                                                                          ;
; ENUM_DELAY_BONDING                      ; BONDING_LATENCY_0                                                ; String                                                                                                          ;
; ENUM_DFX_BYPASS_ENABLE                  ; DFX_BYPASS_DISABLED                                              ; String                                                                                                          ;
; ENUM_DISABLE_MERGING                    ; MERGING_ENABLED                                                  ; String                                                                                                          ;
; ENUM_ECC_DQ_WIDTH                       ; ECC_DQ_WIDTH_0                                                   ; String                                                                                                          ;
; ENUM_ENABLE_ATPG                        ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_ENABLE_BONDING_0                   ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_ENABLE_BONDING_1                   ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_ENABLE_BONDING_2                   ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_ENABLE_BONDING_3                   ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_ENABLE_BONDING_4                   ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_ENABLE_BONDING_5                   ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_ENABLE_BONDING_WRAPBACK            ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_ENABLE_DQS_TRACKING                ; ENABLED                                                          ; String                                                                                                          ;
; ENUM_ENABLE_ECC_CODE_OVERWRITES         ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_ENABLE_FAST_EXIT_PPD               ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_ENABLE_INTR                        ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_ENABLE_NO_DM                       ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_ENABLE_PIPELINEGLOBAL              ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_GANGED_ARF                         ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_GEN_DBE                            ; GEN_DBE_DISABLED                                                 ; String                                                                                                          ;
; ENUM_GEN_SBE                            ; GEN_SBE_DISABLED                                                 ; String                                                                                                          ;
; ENUM_INC_SYNC                           ; FIFO_SET_2                                                       ; String                                                                                                          ;
; ENUM_LOCAL_IF_CS_WIDTH                  ; ADDR_WIDTH_0                                                     ; String                                                                                                          ;
; ENUM_MASK_CORR_DROPPED_INTR             ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_MASK_DBE_INTR                      ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_MASK_SBE_INTR                      ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_MEM_IF_AL                          ; AL_0                                                             ; String                                                                                                          ;
; ENUM_MEM_IF_BANKADDR_WIDTH              ; ADDR_WIDTH_3                                                     ; String                                                                                                          ;
; ENUM_MEM_IF_BURSTLENGTH                 ; MEM_IF_BURSTLENGTH_8                                             ; String                                                                                                          ;
; ENUM_MEM_IF_COLADDR_WIDTH               ; ADDR_WIDTH_10                                                    ; String                                                                                                          ;
; ENUM_MEM_IF_CS_PER_RANK                 ; MEM_IF_CS_PER_RANK_1                                             ; String                                                                                                          ;
; ENUM_MEM_IF_CS_WIDTH                    ; MEM_IF_CS_WIDTH_1                                                ; String                                                                                                          ;
; ENUM_MEM_IF_DQ_PER_CHIP                 ; MEM_IF_DQ_PER_CHIP_8                                             ; String                                                                                                          ;
; ENUM_MEM_IF_DQS_WIDTH                   ; DQS_WIDTH_4                                                      ; String                                                                                                          ;
; ENUM_MEM_IF_DWIDTH                      ; MEM_IF_DWIDTH_32                                                 ; String                                                                                                          ;
; ENUM_MEM_IF_MEMTYPE                     ; DDR3_SDRAM                                                       ; String                                                                                                          ;
; ENUM_MEM_IF_ROWADDR_WIDTH               ; ADDR_WIDTH_15                                                    ; String                                                                                                          ;
; ENUM_MEM_IF_SPEEDBIN                    ; DDR3_1600_8_8_8                                                  ; String                                                                                                          ;
; ENUM_MEM_IF_TCCD                        ; TCCD_4                                                           ; String                                                                                                          ;
; ENUM_MEM_IF_TCL                         ; TCL_11                                                           ; String                                                                                                          ;
; ENUM_MEM_IF_TCWL                        ; TCWL_8                                                           ; String                                                                                                          ;
; ENUM_MEM_IF_TFAW                        ; TFAW_12                                                          ; String                                                                                                          ;
; ENUM_MEM_IF_TMRD                        ; TMRD_4                                                           ; String                                                                                                          ;
; ENUM_MEM_IF_TRAS                        ; TRAS_14                                                          ; String                                                                                                          ;
; ENUM_MEM_IF_TRC                         ; TRC_20                                                           ; String                                                                                                          ;
; ENUM_MEM_IF_TRCD                        ; TRCD_6                                                           ; String                                                                                                          ;
; ENUM_MEM_IF_TRP                         ; TRP_6                                                            ; String                                                                                                          ;
; ENUM_MEM_IF_TRRD                        ; TRRD_3                                                           ; String                                                                                                          ;
; ENUM_MEM_IF_TRTP                        ; TRTP_3                                                           ; String                                                                                                          ;
; ENUM_MEM_IF_TWR                         ; TWR_6                                                            ; String                                                                                                          ;
; ENUM_MEM_IF_TWTR                        ; TWTR_4                                                           ; String                                                                                                          ;
; ENUM_MMR_CFG_MEM_BL                     ; MP_BL_8                                                          ; String                                                                                                          ;
; ENUM_OUTPUT_REGD                        ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_PDN_EXIT_CYCLES                    ; SLOW_EXIT                                                        ; String                                                                                                          ;
; ENUM_PORT0_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                          ;
; ENUM_PORT1_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                          ;
; ENUM_PORT2_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                          ;
; ENUM_PORT3_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                          ;
; ENUM_PORT4_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                          ;
; ENUM_PORT5_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                          ;
; ENUM_PRIORITY_0_0                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_0_1                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_0_2                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_0_3                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_0_4                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_0_5                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_1_0                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_1_1                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_1_2                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_1_3                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_1_4                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_1_5                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_2_0                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_2_1                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_2_2                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_2_3                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_2_4                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_2_5                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_3_0                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_3_1                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_3_2                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_3_3                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_3_4                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_3_5                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_4_0                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_4_1                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_4_2                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_4_3                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_4_4                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_4_5                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_5_0                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_5_1                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_5_2                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_5_3                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_5_4                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_5_5                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_6_0                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_6_1                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_6_2                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_6_3                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_6_4                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_6_5                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_7_0                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_7_1                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_7_2                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_7_3                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_7_4                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_7_5                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_RCFG_STATIC_WEIGHT_0               ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_RCFG_STATIC_WEIGHT_1               ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_RCFG_STATIC_WEIGHT_2               ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_RCFG_STATIC_WEIGHT_3               ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_RCFG_STATIC_WEIGHT_4               ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_RCFG_STATIC_WEIGHT_5               ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_RCFG_USER_PRIORITY_0               ; PRIORITY_1                                                       ; String                                                                                                          ;
; ENUM_RCFG_USER_PRIORITY_1               ; PRIORITY_1                                                       ; String                                                                                                          ;
; ENUM_RCFG_USER_PRIORITY_2               ; PRIORITY_1                                                       ; String                                                                                                          ;
; ENUM_RCFG_USER_PRIORITY_3               ; PRIORITY_1                                                       ; String                                                                                                          ;
; ENUM_RCFG_USER_PRIORITY_4               ; PRIORITY_1                                                       ; String                                                                                                          ;
; ENUM_RCFG_USER_PRIORITY_5               ; PRIORITY_1                                                       ; String                                                                                                          ;
; ENUM_RD_DWIDTH_0                        ; DWIDTH_0                                                         ; String                                                                                                          ;
; ENUM_RD_DWIDTH_1                        ; DWIDTH_0                                                         ; String                                                                                                          ;
; ENUM_RD_DWIDTH_2                        ; DWIDTH_0                                                         ; String                                                                                                          ;
; ENUM_RD_DWIDTH_3                        ; DWIDTH_0                                                         ; String                                                                                                          ;
; ENUM_RD_DWIDTH_4                        ; DWIDTH_0                                                         ; String                                                                                                          ;
; ENUM_RD_DWIDTH_5                        ; DWIDTH_0                                                         ; String                                                                                                          ;
; ENUM_RD_FIFO_IN_USE_0                   ; FALSE                                                            ; String                                                                                                          ;
; ENUM_RD_FIFO_IN_USE_1                   ; FALSE                                                            ; String                                                                                                          ;
; ENUM_RD_FIFO_IN_USE_2                   ; FALSE                                                            ; String                                                                                                          ;
; ENUM_RD_FIFO_IN_USE_3                   ; FALSE                                                            ; String                                                                                                          ;
; ENUM_RD_PORT_INFO_0                     ; USE_NO                                                           ; String                                                                                                          ;
; ENUM_RD_PORT_INFO_1                     ; USE_NO                                                           ; String                                                                                                          ;
; ENUM_RD_PORT_INFO_2                     ; USE_NO                                                           ; String                                                                                                          ;
; ENUM_RD_PORT_INFO_3                     ; USE_NO                                                           ; String                                                                                                          ;
; ENUM_RD_PORT_INFO_4                     ; USE_NO                                                           ; String                                                                                                          ;
; ENUM_RD_PORT_INFO_5                     ; USE_NO                                                           ; String                                                                                                          ;
; ENUM_READ_ODT_CHIP                      ; ODT_DISABLED                                                     ; String                                                                                                          ;
; ENUM_REORDER_DATA                       ; DATA_REORDERING                                                  ; String                                                                                                          ;
; ENUM_RFIFO0_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                          ;
; ENUM_RFIFO1_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                          ;
; ENUM_RFIFO2_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                          ;
; ENUM_RFIFO3_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                          ;
; ENUM_SINGLE_READY_0                     ; CONCATENATE_RDY                                                  ; String                                                                                                          ;
; ENUM_SINGLE_READY_1                     ; CONCATENATE_RDY                                                  ; String                                                                                                          ;
; ENUM_SINGLE_READY_2                     ; CONCATENATE_RDY                                                  ; String                                                                                                          ;
; ENUM_SINGLE_READY_3                     ; CONCATENATE_RDY                                                  ; String                                                                                                          ;
; ENUM_STATIC_WEIGHT_0                    ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_STATIC_WEIGHT_1                    ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_STATIC_WEIGHT_2                    ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_STATIC_WEIGHT_3                    ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_STATIC_WEIGHT_4                    ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_STATIC_WEIGHT_5                    ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_SYNC_MODE_0                        ; ASYNCHRONOUS                                                     ; String                                                                                                          ;
; ENUM_SYNC_MODE_1                        ; ASYNCHRONOUS                                                     ; String                                                                                                          ;
; ENUM_SYNC_MODE_2                        ; ASYNCHRONOUS                                                     ; String                                                                                                          ;
; ENUM_SYNC_MODE_3                        ; ASYNCHRONOUS                                                     ; String                                                                                                          ;
; ENUM_SYNC_MODE_4                        ; ASYNCHRONOUS                                                     ; String                                                                                                          ;
; ENUM_SYNC_MODE_5                        ; ASYNCHRONOUS                                                     ; String                                                                                                          ;
; ENUM_TEST_MODE                          ; NORMAL_MODE                                                      ; String                                                                                                          ;
; ENUM_THLD_JAR1_0                        ; THRESHOLD_32                                                     ; String                                                                                                          ;
; ENUM_THLD_JAR1_1                        ; THRESHOLD_32                                                     ; String                                                                                                          ;
; ENUM_THLD_JAR1_2                        ; THRESHOLD_32                                                     ; String                                                                                                          ;
; ENUM_THLD_JAR1_3                        ; THRESHOLD_32                                                     ; String                                                                                                          ;
; ENUM_THLD_JAR1_4                        ; THRESHOLD_32                                                     ; String                                                                                                          ;
; ENUM_THLD_JAR1_5                        ; THRESHOLD_32                                                     ; String                                                                                                          ;
; ENUM_THLD_JAR2_0                        ; THRESHOLD_16                                                     ; String                                                                                                          ;
; ENUM_THLD_JAR2_1                        ; THRESHOLD_16                                                     ; String                                                                                                          ;
; ENUM_THLD_JAR2_2                        ; THRESHOLD_16                                                     ; String                                                                                                          ;
; ENUM_THLD_JAR2_3                        ; THRESHOLD_16                                                     ; String                                                                                                          ;
; ENUM_THLD_JAR2_4                        ; THRESHOLD_16                                                     ; String                                                                                                          ;
; ENUM_THLD_JAR2_5                        ; THRESHOLD_16                                                     ; String                                                                                                          ;
; ENUM_USE_ALMOST_EMPTY_0                 ; EMPTY                                                            ; String                                                                                                          ;
; ENUM_USE_ALMOST_EMPTY_1                 ; EMPTY                                                            ; String                                                                                                          ;
; ENUM_USE_ALMOST_EMPTY_2                 ; EMPTY                                                            ; String                                                                                                          ;
; ENUM_USE_ALMOST_EMPTY_3                 ; EMPTY                                                            ; String                                                                                                          ;
; ENUM_USER_ECC_EN                        ; DISABLE                                                          ; String                                                                                                          ;
; ENUM_USER_PRIORITY_0                    ; PRIORITY_1                                                       ; String                                                                                                          ;
; ENUM_USER_PRIORITY_1                    ; PRIORITY_1                                                       ; String                                                                                                          ;
; ENUM_USER_PRIORITY_2                    ; PRIORITY_1                                                       ; String                                                                                                          ;
; ENUM_USER_PRIORITY_3                    ; PRIORITY_1                                                       ; String                                                                                                          ;
; ENUM_USER_PRIORITY_4                    ; PRIORITY_1                                                       ; String                                                                                                          ;
; ENUM_USER_PRIORITY_5                    ; PRIORITY_1                                                       ; String                                                                                                          ;
; ENUM_WFIFO0_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                          ;
; ENUM_WFIFO0_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                          ;
; ENUM_WFIFO1_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                          ;
; ENUM_WFIFO1_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                          ;
; ENUM_WFIFO2_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                          ;
; ENUM_WFIFO2_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                          ;
; ENUM_WFIFO3_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                          ;
; ENUM_WFIFO3_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                          ;
; ENUM_WR_DWIDTH_0                        ; DWIDTH_0                                                         ; String                                                                                                          ;
; ENUM_WR_DWIDTH_1                        ; DWIDTH_0                                                         ; String                                                                                                          ;
; ENUM_WR_DWIDTH_2                        ; DWIDTH_0                                                         ; String                                                                                                          ;
; ENUM_WR_DWIDTH_3                        ; DWIDTH_0                                                         ; String                                                                                                          ;
; ENUM_WR_DWIDTH_4                        ; DWIDTH_0                                                         ; String                                                                                                          ;
; ENUM_WR_DWIDTH_5                        ; DWIDTH_0                                                         ; String                                                                                                          ;
; ENUM_WR_FIFO_IN_USE_0                   ; FALSE                                                            ; String                                                                                                          ;
; ENUM_WR_FIFO_IN_USE_1                   ; FALSE                                                            ; String                                                                                                          ;
; ENUM_WR_FIFO_IN_USE_2                   ; FALSE                                                            ; String                                                                                                          ;
; ENUM_WR_FIFO_IN_USE_3                   ; FALSE                                                            ; String                                                                                                          ;
; ENUM_WR_PORT_INFO_0                     ; USE_NO                                                           ; String                                                                                                          ;
; ENUM_WR_PORT_INFO_1                     ; USE_NO                                                           ; String                                                                                                          ;
; ENUM_WR_PORT_INFO_2                     ; USE_NO                                                           ; String                                                                                                          ;
; ENUM_WR_PORT_INFO_3                     ; USE_NO                                                           ; String                                                                                                          ;
; ENUM_WR_PORT_INFO_4                     ; USE_NO                                                           ; String                                                                                                          ;
; ENUM_WR_PORT_INFO_5                     ; USE_NO                                                           ; String                                                                                                          ;
; ENUM_WRITE_ODT_CHIP                     ; WRITE_CHIP0_ODT0_CHIP1                                           ; String                                                                                                          ;
; ENUM_ENABLE_BURST_INTERRUPT             ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_ENABLE_BURST_TERMINATE             ; DISABLED                                                         ; String                                                                                                          ;
; INTG_POWER_SAVING_EXIT_CYCLES           ; 5                                                                ; Signed Integer                                                                                                  ;
; INTG_MEM_CLK_ENTRY_CYCLES               ; 10                                                               ; Signed Integer                                                                                                  ;
; INTG_PRIORITY_REMAP                     ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_MEM_AUTO_PD_CYCLES                 ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_CYC_TO_RLD_JARS_0                  ; 1                                                                ; Signed Integer                                                                                                  ;
; INTG_CYC_TO_RLD_JARS_1                  ; 1                                                                ; Signed Integer                                                                                                  ;
; INTG_CYC_TO_RLD_JARS_2                  ; 1                                                                ; Signed Integer                                                                                                  ;
; INTG_CYC_TO_RLD_JARS_3                  ; 1                                                                ; Signed Integer                                                                                                  ;
; INTG_CYC_TO_RLD_JARS_4                  ; 1                                                                ; Signed Integer                                                                                                  ;
; INTG_CYC_TO_RLD_JARS_5                  ; 1                                                                ; Signed Integer                                                                                                  ;
; INTG_EXTRA_CTL_CLK_ACT_TO_ACT           ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_EXTRA_CTL_CLK_ACT_TO_PCH           ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_EXTRA_CTL_CLK_ACT_TO_RDWR          ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_EXTRA_CTL_CLK_ARF_PERIOD           ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_EXTRA_CTL_CLK_ARF_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT      ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID     ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_EXTRA_CTL_CLK_PCH_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_EXTRA_CTL_CLK_PDN_PERIOD           ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_EXTRA_CTL_CLK_PDN_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID       ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_EXTRA_CTL_CLK_RD_TO_PCH            ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_EXTRA_CTL_CLK_RD_TO_RD             ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP   ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR             ; 2                                                                ; Signed Integer                                                                                                  ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR_BC          ; 2                                                                ; Signed Integer                                                                                                  ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP   ; 2                                                                ; Signed Integer                                                                                                  ;
; INTG_EXTRA_CTL_CLK_SRF_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL        ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID       ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_EXTRA_CTL_CLK_WR_TO_PCH            ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD             ; 3                                                                ; Signed Integer                                                                                                  ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD_BC          ; 3                                                                ; Signed Integer                                                                                                  ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP   ; 3                                                                ; Signed Integer                                                                                                  ;
; INTG_EXTRA_CTL_CLK_WR_TO_WR             ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP   ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_MEM_IF_TREFI                       ; 3120                                                             ; Signed Integer                                                                                                  ;
; INTG_MEM_IF_TRFC                        ; 104                                                              ; Signed Integer                                                                                                  ;
; INTG_RCFG_SUM_WT_PRIORITY_0             ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_RCFG_SUM_WT_PRIORITY_1             ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_RCFG_SUM_WT_PRIORITY_2             ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_RCFG_SUM_WT_PRIORITY_3             ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_RCFG_SUM_WT_PRIORITY_4             ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_RCFG_SUM_WT_PRIORITY_5             ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_RCFG_SUM_WT_PRIORITY_6             ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_RCFG_SUM_WT_PRIORITY_7             ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_SUM_WT_PRIORITY_0                  ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_SUM_WT_PRIORITY_1                  ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_SUM_WT_PRIORITY_2                  ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_SUM_WT_PRIORITY_3                  ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_SUM_WT_PRIORITY_4                  ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_SUM_WT_PRIORITY_5                  ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_SUM_WT_PRIORITY_6                  ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_SUM_WT_PRIORITY_7                  ; 0                                                                ; Signed Integer                                                                                                  ;
; VECT_ATTR_COUNTER_ONE_MASK              ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                 ;
; VECT_ATTR_COUNTER_ONE_MATCH             ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                 ;
; VECT_ATTR_COUNTER_ZERO_MASK             ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                 ;
; VECT_ATTR_COUNTER_ZERO_MATCH            ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                 ;
; VECT_ATTR_DEBUG_SELECT_BYTE             ; 00000000000000000000000000000000                                 ; Unsigned Binary                                                                                                 ;
+-----------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct ;
+------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value ; Type                                                                                                                                                                  ;
+------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OCT_TERM_CONTROL_WIDTH ; 16    ; Signed Integer                                                                                                                                                        ;
+------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll ;
+----------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value   ; Type                                                                                                                                                            ;
+----------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH       ; 7       ; Signed Integer                                                                                                                                                  ;
; DELAY_BUFFER_MODE          ; HIGH    ; String                                                                                                                                                          ;
; DELAY_CHAIN_LENGTH         ; 8       ; Signed Integer                                                                                                                                                  ;
; DLL_INPUT_FREQUENCY_PS_STR ; 2500 ps ; String                                                                                                                                                          ;
; DLL_OFFSET_CTRL_WIDTH      ; 6       ; Signed Integer                                                                                                                                                  ;
+----------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hps_fpga:u0|mem_interface:vectorial_mem_0|memory:mem_instance|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                           ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                        ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                        ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                 ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                                                 ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                        ;
; INIT_FILE                          ; MEMDATA.mif          ; Untyped                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_08o1      ; Untyped                                                                        ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vp_0_avalon_master_translator ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                          ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 8     ; Signed Integer                                                                                                                ;
; AV_DATA_W                   ; 128   ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                ;
; AV_BYTEENABLE_W             ; 16    ; Signed Integer                                                                                                                ;
; UAV_ADDRESS_W               ; 30    ; Signed Integer                                                                                                                ;
; UAV_BURSTCOUNT_W            ; 5     ; Signed Integer                                                                                                                ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                ;
; USE_WAITREQUEST             ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                ;
; AV_SYMBOLS_PER_WORD         ; 16    ; Signed Integer                                                                                                                ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vectorial_mem_0_avalon_slave_0_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                  ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                        ;
; AV_DATA_W                      ; 128   ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                        ;
; AV_BYTEENABLE_W                ; 16    ; Signed Integer                                                                                                                        ;
; UAV_BYTEENABLE_W               ; 16    ; Signed Integer                                                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 16    ; Signed Integer                                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                        ;
; BITS_PER_WORD                  ; 4     ; Signed Integer                                                                                                                        ;
; UAV_ADDRESS_W                  ; 30    ; Signed Integer                                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 5     ; Signed Integer                                                                                                                        ;
; UAV_DATA_W                     ; 128   ; Signed Integer                                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                        ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; ID_WIDTH                  ; 12    ; Signed Integer                                                                                                           ;
; ADDR_WIDTH                ; 30    ; Signed Integer                                                                                                           ;
; RDATA_WIDTH               ; 128   ; Signed Integer                                                                                                           ;
; WDATA_WIDTH               ; 128   ; Signed Integer                                                                                                           ;
; ADDR_USER_WIDTH           ; 1     ; Signed Integer                                                                                                           ;
; DATA_USER_WIDTH           ; 1     ; Signed Integer                                                                                                           ;
; AXI_LOCK_WIDTH            ; 2     ; Signed Integer                                                                                                           ;
; AXI_BURST_LENGTH_WIDTH    ; 4     ; Signed Integer                                                                                                           ;
; WRITE_ISSUING_CAPABILITY  ; 8     ; Signed Integer                                                                                                           ;
; READ_ISSUING_CAPABILITY   ; 8     ; Signed Integer                                                                                                           ;
; AXI_VERSION               ; AXI3  ; String                                                                                                                   ;
; PKT_THREAD_ID_H           ; 220   ; Signed Integer                                                                                                           ;
; PKT_THREAD_ID_L           ; 209   ; Signed Integer                                                                                                           ;
; PKT_QOS_H                 ; 206   ; Signed Integer                                                                                                           ;
; PKT_QOS_L                 ; 206   ; Signed Integer                                                                                                           ;
; PKT_BEGIN_BURST           ; 205   ; Signed Integer                                                                                                           ;
; PKT_CACHE_H               ; 227   ; Signed Integer                                                                                                           ;
; PKT_CACHE_L               ; 224   ; Signed Integer                                                                                                           ;
; PKT_ADDR_SIDEBAND_H       ; 203   ; Signed Integer                                                                                                           ;
; PKT_ADDR_SIDEBAND_L       ; 203   ; Signed Integer                                                                                                           ;
; PKT_DATA_SIDEBAND_H       ; 204   ; Signed Integer                                                                                                           ;
; PKT_DATA_SIDEBAND_L       ; 204   ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_H          ; 223   ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_L          ; 221   ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_H          ; 200   ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_L          ; 198   ; Signed Integer                                                                                                           ;
; PKT_BURST_TYPE_H          ; 202   ; Signed Integer                                                                                                           ;
; PKT_BURST_TYPE_L          ; 201   ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 228   ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 229   ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_H           ; 197   ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_L           ; 189   ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_H            ; 188   ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_L            ; 180   ; Signed Integer                                                                                                           ;
; PKT_ADDR_H                ; 173   ; Signed Integer                                                                                                           ;
; PKT_ADDR_L                ; 144   ; Signed Integer                                                                                                           ;
; PKT_TRANS_EXCLUSIVE       ; 179   ; Signed Integer                                                                                                           ;
; PKT_TRANS_LOCK            ; 178   ; Signed Integer                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 174   ; Signed Integer                                                                                                           ;
; PKT_TRANS_POSTED          ; 175   ; Signed Integer                                                                                                           ;
; PKT_TRANS_WRITE           ; 176   ; Signed Integer                                                                                                           ;
; PKT_TRANS_READ            ; 177   ; Signed Integer                                                                                                           ;
; PKT_DATA_H                ; 127   ; Signed Integer                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_H              ; 143   ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_L              ; 128   ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_H              ; 207   ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_L              ; 207   ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_H             ; 208   ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_L             ; 208   ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 232   ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 230   ; Signed Integer                                                                                                           ;
; ST_DATA_W                 ; 233   ; Signed Integer                                                                                                           ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                           ;
; ID                        ; 1     ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_W           ; 9     ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_W            ; 9     ; Signed Integer                                                                                                           ;
; PKT_ADDR_W                ; 30    ; Signed Integer                                                                                                           ;
; PKT_DATA_W                ; 128   ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_W              ; 16    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_W              ; 1     ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_W             ; 1     ; Signed Integer                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                   ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 30    ; Signed Integer                                                                                                                                                                         ;
; BURSTWRAP_W       ; 9     ; Signed Integer                                                                                                                                                                         ;
; TYPE_W            ; 2     ; Signed Integer                                                                                                                                                                         ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                         ;
; INCREMENT_ADDRESS ; 1     ; Signed Integer                                                                                                                                                                         ;
; NUMSYMBOLS        ; 16    ; Signed Integer                                                                                                                                                                         ;
; SELECT_BITS       ; 4     ; Signed Integer                                                                                                                                                                         ;
; IN_DATA_W         ; 43    ; Signed Integer                                                                                                                                                                         ;
; OUT_DATA_W        ; 34    ; Signed Integer                                                                                                                                                                         ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:vp_0_avalon_master_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 206   ; Signed Integer                                                                                                        ;
; PKT_QOS_L                 ; 206   ; Signed Integer                                                                                                        ;
; PKT_DATA_SIDEBAND_H       ; 204   ; Signed Integer                                                                                                        ;
; PKT_DATA_SIDEBAND_L       ; 204   ; Signed Integer                                                                                                        ;
; PKT_ADDR_SIDEBAND_H       ; 203   ; Signed Integer                                                                                                        ;
; PKT_ADDR_SIDEBAND_L       ; 203   ; Signed Integer                                                                                                        ;
; PKT_CACHE_H               ; 227   ; Signed Integer                                                                                                        ;
; PKT_CACHE_L               ; 224   ; Signed Integer                                                                                                        ;
; PKT_THREAD_ID_H           ; 220   ; Signed Integer                                                                                                        ;
; PKT_THREAD_ID_L           ; 209   ; Signed Integer                                                                                                        ;
; PKT_BEGIN_BURST           ; 205   ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_H          ; 223   ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_L          ; 221   ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_H           ; 197   ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_L           ; 189   ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_H            ; 188   ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_L            ; 180   ; Signed Integer                                                                                                        ;
; PKT_ADDR_H                ; 173   ; Signed Integer                                                                                                        ;
; PKT_ADDR_L                ; 144   ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_H          ; 200   ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_L          ; 198   ; Signed Integer                                                                                                        ;
; PKT_BURST_TYPE_H          ; 202   ; Signed Integer                                                                                                        ;
; PKT_BURST_TYPE_L          ; 201   ; Signed Integer                                                                                                        ;
; PKT_TRANS_EXCLUSIVE       ; 179   ; Signed Integer                                                                                                        ;
; PKT_TRANS_LOCK            ; 178   ; Signed Integer                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 174   ; Signed Integer                                                                                                        ;
; PKT_TRANS_POSTED          ; 175   ; Signed Integer                                                                                                        ;
; PKT_TRANS_WRITE           ; 176   ; Signed Integer                                                                                                        ;
; PKT_TRANS_READ            ; 177   ; Signed Integer                                                                                                        ;
; PKT_DATA_H                ; 127   ; Signed Integer                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_H              ; 143   ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_L              ; 128   ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_H              ; 207   ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_L              ; 207   ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_H             ; 208   ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_L             ; 208   ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 228   ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 229   ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 230   ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 232   ; Signed Integer                                                                                                        ;
; ST_DATA_W                 ; 233   ; Signed Integer                                                                                                        ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_W           ; 5     ; Signed Integer                                                                                                        ;
; ID                        ; 0     ; Signed Integer                                                                                                        ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                        ;
; BURSTWRAP_VALUE           ; 511   ; Signed Integer                                                                                                        ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                        ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_W           ; 9     ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_W            ; 9     ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                        ;
; PKT_ADDR_W                ; 30    ; Signed Integer                                                                                                        ;
; PKT_DATA_W                ; 128   ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_W              ; 16    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_W              ; 1     ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_W             ; 1     ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vectorial_mem_0_avalon_slave_0_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 205   ; Signed Integer                                                                                                                   ;
; PKT_DATA_H                ; 127   ; Signed Integer                                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_H              ; 143   ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_L              ; 128   ; Signed Integer                                                                                                                   ;
; PKT_ADDR_H                ; 173   ; Signed Integer                                                                                                                   ;
; PKT_ADDR_L                ; 144   ; Signed Integer                                                                                                                   ;
; PKT_TRANS_LOCK            ; 178   ; Signed Integer                                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 174   ; Signed Integer                                                                                                                   ;
; PKT_TRANS_POSTED          ; 175   ; Signed Integer                                                                                                                   ;
; PKT_TRANS_WRITE           ; 176   ; Signed Integer                                                                                                                   ;
; PKT_TRANS_READ            ; 177   ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_H              ; 207   ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_L              ; 207   ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_H             ; 208   ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_L             ; 208   ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_H           ; 197   ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_L           ; 189   ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 188   ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 180   ; Signed Integer                                                                                                                   ;
; PKT_PROTECTION_H          ; 223   ; Signed Integer                                                                                                                   ;
; PKT_PROTECTION_L          ; 221   ; Signed Integer                                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 229   ; Signed Integer                                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 228   ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_H          ; 200   ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_L          ; 198   ; Signed Integer                                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 230   ; Signed Integer                                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 232   ; Signed Integer                                                                                                                   ;
; ST_DATA_W                 ; 233   ; Signed Integer                                                                                                                   ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                   ;
; ADDR_W                    ; 30    ; Signed Integer                                                                                                                   ;
; AVS_DATA_W                ; 128   ; Signed Integer                                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 5     ; Signed Integer                                                                                                                   ;
; PKT_SYMBOLS               ; 16    ; Signed Integer                                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                   ;
; AVS_BE_W                  ; 16    ; Signed Integer                                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                   ;
; FIFO_DATA_W               ; 234   ; Signed Integer                                                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vectorial_mem_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 30    ; Signed Integer                                                                                                                                                                            ;
; BURSTWRAP_W    ; 9     ; Signed Integer                                                                                                                                                                            ;
; BYTE_CNT_W     ; 9     ; Signed Integer                                                                                                                                                                            ;
; PKT_SYMBOLS    ; 16    ; Signed Integer                                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                              ;
; BITS_PER_SYMBOL     ; 234   ; Signed Integer                                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                              ;
; DATA_WIDTH          ; 234   ; Signed Integer                                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                ;
; BITS_PER_SYMBOL     ; 130   ; Signed Integer                                                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                ;
; DATA_WIDTH          ; 130   ; Signed Integer                                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|hps_fpga_mm_interconnect_0_router:router|hps_fpga_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|hps_fpga_mm_interconnect_0_router:router_001|hps_fpga_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|hps_fpga_mm_interconnect_0_router:router_002|hps_fpga_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|hps_fpga_mm_interconnect_0_router_003:router_003|hps_fpga_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; 1     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                                     ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                                             ;
; PKT_BEGIN_BURST           ; 205   ; Signed Integer                                                                                                                             ;
; PKT_ADDR_H                ; 173   ; Signed Integer                                                                                                                             ;
; PKT_ADDR_L                ; 144   ; Signed Integer                                                                                                                             ;
; PKT_BYTE_CNT_H            ; 188   ; Signed Integer                                                                                                                             ;
; PKT_BYTE_CNT_L            ; 180   ; Signed Integer                                                                                                                             ;
; PKT_BURSTWRAP_H           ; 197   ; Signed Integer                                                                                                                             ;
; PKT_BURSTWRAP_L           ; 189   ; Signed Integer                                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 174   ; Signed Integer                                                                                                                             ;
; PKT_TRANS_WRITE           ; 176   ; Signed Integer                                                                                                                             ;
; PKT_TRANS_READ            ; 177   ; Signed Integer                                                                                                                             ;
; PKT_BYTEEN_H              ; 143   ; Signed Integer                                                                                                                             ;
; PKT_BYTEEN_L              ; 128   ; Signed Integer                                                                                                                             ;
; PKT_BURST_TYPE_H          ; 202   ; Signed Integer                                                                                                                             ;
; PKT_BURST_TYPE_L          ; 201   ; Signed Integer                                                                                                                             ;
; PKT_BURST_SIZE_H          ; 200   ; Signed Integer                                                                                                                             ;
; PKT_BURST_SIZE_L          ; 198   ; Signed Integer                                                                                                                             ;
; ST_DATA_W                 ; 233   ; Signed Integer                                                                                                                             ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                             ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                             ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                             ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                             ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                             ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                             ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                             ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                             ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                             ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                             ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                             ;
; OUT_BYTE_CNT_H            ; 184   ; Signed Integer                                                                                                                             ;
; OUT_BURSTWRAP_H           ; 197   ; Signed Integer                                                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 205   ; Signed Integer                                                                                                                                                                                                             ;
; PKT_ADDR_H                ; 173   ; Signed Integer                                                                                                                                                                                                             ;
; PKT_ADDR_L                ; 144   ; Signed Integer                                                                                                                                                                                                             ;
; PKT_BYTE_CNT_H            ; 188   ; Signed Integer                                                                                                                                                                                                             ;
; PKT_BYTE_CNT_L            ; 180   ; Signed Integer                                                                                                                                                                                                             ;
; PKT_BURSTWRAP_H           ; 197   ; Signed Integer                                                                                                                                                                                                             ;
; PKT_BURSTWRAP_L           ; 189   ; Signed Integer                                                                                                                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 174   ; Signed Integer                                                                                                                                                                                                             ;
; PKT_TRANS_WRITE           ; 176   ; Signed Integer                                                                                                                                                                                                             ;
; PKT_TRANS_READ            ; 177   ; Signed Integer                                                                                                                                                                                                             ;
; PKT_BYTEEN_H              ; 143   ; Signed Integer                                                                                                                                                                                                             ;
; PKT_BYTEEN_L              ; 128   ; Signed Integer                                                                                                                                                                                                             ;
; PKT_BURST_TYPE_H          ; 202   ; Signed Integer                                                                                                                                                                                                             ;
; PKT_BURST_TYPE_L          ; 201   ; Signed Integer                                                                                                                                                                                                             ;
; PKT_BURST_SIZE_H          ; 200   ; Signed Integer                                                                                                                                                                                                             ;
; PKT_BURST_SIZE_L          ; 198   ; Signed Integer                                                                                                                                                                                                             ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                                                                                             ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                                             ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                                             ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                                             ;
; ST_DATA_W                 ; 233   ; Signed Integer                                                                                                                                                                                                             ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                                                                                                             ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                                             ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                                                                                             ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                                             ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                                             ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                                                                                             ;
; OUT_BYTE_CNT_H            ; 184   ; Signed Integer                                                                                                                                                                                                             ;
; OUT_BURSTWRAP_H           ; 197   ; Signed Integer                                                                                                                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                     ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 30    ; Signed Integer                                                                                                                                                                                                                                                                           ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                                           ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                                           ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                                           ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                                           ;
; NUMSYMBOLS        ; 16    ; Signed Integer                                                                                                                                                                                                                                                                           ;
; SELECT_BITS       ; 4     ; Signed Integer                                                                                                                                                                                                                                                                           ;
; IN_DATA_W         ; 33    ; Signed Integer                                                                                                                                                                                                                                                                           ;
; OUT_DATA_W        ; 34    ; Signed Integer                                                                                                                                                                                                                                                                           ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                       ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 9     ; Signed Integer                                                                                                                                                                                                                                                             ;
; PKT_BURSTWRAP_W   ; 9     ; Signed Integer                                                                                                                                                                                                                                                             ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                                             ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|hps_fpga_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                           ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3           ; Signed Integer                                                                                                                                 ;
; SCHEME         ; round-robin ; String                                                                                                                                         ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                 ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|hps_fpga_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|hps_fpga_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                       ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 130   ; Signed Integer                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                             ;
; inDataWidth     ; 130   ; Signed Integer                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                             ;
; outDataWidth    ; 130   ; Signed Integer                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                             ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hps_fpga:u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+----------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                     ;
+---------------------------+----------+----------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                           ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                   ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                           ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                           ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                           ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                           ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                           ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                           ;
+---------------------------+----------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hps_fpga:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                   ;
; DEPTH          ; 2     ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hps_fpga:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                        ;
; DEPTH          ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hps_fpga:u0|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+--------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                         ;
+---------------------------+----------+--------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                               ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                       ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                               ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                               ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                               ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                               ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                               ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                               ;
+---------------------------+----------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hps_fpga:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hps_fpga:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                           ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                          ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                                                                                              ;
; Entity Instance                           ; hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|fetchStage:FS|memInstruction:memI|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                            ;
;     -- WIDTH_A                            ; 48                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                      ;
; Entity Instance                           ; hps_fpga:u0|mem_interface:vectorial_mem_0|memory:mem_instance|altsyncram:altsyncram_component                                                  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                    ;
;     -- WIDTH_A                            ; 32                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 65536                                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                      ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hps_fpga:u0|altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+-----------------------------------------------+
; Port           ; Type   ; Severity ; Details                                       ;
+----------------+--------+----------+-----------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                        ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                  ;
+----------------+--------+----------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hps_fpga:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                         ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                    ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "hps_fpga:u0|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+-------------------------------------------+
; Port           ; Type   ; Severity ; Details                                   ;
+----------------+--------+----------+-------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                    ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                              ;
+----------------+--------+----------+-------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|hps_fpga_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                       ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[5..3] ; Input ; Info     ; Stuck at GND                                                                                                                                                  ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub" ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[9] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                             ;
; b[9] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                             ;
; diff ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                      ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub" ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                            ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[9]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                       ;
; b[9]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                       ;
; diff[8..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub" ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                            ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[9]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                       ;
; b[9]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                       ;
; diff[8..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub" ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                            ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[9]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                       ;
; b[9]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                       ;
; diff[8..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub" ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                            ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[9]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                       ;
; b[9]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                       ;
; diff[8..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                              ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                         ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub" ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                            ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[9]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                       ;
; b[9]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                       ;
; diff[8..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                  ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; d[8..5] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                             ;
; d[3..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                             ;
; d[4]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                             ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" ;
+------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                                                                                                      ;
+------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clk              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                 ;
; reset            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                 ;
; in_valid         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                 ;
; in_sop           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                 ;
; in_eop           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                 ;
; out_ready        ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                       ;
; out_data[33..30] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                          ;
+------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|hps_fpga_mm_interconnect_0_router_003:router_003|hps_fpga_mm_interconnect_0_router_003_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                          ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; default_src_channel    ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|hps_fpga_mm_interconnect_0_router:router|hps_fpga_mm_interconnect_0_router_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                              ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                  ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
; default_src_channel    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                  ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                            ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                             ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                          ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                           ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vectorial_mem_0_avalon_slave_0_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                  ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                             ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:vp_0_avalon_master_agent" ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                      ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                       ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size" ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                    ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; out_data[33..30] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                        ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent" ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                      ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; awuser   ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; aruser   ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; awqos    ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; arqos    ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; awregion ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; arregion ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; wuser    ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; ruser    ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; buser    ; Output ; Info     ; Explicitly unconnected                                                                                       ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vectorial_mem_0_avalon_slave_0_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                          ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; av_address             ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                     ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vp_0_avalon_master_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                               ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; av_waitrequest         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                          ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                          ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                          ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hps_fpga:u0|mem_interface:vectorial_mem_0|memory:mem_instance"                                                     ;
+---------+-------+------------------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity         ; Details                                                                                                  ;
+---------+-------+------------------+----------------------------------------------------------------------------------------------------------+
; address ; Input ; Critical Warning ; Can't connect array with 32 elements in array dimension 1 to port with 16 elements in the same dimension ;
+---------+-------+------------------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0" ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                                       ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; local_init_done         ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; local_cal_success       ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; local_cal_fail          ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; afi_init_req            ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; afi_cal_req             ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; afi_seq_busy            ; Input  ; Info     ; Explicitly unconnected                                                                                                                                        ;
; afi_ctl_refresh_done    ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; afi_ctl_long_idle       ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; mp_cmd_clk_0            ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; mp_cmd_reset_n_0        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                  ;
; mp_cmd_clk_1            ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; mp_cmd_reset_n_1        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                  ;
; mp_cmd_clk_2            ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; mp_cmd_reset_n_2        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                  ;
; mp_cmd_clk_3            ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; mp_cmd_reset_n_3        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                  ;
; mp_cmd_clk_4            ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; mp_cmd_reset_n_4        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                  ;
; mp_cmd_clk_5            ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; mp_cmd_reset_n_5        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                  ;
; mp_rfifo_clk_0          ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; mp_rfifo_reset_n_0      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                  ;
; mp_wfifo_clk_0          ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; mp_wfifo_reset_n_0      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                  ;
; mp_rfifo_clk_1          ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; mp_rfifo_reset_n_1      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                  ;
; mp_wfifo_clk_1          ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; mp_wfifo_reset_n_1      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                  ;
; mp_rfifo_clk_2          ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; mp_rfifo_reset_n_2      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                  ;
; mp_wfifo_clk_2          ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; mp_wfifo_reset_n_2      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                  ;
; mp_rfifo_clk_3          ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; mp_rfifo_reset_n_3      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                  ;
; mp_wfifo_clk_3          ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; mp_wfifo_reset_n_3      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                  ;
; csr_clk                 ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; csr_reset_n             ; Input  ; Info     ; Stuck at VCC                                                                                                                                                  ;
; avl_ready_0             ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; avl_burstbegin_0        ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_addr_0              ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_rdata_valid_0       ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; avl_rdata_0             ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; avl_wdata_0             ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_be_0                ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_read_req_0          ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_write_req_0         ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_size_0              ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_ready_1             ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; avl_burstbegin_1        ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_addr_1              ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_rdata_valid_1       ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; avl_rdata_1             ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; avl_wdata_1             ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_be_1                ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_read_req_1          ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_write_req_1         ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_size_1              ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_ready_2             ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; avl_burstbegin_2        ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_addr_2              ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_rdata_valid_2       ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; avl_rdata_2             ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; avl_wdata_2             ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_be_2                ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_read_req_2          ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_write_req_2         ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_size_2              ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_ready_3             ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; avl_burstbegin_3        ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_addr_3              ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_rdata_valid_3       ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; avl_rdata_3             ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; avl_wdata_3             ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_be_3                ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_read_req_3          ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_write_req_3         ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_size_3              ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_ready_4             ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; avl_burstbegin_4        ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_addr_4              ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_rdata_valid_4       ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; avl_rdata_4             ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; avl_wdata_4             ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_be_4                ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_read_req_4          ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_write_req_4         ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_size_4              ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_ready_5             ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; avl_burstbegin_5        ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_addr_5              ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_rdata_valid_5       ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; avl_rdata_5             ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; avl_wdata_5             ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_be_5                ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_read_req_5          ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_write_req_5         ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_size_5              ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; csr_write_req           ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; csr_read_req            ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; csr_waitrequest         ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; csr_addr                ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; csr_be                  ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; csr_wdata               ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; csr_rdata               ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; csr_rdata_valid         ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; local_multicast         ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; local_refresh_req       ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; local_refresh_chip      ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; local_refresh_ack       ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; local_self_rfsh_req     ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; local_self_rfsh_chip    ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; local_self_rfsh_ack     ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; local_deep_powerdn_req  ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; local_deep_powerdn_chip ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; local_deep_powerdn_ack  ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; local_powerdn_ack       ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; local_priority          ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; bonding_in_1            ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; bonding_in_2            ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; bonding_in_3            ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; bonding_out_1           ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; bonding_out_2           ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; bonding_out_3           ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; ctl_init_req            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                      ;
; local_sts_ctl_empty     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                      ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst" ;
+---------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                             ;
+---------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dll_offsetdelay_in  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                        ;
; capture_strobe_in   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                        ;
; capture_strobe_n_in ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                        ;
; capture_strobe_ena  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                        ;
; output_strobe_out   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                            ;
; output_strobe_n_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                            ;
; dr_clock_in         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                        ;
; read_data_in        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                        ;
; write_data_out      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                            ;
+---------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                  ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; capture_strobe_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                      ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad" ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad" ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                              ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad" ;
+----------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                          ;
+----------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad" ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads" ;
+------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                                                                                                                                                                                                         ;
+------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; phy_ddio_address ; Input ; Warning  ; Input port expression (64 bits) is wider than the input port (60 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                              ;
; phy_ddio_cs_n    ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                ;
; phy_ddio_cke     ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                ;
; phy_ddio_odt     ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                ;
+------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads" ;
+-----------------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                        ; Type  ; Severity ; Details                                                                                                                                                                                           ;
+-----------------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; phy_ddio_dmdout             ; Input ; Warning  ; Input port expression (20 bits) is smaller than the input port (25 bits) it drives.  Extra input bit(s) "phy_ddio_dmdout[24..20]" will be connected to GND.                                       ;
; seq_read_latency_counter    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                      ;
; seq_read_increment_vfifo_fr ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                      ;
; seq_read_increment_vfifo_hr ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                      ;
+-----------------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc" ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                                                                        ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; hr_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                       ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0" ;
+---------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port                      ; Type   ; Severity ; Details                                                                                                                ;
+---------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; afi_reset_export_n        ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; avl_clk                   ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; avl_reset_n               ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; scc_clk                   ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; scc_reset_n               ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; avl_address               ; Input  ; Info     ; Explicitly unconnected                                                                                                 ;
; avl_write                 ; Input  ; Info     ; Explicitly unconnected                                                                                                 ;
; avl_writedata             ; Input  ; Info     ; Explicitly unconnected                                                                                                 ;
; avl_read                  ; Input  ; Info     ; Explicitly unconnected                                                                                                 ;
; avl_readdata              ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; avl_waitrequest           ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; scc_data                  ; Input  ; Info     ; Explicitly unconnected                                                                                                 ;
; scc_dqs_ena               ; Input  ; Info     ; Explicitly unconnected                                                                                                 ;
; scc_dqs_io_ena            ; Input  ; Info     ; Explicitly unconnected                                                                                                 ;
; scc_dq_ena                ; Input  ; Info     ; Explicitly unconnected                                                                                                 ;
; scc_dm_ena                ; Input  ; Info     ; Explicitly unconnected                                                                                                 ;
; capture_strobe_tracking   ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; scc_upd                   ; Input  ; Info     ; Explicitly unconnected                                                                                                 ;
; csr_soft_reset_req        ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; io_intaddrdout            ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; io_intbadout              ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; io_intcasndout            ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; io_intckdout              ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; io_intckedout             ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; io_intckndout             ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; io_intcsndout             ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; io_intdmdout              ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; io_intdqdin               ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; io_intdqdout              ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; io_intdqoe                ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; io_intdqsbdout            ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; io_intdqsboe              ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; io_intdqsdout             ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; io_intdqslogicdqsena      ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; io_intdqslogicfiforeset   ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; io_intdqslogicincrdataen  ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; io_intdqslogicincwrptr    ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; io_intdqslogicoct         ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; io_intdqslogicrdatavalid  ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; io_intdqslogicreadlatency ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; io_intdqsoe               ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; io_intodtdout             ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; io_intrasndout            ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; io_intresetndout          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; io_intwendout             ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; io_intafirlat             ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; io_intafiwlat             ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; phy_clk                   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.               ;
; phy_reset_n               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.               ;
+---------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst"                           ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                      ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; pll_ref_clk    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; global_reset_n ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; soft_reset_n   ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "hps_fpga:u0|hps_fpga_hps_0:hps_0" ;
+----------------+--------+----------+-------------------------+
; Port           ; Type   ; Severity ; Details                 ;
+----------------+--------+----------+-------------------------+
; f2h_AWID       ; Input  ; Info     ; Explicitly unconnected  ;
; f2h_AWADDR     ; Input  ; Info     ; Explicitly unconnected  ;
; f2h_AWLEN      ; Input  ; Info     ; Explicitly unconnected  ;
; f2h_AWSIZE     ; Input  ; Info     ; Explicitly unconnected  ;
; f2h_AWBURST    ; Input  ; Info     ; Explicitly unconnected  ;
; f2h_AWLOCK     ; Input  ; Info     ; Explicitly unconnected  ;
; f2h_AWCACHE    ; Input  ; Info     ; Explicitly unconnected  ;
; f2h_AWPROT     ; Input  ; Info     ; Explicitly unconnected  ;
; f2h_AWVALID    ; Input  ; Info     ; Explicitly unconnected  ;
; f2h_AWREADY    ; Output ; Info     ; Explicitly unconnected  ;
; f2h_AWUSER     ; Input  ; Info     ; Explicitly unconnected  ;
; f2h_WID        ; Input  ; Info     ; Explicitly unconnected  ;
; f2h_WDATA      ; Input  ; Info     ; Explicitly unconnected  ;
; f2h_WSTRB      ; Input  ; Info     ; Explicitly unconnected  ;
; f2h_WLAST      ; Input  ; Info     ; Explicitly unconnected  ;
; f2h_WVALID     ; Input  ; Info     ; Explicitly unconnected  ;
; f2h_WREADY     ; Output ; Info     ; Explicitly unconnected  ;
; f2h_BID        ; Output ; Info     ; Explicitly unconnected  ;
; f2h_BRESP      ; Output ; Info     ; Explicitly unconnected  ;
; f2h_BVALID     ; Output ; Info     ; Explicitly unconnected  ;
; f2h_BREADY     ; Input  ; Info     ; Explicitly unconnected  ;
; f2h_ARID       ; Input  ; Info     ; Explicitly unconnected  ;
; f2h_ARADDR     ; Input  ; Info     ; Explicitly unconnected  ;
; f2h_ARLEN      ; Input  ; Info     ; Explicitly unconnected  ;
; f2h_ARSIZE     ; Input  ; Info     ; Explicitly unconnected  ;
; f2h_ARBURST    ; Input  ; Info     ; Explicitly unconnected  ;
; f2h_ARLOCK     ; Input  ; Info     ; Explicitly unconnected  ;
; f2h_ARCACHE    ; Input  ; Info     ; Explicitly unconnected  ;
; f2h_ARPROT     ; Input  ; Info     ; Explicitly unconnected  ;
; f2h_ARVALID    ; Input  ; Info     ; Explicitly unconnected  ;
; f2h_ARREADY    ; Output ; Info     ; Explicitly unconnected  ;
; f2h_ARUSER     ; Input  ; Info     ; Explicitly unconnected  ;
; f2h_RID        ; Output ; Info     ; Explicitly unconnected  ;
; f2h_RDATA      ; Output ; Info     ; Explicitly unconnected  ;
; f2h_RRESP      ; Output ; Info     ; Explicitly unconnected  ;
; f2h_RLAST      ; Output ; Info     ; Explicitly unconnected  ;
; f2h_RVALID     ; Output ; Info     ; Explicitly unconnected  ;
; f2h_RREADY     ; Input  ; Info     ; Explicitly unconnected  ;
; h2f_lw_AWID    ; Output ; Info     ; Explicitly unconnected  ;
; h2f_lw_AWADDR  ; Output ; Info     ; Explicitly unconnected  ;
; h2f_lw_AWLEN   ; Output ; Info     ; Explicitly unconnected  ;
; h2f_lw_AWSIZE  ; Output ; Info     ; Explicitly unconnected  ;
; h2f_lw_AWBURST ; Output ; Info     ; Explicitly unconnected  ;
; h2f_lw_AWLOCK  ; Output ; Info     ; Explicitly unconnected  ;
; h2f_lw_AWCACHE ; Output ; Info     ; Explicitly unconnected  ;
; h2f_lw_AWPROT  ; Output ; Info     ; Explicitly unconnected  ;
; h2f_lw_AWVALID ; Output ; Info     ; Explicitly unconnected  ;
; h2f_lw_AWREADY ; Input  ; Info     ; Explicitly unconnected  ;
; h2f_lw_WID     ; Output ; Info     ; Explicitly unconnected  ;
; h2f_lw_WDATA   ; Output ; Info     ; Explicitly unconnected  ;
; h2f_lw_WSTRB   ; Output ; Info     ; Explicitly unconnected  ;
; h2f_lw_WLAST   ; Output ; Info     ; Explicitly unconnected  ;
; h2f_lw_WVALID  ; Output ; Info     ; Explicitly unconnected  ;
; h2f_lw_WREADY  ; Input  ; Info     ; Explicitly unconnected  ;
; h2f_lw_BID     ; Input  ; Info     ; Explicitly unconnected  ;
; h2f_lw_BRESP   ; Input  ; Info     ; Explicitly unconnected  ;
; h2f_lw_BVALID  ; Input  ; Info     ; Explicitly unconnected  ;
; h2f_lw_BREADY  ; Output ; Info     ; Explicitly unconnected  ;
; h2f_lw_ARID    ; Output ; Info     ; Explicitly unconnected  ;
; h2f_lw_ARADDR  ; Output ; Info     ; Explicitly unconnected  ;
; h2f_lw_ARLEN   ; Output ; Info     ; Explicitly unconnected  ;
; h2f_lw_ARSIZE  ; Output ; Info     ; Explicitly unconnected  ;
; h2f_lw_ARBURST ; Output ; Info     ; Explicitly unconnected  ;
; h2f_lw_ARLOCK  ; Output ; Info     ; Explicitly unconnected  ;
; h2f_lw_ARCACHE ; Output ; Info     ; Explicitly unconnected  ;
; h2f_lw_ARPROT  ; Output ; Info     ; Explicitly unconnected  ;
; h2f_lw_ARVALID ; Output ; Info     ; Explicitly unconnected  ;
; h2f_lw_ARREADY ; Input  ; Info     ; Explicitly unconnected  ;
; h2f_lw_RID     ; Input  ; Info     ; Explicitly unconnected  ;
; h2f_lw_RDATA   ; Input  ; Info     ; Explicitly unconnected  ;
; h2f_lw_RRESP   ; Input  ; Info     ; Explicitly unconnected  ;
; h2f_lw_RLAST   ; Input  ; Info     ; Explicitly unconnected  ;
; h2f_lw_RVALID  ; Input  ; Info     ; Explicitly unconnected  ;
; h2f_lw_RREADY  ; Output ; Info     ; Explicitly unconnected  ;
+----------------+--------+----------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|memStage:MS"                                                                                                  ;
+-------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; alu_result  ; Input  ; Warning  ; Input port expression (48 bits) is wider than the input port (32 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; datainput   ; Input  ; Warning  ; Input port expression (48 bits) is wider than the input port (32 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; flagsWB_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
; mem_data    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
+-------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|EXMEMreg:exreg"         ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                             ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; opcode_out[4..3]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; opcode_out[1..0]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; immediate_out[47..26] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; result_out[47..32]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; datainput_out[47..32] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|exeStage:ES|mux_alu_concat:mux_al_c"                                                           ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                  ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mux_out ; Output ; Warning  ; Output or bidir port (32 bits) is smaller than the port expression (48 bits) it drives.  The 16 most-significant bit(s) in the port expression will be connected to GND. ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|exeStage:ES"                                           ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                       ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; pixel1_out ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (1 bits) it drives; bit(s) "pixel1_out[7..1]" have no fanouts ;
; pixel1_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                           ;
; pixel2_out ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (1 bits) it drives; bit(s) "pixel2_out[7..1]" have no fanouts ;
; pixel2_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                           ;
; pixel3_out ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (1 bits) it drives; bit(s) "pixel3_out[7..1]" have no fanouts ;
; pixel3_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                           ;
; pixel4_out ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (1 bits) it drives; bit(s) "pixel4_out[7..1]" have no fanouts ;
; pixel4_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                           ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|fetchStage:FS|memInstruction:memI"                                                                       ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                             ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (48 bits) is wider than the input port (10 bits) it drives.  The 38 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|fetchStage:FS"                                                         ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                            ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; branch ; Input ; Warning  ; Input port expression (26 bits) is smaller than the input port (48 bits) it drives.  Extra input bit(s) "branch[47..26]" will be connected to GND. ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hps_fpga:u0|vectorial_processor_interface:vp_0"                                         ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; readdata ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "hps_fpga:u0"         ;
+---------------+-------+----------+--------------+
; Port          ; Type  ; Severity ; Details      ;
+---------------+-------+----------+--------------+
; reset_reset_n ; Input ; Info     ; Stuck at VCC ;
+---------------+-------+----------+--------------+


+------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition        ;
+----------------------------------------------------+-------+
; Type                                               ; Count ;
+----------------------------------------------------+-------+
; arriav_ff                                          ; 298   ;
;     CLR                                            ; 98    ;
;     ENA                                            ; 3     ;
;     ENA CLR                                        ; 146   ;
;     ENA CLR SCLR                                   ; 48    ;
;     plain                                          ; 3     ;
; arriav_hps_interface_boot_from_fpga                ; 1     ;
; arriav_hps_interface_clocks_resets                 ; 1     ;
; arriav_hps_interface_dbg_apb                       ; 1     ;
; arriav_hps_interface_fpga2hps                      ; 1     ;
; arriav_hps_interface_fpga2sdram                    ; 1     ;
; arriav_hps_interface_hps2fpga                      ; 1     ;
; arriav_hps_interface_hps2fpga_light_weight         ; 1     ;
; arriav_hps_interface_tpiu_trace                    ; 1     ;
; arriav_io_obuf                                     ; 3     ;
; arriav_lcell_comb                                  ; 442   ;
;     arith                                          ; 20    ;
;         1 data inputs                              ; 8     ;
;         2 data inputs                              ; 4     ;
;         4 data inputs                              ; 6     ;
;         5 data inputs                              ; 2     ;
;     extend                                         ; 3     ;
;         7 data inputs                              ; 3     ;
;     normal                                         ; 419   ;
;         0 data inputs                              ; 1     ;
;         1 data inputs                              ; 3     ;
;         2 data inputs                              ; 17    ;
;         3 data inputs                              ; 128   ;
;         4 data inputs                              ; 119   ;
;         5 data inputs                              ; 52    ;
;         6 data inputs                              ; 99    ;
; blackbox                                           ; 1     ;
;                 ps_fpga_hps_0_hps_io_border:border ; 1     ;
; boundary_port                                      ; 118   ;
; stratixv_ram_block                                 ; 256   ;
;                                                    ;       ;
; Max LUT depth                                      ; 7.00  ;
; Average LUT depth                                  ; 2.13  ;
+----------------------------------------------------+-------+


+-------------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition hps_fpga_hps_0_hps_io_border:border ;
+------------------------------------+------------------------------------------------+
; Type                               ; Count                                          ;
+------------------------------------+------------------------------------------------+
; arriav_clk_phase_select            ; 46                                             ;
; arriav_ddio_in                     ; 32                                             ;
; arriav_ddio_oe                     ; 4                                              ;
; arriav_ddio_out                    ; 252                                            ;
; arriav_delay_chain                 ; 124                                            ;
; arriav_dll                         ; 1                                              ;
; arriav_dqs_config                  ; 4                                              ;
; arriav_dqs_delay_chain             ; 4                                              ;
; arriav_dqs_enable_ctrl             ; 4                                              ;
; arriav_ff                          ; 36                                             ;
;     plain                          ; 36                                             ;
; arriav_hps_peripheral_emac         ; 1                                              ;
; arriav_hps_peripheral_sdmmc        ; 1                                              ;
; arriav_hps_peripheral_uart         ; 1                                              ;
; arriav_hps_peripheral_usb          ; 1                                              ;
; arriav_hps_sdram_pll               ; 1                                              ;
; arriav_io_config                   ; 40                                             ;
; arriav_io_ibuf                     ; 36                                             ;
; arriav_io_obuf                     ; 60                                             ;
; arriav_ir_fifo_userdes             ; 32                                             ;
; arriav_lcell_comb                  ; 1                                              ;
;     normal                         ; 1                                              ;
;         0 data inputs              ; 1                                              ;
; arriav_leveling_delay_chain        ; 40                                             ;
; arriav_lfifo                       ; 4                                              ;
; arriav_mem_phy                     ; 1                                              ;
; arriav_read_fifo_read_clock_select ; 32                                             ;
; arriav_vfifo                       ; 4                                              ;
; boundary_port                      ; 106                                            ;
; cyclonev_hmc                       ; 1                                              ;
; cyclonev_termination               ; 1                                              ;
; cyclonev_termination_logic         ; 1                                              ;
; stratixv_pseudo_diff_out           ; 5                                              ;
;                                    ;                                                ;
; Max LUT depth                      ; 0.00                                           ;
; Average LUT depth                  ; 0.00                                           ;
+------------------------------------+------------------------------------------------+


+----------------------------------------------------+
; Elapsed Time Per Partition                         ;
+-------------------------------------+--------------+
; Partition Name                      ; Elapsed Time ;
+-------------------------------------+--------------+
; Top                                 ; 00:00:04     ;
; hps_fpga_hps_0_hps_io_border:border ; 00:00:01     ;
+-------------------------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Wed Apr 18 22:19:49 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off HPSFPGA -c HPSFPGA
Info (20032): Parallel compilation is enabled and will use up to 6 processors
Info (12248): Elaborating Platform Designer system entity "hps_fpga.qsys"
Info (12250): 2018.04.18.22:20:23 Progress: Loading Driver/hps_fpga.qsys
Info (12250): 2018.04.18.22:20:24 Progress: Reading input file
Info (12250): 2018.04.18.22:20:24 Progress: Adding VP_0 [VP 1.0]
Info (12250): 2018.04.18.22:20:25 Progress: Parameterizing module VP_0
Info (12250): 2018.04.18.22:20:25 Progress: Adding clk_0 [clock_source 17.1]
Info (12250): 2018.04.18.22:20:26 Progress: Parameterizing module clk_0
Info (12250): 2018.04.18.22:20:26 Progress: Adding hps_0 [altera_hps 17.1]
Info (12250): 2018.04.18.22:20:29 Progress: Parameterizing module hps_0
Info (12250): 2018.04.18.22:20:29 Progress: Adding vectorial_mem_0 [vectorial_mem 1.0]
Info (12250): 2018.04.18.22:20:29 Progress: Parameterizing module vectorial_mem_0
Info (12250): 2018.04.18.22:20:29 Progress: Building connections
Info (12250): 2018.04.18.22:20:29 Progress: Parameterizing connections
Info (12250): 2018.04.18.22:20:29 Progress: Validating
Info (12250): 2018.04.18.22:20:47 Progress: Done reading input file
Info (12250): Hps_fpga.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info (12250): Hps_fpga.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning (12251): Hps_fpga.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning (12251): Hps_fpga.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Warning (12251): Hps_fpga.hps_fpga: Must be the only master for slave VP_0.avalon_master because waitrequest is missing 
Info (12250): Hps_fpga: Generating hps_fpga "hps_fpga" for QUARTUS_SYNTH
Info (12250): VP_0: "hps_fpga" instantiated VP "VP_0"
Info (12250): Hps_0: "Running  for module: hps_0"
Info (12250): Hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info (12250): Hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning (12251): Hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning (12251): Hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info (12250): Hps_0: "hps_fpga" instantiated altera_hps "hps_0"
Info (12250): Vectorial_mem_0: "hps_fpga" instantiated vectorial_mem "vectorial_mem_0"
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_0: "hps_fpga" instantiated altera_mm_interconnect "mm_interconnect_0"
Info (12250): Rst_controller: "hps_fpga" instantiated altera_reset_controller "rst_controller"
Info (12250): Fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info (12250): Hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info (12250): VP_0_avalon_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "VP_0_avalon_master_translator"
Info (12250): Vectorial_mem_0_avalon_slave_0_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "vectorial_mem_0_avalon_slave_0_translator"
Info (12250): Hps_0_h2f_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_0_h2f_axi_master_agent"
Info (12250): VP_0_avalon_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "VP_0_avalon_master_agent"
Info (12250): Vectorial_mem_0_avalon_slave_0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "vectorial_mem_0_avalon_slave_0_agent"
Info (12250): Vectorial_mem_0_avalon_slave_0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "vectorial_mem_0_avalon_slave_0_agent_rsp_fifo"
Info (12250): Router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info (12250): Router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info (12250): Vectorial_mem_0_avalon_slave_0_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "vectorial_mem_0_avalon_slave_0_burst_adapter"
Info (12250): Reusing file /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_merlin_address_alignment.sv
Info (12250): Cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info (12250): Rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_merlin_arbitrator.sv
Info (12250): Avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info (12250): Border: "hps_io" instantiated altera_interface_generator "border"
Info (12250): Error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info (12250): Hps_fpga: Done "hps_fpga" with 24 modules, 82 files
Info (12249): Finished elaborating Platform Designer system entity "hps_fpga.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file files/memInstruction.v
    Info (12023): Found entity 1: memInstruction File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/memInstruction.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file files/wbStage.v
    Info (12023): Found entity 1: wbStage File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/wbStage.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file files/RegPC.v
    Info (12023): Found entity 1: RegPC File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/RegPC.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file files/procesador.v
    Info (12023): Found entity 1: procesador File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/procesador.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file files/pcAdder.v
    Info (12023): Found entity 1: pcAdder File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/pcAdder.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file files/muxOperB.v
    Info (12023): Found entity 1: muxOperB File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/muxOperB.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file files/Mux_Sel_PC.v
    Info (12023): Found entity 1: Mux_Sel_PC File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/Mux_Sel_PC.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file files/Mux_Sel_Dat.v
    Info (12023): Found entity 1: Mux_Sel_Dat File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/Mux_Sel_Dat.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file files/mux_pixel3.v
    Info (12023): Found entity 1: mux_pixel3 File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/mux_pixel3.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file files/mux_pixel4.v
    Info (12023): Found entity 1: mux_pixel4 File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/mux_pixel4.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file files/mux_pixel2.v
    Info (12023): Found entity 1: mux_pixel2 File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/mux_pixel2.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file files/mux_pixel1.v
    Info (12023): Found entity 1: mux_pixel1 File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/mux_pixel1.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file files/mux_alu_concat.v
    Info (12023): Found entity 1: mux_alu_concat File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/mux_alu_concat.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file files/MEMWBreg.v
    Info (12023): Found entity 1: MEMWBreg File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/MEMWBreg.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file files/memStage.v
    Info (12023): Found entity 1: memStage File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/memStage.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file files/IFIDreg.v
    Info (12023): Found entity 1: IFIDreg File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/IFIDreg.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file files/IDEXreg.v
    Info (12023): Found entity 1: IDEXreg File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/IDEXreg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file files/EXMEMreg.v
    Info (12023): Found entity 1: EXMEMreg File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/EXMEMreg.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file files/fetchStage.v
    Info (12023): Found entity 1: fetchStage File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/fetchStage.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file files/exeStage.v
    Info (12023): Found entity 1: exeStage File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/exeStage.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file files/decoStage.v
    Info (12023): Found entity 1: decoStage File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/decoStage.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file files/decodeStage.v
    Info (12023): Found entity 1: decodeStage File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/decodeStage.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file files/concat_pixels.v
    Info (12023): Found entity 1: concat_pixels File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/concat_pixels.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file files/BancoRegistros.v
    Info (12023): Found entity 1: BancoRegistros File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/BancoRegistros.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file files/alu_pixel4.v
    Info (12023): Found entity 1: alu_pixel4 File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/alu_pixel4.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file files/alu_pixel3.v
    Info (12023): Found entity 1: alu_pixel3 File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/alu_pixel3.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file files/alu_pixel2.v
    Info (12023): Found entity 1: alu_pixel2 File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/alu_pixel2.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file files/alu_pixel1.v
    Info (12023): Found entity 1: alu_pixel1 File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/alu_pixel1.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file files/alu_operands.v
    Info (12023): Found entity 1: alu_operands File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/alu_operands.v Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file HPSFPGA.vhd
    Info (12022): Found design unit 1: HPSFPGA-MAIN File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd Line: 54
    Info (12023): Found entity 1: HPSFPGA File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps_fpga/hps_fpga.v
    Info (12023): Found entity 1: hps_fpga File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps_fpga/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
    Info (12023): Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps_fpga/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps_fpga/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps_fpga/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps_fpga/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps_fpga/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps_fpga/submodules/altera_mem_if_dll_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_dll_cyclonev File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_mem_if_dll_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps_fpga/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps_fpga/submodules/altera_mem_if_hhp_qseq_synth_top.v
    Info (12023): Found entity 1: altera_mem_if_hhp_qseq_synth_top File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_mem_if_hhp_qseq_synth_top.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps_fpga/submodules/altera_mem_if_oct_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_oct_cyclonev File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_mem_if_oct_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps_fpga/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/hps_fpga/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps_fpga/submodules/altera_merlin_axi_master_ni.sv
    Info (12023): Found entity 1: altera_merlin_axi_master_ni File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_merlin_axi_master_ni.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps_fpga/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/hps_fpga/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps_fpga/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps_fpga/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps_fpga/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps_fpga/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps_fpga/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps_fpga/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps_fpga/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps_fpga/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps_fpga/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps_fpga/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps_fpga/submodules/hps_fpga_hps_0.v
    Info (12023): Found entity 1: hps_fpga_hps_0 File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_fpga_hps_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps_fpga/submodules/hps_fpga_hps_0_fpga_interfaces.sv
    Info (12023): Found entity 1: hps_fpga_hps_0_fpga_interfaces File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_fpga_hps_0_fpga_interfaces.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps_fpga/submodules/hps_fpga_hps_0_hps_io.v
    Info (12023): Found entity 1: hps_fpga_hps_0_hps_io File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_fpga_hps_0_hps_io.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps_fpga/submodules/hps_fpga_hps_0_hps_io_border.sv
    Info (12023): Found entity 1: hps_fpga_hps_0_hps_io_border File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_fpga_hps_0_hps_io_border.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0.v
    Info (12023): Found entity 1: hps_fpga_mm_interconnect_0 File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: hps_fpga_mm_interconnect_0_avalon_st_adapter File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: hps_fpga_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: hps_fpga_mm_interconnect_0_cmd_demux File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: hps_fpga_mm_interconnect_0_cmd_mux File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: hps_fpga_mm_interconnect_0_router_default_decode File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: hps_fpga_mm_interconnect_0_router File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: hps_fpga_mm_interconnect_0_router_003_default_decode File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: hps_fpga_mm_interconnect_0_router_003 File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: hps_fpga_mm_interconnect_0_rsp_demux File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: hps_fpga_mm_interconnect_0_rsp_mux File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps_fpga/submodules/hps_sdram.v
    Info (12023): Found entity 1: hps_sdram File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_sdram.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps_fpga/submodules/hps_sdram_p0.sv
    Info (12023): Found entity 1: hps_sdram_p0 File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_sdram_p0.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps_fpga/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps_fpga/submodules/hps_sdram_p0_acv_hard_io_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_io_pads File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps_fpga/submodules/hps_sdram_p0_acv_hard_memphy.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_memphy File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps_fpga/submodules/hps_sdram_p0_acv_ldc.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_ldc File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_sdram_p0_acv_ldc.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps_fpga/submodules/hps_sdram_p0_altdqdqs.v
    Info (12023): Found entity 1: hps_sdram_p0_altdqdqs File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_sdram_p0_altdqdqs.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps_fpga/submodules/hps_sdram_p0_clock_pair_generator.v
    Info (12023): Found entity 1: hps_sdram_p0_clock_pair_generator File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_sdram_p0_clock_pair_generator.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps_fpga/submodules/hps_sdram_p0_generic_ddio.v
    Info (12023): Found entity 1: hps_sdram_p0_generic_ddio File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_sdram_p0_generic_ddio.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps_fpga/submodules/hps_sdram_p0_iss_probe.v
    Info (12023): Found entity 1: hps_sdram_p0_iss_probe File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_sdram_p0_iss_probe.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps_fpga/submodules/hps_sdram_p0_phy_csr.sv
    Info (12023): Found entity 1: hps_sdram_p0_phy_csr File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_sdram_p0_phy_csr.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps_fpga/submodules/hps_sdram_p0_reset.v
    Info (12023): Found entity 1: hps_sdram_p0_reset File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_sdram_p0_reset.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps_fpga/submodules/hps_sdram_p0_reset_sync.v
    Info (12023): Found entity 1: hps_sdram_p0_reset_sync File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_sdram_p0_reset_sync.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps_fpga/submodules/hps_sdram_pll.sv
    Info (12023): Found entity 1: hps_sdram_pll File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_sdram_pll.sv Line: 25
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/hps_fpga/submodules/mem_interface.vhd
    Info (12022): Found design unit 1: mem_interface-Structure File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/mem_interface.vhd Line: 10
    Info (12023): Found entity 1: mem_interface File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/mem_interface.vhd Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps_fpga/submodules/memory.v
    Info (12023): Found entity 1: memory File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/memory.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps_fpga/submodules/procesador.v
    Info (12023): Found entity 1: procesador File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/procesador.v Line: 2
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/hps_fpga/submodules/vectorial_processor_interface.vhd
    Info (12022): Found design unit 1: vectorial_processor_interface-Structure File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/vectorial_processor_interface.vhd Line: 11
    Info (12023): Found entity 1: vectorial_processor_interface File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/vectorial_processor_interface.vhd Line: 3
Warning (10236): Verilog HDL Implicit Net warning at procesador.v(171): created implicit net for "pixel1_out" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/procesador.v Line: 171
Warning (10236): Verilog HDL Implicit Net warning at procesador.v(172): created implicit net for "pixel2_out" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/procesador.v Line: 172
Warning (10236): Verilog HDL Implicit Net warning at procesador.v(173): created implicit net for "pixel3_out" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/procesador.v Line: 173
Warning (10236): Verilog HDL Implicit Net warning at procesador.v(174): created implicit net for "pixel4_out" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/procesador.v Line: 174
Warning (10236): Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for "pll_dr_clk" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_sdram_pll.sv Line: 168
Warning (10236): Verilog HDL Implicit Net warning at procesador.v(171): created implicit net for "pixel1_out" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/procesador.v Line: 171
Warning (10236): Verilog HDL Implicit Net warning at procesador.v(172): created implicit net for "pixel2_out" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/procesador.v Line: 172
Warning (10236): Verilog HDL Implicit Net warning at procesador.v(173): created implicit net for "pixel3_out" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/procesador.v Line: 173
Warning (10236): Verilog HDL Implicit Net warning at procesador.v(174): created implicit net for "pixel4_out" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/procesador.v Line: 174
Info (12127): Elaborating entity "HPSFPGA" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at HPSFPGA.vhd(11): used implicit default value for signal "LEDR" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd Line: 11
Info (12128): Elaborating entity "hps_fpga" for hierarchy "hps_fpga:u0" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd Line: 115
Info (12128): Elaborating entity "vectorial_processor_interface" for hierarchy "hps_fpga:u0|vectorial_processor_interface:vp_0" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 118
Warning (10541): VHDL Signal Declaration warning at vectorial_processor_interface.vhd(8): used implicit default value for signal "address" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/vectorial_processor_interface.vhd Line: 8
Warning (10873): Using initial value X (don't care) for net "readData[127..98]" at vectorial_processor_interface.vhd(6) File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/vectorial_processor_interface.vhd Line: 6
Info (12128): Elaborating entity "procesador" for hierarchy "hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/vectorial_processor_interface.vhd Line: 21
Warning (10230): Verilog HDL assignment warning at procesador.v(230): truncated value with size 48 to match size of target (32) File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/procesador.v Line: 230
Warning (10230): Verilog HDL assignment warning at procesador.v(231): truncated value with size 48 to match size of target (32) File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/procesador.v Line: 231
Info (12128): Elaborating entity "fetchStage" for hierarchy "hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|fetchStage:FS" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/procesador.v Line: 83
Info (12128): Elaborating entity "Mux_Sel_PC" for hierarchy "hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|fetchStage:FS|Mux_Sel_PC:mPC" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/fetchStage.v Line: 19
Info (12128): Elaborating entity "RegPC" for hierarchy "hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|fetchStage:FS|RegPC:rPC" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/fetchStage.v Line: 26
Info (12128): Elaborating entity "pcAdder" for hierarchy "hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|fetchStage:FS|pcAdder:pcA" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/fetchStage.v Line: 31
Info (12128): Elaborating entity "memInstruction" for hierarchy "hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|fetchStage:FS|memInstruction:memI" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/fetchStage.v Line: 43
Info (12128): Elaborating entity "altsyncram" for hierarchy "hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|fetchStage:FS|memInstruction:memI|altsyncram:altsyncram_component" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/memInstruction.v Line: 81
Info (12130): Elaborated megafunction instantiation "hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|fetchStage:FS|memInstruction:memI|altsyncram:altsyncram_component" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/memInstruction.v Line: 81
Info (12133): Instantiated megafunction "hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|fetchStage:FS|memInstruction:memI|altsyncram:altsyncram_component" with the following parameter: File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/memInstruction.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "ROMINS.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "48"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4ag1.tdf
    Info (12023): Found entity 1: altsyncram_4ag1 File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/altsyncram_4ag1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_4ag1" for hierarchy "hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|fetchStage:FS|memInstruction:memI|altsyncram:altsyncram_component|altsyncram_4ag1:auto_generated" File: /home/malkam03/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "IFIDreg" for hierarchy "hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IFIDreg:ifreg" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/procesador.v Line: 99
Warning (10230): Verilog HDL assignment warning at IFIDreg.v(134): truncated value with size 4 to match size of target (3) File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/IFIDreg.v Line: 134
Info (12128): Elaborating entity "decoStage" for hierarchy "hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/procesador.v Line: 128
Info (12128): Elaborating entity "BancoRegistros" for hierarchy "hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|decoStage:DS|BancoRegistros:BR" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/decoStage.v Line: 41
Info (12128): Elaborating entity "IDEXreg" for hierarchy "hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IDEXreg:idreg" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/procesador.v Line: 150
Info (12128): Elaborating entity "exeStage" for hierarchy "hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|exeStage:ES" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/procesador.v Line: 175
Info (12128): Elaborating entity "muxOperB" for hierarchy "hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|exeStage:ES|muxOperB:mB" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/exeStage.v Line: 69
Info (12128): Elaborating entity "alu_operands" for hierarchy "hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|exeStage:ES|alu_operands:ALU_OP" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/exeStage.v Line: 78
Warning (10230): Verilog HDL assignment warning at alu_operands.v(41): truncated value with size 32 to match size of target (1) File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/alu_operands.v Line: 41
Warning (10230): Verilog HDL assignment warning at alu_operands.v(42): truncated value with size 32 to match size of target (1) File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/alu_operands.v Line: 42
Info (12128): Elaborating entity "mux_pixel1" for hierarchy "hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|exeStage:ES|mux_pixel1:mp1" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/exeStage.v Line: 85
Info (12128): Elaborating entity "alu_pixel1" for hierarchy "hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|exeStage:ES|alu_pixel1:ap1" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/exeStage.v Line: 92
Warning (10230): Verilog HDL assignment warning at alu_pixel1.v(38): truncated value with size 32 to match size of target (8) File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/alu_pixel1.v Line: 38
Warning (10230): Verilog HDL assignment warning at alu_pixel1.v(42): truncated value with size 32 to match size of target (8) File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/alu_pixel1.v Line: 42
Warning (10270): Verilog HDL Case Statement warning at alu_pixel1.v(35): incomplete case statement has no default case item File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/alu_pixel1.v Line: 35
Warning (10240): Verilog HDL Always Construct warning at alu_pixel1.v(35): inferring latch(es) for variable "tmp_bit", which holds its previous value in one or more paths through the always construct File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/alu_pixel1.v Line: 35
Warning (10240): Verilog HDL Always Construct warning at alu_pixel1.v(35): inferring latch(es) for variable "result_reg", which holds its previous value in one or more paths through the always construct File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/alu_pixel1.v Line: 35
Warning (10240): Verilog HDL Always Construct warning at alu_pixel1.v(35): inferring latch(es) for variable "tmp_overflow", which holds its previous value in one or more paths through the always construct File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/alu_pixel1.v Line: 35
Info (10041): Inferred latch for "result_reg[0]" at alu_pixel1.v(35) File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/alu_pixel1.v Line: 35
Info (10041): Inferred latch for "result_reg[1]" at alu_pixel1.v(35) File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/alu_pixel1.v Line: 35
Info (10041): Inferred latch for "result_reg[2]" at alu_pixel1.v(35) File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/alu_pixel1.v Line: 35
Info (10041): Inferred latch for "result_reg[3]" at alu_pixel1.v(35) File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/alu_pixel1.v Line: 35
Info (10041): Inferred latch for "result_reg[4]" at alu_pixel1.v(35) File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/alu_pixel1.v Line: 35
Info (10041): Inferred latch for "result_reg[5]" at alu_pixel1.v(35) File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/alu_pixel1.v Line: 35
Info (10041): Inferred latch for "result_reg[6]" at alu_pixel1.v(35) File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/alu_pixel1.v Line: 35
Info (10041): Inferred latch for "result_reg[7]" at alu_pixel1.v(35) File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/alu_pixel1.v Line: 35
Info (12128): Elaborating entity "mux_pixel2" for hierarchy "hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|exeStage:ES|mux_pixel2:mp2" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/exeStage.v Line: 99
Info (12128): Elaborating entity "alu_pixel2" for hierarchy "hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|exeStage:ES|alu_pixel2:ap2" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/exeStage.v Line: 106
Warning (10230): Verilog HDL assignment warning at alu_pixel2.v(38): truncated value with size 32 to match size of target (8) File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/alu_pixel2.v Line: 38
Warning (10230): Verilog HDL assignment warning at alu_pixel2.v(42): truncated value with size 32 to match size of target (8) File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/alu_pixel2.v Line: 42
Warning (10270): Verilog HDL Case Statement warning at alu_pixel2.v(35): incomplete case statement has no default case item File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/alu_pixel2.v Line: 35
Warning (10240): Verilog HDL Always Construct warning at alu_pixel2.v(35): inferring latch(es) for variable "tmp_bit", which holds its previous value in one or more paths through the always construct File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/alu_pixel2.v Line: 35
Warning (10240): Verilog HDL Always Construct warning at alu_pixel2.v(35): inferring latch(es) for variable "result_reg", which holds its previous value in one or more paths through the always construct File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/alu_pixel2.v Line: 35
Warning (10240): Verilog HDL Always Construct warning at alu_pixel2.v(35): inferring latch(es) for variable "tmp_overflow", which holds its previous value in one or more paths through the always construct File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/alu_pixel2.v Line: 35
Info (10041): Inferred latch for "result_reg[0]" at alu_pixel2.v(35) File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/alu_pixel2.v Line: 35
Info (10041): Inferred latch for "result_reg[1]" at alu_pixel2.v(35) File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/alu_pixel2.v Line: 35
Info (10041): Inferred latch for "result_reg[2]" at alu_pixel2.v(35) File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/alu_pixel2.v Line: 35
Info (10041): Inferred latch for "result_reg[3]" at alu_pixel2.v(35) File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/alu_pixel2.v Line: 35
Info (10041): Inferred latch for "result_reg[4]" at alu_pixel2.v(35) File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/alu_pixel2.v Line: 35
Info (10041): Inferred latch for "result_reg[5]" at alu_pixel2.v(35) File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/alu_pixel2.v Line: 35
Info (10041): Inferred latch for "result_reg[6]" at alu_pixel2.v(35) File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/alu_pixel2.v Line: 35
Info (10041): Inferred latch for "result_reg[7]" at alu_pixel2.v(35) File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/alu_pixel2.v Line: 35
Info (12128): Elaborating entity "mux_pixel3" for hierarchy "hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|exeStage:ES|mux_pixel3:mp3" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/exeStage.v Line: 113
Info (12128): Elaborating entity "alu_pixel3" for hierarchy "hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|exeStage:ES|alu_pixel3:ap3" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/exeStage.v Line: 120
Warning (10230): Verilog HDL assignment warning at alu_pixel3.v(38): truncated value with size 32 to match size of target (8) File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/alu_pixel3.v Line: 38
Warning (10230): Verilog HDL assignment warning at alu_pixel3.v(42): truncated value with size 32 to match size of target (8) File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/alu_pixel3.v Line: 42
Warning (10270): Verilog HDL Case Statement warning at alu_pixel3.v(35): incomplete case statement has no default case item File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/alu_pixel3.v Line: 35
Warning (10240): Verilog HDL Always Construct warning at alu_pixel3.v(35): inferring latch(es) for variable "tmp_bit", which holds its previous value in one or more paths through the always construct File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/alu_pixel3.v Line: 35
Warning (10240): Verilog HDL Always Construct warning at alu_pixel3.v(35): inferring latch(es) for variable "result_reg", which holds its previous value in one or more paths through the always construct File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/alu_pixel3.v Line: 35
Warning (10240): Verilog HDL Always Construct warning at alu_pixel3.v(35): inferring latch(es) for variable "tmp_overflow", which holds its previous value in one or more paths through the always construct File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/alu_pixel3.v Line: 35
Info (10041): Inferred latch for "result_reg[0]" at alu_pixel3.v(35) File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/alu_pixel3.v Line: 35
Info (10041): Inferred latch for "result_reg[1]" at alu_pixel3.v(35) File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/alu_pixel3.v Line: 35
Info (10041): Inferred latch for "result_reg[2]" at alu_pixel3.v(35) File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/alu_pixel3.v Line: 35
Info (10041): Inferred latch for "result_reg[3]" at alu_pixel3.v(35) File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/alu_pixel3.v Line: 35
Info (10041): Inferred latch for "result_reg[4]" at alu_pixel3.v(35) File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/alu_pixel3.v Line: 35
Info (10041): Inferred latch for "result_reg[5]" at alu_pixel3.v(35) File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/alu_pixel3.v Line: 35
Info (10041): Inferred latch for "result_reg[6]" at alu_pixel3.v(35) File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/alu_pixel3.v Line: 35
Info (10041): Inferred latch for "result_reg[7]" at alu_pixel3.v(35) File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/alu_pixel3.v Line: 35
Info (12128): Elaborating entity "mux_pixel4" for hierarchy "hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|exeStage:ES|mux_pixel4:mp4" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/exeStage.v Line: 127
Info (12128): Elaborating entity "alu_pixel4" for hierarchy "hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|exeStage:ES|alu_pixel4:ap4" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/exeStage.v Line: 134
Warning (10230): Verilog HDL assignment warning at alu_pixel4.v(38): truncated value with size 32 to match size of target (8) File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/alu_pixel4.v Line: 38
Warning (10230): Verilog HDL assignment warning at alu_pixel4.v(42): truncated value with size 32 to match size of target (8) File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/alu_pixel4.v Line: 42
Warning (10270): Verilog HDL Case Statement warning at alu_pixel4.v(35): incomplete case statement has no default case item File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/alu_pixel4.v Line: 35
Warning (10240): Verilog HDL Always Construct warning at alu_pixel4.v(35): inferring latch(es) for variable "tmp_bit", which holds its previous value in one or more paths through the always construct File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/alu_pixel4.v Line: 35
Warning (10240): Verilog HDL Always Construct warning at alu_pixel4.v(35): inferring latch(es) for variable "result_reg", which holds its previous value in one or more paths through the always construct File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/alu_pixel4.v Line: 35
Warning (10240): Verilog HDL Always Construct warning at alu_pixel4.v(35): inferring latch(es) for variable "tmp_overflow", which holds its previous value in one or more paths through the always construct File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/alu_pixel4.v Line: 35
Info (10041): Inferred latch for "result_reg[0]" at alu_pixel4.v(35) File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/alu_pixel4.v Line: 35
Info (10041): Inferred latch for "result_reg[1]" at alu_pixel4.v(35) File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/alu_pixel4.v Line: 35
Info (10041): Inferred latch for "result_reg[2]" at alu_pixel4.v(35) File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/alu_pixel4.v Line: 35
Info (10041): Inferred latch for "result_reg[3]" at alu_pixel4.v(35) File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/alu_pixel4.v Line: 35
Info (10041): Inferred latch for "result_reg[4]" at alu_pixel4.v(35) File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/alu_pixel4.v Line: 35
Info (10041): Inferred latch for "result_reg[5]" at alu_pixel4.v(35) File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/alu_pixel4.v Line: 35
Info (10041): Inferred latch for "result_reg[6]" at alu_pixel4.v(35) File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/alu_pixel4.v Line: 35
Info (10041): Inferred latch for "result_reg[7]" at alu_pixel4.v(35) File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/alu_pixel4.v Line: 35
Info (12128): Elaborating entity "concat_pixels" for hierarchy "hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|exeStage:ES|concat_pixels:cp" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/exeStage.v Line: 143
Info (12128): Elaborating entity "mux_alu_concat" for hierarchy "hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|exeStage:ES|mux_alu_concat:mux_al_c" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/exeStage.v Line: 151
Info (12128): Elaborating entity "EXMEMreg" for hierarchy "hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|EXMEMreg:exreg" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/procesador.v Line: 195
Info (12128): Elaborating entity "memStage" for hierarchy "hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|memStage:MS" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/procesador.v Line: 209
Warning (10034): Output port "mem_data" at memStage.v(9) has no driver File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/memStage.v Line: 9
Info (12128): Elaborating entity "MEMWBreg" for hierarchy "hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|MEMWBreg:memreg" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/procesador.v Line: 221
Info (12128): Elaborating entity "wbStage" for hierarchy "hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|wbStage:WS" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/procesador.v Line: 228
Info (12128): Elaborating entity "Mux_Sel_Dat" for hierarchy "hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|wbStage:WS|Mux_Sel_Dat:msd" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/wbStage.v Line: 13
Info (12128): Elaborating entity "hps_fpga_hps_0" for hierarchy "hps_fpga:u0|hps_fpga_hps_0:hps_0" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 288
Info (12128): Elaborating entity "hps_fpga_hps_0_fpga_interfaces" for hierarchy "hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_fpga_interfaces:fpga_interfaces" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_fpga_hps_0.v Line: 320
Info (12128): Elaborating entity "hps_fpga_hps_0_hps_io" for hierarchy "hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_fpga_hps_0.v Line: 373
Info (12128): Elaborating entity "hps_fpga_hps_0_hps_io_border" for hierarchy "hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_fpga_hps_0_hps_io.v Line: 113
Info (12128): Elaborating entity "hps_sdram" for hierarchy "hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_fpga_hps_0_hps_io_border.sv Line: 265
Info (12128): Elaborating entity "hps_sdram_pll" for hierarchy "hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_sdram.v Line: 105
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object "pll_dr_clk" assigned a value but never read File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_sdram_pll.sv Line: 168
Warning (10034): Output port "pll_locked" at hps_sdram_pll.sv(91) has no driver File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_sdram_pll.sv Line: 91
Info (12128): Elaborating entity "hps_sdram_p0" for hierarchy "hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_sdram.v Line: 230
Info (10648): Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_sdram_p0.sv Line: 405
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_memphy" for hierarchy "hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_sdram_p0.sv Line: 573
Warning (10858): Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 420
Warning (10230): Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1) File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 557
Warning (10030): Net "reset_n_seq_clk" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0' File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 420
Warning (10034): Output port "ctl_reset_export_n" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 222
Info (12128): Elaborating entity "hps_sdram_p0_acv_ldc" for hierarchy "hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 554
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object "phy_clk_dq" assigned a value but never read File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_sdram_p0_acv_ldc.v Line: 45
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object "phy_clk_dqs_2x" assigned a value but never read File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_sdram_p0_acv_ldc.v Line: 47
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_io_pads" for hierarchy "hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 780
Warning (10034): Output port "ddio_phy_dqdin[179..140]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Warning (10034): Output port "ddio_phy_dqdin[107..104]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Warning (10034): Output port "ddio_phy_dqdin[71..68]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Warning (10034): Output port "ddio_phy_dqdin[35..32]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_addr_cmd_pads" for hierarchy "hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 244
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 157
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 166
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 189
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 198
Info (12128): Elaborating entity "altddio_out" for hierarchy "hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 317
Info (12130): Elaborated megafunction instantiation "hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 317
Info (12133): Instantiated megafunction "hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" with the following parameter: File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 317
    Info (12134): Parameter "extend_oe_disable" = "UNUSED"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_out"
    Info (12134): Parameter "oe_reg" = "UNUSED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf
    Info (12023): Found entity 1: ddio_out_uqe File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ddio_out_uqe.tdf Line: 27
Info (12128): Elaborating entity "ddio_out_uqe" for hierarchy "hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated" File: /home/malkam03/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altddio_out.tdf Line: 100
Info (12128): Elaborating entity "hps_sdram_p0_clock_pair_generator" for hierarchy "hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 337
Info (12128): Elaborating entity "hps_sdram_p0_altdqdqs" for hierarchy "hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 317
Info (12128): Elaborating entity "altdq_dqs2_acv_connect_to_hard_phy_cyclonev" for hierarchy "hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_sdram_p0_altdqdqs.v Line: 146
Info (12128): Elaborating entity "altera_mem_if_hhp_qseq_synth_top" for hierarchy "hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_sdram.v Line: 238
Info (12128): Elaborating entity "altera_mem_if_hard_memory_controller_top_cyclonev" for hierarchy "hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_sdram.v Line: 794
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1) File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1166
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1) File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1167
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1) File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1168
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1) File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1169
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1) File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1170
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1) File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1171
Info (12128): Elaborating entity "altera_mem_if_oct_cyclonev" for hierarchy "hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_sdram.v Line: 802
Info (12128): Elaborating entity "altera_mem_if_dll_cyclonev" for hierarchy "hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_sdram.v Line: 814
Info (12128): Elaborating entity "mem_interface" for hierarchy "hps_fpga:u0|mem_interface:vectorial_mem_0" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 297
Warning (10873): Using initial value X (don't care) for net "readData[127..32]" at mem_interface.vhd(6) File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/mem_interface.vhd Line: 6
Info (12128): Elaborating entity "memory" for hierarchy "hps_fpga:u0|mem_interface:vectorial_mem_0|memory:mem_instance" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/mem_interface.vhd Line: 20
Info (12128): Elaborating entity "altsyncram" for hierarchy "hps_fpga:u0|mem_interface:vectorial_mem_0|memory:mem_instance|altsyncram:altsyncram_component" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/memory.v Line: 88
Info (12130): Elaborated megafunction instantiation "hps_fpga:u0|mem_interface:vectorial_mem_0|memory:mem_instance|altsyncram:altsyncram_component" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/memory.v Line: 88
Info (12133): Instantiated megafunction "hps_fpga:u0|mem_interface:vectorial_mem_0|memory:mem_instance|altsyncram:altsyncram_component" with the following parameter: File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/memory.v Line: 88
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "MEMDATA.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_08o1.tdf
    Info (12023): Found entity 1: altsyncram_08o1 File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/altsyncram_08o1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_08o1" for hierarchy "hps_fpga:u0|mem_interface:vectorial_mem_0|memory:mem_instance|altsyncram:altsyncram_component|altsyncram_08o1:auto_generated" File: /home/malkam03/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dla.tdf
    Info (12023): Found entity 1: decode_dla File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/decode_dla.tdf Line: 22
Info (12128): Elaborating entity "decode_dla" for hierarchy "hps_fpga:u0|mem_interface:vectorial_mem_0|memory:mem_instance|altsyncram:altsyncram_component|altsyncram_08o1:auto_generated|decode_dla:decode3" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/altsyncram_08o1.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ahb.tdf
    Info (12023): Found entity 1: mux_ahb File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/mux_ahb.tdf Line: 22
Info (12128): Elaborating entity "mux_ahb" for hierarchy "hps_fpga:u0|mem_interface:vectorial_mem_0|memory:mem_instance|altsyncram:altsyncram_component|altsyncram_08o1:auto_generated|mux_ahb:mux2" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/altsyncram_08o1.tdf Line: 44
Info (12128): Elaborating entity "hps_fpga_mm_interconnect_0" for hierarchy "hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 348
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vp_0_avalon_master_translator" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0.v Line: 271
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vectorial_mem_0_avalon_slave_0_translator" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0.v Line: 335
Info (12128): Elaborating entity "altera_merlin_axi_master_ni" for hierarchy "hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0.v Line: 463
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_merlin_axi_master_ni.sv Line: 485
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:vp_0_avalon_master_agent" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0.v Line: 544
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vectorial_mem_0_avalon_slave_0_agent" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0.v Line: 628
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vectorial_mem_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rsp_fifo" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0.v Line: 669
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0.v Line: 710
Info (12128): Elaborating entity "hps_fpga_mm_interconnect_0_router" for hierarchy "hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|hps_fpga_mm_interconnect_0_router:router" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0.v Line: 726
Info (12128): Elaborating entity "hps_fpga_mm_interconnect_0_router_default_decode" for hierarchy "hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|hps_fpga_mm_interconnect_0_router:router|hps_fpga_mm_interconnect_0_router_default_decode:the_default_decode" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0_router.sv Line: 174
Info (12128): Elaborating entity "hps_fpga_mm_interconnect_0_router_003" for hierarchy "hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|hps_fpga_mm_interconnect_0_router_003:router_003" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0.v Line: 774
Info (12128): Elaborating entity "hps_fpga_mm_interconnect_0_router_003_default_decode" for hierarchy "hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|hps_fpga_mm_interconnect_0_router_003:router_003|hps_fpga_mm_interconnect_0_router_003_default_decode:the_default_decode" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0_router_003.sv Line: 181
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0.v Line: 824
Info (12128): Elaborating entity "altera_merlin_burst_adapter_13_1" for hierarchy "hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_merlin_burst_adapter.sv Line: 181
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_merlin_burst_adapter_13_1.sv Line: 778
Info (12128): Elaborating entity "altera_merlin_burst_adapter_burstwrap_increment" for hierarchy "hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_merlin_burst_adapter_13_1.sv Line: 979
Info (12128): Elaborating entity "altera_merlin_burst_adapter_min" for hierarchy "hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_merlin_burst_adapter_13_1.sv Line: 1004
Info (12128): Elaborating entity "altera_merlin_burst_adapter_subtractor" for hierarchy "hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_merlin_burst_adapter_13_1.sv Line: 157
Info (12128): Elaborating entity "altera_merlin_burst_adapter_adder" for hierarchy "hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_merlin_burst_adapter_13_1.sv Line: 88
Info (12128): Elaborating entity "hps_fpga_mm_interconnect_0_cmd_demux" for hierarchy "hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|hps_fpga_mm_interconnect_0_cmd_demux:cmd_demux" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0.v Line: 841
Info (12128): Elaborating entity "hps_fpga_mm_interconnect_0_cmd_mux" for hierarchy "hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|hps_fpga_mm_interconnect_0_cmd_mux:cmd_mux" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0.v Line: 904
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|hps_fpga_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0_cmd_mux.sv Line: 301
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|hps_fpga_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "hps_fpga_mm_interconnect_0_rsp_demux" for hierarchy "hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|hps_fpga_mm_interconnect_0_rsp_demux:rsp_demux" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0.v Line: 933
Info (12128): Elaborating entity "hps_fpga_mm_interconnect_0_rsp_mux" for hierarchy "hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|hps_fpga_mm_interconnect_0_rsp_mux:rsp_mux" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0.v Line: 950
Info (12128): Elaborating entity "hps_fpga_mm_interconnect_0_avalon_st_adapter" for hierarchy "hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|hps_fpga_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0.v Line: 1013
Info (12128): Elaborating entity "hps_fpga_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "hps_fpga:u0|hps_fpga_mm_interconnect_0:mm_interconnect_0|hps_fpga_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|hps_fpga_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "hps_fpga:u0|altera_reset_controller:rst_controller" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 411
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "hps_fpga:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "hps_fpga:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_reset_controller.v Line: 220
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "hps_fpga:u0|vp_0_avalon_master_read" is missing source, defaulting to GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 62
    Warning (12110): Net "hps_fpga:u0|vp_0_avalon_master_writedata[127]" is missing source, defaulting to GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 64
    Warning (12110): Net "hps_fpga:u0|vp_0_avalon_master_writedata[126]" is missing source, defaulting to GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 64
    Warning (12110): Net "hps_fpga:u0|vp_0_avalon_master_writedata[125]" is missing source, defaulting to GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 64
    Warning (12110): Net "hps_fpga:u0|vp_0_avalon_master_writedata[124]" is missing source, defaulting to GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 64
    Warning (12110): Net "hps_fpga:u0|vp_0_avalon_master_writedata[123]" is missing source, defaulting to GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 64
    Warning (12110): Net "hps_fpga:u0|vp_0_avalon_master_writedata[122]" is missing source, defaulting to GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 64
    Warning (12110): Net "hps_fpga:u0|vp_0_avalon_master_writedata[121]" is missing source, defaulting to GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 64
    Warning (12110): Net "hps_fpga:u0|vp_0_avalon_master_writedata[120]" is missing source, defaulting to GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 64
    Warning (12110): Net "hps_fpga:u0|vp_0_avalon_master_writedata[119]" is missing source, defaulting to GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 64
    Warning (12110): Net "hps_fpga:u0|vp_0_avalon_master_writedata[118]" is missing source, defaulting to GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 64
    Warning (12110): Net "hps_fpga:u0|vp_0_avalon_master_writedata[117]" is missing source, defaulting to GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 64
    Warning (12110): Net "hps_fpga:u0|vp_0_avalon_master_writedata[116]" is missing source, defaulting to GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 64
    Warning (12110): Net "hps_fpga:u0|vp_0_avalon_master_writedata[115]" is missing source, defaulting to GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 64
    Warning (12110): Net "hps_fpga:u0|vp_0_avalon_master_writedata[114]" is missing source, defaulting to GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 64
    Warning (12110): Net "hps_fpga:u0|vp_0_avalon_master_writedata[113]" is missing source, defaulting to GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 64
    Warning (12110): Net "hps_fpga:u0|vp_0_avalon_master_writedata[112]" is missing source, defaulting to GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 64
    Warning (12110): Net "hps_fpga:u0|vp_0_avalon_master_writedata[111]" is missing source, defaulting to GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 64
    Warning (12110): Net "hps_fpga:u0|vp_0_avalon_master_writedata[110]" is missing source, defaulting to GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 64
    Warning (12110): Net "hps_fpga:u0|vp_0_avalon_master_writedata[109]" is missing source, defaulting to GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 64
    Warning (12110): Net "hps_fpga:u0|vp_0_avalon_master_writedata[108]" is missing source, defaulting to GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 64
    Warning (12110): Net "hps_fpga:u0|vp_0_avalon_master_writedata[107]" is missing source, defaulting to GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 64
    Warning (12110): Net "hps_fpga:u0|vp_0_avalon_master_writedata[106]" is missing source, defaulting to GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 64
    Warning (12110): Net "hps_fpga:u0|vp_0_avalon_master_writedata[105]" is missing source, defaulting to GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 64
    Warning (12110): Net "hps_fpga:u0|vp_0_avalon_master_writedata[104]" is missing source, defaulting to GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 64
    Warning (12110): Net "hps_fpga:u0|vp_0_avalon_master_writedata[103]" is missing source, defaulting to GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 64
    Warning (12110): Net "hps_fpga:u0|vp_0_avalon_master_writedata[102]" is missing source, defaulting to GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 64
    Warning (12110): Net "hps_fpga:u0|vp_0_avalon_master_writedata[101]" is missing source, defaulting to GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 64
    Warning (12110): Net "hps_fpga:u0|vp_0_avalon_master_writedata[100]" is missing source, defaulting to GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 64
    Warning (12110): Net "hps_fpga:u0|vp_0_avalon_master_writedata[99]" is missing source, defaulting to GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 64
    Warning (12110): Net "hps_fpga:u0|vp_0_avalon_master_writedata[98]" is missing source, defaulting to GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 64
    Warning (12110): Net "hps_fpga:u0|vp_0_avalon_master_writedata[97]" is missing source, defaulting to GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 64
    Warning (12110): Net "hps_fpga:u0|vp_0_avalon_master_writedata[96]" is missing source, defaulting to GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 64
    Warning (12110): Net "hps_fpga:u0|vp_0_avalon_master_writedata[95]" is missing source, defaulting to GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 64
    Warning (12110): Net "hps_fpga:u0|vp_0_avalon_master_writedata[94]" is missing source, defaulting to GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 64
    Warning (12110): Net "hps_fpga:u0|vp_0_avalon_master_writedata[93]" is missing source, defaulting to GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 64
    Warning (12110): Net "hps_fpga:u0|vp_0_avalon_master_writedata[92]" is missing source, defaulting to GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 64
    Warning (12110): Net "hps_fpga:u0|vp_0_avalon_master_writedata[91]" is missing source, defaulting to GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 64
    Warning (12110): Net "hps_fpga:u0|vp_0_avalon_master_writedata[90]" is missing source, defaulting to GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 64
    Warning (12110): Net "hps_fpga:u0|vp_0_avalon_master_writedata[89]" is missing source, defaulting to GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 64
    Warning (12110): Net "hps_fpga:u0|vp_0_avalon_master_writedata[88]" is missing source, defaulting to GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 64
    Warning (12110): Net "hps_fpga:u0|vp_0_avalon_master_writedata[87]" is missing source, defaulting to GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 64
    Warning (12110): Net "hps_fpga:u0|vp_0_avalon_master_writedata[86]" is missing source, defaulting to GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 64
    Warning (12110): Net "hps_fpga:u0|vp_0_avalon_master_writedata[85]" is missing source, defaulting to GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 64
    Warning (12110): Net "hps_fpga:u0|vp_0_avalon_master_writedata[84]" is missing source, defaulting to GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 64
    Warning (12110): Net "hps_fpga:u0|vp_0_avalon_master_writedata[83]" is missing source, defaulting to GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 64
    Warning (12110): Net "hps_fpga:u0|vp_0_avalon_master_writedata[82]" is missing source, defaulting to GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 64
    Warning (12110): Net "hps_fpga:u0|vp_0_avalon_master_writedata[81]" is missing source, defaulting to GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 64
    Warning (12110): Net "hps_fpga:u0|vp_0_avalon_master_writedata[80]" is missing source, defaulting to GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 64
    Warning (12110): Net "hps_fpga:u0|vp_0_avalon_master_writedata[79]" is missing source, defaulting to GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 64
    Warning (12110): Net "hps_fpga:u0|vp_0_avalon_master_writedata[78]" is missing source, defaulting to GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 64
    Warning (12110): Net "hps_fpga:u0|vp_0_avalon_master_writedata[77]" is missing source, defaulting to GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 64
    Warning (12110): Net "hps_fpga:u0|vp_0_avalon_master_writedata[76]" is missing source, defaulting to GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 64
    Warning (12110): Net "hps_fpga:u0|vp_0_avalon_master_writedata[75]" is missing source, defaulting to GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 64
    Warning (12110): Net "hps_fpga:u0|vp_0_avalon_master_writedata[74]" is missing source, defaulting to GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 64
    Warning (12110): Net "hps_fpga:u0|vp_0_avalon_master_writedata[73]" is missing source, defaulting to GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 64
    Warning (12110): Net "hps_fpga:u0|vp_0_avalon_master_writedata[72]" is missing source, defaulting to GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 64
    Warning (12110): Net "hps_fpga:u0|vp_0_avalon_master_writedata[71]" is missing source, defaulting to GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 64
    Warning (12110): Net "hps_fpga:u0|vp_0_avalon_master_writedata[70]" is missing source, defaulting to GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 64
    Warning (12110): Net "hps_fpga:u0|vp_0_avalon_master_writedata[69]" is missing source, defaulting to GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 64
    Warning (12110): Net "hps_fpga:u0|vp_0_avalon_master_writedata[68]" is missing source, defaulting to GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 64
    Warning (12110): Net "hps_fpga:u0|vp_0_avalon_master_writedata[67]" is missing source, defaulting to GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 64
    Warning (12110): Net "hps_fpga:u0|vp_0_avalon_master_writedata[66]" is missing source, defaulting to GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 64
    Warning (12110): Net "hps_fpga:u0|vp_0_avalon_master_writedata[65]" is missing source, defaulting to GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 64
    Warning (12110): Net "hps_fpga:u0|vp_0_avalon_master_writedata[64]" is missing source, defaulting to GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 64
    Warning (12110): Net "hps_fpga:u0|vp_0_avalon_master_writedata[63]" is missing source, defaulting to GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 64
    Warning (12110): Net "hps_fpga:u0|vp_0_avalon_master_writedata[62]" is missing source, defaulting to GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 64
    Warning (12110): Net "hps_fpga:u0|vp_0_avalon_master_writedata[61]" is missing source, defaulting to GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 64
    Warning (12110): Net "hps_fpga:u0|vp_0_avalon_master_writedata[60]" is missing source, defaulting to GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 64
    Warning (12110): Net "hps_fpga:u0|vp_0_avalon_master_writedata[59]" is missing source, defaulting to GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 64
    Warning (12110): Net "hps_fpga:u0|vp_0_avalon_master_writedata[58]" is missing source, defaulting to GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 64
    Warning (12110): Net "hps_fpga:u0|vp_0_avalon_master_writedata[57]" is missing source, defaulting to GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 64
    Warning (12110): Net "hps_fpga:u0|vp_0_avalon_master_writedata[56]" is missing source, defaulting to GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 64
    Warning (12110): Net "hps_fpga:u0|vp_0_avalon_master_writedata[55]" is missing source, defaulting to GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 64
    Warning (12110): Net "hps_fpga:u0|vp_0_avalon_master_writedata[54]" is missing source, defaulting to GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 64
    Warning (12110): Net "hps_fpga:u0|vp_0_avalon_master_writedata[53]" is missing source, defaulting to GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 64
    Warning (12110): Net "hps_fpga:u0|vp_0_avalon_master_writedata[52]" is missing source, defaulting to GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 64
    Warning (12110): Net "hps_fpga:u0|vp_0_avalon_master_writedata[51]" is missing source, defaulting to GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 64
    Warning (12110): Net "hps_fpga:u0|vp_0_avalon_master_writedata[50]" is missing source, defaulting to GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 64
    Warning (12110): Net "hps_fpga:u0|vp_0_avalon_master_writedata[49]" is missing source, defaulting to GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 64
    Warning (12110): Net "hps_fpga:u0|vp_0_avalon_master_writedata[48]" is missing source, defaulting to GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 64
    Warning (12110): Net "hps_fpga:u0|vp_0_avalon_master_writedata[47]" is missing source, defaulting to GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 64
    Warning (12110): Net "hps_fpga:u0|vp_0_avalon_master_writedata[46]" is missing source, defaulting to GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 64
    Warning (12110): Net "hps_fpga:u0|vp_0_avalon_master_writedata[45]" is missing source, defaulting to GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 64
    Warning (12110): Net "hps_fpga:u0|vp_0_avalon_master_writedata[44]" is missing source, defaulting to GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 64
    Warning (12110): Net "hps_fpga:u0|vp_0_avalon_master_writedata[43]" is missing source, defaulting to GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 64
    Warning (12110): Net "hps_fpga:u0|vp_0_avalon_master_writedata[42]" is missing source, defaulting to GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 64
    Warning (12110): Net "hps_fpga:u0|vp_0_avalon_master_writedata[41]" is missing source, defaulting to GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 64
    Warning (12110): Net "hps_fpga:u0|vp_0_avalon_master_writedata[40]" is missing source, defaulting to GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 64
    Warning (12110): Net "hps_fpga:u0|vp_0_avalon_master_writedata[39]" is missing source, defaulting to GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 64
    Warning (12110): Net "hps_fpga:u0|vp_0_avalon_master_writedata[38]" is missing source, defaulting to GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 64
    Warning (12110): Net "hps_fpga:u0|vp_0_avalon_master_writedata[37]" is missing source, defaulting to GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 64
    Warning (12110): Net "hps_fpga:u0|vp_0_avalon_master_writedata[36]" is missing source, defaulting to GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 64
    Warning (12110): Net "hps_fpga:u0|vp_0_avalon_master_writedata[35]" is missing source, defaulting to GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 64
    Warning (12110): Net "hps_fpga:u0|vp_0_avalon_master_writedata[34]" is missing source, defaulting to GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 64
    Warning (12110): Net "hps_fpga:u0|vp_0_avalon_master_writedata[33]" is missing source, defaulting to GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 64
    Warning (12110): Net "hps_fpga:u0|vp_0_avalon_master_writedata[32]" is missing source, defaulting to GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 64
    Warning (12110): Net "hps_fpga:u0|vp_0_avalon_master_writedata[31]" is missing source, defaulting to GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 64
    Warning (12110): Net "hps_fpga:u0|vp_0_avalon_master_writedata[30]" is missing source, defaulting to GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 64
    Warning (12110): Net "hps_fpga:u0|vp_0_avalon_master_writedata[29]" is missing source, defaulting to GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 64
    Warning (12110): Net "hps_fpga:u0|vp_0_avalon_master_writedata[28]" is missing source, defaulting to GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 64
    Warning (12110): Net "hps_fpga:u0|vp_0_avalon_master_writedata[27]" is missing source, defaulting to GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 64
    Warning (12110): Net "hps_fpga:u0|vp_0_avalon_master_writedata[26]" is missing source, defaulting to GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 64
    Warning (12110): Net "hps_fpga:u0|vp_0_avalon_master_writedata[25]" is missing source, defaulting to GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 64
    Warning (12110): Net "hps_fpga:u0|vp_0_avalon_master_writedata[24]" is missing source, defaulting to GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 64
    Warning (12110): Net "hps_fpga:u0|vp_0_avalon_master_writedata[23]" is missing source, defaulting to GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 64
    Warning (12110): Net "hps_fpga:u0|vp_0_avalon_master_writedata[22]" is missing source, defaulting to GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 64
    Warning (12110): Net "hps_fpga:u0|vp_0_avalon_master_writedata[21]" is missing source, defaulting to GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 64
    Warning (12110): Net "hps_fpga:u0|vp_0_avalon_master_writedata[20]" is missing source, defaulting to GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 64
    Warning (12110): Net "hps_fpga:u0|vp_0_avalon_master_writedata[19]" is missing source, defaulting to GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 64
    Warning (12110): Net "hps_fpga:u0|vp_0_avalon_master_writedata[18]" is missing source, defaulting to GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 64
    Warning (12110): Net "hps_fpga:u0|vp_0_avalon_master_writedata[17]" is missing source, defaulting to GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 64
    Warning (12110): Net "hps_fpga:u0|vp_0_avalon_master_writedata[16]" is missing source, defaulting to GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 64
    Warning (12110): Net "hps_fpga:u0|vp_0_avalon_master_writedata[15]" is missing source, defaulting to GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 64
    Warning (12110): Net "hps_fpga:u0|vp_0_avalon_master_writedata[14]" is missing source, defaulting to GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 64
    Warning (12110): Net "hps_fpga:u0|vp_0_avalon_master_writedata[13]" is missing source, defaulting to GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 64
    Warning (12110): Net "hps_fpga:u0|vp_0_avalon_master_writedata[12]" is missing source, defaulting to GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 64
    Warning (12110): Net "hps_fpga:u0|vp_0_avalon_master_writedata[11]" is missing source, defaulting to GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 64
    Warning (12110): Net "hps_fpga:u0|vp_0_avalon_master_writedata[10]" is missing source, defaulting to GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 64
    Warning (12110): Net "hps_fpga:u0|vp_0_avalon_master_writedata[9]" is missing source, defaulting to GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 64
    Warning (12110): Net "hps_fpga:u0|vp_0_avalon_master_writedata[8]" is missing source, defaulting to GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 64
    Warning (12110): Net "hps_fpga:u0|vp_0_avalon_master_writedata[7]" is missing source, defaulting to GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 64
    Warning (12110): Net "hps_fpga:u0|vp_0_avalon_master_writedata[6]" is missing source, defaulting to GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 64
    Warning (12110): Net "hps_fpga:u0|vp_0_avalon_master_writedata[5]" is missing source, defaulting to GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 64
    Warning (12110): Net "hps_fpga:u0|vp_0_avalon_master_writedata[4]" is missing source, defaulting to GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 64
    Warning (12110): Net "hps_fpga:u0|vp_0_avalon_master_writedata[3]" is missing source, defaulting to GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 64
    Warning (12110): Net "hps_fpga:u0|vp_0_avalon_master_writedata[2]" is missing source, defaulting to GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 64
    Warning (12110): Net "hps_fpga:u0|vp_0_avalon_master_writedata[1]" is missing source, defaulting to GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 64
    Warning (12110): Net "hps_fpga:u0|vp_0_avalon_master_writedata[0]" is missing source, defaulting to GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 64
    Warning (12110): Net "hps_fpga:u0|vp_0_avalon_master_write" is missing source, defaulting to GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v Line: 65
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|fetchStage:FS|memInstruction:memI|altsyncram:altsyncram_component|altsyncram_4ag1:auto_generated|q_a[0]" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/altsyncram_4ag1.tdf Line: 34
        Warning (14320): Synthesized away node "hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|fetchStage:FS|memInstruction:memI|altsyncram:altsyncram_component|altsyncram_4ag1:auto_generated|q_a[1]" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/altsyncram_4ag1.tdf Line: 55
        Warning (14320): Synthesized away node "hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|fetchStage:FS|memInstruction:memI|altsyncram:altsyncram_component|altsyncram_4ag1:auto_generated|q_a[2]" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/altsyncram_4ag1.tdf Line: 76
        Warning (14320): Synthesized away node "hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|fetchStage:FS|memInstruction:memI|altsyncram:altsyncram_component|altsyncram_4ag1:auto_generated|q_a[3]" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/altsyncram_4ag1.tdf Line: 97
        Warning (14320): Synthesized away node "hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|fetchStage:FS|memInstruction:memI|altsyncram:altsyncram_component|altsyncram_4ag1:auto_generated|q_a[4]" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/altsyncram_4ag1.tdf Line: 118
        Warning (14320): Synthesized away node "hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|fetchStage:FS|memInstruction:memI|altsyncram:altsyncram_component|altsyncram_4ag1:auto_generated|q_a[5]" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/altsyncram_4ag1.tdf Line: 139
        Warning (14320): Synthesized away node "hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|fetchStage:FS|memInstruction:memI|altsyncram:altsyncram_component|altsyncram_4ag1:auto_generated|q_a[6]" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/altsyncram_4ag1.tdf Line: 160
        Warning (14320): Synthesized away node "hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|fetchStage:FS|memInstruction:memI|altsyncram:altsyncram_component|altsyncram_4ag1:auto_generated|q_a[7]" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/altsyncram_4ag1.tdf Line: 181
        Warning (14320): Synthesized away node "hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|fetchStage:FS|memInstruction:memI|altsyncram:altsyncram_component|altsyncram_4ag1:auto_generated|q_a[8]" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/altsyncram_4ag1.tdf Line: 202
        Warning (14320): Synthesized away node "hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|fetchStage:FS|memInstruction:memI|altsyncram:altsyncram_component|altsyncram_4ag1:auto_generated|q_a[9]" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/altsyncram_4ag1.tdf Line: 223
        Warning (14320): Synthesized away node "hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|fetchStage:FS|memInstruction:memI|altsyncram:altsyncram_component|altsyncram_4ag1:auto_generated|q_a[10]" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/altsyncram_4ag1.tdf Line: 244
        Warning (14320): Synthesized away node "hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|fetchStage:FS|memInstruction:memI|altsyncram:altsyncram_component|altsyncram_4ag1:auto_generated|q_a[11]" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/altsyncram_4ag1.tdf Line: 265
        Warning (14320): Synthesized away node "hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|fetchStage:FS|memInstruction:memI|altsyncram:altsyncram_component|altsyncram_4ag1:auto_generated|q_a[12]" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/altsyncram_4ag1.tdf Line: 286
        Warning (14320): Synthesized away node "hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|fetchStage:FS|memInstruction:memI|altsyncram:altsyncram_component|altsyncram_4ag1:auto_generated|q_a[13]" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/altsyncram_4ag1.tdf Line: 307
        Warning (14320): Synthesized away node "hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|fetchStage:FS|memInstruction:memI|altsyncram:altsyncram_component|altsyncram_4ag1:auto_generated|q_a[14]" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/altsyncram_4ag1.tdf Line: 328
        Warning (14320): Synthesized away node "hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|fetchStage:FS|memInstruction:memI|altsyncram:altsyncram_component|altsyncram_4ag1:auto_generated|q_a[15]" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/altsyncram_4ag1.tdf Line: 349
        Warning (14320): Synthesized away node "hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|fetchStage:FS|memInstruction:memI|altsyncram:altsyncram_component|altsyncram_4ag1:auto_generated|q_a[16]" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/altsyncram_4ag1.tdf Line: 370
        Warning (14320): Synthesized away node "hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|fetchStage:FS|memInstruction:memI|altsyncram:altsyncram_component|altsyncram_4ag1:auto_generated|q_a[17]" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/altsyncram_4ag1.tdf Line: 391
        Warning (14320): Synthesized away node "hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|fetchStage:FS|memInstruction:memI|altsyncram:altsyncram_component|altsyncram_4ag1:auto_generated|q_a[18]" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/altsyncram_4ag1.tdf Line: 412
        Warning (14320): Synthesized away node "hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|fetchStage:FS|memInstruction:memI|altsyncram:altsyncram_component|altsyncram_4ag1:auto_generated|q_a[19]" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/altsyncram_4ag1.tdf Line: 433
        Warning (14320): Synthesized away node "hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|fetchStage:FS|memInstruction:memI|altsyncram:altsyncram_component|altsyncram_4ag1:auto_generated|q_a[20]" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/altsyncram_4ag1.tdf Line: 454
        Warning (14320): Synthesized away node "hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|fetchStage:FS|memInstruction:memI|altsyncram:altsyncram_component|altsyncram_4ag1:auto_generated|q_a[21]" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/altsyncram_4ag1.tdf Line: 475
        Warning (14320): Synthesized away node "hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|fetchStage:FS|memInstruction:memI|altsyncram:altsyncram_component|altsyncram_4ag1:auto_generated|q_a[22]" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/altsyncram_4ag1.tdf Line: 496
        Warning (14320): Synthesized away node "hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|fetchStage:FS|memInstruction:memI|altsyncram:altsyncram_component|altsyncram_4ag1:auto_generated|q_a[23]" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/altsyncram_4ag1.tdf Line: 517
        Warning (14320): Synthesized away node "hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|fetchStage:FS|memInstruction:memI|altsyncram:altsyncram_component|altsyncram_4ag1:auto_generated|q_a[24]" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/altsyncram_4ag1.tdf Line: 538
        Warning (14320): Synthesized away node "hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|fetchStage:FS|memInstruction:memI|altsyncram:altsyncram_component|altsyncram_4ag1:auto_generated|q_a[25]" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/altsyncram_4ag1.tdf Line: 559
        Warning (14320): Synthesized away node "hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|fetchStage:FS|memInstruction:memI|altsyncram:altsyncram_component|altsyncram_4ag1:auto_generated|q_a[26]" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/altsyncram_4ag1.tdf Line: 580
        Warning (14320): Synthesized away node "hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|fetchStage:FS|memInstruction:memI|altsyncram:altsyncram_component|altsyncram_4ag1:auto_generated|q_a[27]" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/altsyncram_4ag1.tdf Line: 601
        Warning (14320): Synthesized away node "hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|fetchStage:FS|memInstruction:memI|altsyncram:altsyncram_component|altsyncram_4ag1:auto_generated|q_a[28]" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/altsyncram_4ag1.tdf Line: 622
        Warning (14320): Synthesized away node "hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|fetchStage:FS|memInstruction:memI|altsyncram:altsyncram_component|altsyncram_4ag1:auto_generated|q_a[29]" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/altsyncram_4ag1.tdf Line: 643
        Warning (14320): Synthesized away node "hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|fetchStage:FS|memInstruction:memI|altsyncram:altsyncram_component|altsyncram_4ag1:auto_generated|q_a[30]" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/altsyncram_4ag1.tdf Line: 664
        Warning (14320): Synthesized away node "hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|fetchStage:FS|memInstruction:memI|altsyncram:altsyncram_component|altsyncram_4ag1:auto_generated|q_a[31]" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/altsyncram_4ag1.tdf Line: 685
        Warning (14320): Synthesized away node "hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|fetchStage:FS|memInstruction:memI|altsyncram:altsyncram_component|altsyncram_4ag1:auto_generated|q_a[32]" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/altsyncram_4ag1.tdf Line: 706
        Warning (14320): Synthesized away node "hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|fetchStage:FS|memInstruction:memI|altsyncram:altsyncram_component|altsyncram_4ag1:auto_generated|q_a[33]" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/altsyncram_4ag1.tdf Line: 727
        Warning (14320): Synthesized away node "hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|fetchStage:FS|memInstruction:memI|altsyncram:altsyncram_component|altsyncram_4ag1:auto_generated|q_a[34]" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/altsyncram_4ag1.tdf Line: 748
        Warning (14320): Synthesized away node "hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|fetchStage:FS|memInstruction:memI|altsyncram:altsyncram_component|altsyncram_4ag1:auto_generated|q_a[35]" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/altsyncram_4ag1.tdf Line: 769
        Warning (14320): Synthesized away node "hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|fetchStage:FS|memInstruction:memI|altsyncram:altsyncram_component|altsyncram_4ag1:auto_generated|q_a[36]" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/altsyncram_4ag1.tdf Line: 790
        Warning (14320): Synthesized away node "hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|fetchStage:FS|memInstruction:memI|altsyncram:altsyncram_component|altsyncram_4ag1:auto_generated|q_a[37]" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/altsyncram_4ag1.tdf Line: 811
        Warning (14320): Synthesized away node "hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|fetchStage:FS|memInstruction:memI|altsyncram:altsyncram_component|altsyncram_4ag1:auto_generated|q_a[38]" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/altsyncram_4ag1.tdf Line: 832
        Warning (14320): Synthesized away node "hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|fetchStage:FS|memInstruction:memI|altsyncram:altsyncram_component|altsyncram_4ag1:auto_generated|q_a[39]" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/altsyncram_4ag1.tdf Line: 853
        Warning (14320): Synthesized away node "hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|fetchStage:FS|memInstruction:memI|altsyncram:altsyncram_component|altsyncram_4ag1:auto_generated|q_a[40]" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/altsyncram_4ag1.tdf Line: 874
        Warning (14320): Synthesized away node "hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|fetchStage:FS|memInstruction:memI|altsyncram:altsyncram_component|altsyncram_4ag1:auto_generated|q_a[41]" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/altsyncram_4ag1.tdf Line: 895
        Warning (14320): Synthesized away node "hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|fetchStage:FS|memInstruction:memI|altsyncram:altsyncram_component|altsyncram_4ag1:auto_generated|q_a[42]" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/altsyncram_4ag1.tdf Line: 916
        Warning (14320): Synthesized away node "hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|fetchStage:FS|memInstruction:memI|altsyncram:altsyncram_component|altsyncram_4ag1:auto_generated|q_a[43]" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/altsyncram_4ag1.tdf Line: 937
        Warning (14320): Synthesized away node "hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|fetchStage:FS|memInstruction:memI|altsyncram:altsyncram_component|altsyncram_4ag1:auto_generated|q_a[44]" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/altsyncram_4ag1.tdf Line: 958
        Warning (14320): Synthesized away node "hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|fetchStage:FS|memInstruction:memI|altsyncram:altsyncram_component|altsyncram_4ag1:auto_generated|q_a[45]" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/altsyncram_4ag1.tdf Line: 979
        Warning (14320): Synthesized away node "hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|fetchStage:FS|memInstruction:memI|altsyncram:altsyncram_component|altsyncram_4ag1:auto_generated|q_a[46]" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/altsyncram_4ag1.tdf Line: 1000
        Warning (14320): Synthesized away node "hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|fetchStage:FS|memInstruction:memI|altsyncram:altsyncram_component|altsyncram_4ag1:auto_generated|q_a[47]" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/altsyncram_4ag1.tdf Line: 1021
Warning (12241): 38 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "HPS_CONV_USB_N" has no driver File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd Line: 13
    Warning (13040): bidirectional pin "HPS_ENET_INT_N" has no driver File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd Line: 31
    Warning (13040): bidirectional pin "HPS_KEY" has no driver File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd Line: 39
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "HPS_DDR3_DQ[0]~synth" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd Line: 22
    Warning (13010): Node "HPS_DDR3_DQ[1]~synth" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd Line: 22
    Warning (13010): Node "HPS_DDR3_DQ[2]~synth" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd Line: 22
    Warning (13010): Node "HPS_DDR3_DQ[3]~synth" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd Line: 22
    Warning (13010): Node "HPS_DDR3_DQ[4]~synth" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd Line: 22
    Warning (13010): Node "HPS_DDR3_DQ[5]~synth" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd Line: 22
    Warning (13010): Node "HPS_DDR3_DQ[6]~synth" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd Line: 22
    Warning (13010): Node "HPS_DDR3_DQ[7]~synth" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd Line: 22
    Warning (13010): Node "HPS_DDR3_DQ[8]~synth" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd Line: 22
    Warning (13010): Node "HPS_DDR3_DQ[9]~synth" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd Line: 22
    Warning (13010): Node "HPS_DDR3_DQ[10]~synth" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd Line: 22
    Warning (13010): Node "HPS_DDR3_DQ[11]~synth" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd Line: 22
    Warning (13010): Node "HPS_DDR3_DQ[12]~synth" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd Line: 22
    Warning (13010): Node "HPS_DDR3_DQ[13]~synth" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd Line: 22
    Warning (13010): Node "HPS_DDR3_DQ[14]~synth" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd Line: 22
    Warning (13010): Node "HPS_DDR3_DQ[15]~synth" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd Line: 22
    Warning (13010): Node "HPS_DDR3_DQ[16]~synth" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd Line: 22
    Warning (13010): Node "HPS_DDR3_DQ[17]~synth" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd Line: 22
    Warning (13010): Node "HPS_DDR3_DQ[18]~synth" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd Line: 22
    Warning (13010): Node "HPS_DDR3_DQ[19]~synth" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd Line: 22
    Warning (13010): Node "HPS_DDR3_DQ[20]~synth" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd Line: 22
    Warning (13010): Node "HPS_DDR3_DQ[21]~synth" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd Line: 22
    Warning (13010): Node "HPS_DDR3_DQ[22]~synth" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd Line: 22
    Warning (13010): Node "HPS_DDR3_DQ[23]~synth" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd Line: 22
    Warning (13010): Node "HPS_DDR3_DQ[24]~synth" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd Line: 22
    Warning (13010): Node "HPS_DDR3_DQ[25]~synth" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd Line: 22
    Warning (13010): Node "HPS_DDR3_DQ[26]~synth" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd Line: 22
    Warning (13010): Node "HPS_DDR3_DQ[27]~synth" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd Line: 22
    Warning (13010): Node "HPS_DDR3_DQ[28]~synth" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd Line: 22
    Warning (13010): Node "HPS_DDR3_DQ[29]~synth" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd Line: 22
    Warning (13010): Node "HPS_DDR3_DQ[30]~synth" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd Line: 22
    Warning (13010): Node "HPS_DDR3_DQ[31]~synth" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd Line: 22
    Warning (13010): Node "HPS_DDR3_DQS_N[0]~synth" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd Line: 23
    Warning (13010): Node "HPS_DDR3_DQS_N[1]~synth" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd Line: 23
    Warning (13010): Node "HPS_DDR3_DQS_N[2]~synth" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd Line: 23
    Warning (13010): Node "HPS_DDR3_DQS_N[3]~synth" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd Line: 23
    Warning (13010): Node "HPS_DDR3_DQS_P[0]~synth" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd Line: 24
    Warning (13010): Node "HPS_DDR3_DQS_P[1]~synth" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd Line: 24
    Warning (13010): Node "HPS_DDR3_DQS_P[2]~synth" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd Line: 24
    Warning (13010): Node "HPS_DDR3_DQS_P[3]~synth" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd Line: 24
    Warning (13010): Node "HPS_ENET_MDIO~synth" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd Line: 33
    Warning (13010): Node "HPS_SD_CMD~synth" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd Line: 41
    Warning (13010): Node "HPS_SD_DATA[0]~synth" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd Line: 42
    Warning (13010): Node "HPS_SD_DATA[1]~synth" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd Line: 42
    Warning (13010): Node "HPS_SD_DATA[2]~synth" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd Line: 42
    Warning (13010): Node "HPS_SD_DATA[3]~synth" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd Line: 42
    Warning (13010): Node "HPS_USB_DATA[0]~synth" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd Line: 46
    Warning (13010): Node "HPS_USB_DATA[1]~synth" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd Line: 46
    Warning (13010): Node "HPS_USB_DATA[2]~synth" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd Line: 46
    Warning (13010): Node "HPS_USB_DATA[3]~synth" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd Line: 46
    Warning (13010): Node "HPS_USB_DATA[4]~synth" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd Line: 46
    Warning (13010): Node "HPS_USB_DATA[5]~synth" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd Line: 46
    Warning (13010): Node "HPS_USB_DATA[6]~synth" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd Line: 46
    Warning (13010): Node "HPS_USB_DATA[7]~synth" File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd Line: 46
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd Line: 11
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd Line: 11
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd Line: 11
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd Line: 11
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd Line: 11
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd Line: 11
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd Line: 11
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd Line: 11
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 1649 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "hps_fpga_hps_0_hps_io_border:border"
Warning (20013): Ignored 592 assignments for entity "ghrd_top" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[0] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[10] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[11] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[12] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[13] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[14] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[1] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[2] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[3] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[4] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[5] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[6] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[7] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[8] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[9] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_BA[0] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_BA[1] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_BA[2] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CAS_N -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CKE -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CK_N -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CK_P -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CS_N -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DM[0] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DM[1] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DM[2] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DM[3] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_N[0] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_N[1] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_N[2] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_N[3] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_P[0] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_P[1] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_P[2] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_P[3] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[0] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[10] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[11] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[12] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[13] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[14] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[15] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[16] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[17] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[18] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[19] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[1] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[20] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[21] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[22] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[23] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[24] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[25] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[26] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[27] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[28] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[29] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[2] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[30] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[31] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[3] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[4] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[5] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[6] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[7] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[8] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[9] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ODT -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_RAS_N -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_RESET_N -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_WE_N -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_CS_N -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_DIN -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_DOUT -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_SCLK -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_ADCDAT -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_ADCLRCK -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_BCLK -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_DACDAT -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_DACLRCK -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_XCK -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK2_50 -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK3_50 -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK4_50 -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK_50 -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[0] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[10] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[11] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[12] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[1] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[2] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[3] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[4] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[5] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[6] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[7] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[8] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[9] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[0] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[1] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CAS_N -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CKE -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CLK -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CS_N -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[0] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[10] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[11] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[12] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[13] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[14] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[15] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[1] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[2] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[3] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[4] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[5] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[6] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[7] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[8] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[9] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_LDQM -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_RAS_N -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_UDQM -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_WE_N -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FAN_CTRL -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FPGA_I2C_SCLK -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FPGA_I2C_SDAT -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[0] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[10] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[11] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[12] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[13] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[14] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[15] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[16] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[17] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[18] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[19] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[1] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[20] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[21] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[22] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[23] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[24] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[25] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[26] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[27] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[28] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[29] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[2] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[30] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[31] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[32] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[33] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[34] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[35] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[3] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[4] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[5] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[6] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[7] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[8] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[9] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[0] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[10] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[11] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[12] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[13] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[14] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[15] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[16] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[17] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[18] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[19] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[1] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[20] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[21] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[22] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[23] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[24] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[25] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[26] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[27] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[28] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[29] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[2] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[30] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[31] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[32] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[33] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[34] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[35] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[3] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[4] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[5] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[6] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[7] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[8] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[9] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[0] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[1] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[2] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[3] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[4] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[5] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[6] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[0] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[1] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[2] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[3] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[4] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[5] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[6] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[0] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[1] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[2] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[3] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[4] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[5] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[6] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[0] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[1] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[2] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[3] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[4] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[5] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[6] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[0] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[1] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[2] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[3] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[4] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[5] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[6] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[0] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[1] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[2] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[3] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[4] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[5] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[6] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_CONV_USB_N -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[0] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[10] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[11] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[12] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[13] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[14] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[1] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[2] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[3] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[4] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[5] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[6] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[7] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[8] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[9] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[0] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[1] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[2] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CAS_N -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CKE -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_CK_N -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_CK_P -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CS_N -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[0] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[1] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[2] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[3] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[0] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[1] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[2] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[3] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[0] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[1] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[2] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[3] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[0] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[10] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[11] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[12] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[13] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[14] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[15] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[16] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[17] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[18] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[19] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[1] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[20] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[21] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[22] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[23] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[24] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[25] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[26] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[27] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[28] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[29] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[2] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[30] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[31] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[3] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[4] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[5] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[6] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[7] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[8] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[9] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ODT -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RAS_N -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RESET_N -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RZQ -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_WE_N -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_GTX_CLK -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_INT_N -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_MDC -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_MDIO -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_CLK -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[0] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[1] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[2] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[3] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DV -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[0] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[1] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[2] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[3] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_EN -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[0] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[1] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[2] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[3] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DCLK -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_NCSO -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_GSENSOR_INT -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C1_SCLK -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C1_SDAT -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C2_SCLK -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C2_SDAT -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C_CONTROL -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_KEY -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_LED -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_LTC_GPIO -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_CLK -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_CMD -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[0] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[1] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[2] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[3] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_CLK -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_MISO -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_MOSI -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_SS -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_UART_RX -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_UART_TX -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_CLKOUT -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[0] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[1] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[2] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[3] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[4] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[5] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[6] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[7] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DIR -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_NXT -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_STP -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to IRDA_RXD -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to IRDA_TXD -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[0] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[1] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[2] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[3] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[0] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[1] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[2] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[3] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[4] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[5] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[6] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[7] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[8] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[9] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_CLK -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_CLK2 -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_DAT -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_DAT2 -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[0] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[1] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[2] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[3] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[4] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[5] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[6] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[7] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[8] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[9] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_CLK27 -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[0] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[1] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[2] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[3] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[4] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[5] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[6] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[7] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_HS -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_RESET_N -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_VS -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_BLANK_N -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[0] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[1] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[2] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[3] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[4] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[5] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[6] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[7] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_CLK -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[0] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[1] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[2] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[3] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[4] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[5] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[6] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[7] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_HS -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[0] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[1] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[2] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[3] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[4] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[5] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[6] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[7] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_SYNC_N -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_VS -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PLL_COMPENSATION_MODE DIRECT -to u0|hps_0|hps_io|border|hps_sdram_inst|pll0|fbout -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].read_capture_clk_buffer -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].read_capture_clk_buffer -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].read_capture_clk_buffer -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].read_capture_clk_buffer -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[0] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[1] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[2] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[3] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[0] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[1] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[2] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[3] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ureset|phy_reset_mem_stable_n -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ureset|phy_reset_n -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[0] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[10] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[11] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[12] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[13] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[14] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[1] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[2] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[3] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[4] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[5] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[6] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[7] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[8] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[9] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_BA[0] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_BA[1] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_BA[2] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_CAS_N -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_CKE -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_CS_N -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ODT -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_RAS_N -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_RESET_N -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_WE_N -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[0] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[1] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[2] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[3] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[0] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[1] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[2] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[3] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[0] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[10] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[11] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[12] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[13] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[14] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[15] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[16] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[17] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[18] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[19] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[1] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[20] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[21] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[22] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[23] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[24] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[25] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[26] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[27] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[28] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[29] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[2] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[30] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[31] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[3] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[4] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[5] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[6] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[7] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[8] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[9] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITHOUT CALIBRATION" -to HPS_DDR3_CK_N -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITHOUT CALIBRATION" -to HPS_DDR3_CK_P -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DM[0] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DM[1] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DM[2] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DM[3] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[0] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[1] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[2] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[3] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[0] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[1] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[2] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[3] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[0] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[10] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[11] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[12] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[13] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[14] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[15] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[16] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[17] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[18] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[19] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[1] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[20] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[21] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[22] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[23] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[24] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[25] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[26] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[27] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[28] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[29] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[2] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[30] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[31] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[3] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[4] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[5] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[6] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[7] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[8] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[9] -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name D5_DELAY 2 -to HPS_DDR3_CK_N -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name D5_DELAY 2 -to HPS_DDR3_CK_P -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name ENABLE_BENEFICIAL_SKEW_OPTIMIZATION_FOR_NON_GLOBAL_CLOCKS ON -to u0|hps_0|hps_io|border|hps_sdram_inst -entity ghrd_top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity ghrd_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity ghrd_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity ghrd_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity ghrd_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity ghrd_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity ghrd_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity ghrd_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity ghrd_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity ghrd_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity ghrd_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity ghrd_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity ghrd_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity ghrd_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity ghrd_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity ghrd_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity ghrd_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity ghrd_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity ghrd_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity ghrd_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity ghrd_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity ghrd_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity ghrd_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity ghrd_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity ghrd_top -section_id Top was ignored
Info (144001): Generated suppressed messages file /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/output_files/HPSFPGA.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 10 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1689 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 12 input pins
    Info (21059): Implemented 49 output pins
    Info (21060): Implemented 57 bidirectional pins
    Info (21061): Implemented 670 logic cells
    Info (21064): Implemented 256 RAM segments
    Info (21066): Implemented 1 delay-locked loops
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 909 warnings
    Info: Peak virtual memory: 1317 megabytes
    Info: Processing ended: Wed Apr 18 22:22:47 2018
    Info: Elapsed time: 00:02:58
    Info: Total CPU time (on all processors): 00:05:01


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/output_files/HPSFPGA.map.smsg.


