

================================================================
== Vitis HLS Report for 'ISPpipeline_Block_entry1_proc'
================================================================
* Date:           Wed Sep  4 19:39:01 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        isppipeline.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  3.239 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       14|       14|  46.200 ns|  46.200 ns|   14|   14|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.23>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%pawb_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %pawb" [../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:614]   --->   Operation 16 'read' 'pawb_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln364 = zext i16 %pawb_read" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:364]   --->   Operation 17 'zext' 'zext_ln364' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [7/7] (3.23ns)   --->   "%conv = uitofp i32 %zext_ln364" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:364]   --->   Operation 18 'uitofp' 'conv' <Predicate = true> <Delay = 3.23> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 3.23> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.23>
ST_2 : Operation 19 [6/7] (3.23ns)   --->   "%conv = uitofp i32 %zext_ln364" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:364]   --->   Operation 19 'uitofp' 'conv' <Predicate = true> <Delay = 3.23> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 3.23> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.23>
ST_3 : Operation 20 [5/7] (3.23ns)   --->   "%conv = uitofp i32 %zext_ln364" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:364]   --->   Operation 20 'uitofp' 'conv' <Predicate = true> <Delay = 3.23> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 3.23> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.23>
ST_4 : Operation 21 [4/7] (3.23ns)   --->   "%conv = uitofp i32 %zext_ln364" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:364]   --->   Operation 21 'uitofp' 'conv' <Predicate = true> <Delay = 3.23> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 3.23> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.23>
ST_5 : Operation 22 [3/7] (3.23ns)   --->   "%conv = uitofp i32 %zext_ln364" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:364]   --->   Operation 22 'uitofp' 'conv' <Predicate = true> <Delay = 3.23> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 3.23> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.23>
ST_6 : Operation 23 [2/7] (3.23ns)   --->   "%conv = uitofp i32 %zext_ln364" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:364]   --->   Operation 23 'uitofp' 'conv' <Predicate = true> <Delay = 3.23> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 3.23> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.23>
ST_7 : Operation 24 [1/7] (3.23ns)   --->   "%conv = uitofp i32 %zext_ln364" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:364]   --->   Operation 24 'uitofp' 'conv' <Predicate = true> <Delay = 3.23> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 3.23> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.72>
ST_8 : Operation 25 [8/8] (1.72ns)   --->   "%thresh = fmul i32 %conv, i32 0.00390625" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:364]   --->   Operation 25 'fmul' 'thresh' <Predicate = true> <Delay = 1.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.72>
ST_9 : Operation 26 [7/8] (1.72ns)   --->   "%thresh = fmul i32 %conv, i32 0.00390625" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:364]   --->   Operation 26 'fmul' 'thresh' <Predicate = true> <Delay = 1.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.72>
ST_10 : Operation 27 [6/8] (1.72ns)   --->   "%thresh = fmul i32 %conv, i32 0.00390625" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:364]   --->   Operation 27 'fmul' 'thresh' <Predicate = true> <Delay = 1.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.72>
ST_11 : Operation 28 [5/8] (1.72ns)   --->   "%thresh = fmul i32 %conv, i32 0.00390625" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:364]   --->   Operation 28 'fmul' 'thresh' <Predicate = true> <Delay = 1.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.72>
ST_12 : Operation 29 [4/8] (1.72ns)   --->   "%thresh = fmul i32 %conv, i32 0.00390625" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:364]   --->   Operation 29 'fmul' 'thresh' <Predicate = true> <Delay = 1.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.72>
ST_13 : Operation 30 [3/8] (1.72ns)   --->   "%thresh = fmul i32 %conv, i32 0.00390625" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:364]   --->   Operation 30 'fmul' 'thresh' <Predicate = true> <Delay = 1.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.72>
ST_14 : Operation 31 [2/8] (1.72ns)   --->   "%thresh = fmul i32 %conv, i32 0.00390625" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:364]   --->   Operation 31 'fmul' 'thresh' <Predicate = true> <Delay = 1.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.72>
ST_15 : Operation 32 [1/1] (0.00ns)   --->   "%width_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %width" [../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:614]   --->   Operation 32 'read' 'width_read' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 33 [1/1] (0.00ns)   --->   "%height_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %height" [../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:614]   --->   Operation 33 'read' 'height_read' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 34 [1/8] (1.72ns)   --->   "%thresh = fmul i32 %conv, i32 0.00390625" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:364]   --->   Operation 34 'fmul' 'thresh' <Predicate = true> <Delay = 1.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 35 [1/1] (0.00ns)   --->   "%mrv_s = insertvalue i208 <undef>, i11 %height_read" [../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:614]   --->   Operation 35 'insertvalue' 'mrv_s' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 36 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i208 %mrv_s, i11 %width_read" [../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:614]   --->   Operation 36 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 37 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i208 %mrv_1, i11 %height_read" [../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:614]   --->   Operation 37 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 38 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i208 %mrv_2, i11 %width_read" [../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:614]   --->   Operation 38 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 39 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i208 %mrv_3, i11 %height_read" [../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:614]   --->   Operation 39 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 40 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i208 %mrv_4, i11 %width_read" [../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:614]   --->   Operation 40 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 41 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i208 %mrv_5, i11 %height_read" [../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:614]   --->   Operation 41 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 42 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i208 %mrv_6, i11 %width_read" [../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:614]   --->   Operation 42 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 43 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue i208 %mrv_7, i11 %height_read" [../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:614]   --->   Operation 43 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 44 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue i208 %mrv_8, i11 %width_read" [../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:614]   --->   Operation 44 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 45 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue i208 %mrv_9, i32 %thresh" [../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:614]   --->   Operation 45 'insertvalue' 'mrv_10' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 46 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue i208 %mrv_10, i11 %height_read" [../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:614]   --->   Operation 46 'insertvalue' 'mrv_11' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 47 [1/1] (0.00ns)   --->   "%mrv_12 = insertvalue i208 %mrv_11, i11 %width_read" [../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:614]   --->   Operation 47 'insertvalue' 'mrv_12' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 48 [1/1] (0.00ns)   --->   "%mrv_13 = insertvalue i208 %mrv_12, i11 %height_read" [../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:614]   --->   Operation 48 'insertvalue' 'mrv_13' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 49 [1/1] (0.00ns)   --->   "%mrv_14 = insertvalue i208 %mrv_13, i11 %width_read" [../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:614]   --->   Operation 49 'insertvalue' 'mrv_14' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 50 [1/1] (0.00ns)   --->   "%mrv_15 = insertvalue i208 %mrv_14, i11 %height_read" [../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:614]   --->   Operation 50 'insertvalue' 'mrv_15' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 51 [1/1] (0.00ns)   --->   "%mrv_16 = insertvalue i208 %mrv_15, i11 %width_read" [../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:614]   --->   Operation 51 'insertvalue' 'mrv_16' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 52 [1/1] (0.00ns)   --->   "%ret_ln614 = ret i208 %mrv_16" [../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:614]   --->   Operation 52 'ret' 'ret_ln614' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.3ns, clock uncertainty: 0.891ns.

 <State 1>: 3.24ns
The critical path consists of the following:
	wire read operation ('pawb_read', ../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:614) on port 'pawb' (../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:614) [4]  (0 ns)
	'uitofp' operation ('conv', ../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:364) [8]  (3.24 ns)

 <State 2>: 3.24ns
The critical path consists of the following:
	'uitofp' operation ('conv', ../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:364) [8]  (3.24 ns)

 <State 3>: 3.24ns
The critical path consists of the following:
	'uitofp' operation ('conv', ../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:364) [8]  (3.24 ns)

 <State 4>: 3.24ns
The critical path consists of the following:
	'uitofp' operation ('conv', ../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:364) [8]  (3.24 ns)

 <State 5>: 3.24ns
The critical path consists of the following:
	'uitofp' operation ('conv', ../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:364) [8]  (3.24 ns)

 <State 6>: 3.24ns
The critical path consists of the following:
	'uitofp' operation ('conv', ../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:364) [8]  (3.24 ns)

 <State 7>: 3.24ns
The critical path consists of the following:
	'uitofp' operation ('conv', ../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:364) [8]  (3.24 ns)

 <State 8>: 1.72ns
The critical path consists of the following:
	'fmul' operation ('thresh', ../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:364) [9]  (1.72 ns)

 <State 9>: 1.72ns
The critical path consists of the following:
	'fmul' operation ('thresh', ../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:364) [9]  (1.72 ns)

 <State 10>: 1.72ns
The critical path consists of the following:
	'fmul' operation ('thresh', ../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:364) [9]  (1.72 ns)

 <State 11>: 1.72ns
The critical path consists of the following:
	'fmul' operation ('thresh', ../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:364) [9]  (1.72 ns)

 <State 12>: 1.72ns
The critical path consists of the following:
	'fmul' operation ('thresh', ../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:364) [9]  (1.72 ns)

 <State 13>: 1.72ns
The critical path consists of the following:
	'fmul' operation ('thresh', ../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:364) [9]  (1.72 ns)

 <State 14>: 1.72ns
The critical path consists of the following:
	'fmul' operation ('thresh', ../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:364) [9]  (1.72 ns)

 <State 15>: 1.72ns
The critical path consists of the following:
	'fmul' operation ('thresh', ../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:364) [9]  (1.72 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
