/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [9:0] _01_;
  wire [3:0] _02_;
  reg [11:0] _03_;
  wire [2:0] _04_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [2:0] celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [5:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire [2:0] celloutsig_0_39z;
  wire celloutsig_0_40z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [8:0] celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_13z;
  wire [24:0] celloutsig_1_14z;
  wire [3:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire [22:0] celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [1:0] _05_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _05_ <= 2'h0;
    else _05_ <= { celloutsig_0_9z, celloutsig_0_16z };
  assign _04_[1:0] = _05_;
  reg [7:0] _06_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _06_ <= 8'h00;
    else _06_ <= { _04_[1:0], celloutsig_0_26z, celloutsig_0_14z, celloutsig_0_16z, celloutsig_0_9z };
  assign { _01_[8:7], _01_[5:0] } = _06_;
  assign celloutsig_1_4z = celloutsig_1_0z ? _00_ : celloutsig_1_3z;
  assign celloutsig_1_10z = !(celloutsig_1_3z ? celloutsig_1_9z : celloutsig_1_3z);
  assign celloutsig_0_6z = !(celloutsig_0_1z ? 1'h0 : celloutsig_0_4z);
  assign celloutsig_0_10z = !(celloutsig_0_0z ? 1'h1 : 1'h1);
  assign celloutsig_0_32z = ~((celloutsig_0_6z | celloutsig_0_21z) & (celloutsig_0_21z | celloutsig_0_0z));
  assign celloutsig_0_1z = ~((celloutsig_0_0z | in_data[72]) & (in_data[94] | in_data[32]));
  assign celloutsig_0_20z = ~((celloutsig_0_12z | celloutsig_0_10z) & (1'h1 | celloutsig_0_16z));
  assign celloutsig_1_0z = in_data[152] ^ in_data[100];
  assign celloutsig_0_17z = celloutsig_0_0z ^ celloutsig_0_14z[0];
  assign celloutsig_1_3z = ~(celloutsig_1_1z ^ celloutsig_1_0z);
  reg [3:0] _17_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _17_ <= 4'h0;
    else _17_ <= { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z };
  assign { _02_[3:2], _00_, _02_[0] } = _17_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _03_ <= 12'h000;
    else _03_ <= { celloutsig_0_7z[8:6], celloutsig_0_7z };
  assign celloutsig_0_39z = { celloutsig_0_35z, celloutsig_0_32z, celloutsig_0_10z } & { celloutsig_0_19z[1:0], celloutsig_0_0z };
  assign celloutsig_1_5z = in_data[142:138] & { in_data[110:109], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_6z = { in_data[109:97], celloutsig_1_4z, celloutsig_1_5z, _02_[3:2], _00_, _02_[0] } & { in_data[139:124], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_5z };
  assign celloutsig_1_14z = { celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_0z } & { celloutsig_1_5z[4:3], celloutsig_1_6z };
  assign celloutsig_0_5z = { in_data[47:44], celloutsig_0_4z, 1'h0 } === { in_data[64:61], celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_0_12z = { in_data[43:21], celloutsig_0_6z, 1'h1 } === { celloutsig_0_7z[7:2], celloutsig_0_6z, celloutsig_0_0z, 1'h1, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_11z, 1'h0, celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_6z };
  assign celloutsig_0_9z = { in_data[39:37], celloutsig_0_4z } >= { in_data[61], celloutsig_0_5z, 1'h1, celloutsig_0_0z };
  assign celloutsig_0_4z = { celloutsig_0_0z, 3'h0 } > { 1'h1, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_19z = celloutsig_1_14z[13:7] > in_data[139:133];
  assign celloutsig_0_11z = { celloutsig_0_7z[8:4], celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_4z, 1'h1, celloutsig_0_5z } > { in_data[89:81], celloutsig_0_4z };
  assign celloutsig_0_18z = { _03_[7:4], celloutsig_0_10z, celloutsig_0_16z, celloutsig_0_16z, celloutsig_0_7z, celloutsig_0_17z } > { in_data[69:56], celloutsig_0_14z };
  assign celloutsig_0_33z = { _01_[8], _03_, celloutsig_0_21z, celloutsig_0_26z } <= { 1'h0, _01_[8:7], 1'h0, celloutsig_0_7z, celloutsig_0_16z, 1'h1 };
  assign celloutsig_1_8z = { in_data[112:104], _02_[3:2], _00_, _02_[0], _02_[3:2], _00_, _02_[0] } && { celloutsig_1_6z[15:0], celloutsig_1_1z };
  assign celloutsig_1_9z = { celloutsig_1_6z[11:9], _02_[3:2], _00_, _02_[0], celloutsig_1_8z } && { celloutsig_1_5z, celloutsig_1_7z };
  assign celloutsig_0_26z = { celloutsig_0_17z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_11z } && { celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_20z };
  assign celloutsig_0_21z = ! in_data[83:71];
  assign celloutsig_1_13z = celloutsig_1_6z[19:2] || celloutsig_1_6z[18:1];
  assign celloutsig_0_13z = { celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_0z } || { celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_1z };
  assign celloutsig_0_23z = { celloutsig_0_19z[3:1], celloutsig_0_18z } || { _04_[1:0], celloutsig_0_6z, celloutsig_0_1z };
  assign celloutsig_0_40z = celloutsig_0_1z & ~(celloutsig_0_28z);
  assign celloutsig_0_16z = celloutsig_0_7z[0] & ~(1'h1);
  assign celloutsig_0_0z = in_data[38:30] !== in_data[13:5];
  assign celloutsig_1_18z = ~ { celloutsig_1_6z[12:10], celloutsig_1_13z };
  assign celloutsig_1_1z = | { in_data[116:98], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_28z = | _03_[11:5];
  assign celloutsig_1_7z = { _02_[2], _00_, _02_[0] } << { celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_0_7z = { in_data[25:22], celloutsig_0_5z, 1'h0, celloutsig_0_1z, celloutsig_0_0z, 1'h1 } << { celloutsig_0_0z, 2'h3, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_5z, 1'h0, celloutsig_0_4z, celloutsig_0_6z };
  assign celloutsig_0_14z = { celloutsig_0_13z, celloutsig_0_4z, celloutsig_0_10z } << { celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_12z };
  assign celloutsig_0_19z = { _03_[8:4], celloutsig_0_11z } - { celloutsig_0_17z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_11z };
  assign celloutsig_0_35z = ~((celloutsig_0_33z & celloutsig_0_23z) | (celloutsig_0_5z & celloutsig_0_33z));
  assign { _01_[9], _01_[6] } = 2'h0;
  assign _02_[1] = _00_;
  assign _04_[2] = 1'h0;
  assign { out_data[131:128], out_data[96], out_data[34:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_39z, celloutsig_0_40z };
endmodule
