-- Catapult System Level Synthesis: Report                                              
-- -------------------------------- ---------------------------------------------------
-- Version:                         2011a.41 Production Release                         
-- Build Date:                      Thu Apr  7 20:28:55 PDT 2011                        
                                                                                        
-- Generated by:                    TA@TA-PC                                            
-- Generated date:                  Fri Mar 29 21:19:39 +0330 2024                      

Solution Settings: matrix_mult.v9
  Current state: extract
  Project: Catapult
  
  Design Input Files Specified
    $PROJECT_HOME/MATRIX_MULT.cpp
      $PROJECT_HOME/matrix_mult.h
        $MGC_HOME/shared/include/ac_int.h
    $PROJECT_HOME/MATRIX_MULT.h
      $MGC_HOME/shared/include/ac_int.h
  
  Processes/Blocks in Design
    Process           Real Operation(s) count Latency Throughput Reset Length II Comments 
    ----------------- ----------------------- ------- ---------- ------------ -- --------
    /matrix_mult/core                      48    1560       1563            0  0          
    Design Total:                          48    1560       1563            0  0          
    
  Bill Of Materials (Datapath)
    Component Name                               Area Score Delay Post Alloc Post Assign 
    -------------------------------------------- ---------- ----- ---------- -----------
    [Lib: mgc_ioport]                                                                    
    mgc_out_stdreg(3,36)                              0.000 0.000          1           1 
    mgc_out_stdreg(4,1)                               0.000 0.000          1           1 
    mgc_out_stdreg(5,8)                               0.000 0.000          1           1 
    [Lib: mgc_sample-065nm-dw_beh_dc]                                                    
    mgc_add(3,0,1,0,3,4)                             20.175 0.035          0           1 
    mgc_add(3,0,3,0,3,4)                             24.140 0.029          1           0 
    mgc_add(32,0,32,0,32,4)                         266.788 1.792          1           1 
    mgc_add(4,0,1,0,4,4)                             26.560 0.098          0           3 
    mgc_add(4,0,2,1,4,4)                             35.791 0.092          3           0 
    mgc_add(4,0,3,0,4,4)                             30.525 0.093          1           1 
    mgc_add(4,0,4,0,5,4)                             32.507 0.096          2           2 
    mgc_add(5,0,2,0,5,4)                             34.927 0.152          1           1 
    mgc_add(5,0,4,0,5,4)                             38.892 0.156          1           3 
    mgc_add(5,0,5,0,5,4)                             40.874 0.161          1           1 
    mgc_add(6,0,5,1,6,4)                             52.432 0.219          0           2 
    mgc_add(8,0,5,0,8,4)                             60.028 0.331          2           0 
    mgc_add(8,0,8,0,8,4)                             65.976 0.350          2           0 
    mgc_and(1,2,4)                                    2.400 0.030          0           8 
    mgc_and(1,3,4)                                    2.800 0.049          0           2 
    mgc_and(2,2,4)                                    4.800 0.030          0           2 
    mgc_and(3,2,4)                                    7.200 0.030          0           1 
    mgc_and(32,2,4)                                  76.800 0.030          2           2 
    mgc_and(4,2,4)                                    9.600 0.030          3           1 
    mgc_and(4,3,4)                                   11.200 0.049          0           2 
    mgc_and(5,2,4)                                   12.000 0.030          0           1 
    mgc_and(6,2,4)                                   14.400 0.030          0           1 
    mgc_mul(16,0,16,0,32,4)                        2138.696 2.082          1           1 
    mgc_mux(1,1,2,3)                                  3.997 0.081          2           1 
    mgc_mux(3,1,2,3)                                 11.991 0.081          0           1 
    mgc_mux(32,1,2,3)                               127.903 0.081          2           1 
    mgc_mux(36,1,2,3)                               143.891 0.081          0           1 
    mgc_mux(4,1,2,3)                                 15.988 0.081          5           3 
    mgc_mux(8,1,2,3)                                 31.976 0.081          0           1 
    mgc_nand(1,2,1)                                   4.000 0.007          0           3 
    mgc_nand(1,3,4)                                   3.400 0.030          0           1 
    mgc_nor(1,2,1)                                    4.800 0.019          0           9 
    mgc_nor(32,2,1)                                 153.600 0.019          0           2 
    mgc_not(1,1)                                      2.800 0.010          0          19 
    mgc_not(4,1)                                     11.200 0.010          0           3 
    mgc_or(1,2,4)                                     2.400 0.028          0           3 
    mgc_or(32,2,4)                                   76.800 0.028          0           1 
    mgc_reg_pos(1,0,0,1,1,0,0,4)                     21.183 0.232          0           7 
    mgc_reg_pos(2,0,0,1,1,0,0,4)                     42.366 0.232          0           1 
    mgc_reg_pos(3,0,0,1,1,0,0,4)                     63.550 0.232          0           1 
    mgc_reg_pos(32,0,0,1,1,0,0,4)                   677.862 0.232          0           1 
    mgc_reg_pos(36,0,0,1,1,0,0,4)                   762.595 0.232          0           1 
    mgc_reg_pos(4,0,0,1,1,0,0,4)                     84.733 0.232          0           3 
    mgc_reg_pos(6,0,0,1,1,0,0,4)                    127.099 0.232          0           1 
    mgc_reg_pos(8,0,0,1,1,0,0,4)                    169.466 0.232          0           1 
    [Lib: ram_sample-065nm-register-file_beh_dc]                                         
    REGISTER_FILE(1,120,16,7,0,1,0,0,0,1,1            0.000 0.010          1           0 
    REGISTER_FILE(1,120,16,7,0,1,0,0,0,2,1            0.000 0.010          1           0 
    REGISTER_FILE(1,120,16,7,0,1,0,0,0,3,1            0.000 0.010          1           0 
    REGISTER_FILE(1,120,16,7,0,1,0,0,0,4,1            0.000 0.010          1           0 
    REGISTER_FILE(1,120,16,7,0,1,0,0,1,1,1            0.000 0.010          1           0 
    REGISTER_FILE(1,120,16,7,0,1,0,0,1,2,1            0.000 0.010          1           0 
    REGISTER_FILE(1,120,16,7,0,1,0,0,1,3,1            0.000 0.010          1           0 
    REGISTER_FILE(1,120,16,7,0,1,0,0,1,4,1            0.000 0.010          1           0 
    REGISTER_FILE(1,120,16,7,0,1,0,1,0,1,1            0.000 0.010          1           0 
    REGISTER_FILE(1,120,16,7,0,1,0,1,0,2,1            0.000 0.010          1           0 
    REGISTER_FILE(1,120,16,7,0,1,0,1,0,3,1            0.000 0.010          1           0 
    REGISTER_FILE(1,120,16,7,0,1,0,1,0,4,1            0.000 0.010          1           0 
    REGISTER_FILE(1,120,16,7,0,1,0,1,1,1,1            0.000 0.010          1           0 
    REGISTER_FILE(1,120,16,7,0,1,0,1,1,2,1            0.000 0.010          1           0 
    REGISTER_FILE(1,120,16,7,0,1,0,1,1,3,1            0.000 0.010          1           0 
    REGISTER_FILE(1,120,16,7,0,1,0,1,1,4,1            0.000 0.010          1           0 
    REGISTER_FILE(2,156,16,8,0,1,0,0,0,1,1            0.000 0.010          1           0 
    REGISTER_FILE(2,156,16,8,0,1,0,0,0,2,1            0.000 0.010          1           0 
    REGISTER_FILE(2,156,16,8,0,1,0,0,0,3,1            0.000 0.010          1           0 
    REGISTER_FILE(2,156,16,8,0,1,0,0,0,4,1            0.000 0.010          1           0 
    REGISTER_FILE(2,156,16,8,0,1,0,0,1,1,1            0.000 0.010          1           0 
    REGISTER_FILE(2,156,16,8,0,1,0,0,1,2,1            0.000 0.010          1           0 
    REGISTER_FILE(2,156,16,8,0,1,0,0,1,3,1            0.000 0.010          1           0 
    REGISTER_FILE(2,156,16,8,0,1,0,0,1,4,1            0.000 0.010          1           0 
    REGISTER_FILE(2,156,16,8,0,1,0,1,0,1,1            0.000 0.010          1           0 
    REGISTER_FILE(2,156,16,8,0,1,0,1,0,2,1            0.000 0.010          1           0 
    REGISTER_FILE(2,156,16,8,0,1,0,1,0,3,1            0.000 0.010          1           0 
    REGISTER_FILE(2,156,16,8,0,1,0,1,0,4,1            0.000 0.010          1           0 
    REGISTER_FILE(2,156,16,8,0,1,0,1,1,1,1            0.000 0.010          1           0 
    REGISTER_FILE(2,156,16,8,0,1,0,1,1,2,1            0.000 0.010          1           0 
    REGISTER_FILE(2,156,16,8,0,1,0,1,1,3,1            0.000 0.010          1           0 
    REGISTER_FILE(2,156,16,8,0,1,0,1,1,4,1            0.000 0.010          1           0 
                                                                                         
    TOTAL AREA (After Assignment):                 6301.560                              
    
  Area Scores
                      Post-Scheduling   Post-DP & FSM Post-Assignment 
    ----------------- --------------- --------------- ---------------
    Total Area Score:   5664.9          6560.8          6324.6        
    Total Reg:          2139.5  (38%)   2349.2  (36%)   2264.4  (36%) 
                                                                      
    DataPath:           5664.9 (100%)   6537.8 (100%)   6301.6 (100%) 
      MUX:               343.7   (6%)    444.6   (7%)    367.7   (6%) 
      FUNC:             2999.2  (53%)   2929.9  (45%)   2898.2  (46%) 
      LOGIC:             182.4   (3%)    833.2  (13%)    790.2  (13%) 
      BUFFER:              0.0             0.0             0.0        
      MEM:                 0.0             0.0             0.0        
      ROM:                 0.0             0.0             0.0        
      REG:              2139.5  (38%)   2330.2  (36%)   2245.4  (36%) 
                                                                      
    
    FSM:                   0.0            23.0   (0%)     23.0   (0%) 
      FSM-REG:             0.0            19.0  (83%)     19.0  (83%) 
      FSM-COMB:            0.0             4.0  (17%)      4.0  (17%) 
                                                                      
    
  Register-to-Variable Mappings
    Register                     Size(bits) Gated Register CG Opt Done Variables                                             
    ---------------------------- ---------- -------------- ----------- -----------------------------------------------------
    output:rsc:mgc_out_stdreg.d          36                            output:rsc:mgc_out_stdreg.d                           
    loop2:partial_out.sva                32                            loop2:partial_out.sva                                 
    addr:rsc:mgc_out_stdreg.d             8                            addr:rsc:mgc_out_stdreg.d                             
    loop2:acc#3.itm#1.sg1                 6                            loop2:acc#3.itm#1.sg1                                 
    loop1:i#1.sva                         4                            loop1:i#1.sva                                         
    loop2:j#1.sva                         4                            loop2:j#1.sva                                         
    loop3:k#1.sva                         4                            loop3:k#1.sva                                         
    loop1:i:slc(loop1:i)#1.itm            3                            loop1:i:slc(loop1:i)#1.itm                            
    loop2:acc#3.itm#3                     2                            loop2:acc#3.itm#3                                     
    exit:loop2#1.sva#1                    1                            exit:loop2#1.sva#1                                    
    exit:loop2.sva                        1                            exit:loop2.sva                                        
    exit:loop2.sva#4                      1                            exit:loop2.sva#4                                      
    loop1.stage_0                         1                            loop1.stage_0                                         
    loop1.stage_0#2                       1                            loop1.stage_0#2                                       
    loop1:asn#1.itm#1                     1                            loop1:asn#1.itm#1                                     
    reg(exit:loop3.sva.st#1).cse          1                            reg(exit:loop3.sva.st#1).cse                          
                                                                                                                             
    Total:                              106              0           0 (Total Gating Ratio: 0.00, CG Opt Gating Ratio: 0.00) 
    
  Timing Report
    Critical Path
      Max Delay:  5.082221
      Slack:      94.917779
      
      Path                                                        Startpoint                                           Endpoint                                            Delay  Slack   
      ----------------------------------------------------------- ---------------------------------------------------- --------------------------------------------------- ------ -------
      1                                                           matrix_mult/input_matrix1:rsc:REGISTER_FILE.data_out matrix_mult:core/reg(loop2:partial_out.sva)         5.0822 94.9178 
                                                                                                                                                                                          
        Instance                                                  Component                                                                                                Delta  Delay   
        --------                                                  ---------                                                                                                -----  -----   
        matrix_mult/input_matrix1:rsc:REGISTER_FILE.data_out                                                                                                               1.0000 1.0000  
        matrix_mult:core/input_matrix1:rsc:REGISTER_FILE.data_out                                                                                                          0.0000 1.0000  
        matrix_mult:core/loop3:mul#2                              mgc_mul_16_0_16_0_32_4                                                                                   2.0824 3.0824  
        matrix_mult:core/loop3:mul#2.itm                                                                                                                                   0.0000 3.0824  
        matrix_mult:core/loop3:acc#5                              mgc_add_32_0_32_0_32_4                                                                                   1.7920 4.8744  
        matrix_mult:core/loop2:partial_out.sva#1                                                                                                                           0.0000 4.8744  
        matrix_mult:core/or#38                                    mgc_or_32_2_4                                                                                            0.0280 4.9024  
        matrix_mult:core/or#38.itm                                                                                                                                         0.0000 4.9024  
        matrix_mult:core/and#41                                   mgc_and_32_2_4                                                                                           0.0299 4.9323  
        matrix_mult:core/and#41.itm                                                                                                                                        0.0000 4.9323  
        matrix_mult:core/mux#26                                   mgc_mux_32_1_2_3                                                                                         0.0812 5.0136  
        matrix_mult:core/mux#26.itm                                                                                                                                        0.0000 5.0136  
        matrix_mult:core/nor#9                                    mgc_nor_32_2_1                                                                                           0.0194 5.0330  
        matrix_mult:core/nor#9.itm                                                                                                                                         0.0000 5.0330  
        matrix_mult:core/nor#8                                    mgc_nor_32_2_1                                                                                           0.0194 5.0523  
        matrix_mult:core/nor#8.itm                                                                                                                                         0.0000 5.0523  
        matrix_mult:core/and#45                                   mgc_and_32_2_4                                                                                           0.0299 5.0822  
        matrix_mult:core/and#45.itm                                                                                                                                        0.0000 5.0822  
        matrix_mult:core/reg(loop2:partial_out.sva)               mgc_reg_pos_32_0_0_1_1_0_0_4                                                                             0.0000 5.0822  
                                                                                                                                                                                          
      2                                                           matrix_mult/input_matrix2:rsc:REGISTER_FILE.data_out matrix_mult:core/reg(loop2:partial_out.sva)         5.0822 94.9178 
                                                                                                                                                                                          
        Instance                                                  Component                                                                                                Delta  Delay   
        --------                                                  ---------                                                                                                -----  -----   
        matrix_mult/input_matrix2:rsc:REGISTER_FILE.data_out                                                                                                               1.0000 1.0000  
        matrix_mult:core/input_matrix2:rsc:REGISTER_FILE.data_out                                                                                                          0.0000 1.0000  
        matrix_mult:core/loop3:mul#2                              mgc_mul_16_0_16_0_32_4                                                                                   2.0824 3.0824  
        matrix_mult:core/loop3:mul#2.itm                                                                                                                                   0.0000 3.0824  
        matrix_mult:core/loop3:acc#5                              mgc_add_32_0_32_0_32_4                                                                                   1.7920 4.8744  
        matrix_mult:core/loop2:partial_out.sva#1                                                                                                                           0.0000 4.8744  
        matrix_mult:core/or#38                                    mgc_or_32_2_4                                                                                            0.0280 4.9024  
        matrix_mult:core/or#38.itm                                                                                                                                         0.0000 4.9024  
        matrix_mult:core/and#41                                   mgc_and_32_2_4                                                                                           0.0299 4.9323  
        matrix_mult:core/and#41.itm                                                                                                                                        0.0000 4.9323  
        matrix_mult:core/mux#26                                   mgc_mux_32_1_2_3                                                                                         0.0812 5.0136  
        matrix_mult:core/mux#26.itm                                                                                                                                        0.0000 5.0136  
        matrix_mult:core/nor#9                                    mgc_nor_32_2_1                                                                                           0.0194 5.0330  
        matrix_mult:core/nor#9.itm                                                                                                                                         0.0000 5.0330  
        matrix_mult:core/nor#8                                    mgc_nor_32_2_1                                                                                           0.0194 5.0523  
        matrix_mult:core/nor#8.itm                                                                                                                                         0.0000 5.0523  
        matrix_mult:core/and#45                                   mgc_and_32_2_4                                                                                           0.0299 5.0822  
        matrix_mult:core/and#45.itm                                                                                                                                        0.0000 5.0822  
        matrix_mult:core/reg(loop2:partial_out.sva)               mgc_reg_pos_32_0_0_1_1_0_0_4                                                                             0.0000 5.0822  
                                                                                                                                                                                          
      3                                                           matrix_mult/input_matrix1:rsc:REGISTER_FILE.data_out matrix_mult:core/reg(output:rsc:mgc_out_stdreg.d)   4.9557 95.0443 
                                                                                                                                                                                          
        Instance                                                  Component                                                                                                Delta  Delay   
        --------                                                  ---------                                                                                                -----  -----   
        matrix_mult/input_matrix1:rsc:REGISTER_FILE.data_out                                                                                                               1.0000 1.0000  
        matrix_mult:core/input_matrix1:rsc:REGISTER_FILE.data_out                                                                                                          0.0000 1.0000  
        matrix_mult:core/loop3:mul#2                              mgc_mul_16_0_16_0_32_4                                                                                   2.0824 3.0824  
        matrix_mult:core/loop3:mul#2.itm                                                                                                                                   0.0000 3.0824  
        matrix_mult:core/loop3:acc#5                              mgc_add_32_0_32_0_32_4                                                                                   1.7920 4.8744  
        matrix_mult:core/loop2:partial_out.sva#1                                                                                                                           0.0000 4.8744  
        matrix_mult:core/loop2:exs                                                                                                                                         0.0000 4.8744  
        matrix_mult:core/loop2:exs.itm                                                                                                                                     0.0000 4.8744  
        matrix_mult:core/mux#1                                    mgc_mux_36_1_2_3                                                                                         0.0812 4.9557  
        matrix_mult:core/mux#1.itm                                                                                                                                         0.0000 4.9557  
        matrix_mult:core/reg(output:rsc:mgc_out_stdreg.d)         mgc_reg_pos_36_0_0_1_1_0_0_4                                                                             0.0000 4.9557  
                                                                                                                                                                                          
      4                                                           matrix_mult/input_matrix2:rsc:REGISTER_FILE.data_out matrix_mult:core/reg(output:rsc:mgc_out_stdreg.d)   4.9557 95.0443 
                                                                                                                                                                                          
        Instance                                                  Component                                                                                                Delta  Delay   
        --------                                                  ---------                                                                                                -----  -----   
        matrix_mult/input_matrix2:rsc:REGISTER_FILE.data_out                                                                                                               1.0000 1.0000  
        matrix_mult:core/input_matrix2:rsc:REGISTER_FILE.data_out                                                                                                          0.0000 1.0000  
        matrix_mult:core/loop3:mul#2                              mgc_mul_16_0_16_0_32_4                                                                                   2.0824 3.0824  
        matrix_mult:core/loop3:mul#2.itm                                                                                                                                   0.0000 3.0824  
        matrix_mult:core/loop3:acc#5                              mgc_add_32_0_32_0_32_4                                                                                   1.7920 4.8744  
        matrix_mult:core/loop2:partial_out.sva#1                                                                                                                           0.0000 4.8744  
        matrix_mult:core/loop2:exs                                                                                                                                         0.0000 4.8744  
        matrix_mult:core/loop2:exs.itm                                                                                                                                     0.0000 4.8744  
        matrix_mult:core/mux#1                                    mgc_mux_36_1_2_3                                                                                         0.0812 4.9557  
        matrix_mult:core/mux#1.itm                                                                                                                                         0.0000 4.9557  
        matrix_mult:core/reg(output:rsc:mgc_out_stdreg.d)         mgc_reg_pos_36_0_0_1_1_0_0_4                                                                             0.0000 4.9557  
                                                                                                                                                                                          
      5                                                           matrix_mult:core/reg(loop2:partial_out.sva)          matrix_mult:core/reg(output:rsc:mgc_out_stdreg.d)   2.1054 97.8946 
                                                                                                                                                                                          
        Instance                                                  Component                                                                                                Delta  Delay   
        --------                                                  ---------                                                                                                -----  -----   
        matrix_mult:core/reg(loop2:partial_out.sva)               mgc_reg_pos_32_0_0_1_1_0_0_4                                                                             0.2321 0.2321  
        matrix_mult:core/loop2:partial_out.sva                                                                                                                             0.0000 0.2321  
        matrix_mult:core/loop3:acc#5                              mgc_add_32_0_32_0_32_4                                                                                   1.7920 2.0241  
        matrix_mult:core/loop2:partial_out.sva#1                                                                                                                           0.0000 2.0241  
        matrix_mult:core/loop2:exs                                                                                                                                         0.0000 2.0241  
        matrix_mult:core/loop2:exs.itm                                                                                                                                     0.0000 2.0241  
        matrix_mult:core/mux#1                                    mgc_mux_36_1_2_3                                                                                         0.0812 2.1054  
        matrix_mult:core/mux#1.itm                                                                                                                                         0.0000 2.1054  
        matrix_mult:core/reg(output:rsc:mgc_out_stdreg.d)         mgc_reg_pos_36_0_0_1_1_0_0_4                                                                             0.0000 2.1054  
                                                                                                                                                                                          
      6                                                           matrix_mult:core/reg(loop2:j#1.sva)                  matrix_mult:core/reg(loop3:k#1.sva)                 0.7569 99.2431 
                                                                                                                                                                                          
        Instance                                                  Component                                                                                                Delta  Delay   
        --------                                                  ---------                                                                                                -----  -----   
        matrix_mult:core/reg(loop2:j#1.sva)                       mgc_reg_pos_4_0_0_1_1_0_0_4                                                                              0.2321 0.2321  
        matrix_mult:core/loop2:j#1.sva                                                                                                                                     0.0000 0.2321  
        matrix_mult:core/loop2:acc#2                              mgc_add_4_0_1_0_4_4                                                                                      0.0984 0.3305  
        matrix_mult:core/loop2:j#1.sva#1                                                                                                                                   0.0000 0.3305  
        matrix_mult:core/loop2:acc                                mgc_add_5_0_4_0_5_4                                                                                      0.1562 0.4866  
        matrix_mult:core/loop2:acc.itm                                                                                                                                     0.0000 0.4866  
        matrix_mult:core/loop2:slc#5                                                                                                                                       0.0000 0.4866  
        matrix_mult:core/loop2:slc#5.itm                                                                                                                                   0.0000 0.4866  
        matrix_mult:core/loop2:not#2                              mgc_not_1_1                                                                                              0.0100 0.4966  
        matrix_mult:core/loop2:not#2.itm                                                                                                                                   0.0000 0.4966  
        matrix_mult:core/mux#15                                   mgc_mux_1_1_2_3                                                                                          0.0812 0.5779  
        matrix_mult:core/exit:loop2.sva.dfm#1:mx0                                                                                                                          0.0000 0.5779  
        matrix_mult:core/loop2:and                                mgc_and_1_2_4                                                                                            0.0299 0.6078  
        matrix_mult:core/exit:loop2#1.sva                                                                                                                                  0.0000 0.6078  
        matrix_mult:core/nor#6                                    mgc_nor_1_2_1                                                                                            0.0194 0.6271  
        matrix_mult:core/nor#6.itm                                                                                                                                         0.0000 0.6271  
        matrix_mult:core/mux#25                                   mgc_mux_4_1_2_3                                                                                          0.0812 0.7084  
        matrix_mult:core/mux#25.itm                                                                                                                                        0.0000 0.7084  
        matrix_mult:core/and#31                                   mgc_and_4_3_4                                                                                            0.0485 0.7569  
        matrix_mult:core/and#31.itm                                                                                                                                        0.0000 0.7569  
        matrix_mult:core/reg(loop3:k#1.sva)                       mgc_reg_pos_4_0_0_1_1_0_0_4                                                                              0.0000 0.7569  
                                                                                                                                                                                          
      7                                                           matrix_mult:core/reg(loop3:k#1.sva)                  matrix_mult/input_matrix2:rsc:REGISTER_FILE.addr_rd 0.7432 99.2568 
                                                                                                                                                                                          
        Instance                                                  Component                                                                                                Delta  Delay   
        --------                                                  ---------                                                                                                -----  -----   
        matrix_mult:core/reg(loop3:k#1.sva)                       mgc_reg_pos_4_0_0_1_1_0_0_4                                                                              0.2321 0.2321  
        matrix_mult:core/loop3:k#1.sva                                                                                                                                     0.0000 0.2321  
        matrix_mult:core/loop3:asn#3                                                                                                                                       0.0000 0.2321  
        matrix_mult:core/loop3:asn#3.itm                                                                                                                                   0.0000 0.2321  
        matrix_mult:core/loop3:acc#11                             mgc_add_4_0_4_0_5_4                                                                                      0.0960 0.3281  
        matrix_mult:core/loop3:acc#11.sdt                                                                                                                                  0.0000 0.3281  
        matrix_mult:core/slc(loop3:acc#11.sdt)                                                                                                                             0.0000 0.3281  
        matrix_mult:core/slc(loop3:acc#11.sdt).itm                                                                                                                         0.0000 0.3281  
        matrix_mult:core/conc#18                                                                                                                                           0.0000 0.3281  
        matrix_mult:core/conc#18.itm                                                                                                                                       0.0000 0.3281  
        matrix_mult:core/acc#1                                    mgc_add_5_0_4_0_5_4                                                                                      0.1562 0.4843  
        matrix_mult:core/acc#1.itm                                                                                                                                         0.0000 0.4843  
        matrix_mult:core/loop3:acc#15                             mgc_add_6_0_5_1_6_4                                                                                      0.2190 0.7033  
        matrix_mult:core/loop3:acc#15.itm                                                                                                                                  0.0000 0.7033  
        matrix_mult:core/and#50                                   mgc_and_6_2_4                                                                                            0.0299 0.7332  
        matrix_mult:core/and#50.itm                                                                                                                                        0.0000 0.7332  
        matrix_mult:core/conc#10                                                                                                                                           0.0000 0.7332  
        matrix_mult:core/input_matrix2:rsc:REGISTER_FILE.addr_rd                                                                                                           0.0000 0.7332  
        matrix_mult/input_matrix2:rsc:REGISTER_FILE.addr_rd.reg                                                                                                            0.0000 0.7332  
        matrix_mult/asn(input_matrix2:rsc:REGISTER_FILE.addr_rd)                                                                                                           0.0000 0.7332  
        matrix_mult/input_matrix2:rsc:REGISTER_FILE.addr_rd                                                                                                                0.0100 0.7432  
                                                                                                                                                                                          
      8                                                           matrix_mult:core/reg(loop2:j#1.sva)                  matrix_mult/input_matrix2:rsc:REGISTER_FILE.addr_rd 0.7432 99.2568 
                                                                                                                                                                                          
        Instance                                                  Component                                                                                                Delta  Delay   
        --------                                                  ---------                                                                                                -----  -----   
        matrix_mult:core/reg(loop2:j#1.sva)                       mgc_reg_pos_4_0_0_1_1_0_0_4                                                                              0.2321 0.2321  
        matrix_mult:core/loop2:j#1.sva                                                                                                                                     0.0000 0.2321  
        matrix_mult:core/asn(loop3:asn#17)                                                                                                                                 0.0000 0.2321  
        matrix_mult:core/asn(loop3:asn#17).itm                                                                                                                             0.0000 0.2321  
        matrix_mult:core/loop3:acc#11                             mgc_add_4_0_4_0_5_4                                                                                      0.0960 0.3281  
        matrix_mult:core/loop3:acc#11.sdt                                                                                                                                  0.0000 0.3281  
        matrix_mult:core/slc(loop3:acc#11.sdt)                                                                                                                             0.0000 0.3281  
        matrix_mult:core/slc(loop3:acc#11.sdt).itm                                                                                                                         0.0000 0.3281  
        matrix_mult:core/conc#18                                                                                                                                           0.0000 0.3281  
        matrix_mult:core/conc#18.itm                                                                                                                                       0.0000 0.3281  
        matrix_mult:core/acc#1                                    mgc_add_5_0_4_0_5_4                                                                                      0.1562 0.4843  
        matrix_mult:core/acc#1.itm                                                                                                                                         0.0000 0.4843  
        matrix_mult:core/loop3:acc#15                             mgc_add_6_0_5_1_6_4                                                                                      0.2190 0.7033  
        matrix_mult:core/loop3:acc#15.itm                                                                                                                                  0.0000 0.7033  
        matrix_mult:core/and#50                                   mgc_and_6_2_4                                                                                            0.0299 0.7332  
        matrix_mult:core/and#50.itm                                                                                                                                        0.0000 0.7332  
        matrix_mult:core/conc#10                                                                                                                                           0.0000 0.7332  
        matrix_mult:core/input_matrix2:rsc:REGISTER_FILE.addr_rd                                                                                                           0.0000 0.7332  
        matrix_mult/input_matrix2:rsc:REGISTER_FILE.addr_rd.reg                                                                                                            0.0000 0.7332  
        matrix_mult/asn(input_matrix2:rsc:REGISTER_FILE.addr_rd)                                                                                                           0.0000 0.7332  
        matrix_mult/input_matrix2:rsc:REGISTER_FILE.addr_rd                                                                                                                0.0100 0.7432  
                                                                                                                                                                                          
      9                                                           matrix_mult:core/reg(loop1:i#1.sva)                  matrix_mult:core/reg(loop2:acc#3.itm#1.sg1)         0.7033 99.2967 
                                                                                                                                                                                          
        Instance                                                  Component                                                                                                Delta  Delay   
        --------                                                  ---------                                                                                                -----  -----   
        matrix_mult:core/reg(loop1:i#1.sva)                       mgc_reg_pos_4_0_0_1_1_0_0_4                                                                              0.2321 0.2321  
        matrix_mult:core/loop1:i#1.sva                                                                                                                                     0.0000 0.2321  
        matrix_mult:core/loop2:asn                                                                                                                                         0.0000 0.2321  
        matrix_mult:core/loop2:asn.itm                                                                                                                                     0.0000 0.2321  
        matrix_mult:core/loop2:acc#4                              mgc_add_4_0_4_0_5_4                                                                                      0.0960 0.3281  
        matrix_mult:core/loop2:acc#4.sdt                                                                                                                                   0.0000 0.3281  
        matrix_mult:core/slc(loop2:acc#4.sdt)                                                                                                                              0.0000 0.3281  
        matrix_mult:core/slc(loop2:acc#4.sdt).itm                                                                                                                          0.0000 0.3281  
        matrix_mult:core/conc#13                                                                                                                                           0.0000 0.3281  
        matrix_mult:core/conc#13.itm                                                                                                                                       0.0000 0.3281  
        matrix_mult:core/acc                                      mgc_add_5_0_4_0_5_4                                                                                      0.1562 0.4843  
        matrix_mult:core/acc.itm                                                                                                                                           0.0000 0.4843  
        matrix_mult:core/loop2:acc#8                              mgc_add_6_0_5_1_6_4                                                                                      0.2190 0.7033  
        matrix_mult:core/loop2:acc#8.itm                                                                                                                                   0.0000 0.7033  
        matrix_mult:core/reg(loop2:acc#3.itm#1.sg1)               mgc_reg_pos_6_0_0_1_1_0_0_4                                                                              0.0000 0.7033  
                                                                                                                                                                                          
      10                                                          matrix_mult:core/reg(loop2:j#1.sva)                  matrix_mult:core/reg(loop2:acc#3.itm#1.sg1)         0.7033 99.2967 
                                                                                                                                                                                          
        Instance                                                  Component                                                                                                Delta  Delay   
        --------                                                  ---------                                                                                                -----  -----   
        matrix_mult:core/reg(loop2:j#1.sva)                       mgc_reg_pos_4_0_0_1_1_0_0_4                                                                              0.2321 0.2321  
        matrix_mult:core/loop2:j#1.sva                                                                                                                                     0.0000 0.2321  
        matrix_mult:core/asn(loop2:asn#22)                                                                                                                                 0.0000 0.2321  
        matrix_mult:core/asn(loop2:asn#22).itm                                                                                                                             0.0000 0.2321  
        matrix_mult:core/loop2:acc#4                              mgc_add_4_0_4_0_5_4                                                                                      0.0960 0.3281  
        matrix_mult:core/loop2:acc#4.sdt                                                                                                                                   0.0000 0.3281  
        matrix_mult:core/slc(loop2:acc#4.sdt)                                                                                                                              0.0000 0.3281  
        matrix_mult:core/slc(loop2:acc#4.sdt).itm                                                                                                                          0.0000 0.3281  
        matrix_mult:core/conc#13                                                                                                                                           0.0000 0.3281  
        matrix_mult:core/conc#13.itm                                                                                                                                       0.0000 0.3281  
        matrix_mult:core/acc                                      mgc_add_5_0_4_0_5_4                                                                                      0.1562 0.4843  
        matrix_mult:core/acc.itm                                                                                                                                           0.0000 0.4843  
        matrix_mult:core/loop2:acc#8                              mgc_add_6_0_5_1_6_4                                                                                      0.2190 0.7033  
        matrix_mult:core/loop2:acc#8.itm                                                                                                                                   0.0000 0.7033  
        matrix_mult:core/reg(loop2:acc#3.itm#1.sg1)               mgc_reg_pos_6_0_0_1_1_0_0_4                                                                              0.0000 0.7033  
                                                                                                                                                                                          
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 100.0
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                                          Port                                       Slack (Delay) Messages 
      ------------------------------------------------- --------------------------------------- -------- ------- --------
      matrix_mult:core/reg(addr:rsc:mgc_out_stdreg.d)   mux.itm                                  99.6564  0.3436          
      matrix_mult:core/reg(output:rsc:mgc_out_stdreg.d) mux#1.itm                                95.0443  4.9557          
      matrix_mult:core/reg(loop1:asn#1.itm#1)           loop2:and#1.itm                          99.3624  0.6376          
      matrix_mult:core/reg(exit:loop3.sva.st#1)         loop3:not#4.itm                          99.6247  0.3753          
      matrix_mult:core/reg(loop1.stage_0)               nand#2.itm                               99.4426  0.5574          
      matrix_mult:core/reg(loop1:i#1.sva)               and#29.itm                               99.3742  0.6258          
      matrix_mult:core/reg(loop2:j#1.sva)               and#30.itm                               99.3337  0.6663          
      matrix_mult:core/reg(exit:loop2.sva)              and#24.itm                               99.3337  0.6663          
      matrix_mult:core/reg(loop3:k#1.sva)               and#31.itm                               99.2431  0.7569          
      matrix_mult:core/reg(loop1.stage_0#2)             and#25.itm                               99.7380  0.2620          
      matrix_mult:core/reg(loop1:i:slc(loop1:i)#1.itm)  and#32.itm                               99.3355  0.6645          
      matrix_mult:core/reg(loop2:acc#3.itm#1.sg1)       loop2:acc#8.itm                          99.2967  0.7033          
      matrix_mult:core/reg(loop2:acc#3.itm#3)           slc(loop2:acc#4.sdt)#1.itm               99.6719  0.3281          
      matrix_mult:core/reg(loop2:partial_out.sva)       and#45.itm                               94.9178  5.0822          
      matrix_mult:core/reg(exit:loop2.sva#4)            loop2:not#1.itm                          99.5034  0.4966          
      matrix_mult:core/reg(exit:loop2#1.sva#1)          exit:loop2#1.sva                         99.2431  0.7569          
      matrix_mult                                       output:rsc.z                             99.7679  0.2321          
      matrix_mult                                       output_valid:rsc.z                      100.0000  0.0000          
      matrix_mult                                       addr:rsc.z                               99.7679  0.2321          
      matrix_mult                                       input_matrix1:rsc:REGISTER_FILE.data_in  99.9800  0.0200          
      matrix_mult                                       input_matrix1:rsc:REGISTER_FILE.addr_rd  99.4047  0.5953          
      matrix_mult                                       input_matrix1:rsc:REGISTER_FILE.addr_wr  99.9800  0.0200          
      matrix_mult                                       input_matrix1:rsc:REGISTER_FILE.re       99.7080  0.2920          
      matrix_mult                                       input_matrix1:rsc:REGISTER_FILE.we       99.9800  0.0200          
      matrix_mult                                       input_matrix2:rsc:REGISTER_FILE.data_in  99.9800  0.0200          
      matrix_mult                                       input_matrix2:rsc:REGISTER_FILE.addr_rd  99.2468  0.7532          
      matrix_mult                                       input_matrix2:rsc:REGISTER_FILE.addr_wr  99.9800  0.0200          
      matrix_mult                                       input_matrix2:rsc:REGISTER_FILE.re       99.7080  0.2920          
      matrix_mult                                       input_matrix2:rsc:REGISTER_FILE.we       99.9800  0.0200          
      
  Operator Bitwidth Summary
    Operation  Size (bits) Count 
    ---------- ----------- -----
    add                          
    -                   32     1 
    -                    6     2 
    -                    5     7 
    -                    4     4 
    -                    3     1 
    and                          
    -                    3     4 
    -                    2    16 
    mul                          
    -                   32     1 
    mux                          
    -                    1     8 
    nand                         
    -                    3     1 
    -                    2     3 
    nor                          
    -                    2    11 
    not                          
    -                    4     3 
    -                    1    19 
    or                           
    -                    2     4 
    reg                          
    -                   36     1 
    -                   32     1 
    -                    8     1 
    -                    6     1 
    -                    4     3 
    -                    3     1 
    -                    2     1 
    -                    1     7 
    write_port                   
    -                   36     1 
    -                    8     1 
    -                    1     1 
    
  End of Report
