# This is a repository for my internship in UPV
---
## My mission is to design a processor of RISC-V. So VHDL is necessary for me.


### Here I record some of the abstract of meeting
#### 29/03/2023 
		--time values
		--read delay(time) /= 0 then
				-- if (read_delay /= 0 ns) then
				--     ouput <= value; -- regular assignment
				-- else
				--     ouput <= value after read_delay; -- delayed assignment
				-- end if;
				--prop_delay to all the source
		--      num_reg : positive := 4;				--! generic of size of register file
