# Details on CRS behavior in low-power modes and interrupt control

**Source**: Page 72, Chunk 313  
**Category**: Details on CRS behavior in low-power modes and interrupt control  
**Chunk Index**: 313

---

Table 87. Effect of low-power modes on CRS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 510
Table 88. Interrupt control bits . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 510
Table 89. CRS register map and reset values . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 515

---

**AI Reasoning**: The content chunk focuses on the Clock Recovery System (CRS) and its behavior in low-power modes, as well as interrupt control bits and register maps. These are technical specifications related to the CRS functionality, making 'specifications' the most appropriate category. The filename captures the essence of the content by highlighting the key topics discussed.
