<stg><name>conv_2d_cl<array,array<ap_fixed,12u>,config13></name>


<trans_list>

<trans id="3228" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3229" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3230" from="3" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln271_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3231" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln271_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4413" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4414" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4415" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4416" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4417" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4418" from="8" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4406" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4411" from="10" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:0  call void (...)* @_ssdm_op_SpecInterface(i14* %res_V_data_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:1  call void (...)* @_ssdm_op_SpecInterface(i14* %res_V_data_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:2  call void (...)* @_ssdm_op_SpecInterface(i14* %res_V_data_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:3  call void (...)* @_ssdm_op_SpecInterface(i14* %res_V_data_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:4  call void (...)* @_ssdm_op_SpecInterface(i14* %res_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:5  call void (...)* @_ssdm_op_SpecInterface(i14* %res_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:6  call void (...)* @_ssdm_op_SpecInterface(i14* %res_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:7  call void (...)* @_ssdm_op_SpecInterface(i14* %res_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:8  call void (...)* @_ssdm_op_SpecInterface(i14* %res_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:9  call void (...)* @_ssdm_op_SpecInterface(i14* %res_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:10  call void (...)* @_ssdm_op_SpecInterface(i14* %res_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:11  call void (...)* @_ssdm_op_SpecInterface(i14* %res_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:12  call void (...)* @_ssdm_op_SpecInterface(i6* %data_V_data_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:13  call void (...)* @_ssdm_op_SpecInterface(i6* %data_V_data_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:14  call void (...)* @_ssdm_op_SpecInterface(i6* %data_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:15  call void (...)* @_ssdm_op_SpecInterface(i6* %data_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:16  call void (...)* @_ssdm_op_SpecInterface(i6* %data_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:17  call void (...)* @_ssdm_op_SpecInterface(i6* %data_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:18  call void (...)* @_ssdm_op_SpecInterface(i6* %data_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:19  call void (...)* @_ssdm_op_SpecInterface(i6* %data_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:20  call void (...)* @_ssdm_op_SpecInterface(i6* %data_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:21  call void (...)* @_ssdm_op_SpecInterface(i6* %data_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0">
<![CDATA[
codeRepl:22  br label %.reset

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="34" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="60" op_0_bw="60" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="6" op_10_bw="6">
<![CDATA[
.reset:4  %empty_695 = call { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } @_ssdm_op_Read.ap_fifo.volatile.i6P.i6P.i6P.i6P.i6P.i6P.i6P.i6P.i6P.i6P(i6* %data_V_data_0_V, i6* %data_V_data_1_V, i6* %data_V_data_2_V, i6* %data_V_data_3_V, i6* %data_V_data_4_V, i6* %data_V_data_5_V, i6* %data_V_data_6_V, i6* %data_V_data_7_V, i6* %data_V_data_8_V, i6* %data_V_data_9_V)

]]></Node>
<StgValue><ssdm name="empty_695"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="6" op_0_bw="60">
<![CDATA[
.reset:5  %tmp_data_0_V = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %empty_695, 0

]]></Node>
<StgValue><ssdm name="tmp_data_0_V"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="6" op_0_bw="60">
<![CDATA[
.reset:6  %tmp_data_1_V = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %empty_695, 1

]]></Node>
<StgValue><ssdm name="tmp_data_1_V"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="6" op_0_bw="60">
<![CDATA[
.reset:7  %tmp_data_2_V = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %empty_695, 2

]]></Node>
<StgValue><ssdm name="tmp_data_2_V"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="6" op_0_bw="60">
<![CDATA[
.reset:8  %tmp_data_3_V = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %empty_695, 3

]]></Node>
<StgValue><ssdm name="tmp_data_3_V"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="6" op_0_bw="60">
<![CDATA[
.reset:9  %tmp_data_4_V = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %empty_695, 4

]]></Node>
<StgValue><ssdm name="tmp_data_4_V"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="6" op_0_bw="60">
<![CDATA[
.reset:10  %tmp_data_5_V = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %empty_695, 5

]]></Node>
<StgValue><ssdm name="tmp_data_5_V"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="6" op_0_bw="60">
<![CDATA[
.reset:11  %tmp_data_6_V = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %empty_695, 6

]]></Node>
<StgValue><ssdm name="tmp_data_6_V"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="6" op_0_bw="60">
<![CDATA[
.reset:12  %tmp_data_7_V = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %empty_695, 7

]]></Node>
<StgValue><ssdm name="tmp_data_7_V"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="6" op_0_bw="60">
<![CDATA[
.reset:13  %tmp_data_8_V = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %empty_695, 8

]]></Node>
<StgValue><ssdm name="tmp_data_8_V"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="6" op_0_bw="60">
<![CDATA[
.reset:14  %tmp_data_9_V = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %empty_695, 9

]]></Node>
<StgValue><ssdm name="tmp_data_9_V"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
.reset:0  %indvar_flatten31 = phi i10 [ 0, %codeRepl ], [ %add_ln78, %"compute_output_buffer_2d<array<ap_fixed<6, 1, 5, 3, 0>, 10u>, array<ap_fixed<14, 6, 5, 3, 0>, 12u>, config13>.exit.i" ]

]]></Node>
<StgValue><ssdm name="indvar_flatten31"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.reset:1  call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @ReadInputHeight_ReadInputWidth_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.reset:2  %empty_694 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 780, i64 780, i64 780)

]]></Node>
<StgValue><ssdm name="empty_694"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.reset:3  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str81) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln79"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="6" op_0_bw="6">
<![CDATA[
.reset:15  %kernel_data_V_3_10_load = load i6* @kernel_data_V_3_10, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_10_load"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="6" op_0_bw="6">
<![CDATA[
.reset:16  %kernel_data_V_3_11_load = load i6* @kernel_data_V_3_11, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_11_load"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="6" op_0_bw="6">
<![CDATA[
.reset:17  %kernel_data_V_3_12_load = load i6* @kernel_data_V_3_12, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_12_load"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="6" op_0_bw="6">
<![CDATA[
.reset:18  %kernel_data_V_3_13_load = load i6* @kernel_data_V_3_13, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_13_load"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="6" op_0_bw="6">
<![CDATA[
.reset:19  %kernel_data_V_3_14_load = load i6* @kernel_data_V_3_14, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_14_load"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="6" op_0_bw="6">
<![CDATA[
.reset:20  %kernel_data_V_3_15_load = load i6* @kernel_data_V_3_15, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_15_load"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="6" op_0_bw="6">
<![CDATA[
.reset:21  %kernel_data_V_3_16_load = load i6* @kernel_data_V_3_16, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_16_load"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="6" op_0_bw="6">
<![CDATA[
.reset:22  %kernel_data_V_3_17_load = load i6* @kernel_data_V_3_17, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_17_load"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="6" op_0_bw="6">
<![CDATA[
.reset:23  %kernel_data_V_3_18_load = load i6* @kernel_data_V_3_18, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_18_load"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="6" op_0_bw="6">
<![CDATA[
.reset:24  %kernel_data_V_3_19_load = load i6* @kernel_data_V_3_19, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_19_load"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="6" op_0_bw="6">
<![CDATA[
.reset:25  %kernel_data_V_3_20_load = load i6* @kernel_data_V_3_20, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_20_load"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="6" op_0_bw="6">
<![CDATA[
.reset:26  %kernel_data_V_3_21_load = load i6* @kernel_data_V_3_21, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_21_load"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="6" op_0_bw="6">
<![CDATA[
.reset:27  %kernel_data_V_3_22_load = load i6* @kernel_data_V_3_22, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_22_load"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="6" op_0_bw="6">
<![CDATA[
.reset:28  %kernel_data_V_3_23_load = load i6* @kernel_data_V_3_23, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_23_load"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="6" op_0_bw="6">
<![CDATA[
.reset:29  %kernel_data_V_3_24_load = load i6* @kernel_data_V_3_24, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_24_load"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="6" op_0_bw="6">
<![CDATA[
.reset:30  %kernel_data_V_3_25_load = load i6* @kernel_data_V_3_25, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_25_load"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="6" op_0_bw="6">
<![CDATA[
.reset:31  %kernel_data_V_3_26_load = load i6* @kernel_data_V_3_26, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_26_load"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="6" op_0_bw="6">
<![CDATA[
.reset:32  %kernel_data_V_3_27_load = load i6* @kernel_data_V_3_27, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_27_load"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="6" op_0_bw="6">
<![CDATA[
.reset:33  %kernel_data_V_3_28_load = load i6* @kernel_data_V_3_28, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_28_load"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="6" op_0_bw="6">
<![CDATA[
.reset:34  %kernel_data_V_3_29_load = load i6* @kernel_data_V_3_29, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_29_load"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="6" op_0_bw="6">
<![CDATA[
.reset:35  %kernel_data_V_3_40_load = load i6* @kernel_data_V_3_40, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_40_load"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="6" op_0_bw="6">
<![CDATA[
.reset:36  %kernel_data_V_3_41_load = load i6* @kernel_data_V_3_41, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_41_load"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="6" op_0_bw="6">
<![CDATA[
.reset:37  %kernel_data_V_3_42_load = load i6* @kernel_data_V_3_42, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_42_load"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="6" op_0_bw="6">
<![CDATA[
.reset:38  %kernel_data_V_3_43_load = load i6* @kernel_data_V_3_43, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_43_load"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="6" op_0_bw="6">
<![CDATA[
.reset:39  %kernel_data_V_3_44_load = load i6* @kernel_data_V_3_44, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_44_load"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="6" op_0_bw="6">
<![CDATA[
.reset:40  %kernel_data_V_3_45_load = load i6* @kernel_data_V_3_45, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_45_load"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="6" op_0_bw="6">
<![CDATA[
.reset:41  %kernel_data_V_3_46_load = load i6* @kernel_data_V_3_46, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_46_load"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="6" op_0_bw="6">
<![CDATA[
.reset:42  %kernel_data_V_3_47_load = load i6* @kernel_data_V_3_47, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_47_load"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="6" op_0_bw="6">
<![CDATA[
.reset:43  %kernel_data_V_3_48_load = load i6* @kernel_data_V_3_48, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_48_load"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="6" op_0_bw="6">
<![CDATA[
.reset:44  %kernel_data_V_3_49_load = load i6* @kernel_data_V_3_49, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_49_load"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="6" op_0_bw="6">
<![CDATA[
.reset:45  %kernel_data_V_3_50_load = load i6* @kernel_data_V_3_50, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_50_load"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="6" op_0_bw="6">
<![CDATA[
.reset:46  %kernel_data_V_3_51_load = load i6* @kernel_data_V_3_51, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_51_load"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="6" op_0_bw="6">
<![CDATA[
.reset:47  %kernel_data_V_3_52_load = load i6* @kernel_data_V_3_52, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_52_load"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="6" op_0_bw="6">
<![CDATA[
.reset:48  %kernel_data_V_3_53_load = load i6* @kernel_data_V_3_53, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_53_load"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="6" op_0_bw="6">
<![CDATA[
.reset:49  %kernel_data_V_3_54_load = load i6* @kernel_data_V_3_54, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_54_load"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="6" op_0_bw="6">
<![CDATA[
.reset:50  %kernel_data_V_3_55_load = load i6* @kernel_data_V_3_55, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_55_load"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="6" op_0_bw="6">
<![CDATA[
.reset:51  %kernel_data_V_3_56_load = load i6* @kernel_data_V_3_56, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_56_load"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="6" op_0_bw="6">
<![CDATA[
.reset:52  %kernel_data_V_3_57_load = load i6* @kernel_data_V_3_57, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_57_load"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="6" op_0_bw="6">
<![CDATA[
.reset:53  %kernel_data_V_3_58_load = load i6* @kernel_data_V_3_58, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_58_load"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="6" op_0_bw="6">
<![CDATA[
.reset:54  %kernel_data_V_3_59_load = load i6* @kernel_data_V_3_59, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_59_load"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="6" op_0_bw="6">
<![CDATA[
.reset:55  %kernel_data_V_3_70_load = load i6* @kernel_data_V_3_70, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_70_load"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="6" op_0_bw="6">
<![CDATA[
.reset:56  %kernel_data_V_3_71_load = load i6* @kernel_data_V_3_71, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_71_load"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="6" op_0_bw="6">
<![CDATA[
.reset:57  %kernel_data_V_3_72_load = load i6* @kernel_data_V_3_72, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_72_load"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="6" op_0_bw="6">
<![CDATA[
.reset:58  %kernel_data_V_3_73_load = load i6* @kernel_data_V_3_73, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_73_load"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="6" op_0_bw="6">
<![CDATA[
.reset:59  %kernel_data_V_3_74_load = load i6* @kernel_data_V_3_74, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_74_load"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="6" op_0_bw="6">
<![CDATA[
.reset:60  %kernel_data_V_3_75_load = load i6* @kernel_data_V_3_75, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_75_load"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="6" op_0_bw="6">
<![CDATA[
.reset:61  %kernel_data_V_3_76_load = load i6* @kernel_data_V_3_76, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_76_load"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="6" op_0_bw="6">
<![CDATA[
.reset:62  %kernel_data_V_3_77_load = load i6* @kernel_data_V_3_77, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_77_load"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="6" op_0_bw="6">
<![CDATA[
.reset:63  %kernel_data_V_3_78_load = load i6* @kernel_data_V_3_78, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_78_load"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="6" op_0_bw="6">
<![CDATA[
.reset:64  %kernel_data_V_3_79_load = load i6* @kernel_data_V_3_79, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_79_load"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="6" op_0_bw="6">
<![CDATA[
.reset:65  %kernel_data_V_3_80_load = load i6* @kernel_data_V_3_80, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_80_load"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="6" op_0_bw="6">
<![CDATA[
.reset:66  %kernel_data_V_3_81_load = load i6* @kernel_data_V_3_81, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_81_load"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="6" op_0_bw="6">
<![CDATA[
.reset:67  %kernel_data_V_3_82_load = load i6* @kernel_data_V_3_82, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_82_load"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="6" op_0_bw="6">
<![CDATA[
.reset:68  %kernel_data_V_3_83_load = load i6* @kernel_data_V_3_83, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_83_load"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="6" op_0_bw="6">
<![CDATA[
.reset:69  %kernel_data_V_3_84_load = load i6* @kernel_data_V_3_84, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_84_load"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="6" op_0_bw="6">
<![CDATA[
.reset:70  %kernel_data_V_3_85_load = load i6* @kernel_data_V_3_85, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_85_load"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="6" op_0_bw="6">
<![CDATA[
.reset:71  %kernel_data_V_3_86_load = load i6* @kernel_data_V_3_86, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_86_load"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="6" op_0_bw="6">
<![CDATA[
.reset:72  %kernel_data_V_3_87_load = load i6* @kernel_data_V_3_87, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_87_load"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="6" op_0_bw="6">
<![CDATA[
.reset:73  %kernel_data_V_3_88_load = load i6* @kernel_data_V_3_88, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_88_load"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="6" op_0_bw="6">
<![CDATA[
.reset:74  %kernel_data_V_3_89_load = load i6* @kernel_data_V_3_89, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_89_load"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="540" op_0_bw="540" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="6" op_12_bw="6" op_13_bw="6" op_14_bw="6" op_15_bw="6" op_16_bw="6" op_17_bw="6" op_18_bw="6" op_19_bw="6" op_20_bw="6" op_21_bw="6" op_22_bw="6" op_23_bw="6" op_24_bw="6" op_25_bw="6" op_26_bw="6" op_27_bw="6" op_28_bw="6" op_29_bw="6" op_30_bw="6" op_31_bw="6" op_32_bw="6" op_33_bw="6" op_34_bw="6" op_35_bw="6" op_36_bw="6" op_37_bw="6" op_38_bw="6" op_39_bw="6" op_40_bw="6" op_41_bw="6" op_42_bw="6" op_43_bw="6" op_44_bw="6" op_45_bw="6" op_46_bw="6" op_47_bw="6" op_48_bw="6" op_49_bw="6" op_50_bw="6" op_51_bw="6" op_52_bw="6" op_53_bw="6" op_54_bw="6" op_55_bw="6" op_56_bw="6" op_57_bw="6" op_58_bw="6" op_59_bw="6" op_60_bw="6" op_61_bw="6" op_62_bw="6" op_63_bw="6" op_64_bw="6" op_65_bw="6" op_66_bw="6" op_67_bw="6" op_68_bw="6" op_69_bw="6" op_70_bw="6" op_71_bw="6" op_72_bw="6" op_73_bw="6" op_74_bw="6" op_75_bw="6" op_76_bw="6" op_77_bw="6" op_78_bw="6" op_79_bw="6" op_80_bw="6" op_81_bw="6" op_82_bw="6" op_83_bw="6" op_84_bw="6" op_85_bw="6" op_86_bw="6" op_87_bw="6" op_88_bw="6" op_89_bw="6" op_90_bw="6">
<![CDATA[
.reset:75  %call_ret = call fastcc { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } @"shift_line_buffer<array<ap_fixed,10u>,config13>"(i6 %tmp_data_0_V, i6 %tmp_data_1_V, i6 %tmp_data_2_V, i6 %tmp_data_3_V, i6 %tmp_data_4_V, i6 %tmp_data_5_V, i6 %tmp_data_6_V, i6 %tmp_data_7_V, i6 %tmp_data_8_V, i6 %tmp_data_9_V, i6 %kernel_data_V_3_10_load, i6 %kernel_data_V_3_11_load, i6 %kernel_data_V_3_12_load, i6 %kernel_data_V_3_13_load, i6 %kernel_data_V_3_14_load, i6 %kernel_data_V_3_15_load, i6 %kernel_data_V_3_16_load, i6 %kernel_data_V_3_17_load, i6 %kernel_data_V_3_18_load, i6 %kernel_data_V_3_19_load, i6 %kernel_data_V_3_20_load, i6 %kernel_data_V_3_21_load, i6 %kernel_data_V_3_22_load, i6 %kernel_data_V_3_23_load, i6 %kernel_data_V_3_24_load, i6 %kernel_data_V_3_25_load, i6 %kernel_data_V_3_26_load, i6 %kernel_data_V_3_27_load, i6 %kernel_data_V_3_28_load, i6 %kernel_data_V_3_29_load, i6 %kernel_data_V_3_40_load, i6 %kernel_data_V_3_41_load, i6 %kernel_data_V_3_42_load, i6 %kernel_data_V_3_43_load, i6 %kernel_data_V_3_44_load, i6 %kernel_data_V_3_45_load, i6 %kernel_data_V_3_46_load, i6 %kernel_data_V_3_47_load, i6 %kernel_data_V_3_48_load, i6 %kernel_data_V_3_49_load, i6 %kernel_data_V_3_50_load, i6 %kernel_data_V_3_51_load, i6 %kernel_data_V_3_52_load, i6 %kernel_data_V_3_53_load, i6 %kernel_data_V_3_54_load, i6 %kernel_data_V_3_55_load, i6 %kernel_data_V_3_56_load, i6 %kernel_data_V_3_57_load, i6 %kernel_data_V_3_58_load, i6 %kernel_data_V_3_59_load, i6 %kernel_data_V_3_70_load, i6 %kernel_data_V_3_71_load, i6 %kernel_data_V_3_72_load, i6 %kernel_data_V_3_73_load, i6 %kernel_data_V_3_74_load, i6 %kernel_data_V_3_75_load, i6 %kernel_data_V_3_76_load, i6 %kernel_data_V_3_77_load, i6 %kernel_data_V_3_78_load, i6 %kernel_data_V_3_79_load, i6 %kernel_data_V_3_80_load, i6 %kernel_data_V_3_81_load, i6 %kernel_data_V_3_82_load, i6 %kernel_data_V_3_83_load, i6 %kernel_data_V_3_84_load, i6 %kernel_data_V_3_85_load, i6 %kernel_data_V_3_86_load, i6 %kernel_data_V_3_87_load, i6 %kernel_data_V_3_88_load, i6 %kernel_data_V_3_89_load)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="6" op_0_bw="540">
<![CDATA[
.reset:76  %kernel_data_V_3_69_ret = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret, 29

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_69_ret"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="6" op_0_bw="540">
<![CDATA[
.reset:77  %kernel_data_V_3_68_ret = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret, 28

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_68_ret"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="6" op_0_bw="540">
<![CDATA[
.reset:78  %kernel_data_V_3_67_ret = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret, 27

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_67_ret"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="6" op_0_bw="540">
<![CDATA[
.reset:79  %kernel_data_V_3_66_ret = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret, 26

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_66_ret"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="6" op_0_bw="540">
<![CDATA[
.reset:80  %kernel_data_V_3_65_ret = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret, 25

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_65_ret"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="6" op_0_bw="540">
<![CDATA[
.reset:81  %kernel_data_V_3_64_ret = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret, 24

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_64_ret"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="6" op_0_bw="540">
<![CDATA[
.reset:82  %kernel_data_V_3_63_ret = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret, 23

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_63_ret"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="6" op_0_bw="540">
<![CDATA[
.reset:83  %kernel_data_V_3_62_ret = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret, 22

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_62_ret"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="6" op_0_bw="540">
<![CDATA[
.reset:84  %kernel_data_V_3_61_ret = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret, 21

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_61_ret"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="6" op_0_bw="540">
<![CDATA[
.reset:85  %kernel_data_V_3_60_ret = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret, 20

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_60_ret"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="6" op_0_bw="540">
<![CDATA[
.reset:86  %kernel_data_V_3_39_ret = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret, 19

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_39_ret"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="6" op_0_bw="540">
<![CDATA[
.reset:87  %kernel_data_V_3_38_ret = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret, 18

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_38_ret"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="6" op_0_bw="540">
<![CDATA[
.reset:88  %kernel_data_V_3_37_ret = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret, 17

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_37_ret"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="6" op_0_bw="540">
<![CDATA[
.reset:89  %kernel_data_V_3_36_ret = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret, 16

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_36_ret"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="6" op_0_bw="540">
<![CDATA[
.reset:90  %kernel_data_V_3_35_ret = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret, 15

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_35_ret"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="6" op_0_bw="540">
<![CDATA[
.reset:91  %kernel_data_V_3_34_ret = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret, 14

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_34_ret"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="6" op_0_bw="540">
<![CDATA[
.reset:92  %kernel_data_V_3_33_ret = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret, 13

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_33_ret"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="6" op_0_bw="540">
<![CDATA[
.reset:93  %kernel_data_V_3_32_ret = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret, 12

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_32_ret"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="6" op_0_bw="540">
<![CDATA[
.reset:94  %kernel_data_V_3_31_ret = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret, 11

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_31_ret"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="6" op_0_bw="540">
<![CDATA[
.reset:95  %kernel_data_V_3_30_ret = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret, 10

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_30_ret"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="6" op_0_bw="540">
<![CDATA[
.reset:96  %kernel_data_V_3_9_ret = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret, 9

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_9_ret"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="6" op_0_bw="540">
<![CDATA[
.reset:97  %kernel_data_V_3_8_ret = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret, 8

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_8_ret"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="6" op_0_bw="540">
<![CDATA[
.reset:98  %kernel_data_V_3_7_ret = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret, 7

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_7_ret"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="6" op_0_bw="540">
<![CDATA[
.reset:99  %kernel_data_V_3_6_ret = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret, 6

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_6_ret"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="6" op_0_bw="540">
<![CDATA[
.reset:100  %kernel_data_V_3_5_ret = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret, 5

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_5_ret"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="6" op_0_bw="540">
<![CDATA[
.reset:101  %kernel_data_V_3_4_ret = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret, 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_4_ret"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="6" op_0_bw="540">
<![CDATA[
.reset:102  %kernel_data_V_3_3_ret = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret, 3

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_3_ret"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="6" op_0_bw="540">
<![CDATA[
.reset:103  %kernel_data_V_3_2_ret = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret, 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_2_ret"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="6" op_0_bw="540">
<![CDATA[
.reset:104  %kernel_data_V_3_1_ret = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret, 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_1_ret"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="6" op_0_bw="540">
<![CDATA[
.reset:105  %kernel_data_V_3_0_ret = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret, 0

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_0_ret"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="6" op_0_bw="540">
<![CDATA[
.reset:106  %kernel_data_V_3_10_ret = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret, 30

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_10_ret"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="6">
<![CDATA[
.reset:107  store i6 %kernel_data_V_3_10_ret, i6* @kernel_data_V_3_10, align 1

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="6" op_0_bw="540">
<![CDATA[
.reset:108  %kernel_data_V_3_11_ret = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret, 31

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_11_ret"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="6">
<![CDATA[
.reset:109  store i6 %kernel_data_V_3_11_ret, i6* @kernel_data_V_3_11, align 1

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="6" op_0_bw="540">
<![CDATA[
.reset:110  %kernel_data_V_3_12_ret = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret, 32

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_12_ret"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="6">
<![CDATA[
.reset:111  store i6 %kernel_data_V_3_12_ret, i6* @kernel_data_V_3_12, align 1

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="6" op_0_bw="540">
<![CDATA[
.reset:112  %kernel_data_V_3_13_ret = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret, 33

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_13_ret"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="6">
<![CDATA[
.reset:113  store i6 %kernel_data_V_3_13_ret, i6* @kernel_data_V_3_13, align 1

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="6" op_0_bw="540">
<![CDATA[
.reset:114  %kernel_data_V_3_14_ret = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret, 34

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_14_ret"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="6">
<![CDATA[
.reset:115  store i6 %kernel_data_V_3_14_ret, i6* @kernel_data_V_3_14, align 1

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="6" op_0_bw="540">
<![CDATA[
.reset:116  %kernel_data_V_3_15_ret = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret, 35

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_15_ret"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="6">
<![CDATA[
.reset:117  store i6 %kernel_data_V_3_15_ret, i6* @kernel_data_V_3_15, align 1

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="6" op_0_bw="540">
<![CDATA[
.reset:118  %kernel_data_V_3_16_ret = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret, 36

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_16_ret"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="6">
<![CDATA[
.reset:119  store i6 %kernel_data_V_3_16_ret, i6* @kernel_data_V_3_16, align 1

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="6" op_0_bw="540">
<![CDATA[
.reset:120  %kernel_data_V_3_17_ret = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret, 37

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_17_ret"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="6">
<![CDATA[
.reset:121  store i6 %kernel_data_V_3_17_ret, i6* @kernel_data_V_3_17, align 1

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="6" op_0_bw="540">
<![CDATA[
.reset:122  %kernel_data_V_3_18_ret = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret, 38

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_18_ret"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="6">
<![CDATA[
.reset:123  store i6 %kernel_data_V_3_18_ret, i6* @kernel_data_V_3_18, align 1

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="6" op_0_bw="540">
<![CDATA[
.reset:124  %kernel_data_V_3_19_ret = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret, 39

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_19_ret"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="6">
<![CDATA[
.reset:125  store i6 %kernel_data_V_3_19_ret, i6* @kernel_data_V_3_19, align 1

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="6" op_0_bw="540">
<![CDATA[
.reset:126  %kernel_data_V_3_20_ret = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret, 40

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_20_ret"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="6">
<![CDATA[
.reset:127  store i6 %kernel_data_V_3_20_ret, i6* @kernel_data_V_3_20, align 1

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="6" op_0_bw="540">
<![CDATA[
.reset:128  %kernel_data_V_3_21_ret = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret, 41

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_21_ret"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="6">
<![CDATA[
.reset:129  store i6 %kernel_data_V_3_21_ret, i6* @kernel_data_V_3_21, align 1

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="6" op_0_bw="540">
<![CDATA[
.reset:130  %kernel_data_V_3_22_ret = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret, 42

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_22_ret"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="6">
<![CDATA[
.reset:131  store i6 %kernel_data_V_3_22_ret, i6* @kernel_data_V_3_22, align 1

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="6" op_0_bw="540">
<![CDATA[
.reset:132  %kernel_data_V_3_23_ret = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret, 43

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_23_ret"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="6">
<![CDATA[
.reset:133  store i6 %kernel_data_V_3_23_ret, i6* @kernel_data_V_3_23, align 1

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="6" op_0_bw="540">
<![CDATA[
.reset:134  %kernel_data_V_3_24_ret = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret, 44

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_24_ret"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="6">
<![CDATA[
.reset:135  store i6 %kernel_data_V_3_24_ret, i6* @kernel_data_V_3_24, align 1

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="6" op_0_bw="540">
<![CDATA[
.reset:136  %kernel_data_V_3_25_ret = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret, 45

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_25_ret"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="6">
<![CDATA[
.reset:137  store i6 %kernel_data_V_3_25_ret, i6* @kernel_data_V_3_25, align 1

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="6" op_0_bw="540">
<![CDATA[
.reset:138  %kernel_data_V_3_26_ret = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret, 46

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_26_ret"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="6">
<![CDATA[
.reset:139  store i6 %kernel_data_V_3_26_ret, i6* @kernel_data_V_3_26, align 1

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="6" op_0_bw="540">
<![CDATA[
.reset:140  %kernel_data_V_3_27_ret = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret, 47

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_27_ret"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="6">
<![CDATA[
.reset:141  store i6 %kernel_data_V_3_27_ret, i6* @kernel_data_V_3_27, align 1

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="6" op_0_bw="540">
<![CDATA[
.reset:142  %kernel_data_V_3_28_ret = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret, 48

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_28_ret"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="6">
<![CDATA[
.reset:143  store i6 %kernel_data_V_3_28_ret, i6* @kernel_data_V_3_28, align 1

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="6" op_0_bw="540">
<![CDATA[
.reset:144  %kernel_data_V_3_29_ret = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret, 49

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_29_ret"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="6">
<![CDATA[
.reset:145  store i6 %kernel_data_V_3_29_ret, i6* @kernel_data_V_3_29, align 1

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="6" op_0_bw="540">
<![CDATA[
.reset:146  %kernel_data_V_3_40_ret = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret, 50

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_40_ret"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="6">
<![CDATA[
.reset:147  store i6 %kernel_data_V_3_40_ret, i6* @kernel_data_V_3_40, align 1

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="6" op_0_bw="540">
<![CDATA[
.reset:148  %kernel_data_V_3_41_ret = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret, 51

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_41_ret"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="6">
<![CDATA[
.reset:149  store i6 %kernel_data_V_3_41_ret, i6* @kernel_data_V_3_41, align 1

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="6" op_0_bw="540">
<![CDATA[
.reset:150  %kernel_data_V_3_42_ret = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret, 52

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_42_ret"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="6">
<![CDATA[
.reset:151  store i6 %kernel_data_V_3_42_ret, i6* @kernel_data_V_3_42, align 1

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="6" op_0_bw="540">
<![CDATA[
.reset:152  %kernel_data_V_3_43_ret = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret, 53

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_43_ret"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="6">
<![CDATA[
.reset:153  store i6 %kernel_data_V_3_43_ret, i6* @kernel_data_V_3_43, align 1

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="6" op_0_bw="540">
<![CDATA[
.reset:154  %kernel_data_V_3_44_ret = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret, 54

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_44_ret"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="6">
<![CDATA[
.reset:155  store i6 %kernel_data_V_3_44_ret, i6* @kernel_data_V_3_44, align 1

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="6" op_0_bw="540">
<![CDATA[
.reset:156  %kernel_data_V_3_45_ret = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret, 55

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_45_ret"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="6">
<![CDATA[
.reset:157  store i6 %kernel_data_V_3_45_ret, i6* @kernel_data_V_3_45, align 1

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="6" op_0_bw="540">
<![CDATA[
.reset:158  %kernel_data_V_3_46_ret = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret, 56

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_46_ret"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="6">
<![CDATA[
.reset:159  store i6 %kernel_data_V_3_46_ret, i6* @kernel_data_V_3_46, align 1

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="194" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="6" op_0_bw="540">
<![CDATA[
.reset:160  %kernel_data_V_3_47_ret = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret, 57

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_47_ret"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="6">
<![CDATA[
.reset:161  store i6 %kernel_data_V_3_47_ret, i6* @kernel_data_V_3_47, align 1

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="196" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="6" op_0_bw="540">
<![CDATA[
.reset:162  %kernel_data_V_3_48_ret = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret, 58

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_48_ret"/></StgValue>
</operation>

<operation id="197" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="6">
<![CDATA[
.reset:163  store i6 %kernel_data_V_3_48_ret, i6* @kernel_data_V_3_48, align 1

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="198" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="6" op_0_bw="540">
<![CDATA[
.reset:164  %kernel_data_V_3_49_ret = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret, 59

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_49_ret"/></StgValue>
</operation>

<operation id="199" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="6">
<![CDATA[
.reset:165  store i6 %kernel_data_V_3_49_ret, i6* @kernel_data_V_3_49, align 1

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="200" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="6" op_0_bw="540">
<![CDATA[
.reset:166  %kernel_data_V_3_50_ret = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret, 60

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_50_ret"/></StgValue>
</operation>

<operation id="201" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="6">
<![CDATA[
.reset:167  store i6 %kernel_data_V_3_50_ret, i6* @kernel_data_V_3_50, align 1

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="202" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="6" op_0_bw="540">
<![CDATA[
.reset:168  %kernel_data_V_3_51_ret = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret, 61

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_51_ret"/></StgValue>
</operation>

<operation id="203" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="6">
<![CDATA[
.reset:169  store i6 %kernel_data_V_3_51_ret, i6* @kernel_data_V_3_51, align 1

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="204" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="6" op_0_bw="540">
<![CDATA[
.reset:170  %kernel_data_V_3_52_ret = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret, 62

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_52_ret"/></StgValue>
</operation>

<operation id="205" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="6">
<![CDATA[
.reset:171  store i6 %kernel_data_V_3_52_ret, i6* @kernel_data_V_3_52, align 1

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="206" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="6" op_0_bw="540">
<![CDATA[
.reset:172  %kernel_data_V_3_53_ret = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret, 63

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_53_ret"/></StgValue>
</operation>

<operation id="207" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="6">
<![CDATA[
.reset:173  store i6 %kernel_data_V_3_53_ret, i6* @kernel_data_V_3_53, align 1

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="208" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="6" op_0_bw="540">
<![CDATA[
.reset:174  %kernel_data_V_3_54_ret = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret, 64

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_54_ret"/></StgValue>
</operation>

<operation id="209" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="6">
<![CDATA[
.reset:175  store i6 %kernel_data_V_3_54_ret, i6* @kernel_data_V_3_54, align 1

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="210" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="6" op_0_bw="540">
<![CDATA[
.reset:176  %kernel_data_V_3_55_ret = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret, 65

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_55_ret"/></StgValue>
</operation>

<operation id="211" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="6">
<![CDATA[
.reset:177  store i6 %kernel_data_V_3_55_ret, i6* @kernel_data_V_3_55, align 1

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="212" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="6" op_0_bw="540">
<![CDATA[
.reset:178  %kernel_data_V_3_56_ret = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret, 66

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_56_ret"/></StgValue>
</operation>

<operation id="213" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="6">
<![CDATA[
.reset:179  store i6 %kernel_data_V_3_56_ret, i6* @kernel_data_V_3_56, align 1

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="214" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="6" op_0_bw="540">
<![CDATA[
.reset:180  %kernel_data_V_3_57_ret = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret, 67

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_57_ret"/></StgValue>
</operation>

<operation id="215" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="6">
<![CDATA[
.reset:181  store i6 %kernel_data_V_3_57_ret, i6* @kernel_data_V_3_57, align 1

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="216" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="6" op_0_bw="540">
<![CDATA[
.reset:182  %kernel_data_V_3_58_ret = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret, 68

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_58_ret"/></StgValue>
</operation>

<operation id="217" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="6">
<![CDATA[
.reset:183  store i6 %kernel_data_V_3_58_ret, i6* @kernel_data_V_3_58, align 1

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="218" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="6" op_0_bw="540">
<![CDATA[
.reset:184  %kernel_data_V_3_59_ret = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret, 69

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_59_ret"/></StgValue>
</operation>

<operation id="219" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="6">
<![CDATA[
.reset:185  store i6 %kernel_data_V_3_59_ret, i6* @kernel_data_V_3_59, align 1

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="220" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="6" op_0_bw="540">
<![CDATA[
.reset:186  %kernel_data_V_3_70_ret = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret, 70

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_70_ret"/></StgValue>
</operation>

<operation id="221" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="6">
<![CDATA[
.reset:187  store i6 %kernel_data_V_3_70_ret, i6* @kernel_data_V_3_70, align 1

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="222" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="6" op_0_bw="540">
<![CDATA[
.reset:188  %kernel_data_V_3_71_ret = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret, 71

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_71_ret"/></StgValue>
</operation>

<operation id="223" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="6">
<![CDATA[
.reset:189  store i6 %kernel_data_V_3_71_ret, i6* @kernel_data_V_3_71, align 1

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="224" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="6" op_0_bw="540">
<![CDATA[
.reset:190  %kernel_data_V_3_72_ret = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret, 72

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_72_ret"/></StgValue>
</operation>

<operation id="225" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="6">
<![CDATA[
.reset:191  store i6 %kernel_data_V_3_72_ret, i6* @kernel_data_V_3_72, align 1

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="226" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="6" op_0_bw="540">
<![CDATA[
.reset:192  %kernel_data_V_3_73_ret = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret, 73

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_73_ret"/></StgValue>
</operation>

<operation id="227" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="6">
<![CDATA[
.reset:193  store i6 %kernel_data_V_3_73_ret, i6* @kernel_data_V_3_73, align 1

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="228" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="6" op_0_bw="540">
<![CDATA[
.reset:194  %kernel_data_V_3_74_ret = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret, 74

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_74_ret"/></StgValue>
</operation>

<operation id="229" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="6">
<![CDATA[
.reset:195  store i6 %kernel_data_V_3_74_ret, i6* @kernel_data_V_3_74, align 1

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="230" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="6" op_0_bw="540">
<![CDATA[
.reset:196  %kernel_data_V_3_75_ret = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret, 75

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_75_ret"/></StgValue>
</operation>

<operation id="231" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="6">
<![CDATA[
.reset:197  store i6 %kernel_data_V_3_75_ret, i6* @kernel_data_V_3_75, align 1

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="232" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="6" op_0_bw="540">
<![CDATA[
.reset:198  %kernel_data_V_3_76_ret = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret, 76

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_76_ret"/></StgValue>
</operation>

<operation id="233" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="6">
<![CDATA[
.reset:199  store i6 %kernel_data_V_3_76_ret, i6* @kernel_data_V_3_76, align 1

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="234" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="6" op_0_bw="540">
<![CDATA[
.reset:200  %kernel_data_V_3_77_ret = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret, 77

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_77_ret"/></StgValue>
</operation>

<operation id="235" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="6">
<![CDATA[
.reset:201  store i6 %kernel_data_V_3_77_ret, i6* @kernel_data_V_3_77, align 1

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="236" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="6" op_0_bw="540">
<![CDATA[
.reset:202  %kernel_data_V_3_78_ret = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret, 78

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_78_ret"/></StgValue>
</operation>

<operation id="237" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="6">
<![CDATA[
.reset:203  store i6 %kernel_data_V_3_78_ret, i6* @kernel_data_V_3_78, align 1

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="238" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="6" op_0_bw="540">
<![CDATA[
.reset:204  %kernel_data_V_3_79_ret = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret, 79

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_79_ret"/></StgValue>
</operation>

<operation id="239" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="6">
<![CDATA[
.reset:205  store i6 %kernel_data_V_3_79_ret, i6* @kernel_data_V_3_79, align 1

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="240" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="6" op_0_bw="540">
<![CDATA[
.reset:206  %kernel_data_V_3_80_ret = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret, 80

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_80_ret"/></StgValue>
</operation>

<operation id="241" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="6">
<![CDATA[
.reset:207  store i6 %kernel_data_V_3_80_ret, i6* @kernel_data_V_3_80, align 1

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="242" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="6" op_0_bw="540">
<![CDATA[
.reset:208  %kernel_data_V_3_81_ret = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret, 81

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_81_ret"/></StgValue>
</operation>

<operation id="243" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="6">
<![CDATA[
.reset:209  store i6 %kernel_data_V_3_81_ret, i6* @kernel_data_V_3_81, align 1

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="244" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="6" op_0_bw="540">
<![CDATA[
.reset:210  %kernel_data_V_3_82_ret = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret, 82

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_82_ret"/></StgValue>
</operation>

<operation id="245" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="6">
<![CDATA[
.reset:211  store i6 %kernel_data_V_3_82_ret, i6* @kernel_data_V_3_82, align 1

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="246" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="6" op_0_bw="540">
<![CDATA[
.reset:212  %kernel_data_V_3_83_ret = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret, 83

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_83_ret"/></StgValue>
</operation>

<operation id="247" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="6">
<![CDATA[
.reset:213  store i6 %kernel_data_V_3_83_ret, i6* @kernel_data_V_3_83, align 1

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="248" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="6" op_0_bw="540">
<![CDATA[
.reset:214  %kernel_data_V_3_84_ret = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret, 84

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_84_ret"/></StgValue>
</operation>

<operation id="249" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="6">
<![CDATA[
.reset:215  store i6 %kernel_data_V_3_84_ret, i6* @kernel_data_V_3_84, align 1

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="250" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="6" op_0_bw="540">
<![CDATA[
.reset:216  %kernel_data_V_3_85_ret = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret, 85

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_85_ret"/></StgValue>
</operation>

<operation id="251" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="6">
<![CDATA[
.reset:217  store i6 %kernel_data_V_3_85_ret, i6* @kernel_data_V_3_85, align 1

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="252" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="6" op_0_bw="540">
<![CDATA[
.reset:218  %kernel_data_V_3_86_ret = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret, 86

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_86_ret"/></StgValue>
</operation>

<operation id="253" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="6">
<![CDATA[
.reset:219  store i6 %kernel_data_V_3_86_ret, i6* @kernel_data_V_3_86, align 1

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="254" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="6" op_0_bw="540">
<![CDATA[
.reset:220  %kernel_data_V_3_87_ret = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret, 87

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_87_ret"/></StgValue>
</operation>

<operation id="255" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="6">
<![CDATA[
.reset:221  store i6 %kernel_data_V_3_87_ret, i6* @kernel_data_V_3_87, align 1

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="256" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="6" op_0_bw="540">
<![CDATA[
.reset:222  %kernel_data_V_3_88_ret = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret, 88

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_88_ret"/></StgValue>
</operation>

<operation id="257" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="6">
<![CDATA[
.reset:223  store i6 %kernel_data_V_3_88_ret, i6* @kernel_data_V_3_88, align 1

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="258" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="6" op_0_bw="540">
<![CDATA[
.reset:224  %kernel_data_V_3_89_ret = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret, 89

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_89_ret"/></StgValue>
</operation>

<operation id="259" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="6">
<![CDATA[
.reset:225  store i6 %kernel_data_V_3_89_ret, i6* @kernel_data_V_3_89, align 1

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="260" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset:226  store i6 %kernel_data_V_3_0_ret, i6* @kernel_data_V_3_0, align 1

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="261" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset:227  store i6 %kernel_data_V_3_1_ret, i6* @kernel_data_V_3_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="262" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset:228  store i6 %kernel_data_V_3_2_ret, i6* @kernel_data_V_3_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="263" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset:229  store i6 %kernel_data_V_3_3_ret, i6* @kernel_data_V_3_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="264" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset:230  store i6 %kernel_data_V_3_4_ret, i6* @kernel_data_V_3_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="265" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset:231  store i6 %kernel_data_V_3_5_ret, i6* @kernel_data_V_3_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="266" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset:232  store i6 %kernel_data_V_3_6_ret, i6* @kernel_data_V_3_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="267" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset:233  store i6 %kernel_data_V_3_7_ret, i6* @kernel_data_V_3_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="268" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset:234  store i6 %kernel_data_V_3_8_ret, i6* @kernel_data_V_3_8, align 1

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="269" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset:235  store i6 %kernel_data_V_3_9_ret, i6* @kernel_data_V_3_9, align 1

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="270" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset:236  store i6 %kernel_data_V_3_30_ret, i6* @kernel_data_V_3_30, align 1

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="271" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset:237  store i6 %kernel_data_V_3_31_ret, i6* @kernel_data_V_3_31, align 1

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="272" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset:238  store i6 %kernel_data_V_3_32_ret, i6* @kernel_data_V_3_32, align 1

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="273" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset:239  store i6 %kernel_data_V_3_33_ret, i6* @kernel_data_V_3_33, align 1

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="274" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset:240  store i6 %kernel_data_V_3_34_ret, i6* @kernel_data_V_3_34, align 1

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="275" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset:241  store i6 %kernel_data_V_3_35_ret, i6* @kernel_data_V_3_35, align 1

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="276" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset:242  store i6 %kernel_data_V_3_36_ret, i6* @kernel_data_V_3_36, align 1

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="277" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset:243  store i6 %kernel_data_V_3_37_ret, i6* @kernel_data_V_3_37, align 1

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="278" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset:244  store i6 %kernel_data_V_3_38_ret, i6* @kernel_data_V_3_38, align 1

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="279" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset:245  store i6 %kernel_data_V_3_39_ret, i6* @kernel_data_V_3_39, align 1

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="280" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset:246  store i6 %kernel_data_V_3_60_ret, i6* @kernel_data_V_3_60, align 1

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="281" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset:247  store i6 %kernel_data_V_3_61_ret, i6* @kernel_data_V_3_61, align 1

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="282" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset:248  store i6 %kernel_data_V_3_62_ret, i6* @kernel_data_V_3_62, align 1

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="283" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset:249  store i6 %kernel_data_V_3_63_ret, i6* @kernel_data_V_3_63, align 1

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="284" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset:250  store i6 %kernel_data_V_3_64_ret, i6* @kernel_data_V_3_64, align 1

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="285" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset:251  store i6 %kernel_data_V_3_65_ret, i6* @kernel_data_V_3_65, align 1

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="286" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset:252  store i6 %kernel_data_V_3_66_ret, i6* @kernel_data_V_3_66, align 1

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="287" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset:253  store i6 %kernel_data_V_3_67_ret, i6* @kernel_data_V_3_67, align 1

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="288" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset:254  store i6 %kernel_data_V_3_68_ret, i6* @kernel_data_V_3_68, align 1

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="289" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset:255  store i6 %kernel_data_V_3_69_ret, i6* @kernel_data_V_3_69, align 1

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="290" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32">
<![CDATA[
.reset:256  %sX_3_load = load i32* @sX_3, align 4

]]></Node>
<StgValue><ssdm name="sX_3_load"/></StgValue>
</operation>

<operation id="291" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:257  %icmp_ln271 = icmp eq i32 %sX_3_load, 2

]]></Node>
<StgValue><ssdm name="icmp_ln271"/></StgValue>
</operation>

<operation id="292" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32">
<![CDATA[
.reset:258  %sY_3_load = load i32* @sY_3, align 4

]]></Node>
<StgValue><ssdm name="sY_3_load"/></StgValue>
</operation>

<operation id="293" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:259  %icmp_ln271_1 = icmp eq i32 %sY_3_load, 2

]]></Node>
<StgValue><ssdm name="icmp_ln271_1"/></StgValue>
</operation>

<operation id="294" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="32">
<![CDATA[
.reset:260  %pY_3_load = load i32* @pY_3, align 4

]]></Node>
<StgValue><ssdm name="pY_3_load"/></StgValue>
</operation>

<operation id="295" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset:261  %tmp = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %pY_3_load, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="296" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
.reset:262  %icmp_ln271_4 = icmp sgt i31 %tmp, 0

]]></Node>
<StgValue><ssdm name="icmp_ln271_4"/></StgValue>
</operation>

<operation id="297" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="32">
<![CDATA[
.reset:263  %pX_3_load = load i32* @pX_3, align 4

]]></Node>
<StgValue><ssdm name="pX_3_load"/></StgValue>
</operation>

<operation id="298" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset:264  %tmp_250 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %pX_3_load, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_250"/></StgValue>
</operation>

<operation id="299" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
.reset:265  %icmp_ln271_5 = icmp sgt i31 %tmp_250, 0

]]></Node>
<StgValue><ssdm name="icmp_ln271_5"/></StgValue>
</operation>

<operation id="300" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset:266  %and_ln271 = and i1 %icmp_ln271, %icmp_ln271_1

]]></Node>
<StgValue><ssdm name="and_ln271"/></StgValue>
</operation>

<operation id="301" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset:267  %and_ln271_1 = and i1 %icmp_ln271_4, %icmp_ln271_5

]]></Node>
<StgValue><ssdm name="and_ln271_1"/></StgValue>
</operation>

<operation id="302" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset:268  %and_ln271_2 = and i1 %and_ln271_1, %and_ln271

]]></Node>
<StgValue><ssdm name="and_ln271_2"/></StgValue>
</operation>

<operation id="303" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.reset:269  %add_ln78 = add i10 %indvar_flatten31, 1

]]></Node>
<StgValue><ssdm name="add_ln78"/></StgValue>
</operation>

<operation id="304" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.reset:270  br i1 %and_ln271_2, label %"nnet::dense_resource<ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13_mult>.region_begin", label %._crit_edge22.i.i

]]></Node>
<StgValue><ssdm name="br_ln271"/></StgValue>
</operation>

<operation id="305" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln271_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13_mult>.region_begin:0  %rbegin25_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([138 x i8]* @nnet_KD_KD_dense_resource_MD_ap_fixed_MD_6_MC_AC_1_MC_AC_s) nounwind

]]></Node>
<StgValue><ssdm name="rbegin25_i_i"/></StgValue>
</operation>

<operation id="306" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln271_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13_mult>.region_begin:1  br label %ReuseLoop_begin

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="307" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
ReuseLoop_begin:0  %w_index30 = phi i4 [ 0, %"nnet::dense_resource<ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13_mult>.region_begin" ], [ %w_index, %ReuseLoop_end ]

]]></Node>
<StgValue><ssdm name="w_index30"/></StgValue>
</operation>

<operation id="308" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ReuseLoop_begin:14  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str64)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="309" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
ReuseLoop_begin:16  %w_index = add i4 %w_index30, 1

]]></Node>
<StgValue><ssdm name="w_index"/></StgValue>
</operation>

<operation id="310" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0">
<![CDATA[
ReuseLoop_begin:17  switch i4 %w_index30, label %branch6404 [
    i4 0, label %branch6390
    i4 1, label %branch6391
    i4 2, label %branch6392
    i4 3, label %branch6393
    i4 4, label %branch6394
    i4 5, label %branch6395
    i4 6, label %branch6396
    i4 7, label %branch6397
    i4 -8, label %branch6398
    i4 -7, label %branch6399
    i4 -6, label %branch6400
    i4 -5, label %branch6401
    i4 -4, label %branch6402
    i4 -3, label %branch6403
  ]

]]></Node>
<StgValue><ssdm name="switch_ln76"/></StgValue>
</operation>

<operation id="311" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="64" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.013270:1  %zext_ln76 = zext i4 %w_index30 to i64

]]></Node>
<StgValue><ssdm name="zext_ln76"/></StgValue>
</operation>

<operation id="312" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="4" op_0_bw="432" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.013270:2  %w13_V_addr = getelementptr [15 x i432]* @w13_V, i64 0, i64 %zext_ln76

]]></Node>
<StgValue><ssdm name="w13_V_addr"/></StgValue>
</operation>

<operation id="313" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="432" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.013270:3  %w13_V_load = load i432* %w13_V_addr, align 8

]]></Node>
<StgValue><ssdm name="w13_V_load"/></StgValue>
</operation>

<operation id="314" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.013270:10  switch i4 %w_index30, label %branch6329 [
    i4 0, label %branch6315
    i4 1, label %branch6316
    i4 2, label %branch6317
    i4 3, label %branch6318
    i4 4, label %branch6319
    i4 5, label %branch6320
    i4 6, label %branch6321
    i4 7, label %branch6322
    i4 -8, label %branch6323
    i4 -7, label %branch6324
    i4 -6, label %branch6325
    i4 -5, label %branch6326
    i4 -4, label %branch6327
    i4 -3, label %branch6328
  ]

]]></Node>
<StgValue><ssdm name="switch_ln76"/></StgValue>
</operation>

<operation id="315" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4478" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
ReuseLoop_end:19  %icmp_ln64 = icmp eq i4 %w_index30, -2

]]></Node>
<StgValue><ssdm name="icmp_ln64"/></StgValue>
</operation>

<operation id="316" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4480" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
ReuseLoop_end:21  br i1 %icmp_ln64, label %"nnet::dense_resource<ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13_mult>.region_end", label %ReuseLoop_begin

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="317" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch6403:0  %kernel_data_V_3_13_load_1 = load i6* @kernel_data_V_3_13, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_13_load_1"/></StgValue>
</operation>

<operation id="318" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="0">
<![CDATA[
branch6403:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.013270

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="319" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch6402:0  %kernel_data_V_3_12_load_1 = load i6* @kernel_data_V_3_12, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_12_load_1"/></StgValue>
</operation>

<operation id="320" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="0" op_0_bw="0">
<![CDATA[
branch6402:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.013270

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="321" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch6401:0  %kernel_data_V_3_11_load_1 = load i6* @kernel_data_V_3_11, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_11_load_1"/></StgValue>
</operation>

<operation id="322" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="0">
<![CDATA[
branch6401:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.013270

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="323" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch6400:0  %kernel_data_V_3_10_load_1 = load i6* @kernel_data_V_3_10, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_10_load_1"/></StgValue>
</operation>

<operation id="324" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="0" op_0_bw="0">
<![CDATA[
branch6400:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.013270

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="325" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch6399:0  %kernel_data_V_3_9_load = load i6* @kernel_data_V_3_9, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_9_load"/></StgValue>
</operation>

<operation id="326" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="0" op_0_bw="0">
<![CDATA[
branch6399:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.013270

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="327" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch6398:0  %kernel_data_V_3_8_load = load i6* @kernel_data_V_3_8, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_8_load"/></StgValue>
</operation>

<operation id="328" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="0" op_0_bw="0">
<![CDATA[
branch6398:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.013270

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="329" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch6397:0  %kernel_data_V_3_7_load = load i6* @kernel_data_V_3_7, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_7_load"/></StgValue>
</operation>

<operation id="330" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="0" op_0_bw="0">
<![CDATA[
branch6397:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.013270

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="331" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch6396:0  %kernel_data_V_3_6_load = load i6* @kernel_data_V_3_6, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_6_load"/></StgValue>
</operation>

<operation id="332" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="0" op_0_bw="0">
<![CDATA[
branch6396:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.013270

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="333" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch6395:0  %kernel_data_V_3_5_load = load i6* @kernel_data_V_3_5, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_5_load"/></StgValue>
</operation>

<operation id="334" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="0">
<![CDATA[
branch6395:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.013270

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="335" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch6394:0  %kernel_data_V_3_4_load = load i6* @kernel_data_V_3_4, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_4_load"/></StgValue>
</operation>

<operation id="336" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="0">
<![CDATA[
branch6394:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.013270

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="337" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch6393:0  %kernel_data_V_3_3_load = load i6* @kernel_data_V_3_3, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_3_load"/></StgValue>
</operation>

<operation id="338" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="0" op_0_bw="0">
<![CDATA[
branch6393:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.013270

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="339" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch6392:0  %kernel_data_V_3_2_load = load i6* @kernel_data_V_3_2, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_2_load"/></StgValue>
</operation>

<operation id="340" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="0" op_0_bw="0">
<![CDATA[
branch6392:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.013270

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="341" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch6391:0  %kernel_data_V_3_1_load = load i6* @kernel_data_V_3_1, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_1_load"/></StgValue>
</operation>

<operation id="342" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="0" op_0_bw="0">
<![CDATA[
branch6391:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.013270

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="343" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch6390:0  %kernel_data_V_3_0_load = load i6* @kernel_data_V_3_0, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_0_load"/></StgValue>
</operation>

<operation id="344" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="0">
<![CDATA[
branch6390:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.013270

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="345" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch6404:0  %kernel_data_V_3_14_load_1 = load i6* @kernel_data_V_3_14, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_14_load_1"/></StgValue>
</operation>

<operation id="346" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="0" op_0_bw="0">
<![CDATA[
branch6404:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.013270

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="347" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="432" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.013270:3  %w13_V_load = load i432* %w13_V_addr, align 8

]]></Node>
<StgValue><ssdm name="w13_V_load"/></StgValue>
</operation>

<operation id="348" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="6" op_0_bw="432">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.013270:4  %trunc_ln76 = trunc i432 %w13_V_load to i6

]]></Node>
<StgValue><ssdm name="trunc_ln76"/></StgValue>
</operation>

<operation id="349" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch6328:0  %kernel_data_V_3_28_load_1 = load i6* @kernel_data_V_3_28, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_28_load_1"/></StgValue>
</operation>

<operation id="350" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="0" op_0_bw="0">
<![CDATA[
branch6328:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.013088

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="351" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch6327:0  %kernel_data_V_3_27_load_1 = load i6* @kernel_data_V_3_27, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_27_load_1"/></StgValue>
</operation>

<operation id="352" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="0" op_0_bw="0">
<![CDATA[
branch6327:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.013088

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="353" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch6326:0  %kernel_data_V_3_26_load_1 = load i6* @kernel_data_V_3_26, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_26_load_1"/></StgValue>
</operation>

<operation id="354" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="0" op_0_bw="0">
<![CDATA[
branch6326:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.013088

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="355" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch6325:0  %kernel_data_V_3_25_load_1 = load i6* @kernel_data_V_3_25, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_25_load_1"/></StgValue>
</operation>

<operation id="356" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="0" op_0_bw="0">
<![CDATA[
branch6325:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.013088

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="357" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch6324:0  %kernel_data_V_3_24_load_1 = load i6* @kernel_data_V_3_24, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_24_load_1"/></StgValue>
</operation>

<operation id="358" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="0" op_0_bw="0">
<![CDATA[
branch6324:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.013088

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="359" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch6323:0  %kernel_data_V_3_23_load_1 = load i6* @kernel_data_V_3_23, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_23_load_1"/></StgValue>
</operation>

<operation id="360" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="0" op_0_bw="0">
<![CDATA[
branch6323:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.013088

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="361" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch6322:0  %kernel_data_V_3_22_load_1 = load i6* @kernel_data_V_3_22, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_22_load_1"/></StgValue>
</operation>

<operation id="362" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="0" op_0_bw="0">
<![CDATA[
branch6322:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.013088

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="363" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch6321:0  %kernel_data_V_3_21_load_1 = load i6* @kernel_data_V_3_21, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_21_load_1"/></StgValue>
</operation>

<operation id="364" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="0" op_0_bw="0">
<![CDATA[
branch6321:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.013088

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="365" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch6320:0  %kernel_data_V_3_20_load_1 = load i6* @kernel_data_V_3_20, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_20_load_1"/></StgValue>
</operation>

<operation id="366" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="0" op_0_bw="0">
<![CDATA[
branch6320:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.013088

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="367" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch6319:0  %kernel_data_V_3_19_load_1 = load i6* @kernel_data_V_3_19, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_19_load_1"/></StgValue>
</operation>

<operation id="368" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="0" op_0_bw="0">
<![CDATA[
branch6319:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.013088

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="369" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch6318:0  %kernel_data_V_3_18_load_1 = load i6* @kernel_data_V_3_18, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_18_load_1"/></StgValue>
</operation>

<operation id="370" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="0" op_0_bw="0">
<![CDATA[
branch6318:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.013088

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="371" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch6317:0  %kernel_data_V_3_17_load_1 = load i6* @kernel_data_V_3_17, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_17_load_1"/></StgValue>
</operation>

<operation id="372" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="0" op_0_bw="0">
<![CDATA[
branch6317:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.013088

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="373" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch6316:0  %kernel_data_V_3_16_load_1 = load i6* @kernel_data_V_3_16, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_16_load_1"/></StgValue>
</operation>

<operation id="374" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="0" op_0_bw="0">
<![CDATA[
branch6316:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.013088

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="375" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch6315:0  %kernel_data_V_3_15_load_1 = load i6* @kernel_data_V_3_15, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_15_load_1"/></StgValue>
</operation>

<operation id="376" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="0" op_0_bw="0">
<![CDATA[
branch6315:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.013088

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="377" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch6329:0  %kernel_data_V_3_29_load_1 = load i6* @kernel_data_V_3_29, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_29_load_1"/></StgValue>
</operation>

<operation id="378" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="0" op_0_bw="0">
<![CDATA[
branch6329:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.013088

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="379" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch6253:0  %kernel_data_V_3_43_load_1 = load i6* @kernel_data_V_3_43, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_43_load_1"/></StgValue>
</operation>

<operation id="380" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="0" op_0_bw="0">
<![CDATA[
branch6253:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.012907

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="381" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch6252:0  %kernel_data_V_3_42_load_1 = load i6* @kernel_data_V_3_42, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_42_load_1"/></StgValue>
</operation>

<operation id="382" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="0" op_0_bw="0">
<![CDATA[
branch6252:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.012907

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="383" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch6251:0  %kernel_data_V_3_41_load_1 = load i6* @kernel_data_V_3_41, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_41_load_1"/></StgValue>
</operation>

<operation id="384" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="0" op_0_bw="0">
<![CDATA[
branch6251:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.012907

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="385" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch6250:0  %kernel_data_V_3_40_load_1 = load i6* @kernel_data_V_3_40, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_40_load_1"/></StgValue>
</operation>

<operation id="386" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="0" op_0_bw="0">
<![CDATA[
branch6250:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.012907

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="387" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch6249:0  %kernel_data_V_3_39_load = load i6* @kernel_data_V_3_39, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_39_load"/></StgValue>
</operation>

<operation id="388" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="0" op_0_bw="0">
<![CDATA[
branch6249:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.012907

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="389" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch6248:0  %kernel_data_V_3_38_load = load i6* @kernel_data_V_3_38, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_38_load"/></StgValue>
</operation>

<operation id="390" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="0" op_0_bw="0">
<![CDATA[
branch6248:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.012907

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="391" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch6247:0  %kernel_data_V_3_37_load = load i6* @kernel_data_V_3_37, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_37_load"/></StgValue>
</operation>

<operation id="392" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="0" op_0_bw="0">
<![CDATA[
branch6247:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.012907

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="393" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch6246:0  %kernel_data_V_3_36_load = load i6* @kernel_data_V_3_36, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_36_load"/></StgValue>
</operation>

<operation id="394" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="0" op_0_bw="0">
<![CDATA[
branch6246:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.012907

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="395" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch6245:0  %kernel_data_V_3_35_load = load i6* @kernel_data_V_3_35, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_35_load"/></StgValue>
</operation>

<operation id="396" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="0" op_0_bw="0">
<![CDATA[
branch6245:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.012907

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="397" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch6244:0  %kernel_data_V_3_34_load = load i6* @kernel_data_V_3_34, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_34_load"/></StgValue>
</operation>

<operation id="398" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="0" op_0_bw="0">
<![CDATA[
branch6244:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.012907

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="399" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch6243:0  %kernel_data_V_3_33_load = load i6* @kernel_data_V_3_33, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_33_load"/></StgValue>
</operation>

<operation id="400" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="0" op_0_bw="0">
<![CDATA[
branch6243:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.012907

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="401" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch6242:0  %kernel_data_V_3_32_load = load i6* @kernel_data_V_3_32, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_32_load"/></StgValue>
</operation>

<operation id="402" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="0" op_0_bw="0">
<![CDATA[
branch6242:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.012907

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="403" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch6241:0  %kernel_data_V_3_31_load = load i6* @kernel_data_V_3_31, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_31_load"/></StgValue>
</operation>

<operation id="404" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="0" op_0_bw="0">
<![CDATA[
branch6241:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.012907

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="405" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch6240:0  %kernel_data_V_3_30_load = load i6* @kernel_data_V_3_30, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_30_load"/></StgValue>
</operation>

<operation id="406" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="0" op_0_bw="0">
<![CDATA[
branch6240:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.012907

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="407" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch6254:0  %kernel_data_V_3_44_load_1 = load i6* @kernel_data_V_3_44, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_44_load_1"/></StgValue>
</operation>

<operation id="408" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="0" op_0_bw="0">
<![CDATA[
branch6254:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.012907

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="409" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch6178:0  %kernel_data_V_3_58_load_1 = load i6* @kernel_data_V_3_58, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_58_load_1"/></StgValue>
</operation>

<operation id="410" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="0" op_0_bw="0">
<![CDATA[
branch6178:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.012726

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="411" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch6177:0  %kernel_data_V_3_57_load_1 = load i6* @kernel_data_V_3_57, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_57_load_1"/></StgValue>
</operation>

<operation id="412" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="0" op_0_bw="0">
<![CDATA[
branch6177:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.012726

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="413" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch6176:0  %kernel_data_V_3_56_load_1 = load i6* @kernel_data_V_3_56, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_56_load_1"/></StgValue>
</operation>

<operation id="414" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="0" op_0_bw="0">
<![CDATA[
branch6176:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.012726

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="415" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch6175:0  %kernel_data_V_3_55_load_1 = load i6* @kernel_data_V_3_55, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_55_load_1"/></StgValue>
</operation>

<operation id="416" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="0" op_0_bw="0">
<![CDATA[
branch6175:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.012726

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="417" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch6174:0  %kernel_data_V_3_54_load_1 = load i6* @kernel_data_V_3_54, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_54_load_1"/></StgValue>
</operation>

<operation id="418" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="0" op_0_bw="0">
<![CDATA[
branch6174:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.012726

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="419" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch6173:0  %kernel_data_V_3_53_load_1 = load i6* @kernel_data_V_3_53, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_53_load_1"/></StgValue>
</operation>

<operation id="420" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="0" op_0_bw="0">
<![CDATA[
branch6173:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.012726

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="421" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch6172:0  %kernel_data_V_3_52_load_1 = load i6* @kernel_data_V_3_52, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_52_load_1"/></StgValue>
</operation>

<operation id="422" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="0" op_0_bw="0">
<![CDATA[
branch6172:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.012726

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="423" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch6171:0  %kernel_data_V_3_51_load_1 = load i6* @kernel_data_V_3_51, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_51_load_1"/></StgValue>
</operation>

<operation id="424" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="0" op_0_bw="0">
<![CDATA[
branch6171:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.012726

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="425" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch6170:0  %kernel_data_V_3_50_load_1 = load i6* @kernel_data_V_3_50, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_50_load_1"/></StgValue>
</operation>

<operation id="426" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="0" op_0_bw="0">
<![CDATA[
branch6170:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.012726

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="427" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch6169:0  %kernel_data_V_3_49_load_1 = load i6* @kernel_data_V_3_49, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_49_load_1"/></StgValue>
</operation>

<operation id="428" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="0" op_0_bw="0">
<![CDATA[
branch6169:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.012726

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="429" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch6168:0  %kernel_data_V_3_48_load_1 = load i6* @kernel_data_V_3_48, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_48_load_1"/></StgValue>
</operation>

<operation id="430" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="0" op_0_bw="0">
<![CDATA[
branch6168:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.012726

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="431" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch6167:0  %kernel_data_V_3_47_load_1 = load i6* @kernel_data_V_3_47, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_47_load_1"/></StgValue>
</operation>

<operation id="432" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="0" op_0_bw="0">
<![CDATA[
branch6167:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.012726

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="433" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch6166:0  %kernel_data_V_3_46_load_1 = load i6* @kernel_data_V_3_46, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_46_load_1"/></StgValue>
</operation>

<operation id="434" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="0" op_0_bw="0">
<![CDATA[
branch6166:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.012726

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="435" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch6165:0  %kernel_data_V_3_45_load_1 = load i6* @kernel_data_V_3_45, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_45_load_1"/></StgValue>
</operation>

<operation id="436" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="0" op_0_bw="0">
<![CDATA[
branch6165:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.012726

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="437" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch6179:0  %kernel_data_V_3_59_load_1 = load i6* @kernel_data_V_3_59, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_59_load_1"/></StgValue>
</operation>

<operation id="438" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="0" op_0_bw="0">
<![CDATA[
branch6179:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.012726

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="439" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch6103:0  %kernel_data_V_3_73_load_1 = load i6* @kernel_data_V_3_73, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_73_load_1"/></StgValue>
</operation>

<operation id="440" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="0" op_0_bw="0">
<![CDATA[
branch6103:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.012545

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="441" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch6102:0  %kernel_data_V_3_72_load_1 = load i6* @kernel_data_V_3_72, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_72_load_1"/></StgValue>
</operation>

<operation id="442" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="0" op_0_bw="0">
<![CDATA[
branch6102:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.012545

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="443" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch6101:0  %kernel_data_V_3_71_load_1 = load i6* @kernel_data_V_3_71, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_71_load_1"/></StgValue>
</operation>

<operation id="444" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="0" op_0_bw="0">
<![CDATA[
branch6101:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.012545

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="445" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch6100:0  %kernel_data_V_3_70_load_1 = load i6* @kernel_data_V_3_70, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_70_load_1"/></StgValue>
</operation>

<operation id="446" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="0" op_0_bw="0">
<![CDATA[
branch6100:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.012545

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="447" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch6099:0  %kernel_data_V_3_69_load = load i6* @kernel_data_V_3_69, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_69_load"/></StgValue>
</operation>

<operation id="448" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="0" op_0_bw="0">
<![CDATA[
branch6099:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.012545

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="449" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch6098:0  %kernel_data_V_3_68_load = load i6* @kernel_data_V_3_68, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_68_load"/></StgValue>
</operation>

<operation id="450" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="0" op_0_bw="0">
<![CDATA[
branch6098:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.012545

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="451" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch6097:0  %kernel_data_V_3_67_load = load i6* @kernel_data_V_3_67, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_67_load"/></StgValue>
</operation>

<operation id="452" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="0" op_0_bw="0">
<![CDATA[
branch6097:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.012545

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="453" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch6096:0  %kernel_data_V_3_66_load = load i6* @kernel_data_V_3_66, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_66_load"/></StgValue>
</operation>

<operation id="454" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="0" op_0_bw="0">
<![CDATA[
branch6096:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.012545

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="455" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch6095:0  %kernel_data_V_3_65_load = load i6* @kernel_data_V_3_65, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_65_load"/></StgValue>
</operation>

<operation id="456" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="0" op_0_bw="0">
<![CDATA[
branch6095:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.012545

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="457" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch6094:0  %kernel_data_V_3_64_load = load i6* @kernel_data_V_3_64, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_64_load"/></StgValue>
</operation>

<operation id="458" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="0" op_0_bw="0">
<![CDATA[
branch6094:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.012545

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="459" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch6093:0  %kernel_data_V_3_63_load = load i6* @kernel_data_V_3_63, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_63_load"/></StgValue>
</operation>

<operation id="460" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="0" op_0_bw="0">
<![CDATA[
branch6093:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.012545

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="461" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch6092:0  %kernel_data_V_3_62_load = load i6* @kernel_data_V_3_62, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_62_load"/></StgValue>
</operation>

<operation id="462" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="0" op_0_bw="0">
<![CDATA[
branch6092:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.012545

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="463" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch6091:0  %kernel_data_V_3_61_load = load i6* @kernel_data_V_3_61, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_61_load"/></StgValue>
</operation>

<operation id="464" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="0" op_0_bw="0">
<![CDATA[
branch6091:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.012545

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="465" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch6090:0  %kernel_data_V_3_60_load = load i6* @kernel_data_V_3_60, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_60_load"/></StgValue>
</operation>

<operation id="466" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="0" op_0_bw="0">
<![CDATA[
branch6090:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.012545

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="467" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch6104:0  %kernel_data_V_3_74_load_1 = load i6* @kernel_data_V_3_74, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_74_load_1"/></StgValue>
</operation>

<operation id="468" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="0" op_0_bw="0">
<![CDATA[
branch6104:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.012545

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="469" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch6028:0  %kernel_data_V_3_88_load_1 = load i6* @kernel_data_V_3_88, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_88_load_1"/></StgValue>
</operation>

<operation id="470" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="0" op_0_bw="0">
<![CDATA[
branch6028:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.012364

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="471" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch6027:0  %kernel_data_V_3_87_load_1 = load i6* @kernel_data_V_3_87, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_87_load_1"/></StgValue>
</operation>

<operation id="472" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="0" op_0_bw="0">
<![CDATA[
branch6027:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.012364

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="473" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch6026:0  %kernel_data_V_3_86_load_1 = load i6* @kernel_data_V_3_86, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_86_load_1"/></StgValue>
</operation>

<operation id="474" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="0" op_0_bw="0">
<![CDATA[
branch6026:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.012364

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="475" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch6025:0  %kernel_data_V_3_85_load_1 = load i6* @kernel_data_V_3_85, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_85_load_1"/></StgValue>
</operation>

<operation id="476" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="0" op_0_bw="0">
<![CDATA[
branch6025:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.012364

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="477" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch6024:0  %kernel_data_V_3_84_load_1 = load i6* @kernel_data_V_3_84, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_84_load_1"/></StgValue>
</operation>

<operation id="478" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="0" op_0_bw="0">
<![CDATA[
branch6024:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.012364

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="479" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch6023:0  %kernel_data_V_3_83_load_1 = load i6* @kernel_data_V_3_83, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_83_load_1"/></StgValue>
</operation>

<operation id="480" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="0" op_0_bw="0">
<![CDATA[
branch6023:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.012364

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="481" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch6022:0  %kernel_data_V_3_82_load_1 = load i6* @kernel_data_V_3_82, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_82_load_1"/></StgValue>
</operation>

<operation id="482" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="0" op_0_bw="0">
<![CDATA[
branch6022:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.012364

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="483" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch6021:0  %kernel_data_V_3_81_load_1 = load i6* @kernel_data_V_3_81, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_81_load_1"/></StgValue>
</operation>

<operation id="484" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="0" op_0_bw="0">
<![CDATA[
branch6021:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.012364

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="485" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch6020:0  %kernel_data_V_3_80_load_1 = load i6* @kernel_data_V_3_80, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_80_load_1"/></StgValue>
</operation>

<operation id="486" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="0" op_0_bw="0">
<![CDATA[
branch6020:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.012364

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="487" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch6019:0  %kernel_data_V_3_79_load_1 = load i6* @kernel_data_V_3_79, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_79_load_1"/></StgValue>
</operation>

<operation id="488" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="0" op_0_bw="0">
<![CDATA[
branch6019:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.012364

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="489" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch6018:0  %kernel_data_V_3_78_load_1 = load i6* @kernel_data_V_3_78, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_78_load_1"/></StgValue>
</operation>

<operation id="490" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="0" op_0_bw="0">
<![CDATA[
branch6018:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.012364

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="491" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch6017:0  %kernel_data_V_3_77_load_1 = load i6* @kernel_data_V_3_77, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_77_load_1"/></StgValue>
</operation>

<operation id="492" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="0" op_0_bw="0">
<![CDATA[
branch6017:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.012364

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="493" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch6016:0  %kernel_data_V_3_76_load_1 = load i6* @kernel_data_V_3_76, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_76_load_1"/></StgValue>
</operation>

<operation id="494" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="0" op_0_bw="0">
<![CDATA[
branch6016:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.012364

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="495" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch6015:0  %kernel_data_V_3_75_load_1 = load i6* @kernel_data_V_3_75, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_75_load_1"/></StgValue>
</operation>

<operation id="496" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="0" op_0_bw="0">
<![CDATA[
branch6015:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.012364

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="497" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch6029:0  %kernel_data_V_3_89_load_1 = load i6* @kernel_data_V_3_89, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_89_load_1"/></StgValue>
</operation>

<operation id="498" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="0" op_0_bw="0">
<![CDATA[
branch6029:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.012364

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="499" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5863:0  %kernel_data_V_3_13_load_2 = load i6* @kernel_data_V_3_13, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_13_load_2"/></StgValue>
</operation>

<operation id="500" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="0" op_0_bw="0">
<![CDATA[
branch5863:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.012093

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="501" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5862:0  %kernel_data_V_3_12_load_2 = load i6* @kernel_data_V_3_12, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_12_load_2"/></StgValue>
</operation>

<operation id="502" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="0" op_0_bw="0">
<![CDATA[
branch5862:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.012093

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="503" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5861:0  %kernel_data_V_3_11_load_2 = load i6* @kernel_data_V_3_11, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_11_load_2"/></StgValue>
</operation>

<operation id="504" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="0" op_0_bw="0">
<![CDATA[
branch5861:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.012093

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="505" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5860:0  %kernel_data_V_3_10_load_2 = load i6* @kernel_data_V_3_10, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_10_load_2"/></StgValue>
</operation>

<operation id="506" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="0" op_0_bw="0">
<![CDATA[
branch5860:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.012093

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="507" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5859:0  %kernel_data_V_3_9_load_1 = load i6* @kernel_data_V_3_9, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_9_load_1"/></StgValue>
</operation>

<operation id="508" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="0" op_0_bw="0">
<![CDATA[
branch5859:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.012093

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="509" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5858:0  %kernel_data_V_3_8_load_1 = load i6* @kernel_data_V_3_8, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_8_load_1"/></StgValue>
</operation>

<operation id="510" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="0" op_0_bw="0">
<![CDATA[
branch5858:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.012093

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="511" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5857:0  %kernel_data_V_3_7_load_1 = load i6* @kernel_data_V_3_7, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_7_load_1"/></StgValue>
</operation>

<operation id="512" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="0" op_0_bw="0">
<![CDATA[
branch5857:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.012093

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="513" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5856:0  %kernel_data_V_3_6_load_1 = load i6* @kernel_data_V_3_6, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_6_load_1"/></StgValue>
</operation>

<operation id="514" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="0" op_0_bw="0">
<![CDATA[
branch5856:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.012093

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="515" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5855:0  %kernel_data_V_3_5_load_1 = load i6* @kernel_data_V_3_5, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_5_load_1"/></StgValue>
</operation>

<operation id="516" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="0" op_0_bw="0">
<![CDATA[
branch5855:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.012093

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="517" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5854:0  %kernel_data_V_3_4_load_1 = load i6* @kernel_data_V_3_4, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_4_load_1"/></StgValue>
</operation>

<operation id="518" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="0" op_0_bw="0">
<![CDATA[
branch5854:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.012093

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="519" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5853:0  %kernel_data_V_3_3_load_1 = load i6* @kernel_data_V_3_3, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_3_load_1"/></StgValue>
</operation>

<operation id="520" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="0" op_0_bw="0">
<![CDATA[
branch5853:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.012093

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="521" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5852:0  %kernel_data_V_3_2_load_1 = load i6* @kernel_data_V_3_2, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_2_load_1"/></StgValue>
</operation>

<operation id="522" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="0" op_0_bw="0">
<![CDATA[
branch5852:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.012093

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="523" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5851:0  %kernel_data_V_3_1_load_1 = load i6* @kernel_data_V_3_1, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_1_load_1"/></StgValue>
</operation>

<operation id="524" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="0" op_0_bw="0">
<![CDATA[
branch5851:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.012093

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="525" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5850:0  %kernel_data_V_3_0_load_1 = load i6* @kernel_data_V_3_0, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_0_load_1"/></StgValue>
</operation>

<operation id="526" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="0" op_0_bw="0">
<![CDATA[
branch5850:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.012093

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="527" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5864:0  %kernel_data_V_3_14_load_2 = load i6* @kernel_data_V_3_14, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_14_load_2"/></StgValue>
</operation>

<operation id="528" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="0" op_0_bw="0">
<![CDATA[
branch5864:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.012093

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="529" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5788:0  %kernel_data_V_3_28_load_2 = load i6* @kernel_data_V_3_28, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_28_load_2"/></StgValue>
</operation>

<operation id="530" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="0" op_0_bw="0">
<![CDATA[
branch5788:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011911

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="531" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5787:0  %kernel_data_V_3_27_load_2 = load i6* @kernel_data_V_3_27, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_27_load_2"/></StgValue>
</operation>

<operation id="532" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="0" op_0_bw="0">
<![CDATA[
branch5787:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011911

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="533" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5786:0  %kernel_data_V_3_26_load_2 = load i6* @kernel_data_V_3_26, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_26_load_2"/></StgValue>
</operation>

<operation id="534" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="0" op_0_bw="0">
<![CDATA[
branch5786:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011911

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="535" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5785:0  %kernel_data_V_3_25_load_2 = load i6* @kernel_data_V_3_25, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_25_load_2"/></StgValue>
</operation>

<operation id="536" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="0" op_0_bw="0">
<![CDATA[
branch5785:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011911

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="537" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5784:0  %kernel_data_V_3_24_load_2 = load i6* @kernel_data_V_3_24, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_24_load_2"/></StgValue>
</operation>

<operation id="538" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="0" op_0_bw="0">
<![CDATA[
branch5784:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011911

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="539" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5783:0  %kernel_data_V_3_23_load_2 = load i6* @kernel_data_V_3_23, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_23_load_2"/></StgValue>
</operation>

<operation id="540" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="0" op_0_bw="0">
<![CDATA[
branch5783:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011911

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="541" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5782:0  %kernel_data_V_3_22_load_2 = load i6* @kernel_data_V_3_22, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_22_load_2"/></StgValue>
</operation>

<operation id="542" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="0" op_0_bw="0">
<![CDATA[
branch5782:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011911

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="543" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5781:0  %kernel_data_V_3_21_load_2 = load i6* @kernel_data_V_3_21, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_21_load_2"/></StgValue>
</operation>

<operation id="544" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="0" op_0_bw="0">
<![CDATA[
branch5781:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011911

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="545" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5780:0  %kernel_data_V_3_20_load_2 = load i6* @kernel_data_V_3_20, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_20_load_2"/></StgValue>
</operation>

<operation id="546" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="0" op_0_bw="0">
<![CDATA[
branch5780:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011911

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="547" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5779:0  %kernel_data_V_3_19_load_2 = load i6* @kernel_data_V_3_19, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_19_load_2"/></StgValue>
</operation>

<operation id="548" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="0" op_0_bw="0">
<![CDATA[
branch5779:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011911

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="549" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5778:0  %kernel_data_V_3_18_load_2 = load i6* @kernel_data_V_3_18, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_18_load_2"/></StgValue>
</operation>

<operation id="550" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="0" op_0_bw="0">
<![CDATA[
branch5778:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011911

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="551" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5777:0  %kernel_data_V_3_17_load_2 = load i6* @kernel_data_V_3_17, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_17_load_2"/></StgValue>
</operation>

<operation id="552" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="0" op_0_bw="0">
<![CDATA[
branch5777:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011911

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="553" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5776:0  %kernel_data_V_3_16_load_2 = load i6* @kernel_data_V_3_16, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_16_load_2"/></StgValue>
</operation>

<operation id="554" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="0" op_0_bw="0">
<![CDATA[
branch5776:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011911

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="555" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5775:0  %kernel_data_V_3_15_load_2 = load i6* @kernel_data_V_3_15, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_15_load_2"/></StgValue>
</operation>

<operation id="556" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="0" op_0_bw="0">
<![CDATA[
branch5775:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011911

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="557" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5789:0  %kernel_data_V_3_29_load_2 = load i6* @kernel_data_V_3_29, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_29_load_2"/></StgValue>
</operation>

<operation id="558" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="0" op_0_bw="0">
<![CDATA[
branch5789:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011911

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="559" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5713:0  %kernel_data_V_3_43_load_2 = load i6* @kernel_data_V_3_43, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_43_load_2"/></StgValue>
</operation>

<operation id="560" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="0" op_0_bw="0">
<![CDATA[
branch5713:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011730

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="561" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5712:0  %kernel_data_V_3_42_load_2 = load i6* @kernel_data_V_3_42, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_42_load_2"/></StgValue>
</operation>

<operation id="562" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="0" op_0_bw="0">
<![CDATA[
branch5712:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011730

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="563" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5711:0  %kernel_data_V_3_41_load_2 = load i6* @kernel_data_V_3_41, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_41_load_2"/></StgValue>
</operation>

<operation id="564" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="0" op_0_bw="0">
<![CDATA[
branch5711:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011730

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="565" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5710:0  %kernel_data_V_3_40_load_2 = load i6* @kernel_data_V_3_40, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_40_load_2"/></StgValue>
</operation>

<operation id="566" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="0" op_0_bw="0">
<![CDATA[
branch5710:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011730

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="567" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5709:0  %kernel_data_V_3_39_load_1 = load i6* @kernel_data_V_3_39, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_39_load_1"/></StgValue>
</operation>

<operation id="568" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="0" op_0_bw="0">
<![CDATA[
branch5709:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011730

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="569" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5708:0  %kernel_data_V_3_38_load_1 = load i6* @kernel_data_V_3_38, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_38_load_1"/></StgValue>
</operation>

<operation id="570" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="0" op_0_bw="0">
<![CDATA[
branch5708:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011730

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="571" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5707:0  %kernel_data_V_3_37_load_1 = load i6* @kernel_data_V_3_37, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_37_load_1"/></StgValue>
</operation>

<operation id="572" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="0" op_0_bw="0">
<![CDATA[
branch5707:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011730

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="573" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5706:0  %kernel_data_V_3_36_load_1 = load i6* @kernel_data_V_3_36, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_36_load_1"/></StgValue>
</operation>

<operation id="574" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="0" op_0_bw="0">
<![CDATA[
branch5706:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011730

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="575" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5705:0  %kernel_data_V_3_35_load_1 = load i6* @kernel_data_V_3_35, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_35_load_1"/></StgValue>
</operation>

<operation id="576" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="0" op_0_bw="0">
<![CDATA[
branch5705:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011730

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="577" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5704:0  %kernel_data_V_3_34_load_1 = load i6* @kernel_data_V_3_34, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_34_load_1"/></StgValue>
</operation>

<operation id="578" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="0" op_0_bw="0">
<![CDATA[
branch5704:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011730

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="579" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5703:0  %kernel_data_V_3_33_load_1 = load i6* @kernel_data_V_3_33, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_33_load_1"/></StgValue>
</operation>

<operation id="580" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="0" op_0_bw="0">
<![CDATA[
branch5703:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011730

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="581" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5702:0  %kernel_data_V_3_32_load_1 = load i6* @kernel_data_V_3_32, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_32_load_1"/></StgValue>
</operation>

<operation id="582" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="0" op_0_bw="0">
<![CDATA[
branch5702:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011730

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="583" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5701:0  %kernel_data_V_3_31_load_1 = load i6* @kernel_data_V_3_31, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_31_load_1"/></StgValue>
</operation>

<operation id="584" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="0" op_0_bw="0">
<![CDATA[
branch5701:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011730

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="585" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5700:0  %kernel_data_V_3_30_load_1 = load i6* @kernel_data_V_3_30, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_30_load_1"/></StgValue>
</operation>

<operation id="586" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="0" op_0_bw="0">
<![CDATA[
branch5700:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011730

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="587" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5714:0  %kernel_data_V_3_44_load_2 = load i6* @kernel_data_V_3_44, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_44_load_2"/></StgValue>
</operation>

<operation id="588" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="0" op_0_bw="0">
<![CDATA[
branch5714:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011730

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="589" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5638:0  %kernel_data_V_3_58_load_2 = load i6* @kernel_data_V_3_58, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_58_load_2"/></StgValue>
</operation>

<operation id="590" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="0" op_0_bw="0">
<![CDATA[
branch5638:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011549

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="591" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5637:0  %kernel_data_V_3_57_load_2 = load i6* @kernel_data_V_3_57, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_57_load_2"/></StgValue>
</operation>

<operation id="592" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="0" op_0_bw="0">
<![CDATA[
branch5637:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011549

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="593" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5636:0  %kernel_data_V_3_56_load_2 = load i6* @kernel_data_V_3_56, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_56_load_2"/></StgValue>
</operation>

<operation id="594" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="0" op_0_bw="0">
<![CDATA[
branch5636:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011549

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="595" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5635:0  %kernel_data_V_3_55_load_2 = load i6* @kernel_data_V_3_55, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_55_load_2"/></StgValue>
</operation>

<operation id="596" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="0" op_0_bw="0">
<![CDATA[
branch5635:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011549

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="597" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5634:0  %kernel_data_V_3_54_load_2 = load i6* @kernel_data_V_3_54, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_54_load_2"/></StgValue>
</operation>

<operation id="598" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="0" op_0_bw="0">
<![CDATA[
branch5634:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011549

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="599" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5633:0  %kernel_data_V_3_53_load_2 = load i6* @kernel_data_V_3_53, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_53_load_2"/></StgValue>
</operation>

<operation id="600" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="0" op_0_bw="0">
<![CDATA[
branch5633:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011549

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="601" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5632:0  %kernel_data_V_3_52_load_2 = load i6* @kernel_data_V_3_52, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_52_load_2"/></StgValue>
</operation>

<operation id="602" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="0" op_0_bw="0">
<![CDATA[
branch5632:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011549

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="603" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5631:0  %kernel_data_V_3_51_load_2 = load i6* @kernel_data_V_3_51, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_51_load_2"/></StgValue>
</operation>

<operation id="604" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="0" op_0_bw="0">
<![CDATA[
branch5631:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011549

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="605" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5630:0  %kernel_data_V_3_50_load_2 = load i6* @kernel_data_V_3_50, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_50_load_2"/></StgValue>
</operation>

<operation id="606" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="0" op_0_bw="0">
<![CDATA[
branch5630:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011549

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="607" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5629:0  %kernel_data_V_3_49_load_2 = load i6* @kernel_data_V_3_49, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_49_load_2"/></StgValue>
</operation>

<operation id="608" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="0" op_0_bw="0">
<![CDATA[
branch5629:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011549

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="609" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5628:0  %kernel_data_V_3_48_load_2 = load i6* @kernel_data_V_3_48, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_48_load_2"/></StgValue>
</operation>

<operation id="610" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="0" op_0_bw="0">
<![CDATA[
branch5628:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011549

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="611" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5627:0  %kernel_data_V_3_47_load_2 = load i6* @kernel_data_V_3_47, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_47_load_2"/></StgValue>
</operation>

<operation id="612" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="0" op_0_bw="0">
<![CDATA[
branch5627:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011549

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="613" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5626:0  %kernel_data_V_3_46_load_2 = load i6* @kernel_data_V_3_46, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_46_load_2"/></StgValue>
</operation>

<operation id="614" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="0" op_0_bw="0">
<![CDATA[
branch5626:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011549

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="615" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5625:0  %kernel_data_V_3_45_load_2 = load i6* @kernel_data_V_3_45, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_45_load_2"/></StgValue>
</operation>

<operation id="616" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="0" op_0_bw="0">
<![CDATA[
branch5625:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011549

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="617" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5639:0  %kernel_data_V_3_59_load_2 = load i6* @kernel_data_V_3_59, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_59_load_2"/></StgValue>
</operation>

<operation id="618" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="0" op_0_bw="0">
<![CDATA[
branch5639:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011549

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="619" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5563:0  %kernel_data_V_3_73_load_2 = load i6* @kernel_data_V_3_73, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_73_load_2"/></StgValue>
</operation>

<operation id="620" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="0" op_0_bw="0">
<![CDATA[
branch5563:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011368

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="621" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5562:0  %kernel_data_V_3_72_load_2 = load i6* @kernel_data_V_3_72, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_72_load_2"/></StgValue>
</operation>

<operation id="622" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="0" op_0_bw="0">
<![CDATA[
branch5562:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011368

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="623" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5561:0  %kernel_data_V_3_71_load_2 = load i6* @kernel_data_V_3_71, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_71_load_2"/></StgValue>
</operation>

<operation id="624" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="0" op_0_bw="0">
<![CDATA[
branch5561:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011368

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="625" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5560:0  %kernel_data_V_3_70_load_2 = load i6* @kernel_data_V_3_70, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_70_load_2"/></StgValue>
</operation>

<operation id="626" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="0" op_0_bw="0">
<![CDATA[
branch5560:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011368

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="627" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5559:0  %kernel_data_V_3_69_load_1 = load i6* @kernel_data_V_3_69, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_69_load_1"/></StgValue>
</operation>

<operation id="628" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="0" op_0_bw="0">
<![CDATA[
branch5559:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011368

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="629" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5558:0  %kernel_data_V_3_68_load_1 = load i6* @kernel_data_V_3_68, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_68_load_1"/></StgValue>
</operation>

<operation id="630" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="0" op_0_bw="0">
<![CDATA[
branch5558:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011368

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="631" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5557:0  %kernel_data_V_3_67_load_1 = load i6* @kernel_data_V_3_67, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_67_load_1"/></StgValue>
</operation>

<operation id="632" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="0" op_0_bw="0">
<![CDATA[
branch5557:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011368

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="633" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5556:0  %kernel_data_V_3_66_load_1 = load i6* @kernel_data_V_3_66, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_66_load_1"/></StgValue>
</operation>

<operation id="634" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="0" op_0_bw="0">
<![CDATA[
branch5556:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011368

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="635" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5555:0  %kernel_data_V_3_65_load_1 = load i6* @kernel_data_V_3_65, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_65_load_1"/></StgValue>
</operation>

<operation id="636" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="0" op_0_bw="0">
<![CDATA[
branch5555:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011368

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="637" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5554:0  %kernel_data_V_3_64_load_1 = load i6* @kernel_data_V_3_64, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_64_load_1"/></StgValue>
</operation>

<operation id="638" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="0" op_0_bw="0">
<![CDATA[
branch5554:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011368

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="639" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5553:0  %kernel_data_V_3_63_load_1 = load i6* @kernel_data_V_3_63, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_63_load_1"/></StgValue>
</operation>

<operation id="640" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="0" op_0_bw="0">
<![CDATA[
branch5553:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011368

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="641" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5552:0  %kernel_data_V_3_62_load_1 = load i6* @kernel_data_V_3_62, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_62_load_1"/></StgValue>
</operation>

<operation id="642" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="0" op_0_bw="0">
<![CDATA[
branch5552:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011368

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="643" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5551:0  %kernel_data_V_3_61_load_1 = load i6* @kernel_data_V_3_61, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_61_load_1"/></StgValue>
</operation>

<operation id="644" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="0" op_0_bw="0">
<![CDATA[
branch5551:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011368

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="645" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5550:0  %kernel_data_V_3_60_load_1 = load i6* @kernel_data_V_3_60, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_60_load_1"/></StgValue>
</operation>

<operation id="646" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="0" op_0_bw="0">
<![CDATA[
branch5550:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011368

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="647" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5564:0  %kernel_data_V_3_74_load_2 = load i6* @kernel_data_V_3_74, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_74_load_2"/></StgValue>
</operation>

<operation id="648" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="0" op_0_bw="0">
<![CDATA[
branch5564:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011368

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="649" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5488:0  %kernel_data_V_3_88_load_2 = load i6* @kernel_data_V_3_88, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_88_load_2"/></StgValue>
</operation>

<operation id="650" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="0" op_0_bw="0">
<![CDATA[
branch5488:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011187

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="651" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5487:0  %kernel_data_V_3_87_load_2 = load i6* @kernel_data_V_3_87, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_87_load_2"/></StgValue>
</operation>

<operation id="652" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="0" op_0_bw="0">
<![CDATA[
branch5487:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011187

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="653" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5486:0  %kernel_data_V_3_86_load_2 = load i6* @kernel_data_V_3_86, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_86_load_2"/></StgValue>
</operation>

<operation id="654" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="0" op_0_bw="0">
<![CDATA[
branch5486:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011187

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="655" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5485:0  %kernel_data_V_3_85_load_2 = load i6* @kernel_data_V_3_85, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_85_load_2"/></StgValue>
</operation>

<operation id="656" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="0" op_0_bw="0">
<![CDATA[
branch5485:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011187

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="657" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5484:0  %kernel_data_V_3_84_load_2 = load i6* @kernel_data_V_3_84, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_84_load_2"/></StgValue>
</operation>

<operation id="658" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="0" op_0_bw="0">
<![CDATA[
branch5484:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011187

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="659" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5483:0  %kernel_data_V_3_83_load_2 = load i6* @kernel_data_V_3_83, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_83_load_2"/></StgValue>
</operation>

<operation id="660" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="0" op_0_bw="0">
<![CDATA[
branch5483:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011187

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="661" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5482:0  %kernel_data_V_3_82_load_2 = load i6* @kernel_data_V_3_82, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_82_load_2"/></StgValue>
</operation>

<operation id="662" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="0" op_0_bw="0">
<![CDATA[
branch5482:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011187

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="663" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5481:0  %kernel_data_V_3_81_load_2 = load i6* @kernel_data_V_3_81, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_81_load_2"/></StgValue>
</operation>

<operation id="664" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="0" op_0_bw="0">
<![CDATA[
branch5481:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011187

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="665" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5480:0  %kernel_data_V_3_80_load_2 = load i6* @kernel_data_V_3_80, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_80_load_2"/></StgValue>
</operation>

<operation id="666" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="0" op_0_bw="0">
<![CDATA[
branch5480:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011187

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="667" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5479:0  %kernel_data_V_3_79_load_2 = load i6* @kernel_data_V_3_79, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_79_load_2"/></StgValue>
</operation>

<operation id="668" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="0" op_0_bw="0">
<![CDATA[
branch5479:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011187

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="669" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5478:0  %kernel_data_V_3_78_load_2 = load i6* @kernel_data_V_3_78, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_78_load_2"/></StgValue>
</operation>

<operation id="670" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="0" op_0_bw="0">
<![CDATA[
branch5478:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011187

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="671" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5477:0  %kernel_data_V_3_77_load_2 = load i6* @kernel_data_V_3_77, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_77_load_2"/></StgValue>
</operation>

<operation id="672" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="0" op_0_bw="0">
<![CDATA[
branch5477:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011187

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="673" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5476:0  %kernel_data_V_3_76_load_2 = load i6* @kernel_data_V_3_76, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_76_load_2"/></StgValue>
</operation>

<operation id="674" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="0" op_0_bw="0">
<![CDATA[
branch5476:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011187

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="675" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5475:0  %kernel_data_V_3_75_load_2 = load i6* @kernel_data_V_3_75, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_75_load_2"/></StgValue>
</operation>

<operation id="676" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="0" op_0_bw="0">
<![CDATA[
branch5475:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011187

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="677" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5489:0  %kernel_data_V_3_89_load_2 = load i6* @kernel_data_V_3_89, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_89_load_2"/></StgValue>
</operation>

<operation id="678" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="0" op_0_bw="0">
<![CDATA[
branch5489:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011187

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="679" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1129" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5323:0  %kernel_data_V_3_13_load_3 = load i6* @kernel_data_V_3_13, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_13_load_3"/></StgValue>
</operation>

<operation id="680" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1130" bw="0" op_0_bw="0">
<![CDATA[
branch5323:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011006

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="681" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5322:0  %kernel_data_V_3_12_load_3 = load i6* @kernel_data_V_3_12, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_12_load_3"/></StgValue>
</operation>

<operation id="682" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="0" op_0_bw="0">
<![CDATA[
branch5322:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011006

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="683" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1135" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5321:0  %kernel_data_V_3_11_load_3 = load i6* @kernel_data_V_3_11, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_11_load_3"/></StgValue>
</operation>

<operation id="684" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="0" op_0_bw="0">
<![CDATA[
branch5321:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011006

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="685" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5320:0  %kernel_data_V_3_10_load_3 = load i6* @kernel_data_V_3_10, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_10_load_3"/></StgValue>
</operation>

<operation id="686" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="0" op_0_bw="0">
<![CDATA[
branch5320:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011006

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="687" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5319:0  %kernel_data_V_3_9_load_2 = load i6* @kernel_data_V_3_9, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_9_load_2"/></StgValue>
</operation>

<operation id="688" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="0" op_0_bw="0">
<![CDATA[
branch5319:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011006

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="689" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5318:0  %kernel_data_V_3_8_load_2 = load i6* @kernel_data_V_3_8, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_8_load_2"/></StgValue>
</operation>

<operation id="690" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="0" op_0_bw="0">
<![CDATA[
branch5318:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011006

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="691" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5317:0  %kernel_data_V_3_7_load_2 = load i6* @kernel_data_V_3_7, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_7_load_2"/></StgValue>
</operation>

<operation id="692" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="0" op_0_bw="0">
<![CDATA[
branch5317:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011006

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="693" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5316:0  %kernel_data_V_3_6_load_2 = load i6* @kernel_data_V_3_6, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_6_load_2"/></StgValue>
</operation>

<operation id="694" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="0" op_0_bw="0">
<![CDATA[
branch5316:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011006

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="695" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5315:0  %kernel_data_V_3_5_load_2 = load i6* @kernel_data_V_3_5, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_5_load_2"/></StgValue>
</operation>

<operation id="696" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="0" op_0_bw="0">
<![CDATA[
branch5315:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011006

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="697" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5314:0  %kernel_data_V_3_4_load_2 = load i6* @kernel_data_V_3_4, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_4_load_2"/></StgValue>
</operation>

<operation id="698" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1157" bw="0" op_0_bw="0">
<![CDATA[
branch5314:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011006

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="699" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5313:0  %kernel_data_V_3_3_load_2 = load i6* @kernel_data_V_3_3, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_3_load_2"/></StgValue>
</operation>

<operation id="700" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="0" op_0_bw="0">
<![CDATA[
branch5313:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011006

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="701" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5312:0  %kernel_data_V_3_2_load_2 = load i6* @kernel_data_V_3_2, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_2_load_2"/></StgValue>
</operation>

<operation id="702" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="0" op_0_bw="0">
<![CDATA[
branch5312:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011006

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="703" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1165" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5311:0  %kernel_data_V_3_1_load_2 = load i6* @kernel_data_V_3_1, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_1_load_2"/></StgValue>
</operation>

<operation id="704" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="0" op_0_bw="0">
<![CDATA[
branch5311:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011006

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="705" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5310:0  %kernel_data_V_3_0_load_2 = load i6* @kernel_data_V_3_0, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_0_load_2"/></StgValue>
</operation>

<operation id="706" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1169" bw="0" op_0_bw="0">
<![CDATA[
branch5310:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011006

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="707" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5324:0  %kernel_data_V_3_14_load_3 = load i6* @kernel_data_V_3_14, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_14_load_3"/></StgValue>
</operation>

<operation id="708" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="0" op_0_bw="0">
<![CDATA[
branch5324:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011006

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="709" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1183" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5248:0  %kernel_data_V_3_28_load_3 = load i6* @kernel_data_V_3_28, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_28_load_3"/></StgValue>
</operation>

<operation id="710" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="0" op_0_bw="0">
<![CDATA[
branch5248:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.010824

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="711" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1186" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5247:0  %kernel_data_V_3_27_load_3 = load i6* @kernel_data_V_3_27, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_27_load_3"/></StgValue>
</operation>

<operation id="712" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="0" op_0_bw="0">
<![CDATA[
branch5247:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.010824

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="713" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1189" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5246:0  %kernel_data_V_3_26_load_3 = load i6* @kernel_data_V_3_26, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_26_load_3"/></StgValue>
</operation>

<operation id="714" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="0" op_0_bw="0">
<![CDATA[
branch5246:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.010824

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="715" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5245:0  %kernel_data_V_3_25_load_3 = load i6* @kernel_data_V_3_25, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_25_load_3"/></StgValue>
</operation>

<operation id="716" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="0" op_0_bw="0">
<![CDATA[
branch5245:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.010824

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="717" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1195" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5244:0  %kernel_data_V_3_24_load_3 = load i6* @kernel_data_V_3_24, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_24_load_3"/></StgValue>
</operation>

<operation id="718" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1196" bw="0" op_0_bw="0">
<![CDATA[
branch5244:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.010824

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="719" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5243:0  %kernel_data_V_3_23_load_3 = load i6* @kernel_data_V_3_23, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_23_load_3"/></StgValue>
</operation>

<operation id="720" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1199" bw="0" op_0_bw="0">
<![CDATA[
branch5243:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.010824

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="721" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1201" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5242:0  %kernel_data_V_3_22_load_3 = load i6* @kernel_data_V_3_22, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_22_load_3"/></StgValue>
</operation>

<operation id="722" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1202" bw="0" op_0_bw="0">
<![CDATA[
branch5242:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.010824

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="723" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1204" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5241:0  %kernel_data_V_3_21_load_3 = load i6* @kernel_data_V_3_21, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_21_load_3"/></StgValue>
</operation>

<operation id="724" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="0" op_0_bw="0">
<![CDATA[
branch5241:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.010824

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="725" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1207" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5240:0  %kernel_data_V_3_20_load_3 = load i6* @kernel_data_V_3_20, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_20_load_3"/></StgValue>
</operation>

<operation id="726" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1208" bw="0" op_0_bw="0">
<![CDATA[
branch5240:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.010824

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="727" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1210" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5239:0  %kernel_data_V_3_19_load_3 = load i6* @kernel_data_V_3_19, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_19_load_3"/></StgValue>
</operation>

<operation id="728" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="0" op_0_bw="0">
<![CDATA[
branch5239:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.010824

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="729" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1213" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5238:0  %kernel_data_V_3_18_load_3 = load i6* @kernel_data_V_3_18, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_18_load_3"/></StgValue>
</operation>

<operation id="730" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1214" bw="0" op_0_bw="0">
<![CDATA[
branch5238:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.010824

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="731" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1216" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5237:0  %kernel_data_V_3_17_load_3 = load i6* @kernel_data_V_3_17, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_17_load_3"/></StgValue>
</operation>

<operation id="732" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1217" bw="0" op_0_bw="0">
<![CDATA[
branch5237:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.010824

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="733" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1219" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5236:0  %kernel_data_V_3_16_load_3 = load i6* @kernel_data_V_3_16, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_16_load_3"/></StgValue>
</operation>

<operation id="734" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1220" bw="0" op_0_bw="0">
<![CDATA[
branch5236:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.010824

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="735" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1222" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5235:0  %kernel_data_V_3_15_load_3 = load i6* @kernel_data_V_3_15, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_15_load_3"/></StgValue>
</operation>

<operation id="736" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="0" op_0_bw="0">
<![CDATA[
branch5235:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.010824

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="737" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1225" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5249:0  %kernel_data_V_3_29_load_3 = load i6* @kernel_data_V_3_29, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_29_load_3"/></StgValue>
</operation>

<operation id="738" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="0" op_0_bw="0">
<![CDATA[
branch5249:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.010824

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="739" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1237" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5173:0  %kernel_data_V_3_43_load_3 = load i6* @kernel_data_V_3_43, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_43_load_3"/></StgValue>
</operation>

<operation id="740" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="0" op_0_bw="0">
<![CDATA[
branch5173:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.010643

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="741" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5172:0  %kernel_data_V_3_42_load_3 = load i6* @kernel_data_V_3_42, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_42_load_3"/></StgValue>
</operation>

<operation id="742" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="0" op_0_bw="0">
<![CDATA[
branch5172:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.010643

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="743" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1243" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5171:0  %kernel_data_V_3_41_load_3 = load i6* @kernel_data_V_3_41, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_41_load_3"/></StgValue>
</operation>

<operation id="744" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="0" op_0_bw="0">
<![CDATA[
branch5171:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.010643

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="745" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5170:0  %kernel_data_V_3_40_load_3 = load i6* @kernel_data_V_3_40, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_40_load_3"/></StgValue>
</operation>

<operation id="746" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="0" op_0_bw="0">
<![CDATA[
branch5170:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.010643

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="747" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5169:0  %kernel_data_V_3_39_load_2 = load i6* @kernel_data_V_3_39, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_39_load_2"/></StgValue>
</operation>

<operation id="748" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="0" op_0_bw="0">
<![CDATA[
branch5169:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.010643

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="749" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5168:0  %kernel_data_V_3_38_load_2 = load i6* @kernel_data_V_3_38, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_38_load_2"/></StgValue>
</operation>

<operation id="750" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="0" op_0_bw="0">
<![CDATA[
branch5168:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.010643

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="751" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1255" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5167:0  %kernel_data_V_3_37_load_2 = load i6* @kernel_data_V_3_37, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_37_load_2"/></StgValue>
</operation>

<operation id="752" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1256" bw="0" op_0_bw="0">
<![CDATA[
branch5167:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.010643

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="753" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1258" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5166:0  %kernel_data_V_3_36_load_2 = load i6* @kernel_data_V_3_36, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_36_load_2"/></StgValue>
</operation>

<operation id="754" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1259" bw="0" op_0_bw="0">
<![CDATA[
branch5166:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.010643

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="755" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1261" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5165:0  %kernel_data_V_3_35_load_2 = load i6* @kernel_data_V_3_35, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_35_load_2"/></StgValue>
</operation>

<operation id="756" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1262" bw="0" op_0_bw="0">
<![CDATA[
branch5165:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.010643

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="757" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1264" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5164:0  %kernel_data_V_3_34_load_2 = load i6* @kernel_data_V_3_34, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_34_load_2"/></StgValue>
</operation>

<operation id="758" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1265" bw="0" op_0_bw="0">
<![CDATA[
branch5164:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.010643

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="759" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1267" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5163:0  %kernel_data_V_3_33_load_2 = load i6* @kernel_data_V_3_33, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_33_load_2"/></StgValue>
</operation>

<operation id="760" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="0" op_0_bw="0">
<![CDATA[
branch5163:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.010643

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="761" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5162:0  %kernel_data_V_3_32_load_2 = load i6* @kernel_data_V_3_32, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_32_load_2"/></StgValue>
</operation>

<operation id="762" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1271" bw="0" op_0_bw="0">
<![CDATA[
branch5162:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.010643

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="763" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1273" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5161:0  %kernel_data_V_3_31_load_2 = load i6* @kernel_data_V_3_31, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_31_load_2"/></StgValue>
</operation>

<operation id="764" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="0" op_0_bw="0">
<![CDATA[
branch5161:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.010643

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="765" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1276" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5160:0  %kernel_data_V_3_30_load_2 = load i6* @kernel_data_V_3_30, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_30_load_2"/></StgValue>
</operation>

<operation id="766" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="0" op_0_bw="0">
<![CDATA[
branch5160:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.010643

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="767" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1279" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5174:0  %kernel_data_V_3_44_load_3 = load i6* @kernel_data_V_3_44, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_44_load_3"/></StgValue>
</operation>

<operation id="768" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1280" bw="0" op_0_bw="0">
<![CDATA[
branch5174:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.010643

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="769" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5098:0  %kernel_data_V_3_58_load_3 = load i6* @kernel_data_V_3_58, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_58_load_3"/></StgValue>
</operation>

<operation id="770" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="0" op_0_bw="0">
<![CDATA[
branch5098:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.010462

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="771" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5097:0  %kernel_data_V_3_57_load_3 = load i6* @kernel_data_V_3_57, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_57_load_3"/></StgValue>
</operation>

<operation id="772" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="0" op_0_bw="0">
<![CDATA[
branch5097:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.010462

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="773" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1297" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5096:0  %kernel_data_V_3_56_load_3 = load i6* @kernel_data_V_3_56, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_56_load_3"/></StgValue>
</operation>

<operation id="774" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="0" op_0_bw="0">
<![CDATA[
branch5096:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.010462

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="775" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1300" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5095:0  %kernel_data_V_3_55_load_3 = load i6* @kernel_data_V_3_55, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_55_load_3"/></StgValue>
</operation>

<operation id="776" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="0" op_0_bw="0">
<![CDATA[
branch5095:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.010462

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="777" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1303" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5094:0  %kernel_data_V_3_54_load_3 = load i6* @kernel_data_V_3_54, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_54_load_3"/></StgValue>
</operation>

<operation id="778" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="0" op_0_bw="0">
<![CDATA[
branch5094:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.010462

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="779" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1306" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5093:0  %kernel_data_V_3_53_load_3 = load i6* @kernel_data_V_3_53, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_53_load_3"/></StgValue>
</operation>

<operation id="780" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="0" op_0_bw="0">
<![CDATA[
branch5093:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.010462

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="781" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1309" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5092:0  %kernel_data_V_3_52_load_3 = load i6* @kernel_data_V_3_52, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_52_load_3"/></StgValue>
</operation>

<operation id="782" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1310" bw="0" op_0_bw="0">
<![CDATA[
branch5092:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.010462

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="783" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5091:0  %kernel_data_V_3_51_load_3 = load i6* @kernel_data_V_3_51, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_51_load_3"/></StgValue>
</operation>

<operation id="784" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="0" op_0_bw="0">
<![CDATA[
branch5091:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.010462

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="785" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5090:0  %kernel_data_V_3_50_load_3 = load i6* @kernel_data_V_3_50, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_50_load_3"/></StgValue>
</operation>

<operation id="786" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1316" bw="0" op_0_bw="0">
<![CDATA[
branch5090:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.010462

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="787" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1318" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5089:0  %kernel_data_V_3_49_load_3 = load i6* @kernel_data_V_3_49, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_49_load_3"/></StgValue>
</operation>

<operation id="788" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="0" op_0_bw="0">
<![CDATA[
branch5089:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.010462

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="789" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1321" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5088:0  %kernel_data_V_3_48_load_3 = load i6* @kernel_data_V_3_48, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_48_load_3"/></StgValue>
</operation>

<operation id="790" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1322" bw="0" op_0_bw="0">
<![CDATA[
branch5088:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.010462

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="791" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1324" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5087:0  %kernel_data_V_3_47_load_3 = load i6* @kernel_data_V_3_47, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_47_load_3"/></StgValue>
</operation>

<operation id="792" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1325" bw="0" op_0_bw="0">
<![CDATA[
branch5087:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.010462

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="793" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1327" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5086:0  %kernel_data_V_3_46_load_3 = load i6* @kernel_data_V_3_46, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_46_load_3"/></StgValue>
</operation>

<operation id="794" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="0" op_0_bw="0">
<![CDATA[
branch5086:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.010462

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="795" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5085:0  %kernel_data_V_3_45_load_3 = load i6* @kernel_data_V_3_45, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_45_load_3"/></StgValue>
</operation>

<operation id="796" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1331" bw="0" op_0_bw="0">
<![CDATA[
branch5085:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.010462

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="797" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5099:0  %kernel_data_V_3_59_load_3 = load i6* @kernel_data_V_3_59, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_59_load_3"/></StgValue>
</operation>

<operation id="798" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1334" bw="0" op_0_bw="0">
<![CDATA[
branch5099:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.010462

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="799" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1345" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5023:0  %kernel_data_V_3_73_load_3 = load i6* @kernel_data_V_3_73, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_73_load_3"/></StgValue>
</operation>

<operation id="800" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1346" bw="0" op_0_bw="0">
<![CDATA[
branch5023:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.010281

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="801" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1348" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5022:0  %kernel_data_V_3_72_load_3 = load i6* @kernel_data_V_3_72, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_72_load_3"/></StgValue>
</operation>

<operation id="802" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="0" op_0_bw="0">
<![CDATA[
branch5022:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.010281

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="803" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1351" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5021:0  %kernel_data_V_3_71_load_3 = load i6* @kernel_data_V_3_71, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_71_load_3"/></StgValue>
</operation>

<operation id="804" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1352" bw="0" op_0_bw="0">
<![CDATA[
branch5021:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.010281

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="805" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1354" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5020:0  %kernel_data_V_3_70_load_3 = load i6* @kernel_data_V_3_70, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_70_load_3"/></StgValue>
</operation>

<operation id="806" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="0" op_0_bw="0">
<![CDATA[
branch5020:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.010281

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="807" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1357" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5019:0  %kernel_data_V_3_69_load_2 = load i6* @kernel_data_V_3_69, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_69_load_2"/></StgValue>
</operation>

<operation id="808" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="0" op_0_bw="0">
<![CDATA[
branch5019:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.010281

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="809" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1360" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5018:0  %kernel_data_V_3_68_load_2 = load i6* @kernel_data_V_3_68, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_68_load_2"/></StgValue>
</operation>

<operation id="810" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="0" op_0_bw="0">
<![CDATA[
branch5018:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.010281

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="811" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5017:0  %kernel_data_V_3_67_load_2 = load i6* @kernel_data_V_3_67, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_67_load_2"/></StgValue>
</operation>

<operation id="812" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="0" op_0_bw="0">
<![CDATA[
branch5017:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.010281

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="813" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5016:0  %kernel_data_V_3_66_load_2 = load i6* @kernel_data_V_3_66, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_66_load_2"/></StgValue>
</operation>

<operation id="814" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1367" bw="0" op_0_bw="0">
<![CDATA[
branch5016:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.010281

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="815" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1369" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5015:0  %kernel_data_V_3_65_load_2 = load i6* @kernel_data_V_3_65, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_65_load_2"/></StgValue>
</operation>

<operation id="816" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="0" op_0_bw="0">
<![CDATA[
branch5015:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.010281

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="817" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1372" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5014:0  %kernel_data_V_3_64_load_2 = load i6* @kernel_data_V_3_64, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_64_load_2"/></StgValue>
</operation>

<operation id="818" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1373" bw="0" op_0_bw="0">
<![CDATA[
branch5014:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.010281

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="819" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1375" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5013:0  %kernel_data_V_3_63_load_2 = load i6* @kernel_data_V_3_63, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_63_load_2"/></StgValue>
</operation>

<operation id="820" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1376" bw="0" op_0_bw="0">
<![CDATA[
branch5013:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.010281

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="821" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1378" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5012:0  %kernel_data_V_3_62_load_2 = load i6* @kernel_data_V_3_62, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_62_load_2"/></StgValue>
</operation>

<operation id="822" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1379" bw="0" op_0_bw="0">
<![CDATA[
branch5012:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.010281

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="823" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1381" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5011:0  %kernel_data_V_3_61_load_2 = load i6* @kernel_data_V_3_61, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_61_load_2"/></StgValue>
</operation>

<operation id="824" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="0" op_0_bw="0">
<![CDATA[
branch5011:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.010281

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="825" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1384" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5010:0  %kernel_data_V_3_60_load_2 = load i6* @kernel_data_V_3_60, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_60_load_2"/></StgValue>
</operation>

<operation id="826" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1385" bw="0" op_0_bw="0">
<![CDATA[
branch5010:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.010281

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="827" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1387" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch5024:0  %kernel_data_V_3_74_load_3 = load i6* @kernel_data_V_3_74, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_74_load_3"/></StgValue>
</operation>

<operation id="828" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1388" bw="0" op_0_bw="0">
<![CDATA[
branch5024:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.010281

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="829" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1399" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4948:0  %kernel_data_V_3_88_load_3 = load i6* @kernel_data_V_3_88, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_88_load_3"/></StgValue>
</operation>

<operation id="830" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1400" bw="0" op_0_bw="0">
<![CDATA[
branch4948:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.010100

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="831" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1402" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4947:0  %kernel_data_V_3_87_load_3 = load i6* @kernel_data_V_3_87, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_87_load_3"/></StgValue>
</operation>

<operation id="832" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1403" bw="0" op_0_bw="0">
<![CDATA[
branch4947:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.010100

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="833" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1405" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4946:0  %kernel_data_V_3_86_load_3 = load i6* @kernel_data_V_3_86, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_86_load_3"/></StgValue>
</operation>

<operation id="834" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="0" op_0_bw="0">
<![CDATA[
branch4946:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.010100

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="835" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1408" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4945:0  %kernel_data_V_3_85_load_3 = load i6* @kernel_data_V_3_85, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_85_load_3"/></StgValue>
</operation>

<operation id="836" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1409" bw="0" op_0_bw="0">
<![CDATA[
branch4945:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.010100

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="837" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4944:0  %kernel_data_V_3_84_load_3 = load i6* @kernel_data_V_3_84, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_84_load_3"/></StgValue>
</operation>

<operation id="838" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="0" op_0_bw="0">
<![CDATA[
branch4944:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.010100

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="839" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1414" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4943:0  %kernel_data_V_3_83_load_3 = load i6* @kernel_data_V_3_83, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_83_load_3"/></StgValue>
</operation>

<operation id="840" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="0" op_0_bw="0">
<![CDATA[
branch4943:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.010100

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="841" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1417" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4942:0  %kernel_data_V_3_82_load_3 = load i6* @kernel_data_V_3_82, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_82_load_3"/></StgValue>
</operation>

<operation id="842" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1418" bw="0" op_0_bw="0">
<![CDATA[
branch4942:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.010100

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="843" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1420" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4941:0  %kernel_data_V_3_81_load_3 = load i6* @kernel_data_V_3_81, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_81_load_3"/></StgValue>
</operation>

<operation id="844" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1421" bw="0" op_0_bw="0">
<![CDATA[
branch4941:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.010100

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="845" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1423" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4940:0  %kernel_data_V_3_80_load_3 = load i6* @kernel_data_V_3_80, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_80_load_3"/></StgValue>
</operation>

<operation id="846" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="0" op_0_bw="0">
<![CDATA[
branch4940:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.010100

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="847" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1426" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4939:0  %kernel_data_V_3_79_load_3 = load i6* @kernel_data_V_3_79, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_79_load_3"/></StgValue>
</operation>

<operation id="848" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1427" bw="0" op_0_bw="0">
<![CDATA[
branch4939:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.010100

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="849" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1429" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4938:0  %kernel_data_V_3_78_load_3 = load i6* @kernel_data_V_3_78, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_78_load_3"/></StgValue>
</operation>

<operation id="850" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1430" bw="0" op_0_bw="0">
<![CDATA[
branch4938:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.010100

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="851" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1432" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4937:0  %kernel_data_V_3_77_load_3 = load i6* @kernel_data_V_3_77, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_77_load_3"/></StgValue>
</operation>

<operation id="852" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1433" bw="0" op_0_bw="0">
<![CDATA[
branch4937:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.010100

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="853" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1435" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4936:0  %kernel_data_V_3_76_load_3 = load i6* @kernel_data_V_3_76, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_76_load_3"/></StgValue>
</operation>

<operation id="854" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1436" bw="0" op_0_bw="0">
<![CDATA[
branch4936:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.010100

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="855" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1438" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4935:0  %kernel_data_V_3_75_load_3 = load i6* @kernel_data_V_3_75, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_75_load_3"/></StgValue>
</operation>

<operation id="856" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="0" op_0_bw="0">
<![CDATA[
branch4935:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.010100

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="857" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4949:0  %kernel_data_V_3_89_load_3 = load i6* @kernel_data_V_3_89, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_89_load_3"/></StgValue>
</operation>

<operation id="858" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="0" op_0_bw="0">
<![CDATA[
branch4949:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.010100

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="859" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1464" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4783:0  %kernel_data_V_3_13_load_4 = load i6* @kernel_data_V_3_13, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_13_load_4"/></StgValue>
</operation>

<operation id="860" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1465" bw="0" op_0_bw="0">
<![CDATA[
branch4783:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09919

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="861" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1467" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4782:0  %kernel_data_V_3_12_load_4 = load i6* @kernel_data_V_3_12, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_12_load_4"/></StgValue>
</operation>

<operation id="862" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1468" bw="0" op_0_bw="0">
<![CDATA[
branch4782:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09919

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="863" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1470" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4781:0  %kernel_data_V_3_11_load_4 = load i6* @kernel_data_V_3_11, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_11_load_4"/></StgValue>
</operation>

<operation id="864" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1471" bw="0" op_0_bw="0">
<![CDATA[
branch4781:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09919

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="865" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1473" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4780:0  %kernel_data_V_3_10_load_4 = load i6* @kernel_data_V_3_10, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_10_load_4"/></StgValue>
</operation>

<operation id="866" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1474" bw="0" op_0_bw="0">
<![CDATA[
branch4780:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09919

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="867" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1476" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4779:0  %kernel_data_V_3_9_load_3 = load i6* @kernel_data_V_3_9, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_9_load_3"/></StgValue>
</operation>

<operation id="868" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1477" bw="0" op_0_bw="0">
<![CDATA[
branch4779:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09919

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="869" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1479" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4778:0  %kernel_data_V_3_8_load_3 = load i6* @kernel_data_V_3_8, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_8_load_3"/></StgValue>
</operation>

<operation id="870" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1480" bw="0" op_0_bw="0">
<![CDATA[
branch4778:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09919

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="871" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1482" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4777:0  %kernel_data_V_3_7_load_3 = load i6* @kernel_data_V_3_7, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_7_load_3"/></StgValue>
</operation>

<operation id="872" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1483" bw="0" op_0_bw="0">
<![CDATA[
branch4777:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09919

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="873" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1485" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4776:0  %kernel_data_V_3_6_load_3 = load i6* @kernel_data_V_3_6, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_6_load_3"/></StgValue>
</operation>

<operation id="874" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1486" bw="0" op_0_bw="0">
<![CDATA[
branch4776:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09919

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="875" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1488" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4775:0  %kernel_data_V_3_5_load_3 = load i6* @kernel_data_V_3_5, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_5_load_3"/></StgValue>
</operation>

<operation id="876" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1489" bw="0" op_0_bw="0">
<![CDATA[
branch4775:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09919

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="877" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1491" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4774:0  %kernel_data_V_3_4_load_3 = load i6* @kernel_data_V_3_4, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_4_load_3"/></StgValue>
</operation>

<operation id="878" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1492" bw="0" op_0_bw="0">
<![CDATA[
branch4774:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09919

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="879" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1494" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4773:0  %kernel_data_V_3_3_load_3 = load i6* @kernel_data_V_3_3, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_3_load_3"/></StgValue>
</operation>

<operation id="880" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1495" bw="0" op_0_bw="0">
<![CDATA[
branch4773:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09919

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="881" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1497" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4772:0  %kernel_data_V_3_2_load_3 = load i6* @kernel_data_V_3_2, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_2_load_3"/></StgValue>
</operation>

<operation id="882" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1498" bw="0" op_0_bw="0">
<![CDATA[
branch4772:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09919

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="883" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1500" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4771:0  %kernel_data_V_3_1_load_3 = load i6* @kernel_data_V_3_1, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_1_load_3"/></StgValue>
</operation>

<operation id="884" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1501" bw="0" op_0_bw="0">
<![CDATA[
branch4771:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09919

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="885" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1503" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4770:0  %kernel_data_V_3_0_load_3 = load i6* @kernel_data_V_3_0, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_0_load_3"/></StgValue>
</operation>

<operation id="886" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1504" bw="0" op_0_bw="0">
<![CDATA[
branch4770:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09919

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="887" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1506" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4784:0  %kernel_data_V_3_14_load_4 = load i6* @kernel_data_V_3_14, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_14_load_4"/></StgValue>
</operation>

<operation id="888" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1507" bw="0" op_0_bw="0">
<![CDATA[
branch4784:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09919

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="889" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1518" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4708:0  %kernel_data_V_3_28_load_4 = load i6* @kernel_data_V_3_28, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_28_load_4"/></StgValue>
</operation>

<operation id="890" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1519" bw="0" op_0_bw="0">
<![CDATA[
branch4708:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09737

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="891" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1521" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4707:0  %kernel_data_V_3_27_load_4 = load i6* @kernel_data_V_3_27, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_27_load_4"/></StgValue>
</operation>

<operation id="892" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1522" bw="0" op_0_bw="0">
<![CDATA[
branch4707:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09737

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="893" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1524" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4706:0  %kernel_data_V_3_26_load_4 = load i6* @kernel_data_V_3_26, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_26_load_4"/></StgValue>
</operation>

<operation id="894" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1525" bw="0" op_0_bw="0">
<![CDATA[
branch4706:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09737

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="895" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1527" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4705:0  %kernel_data_V_3_25_load_4 = load i6* @kernel_data_V_3_25, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_25_load_4"/></StgValue>
</operation>

<operation id="896" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1528" bw="0" op_0_bw="0">
<![CDATA[
branch4705:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09737

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="897" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1530" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4704:0  %kernel_data_V_3_24_load_4 = load i6* @kernel_data_V_3_24, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_24_load_4"/></StgValue>
</operation>

<operation id="898" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1531" bw="0" op_0_bw="0">
<![CDATA[
branch4704:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09737

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="899" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1533" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4703:0  %kernel_data_V_3_23_load_4 = load i6* @kernel_data_V_3_23, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_23_load_4"/></StgValue>
</operation>

<operation id="900" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1534" bw="0" op_0_bw="0">
<![CDATA[
branch4703:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09737

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="901" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1536" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4702:0  %kernel_data_V_3_22_load_4 = load i6* @kernel_data_V_3_22, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_22_load_4"/></StgValue>
</operation>

<operation id="902" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1537" bw="0" op_0_bw="0">
<![CDATA[
branch4702:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09737

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="903" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1539" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4701:0  %kernel_data_V_3_21_load_4 = load i6* @kernel_data_V_3_21, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_21_load_4"/></StgValue>
</operation>

<operation id="904" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1540" bw="0" op_0_bw="0">
<![CDATA[
branch4701:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09737

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="905" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1542" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4700:0  %kernel_data_V_3_20_load_4 = load i6* @kernel_data_V_3_20, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_20_load_4"/></StgValue>
</operation>

<operation id="906" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1543" bw="0" op_0_bw="0">
<![CDATA[
branch4700:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09737

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="907" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1545" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4699:0  %kernel_data_V_3_19_load_4 = load i6* @kernel_data_V_3_19, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_19_load_4"/></StgValue>
</operation>

<operation id="908" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1546" bw="0" op_0_bw="0">
<![CDATA[
branch4699:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09737

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="909" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1548" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4698:0  %kernel_data_V_3_18_load_4 = load i6* @kernel_data_V_3_18, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_18_load_4"/></StgValue>
</operation>

<operation id="910" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1549" bw="0" op_0_bw="0">
<![CDATA[
branch4698:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09737

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="911" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1551" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4697:0  %kernel_data_V_3_17_load_4 = load i6* @kernel_data_V_3_17, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_17_load_4"/></StgValue>
</operation>

<operation id="912" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1552" bw="0" op_0_bw="0">
<![CDATA[
branch4697:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09737

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="913" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1554" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4696:0  %kernel_data_V_3_16_load_4 = load i6* @kernel_data_V_3_16, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_16_load_4"/></StgValue>
</operation>

<operation id="914" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1555" bw="0" op_0_bw="0">
<![CDATA[
branch4696:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09737

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="915" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1557" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4695:0  %kernel_data_V_3_15_load_4 = load i6* @kernel_data_V_3_15, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_15_load_4"/></StgValue>
</operation>

<operation id="916" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1558" bw="0" op_0_bw="0">
<![CDATA[
branch4695:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09737

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="917" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1560" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4709:0  %kernel_data_V_3_29_load_4 = load i6* @kernel_data_V_3_29, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_29_load_4"/></StgValue>
</operation>

<operation id="918" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1561" bw="0" op_0_bw="0">
<![CDATA[
branch4709:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09737

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="919" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1572" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4633:0  %kernel_data_V_3_43_load_4 = load i6* @kernel_data_V_3_43, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_43_load_4"/></StgValue>
</operation>

<operation id="920" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1573" bw="0" op_0_bw="0">
<![CDATA[
branch4633:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09556

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="921" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1575" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4632:0  %kernel_data_V_3_42_load_4 = load i6* @kernel_data_V_3_42, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_42_load_4"/></StgValue>
</operation>

<operation id="922" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1576" bw="0" op_0_bw="0">
<![CDATA[
branch4632:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09556

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="923" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1578" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4631:0  %kernel_data_V_3_41_load_4 = load i6* @kernel_data_V_3_41, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_41_load_4"/></StgValue>
</operation>

<operation id="924" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1579" bw="0" op_0_bw="0">
<![CDATA[
branch4631:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09556

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="925" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1581" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4630:0  %kernel_data_V_3_40_load_4 = load i6* @kernel_data_V_3_40, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_40_load_4"/></StgValue>
</operation>

<operation id="926" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1582" bw="0" op_0_bw="0">
<![CDATA[
branch4630:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09556

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="927" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1584" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4629:0  %kernel_data_V_3_39_load_3 = load i6* @kernel_data_V_3_39, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_39_load_3"/></StgValue>
</operation>

<operation id="928" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1585" bw="0" op_0_bw="0">
<![CDATA[
branch4629:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09556

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="929" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1587" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4628:0  %kernel_data_V_3_38_load_3 = load i6* @kernel_data_V_3_38, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_38_load_3"/></StgValue>
</operation>

<operation id="930" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1588" bw="0" op_0_bw="0">
<![CDATA[
branch4628:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09556

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="931" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1590" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4627:0  %kernel_data_V_3_37_load_3 = load i6* @kernel_data_V_3_37, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_37_load_3"/></StgValue>
</operation>

<operation id="932" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1591" bw="0" op_0_bw="0">
<![CDATA[
branch4627:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09556

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="933" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1593" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4626:0  %kernel_data_V_3_36_load_3 = load i6* @kernel_data_V_3_36, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_36_load_3"/></StgValue>
</operation>

<operation id="934" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1594" bw="0" op_0_bw="0">
<![CDATA[
branch4626:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09556

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="935" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1596" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4625:0  %kernel_data_V_3_35_load_3 = load i6* @kernel_data_V_3_35, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_35_load_3"/></StgValue>
</operation>

<operation id="936" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1597" bw="0" op_0_bw="0">
<![CDATA[
branch4625:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09556

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="937" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1599" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4624:0  %kernel_data_V_3_34_load_3 = load i6* @kernel_data_V_3_34, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_34_load_3"/></StgValue>
</operation>

<operation id="938" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1600" bw="0" op_0_bw="0">
<![CDATA[
branch4624:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09556

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="939" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1602" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4623:0  %kernel_data_V_3_33_load_3 = load i6* @kernel_data_V_3_33, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_33_load_3"/></StgValue>
</operation>

<operation id="940" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1603" bw="0" op_0_bw="0">
<![CDATA[
branch4623:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09556

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="941" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1605" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4622:0  %kernel_data_V_3_32_load_3 = load i6* @kernel_data_V_3_32, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_32_load_3"/></StgValue>
</operation>

<operation id="942" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1606" bw="0" op_0_bw="0">
<![CDATA[
branch4622:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09556

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="943" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1608" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4621:0  %kernel_data_V_3_31_load_3 = load i6* @kernel_data_V_3_31, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_31_load_3"/></StgValue>
</operation>

<operation id="944" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1609" bw="0" op_0_bw="0">
<![CDATA[
branch4621:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09556

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="945" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1611" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4620:0  %kernel_data_V_3_30_load_3 = load i6* @kernel_data_V_3_30, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_30_load_3"/></StgValue>
</operation>

<operation id="946" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1612" bw="0" op_0_bw="0">
<![CDATA[
branch4620:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09556

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="947" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1614" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4634:0  %kernel_data_V_3_44_load_4 = load i6* @kernel_data_V_3_44, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_44_load_4"/></StgValue>
</operation>

<operation id="948" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1615" bw="0" op_0_bw="0">
<![CDATA[
branch4634:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09556

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="949" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1626" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4558:0  %kernel_data_V_3_58_load_4 = load i6* @kernel_data_V_3_58, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_58_load_4"/></StgValue>
</operation>

<operation id="950" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1627" bw="0" op_0_bw="0">
<![CDATA[
branch4558:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09375

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="951" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1629" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4557:0  %kernel_data_V_3_57_load_4 = load i6* @kernel_data_V_3_57, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_57_load_4"/></StgValue>
</operation>

<operation id="952" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1630" bw="0" op_0_bw="0">
<![CDATA[
branch4557:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09375

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="953" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1632" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4556:0  %kernel_data_V_3_56_load_4 = load i6* @kernel_data_V_3_56, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_56_load_4"/></StgValue>
</operation>

<operation id="954" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1633" bw="0" op_0_bw="0">
<![CDATA[
branch4556:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09375

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="955" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1635" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4555:0  %kernel_data_V_3_55_load_4 = load i6* @kernel_data_V_3_55, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_55_load_4"/></StgValue>
</operation>

<operation id="956" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1636" bw="0" op_0_bw="0">
<![CDATA[
branch4555:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09375

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="957" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1638" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4554:0  %kernel_data_V_3_54_load_4 = load i6* @kernel_data_V_3_54, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_54_load_4"/></StgValue>
</operation>

<operation id="958" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1639" bw="0" op_0_bw="0">
<![CDATA[
branch4554:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09375

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="959" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1641" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4553:0  %kernel_data_V_3_53_load_4 = load i6* @kernel_data_V_3_53, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_53_load_4"/></StgValue>
</operation>

<operation id="960" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1642" bw="0" op_0_bw="0">
<![CDATA[
branch4553:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09375

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="961" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1644" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4552:0  %kernel_data_V_3_52_load_4 = load i6* @kernel_data_V_3_52, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_52_load_4"/></StgValue>
</operation>

<operation id="962" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1645" bw="0" op_0_bw="0">
<![CDATA[
branch4552:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09375

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="963" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1647" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4551:0  %kernel_data_V_3_51_load_4 = load i6* @kernel_data_V_3_51, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_51_load_4"/></StgValue>
</operation>

<operation id="964" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1648" bw="0" op_0_bw="0">
<![CDATA[
branch4551:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09375

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="965" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1650" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4550:0  %kernel_data_V_3_50_load_4 = load i6* @kernel_data_V_3_50, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_50_load_4"/></StgValue>
</operation>

<operation id="966" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1651" bw="0" op_0_bw="0">
<![CDATA[
branch4550:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09375

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="967" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1653" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4549:0  %kernel_data_V_3_49_load_4 = load i6* @kernel_data_V_3_49, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_49_load_4"/></StgValue>
</operation>

<operation id="968" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1654" bw="0" op_0_bw="0">
<![CDATA[
branch4549:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09375

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="969" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1656" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4548:0  %kernel_data_V_3_48_load_4 = load i6* @kernel_data_V_3_48, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_48_load_4"/></StgValue>
</operation>

<operation id="970" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1657" bw="0" op_0_bw="0">
<![CDATA[
branch4548:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09375

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="971" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1659" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4547:0  %kernel_data_V_3_47_load_4 = load i6* @kernel_data_V_3_47, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_47_load_4"/></StgValue>
</operation>

<operation id="972" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1660" bw="0" op_0_bw="0">
<![CDATA[
branch4547:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09375

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="973" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1662" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4546:0  %kernel_data_V_3_46_load_4 = load i6* @kernel_data_V_3_46, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_46_load_4"/></StgValue>
</operation>

<operation id="974" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1663" bw="0" op_0_bw="0">
<![CDATA[
branch4546:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09375

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="975" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1665" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4545:0  %kernel_data_V_3_45_load_4 = load i6* @kernel_data_V_3_45, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_45_load_4"/></StgValue>
</operation>

<operation id="976" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1666" bw="0" op_0_bw="0">
<![CDATA[
branch4545:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09375

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="977" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1668" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4559:0  %kernel_data_V_3_59_load_4 = load i6* @kernel_data_V_3_59, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_59_load_4"/></StgValue>
</operation>

<operation id="978" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1669" bw="0" op_0_bw="0">
<![CDATA[
branch4559:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09375

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="979" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1680" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4483:0  %kernel_data_V_3_73_load_4 = load i6* @kernel_data_V_3_73, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_73_load_4"/></StgValue>
</operation>

<operation id="980" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1681" bw="0" op_0_bw="0">
<![CDATA[
branch4483:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09194

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="981" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1683" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4482:0  %kernel_data_V_3_72_load_4 = load i6* @kernel_data_V_3_72, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_72_load_4"/></StgValue>
</operation>

<operation id="982" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1684" bw="0" op_0_bw="0">
<![CDATA[
branch4482:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09194

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="983" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1686" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4481:0  %kernel_data_V_3_71_load_4 = load i6* @kernel_data_V_3_71, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_71_load_4"/></StgValue>
</operation>

<operation id="984" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1687" bw="0" op_0_bw="0">
<![CDATA[
branch4481:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09194

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="985" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1689" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4480:0  %kernel_data_V_3_70_load_4 = load i6* @kernel_data_V_3_70, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_70_load_4"/></StgValue>
</operation>

<operation id="986" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1690" bw="0" op_0_bw="0">
<![CDATA[
branch4480:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09194

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="987" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1692" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4479:0  %kernel_data_V_3_69_load_3 = load i6* @kernel_data_V_3_69, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_69_load_3"/></StgValue>
</operation>

<operation id="988" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1693" bw="0" op_0_bw="0">
<![CDATA[
branch4479:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09194

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="989" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1695" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4478:0  %kernel_data_V_3_68_load_3 = load i6* @kernel_data_V_3_68, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_68_load_3"/></StgValue>
</operation>

<operation id="990" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1696" bw="0" op_0_bw="0">
<![CDATA[
branch4478:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09194

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="991" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1698" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4477:0  %kernel_data_V_3_67_load_3 = load i6* @kernel_data_V_3_67, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_67_load_3"/></StgValue>
</operation>

<operation id="992" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1699" bw="0" op_0_bw="0">
<![CDATA[
branch4477:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09194

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="993" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1701" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4476:0  %kernel_data_V_3_66_load_3 = load i6* @kernel_data_V_3_66, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_66_load_3"/></StgValue>
</operation>

<operation id="994" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1702" bw="0" op_0_bw="0">
<![CDATA[
branch4476:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09194

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="995" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1704" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4475:0  %kernel_data_V_3_65_load_3 = load i6* @kernel_data_V_3_65, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_65_load_3"/></StgValue>
</operation>

<operation id="996" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1705" bw="0" op_0_bw="0">
<![CDATA[
branch4475:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09194

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="997" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1707" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4474:0  %kernel_data_V_3_64_load_3 = load i6* @kernel_data_V_3_64, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_64_load_3"/></StgValue>
</operation>

<operation id="998" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1708" bw="0" op_0_bw="0">
<![CDATA[
branch4474:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09194

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="999" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1710" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4473:0  %kernel_data_V_3_63_load_3 = load i6* @kernel_data_V_3_63, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_63_load_3"/></StgValue>
</operation>

<operation id="1000" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1711" bw="0" op_0_bw="0">
<![CDATA[
branch4473:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09194

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1001" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1713" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4472:0  %kernel_data_V_3_62_load_3 = load i6* @kernel_data_V_3_62, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_62_load_3"/></StgValue>
</operation>

<operation id="1002" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1714" bw="0" op_0_bw="0">
<![CDATA[
branch4472:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09194

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1003" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1716" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4471:0  %kernel_data_V_3_61_load_3 = load i6* @kernel_data_V_3_61, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_61_load_3"/></StgValue>
</operation>

<operation id="1004" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1717" bw="0" op_0_bw="0">
<![CDATA[
branch4471:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09194

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1005" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1719" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4470:0  %kernel_data_V_3_60_load_3 = load i6* @kernel_data_V_3_60, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_60_load_3"/></StgValue>
</operation>

<operation id="1006" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1720" bw="0" op_0_bw="0">
<![CDATA[
branch4470:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09194

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1007" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1722" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4484:0  %kernel_data_V_3_74_load_4 = load i6* @kernel_data_V_3_74, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_74_load_4"/></StgValue>
</operation>

<operation id="1008" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1723" bw="0" op_0_bw="0">
<![CDATA[
branch4484:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09194

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1009" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1734" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4408:0  %kernel_data_V_3_88_load_4 = load i6* @kernel_data_V_3_88, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_88_load_4"/></StgValue>
</operation>

<operation id="1010" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1735" bw="0" op_0_bw="0">
<![CDATA[
branch4408:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09013

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1011" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1737" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4407:0  %kernel_data_V_3_87_load_4 = load i6* @kernel_data_V_3_87, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_87_load_4"/></StgValue>
</operation>

<operation id="1012" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1738" bw="0" op_0_bw="0">
<![CDATA[
branch4407:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09013

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1013" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1740" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4406:0  %kernel_data_V_3_86_load_4 = load i6* @kernel_data_V_3_86, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_86_load_4"/></StgValue>
</operation>

<operation id="1014" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1741" bw="0" op_0_bw="0">
<![CDATA[
branch4406:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09013

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1015" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1743" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4405:0  %kernel_data_V_3_85_load_4 = load i6* @kernel_data_V_3_85, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_85_load_4"/></StgValue>
</operation>

<operation id="1016" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1744" bw="0" op_0_bw="0">
<![CDATA[
branch4405:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09013

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1017" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1746" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4404:0  %kernel_data_V_3_84_load_4 = load i6* @kernel_data_V_3_84, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_84_load_4"/></StgValue>
</operation>

<operation id="1018" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1747" bw="0" op_0_bw="0">
<![CDATA[
branch4404:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09013

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1019" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1749" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4403:0  %kernel_data_V_3_83_load_4 = load i6* @kernel_data_V_3_83, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_83_load_4"/></StgValue>
</operation>

<operation id="1020" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1750" bw="0" op_0_bw="0">
<![CDATA[
branch4403:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09013

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1021" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1752" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4402:0  %kernel_data_V_3_82_load_4 = load i6* @kernel_data_V_3_82, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_82_load_4"/></StgValue>
</operation>

<operation id="1022" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1753" bw="0" op_0_bw="0">
<![CDATA[
branch4402:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09013

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1023" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1755" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4401:0  %kernel_data_V_3_81_load_4 = load i6* @kernel_data_V_3_81, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_81_load_4"/></StgValue>
</operation>

<operation id="1024" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1756" bw="0" op_0_bw="0">
<![CDATA[
branch4401:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09013

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1025" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1758" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4400:0  %kernel_data_V_3_80_load_4 = load i6* @kernel_data_V_3_80, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_80_load_4"/></StgValue>
</operation>

<operation id="1026" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1759" bw="0" op_0_bw="0">
<![CDATA[
branch4400:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09013

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1027" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1761" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4399:0  %kernel_data_V_3_79_load_4 = load i6* @kernel_data_V_3_79, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_79_load_4"/></StgValue>
</operation>

<operation id="1028" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1762" bw="0" op_0_bw="0">
<![CDATA[
branch4399:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09013

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1029" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1764" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4398:0  %kernel_data_V_3_78_load_4 = load i6* @kernel_data_V_3_78, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_78_load_4"/></StgValue>
</operation>

<operation id="1030" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1765" bw="0" op_0_bw="0">
<![CDATA[
branch4398:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09013

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1031" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1767" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4397:0  %kernel_data_V_3_77_load_4 = load i6* @kernel_data_V_3_77, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_77_load_4"/></StgValue>
</operation>

<operation id="1032" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1768" bw="0" op_0_bw="0">
<![CDATA[
branch4397:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09013

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1033" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1770" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4396:0  %kernel_data_V_3_76_load_4 = load i6* @kernel_data_V_3_76, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_76_load_4"/></StgValue>
</operation>

<operation id="1034" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1771" bw="0" op_0_bw="0">
<![CDATA[
branch4396:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09013

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1035" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1773" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4395:0  %kernel_data_V_3_75_load_4 = load i6* @kernel_data_V_3_75, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_75_load_4"/></StgValue>
</operation>

<operation id="1036" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1774" bw="0" op_0_bw="0">
<![CDATA[
branch4395:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09013

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1037" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1776" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4409:0  %kernel_data_V_3_89_load_4 = load i6* @kernel_data_V_3_89, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_89_load_4"/></StgValue>
</operation>

<operation id="1038" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1777" bw="0" op_0_bw="0">
<![CDATA[
branch4409:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09013

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1039" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1799" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4243:0  %kernel_data_V_3_13_load_5 = load i6* @kernel_data_V_3_13, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_13_load_5"/></StgValue>
</operation>

<operation id="1040" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1800" bw="0" op_0_bw="0">
<![CDATA[
branch4243:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.08832

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1041" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1802" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4242:0  %kernel_data_V_3_12_load_5 = load i6* @kernel_data_V_3_12, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_12_load_5"/></StgValue>
</operation>

<operation id="1042" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1803" bw="0" op_0_bw="0">
<![CDATA[
branch4242:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.08832

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1043" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1805" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4241:0  %kernel_data_V_3_11_load_5 = load i6* @kernel_data_V_3_11, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_11_load_5"/></StgValue>
</operation>

<operation id="1044" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1806" bw="0" op_0_bw="0">
<![CDATA[
branch4241:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.08832

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1045" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1808" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4240:0  %kernel_data_V_3_10_load_5 = load i6* @kernel_data_V_3_10, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_10_load_5"/></StgValue>
</operation>

<operation id="1046" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1809" bw="0" op_0_bw="0">
<![CDATA[
branch4240:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.08832

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1047" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1811" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4239:0  %kernel_data_V_3_9_load_4 = load i6* @kernel_data_V_3_9, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_9_load_4"/></StgValue>
</operation>

<operation id="1048" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1812" bw="0" op_0_bw="0">
<![CDATA[
branch4239:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.08832

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1049" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1814" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4238:0  %kernel_data_V_3_8_load_4 = load i6* @kernel_data_V_3_8, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_8_load_4"/></StgValue>
</operation>

<operation id="1050" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1815" bw="0" op_0_bw="0">
<![CDATA[
branch4238:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.08832

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1051" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1817" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4237:0  %kernel_data_V_3_7_load_4 = load i6* @kernel_data_V_3_7, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_7_load_4"/></StgValue>
</operation>

<operation id="1052" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1818" bw="0" op_0_bw="0">
<![CDATA[
branch4237:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.08832

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1053" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1820" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4236:0  %kernel_data_V_3_6_load_4 = load i6* @kernel_data_V_3_6, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_6_load_4"/></StgValue>
</operation>

<operation id="1054" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1821" bw="0" op_0_bw="0">
<![CDATA[
branch4236:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.08832

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1055" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1823" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4235:0  %kernel_data_V_3_5_load_4 = load i6* @kernel_data_V_3_5, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_5_load_4"/></StgValue>
</operation>

<operation id="1056" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1824" bw="0" op_0_bw="0">
<![CDATA[
branch4235:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.08832

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1057" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1826" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4234:0  %kernel_data_V_3_4_load_4 = load i6* @kernel_data_V_3_4, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_4_load_4"/></StgValue>
</operation>

<operation id="1058" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1827" bw="0" op_0_bw="0">
<![CDATA[
branch4234:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.08832

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1059" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1829" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4233:0  %kernel_data_V_3_3_load_4 = load i6* @kernel_data_V_3_3, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_3_load_4"/></StgValue>
</operation>

<operation id="1060" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1830" bw="0" op_0_bw="0">
<![CDATA[
branch4233:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.08832

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1061" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1832" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4232:0  %kernel_data_V_3_2_load_4 = load i6* @kernel_data_V_3_2, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_2_load_4"/></StgValue>
</operation>

<operation id="1062" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1833" bw="0" op_0_bw="0">
<![CDATA[
branch4232:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.08832

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1063" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1835" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4231:0  %kernel_data_V_3_1_load_4 = load i6* @kernel_data_V_3_1, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_1_load_4"/></StgValue>
</operation>

<operation id="1064" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1836" bw="0" op_0_bw="0">
<![CDATA[
branch4231:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.08832

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1065" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1838" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4230:0  %kernel_data_V_3_0_load_4 = load i6* @kernel_data_V_3_0, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_0_load_4"/></StgValue>
</operation>

<operation id="1066" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1839" bw="0" op_0_bw="0">
<![CDATA[
branch4230:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.08832

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1067" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1841" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4244:0  %kernel_data_V_3_14_load_5 = load i6* @kernel_data_V_3_14, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_14_load_5"/></StgValue>
</operation>

<operation id="1068" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1842" bw="0" op_0_bw="0">
<![CDATA[
branch4244:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.08832

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1069" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1853" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4168:0  %kernel_data_V_3_28_load_5 = load i6* @kernel_data_V_3_28, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_28_load_5"/></StgValue>
</operation>

<operation id="1070" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1854" bw="0" op_0_bw="0">
<![CDATA[
branch4168:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.08650

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1071" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1856" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4167:0  %kernel_data_V_3_27_load_5 = load i6* @kernel_data_V_3_27, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_27_load_5"/></StgValue>
</operation>

<operation id="1072" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1857" bw="0" op_0_bw="0">
<![CDATA[
branch4167:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.08650

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1073" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1859" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4166:0  %kernel_data_V_3_26_load_5 = load i6* @kernel_data_V_3_26, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_26_load_5"/></StgValue>
</operation>

<operation id="1074" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1860" bw="0" op_0_bw="0">
<![CDATA[
branch4166:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.08650

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1075" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1862" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4165:0  %kernel_data_V_3_25_load_5 = load i6* @kernel_data_V_3_25, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_25_load_5"/></StgValue>
</operation>

<operation id="1076" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1863" bw="0" op_0_bw="0">
<![CDATA[
branch4165:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.08650

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1077" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1865" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4164:0  %kernel_data_V_3_24_load_5 = load i6* @kernel_data_V_3_24, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_24_load_5"/></StgValue>
</operation>

<operation id="1078" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1866" bw="0" op_0_bw="0">
<![CDATA[
branch4164:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.08650

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1079" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1868" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4163:0  %kernel_data_V_3_23_load_5 = load i6* @kernel_data_V_3_23, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_23_load_5"/></StgValue>
</operation>

<operation id="1080" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1869" bw="0" op_0_bw="0">
<![CDATA[
branch4163:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.08650

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1081" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1871" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4162:0  %kernel_data_V_3_22_load_5 = load i6* @kernel_data_V_3_22, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_22_load_5"/></StgValue>
</operation>

<operation id="1082" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1872" bw="0" op_0_bw="0">
<![CDATA[
branch4162:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.08650

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1083" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1874" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4161:0  %kernel_data_V_3_21_load_5 = load i6* @kernel_data_V_3_21, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_21_load_5"/></StgValue>
</operation>

<operation id="1084" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1875" bw="0" op_0_bw="0">
<![CDATA[
branch4161:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.08650

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1085" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1877" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4160:0  %kernel_data_V_3_20_load_5 = load i6* @kernel_data_V_3_20, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_20_load_5"/></StgValue>
</operation>

<operation id="1086" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1878" bw="0" op_0_bw="0">
<![CDATA[
branch4160:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.08650

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1087" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1880" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4159:0  %kernel_data_V_3_19_load_5 = load i6* @kernel_data_V_3_19, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_19_load_5"/></StgValue>
</operation>

<operation id="1088" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1881" bw="0" op_0_bw="0">
<![CDATA[
branch4159:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.08650

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1089" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1883" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4158:0  %kernel_data_V_3_18_load_5 = load i6* @kernel_data_V_3_18, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_18_load_5"/></StgValue>
</operation>

<operation id="1090" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1884" bw="0" op_0_bw="0">
<![CDATA[
branch4158:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.08650

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1091" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1886" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4157:0  %kernel_data_V_3_17_load_5 = load i6* @kernel_data_V_3_17, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_17_load_5"/></StgValue>
</operation>

<operation id="1092" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1887" bw="0" op_0_bw="0">
<![CDATA[
branch4157:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.08650

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1093" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1889" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4156:0  %kernel_data_V_3_16_load_5 = load i6* @kernel_data_V_3_16, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_16_load_5"/></StgValue>
</operation>

<operation id="1094" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1890" bw="0" op_0_bw="0">
<![CDATA[
branch4156:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.08650

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1095" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1892" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4155:0  %kernel_data_V_3_15_load_5 = load i6* @kernel_data_V_3_15, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_15_load_5"/></StgValue>
</operation>

<operation id="1096" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1893" bw="0" op_0_bw="0">
<![CDATA[
branch4155:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.08650

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1097" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1895" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4169:0  %kernel_data_V_3_29_load_5 = load i6* @kernel_data_V_3_29, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_29_load_5"/></StgValue>
</operation>

<operation id="1098" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1896" bw="0" op_0_bw="0">
<![CDATA[
branch4169:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.08650

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1099" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1907" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4093:0  %kernel_data_V_3_43_load_5 = load i6* @kernel_data_V_3_43, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_43_load_5"/></StgValue>
</operation>

<operation id="1100" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1908" bw="0" op_0_bw="0">
<![CDATA[
branch4093:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.08469

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1101" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1910" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4092:0  %kernel_data_V_3_42_load_5 = load i6* @kernel_data_V_3_42, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_42_load_5"/></StgValue>
</operation>

<operation id="1102" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1911" bw="0" op_0_bw="0">
<![CDATA[
branch4092:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.08469

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1913" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4091:0  %kernel_data_V_3_41_load_5 = load i6* @kernel_data_V_3_41, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_41_load_5"/></StgValue>
</operation>

<operation id="1104" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1914" bw="0" op_0_bw="0">
<![CDATA[
branch4091:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.08469

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1105" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1916" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4090:0  %kernel_data_V_3_40_load_5 = load i6* @kernel_data_V_3_40, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_40_load_5"/></StgValue>
</operation>

<operation id="1106" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1917" bw="0" op_0_bw="0">
<![CDATA[
branch4090:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.08469

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1919" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4089:0  %kernel_data_V_3_39_load_4 = load i6* @kernel_data_V_3_39, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_39_load_4"/></StgValue>
</operation>

<operation id="1108" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1920" bw="0" op_0_bw="0">
<![CDATA[
branch4089:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.08469

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1109" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1922" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4088:0  %kernel_data_V_3_38_load_4 = load i6* @kernel_data_V_3_38, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_38_load_4"/></StgValue>
</operation>

<operation id="1110" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1923" bw="0" op_0_bw="0">
<![CDATA[
branch4088:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.08469

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1111" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1925" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4087:0  %kernel_data_V_3_37_load_4 = load i6* @kernel_data_V_3_37, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_37_load_4"/></StgValue>
</operation>

<operation id="1112" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1926" bw="0" op_0_bw="0">
<![CDATA[
branch4087:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.08469

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1113" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1928" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4086:0  %kernel_data_V_3_36_load_4 = load i6* @kernel_data_V_3_36, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_36_load_4"/></StgValue>
</operation>

<operation id="1114" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1929" bw="0" op_0_bw="0">
<![CDATA[
branch4086:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.08469

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1115" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1931" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4085:0  %kernel_data_V_3_35_load_4 = load i6* @kernel_data_V_3_35, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_35_load_4"/></StgValue>
</operation>

<operation id="1116" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1932" bw="0" op_0_bw="0">
<![CDATA[
branch4085:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.08469

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1117" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1934" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4084:0  %kernel_data_V_3_34_load_4 = load i6* @kernel_data_V_3_34, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_34_load_4"/></StgValue>
</operation>

<operation id="1118" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1935" bw="0" op_0_bw="0">
<![CDATA[
branch4084:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.08469

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1119" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1937" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4083:0  %kernel_data_V_3_33_load_4 = load i6* @kernel_data_V_3_33, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_33_load_4"/></StgValue>
</operation>

<operation id="1120" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1938" bw="0" op_0_bw="0">
<![CDATA[
branch4083:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.08469

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1121" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1940" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4082:0  %kernel_data_V_3_32_load_4 = load i6* @kernel_data_V_3_32, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_32_load_4"/></StgValue>
</operation>

<operation id="1122" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1941" bw="0" op_0_bw="0">
<![CDATA[
branch4082:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.08469

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1123" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1943" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4081:0  %kernel_data_V_3_31_load_4 = load i6* @kernel_data_V_3_31, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_31_load_4"/></StgValue>
</operation>

<operation id="1124" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1944" bw="0" op_0_bw="0">
<![CDATA[
branch4081:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.08469

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1125" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1946" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4080:0  %kernel_data_V_3_30_load_4 = load i6* @kernel_data_V_3_30, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_30_load_4"/></StgValue>
</operation>

<operation id="1126" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1947" bw="0" op_0_bw="0">
<![CDATA[
branch4080:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.08469

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1127" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1949" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4094:0  %kernel_data_V_3_44_load_5 = load i6* @kernel_data_V_3_44, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_44_load_5"/></StgValue>
</operation>

<operation id="1128" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1950" bw="0" op_0_bw="0">
<![CDATA[
branch4094:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.08469

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1129" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1961" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4018:0  %kernel_data_V_3_58_load_5 = load i6* @kernel_data_V_3_58, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_58_load_5"/></StgValue>
</operation>

<operation id="1130" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1962" bw="0" op_0_bw="0">
<![CDATA[
branch4018:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.08288

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1131" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1964" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4017:0  %kernel_data_V_3_57_load_5 = load i6* @kernel_data_V_3_57, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_57_load_5"/></StgValue>
</operation>

<operation id="1132" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1965" bw="0" op_0_bw="0">
<![CDATA[
branch4017:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.08288

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1133" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1967" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4016:0  %kernel_data_V_3_56_load_5 = load i6* @kernel_data_V_3_56, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_56_load_5"/></StgValue>
</operation>

<operation id="1134" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1968" bw="0" op_0_bw="0">
<![CDATA[
branch4016:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.08288

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1135" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1970" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4015:0  %kernel_data_V_3_55_load_5 = load i6* @kernel_data_V_3_55, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_55_load_5"/></StgValue>
</operation>

<operation id="1136" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1971" bw="0" op_0_bw="0">
<![CDATA[
branch4015:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.08288

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1137" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1973" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4014:0  %kernel_data_V_3_54_load_5 = load i6* @kernel_data_V_3_54, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_54_load_5"/></StgValue>
</operation>

<operation id="1138" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1974" bw="0" op_0_bw="0">
<![CDATA[
branch4014:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.08288

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1139" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1976" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4013:0  %kernel_data_V_3_53_load_5 = load i6* @kernel_data_V_3_53, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_53_load_5"/></StgValue>
</operation>

<operation id="1140" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1977" bw="0" op_0_bw="0">
<![CDATA[
branch4013:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.08288

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1141" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1979" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4012:0  %kernel_data_V_3_52_load_5 = load i6* @kernel_data_V_3_52, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_52_load_5"/></StgValue>
</operation>

<operation id="1142" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1980" bw="0" op_0_bw="0">
<![CDATA[
branch4012:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.08288

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1143" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1982" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4011:0  %kernel_data_V_3_51_load_5 = load i6* @kernel_data_V_3_51, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_51_load_5"/></StgValue>
</operation>

<operation id="1144" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1983" bw="0" op_0_bw="0">
<![CDATA[
branch4011:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.08288

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1145" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1985" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4010:0  %kernel_data_V_3_50_load_5 = load i6* @kernel_data_V_3_50, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_50_load_5"/></StgValue>
</operation>

<operation id="1146" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1986" bw="0" op_0_bw="0">
<![CDATA[
branch4010:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.08288

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1147" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1988" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4009:0  %kernel_data_V_3_49_load_5 = load i6* @kernel_data_V_3_49, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_49_load_5"/></StgValue>
</operation>

<operation id="1148" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1989" bw="0" op_0_bw="0">
<![CDATA[
branch4009:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.08288

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1149" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1991" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4008:0  %kernel_data_V_3_48_load_5 = load i6* @kernel_data_V_3_48, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_48_load_5"/></StgValue>
</operation>

<operation id="1150" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1992" bw="0" op_0_bw="0">
<![CDATA[
branch4008:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.08288

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1151" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1994" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4007:0  %kernel_data_V_3_47_load_5 = load i6* @kernel_data_V_3_47, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_47_load_5"/></StgValue>
</operation>

<operation id="1152" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1995" bw="0" op_0_bw="0">
<![CDATA[
branch4007:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.08288

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1153" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1997" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4006:0  %kernel_data_V_3_46_load_5 = load i6* @kernel_data_V_3_46, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_46_load_5"/></StgValue>
</operation>

<operation id="1154" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1998" bw="0" op_0_bw="0">
<![CDATA[
branch4006:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.08288

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1155" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2000" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4005:0  %kernel_data_V_3_45_load_5 = load i6* @kernel_data_V_3_45, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_45_load_5"/></StgValue>
</operation>

<operation id="1156" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2001" bw="0" op_0_bw="0">
<![CDATA[
branch4005:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.08288

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1157" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2003" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch4019:0  %kernel_data_V_3_59_load_5 = load i6* @kernel_data_V_3_59, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_59_load_5"/></StgValue>
</operation>

<operation id="1158" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2004" bw="0" op_0_bw="0">
<![CDATA[
branch4019:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.08288

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1159" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="2015" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3943:0  %kernel_data_V_3_73_load_5 = load i6* @kernel_data_V_3_73, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_73_load_5"/></StgValue>
</operation>

<operation id="1160" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="2016" bw="0" op_0_bw="0">
<![CDATA[
branch3943:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.08107

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1161" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2018" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3942:0  %kernel_data_V_3_72_load_5 = load i6* @kernel_data_V_3_72, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_72_load_5"/></StgValue>
</operation>

<operation id="1162" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2019" bw="0" op_0_bw="0">
<![CDATA[
branch3942:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.08107

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1163" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2021" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3941:0  %kernel_data_V_3_71_load_5 = load i6* @kernel_data_V_3_71, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_71_load_5"/></StgValue>
</operation>

<operation id="1164" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2022" bw="0" op_0_bw="0">
<![CDATA[
branch3941:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.08107

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1165" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2024" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3940:0  %kernel_data_V_3_70_load_5 = load i6* @kernel_data_V_3_70, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_70_load_5"/></StgValue>
</operation>

<operation id="1166" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2025" bw="0" op_0_bw="0">
<![CDATA[
branch3940:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.08107

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1167" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2027" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3939:0  %kernel_data_V_3_69_load_4 = load i6* @kernel_data_V_3_69, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_69_load_4"/></StgValue>
</operation>

<operation id="1168" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2028" bw="0" op_0_bw="0">
<![CDATA[
branch3939:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.08107

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1169" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2030" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3938:0  %kernel_data_V_3_68_load_4 = load i6* @kernel_data_V_3_68, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_68_load_4"/></StgValue>
</operation>

<operation id="1170" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2031" bw="0" op_0_bw="0">
<![CDATA[
branch3938:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.08107

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1171" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2033" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3937:0  %kernel_data_V_3_67_load_4 = load i6* @kernel_data_V_3_67, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_67_load_4"/></StgValue>
</operation>

<operation id="1172" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2034" bw="0" op_0_bw="0">
<![CDATA[
branch3937:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.08107

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1173" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2036" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3936:0  %kernel_data_V_3_66_load_4 = load i6* @kernel_data_V_3_66, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_66_load_4"/></StgValue>
</operation>

<operation id="1174" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2037" bw="0" op_0_bw="0">
<![CDATA[
branch3936:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.08107

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1175" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2039" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3935:0  %kernel_data_V_3_65_load_4 = load i6* @kernel_data_V_3_65, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_65_load_4"/></StgValue>
</operation>

<operation id="1176" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2040" bw="0" op_0_bw="0">
<![CDATA[
branch3935:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.08107

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1177" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2042" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3934:0  %kernel_data_V_3_64_load_4 = load i6* @kernel_data_V_3_64, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_64_load_4"/></StgValue>
</operation>

<operation id="1178" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2043" bw="0" op_0_bw="0">
<![CDATA[
branch3934:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.08107

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1179" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2045" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3933:0  %kernel_data_V_3_63_load_4 = load i6* @kernel_data_V_3_63, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_63_load_4"/></StgValue>
</operation>

<operation id="1180" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2046" bw="0" op_0_bw="0">
<![CDATA[
branch3933:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.08107

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1181" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2048" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3932:0  %kernel_data_V_3_62_load_4 = load i6* @kernel_data_V_3_62, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_62_load_4"/></StgValue>
</operation>

<operation id="1182" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2049" bw="0" op_0_bw="0">
<![CDATA[
branch3932:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.08107

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1183" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2051" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3931:0  %kernel_data_V_3_61_load_4 = load i6* @kernel_data_V_3_61, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_61_load_4"/></StgValue>
</operation>

<operation id="1184" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2052" bw="0" op_0_bw="0">
<![CDATA[
branch3931:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.08107

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1185" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2054" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3930:0  %kernel_data_V_3_60_load_4 = load i6* @kernel_data_V_3_60, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_60_load_4"/></StgValue>
</operation>

<operation id="1186" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2055" bw="0" op_0_bw="0">
<![CDATA[
branch3930:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.08107

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1187" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2057" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3944:0  %kernel_data_V_3_74_load_5 = load i6* @kernel_data_V_3_74, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_74_load_5"/></StgValue>
</operation>

<operation id="1188" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2058" bw="0" op_0_bw="0">
<![CDATA[
branch3944:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.08107

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1189" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="2069" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3868:0  %kernel_data_V_3_88_load_5 = load i6* @kernel_data_V_3_88, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_88_load_5"/></StgValue>
</operation>

<operation id="1190" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="2070" bw="0" op_0_bw="0">
<![CDATA[
branch3868:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07926

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1191" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2072" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3867:0  %kernel_data_V_3_87_load_5 = load i6* @kernel_data_V_3_87, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_87_load_5"/></StgValue>
</operation>

<operation id="1192" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2073" bw="0" op_0_bw="0">
<![CDATA[
branch3867:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07926

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1193" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2075" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3866:0  %kernel_data_V_3_86_load_5 = load i6* @kernel_data_V_3_86, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_86_load_5"/></StgValue>
</operation>

<operation id="1194" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2076" bw="0" op_0_bw="0">
<![CDATA[
branch3866:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07926

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1195" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2078" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3865:0  %kernel_data_V_3_85_load_5 = load i6* @kernel_data_V_3_85, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_85_load_5"/></StgValue>
</operation>

<operation id="1196" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2079" bw="0" op_0_bw="0">
<![CDATA[
branch3865:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07926

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1197" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2081" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3864:0  %kernel_data_V_3_84_load_5 = load i6* @kernel_data_V_3_84, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_84_load_5"/></StgValue>
</operation>

<operation id="1198" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2082" bw="0" op_0_bw="0">
<![CDATA[
branch3864:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07926

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1199" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2084" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3863:0  %kernel_data_V_3_83_load_5 = load i6* @kernel_data_V_3_83, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_83_load_5"/></StgValue>
</operation>

<operation id="1200" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2085" bw="0" op_0_bw="0">
<![CDATA[
branch3863:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07926

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1201" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2087" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3862:0  %kernel_data_V_3_82_load_5 = load i6* @kernel_data_V_3_82, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_82_load_5"/></StgValue>
</operation>

<operation id="1202" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2088" bw="0" op_0_bw="0">
<![CDATA[
branch3862:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07926

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1203" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2090" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3861:0  %kernel_data_V_3_81_load_5 = load i6* @kernel_data_V_3_81, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_81_load_5"/></StgValue>
</operation>

<operation id="1204" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2091" bw="0" op_0_bw="0">
<![CDATA[
branch3861:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07926

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1205" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2093" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3860:0  %kernel_data_V_3_80_load_5 = load i6* @kernel_data_V_3_80, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_80_load_5"/></StgValue>
</operation>

<operation id="1206" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2094" bw="0" op_0_bw="0">
<![CDATA[
branch3860:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07926

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1207" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2096" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3859:0  %kernel_data_V_3_79_load_5 = load i6* @kernel_data_V_3_79, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_79_load_5"/></StgValue>
</operation>

<operation id="1208" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2097" bw="0" op_0_bw="0">
<![CDATA[
branch3859:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07926

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1209" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2099" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3858:0  %kernel_data_V_3_78_load_5 = load i6* @kernel_data_V_3_78, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_78_load_5"/></StgValue>
</operation>

<operation id="1210" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2100" bw="0" op_0_bw="0">
<![CDATA[
branch3858:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07926

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1211" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2102" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3857:0  %kernel_data_V_3_77_load_5 = load i6* @kernel_data_V_3_77, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_77_load_5"/></StgValue>
</operation>

<operation id="1212" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2103" bw="0" op_0_bw="0">
<![CDATA[
branch3857:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07926

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1213" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2105" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3856:0  %kernel_data_V_3_76_load_5 = load i6* @kernel_data_V_3_76, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_76_load_5"/></StgValue>
</operation>

<operation id="1214" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2106" bw="0" op_0_bw="0">
<![CDATA[
branch3856:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07926

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1215" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2108" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3855:0  %kernel_data_V_3_75_load_5 = load i6* @kernel_data_V_3_75, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_75_load_5"/></StgValue>
</operation>

<operation id="1216" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2109" bw="0" op_0_bw="0">
<![CDATA[
branch3855:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07926

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1217" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2111" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3869:0  %kernel_data_V_3_89_load_5 = load i6* @kernel_data_V_3_89, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_89_load_5"/></StgValue>
</operation>

<operation id="1218" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2112" bw="0" op_0_bw="0">
<![CDATA[
branch3869:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07926

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1219" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="2134" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3703:0  %kernel_data_V_3_13_load_6 = load i6* @kernel_data_V_3_13, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_13_load_6"/></StgValue>
</operation>

<operation id="1220" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="2135" bw="0" op_0_bw="0">
<![CDATA[
branch3703:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07745

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1221" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2137" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3702:0  %kernel_data_V_3_12_load_6 = load i6* @kernel_data_V_3_12, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_12_load_6"/></StgValue>
</operation>

<operation id="1222" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2138" bw="0" op_0_bw="0">
<![CDATA[
branch3702:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07745

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1223" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2140" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3701:0  %kernel_data_V_3_11_load_6 = load i6* @kernel_data_V_3_11, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_11_load_6"/></StgValue>
</operation>

<operation id="1224" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2141" bw="0" op_0_bw="0">
<![CDATA[
branch3701:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07745

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1225" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2143" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3700:0  %kernel_data_V_3_10_load_6 = load i6* @kernel_data_V_3_10, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_10_load_6"/></StgValue>
</operation>

<operation id="1226" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2144" bw="0" op_0_bw="0">
<![CDATA[
branch3700:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07745

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1227" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2146" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3699:0  %kernel_data_V_3_9_load_5 = load i6* @kernel_data_V_3_9, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_9_load_5"/></StgValue>
</operation>

<operation id="1228" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2147" bw="0" op_0_bw="0">
<![CDATA[
branch3699:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07745

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1229" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2149" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3698:0  %kernel_data_V_3_8_load_5 = load i6* @kernel_data_V_3_8, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_8_load_5"/></StgValue>
</operation>

<operation id="1230" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2150" bw="0" op_0_bw="0">
<![CDATA[
branch3698:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07745

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1231" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2152" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3697:0  %kernel_data_V_3_7_load_5 = load i6* @kernel_data_V_3_7, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_7_load_5"/></StgValue>
</operation>

<operation id="1232" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2153" bw="0" op_0_bw="0">
<![CDATA[
branch3697:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07745

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1233" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2155" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3696:0  %kernel_data_V_3_6_load_5 = load i6* @kernel_data_V_3_6, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_6_load_5"/></StgValue>
</operation>

<operation id="1234" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2156" bw="0" op_0_bw="0">
<![CDATA[
branch3696:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07745

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1235" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2158" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3695:0  %kernel_data_V_3_5_load_5 = load i6* @kernel_data_V_3_5, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_5_load_5"/></StgValue>
</operation>

<operation id="1236" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2159" bw="0" op_0_bw="0">
<![CDATA[
branch3695:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07745

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1237" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2161" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3694:0  %kernel_data_V_3_4_load_5 = load i6* @kernel_data_V_3_4, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_4_load_5"/></StgValue>
</operation>

<operation id="1238" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2162" bw="0" op_0_bw="0">
<![CDATA[
branch3694:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07745

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1239" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2164" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3693:0  %kernel_data_V_3_3_load_5 = load i6* @kernel_data_V_3_3, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_3_load_5"/></StgValue>
</operation>

<operation id="1240" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2165" bw="0" op_0_bw="0">
<![CDATA[
branch3693:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07745

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1241" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2167" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3692:0  %kernel_data_V_3_2_load_5 = load i6* @kernel_data_V_3_2, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_2_load_5"/></StgValue>
</operation>

<operation id="1242" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2168" bw="0" op_0_bw="0">
<![CDATA[
branch3692:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07745

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1243" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2170" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3691:0  %kernel_data_V_3_1_load_5 = load i6* @kernel_data_V_3_1, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_1_load_5"/></StgValue>
</operation>

<operation id="1244" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2171" bw="0" op_0_bw="0">
<![CDATA[
branch3691:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07745

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1245" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2173" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3690:0  %kernel_data_V_3_0_load_5 = load i6* @kernel_data_V_3_0, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_0_load_5"/></StgValue>
</operation>

<operation id="1246" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2174" bw="0" op_0_bw="0">
<![CDATA[
branch3690:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07745

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1247" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2176" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3704:0  %kernel_data_V_3_14_load_6 = load i6* @kernel_data_V_3_14, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_14_load_6"/></StgValue>
</operation>

<operation id="1248" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2177" bw="0" op_0_bw="0">
<![CDATA[
branch3704:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07745

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1249" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="2188" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3628:0  %kernel_data_V_3_28_load_6 = load i6* @kernel_data_V_3_28, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_28_load_6"/></StgValue>
</operation>

<operation id="1250" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="2189" bw="0" op_0_bw="0">
<![CDATA[
branch3628:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07563

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1251" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2191" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3627:0  %kernel_data_V_3_27_load_6 = load i6* @kernel_data_V_3_27, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_27_load_6"/></StgValue>
</operation>

<operation id="1252" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2192" bw="0" op_0_bw="0">
<![CDATA[
branch3627:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07563

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1253" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2194" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3626:0  %kernel_data_V_3_26_load_6 = load i6* @kernel_data_V_3_26, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_26_load_6"/></StgValue>
</operation>

<operation id="1254" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2195" bw="0" op_0_bw="0">
<![CDATA[
branch3626:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07563

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1255" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2197" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3625:0  %kernel_data_V_3_25_load_6 = load i6* @kernel_data_V_3_25, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_25_load_6"/></StgValue>
</operation>

<operation id="1256" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2198" bw="0" op_0_bw="0">
<![CDATA[
branch3625:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07563

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1257" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2200" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3624:0  %kernel_data_V_3_24_load_6 = load i6* @kernel_data_V_3_24, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_24_load_6"/></StgValue>
</operation>

<operation id="1258" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2201" bw="0" op_0_bw="0">
<![CDATA[
branch3624:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07563

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1259" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2203" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3623:0  %kernel_data_V_3_23_load_6 = load i6* @kernel_data_V_3_23, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_23_load_6"/></StgValue>
</operation>

<operation id="1260" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2204" bw="0" op_0_bw="0">
<![CDATA[
branch3623:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07563

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1261" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2206" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3622:0  %kernel_data_V_3_22_load_6 = load i6* @kernel_data_V_3_22, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_22_load_6"/></StgValue>
</operation>

<operation id="1262" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2207" bw="0" op_0_bw="0">
<![CDATA[
branch3622:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07563

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1263" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2209" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3621:0  %kernel_data_V_3_21_load_6 = load i6* @kernel_data_V_3_21, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_21_load_6"/></StgValue>
</operation>

<operation id="1264" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2210" bw="0" op_0_bw="0">
<![CDATA[
branch3621:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07563

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1265" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2212" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3620:0  %kernel_data_V_3_20_load_6 = load i6* @kernel_data_V_3_20, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_20_load_6"/></StgValue>
</operation>

<operation id="1266" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2213" bw="0" op_0_bw="0">
<![CDATA[
branch3620:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07563

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1267" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2215" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3619:0  %kernel_data_V_3_19_load_6 = load i6* @kernel_data_V_3_19, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_19_load_6"/></StgValue>
</operation>

<operation id="1268" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2216" bw="0" op_0_bw="0">
<![CDATA[
branch3619:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07563

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1269" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2218" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3618:0  %kernel_data_V_3_18_load_6 = load i6* @kernel_data_V_3_18, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_18_load_6"/></StgValue>
</operation>

<operation id="1270" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2219" bw="0" op_0_bw="0">
<![CDATA[
branch3618:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07563

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1271" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2221" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3617:0  %kernel_data_V_3_17_load_6 = load i6* @kernel_data_V_3_17, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_17_load_6"/></StgValue>
</operation>

<operation id="1272" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2222" bw="0" op_0_bw="0">
<![CDATA[
branch3617:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07563

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1273" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2224" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3616:0  %kernel_data_V_3_16_load_6 = load i6* @kernel_data_V_3_16, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_16_load_6"/></StgValue>
</operation>

<operation id="1274" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2225" bw="0" op_0_bw="0">
<![CDATA[
branch3616:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07563

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1275" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2227" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3615:0  %kernel_data_V_3_15_load_6 = load i6* @kernel_data_V_3_15, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_15_load_6"/></StgValue>
</operation>

<operation id="1276" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2228" bw="0" op_0_bw="0">
<![CDATA[
branch3615:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07563

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1277" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2230" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3629:0  %kernel_data_V_3_29_load_6 = load i6* @kernel_data_V_3_29, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_29_load_6"/></StgValue>
</operation>

<operation id="1278" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2231" bw="0" op_0_bw="0">
<![CDATA[
branch3629:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07563

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1279" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="2242" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3553:0  %kernel_data_V_3_43_load_6 = load i6* @kernel_data_V_3_43, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_43_load_6"/></StgValue>
</operation>

<operation id="1280" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="2243" bw="0" op_0_bw="0">
<![CDATA[
branch3553:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07382

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1281" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2245" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3552:0  %kernel_data_V_3_42_load_6 = load i6* @kernel_data_V_3_42, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_42_load_6"/></StgValue>
</operation>

<operation id="1282" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2246" bw="0" op_0_bw="0">
<![CDATA[
branch3552:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07382

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1283" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2248" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3551:0  %kernel_data_V_3_41_load_6 = load i6* @kernel_data_V_3_41, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_41_load_6"/></StgValue>
</operation>

<operation id="1284" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2249" bw="0" op_0_bw="0">
<![CDATA[
branch3551:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07382

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1285" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2251" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3550:0  %kernel_data_V_3_40_load_6 = load i6* @kernel_data_V_3_40, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_40_load_6"/></StgValue>
</operation>

<operation id="1286" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2252" bw="0" op_0_bw="0">
<![CDATA[
branch3550:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07382

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1287" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2254" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3549:0  %kernel_data_V_3_39_load_5 = load i6* @kernel_data_V_3_39, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_39_load_5"/></StgValue>
</operation>

<operation id="1288" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2255" bw="0" op_0_bw="0">
<![CDATA[
branch3549:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07382

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1289" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2257" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3548:0  %kernel_data_V_3_38_load_5 = load i6* @kernel_data_V_3_38, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_38_load_5"/></StgValue>
</operation>

<operation id="1290" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2258" bw="0" op_0_bw="0">
<![CDATA[
branch3548:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07382

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1291" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2260" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3547:0  %kernel_data_V_3_37_load_5 = load i6* @kernel_data_V_3_37, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_37_load_5"/></StgValue>
</operation>

<operation id="1292" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2261" bw="0" op_0_bw="0">
<![CDATA[
branch3547:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07382

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1293" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2263" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3546:0  %kernel_data_V_3_36_load_5 = load i6* @kernel_data_V_3_36, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_36_load_5"/></StgValue>
</operation>

<operation id="1294" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2264" bw="0" op_0_bw="0">
<![CDATA[
branch3546:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07382

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1295" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2266" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3545:0  %kernel_data_V_3_35_load_5 = load i6* @kernel_data_V_3_35, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_35_load_5"/></StgValue>
</operation>

<operation id="1296" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2267" bw="0" op_0_bw="0">
<![CDATA[
branch3545:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07382

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1297" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2269" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3544:0  %kernel_data_V_3_34_load_5 = load i6* @kernel_data_V_3_34, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_34_load_5"/></StgValue>
</operation>

<operation id="1298" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2270" bw="0" op_0_bw="0">
<![CDATA[
branch3544:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07382

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1299" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2272" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3543:0  %kernel_data_V_3_33_load_5 = load i6* @kernel_data_V_3_33, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_33_load_5"/></StgValue>
</operation>

<operation id="1300" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2273" bw="0" op_0_bw="0">
<![CDATA[
branch3543:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07382

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1301" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2275" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3542:0  %kernel_data_V_3_32_load_5 = load i6* @kernel_data_V_3_32, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_32_load_5"/></StgValue>
</operation>

<operation id="1302" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2276" bw="0" op_0_bw="0">
<![CDATA[
branch3542:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07382

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1303" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2278" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3541:0  %kernel_data_V_3_31_load_5 = load i6* @kernel_data_V_3_31, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_31_load_5"/></StgValue>
</operation>

<operation id="1304" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2279" bw="0" op_0_bw="0">
<![CDATA[
branch3541:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07382

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1305" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2281" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3540:0  %kernel_data_V_3_30_load_5 = load i6* @kernel_data_V_3_30, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_30_load_5"/></StgValue>
</operation>

<operation id="1306" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2282" bw="0" op_0_bw="0">
<![CDATA[
branch3540:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07382

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1307" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2284" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3554:0  %kernel_data_V_3_44_load_6 = load i6* @kernel_data_V_3_44, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_44_load_6"/></StgValue>
</operation>

<operation id="1308" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2285" bw="0" op_0_bw="0">
<![CDATA[
branch3554:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07382

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1309" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="2296" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3478:0  %kernel_data_V_3_58_load_6 = load i6* @kernel_data_V_3_58, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_58_load_6"/></StgValue>
</operation>

<operation id="1310" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="2297" bw="0" op_0_bw="0">
<![CDATA[
branch3478:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07201

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1311" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2299" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3477:0  %kernel_data_V_3_57_load_6 = load i6* @kernel_data_V_3_57, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_57_load_6"/></StgValue>
</operation>

<operation id="1312" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2300" bw="0" op_0_bw="0">
<![CDATA[
branch3477:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07201

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1313" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2302" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3476:0  %kernel_data_V_3_56_load_6 = load i6* @kernel_data_V_3_56, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_56_load_6"/></StgValue>
</operation>

<operation id="1314" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2303" bw="0" op_0_bw="0">
<![CDATA[
branch3476:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07201

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1315" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2305" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3475:0  %kernel_data_V_3_55_load_6 = load i6* @kernel_data_V_3_55, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_55_load_6"/></StgValue>
</operation>

<operation id="1316" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2306" bw="0" op_0_bw="0">
<![CDATA[
branch3475:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07201

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1317" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2308" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3474:0  %kernel_data_V_3_54_load_6 = load i6* @kernel_data_V_3_54, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_54_load_6"/></StgValue>
</operation>

<operation id="1318" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2309" bw="0" op_0_bw="0">
<![CDATA[
branch3474:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07201

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1319" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2311" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3473:0  %kernel_data_V_3_53_load_6 = load i6* @kernel_data_V_3_53, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_53_load_6"/></StgValue>
</operation>

<operation id="1320" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2312" bw="0" op_0_bw="0">
<![CDATA[
branch3473:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07201

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1321" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2314" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3472:0  %kernel_data_V_3_52_load_6 = load i6* @kernel_data_V_3_52, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_52_load_6"/></StgValue>
</operation>

<operation id="1322" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2315" bw="0" op_0_bw="0">
<![CDATA[
branch3472:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07201

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1323" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2317" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3471:0  %kernel_data_V_3_51_load_6 = load i6* @kernel_data_V_3_51, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_51_load_6"/></StgValue>
</operation>

<operation id="1324" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2318" bw="0" op_0_bw="0">
<![CDATA[
branch3471:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07201

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1325" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2320" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3470:0  %kernel_data_V_3_50_load_6 = load i6* @kernel_data_V_3_50, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_50_load_6"/></StgValue>
</operation>

<operation id="1326" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2321" bw="0" op_0_bw="0">
<![CDATA[
branch3470:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07201

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1327" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2323" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3469:0  %kernel_data_V_3_49_load_6 = load i6* @kernel_data_V_3_49, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_49_load_6"/></StgValue>
</operation>

<operation id="1328" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2324" bw="0" op_0_bw="0">
<![CDATA[
branch3469:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07201

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1329" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2326" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3468:0  %kernel_data_V_3_48_load_6 = load i6* @kernel_data_V_3_48, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_48_load_6"/></StgValue>
</operation>

<operation id="1330" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2327" bw="0" op_0_bw="0">
<![CDATA[
branch3468:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07201

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1331" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2329" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3467:0  %kernel_data_V_3_47_load_6 = load i6* @kernel_data_V_3_47, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_47_load_6"/></StgValue>
</operation>

<operation id="1332" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2330" bw="0" op_0_bw="0">
<![CDATA[
branch3467:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07201

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1333" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2332" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3466:0  %kernel_data_V_3_46_load_6 = load i6* @kernel_data_V_3_46, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_46_load_6"/></StgValue>
</operation>

<operation id="1334" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2333" bw="0" op_0_bw="0">
<![CDATA[
branch3466:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07201

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1335" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2335" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3465:0  %kernel_data_V_3_45_load_6 = load i6* @kernel_data_V_3_45, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_45_load_6"/></StgValue>
</operation>

<operation id="1336" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2336" bw="0" op_0_bw="0">
<![CDATA[
branch3465:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07201

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1337" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2338" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3479:0  %kernel_data_V_3_59_load_6 = load i6* @kernel_data_V_3_59, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_59_load_6"/></StgValue>
</operation>

<operation id="1338" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2339" bw="0" op_0_bw="0">
<![CDATA[
branch3479:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07201

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1339" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="2350" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3403:0  %kernel_data_V_3_73_load_6 = load i6* @kernel_data_V_3_73, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_73_load_6"/></StgValue>
</operation>

<operation id="1340" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="2351" bw="0" op_0_bw="0">
<![CDATA[
branch3403:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07020

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1341" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2353" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3402:0  %kernel_data_V_3_72_load_6 = load i6* @kernel_data_V_3_72, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_72_load_6"/></StgValue>
</operation>

<operation id="1342" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2354" bw="0" op_0_bw="0">
<![CDATA[
branch3402:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07020

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1343" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2356" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3401:0  %kernel_data_V_3_71_load_6 = load i6* @kernel_data_V_3_71, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_71_load_6"/></StgValue>
</operation>

<operation id="1344" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2357" bw="0" op_0_bw="0">
<![CDATA[
branch3401:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07020

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1345" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2359" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3400:0  %kernel_data_V_3_70_load_6 = load i6* @kernel_data_V_3_70, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_70_load_6"/></StgValue>
</operation>

<operation id="1346" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2360" bw="0" op_0_bw="0">
<![CDATA[
branch3400:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07020

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1347" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2362" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3399:0  %kernel_data_V_3_69_load_5 = load i6* @kernel_data_V_3_69, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_69_load_5"/></StgValue>
</operation>

<operation id="1348" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2363" bw="0" op_0_bw="0">
<![CDATA[
branch3399:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07020

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1349" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2365" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3398:0  %kernel_data_V_3_68_load_5 = load i6* @kernel_data_V_3_68, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_68_load_5"/></StgValue>
</operation>

<operation id="1350" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2366" bw="0" op_0_bw="0">
<![CDATA[
branch3398:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07020

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1351" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2368" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3397:0  %kernel_data_V_3_67_load_5 = load i6* @kernel_data_V_3_67, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_67_load_5"/></StgValue>
</operation>

<operation id="1352" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2369" bw="0" op_0_bw="0">
<![CDATA[
branch3397:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07020

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1353" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2371" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3396:0  %kernel_data_V_3_66_load_5 = load i6* @kernel_data_V_3_66, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_66_load_5"/></StgValue>
</operation>

<operation id="1354" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2372" bw="0" op_0_bw="0">
<![CDATA[
branch3396:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07020

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1355" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2374" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3395:0  %kernel_data_V_3_65_load_5 = load i6* @kernel_data_V_3_65, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_65_load_5"/></StgValue>
</operation>

<operation id="1356" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2375" bw="0" op_0_bw="0">
<![CDATA[
branch3395:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07020

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1357" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2377" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3394:0  %kernel_data_V_3_64_load_5 = load i6* @kernel_data_V_3_64, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_64_load_5"/></StgValue>
</operation>

<operation id="1358" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2378" bw="0" op_0_bw="0">
<![CDATA[
branch3394:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07020

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1359" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2380" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3393:0  %kernel_data_V_3_63_load_5 = load i6* @kernel_data_V_3_63, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_63_load_5"/></StgValue>
</operation>

<operation id="1360" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2381" bw="0" op_0_bw="0">
<![CDATA[
branch3393:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07020

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1361" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2383" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3392:0  %kernel_data_V_3_62_load_5 = load i6* @kernel_data_V_3_62, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_62_load_5"/></StgValue>
</operation>

<operation id="1362" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2384" bw="0" op_0_bw="0">
<![CDATA[
branch3392:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07020

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1363" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2386" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3391:0  %kernel_data_V_3_61_load_5 = load i6* @kernel_data_V_3_61, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_61_load_5"/></StgValue>
</operation>

<operation id="1364" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2387" bw="0" op_0_bw="0">
<![CDATA[
branch3391:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07020

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1365" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2389" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3390:0  %kernel_data_V_3_60_load_5 = load i6* @kernel_data_V_3_60, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_60_load_5"/></StgValue>
</operation>

<operation id="1366" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2390" bw="0" op_0_bw="0">
<![CDATA[
branch3390:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07020

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1367" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2392" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3404:0  %kernel_data_V_3_74_load_6 = load i6* @kernel_data_V_3_74, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_74_load_6"/></StgValue>
</operation>

<operation id="1368" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2393" bw="0" op_0_bw="0">
<![CDATA[
branch3404:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07020

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1369" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="2404" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3328:0  %kernel_data_V_3_88_load_6 = load i6* @kernel_data_V_3_88, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_88_load_6"/></StgValue>
</operation>

<operation id="1370" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="2405" bw="0" op_0_bw="0">
<![CDATA[
branch3328:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.06839

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1371" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2407" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3327:0  %kernel_data_V_3_87_load_6 = load i6* @kernel_data_V_3_87, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_87_load_6"/></StgValue>
</operation>

<operation id="1372" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2408" bw="0" op_0_bw="0">
<![CDATA[
branch3327:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.06839

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1373" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2410" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3326:0  %kernel_data_V_3_86_load_6 = load i6* @kernel_data_V_3_86, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_86_load_6"/></StgValue>
</operation>

<operation id="1374" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2411" bw="0" op_0_bw="0">
<![CDATA[
branch3326:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.06839

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1375" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2413" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3325:0  %kernel_data_V_3_85_load_6 = load i6* @kernel_data_V_3_85, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_85_load_6"/></StgValue>
</operation>

<operation id="1376" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2414" bw="0" op_0_bw="0">
<![CDATA[
branch3325:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.06839

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1377" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2416" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3324:0  %kernel_data_V_3_84_load_6 = load i6* @kernel_data_V_3_84, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_84_load_6"/></StgValue>
</operation>

<operation id="1378" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2417" bw="0" op_0_bw="0">
<![CDATA[
branch3324:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.06839

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1379" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2419" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3323:0  %kernel_data_V_3_83_load_6 = load i6* @kernel_data_V_3_83, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_83_load_6"/></StgValue>
</operation>

<operation id="1380" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2420" bw="0" op_0_bw="0">
<![CDATA[
branch3323:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.06839

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1381" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2422" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3322:0  %kernel_data_V_3_82_load_6 = load i6* @kernel_data_V_3_82, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_82_load_6"/></StgValue>
</operation>

<operation id="1382" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2423" bw="0" op_0_bw="0">
<![CDATA[
branch3322:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.06839

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1383" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2425" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3321:0  %kernel_data_V_3_81_load_6 = load i6* @kernel_data_V_3_81, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_81_load_6"/></StgValue>
</operation>

<operation id="1384" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2426" bw="0" op_0_bw="0">
<![CDATA[
branch3321:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.06839

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1385" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2428" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3320:0  %kernel_data_V_3_80_load_6 = load i6* @kernel_data_V_3_80, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_80_load_6"/></StgValue>
</operation>

<operation id="1386" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2429" bw="0" op_0_bw="0">
<![CDATA[
branch3320:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.06839

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1387" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2431" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3319:0  %kernel_data_V_3_79_load_6 = load i6* @kernel_data_V_3_79, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_79_load_6"/></StgValue>
</operation>

<operation id="1388" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2432" bw="0" op_0_bw="0">
<![CDATA[
branch3319:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.06839

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1389" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2434" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3318:0  %kernel_data_V_3_78_load_6 = load i6* @kernel_data_V_3_78, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_78_load_6"/></StgValue>
</operation>

<operation id="1390" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2435" bw="0" op_0_bw="0">
<![CDATA[
branch3318:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.06839

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1391" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2437" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3317:0  %kernel_data_V_3_77_load_6 = load i6* @kernel_data_V_3_77, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_77_load_6"/></StgValue>
</operation>

<operation id="1392" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2438" bw="0" op_0_bw="0">
<![CDATA[
branch3317:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.06839

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1393" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2440" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3316:0  %kernel_data_V_3_76_load_6 = load i6* @kernel_data_V_3_76, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_76_load_6"/></StgValue>
</operation>

<operation id="1394" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2441" bw="0" op_0_bw="0">
<![CDATA[
branch3316:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.06839

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1395" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2443" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3315:0  %kernel_data_V_3_75_load_6 = load i6* @kernel_data_V_3_75, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_75_load_6"/></StgValue>
</operation>

<operation id="1396" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2444" bw="0" op_0_bw="0">
<![CDATA[
branch3315:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.06839

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1397" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2446" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3329:0  %kernel_data_V_3_89_load_6 = load i6* @kernel_data_V_3_89, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_89_load_6"/></StgValue>
</operation>

<operation id="1398" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2447" bw="0" op_0_bw="0">
<![CDATA[
branch3329:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.06839

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1399" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="2469" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3163:0  %kernel_data_V_3_13_load_7 = load i6* @kernel_data_V_3_13, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_13_load_7"/></StgValue>
</operation>

<operation id="1400" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="2470" bw="0" op_0_bw="0">
<![CDATA[
branch3163:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.06658

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1401" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2472" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3162:0  %kernel_data_V_3_12_load_7 = load i6* @kernel_data_V_3_12, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_12_load_7"/></StgValue>
</operation>

<operation id="1402" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2473" bw="0" op_0_bw="0">
<![CDATA[
branch3162:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.06658

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1403" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2475" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3161:0  %kernel_data_V_3_11_load_7 = load i6* @kernel_data_V_3_11, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_11_load_7"/></StgValue>
</operation>

<operation id="1404" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2476" bw="0" op_0_bw="0">
<![CDATA[
branch3161:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.06658

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1405" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2478" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3160:0  %kernel_data_V_3_10_load_7 = load i6* @kernel_data_V_3_10, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_10_load_7"/></StgValue>
</operation>

<operation id="1406" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2479" bw="0" op_0_bw="0">
<![CDATA[
branch3160:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.06658

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1407" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2481" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3159:0  %kernel_data_V_3_9_load_6 = load i6* @kernel_data_V_3_9, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_9_load_6"/></StgValue>
</operation>

<operation id="1408" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2482" bw="0" op_0_bw="0">
<![CDATA[
branch3159:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.06658

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1409" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2484" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3158:0  %kernel_data_V_3_8_load_6 = load i6* @kernel_data_V_3_8, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_8_load_6"/></StgValue>
</operation>

<operation id="1410" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2485" bw="0" op_0_bw="0">
<![CDATA[
branch3158:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.06658

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1411" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2487" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3157:0  %kernel_data_V_3_7_load_6 = load i6* @kernel_data_V_3_7, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_7_load_6"/></StgValue>
</operation>

<operation id="1412" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2488" bw="0" op_0_bw="0">
<![CDATA[
branch3157:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.06658

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1413" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2490" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3156:0  %kernel_data_V_3_6_load_6 = load i6* @kernel_data_V_3_6, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_6_load_6"/></StgValue>
</operation>

<operation id="1414" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2491" bw="0" op_0_bw="0">
<![CDATA[
branch3156:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.06658

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1415" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2493" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3155:0  %kernel_data_V_3_5_load_6 = load i6* @kernel_data_V_3_5, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_5_load_6"/></StgValue>
</operation>

<operation id="1416" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2494" bw="0" op_0_bw="0">
<![CDATA[
branch3155:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.06658

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1417" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2496" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3154:0  %kernel_data_V_3_4_load_6 = load i6* @kernel_data_V_3_4, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_4_load_6"/></StgValue>
</operation>

<operation id="1418" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2497" bw="0" op_0_bw="0">
<![CDATA[
branch3154:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.06658

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1419" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2499" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3153:0  %kernel_data_V_3_3_load_6 = load i6* @kernel_data_V_3_3, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_3_load_6"/></StgValue>
</operation>

<operation id="1420" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2500" bw="0" op_0_bw="0">
<![CDATA[
branch3153:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.06658

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1421" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2502" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3152:0  %kernel_data_V_3_2_load_6 = load i6* @kernel_data_V_3_2, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_2_load_6"/></StgValue>
</operation>

<operation id="1422" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2503" bw="0" op_0_bw="0">
<![CDATA[
branch3152:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.06658

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1423" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2505" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3151:0  %kernel_data_V_3_1_load_6 = load i6* @kernel_data_V_3_1, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_1_load_6"/></StgValue>
</operation>

<operation id="1424" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2506" bw="0" op_0_bw="0">
<![CDATA[
branch3151:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.06658

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1425" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2508" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3150:0  %kernel_data_V_3_0_load_6 = load i6* @kernel_data_V_3_0, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_0_load_6"/></StgValue>
</operation>

<operation id="1426" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2509" bw="0" op_0_bw="0">
<![CDATA[
branch3150:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.06658

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1427" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2511" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3164:0  %kernel_data_V_3_14_load_7 = load i6* @kernel_data_V_3_14, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_14_load_7"/></StgValue>
</operation>

<operation id="1428" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2512" bw="0" op_0_bw="0">
<![CDATA[
branch3164:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.06658

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1429" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="2523" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3088:0  %kernel_data_V_3_28_load_7 = load i6* @kernel_data_V_3_28, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_28_load_7"/></StgValue>
</operation>

<operation id="1430" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="2524" bw="0" op_0_bw="0">
<![CDATA[
branch3088:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.06476

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1431" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2526" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3087:0  %kernel_data_V_3_27_load_7 = load i6* @kernel_data_V_3_27, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_27_load_7"/></StgValue>
</operation>

<operation id="1432" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2527" bw="0" op_0_bw="0">
<![CDATA[
branch3087:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.06476

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1433" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2529" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3086:0  %kernel_data_V_3_26_load_7 = load i6* @kernel_data_V_3_26, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_26_load_7"/></StgValue>
</operation>

<operation id="1434" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2530" bw="0" op_0_bw="0">
<![CDATA[
branch3086:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.06476

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1435" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2532" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3085:0  %kernel_data_V_3_25_load_7 = load i6* @kernel_data_V_3_25, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_25_load_7"/></StgValue>
</operation>

<operation id="1436" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2533" bw="0" op_0_bw="0">
<![CDATA[
branch3085:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.06476

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1437" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2535" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3084:0  %kernel_data_V_3_24_load_7 = load i6* @kernel_data_V_3_24, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_24_load_7"/></StgValue>
</operation>

<operation id="1438" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2536" bw="0" op_0_bw="0">
<![CDATA[
branch3084:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.06476

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1439" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2538" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3083:0  %kernel_data_V_3_23_load_7 = load i6* @kernel_data_V_3_23, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_23_load_7"/></StgValue>
</operation>

<operation id="1440" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2539" bw="0" op_0_bw="0">
<![CDATA[
branch3083:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.06476

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1441" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2541" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3082:0  %kernel_data_V_3_22_load_7 = load i6* @kernel_data_V_3_22, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_22_load_7"/></StgValue>
</operation>

<operation id="1442" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2542" bw="0" op_0_bw="0">
<![CDATA[
branch3082:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.06476

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1443" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2544" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3081:0  %kernel_data_V_3_21_load_7 = load i6* @kernel_data_V_3_21, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_21_load_7"/></StgValue>
</operation>

<operation id="1444" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2545" bw="0" op_0_bw="0">
<![CDATA[
branch3081:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.06476

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1445" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2547" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3080:0  %kernel_data_V_3_20_load_7 = load i6* @kernel_data_V_3_20, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_20_load_7"/></StgValue>
</operation>

<operation id="1446" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2548" bw="0" op_0_bw="0">
<![CDATA[
branch3080:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.06476

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1447" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2550" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3079:0  %kernel_data_V_3_19_load_7 = load i6* @kernel_data_V_3_19, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_19_load_7"/></StgValue>
</operation>

<operation id="1448" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2551" bw="0" op_0_bw="0">
<![CDATA[
branch3079:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.06476

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1449" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2553" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3078:0  %kernel_data_V_3_18_load_7 = load i6* @kernel_data_V_3_18, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_18_load_7"/></StgValue>
</operation>

<operation id="1450" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2554" bw="0" op_0_bw="0">
<![CDATA[
branch3078:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.06476

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1451" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2556" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3077:0  %kernel_data_V_3_17_load_7 = load i6* @kernel_data_V_3_17, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_17_load_7"/></StgValue>
</operation>

<operation id="1452" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2557" bw="0" op_0_bw="0">
<![CDATA[
branch3077:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.06476

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1453" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2559" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3076:0  %kernel_data_V_3_16_load_7 = load i6* @kernel_data_V_3_16, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_16_load_7"/></StgValue>
</operation>

<operation id="1454" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2560" bw="0" op_0_bw="0">
<![CDATA[
branch3076:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.06476

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1455" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2562" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3075:0  %kernel_data_V_3_15_load_7 = load i6* @kernel_data_V_3_15, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_15_load_7"/></StgValue>
</operation>

<operation id="1456" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2563" bw="0" op_0_bw="0">
<![CDATA[
branch3075:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.06476

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1457" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2565" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3089:0  %kernel_data_V_3_29_load_7 = load i6* @kernel_data_V_3_29, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_29_load_7"/></StgValue>
</operation>

<operation id="1458" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2566" bw="0" op_0_bw="0">
<![CDATA[
branch3089:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.06476

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1459" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="2577" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3013:0  %kernel_data_V_3_43_load_7 = load i6* @kernel_data_V_3_43, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_43_load_7"/></StgValue>
</operation>

<operation id="1460" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="2578" bw="0" op_0_bw="0">
<![CDATA[
branch3013:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.06295

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1461" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2580" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3012:0  %kernel_data_V_3_42_load_7 = load i6* @kernel_data_V_3_42, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_42_load_7"/></StgValue>
</operation>

<operation id="1462" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2581" bw="0" op_0_bw="0">
<![CDATA[
branch3012:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.06295

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1463" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2583" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3011:0  %kernel_data_V_3_41_load_7 = load i6* @kernel_data_V_3_41, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_41_load_7"/></StgValue>
</operation>

<operation id="1464" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2584" bw="0" op_0_bw="0">
<![CDATA[
branch3011:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.06295

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1465" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2586" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3010:0  %kernel_data_V_3_40_load_7 = load i6* @kernel_data_V_3_40, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_40_load_7"/></StgValue>
</operation>

<operation id="1466" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2587" bw="0" op_0_bw="0">
<![CDATA[
branch3010:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.06295

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1467" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2589" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3009:0  %kernel_data_V_3_39_load_6 = load i6* @kernel_data_V_3_39, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_39_load_6"/></StgValue>
</operation>

<operation id="1468" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2590" bw="0" op_0_bw="0">
<![CDATA[
branch3009:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.06295

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1469" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2592" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3008:0  %kernel_data_V_3_38_load_6 = load i6* @kernel_data_V_3_38, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_38_load_6"/></StgValue>
</operation>

<operation id="1470" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2593" bw="0" op_0_bw="0">
<![CDATA[
branch3008:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.06295

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1471" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2595" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3007:0  %kernel_data_V_3_37_load_6 = load i6* @kernel_data_V_3_37, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_37_load_6"/></StgValue>
</operation>

<operation id="1472" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2596" bw="0" op_0_bw="0">
<![CDATA[
branch3007:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.06295

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1473" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2598" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3006:0  %kernel_data_V_3_36_load_6 = load i6* @kernel_data_V_3_36, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_36_load_6"/></StgValue>
</operation>

<operation id="1474" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2599" bw="0" op_0_bw="0">
<![CDATA[
branch3006:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.06295

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1475" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2601" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3005:0  %kernel_data_V_3_35_load_6 = load i6* @kernel_data_V_3_35, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_35_load_6"/></StgValue>
</operation>

<operation id="1476" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2602" bw="0" op_0_bw="0">
<![CDATA[
branch3005:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.06295

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1477" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2604" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3004:0  %kernel_data_V_3_34_load_6 = load i6* @kernel_data_V_3_34, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_34_load_6"/></StgValue>
</operation>

<operation id="1478" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2605" bw="0" op_0_bw="0">
<![CDATA[
branch3004:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.06295

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1479" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2607" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3003:0  %kernel_data_V_3_33_load_6 = load i6* @kernel_data_V_3_33, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_33_load_6"/></StgValue>
</operation>

<operation id="1480" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2608" bw="0" op_0_bw="0">
<![CDATA[
branch3003:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.06295

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1481" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2610" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3002:0  %kernel_data_V_3_32_load_6 = load i6* @kernel_data_V_3_32, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_32_load_6"/></StgValue>
</operation>

<operation id="1482" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2611" bw="0" op_0_bw="0">
<![CDATA[
branch3002:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.06295

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1483" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2613" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3001:0  %kernel_data_V_3_31_load_6 = load i6* @kernel_data_V_3_31, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_31_load_6"/></StgValue>
</operation>

<operation id="1484" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2614" bw="0" op_0_bw="0">
<![CDATA[
branch3001:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.06295

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1485" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2616" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3000:0  %kernel_data_V_3_30_load_6 = load i6* @kernel_data_V_3_30, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_30_load_6"/></StgValue>
</operation>

<operation id="1486" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2617" bw="0" op_0_bw="0">
<![CDATA[
branch3000:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.06295

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1487" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2619" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch3014:0  %kernel_data_V_3_44_load_7 = load i6* @kernel_data_V_3_44, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_44_load_7"/></StgValue>
</operation>

<operation id="1488" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2620" bw="0" op_0_bw="0">
<![CDATA[
branch3014:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.06295

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1489" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="2631" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2938:0  %kernel_data_V_3_58_load_7 = load i6* @kernel_data_V_3_58, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_58_load_7"/></StgValue>
</operation>

<operation id="1490" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="2632" bw="0" op_0_bw="0">
<![CDATA[
branch2938:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.06114

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1491" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2634" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2937:0  %kernel_data_V_3_57_load_7 = load i6* @kernel_data_V_3_57, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_57_load_7"/></StgValue>
</operation>

<operation id="1492" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2635" bw="0" op_0_bw="0">
<![CDATA[
branch2937:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.06114

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1493" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2637" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2936:0  %kernel_data_V_3_56_load_7 = load i6* @kernel_data_V_3_56, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_56_load_7"/></StgValue>
</operation>

<operation id="1494" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2638" bw="0" op_0_bw="0">
<![CDATA[
branch2936:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.06114

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1495" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2640" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2935:0  %kernel_data_V_3_55_load_7 = load i6* @kernel_data_V_3_55, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_55_load_7"/></StgValue>
</operation>

<operation id="1496" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2641" bw="0" op_0_bw="0">
<![CDATA[
branch2935:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.06114

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1497" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2643" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2934:0  %kernel_data_V_3_54_load_7 = load i6* @kernel_data_V_3_54, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_54_load_7"/></StgValue>
</operation>

<operation id="1498" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2644" bw="0" op_0_bw="0">
<![CDATA[
branch2934:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.06114

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1499" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2646" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2933:0  %kernel_data_V_3_53_load_7 = load i6* @kernel_data_V_3_53, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_53_load_7"/></StgValue>
</operation>

<operation id="1500" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2647" bw="0" op_0_bw="0">
<![CDATA[
branch2933:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.06114

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1501" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2649" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2932:0  %kernel_data_V_3_52_load_7 = load i6* @kernel_data_V_3_52, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_52_load_7"/></StgValue>
</operation>

<operation id="1502" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2650" bw="0" op_0_bw="0">
<![CDATA[
branch2932:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.06114

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1503" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2652" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2931:0  %kernel_data_V_3_51_load_7 = load i6* @kernel_data_V_3_51, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_51_load_7"/></StgValue>
</operation>

<operation id="1504" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2653" bw="0" op_0_bw="0">
<![CDATA[
branch2931:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.06114

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1505" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2655" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2930:0  %kernel_data_V_3_50_load_7 = load i6* @kernel_data_V_3_50, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_50_load_7"/></StgValue>
</operation>

<operation id="1506" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2656" bw="0" op_0_bw="0">
<![CDATA[
branch2930:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.06114

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1507" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2658" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2929:0  %kernel_data_V_3_49_load_7 = load i6* @kernel_data_V_3_49, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_49_load_7"/></StgValue>
</operation>

<operation id="1508" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2659" bw="0" op_0_bw="0">
<![CDATA[
branch2929:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.06114

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1509" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2661" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2928:0  %kernel_data_V_3_48_load_7 = load i6* @kernel_data_V_3_48, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_48_load_7"/></StgValue>
</operation>

<operation id="1510" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2662" bw="0" op_0_bw="0">
<![CDATA[
branch2928:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.06114

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1511" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2664" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2927:0  %kernel_data_V_3_47_load_7 = load i6* @kernel_data_V_3_47, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_47_load_7"/></StgValue>
</operation>

<operation id="1512" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2665" bw="0" op_0_bw="0">
<![CDATA[
branch2927:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.06114

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1513" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2667" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2926:0  %kernel_data_V_3_46_load_7 = load i6* @kernel_data_V_3_46, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_46_load_7"/></StgValue>
</operation>

<operation id="1514" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2668" bw="0" op_0_bw="0">
<![CDATA[
branch2926:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.06114

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1515" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2670" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2925:0  %kernel_data_V_3_45_load_7 = load i6* @kernel_data_V_3_45, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_45_load_7"/></StgValue>
</operation>

<operation id="1516" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2671" bw="0" op_0_bw="0">
<![CDATA[
branch2925:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.06114

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1517" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2673" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2939:0  %kernel_data_V_3_59_load_7 = load i6* @kernel_data_V_3_59, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_59_load_7"/></StgValue>
</operation>

<operation id="1518" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2674" bw="0" op_0_bw="0">
<![CDATA[
branch2939:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.06114

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1519" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="2685" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2863:0  %kernel_data_V_3_73_load_7 = load i6* @kernel_data_V_3_73, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_73_load_7"/></StgValue>
</operation>

<operation id="1520" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="2686" bw="0" op_0_bw="0">
<![CDATA[
branch2863:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05933

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1521" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2688" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2862:0  %kernel_data_V_3_72_load_7 = load i6* @kernel_data_V_3_72, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_72_load_7"/></StgValue>
</operation>

<operation id="1522" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2689" bw="0" op_0_bw="0">
<![CDATA[
branch2862:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05933

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1523" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2691" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2861:0  %kernel_data_V_3_71_load_7 = load i6* @kernel_data_V_3_71, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_71_load_7"/></StgValue>
</operation>

<operation id="1524" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2692" bw="0" op_0_bw="0">
<![CDATA[
branch2861:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05933

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1525" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2694" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2860:0  %kernel_data_V_3_70_load_7 = load i6* @kernel_data_V_3_70, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_70_load_7"/></StgValue>
</operation>

<operation id="1526" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2695" bw="0" op_0_bw="0">
<![CDATA[
branch2860:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05933

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1527" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2697" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2859:0  %kernel_data_V_3_69_load_6 = load i6* @kernel_data_V_3_69, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_69_load_6"/></StgValue>
</operation>

<operation id="1528" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2698" bw="0" op_0_bw="0">
<![CDATA[
branch2859:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05933

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1529" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2700" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2858:0  %kernel_data_V_3_68_load_6 = load i6* @kernel_data_V_3_68, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_68_load_6"/></StgValue>
</operation>

<operation id="1530" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2701" bw="0" op_0_bw="0">
<![CDATA[
branch2858:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05933

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1531" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2703" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2857:0  %kernel_data_V_3_67_load_6 = load i6* @kernel_data_V_3_67, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_67_load_6"/></StgValue>
</operation>

<operation id="1532" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2704" bw="0" op_0_bw="0">
<![CDATA[
branch2857:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05933

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1533" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2706" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2856:0  %kernel_data_V_3_66_load_6 = load i6* @kernel_data_V_3_66, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_66_load_6"/></StgValue>
</operation>

<operation id="1534" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2707" bw="0" op_0_bw="0">
<![CDATA[
branch2856:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05933

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1535" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2709" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2855:0  %kernel_data_V_3_65_load_6 = load i6* @kernel_data_V_3_65, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_65_load_6"/></StgValue>
</operation>

<operation id="1536" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2710" bw="0" op_0_bw="0">
<![CDATA[
branch2855:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05933

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1537" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2712" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2854:0  %kernel_data_V_3_64_load_6 = load i6* @kernel_data_V_3_64, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_64_load_6"/></StgValue>
</operation>

<operation id="1538" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2713" bw="0" op_0_bw="0">
<![CDATA[
branch2854:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05933

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1539" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2715" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2853:0  %kernel_data_V_3_63_load_6 = load i6* @kernel_data_V_3_63, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_63_load_6"/></StgValue>
</operation>

<operation id="1540" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2716" bw="0" op_0_bw="0">
<![CDATA[
branch2853:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05933

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1541" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2718" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2852:0  %kernel_data_V_3_62_load_6 = load i6* @kernel_data_V_3_62, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_62_load_6"/></StgValue>
</operation>

<operation id="1542" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2719" bw="0" op_0_bw="0">
<![CDATA[
branch2852:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05933

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1543" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2721" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2851:0  %kernel_data_V_3_61_load_6 = load i6* @kernel_data_V_3_61, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_61_load_6"/></StgValue>
</operation>

<operation id="1544" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2722" bw="0" op_0_bw="0">
<![CDATA[
branch2851:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05933

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1545" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2724" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2850:0  %kernel_data_V_3_60_load_6 = load i6* @kernel_data_V_3_60, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_60_load_6"/></StgValue>
</operation>

<operation id="1546" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2725" bw="0" op_0_bw="0">
<![CDATA[
branch2850:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05933

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1547" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2727" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2864:0  %kernel_data_V_3_74_load_7 = load i6* @kernel_data_V_3_74, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_74_load_7"/></StgValue>
</operation>

<operation id="1548" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2728" bw="0" op_0_bw="0">
<![CDATA[
branch2864:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05933

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1549" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="2739" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2788:0  %kernel_data_V_3_88_load_7 = load i6* @kernel_data_V_3_88, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_88_load_7"/></StgValue>
</operation>

<operation id="1550" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="2740" bw="0" op_0_bw="0">
<![CDATA[
branch2788:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05752

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1551" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2742" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2787:0  %kernel_data_V_3_87_load_7 = load i6* @kernel_data_V_3_87, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_87_load_7"/></StgValue>
</operation>

<operation id="1552" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2743" bw="0" op_0_bw="0">
<![CDATA[
branch2787:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05752

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1553" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2745" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2786:0  %kernel_data_V_3_86_load_7 = load i6* @kernel_data_V_3_86, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_86_load_7"/></StgValue>
</operation>

<operation id="1554" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2746" bw="0" op_0_bw="0">
<![CDATA[
branch2786:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05752

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1555" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2748" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2785:0  %kernel_data_V_3_85_load_7 = load i6* @kernel_data_V_3_85, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_85_load_7"/></StgValue>
</operation>

<operation id="1556" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2749" bw="0" op_0_bw="0">
<![CDATA[
branch2785:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05752

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1557" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2751" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2784:0  %kernel_data_V_3_84_load_7 = load i6* @kernel_data_V_3_84, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_84_load_7"/></StgValue>
</operation>

<operation id="1558" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2752" bw="0" op_0_bw="0">
<![CDATA[
branch2784:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05752

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1559" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2754" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2783:0  %kernel_data_V_3_83_load_7 = load i6* @kernel_data_V_3_83, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_83_load_7"/></StgValue>
</operation>

<operation id="1560" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2755" bw="0" op_0_bw="0">
<![CDATA[
branch2783:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05752

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1561" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2757" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2782:0  %kernel_data_V_3_82_load_7 = load i6* @kernel_data_V_3_82, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_82_load_7"/></StgValue>
</operation>

<operation id="1562" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2758" bw="0" op_0_bw="0">
<![CDATA[
branch2782:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05752

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1563" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2760" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2781:0  %kernel_data_V_3_81_load_7 = load i6* @kernel_data_V_3_81, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_81_load_7"/></StgValue>
</operation>

<operation id="1564" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2761" bw="0" op_0_bw="0">
<![CDATA[
branch2781:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05752

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1565" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2763" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2780:0  %kernel_data_V_3_80_load_7 = load i6* @kernel_data_V_3_80, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_80_load_7"/></StgValue>
</operation>

<operation id="1566" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2764" bw="0" op_0_bw="0">
<![CDATA[
branch2780:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05752

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1567" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2766" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2779:0  %kernel_data_V_3_79_load_7 = load i6* @kernel_data_V_3_79, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_79_load_7"/></StgValue>
</operation>

<operation id="1568" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2767" bw="0" op_0_bw="0">
<![CDATA[
branch2779:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05752

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1569" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2769" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2778:0  %kernel_data_V_3_78_load_7 = load i6* @kernel_data_V_3_78, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_78_load_7"/></StgValue>
</operation>

<operation id="1570" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2770" bw="0" op_0_bw="0">
<![CDATA[
branch2778:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05752

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1571" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2772" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2777:0  %kernel_data_V_3_77_load_7 = load i6* @kernel_data_V_3_77, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_77_load_7"/></StgValue>
</operation>

<operation id="1572" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2773" bw="0" op_0_bw="0">
<![CDATA[
branch2777:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05752

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1573" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2775" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2776:0  %kernel_data_V_3_76_load_7 = load i6* @kernel_data_V_3_76, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_76_load_7"/></StgValue>
</operation>

<operation id="1574" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2776" bw="0" op_0_bw="0">
<![CDATA[
branch2776:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05752

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1575" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2778" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2775:0  %kernel_data_V_3_75_load_7 = load i6* @kernel_data_V_3_75, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_75_load_7"/></StgValue>
</operation>

<operation id="1576" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2779" bw="0" op_0_bw="0">
<![CDATA[
branch2775:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05752

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1577" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2781" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2789:0  %kernel_data_V_3_89_load_7 = load i6* @kernel_data_V_3_89, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_89_load_7"/></StgValue>
</operation>

<operation id="1578" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2782" bw="0" op_0_bw="0">
<![CDATA[
branch2789:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05752

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1579" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="2804" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2623:0  %kernel_data_V_3_13_load_8 = load i6* @kernel_data_V_3_13, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_13_load_8"/></StgValue>
</operation>

<operation id="1580" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="2805" bw="0" op_0_bw="0">
<![CDATA[
branch2623:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05571

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1581" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2807" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2622:0  %kernel_data_V_3_12_load_8 = load i6* @kernel_data_V_3_12, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_12_load_8"/></StgValue>
</operation>

<operation id="1582" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2808" bw="0" op_0_bw="0">
<![CDATA[
branch2622:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05571

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1583" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2810" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2621:0  %kernel_data_V_3_11_load_8 = load i6* @kernel_data_V_3_11, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_11_load_8"/></StgValue>
</operation>

<operation id="1584" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2811" bw="0" op_0_bw="0">
<![CDATA[
branch2621:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05571

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1585" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2813" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2620:0  %kernel_data_V_3_10_load_8 = load i6* @kernel_data_V_3_10, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_10_load_8"/></StgValue>
</operation>

<operation id="1586" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2814" bw="0" op_0_bw="0">
<![CDATA[
branch2620:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05571

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1587" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2816" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2619:0  %kernel_data_V_3_9_load_7 = load i6* @kernel_data_V_3_9, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_9_load_7"/></StgValue>
</operation>

<operation id="1588" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2817" bw="0" op_0_bw="0">
<![CDATA[
branch2619:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05571

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1589" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2819" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2618:0  %kernel_data_V_3_8_load_7 = load i6* @kernel_data_V_3_8, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_8_load_7"/></StgValue>
</operation>

<operation id="1590" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2820" bw="0" op_0_bw="0">
<![CDATA[
branch2618:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05571

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1591" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2822" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2617:0  %kernel_data_V_3_7_load_7 = load i6* @kernel_data_V_3_7, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_7_load_7"/></StgValue>
</operation>

<operation id="1592" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2823" bw="0" op_0_bw="0">
<![CDATA[
branch2617:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05571

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1593" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2825" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2616:0  %kernel_data_V_3_6_load_7 = load i6* @kernel_data_V_3_6, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_6_load_7"/></StgValue>
</operation>

<operation id="1594" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2826" bw="0" op_0_bw="0">
<![CDATA[
branch2616:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05571

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1595" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2828" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2615:0  %kernel_data_V_3_5_load_7 = load i6* @kernel_data_V_3_5, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_5_load_7"/></StgValue>
</operation>

<operation id="1596" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2829" bw="0" op_0_bw="0">
<![CDATA[
branch2615:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05571

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1597" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2831" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2614:0  %kernel_data_V_3_4_load_7 = load i6* @kernel_data_V_3_4, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_4_load_7"/></StgValue>
</operation>

<operation id="1598" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2832" bw="0" op_0_bw="0">
<![CDATA[
branch2614:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05571

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1599" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2834" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2613:0  %kernel_data_V_3_3_load_7 = load i6* @kernel_data_V_3_3, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_3_load_7"/></StgValue>
</operation>

<operation id="1600" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2835" bw="0" op_0_bw="0">
<![CDATA[
branch2613:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05571

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1601" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2837" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2612:0  %kernel_data_V_3_2_load_7 = load i6* @kernel_data_V_3_2, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_2_load_7"/></StgValue>
</operation>

<operation id="1602" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2838" bw="0" op_0_bw="0">
<![CDATA[
branch2612:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05571

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1603" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2840" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2611:0  %kernel_data_V_3_1_load_7 = load i6* @kernel_data_V_3_1, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_1_load_7"/></StgValue>
</operation>

<operation id="1604" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2841" bw="0" op_0_bw="0">
<![CDATA[
branch2611:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05571

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1605" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2843" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2610:0  %kernel_data_V_3_0_load_7 = load i6* @kernel_data_V_3_0, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_0_load_7"/></StgValue>
</operation>

<operation id="1606" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2844" bw="0" op_0_bw="0">
<![CDATA[
branch2610:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05571

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1607" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2846" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2624:0  %kernel_data_V_3_14_load_8 = load i6* @kernel_data_V_3_14, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_14_load_8"/></StgValue>
</operation>

<operation id="1608" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2847" bw="0" op_0_bw="0">
<![CDATA[
branch2624:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05571

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1609" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="2858" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2548:0  %kernel_data_V_3_28_load_8 = load i6* @kernel_data_V_3_28, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_28_load_8"/></StgValue>
</operation>

<operation id="1610" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="2859" bw="0" op_0_bw="0">
<![CDATA[
branch2548:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05389

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1611" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2861" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2547:0  %kernel_data_V_3_27_load_8 = load i6* @kernel_data_V_3_27, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_27_load_8"/></StgValue>
</operation>

<operation id="1612" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2862" bw="0" op_0_bw="0">
<![CDATA[
branch2547:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05389

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1613" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2864" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2546:0  %kernel_data_V_3_26_load_8 = load i6* @kernel_data_V_3_26, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_26_load_8"/></StgValue>
</operation>

<operation id="1614" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2865" bw="0" op_0_bw="0">
<![CDATA[
branch2546:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05389

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1615" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2867" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2545:0  %kernel_data_V_3_25_load_8 = load i6* @kernel_data_V_3_25, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_25_load_8"/></StgValue>
</operation>

<operation id="1616" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2868" bw="0" op_0_bw="0">
<![CDATA[
branch2545:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05389

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1617" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2870" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2544:0  %kernel_data_V_3_24_load_8 = load i6* @kernel_data_V_3_24, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_24_load_8"/></StgValue>
</operation>

<operation id="1618" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2871" bw="0" op_0_bw="0">
<![CDATA[
branch2544:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05389

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1619" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2873" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2543:0  %kernel_data_V_3_23_load_8 = load i6* @kernel_data_V_3_23, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_23_load_8"/></StgValue>
</operation>

<operation id="1620" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2874" bw="0" op_0_bw="0">
<![CDATA[
branch2543:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05389

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1621" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2876" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2542:0  %kernel_data_V_3_22_load_8 = load i6* @kernel_data_V_3_22, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_22_load_8"/></StgValue>
</operation>

<operation id="1622" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2877" bw="0" op_0_bw="0">
<![CDATA[
branch2542:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05389

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1623" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2879" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2541:0  %kernel_data_V_3_21_load_8 = load i6* @kernel_data_V_3_21, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_21_load_8"/></StgValue>
</operation>

<operation id="1624" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2880" bw="0" op_0_bw="0">
<![CDATA[
branch2541:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05389

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1625" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2882" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2540:0  %kernel_data_V_3_20_load_8 = load i6* @kernel_data_V_3_20, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_20_load_8"/></StgValue>
</operation>

<operation id="1626" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2883" bw="0" op_0_bw="0">
<![CDATA[
branch2540:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05389

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1627" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2885" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2539:0  %kernel_data_V_3_19_load_8 = load i6* @kernel_data_V_3_19, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_19_load_8"/></StgValue>
</operation>

<operation id="1628" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2886" bw="0" op_0_bw="0">
<![CDATA[
branch2539:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05389

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1629" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2888" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2538:0  %kernel_data_V_3_18_load_8 = load i6* @kernel_data_V_3_18, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_18_load_8"/></StgValue>
</operation>

<operation id="1630" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2889" bw="0" op_0_bw="0">
<![CDATA[
branch2538:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05389

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1631" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2891" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2537:0  %kernel_data_V_3_17_load_8 = load i6* @kernel_data_V_3_17, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_17_load_8"/></StgValue>
</operation>

<operation id="1632" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2892" bw="0" op_0_bw="0">
<![CDATA[
branch2537:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05389

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1633" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2894" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2536:0  %kernel_data_V_3_16_load_8 = load i6* @kernel_data_V_3_16, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_16_load_8"/></StgValue>
</operation>

<operation id="1634" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2895" bw="0" op_0_bw="0">
<![CDATA[
branch2536:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05389

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1635" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2897" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2535:0  %kernel_data_V_3_15_load_8 = load i6* @kernel_data_V_3_15, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_15_load_8"/></StgValue>
</operation>

<operation id="1636" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2898" bw="0" op_0_bw="0">
<![CDATA[
branch2535:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05389

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1637" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2900" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2549:0  %kernel_data_V_3_29_load_8 = load i6* @kernel_data_V_3_29, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_29_load_8"/></StgValue>
</operation>

<operation id="1638" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2901" bw="0" op_0_bw="0">
<![CDATA[
branch2549:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05389

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1639" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="2912" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2473:0  %kernel_data_V_3_43_load_8 = load i6* @kernel_data_V_3_43, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_43_load_8"/></StgValue>
</operation>

<operation id="1640" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="2913" bw="0" op_0_bw="0">
<![CDATA[
branch2473:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05208

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1641" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2915" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2472:0  %kernel_data_V_3_42_load_8 = load i6* @kernel_data_V_3_42, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_42_load_8"/></StgValue>
</operation>

<operation id="1642" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2916" bw="0" op_0_bw="0">
<![CDATA[
branch2472:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05208

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1643" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2918" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2471:0  %kernel_data_V_3_41_load_8 = load i6* @kernel_data_V_3_41, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_41_load_8"/></StgValue>
</operation>

<operation id="1644" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2919" bw="0" op_0_bw="0">
<![CDATA[
branch2471:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05208

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1645" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2921" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2470:0  %kernel_data_V_3_40_load_8 = load i6* @kernel_data_V_3_40, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_40_load_8"/></StgValue>
</operation>

<operation id="1646" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2922" bw="0" op_0_bw="0">
<![CDATA[
branch2470:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05208

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1647" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2924" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2469:0  %kernel_data_V_3_39_load_7 = load i6* @kernel_data_V_3_39, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_39_load_7"/></StgValue>
</operation>

<operation id="1648" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2925" bw="0" op_0_bw="0">
<![CDATA[
branch2469:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05208

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1649" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2927" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2468:0  %kernel_data_V_3_38_load_7 = load i6* @kernel_data_V_3_38, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_38_load_7"/></StgValue>
</operation>

<operation id="1650" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2928" bw="0" op_0_bw="0">
<![CDATA[
branch2468:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05208

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1651" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2930" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2467:0  %kernel_data_V_3_37_load_7 = load i6* @kernel_data_V_3_37, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_37_load_7"/></StgValue>
</operation>

<operation id="1652" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2931" bw="0" op_0_bw="0">
<![CDATA[
branch2467:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05208

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1653" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2933" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2466:0  %kernel_data_V_3_36_load_7 = load i6* @kernel_data_V_3_36, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_36_load_7"/></StgValue>
</operation>

<operation id="1654" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2934" bw="0" op_0_bw="0">
<![CDATA[
branch2466:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05208

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1655" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2936" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2465:0  %kernel_data_V_3_35_load_7 = load i6* @kernel_data_V_3_35, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_35_load_7"/></StgValue>
</operation>

<operation id="1656" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2937" bw="0" op_0_bw="0">
<![CDATA[
branch2465:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05208

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1657" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2939" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2464:0  %kernel_data_V_3_34_load_7 = load i6* @kernel_data_V_3_34, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_34_load_7"/></StgValue>
</operation>

<operation id="1658" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2940" bw="0" op_0_bw="0">
<![CDATA[
branch2464:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05208

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1659" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2942" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2463:0  %kernel_data_V_3_33_load_7 = load i6* @kernel_data_V_3_33, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_33_load_7"/></StgValue>
</operation>

<operation id="1660" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2943" bw="0" op_0_bw="0">
<![CDATA[
branch2463:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05208

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1661" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2945" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2462:0  %kernel_data_V_3_32_load_7 = load i6* @kernel_data_V_3_32, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_32_load_7"/></StgValue>
</operation>

<operation id="1662" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2946" bw="0" op_0_bw="0">
<![CDATA[
branch2462:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05208

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1663" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2948" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2461:0  %kernel_data_V_3_31_load_7 = load i6* @kernel_data_V_3_31, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_31_load_7"/></StgValue>
</operation>

<operation id="1664" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2949" bw="0" op_0_bw="0">
<![CDATA[
branch2461:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05208

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1665" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2951" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2460:0  %kernel_data_V_3_30_load_7 = load i6* @kernel_data_V_3_30, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_30_load_7"/></StgValue>
</operation>

<operation id="1666" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2952" bw="0" op_0_bw="0">
<![CDATA[
branch2460:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05208

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1667" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2954" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2474:0  %kernel_data_V_3_44_load_8 = load i6* @kernel_data_V_3_44, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_44_load_8"/></StgValue>
</operation>

<operation id="1668" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2955" bw="0" op_0_bw="0">
<![CDATA[
branch2474:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05208

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1669" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="2966" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2398:0  %kernel_data_V_3_58_load_8 = load i6* @kernel_data_V_3_58, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_58_load_8"/></StgValue>
</operation>

<operation id="1670" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="2967" bw="0" op_0_bw="0">
<![CDATA[
branch2398:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05027

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1671" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2969" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2397:0  %kernel_data_V_3_57_load_8 = load i6* @kernel_data_V_3_57, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_57_load_8"/></StgValue>
</operation>

<operation id="1672" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2970" bw="0" op_0_bw="0">
<![CDATA[
branch2397:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05027

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1673" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2972" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2396:0  %kernel_data_V_3_56_load_8 = load i6* @kernel_data_V_3_56, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_56_load_8"/></StgValue>
</operation>

<operation id="1674" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2973" bw="0" op_0_bw="0">
<![CDATA[
branch2396:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05027

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1675" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2975" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2395:0  %kernel_data_V_3_55_load_8 = load i6* @kernel_data_V_3_55, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_55_load_8"/></StgValue>
</operation>

<operation id="1676" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2976" bw="0" op_0_bw="0">
<![CDATA[
branch2395:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05027

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1677" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2978" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2394:0  %kernel_data_V_3_54_load_8 = load i6* @kernel_data_V_3_54, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_54_load_8"/></StgValue>
</operation>

<operation id="1678" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2979" bw="0" op_0_bw="0">
<![CDATA[
branch2394:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05027

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1679" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2981" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2393:0  %kernel_data_V_3_53_load_8 = load i6* @kernel_data_V_3_53, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_53_load_8"/></StgValue>
</operation>

<operation id="1680" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2982" bw="0" op_0_bw="0">
<![CDATA[
branch2393:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05027

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1681" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2984" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2392:0  %kernel_data_V_3_52_load_8 = load i6* @kernel_data_V_3_52, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_52_load_8"/></StgValue>
</operation>

<operation id="1682" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2985" bw="0" op_0_bw="0">
<![CDATA[
branch2392:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05027

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1683" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2987" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2391:0  %kernel_data_V_3_51_load_8 = load i6* @kernel_data_V_3_51, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_51_load_8"/></StgValue>
</operation>

<operation id="1684" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2988" bw="0" op_0_bw="0">
<![CDATA[
branch2391:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05027

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1685" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2990" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2390:0  %kernel_data_V_3_50_load_8 = load i6* @kernel_data_V_3_50, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_50_load_8"/></StgValue>
</operation>

<operation id="1686" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2991" bw="0" op_0_bw="0">
<![CDATA[
branch2390:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05027

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1687" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2993" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2389:0  %kernel_data_V_3_49_load_8 = load i6* @kernel_data_V_3_49, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_49_load_8"/></StgValue>
</operation>

<operation id="1688" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2994" bw="0" op_0_bw="0">
<![CDATA[
branch2389:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05027

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1689" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2996" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2388:0  %kernel_data_V_3_48_load_8 = load i6* @kernel_data_V_3_48, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_48_load_8"/></StgValue>
</operation>

<operation id="1690" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2997" bw="0" op_0_bw="0">
<![CDATA[
branch2388:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05027

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1691" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2999" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2387:0  %kernel_data_V_3_47_load_8 = load i6* @kernel_data_V_3_47, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_47_load_8"/></StgValue>
</operation>

<operation id="1692" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3000" bw="0" op_0_bw="0">
<![CDATA[
branch2387:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05027

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1693" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3002" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2386:0  %kernel_data_V_3_46_load_8 = load i6* @kernel_data_V_3_46, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_46_load_8"/></StgValue>
</operation>

<operation id="1694" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3003" bw="0" op_0_bw="0">
<![CDATA[
branch2386:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05027

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1695" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3005" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2385:0  %kernel_data_V_3_45_load_8 = load i6* @kernel_data_V_3_45, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_45_load_8"/></StgValue>
</operation>

<operation id="1696" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3006" bw="0" op_0_bw="0">
<![CDATA[
branch2385:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05027

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1697" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="3008" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2399:0  %kernel_data_V_3_59_load_8 = load i6* @kernel_data_V_3_59, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_59_load_8"/></StgValue>
</operation>

<operation id="1698" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="3009" bw="0" op_0_bw="0">
<![CDATA[
branch2399:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05027

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1699" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="3020" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2323:0  %kernel_data_V_3_73_load_8 = load i6* @kernel_data_V_3_73, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_73_load_8"/></StgValue>
</operation>

<operation id="1700" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="3021" bw="0" op_0_bw="0">
<![CDATA[
branch2323:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04846

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1701" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3023" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2322:0  %kernel_data_V_3_72_load_8 = load i6* @kernel_data_V_3_72, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_72_load_8"/></StgValue>
</operation>

<operation id="1702" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3024" bw="0" op_0_bw="0">
<![CDATA[
branch2322:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04846

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1703" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="3026" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2321:0  %kernel_data_V_3_71_load_8 = load i6* @kernel_data_V_3_71, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_71_load_8"/></StgValue>
</operation>

<operation id="1704" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="3027" bw="0" op_0_bw="0">
<![CDATA[
branch2321:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04846

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1705" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="3029" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2320:0  %kernel_data_V_3_70_load_8 = load i6* @kernel_data_V_3_70, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_70_load_8"/></StgValue>
</operation>

<operation id="1706" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="3030" bw="0" op_0_bw="0">
<![CDATA[
branch2320:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04846

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1707" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3032" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2319:0  %kernel_data_V_3_69_load_7 = load i6* @kernel_data_V_3_69, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_69_load_7"/></StgValue>
</operation>

<operation id="1708" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3033" bw="0" op_0_bw="0">
<![CDATA[
branch2319:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04846

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1709" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3035" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2318:0  %kernel_data_V_3_68_load_7 = load i6* @kernel_data_V_3_68, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_68_load_7"/></StgValue>
</operation>

<operation id="1710" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3036" bw="0" op_0_bw="0">
<![CDATA[
branch2318:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04846

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1711" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3038" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2317:0  %kernel_data_V_3_67_load_7 = load i6* @kernel_data_V_3_67, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_67_load_7"/></StgValue>
</operation>

<operation id="1712" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3039" bw="0" op_0_bw="0">
<![CDATA[
branch2317:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04846

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1713" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3041" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2316:0  %kernel_data_V_3_66_load_7 = load i6* @kernel_data_V_3_66, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_66_load_7"/></StgValue>
</operation>

<operation id="1714" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3042" bw="0" op_0_bw="0">
<![CDATA[
branch2316:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04846

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1715" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3044" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2315:0  %kernel_data_V_3_65_load_7 = load i6* @kernel_data_V_3_65, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_65_load_7"/></StgValue>
</operation>

<operation id="1716" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3045" bw="0" op_0_bw="0">
<![CDATA[
branch2315:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04846

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1717" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3047" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2314:0  %kernel_data_V_3_64_load_7 = load i6* @kernel_data_V_3_64, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_64_load_7"/></StgValue>
</operation>

<operation id="1718" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3048" bw="0" op_0_bw="0">
<![CDATA[
branch2314:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04846

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1719" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3050" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2313:0  %kernel_data_V_3_63_load_7 = load i6* @kernel_data_V_3_63, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_63_load_7"/></StgValue>
</operation>

<operation id="1720" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3051" bw="0" op_0_bw="0">
<![CDATA[
branch2313:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04846

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1721" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3053" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2312:0  %kernel_data_V_3_62_load_7 = load i6* @kernel_data_V_3_62, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_62_load_7"/></StgValue>
</operation>

<operation id="1722" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3054" bw="0" op_0_bw="0">
<![CDATA[
branch2312:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04846

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1723" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3056" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2311:0  %kernel_data_V_3_61_load_7 = load i6* @kernel_data_V_3_61, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_61_load_7"/></StgValue>
</operation>

<operation id="1724" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3057" bw="0" op_0_bw="0">
<![CDATA[
branch2311:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04846

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1725" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3059" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2310:0  %kernel_data_V_3_60_load_7 = load i6* @kernel_data_V_3_60, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_60_load_7"/></StgValue>
</operation>

<operation id="1726" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3060" bw="0" op_0_bw="0">
<![CDATA[
branch2310:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04846

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1727" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="3062" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2324:0  %kernel_data_V_3_74_load_8 = load i6* @kernel_data_V_3_74, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_74_load_8"/></StgValue>
</operation>

<operation id="1728" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="3063" bw="0" op_0_bw="0">
<![CDATA[
branch2324:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04846

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1729" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="3074" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2248:0  %kernel_data_V_3_88_load_8 = load i6* @kernel_data_V_3_88, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_88_load_8"/></StgValue>
</operation>

<operation id="1730" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="3075" bw="0" op_0_bw="0">
<![CDATA[
branch2248:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04665

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1731" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3077" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2247:0  %kernel_data_V_3_87_load_8 = load i6* @kernel_data_V_3_87, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_87_load_8"/></StgValue>
</operation>

<operation id="1732" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3078" bw="0" op_0_bw="0">
<![CDATA[
branch2247:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04665

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1733" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="3080" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2246:0  %kernel_data_V_3_86_load_8 = load i6* @kernel_data_V_3_86, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_86_load_8"/></StgValue>
</operation>

<operation id="1734" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="3081" bw="0" op_0_bw="0">
<![CDATA[
branch2246:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04665

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1735" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="3083" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2245:0  %kernel_data_V_3_85_load_8 = load i6* @kernel_data_V_3_85, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_85_load_8"/></StgValue>
</operation>

<operation id="1736" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="3084" bw="0" op_0_bw="0">
<![CDATA[
branch2245:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04665

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1737" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3086" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2244:0  %kernel_data_V_3_84_load_8 = load i6* @kernel_data_V_3_84, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_84_load_8"/></StgValue>
</operation>

<operation id="1738" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3087" bw="0" op_0_bw="0">
<![CDATA[
branch2244:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04665

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1739" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3089" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2243:0  %kernel_data_V_3_83_load_8 = load i6* @kernel_data_V_3_83, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_83_load_8"/></StgValue>
</operation>

<operation id="1740" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3090" bw="0" op_0_bw="0">
<![CDATA[
branch2243:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04665

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1741" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3092" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2242:0  %kernel_data_V_3_82_load_8 = load i6* @kernel_data_V_3_82, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_82_load_8"/></StgValue>
</operation>

<operation id="1742" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3093" bw="0" op_0_bw="0">
<![CDATA[
branch2242:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04665

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1743" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3095" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2241:0  %kernel_data_V_3_81_load_8 = load i6* @kernel_data_V_3_81, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_81_load_8"/></StgValue>
</operation>

<operation id="1744" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3096" bw="0" op_0_bw="0">
<![CDATA[
branch2241:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04665

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1745" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3098" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2240:0  %kernel_data_V_3_80_load_8 = load i6* @kernel_data_V_3_80, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_80_load_8"/></StgValue>
</operation>

<operation id="1746" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3099" bw="0" op_0_bw="0">
<![CDATA[
branch2240:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04665

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1747" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3101" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2239:0  %kernel_data_V_3_79_load_8 = load i6* @kernel_data_V_3_79, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_79_load_8"/></StgValue>
</operation>

<operation id="1748" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3102" bw="0" op_0_bw="0">
<![CDATA[
branch2239:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04665

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1749" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3104" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2238:0  %kernel_data_V_3_78_load_8 = load i6* @kernel_data_V_3_78, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_78_load_8"/></StgValue>
</operation>

<operation id="1750" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3105" bw="0" op_0_bw="0">
<![CDATA[
branch2238:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04665

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1751" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3107" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2237:0  %kernel_data_V_3_77_load_8 = load i6* @kernel_data_V_3_77, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_77_load_8"/></StgValue>
</operation>

<operation id="1752" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3108" bw="0" op_0_bw="0">
<![CDATA[
branch2237:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04665

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1753" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3110" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2236:0  %kernel_data_V_3_76_load_8 = load i6* @kernel_data_V_3_76, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_76_load_8"/></StgValue>
</operation>

<operation id="1754" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3111" bw="0" op_0_bw="0">
<![CDATA[
branch2236:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04665

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1755" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3113" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2235:0  %kernel_data_V_3_75_load_8 = load i6* @kernel_data_V_3_75, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_75_load_8"/></StgValue>
</operation>

<operation id="1756" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3114" bw="0" op_0_bw="0">
<![CDATA[
branch2235:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04665

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1757" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="3116" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2249:0  %kernel_data_V_3_89_load_8 = load i6* @kernel_data_V_3_89, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_89_load_8"/></StgValue>
</operation>

<operation id="1758" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="3117" bw="0" op_0_bw="0">
<![CDATA[
branch2249:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04665

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1759" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="3139" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2083:0  %kernel_data_V_3_13_load_9 = load i6* @kernel_data_V_3_13, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_13_load_9"/></StgValue>
</operation>

<operation id="1760" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="3140" bw="0" op_0_bw="0">
<![CDATA[
branch2083:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04484

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1761" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3142" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2082:0  %kernel_data_V_3_12_load_9 = load i6* @kernel_data_V_3_12, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_12_load_9"/></StgValue>
</operation>

<operation id="1762" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3143" bw="0" op_0_bw="0">
<![CDATA[
branch2082:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04484

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1763" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="3145" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2081:0  %kernel_data_V_3_11_load_9 = load i6* @kernel_data_V_3_11, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_11_load_9"/></StgValue>
</operation>

<operation id="1764" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="3146" bw="0" op_0_bw="0">
<![CDATA[
branch2081:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04484

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1765" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="3148" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2080:0  %kernel_data_V_3_10_load_9 = load i6* @kernel_data_V_3_10, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_10_load_9"/></StgValue>
</operation>

<operation id="1766" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="3149" bw="0" op_0_bw="0">
<![CDATA[
branch2080:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04484

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1767" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3151" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2079:0  %kernel_data_V_3_9_load_8 = load i6* @kernel_data_V_3_9, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_9_load_8"/></StgValue>
</operation>

<operation id="1768" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3152" bw="0" op_0_bw="0">
<![CDATA[
branch2079:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04484

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1769" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3154" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2078:0  %kernel_data_V_3_8_load_8 = load i6* @kernel_data_V_3_8, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_8_load_8"/></StgValue>
</operation>

<operation id="1770" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3155" bw="0" op_0_bw="0">
<![CDATA[
branch2078:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04484

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1771" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3157" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2077:0  %kernel_data_V_3_7_load_8 = load i6* @kernel_data_V_3_7, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_7_load_8"/></StgValue>
</operation>

<operation id="1772" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3158" bw="0" op_0_bw="0">
<![CDATA[
branch2077:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04484

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1773" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3160" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2076:0  %kernel_data_V_3_6_load_8 = load i6* @kernel_data_V_3_6, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_6_load_8"/></StgValue>
</operation>

<operation id="1774" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3161" bw="0" op_0_bw="0">
<![CDATA[
branch2076:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04484

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1775" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3163" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2075:0  %kernel_data_V_3_5_load_8 = load i6* @kernel_data_V_3_5, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_5_load_8"/></StgValue>
</operation>

<operation id="1776" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3164" bw="0" op_0_bw="0">
<![CDATA[
branch2075:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04484

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1777" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3166" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2074:0  %kernel_data_V_3_4_load_8 = load i6* @kernel_data_V_3_4, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_4_load_8"/></StgValue>
</operation>

<operation id="1778" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3167" bw="0" op_0_bw="0">
<![CDATA[
branch2074:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04484

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1779" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3169" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2073:0  %kernel_data_V_3_3_load_8 = load i6* @kernel_data_V_3_3, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_3_load_8"/></StgValue>
</operation>

<operation id="1780" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3170" bw="0" op_0_bw="0">
<![CDATA[
branch2073:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04484

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1781" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3172" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2072:0  %kernel_data_V_3_2_load_8 = load i6* @kernel_data_V_3_2, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_2_load_8"/></StgValue>
</operation>

<operation id="1782" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3173" bw="0" op_0_bw="0">
<![CDATA[
branch2072:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04484

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1783" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3175" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2071:0  %kernel_data_V_3_1_load_8 = load i6* @kernel_data_V_3_1, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_1_load_8"/></StgValue>
</operation>

<operation id="1784" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3176" bw="0" op_0_bw="0">
<![CDATA[
branch2071:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04484

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1785" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3178" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2070:0  %kernel_data_V_3_0_load_8 = load i6* @kernel_data_V_3_0, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_0_load_8"/></StgValue>
</operation>

<operation id="1786" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3179" bw="0" op_0_bw="0">
<![CDATA[
branch2070:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04484

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1787" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="3181" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2084:0  %kernel_data_V_3_14_load_9 = load i6* @kernel_data_V_3_14, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_14_load_9"/></StgValue>
</operation>

<operation id="1788" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="3182" bw="0" op_0_bw="0">
<![CDATA[
branch2084:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04484

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1789" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="3193" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2008:0  %kernel_data_V_3_28_load_9 = load i6* @kernel_data_V_3_28, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_28_load_9"/></StgValue>
</operation>

<operation id="1790" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="3194" bw="0" op_0_bw="0">
<![CDATA[
branch2008:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04302

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1791" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3196" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2007:0  %kernel_data_V_3_27_load_9 = load i6* @kernel_data_V_3_27, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_27_load_9"/></StgValue>
</operation>

<operation id="1792" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3197" bw="0" op_0_bw="0">
<![CDATA[
branch2007:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04302

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1793" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="3199" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2006:0  %kernel_data_V_3_26_load_9 = load i6* @kernel_data_V_3_26, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_26_load_9"/></StgValue>
</operation>

<operation id="1794" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="3200" bw="0" op_0_bw="0">
<![CDATA[
branch2006:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04302

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1795" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="3202" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2005:0  %kernel_data_V_3_25_load_9 = load i6* @kernel_data_V_3_25, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_25_load_9"/></StgValue>
</operation>

<operation id="1796" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="3203" bw="0" op_0_bw="0">
<![CDATA[
branch2005:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04302

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1797" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3205" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2004:0  %kernel_data_V_3_24_load_9 = load i6* @kernel_data_V_3_24, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_24_load_9"/></StgValue>
</operation>

<operation id="1798" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3206" bw="0" op_0_bw="0">
<![CDATA[
branch2004:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04302

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1799" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3208" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2003:0  %kernel_data_V_3_23_load_9 = load i6* @kernel_data_V_3_23, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_23_load_9"/></StgValue>
</operation>

<operation id="1800" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3209" bw="0" op_0_bw="0">
<![CDATA[
branch2003:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04302

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1801" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3211" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2002:0  %kernel_data_V_3_22_load_9 = load i6* @kernel_data_V_3_22, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_22_load_9"/></StgValue>
</operation>

<operation id="1802" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3212" bw="0" op_0_bw="0">
<![CDATA[
branch2002:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04302

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1803" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3214" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2001:0  %kernel_data_V_3_21_load_9 = load i6* @kernel_data_V_3_21, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_21_load_9"/></StgValue>
</operation>

<operation id="1804" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3215" bw="0" op_0_bw="0">
<![CDATA[
branch2001:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04302

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1805" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3217" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2000:0  %kernel_data_V_3_20_load_9 = load i6* @kernel_data_V_3_20, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_20_load_9"/></StgValue>
</operation>

<operation id="1806" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3218" bw="0" op_0_bw="0">
<![CDATA[
branch2000:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04302

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1807" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3220" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1999:0  %kernel_data_V_3_19_load_9 = load i6* @kernel_data_V_3_19, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_19_load_9"/></StgValue>
</operation>

<operation id="1808" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3221" bw="0" op_0_bw="0">
<![CDATA[
branch1999:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04302

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1809" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3223" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1998:0  %kernel_data_V_3_18_load_9 = load i6* @kernel_data_V_3_18, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_18_load_9"/></StgValue>
</operation>

<operation id="1810" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3224" bw="0" op_0_bw="0">
<![CDATA[
branch1998:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04302

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1811" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3226" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1997:0  %kernel_data_V_3_17_load_9 = load i6* @kernel_data_V_3_17, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_17_load_9"/></StgValue>
</operation>

<operation id="1812" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3227" bw="0" op_0_bw="0">
<![CDATA[
branch1997:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04302

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1813" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3229" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1996:0  %kernel_data_V_3_16_load_9 = load i6* @kernel_data_V_3_16, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_16_load_9"/></StgValue>
</operation>

<operation id="1814" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3230" bw="0" op_0_bw="0">
<![CDATA[
branch1996:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04302

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1815" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3232" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1995:0  %kernel_data_V_3_15_load_9 = load i6* @kernel_data_V_3_15, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_15_load_9"/></StgValue>
</operation>

<operation id="1816" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3233" bw="0" op_0_bw="0">
<![CDATA[
branch1995:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04302

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1817" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="3235" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch2009:0  %kernel_data_V_3_29_load_9 = load i6* @kernel_data_V_3_29, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_29_load_9"/></StgValue>
</operation>

<operation id="1818" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="3236" bw="0" op_0_bw="0">
<![CDATA[
branch2009:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04302

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1819" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="3247" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1933:0  %kernel_data_V_3_43_load_9 = load i6* @kernel_data_V_3_43, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_43_load_9"/></StgValue>
</operation>

<operation id="1820" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="3248" bw="0" op_0_bw="0">
<![CDATA[
branch1933:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04121

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1821" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3250" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1932:0  %kernel_data_V_3_42_load_9 = load i6* @kernel_data_V_3_42, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_42_load_9"/></StgValue>
</operation>

<operation id="1822" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3251" bw="0" op_0_bw="0">
<![CDATA[
branch1932:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04121

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1823" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="3253" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1931:0  %kernel_data_V_3_41_load_9 = load i6* @kernel_data_V_3_41, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_41_load_9"/></StgValue>
</operation>

<operation id="1824" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="3254" bw="0" op_0_bw="0">
<![CDATA[
branch1931:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04121

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1825" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="3256" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1930:0  %kernel_data_V_3_40_load_9 = load i6* @kernel_data_V_3_40, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_40_load_9"/></StgValue>
</operation>

<operation id="1826" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="3257" bw="0" op_0_bw="0">
<![CDATA[
branch1930:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04121

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1827" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3259" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1929:0  %kernel_data_V_3_39_load_8 = load i6* @kernel_data_V_3_39, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_39_load_8"/></StgValue>
</operation>

<operation id="1828" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3260" bw="0" op_0_bw="0">
<![CDATA[
branch1929:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04121

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1829" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3262" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1928:0  %kernel_data_V_3_38_load_8 = load i6* @kernel_data_V_3_38, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_38_load_8"/></StgValue>
</operation>

<operation id="1830" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3263" bw="0" op_0_bw="0">
<![CDATA[
branch1928:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04121

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1831" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3265" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1927:0  %kernel_data_V_3_37_load_8 = load i6* @kernel_data_V_3_37, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_37_load_8"/></StgValue>
</operation>

<operation id="1832" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3266" bw="0" op_0_bw="0">
<![CDATA[
branch1927:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04121

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1833" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3268" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1926:0  %kernel_data_V_3_36_load_8 = load i6* @kernel_data_V_3_36, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_36_load_8"/></StgValue>
</operation>

<operation id="1834" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3269" bw="0" op_0_bw="0">
<![CDATA[
branch1926:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04121

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1835" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3271" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1925:0  %kernel_data_V_3_35_load_8 = load i6* @kernel_data_V_3_35, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_35_load_8"/></StgValue>
</operation>

<operation id="1836" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3272" bw="0" op_0_bw="0">
<![CDATA[
branch1925:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04121

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1837" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3274" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1924:0  %kernel_data_V_3_34_load_8 = load i6* @kernel_data_V_3_34, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_34_load_8"/></StgValue>
</operation>

<operation id="1838" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3275" bw="0" op_0_bw="0">
<![CDATA[
branch1924:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04121

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1839" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3277" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1923:0  %kernel_data_V_3_33_load_8 = load i6* @kernel_data_V_3_33, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_33_load_8"/></StgValue>
</operation>

<operation id="1840" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3278" bw="0" op_0_bw="0">
<![CDATA[
branch1923:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04121

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1841" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3280" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1922:0  %kernel_data_V_3_32_load_8 = load i6* @kernel_data_V_3_32, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_32_load_8"/></StgValue>
</operation>

<operation id="1842" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3281" bw="0" op_0_bw="0">
<![CDATA[
branch1922:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04121

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1843" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3283" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1921:0  %kernel_data_V_3_31_load_8 = load i6* @kernel_data_V_3_31, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_31_load_8"/></StgValue>
</operation>

<operation id="1844" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3284" bw="0" op_0_bw="0">
<![CDATA[
branch1921:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04121

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1845" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3286" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1920:0  %kernel_data_V_3_30_load_8 = load i6* @kernel_data_V_3_30, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_30_load_8"/></StgValue>
</operation>

<operation id="1846" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3287" bw="0" op_0_bw="0">
<![CDATA[
branch1920:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04121

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1847" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="3289" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1934:0  %kernel_data_V_3_44_load_9 = load i6* @kernel_data_V_3_44, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_44_load_9"/></StgValue>
</operation>

<operation id="1848" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="3290" bw="0" op_0_bw="0">
<![CDATA[
branch1934:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04121

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1849" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="3301" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1858:0  %kernel_data_V_3_58_load_9 = load i6* @kernel_data_V_3_58, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_58_load_9"/></StgValue>
</operation>

<operation id="1850" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="3302" bw="0" op_0_bw="0">
<![CDATA[
branch1858:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03940

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1851" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3304" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1857:0  %kernel_data_V_3_57_load_9 = load i6* @kernel_data_V_3_57, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_57_load_9"/></StgValue>
</operation>

<operation id="1852" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3305" bw="0" op_0_bw="0">
<![CDATA[
branch1857:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03940

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1853" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="3307" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1856:0  %kernel_data_V_3_56_load_9 = load i6* @kernel_data_V_3_56, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_56_load_9"/></StgValue>
</operation>

<operation id="1854" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="3308" bw="0" op_0_bw="0">
<![CDATA[
branch1856:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03940

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1855" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="3310" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1855:0  %kernel_data_V_3_55_load_9 = load i6* @kernel_data_V_3_55, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_55_load_9"/></StgValue>
</operation>

<operation id="1856" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="3311" bw="0" op_0_bw="0">
<![CDATA[
branch1855:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03940

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1857" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3313" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1854:0  %kernel_data_V_3_54_load_9 = load i6* @kernel_data_V_3_54, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_54_load_9"/></StgValue>
</operation>

<operation id="1858" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3314" bw="0" op_0_bw="0">
<![CDATA[
branch1854:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03940

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1859" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3316" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1853:0  %kernel_data_V_3_53_load_9 = load i6* @kernel_data_V_3_53, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_53_load_9"/></StgValue>
</operation>

<operation id="1860" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3317" bw="0" op_0_bw="0">
<![CDATA[
branch1853:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03940

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1861" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3319" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1852:0  %kernel_data_V_3_52_load_9 = load i6* @kernel_data_V_3_52, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_52_load_9"/></StgValue>
</operation>

<operation id="1862" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3320" bw="0" op_0_bw="0">
<![CDATA[
branch1852:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03940

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1863" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3322" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1851:0  %kernel_data_V_3_51_load_9 = load i6* @kernel_data_V_3_51, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_51_load_9"/></StgValue>
</operation>

<operation id="1864" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3323" bw="0" op_0_bw="0">
<![CDATA[
branch1851:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03940

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1865" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3325" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1850:0  %kernel_data_V_3_50_load_9 = load i6* @kernel_data_V_3_50, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_50_load_9"/></StgValue>
</operation>

<operation id="1866" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3326" bw="0" op_0_bw="0">
<![CDATA[
branch1850:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03940

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1867" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3328" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1849:0  %kernel_data_V_3_49_load_9 = load i6* @kernel_data_V_3_49, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_49_load_9"/></StgValue>
</operation>

<operation id="1868" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3329" bw="0" op_0_bw="0">
<![CDATA[
branch1849:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03940

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1869" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3331" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1848:0  %kernel_data_V_3_48_load_9 = load i6* @kernel_data_V_3_48, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_48_load_9"/></StgValue>
</operation>

<operation id="1870" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3332" bw="0" op_0_bw="0">
<![CDATA[
branch1848:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03940

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1871" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3334" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1847:0  %kernel_data_V_3_47_load_9 = load i6* @kernel_data_V_3_47, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_47_load_9"/></StgValue>
</operation>

<operation id="1872" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3335" bw="0" op_0_bw="0">
<![CDATA[
branch1847:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03940

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1873" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3337" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1846:0  %kernel_data_V_3_46_load_9 = load i6* @kernel_data_V_3_46, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_46_load_9"/></StgValue>
</operation>

<operation id="1874" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3338" bw="0" op_0_bw="0">
<![CDATA[
branch1846:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03940

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1875" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3340" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1845:0  %kernel_data_V_3_45_load_9 = load i6* @kernel_data_V_3_45, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_45_load_9"/></StgValue>
</operation>

<operation id="1876" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3341" bw="0" op_0_bw="0">
<![CDATA[
branch1845:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03940

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1877" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="3343" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1859:0  %kernel_data_V_3_59_load_9 = load i6* @kernel_data_V_3_59, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_59_load_9"/></StgValue>
</operation>

<operation id="1878" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="3344" bw="0" op_0_bw="0">
<![CDATA[
branch1859:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03940

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1879" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="3355" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1783:0  %kernel_data_V_3_73_load_9 = load i6* @kernel_data_V_3_73, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_73_load_9"/></StgValue>
</operation>

<operation id="1880" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="3356" bw="0" op_0_bw="0">
<![CDATA[
branch1783:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03759

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1881" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3358" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1782:0  %kernel_data_V_3_72_load_9 = load i6* @kernel_data_V_3_72, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_72_load_9"/></StgValue>
</operation>

<operation id="1882" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3359" bw="0" op_0_bw="0">
<![CDATA[
branch1782:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03759

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1883" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="3361" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1781:0  %kernel_data_V_3_71_load_9 = load i6* @kernel_data_V_3_71, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_71_load_9"/></StgValue>
</operation>

<operation id="1884" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="3362" bw="0" op_0_bw="0">
<![CDATA[
branch1781:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03759

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1885" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="3364" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1780:0  %kernel_data_V_3_70_load_9 = load i6* @kernel_data_V_3_70, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_70_load_9"/></StgValue>
</operation>

<operation id="1886" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="3365" bw="0" op_0_bw="0">
<![CDATA[
branch1780:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03759

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1887" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3367" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1779:0  %kernel_data_V_3_69_load_8 = load i6* @kernel_data_V_3_69, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_69_load_8"/></StgValue>
</operation>

<operation id="1888" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3368" bw="0" op_0_bw="0">
<![CDATA[
branch1779:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03759

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1889" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3370" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1778:0  %kernel_data_V_3_68_load_8 = load i6* @kernel_data_V_3_68, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_68_load_8"/></StgValue>
</operation>

<operation id="1890" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3371" bw="0" op_0_bw="0">
<![CDATA[
branch1778:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03759

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1891" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3373" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1777:0  %kernel_data_V_3_67_load_8 = load i6* @kernel_data_V_3_67, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_67_load_8"/></StgValue>
</operation>

<operation id="1892" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3374" bw="0" op_0_bw="0">
<![CDATA[
branch1777:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03759

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1893" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3376" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1776:0  %kernel_data_V_3_66_load_8 = load i6* @kernel_data_V_3_66, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_66_load_8"/></StgValue>
</operation>

<operation id="1894" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3377" bw="0" op_0_bw="0">
<![CDATA[
branch1776:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03759

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1895" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3379" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1775:0  %kernel_data_V_3_65_load_8 = load i6* @kernel_data_V_3_65, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_65_load_8"/></StgValue>
</operation>

<operation id="1896" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3380" bw="0" op_0_bw="0">
<![CDATA[
branch1775:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03759

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1897" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3382" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1774:0  %kernel_data_V_3_64_load_8 = load i6* @kernel_data_V_3_64, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_64_load_8"/></StgValue>
</operation>

<operation id="1898" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3383" bw="0" op_0_bw="0">
<![CDATA[
branch1774:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03759

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1899" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3385" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1773:0  %kernel_data_V_3_63_load_8 = load i6* @kernel_data_V_3_63, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_63_load_8"/></StgValue>
</operation>

<operation id="1900" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3386" bw="0" op_0_bw="0">
<![CDATA[
branch1773:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03759

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1901" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3388" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1772:0  %kernel_data_V_3_62_load_8 = load i6* @kernel_data_V_3_62, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_62_load_8"/></StgValue>
</operation>

<operation id="1902" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3389" bw="0" op_0_bw="0">
<![CDATA[
branch1772:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03759

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1903" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3391" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1771:0  %kernel_data_V_3_61_load_8 = load i6* @kernel_data_V_3_61, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_61_load_8"/></StgValue>
</operation>

<operation id="1904" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3392" bw="0" op_0_bw="0">
<![CDATA[
branch1771:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03759

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1905" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3394" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1770:0  %kernel_data_V_3_60_load_8 = load i6* @kernel_data_V_3_60, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_60_load_8"/></StgValue>
</operation>

<operation id="1906" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3395" bw="0" op_0_bw="0">
<![CDATA[
branch1770:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03759

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1907" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="3397" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1784:0  %kernel_data_V_3_74_load_9 = load i6* @kernel_data_V_3_74, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_74_load_9"/></StgValue>
</operation>

<operation id="1908" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="3398" bw="0" op_0_bw="0">
<![CDATA[
branch1784:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03759

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1909" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="3409" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1708:0  %kernel_data_V_3_88_load_9 = load i6* @kernel_data_V_3_88, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_88_load_9"/></StgValue>
</operation>

<operation id="1910" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="3410" bw="0" op_0_bw="0">
<![CDATA[
branch1708:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03578

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1911" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3412" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1707:0  %kernel_data_V_3_87_load_9 = load i6* @kernel_data_V_3_87, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_87_load_9"/></StgValue>
</operation>

<operation id="1912" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3413" bw="0" op_0_bw="0">
<![CDATA[
branch1707:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03578

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1913" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="3415" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1706:0  %kernel_data_V_3_86_load_9 = load i6* @kernel_data_V_3_86, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_86_load_9"/></StgValue>
</operation>

<operation id="1914" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="3416" bw="0" op_0_bw="0">
<![CDATA[
branch1706:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03578

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1915" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="3418" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1705:0  %kernel_data_V_3_85_load_9 = load i6* @kernel_data_V_3_85, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_85_load_9"/></StgValue>
</operation>

<operation id="1916" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="3419" bw="0" op_0_bw="0">
<![CDATA[
branch1705:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03578

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1917" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3421" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1704:0  %kernel_data_V_3_84_load_9 = load i6* @kernel_data_V_3_84, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_84_load_9"/></StgValue>
</operation>

<operation id="1918" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3422" bw="0" op_0_bw="0">
<![CDATA[
branch1704:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03578

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1919" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3424" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1703:0  %kernel_data_V_3_83_load_9 = load i6* @kernel_data_V_3_83, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_83_load_9"/></StgValue>
</operation>

<operation id="1920" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3425" bw="0" op_0_bw="0">
<![CDATA[
branch1703:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03578

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1921" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3427" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1702:0  %kernel_data_V_3_82_load_9 = load i6* @kernel_data_V_3_82, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_82_load_9"/></StgValue>
</operation>

<operation id="1922" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3428" bw="0" op_0_bw="0">
<![CDATA[
branch1702:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03578

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1923" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3430" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1701:0  %kernel_data_V_3_81_load_9 = load i6* @kernel_data_V_3_81, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_81_load_9"/></StgValue>
</operation>

<operation id="1924" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3431" bw="0" op_0_bw="0">
<![CDATA[
branch1701:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03578

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1925" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3433" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1700:0  %kernel_data_V_3_80_load_9 = load i6* @kernel_data_V_3_80, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_80_load_9"/></StgValue>
</operation>

<operation id="1926" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3434" bw="0" op_0_bw="0">
<![CDATA[
branch1700:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03578

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1927" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3436" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1699:0  %kernel_data_V_3_79_load_9 = load i6* @kernel_data_V_3_79, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_79_load_9"/></StgValue>
</operation>

<operation id="1928" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3437" bw="0" op_0_bw="0">
<![CDATA[
branch1699:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03578

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1929" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3439" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1698:0  %kernel_data_V_3_78_load_9 = load i6* @kernel_data_V_3_78, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_78_load_9"/></StgValue>
</operation>

<operation id="1930" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3440" bw="0" op_0_bw="0">
<![CDATA[
branch1698:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03578

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1931" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3442" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1697:0  %kernel_data_V_3_77_load_9 = load i6* @kernel_data_V_3_77, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_77_load_9"/></StgValue>
</operation>

<operation id="1932" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3443" bw="0" op_0_bw="0">
<![CDATA[
branch1697:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03578

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1933" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3445" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1696:0  %kernel_data_V_3_76_load_9 = load i6* @kernel_data_V_3_76, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_76_load_9"/></StgValue>
</operation>

<operation id="1934" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3446" bw="0" op_0_bw="0">
<![CDATA[
branch1696:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03578

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1935" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3448" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1695:0  %kernel_data_V_3_75_load_9 = load i6* @kernel_data_V_3_75, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_75_load_9"/></StgValue>
</operation>

<operation id="1936" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3449" bw="0" op_0_bw="0">
<![CDATA[
branch1695:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03578

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1937" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="3451" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1709:0  %kernel_data_V_3_89_load_9 = load i6* @kernel_data_V_3_89, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_89_load_9"/></StgValue>
</operation>

<operation id="1938" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="3452" bw="0" op_0_bw="0">
<![CDATA[
branch1709:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03578

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1939" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="3474" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1543:0  %kernel_data_V_3_13_load_10 = load i6* @kernel_data_V_3_13, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_13_load_10"/></StgValue>
</operation>

<operation id="1940" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="3475" bw="0" op_0_bw="0">
<![CDATA[
branch1543:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03397

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1941" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3477" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1542:0  %kernel_data_V_3_12_load_10 = load i6* @kernel_data_V_3_12, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_12_load_10"/></StgValue>
</operation>

<operation id="1942" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3478" bw="0" op_0_bw="0">
<![CDATA[
branch1542:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03397

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1943" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="3480" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1541:0  %kernel_data_V_3_11_load_10 = load i6* @kernel_data_V_3_11, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_11_load_10"/></StgValue>
</operation>

<operation id="1944" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="3481" bw="0" op_0_bw="0">
<![CDATA[
branch1541:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03397

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1945" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="3483" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1540:0  %kernel_data_V_3_10_load_10 = load i6* @kernel_data_V_3_10, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_10_load_10"/></StgValue>
</operation>

<operation id="1946" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="3484" bw="0" op_0_bw="0">
<![CDATA[
branch1540:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03397

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1947" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3486" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1539:0  %kernel_data_V_3_9_load_9 = load i6* @kernel_data_V_3_9, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_9_load_9"/></StgValue>
</operation>

<operation id="1948" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3487" bw="0" op_0_bw="0">
<![CDATA[
branch1539:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03397

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1949" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3489" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1538:0  %kernel_data_V_3_8_load_9 = load i6* @kernel_data_V_3_8, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_8_load_9"/></StgValue>
</operation>

<operation id="1950" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3490" bw="0" op_0_bw="0">
<![CDATA[
branch1538:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03397

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1951" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3492" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1537:0  %kernel_data_V_3_7_load_9 = load i6* @kernel_data_V_3_7, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_7_load_9"/></StgValue>
</operation>

<operation id="1952" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3493" bw="0" op_0_bw="0">
<![CDATA[
branch1537:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03397

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1953" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3495" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1536:0  %kernel_data_V_3_6_load_9 = load i6* @kernel_data_V_3_6, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_6_load_9"/></StgValue>
</operation>

<operation id="1954" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3496" bw="0" op_0_bw="0">
<![CDATA[
branch1536:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03397

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1955" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3498" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1535:0  %kernel_data_V_3_5_load_9 = load i6* @kernel_data_V_3_5, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_5_load_9"/></StgValue>
</operation>

<operation id="1956" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3499" bw="0" op_0_bw="0">
<![CDATA[
branch1535:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03397

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1957" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3501" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1534:0  %kernel_data_V_3_4_load_9 = load i6* @kernel_data_V_3_4, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_4_load_9"/></StgValue>
</operation>

<operation id="1958" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3502" bw="0" op_0_bw="0">
<![CDATA[
branch1534:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03397

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1959" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3504" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1533:0  %kernel_data_V_3_3_load_9 = load i6* @kernel_data_V_3_3, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_3_load_9"/></StgValue>
</operation>

<operation id="1960" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3505" bw="0" op_0_bw="0">
<![CDATA[
branch1533:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03397

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1961" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3507" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1532:0  %kernel_data_V_3_2_load_9 = load i6* @kernel_data_V_3_2, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_2_load_9"/></StgValue>
</operation>

<operation id="1962" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3508" bw="0" op_0_bw="0">
<![CDATA[
branch1532:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03397

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1963" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3510" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1531:0  %kernel_data_V_3_1_load_9 = load i6* @kernel_data_V_3_1, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_1_load_9"/></StgValue>
</operation>

<operation id="1964" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3511" bw="0" op_0_bw="0">
<![CDATA[
branch1531:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03397

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1965" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3513" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1530:0  %kernel_data_V_3_0_load_9 = load i6* @kernel_data_V_3_0, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_0_load_9"/></StgValue>
</operation>

<operation id="1966" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3514" bw="0" op_0_bw="0">
<![CDATA[
branch1530:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03397

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1967" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="3516" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1544:0  %kernel_data_V_3_14_load_10 = load i6* @kernel_data_V_3_14, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_14_load_10"/></StgValue>
</operation>

<operation id="1968" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="3517" bw="0" op_0_bw="0">
<![CDATA[
branch1544:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03397

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1969" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="3528" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1468:0  %kernel_data_V_3_28_load_10 = load i6* @kernel_data_V_3_28, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_28_load_10"/></StgValue>
</operation>

<operation id="1970" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="3529" bw="0" op_0_bw="0">
<![CDATA[
branch1468:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03215

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1971" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3531" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1467:0  %kernel_data_V_3_27_load_10 = load i6* @kernel_data_V_3_27, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_27_load_10"/></StgValue>
</operation>

<operation id="1972" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3532" bw="0" op_0_bw="0">
<![CDATA[
branch1467:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03215

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1973" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="3534" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1466:0  %kernel_data_V_3_26_load_10 = load i6* @kernel_data_V_3_26, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_26_load_10"/></StgValue>
</operation>

<operation id="1974" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="3535" bw="0" op_0_bw="0">
<![CDATA[
branch1466:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03215

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1975" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="3537" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1465:0  %kernel_data_V_3_25_load_10 = load i6* @kernel_data_V_3_25, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_25_load_10"/></StgValue>
</operation>

<operation id="1976" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="3538" bw="0" op_0_bw="0">
<![CDATA[
branch1465:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03215

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1977" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3540" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1464:0  %kernel_data_V_3_24_load_10 = load i6* @kernel_data_V_3_24, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_24_load_10"/></StgValue>
</operation>

<operation id="1978" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3541" bw="0" op_0_bw="0">
<![CDATA[
branch1464:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03215

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1979" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3543" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1463:0  %kernel_data_V_3_23_load_10 = load i6* @kernel_data_V_3_23, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_23_load_10"/></StgValue>
</operation>

<operation id="1980" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3544" bw="0" op_0_bw="0">
<![CDATA[
branch1463:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03215

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1981" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3546" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1462:0  %kernel_data_V_3_22_load_10 = load i6* @kernel_data_V_3_22, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_22_load_10"/></StgValue>
</operation>

<operation id="1982" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3547" bw="0" op_0_bw="0">
<![CDATA[
branch1462:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03215

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1983" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3549" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1461:0  %kernel_data_V_3_21_load_10 = load i6* @kernel_data_V_3_21, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_21_load_10"/></StgValue>
</operation>

<operation id="1984" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3550" bw="0" op_0_bw="0">
<![CDATA[
branch1461:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03215

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1985" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3552" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1460:0  %kernel_data_V_3_20_load_10 = load i6* @kernel_data_V_3_20, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_20_load_10"/></StgValue>
</operation>

<operation id="1986" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3553" bw="0" op_0_bw="0">
<![CDATA[
branch1460:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03215

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1987" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3555" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1459:0  %kernel_data_V_3_19_load_10 = load i6* @kernel_data_V_3_19, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_19_load_10"/></StgValue>
</operation>

<operation id="1988" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3556" bw="0" op_0_bw="0">
<![CDATA[
branch1459:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03215

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1989" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3558" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1458:0  %kernel_data_V_3_18_load_10 = load i6* @kernel_data_V_3_18, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_18_load_10"/></StgValue>
</operation>

<operation id="1990" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3559" bw="0" op_0_bw="0">
<![CDATA[
branch1458:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03215

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1991" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3561" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1457:0  %kernel_data_V_3_17_load_10 = load i6* @kernel_data_V_3_17, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_17_load_10"/></StgValue>
</operation>

<operation id="1992" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3562" bw="0" op_0_bw="0">
<![CDATA[
branch1457:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03215

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1993" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3564" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1456:0  %kernel_data_V_3_16_load_10 = load i6* @kernel_data_V_3_16, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_16_load_10"/></StgValue>
</operation>

<operation id="1994" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3565" bw="0" op_0_bw="0">
<![CDATA[
branch1456:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03215

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1995" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3567" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1455:0  %kernel_data_V_3_15_load_10 = load i6* @kernel_data_V_3_15, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_15_load_10"/></StgValue>
</operation>

<operation id="1996" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3568" bw="0" op_0_bw="0">
<![CDATA[
branch1455:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03215

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1997" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="3570" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1469:0  %kernel_data_V_3_29_load_10 = load i6* @kernel_data_V_3_29, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_29_load_10"/></StgValue>
</operation>

<operation id="1998" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="3571" bw="0" op_0_bw="0">
<![CDATA[
branch1469:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03215

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="1999" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="3582" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1393:0  %kernel_data_V_3_43_load_10 = load i6* @kernel_data_V_3_43, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_43_load_10"/></StgValue>
</operation>

<operation id="2000" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="3583" bw="0" op_0_bw="0">
<![CDATA[
branch1393:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03034

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2001" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3585" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1392:0  %kernel_data_V_3_42_load_10 = load i6* @kernel_data_V_3_42, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_42_load_10"/></StgValue>
</operation>

<operation id="2002" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3586" bw="0" op_0_bw="0">
<![CDATA[
branch1392:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03034

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2003" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="3588" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1391:0  %kernel_data_V_3_41_load_10 = load i6* @kernel_data_V_3_41, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_41_load_10"/></StgValue>
</operation>

<operation id="2004" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="3589" bw="0" op_0_bw="0">
<![CDATA[
branch1391:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03034

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2005" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="3591" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1390:0  %kernel_data_V_3_40_load_10 = load i6* @kernel_data_V_3_40, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_40_load_10"/></StgValue>
</operation>

<operation id="2006" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="3592" bw="0" op_0_bw="0">
<![CDATA[
branch1390:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03034

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2007" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3594" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1389:0  %kernel_data_V_3_39_load_9 = load i6* @kernel_data_V_3_39, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_39_load_9"/></StgValue>
</operation>

<operation id="2008" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3595" bw="0" op_0_bw="0">
<![CDATA[
branch1389:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03034

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2009" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3597" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1388:0  %kernel_data_V_3_38_load_9 = load i6* @kernel_data_V_3_38, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_38_load_9"/></StgValue>
</operation>

<operation id="2010" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3598" bw="0" op_0_bw="0">
<![CDATA[
branch1388:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03034

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2011" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3600" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1387:0  %kernel_data_V_3_37_load_9 = load i6* @kernel_data_V_3_37, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_37_load_9"/></StgValue>
</operation>

<operation id="2012" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3601" bw="0" op_0_bw="0">
<![CDATA[
branch1387:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03034

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2013" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3603" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1386:0  %kernel_data_V_3_36_load_9 = load i6* @kernel_data_V_3_36, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_36_load_9"/></StgValue>
</operation>

<operation id="2014" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3604" bw="0" op_0_bw="0">
<![CDATA[
branch1386:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03034

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2015" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3606" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1385:0  %kernel_data_V_3_35_load_9 = load i6* @kernel_data_V_3_35, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_35_load_9"/></StgValue>
</operation>

<operation id="2016" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3607" bw="0" op_0_bw="0">
<![CDATA[
branch1385:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03034

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2017" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3609" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1384:0  %kernel_data_V_3_34_load_9 = load i6* @kernel_data_V_3_34, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_34_load_9"/></StgValue>
</operation>

<operation id="2018" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3610" bw="0" op_0_bw="0">
<![CDATA[
branch1384:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03034

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2019" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3612" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1383:0  %kernel_data_V_3_33_load_9 = load i6* @kernel_data_V_3_33, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_33_load_9"/></StgValue>
</operation>

<operation id="2020" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3613" bw="0" op_0_bw="0">
<![CDATA[
branch1383:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03034

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2021" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3615" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1382:0  %kernel_data_V_3_32_load_9 = load i6* @kernel_data_V_3_32, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_32_load_9"/></StgValue>
</operation>

<operation id="2022" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3616" bw="0" op_0_bw="0">
<![CDATA[
branch1382:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03034

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2023" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3618" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1381:0  %kernel_data_V_3_31_load_9 = load i6* @kernel_data_V_3_31, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_31_load_9"/></StgValue>
</operation>

<operation id="2024" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3619" bw="0" op_0_bw="0">
<![CDATA[
branch1381:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03034

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2025" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3621" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1380:0  %kernel_data_V_3_30_load_9 = load i6* @kernel_data_V_3_30, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_30_load_9"/></StgValue>
</operation>

<operation id="2026" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3622" bw="0" op_0_bw="0">
<![CDATA[
branch1380:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03034

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2027" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="3624" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1394:0  %kernel_data_V_3_44_load_10 = load i6* @kernel_data_V_3_44, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_44_load_10"/></StgValue>
</operation>

<operation id="2028" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="3625" bw="0" op_0_bw="0">
<![CDATA[
branch1394:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03034

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2029" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="3636" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1318:0  %kernel_data_V_3_58_load_10 = load i6* @kernel_data_V_3_58, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_58_load_10"/></StgValue>
</operation>

<operation id="2030" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="3637" bw="0" op_0_bw="0">
<![CDATA[
branch1318:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02853

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2031" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3639" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1317:0  %kernel_data_V_3_57_load_10 = load i6* @kernel_data_V_3_57, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_57_load_10"/></StgValue>
</operation>

<operation id="2032" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3640" bw="0" op_0_bw="0">
<![CDATA[
branch1317:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02853

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2033" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="3642" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1316:0  %kernel_data_V_3_56_load_10 = load i6* @kernel_data_V_3_56, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_56_load_10"/></StgValue>
</operation>

<operation id="2034" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="3643" bw="0" op_0_bw="0">
<![CDATA[
branch1316:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02853

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2035" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="3645" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1315:0  %kernel_data_V_3_55_load_10 = load i6* @kernel_data_V_3_55, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_55_load_10"/></StgValue>
</operation>

<operation id="2036" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="3646" bw="0" op_0_bw="0">
<![CDATA[
branch1315:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02853

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2037" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3648" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1314:0  %kernel_data_V_3_54_load_10 = load i6* @kernel_data_V_3_54, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_54_load_10"/></StgValue>
</operation>

<operation id="2038" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3649" bw="0" op_0_bw="0">
<![CDATA[
branch1314:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02853

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2039" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3651" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1313:0  %kernel_data_V_3_53_load_10 = load i6* @kernel_data_V_3_53, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_53_load_10"/></StgValue>
</operation>

<operation id="2040" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3652" bw="0" op_0_bw="0">
<![CDATA[
branch1313:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02853

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2041" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3654" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1312:0  %kernel_data_V_3_52_load_10 = load i6* @kernel_data_V_3_52, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_52_load_10"/></StgValue>
</operation>

<operation id="2042" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3655" bw="0" op_0_bw="0">
<![CDATA[
branch1312:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02853

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2043" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3657" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1311:0  %kernel_data_V_3_51_load_10 = load i6* @kernel_data_V_3_51, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_51_load_10"/></StgValue>
</operation>

<operation id="2044" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3658" bw="0" op_0_bw="0">
<![CDATA[
branch1311:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02853

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2045" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3660" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1310:0  %kernel_data_V_3_50_load_10 = load i6* @kernel_data_V_3_50, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_50_load_10"/></StgValue>
</operation>

<operation id="2046" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3661" bw="0" op_0_bw="0">
<![CDATA[
branch1310:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02853

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2047" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3663" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1309:0  %kernel_data_V_3_49_load_10 = load i6* @kernel_data_V_3_49, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_49_load_10"/></StgValue>
</operation>

<operation id="2048" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3664" bw="0" op_0_bw="0">
<![CDATA[
branch1309:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02853

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2049" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3666" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1308:0  %kernel_data_V_3_48_load_10 = load i6* @kernel_data_V_3_48, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_48_load_10"/></StgValue>
</operation>

<operation id="2050" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3667" bw="0" op_0_bw="0">
<![CDATA[
branch1308:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02853

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2051" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3669" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1307:0  %kernel_data_V_3_47_load_10 = load i6* @kernel_data_V_3_47, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_47_load_10"/></StgValue>
</operation>

<operation id="2052" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3670" bw="0" op_0_bw="0">
<![CDATA[
branch1307:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02853

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2053" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3672" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1306:0  %kernel_data_V_3_46_load_10 = load i6* @kernel_data_V_3_46, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_46_load_10"/></StgValue>
</operation>

<operation id="2054" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3673" bw="0" op_0_bw="0">
<![CDATA[
branch1306:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02853

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2055" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3675" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1305:0  %kernel_data_V_3_45_load_10 = load i6* @kernel_data_V_3_45, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_45_load_10"/></StgValue>
</operation>

<operation id="2056" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3676" bw="0" op_0_bw="0">
<![CDATA[
branch1305:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02853

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2057" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="3678" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1319:0  %kernel_data_V_3_59_load_10 = load i6* @kernel_data_V_3_59, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_59_load_10"/></StgValue>
</operation>

<operation id="2058" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="3679" bw="0" op_0_bw="0">
<![CDATA[
branch1319:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02853

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2059" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="3690" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1243:0  %kernel_data_V_3_73_load_10 = load i6* @kernel_data_V_3_73, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_73_load_10"/></StgValue>
</operation>

<operation id="2060" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="3691" bw="0" op_0_bw="0">
<![CDATA[
branch1243:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02672

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2061" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3693" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1242:0  %kernel_data_V_3_72_load_10 = load i6* @kernel_data_V_3_72, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_72_load_10"/></StgValue>
</operation>

<operation id="2062" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3694" bw="0" op_0_bw="0">
<![CDATA[
branch1242:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02672

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2063" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="3696" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1241:0  %kernel_data_V_3_71_load_10 = load i6* @kernel_data_V_3_71, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_71_load_10"/></StgValue>
</operation>

<operation id="2064" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="3697" bw="0" op_0_bw="0">
<![CDATA[
branch1241:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02672

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2065" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="3699" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1240:0  %kernel_data_V_3_70_load_10 = load i6* @kernel_data_V_3_70, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_70_load_10"/></StgValue>
</operation>

<operation id="2066" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="3700" bw="0" op_0_bw="0">
<![CDATA[
branch1240:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02672

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2067" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3702" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1239:0  %kernel_data_V_3_69_load_9 = load i6* @kernel_data_V_3_69, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_69_load_9"/></StgValue>
</operation>

<operation id="2068" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3703" bw="0" op_0_bw="0">
<![CDATA[
branch1239:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02672

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2069" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3705" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1238:0  %kernel_data_V_3_68_load_9 = load i6* @kernel_data_V_3_68, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_68_load_9"/></StgValue>
</operation>

<operation id="2070" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3706" bw="0" op_0_bw="0">
<![CDATA[
branch1238:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02672

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2071" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3708" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1237:0  %kernel_data_V_3_67_load_9 = load i6* @kernel_data_V_3_67, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_67_load_9"/></StgValue>
</operation>

<operation id="2072" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3709" bw="0" op_0_bw="0">
<![CDATA[
branch1237:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02672

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2073" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3711" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1236:0  %kernel_data_V_3_66_load_9 = load i6* @kernel_data_V_3_66, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_66_load_9"/></StgValue>
</operation>

<operation id="2074" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3712" bw="0" op_0_bw="0">
<![CDATA[
branch1236:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02672

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2075" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3714" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1235:0  %kernel_data_V_3_65_load_9 = load i6* @kernel_data_V_3_65, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_65_load_9"/></StgValue>
</operation>

<operation id="2076" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3715" bw="0" op_0_bw="0">
<![CDATA[
branch1235:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02672

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2077" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3717" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1234:0  %kernel_data_V_3_64_load_9 = load i6* @kernel_data_V_3_64, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_64_load_9"/></StgValue>
</operation>

<operation id="2078" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3718" bw="0" op_0_bw="0">
<![CDATA[
branch1234:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02672

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2079" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3720" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1233:0  %kernel_data_V_3_63_load_9 = load i6* @kernel_data_V_3_63, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_63_load_9"/></StgValue>
</operation>

<operation id="2080" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3721" bw="0" op_0_bw="0">
<![CDATA[
branch1233:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02672

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2081" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3723" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1232:0  %kernel_data_V_3_62_load_9 = load i6* @kernel_data_V_3_62, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_62_load_9"/></StgValue>
</operation>

<operation id="2082" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3724" bw="0" op_0_bw="0">
<![CDATA[
branch1232:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02672

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2083" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3726" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1231:0  %kernel_data_V_3_61_load_9 = load i6* @kernel_data_V_3_61, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_61_load_9"/></StgValue>
</operation>

<operation id="2084" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3727" bw="0" op_0_bw="0">
<![CDATA[
branch1231:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02672

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2085" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3729" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1230:0  %kernel_data_V_3_60_load_9 = load i6* @kernel_data_V_3_60, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_60_load_9"/></StgValue>
</operation>

<operation id="2086" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3730" bw="0" op_0_bw="0">
<![CDATA[
branch1230:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02672

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2087" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="3732" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1244:0  %kernel_data_V_3_74_load_10 = load i6* @kernel_data_V_3_74, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_74_load_10"/></StgValue>
</operation>

<operation id="2088" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="3733" bw="0" op_0_bw="0">
<![CDATA[
branch1244:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02672

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2089" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="3744" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1168:0  %kernel_data_V_3_88_load_10 = load i6* @kernel_data_V_3_88, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_88_load_10"/></StgValue>
</operation>

<operation id="2090" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="3745" bw="0" op_0_bw="0">
<![CDATA[
branch1168:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02491

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2091" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3747" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1167:0  %kernel_data_V_3_87_load_10 = load i6* @kernel_data_V_3_87, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_87_load_10"/></StgValue>
</operation>

<operation id="2092" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3748" bw="0" op_0_bw="0">
<![CDATA[
branch1167:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02491

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2093" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="3750" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1166:0  %kernel_data_V_3_86_load_10 = load i6* @kernel_data_V_3_86, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_86_load_10"/></StgValue>
</operation>

<operation id="2094" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="3751" bw="0" op_0_bw="0">
<![CDATA[
branch1166:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02491

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2095" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="3753" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1165:0  %kernel_data_V_3_85_load_10 = load i6* @kernel_data_V_3_85, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_85_load_10"/></StgValue>
</operation>

<operation id="2096" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="3754" bw="0" op_0_bw="0">
<![CDATA[
branch1165:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02491

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2097" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3756" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1164:0  %kernel_data_V_3_84_load_10 = load i6* @kernel_data_V_3_84, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_84_load_10"/></StgValue>
</operation>

<operation id="2098" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3757" bw="0" op_0_bw="0">
<![CDATA[
branch1164:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02491

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2099" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3759" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1163:0  %kernel_data_V_3_83_load_10 = load i6* @kernel_data_V_3_83, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_83_load_10"/></StgValue>
</operation>

<operation id="2100" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3760" bw="0" op_0_bw="0">
<![CDATA[
branch1163:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02491

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2101" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3762" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1162:0  %kernel_data_V_3_82_load_10 = load i6* @kernel_data_V_3_82, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_82_load_10"/></StgValue>
</operation>

<operation id="2102" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3763" bw="0" op_0_bw="0">
<![CDATA[
branch1162:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02491

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3765" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1161:0  %kernel_data_V_3_81_load_10 = load i6* @kernel_data_V_3_81, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_81_load_10"/></StgValue>
</operation>

<operation id="2104" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3766" bw="0" op_0_bw="0">
<![CDATA[
branch1161:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02491

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2105" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3768" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1160:0  %kernel_data_V_3_80_load_10 = load i6* @kernel_data_V_3_80, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_80_load_10"/></StgValue>
</operation>

<operation id="2106" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3769" bw="0" op_0_bw="0">
<![CDATA[
branch1160:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02491

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3771" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1159:0  %kernel_data_V_3_79_load_10 = load i6* @kernel_data_V_3_79, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_79_load_10"/></StgValue>
</operation>

<operation id="2108" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3772" bw="0" op_0_bw="0">
<![CDATA[
branch1159:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02491

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2109" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3774" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1158:0  %kernel_data_V_3_78_load_10 = load i6* @kernel_data_V_3_78, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_78_load_10"/></StgValue>
</operation>

<operation id="2110" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3775" bw="0" op_0_bw="0">
<![CDATA[
branch1158:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02491

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2111" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3777" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1157:0  %kernel_data_V_3_77_load_10 = load i6* @kernel_data_V_3_77, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_77_load_10"/></StgValue>
</operation>

<operation id="2112" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3778" bw="0" op_0_bw="0">
<![CDATA[
branch1157:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02491

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2113" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3780" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1156:0  %kernel_data_V_3_76_load_10 = load i6* @kernel_data_V_3_76, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_76_load_10"/></StgValue>
</operation>

<operation id="2114" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3781" bw="0" op_0_bw="0">
<![CDATA[
branch1156:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02491

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2115" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3783" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1155:0  %kernel_data_V_3_75_load_10 = load i6* @kernel_data_V_3_75, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_75_load_10"/></StgValue>
</operation>

<operation id="2116" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3784" bw="0" op_0_bw="0">
<![CDATA[
branch1155:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02491

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2117" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="3786" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1169:0  %kernel_data_V_3_89_load_10 = load i6* @kernel_data_V_3_89, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_89_load_10"/></StgValue>
</operation>

<operation id="2118" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="3787" bw="0" op_0_bw="0">
<![CDATA[
branch1169:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02491

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2119" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="3809" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1003:0  %kernel_data_V_3_13_load_11 = load i6* @kernel_data_V_3_13, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_13_load_11"/></StgValue>
</operation>

<operation id="2120" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="3810" bw="0" op_0_bw="0">
<![CDATA[
branch1003:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02310

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2121" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3812" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1002:0  %kernel_data_V_3_12_load_11 = load i6* @kernel_data_V_3_12, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_12_load_11"/></StgValue>
</operation>

<operation id="2122" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3813" bw="0" op_0_bw="0">
<![CDATA[
branch1002:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02310

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2123" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="3815" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1001:0  %kernel_data_V_3_11_load_11 = load i6* @kernel_data_V_3_11, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_11_load_11"/></StgValue>
</operation>

<operation id="2124" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="3816" bw="0" op_0_bw="0">
<![CDATA[
branch1001:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02310

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2125" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="3818" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1000:0  %kernel_data_V_3_10_load_11 = load i6* @kernel_data_V_3_10, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_10_load_11"/></StgValue>
</operation>

<operation id="2126" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="3819" bw="0" op_0_bw="0">
<![CDATA[
branch1000:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02310

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2127" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3821" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch999:0  %kernel_data_V_3_9_load_10 = load i6* @kernel_data_V_3_9, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_9_load_10"/></StgValue>
</operation>

<operation id="2128" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3822" bw="0" op_0_bw="0">
<![CDATA[
branch999:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02310

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2129" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3824" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch998:0  %kernel_data_V_3_8_load_10 = load i6* @kernel_data_V_3_8, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_8_load_10"/></StgValue>
</operation>

<operation id="2130" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3825" bw="0" op_0_bw="0">
<![CDATA[
branch998:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02310

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2131" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3827" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch997:0  %kernel_data_V_3_7_load_10 = load i6* @kernel_data_V_3_7, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_7_load_10"/></StgValue>
</operation>

<operation id="2132" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3828" bw="0" op_0_bw="0">
<![CDATA[
branch997:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02310

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2133" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3830" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch996:0  %kernel_data_V_3_6_load_10 = load i6* @kernel_data_V_3_6, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_6_load_10"/></StgValue>
</operation>

<operation id="2134" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3831" bw="0" op_0_bw="0">
<![CDATA[
branch996:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02310

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2135" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3833" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch995:0  %kernel_data_V_3_5_load_10 = load i6* @kernel_data_V_3_5, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_5_load_10"/></StgValue>
</operation>

<operation id="2136" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3834" bw="0" op_0_bw="0">
<![CDATA[
branch995:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02310

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2137" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3836" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch994:0  %kernel_data_V_3_4_load_10 = load i6* @kernel_data_V_3_4, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_4_load_10"/></StgValue>
</operation>

<operation id="2138" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3837" bw="0" op_0_bw="0">
<![CDATA[
branch994:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02310

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2139" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3839" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch993:0  %kernel_data_V_3_3_load_10 = load i6* @kernel_data_V_3_3, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_3_load_10"/></StgValue>
</operation>

<operation id="2140" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3840" bw="0" op_0_bw="0">
<![CDATA[
branch993:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02310

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2141" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3842" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch992:0  %kernel_data_V_3_2_load_10 = load i6* @kernel_data_V_3_2, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_2_load_10"/></StgValue>
</operation>

<operation id="2142" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3843" bw="0" op_0_bw="0">
<![CDATA[
branch992:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02310

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2143" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3845" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch991:0  %kernel_data_V_3_1_load_10 = load i6* @kernel_data_V_3_1, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_1_load_10"/></StgValue>
</operation>

<operation id="2144" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3846" bw="0" op_0_bw="0">
<![CDATA[
branch991:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02310

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2145" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3848" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch990:0  %kernel_data_V_3_0_load_10 = load i6* @kernel_data_V_3_0, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_0_load_10"/></StgValue>
</operation>

<operation id="2146" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3849" bw="0" op_0_bw="0">
<![CDATA[
branch990:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02310

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2147" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="3851" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch1004:0  %kernel_data_V_3_14_load_11 = load i6* @kernel_data_V_3_14, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_14_load_11"/></StgValue>
</operation>

<operation id="2148" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="3852" bw="0" op_0_bw="0">
<![CDATA[
branch1004:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02310

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2149" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="3863" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch928:0  %kernel_data_V_3_28_load_11 = load i6* @kernel_data_V_3_28, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_28_load_11"/></StgValue>
</operation>

<operation id="2150" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="3864" bw="0" op_0_bw="0">
<![CDATA[
branch928:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02128

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2151" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3866" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch927:0  %kernel_data_V_3_27_load_11 = load i6* @kernel_data_V_3_27, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_27_load_11"/></StgValue>
</operation>

<operation id="2152" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3867" bw="0" op_0_bw="0">
<![CDATA[
branch927:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02128

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2153" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="3869" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch926:0  %kernel_data_V_3_26_load_11 = load i6* @kernel_data_V_3_26, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_26_load_11"/></StgValue>
</operation>

<operation id="2154" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="3870" bw="0" op_0_bw="0">
<![CDATA[
branch926:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02128

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2155" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="3872" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch925:0  %kernel_data_V_3_25_load_11 = load i6* @kernel_data_V_3_25, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_25_load_11"/></StgValue>
</operation>

<operation id="2156" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="3873" bw="0" op_0_bw="0">
<![CDATA[
branch925:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02128

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2157" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3875" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch924:0  %kernel_data_V_3_24_load_11 = load i6* @kernel_data_V_3_24, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_24_load_11"/></StgValue>
</operation>

<operation id="2158" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3876" bw="0" op_0_bw="0">
<![CDATA[
branch924:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02128

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2159" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3878" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch923:0  %kernel_data_V_3_23_load_11 = load i6* @kernel_data_V_3_23, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_23_load_11"/></StgValue>
</operation>

<operation id="2160" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3879" bw="0" op_0_bw="0">
<![CDATA[
branch923:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02128

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2161" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3881" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch922:0  %kernel_data_V_3_22_load_11 = load i6* @kernel_data_V_3_22, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_22_load_11"/></StgValue>
</operation>

<operation id="2162" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3882" bw="0" op_0_bw="0">
<![CDATA[
branch922:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02128

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2163" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3884" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch921:0  %kernel_data_V_3_21_load_11 = load i6* @kernel_data_V_3_21, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_21_load_11"/></StgValue>
</operation>

<operation id="2164" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3885" bw="0" op_0_bw="0">
<![CDATA[
branch921:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02128

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2165" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3887" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch920:0  %kernel_data_V_3_20_load_11 = load i6* @kernel_data_V_3_20, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_20_load_11"/></StgValue>
</operation>

<operation id="2166" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3888" bw="0" op_0_bw="0">
<![CDATA[
branch920:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02128

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2167" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3890" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch919:0  %kernel_data_V_3_19_load_11 = load i6* @kernel_data_V_3_19, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_19_load_11"/></StgValue>
</operation>

<operation id="2168" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3891" bw="0" op_0_bw="0">
<![CDATA[
branch919:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02128

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2169" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3893" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch918:0  %kernel_data_V_3_18_load_11 = load i6* @kernel_data_V_3_18, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_18_load_11"/></StgValue>
</operation>

<operation id="2170" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3894" bw="0" op_0_bw="0">
<![CDATA[
branch918:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02128

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2171" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3896" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch917:0  %kernel_data_V_3_17_load_11 = load i6* @kernel_data_V_3_17, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_17_load_11"/></StgValue>
</operation>

<operation id="2172" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3897" bw="0" op_0_bw="0">
<![CDATA[
branch917:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02128

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2173" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3899" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch916:0  %kernel_data_V_3_16_load_11 = load i6* @kernel_data_V_3_16, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_16_load_11"/></StgValue>
</operation>

<operation id="2174" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3900" bw="0" op_0_bw="0">
<![CDATA[
branch916:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02128

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2175" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3902" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch915:0  %kernel_data_V_3_15_load_11 = load i6* @kernel_data_V_3_15, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_15_load_11"/></StgValue>
</operation>

<operation id="2176" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3903" bw="0" op_0_bw="0">
<![CDATA[
branch915:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02128

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2177" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="3905" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch929:0  %kernel_data_V_3_29_load_11 = load i6* @kernel_data_V_3_29, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_29_load_11"/></StgValue>
</operation>

<operation id="2178" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="3906" bw="0" op_0_bw="0">
<![CDATA[
branch929:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02128

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2179" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="3917" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch853:0  %kernel_data_V_3_43_load_11 = load i6* @kernel_data_V_3_43, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_43_load_11"/></StgValue>
</operation>

<operation id="2180" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="3918" bw="0" op_0_bw="0">
<![CDATA[
branch853:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01947

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2181" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3920" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch852:0  %kernel_data_V_3_42_load_11 = load i6* @kernel_data_V_3_42, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_42_load_11"/></StgValue>
</operation>

<operation id="2182" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3921" bw="0" op_0_bw="0">
<![CDATA[
branch852:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01947

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2183" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="3923" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch851:0  %kernel_data_V_3_41_load_11 = load i6* @kernel_data_V_3_41, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_41_load_11"/></StgValue>
</operation>

<operation id="2184" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="3924" bw="0" op_0_bw="0">
<![CDATA[
branch851:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01947

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2185" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="3926" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch850:0  %kernel_data_V_3_40_load_11 = load i6* @kernel_data_V_3_40, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_40_load_11"/></StgValue>
</operation>

<operation id="2186" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="3927" bw="0" op_0_bw="0">
<![CDATA[
branch850:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01947

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2187" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3929" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch849:0  %kernel_data_V_3_39_load_10 = load i6* @kernel_data_V_3_39, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_39_load_10"/></StgValue>
</operation>

<operation id="2188" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3930" bw="0" op_0_bw="0">
<![CDATA[
branch849:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01947

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2189" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3932" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch848:0  %kernel_data_V_3_38_load_10 = load i6* @kernel_data_V_3_38, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_38_load_10"/></StgValue>
</operation>

<operation id="2190" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3933" bw="0" op_0_bw="0">
<![CDATA[
branch848:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01947

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2191" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3935" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch847:0  %kernel_data_V_3_37_load_10 = load i6* @kernel_data_V_3_37, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_37_load_10"/></StgValue>
</operation>

<operation id="2192" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3936" bw="0" op_0_bw="0">
<![CDATA[
branch847:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01947

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2193" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3938" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch846:0  %kernel_data_V_3_36_load_10 = load i6* @kernel_data_V_3_36, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_36_load_10"/></StgValue>
</operation>

<operation id="2194" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3939" bw="0" op_0_bw="0">
<![CDATA[
branch846:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01947

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2195" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3941" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch845:0  %kernel_data_V_3_35_load_10 = load i6* @kernel_data_V_3_35, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_35_load_10"/></StgValue>
</operation>

<operation id="2196" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3942" bw="0" op_0_bw="0">
<![CDATA[
branch845:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01947

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2197" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3944" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch844:0  %kernel_data_V_3_34_load_10 = load i6* @kernel_data_V_3_34, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_34_load_10"/></StgValue>
</operation>

<operation id="2198" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3945" bw="0" op_0_bw="0">
<![CDATA[
branch844:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01947

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2199" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3947" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch843:0  %kernel_data_V_3_33_load_10 = load i6* @kernel_data_V_3_33, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_33_load_10"/></StgValue>
</operation>

<operation id="2200" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3948" bw="0" op_0_bw="0">
<![CDATA[
branch843:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01947

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2201" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3950" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch842:0  %kernel_data_V_3_32_load_10 = load i6* @kernel_data_V_3_32, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_32_load_10"/></StgValue>
</operation>

<operation id="2202" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3951" bw="0" op_0_bw="0">
<![CDATA[
branch842:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01947

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2203" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3953" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch841:0  %kernel_data_V_3_31_load_10 = load i6* @kernel_data_V_3_31, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_31_load_10"/></StgValue>
</operation>

<operation id="2204" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3954" bw="0" op_0_bw="0">
<![CDATA[
branch841:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01947

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2205" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3956" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch840:0  %kernel_data_V_3_30_load_10 = load i6* @kernel_data_V_3_30, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_30_load_10"/></StgValue>
</operation>

<operation id="2206" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3957" bw="0" op_0_bw="0">
<![CDATA[
branch840:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01947

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2207" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="3959" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch854:0  %kernel_data_V_3_44_load_11 = load i6* @kernel_data_V_3_44, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_44_load_11"/></StgValue>
</operation>

<operation id="2208" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="3960" bw="0" op_0_bw="0">
<![CDATA[
branch854:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01947

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2209" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="3971" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch778:0  %kernel_data_V_3_58_load_11 = load i6* @kernel_data_V_3_58, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_58_load_11"/></StgValue>
</operation>

<operation id="2210" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="3972" bw="0" op_0_bw="0">
<![CDATA[
branch778:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01766

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2211" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3974" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch777:0  %kernel_data_V_3_57_load_11 = load i6* @kernel_data_V_3_57, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_57_load_11"/></StgValue>
</operation>

<operation id="2212" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3975" bw="0" op_0_bw="0">
<![CDATA[
branch777:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01766

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2213" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="3977" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch776:0  %kernel_data_V_3_56_load_11 = load i6* @kernel_data_V_3_56, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_56_load_11"/></StgValue>
</operation>

<operation id="2214" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="3978" bw="0" op_0_bw="0">
<![CDATA[
branch776:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01766

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2215" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="3980" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch775:0  %kernel_data_V_3_55_load_11 = load i6* @kernel_data_V_3_55, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_55_load_11"/></StgValue>
</operation>

<operation id="2216" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="3981" bw="0" op_0_bw="0">
<![CDATA[
branch775:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01766

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2217" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3983" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch774:0  %kernel_data_V_3_54_load_11 = load i6* @kernel_data_V_3_54, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_54_load_11"/></StgValue>
</operation>

<operation id="2218" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3984" bw="0" op_0_bw="0">
<![CDATA[
branch774:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01766

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2219" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3986" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch773:0  %kernel_data_V_3_53_load_11 = load i6* @kernel_data_V_3_53, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_53_load_11"/></StgValue>
</operation>

<operation id="2220" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3987" bw="0" op_0_bw="0">
<![CDATA[
branch773:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01766

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2221" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3989" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch772:0  %kernel_data_V_3_52_load_11 = load i6* @kernel_data_V_3_52, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_52_load_11"/></StgValue>
</operation>

<operation id="2222" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3990" bw="0" op_0_bw="0">
<![CDATA[
branch772:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01766

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2223" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3992" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch771:0  %kernel_data_V_3_51_load_11 = load i6* @kernel_data_V_3_51, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_51_load_11"/></StgValue>
</operation>

<operation id="2224" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3993" bw="0" op_0_bw="0">
<![CDATA[
branch771:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01766

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2225" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3995" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch770:0  %kernel_data_V_3_50_load_11 = load i6* @kernel_data_V_3_50, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_50_load_11"/></StgValue>
</operation>

<operation id="2226" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3996" bw="0" op_0_bw="0">
<![CDATA[
branch770:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01766

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2227" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3998" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch769:0  %kernel_data_V_3_49_load_11 = load i6* @kernel_data_V_3_49, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_49_load_11"/></StgValue>
</operation>

<operation id="2228" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3999" bw="0" op_0_bw="0">
<![CDATA[
branch769:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01766

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2229" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4001" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch768:0  %kernel_data_V_3_48_load_11 = load i6* @kernel_data_V_3_48, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_48_load_11"/></StgValue>
</operation>

<operation id="2230" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4002" bw="0" op_0_bw="0">
<![CDATA[
branch768:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01766

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2231" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4004" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch767:0  %kernel_data_V_3_47_load_11 = load i6* @kernel_data_V_3_47, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_47_load_11"/></StgValue>
</operation>

<operation id="2232" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4005" bw="0" op_0_bw="0">
<![CDATA[
branch767:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01766

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2233" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4007" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch766:0  %kernel_data_V_3_46_load_11 = load i6* @kernel_data_V_3_46, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_46_load_11"/></StgValue>
</operation>

<operation id="2234" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4008" bw="0" op_0_bw="0">
<![CDATA[
branch766:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01766

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2235" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4010" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch765:0  %kernel_data_V_3_45_load_11 = load i6* @kernel_data_V_3_45, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_45_load_11"/></StgValue>
</operation>

<operation id="2236" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4011" bw="0" op_0_bw="0">
<![CDATA[
branch765:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01766

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2237" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="4013" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch779:0  %kernel_data_V_3_59_load_11 = load i6* @kernel_data_V_3_59, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_59_load_11"/></StgValue>
</operation>

<operation id="2238" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="4014" bw="0" op_0_bw="0">
<![CDATA[
branch779:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01766

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2239" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="4025" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch703:0  %kernel_data_V_3_73_load_11 = load i6* @kernel_data_V_3_73, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_73_load_11"/></StgValue>
</operation>

<operation id="2240" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="4026" bw="0" op_0_bw="0">
<![CDATA[
branch703:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01585

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2241" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="4028" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch702:0  %kernel_data_V_3_72_load_11 = load i6* @kernel_data_V_3_72, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_72_load_11"/></StgValue>
</operation>

<operation id="2242" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="4029" bw="0" op_0_bw="0">
<![CDATA[
branch702:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01585

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2243" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="4031" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch701:0  %kernel_data_V_3_71_load_11 = load i6* @kernel_data_V_3_71, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_71_load_11"/></StgValue>
</operation>

<operation id="2244" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="4032" bw="0" op_0_bw="0">
<![CDATA[
branch701:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01585

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2245" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="4034" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch700:0  %kernel_data_V_3_70_load_11 = load i6* @kernel_data_V_3_70, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_70_load_11"/></StgValue>
</operation>

<operation id="2246" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="4035" bw="0" op_0_bw="0">
<![CDATA[
branch700:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01585

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2247" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="4037" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch699:0  %kernel_data_V_3_69_load_10 = load i6* @kernel_data_V_3_69, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_69_load_10"/></StgValue>
</operation>

<operation id="2248" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="4038" bw="0" op_0_bw="0">
<![CDATA[
branch699:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01585

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2249" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="4040" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch698:0  %kernel_data_V_3_68_load_10 = load i6* @kernel_data_V_3_68, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_68_load_10"/></StgValue>
</operation>

<operation id="2250" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="4041" bw="0" op_0_bw="0">
<![CDATA[
branch698:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01585

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2251" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="4043" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch697:0  %kernel_data_V_3_67_load_10 = load i6* @kernel_data_V_3_67, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_67_load_10"/></StgValue>
</operation>

<operation id="2252" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="4044" bw="0" op_0_bw="0">
<![CDATA[
branch697:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01585

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2253" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="4046" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch696:0  %kernel_data_V_3_66_load_10 = load i6* @kernel_data_V_3_66, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_66_load_10"/></StgValue>
</operation>

<operation id="2254" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="4047" bw="0" op_0_bw="0">
<![CDATA[
branch696:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01585

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2255" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="4049" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch695:0  %kernel_data_V_3_65_load_10 = load i6* @kernel_data_V_3_65, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_65_load_10"/></StgValue>
</operation>

<operation id="2256" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="4050" bw="0" op_0_bw="0">
<![CDATA[
branch695:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01585

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2257" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="4052" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch694:0  %kernel_data_V_3_64_load_10 = load i6* @kernel_data_V_3_64, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_64_load_10"/></StgValue>
</operation>

<operation id="2258" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="4053" bw="0" op_0_bw="0">
<![CDATA[
branch694:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01585

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2259" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4055" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch693:0  %kernel_data_V_3_63_load_10 = load i6* @kernel_data_V_3_63, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_63_load_10"/></StgValue>
</operation>

<operation id="2260" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4056" bw="0" op_0_bw="0">
<![CDATA[
branch693:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01585

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2261" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4058" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch692:0  %kernel_data_V_3_62_load_10 = load i6* @kernel_data_V_3_62, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_62_load_10"/></StgValue>
</operation>

<operation id="2262" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4059" bw="0" op_0_bw="0">
<![CDATA[
branch692:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01585

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2263" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4061" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch691:0  %kernel_data_V_3_61_load_10 = load i6* @kernel_data_V_3_61, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_61_load_10"/></StgValue>
</operation>

<operation id="2264" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4062" bw="0" op_0_bw="0">
<![CDATA[
branch691:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01585

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2265" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4064" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch690:0  %kernel_data_V_3_60_load_10 = load i6* @kernel_data_V_3_60, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_60_load_10"/></StgValue>
</operation>

<operation id="2266" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4065" bw="0" op_0_bw="0">
<![CDATA[
branch690:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01585

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2267" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="4067" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch704:0  %kernel_data_V_3_74_load_11 = load i6* @kernel_data_V_3_74, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_74_load_11"/></StgValue>
</operation>

<operation id="2268" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="4068" bw="0" op_0_bw="0">
<![CDATA[
branch704:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01585

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2269" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="4079" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch628:0  %kernel_data_V_3_88_load_11 = load i6* @kernel_data_V_3_88, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_88_load_11"/></StgValue>
</operation>

<operation id="2270" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="4080" bw="0" op_0_bw="0">
<![CDATA[
branch628:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01404

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2271" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="4082" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch627:0  %kernel_data_V_3_87_load_11 = load i6* @kernel_data_V_3_87, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_87_load_11"/></StgValue>
</operation>

<operation id="2272" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="4083" bw="0" op_0_bw="0">
<![CDATA[
branch627:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01404

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2273" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="4085" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch626:0  %kernel_data_V_3_86_load_11 = load i6* @kernel_data_V_3_86, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_86_load_11"/></StgValue>
</operation>

<operation id="2274" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="4086" bw="0" op_0_bw="0">
<![CDATA[
branch626:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01404

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2275" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="4088" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch625:0  %kernel_data_V_3_85_load_11 = load i6* @kernel_data_V_3_85, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_85_load_11"/></StgValue>
</operation>

<operation id="2276" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="4089" bw="0" op_0_bw="0">
<![CDATA[
branch625:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01404

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2277" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="4091" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch624:0  %kernel_data_V_3_84_load_11 = load i6* @kernel_data_V_3_84, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_84_load_11"/></StgValue>
</operation>

<operation id="2278" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="4092" bw="0" op_0_bw="0">
<![CDATA[
branch624:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01404

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2279" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="4094" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch623:0  %kernel_data_V_3_83_load_11 = load i6* @kernel_data_V_3_83, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_83_load_11"/></StgValue>
</operation>

<operation id="2280" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="4095" bw="0" op_0_bw="0">
<![CDATA[
branch623:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01404

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2281" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="4097" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch622:0  %kernel_data_V_3_82_load_11 = load i6* @kernel_data_V_3_82, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_82_load_11"/></StgValue>
</operation>

<operation id="2282" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="4098" bw="0" op_0_bw="0">
<![CDATA[
branch622:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01404

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2283" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="4100" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch621:0  %kernel_data_V_3_81_load_11 = load i6* @kernel_data_V_3_81, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_81_load_11"/></StgValue>
</operation>

<operation id="2284" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="4101" bw="0" op_0_bw="0">
<![CDATA[
branch621:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01404

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2285" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="4103" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch620:0  %kernel_data_V_3_80_load_11 = load i6* @kernel_data_V_3_80, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_80_load_11"/></StgValue>
</operation>

<operation id="2286" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="4104" bw="0" op_0_bw="0">
<![CDATA[
branch620:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01404

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2287" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="4106" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch619:0  %kernel_data_V_3_79_load_11 = load i6* @kernel_data_V_3_79, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_79_load_11"/></StgValue>
</operation>

<operation id="2288" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="4107" bw="0" op_0_bw="0">
<![CDATA[
branch619:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01404

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2289" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4109" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch618:0  %kernel_data_V_3_78_load_11 = load i6* @kernel_data_V_3_78, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_78_load_11"/></StgValue>
</operation>

<operation id="2290" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4110" bw="0" op_0_bw="0">
<![CDATA[
branch618:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01404

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2291" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4112" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch617:0  %kernel_data_V_3_77_load_11 = load i6* @kernel_data_V_3_77, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_77_load_11"/></StgValue>
</operation>

<operation id="2292" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4113" bw="0" op_0_bw="0">
<![CDATA[
branch617:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01404

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2293" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4115" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch616:0  %kernel_data_V_3_76_load_11 = load i6* @kernel_data_V_3_76, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_76_load_11"/></StgValue>
</operation>

<operation id="2294" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4116" bw="0" op_0_bw="0">
<![CDATA[
branch616:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01404

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2295" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4118" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch615:0  %kernel_data_V_3_75_load_11 = load i6* @kernel_data_V_3_75, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_75_load_11"/></StgValue>
</operation>

<operation id="2296" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4119" bw="0" op_0_bw="0">
<![CDATA[
branch615:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01404

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2297" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="4121" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch629:0  %kernel_data_V_3_89_load_11 = load i6* @kernel_data_V_3_89, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_89_load_11"/></StgValue>
</operation>

<operation id="2298" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="4122" bw="0" op_0_bw="0">
<![CDATA[
branch629:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01404

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2299" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="4144" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch463:0  %kernel_data_V_3_13_load_12 = load i6* @kernel_data_V_3_13, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_13_load_12"/></StgValue>
</operation>

<operation id="2300" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="4145" bw="0" op_0_bw="0">
<![CDATA[
branch463:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01223

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2301" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="4147" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch462:0  %kernel_data_V_3_12_load_12 = load i6* @kernel_data_V_3_12, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_12_load_12"/></StgValue>
</operation>

<operation id="2302" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="4148" bw="0" op_0_bw="0">
<![CDATA[
branch462:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01223

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2303" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="4150" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch461:0  %kernel_data_V_3_11_load_12 = load i6* @kernel_data_V_3_11, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_11_load_12"/></StgValue>
</operation>

<operation id="2304" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="4151" bw="0" op_0_bw="0">
<![CDATA[
branch461:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01223

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2305" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="4153" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch460:0  %kernel_data_V_3_10_load_12 = load i6* @kernel_data_V_3_10, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_10_load_12"/></StgValue>
</operation>

<operation id="2306" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="4154" bw="0" op_0_bw="0">
<![CDATA[
branch460:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01223

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2307" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="4156" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch459:0  %kernel_data_V_3_9_load_11 = load i6* @kernel_data_V_3_9, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_9_load_11"/></StgValue>
</operation>

<operation id="2308" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="4157" bw="0" op_0_bw="0">
<![CDATA[
branch459:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01223

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2309" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="4159" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch458:0  %kernel_data_V_3_8_load_11 = load i6* @kernel_data_V_3_8, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_8_load_11"/></StgValue>
</operation>

<operation id="2310" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="4160" bw="0" op_0_bw="0">
<![CDATA[
branch458:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01223

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2311" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="4162" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch457:0  %kernel_data_V_3_7_load_11 = load i6* @kernel_data_V_3_7, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_7_load_11"/></StgValue>
</operation>

<operation id="2312" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="4163" bw="0" op_0_bw="0">
<![CDATA[
branch457:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01223

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2313" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="4165" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch456:0  %kernel_data_V_3_6_load_11 = load i6* @kernel_data_V_3_6, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_6_load_11"/></StgValue>
</operation>

<operation id="2314" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="4166" bw="0" op_0_bw="0">
<![CDATA[
branch456:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01223

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2315" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="4168" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch455:0  %kernel_data_V_3_5_load_11 = load i6* @kernel_data_V_3_5, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_5_load_11"/></StgValue>
</operation>

<operation id="2316" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="4169" bw="0" op_0_bw="0">
<![CDATA[
branch455:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01223

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2317" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="4171" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch454:0  %kernel_data_V_3_4_load_11 = load i6* @kernel_data_V_3_4, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_4_load_11"/></StgValue>
</operation>

<operation id="2318" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="4172" bw="0" op_0_bw="0">
<![CDATA[
branch454:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01223

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2319" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4174" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch453:0  %kernel_data_V_3_3_load_11 = load i6* @kernel_data_V_3_3, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_3_load_11"/></StgValue>
</operation>

<operation id="2320" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4175" bw="0" op_0_bw="0">
<![CDATA[
branch453:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01223

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2321" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4177" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch452:0  %kernel_data_V_3_2_load_11 = load i6* @kernel_data_V_3_2, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_2_load_11"/></StgValue>
</operation>

<operation id="2322" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4178" bw="0" op_0_bw="0">
<![CDATA[
branch452:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01223

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2323" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4180" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch451:0  %kernel_data_V_3_1_load_11 = load i6* @kernel_data_V_3_1, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_1_load_11"/></StgValue>
</operation>

<operation id="2324" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4181" bw="0" op_0_bw="0">
<![CDATA[
branch451:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01223

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2325" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4183" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch450:0  %kernel_data_V_3_0_load_11 = load i6* @kernel_data_V_3_0, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_0_load_11"/></StgValue>
</operation>

<operation id="2326" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4184" bw="0" op_0_bw="0">
<![CDATA[
branch450:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01223

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2327" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="4186" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch464:0  %kernel_data_V_3_14_load_12 = load i6* @kernel_data_V_3_14, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_14_load_12"/></StgValue>
</operation>

<operation id="2328" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="4187" bw="0" op_0_bw="0">
<![CDATA[
branch464:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01223

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2329" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="4198" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch388:0  %kernel_data_V_3_28_load_12 = load i6* @kernel_data_V_3_28, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_28_load_12"/></StgValue>
</operation>

<operation id="2330" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="4199" bw="0" op_0_bw="0">
<![CDATA[
branch388:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01042

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2331" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="4201" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch387:0  %kernel_data_V_3_27_load_12 = load i6* @kernel_data_V_3_27, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_27_load_12"/></StgValue>
</operation>

<operation id="2332" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="4202" bw="0" op_0_bw="0">
<![CDATA[
branch387:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01042

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2333" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="4204" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch386:0  %kernel_data_V_3_26_load_12 = load i6* @kernel_data_V_3_26, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_26_load_12"/></StgValue>
</operation>

<operation id="2334" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="4205" bw="0" op_0_bw="0">
<![CDATA[
branch386:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01042

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2335" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="4207" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch385:0  %kernel_data_V_3_25_load_12 = load i6* @kernel_data_V_3_25, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_25_load_12"/></StgValue>
</operation>

<operation id="2336" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="4208" bw="0" op_0_bw="0">
<![CDATA[
branch385:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01042

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2337" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="4210" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch384:0  %kernel_data_V_3_24_load_12 = load i6* @kernel_data_V_3_24, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_24_load_12"/></StgValue>
</operation>

<operation id="2338" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="4211" bw="0" op_0_bw="0">
<![CDATA[
branch384:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01042

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2339" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="4213" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch383:0  %kernel_data_V_3_23_load_12 = load i6* @kernel_data_V_3_23, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_23_load_12"/></StgValue>
</operation>

<operation id="2340" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="4214" bw="0" op_0_bw="0">
<![CDATA[
branch383:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01042

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2341" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="4216" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch382:0  %kernel_data_V_3_22_load_12 = load i6* @kernel_data_V_3_22, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_22_load_12"/></StgValue>
</operation>

<operation id="2342" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="4217" bw="0" op_0_bw="0">
<![CDATA[
branch382:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01042

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2343" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="4219" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch381:0  %kernel_data_V_3_21_load_12 = load i6* @kernel_data_V_3_21, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_21_load_12"/></StgValue>
</operation>

<operation id="2344" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="4220" bw="0" op_0_bw="0">
<![CDATA[
branch381:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01042

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2345" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="4222" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch380:0  %kernel_data_V_3_20_load_12 = load i6* @kernel_data_V_3_20, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_20_load_12"/></StgValue>
</operation>

<operation id="2346" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="4223" bw="0" op_0_bw="0">
<![CDATA[
branch380:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01042

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2347" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="4225" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch379:0  %kernel_data_V_3_19_load_12 = load i6* @kernel_data_V_3_19, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_19_load_12"/></StgValue>
</operation>

<operation id="2348" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="4226" bw="0" op_0_bw="0">
<![CDATA[
branch379:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01042

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2349" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4228" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch378:0  %kernel_data_V_3_18_load_12 = load i6* @kernel_data_V_3_18, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_18_load_12"/></StgValue>
</operation>

<operation id="2350" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4229" bw="0" op_0_bw="0">
<![CDATA[
branch378:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01042

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2351" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4231" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch377:0  %kernel_data_V_3_17_load_12 = load i6* @kernel_data_V_3_17, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_17_load_12"/></StgValue>
</operation>

<operation id="2352" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4232" bw="0" op_0_bw="0">
<![CDATA[
branch377:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01042

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2353" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4234" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch376:0  %kernel_data_V_3_16_load_12 = load i6* @kernel_data_V_3_16, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_16_load_12"/></StgValue>
</operation>

<operation id="2354" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4235" bw="0" op_0_bw="0">
<![CDATA[
branch376:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01042

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2355" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4237" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch375:0  %kernel_data_V_3_15_load_12 = load i6* @kernel_data_V_3_15, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_15_load_12"/></StgValue>
</operation>

<operation id="2356" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4238" bw="0" op_0_bw="0">
<![CDATA[
branch375:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01042

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2357" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="4240" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch389:0  %kernel_data_V_3_29_load_12 = load i6* @kernel_data_V_3_29, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_29_load_12"/></StgValue>
</operation>

<operation id="2358" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="4241" bw="0" op_0_bw="0">
<![CDATA[
branch389:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01042

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2359" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="4252" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch313:0  %kernel_data_V_3_43_load_12 = load i6* @kernel_data_V_3_43, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_43_load_12"/></StgValue>
</operation>

<operation id="2360" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="4253" bw="0" op_0_bw="0">
<![CDATA[
branch313:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0861

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2361" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="4255" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch312:0  %kernel_data_V_3_42_load_12 = load i6* @kernel_data_V_3_42, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_42_load_12"/></StgValue>
</operation>

<operation id="2362" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="4256" bw="0" op_0_bw="0">
<![CDATA[
branch312:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0861

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2363" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="4258" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch311:0  %kernel_data_V_3_41_load_12 = load i6* @kernel_data_V_3_41, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_41_load_12"/></StgValue>
</operation>

<operation id="2364" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="4259" bw="0" op_0_bw="0">
<![CDATA[
branch311:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0861

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2365" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="4261" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch310:0  %kernel_data_V_3_40_load_12 = load i6* @kernel_data_V_3_40, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_40_load_12"/></StgValue>
</operation>

<operation id="2366" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="4262" bw="0" op_0_bw="0">
<![CDATA[
branch310:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0861

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2367" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="4264" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch309:0  %kernel_data_V_3_39_load_11 = load i6* @kernel_data_V_3_39, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_39_load_11"/></StgValue>
</operation>

<operation id="2368" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="4265" bw="0" op_0_bw="0">
<![CDATA[
branch309:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0861

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2369" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="4267" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch308:0  %kernel_data_V_3_38_load_11 = load i6* @kernel_data_V_3_38, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_38_load_11"/></StgValue>
</operation>

<operation id="2370" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="4268" bw="0" op_0_bw="0">
<![CDATA[
branch308:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0861

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2371" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="4270" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch307:0  %kernel_data_V_3_37_load_11 = load i6* @kernel_data_V_3_37, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_37_load_11"/></StgValue>
</operation>

<operation id="2372" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="4271" bw="0" op_0_bw="0">
<![CDATA[
branch307:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0861

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2373" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="4273" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch306:0  %kernel_data_V_3_36_load_11 = load i6* @kernel_data_V_3_36, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_36_load_11"/></StgValue>
</operation>

<operation id="2374" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="4274" bw="0" op_0_bw="0">
<![CDATA[
branch306:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0861

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2375" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="4276" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch305:0  %kernel_data_V_3_35_load_11 = load i6* @kernel_data_V_3_35, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_35_load_11"/></StgValue>
</operation>

<operation id="2376" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="4277" bw="0" op_0_bw="0">
<![CDATA[
branch305:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0861

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2377" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="4279" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch304:0  %kernel_data_V_3_34_load_11 = load i6* @kernel_data_V_3_34, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_34_load_11"/></StgValue>
</operation>

<operation id="2378" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="4280" bw="0" op_0_bw="0">
<![CDATA[
branch304:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0861

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2379" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4282" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch303:0  %kernel_data_V_3_33_load_11 = load i6* @kernel_data_V_3_33, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_33_load_11"/></StgValue>
</operation>

<operation id="2380" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4283" bw="0" op_0_bw="0">
<![CDATA[
branch303:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0861

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2381" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4285" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch302:0  %kernel_data_V_3_32_load_11 = load i6* @kernel_data_V_3_32, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_32_load_11"/></StgValue>
</operation>

<operation id="2382" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4286" bw="0" op_0_bw="0">
<![CDATA[
branch302:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0861

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2383" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4288" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch301:0  %kernel_data_V_3_31_load_11 = load i6* @kernel_data_V_3_31, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_31_load_11"/></StgValue>
</operation>

<operation id="2384" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4289" bw="0" op_0_bw="0">
<![CDATA[
branch301:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0861

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2385" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4291" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch300:0  %kernel_data_V_3_30_load_11 = load i6* @kernel_data_V_3_30, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_30_load_11"/></StgValue>
</operation>

<operation id="2386" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4292" bw="0" op_0_bw="0">
<![CDATA[
branch300:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0861

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2387" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="4294" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch314:0  %kernel_data_V_3_44_load_12 = load i6* @kernel_data_V_3_44, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_44_load_12"/></StgValue>
</operation>

<operation id="2388" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="4295" bw="0" op_0_bw="0">
<![CDATA[
branch314:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0861

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2389" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="4306" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch238:0  %kernel_data_V_3_58_load_12 = load i6* @kernel_data_V_3_58, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_58_load_12"/></StgValue>
</operation>

<operation id="2390" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="4307" bw="0" op_0_bw="0">
<![CDATA[
branch238:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0680

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2391" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="4309" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch237:0  %kernel_data_V_3_57_load_12 = load i6* @kernel_data_V_3_57, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_57_load_12"/></StgValue>
</operation>

<operation id="2392" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="4310" bw="0" op_0_bw="0">
<![CDATA[
branch237:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0680

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2393" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="4312" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch236:0  %kernel_data_V_3_56_load_12 = load i6* @kernel_data_V_3_56, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_56_load_12"/></StgValue>
</operation>

<operation id="2394" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="4313" bw="0" op_0_bw="0">
<![CDATA[
branch236:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0680

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2395" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="4315" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch235:0  %kernel_data_V_3_55_load_12 = load i6* @kernel_data_V_3_55, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_55_load_12"/></StgValue>
</operation>

<operation id="2396" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="4316" bw="0" op_0_bw="0">
<![CDATA[
branch235:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0680

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2397" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="4318" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch234:0  %kernel_data_V_3_54_load_12 = load i6* @kernel_data_V_3_54, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_54_load_12"/></StgValue>
</operation>

<operation id="2398" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="4319" bw="0" op_0_bw="0">
<![CDATA[
branch234:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0680

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2399" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="4321" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch233:0  %kernel_data_V_3_53_load_12 = load i6* @kernel_data_V_3_53, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_53_load_12"/></StgValue>
</operation>

<operation id="2400" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="4322" bw="0" op_0_bw="0">
<![CDATA[
branch233:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0680

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2401" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="4324" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch232:0  %kernel_data_V_3_52_load_12 = load i6* @kernel_data_V_3_52, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_52_load_12"/></StgValue>
</operation>

<operation id="2402" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="4325" bw="0" op_0_bw="0">
<![CDATA[
branch232:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0680

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2403" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="4327" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch231:0  %kernel_data_V_3_51_load_12 = load i6* @kernel_data_V_3_51, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_51_load_12"/></StgValue>
</operation>

<operation id="2404" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="4328" bw="0" op_0_bw="0">
<![CDATA[
branch231:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0680

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2405" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="4330" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch230:0  %kernel_data_V_3_50_load_12 = load i6* @kernel_data_V_3_50, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_50_load_12"/></StgValue>
</operation>

<operation id="2406" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="4331" bw="0" op_0_bw="0">
<![CDATA[
branch230:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0680

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2407" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="4333" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch229:0  %kernel_data_V_3_49_load_12 = load i6* @kernel_data_V_3_49, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_49_load_12"/></StgValue>
</operation>

<operation id="2408" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="4334" bw="0" op_0_bw="0">
<![CDATA[
branch229:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0680

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2409" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4336" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch228:0  %kernel_data_V_3_48_load_12 = load i6* @kernel_data_V_3_48, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_48_load_12"/></StgValue>
</operation>

<operation id="2410" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4337" bw="0" op_0_bw="0">
<![CDATA[
branch228:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0680

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2411" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4339" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch227:0  %kernel_data_V_3_47_load_12 = load i6* @kernel_data_V_3_47, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_47_load_12"/></StgValue>
</operation>

<operation id="2412" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4340" bw="0" op_0_bw="0">
<![CDATA[
branch227:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0680

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2413" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4342" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch226:0  %kernel_data_V_3_46_load_12 = load i6* @kernel_data_V_3_46, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_46_load_12"/></StgValue>
</operation>

<operation id="2414" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4343" bw="0" op_0_bw="0">
<![CDATA[
branch226:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0680

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2415" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4345" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch225:0  %kernel_data_V_3_45_load_12 = load i6* @kernel_data_V_3_45, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_45_load_12"/></StgValue>
</operation>

<operation id="2416" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4346" bw="0" op_0_bw="0">
<![CDATA[
branch225:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0680

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2417" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="4348" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch239:0  %kernel_data_V_3_59_load_12 = load i6* @kernel_data_V_3_59, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_59_load_12"/></StgValue>
</operation>

<operation id="2418" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="4349" bw="0" op_0_bw="0">
<![CDATA[
branch239:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0680

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2419" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="4360" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch163:0  %kernel_data_V_3_73_load_12 = load i6* @kernel_data_V_3_73, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_73_load_12"/></StgValue>
</operation>

<operation id="2420" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="4361" bw="0" op_0_bw="0">
<![CDATA[
branch163:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0499

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2421" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="4363" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch162:0  %kernel_data_V_3_72_load_12 = load i6* @kernel_data_V_3_72, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_72_load_12"/></StgValue>
</operation>

<operation id="2422" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="4364" bw="0" op_0_bw="0">
<![CDATA[
branch162:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0499

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2423" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="4366" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch161:0  %kernel_data_V_3_71_load_12 = load i6* @kernel_data_V_3_71, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_71_load_12"/></StgValue>
</operation>

<operation id="2424" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="4367" bw="0" op_0_bw="0">
<![CDATA[
branch161:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0499

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2425" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="4369" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch160:0  %kernel_data_V_3_70_load_12 = load i6* @kernel_data_V_3_70, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_70_load_12"/></StgValue>
</operation>

<operation id="2426" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="4370" bw="0" op_0_bw="0">
<![CDATA[
branch160:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0499

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2427" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="4372" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch159:0  %kernel_data_V_3_69_load_11 = load i6* @kernel_data_V_3_69, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_69_load_11"/></StgValue>
</operation>

<operation id="2428" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="4373" bw="0" op_0_bw="0">
<![CDATA[
branch159:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0499

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2429" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="4375" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch158:0  %kernel_data_V_3_68_load_11 = load i6* @kernel_data_V_3_68, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_68_load_11"/></StgValue>
</operation>

<operation id="2430" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="4376" bw="0" op_0_bw="0">
<![CDATA[
branch158:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0499

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2431" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="4378" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch157:0  %kernel_data_V_3_67_load_11 = load i6* @kernel_data_V_3_67, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_67_load_11"/></StgValue>
</operation>

<operation id="2432" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="4379" bw="0" op_0_bw="0">
<![CDATA[
branch157:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0499

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2433" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="4381" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch156:0  %kernel_data_V_3_66_load_11 = load i6* @kernel_data_V_3_66, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_66_load_11"/></StgValue>
</operation>

<operation id="2434" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="4382" bw="0" op_0_bw="0">
<![CDATA[
branch156:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0499

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2435" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="4384" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch155:0  %kernel_data_V_3_65_load_11 = load i6* @kernel_data_V_3_65, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_65_load_11"/></StgValue>
</operation>

<operation id="2436" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="4385" bw="0" op_0_bw="0">
<![CDATA[
branch155:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0499

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2437" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="4387" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch154:0  %kernel_data_V_3_64_load_11 = load i6* @kernel_data_V_3_64, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_64_load_11"/></StgValue>
</operation>

<operation id="2438" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="4388" bw="0" op_0_bw="0">
<![CDATA[
branch154:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0499

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2439" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4390" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch153:0  %kernel_data_V_3_63_load_11 = load i6* @kernel_data_V_3_63, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_63_load_11"/></StgValue>
</operation>

<operation id="2440" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4391" bw="0" op_0_bw="0">
<![CDATA[
branch153:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0499

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2441" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4393" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch152:0  %kernel_data_V_3_62_load_11 = load i6* @kernel_data_V_3_62, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_62_load_11"/></StgValue>
</operation>

<operation id="2442" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4394" bw="0" op_0_bw="0">
<![CDATA[
branch152:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0499

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2443" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4396" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch151:0  %kernel_data_V_3_61_load_11 = load i6* @kernel_data_V_3_61, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_61_load_11"/></StgValue>
</operation>

<operation id="2444" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4397" bw="0" op_0_bw="0">
<![CDATA[
branch151:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0499

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2445" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4399" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch150:0  %kernel_data_V_3_60_load_11 = load i6* @kernel_data_V_3_60, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_60_load_11"/></StgValue>
</operation>

<operation id="2446" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4400" bw="0" op_0_bw="0">
<![CDATA[
branch150:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0499

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2447" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="4402" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch164:0  %kernel_data_V_3_74_load_12 = load i6* @kernel_data_V_3_74, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_74_load_12"/></StgValue>
</operation>

<operation id="2448" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="4403" bw="0" op_0_bw="0">
<![CDATA[
branch164:1  br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0499

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2449" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="4414" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch88:0  %kernel_data_V_3_88_load_12 = load i6* @kernel_data_V_3_88, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_88_load_12"/></StgValue>
</operation>

<operation id="2450" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="4415" bw="0" op_0_bw="0">
<![CDATA[
branch88:1  br label %ReuseLoop_end

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2451" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="4417" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch87:0  %kernel_data_V_3_87_load_12 = load i6* @kernel_data_V_3_87, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_87_load_12"/></StgValue>
</operation>

<operation id="2452" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="4418" bw="0" op_0_bw="0">
<![CDATA[
branch87:1  br label %ReuseLoop_end

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2453" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="4420" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch86:0  %kernel_data_V_3_86_load_12 = load i6* @kernel_data_V_3_86, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_86_load_12"/></StgValue>
</operation>

<operation id="2454" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="4421" bw="0" op_0_bw="0">
<![CDATA[
branch86:1  br label %ReuseLoop_end

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2455" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="4423" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch85:0  %kernel_data_V_3_85_load_12 = load i6* @kernel_data_V_3_85, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_85_load_12"/></StgValue>
</operation>

<operation id="2456" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="4424" bw="0" op_0_bw="0">
<![CDATA[
branch85:1  br label %ReuseLoop_end

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2457" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="4426" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch84:0  %kernel_data_V_3_84_load_12 = load i6* @kernel_data_V_3_84, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_84_load_12"/></StgValue>
</operation>

<operation id="2458" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="4427" bw="0" op_0_bw="0">
<![CDATA[
branch84:1  br label %ReuseLoop_end

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2459" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="4429" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch83:0  %kernel_data_V_3_83_load_12 = load i6* @kernel_data_V_3_83, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_83_load_12"/></StgValue>
</operation>

<operation id="2460" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="4430" bw="0" op_0_bw="0">
<![CDATA[
branch83:1  br label %ReuseLoop_end

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2461" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="4432" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch82:0  %kernel_data_V_3_82_load_12 = load i6* @kernel_data_V_3_82, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_82_load_12"/></StgValue>
</operation>

<operation id="2462" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="4433" bw="0" op_0_bw="0">
<![CDATA[
branch82:1  br label %ReuseLoop_end

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2463" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="4435" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch81:0  %kernel_data_V_3_81_load_12 = load i6* @kernel_data_V_3_81, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_81_load_12"/></StgValue>
</operation>

<operation id="2464" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="4436" bw="0" op_0_bw="0">
<![CDATA[
branch81:1  br label %ReuseLoop_end

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2465" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="4438" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch80:0  %kernel_data_V_3_80_load_12 = load i6* @kernel_data_V_3_80, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_80_load_12"/></StgValue>
</operation>

<operation id="2466" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="4439" bw="0" op_0_bw="0">
<![CDATA[
branch80:1  br label %ReuseLoop_end

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2467" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="4441" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch79:0  %kernel_data_V_3_79_load_12 = load i6* @kernel_data_V_3_79, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_79_load_12"/></StgValue>
</operation>

<operation id="2468" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="4442" bw="0" op_0_bw="0">
<![CDATA[
branch79:1  br label %ReuseLoop_end

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2469" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4444" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch78:0  %kernel_data_V_3_78_load_12 = load i6* @kernel_data_V_3_78, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_78_load_12"/></StgValue>
</operation>

<operation id="2470" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4445" bw="0" op_0_bw="0">
<![CDATA[
branch78:1  br label %ReuseLoop_end

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2471" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4447" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch77:0  %kernel_data_V_3_77_load_12 = load i6* @kernel_data_V_3_77, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_77_load_12"/></StgValue>
</operation>

<operation id="2472" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4448" bw="0" op_0_bw="0">
<![CDATA[
branch77:1  br label %ReuseLoop_end

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2473" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4450" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch76:0  %kernel_data_V_3_76_load_12 = load i6* @kernel_data_V_3_76, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_76_load_12"/></StgValue>
</operation>

<operation id="2474" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4451" bw="0" op_0_bw="0">
<![CDATA[
branch76:1  br label %ReuseLoop_end

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2475" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4453" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch75:0  %kernel_data_V_3_75_load_12 = load i6* @kernel_data_V_3_75, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_75_load_12"/></StgValue>
</operation>

<operation id="2476" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4454" bw="0" op_0_bw="0">
<![CDATA[
branch75:1  br label %ReuseLoop_end

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="2477" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="4456" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch89:0  %kernel_data_V_3_89_load_12 = load i6* @kernel_data_V_3_89, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_89_load_12"/></StgValue>
</operation>

<operation id="2478" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index30" val="-1"/>
</and_exp><and_exp><literal name="w_index30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="4457" bw="0" op_0_bw="0">
<![CDATA[
branch89:1  br label %ReuseLoop_end

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="2479" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.013270:0  %phi_ln76 = phi i6 [ %kernel_data_V_3_0_load, %branch6390 ], [ %kernel_data_V_3_1_load, %branch6391 ], [ %kernel_data_V_3_2_load, %branch6392 ], [ %kernel_data_V_3_3_load, %branch6393 ], [ %kernel_data_V_3_4_load, %branch6394 ], [ %kernel_data_V_3_5_load, %branch6395 ], [ %kernel_data_V_3_6_load, %branch6396 ], [ %kernel_data_V_3_7_load, %branch6397 ], [ %kernel_data_V_3_8_load, %branch6398 ], [ %kernel_data_V_3_9_load, %branch6399 ], [ %kernel_data_V_3_10_load_1, %branch6400 ], [ %kernel_data_V_3_11_load_1, %branch6401 ], [ %kernel_data_V_3_12_load_1, %branch6402 ], [ %kernel_data_V_3_13_load_1, %branch6403 ], [ %kernel_data_V_3_14_load_1, %branch6404 ]

]]></Node>
<StgValue><ssdm name="phi_ln76"/></StgValue>
</operation>

<operation id="2480" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.013270:5  %sext_ln1116 = sext i6 %phi_ln76 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1116"/></StgValue>
</operation>

<operation id="2481" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.013270:6  %sext_ln1118 = sext i6 %trunc_ln76 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="2482" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.013270:7  %mul_ln1118 = mul i12 %sext_ln1116, %sext_ln1118

]]></Node>
<StgValue><ssdm name="mul_ln1118"/></StgValue>
</operation>

<operation id="2483" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="10" op_0_bw="10" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.013270:8  %trunc_ln = call i10 @_ssdm_op_PartSelect.i10.i12.i32.i32(i12 %mul_ln1118, i32 2, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="2484" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.013088:0  %phi_ln76_1 = phi i6 [ %kernel_data_V_3_15_load_1, %branch6315 ], [ %kernel_data_V_3_16_load_1, %branch6316 ], [ %kernel_data_V_3_17_load_1, %branch6317 ], [ %kernel_data_V_3_18_load_1, %branch6318 ], [ %kernel_data_V_3_19_load_1, %branch6319 ], [ %kernel_data_V_3_20_load_1, %branch6320 ], [ %kernel_data_V_3_21_load_1, %branch6321 ], [ %kernel_data_V_3_22_load_1, %branch6322 ], [ %kernel_data_V_3_23_load_1, %branch6323 ], [ %kernel_data_V_3_24_load_1, %branch6324 ], [ %kernel_data_V_3_25_load_1, %branch6325 ], [ %kernel_data_V_3_26_load_1, %branch6326 ], [ %kernel_data_V_3_27_load_1, %branch6327 ], [ %kernel_data_V_3_28_load_1, %branch6328 ], [ %kernel_data_V_3_29_load_1, %branch6329 ]

]]></Node>
<StgValue><ssdm name="phi_ln76_1"/></StgValue>
</operation>

<operation id="2485" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="6" op_0_bw="6" op_1_bw="432" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.013088:1  %tmp_122 = call i6 @_ssdm_op_PartSelect.i6.i432.i32.i32(i432 %w13_V_load, i32 6, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="2486" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.013088:2  %sext_ln1116_1 = sext i6 %phi_ln76_1 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1116_1"/></StgValue>
</operation>

<operation id="2487" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.013088:3  %sext_ln1118_1 = sext i6 %tmp_122 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_1"/></StgValue>
</operation>

<operation id="2488" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.013088:4  %mul_ln1118_146 = mul i12 %sext_ln1118_1, %sext_ln1116_1

]]></Node>
<StgValue><ssdm name="mul_ln1118_146"/></StgValue>
</operation>

<operation id="2489" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="10" op_0_bw="10" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.013088:5  %trunc_ln708_s = call i10 @_ssdm_op_PartSelect.i10.i12.i32.i32(i12 %mul_ln1118_146, i32 2, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln708_s"/></StgValue>
</operation>

<operation id="2490" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.013088:7  switch i4 %w_index30, label %branch6254 [
    i4 0, label %branch6240
    i4 1, label %branch6241
    i4 2, label %branch6242
    i4 3, label %branch6243
    i4 4, label %branch6244
    i4 5, label %branch6245
    i4 6, label %branch6246
    i4 7, label %branch6247
    i4 -8, label %branch6248
    i4 -7, label %branch6249
    i4 -6, label %branch6250
    i4 -5, label %branch6251
    i4 -4, label %branch6252
    i4 -3, label %branch6253
  ]

]]></Node>
<StgValue><ssdm name="switch_ln76"/></StgValue>
</operation>

<operation id="2491" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.012907:0  %phi_ln76_2 = phi i6 [ %kernel_data_V_3_30_load, %branch6240 ], [ %kernel_data_V_3_31_load, %branch6241 ], [ %kernel_data_V_3_32_load, %branch6242 ], [ %kernel_data_V_3_33_load, %branch6243 ], [ %kernel_data_V_3_34_load, %branch6244 ], [ %kernel_data_V_3_35_load, %branch6245 ], [ %kernel_data_V_3_36_load, %branch6246 ], [ %kernel_data_V_3_37_load, %branch6247 ], [ %kernel_data_V_3_38_load, %branch6248 ], [ %kernel_data_V_3_39_load, %branch6249 ], [ %kernel_data_V_3_40_load_1, %branch6250 ], [ %kernel_data_V_3_41_load_1, %branch6251 ], [ %kernel_data_V_3_42_load_1, %branch6252 ], [ %kernel_data_V_3_43_load_1, %branch6253 ], [ %kernel_data_V_3_44_load_1, %branch6254 ]

]]></Node>
<StgValue><ssdm name="phi_ln76_2"/></StgValue>
</operation>

<operation id="2492" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="6" op_0_bw="6" op_1_bw="432" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.012907:1  %tmp_123 = call i6 @_ssdm_op_PartSelect.i6.i432.i32.i32(i432 %w13_V_load, i32 12, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="2493" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.012907:2  %sext_ln1116_2 = sext i6 %phi_ln76_2 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1116_2"/></StgValue>
</operation>

<operation id="2494" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.012907:3  %sext_ln1118_2 = sext i6 %tmp_123 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_2"/></StgValue>
</operation>

<operation id="2495" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.012907:4  %mul_ln1118_147 = mul i12 %sext_ln1118_2, %sext_ln1116_2

]]></Node>
<StgValue><ssdm name="mul_ln1118_147"/></StgValue>
</operation>

<operation id="2496" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="10" op_0_bw="10" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.012907:5  %trunc_ln708_183 = call i10 @_ssdm_op_PartSelect.i10.i12.i32.i32(i12 %mul_ln1118_147, i32 2, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln708_183"/></StgValue>
</operation>

<operation id="2497" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.012907:7  switch i4 %w_index30, label %branch6179 [
    i4 0, label %branch6165
    i4 1, label %branch6166
    i4 2, label %branch6167
    i4 3, label %branch6168
    i4 4, label %branch6169
    i4 5, label %branch6170
    i4 6, label %branch6171
    i4 7, label %branch6172
    i4 -8, label %branch6173
    i4 -7, label %branch6174
    i4 -6, label %branch6175
    i4 -5, label %branch6176
    i4 -4, label %branch6177
    i4 -3, label %branch6178
  ]

]]></Node>
<StgValue><ssdm name="switch_ln76"/></StgValue>
</operation>

<operation id="2498" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.012726:0  %phi_ln76_3 = phi i6 [ %kernel_data_V_3_45_load_1, %branch6165 ], [ %kernel_data_V_3_46_load_1, %branch6166 ], [ %kernel_data_V_3_47_load_1, %branch6167 ], [ %kernel_data_V_3_48_load_1, %branch6168 ], [ %kernel_data_V_3_49_load_1, %branch6169 ], [ %kernel_data_V_3_50_load_1, %branch6170 ], [ %kernel_data_V_3_51_load_1, %branch6171 ], [ %kernel_data_V_3_52_load_1, %branch6172 ], [ %kernel_data_V_3_53_load_1, %branch6173 ], [ %kernel_data_V_3_54_load_1, %branch6174 ], [ %kernel_data_V_3_55_load_1, %branch6175 ], [ %kernel_data_V_3_56_load_1, %branch6176 ], [ %kernel_data_V_3_57_load_1, %branch6177 ], [ %kernel_data_V_3_58_load_1, %branch6178 ], [ %kernel_data_V_3_59_load_1, %branch6179 ]

]]></Node>
<StgValue><ssdm name="phi_ln76_3"/></StgValue>
</operation>

<operation id="2499" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="6" op_0_bw="6" op_1_bw="432" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.012726:1  %tmp_124 = call i6 @_ssdm_op_PartSelect.i6.i432.i32.i32(i432 %w13_V_load, i32 18, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="2500" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.012726:2  %sext_ln1116_3 = sext i6 %phi_ln76_3 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1116_3"/></StgValue>
</operation>

<operation id="2501" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.012726:3  %sext_ln1118_3 = sext i6 %tmp_124 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_3"/></StgValue>
</operation>

<operation id="2502" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.012726:4  %mul_ln1118_148 = mul i12 %sext_ln1118_3, %sext_ln1116_3

]]></Node>
<StgValue><ssdm name="mul_ln1118_148"/></StgValue>
</operation>

<operation id="2503" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="10" op_0_bw="10" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.012726:5  %trunc_ln708_184 = call i10 @_ssdm_op_PartSelect.i10.i12.i32.i32(i12 %mul_ln1118_148, i32 2, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln708_184"/></StgValue>
</operation>

<operation id="2504" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.012726:7  switch i4 %w_index30, label %branch6104 [
    i4 0, label %branch6090
    i4 1, label %branch6091
    i4 2, label %branch6092
    i4 3, label %branch6093
    i4 4, label %branch6094
    i4 5, label %branch6095
    i4 6, label %branch6096
    i4 7, label %branch6097
    i4 -8, label %branch6098
    i4 -7, label %branch6099
    i4 -6, label %branch6100
    i4 -5, label %branch6101
    i4 -4, label %branch6102
    i4 -3, label %branch6103
  ]

]]></Node>
<StgValue><ssdm name="switch_ln76"/></StgValue>
</operation>

<operation id="2505" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.012545:0  %phi_ln76_4 = phi i6 [ %kernel_data_V_3_60_load, %branch6090 ], [ %kernel_data_V_3_61_load, %branch6091 ], [ %kernel_data_V_3_62_load, %branch6092 ], [ %kernel_data_V_3_63_load, %branch6093 ], [ %kernel_data_V_3_64_load, %branch6094 ], [ %kernel_data_V_3_65_load, %branch6095 ], [ %kernel_data_V_3_66_load, %branch6096 ], [ %kernel_data_V_3_67_load, %branch6097 ], [ %kernel_data_V_3_68_load, %branch6098 ], [ %kernel_data_V_3_69_load, %branch6099 ], [ %kernel_data_V_3_70_load_1, %branch6100 ], [ %kernel_data_V_3_71_load_1, %branch6101 ], [ %kernel_data_V_3_72_load_1, %branch6102 ], [ %kernel_data_V_3_73_load_1, %branch6103 ], [ %kernel_data_V_3_74_load_1, %branch6104 ]

]]></Node>
<StgValue><ssdm name="phi_ln76_4"/></StgValue>
</operation>

<operation id="2506" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="6" op_0_bw="6" op_1_bw="432" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.012545:1  %tmp_125 = call i6 @_ssdm_op_PartSelect.i6.i432.i32.i32(i432 %w13_V_load, i32 24, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="2507" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.012545:2  %sext_ln1116_4 = sext i6 %phi_ln76_4 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1116_4"/></StgValue>
</operation>

<operation id="2508" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.012545:3  %sext_ln1118_4 = sext i6 %tmp_125 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_4"/></StgValue>
</operation>

<operation id="2509" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.012545:4  %mul_ln1118_149 = mul i12 %sext_ln1118_4, %sext_ln1116_4

]]></Node>
<StgValue><ssdm name="mul_ln1118_149"/></StgValue>
</operation>

<operation id="2510" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="10" op_0_bw="10" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.012545:5  %trunc_ln708_185 = call i10 @_ssdm_op_PartSelect.i10.i12.i32.i32(i12 %mul_ln1118_149, i32 2, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln708_185"/></StgValue>
</operation>

<operation id="2511" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.012545:7  switch i4 %w_index30, label %branch6029 [
    i4 0, label %branch6015
    i4 1, label %branch6016
    i4 2, label %branch6017
    i4 3, label %branch6018
    i4 4, label %branch6019
    i4 5, label %branch6020
    i4 6, label %branch6021
    i4 7, label %branch6022
    i4 -8, label %branch6023
    i4 -7, label %branch6024
    i4 -6, label %branch6025
    i4 -5, label %branch6026
    i4 -4, label %branch6027
    i4 -3, label %branch6028
  ]

]]></Node>
<StgValue><ssdm name="switch_ln76"/></StgValue>
</operation>

<operation id="2512" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.012364:0  %phi_ln76_5 = phi i6 [ %kernel_data_V_3_75_load_1, %branch6015 ], [ %kernel_data_V_3_76_load_1, %branch6016 ], [ %kernel_data_V_3_77_load_1, %branch6017 ], [ %kernel_data_V_3_78_load_1, %branch6018 ], [ %kernel_data_V_3_79_load_1, %branch6019 ], [ %kernel_data_V_3_80_load_1, %branch6020 ], [ %kernel_data_V_3_81_load_1, %branch6021 ], [ %kernel_data_V_3_82_load_1, %branch6022 ], [ %kernel_data_V_3_83_load_1, %branch6023 ], [ %kernel_data_V_3_84_load_1, %branch6024 ], [ %kernel_data_V_3_85_load_1, %branch6025 ], [ %kernel_data_V_3_86_load_1, %branch6026 ], [ %kernel_data_V_3_87_load_1, %branch6027 ], [ %kernel_data_V_3_88_load_1, %branch6028 ], [ %kernel_data_V_3_89_load_1, %branch6029 ]

]]></Node>
<StgValue><ssdm name="phi_ln76_5"/></StgValue>
</operation>

<operation id="2513" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="6" op_0_bw="6" op_1_bw="432" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.012364:1  %tmp_126 = call i6 @_ssdm_op_PartSelect.i6.i432.i32.i32(i432 %w13_V_load, i32 30, i32 35)

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="2514" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.012364:2  %sext_ln1116_5 = sext i6 %phi_ln76_5 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1116_5"/></StgValue>
</operation>

<operation id="2515" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.012364:3  %sext_ln1118_5 = sext i6 %tmp_126 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_5"/></StgValue>
</operation>

<operation id="2516" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.012364:4  %mul_ln1118_150 = mul i12 %sext_ln1118_5, %sext_ln1116_5

]]></Node>
<StgValue><ssdm name="mul_ln1118_150"/></StgValue>
</operation>

<operation id="2517" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="10" op_0_bw="10" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.012364:5  %trunc_ln708_186 = call i10 @_ssdm_op_PartSelect.i10.i12.i32.i32(i12 %mul_ln1118_150, i32 2, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln708_186"/></StgValue>
</operation>

<operation id="2518" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.012364:18  switch i4 %w_index30, label %branch5864 [
    i4 0, label %branch5850
    i4 1, label %branch5851
    i4 2, label %branch5852
    i4 3, label %branch5853
    i4 4, label %branch5854
    i4 5, label %branch5855
    i4 6, label %branch5856
    i4 7, label %branch5857
    i4 -8, label %branch5858
    i4 -7, label %branch5859
    i4 -6, label %branch5860
    i4 -5, label %branch5861
    i4 -4, label %branch5862
    i4 -3, label %branch5863
  ]

]]></Node>
<StgValue><ssdm name="switch_ln76"/></StgValue>
</operation>

<operation id="2519" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.012093:0  %phi_ln76_6 = phi i6 [ %kernel_data_V_3_0_load_1, %branch5850 ], [ %kernel_data_V_3_1_load_1, %branch5851 ], [ %kernel_data_V_3_2_load_1, %branch5852 ], [ %kernel_data_V_3_3_load_1, %branch5853 ], [ %kernel_data_V_3_4_load_1, %branch5854 ], [ %kernel_data_V_3_5_load_1, %branch5855 ], [ %kernel_data_V_3_6_load_1, %branch5856 ], [ %kernel_data_V_3_7_load_1, %branch5857 ], [ %kernel_data_V_3_8_load_1, %branch5858 ], [ %kernel_data_V_3_9_load_1, %branch5859 ], [ %kernel_data_V_3_10_load_2, %branch5860 ], [ %kernel_data_V_3_11_load_2, %branch5861 ], [ %kernel_data_V_3_12_load_2, %branch5862 ], [ %kernel_data_V_3_13_load_2, %branch5863 ], [ %kernel_data_V_3_14_load_2, %branch5864 ]

]]></Node>
<StgValue><ssdm name="phi_ln76_6"/></StgValue>
</operation>

<operation id="2520" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="6" op_0_bw="6" op_1_bw="432" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.012093:1  %tmp_127 = call i6 @_ssdm_op_PartSelect.i6.i432.i32.i32(i432 %w13_V_load, i32 36, i32 41)

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="2521" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.012093:2  %sext_ln1116_6 = sext i6 %phi_ln76_6 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1116_6"/></StgValue>
</operation>

<operation id="2522" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.012093:3  %sext_ln1118_6 = sext i6 %tmp_127 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_6"/></StgValue>
</operation>

<operation id="2523" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.012093:4  %mul_ln1118_151 = mul i12 %sext_ln1118_6, %sext_ln1116_6

]]></Node>
<StgValue><ssdm name="mul_ln1118_151"/></StgValue>
</operation>

<operation id="2524" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="10" op_0_bw="10" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.012093:5  %trunc_ln708_187 = call i10 @_ssdm_op_PartSelect.i10.i12.i32.i32(i12 %mul_ln1118_151, i32 2, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln708_187"/></StgValue>
</operation>

<operation id="2525" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.012093:7  switch i4 %w_index30, label %branch5789 [
    i4 0, label %branch5775
    i4 1, label %branch5776
    i4 2, label %branch5777
    i4 3, label %branch5778
    i4 4, label %branch5779
    i4 5, label %branch5780
    i4 6, label %branch5781
    i4 7, label %branch5782
    i4 -8, label %branch5783
    i4 -7, label %branch5784
    i4 -6, label %branch5785
    i4 -5, label %branch5786
    i4 -4, label %branch5787
    i4 -3, label %branch5788
  ]

]]></Node>
<StgValue><ssdm name="switch_ln76"/></StgValue>
</operation>

<operation id="2526" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011911:0  %phi_ln76_7 = phi i6 [ %kernel_data_V_3_15_load_2, %branch5775 ], [ %kernel_data_V_3_16_load_2, %branch5776 ], [ %kernel_data_V_3_17_load_2, %branch5777 ], [ %kernel_data_V_3_18_load_2, %branch5778 ], [ %kernel_data_V_3_19_load_2, %branch5779 ], [ %kernel_data_V_3_20_load_2, %branch5780 ], [ %kernel_data_V_3_21_load_2, %branch5781 ], [ %kernel_data_V_3_22_load_2, %branch5782 ], [ %kernel_data_V_3_23_load_2, %branch5783 ], [ %kernel_data_V_3_24_load_2, %branch5784 ], [ %kernel_data_V_3_25_load_2, %branch5785 ], [ %kernel_data_V_3_26_load_2, %branch5786 ], [ %kernel_data_V_3_27_load_2, %branch5787 ], [ %kernel_data_V_3_28_load_2, %branch5788 ], [ %kernel_data_V_3_29_load_2, %branch5789 ]

]]></Node>
<StgValue><ssdm name="phi_ln76_7"/></StgValue>
</operation>

<operation id="2527" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="6" op_0_bw="6" op_1_bw="432" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011911:1  %tmp_128 = call i6 @_ssdm_op_PartSelect.i6.i432.i32.i32(i432 %w13_V_load, i32 42, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="2528" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011911:2  %sext_ln1116_7 = sext i6 %phi_ln76_7 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1116_7"/></StgValue>
</operation>

<operation id="2529" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011911:3  %sext_ln1118_7 = sext i6 %tmp_128 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_7"/></StgValue>
</operation>

<operation id="2530" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011911:4  %mul_ln1118_152 = mul i12 %sext_ln1118_7, %sext_ln1116_7

]]></Node>
<StgValue><ssdm name="mul_ln1118_152"/></StgValue>
</operation>

<operation id="2531" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="10" op_0_bw="10" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011911:5  %trunc_ln708_188 = call i10 @_ssdm_op_PartSelect.i10.i12.i32.i32(i12 %mul_ln1118_152, i32 2, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln708_188"/></StgValue>
</operation>

<operation id="2532" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011911:7  switch i4 %w_index30, label %branch5714 [
    i4 0, label %branch5700
    i4 1, label %branch5701
    i4 2, label %branch5702
    i4 3, label %branch5703
    i4 4, label %branch5704
    i4 5, label %branch5705
    i4 6, label %branch5706
    i4 7, label %branch5707
    i4 -8, label %branch5708
    i4 -7, label %branch5709
    i4 -6, label %branch5710
    i4 -5, label %branch5711
    i4 -4, label %branch5712
    i4 -3, label %branch5713
  ]

]]></Node>
<StgValue><ssdm name="switch_ln76"/></StgValue>
</operation>

<operation id="2533" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011730:0  %phi_ln76_8 = phi i6 [ %kernel_data_V_3_30_load_1, %branch5700 ], [ %kernel_data_V_3_31_load_1, %branch5701 ], [ %kernel_data_V_3_32_load_1, %branch5702 ], [ %kernel_data_V_3_33_load_1, %branch5703 ], [ %kernel_data_V_3_34_load_1, %branch5704 ], [ %kernel_data_V_3_35_load_1, %branch5705 ], [ %kernel_data_V_3_36_load_1, %branch5706 ], [ %kernel_data_V_3_37_load_1, %branch5707 ], [ %kernel_data_V_3_38_load_1, %branch5708 ], [ %kernel_data_V_3_39_load_1, %branch5709 ], [ %kernel_data_V_3_40_load_2, %branch5710 ], [ %kernel_data_V_3_41_load_2, %branch5711 ], [ %kernel_data_V_3_42_load_2, %branch5712 ], [ %kernel_data_V_3_43_load_2, %branch5713 ], [ %kernel_data_V_3_44_load_2, %branch5714 ]

]]></Node>
<StgValue><ssdm name="phi_ln76_8"/></StgValue>
</operation>

<operation id="2534" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="6" op_0_bw="6" op_1_bw="432" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011730:1  %tmp_129 = call i6 @_ssdm_op_PartSelect.i6.i432.i32.i32(i432 %w13_V_load, i32 48, i32 53)

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="2535" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011730:2  %sext_ln1116_8 = sext i6 %phi_ln76_8 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1116_8"/></StgValue>
</operation>

<operation id="2536" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011730:3  %sext_ln1118_8 = sext i6 %tmp_129 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_8"/></StgValue>
</operation>

<operation id="2537" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011730:4  %mul_ln1118_153 = mul i12 %sext_ln1118_8, %sext_ln1116_8

]]></Node>
<StgValue><ssdm name="mul_ln1118_153"/></StgValue>
</operation>

<operation id="2538" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="10" op_0_bw="10" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011730:5  %trunc_ln708_189 = call i10 @_ssdm_op_PartSelect.i10.i12.i32.i32(i12 %mul_ln1118_153, i32 2, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln708_189"/></StgValue>
</operation>

<operation id="2539" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011730:7  switch i4 %w_index30, label %branch5639 [
    i4 0, label %branch5625
    i4 1, label %branch5626
    i4 2, label %branch5627
    i4 3, label %branch5628
    i4 4, label %branch5629
    i4 5, label %branch5630
    i4 6, label %branch5631
    i4 7, label %branch5632
    i4 -8, label %branch5633
    i4 -7, label %branch5634
    i4 -6, label %branch5635
    i4 -5, label %branch5636
    i4 -4, label %branch5637
    i4 -3, label %branch5638
  ]

]]></Node>
<StgValue><ssdm name="switch_ln76"/></StgValue>
</operation>

<operation id="2540" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011549:0  %phi_ln76_9 = phi i6 [ %kernel_data_V_3_45_load_2, %branch5625 ], [ %kernel_data_V_3_46_load_2, %branch5626 ], [ %kernel_data_V_3_47_load_2, %branch5627 ], [ %kernel_data_V_3_48_load_2, %branch5628 ], [ %kernel_data_V_3_49_load_2, %branch5629 ], [ %kernel_data_V_3_50_load_2, %branch5630 ], [ %kernel_data_V_3_51_load_2, %branch5631 ], [ %kernel_data_V_3_52_load_2, %branch5632 ], [ %kernel_data_V_3_53_load_2, %branch5633 ], [ %kernel_data_V_3_54_load_2, %branch5634 ], [ %kernel_data_V_3_55_load_2, %branch5635 ], [ %kernel_data_V_3_56_load_2, %branch5636 ], [ %kernel_data_V_3_57_load_2, %branch5637 ], [ %kernel_data_V_3_58_load_2, %branch5638 ], [ %kernel_data_V_3_59_load_2, %branch5639 ]

]]></Node>
<StgValue><ssdm name="phi_ln76_9"/></StgValue>
</operation>

<operation id="2541" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="6" op_0_bw="6" op_1_bw="432" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011549:1  %tmp_130 = call i6 @_ssdm_op_PartSelect.i6.i432.i32.i32(i432 %w13_V_load, i32 54, i32 59)

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="2542" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011549:2  %sext_ln1116_9 = sext i6 %phi_ln76_9 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1116_9"/></StgValue>
</operation>

<operation id="2543" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011549:3  %sext_ln1118_9 = sext i6 %tmp_130 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_9"/></StgValue>
</operation>

<operation id="2544" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011549:4  %mul_ln1118_154 = mul i12 %sext_ln1118_9, %sext_ln1116_9

]]></Node>
<StgValue><ssdm name="mul_ln1118_154"/></StgValue>
</operation>

<operation id="2545" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="10" op_0_bw="10" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011549:5  %trunc_ln708_190 = call i10 @_ssdm_op_PartSelect.i10.i12.i32.i32(i12 %mul_ln1118_154, i32 2, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln708_190"/></StgValue>
</operation>

<operation id="2546" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011549:7  switch i4 %w_index30, label %branch5564 [
    i4 0, label %branch5550
    i4 1, label %branch5551
    i4 2, label %branch5552
    i4 3, label %branch5553
    i4 4, label %branch5554
    i4 5, label %branch5555
    i4 6, label %branch5556
    i4 7, label %branch5557
    i4 -8, label %branch5558
    i4 -7, label %branch5559
    i4 -6, label %branch5560
    i4 -5, label %branch5561
    i4 -4, label %branch5562
    i4 -3, label %branch5563
  ]

]]></Node>
<StgValue><ssdm name="switch_ln76"/></StgValue>
</operation>

<operation id="2547" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011368:0  %phi_ln76_10 = phi i6 [ %kernel_data_V_3_60_load_1, %branch5550 ], [ %kernel_data_V_3_61_load_1, %branch5551 ], [ %kernel_data_V_3_62_load_1, %branch5552 ], [ %kernel_data_V_3_63_load_1, %branch5553 ], [ %kernel_data_V_3_64_load_1, %branch5554 ], [ %kernel_data_V_3_65_load_1, %branch5555 ], [ %kernel_data_V_3_66_load_1, %branch5556 ], [ %kernel_data_V_3_67_load_1, %branch5557 ], [ %kernel_data_V_3_68_load_1, %branch5558 ], [ %kernel_data_V_3_69_load_1, %branch5559 ], [ %kernel_data_V_3_70_load_2, %branch5560 ], [ %kernel_data_V_3_71_load_2, %branch5561 ], [ %kernel_data_V_3_72_load_2, %branch5562 ], [ %kernel_data_V_3_73_load_2, %branch5563 ], [ %kernel_data_V_3_74_load_2, %branch5564 ]

]]></Node>
<StgValue><ssdm name="phi_ln76_10"/></StgValue>
</operation>

<operation id="2548" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="6" op_0_bw="6" op_1_bw="432" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011368:1  %tmp_131 = call i6 @_ssdm_op_PartSelect.i6.i432.i32.i32(i432 %w13_V_load, i32 60, i32 65)

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="2549" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011368:2  %sext_ln1116_10 = sext i6 %phi_ln76_10 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1116_10"/></StgValue>
</operation>

<operation id="2550" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011368:3  %sext_ln1118_10 = sext i6 %tmp_131 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_10"/></StgValue>
</operation>

<operation id="2551" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011368:4  %mul_ln1118_155 = mul i12 %sext_ln1118_10, %sext_ln1116_10

]]></Node>
<StgValue><ssdm name="mul_ln1118_155"/></StgValue>
</operation>

<operation id="2552" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="10" op_0_bw="10" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011368:5  %trunc_ln708_191 = call i10 @_ssdm_op_PartSelect.i10.i12.i32.i32(i12 %mul_ln1118_155, i32 2, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln708_191"/></StgValue>
</operation>

<operation id="2553" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011368:7  switch i4 %w_index30, label %branch5489 [
    i4 0, label %branch5475
    i4 1, label %branch5476
    i4 2, label %branch5477
    i4 3, label %branch5478
    i4 4, label %branch5479
    i4 5, label %branch5480
    i4 6, label %branch5481
    i4 7, label %branch5482
    i4 -8, label %branch5483
    i4 -7, label %branch5484
    i4 -6, label %branch5485
    i4 -5, label %branch5486
    i4 -4, label %branch5487
    i4 -3, label %branch5488
  ]

]]></Node>
<StgValue><ssdm name="switch_ln76"/></StgValue>
</operation>

<operation id="2554" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011187:0  %phi_ln76_11 = phi i6 [ %kernel_data_V_3_75_load_2, %branch5475 ], [ %kernel_data_V_3_76_load_2, %branch5476 ], [ %kernel_data_V_3_77_load_2, %branch5477 ], [ %kernel_data_V_3_78_load_2, %branch5478 ], [ %kernel_data_V_3_79_load_2, %branch5479 ], [ %kernel_data_V_3_80_load_2, %branch5480 ], [ %kernel_data_V_3_81_load_2, %branch5481 ], [ %kernel_data_V_3_82_load_2, %branch5482 ], [ %kernel_data_V_3_83_load_2, %branch5483 ], [ %kernel_data_V_3_84_load_2, %branch5484 ], [ %kernel_data_V_3_85_load_2, %branch5485 ], [ %kernel_data_V_3_86_load_2, %branch5486 ], [ %kernel_data_V_3_87_load_2, %branch5487 ], [ %kernel_data_V_3_88_load_2, %branch5488 ], [ %kernel_data_V_3_89_load_2, %branch5489 ]

]]></Node>
<StgValue><ssdm name="phi_ln76_11"/></StgValue>
</operation>

<operation id="2555" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="6" op_0_bw="6" op_1_bw="432" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011187:1  %tmp_132 = call i6 @_ssdm_op_PartSelect.i6.i432.i32.i32(i432 %w13_V_load, i32 66, i32 71)

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="2556" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011187:2  %sext_ln1116_11 = sext i6 %phi_ln76_11 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1116_11"/></StgValue>
</operation>

<operation id="2557" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011187:3  %sext_ln1118_11 = sext i6 %tmp_132 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_11"/></StgValue>
</operation>

<operation id="2558" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011187:4  %mul_ln1118_156 = mul i12 %sext_ln1118_11, %sext_ln1116_11

]]></Node>
<StgValue><ssdm name="mul_ln1118_156"/></StgValue>
</operation>

<operation id="2559" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="10" op_0_bw="10" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011187:5  %trunc_ln708_192 = call i10 @_ssdm_op_PartSelect.i10.i12.i32.i32(i12 %mul_ln1118_156, i32 2, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln708_192"/></StgValue>
</operation>

<operation id="2560" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011187:18  switch i4 %w_index30, label %branch5324 [
    i4 0, label %branch5310
    i4 1, label %branch5311
    i4 2, label %branch5312
    i4 3, label %branch5313
    i4 4, label %branch5314
    i4 5, label %branch5315
    i4 6, label %branch5316
    i4 7, label %branch5317
    i4 -8, label %branch5318
    i4 -7, label %branch5319
    i4 -6, label %branch5320
    i4 -5, label %branch5321
    i4 -4, label %branch5322
    i4 -3, label %branch5323
  ]

]]></Node>
<StgValue><ssdm name="switch_ln76"/></StgValue>
</operation>

<operation id="2561" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011006:0  %phi_ln76_12 = phi i6 [ %kernel_data_V_3_0_load_2, %branch5310 ], [ %kernel_data_V_3_1_load_2, %branch5311 ], [ %kernel_data_V_3_2_load_2, %branch5312 ], [ %kernel_data_V_3_3_load_2, %branch5313 ], [ %kernel_data_V_3_4_load_2, %branch5314 ], [ %kernel_data_V_3_5_load_2, %branch5315 ], [ %kernel_data_V_3_6_load_2, %branch5316 ], [ %kernel_data_V_3_7_load_2, %branch5317 ], [ %kernel_data_V_3_8_load_2, %branch5318 ], [ %kernel_data_V_3_9_load_2, %branch5319 ], [ %kernel_data_V_3_10_load_3, %branch5320 ], [ %kernel_data_V_3_11_load_3, %branch5321 ], [ %kernel_data_V_3_12_load_3, %branch5322 ], [ %kernel_data_V_3_13_load_3, %branch5323 ], [ %kernel_data_V_3_14_load_3, %branch5324 ]

]]></Node>
<StgValue><ssdm name="phi_ln76_12"/></StgValue>
</operation>

<operation id="2562" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="6" op_0_bw="6" op_1_bw="432" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011006:1  %tmp_133 = call i6 @_ssdm_op_PartSelect.i6.i432.i32.i32(i432 %w13_V_load, i32 72, i32 77)

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="2563" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011006:2  %sext_ln1116_12 = sext i6 %phi_ln76_12 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1116_12"/></StgValue>
</operation>

<operation id="2564" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011006:3  %sext_ln1118_12 = sext i6 %tmp_133 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_12"/></StgValue>
</operation>

<operation id="2565" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011006:4  %mul_ln1118_157 = mul i12 %sext_ln1118_12, %sext_ln1116_12

]]></Node>
<StgValue><ssdm name="mul_ln1118_157"/></StgValue>
</operation>

<operation id="2566" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="10" op_0_bw="10" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011006:5  %trunc_ln708_193 = call i10 @_ssdm_op_PartSelect.i10.i12.i32.i32(i12 %mul_ln1118_157, i32 2, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln708_193"/></StgValue>
</operation>

<operation id="2567" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011006:7  switch i4 %w_index30, label %branch5249 [
    i4 0, label %branch5235
    i4 1, label %branch5236
    i4 2, label %branch5237
    i4 3, label %branch5238
    i4 4, label %branch5239
    i4 5, label %branch5240
    i4 6, label %branch5241
    i4 7, label %branch5242
    i4 -8, label %branch5243
    i4 -7, label %branch5244
    i4 -6, label %branch5245
    i4 -5, label %branch5246
    i4 -4, label %branch5247
    i4 -3, label %branch5248
  ]

]]></Node>
<StgValue><ssdm name="switch_ln76"/></StgValue>
</operation>

<operation id="2568" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.010824:0  %phi_ln76_13 = phi i6 [ %kernel_data_V_3_15_load_3, %branch5235 ], [ %kernel_data_V_3_16_load_3, %branch5236 ], [ %kernel_data_V_3_17_load_3, %branch5237 ], [ %kernel_data_V_3_18_load_3, %branch5238 ], [ %kernel_data_V_3_19_load_3, %branch5239 ], [ %kernel_data_V_3_20_load_3, %branch5240 ], [ %kernel_data_V_3_21_load_3, %branch5241 ], [ %kernel_data_V_3_22_load_3, %branch5242 ], [ %kernel_data_V_3_23_load_3, %branch5243 ], [ %kernel_data_V_3_24_load_3, %branch5244 ], [ %kernel_data_V_3_25_load_3, %branch5245 ], [ %kernel_data_V_3_26_load_3, %branch5246 ], [ %kernel_data_V_3_27_load_3, %branch5247 ], [ %kernel_data_V_3_28_load_3, %branch5248 ], [ %kernel_data_V_3_29_load_3, %branch5249 ]

]]></Node>
<StgValue><ssdm name="phi_ln76_13"/></StgValue>
</operation>

<operation id="2569" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="6" op_0_bw="6" op_1_bw="432" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.010824:1  %tmp_134 = call i6 @_ssdm_op_PartSelect.i6.i432.i32.i32(i432 %w13_V_load, i32 78, i32 83)

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="2570" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.010824:2  %sext_ln1116_13 = sext i6 %phi_ln76_13 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1116_13"/></StgValue>
</operation>

<operation id="2571" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.010824:3  %sext_ln1118_13 = sext i6 %tmp_134 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_13"/></StgValue>
</operation>

<operation id="2572" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.010824:4  %mul_ln1118_158 = mul i12 %sext_ln1118_13, %sext_ln1116_13

]]></Node>
<StgValue><ssdm name="mul_ln1118_158"/></StgValue>
</operation>

<operation id="2573" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="10" op_0_bw="10" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.010824:5  %trunc_ln708_194 = call i10 @_ssdm_op_PartSelect.i10.i12.i32.i32(i12 %mul_ln1118_158, i32 2, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln708_194"/></StgValue>
</operation>

<operation id="2574" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.010824:7  switch i4 %w_index30, label %branch5174 [
    i4 0, label %branch5160
    i4 1, label %branch5161
    i4 2, label %branch5162
    i4 3, label %branch5163
    i4 4, label %branch5164
    i4 5, label %branch5165
    i4 6, label %branch5166
    i4 7, label %branch5167
    i4 -8, label %branch5168
    i4 -7, label %branch5169
    i4 -6, label %branch5170
    i4 -5, label %branch5171
    i4 -4, label %branch5172
    i4 -3, label %branch5173
  ]

]]></Node>
<StgValue><ssdm name="switch_ln76"/></StgValue>
</operation>

<operation id="2575" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.010643:0  %phi_ln76_14 = phi i6 [ %kernel_data_V_3_30_load_2, %branch5160 ], [ %kernel_data_V_3_31_load_2, %branch5161 ], [ %kernel_data_V_3_32_load_2, %branch5162 ], [ %kernel_data_V_3_33_load_2, %branch5163 ], [ %kernel_data_V_3_34_load_2, %branch5164 ], [ %kernel_data_V_3_35_load_2, %branch5165 ], [ %kernel_data_V_3_36_load_2, %branch5166 ], [ %kernel_data_V_3_37_load_2, %branch5167 ], [ %kernel_data_V_3_38_load_2, %branch5168 ], [ %kernel_data_V_3_39_load_2, %branch5169 ], [ %kernel_data_V_3_40_load_3, %branch5170 ], [ %kernel_data_V_3_41_load_3, %branch5171 ], [ %kernel_data_V_3_42_load_3, %branch5172 ], [ %kernel_data_V_3_43_load_3, %branch5173 ], [ %kernel_data_V_3_44_load_3, %branch5174 ]

]]></Node>
<StgValue><ssdm name="phi_ln76_14"/></StgValue>
</operation>

<operation id="2576" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="6" op_0_bw="6" op_1_bw="432" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.010643:1  %tmp_135 = call i6 @_ssdm_op_PartSelect.i6.i432.i32.i32(i432 %w13_V_load, i32 84, i32 89)

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="2577" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.010643:2  %sext_ln1116_14 = sext i6 %phi_ln76_14 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1116_14"/></StgValue>
</operation>

<operation id="2578" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.010643:3  %sext_ln1118_14 = sext i6 %tmp_135 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_14"/></StgValue>
</operation>

<operation id="2579" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.010643:4  %mul_ln1118_159 = mul i12 %sext_ln1118_14, %sext_ln1116_14

]]></Node>
<StgValue><ssdm name="mul_ln1118_159"/></StgValue>
</operation>

<operation id="2580" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="10" op_0_bw="10" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.010643:5  %trunc_ln708_195 = call i10 @_ssdm_op_PartSelect.i10.i12.i32.i32(i12 %mul_ln1118_159, i32 2, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln708_195"/></StgValue>
</operation>

<operation id="2581" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1289" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.010643:7  switch i4 %w_index30, label %branch5099 [
    i4 0, label %branch5085
    i4 1, label %branch5086
    i4 2, label %branch5087
    i4 3, label %branch5088
    i4 4, label %branch5089
    i4 5, label %branch5090
    i4 6, label %branch5091
    i4 7, label %branch5092
    i4 -8, label %branch5093
    i4 -7, label %branch5094
    i4 -6, label %branch5095
    i4 -5, label %branch5096
    i4 -4, label %branch5097
    i4 -3, label %branch5098
  ]

]]></Node>
<StgValue><ssdm name="switch_ln76"/></StgValue>
</operation>

<operation id="2582" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1336" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.010462:0  %phi_ln76_15 = phi i6 [ %kernel_data_V_3_45_load_3, %branch5085 ], [ %kernel_data_V_3_46_load_3, %branch5086 ], [ %kernel_data_V_3_47_load_3, %branch5087 ], [ %kernel_data_V_3_48_load_3, %branch5088 ], [ %kernel_data_V_3_49_load_3, %branch5089 ], [ %kernel_data_V_3_50_load_3, %branch5090 ], [ %kernel_data_V_3_51_load_3, %branch5091 ], [ %kernel_data_V_3_52_load_3, %branch5092 ], [ %kernel_data_V_3_53_load_3, %branch5093 ], [ %kernel_data_V_3_54_load_3, %branch5094 ], [ %kernel_data_V_3_55_load_3, %branch5095 ], [ %kernel_data_V_3_56_load_3, %branch5096 ], [ %kernel_data_V_3_57_load_3, %branch5097 ], [ %kernel_data_V_3_58_load_3, %branch5098 ], [ %kernel_data_V_3_59_load_3, %branch5099 ]

]]></Node>
<StgValue><ssdm name="phi_ln76_15"/></StgValue>
</operation>

<operation id="2583" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1337" bw="6" op_0_bw="6" op_1_bw="432" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.010462:1  %tmp_136 = call i6 @_ssdm_op_PartSelect.i6.i432.i32.i32(i432 %w13_V_load, i32 90, i32 95)

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="2584" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1338" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.010462:2  %sext_ln1116_15 = sext i6 %phi_ln76_15 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1116_15"/></StgValue>
</operation>

<operation id="2585" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.010462:3  %sext_ln1118_15 = sext i6 %tmp_136 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_15"/></StgValue>
</operation>

<operation id="2586" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1340" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.010462:4  %mul_ln1118_160 = mul i12 %sext_ln1118_15, %sext_ln1116_15

]]></Node>
<StgValue><ssdm name="mul_ln1118_160"/></StgValue>
</operation>

<operation id="2587" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="10" op_0_bw="10" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.010462:5  %trunc_ln708_196 = call i10 @_ssdm_op_PartSelect.i10.i12.i32.i32(i12 %mul_ln1118_160, i32 2, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln708_196"/></StgValue>
</operation>

<operation id="2588" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.010462:7  switch i4 %w_index30, label %branch5024 [
    i4 0, label %branch5010
    i4 1, label %branch5011
    i4 2, label %branch5012
    i4 3, label %branch5013
    i4 4, label %branch5014
    i4 5, label %branch5015
    i4 6, label %branch5016
    i4 7, label %branch5017
    i4 -8, label %branch5018
    i4 -7, label %branch5019
    i4 -6, label %branch5020
    i4 -5, label %branch5021
    i4 -4, label %branch5022
    i4 -3, label %branch5023
  ]

]]></Node>
<StgValue><ssdm name="switch_ln76"/></StgValue>
</operation>

<operation id="2589" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1390" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.010281:0  %phi_ln76_16 = phi i6 [ %kernel_data_V_3_60_load_2, %branch5010 ], [ %kernel_data_V_3_61_load_2, %branch5011 ], [ %kernel_data_V_3_62_load_2, %branch5012 ], [ %kernel_data_V_3_63_load_2, %branch5013 ], [ %kernel_data_V_3_64_load_2, %branch5014 ], [ %kernel_data_V_3_65_load_2, %branch5015 ], [ %kernel_data_V_3_66_load_2, %branch5016 ], [ %kernel_data_V_3_67_load_2, %branch5017 ], [ %kernel_data_V_3_68_load_2, %branch5018 ], [ %kernel_data_V_3_69_load_2, %branch5019 ], [ %kernel_data_V_3_70_load_3, %branch5020 ], [ %kernel_data_V_3_71_load_3, %branch5021 ], [ %kernel_data_V_3_72_load_3, %branch5022 ], [ %kernel_data_V_3_73_load_3, %branch5023 ], [ %kernel_data_V_3_74_load_3, %branch5024 ]

]]></Node>
<StgValue><ssdm name="phi_ln76_16"/></StgValue>
</operation>

<operation id="2590" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1391" bw="6" op_0_bw="6" op_1_bw="432" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.010281:1  %tmp_137 = call i6 @_ssdm_op_PartSelect.i6.i432.i32.i32(i432 %w13_V_load, i32 96, i32 101)

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="2591" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1392" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.010281:2  %sext_ln1116_16 = sext i6 %phi_ln76_16 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1116_16"/></StgValue>
</operation>

<operation id="2592" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1393" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.010281:3  %sext_ln1118_16 = sext i6 %tmp_137 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_16"/></StgValue>
</operation>

<operation id="2593" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1394" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.010281:4  %mul_ln1118_161 = mul i12 %sext_ln1118_16, %sext_ln1116_16

]]></Node>
<StgValue><ssdm name="mul_ln1118_161"/></StgValue>
</operation>

<operation id="2594" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1395" bw="10" op_0_bw="10" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.010281:5  %trunc_ln708_197 = call i10 @_ssdm_op_PartSelect.i10.i12.i32.i32(i12 %mul_ln1118_161, i32 2, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln708_197"/></StgValue>
</operation>

<operation id="2595" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1397" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.010281:7  switch i4 %w_index30, label %branch4949 [
    i4 0, label %branch4935
    i4 1, label %branch4936
    i4 2, label %branch4937
    i4 3, label %branch4938
    i4 4, label %branch4939
    i4 5, label %branch4940
    i4 6, label %branch4941
    i4 7, label %branch4942
    i4 -8, label %branch4943
    i4 -7, label %branch4944
    i4 -6, label %branch4945
    i4 -5, label %branch4946
    i4 -4, label %branch4947
    i4 -3, label %branch4948
  ]

]]></Node>
<StgValue><ssdm name="switch_ln76"/></StgValue>
</operation>

<operation id="2596" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1444" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.010100:0  %phi_ln76_17 = phi i6 [ %kernel_data_V_3_75_load_3, %branch4935 ], [ %kernel_data_V_3_76_load_3, %branch4936 ], [ %kernel_data_V_3_77_load_3, %branch4937 ], [ %kernel_data_V_3_78_load_3, %branch4938 ], [ %kernel_data_V_3_79_load_3, %branch4939 ], [ %kernel_data_V_3_80_load_3, %branch4940 ], [ %kernel_data_V_3_81_load_3, %branch4941 ], [ %kernel_data_V_3_82_load_3, %branch4942 ], [ %kernel_data_V_3_83_load_3, %branch4943 ], [ %kernel_data_V_3_84_load_3, %branch4944 ], [ %kernel_data_V_3_85_load_3, %branch4945 ], [ %kernel_data_V_3_86_load_3, %branch4946 ], [ %kernel_data_V_3_87_load_3, %branch4947 ], [ %kernel_data_V_3_88_load_3, %branch4948 ], [ %kernel_data_V_3_89_load_3, %branch4949 ]

]]></Node>
<StgValue><ssdm name="phi_ln76_17"/></StgValue>
</operation>

<operation id="2597" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1445" bw="6" op_0_bw="6" op_1_bw="432" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.010100:1  %tmp_138 = call i6 @_ssdm_op_PartSelect.i6.i432.i32.i32(i432 %w13_V_load, i32 102, i32 107)

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="2598" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1446" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.010100:2  %sext_ln1116_17 = sext i6 %phi_ln76_17 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1116_17"/></StgValue>
</operation>

<operation id="2599" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1447" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.010100:3  %sext_ln1118_17 = sext i6 %tmp_138 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_17"/></StgValue>
</operation>

<operation id="2600" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1448" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.010100:4  %mul_ln1118_162 = mul i12 %sext_ln1118_17, %sext_ln1116_17

]]></Node>
<StgValue><ssdm name="mul_ln1118_162"/></StgValue>
</operation>

<operation id="2601" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1449" bw="10" op_0_bw="10" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.010100:5  %trunc_ln708_198 = call i10 @_ssdm_op_PartSelect.i10.i12.i32.i32(i12 %mul_ln1118_162, i32 2, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln708_198"/></StgValue>
</operation>

<operation id="2602" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1462" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.010100:18  switch i4 %w_index30, label %branch4784 [
    i4 0, label %branch4770
    i4 1, label %branch4771
    i4 2, label %branch4772
    i4 3, label %branch4773
    i4 4, label %branch4774
    i4 5, label %branch4775
    i4 6, label %branch4776
    i4 7, label %branch4777
    i4 -8, label %branch4778
    i4 -7, label %branch4779
    i4 -6, label %branch4780
    i4 -5, label %branch4781
    i4 -4, label %branch4782
    i4 -3, label %branch4783
  ]

]]></Node>
<StgValue><ssdm name="switch_ln76"/></StgValue>
</operation>

<operation id="2603" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1509" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09919:0  %phi_ln76_18 = phi i6 [ %kernel_data_V_3_0_load_3, %branch4770 ], [ %kernel_data_V_3_1_load_3, %branch4771 ], [ %kernel_data_V_3_2_load_3, %branch4772 ], [ %kernel_data_V_3_3_load_3, %branch4773 ], [ %kernel_data_V_3_4_load_3, %branch4774 ], [ %kernel_data_V_3_5_load_3, %branch4775 ], [ %kernel_data_V_3_6_load_3, %branch4776 ], [ %kernel_data_V_3_7_load_3, %branch4777 ], [ %kernel_data_V_3_8_load_3, %branch4778 ], [ %kernel_data_V_3_9_load_3, %branch4779 ], [ %kernel_data_V_3_10_load_4, %branch4780 ], [ %kernel_data_V_3_11_load_4, %branch4781 ], [ %kernel_data_V_3_12_load_4, %branch4782 ], [ %kernel_data_V_3_13_load_4, %branch4783 ], [ %kernel_data_V_3_14_load_4, %branch4784 ]

]]></Node>
<StgValue><ssdm name="phi_ln76_18"/></StgValue>
</operation>

<operation id="2604" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1510" bw="6" op_0_bw="6" op_1_bw="432" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09919:1  %tmp_139 = call i6 @_ssdm_op_PartSelect.i6.i432.i32.i32(i432 %w13_V_load, i32 108, i32 113)

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="2605" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1511" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09919:2  %sext_ln1116_18 = sext i6 %phi_ln76_18 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1116_18"/></StgValue>
</operation>

<operation id="2606" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1512" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09919:3  %sext_ln1118_18 = sext i6 %tmp_139 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_18"/></StgValue>
</operation>

<operation id="2607" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1513" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09919:4  %mul_ln1118_163 = mul i12 %sext_ln1118_18, %sext_ln1116_18

]]></Node>
<StgValue><ssdm name="mul_ln1118_163"/></StgValue>
</operation>

<operation id="2608" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1514" bw="10" op_0_bw="10" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09919:5  %trunc_ln708_199 = call i10 @_ssdm_op_PartSelect.i10.i12.i32.i32(i12 %mul_ln1118_163, i32 2, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln708_199"/></StgValue>
</operation>

<operation id="2609" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1516" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09919:7  switch i4 %w_index30, label %branch4709 [
    i4 0, label %branch4695
    i4 1, label %branch4696
    i4 2, label %branch4697
    i4 3, label %branch4698
    i4 4, label %branch4699
    i4 5, label %branch4700
    i4 6, label %branch4701
    i4 7, label %branch4702
    i4 -8, label %branch4703
    i4 -7, label %branch4704
    i4 -6, label %branch4705
    i4 -5, label %branch4706
    i4 -4, label %branch4707
    i4 -3, label %branch4708
  ]

]]></Node>
<StgValue><ssdm name="switch_ln76"/></StgValue>
</operation>

<operation id="2610" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1563" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09737:0  %phi_ln76_19 = phi i6 [ %kernel_data_V_3_15_load_4, %branch4695 ], [ %kernel_data_V_3_16_load_4, %branch4696 ], [ %kernel_data_V_3_17_load_4, %branch4697 ], [ %kernel_data_V_3_18_load_4, %branch4698 ], [ %kernel_data_V_3_19_load_4, %branch4699 ], [ %kernel_data_V_3_20_load_4, %branch4700 ], [ %kernel_data_V_3_21_load_4, %branch4701 ], [ %kernel_data_V_3_22_load_4, %branch4702 ], [ %kernel_data_V_3_23_load_4, %branch4703 ], [ %kernel_data_V_3_24_load_4, %branch4704 ], [ %kernel_data_V_3_25_load_4, %branch4705 ], [ %kernel_data_V_3_26_load_4, %branch4706 ], [ %kernel_data_V_3_27_load_4, %branch4707 ], [ %kernel_data_V_3_28_load_4, %branch4708 ], [ %kernel_data_V_3_29_load_4, %branch4709 ]

]]></Node>
<StgValue><ssdm name="phi_ln76_19"/></StgValue>
</operation>

<operation id="2611" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1564" bw="6" op_0_bw="6" op_1_bw="432" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09737:1  %tmp_140 = call i6 @_ssdm_op_PartSelect.i6.i432.i32.i32(i432 %w13_V_load, i32 114, i32 119)

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="2612" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1565" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09737:2  %sext_ln1116_19 = sext i6 %phi_ln76_19 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1116_19"/></StgValue>
</operation>

<operation id="2613" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1566" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09737:3  %sext_ln1118_19 = sext i6 %tmp_140 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_19"/></StgValue>
</operation>

<operation id="2614" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1567" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09737:4  %mul_ln1118_164 = mul i12 %sext_ln1118_19, %sext_ln1116_19

]]></Node>
<StgValue><ssdm name="mul_ln1118_164"/></StgValue>
</operation>

<operation id="2615" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1568" bw="10" op_0_bw="10" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09737:5  %trunc_ln708_200 = call i10 @_ssdm_op_PartSelect.i10.i12.i32.i32(i12 %mul_ln1118_164, i32 2, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln708_200"/></StgValue>
</operation>

<operation id="2616" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1570" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09737:7  switch i4 %w_index30, label %branch4634 [
    i4 0, label %branch4620
    i4 1, label %branch4621
    i4 2, label %branch4622
    i4 3, label %branch4623
    i4 4, label %branch4624
    i4 5, label %branch4625
    i4 6, label %branch4626
    i4 7, label %branch4627
    i4 -8, label %branch4628
    i4 -7, label %branch4629
    i4 -6, label %branch4630
    i4 -5, label %branch4631
    i4 -4, label %branch4632
    i4 -3, label %branch4633
  ]

]]></Node>
<StgValue><ssdm name="switch_ln76"/></StgValue>
</operation>

<operation id="2617" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1617" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09556:0  %phi_ln76_20 = phi i6 [ %kernel_data_V_3_30_load_3, %branch4620 ], [ %kernel_data_V_3_31_load_3, %branch4621 ], [ %kernel_data_V_3_32_load_3, %branch4622 ], [ %kernel_data_V_3_33_load_3, %branch4623 ], [ %kernel_data_V_3_34_load_3, %branch4624 ], [ %kernel_data_V_3_35_load_3, %branch4625 ], [ %kernel_data_V_3_36_load_3, %branch4626 ], [ %kernel_data_V_3_37_load_3, %branch4627 ], [ %kernel_data_V_3_38_load_3, %branch4628 ], [ %kernel_data_V_3_39_load_3, %branch4629 ], [ %kernel_data_V_3_40_load_4, %branch4630 ], [ %kernel_data_V_3_41_load_4, %branch4631 ], [ %kernel_data_V_3_42_load_4, %branch4632 ], [ %kernel_data_V_3_43_load_4, %branch4633 ], [ %kernel_data_V_3_44_load_4, %branch4634 ]

]]></Node>
<StgValue><ssdm name="phi_ln76_20"/></StgValue>
</operation>

<operation id="2618" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1618" bw="6" op_0_bw="6" op_1_bw="432" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09556:1  %tmp_141 = call i6 @_ssdm_op_PartSelect.i6.i432.i32.i32(i432 %w13_V_load, i32 120, i32 125)

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="2619" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1619" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09556:2  %sext_ln1116_20 = sext i6 %phi_ln76_20 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1116_20"/></StgValue>
</operation>

<operation id="2620" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1620" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09556:3  %sext_ln1118_20 = sext i6 %tmp_141 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_20"/></StgValue>
</operation>

<operation id="2621" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1621" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09556:4  %mul_ln1118_165 = mul i12 %sext_ln1118_20, %sext_ln1116_20

]]></Node>
<StgValue><ssdm name="mul_ln1118_165"/></StgValue>
</operation>

<operation id="2622" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1622" bw="10" op_0_bw="10" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09556:5  %trunc_ln708_201 = call i10 @_ssdm_op_PartSelect.i10.i12.i32.i32(i12 %mul_ln1118_165, i32 2, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln708_201"/></StgValue>
</operation>

<operation id="2623" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1624" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09556:7  switch i4 %w_index30, label %branch4559 [
    i4 0, label %branch4545
    i4 1, label %branch4546
    i4 2, label %branch4547
    i4 3, label %branch4548
    i4 4, label %branch4549
    i4 5, label %branch4550
    i4 6, label %branch4551
    i4 7, label %branch4552
    i4 -8, label %branch4553
    i4 -7, label %branch4554
    i4 -6, label %branch4555
    i4 -5, label %branch4556
    i4 -4, label %branch4557
    i4 -3, label %branch4558
  ]

]]></Node>
<StgValue><ssdm name="switch_ln76"/></StgValue>
</operation>

<operation id="2624" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1671" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09375:0  %phi_ln76_21 = phi i6 [ %kernel_data_V_3_45_load_4, %branch4545 ], [ %kernel_data_V_3_46_load_4, %branch4546 ], [ %kernel_data_V_3_47_load_4, %branch4547 ], [ %kernel_data_V_3_48_load_4, %branch4548 ], [ %kernel_data_V_3_49_load_4, %branch4549 ], [ %kernel_data_V_3_50_load_4, %branch4550 ], [ %kernel_data_V_3_51_load_4, %branch4551 ], [ %kernel_data_V_3_52_load_4, %branch4552 ], [ %kernel_data_V_3_53_load_4, %branch4553 ], [ %kernel_data_V_3_54_load_4, %branch4554 ], [ %kernel_data_V_3_55_load_4, %branch4555 ], [ %kernel_data_V_3_56_load_4, %branch4556 ], [ %kernel_data_V_3_57_load_4, %branch4557 ], [ %kernel_data_V_3_58_load_4, %branch4558 ], [ %kernel_data_V_3_59_load_4, %branch4559 ]

]]></Node>
<StgValue><ssdm name="phi_ln76_21"/></StgValue>
</operation>

<operation id="2625" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1672" bw="6" op_0_bw="6" op_1_bw="432" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09375:1  %tmp_142 = call i6 @_ssdm_op_PartSelect.i6.i432.i32.i32(i432 %w13_V_load, i32 126, i32 131)

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="2626" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1673" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09375:2  %sext_ln1116_21 = sext i6 %phi_ln76_21 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1116_21"/></StgValue>
</operation>

<operation id="2627" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1674" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09375:3  %sext_ln1118_21 = sext i6 %tmp_142 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_21"/></StgValue>
</operation>

<operation id="2628" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1675" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09375:4  %mul_ln1118_166 = mul i12 %sext_ln1118_21, %sext_ln1116_21

]]></Node>
<StgValue><ssdm name="mul_ln1118_166"/></StgValue>
</operation>

<operation id="2629" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1676" bw="10" op_0_bw="10" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09375:5  %trunc_ln708_202 = call i10 @_ssdm_op_PartSelect.i10.i12.i32.i32(i12 %mul_ln1118_166, i32 2, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln708_202"/></StgValue>
</operation>

<operation id="2630" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1678" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09375:7  switch i4 %w_index30, label %branch4484 [
    i4 0, label %branch4470
    i4 1, label %branch4471
    i4 2, label %branch4472
    i4 3, label %branch4473
    i4 4, label %branch4474
    i4 5, label %branch4475
    i4 6, label %branch4476
    i4 7, label %branch4477
    i4 -8, label %branch4478
    i4 -7, label %branch4479
    i4 -6, label %branch4480
    i4 -5, label %branch4481
    i4 -4, label %branch4482
    i4 -3, label %branch4483
  ]

]]></Node>
<StgValue><ssdm name="switch_ln76"/></StgValue>
</operation>

<operation id="2631" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1725" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09194:0  %phi_ln76_22 = phi i6 [ %kernel_data_V_3_60_load_3, %branch4470 ], [ %kernel_data_V_3_61_load_3, %branch4471 ], [ %kernel_data_V_3_62_load_3, %branch4472 ], [ %kernel_data_V_3_63_load_3, %branch4473 ], [ %kernel_data_V_3_64_load_3, %branch4474 ], [ %kernel_data_V_3_65_load_3, %branch4475 ], [ %kernel_data_V_3_66_load_3, %branch4476 ], [ %kernel_data_V_3_67_load_3, %branch4477 ], [ %kernel_data_V_3_68_load_3, %branch4478 ], [ %kernel_data_V_3_69_load_3, %branch4479 ], [ %kernel_data_V_3_70_load_4, %branch4480 ], [ %kernel_data_V_3_71_load_4, %branch4481 ], [ %kernel_data_V_3_72_load_4, %branch4482 ], [ %kernel_data_V_3_73_load_4, %branch4483 ], [ %kernel_data_V_3_74_load_4, %branch4484 ]

]]></Node>
<StgValue><ssdm name="phi_ln76_22"/></StgValue>
</operation>

<operation id="2632" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1726" bw="6" op_0_bw="6" op_1_bw="432" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09194:1  %tmp_143 = call i6 @_ssdm_op_PartSelect.i6.i432.i32.i32(i432 %w13_V_load, i32 132, i32 137)

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="2633" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1727" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09194:2  %sext_ln1116_22 = sext i6 %phi_ln76_22 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1116_22"/></StgValue>
</operation>

<operation id="2634" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1728" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09194:3  %sext_ln1118_22 = sext i6 %tmp_143 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_22"/></StgValue>
</operation>

<operation id="2635" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1729" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09194:4  %mul_ln1118_167 = mul i12 %sext_ln1118_22, %sext_ln1116_22

]]></Node>
<StgValue><ssdm name="mul_ln1118_167"/></StgValue>
</operation>

<operation id="2636" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1730" bw="10" op_0_bw="10" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09194:5  %trunc_ln708_203 = call i10 @_ssdm_op_PartSelect.i10.i12.i32.i32(i12 %mul_ln1118_167, i32 2, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln708_203"/></StgValue>
</operation>

<operation id="2637" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1732" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09194:7  switch i4 %w_index30, label %branch4409 [
    i4 0, label %branch4395
    i4 1, label %branch4396
    i4 2, label %branch4397
    i4 3, label %branch4398
    i4 4, label %branch4399
    i4 5, label %branch4400
    i4 6, label %branch4401
    i4 7, label %branch4402
    i4 -8, label %branch4403
    i4 -7, label %branch4404
    i4 -6, label %branch4405
    i4 -5, label %branch4406
    i4 -4, label %branch4407
    i4 -3, label %branch4408
  ]

]]></Node>
<StgValue><ssdm name="switch_ln76"/></StgValue>
</operation>

<operation id="2638" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1779" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09013:0  %phi_ln76_23 = phi i6 [ %kernel_data_V_3_75_load_4, %branch4395 ], [ %kernel_data_V_3_76_load_4, %branch4396 ], [ %kernel_data_V_3_77_load_4, %branch4397 ], [ %kernel_data_V_3_78_load_4, %branch4398 ], [ %kernel_data_V_3_79_load_4, %branch4399 ], [ %kernel_data_V_3_80_load_4, %branch4400 ], [ %kernel_data_V_3_81_load_4, %branch4401 ], [ %kernel_data_V_3_82_load_4, %branch4402 ], [ %kernel_data_V_3_83_load_4, %branch4403 ], [ %kernel_data_V_3_84_load_4, %branch4404 ], [ %kernel_data_V_3_85_load_4, %branch4405 ], [ %kernel_data_V_3_86_load_4, %branch4406 ], [ %kernel_data_V_3_87_load_4, %branch4407 ], [ %kernel_data_V_3_88_load_4, %branch4408 ], [ %kernel_data_V_3_89_load_4, %branch4409 ]

]]></Node>
<StgValue><ssdm name="phi_ln76_23"/></StgValue>
</operation>

<operation id="2639" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1780" bw="6" op_0_bw="6" op_1_bw="432" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09013:1  %tmp_144 = call i6 @_ssdm_op_PartSelect.i6.i432.i32.i32(i432 %w13_V_load, i32 138, i32 143)

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="2640" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1781" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09013:2  %sext_ln1116_23 = sext i6 %phi_ln76_23 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1116_23"/></StgValue>
</operation>

<operation id="2641" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1782" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09013:3  %sext_ln1118_23 = sext i6 %tmp_144 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_23"/></StgValue>
</operation>

<operation id="2642" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1783" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09013:4  %mul_ln1118_168 = mul i12 %sext_ln1118_23, %sext_ln1116_23

]]></Node>
<StgValue><ssdm name="mul_ln1118_168"/></StgValue>
</operation>

<operation id="2643" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1784" bw="10" op_0_bw="10" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09013:5  %trunc_ln708_204 = call i10 @_ssdm_op_PartSelect.i10.i12.i32.i32(i12 %mul_ln1118_168, i32 2, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln708_204"/></StgValue>
</operation>

<operation id="2644" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1797" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09013:18  switch i4 %w_index30, label %branch4244 [
    i4 0, label %branch4230
    i4 1, label %branch4231
    i4 2, label %branch4232
    i4 3, label %branch4233
    i4 4, label %branch4234
    i4 5, label %branch4235
    i4 6, label %branch4236
    i4 7, label %branch4237
    i4 -8, label %branch4238
    i4 -7, label %branch4239
    i4 -6, label %branch4240
    i4 -5, label %branch4241
    i4 -4, label %branch4242
    i4 -3, label %branch4243
  ]

]]></Node>
<StgValue><ssdm name="switch_ln76"/></StgValue>
</operation>

<operation id="2645" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1844" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.08832:0  %phi_ln76_24 = phi i6 [ %kernel_data_V_3_0_load_4, %branch4230 ], [ %kernel_data_V_3_1_load_4, %branch4231 ], [ %kernel_data_V_3_2_load_4, %branch4232 ], [ %kernel_data_V_3_3_load_4, %branch4233 ], [ %kernel_data_V_3_4_load_4, %branch4234 ], [ %kernel_data_V_3_5_load_4, %branch4235 ], [ %kernel_data_V_3_6_load_4, %branch4236 ], [ %kernel_data_V_3_7_load_4, %branch4237 ], [ %kernel_data_V_3_8_load_4, %branch4238 ], [ %kernel_data_V_3_9_load_4, %branch4239 ], [ %kernel_data_V_3_10_load_5, %branch4240 ], [ %kernel_data_V_3_11_load_5, %branch4241 ], [ %kernel_data_V_3_12_load_5, %branch4242 ], [ %kernel_data_V_3_13_load_5, %branch4243 ], [ %kernel_data_V_3_14_load_5, %branch4244 ]

]]></Node>
<StgValue><ssdm name="phi_ln76_24"/></StgValue>
</operation>

<operation id="2646" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1845" bw="6" op_0_bw="6" op_1_bw="432" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.08832:1  %tmp_145 = call i6 @_ssdm_op_PartSelect.i6.i432.i32.i32(i432 %w13_V_load, i32 144, i32 149)

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="2647" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1846" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.08832:2  %sext_ln1116_24 = sext i6 %phi_ln76_24 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1116_24"/></StgValue>
</operation>

<operation id="2648" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1847" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.08832:3  %sext_ln1118_24 = sext i6 %tmp_145 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_24"/></StgValue>
</operation>

<operation id="2649" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1848" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.08832:4  %mul_ln1118_169 = mul i12 %sext_ln1118_24, %sext_ln1116_24

]]></Node>
<StgValue><ssdm name="mul_ln1118_169"/></StgValue>
</operation>

<operation id="2650" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1849" bw="10" op_0_bw="10" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.08832:5  %trunc_ln708_205 = call i10 @_ssdm_op_PartSelect.i10.i12.i32.i32(i12 %mul_ln1118_169, i32 2, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln708_205"/></StgValue>
</operation>

<operation id="2651" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1851" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.08832:7  switch i4 %w_index30, label %branch4169 [
    i4 0, label %branch4155
    i4 1, label %branch4156
    i4 2, label %branch4157
    i4 3, label %branch4158
    i4 4, label %branch4159
    i4 5, label %branch4160
    i4 6, label %branch4161
    i4 7, label %branch4162
    i4 -8, label %branch4163
    i4 -7, label %branch4164
    i4 -6, label %branch4165
    i4 -5, label %branch4166
    i4 -4, label %branch4167
    i4 -3, label %branch4168
  ]

]]></Node>
<StgValue><ssdm name="switch_ln76"/></StgValue>
</operation>

<operation id="2652" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1898" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.08650:0  %phi_ln76_25 = phi i6 [ %kernel_data_V_3_15_load_5, %branch4155 ], [ %kernel_data_V_3_16_load_5, %branch4156 ], [ %kernel_data_V_3_17_load_5, %branch4157 ], [ %kernel_data_V_3_18_load_5, %branch4158 ], [ %kernel_data_V_3_19_load_5, %branch4159 ], [ %kernel_data_V_3_20_load_5, %branch4160 ], [ %kernel_data_V_3_21_load_5, %branch4161 ], [ %kernel_data_V_3_22_load_5, %branch4162 ], [ %kernel_data_V_3_23_load_5, %branch4163 ], [ %kernel_data_V_3_24_load_5, %branch4164 ], [ %kernel_data_V_3_25_load_5, %branch4165 ], [ %kernel_data_V_3_26_load_5, %branch4166 ], [ %kernel_data_V_3_27_load_5, %branch4167 ], [ %kernel_data_V_3_28_load_5, %branch4168 ], [ %kernel_data_V_3_29_load_5, %branch4169 ]

]]></Node>
<StgValue><ssdm name="phi_ln76_25"/></StgValue>
</operation>

<operation id="2653" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1899" bw="6" op_0_bw="6" op_1_bw="432" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.08650:1  %tmp_146 = call i6 @_ssdm_op_PartSelect.i6.i432.i32.i32(i432 %w13_V_load, i32 150, i32 155)

]]></Node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="2654" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1900" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.08650:2  %sext_ln1116_25 = sext i6 %phi_ln76_25 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1116_25"/></StgValue>
</operation>

<operation id="2655" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1901" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.08650:3  %sext_ln1118_25 = sext i6 %tmp_146 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_25"/></StgValue>
</operation>

<operation id="2656" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1902" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.08650:4  %mul_ln1118_170 = mul i12 %sext_ln1118_25, %sext_ln1116_25

]]></Node>
<StgValue><ssdm name="mul_ln1118_170"/></StgValue>
</operation>

<operation id="2657" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1903" bw="10" op_0_bw="10" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.08650:5  %trunc_ln708_206 = call i10 @_ssdm_op_PartSelect.i10.i12.i32.i32(i12 %mul_ln1118_170, i32 2, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln708_206"/></StgValue>
</operation>

<operation id="2658" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1905" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.08650:7  switch i4 %w_index30, label %branch4094 [
    i4 0, label %branch4080
    i4 1, label %branch4081
    i4 2, label %branch4082
    i4 3, label %branch4083
    i4 4, label %branch4084
    i4 5, label %branch4085
    i4 6, label %branch4086
    i4 7, label %branch4087
    i4 -8, label %branch4088
    i4 -7, label %branch4089
    i4 -6, label %branch4090
    i4 -5, label %branch4091
    i4 -4, label %branch4092
    i4 -3, label %branch4093
  ]

]]></Node>
<StgValue><ssdm name="switch_ln76"/></StgValue>
</operation>

<operation id="2659" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1952" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.08469:0  %phi_ln76_26 = phi i6 [ %kernel_data_V_3_30_load_4, %branch4080 ], [ %kernel_data_V_3_31_load_4, %branch4081 ], [ %kernel_data_V_3_32_load_4, %branch4082 ], [ %kernel_data_V_3_33_load_4, %branch4083 ], [ %kernel_data_V_3_34_load_4, %branch4084 ], [ %kernel_data_V_3_35_load_4, %branch4085 ], [ %kernel_data_V_3_36_load_4, %branch4086 ], [ %kernel_data_V_3_37_load_4, %branch4087 ], [ %kernel_data_V_3_38_load_4, %branch4088 ], [ %kernel_data_V_3_39_load_4, %branch4089 ], [ %kernel_data_V_3_40_load_5, %branch4090 ], [ %kernel_data_V_3_41_load_5, %branch4091 ], [ %kernel_data_V_3_42_load_5, %branch4092 ], [ %kernel_data_V_3_43_load_5, %branch4093 ], [ %kernel_data_V_3_44_load_5, %branch4094 ]

]]></Node>
<StgValue><ssdm name="phi_ln76_26"/></StgValue>
</operation>

<operation id="2660" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1953" bw="6" op_0_bw="6" op_1_bw="432" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.08469:1  %tmp_147 = call i6 @_ssdm_op_PartSelect.i6.i432.i32.i32(i432 %w13_V_load, i32 156, i32 161)

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="2661" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1954" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.08469:2  %sext_ln1116_26 = sext i6 %phi_ln76_26 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1116_26"/></StgValue>
</operation>

<operation id="2662" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1955" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.08469:3  %sext_ln1118_26 = sext i6 %tmp_147 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_26"/></StgValue>
</operation>

<operation id="2663" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1956" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.08469:4  %mul_ln1118_171 = mul i12 %sext_ln1118_26, %sext_ln1116_26

]]></Node>
<StgValue><ssdm name="mul_ln1118_171"/></StgValue>
</operation>

<operation id="2664" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1957" bw="10" op_0_bw="10" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.08469:5  %trunc_ln708_207 = call i10 @_ssdm_op_PartSelect.i10.i12.i32.i32(i12 %mul_ln1118_171, i32 2, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln708_207"/></StgValue>
</operation>

<operation id="2665" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1959" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.08469:7  switch i4 %w_index30, label %branch4019 [
    i4 0, label %branch4005
    i4 1, label %branch4006
    i4 2, label %branch4007
    i4 3, label %branch4008
    i4 4, label %branch4009
    i4 5, label %branch4010
    i4 6, label %branch4011
    i4 7, label %branch4012
    i4 -8, label %branch4013
    i4 -7, label %branch4014
    i4 -6, label %branch4015
    i4 -5, label %branch4016
    i4 -4, label %branch4017
    i4 -3, label %branch4018
  ]

]]></Node>
<StgValue><ssdm name="switch_ln76"/></StgValue>
</operation>

<operation id="2666" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2006" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.08288:0  %phi_ln76_27 = phi i6 [ %kernel_data_V_3_45_load_5, %branch4005 ], [ %kernel_data_V_3_46_load_5, %branch4006 ], [ %kernel_data_V_3_47_load_5, %branch4007 ], [ %kernel_data_V_3_48_load_5, %branch4008 ], [ %kernel_data_V_3_49_load_5, %branch4009 ], [ %kernel_data_V_3_50_load_5, %branch4010 ], [ %kernel_data_V_3_51_load_5, %branch4011 ], [ %kernel_data_V_3_52_load_5, %branch4012 ], [ %kernel_data_V_3_53_load_5, %branch4013 ], [ %kernel_data_V_3_54_load_5, %branch4014 ], [ %kernel_data_V_3_55_load_5, %branch4015 ], [ %kernel_data_V_3_56_load_5, %branch4016 ], [ %kernel_data_V_3_57_load_5, %branch4017 ], [ %kernel_data_V_3_58_load_5, %branch4018 ], [ %kernel_data_V_3_59_load_5, %branch4019 ]

]]></Node>
<StgValue><ssdm name="phi_ln76_27"/></StgValue>
</operation>

<operation id="2667" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2007" bw="6" op_0_bw="6" op_1_bw="432" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.08288:1  %tmp_148 = call i6 @_ssdm_op_PartSelect.i6.i432.i32.i32(i432 %w13_V_load, i32 162, i32 167)

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="2668" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2008" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.08288:2  %sext_ln1116_27 = sext i6 %phi_ln76_27 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1116_27"/></StgValue>
</operation>

<operation id="2669" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2009" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.08288:3  %sext_ln1118_27 = sext i6 %tmp_148 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_27"/></StgValue>
</operation>

<operation id="2670" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2010" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.08288:4  %mul_ln1118_172 = mul i12 %sext_ln1118_27, %sext_ln1116_27

]]></Node>
<StgValue><ssdm name="mul_ln1118_172"/></StgValue>
</operation>

<operation id="2671" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2011" bw="10" op_0_bw="10" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.08288:5  %trunc_ln708_208 = call i10 @_ssdm_op_PartSelect.i10.i12.i32.i32(i12 %mul_ln1118_172, i32 2, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln708_208"/></StgValue>
</operation>

<operation id="2672" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2013" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.08288:7  switch i4 %w_index30, label %branch3944 [
    i4 0, label %branch3930
    i4 1, label %branch3931
    i4 2, label %branch3932
    i4 3, label %branch3933
    i4 4, label %branch3934
    i4 5, label %branch3935
    i4 6, label %branch3936
    i4 7, label %branch3937
    i4 -8, label %branch3938
    i4 -7, label %branch3939
    i4 -6, label %branch3940
    i4 -5, label %branch3941
    i4 -4, label %branch3942
    i4 -3, label %branch3943
  ]

]]></Node>
<StgValue><ssdm name="switch_ln76"/></StgValue>
</operation>

<operation id="2673" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2060" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.08107:0  %phi_ln76_28 = phi i6 [ %kernel_data_V_3_60_load_4, %branch3930 ], [ %kernel_data_V_3_61_load_4, %branch3931 ], [ %kernel_data_V_3_62_load_4, %branch3932 ], [ %kernel_data_V_3_63_load_4, %branch3933 ], [ %kernel_data_V_3_64_load_4, %branch3934 ], [ %kernel_data_V_3_65_load_4, %branch3935 ], [ %kernel_data_V_3_66_load_4, %branch3936 ], [ %kernel_data_V_3_67_load_4, %branch3937 ], [ %kernel_data_V_3_68_load_4, %branch3938 ], [ %kernel_data_V_3_69_load_4, %branch3939 ], [ %kernel_data_V_3_70_load_5, %branch3940 ], [ %kernel_data_V_3_71_load_5, %branch3941 ], [ %kernel_data_V_3_72_load_5, %branch3942 ], [ %kernel_data_V_3_73_load_5, %branch3943 ], [ %kernel_data_V_3_74_load_5, %branch3944 ]

]]></Node>
<StgValue><ssdm name="phi_ln76_28"/></StgValue>
</operation>

<operation id="2674" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2061" bw="6" op_0_bw="6" op_1_bw="432" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.08107:1  %tmp_149 = call i6 @_ssdm_op_PartSelect.i6.i432.i32.i32(i432 %w13_V_load, i32 168, i32 173)

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="2675" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2062" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.08107:2  %sext_ln1116_28 = sext i6 %phi_ln76_28 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1116_28"/></StgValue>
</operation>

<operation id="2676" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2063" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.08107:3  %sext_ln1118_28 = sext i6 %tmp_149 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_28"/></StgValue>
</operation>

<operation id="2677" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2064" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.08107:4  %mul_ln1118_173 = mul i12 %sext_ln1118_28, %sext_ln1116_28

]]></Node>
<StgValue><ssdm name="mul_ln1118_173"/></StgValue>
</operation>

<operation id="2678" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2065" bw="10" op_0_bw="10" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.08107:5  %trunc_ln708_209 = call i10 @_ssdm_op_PartSelect.i10.i12.i32.i32(i12 %mul_ln1118_173, i32 2, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln708_209"/></StgValue>
</operation>

<operation id="2679" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2067" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.08107:7  switch i4 %w_index30, label %branch3869 [
    i4 0, label %branch3855
    i4 1, label %branch3856
    i4 2, label %branch3857
    i4 3, label %branch3858
    i4 4, label %branch3859
    i4 5, label %branch3860
    i4 6, label %branch3861
    i4 7, label %branch3862
    i4 -8, label %branch3863
    i4 -7, label %branch3864
    i4 -6, label %branch3865
    i4 -5, label %branch3866
    i4 -4, label %branch3867
    i4 -3, label %branch3868
  ]

]]></Node>
<StgValue><ssdm name="switch_ln76"/></StgValue>
</operation>

<operation id="2680" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2114" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07926:0  %phi_ln76_29 = phi i6 [ %kernel_data_V_3_75_load_5, %branch3855 ], [ %kernel_data_V_3_76_load_5, %branch3856 ], [ %kernel_data_V_3_77_load_5, %branch3857 ], [ %kernel_data_V_3_78_load_5, %branch3858 ], [ %kernel_data_V_3_79_load_5, %branch3859 ], [ %kernel_data_V_3_80_load_5, %branch3860 ], [ %kernel_data_V_3_81_load_5, %branch3861 ], [ %kernel_data_V_3_82_load_5, %branch3862 ], [ %kernel_data_V_3_83_load_5, %branch3863 ], [ %kernel_data_V_3_84_load_5, %branch3864 ], [ %kernel_data_V_3_85_load_5, %branch3865 ], [ %kernel_data_V_3_86_load_5, %branch3866 ], [ %kernel_data_V_3_87_load_5, %branch3867 ], [ %kernel_data_V_3_88_load_5, %branch3868 ], [ %kernel_data_V_3_89_load_5, %branch3869 ]

]]></Node>
<StgValue><ssdm name="phi_ln76_29"/></StgValue>
</operation>

<operation id="2681" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2115" bw="6" op_0_bw="6" op_1_bw="432" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07926:1  %tmp_150 = call i6 @_ssdm_op_PartSelect.i6.i432.i32.i32(i432 %w13_V_load, i32 174, i32 179)

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="2682" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2116" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07926:2  %sext_ln1116_29 = sext i6 %phi_ln76_29 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1116_29"/></StgValue>
</operation>

<operation id="2683" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2117" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07926:3  %sext_ln1118_29 = sext i6 %tmp_150 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_29"/></StgValue>
</operation>

<operation id="2684" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2118" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07926:4  %mul_ln1118_174 = mul i12 %sext_ln1118_29, %sext_ln1116_29

]]></Node>
<StgValue><ssdm name="mul_ln1118_174"/></StgValue>
</operation>

<operation id="2685" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2119" bw="10" op_0_bw="10" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07926:5  %trunc_ln708_210 = call i10 @_ssdm_op_PartSelect.i10.i12.i32.i32(i12 %mul_ln1118_174, i32 2, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln708_210"/></StgValue>
</operation>

<operation id="2686" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2132" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07926:18  switch i4 %w_index30, label %branch3704 [
    i4 0, label %branch3690
    i4 1, label %branch3691
    i4 2, label %branch3692
    i4 3, label %branch3693
    i4 4, label %branch3694
    i4 5, label %branch3695
    i4 6, label %branch3696
    i4 7, label %branch3697
    i4 -8, label %branch3698
    i4 -7, label %branch3699
    i4 -6, label %branch3700
    i4 -5, label %branch3701
    i4 -4, label %branch3702
    i4 -3, label %branch3703
  ]

]]></Node>
<StgValue><ssdm name="switch_ln76"/></StgValue>
</operation>

<operation id="2687" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2179" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07745:0  %phi_ln76_30 = phi i6 [ %kernel_data_V_3_0_load_5, %branch3690 ], [ %kernel_data_V_3_1_load_5, %branch3691 ], [ %kernel_data_V_3_2_load_5, %branch3692 ], [ %kernel_data_V_3_3_load_5, %branch3693 ], [ %kernel_data_V_3_4_load_5, %branch3694 ], [ %kernel_data_V_3_5_load_5, %branch3695 ], [ %kernel_data_V_3_6_load_5, %branch3696 ], [ %kernel_data_V_3_7_load_5, %branch3697 ], [ %kernel_data_V_3_8_load_5, %branch3698 ], [ %kernel_data_V_3_9_load_5, %branch3699 ], [ %kernel_data_V_3_10_load_6, %branch3700 ], [ %kernel_data_V_3_11_load_6, %branch3701 ], [ %kernel_data_V_3_12_load_6, %branch3702 ], [ %kernel_data_V_3_13_load_6, %branch3703 ], [ %kernel_data_V_3_14_load_6, %branch3704 ]

]]></Node>
<StgValue><ssdm name="phi_ln76_30"/></StgValue>
</operation>

<operation id="2688" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2180" bw="6" op_0_bw="6" op_1_bw="432" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07745:1  %tmp_151 = call i6 @_ssdm_op_PartSelect.i6.i432.i32.i32(i432 %w13_V_load, i32 180, i32 185)

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="2689" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2181" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07745:2  %sext_ln1116_30 = sext i6 %phi_ln76_30 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1116_30"/></StgValue>
</operation>

<operation id="2690" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2182" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07745:3  %sext_ln1118_30 = sext i6 %tmp_151 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_30"/></StgValue>
</operation>

<operation id="2691" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2183" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07745:4  %mul_ln1118_175 = mul i12 %sext_ln1118_30, %sext_ln1116_30

]]></Node>
<StgValue><ssdm name="mul_ln1118_175"/></StgValue>
</operation>

<operation id="2692" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2184" bw="10" op_0_bw="10" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07745:5  %trunc_ln708_211 = call i10 @_ssdm_op_PartSelect.i10.i12.i32.i32(i12 %mul_ln1118_175, i32 2, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln708_211"/></StgValue>
</operation>

<operation id="2693" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2186" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07745:7  switch i4 %w_index30, label %branch3629 [
    i4 0, label %branch3615
    i4 1, label %branch3616
    i4 2, label %branch3617
    i4 3, label %branch3618
    i4 4, label %branch3619
    i4 5, label %branch3620
    i4 6, label %branch3621
    i4 7, label %branch3622
    i4 -8, label %branch3623
    i4 -7, label %branch3624
    i4 -6, label %branch3625
    i4 -5, label %branch3626
    i4 -4, label %branch3627
    i4 -3, label %branch3628
  ]

]]></Node>
<StgValue><ssdm name="switch_ln76"/></StgValue>
</operation>

<operation id="2694" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2233" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07563:0  %phi_ln76_31 = phi i6 [ %kernel_data_V_3_15_load_6, %branch3615 ], [ %kernel_data_V_3_16_load_6, %branch3616 ], [ %kernel_data_V_3_17_load_6, %branch3617 ], [ %kernel_data_V_3_18_load_6, %branch3618 ], [ %kernel_data_V_3_19_load_6, %branch3619 ], [ %kernel_data_V_3_20_load_6, %branch3620 ], [ %kernel_data_V_3_21_load_6, %branch3621 ], [ %kernel_data_V_3_22_load_6, %branch3622 ], [ %kernel_data_V_3_23_load_6, %branch3623 ], [ %kernel_data_V_3_24_load_6, %branch3624 ], [ %kernel_data_V_3_25_load_6, %branch3625 ], [ %kernel_data_V_3_26_load_6, %branch3626 ], [ %kernel_data_V_3_27_load_6, %branch3627 ], [ %kernel_data_V_3_28_load_6, %branch3628 ], [ %kernel_data_V_3_29_load_6, %branch3629 ]

]]></Node>
<StgValue><ssdm name="phi_ln76_31"/></StgValue>
</operation>

<operation id="2695" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2234" bw="6" op_0_bw="6" op_1_bw="432" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07563:1  %tmp_152 = call i6 @_ssdm_op_PartSelect.i6.i432.i32.i32(i432 %w13_V_load, i32 186, i32 191)

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="2696" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2235" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07563:2  %sext_ln1116_31 = sext i6 %phi_ln76_31 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1116_31"/></StgValue>
</operation>

<operation id="2697" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2236" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07563:3  %sext_ln1118_31 = sext i6 %tmp_152 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_31"/></StgValue>
</operation>

<operation id="2698" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2237" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07563:4  %mul_ln1118_176 = mul i12 %sext_ln1118_31, %sext_ln1116_31

]]></Node>
<StgValue><ssdm name="mul_ln1118_176"/></StgValue>
</operation>

<operation id="2699" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2238" bw="10" op_0_bw="10" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07563:5  %trunc_ln708_212 = call i10 @_ssdm_op_PartSelect.i10.i12.i32.i32(i12 %mul_ln1118_176, i32 2, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln708_212"/></StgValue>
</operation>

<operation id="2700" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2240" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07563:7  switch i4 %w_index30, label %branch3554 [
    i4 0, label %branch3540
    i4 1, label %branch3541
    i4 2, label %branch3542
    i4 3, label %branch3543
    i4 4, label %branch3544
    i4 5, label %branch3545
    i4 6, label %branch3546
    i4 7, label %branch3547
    i4 -8, label %branch3548
    i4 -7, label %branch3549
    i4 -6, label %branch3550
    i4 -5, label %branch3551
    i4 -4, label %branch3552
    i4 -3, label %branch3553
  ]

]]></Node>
<StgValue><ssdm name="switch_ln76"/></StgValue>
</operation>

<operation id="2701" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2287" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07382:0  %phi_ln76_32 = phi i6 [ %kernel_data_V_3_30_load_5, %branch3540 ], [ %kernel_data_V_3_31_load_5, %branch3541 ], [ %kernel_data_V_3_32_load_5, %branch3542 ], [ %kernel_data_V_3_33_load_5, %branch3543 ], [ %kernel_data_V_3_34_load_5, %branch3544 ], [ %kernel_data_V_3_35_load_5, %branch3545 ], [ %kernel_data_V_3_36_load_5, %branch3546 ], [ %kernel_data_V_3_37_load_5, %branch3547 ], [ %kernel_data_V_3_38_load_5, %branch3548 ], [ %kernel_data_V_3_39_load_5, %branch3549 ], [ %kernel_data_V_3_40_load_6, %branch3550 ], [ %kernel_data_V_3_41_load_6, %branch3551 ], [ %kernel_data_V_3_42_load_6, %branch3552 ], [ %kernel_data_V_3_43_load_6, %branch3553 ], [ %kernel_data_V_3_44_load_6, %branch3554 ]

]]></Node>
<StgValue><ssdm name="phi_ln76_32"/></StgValue>
</operation>

<operation id="2702" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2288" bw="6" op_0_bw="6" op_1_bw="432" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07382:1  %tmp_153 = call i6 @_ssdm_op_PartSelect.i6.i432.i32.i32(i432 %w13_V_load, i32 192, i32 197)

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="2703" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2289" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07382:2  %sext_ln1116_32 = sext i6 %phi_ln76_32 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1116_32"/></StgValue>
</operation>

<operation id="2704" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2290" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07382:3  %sext_ln1118_32 = sext i6 %tmp_153 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_32"/></StgValue>
</operation>

<operation id="2705" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2291" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07382:4  %mul_ln1118_177 = mul i12 %sext_ln1118_32, %sext_ln1116_32

]]></Node>
<StgValue><ssdm name="mul_ln1118_177"/></StgValue>
</operation>

<operation id="2706" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2292" bw="10" op_0_bw="10" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07382:5  %trunc_ln708_213 = call i10 @_ssdm_op_PartSelect.i10.i12.i32.i32(i12 %mul_ln1118_177, i32 2, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln708_213"/></StgValue>
</operation>

<operation id="2707" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2294" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07382:7  switch i4 %w_index30, label %branch3479 [
    i4 0, label %branch3465
    i4 1, label %branch3466
    i4 2, label %branch3467
    i4 3, label %branch3468
    i4 4, label %branch3469
    i4 5, label %branch3470
    i4 6, label %branch3471
    i4 7, label %branch3472
    i4 -8, label %branch3473
    i4 -7, label %branch3474
    i4 -6, label %branch3475
    i4 -5, label %branch3476
    i4 -4, label %branch3477
    i4 -3, label %branch3478
  ]

]]></Node>
<StgValue><ssdm name="switch_ln76"/></StgValue>
</operation>

<operation id="2708" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2341" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07201:0  %phi_ln76_33 = phi i6 [ %kernel_data_V_3_45_load_6, %branch3465 ], [ %kernel_data_V_3_46_load_6, %branch3466 ], [ %kernel_data_V_3_47_load_6, %branch3467 ], [ %kernel_data_V_3_48_load_6, %branch3468 ], [ %kernel_data_V_3_49_load_6, %branch3469 ], [ %kernel_data_V_3_50_load_6, %branch3470 ], [ %kernel_data_V_3_51_load_6, %branch3471 ], [ %kernel_data_V_3_52_load_6, %branch3472 ], [ %kernel_data_V_3_53_load_6, %branch3473 ], [ %kernel_data_V_3_54_load_6, %branch3474 ], [ %kernel_data_V_3_55_load_6, %branch3475 ], [ %kernel_data_V_3_56_load_6, %branch3476 ], [ %kernel_data_V_3_57_load_6, %branch3477 ], [ %kernel_data_V_3_58_load_6, %branch3478 ], [ %kernel_data_V_3_59_load_6, %branch3479 ]

]]></Node>
<StgValue><ssdm name="phi_ln76_33"/></StgValue>
</operation>

<operation id="2709" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2342" bw="6" op_0_bw="6" op_1_bw="432" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07201:1  %tmp_154 = call i6 @_ssdm_op_PartSelect.i6.i432.i32.i32(i432 %w13_V_load, i32 198, i32 203)

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="2710" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2343" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07201:2  %sext_ln1116_33 = sext i6 %phi_ln76_33 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1116_33"/></StgValue>
</operation>

<operation id="2711" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2344" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07201:3  %sext_ln1118_33 = sext i6 %tmp_154 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_33"/></StgValue>
</operation>

<operation id="2712" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2345" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07201:4  %mul_ln1118_178 = mul i12 %sext_ln1118_33, %sext_ln1116_33

]]></Node>
<StgValue><ssdm name="mul_ln1118_178"/></StgValue>
</operation>

<operation id="2713" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2346" bw="10" op_0_bw="10" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07201:5  %trunc_ln708_214 = call i10 @_ssdm_op_PartSelect.i10.i12.i32.i32(i12 %mul_ln1118_178, i32 2, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln708_214"/></StgValue>
</operation>

<operation id="2714" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2348" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07201:7  switch i4 %w_index30, label %branch3404 [
    i4 0, label %branch3390
    i4 1, label %branch3391
    i4 2, label %branch3392
    i4 3, label %branch3393
    i4 4, label %branch3394
    i4 5, label %branch3395
    i4 6, label %branch3396
    i4 7, label %branch3397
    i4 -8, label %branch3398
    i4 -7, label %branch3399
    i4 -6, label %branch3400
    i4 -5, label %branch3401
    i4 -4, label %branch3402
    i4 -3, label %branch3403
  ]

]]></Node>
<StgValue><ssdm name="switch_ln76"/></StgValue>
</operation>

<operation id="2715" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2395" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07020:0  %phi_ln76_34 = phi i6 [ %kernel_data_V_3_60_load_5, %branch3390 ], [ %kernel_data_V_3_61_load_5, %branch3391 ], [ %kernel_data_V_3_62_load_5, %branch3392 ], [ %kernel_data_V_3_63_load_5, %branch3393 ], [ %kernel_data_V_3_64_load_5, %branch3394 ], [ %kernel_data_V_3_65_load_5, %branch3395 ], [ %kernel_data_V_3_66_load_5, %branch3396 ], [ %kernel_data_V_3_67_load_5, %branch3397 ], [ %kernel_data_V_3_68_load_5, %branch3398 ], [ %kernel_data_V_3_69_load_5, %branch3399 ], [ %kernel_data_V_3_70_load_6, %branch3400 ], [ %kernel_data_V_3_71_load_6, %branch3401 ], [ %kernel_data_V_3_72_load_6, %branch3402 ], [ %kernel_data_V_3_73_load_6, %branch3403 ], [ %kernel_data_V_3_74_load_6, %branch3404 ]

]]></Node>
<StgValue><ssdm name="phi_ln76_34"/></StgValue>
</operation>

<operation id="2716" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2396" bw="6" op_0_bw="6" op_1_bw="432" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07020:1  %tmp_155 = call i6 @_ssdm_op_PartSelect.i6.i432.i32.i32(i432 %w13_V_load, i32 204, i32 209)

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="2717" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2397" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07020:2  %sext_ln1116_34 = sext i6 %phi_ln76_34 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1116_34"/></StgValue>
</operation>

<operation id="2718" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2398" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07020:3  %sext_ln1118_34 = sext i6 %tmp_155 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_34"/></StgValue>
</operation>

<operation id="2719" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2399" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07020:4  %mul_ln1118_179 = mul i12 %sext_ln1118_34, %sext_ln1116_34

]]></Node>
<StgValue><ssdm name="mul_ln1118_179"/></StgValue>
</operation>

<operation id="2720" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2400" bw="10" op_0_bw="10" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07020:5  %trunc_ln708_215 = call i10 @_ssdm_op_PartSelect.i10.i12.i32.i32(i12 %mul_ln1118_179, i32 2, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln708_215"/></StgValue>
</operation>

<operation id="2721" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2402" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07020:7  switch i4 %w_index30, label %branch3329 [
    i4 0, label %branch3315
    i4 1, label %branch3316
    i4 2, label %branch3317
    i4 3, label %branch3318
    i4 4, label %branch3319
    i4 5, label %branch3320
    i4 6, label %branch3321
    i4 7, label %branch3322
    i4 -8, label %branch3323
    i4 -7, label %branch3324
    i4 -6, label %branch3325
    i4 -5, label %branch3326
    i4 -4, label %branch3327
    i4 -3, label %branch3328
  ]

]]></Node>
<StgValue><ssdm name="switch_ln76"/></StgValue>
</operation>

<operation id="2722" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2449" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.06839:0  %phi_ln76_35 = phi i6 [ %kernel_data_V_3_75_load_6, %branch3315 ], [ %kernel_data_V_3_76_load_6, %branch3316 ], [ %kernel_data_V_3_77_load_6, %branch3317 ], [ %kernel_data_V_3_78_load_6, %branch3318 ], [ %kernel_data_V_3_79_load_6, %branch3319 ], [ %kernel_data_V_3_80_load_6, %branch3320 ], [ %kernel_data_V_3_81_load_6, %branch3321 ], [ %kernel_data_V_3_82_load_6, %branch3322 ], [ %kernel_data_V_3_83_load_6, %branch3323 ], [ %kernel_data_V_3_84_load_6, %branch3324 ], [ %kernel_data_V_3_85_load_6, %branch3325 ], [ %kernel_data_V_3_86_load_6, %branch3326 ], [ %kernel_data_V_3_87_load_6, %branch3327 ], [ %kernel_data_V_3_88_load_6, %branch3328 ], [ %kernel_data_V_3_89_load_6, %branch3329 ]

]]></Node>
<StgValue><ssdm name="phi_ln76_35"/></StgValue>
</operation>

<operation id="2723" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2450" bw="6" op_0_bw="6" op_1_bw="432" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.06839:1  %tmp_156 = call i6 @_ssdm_op_PartSelect.i6.i432.i32.i32(i432 %w13_V_load, i32 210, i32 215)

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="2724" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2451" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.06839:2  %sext_ln1116_35 = sext i6 %phi_ln76_35 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1116_35"/></StgValue>
</operation>

<operation id="2725" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2452" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.06839:3  %sext_ln1118_35 = sext i6 %tmp_156 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_35"/></StgValue>
</operation>

<operation id="2726" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2453" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.06839:4  %mul_ln1118_180 = mul i12 %sext_ln1118_35, %sext_ln1116_35

]]></Node>
<StgValue><ssdm name="mul_ln1118_180"/></StgValue>
</operation>

<operation id="2727" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2454" bw="10" op_0_bw="10" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.06839:5  %trunc_ln708_216 = call i10 @_ssdm_op_PartSelect.i10.i12.i32.i32(i12 %mul_ln1118_180, i32 2, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln708_216"/></StgValue>
</operation>

<operation id="2728" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2467" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.06839:18  switch i4 %w_index30, label %branch3164 [
    i4 0, label %branch3150
    i4 1, label %branch3151
    i4 2, label %branch3152
    i4 3, label %branch3153
    i4 4, label %branch3154
    i4 5, label %branch3155
    i4 6, label %branch3156
    i4 7, label %branch3157
    i4 -8, label %branch3158
    i4 -7, label %branch3159
    i4 -6, label %branch3160
    i4 -5, label %branch3161
    i4 -4, label %branch3162
    i4 -3, label %branch3163
  ]

]]></Node>
<StgValue><ssdm name="switch_ln76"/></StgValue>
</operation>

<operation id="2729" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2514" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.06658:0  %phi_ln76_36 = phi i6 [ %kernel_data_V_3_0_load_6, %branch3150 ], [ %kernel_data_V_3_1_load_6, %branch3151 ], [ %kernel_data_V_3_2_load_6, %branch3152 ], [ %kernel_data_V_3_3_load_6, %branch3153 ], [ %kernel_data_V_3_4_load_6, %branch3154 ], [ %kernel_data_V_3_5_load_6, %branch3155 ], [ %kernel_data_V_3_6_load_6, %branch3156 ], [ %kernel_data_V_3_7_load_6, %branch3157 ], [ %kernel_data_V_3_8_load_6, %branch3158 ], [ %kernel_data_V_3_9_load_6, %branch3159 ], [ %kernel_data_V_3_10_load_7, %branch3160 ], [ %kernel_data_V_3_11_load_7, %branch3161 ], [ %kernel_data_V_3_12_load_7, %branch3162 ], [ %kernel_data_V_3_13_load_7, %branch3163 ], [ %kernel_data_V_3_14_load_7, %branch3164 ]

]]></Node>
<StgValue><ssdm name="phi_ln76_36"/></StgValue>
</operation>

<operation id="2730" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2515" bw="6" op_0_bw="6" op_1_bw="432" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.06658:1  %tmp_157 = call i6 @_ssdm_op_PartSelect.i6.i432.i32.i32(i432 %w13_V_load, i32 216, i32 221)

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="2731" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2516" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.06658:2  %sext_ln1116_36 = sext i6 %phi_ln76_36 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1116_36"/></StgValue>
</operation>

<operation id="2732" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2517" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.06658:3  %sext_ln1118_36 = sext i6 %tmp_157 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_36"/></StgValue>
</operation>

<operation id="2733" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2518" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.06658:4  %mul_ln1118_181 = mul i12 %sext_ln1118_36, %sext_ln1116_36

]]></Node>
<StgValue><ssdm name="mul_ln1118_181"/></StgValue>
</operation>

<operation id="2734" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2519" bw="10" op_0_bw="10" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.06658:5  %trunc_ln708_217 = call i10 @_ssdm_op_PartSelect.i10.i12.i32.i32(i12 %mul_ln1118_181, i32 2, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln708_217"/></StgValue>
</operation>

<operation id="2735" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2521" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.06658:7  switch i4 %w_index30, label %branch3089 [
    i4 0, label %branch3075
    i4 1, label %branch3076
    i4 2, label %branch3077
    i4 3, label %branch3078
    i4 4, label %branch3079
    i4 5, label %branch3080
    i4 6, label %branch3081
    i4 7, label %branch3082
    i4 -8, label %branch3083
    i4 -7, label %branch3084
    i4 -6, label %branch3085
    i4 -5, label %branch3086
    i4 -4, label %branch3087
    i4 -3, label %branch3088
  ]

]]></Node>
<StgValue><ssdm name="switch_ln76"/></StgValue>
</operation>

<operation id="2736" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2568" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.06476:0  %phi_ln76_37 = phi i6 [ %kernel_data_V_3_15_load_7, %branch3075 ], [ %kernel_data_V_3_16_load_7, %branch3076 ], [ %kernel_data_V_3_17_load_7, %branch3077 ], [ %kernel_data_V_3_18_load_7, %branch3078 ], [ %kernel_data_V_3_19_load_7, %branch3079 ], [ %kernel_data_V_3_20_load_7, %branch3080 ], [ %kernel_data_V_3_21_load_7, %branch3081 ], [ %kernel_data_V_3_22_load_7, %branch3082 ], [ %kernel_data_V_3_23_load_7, %branch3083 ], [ %kernel_data_V_3_24_load_7, %branch3084 ], [ %kernel_data_V_3_25_load_7, %branch3085 ], [ %kernel_data_V_3_26_load_7, %branch3086 ], [ %kernel_data_V_3_27_load_7, %branch3087 ], [ %kernel_data_V_3_28_load_7, %branch3088 ], [ %kernel_data_V_3_29_load_7, %branch3089 ]

]]></Node>
<StgValue><ssdm name="phi_ln76_37"/></StgValue>
</operation>

<operation id="2737" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2569" bw="6" op_0_bw="6" op_1_bw="432" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.06476:1  %tmp_158 = call i6 @_ssdm_op_PartSelect.i6.i432.i32.i32(i432 %w13_V_load, i32 222, i32 227)

]]></Node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="2738" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2570" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.06476:2  %sext_ln1116_37 = sext i6 %phi_ln76_37 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1116_37"/></StgValue>
</operation>

<operation id="2739" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2571" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.06476:3  %sext_ln1118_37 = sext i6 %tmp_158 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_37"/></StgValue>
</operation>

<operation id="2740" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2572" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.06476:4  %mul_ln1118_182 = mul i12 %sext_ln1118_37, %sext_ln1116_37

]]></Node>
<StgValue><ssdm name="mul_ln1118_182"/></StgValue>
</operation>

<operation id="2741" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2573" bw="10" op_0_bw="10" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.06476:5  %trunc_ln708_218 = call i10 @_ssdm_op_PartSelect.i10.i12.i32.i32(i12 %mul_ln1118_182, i32 2, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln708_218"/></StgValue>
</operation>

<operation id="2742" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2575" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.06476:7  switch i4 %w_index30, label %branch3014 [
    i4 0, label %branch3000
    i4 1, label %branch3001
    i4 2, label %branch3002
    i4 3, label %branch3003
    i4 4, label %branch3004
    i4 5, label %branch3005
    i4 6, label %branch3006
    i4 7, label %branch3007
    i4 -8, label %branch3008
    i4 -7, label %branch3009
    i4 -6, label %branch3010
    i4 -5, label %branch3011
    i4 -4, label %branch3012
    i4 -3, label %branch3013
  ]

]]></Node>
<StgValue><ssdm name="switch_ln76"/></StgValue>
</operation>

<operation id="2743" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2622" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.06295:0  %phi_ln76_38 = phi i6 [ %kernel_data_V_3_30_load_6, %branch3000 ], [ %kernel_data_V_3_31_load_6, %branch3001 ], [ %kernel_data_V_3_32_load_6, %branch3002 ], [ %kernel_data_V_3_33_load_6, %branch3003 ], [ %kernel_data_V_3_34_load_6, %branch3004 ], [ %kernel_data_V_3_35_load_6, %branch3005 ], [ %kernel_data_V_3_36_load_6, %branch3006 ], [ %kernel_data_V_3_37_load_6, %branch3007 ], [ %kernel_data_V_3_38_load_6, %branch3008 ], [ %kernel_data_V_3_39_load_6, %branch3009 ], [ %kernel_data_V_3_40_load_7, %branch3010 ], [ %kernel_data_V_3_41_load_7, %branch3011 ], [ %kernel_data_V_3_42_load_7, %branch3012 ], [ %kernel_data_V_3_43_load_7, %branch3013 ], [ %kernel_data_V_3_44_load_7, %branch3014 ]

]]></Node>
<StgValue><ssdm name="phi_ln76_38"/></StgValue>
</operation>

<operation id="2744" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2623" bw="6" op_0_bw="6" op_1_bw="432" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.06295:1  %tmp_159 = call i6 @_ssdm_op_PartSelect.i6.i432.i32.i32(i432 %w13_V_load, i32 228, i32 233)

]]></Node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="2745" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2624" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.06295:2  %sext_ln1116_38 = sext i6 %phi_ln76_38 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1116_38"/></StgValue>
</operation>

<operation id="2746" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2625" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.06295:3  %sext_ln1118_38 = sext i6 %tmp_159 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_38"/></StgValue>
</operation>

<operation id="2747" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2626" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.06295:4  %mul_ln1118_183 = mul i12 %sext_ln1118_38, %sext_ln1116_38

]]></Node>
<StgValue><ssdm name="mul_ln1118_183"/></StgValue>
</operation>

<operation id="2748" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2627" bw="10" op_0_bw="10" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.06295:5  %trunc_ln708_219 = call i10 @_ssdm_op_PartSelect.i10.i12.i32.i32(i12 %mul_ln1118_183, i32 2, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln708_219"/></StgValue>
</operation>

<operation id="2749" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2629" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.06295:7  switch i4 %w_index30, label %branch2939 [
    i4 0, label %branch2925
    i4 1, label %branch2926
    i4 2, label %branch2927
    i4 3, label %branch2928
    i4 4, label %branch2929
    i4 5, label %branch2930
    i4 6, label %branch2931
    i4 7, label %branch2932
    i4 -8, label %branch2933
    i4 -7, label %branch2934
    i4 -6, label %branch2935
    i4 -5, label %branch2936
    i4 -4, label %branch2937
    i4 -3, label %branch2938
  ]

]]></Node>
<StgValue><ssdm name="switch_ln76"/></StgValue>
</operation>

<operation id="2750" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2676" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.06114:0  %phi_ln76_39 = phi i6 [ %kernel_data_V_3_45_load_7, %branch2925 ], [ %kernel_data_V_3_46_load_7, %branch2926 ], [ %kernel_data_V_3_47_load_7, %branch2927 ], [ %kernel_data_V_3_48_load_7, %branch2928 ], [ %kernel_data_V_3_49_load_7, %branch2929 ], [ %kernel_data_V_3_50_load_7, %branch2930 ], [ %kernel_data_V_3_51_load_7, %branch2931 ], [ %kernel_data_V_3_52_load_7, %branch2932 ], [ %kernel_data_V_3_53_load_7, %branch2933 ], [ %kernel_data_V_3_54_load_7, %branch2934 ], [ %kernel_data_V_3_55_load_7, %branch2935 ], [ %kernel_data_V_3_56_load_7, %branch2936 ], [ %kernel_data_V_3_57_load_7, %branch2937 ], [ %kernel_data_V_3_58_load_7, %branch2938 ], [ %kernel_data_V_3_59_load_7, %branch2939 ]

]]></Node>
<StgValue><ssdm name="phi_ln76_39"/></StgValue>
</operation>

<operation id="2751" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2677" bw="6" op_0_bw="6" op_1_bw="432" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.06114:1  %tmp_160 = call i6 @_ssdm_op_PartSelect.i6.i432.i32.i32(i432 %w13_V_load, i32 234, i32 239)

]]></Node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="2752" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2678" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.06114:2  %sext_ln1116_39 = sext i6 %phi_ln76_39 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1116_39"/></StgValue>
</operation>

<operation id="2753" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2679" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.06114:3  %sext_ln1118_39 = sext i6 %tmp_160 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_39"/></StgValue>
</operation>

<operation id="2754" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2680" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.06114:4  %mul_ln1118_184 = mul i12 %sext_ln1118_39, %sext_ln1116_39

]]></Node>
<StgValue><ssdm name="mul_ln1118_184"/></StgValue>
</operation>

<operation id="2755" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2681" bw="10" op_0_bw="10" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.06114:5  %trunc_ln708_220 = call i10 @_ssdm_op_PartSelect.i10.i12.i32.i32(i12 %mul_ln1118_184, i32 2, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln708_220"/></StgValue>
</operation>

<operation id="2756" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2683" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.06114:7  switch i4 %w_index30, label %branch2864 [
    i4 0, label %branch2850
    i4 1, label %branch2851
    i4 2, label %branch2852
    i4 3, label %branch2853
    i4 4, label %branch2854
    i4 5, label %branch2855
    i4 6, label %branch2856
    i4 7, label %branch2857
    i4 -8, label %branch2858
    i4 -7, label %branch2859
    i4 -6, label %branch2860
    i4 -5, label %branch2861
    i4 -4, label %branch2862
    i4 -3, label %branch2863
  ]

]]></Node>
<StgValue><ssdm name="switch_ln76"/></StgValue>
</operation>

<operation id="2757" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2730" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05933:0  %phi_ln76_40 = phi i6 [ %kernel_data_V_3_60_load_6, %branch2850 ], [ %kernel_data_V_3_61_load_6, %branch2851 ], [ %kernel_data_V_3_62_load_6, %branch2852 ], [ %kernel_data_V_3_63_load_6, %branch2853 ], [ %kernel_data_V_3_64_load_6, %branch2854 ], [ %kernel_data_V_3_65_load_6, %branch2855 ], [ %kernel_data_V_3_66_load_6, %branch2856 ], [ %kernel_data_V_3_67_load_6, %branch2857 ], [ %kernel_data_V_3_68_load_6, %branch2858 ], [ %kernel_data_V_3_69_load_6, %branch2859 ], [ %kernel_data_V_3_70_load_7, %branch2860 ], [ %kernel_data_V_3_71_load_7, %branch2861 ], [ %kernel_data_V_3_72_load_7, %branch2862 ], [ %kernel_data_V_3_73_load_7, %branch2863 ], [ %kernel_data_V_3_74_load_7, %branch2864 ]

]]></Node>
<StgValue><ssdm name="phi_ln76_40"/></StgValue>
</operation>

<operation id="2758" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2731" bw="6" op_0_bw="6" op_1_bw="432" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05933:1  %tmp_161 = call i6 @_ssdm_op_PartSelect.i6.i432.i32.i32(i432 %w13_V_load, i32 240, i32 245)

]]></Node>
<StgValue><ssdm name="tmp_161"/></StgValue>
</operation>

<operation id="2759" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2732" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05933:2  %sext_ln1116_40 = sext i6 %phi_ln76_40 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1116_40"/></StgValue>
</operation>

<operation id="2760" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2733" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05933:3  %sext_ln1118_40 = sext i6 %tmp_161 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_40"/></StgValue>
</operation>

<operation id="2761" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2734" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05933:4  %mul_ln1118_185 = mul i12 %sext_ln1118_40, %sext_ln1116_40

]]></Node>
<StgValue><ssdm name="mul_ln1118_185"/></StgValue>
</operation>

<operation id="2762" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2735" bw="10" op_0_bw="10" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05933:5  %trunc_ln708_221 = call i10 @_ssdm_op_PartSelect.i10.i12.i32.i32(i12 %mul_ln1118_185, i32 2, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln708_221"/></StgValue>
</operation>

<operation id="2763" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2737" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05933:7  switch i4 %w_index30, label %branch2789 [
    i4 0, label %branch2775
    i4 1, label %branch2776
    i4 2, label %branch2777
    i4 3, label %branch2778
    i4 4, label %branch2779
    i4 5, label %branch2780
    i4 6, label %branch2781
    i4 7, label %branch2782
    i4 -8, label %branch2783
    i4 -7, label %branch2784
    i4 -6, label %branch2785
    i4 -5, label %branch2786
    i4 -4, label %branch2787
    i4 -3, label %branch2788
  ]

]]></Node>
<StgValue><ssdm name="switch_ln76"/></StgValue>
</operation>

<operation id="2764" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2784" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05752:0  %phi_ln76_41 = phi i6 [ %kernel_data_V_3_75_load_7, %branch2775 ], [ %kernel_data_V_3_76_load_7, %branch2776 ], [ %kernel_data_V_3_77_load_7, %branch2777 ], [ %kernel_data_V_3_78_load_7, %branch2778 ], [ %kernel_data_V_3_79_load_7, %branch2779 ], [ %kernel_data_V_3_80_load_7, %branch2780 ], [ %kernel_data_V_3_81_load_7, %branch2781 ], [ %kernel_data_V_3_82_load_7, %branch2782 ], [ %kernel_data_V_3_83_load_7, %branch2783 ], [ %kernel_data_V_3_84_load_7, %branch2784 ], [ %kernel_data_V_3_85_load_7, %branch2785 ], [ %kernel_data_V_3_86_load_7, %branch2786 ], [ %kernel_data_V_3_87_load_7, %branch2787 ], [ %kernel_data_V_3_88_load_7, %branch2788 ], [ %kernel_data_V_3_89_load_7, %branch2789 ]

]]></Node>
<StgValue><ssdm name="phi_ln76_41"/></StgValue>
</operation>

<operation id="2765" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2785" bw="6" op_0_bw="6" op_1_bw="432" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05752:1  %tmp_162 = call i6 @_ssdm_op_PartSelect.i6.i432.i32.i32(i432 %w13_V_load, i32 246, i32 251)

]]></Node>
<StgValue><ssdm name="tmp_162"/></StgValue>
</operation>

<operation id="2766" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2786" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05752:2  %sext_ln1116_41 = sext i6 %phi_ln76_41 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1116_41"/></StgValue>
</operation>

<operation id="2767" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2787" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05752:3  %sext_ln1118_41 = sext i6 %tmp_162 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_41"/></StgValue>
</operation>

<operation id="2768" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2788" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05752:4  %mul_ln1118_186 = mul i12 %sext_ln1118_41, %sext_ln1116_41

]]></Node>
<StgValue><ssdm name="mul_ln1118_186"/></StgValue>
</operation>

<operation id="2769" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2789" bw="10" op_0_bw="10" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05752:5  %trunc_ln708_222 = call i10 @_ssdm_op_PartSelect.i10.i12.i32.i32(i12 %mul_ln1118_186, i32 2, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln708_222"/></StgValue>
</operation>

<operation id="2770" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2802" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05752:18  switch i4 %w_index30, label %branch2624 [
    i4 0, label %branch2610
    i4 1, label %branch2611
    i4 2, label %branch2612
    i4 3, label %branch2613
    i4 4, label %branch2614
    i4 5, label %branch2615
    i4 6, label %branch2616
    i4 7, label %branch2617
    i4 -8, label %branch2618
    i4 -7, label %branch2619
    i4 -6, label %branch2620
    i4 -5, label %branch2621
    i4 -4, label %branch2622
    i4 -3, label %branch2623
  ]

]]></Node>
<StgValue><ssdm name="switch_ln76"/></StgValue>
</operation>

<operation id="2771" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2849" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05571:0  %phi_ln76_42 = phi i6 [ %kernel_data_V_3_0_load_7, %branch2610 ], [ %kernel_data_V_3_1_load_7, %branch2611 ], [ %kernel_data_V_3_2_load_7, %branch2612 ], [ %kernel_data_V_3_3_load_7, %branch2613 ], [ %kernel_data_V_3_4_load_7, %branch2614 ], [ %kernel_data_V_3_5_load_7, %branch2615 ], [ %kernel_data_V_3_6_load_7, %branch2616 ], [ %kernel_data_V_3_7_load_7, %branch2617 ], [ %kernel_data_V_3_8_load_7, %branch2618 ], [ %kernel_data_V_3_9_load_7, %branch2619 ], [ %kernel_data_V_3_10_load_8, %branch2620 ], [ %kernel_data_V_3_11_load_8, %branch2621 ], [ %kernel_data_V_3_12_load_8, %branch2622 ], [ %kernel_data_V_3_13_load_8, %branch2623 ], [ %kernel_data_V_3_14_load_8, %branch2624 ]

]]></Node>
<StgValue><ssdm name="phi_ln76_42"/></StgValue>
</operation>

<operation id="2772" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2850" bw="6" op_0_bw="6" op_1_bw="432" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05571:1  %tmp_163 = call i6 @_ssdm_op_PartSelect.i6.i432.i32.i32(i432 %w13_V_load, i32 252, i32 257)

]]></Node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>

<operation id="2773" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2851" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05571:2  %sext_ln1116_42 = sext i6 %phi_ln76_42 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1116_42"/></StgValue>
</operation>

<operation id="2774" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2852" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05571:3  %sext_ln1118_42 = sext i6 %tmp_163 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_42"/></StgValue>
</operation>

<operation id="2775" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2853" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05571:4  %mul_ln1118_187 = mul i12 %sext_ln1118_42, %sext_ln1116_42

]]></Node>
<StgValue><ssdm name="mul_ln1118_187"/></StgValue>
</operation>

<operation id="2776" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2854" bw="10" op_0_bw="10" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05571:5  %trunc_ln708_223 = call i10 @_ssdm_op_PartSelect.i10.i12.i32.i32(i12 %mul_ln1118_187, i32 2, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln708_223"/></StgValue>
</operation>

<operation id="2777" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2856" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05571:7  switch i4 %w_index30, label %branch2549 [
    i4 0, label %branch2535
    i4 1, label %branch2536
    i4 2, label %branch2537
    i4 3, label %branch2538
    i4 4, label %branch2539
    i4 5, label %branch2540
    i4 6, label %branch2541
    i4 7, label %branch2542
    i4 -8, label %branch2543
    i4 -7, label %branch2544
    i4 -6, label %branch2545
    i4 -5, label %branch2546
    i4 -4, label %branch2547
    i4 -3, label %branch2548
  ]

]]></Node>
<StgValue><ssdm name="switch_ln76"/></StgValue>
</operation>

<operation id="2778" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2903" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05389:0  %phi_ln76_43 = phi i6 [ %kernel_data_V_3_15_load_8, %branch2535 ], [ %kernel_data_V_3_16_load_8, %branch2536 ], [ %kernel_data_V_3_17_load_8, %branch2537 ], [ %kernel_data_V_3_18_load_8, %branch2538 ], [ %kernel_data_V_3_19_load_8, %branch2539 ], [ %kernel_data_V_3_20_load_8, %branch2540 ], [ %kernel_data_V_3_21_load_8, %branch2541 ], [ %kernel_data_V_3_22_load_8, %branch2542 ], [ %kernel_data_V_3_23_load_8, %branch2543 ], [ %kernel_data_V_3_24_load_8, %branch2544 ], [ %kernel_data_V_3_25_load_8, %branch2545 ], [ %kernel_data_V_3_26_load_8, %branch2546 ], [ %kernel_data_V_3_27_load_8, %branch2547 ], [ %kernel_data_V_3_28_load_8, %branch2548 ], [ %kernel_data_V_3_29_load_8, %branch2549 ]

]]></Node>
<StgValue><ssdm name="phi_ln76_43"/></StgValue>
</operation>

<operation id="2779" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2904" bw="6" op_0_bw="6" op_1_bw="432" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05389:1  %tmp_164 = call i6 @_ssdm_op_PartSelect.i6.i432.i32.i32(i432 %w13_V_load, i32 258, i32 263)

]]></Node>
<StgValue><ssdm name="tmp_164"/></StgValue>
</operation>

<operation id="2780" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2905" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05389:2  %sext_ln1116_43 = sext i6 %phi_ln76_43 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1116_43"/></StgValue>
</operation>

<operation id="2781" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2906" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05389:3  %sext_ln1118_43 = sext i6 %tmp_164 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_43"/></StgValue>
</operation>

<operation id="2782" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2907" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05389:4  %mul_ln1118_188 = mul i12 %sext_ln1118_43, %sext_ln1116_43

]]></Node>
<StgValue><ssdm name="mul_ln1118_188"/></StgValue>
</operation>

<operation id="2783" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2908" bw="10" op_0_bw="10" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05389:5  %trunc_ln708_224 = call i10 @_ssdm_op_PartSelect.i10.i12.i32.i32(i12 %mul_ln1118_188, i32 2, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln708_224"/></StgValue>
</operation>

<operation id="2784" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2910" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05389:7  switch i4 %w_index30, label %branch2474 [
    i4 0, label %branch2460
    i4 1, label %branch2461
    i4 2, label %branch2462
    i4 3, label %branch2463
    i4 4, label %branch2464
    i4 5, label %branch2465
    i4 6, label %branch2466
    i4 7, label %branch2467
    i4 -8, label %branch2468
    i4 -7, label %branch2469
    i4 -6, label %branch2470
    i4 -5, label %branch2471
    i4 -4, label %branch2472
    i4 -3, label %branch2473
  ]

]]></Node>
<StgValue><ssdm name="switch_ln76"/></StgValue>
</operation>

<operation id="2785" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2957" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05208:0  %phi_ln76_44 = phi i6 [ %kernel_data_V_3_30_load_7, %branch2460 ], [ %kernel_data_V_3_31_load_7, %branch2461 ], [ %kernel_data_V_3_32_load_7, %branch2462 ], [ %kernel_data_V_3_33_load_7, %branch2463 ], [ %kernel_data_V_3_34_load_7, %branch2464 ], [ %kernel_data_V_3_35_load_7, %branch2465 ], [ %kernel_data_V_3_36_load_7, %branch2466 ], [ %kernel_data_V_3_37_load_7, %branch2467 ], [ %kernel_data_V_3_38_load_7, %branch2468 ], [ %kernel_data_V_3_39_load_7, %branch2469 ], [ %kernel_data_V_3_40_load_8, %branch2470 ], [ %kernel_data_V_3_41_load_8, %branch2471 ], [ %kernel_data_V_3_42_load_8, %branch2472 ], [ %kernel_data_V_3_43_load_8, %branch2473 ], [ %kernel_data_V_3_44_load_8, %branch2474 ]

]]></Node>
<StgValue><ssdm name="phi_ln76_44"/></StgValue>
</operation>

<operation id="2786" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2958" bw="6" op_0_bw="6" op_1_bw="432" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05208:1  %tmp_165 = call i6 @_ssdm_op_PartSelect.i6.i432.i32.i32(i432 %w13_V_load, i32 264, i32 269)

]]></Node>
<StgValue><ssdm name="tmp_165"/></StgValue>
</operation>

<operation id="2787" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2959" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05208:2  %sext_ln1116_44 = sext i6 %phi_ln76_44 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1116_44"/></StgValue>
</operation>

<operation id="2788" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2960" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05208:3  %sext_ln1118_44 = sext i6 %tmp_165 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_44"/></StgValue>
</operation>

<operation id="2789" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2961" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05208:4  %mul_ln1118_189 = mul i12 %sext_ln1118_44, %sext_ln1116_44

]]></Node>
<StgValue><ssdm name="mul_ln1118_189"/></StgValue>
</operation>

<operation id="2790" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2962" bw="10" op_0_bw="10" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05208:5  %trunc_ln708_225 = call i10 @_ssdm_op_PartSelect.i10.i12.i32.i32(i12 %mul_ln1118_189, i32 2, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln708_225"/></StgValue>
</operation>

<operation id="2791" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2964" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05208:7  switch i4 %w_index30, label %branch2399 [
    i4 0, label %branch2385
    i4 1, label %branch2386
    i4 2, label %branch2387
    i4 3, label %branch2388
    i4 4, label %branch2389
    i4 5, label %branch2390
    i4 6, label %branch2391
    i4 7, label %branch2392
    i4 -8, label %branch2393
    i4 -7, label %branch2394
    i4 -6, label %branch2395
    i4 -5, label %branch2396
    i4 -4, label %branch2397
    i4 -3, label %branch2398
  ]

]]></Node>
<StgValue><ssdm name="switch_ln76"/></StgValue>
</operation>

<operation id="2792" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3011" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05027:0  %phi_ln76_45 = phi i6 [ %kernel_data_V_3_45_load_8, %branch2385 ], [ %kernel_data_V_3_46_load_8, %branch2386 ], [ %kernel_data_V_3_47_load_8, %branch2387 ], [ %kernel_data_V_3_48_load_8, %branch2388 ], [ %kernel_data_V_3_49_load_8, %branch2389 ], [ %kernel_data_V_3_50_load_8, %branch2390 ], [ %kernel_data_V_3_51_load_8, %branch2391 ], [ %kernel_data_V_3_52_load_8, %branch2392 ], [ %kernel_data_V_3_53_load_8, %branch2393 ], [ %kernel_data_V_3_54_load_8, %branch2394 ], [ %kernel_data_V_3_55_load_8, %branch2395 ], [ %kernel_data_V_3_56_load_8, %branch2396 ], [ %kernel_data_V_3_57_load_8, %branch2397 ], [ %kernel_data_V_3_58_load_8, %branch2398 ], [ %kernel_data_V_3_59_load_8, %branch2399 ]

]]></Node>
<StgValue><ssdm name="phi_ln76_45"/></StgValue>
</operation>

<operation id="2793" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3012" bw="6" op_0_bw="6" op_1_bw="432" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05027:1  %tmp_166 = call i6 @_ssdm_op_PartSelect.i6.i432.i32.i32(i432 %w13_V_load, i32 270, i32 275)

]]></Node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>

<operation id="2794" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3013" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05027:2  %sext_ln1116_45 = sext i6 %phi_ln76_45 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1116_45"/></StgValue>
</operation>

<operation id="2795" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3014" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05027:3  %sext_ln1118_45 = sext i6 %tmp_166 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_45"/></StgValue>
</operation>

<operation id="2796" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3015" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05027:4  %mul_ln1118_190 = mul i12 %sext_ln1118_45, %sext_ln1116_45

]]></Node>
<StgValue><ssdm name="mul_ln1118_190"/></StgValue>
</operation>

<operation id="2797" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3016" bw="10" op_0_bw="10" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05027:5  %trunc_ln708_226 = call i10 @_ssdm_op_PartSelect.i10.i12.i32.i32(i12 %mul_ln1118_190, i32 2, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln708_226"/></StgValue>
</operation>

<operation id="2798" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3018" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05027:7  switch i4 %w_index30, label %branch2324 [
    i4 0, label %branch2310
    i4 1, label %branch2311
    i4 2, label %branch2312
    i4 3, label %branch2313
    i4 4, label %branch2314
    i4 5, label %branch2315
    i4 6, label %branch2316
    i4 7, label %branch2317
    i4 -8, label %branch2318
    i4 -7, label %branch2319
    i4 -6, label %branch2320
    i4 -5, label %branch2321
    i4 -4, label %branch2322
    i4 -3, label %branch2323
  ]

]]></Node>
<StgValue><ssdm name="switch_ln76"/></StgValue>
</operation>

<operation id="2799" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3065" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04846:0  %phi_ln76_46 = phi i6 [ %kernel_data_V_3_60_load_7, %branch2310 ], [ %kernel_data_V_3_61_load_7, %branch2311 ], [ %kernel_data_V_3_62_load_7, %branch2312 ], [ %kernel_data_V_3_63_load_7, %branch2313 ], [ %kernel_data_V_3_64_load_7, %branch2314 ], [ %kernel_data_V_3_65_load_7, %branch2315 ], [ %kernel_data_V_3_66_load_7, %branch2316 ], [ %kernel_data_V_3_67_load_7, %branch2317 ], [ %kernel_data_V_3_68_load_7, %branch2318 ], [ %kernel_data_V_3_69_load_7, %branch2319 ], [ %kernel_data_V_3_70_load_8, %branch2320 ], [ %kernel_data_V_3_71_load_8, %branch2321 ], [ %kernel_data_V_3_72_load_8, %branch2322 ], [ %kernel_data_V_3_73_load_8, %branch2323 ], [ %kernel_data_V_3_74_load_8, %branch2324 ]

]]></Node>
<StgValue><ssdm name="phi_ln76_46"/></StgValue>
</operation>

<operation id="2800" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3066" bw="6" op_0_bw="6" op_1_bw="432" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04846:1  %tmp_167 = call i6 @_ssdm_op_PartSelect.i6.i432.i32.i32(i432 %w13_V_load, i32 276, i32 281)

]]></Node>
<StgValue><ssdm name="tmp_167"/></StgValue>
</operation>

<operation id="2801" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3067" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04846:2  %sext_ln1116_46 = sext i6 %phi_ln76_46 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1116_46"/></StgValue>
</operation>

<operation id="2802" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3068" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04846:3  %sext_ln1118_46 = sext i6 %tmp_167 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_46"/></StgValue>
</operation>

<operation id="2803" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3069" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04846:4  %mul_ln1118_191 = mul i12 %sext_ln1118_46, %sext_ln1116_46

]]></Node>
<StgValue><ssdm name="mul_ln1118_191"/></StgValue>
</operation>

<operation id="2804" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3070" bw="10" op_0_bw="10" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04846:5  %trunc_ln708_227 = call i10 @_ssdm_op_PartSelect.i10.i12.i32.i32(i12 %mul_ln1118_191, i32 2, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln708_227"/></StgValue>
</operation>

<operation id="2805" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3072" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04846:7  switch i4 %w_index30, label %branch2249 [
    i4 0, label %branch2235
    i4 1, label %branch2236
    i4 2, label %branch2237
    i4 3, label %branch2238
    i4 4, label %branch2239
    i4 5, label %branch2240
    i4 6, label %branch2241
    i4 7, label %branch2242
    i4 -8, label %branch2243
    i4 -7, label %branch2244
    i4 -6, label %branch2245
    i4 -5, label %branch2246
    i4 -4, label %branch2247
    i4 -3, label %branch2248
  ]

]]></Node>
<StgValue><ssdm name="switch_ln76"/></StgValue>
</operation>

<operation id="2806" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3119" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04665:0  %phi_ln76_47 = phi i6 [ %kernel_data_V_3_75_load_8, %branch2235 ], [ %kernel_data_V_3_76_load_8, %branch2236 ], [ %kernel_data_V_3_77_load_8, %branch2237 ], [ %kernel_data_V_3_78_load_8, %branch2238 ], [ %kernel_data_V_3_79_load_8, %branch2239 ], [ %kernel_data_V_3_80_load_8, %branch2240 ], [ %kernel_data_V_3_81_load_8, %branch2241 ], [ %kernel_data_V_3_82_load_8, %branch2242 ], [ %kernel_data_V_3_83_load_8, %branch2243 ], [ %kernel_data_V_3_84_load_8, %branch2244 ], [ %kernel_data_V_3_85_load_8, %branch2245 ], [ %kernel_data_V_3_86_load_8, %branch2246 ], [ %kernel_data_V_3_87_load_8, %branch2247 ], [ %kernel_data_V_3_88_load_8, %branch2248 ], [ %kernel_data_V_3_89_load_8, %branch2249 ]

]]></Node>
<StgValue><ssdm name="phi_ln76_47"/></StgValue>
</operation>

<operation id="2807" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3120" bw="6" op_0_bw="6" op_1_bw="432" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04665:1  %tmp_168 = call i6 @_ssdm_op_PartSelect.i6.i432.i32.i32(i432 %w13_V_load, i32 282, i32 287)

]]></Node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>

<operation id="2808" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3121" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04665:2  %sext_ln1116_47 = sext i6 %phi_ln76_47 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1116_47"/></StgValue>
</operation>

<operation id="2809" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3122" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04665:3  %sext_ln1118_47 = sext i6 %tmp_168 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_47"/></StgValue>
</operation>

<operation id="2810" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3123" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04665:4  %mul_ln1118_192 = mul i12 %sext_ln1118_47, %sext_ln1116_47

]]></Node>
<StgValue><ssdm name="mul_ln1118_192"/></StgValue>
</operation>

<operation id="2811" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3124" bw="10" op_0_bw="10" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04665:5  %trunc_ln708_228 = call i10 @_ssdm_op_PartSelect.i10.i12.i32.i32(i12 %mul_ln1118_192, i32 2, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln708_228"/></StgValue>
</operation>

<operation id="2812" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3137" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04665:18  switch i4 %w_index30, label %branch2084 [
    i4 0, label %branch2070
    i4 1, label %branch2071
    i4 2, label %branch2072
    i4 3, label %branch2073
    i4 4, label %branch2074
    i4 5, label %branch2075
    i4 6, label %branch2076
    i4 7, label %branch2077
    i4 -8, label %branch2078
    i4 -7, label %branch2079
    i4 -6, label %branch2080
    i4 -5, label %branch2081
    i4 -4, label %branch2082
    i4 -3, label %branch2083
  ]

]]></Node>
<StgValue><ssdm name="switch_ln76"/></StgValue>
</operation>

<operation id="2813" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3184" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04484:0  %phi_ln76_48 = phi i6 [ %kernel_data_V_3_0_load_8, %branch2070 ], [ %kernel_data_V_3_1_load_8, %branch2071 ], [ %kernel_data_V_3_2_load_8, %branch2072 ], [ %kernel_data_V_3_3_load_8, %branch2073 ], [ %kernel_data_V_3_4_load_8, %branch2074 ], [ %kernel_data_V_3_5_load_8, %branch2075 ], [ %kernel_data_V_3_6_load_8, %branch2076 ], [ %kernel_data_V_3_7_load_8, %branch2077 ], [ %kernel_data_V_3_8_load_8, %branch2078 ], [ %kernel_data_V_3_9_load_8, %branch2079 ], [ %kernel_data_V_3_10_load_9, %branch2080 ], [ %kernel_data_V_3_11_load_9, %branch2081 ], [ %kernel_data_V_3_12_load_9, %branch2082 ], [ %kernel_data_V_3_13_load_9, %branch2083 ], [ %kernel_data_V_3_14_load_9, %branch2084 ]

]]></Node>
<StgValue><ssdm name="phi_ln76_48"/></StgValue>
</operation>

<operation id="2814" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3185" bw="6" op_0_bw="6" op_1_bw="432" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04484:1  %tmp_169 = call i6 @_ssdm_op_PartSelect.i6.i432.i32.i32(i432 %w13_V_load, i32 288, i32 293)

]]></Node>
<StgValue><ssdm name="tmp_169"/></StgValue>
</operation>

<operation id="2815" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3186" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04484:2  %sext_ln1116_48 = sext i6 %phi_ln76_48 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1116_48"/></StgValue>
</operation>

<operation id="2816" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3187" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04484:3  %sext_ln1118_48 = sext i6 %tmp_169 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_48"/></StgValue>
</operation>

<operation id="2817" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3188" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04484:4  %mul_ln1118_193 = mul i12 %sext_ln1118_48, %sext_ln1116_48

]]></Node>
<StgValue><ssdm name="mul_ln1118_193"/></StgValue>
</operation>

<operation id="2818" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3189" bw="10" op_0_bw="10" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04484:5  %trunc_ln708_229 = call i10 @_ssdm_op_PartSelect.i10.i12.i32.i32(i12 %mul_ln1118_193, i32 2, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln708_229"/></StgValue>
</operation>

<operation id="2819" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3191" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04484:7  switch i4 %w_index30, label %branch2009 [
    i4 0, label %branch1995
    i4 1, label %branch1996
    i4 2, label %branch1997
    i4 3, label %branch1998
    i4 4, label %branch1999
    i4 5, label %branch2000
    i4 6, label %branch2001
    i4 7, label %branch2002
    i4 -8, label %branch2003
    i4 -7, label %branch2004
    i4 -6, label %branch2005
    i4 -5, label %branch2006
    i4 -4, label %branch2007
    i4 -3, label %branch2008
  ]

]]></Node>
<StgValue><ssdm name="switch_ln76"/></StgValue>
</operation>

<operation id="2820" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3238" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04302:0  %phi_ln76_49 = phi i6 [ %kernel_data_V_3_15_load_9, %branch1995 ], [ %kernel_data_V_3_16_load_9, %branch1996 ], [ %kernel_data_V_3_17_load_9, %branch1997 ], [ %kernel_data_V_3_18_load_9, %branch1998 ], [ %kernel_data_V_3_19_load_9, %branch1999 ], [ %kernel_data_V_3_20_load_9, %branch2000 ], [ %kernel_data_V_3_21_load_9, %branch2001 ], [ %kernel_data_V_3_22_load_9, %branch2002 ], [ %kernel_data_V_3_23_load_9, %branch2003 ], [ %kernel_data_V_3_24_load_9, %branch2004 ], [ %kernel_data_V_3_25_load_9, %branch2005 ], [ %kernel_data_V_3_26_load_9, %branch2006 ], [ %kernel_data_V_3_27_load_9, %branch2007 ], [ %kernel_data_V_3_28_load_9, %branch2008 ], [ %kernel_data_V_3_29_load_9, %branch2009 ]

]]></Node>
<StgValue><ssdm name="phi_ln76_49"/></StgValue>
</operation>

<operation id="2821" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3239" bw="6" op_0_bw="6" op_1_bw="432" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04302:1  %tmp_170 = call i6 @_ssdm_op_PartSelect.i6.i432.i32.i32(i432 %w13_V_load, i32 294, i32 299)

]]></Node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>

<operation id="2822" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3240" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04302:2  %sext_ln1116_49 = sext i6 %phi_ln76_49 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1116_49"/></StgValue>
</operation>

<operation id="2823" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3241" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04302:3  %sext_ln1118_49 = sext i6 %tmp_170 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_49"/></StgValue>
</operation>

<operation id="2824" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3242" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04302:4  %mul_ln1118_194 = mul i12 %sext_ln1118_49, %sext_ln1116_49

]]></Node>
<StgValue><ssdm name="mul_ln1118_194"/></StgValue>
</operation>

<operation id="2825" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3243" bw="10" op_0_bw="10" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04302:5  %trunc_ln708_230 = call i10 @_ssdm_op_PartSelect.i10.i12.i32.i32(i12 %mul_ln1118_194, i32 2, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln708_230"/></StgValue>
</operation>

<operation id="2826" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3245" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04302:7  switch i4 %w_index30, label %branch1934 [
    i4 0, label %branch1920
    i4 1, label %branch1921
    i4 2, label %branch1922
    i4 3, label %branch1923
    i4 4, label %branch1924
    i4 5, label %branch1925
    i4 6, label %branch1926
    i4 7, label %branch1927
    i4 -8, label %branch1928
    i4 -7, label %branch1929
    i4 -6, label %branch1930
    i4 -5, label %branch1931
    i4 -4, label %branch1932
    i4 -3, label %branch1933
  ]

]]></Node>
<StgValue><ssdm name="switch_ln76"/></StgValue>
</operation>

<operation id="2827" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3292" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04121:0  %phi_ln76_50 = phi i6 [ %kernel_data_V_3_30_load_8, %branch1920 ], [ %kernel_data_V_3_31_load_8, %branch1921 ], [ %kernel_data_V_3_32_load_8, %branch1922 ], [ %kernel_data_V_3_33_load_8, %branch1923 ], [ %kernel_data_V_3_34_load_8, %branch1924 ], [ %kernel_data_V_3_35_load_8, %branch1925 ], [ %kernel_data_V_3_36_load_8, %branch1926 ], [ %kernel_data_V_3_37_load_8, %branch1927 ], [ %kernel_data_V_3_38_load_8, %branch1928 ], [ %kernel_data_V_3_39_load_8, %branch1929 ], [ %kernel_data_V_3_40_load_9, %branch1930 ], [ %kernel_data_V_3_41_load_9, %branch1931 ], [ %kernel_data_V_3_42_load_9, %branch1932 ], [ %kernel_data_V_3_43_load_9, %branch1933 ], [ %kernel_data_V_3_44_load_9, %branch1934 ]

]]></Node>
<StgValue><ssdm name="phi_ln76_50"/></StgValue>
</operation>

<operation id="2828" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3293" bw="6" op_0_bw="6" op_1_bw="432" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04121:1  %tmp_171 = call i6 @_ssdm_op_PartSelect.i6.i432.i32.i32(i432 %w13_V_load, i32 300, i32 305)

]]></Node>
<StgValue><ssdm name="tmp_171"/></StgValue>
</operation>

<operation id="2829" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3294" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04121:2  %sext_ln1116_50 = sext i6 %phi_ln76_50 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1116_50"/></StgValue>
</operation>

<operation id="2830" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3295" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04121:3  %sext_ln1118_50 = sext i6 %tmp_171 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_50"/></StgValue>
</operation>

<operation id="2831" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3296" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04121:4  %mul_ln1118_195 = mul i12 %sext_ln1118_50, %sext_ln1116_50

]]></Node>
<StgValue><ssdm name="mul_ln1118_195"/></StgValue>
</operation>

<operation id="2832" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3297" bw="10" op_0_bw="10" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04121:5  %trunc_ln708_231 = call i10 @_ssdm_op_PartSelect.i10.i12.i32.i32(i12 %mul_ln1118_195, i32 2, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln708_231"/></StgValue>
</operation>

<operation id="2833" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3299" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04121:7  switch i4 %w_index30, label %branch1859 [
    i4 0, label %branch1845
    i4 1, label %branch1846
    i4 2, label %branch1847
    i4 3, label %branch1848
    i4 4, label %branch1849
    i4 5, label %branch1850
    i4 6, label %branch1851
    i4 7, label %branch1852
    i4 -8, label %branch1853
    i4 -7, label %branch1854
    i4 -6, label %branch1855
    i4 -5, label %branch1856
    i4 -4, label %branch1857
    i4 -3, label %branch1858
  ]

]]></Node>
<StgValue><ssdm name="switch_ln76"/></StgValue>
</operation>

<operation id="2834" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3346" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03940:0  %phi_ln76_51 = phi i6 [ %kernel_data_V_3_45_load_9, %branch1845 ], [ %kernel_data_V_3_46_load_9, %branch1846 ], [ %kernel_data_V_3_47_load_9, %branch1847 ], [ %kernel_data_V_3_48_load_9, %branch1848 ], [ %kernel_data_V_3_49_load_9, %branch1849 ], [ %kernel_data_V_3_50_load_9, %branch1850 ], [ %kernel_data_V_3_51_load_9, %branch1851 ], [ %kernel_data_V_3_52_load_9, %branch1852 ], [ %kernel_data_V_3_53_load_9, %branch1853 ], [ %kernel_data_V_3_54_load_9, %branch1854 ], [ %kernel_data_V_3_55_load_9, %branch1855 ], [ %kernel_data_V_3_56_load_9, %branch1856 ], [ %kernel_data_V_3_57_load_9, %branch1857 ], [ %kernel_data_V_3_58_load_9, %branch1858 ], [ %kernel_data_V_3_59_load_9, %branch1859 ]

]]></Node>
<StgValue><ssdm name="phi_ln76_51"/></StgValue>
</operation>

<operation id="2835" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3347" bw="6" op_0_bw="6" op_1_bw="432" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03940:1  %tmp_172 = call i6 @_ssdm_op_PartSelect.i6.i432.i32.i32(i432 %w13_V_load, i32 306, i32 311)

]]></Node>
<StgValue><ssdm name="tmp_172"/></StgValue>
</operation>

<operation id="2836" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3348" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03940:2  %sext_ln1116_51 = sext i6 %phi_ln76_51 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1116_51"/></StgValue>
</operation>

<operation id="2837" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3349" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03940:3  %sext_ln1118_51 = sext i6 %tmp_172 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_51"/></StgValue>
</operation>

<operation id="2838" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3350" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03940:4  %mul_ln1118_196 = mul i12 %sext_ln1118_51, %sext_ln1116_51

]]></Node>
<StgValue><ssdm name="mul_ln1118_196"/></StgValue>
</operation>

<operation id="2839" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3351" bw="10" op_0_bw="10" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03940:5  %trunc_ln708_232 = call i10 @_ssdm_op_PartSelect.i10.i12.i32.i32(i12 %mul_ln1118_196, i32 2, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln708_232"/></StgValue>
</operation>

<operation id="2840" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3353" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03940:7  switch i4 %w_index30, label %branch1784 [
    i4 0, label %branch1770
    i4 1, label %branch1771
    i4 2, label %branch1772
    i4 3, label %branch1773
    i4 4, label %branch1774
    i4 5, label %branch1775
    i4 6, label %branch1776
    i4 7, label %branch1777
    i4 -8, label %branch1778
    i4 -7, label %branch1779
    i4 -6, label %branch1780
    i4 -5, label %branch1781
    i4 -4, label %branch1782
    i4 -3, label %branch1783
  ]

]]></Node>
<StgValue><ssdm name="switch_ln76"/></StgValue>
</operation>

<operation id="2841" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3400" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03759:0  %phi_ln76_52 = phi i6 [ %kernel_data_V_3_60_load_8, %branch1770 ], [ %kernel_data_V_3_61_load_8, %branch1771 ], [ %kernel_data_V_3_62_load_8, %branch1772 ], [ %kernel_data_V_3_63_load_8, %branch1773 ], [ %kernel_data_V_3_64_load_8, %branch1774 ], [ %kernel_data_V_3_65_load_8, %branch1775 ], [ %kernel_data_V_3_66_load_8, %branch1776 ], [ %kernel_data_V_3_67_load_8, %branch1777 ], [ %kernel_data_V_3_68_load_8, %branch1778 ], [ %kernel_data_V_3_69_load_8, %branch1779 ], [ %kernel_data_V_3_70_load_9, %branch1780 ], [ %kernel_data_V_3_71_load_9, %branch1781 ], [ %kernel_data_V_3_72_load_9, %branch1782 ], [ %kernel_data_V_3_73_load_9, %branch1783 ], [ %kernel_data_V_3_74_load_9, %branch1784 ]

]]></Node>
<StgValue><ssdm name="phi_ln76_52"/></StgValue>
</operation>

<operation id="2842" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3401" bw="6" op_0_bw="6" op_1_bw="432" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03759:1  %tmp_173 = call i6 @_ssdm_op_PartSelect.i6.i432.i32.i32(i432 %w13_V_load, i32 312, i32 317)

]]></Node>
<StgValue><ssdm name="tmp_173"/></StgValue>
</operation>

<operation id="2843" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3402" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03759:2  %sext_ln1116_52 = sext i6 %phi_ln76_52 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1116_52"/></StgValue>
</operation>

<operation id="2844" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3403" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03759:3  %sext_ln1118_52 = sext i6 %tmp_173 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_52"/></StgValue>
</operation>

<operation id="2845" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3404" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03759:4  %mul_ln1118_197 = mul i12 %sext_ln1118_52, %sext_ln1116_52

]]></Node>
<StgValue><ssdm name="mul_ln1118_197"/></StgValue>
</operation>

<operation id="2846" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3405" bw="10" op_0_bw="10" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03759:5  %trunc_ln708_233 = call i10 @_ssdm_op_PartSelect.i10.i12.i32.i32(i12 %mul_ln1118_197, i32 2, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln708_233"/></StgValue>
</operation>

<operation id="2847" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3407" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03759:7  switch i4 %w_index30, label %branch1709 [
    i4 0, label %branch1695
    i4 1, label %branch1696
    i4 2, label %branch1697
    i4 3, label %branch1698
    i4 4, label %branch1699
    i4 5, label %branch1700
    i4 6, label %branch1701
    i4 7, label %branch1702
    i4 -8, label %branch1703
    i4 -7, label %branch1704
    i4 -6, label %branch1705
    i4 -5, label %branch1706
    i4 -4, label %branch1707
    i4 -3, label %branch1708
  ]

]]></Node>
<StgValue><ssdm name="switch_ln76"/></StgValue>
</operation>

<operation id="2848" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3454" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03578:0  %phi_ln76_53 = phi i6 [ %kernel_data_V_3_75_load_9, %branch1695 ], [ %kernel_data_V_3_76_load_9, %branch1696 ], [ %kernel_data_V_3_77_load_9, %branch1697 ], [ %kernel_data_V_3_78_load_9, %branch1698 ], [ %kernel_data_V_3_79_load_9, %branch1699 ], [ %kernel_data_V_3_80_load_9, %branch1700 ], [ %kernel_data_V_3_81_load_9, %branch1701 ], [ %kernel_data_V_3_82_load_9, %branch1702 ], [ %kernel_data_V_3_83_load_9, %branch1703 ], [ %kernel_data_V_3_84_load_9, %branch1704 ], [ %kernel_data_V_3_85_load_9, %branch1705 ], [ %kernel_data_V_3_86_load_9, %branch1706 ], [ %kernel_data_V_3_87_load_9, %branch1707 ], [ %kernel_data_V_3_88_load_9, %branch1708 ], [ %kernel_data_V_3_89_load_9, %branch1709 ]

]]></Node>
<StgValue><ssdm name="phi_ln76_53"/></StgValue>
</operation>

<operation id="2849" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3455" bw="6" op_0_bw="6" op_1_bw="432" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03578:1  %tmp_174 = call i6 @_ssdm_op_PartSelect.i6.i432.i32.i32(i432 %w13_V_load, i32 318, i32 323)

]]></Node>
<StgValue><ssdm name="tmp_174"/></StgValue>
</operation>

<operation id="2850" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3456" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03578:2  %sext_ln1116_53 = sext i6 %phi_ln76_53 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1116_53"/></StgValue>
</operation>

<operation id="2851" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3457" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03578:3  %sext_ln1118_53 = sext i6 %tmp_174 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_53"/></StgValue>
</operation>

<operation id="2852" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3458" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03578:4  %mul_ln1118_198 = mul i12 %sext_ln1118_53, %sext_ln1116_53

]]></Node>
<StgValue><ssdm name="mul_ln1118_198"/></StgValue>
</operation>

<operation id="2853" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3459" bw="10" op_0_bw="10" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03578:5  %trunc_ln708_234 = call i10 @_ssdm_op_PartSelect.i10.i12.i32.i32(i12 %mul_ln1118_198, i32 2, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln708_234"/></StgValue>
</operation>

<operation id="2854" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3472" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03578:18  switch i4 %w_index30, label %branch1544 [
    i4 0, label %branch1530
    i4 1, label %branch1531
    i4 2, label %branch1532
    i4 3, label %branch1533
    i4 4, label %branch1534
    i4 5, label %branch1535
    i4 6, label %branch1536
    i4 7, label %branch1537
    i4 -8, label %branch1538
    i4 -7, label %branch1539
    i4 -6, label %branch1540
    i4 -5, label %branch1541
    i4 -4, label %branch1542
    i4 -3, label %branch1543
  ]

]]></Node>
<StgValue><ssdm name="switch_ln76"/></StgValue>
</operation>

<operation id="2855" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3519" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03397:0  %phi_ln76_54 = phi i6 [ %kernel_data_V_3_0_load_9, %branch1530 ], [ %kernel_data_V_3_1_load_9, %branch1531 ], [ %kernel_data_V_3_2_load_9, %branch1532 ], [ %kernel_data_V_3_3_load_9, %branch1533 ], [ %kernel_data_V_3_4_load_9, %branch1534 ], [ %kernel_data_V_3_5_load_9, %branch1535 ], [ %kernel_data_V_3_6_load_9, %branch1536 ], [ %kernel_data_V_3_7_load_9, %branch1537 ], [ %kernel_data_V_3_8_load_9, %branch1538 ], [ %kernel_data_V_3_9_load_9, %branch1539 ], [ %kernel_data_V_3_10_load_10, %branch1540 ], [ %kernel_data_V_3_11_load_10, %branch1541 ], [ %kernel_data_V_3_12_load_10, %branch1542 ], [ %kernel_data_V_3_13_load_10, %branch1543 ], [ %kernel_data_V_3_14_load_10, %branch1544 ]

]]></Node>
<StgValue><ssdm name="phi_ln76_54"/></StgValue>
</operation>

<operation id="2856" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3520" bw="6" op_0_bw="6" op_1_bw="432" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03397:1  %tmp_175 = call i6 @_ssdm_op_PartSelect.i6.i432.i32.i32(i432 %w13_V_load, i32 324, i32 329)

]]></Node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="2857" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3521" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03397:2  %sext_ln1116_54 = sext i6 %phi_ln76_54 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1116_54"/></StgValue>
</operation>

<operation id="2858" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3522" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03397:3  %sext_ln1118_54 = sext i6 %tmp_175 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_54"/></StgValue>
</operation>

<operation id="2859" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3523" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03397:4  %mul_ln1118_199 = mul i12 %sext_ln1118_54, %sext_ln1116_54

]]></Node>
<StgValue><ssdm name="mul_ln1118_199"/></StgValue>
</operation>

<operation id="2860" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3524" bw="10" op_0_bw="10" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03397:5  %trunc_ln708_235 = call i10 @_ssdm_op_PartSelect.i10.i12.i32.i32(i12 %mul_ln1118_199, i32 2, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln708_235"/></StgValue>
</operation>

<operation id="2861" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3526" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03397:7  switch i4 %w_index30, label %branch1469 [
    i4 0, label %branch1455
    i4 1, label %branch1456
    i4 2, label %branch1457
    i4 3, label %branch1458
    i4 4, label %branch1459
    i4 5, label %branch1460
    i4 6, label %branch1461
    i4 7, label %branch1462
    i4 -8, label %branch1463
    i4 -7, label %branch1464
    i4 -6, label %branch1465
    i4 -5, label %branch1466
    i4 -4, label %branch1467
    i4 -3, label %branch1468
  ]

]]></Node>
<StgValue><ssdm name="switch_ln76"/></StgValue>
</operation>

<operation id="2862" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3573" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03215:0  %phi_ln76_55 = phi i6 [ %kernel_data_V_3_15_load_10, %branch1455 ], [ %kernel_data_V_3_16_load_10, %branch1456 ], [ %kernel_data_V_3_17_load_10, %branch1457 ], [ %kernel_data_V_3_18_load_10, %branch1458 ], [ %kernel_data_V_3_19_load_10, %branch1459 ], [ %kernel_data_V_3_20_load_10, %branch1460 ], [ %kernel_data_V_3_21_load_10, %branch1461 ], [ %kernel_data_V_3_22_load_10, %branch1462 ], [ %kernel_data_V_3_23_load_10, %branch1463 ], [ %kernel_data_V_3_24_load_10, %branch1464 ], [ %kernel_data_V_3_25_load_10, %branch1465 ], [ %kernel_data_V_3_26_load_10, %branch1466 ], [ %kernel_data_V_3_27_load_10, %branch1467 ], [ %kernel_data_V_3_28_load_10, %branch1468 ], [ %kernel_data_V_3_29_load_10, %branch1469 ]

]]></Node>
<StgValue><ssdm name="phi_ln76_55"/></StgValue>
</operation>

<operation id="2863" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3574" bw="6" op_0_bw="6" op_1_bw="432" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03215:1  %tmp_176 = call i6 @_ssdm_op_PartSelect.i6.i432.i32.i32(i432 %w13_V_load, i32 330, i32 335)

]]></Node>
<StgValue><ssdm name="tmp_176"/></StgValue>
</operation>

<operation id="2864" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3575" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03215:2  %sext_ln1116_55 = sext i6 %phi_ln76_55 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1116_55"/></StgValue>
</operation>

<operation id="2865" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3576" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03215:3  %sext_ln1118_55 = sext i6 %tmp_176 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_55"/></StgValue>
</operation>

<operation id="2866" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3577" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03215:4  %mul_ln1118_200 = mul i12 %sext_ln1118_55, %sext_ln1116_55

]]></Node>
<StgValue><ssdm name="mul_ln1118_200"/></StgValue>
</operation>

<operation id="2867" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3578" bw="10" op_0_bw="10" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03215:5  %trunc_ln708_236 = call i10 @_ssdm_op_PartSelect.i10.i12.i32.i32(i12 %mul_ln1118_200, i32 2, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln708_236"/></StgValue>
</operation>

<operation id="2868" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3580" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03215:7  switch i4 %w_index30, label %branch1394 [
    i4 0, label %branch1380
    i4 1, label %branch1381
    i4 2, label %branch1382
    i4 3, label %branch1383
    i4 4, label %branch1384
    i4 5, label %branch1385
    i4 6, label %branch1386
    i4 7, label %branch1387
    i4 -8, label %branch1388
    i4 -7, label %branch1389
    i4 -6, label %branch1390
    i4 -5, label %branch1391
    i4 -4, label %branch1392
    i4 -3, label %branch1393
  ]

]]></Node>
<StgValue><ssdm name="switch_ln76"/></StgValue>
</operation>

<operation id="2869" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3627" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03034:0  %phi_ln76_56 = phi i6 [ %kernel_data_V_3_30_load_9, %branch1380 ], [ %kernel_data_V_3_31_load_9, %branch1381 ], [ %kernel_data_V_3_32_load_9, %branch1382 ], [ %kernel_data_V_3_33_load_9, %branch1383 ], [ %kernel_data_V_3_34_load_9, %branch1384 ], [ %kernel_data_V_3_35_load_9, %branch1385 ], [ %kernel_data_V_3_36_load_9, %branch1386 ], [ %kernel_data_V_3_37_load_9, %branch1387 ], [ %kernel_data_V_3_38_load_9, %branch1388 ], [ %kernel_data_V_3_39_load_9, %branch1389 ], [ %kernel_data_V_3_40_load_10, %branch1390 ], [ %kernel_data_V_3_41_load_10, %branch1391 ], [ %kernel_data_V_3_42_load_10, %branch1392 ], [ %kernel_data_V_3_43_load_10, %branch1393 ], [ %kernel_data_V_3_44_load_10, %branch1394 ]

]]></Node>
<StgValue><ssdm name="phi_ln76_56"/></StgValue>
</operation>

<operation id="2870" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3628" bw="6" op_0_bw="6" op_1_bw="432" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03034:1  %tmp_177 = call i6 @_ssdm_op_PartSelect.i6.i432.i32.i32(i432 %w13_V_load, i32 336, i32 341)

]]></Node>
<StgValue><ssdm name="tmp_177"/></StgValue>
</operation>

<operation id="2871" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3629" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03034:2  %sext_ln1116_56 = sext i6 %phi_ln76_56 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1116_56"/></StgValue>
</operation>

<operation id="2872" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3630" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03034:3  %sext_ln1118_56 = sext i6 %tmp_177 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_56"/></StgValue>
</operation>

<operation id="2873" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3631" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03034:4  %mul_ln1118_201 = mul i12 %sext_ln1118_56, %sext_ln1116_56

]]></Node>
<StgValue><ssdm name="mul_ln1118_201"/></StgValue>
</operation>

<operation id="2874" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3632" bw="10" op_0_bw="10" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03034:5  %trunc_ln708_237 = call i10 @_ssdm_op_PartSelect.i10.i12.i32.i32(i12 %mul_ln1118_201, i32 2, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln708_237"/></StgValue>
</operation>

<operation id="2875" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3634" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03034:7  switch i4 %w_index30, label %branch1319 [
    i4 0, label %branch1305
    i4 1, label %branch1306
    i4 2, label %branch1307
    i4 3, label %branch1308
    i4 4, label %branch1309
    i4 5, label %branch1310
    i4 6, label %branch1311
    i4 7, label %branch1312
    i4 -8, label %branch1313
    i4 -7, label %branch1314
    i4 -6, label %branch1315
    i4 -5, label %branch1316
    i4 -4, label %branch1317
    i4 -3, label %branch1318
  ]

]]></Node>
<StgValue><ssdm name="switch_ln76"/></StgValue>
</operation>

<operation id="2876" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3681" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02853:0  %phi_ln76_57 = phi i6 [ %kernel_data_V_3_45_load_10, %branch1305 ], [ %kernel_data_V_3_46_load_10, %branch1306 ], [ %kernel_data_V_3_47_load_10, %branch1307 ], [ %kernel_data_V_3_48_load_10, %branch1308 ], [ %kernel_data_V_3_49_load_10, %branch1309 ], [ %kernel_data_V_3_50_load_10, %branch1310 ], [ %kernel_data_V_3_51_load_10, %branch1311 ], [ %kernel_data_V_3_52_load_10, %branch1312 ], [ %kernel_data_V_3_53_load_10, %branch1313 ], [ %kernel_data_V_3_54_load_10, %branch1314 ], [ %kernel_data_V_3_55_load_10, %branch1315 ], [ %kernel_data_V_3_56_load_10, %branch1316 ], [ %kernel_data_V_3_57_load_10, %branch1317 ], [ %kernel_data_V_3_58_load_10, %branch1318 ], [ %kernel_data_V_3_59_load_10, %branch1319 ]

]]></Node>
<StgValue><ssdm name="phi_ln76_57"/></StgValue>
</operation>

<operation id="2877" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3682" bw="6" op_0_bw="6" op_1_bw="432" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02853:1  %tmp_178 = call i6 @_ssdm_op_PartSelect.i6.i432.i32.i32(i432 %w13_V_load, i32 342, i32 347)

]]></Node>
<StgValue><ssdm name="tmp_178"/></StgValue>
</operation>

<operation id="2878" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3683" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02853:2  %sext_ln1116_57 = sext i6 %phi_ln76_57 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1116_57"/></StgValue>
</operation>

<operation id="2879" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3684" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02853:3  %sext_ln1118_57 = sext i6 %tmp_178 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_57"/></StgValue>
</operation>

<operation id="2880" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3685" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02853:4  %mul_ln1118_202 = mul i12 %sext_ln1118_57, %sext_ln1116_57

]]></Node>
<StgValue><ssdm name="mul_ln1118_202"/></StgValue>
</operation>

<operation id="2881" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3686" bw="10" op_0_bw="10" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02853:5  %trunc_ln708_238 = call i10 @_ssdm_op_PartSelect.i10.i12.i32.i32(i12 %mul_ln1118_202, i32 2, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln708_238"/></StgValue>
</operation>

<operation id="2882" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3688" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02853:7  switch i4 %w_index30, label %branch1244 [
    i4 0, label %branch1230
    i4 1, label %branch1231
    i4 2, label %branch1232
    i4 3, label %branch1233
    i4 4, label %branch1234
    i4 5, label %branch1235
    i4 6, label %branch1236
    i4 7, label %branch1237
    i4 -8, label %branch1238
    i4 -7, label %branch1239
    i4 -6, label %branch1240
    i4 -5, label %branch1241
    i4 -4, label %branch1242
    i4 -3, label %branch1243
  ]

]]></Node>
<StgValue><ssdm name="switch_ln76"/></StgValue>
</operation>

<operation id="2883" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3735" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02672:0  %phi_ln76_58 = phi i6 [ %kernel_data_V_3_60_load_9, %branch1230 ], [ %kernel_data_V_3_61_load_9, %branch1231 ], [ %kernel_data_V_3_62_load_9, %branch1232 ], [ %kernel_data_V_3_63_load_9, %branch1233 ], [ %kernel_data_V_3_64_load_9, %branch1234 ], [ %kernel_data_V_3_65_load_9, %branch1235 ], [ %kernel_data_V_3_66_load_9, %branch1236 ], [ %kernel_data_V_3_67_load_9, %branch1237 ], [ %kernel_data_V_3_68_load_9, %branch1238 ], [ %kernel_data_V_3_69_load_9, %branch1239 ], [ %kernel_data_V_3_70_load_10, %branch1240 ], [ %kernel_data_V_3_71_load_10, %branch1241 ], [ %kernel_data_V_3_72_load_10, %branch1242 ], [ %kernel_data_V_3_73_load_10, %branch1243 ], [ %kernel_data_V_3_74_load_10, %branch1244 ]

]]></Node>
<StgValue><ssdm name="phi_ln76_58"/></StgValue>
</operation>

<operation id="2884" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3736" bw="6" op_0_bw="6" op_1_bw="432" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02672:1  %tmp_179 = call i6 @_ssdm_op_PartSelect.i6.i432.i32.i32(i432 %w13_V_load, i32 348, i32 353)

]]></Node>
<StgValue><ssdm name="tmp_179"/></StgValue>
</operation>

<operation id="2885" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3737" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02672:2  %sext_ln1116_58 = sext i6 %phi_ln76_58 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1116_58"/></StgValue>
</operation>

<operation id="2886" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3738" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02672:3  %sext_ln1118_58 = sext i6 %tmp_179 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_58"/></StgValue>
</operation>

<operation id="2887" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3739" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02672:4  %mul_ln1118_203 = mul i12 %sext_ln1118_58, %sext_ln1116_58

]]></Node>
<StgValue><ssdm name="mul_ln1118_203"/></StgValue>
</operation>

<operation id="2888" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3740" bw="10" op_0_bw="10" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02672:5  %trunc_ln708_239 = call i10 @_ssdm_op_PartSelect.i10.i12.i32.i32(i12 %mul_ln1118_203, i32 2, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln708_239"/></StgValue>
</operation>

<operation id="2889" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3742" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02672:7  switch i4 %w_index30, label %branch1169 [
    i4 0, label %branch1155
    i4 1, label %branch1156
    i4 2, label %branch1157
    i4 3, label %branch1158
    i4 4, label %branch1159
    i4 5, label %branch1160
    i4 6, label %branch1161
    i4 7, label %branch1162
    i4 -8, label %branch1163
    i4 -7, label %branch1164
    i4 -6, label %branch1165
    i4 -5, label %branch1166
    i4 -4, label %branch1167
    i4 -3, label %branch1168
  ]

]]></Node>
<StgValue><ssdm name="switch_ln76"/></StgValue>
</operation>

<operation id="2890" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3789" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02491:0  %phi_ln76_59 = phi i6 [ %kernel_data_V_3_75_load_10, %branch1155 ], [ %kernel_data_V_3_76_load_10, %branch1156 ], [ %kernel_data_V_3_77_load_10, %branch1157 ], [ %kernel_data_V_3_78_load_10, %branch1158 ], [ %kernel_data_V_3_79_load_10, %branch1159 ], [ %kernel_data_V_3_80_load_10, %branch1160 ], [ %kernel_data_V_3_81_load_10, %branch1161 ], [ %kernel_data_V_3_82_load_10, %branch1162 ], [ %kernel_data_V_3_83_load_10, %branch1163 ], [ %kernel_data_V_3_84_load_10, %branch1164 ], [ %kernel_data_V_3_85_load_10, %branch1165 ], [ %kernel_data_V_3_86_load_10, %branch1166 ], [ %kernel_data_V_3_87_load_10, %branch1167 ], [ %kernel_data_V_3_88_load_10, %branch1168 ], [ %kernel_data_V_3_89_load_10, %branch1169 ]

]]></Node>
<StgValue><ssdm name="phi_ln76_59"/></StgValue>
</operation>

<operation id="2891" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3790" bw="6" op_0_bw="6" op_1_bw="432" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02491:1  %tmp_180 = call i6 @_ssdm_op_PartSelect.i6.i432.i32.i32(i432 %w13_V_load, i32 354, i32 359)

]]></Node>
<StgValue><ssdm name="tmp_180"/></StgValue>
</operation>

<operation id="2892" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3791" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02491:2  %sext_ln1116_59 = sext i6 %phi_ln76_59 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1116_59"/></StgValue>
</operation>

<operation id="2893" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3792" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02491:3  %sext_ln1118_59 = sext i6 %tmp_180 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_59"/></StgValue>
</operation>

<operation id="2894" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3793" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02491:4  %mul_ln1118_204 = mul i12 %sext_ln1118_59, %sext_ln1116_59

]]></Node>
<StgValue><ssdm name="mul_ln1118_204"/></StgValue>
</operation>

<operation id="2895" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3794" bw="10" op_0_bw="10" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02491:5  %trunc_ln708_240 = call i10 @_ssdm_op_PartSelect.i10.i12.i32.i32(i12 %mul_ln1118_204, i32 2, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln708_240"/></StgValue>
</operation>

<operation id="2896" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3807" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02491:18  switch i4 %w_index30, label %branch1004 [
    i4 0, label %branch990
    i4 1, label %branch991
    i4 2, label %branch992
    i4 3, label %branch993
    i4 4, label %branch994
    i4 5, label %branch995
    i4 6, label %branch996
    i4 7, label %branch997
    i4 -8, label %branch998
    i4 -7, label %branch999
    i4 -6, label %branch1000
    i4 -5, label %branch1001
    i4 -4, label %branch1002
    i4 -3, label %branch1003
  ]

]]></Node>
<StgValue><ssdm name="switch_ln76"/></StgValue>
</operation>

<operation id="2897" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3854" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02310:0  %phi_ln76_60 = phi i6 [ %kernel_data_V_3_0_load_10, %branch990 ], [ %kernel_data_V_3_1_load_10, %branch991 ], [ %kernel_data_V_3_2_load_10, %branch992 ], [ %kernel_data_V_3_3_load_10, %branch993 ], [ %kernel_data_V_3_4_load_10, %branch994 ], [ %kernel_data_V_3_5_load_10, %branch995 ], [ %kernel_data_V_3_6_load_10, %branch996 ], [ %kernel_data_V_3_7_load_10, %branch997 ], [ %kernel_data_V_3_8_load_10, %branch998 ], [ %kernel_data_V_3_9_load_10, %branch999 ], [ %kernel_data_V_3_10_load_11, %branch1000 ], [ %kernel_data_V_3_11_load_11, %branch1001 ], [ %kernel_data_V_3_12_load_11, %branch1002 ], [ %kernel_data_V_3_13_load_11, %branch1003 ], [ %kernel_data_V_3_14_load_11, %branch1004 ]

]]></Node>
<StgValue><ssdm name="phi_ln76_60"/></StgValue>
</operation>

<operation id="2898" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3855" bw="6" op_0_bw="6" op_1_bw="432" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02310:1  %tmp_181 = call i6 @_ssdm_op_PartSelect.i6.i432.i32.i32(i432 %w13_V_load, i32 360, i32 365)

]]></Node>
<StgValue><ssdm name="tmp_181"/></StgValue>
</operation>

<operation id="2899" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3856" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02310:2  %sext_ln1116_60 = sext i6 %phi_ln76_60 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1116_60"/></StgValue>
</operation>

<operation id="2900" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3857" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02310:3  %sext_ln1118_60 = sext i6 %tmp_181 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_60"/></StgValue>
</operation>

<operation id="2901" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3858" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02310:4  %mul_ln1118_205 = mul i12 %sext_ln1118_60, %sext_ln1116_60

]]></Node>
<StgValue><ssdm name="mul_ln1118_205"/></StgValue>
</operation>

<operation id="2902" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3859" bw="10" op_0_bw="10" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02310:5  %trunc_ln708_241 = call i10 @_ssdm_op_PartSelect.i10.i12.i32.i32(i12 %mul_ln1118_205, i32 2, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln708_241"/></StgValue>
</operation>

<operation id="2903" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3861" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02310:7  switch i4 %w_index30, label %branch929 [
    i4 0, label %branch915
    i4 1, label %branch916
    i4 2, label %branch917
    i4 3, label %branch918
    i4 4, label %branch919
    i4 5, label %branch920
    i4 6, label %branch921
    i4 7, label %branch922
    i4 -8, label %branch923
    i4 -7, label %branch924
    i4 -6, label %branch925
    i4 -5, label %branch926
    i4 -4, label %branch927
    i4 -3, label %branch928
  ]

]]></Node>
<StgValue><ssdm name="switch_ln76"/></StgValue>
</operation>

<operation id="2904" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3908" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02128:0  %phi_ln76_61 = phi i6 [ %kernel_data_V_3_15_load_11, %branch915 ], [ %kernel_data_V_3_16_load_11, %branch916 ], [ %kernel_data_V_3_17_load_11, %branch917 ], [ %kernel_data_V_3_18_load_11, %branch918 ], [ %kernel_data_V_3_19_load_11, %branch919 ], [ %kernel_data_V_3_20_load_11, %branch920 ], [ %kernel_data_V_3_21_load_11, %branch921 ], [ %kernel_data_V_3_22_load_11, %branch922 ], [ %kernel_data_V_3_23_load_11, %branch923 ], [ %kernel_data_V_3_24_load_11, %branch924 ], [ %kernel_data_V_3_25_load_11, %branch925 ], [ %kernel_data_V_3_26_load_11, %branch926 ], [ %kernel_data_V_3_27_load_11, %branch927 ], [ %kernel_data_V_3_28_load_11, %branch928 ], [ %kernel_data_V_3_29_load_11, %branch929 ]

]]></Node>
<StgValue><ssdm name="phi_ln76_61"/></StgValue>
</operation>

<operation id="2905" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3909" bw="6" op_0_bw="6" op_1_bw="432" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02128:1  %tmp_182 = call i6 @_ssdm_op_PartSelect.i6.i432.i32.i32(i432 %w13_V_load, i32 366, i32 371)

]]></Node>
<StgValue><ssdm name="tmp_182"/></StgValue>
</operation>

<operation id="2906" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3910" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02128:2  %sext_ln1116_61 = sext i6 %phi_ln76_61 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1116_61"/></StgValue>
</operation>

<operation id="2907" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3911" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02128:3  %sext_ln1118_61 = sext i6 %tmp_182 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_61"/></StgValue>
</operation>

<operation id="2908" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3912" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02128:4  %mul_ln1118_206 = mul i12 %sext_ln1118_61, %sext_ln1116_61

]]></Node>
<StgValue><ssdm name="mul_ln1118_206"/></StgValue>
</operation>

<operation id="2909" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3913" bw="10" op_0_bw="10" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02128:5  %trunc_ln708_242 = call i10 @_ssdm_op_PartSelect.i10.i12.i32.i32(i12 %mul_ln1118_206, i32 2, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln708_242"/></StgValue>
</operation>

<operation id="2910" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3915" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02128:7  switch i4 %w_index30, label %branch854 [
    i4 0, label %branch840
    i4 1, label %branch841
    i4 2, label %branch842
    i4 3, label %branch843
    i4 4, label %branch844
    i4 5, label %branch845
    i4 6, label %branch846
    i4 7, label %branch847
    i4 -8, label %branch848
    i4 -7, label %branch849
    i4 -6, label %branch850
    i4 -5, label %branch851
    i4 -4, label %branch852
    i4 -3, label %branch853
  ]

]]></Node>
<StgValue><ssdm name="switch_ln76"/></StgValue>
</operation>

<operation id="2911" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3962" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01947:0  %phi_ln76_62 = phi i6 [ %kernel_data_V_3_30_load_10, %branch840 ], [ %kernel_data_V_3_31_load_10, %branch841 ], [ %kernel_data_V_3_32_load_10, %branch842 ], [ %kernel_data_V_3_33_load_10, %branch843 ], [ %kernel_data_V_3_34_load_10, %branch844 ], [ %kernel_data_V_3_35_load_10, %branch845 ], [ %kernel_data_V_3_36_load_10, %branch846 ], [ %kernel_data_V_3_37_load_10, %branch847 ], [ %kernel_data_V_3_38_load_10, %branch848 ], [ %kernel_data_V_3_39_load_10, %branch849 ], [ %kernel_data_V_3_40_load_11, %branch850 ], [ %kernel_data_V_3_41_load_11, %branch851 ], [ %kernel_data_V_3_42_load_11, %branch852 ], [ %kernel_data_V_3_43_load_11, %branch853 ], [ %kernel_data_V_3_44_load_11, %branch854 ]

]]></Node>
<StgValue><ssdm name="phi_ln76_62"/></StgValue>
</operation>

<operation id="2912" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3963" bw="6" op_0_bw="6" op_1_bw="432" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01947:1  %tmp_183 = call i6 @_ssdm_op_PartSelect.i6.i432.i32.i32(i432 %w13_V_load, i32 372, i32 377)

]]></Node>
<StgValue><ssdm name="tmp_183"/></StgValue>
</operation>

<operation id="2913" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3964" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01947:2  %sext_ln1116_62 = sext i6 %phi_ln76_62 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1116_62"/></StgValue>
</operation>

<operation id="2914" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3965" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01947:3  %sext_ln1118_62 = sext i6 %tmp_183 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_62"/></StgValue>
</operation>

<operation id="2915" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3966" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01947:4  %mul_ln1118_207 = mul i12 %sext_ln1118_62, %sext_ln1116_62

]]></Node>
<StgValue><ssdm name="mul_ln1118_207"/></StgValue>
</operation>

<operation id="2916" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3967" bw="10" op_0_bw="10" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01947:5  %trunc_ln708_243 = call i10 @_ssdm_op_PartSelect.i10.i12.i32.i32(i12 %mul_ln1118_207, i32 2, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln708_243"/></StgValue>
</operation>

<operation id="2917" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3969" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01947:7  switch i4 %w_index30, label %branch779 [
    i4 0, label %branch765
    i4 1, label %branch766
    i4 2, label %branch767
    i4 3, label %branch768
    i4 4, label %branch769
    i4 5, label %branch770
    i4 6, label %branch771
    i4 7, label %branch772
    i4 -8, label %branch773
    i4 -7, label %branch774
    i4 -6, label %branch775
    i4 -5, label %branch776
    i4 -4, label %branch777
    i4 -3, label %branch778
  ]

]]></Node>
<StgValue><ssdm name="switch_ln76"/></StgValue>
</operation>

<operation id="2918" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4016" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01766:0  %phi_ln76_63 = phi i6 [ %kernel_data_V_3_45_load_11, %branch765 ], [ %kernel_data_V_3_46_load_11, %branch766 ], [ %kernel_data_V_3_47_load_11, %branch767 ], [ %kernel_data_V_3_48_load_11, %branch768 ], [ %kernel_data_V_3_49_load_11, %branch769 ], [ %kernel_data_V_3_50_load_11, %branch770 ], [ %kernel_data_V_3_51_load_11, %branch771 ], [ %kernel_data_V_3_52_load_11, %branch772 ], [ %kernel_data_V_3_53_load_11, %branch773 ], [ %kernel_data_V_3_54_load_11, %branch774 ], [ %kernel_data_V_3_55_load_11, %branch775 ], [ %kernel_data_V_3_56_load_11, %branch776 ], [ %kernel_data_V_3_57_load_11, %branch777 ], [ %kernel_data_V_3_58_load_11, %branch778 ], [ %kernel_data_V_3_59_load_11, %branch779 ]

]]></Node>
<StgValue><ssdm name="phi_ln76_63"/></StgValue>
</operation>

<operation id="2919" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4017" bw="6" op_0_bw="6" op_1_bw="432" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01766:1  %tmp_184 = call i6 @_ssdm_op_PartSelect.i6.i432.i32.i32(i432 %w13_V_load, i32 378, i32 383)

]]></Node>
<StgValue><ssdm name="tmp_184"/></StgValue>
</operation>

<operation id="2920" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4018" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01766:2  %sext_ln1116_63 = sext i6 %phi_ln76_63 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1116_63"/></StgValue>
</operation>

<operation id="2921" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4019" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01766:3  %sext_ln1118_63 = sext i6 %tmp_184 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_63"/></StgValue>
</operation>

<operation id="2922" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4020" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01766:4  %mul_ln1118_208 = mul i12 %sext_ln1118_63, %sext_ln1116_63

]]></Node>
<StgValue><ssdm name="mul_ln1118_208"/></StgValue>
</operation>

<operation id="2923" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4021" bw="10" op_0_bw="10" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01766:5  %trunc_ln708_244 = call i10 @_ssdm_op_PartSelect.i10.i12.i32.i32(i12 %mul_ln1118_208, i32 2, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln708_244"/></StgValue>
</operation>

<operation id="2924" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4023" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01766:7  switch i4 %w_index30, label %branch704 [
    i4 0, label %branch690
    i4 1, label %branch691
    i4 2, label %branch692
    i4 3, label %branch693
    i4 4, label %branch694
    i4 5, label %branch695
    i4 6, label %branch696
    i4 7, label %branch697
    i4 -8, label %branch698
    i4 -7, label %branch699
    i4 -6, label %branch700
    i4 -5, label %branch701
    i4 -4, label %branch702
    i4 -3, label %branch703
  ]

]]></Node>
<StgValue><ssdm name="switch_ln76"/></StgValue>
</operation>

<operation id="2925" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4070" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01585:0  %phi_ln76_64 = phi i6 [ %kernel_data_V_3_60_load_10, %branch690 ], [ %kernel_data_V_3_61_load_10, %branch691 ], [ %kernel_data_V_3_62_load_10, %branch692 ], [ %kernel_data_V_3_63_load_10, %branch693 ], [ %kernel_data_V_3_64_load_10, %branch694 ], [ %kernel_data_V_3_65_load_10, %branch695 ], [ %kernel_data_V_3_66_load_10, %branch696 ], [ %kernel_data_V_3_67_load_10, %branch697 ], [ %kernel_data_V_3_68_load_10, %branch698 ], [ %kernel_data_V_3_69_load_10, %branch699 ], [ %kernel_data_V_3_70_load_11, %branch700 ], [ %kernel_data_V_3_71_load_11, %branch701 ], [ %kernel_data_V_3_72_load_11, %branch702 ], [ %kernel_data_V_3_73_load_11, %branch703 ], [ %kernel_data_V_3_74_load_11, %branch704 ]

]]></Node>
<StgValue><ssdm name="phi_ln76_64"/></StgValue>
</operation>

<operation id="2926" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4071" bw="6" op_0_bw="6" op_1_bw="432" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01585:1  %tmp_185 = call i6 @_ssdm_op_PartSelect.i6.i432.i32.i32(i432 %w13_V_load, i32 384, i32 389)

]]></Node>
<StgValue><ssdm name="tmp_185"/></StgValue>
</operation>

<operation id="2927" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4072" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01585:2  %sext_ln1116_64 = sext i6 %phi_ln76_64 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1116_64"/></StgValue>
</operation>

<operation id="2928" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4073" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01585:3  %sext_ln1118_64 = sext i6 %tmp_185 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_64"/></StgValue>
</operation>

<operation id="2929" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4074" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01585:4  %mul_ln1118_209 = mul i12 %sext_ln1118_64, %sext_ln1116_64

]]></Node>
<StgValue><ssdm name="mul_ln1118_209"/></StgValue>
</operation>

<operation id="2930" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4075" bw="10" op_0_bw="10" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01585:5  %trunc_ln708_245 = call i10 @_ssdm_op_PartSelect.i10.i12.i32.i32(i12 %mul_ln1118_209, i32 2, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln708_245"/></StgValue>
</operation>

<operation id="2931" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4077" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01585:7  switch i4 %w_index30, label %branch629 [
    i4 0, label %branch615
    i4 1, label %branch616
    i4 2, label %branch617
    i4 3, label %branch618
    i4 4, label %branch619
    i4 5, label %branch620
    i4 6, label %branch621
    i4 7, label %branch622
    i4 -8, label %branch623
    i4 -7, label %branch624
    i4 -6, label %branch625
    i4 -5, label %branch626
    i4 -4, label %branch627
    i4 -3, label %branch628
  ]

]]></Node>
<StgValue><ssdm name="switch_ln76"/></StgValue>
</operation>

<operation id="2932" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4124" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01404:0  %phi_ln76_65 = phi i6 [ %kernel_data_V_3_75_load_11, %branch615 ], [ %kernel_data_V_3_76_load_11, %branch616 ], [ %kernel_data_V_3_77_load_11, %branch617 ], [ %kernel_data_V_3_78_load_11, %branch618 ], [ %kernel_data_V_3_79_load_11, %branch619 ], [ %kernel_data_V_3_80_load_11, %branch620 ], [ %kernel_data_V_3_81_load_11, %branch621 ], [ %kernel_data_V_3_82_load_11, %branch622 ], [ %kernel_data_V_3_83_load_11, %branch623 ], [ %kernel_data_V_3_84_load_11, %branch624 ], [ %kernel_data_V_3_85_load_11, %branch625 ], [ %kernel_data_V_3_86_load_11, %branch626 ], [ %kernel_data_V_3_87_load_11, %branch627 ], [ %kernel_data_V_3_88_load_11, %branch628 ], [ %kernel_data_V_3_89_load_11, %branch629 ]

]]></Node>
<StgValue><ssdm name="phi_ln76_65"/></StgValue>
</operation>

<operation id="2933" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4125" bw="6" op_0_bw="6" op_1_bw="432" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01404:1  %tmp_186 = call i6 @_ssdm_op_PartSelect.i6.i432.i32.i32(i432 %w13_V_load, i32 390, i32 395)

]]></Node>
<StgValue><ssdm name="tmp_186"/></StgValue>
</operation>

<operation id="2934" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4126" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01404:2  %sext_ln1116_65 = sext i6 %phi_ln76_65 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1116_65"/></StgValue>
</operation>

<operation id="2935" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4127" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01404:3  %sext_ln1118_65 = sext i6 %tmp_186 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_65"/></StgValue>
</operation>

<operation id="2936" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4128" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01404:4  %mul_ln1118_210 = mul i12 %sext_ln1118_65, %sext_ln1116_65

]]></Node>
<StgValue><ssdm name="mul_ln1118_210"/></StgValue>
</operation>

<operation id="2937" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4129" bw="10" op_0_bw="10" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01404:5  %trunc_ln708_246 = call i10 @_ssdm_op_PartSelect.i10.i12.i32.i32(i12 %mul_ln1118_210, i32 2, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln708_246"/></StgValue>
</operation>

<operation id="2938" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4142" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01404:18  switch i4 %w_index30, label %branch464 [
    i4 0, label %branch450
    i4 1, label %branch451
    i4 2, label %branch452
    i4 3, label %branch453
    i4 4, label %branch454
    i4 5, label %branch455
    i4 6, label %branch456
    i4 7, label %branch457
    i4 -8, label %branch458
    i4 -7, label %branch459
    i4 -6, label %branch460
    i4 -5, label %branch461
    i4 -4, label %branch462
    i4 -3, label %branch463
  ]

]]></Node>
<StgValue><ssdm name="switch_ln76"/></StgValue>
</operation>

<operation id="2939" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4189" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01223:0  %phi_ln76_66 = phi i6 [ %kernel_data_V_3_0_load_11, %branch450 ], [ %kernel_data_V_3_1_load_11, %branch451 ], [ %kernel_data_V_3_2_load_11, %branch452 ], [ %kernel_data_V_3_3_load_11, %branch453 ], [ %kernel_data_V_3_4_load_11, %branch454 ], [ %kernel_data_V_3_5_load_11, %branch455 ], [ %kernel_data_V_3_6_load_11, %branch456 ], [ %kernel_data_V_3_7_load_11, %branch457 ], [ %kernel_data_V_3_8_load_11, %branch458 ], [ %kernel_data_V_3_9_load_11, %branch459 ], [ %kernel_data_V_3_10_load_12, %branch460 ], [ %kernel_data_V_3_11_load_12, %branch461 ], [ %kernel_data_V_3_12_load_12, %branch462 ], [ %kernel_data_V_3_13_load_12, %branch463 ], [ %kernel_data_V_3_14_load_12, %branch464 ]

]]></Node>
<StgValue><ssdm name="phi_ln76_66"/></StgValue>
</operation>

<operation id="2940" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4190" bw="6" op_0_bw="6" op_1_bw="432" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01223:1  %tmp_187 = call i6 @_ssdm_op_PartSelect.i6.i432.i32.i32(i432 %w13_V_load, i32 396, i32 401)

]]></Node>
<StgValue><ssdm name="tmp_187"/></StgValue>
</operation>

<operation id="2941" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4191" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01223:2  %sext_ln1116_66 = sext i6 %phi_ln76_66 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1116_66"/></StgValue>
</operation>

<operation id="2942" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4192" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01223:3  %sext_ln1118_66 = sext i6 %tmp_187 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_66"/></StgValue>
</operation>

<operation id="2943" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4193" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01223:4  %mul_ln1118_211 = mul i12 %sext_ln1118_66, %sext_ln1116_66

]]></Node>
<StgValue><ssdm name="mul_ln1118_211"/></StgValue>
</operation>

<operation id="2944" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4194" bw="10" op_0_bw="10" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01223:5  %trunc_ln708_247 = call i10 @_ssdm_op_PartSelect.i10.i12.i32.i32(i12 %mul_ln1118_211, i32 2, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln708_247"/></StgValue>
</operation>

<operation id="2945" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4196" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01223:7  switch i4 %w_index30, label %branch389 [
    i4 0, label %branch375
    i4 1, label %branch376
    i4 2, label %branch377
    i4 3, label %branch378
    i4 4, label %branch379
    i4 5, label %branch380
    i4 6, label %branch381
    i4 7, label %branch382
    i4 -8, label %branch383
    i4 -7, label %branch384
    i4 -6, label %branch385
    i4 -5, label %branch386
    i4 -4, label %branch387
    i4 -3, label %branch388
  ]

]]></Node>
<StgValue><ssdm name="switch_ln76"/></StgValue>
</operation>

<operation id="2946" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4243" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01042:0  %phi_ln76_67 = phi i6 [ %kernel_data_V_3_15_load_12, %branch375 ], [ %kernel_data_V_3_16_load_12, %branch376 ], [ %kernel_data_V_3_17_load_12, %branch377 ], [ %kernel_data_V_3_18_load_12, %branch378 ], [ %kernel_data_V_3_19_load_12, %branch379 ], [ %kernel_data_V_3_20_load_12, %branch380 ], [ %kernel_data_V_3_21_load_12, %branch381 ], [ %kernel_data_V_3_22_load_12, %branch382 ], [ %kernel_data_V_3_23_load_12, %branch383 ], [ %kernel_data_V_3_24_load_12, %branch384 ], [ %kernel_data_V_3_25_load_12, %branch385 ], [ %kernel_data_V_3_26_load_12, %branch386 ], [ %kernel_data_V_3_27_load_12, %branch387 ], [ %kernel_data_V_3_28_load_12, %branch388 ], [ %kernel_data_V_3_29_load_12, %branch389 ]

]]></Node>
<StgValue><ssdm name="phi_ln76_67"/></StgValue>
</operation>

<operation id="2947" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4244" bw="6" op_0_bw="6" op_1_bw="432" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01042:1  %tmp_188 = call i6 @_ssdm_op_PartSelect.i6.i432.i32.i32(i432 %w13_V_load, i32 402, i32 407)

]]></Node>
<StgValue><ssdm name="tmp_188"/></StgValue>
</operation>

<operation id="2948" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4245" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01042:2  %sext_ln1116_67 = sext i6 %phi_ln76_67 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1116_67"/></StgValue>
</operation>

<operation id="2949" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4246" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01042:3  %sext_ln1118_67 = sext i6 %tmp_188 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_67"/></StgValue>
</operation>

<operation id="2950" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4247" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01042:4  %mul_ln1118_212 = mul i12 %sext_ln1118_67, %sext_ln1116_67

]]></Node>
<StgValue><ssdm name="mul_ln1118_212"/></StgValue>
</operation>

<operation id="2951" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4248" bw="10" op_0_bw="10" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01042:5  %trunc_ln708_248 = call i10 @_ssdm_op_PartSelect.i10.i12.i32.i32(i12 %mul_ln1118_212, i32 2, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln708_248"/></StgValue>
</operation>

<operation id="2952" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4250" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01042:7  switch i4 %w_index30, label %branch314 [
    i4 0, label %branch300
    i4 1, label %branch301
    i4 2, label %branch302
    i4 3, label %branch303
    i4 4, label %branch304
    i4 5, label %branch305
    i4 6, label %branch306
    i4 7, label %branch307
    i4 -8, label %branch308
    i4 -7, label %branch309
    i4 -6, label %branch310
    i4 -5, label %branch311
    i4 -4, label %branch312
    i4 -3, label %branch313
  ]

]]></Node>
<StgValue><ssdm name="switch_ln76"/></StgValue>
</operation>

<operation id="2953" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4297" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0861:0  %phi_ln76_68 = phi i6 [ %kernel_data_V_3_30_load_11, %branch300 ], [ %kernel_data_V_3_31_load_11, %branch301 ], [ %kernel_data_V_3_32_load_11, %branch302 ], [ %kernel_data_V_3_33_load_11, %branch303 ], [ %kernel_data_V_3_34_load_11, %branch304 ], [ %kernel_data_V_3_35_load_11, %branch305 ], [ %kernel_data_V_3_36_load_11, %branch306 ], [ %kernel_data_V_3_37_load_11, %branch307 ], [ %kernel_data_V_3_38_load_11, %branch308 ], [ %kernel_data_V_3_39_load_11, %branch309 ], [ %kernel_data_V_3_40_load_12, %branch310 ], [ %kernel_data_V_3_41_load_12, %branch311 ], [ %kernel_data_V_3_42_load_12, %branch312 ], [ %kernel_data_V_3_43_load_12, %branch313 ], [ %kernel_data_V_3_44_load_12, %branch314 ]

]]></Node>
<StgValue><ssdm name="phi_ln76_68"/></StgValue>
</operation>

<operation id="2954" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4298" bw="6" op_0_bw="6" op_1_bw="432" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0861:1  %tmp_189 = call i6 @_ssdm_op_PartSelect.i6.i432.i32.i32(i432 %w13_V_load, i32 408, i32 413)

]]></Node>
<StgValue><ssdm name="tmp_189"/></StgValue>
</operation>

<operation id="2955" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4299" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0861:2  %sext_ln1116_68 = sext i6 %phi_ln76_68 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1116_68"/></StgValue>
</operation>

<operation id="2956" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4300" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0861:3  %sext_ln1118_68 = sext i6 %tmp_189 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_68"/></StgValue>
</operation>

<operation id="2957" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4301" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0861:4  %mul_ln1118_213 = mul i12 %sext_ln1118_68, %sext_ln1116_68

]]></Node>
<StgValue><ssdm name="mul_ln1118_213"/></StgValue>
</operation>

<operation id="2958" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4302" bw="10" op_0_bw="10" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0861:5  %trunc_ln708_249 = call i10 @_ssdm_op_PartSelect.i10.i12.i32.i32(i12 %mul_ln1118_213, i32 2, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln708_249"/></StgValue>
</operation>

<operation id="2959" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4304" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0861:7  switch i4 %w_index30, label %branch239 [
    i4 0, label %branch225
    i4 1, label %branch226
    i4 2, label %branch227
    i4 3, label %branch228
    i4 4, label %branch229
    i4 5, label %branch230
    i4 6, label %branch231
    i4 7, label %branch232
    i4 -8, label %branch233
    i4 -7, label %branch234
    i4 -6, label %branch235
    i4 -5, label %branch236
    i4 -4, label %branch237
    i4 -3, label %branch238
  ]

]]></Node>
<StgValue><ssdm name="switch_ln76"/></StgValue>
</operation>

<operation id="2960" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4351" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0680:0  %phi_ln76_69 = phi i6 [ %kernel_data_V_3_45_load_12, %branch225 ], [ %kernel_data_V_3_46_load_12, %branch226 ], [ %kernel_data_V_3_47_load_12, %branch227 ], [ %kernel_data_V_3_48_load_12, %branch228 ], [ %kernel_data_V_3_49_load_12, %branch229 ], [ %kernel_data_V_3_50_load_12, %branch230 ], [ %kernel_data_V_3_51_load_12, %branch231 ], [ %kernel_data_V_3_52_load_12, %branch232 ], [ %kernel_data_V_3_53_load_12, %branch233 ], [ %kernel_data_V_3_54_load_12, %branch234 ], [ %kernel_data_V_3_55_load_12, %branch235 ], [ %kernel_data_V_3_56_load_12, %branch236 ], [ %kernel_data_V_3_57_load_12, %branch237 ], [ %kernel_data_V_3_58_load_12, %branch238 ], [ %kernel_data_V_3_59_load_12, %branch239 ]

]]></Node>
<StgValue><ssdm name="phi_ln76_69"/></StgValue>
</operation>

<operation id="2961" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4352" bw="6" op_0_bw="6" op_1_bw="432" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0680:1  %tmp_190 = call i6 @_ssdm_op_PartSelect.i6.i432.i32.i32(i432 %w13_V_load, i32 414, i32 419)

]]></Node>
<StgValue><ssdm name="tmp_190"/></StgValue>
</operation>

<operation id="2962" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4353" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0680:2  %sext_ln1116_69 = sext i6 %phi_ln76_69 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1116_69"/></StgValue>
</operation>

<operation id="2963" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4354" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0680:3  %sext_ln1118_69 = sext i6 %tmp_190 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_69"/></StgValue>
</operation>

<operation id="2964" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4355" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0680:4  %mul_ln1118_214 = mul i12 %sext_ln1118_69, %sext_ln1116_69

]]></Node>
<StgValue><ssdm name="mul_ln1118_214"/></StgValue>
</operation>

<operation id="2965" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4356" bw="10" op_0_bw="10" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0680:5  %trunc_ln708_250 = call i10 @_ssdm_op_PartSelect.i10.i12.i32.i32(i12 %mul_ln1118_214, i32 2, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln708_250"/></StgValue>
</operation>

<operation id="2966" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4358" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0680:7  switch i4 %w_index30, label %branch164 [
    i4 0, label %branch150
    i4 1, label %branch151
    i4 2, label %branch152
    i4 3, label %branch153
    i4 4, label %branch154
    i4 5, label %branch155
    i4 6, label %branch156
    i4 7, label %branch157
    i4 -8, label %branch158
    i4 -7, label %branch159
    i4 -6, label %branch160
    i4 -5, label %branch161
    i4 -4, label %branch162
    i4 -3, label %branch163
  ]

]]></Node>
<StgValue><ssdm name="switch_ln76"/></StgValue>
</operation>

<operation id="2967" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4405" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0499:0  %phi_ln76_70 = phi i6 [ %kernel_data_V_3_60_load_11, %branch150 ], [ %kernel_data_V_3_61_load_11, %branch151 ], [ %kernel_data_V_3_62_load_11, %branch152 ], [ %kernel_data_V_3_63_load_11, %branch153 ], [ %kernel_data_V_3_64_load_11, %branch154 ], [ %kernel_data_V_3_65_load_11, %branch155 ], [ %kernel_data_V_3_66_load_11, %branch156 ], [ %kernel_data_V_3_67_load_11, %branch157 ], [ %kernel_data_V_3_68_load_11, %branch158 ], [ %kernel_data_V_3_69_load_11, %branch159 ], [ %kernel_data_V_3_70_load_12, %branch160 ], [ %kernel_data_V_3_71_load_12, %branch161 ], [ %kernel_data_V_3_72_load_12, %branch162 ], [ %kernel_data_V_3_73_load_12, %branch163 ], [ %kernel_data_V_3_74_load_12, %branch164 ]

]]></Node>
<StgValue><ssdm name="phi_ln76_70"/></StgValue>
</operation>

<operation id="2968" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4406" bw="6" op_0_bw="6" op_1_bw="432" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0499:1  %tmp_191 = call i6 @_ssdm_op_PartSelect.i6.i432.i32.i32(i432 %w13_V_load, i32 420, i32 425)

]]></Node>
<StgValue><ssdm name="tmp_191"/></StgValue>
</operation>

<operation id="2969" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4407" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0499:2  %sext_ln1116_70 = sext i6 %phi_ln76_70 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1116_70"/></StgValue>
</operation>

<operation id="2970" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4408" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0499:3  %sext_ln1118_70 = sext i6 %tmp_191 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_70"/></StgValue>
</operation>

<operation id="2971" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4409" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0499:4  %mul_ln1118_215 = mul i12 %sext_ln1118_70, %sext_ln1116_70

]]></Node>
<StgValue><ssdm name="mul_ln1118_215"/></StgValue>
</operation>

<operation id="2972" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4410" bw="10" op_0_bw="10" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0499:5  %trunc_ln708_251 = call i10 @_ssdm_op_PartSelect.i10.i12.i32.i32(i12 %mul_ln1118_215, i32 2, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln708_251"/></StgValue>
</operation>

<operation id="2973" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4412" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0499:7  switch i4 %w_index30, label %branch89 [
    i4 0, label %branch75
    i4 1, label %branch76
    i4 2, label %branch77
    i4 3, label %branch78
    i4 4, label %branch79
    i4 5, label %branch80
    i4 6, label %branch81
    i4 7, label %branch82
    i4 -8, label %branch83
    i4 -7, label %branch84
    i4 -6, label %branch85
    i4 -5, label %branch86
    i4 -4, label %branch87
    i4 -3, label %branch88
  ]

]]></Node>
<StgValue><ssdm name="switch_ln76"/></StgValue>
</operation>

<operation id="2974" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4459" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0">
<![CDATA[
ReuseLoop_end:0  %phi_ln76_71 = phi i6 [ %kernel_data_V_3_75_load_12, %branch75 ], [ %kernel_data_V_3_76_load_12, %branch76 ], [ %kernel_data_V_3_77_load_12, %branch77 ], [ %kernel_data_V_3_78_load_12, %branch78 ], [ %kernel_data_V_3_79_load_12, %branch79 ], [ %kernel_data_V_3_80_load_12, %branch80 ], [ %kernel_data_V_3_81_load_12, %branch81 ], [ %kernel_data_V_3_82_load_12, %branch82 ], [ %kernel_data_V_3_83_load_12, %branch83 ], [ %kernel_data_V_3_84_load_12, %branch84 ], [ %kernel_data_V_3_85_load_12, %branch85 ], [ %kernel_data_V_3_86_load_12, %branch86 ], [ %kernel_data_V_3_87_load_12, %branch87 ], [ %kernel_data_V_3_88_load_12, %branch88 ], [ %kernel_data_V_3_89_load_12, %branch89 ]

]]></Node>
<StgValue><ssdm name="phi_ln76_71"/></StgValue>
</operation>

<operation id="2975" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4460" bw="6" op_0_bw="6" op_1_bw="432" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop_end:1  %tmp_192 = call i6 @_ssdm_op_PartSelect.i6.i432.i32.i32(i432 %w13_V_load, i32 426, i32 431)

]]></Node>
<StgValue><ssdm name="tmp_192"/></StgValue>
</operation>

<operation id="2976" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4461" bw="12" op_0_bw="6">
<![CDATA[
ReuseLoop_end:2  %sext_ln1116_71 = sext i6 %phi_ln76_71 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1116_71"/></StgValue>
</operation>

<operation id="2977" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4462" bw="12" op_0_bw="6">
<![CDATA[
ReuseLoop_end:3  %sext_ln1118_71 = sext i6 %tmp_192 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_71"/></StgValue>
</operation>

<operation id="2978" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4463" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
ReuseLoop_end:4  %mul_ln1118_216 = mul i12 %sext_ln1116_71, %sext_ln1118_71

]]></Node>
<StgValue><ssdm name="mul_ln1118_216"/></StgValue>
</operation>

<operation id="2979" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4464" bw="10" op_0_bw="10" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop_end:5  %trunc_ln708_252 = call i10 @_ssdm_op_PartSelect.i10.i12.i32.i32(i12 %mul_ln1118_216, i32 2, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln708_252"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="2980" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="12" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.013270:9  %sext_ln76 = sext i10 %trunc_ln to i12

]]></Node>
<StgValue><ssdm name="sext_ln76"/></StgValue>
</operation>

<operation id="2981" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="11" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.013088:6  %sext_ln76_1 = sext i10 %trunc_ln708_s to i11

]]></Node>
<StgValue><ssdm name="sext_ln76_1"/></StgValue>
</operation>

<operation id="2982" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="11" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.012907:6  %sext_ln76_2 = sext i10 %trunc_ln708_183 to i11

]]></Node>
<StgValue><ssdm name="sext_ln76_2"/></StgValue>
</operation>

<operation id="2983" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="12" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.012726:6  %sext_ln76_3 = sext i10 %trunc_ln708_184 to i12

]]></Node>
<StgValue><ssdm name="sext_ln76_3"/></StgValue>
</operation>

<operation id="2984" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="11" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.012545:6  %sext_ln76_4 = sext i10 %trunc_ln708_185 to i11

]]></Node>
<StgValue><ssdm name="sext_ln76_4"/></StgValue>
</operation>

<operation id="2985" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="11" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.012364:6  %sext_ln703 = sext i10 %trunc_ln708_186 to i11

]]></Node>
<StgValue><ssdm name="sext_ln703"/></StgValue>
</operation>

<operation id="2986" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.012364:7  %add_ln703 = add i11 %sext_ln76_1, %sext_ln76_2

]]></Node>
<StgValue><ssdm name="add_ln703"/></StgValue>
</operation>

<operation id="2987" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="12" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.012364:8  %sext_ln703_1 = sext i11 %add_ln703 to i12

]]></Node>
<StgValue><ssdm name="sext_ln703_1"/></StgValue>
</operation>

<operation id="2988" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.012364:9  %add_ln703_120 = add i12 %sext_ln703_1, %sext_ln76

]]></Node>
<StgValue><ssdm name="add_ln703_120"/></StgValue>
</operation>

<operation id="2989" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.012364:11  %add_ln703_121 = add i11 %sext_ln76_4, %sext_ln703

]]></Node>
<StgValue><ssdm name="add_ln703_121"/></StgValue>
</operation>

<operation id="2990" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="12" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.012364:12  %sext_ln703_3 = sext i11 %add_ln703_121 to i12

]]></Node>
<StgValue><ssdm name="sext_ln703_3"/></StgValue>
</operation>

<operation id="2991" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.012364:13  %add_ln703_122 = add i12 %sext_ln703_3, %sext_ln76_3

]]></Node>
<StgValue><ssdm name="add_ln703_122"/></StgValue>
</operation>

<operation id="2992" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="12" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.012093:6  %sext_ln76_5 = sext i10 %trunc_ln708_187 to i12

]]></Node>
<StgValue><ssdm name="sext_ln76_5"/></StgValue>
</operation>

<operation id="2993" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="11" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011911:6  %sext_ln76_6 = sext i10 %trunc_ln708_188 to i11

]]></Node>
<StgValue><ssdm name="sext_ln76_6"/></StgValue>
</operation>

<operation id="2994" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="11" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011730:6  %sext_ln76_7 = sext i10 %trunc_ln708_189 to i11

]]></Node>
<StgValue><ssdm name="sext_ln76_7"/></StgValue>
</operation>

<operation id="2995" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="12" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011549:6  %sext_ln76_8 = sext i10 %trunc_ln708_190 to i12

]]></Node>
<StgValue><ssdm name="sext_ln76_8"/></StgValue>
</operation>

<operation id="2996" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="11" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011368:6  %sext_ln76_9 = sext i10 %trunc_ln708_191 to i11

]]></Node>
<StgValue><ssdm name="sext_ln76_9"/></StgValue>
</operation>

<operation id="2997" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="11" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011187:6  %sext_ln703_6 = sext i10 %trunc_ln708_192 to i11

]]></Node>
<StgValue><ssdm name="sext_ln703_6"/></StgValue>
</operation>

<operation id="2998" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011187:7  %add_ln703_125 = add i11 %sext_ln76_6, %sext_ln76_7

]]></Node>
<StgValue><ssdm name="add_ln703_125"/></StgValue>
</operation>

<operation id="2999" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="12" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011187:8  %sext_ln703_7 = sext i11 %add_ln703_125 to i12

]]></Node>
<StgValue><ssdm name="sext_ln703_7"/></StgValue>
</operation>

<operation id="3000" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011187:9  %add_ln703_126 = add i12 %sext_ln703_7, %sext_ln76_5

]]></Node>
<StgValue><ssdm name="add_ln703_126"/></StgValue>
</operation>

<operation id="3001" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011187:11  %add_ln703_127 = add i11 %sext_ln76_9, %sext_ln703_6

]]></Node>
<StgValue><ssdm name="add_ln703_127"/></StgValue>
</operation>

<operation id="3002" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="12" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011187:12  %sext_ln703_9 = sext i11 %add_ln703_127 to i12

]]></Node>
<StgValue><ssdm name="sext_ln703_9"/></StgValue>
</operation>

<operation id="3003" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011187:13  %add_ln703_128 = add i12 %sext_ln703_9, %sext_ln76_8

]]></Node>
<StgValue><ssdm name="add_ln703_128"/></StgValue>
</operation>

<operation id="3004" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="12" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011006:6  %sext_ln76_10 = sext i10 %trunc_ln708_193 to i12

]]></Node>
<StgValue><ssdm name="sext_ln76_10"/></StgValue>
</operation>

<operation id="3005" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="11" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.010824:6  %sext_ln76_11 = sext i10 %trunc_ln708_194 to i11

]]></Node>
<StgValue><ssdm name="sext_ln76_11"/></StgValue>
</operation>

<operation id="3006" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="11" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.010643:6  %sext_ln76_12 = sext i10 %trunc_ln708_195 to i11

]]></Node>
<StgValue><ssdm name="sext_ln76_12"/></StgValue>
</operation>

<operation id="3007" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="12" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.010462:6  %sext_ln76_13 = sext i10 %trunc_ln708_196 to i12

]]></Node>
<StgValue><ssdm name="sext_ln76_13"/></StgValue>
</operation>

<operation id="3008" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1396" bw="11" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.010281:6  %sext_ln76_14 = sext i10 %trunc_ln708_197 to i11

]]></Node>
<StgValue><ssdm name="sext_ln76_14"/></StgValue>
</operation>

<operation id="3009" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1450" bw="11" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.010100:6  %sext_ln703_12 = sext i10 %trunc_ln708_198 to i11

]]></Node>
<StgValue><ssdm name="sext_ln703_12"/></StgValue>
</operation>

<operation id="3010" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1451" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.010100:7  %add_ln703_131 = add i11 %sext_ln76_11, %sext_ln76_12

]]></Node>
<StgValue><ssdm name="add_ln703_131"/></StgValue>
</operation>

<operation id="3011" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1452" bw="12" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.010100:8  %sext_ln703_13 = sext i11 %add_ln703_131 to i12

]]></Node>
<StgValue><ssdm name="sext_ln703_13"/></StgValue>
</operation>

<operation id="3012" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1453" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.010100:9  %add_ln703_132 = add i12 %sext_ln703_13, %sext_ln76_10

]]></Node>
<StgValue><ssdm name="add_ln703_132"/></StgValue>
</operation>

<operation id="3013" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1455" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.010100:11  %add_ln703_133 = add i11 %sext_ln76_14, %sext_ln703_12

]]></Node>
<StgValue><ssdm name="add_ln703_133"/></StgValue>
</operation>

<operation id="3014" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1456" bw="12" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.010100:12  %sext_ln703_15 = sext i11 %add_ln703_133 to i12

]]></Node>
<StgValue><ssdm name="sext_ln703_15"/></StgValue>
</operation>

<operation id="3015" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1457" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.010100:13  %add_ln703_134 = add i12 %sext_ln703_15, %sext_ln76_13

]]></Node>
<StgValue><ssdm name="add_ln703_134"/></StgValue>
</operation>

<operation id="3016" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1515" bw="12" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09919:6  %sext_ln76_15 = sext i10 %trunc_ln708_199 to i12

]]></Node>
<StgValue><ssdm name="sext_ln76_15"/></StgValue>
</operation>

<operation id="3017" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1569" bw="11" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09737:6  %sext_ln76_16 = sext i10 %trunc_ln708_200 to i11

]]></Node>
<StgValue><ssdm name="sext_ln76_16"/></StgValue>
</operation>

<operation id="3018" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1623" bw="11" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09556:6  %sext_ln76_17 = sext i10 %trunc_ln708_201 to i11

]]></Node>
<StgValue><ssdm name="sext_ln76_17"/></StgValue>
</operation>

<operation id="3019" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1677" bw="12" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09375:6  %sext_ln76_18 = sext i10 %trunc_ln708_202 to i12

]]></Node>
<StgValue><ssdm name="sext_ln76_18"/></StgValue>
</operation>

<operation id="3020" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1731" bw="11" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09194:6  %sext_ln76_19 = sext i10 %trunc_ln708_203 to i11

]]></Node>
<StgValue><ssdm name="sext_ln76_19"/></StgValue>
</operation>

<operation id="3021" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1785" bw="11" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09013:6  %sext_ln703_18 = sext i10 %trunc_ln708_204 to i11

]]></Node>
<StgValue><ssdm name="sext_ln703_18"/></StgValue>
</operation>

<operation id="3022" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1786" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09013:7  %add_ln703_137 = add i11 %sext_ln76_16, %sext_ln76_17

]]></Node>
<StgValue><ssdm name="add_ln703_137"/></StgValue>
</operation>

<operation id="3023" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1787" bw="12" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09013:8  %sext_ln703_19 = sext i11 %add_ln703_137 to i12

]]></Node>
<StgValue><ssdm name="sext_ln703_19"/></StgValue>
</operation>

<operation id="3024" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1788" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09013:9  %add_ln703_138 = add i12 %sext_ln703_19, %sext_ln76_15

]]></Node>
<StgValue><ssdm name="add_ln703_138"/></StgValue>
</operation>

<operation id="3025" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1790" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09013:11  %add_ln703_139 = add i11 %sext_ln76_19, %sext_ln703_18

]]></Node>
<StgValue><ssdm name="add_ln703_139"/></StgValue>
</operation>

<operation id="3026" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1791" bw="12" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09013:12  %sext_ln703_21 = sext i11 %add_ln703_139 to i12

]]></Node>
<StgValue><ssdm name="sext_ln703_21"/></StgValue>
</operation>

<operation id="3027" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1792" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09013:13  %add_ln703_140 = add i12 %sext_ln703_21, %sext_ln76_18

]]></Node>
<StgValue><ssdm name="add_ln703_140"/></StgValue>
</operation>

<operation id="3028" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1850" bw="12" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.08832:6  %sext_ln76_20 = sext i10 %trunc_ln708_205 to i12

]]></Node>
<StgValue><ssdm name="sext_ln76_20"/></StgValue>
</operation>

<operation id="3029" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1904" bw="11" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.08650:6  %sext_ln76_21 = sext i10 %trunc_ln708_206 to i11

]]></Node>
<StgValue><ssdm name="sext_ln76_21"/></StgValue>
</operation>

<operation id="3030" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1958" bw="11" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.08469:6  %sext_ln76_22 = sext i10 %trunc_ln708_207 to i11

]]></Node>
<StgValue><ssdm name="sext_ln76_22"/></StgValue>
</operation>

<operation id="3031" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2012" bw="12" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.08288:6  %sext_ln76_23 = sext i10 %trunc_ln708_208 to i12

]]></Node>
<StgValue><ssdm name="sext_ln76_23"/></StgValue>
</operation>

<operation id="3032" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2066" bw="11" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.08107:6  %sext_ln76_24 = sext i10 %trunc_ln708_209 to i11

]]></Node>
<StgValue><ssdm name="sext_ln76_24"/></StgValue>
</operation>

<operation id="3033" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2120" bw="11" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07926:6  %sext_ln703_24 = sext i10 %trunc_ln708_210 to i11

]]></Node>
<StgValue><ssdm name="sext_ln703_24"/></StgValue>
</operation>

<operation id="3034" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2121" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07926:7  %add_ln703_143 = add i11 %sext_ln76_21, %sext_ln76_22

]]></Node>
<StgValue><ssdm name="add_ln703_143"/></StgValue>
</operation>

<operation id="3035" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2122" bw="12" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07926:8  %sext_ln703_25 = sext i11 %add_ln703_143 to i12

]]></Node>
<StgValue><ssdm name="sext_ln703_25"/></StgValue>
</operation>

<operation id="3036" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2123" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07926:9  %add_ln703_144 = add i12 %sext_ln703_25, %sext_ln76_20

]]></Node>
<StgValue><ssdm name="add_ln703_144"/></StgValue>
</operation>

<operation id="3037" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2125" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07926:11  %add_ln703_145 = add i11 %sext_ln76_24, %sext_ln703_24

]]></Node>
<StgValue><ssdm name="add_ln703_145"/></StgValue>
</operation>

<operation id="3038" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2126" bw="12" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07926:12  %sext_ln703_27 = sext i11 %add_ln703_145 to i12

]]></Node>
<StgValue><ssdm name="sext_ln703_27"/></StgValue>
</operation>

<operation id="3039" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2127" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07926:13  %add_ln703_146 = add i12 %sext_ln703_27, %sext_ln76_23

]]></Node>
<StgValue><ssdm name="add_ln703_146"/></StgValue>
</operation>

<operation id="3040" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2185" bw="12" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07745:6  %sext_ln76_25 = sext i10 %trunc_ln708_211 to i12

]]></Node>
<StgValue><ssdm name="sext_ln76_25"/></StgValue>
</operation>

<operation id="3041" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2239" bw="11" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07563:6  %sext_ln76_26 = sext i10 %trunc_ln708_212 to i11

]]></Node>
<StgValue><ssdm name="sext_ln76_26"/></StgValue>
</operation>

<operation id="3042" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2293" bw="11" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07382:6  %sext_ln76_27 = sext i10 %trunc_ln708_213 to i11

]]></Node>
<StgValue><ssdm name="sext_ln76_27"/></StgValue>
</operation>

<operation id="3043" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2347" bw="12" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07201:6  %sext_ln76_28 = sext i10 %trunc_ln708_214 to i12

]]></Node>
<StgValue><ssdm name="sext_ln76_28"/></StgValue>
</operation>

<operation id="3044" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2401" bw="11" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07020:6  %sext_ln76_29 = sext i10 %trunc_ln708_215 to i11

]]></Node>
<StgValue><ssdm name="sext_ln76_29"/></StgValue>
</operation>

<operation id="3045" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2455" bw="11" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.06839:6  %sext_ln703_30 = sext i10 %trunc_ln708_216 to i11

]]></Node>
<StgValue><ssdm name="sext_ln703_30"/></StgValue>
</operation>

<operation id="3046" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2456" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.06839:7  %add_ln703_149 = add i11 %sext_ln76_26, %sext_ln76_27

]]></Node>
<StgValue><ssdm name="add_ln703_149"/></StgValue>
</operation>

<operation id="3047" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2457" bw="12" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.06839:8  %sext_ln703_31 = sext i11 %add_ln703_149 to i12

]]></Node>
<StgValue><ssdm name="sext_ln703_31"/></StgValue>
</operation>

<operation id="3048" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2458" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.06839:9  %add_ln703_150 = add i12 %sext_ln703_31, %sext_ln76_25

]]></Node>
<StgValue><ssdm name="add_ln703_150"/></StgValue>
</operation>

<operation id="3049" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2460" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.06839:11  %add_ln703_151 = add i11 %sext_ln76_29, %sext_ln703_30

]]></Node>
<StgValue><ssdm name="add_ln703_151"/></StgValue>
</operation>

<operation id="3050" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2461" bw="12" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.06839:12  %sext_ln703_33 = sext i11 %add_ln703_151 to i12

]]></Node>
<StgValue><ssdm name="sext_ln703_33"/></StgValue>
</operation>

<operation id="3051" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2462" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.06839:13  %add_ln703_152 = add i12 %sext_ln703_33, %sext_ln76_28

]]></Node>
<StgValue><ssdm name="add_ln703_152"/></StgValue>
</operation>

<operation id="3052" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2520" bw="12" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.06658:6  %sext_ln76_30 = sext i10 %trunc_ln708_217 to i12

]]></Node>
<StgValue><ssdm name="sext_ln76_30"/></StgValue>
</operation>

<operation id="3053" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2574" bw="11" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.06476:6  %sext_ln76_31 = sext i10 %trunc_ln708_218 to i11

]]></Node>
<StgValue><ssdm name="sext_ln76_31"/></StgValue>
</operation>

<operation id="3054" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2628" bw="11" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.06295:6  %sext_ln76_32 = sext i10 %trunc_ln708_219 to i11

]]></Node>
<StgValue><ssdm name="sext_ln76_32"/></StgValue>
</operation>

<operation id="3055" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2682" bw="12" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.06114:6  %sext_ln76_33 = sext i10 %trunc_ln708_220 to i12

]]></Node>
<StgValue><ssdm name="sext_ln76_33"/></StgValue>
</operation>

<operation id="3056" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2736" bw="11" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05933:6  %sext_ln76_34 = sext i10 %trunc_ln708_221 to i11

]]></Node>
<StgValue><ssdm name="sext_ln76_34"/></StgValue>
</operation>

<operation id="3057" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2790" bw="11" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05752:6  %sext_ln703_36 = sext i10 %trunc_ln708_222 to i11

]]></Node>
<StgValue><ssdm name="sext_ln703_36"/></StgValue>
</operation>

<operation id="3058" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2791" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05752:7  %add_ln703_155 = add i11 %sext_ln76_31, %sext_ln76_32

]]></Node>
<StgValue><ssdm name="add_ln703_155"/></StgValue>
</operation>

<operation id="3059" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2792" bw="12" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05752:8  %sext_ln703_37 = sext i11 %add_ln703_155 to i12

]]></Node>
<StgValue><ssdm name="sext_ln703_37"/></StgValue>
</operation>

<operation id="3060" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2793" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05752:9  %add_ln703_156 = add i12 %sext_ln703_37, %sext_ln76_30

]]></Node>
<StgValue><ssdm name="add_ln703_156"/></StgValue>
</operation>

<operation id="3061" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2795" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05752:11  %add_ln703_157 = add i11 %sext_ln76_34, %sext_ln703_36

]]></Node>
<StgValue><ssdm name="add_ln703_157"/></StgValue>
</operation>

<operation id="3062" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2796" bw="12" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05752:12  %sext_ln703_39 = sext i11 %add_ln703_157 to i12

]]></Node>
<StgValue><ssdm name="sext_ln703_39"/></StgValue>
</operation>

<operation id="3063" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2797" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05752:13  %add_ln703_158 = add i12 %sext_ln703_39, %sext_ln76_33

]]></Node>
<StgValue><ssdm name="add_ln703_158"/></StgValue>
</operation>

<operation id="3064" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2855" bw="12" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05571:6  %sext_ln76_35 = sext i10 %trunc_ln708_223 to i12

]]></Node>
<StgValue><ssdm name="sext_ln76_35"/></StgValue>
</operation>

<operation id="3065" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2909" bw="11" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05389:6  %sext_ln76_36 = sext i10 %trunc_ln708_224 to i11

]]></Node>
<StgValue><ssdm name="sext_ln76_36"/></StgValue>
</operation>

<operation id="3066" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2963" bw="11" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05208:6  %sext_ln76_37 = sext i10 %trunc_ln708_225 to i11

]]></Node>
<StgValue><ssdm name="sext_ln76_37"/></StgValue>
</operation>

<operation id="3067" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3017" bw="12" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05027:6  %sext_ln76_38 = sext i10 %trunc_ln708_226 to i12

]]></Node>
<StgValue><ssdm name="sext_ln76_38"/></StgValue>
</operation>

<operation id="3068" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3071" bw="11" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04846:6  %sext_ln76_39 = sext i10 %trunc_ln708_227 to i11

]]></Node>
<StgValue><ssdm name="sext_ln76_39"/></StgValue>
</operation>

<operation id="3069" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3125" bw="11" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04665:6  %sext_ln703_42 = sext i10 %trunc_ln708_228 to i11

]]></Node>
<StgValue><ssdm name="sext_ln703_42"/></StgValue>
</operation>

<operation id="3070" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3126" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04665:7  %add_ln703_161 = add i11 %sext_ln76_36, %sext_ln76_37

]]></Node>
<StgValue><ssdm name="add_ln703_161"/></StgValue>
</operation>

<operation id="3071" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3127" bw="12" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04665:8  %sext_ln703_43 = sext i11 %add_ln703_161 to i12

]]></Node>
<StgValue><ssdm name="sext_ln703_43"/></StgValue>
</operation>

<operation id="3072" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3128" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04665:9  %add_ln703_162 = add i12 %sext_ln703_43, %sext_ln76_35

]]></Node>
<StgValue><ssdm name="add_ln703_162"/></StgValue>
</operation>

<operation id="3073" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3130" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04665:11  %add_ln703_163 = add i11 %sext_ln76_39, %sext_ln703_42

]]></Node>
<StgValue><ssdm name="add_ln703_163"/></StgValue>
</operation>

<operation id="3074" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3131" bw="12" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04665:12  %sext_ln703_45 = sext i11 %add_ln703_163 to i12

]]></Node>
<StgValue><ssdm name="sext_ln703_45"/></StgValue>
</operation>

<operation id="3075" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3132" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04665:13  %add_ln703_164 = add i12 %sext_ln703_45, %sext_ln76_38

]]></Node>
<StgValue><ssdm name="add_ln703_164"/></StgValue>
</operation>

<operation id="3076" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3190" bw="12" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04484:6  %sext_ln76_40 = sext i10 %trunc_ln708_229 to i12

]]></Node>
<StgValue><ssdm name="sext_ln76_40"/></StgValue>
</operation>

<operation id="3077" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3244" bw="11" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04302:6  %sext_ln76_41 = sext i10 %trunc_ln708_230 to i11

]]></Node>
<StgValue><ssdm name="sext_ln76_41"/></StgValue>
</operation>

<operation id="3078" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3298" bw="11" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04121:6  %sext_ln76_42 = sext i10 %trunc_ln708_231 to i11

]]></Node>
<StgValue><ssdm name="sext_ln76_42"/></StgValue>
</operation>

<operation id="3079" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3352" bw="12" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03940:6  %sext_ln76_43 = sext i10 %trunc_ln708_232 to i12

]]></Node>
<StgValue><ssdm name="sext_ln76_43"/></StgValue>
</operation>

<operation id="3080" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3406" bw="11" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03759:6  %sext_ln76_44 = sext i10 %trunc_ln708_233 to i11

]]></Node>
<StgValue><ssdm name="sext_ln76_44"/></StgValue>
</operation>

<operation id="3081" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3460" bw="11" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03578:6  %sext_ln703_48 = sext i10 %trunc_ln708_234 to i11

]]></Node>
<StgValue><ssdm name="sext_ln703_48"/></StgValue>
</operation>

<operation id="3082" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3461" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03578:7  %add_ln703_167 = add i11 %sext_ln76_41, %sext_ln76_42

]]></Node>
<StgValue><ssdm name="add_ln703_167"/></StgValue>
</operation>

<operation id="3083" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3462" bw="12" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03578:8  %sext_ln703_49 = sext i11 %add_ln703_167 to i12

]]></Node>
<StgValue><ssdm name="sext_ln703_49"/></StgValue>
</operation>

<operation id="3084" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3463" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03578:9  %add_ln703_168 = add i12 %sext_ln703_49, %sext_ln76_40

]]></Node>
<StgValue><ssdm name="add_ln703_168"/></StgValue>
</operation>

<operation id="3085" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3465" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03578:11  %add_ln703_169 = add i11 %sext_ln76_44, %sext_ln703_48

]]></Node>
<StgValue><ssdm name="add_ln703_169"/></StgValue>
</operation>

<operation id="3086" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3466" bw="12" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03578:12  %sext_ln703_51 = sext i11 %add_ln703_169 to i12

]]></Node>
<StgValue><ssdm name="sext_ln703_51"/></StgValue>
</operation>

<operation id="3087" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3467" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03578:13  %add_ln703_170 = add i12 %sext_ln703_51, %sext_ln76_43

]]></Node>
<StgValue><ssdm name="add_ln703_170"/></StgValue>
</operation>

<operation id="3088" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3525" bw="12" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03397:6  %sext_ln76_45 = sext i10 %trunc_ln708_235 to i12

]]></Node>
<StgValue><ssdm name="sext_ln76_45"/></StgValue>
</operation>

<operation id="3089" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3579" bw="11" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03215:6  %sext_ln76_46 = sext i10 %trunc_ln708_236 to i11

]]></Node>
<StgValue><ssdm name="sext_ln76_46"/></StgValue>
</operation>

<operation id="3090" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3633" bw="11" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03034:6  %sext_ln76_47 = sext i10 %trunc_ln708_237 to i11

]]></Node>
<StgValue><ssdm name="sext_ln76_47"/></StgValue>
</operation>

<operation id="3091" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3687" bw="12" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02853:6  %sext_ln76_48 = sext i10 %trunc_ln708_238 to i12

]]></Node>
<StgValue><ssdm name="sext_ln76_48"/></StgValue>
</operation>

<operation id="3092" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3741" bw="11" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02672:6  %sext_ln76_49 = sext i10 %trunc_ln708_239 to i11

]]></Node>
<StgValue><ssdm name="sext_ln76_49"/></StgValue>
</operation>

<operation id="3093" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3795" bw="11" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02491:6  %sext_ln703_54 = sext i10 %trunc_ln708_240 to i11

]]></Node>
<StgValue><ssdm name="sext_ln703_54"/></StgValue>
</operation>

<operation id="3094" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3796" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02491:7  %add_ln703_173 = add i11 %sext_ln76_46, %sext_ln76_47

]]></Node>
<StgValue><ssdm name="add_ln703_173"/></StgValue>
</operation>

<operation id="3095" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3797" bw="12" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02491:8  %sext_ln703_55 = sext i11 %add_ln703_173 to i12

]]></Node>
<StgValue><ssdm name="sext_ln703_55"/></StgValue>
</operation>

<operation id="3096" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3798" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02491:9  %add_ln703_174 = add i12 %sext_ln703_55, %sext_ln76_45

]]></Node>
<StgValue><ssdm name="add_ln703_174"/></StgValue>
</operation>

<operation id="3097" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3800" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02491:11  %add_ln703_175 = add i11 %sext_ln76_49, %sext_ln703_54

]]></Node>
<StgValue><ssdm name="add_ln703_175"/></StgValue>
</operation>

<operation id="3098" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3801" bw="12" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02491:12  %sext_ln703_57 = sext i11 %add_ln703_175 to i12

]]></Node>
<StgValue><ssdm name="sext_ln703_57"/></StgValue>
</operation>

<operation id="3099" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3802" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02491:13  %add_ln703_176 = add i12 %sext_ln703_57, %sext_ln76_48

]]></Node>
<StgValue><ssdm name="add_ln703_176"/></StgValue>
</operation>

<operation id="3100" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3860" bw="12" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02310:6  %sext_ln76_50 = sext i10 %trunc_ln708_241 to i12

]]></Node>
<StgValue><ssdm name="sext_ln76_50"/></StgValue>
</operation>

<operation id="3101" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3914" bw="11" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02128:6  %sext_ln76_51 = sext i10 %trunc_ln708_242 to i11

]]></Node>
<StgValue><ssdm name="sext_ln76_51"/></StgValue>
</operation>

<operation id="3102" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3968" bw="11" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01947:6  %sext_ln76_52 = sext i10 %trunc_ln708_243 to i11

]]></Node>
<StgValue><ssdm name="sext_ln76_52"/></StgValue>
</operation>

<operation id="3103" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4022" bw="12" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01766:6  %sext_ln76_53 = sext i10 %trunc_ln708_244 to i12

]]></Node>
<StgValue><ssdm name="sext_ln76_53"/></StgValue>
</operation>

<operation id="3104" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4076" bw="11" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01585:6  %sext_ln76_54 = sext i10 %trunc_ln708_245 to i11

]]></Node>
<StgValue><ssdm name="sext_ln76_54"/></StgValue>
</operation>

<operation id="3105" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4130" bw="11" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01404:6  %sext_ln703_60 = sext i10 %trunc_ln708_246 to i11

]]></Node>
<StgValue><ssdm name="sext_ln703_60"/></StgValue>
</operation>

<operation id="3106" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4131" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01404:7  %add_ln703_179 = add i11 %sext_ln76_51, %sext_ln76_52

]]></Node>
<StgValue><ssdm name="add_ln703_179"/></StgValue>
</operation>

<operation id="3107" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4132" bw="12" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01404:8  %sext_ln703_61 = sext i11 %add_ln703_179 to i12

]]></Node>
<StgValue><ssdm name="sext_ln703_61"/></StgValue>
</operation>

<operation id="3108" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4133" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01404:9  %add_ln703_180 = add i12 %sext_ln703_61, %sext_ln76_50

]]></Node>
<StgValue><ssdm name="add_ln703_180"/></StgValue>
</operation>

<operation id="3109" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4135" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01404:11  %add_ln703_181 = add i11 %sext_ln76_54, %sext_ln703_60

]]></Node>
<StgValue><ssdm name="add_ln703_181"/></StgValue>
</operation>

<operation id="3110" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4136" bw="12" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01404:12  %sext_ln703_63 = sext i11 %add_ln703_181 to i12

]]></Node>
<StgValue><ssdm name="sext_ln703_63"/></StgValue>
</operation>

<operation id="3111" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4137" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01404:13  %add_ln703_182 = add i12 %sext_ln703_63, %sext_ln76_53

]]></Node>
<StgValue><ssdm name="add_ln703_182"/></StgValue>
</operation>

<operation id="3112" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4195" bw="12" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01223:6  %sext_ln76_55 = sext i10 %trunc_ln708_247 to i12

]]></Node>
<StgValue><ssdm name="sext_ln76_55"/></StgValue>
</operation>

<operation id="3113" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4249" bw="11" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01042:6  %sext_ln76_56 = sext i10 %trunc_ln708_248 to i11

]]></Node>
<StgValue><ssdm name="sext_ln76_56"/></StgValue>
</operation>

<operation id="3114" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4303" bw="11" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0861:6  %sext_ln76_57 = sext i10 %trunc_ln708_249 to i11

]]></Node>
<StgValue><ssdm name="sext_ln76_57"/></StgValue>
</operation>

<operation id="3115" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4357" bw="12" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0680:6  %sext_ln76_58 = sext i10 %trunc_ln708_250 to i12

]]></Node>
<StgValue><ssdm name="sext_ln76_58"/></StgValue>
</operation>

<operation id="3116" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4411" bw="11" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.0499:6  %sext_ln76_59 = sext i10 %trunc_ln708_251 to i11

]]></Node>
<StgValue><ssdm name="sext_ln76_59"/></StgValue>
</operation>

<operation id="3117" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4465" bw="11" op_0_bw="10">
<![CDATA[
ReuseLoop_end:6  %sext_ln703_66 = sext i10 %trunc_ln708_252 to i11

]]></Node>
<StgValue><ssdm name="sext_ln703_66"/></StgValue>
</operation>

<operation id="3118" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4466" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop_end:7  %add_ln703_185 = add i11 %sext_ln76_56, %sext_ln76_57

]]></Node>
<StgValue><ssdm name="add_ln703_185"/></StgValue>
</operation>

<operation id="3119" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4467" bw="12" op_0_bw="11">
<![CDATA[
ReuseLoop_end:8  %sext_ln703_67 = sext i11 %add_ln703_185 to i12

]]></Node>
<StgValue><ssdm name="sext_ln703_67"/></StgValue>
</operation>

<operation id="3120" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4468" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
ReuseLoop_end:9  %add_ln703_186 = add i12 %sext_ln703_67, %sext_ln76_55

]]></Node>
<StgValue><ssdm name="add_ln703_186"/></StgValue>
</operation>

<operation id="3121" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4470" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop_end:11  %add_ln703_187 = add i11 %sext_ln76_59, %sext_ln703_66

]]></Node>
<StgValue><ssdm name="add_ln703_187"/></StgValue>
</operation>

<operation id="3122" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4471" bw="12" op_0_bw="11">
<![CDATA[
ReuseLoop_end:12  %sext_ln703_69 = sext i11 %add_ln703_187 to i12

]]></Node>
<StgValue><ssdm name="sext_ln703_69"/></StgValue>
</operation>

<operation id="3123" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4472" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
ReuseLoop_end:13  %add_ln703_188 = add i12 %sext_ln703_69, %sext_ln76_58

]]></Node>
<StgValue><ssdm name="add_ln703_188"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="3124" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
ReuseLoop_begin:1  %tmp_data_0_V_3828 = phi i14 [ 192, %"nnet::dense_resource<ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13_mult>.region_begin" ], [ %acc_0_V, %ReuseLoop_end ]

]]></Node>
<StgValue><ssdm name="tmp_data_0_V_3828"/></StgValue>
</operation>

<operation id="3125" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
ReuseLoop_begin:2  %tmp_data_1_V_3326 = phi i14 [ 96, %"nnet::dense_resource<ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13_mult>.region_begin" ], [ %acc_1_V, %ReuseLoop_end ]

]]></Node>
<StgValue><ssdm name="tmp_data_1_V_3326"/></StgValue>
</operation>

<operation id="3126" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
ReuseLoop_begin:3  %tmp_data_2_V_3324 = phi i14 [ 120, %"nnet::dense_resource<ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13_mult>.region_begin" ], [ %acc_2_V, %ReuseLoop_end ]

]]></Node>
<StgValue><ssdm name="tmp_data_2_V_3324"/></StgValue>
</operation>

<operation id="3127" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
ReuseLoop_begin:4  %tmp_data_3_V_3022 = phi i14 [ 128, %"nnet::dense_resource<ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13_mult>.region_begin" ], [ %acc_3_V, %ReuseLoop_end ]

]]></Node>
<StgValue><ssdm name="tmp_data_3_V_3022"/></StgValue>
</operation>

<operation id="3128" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
ReuseLoop_begin:5  %tmp_data_4_V_3020 = phi i14 [ 96, %"nnet::dense_resource<ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13_mult>.region_begin" ], [ %acc_4_V, %ReuseLoop_end ]

]]></Node>
<StgValue><ssdm name="tmp_data_4_V_3020"/></StgValue>
</operation>

<operation id="3129" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
ReuseLoop_begin:6  %tmp_data_5_V_2718 = phi i14 [ -112, %"nnet::dense_resource<ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13_mult>.region_begin" ], [ %acc_5_V, %ReuseLoop_end ]

]]></Node>
<StgValue><ssdm name="tmp_data_5_V_2718"/></StgValue>
</operation>

<operation id="3130" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
ReuseLoop_begin:7  %tmp_data_6_V_2716 = phi i14 [ -16, %"nnet::dense_resource<ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13_mult>.region_begin" ], [ %acc_6_V, %ReuseLoop_end ]

]]></Node>
<StgValue><ssdm name="tmp_data_6_V_2716"/></StgValue>
</operation>

<operation id="3131" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
ReuseLoop_begin:8  %tmp_data_7_V_2714 = phi i14 [ 0, %"nnet::dense_resource<ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13_mult>.region_begin" ], [ %acc_7_V, %ReuseLoop_end ]

]]></Node>
<StgValue><ssdm name="tmp_data_7_V_2714"/></StgValue>
</operation>

<operation id="3132" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
ReuseLoop_begin:9  %tmp_data_8_V_2112 = phi i14 [ -256, %"nnet::dense_resource<ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13_mult>.region_begin" ], [ %acc_8_V, %ReuseLoop_end ]

]]></Node>
<StgValue><ssdm name="tmp_data_8_V_2112"/></StgValue>
</operation>

<operation id="3133" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
ReuseLoop_begin:10  %tmp_data_9_V_2110 = phi i14 [ 16, %"nnet::dense_resource<ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13_mult>.region_begin" ], [ %acc_9_V, %ReuseLoop_end ]

]]></Node>
<StgValue><ssdm name="tmp_data_9_V_2110"/></StgValue>
</operation>

<operation id="3134" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
ReuseLoop_begin:11  %tmp_data_10_V_88 = phi i14 [ -48, %"nnet::dense_resource<ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13_mult>.region_begin" ], [ %acc_10_V, %ReuseLoop_end ]

]]></Node>
<StgValue><ssdm name="tmp_data_10_V_88"/></StgValue>
</operation>

<operation id="3135" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
ReuseLoop_begin:12  %tmp_data_11_V_86 = phi i14 [ -128, %"nnet::dense_resource<ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13_mult>.region_begin" ], [ %acc_11_V, %ReuseLoop_end ]

]]></Node>
<StgValue><ssdm name="tmp_data_11_V_86"/></StgValue>
</operation>

<operation id="3136" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
ReuseLoop_begin:13  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str64) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln64"/></StgValue>
</operation>

<operation id="3137" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
ReuseLoop_begin:15  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str24) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln65"/></StgValue>
</operation>

<operation id="3138" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="13" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.012364:10  %sext_ln703_2 = sext i12 %add_ln703_120 to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_2"/></StgValue>
</operation>

<operation id="3139" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="13" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.012364:14  %sext_ln703_4 = sext i12 %add_ln703_122 to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_4"/></StgValue>
</operation>

<operation id="3140" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.012364:15  %add_ln703_123 = add i13 %sext_ln703_4, %sext_ln703_2

]]></Node>
<StgValue><ssdm name="add_ln703_123"/></StgValue>
</operation>

<operation id="3141" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="14" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.012364:16  %sext_ln703_5 = sext i13 %add_ln703_123 to i14

]]></Node>
<StgValue><ssdm name="sext_ln703_5"/></StgValue>
</operation>

<operation id="3142" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.012364:17  %acc_0_V = add i14 %tmp_data_0_V_3828, %sext_ln703_5

]]></Node>
<StgValue><ssdm name="acc_0_V"/></StgValue>
</operation>

<operation id="3143" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="13" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011187:10  %sext_ln703_8 = sext i12 %add_ln703_126 to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_8"/></StgValue>
</operation>

<operation id="3144" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="13" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011187:14  %sext_ln703_10 = sext i12 %add_ln703_128 to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_10"/></StgValue>
</operation>

<operation id="3145" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011187:15  %add_ln703_129 = add i13 %sext_ln703_10, %sext_ln703_8

]]></Node>
<StgValue><ssdm name="add_ln703_129"/></StgValue>
</operation>

<operation id="3146" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="14" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011187:16  %sext_ln703_11 = sext i13 %add_ln703_129 to i14

]]></Node>
<StgValue><ssdm name="sext_ln703_11"/></StgValue>
</operation>

<operation id="3147" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.011187:17  %acc_1_V = add i14 %tmp_data_1_V_3326, %sext_ln703_11

]]></Node>
<StgValue><ssdm name="acc_1_V"/></StgValue>
</operation>

<operation id="3148" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1454" bw="13" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.010100:10  %sext_ln703_14 = sext i12 %add_ln703_132 to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_14"/></StgValue>
</operation>

<operation id="3149" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1458" bw="13" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.010100:14  %sext_ln703_16 = sext i12 %add_ln703_134 to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_16"/></StgValue>
</operation>

<operation id="3150" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1459" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.010100:15  %add_ln703_135 = add i13 %sext_ln703_16, %sext_ln703_14

]]></Node>
<StgValue><ssdm name="add_ln703_135"/></StgValue>
</operation>

<operation id="3151" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1460" bw="14" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.010100:16  %sext_ln703_17 = sext i13 %add_ln703_135 to i14

]]></Node>
<StgValue><ssdm name="sext_ln703_17"/></StgValue>
</operation>

<operation id="3152" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1461" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.010100:17  %acc_2_V = add i14 %tmp_data_2_V_3324, %sext_ln703_17

]]></Node>
<StgValue><ssdm name="acc_2_V"/></StgValue>
</operation>

<operation id="3153" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1789" bw="13" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09013:10  %sext_ln703_20 = sext i12 %add_ln703_138 to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_20"/></StgValue>
</operation>

<operation id="3154" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1793" bw="13" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09013:14  %sext_ln703_22 = sext i12 %add_ln703_140 to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_22"/></StgValue>
</operation>

<operation id="3155" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1794" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09013:15  %add_ln703_141 = add i13 %sext_ln703_22, %sext_ln703_20

]]></Node>
<StgValue><ssdm name="add_ln703_141"/></StgValue>
</operation>

<operation id="3156" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1795" bw="14" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09013:16  %sext_ln703_23 = sext i13 %add_ln703_141 to i14

]]></Node>
<StgValue><ssdm name="sext_ln703_23"/></StgValue>
</operation>

<operation id="3157" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1796" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.09013:17  %acc_3_V = add i14 %tmp_data_3_V_3022, %sext_ln703_23

]]></Node>
<StgValue><ssdm name="acc_3_V"/></StgValue>
</operation>

<operation id="3158" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2124" bw="13" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07926:10  %sext_ln703_26 = sext i12 %add_ln703_144 to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_26"/></StgValue>
</operation>

<operation id="3159" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2128" bw="13" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07926:14  %sext_ln703_28 = sext i12 %add_ln703_146 to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_28"/></StgValue>
</operation>

<operation id="3160" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2129" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07926:15  %add_ln703_147 = add i13 %sext_ln703_28, %sext_ln703_26

]]></Node>
<StgValue><ssdm name="add_ln703_147"/></StgValue>
</operation>

<operation id="3161" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2130" bw="14" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07926:16  %sext_ln703_29 = sext i13 %add_ln703_147 to i14

]]></Node>
<StgValue><ssdm name="sext_ln703_29"/></StgValue>
</operation>

<operation id="3162" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2131" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.07926:17  %acc_4_V = add i14 %tmp_data_4_V_3020, %sext_ln703_29

]]></Node>
<StgValue><ssdm name="acc_4_V"/></StgValue>
</operation>

<operation id="3163" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2459" bw="13" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.06839:10  %sext_ln703_32 = sext i12 %add_ln703_150 to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_32"/></StgValue>
</operation>

<operation id="3164" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2463" bw="13" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.06839:14  %sext_ln703_34 = sext i12 %add_ln703_152 to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_34"/></StgValue>
</operation>

<operation id="3165" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2464" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.06839:15  %add_ln703_153 = add i13 %sext_ln703_34, %sext_ln703_32

]]></Node>
<StgValue><ssdm name="add_ln703_153"/></StgValue>
</operation>

<operation id="3166" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2465" bw="14" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.06839:16  %sext_ln703_35 = sext i13 %add_ln703_153 to i14

]]></Node>
<StgValue><ssdm name="sext_ln703_35"/></StgValue>
</operation>

<operation id="3167" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2466" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.06839:17  %acc_5_V = add i14 %tmp_data_5_V_2718, %sext_ln703_35

]]></Node>
<StgValue><ssdm name="acc_5_V"/></StgValue>
</operation>

<operation id="3168" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2794" bw="13" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05752:10  %sext_ln703_38 = sext i12 %add_ln703_156 to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_38"/></StgValue>
</operation>

<operation id="3169" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2798" bw="13" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05752:14  %sext_ln703_40 = sext i12 %add_ln703_158 to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_40"/></StgValue>
</operation>

<operation id="3170" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2799" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05752:15  %add_ln703_159 = add i13 %sext_ln703_40, %sext_ln703_38

]]></Node>
<StgValue><ssdm name="add_ln703_159"/></StgValue>
</operation>

<operation id="3171" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2800" bw="14" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05752:16  %sext_ln703_41 = sext i13 %add_ln703_159 to i14

]]></Node>
<StgValue><ssdm name="sext_ln703_41"/></StgValue>
</operation>

<operation id="3172" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2801" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.05752:17  %acc_6_V = add i14 %tmp_data_6_V_2716, %sext_ln703_41

]]></Node>
<StgValue><ssdm name="acc_6_V"/></StgValue>
</operation>

<operation id="3173" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3129" bw="13" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04665:10  %sext_ln703_44 = sext i12 %add_ln703_162 to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_44"/></StgValue>
</operation>

<operation id="3174" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3133" bw="13" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04665:14  %sext_ln703_46 = sext i12 %add_ln703_164 to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_46"/></StgValue>
</operation>

<operation id="3175" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3134" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04665:15  %add_ln703_165 = add i13 %sext_ln703_46, %sext_ln703_44

]]></Node>
<StgValue><ssdm name="add_ln703_165"/></StgValue>
</operation>

<operation id="3176" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3135" bw="14" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04665:16  %sext_ln703_47 = sext i13 %add_ln703_165 to i14

]]></Node>
<StgValue><ssdm name="sext_ln703_47"/></StgValue>
</operation>

<operation id="3177" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3136" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.04665:17  %acc_7_V = add i14 %tmp_data_7_V_2714, %sext_ln703_47

]]></Node>
<StgValue><ssdm name="acc_7_V"/></StgValue>
</operation>

<operation id="3178" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3464" bw="13" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03578:10  %sext_ln703_50 = sext i12 %add_ln703_168 to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_50"/></StgValue>
</operation>

<operation id="3179" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3468" bw="13" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03578:14  %sext_ln703_52 = sext i12 %add_ln703_170 to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_52"/></StgValue>
</operation>

<operation id="3180" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3469" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03578:15  %add_ln703_171 = add i13 %sext_ln703_52, %sext_ln703_50

]]></Node>
<StgValue><ssdm name="add_ln703_171"/></StgValue>
</operation>

<operation id="3181" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3470" bw="14" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03578:16  %sext_ln703_53 = sext i13 %add_ln703_171 to i14

]]></Node>
<StgValue><ssdm name="sext_ln703_53"/></StgValue>
</operation>

<operation id="3182" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3471" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.03578:17  %acc_8_V = add i14 %tmp_data_8_V_2112, %sext_ln703_53

]]></Node>
<StgValue><ssdm name="acc_8_V"/></StgValue>
</operation>

<operation id="3183" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3799" bw="13" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02491:10  %sext_ln703_56 = sext i12 %add_ln703_174 to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_56"/></StgValue>
</operation>

<operation id="3184" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3803" bw="13" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02491:14  %sext_ln703_58 = sext i12 %add_ln703_176 to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_58"/></StgValue>
</operation>

<operation id="3185" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3804" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02491:15  %add_ln703_177 = add i13 %sext_ln703_58, %sext_ln703_56

]]></Node>
<StgValue><ssdm name="add_ln703_177"/></StgValue>
</operation>

<operation id="3186" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3805" bw="14" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02491:16  %sext_ln703_59 = sext i13 %add_ln703_177 to i14

]]></Node>
<StgValue><ssdm name="sext_ln703_59"/></StgValue>
</operation>

<operation id="3187" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3806" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.02491:17  %acc_9_V = add i14 %tmp_data_9_V_2110, %sext_ln703_59

]]></Node>
<StgValue><ssdm name="acc_9_V"/></StgValue>
</operation>

<operation id="3188" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4134" bw="13" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01404:10  %sext_ln703_62 = sext i12 %add_ln703_180 to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_62"/></StgValue>
</operation>

<operation id="3189" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4138" bw="13" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01404:14  %sext_ln703_64 = sext i12 %add_ln703_182 to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_64"/></StgValue>
</operation>

<operation id="3190" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4139" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01404:15  %add_ln703_183 = add i13 %sext_ln703_64, %sext_ln703_62

]]></Node>
<StgValue><ssdm name="add_ln703_183"/></StgValue>
</operation>

<operation id="3191" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4140" bw="14" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01404:16  %sext_ln703_65 = sext i13 %add_ln703_183 to i14

]]></Node>
<StgValue><ssdm name="sext_ln703_65"/></StgValue>
</operation>

<operation id="3192" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4141" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.i.i.01404:17  %acc_10_V = add i14 %tmp_data_10_V_88, %sext_ln703_65

]]></Node>
<StgValue><ssdm name="acc_10_V"/></StgValue>
</operation>

<operation id="3193" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4469" bw="13" op_0_bw="12">
<![CDATA[
ReuseLoop_end:10  %sext_ln703_68 = sext i12 %add_ln703_186 to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_68"/></StgValue>
</operation>

<operation id="3194" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4473" bw="13" op_0_bw="12">
<![CDATA[
ReuseLoop_end:14  %sext_ln703_70 = sext i12 %add_ln703_188 to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_70"/></StgValue>
</operation>

<operation id="3195" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4474" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
ReuseLoop_end:15  %add_ln703_189 = add i13 %sext_ln703_70, %sext_ln703_68

]]></Node>
<StgValue><ssdm name="add_ln703_189"/></StgValue>
</operation>

<operation id="3196" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4475" bw="14" op_0_bw="13">
<![CDATA[
ReuseLoop_end:16  %sext_ln703_71 = sext i13 %add_ln703_189 to i14

]]></Node>
<StgValue><ssdm name="sext_ln703_71"/></StgValue>
</operation>

<operation id="3197" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4476" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
ReuseLoop_end:17  %acc_11_V = add i14 %tmp_data_11_V_86, %sext_ln703_71

]]></Node>
<StgValue><ssdm name="acc_11_V"/></StgValue>
</operation>

<operation id="3198" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4477" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
ReuseLoop_end:18  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str64, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="3199" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4479" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
ReuseLoop_end:20  %empty_693 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 15, i64 15, i64 15)

]]></Node>
<StgValue><ssdm name="empty_693"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="3200" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln271_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4482" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
nnet::dense_resource<ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13_mult>.region_end:0  %rend26_i_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([138 x i8]* @nnet_KD_KD_dense_resource_MD_ap_fixed_MD_6_MC_AC_1_MC_AC_s, i32 %rbegin25_i_i) nounwind

]]></Node>
<StgValue><ssdm name="rend26_i_i"/></StgValue>
</operation>

<operation id="3201" st_id="9" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln271_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4483" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="14" op_6_bw="14" op_7_bw="14" op_8_bw="14" op_9_bw="14" op_10_bw="14" op_11_bw="14" op_12_bw="14" op_13_bw="14" op_14_bw="14" op_15_bw="14" op_16_bw="14" op_17_bw="14" op_18_bw="14" op_19_bw="14" op_20_bw="14" op_21_bw="14" op_22_bw="14" op_23_bw="14" op_24_bw="14">
<![CDATA[
nnet::dense_resource<ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13_mult>.region_end:1  call void @_ssdm_op_Write.ap_fifo.volatile.i14P.i14P.i14P.i14P.i14P.i14P.i14P.i14P.i14P.i14P.i14P.i14P(i14* %res_V_data_0_V, i14* %res_V_data_1_V, i14* %res_V_data_2_V, i14* %res_V_data_3_V, i14* %res_V_data_4_V, i14* %res_V_data_5_V, i14* %res_V_data_6_V, i14* %res_V_data_7_V, i14* %res_V_data_8_V, i14* %res_V_data_9_V, i14* %res_V_data_10_V, i14* %res_V_data_11_V, i14 %acc_0_V, i14 %acc_1_V, i14 %acc_2_V, i14 %acc_3_V, i14 %acc_4_V, i14 %acc_5_V, i14 %acc_6_V, i14 %acc_7_V, i14 %acc_8_V, i14 %acc_9_V, i14 %acc_10_V, i14 %acc_11_V)

]]></Node>
<StgValue><ssdm name="write_ln288"/></StgValue>
</operation>

<operation id="3202" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln271_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4484" bw="0" op_0_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13_mult>.region_end:2  br label %._crit_edge22.i.i

]]></Node>
<StgValue><ssdm name="br_ln289"/></StgValue>
</operation>

<operation id="3203" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4486" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge22.i.i:0  %icmp_ln292 = icmp eq i32 %pX_3_load, 5

]]></Node>
<StgValue><ssdm name="icmp_ln292"/></StgValue>
</operation>

<operation id="3204" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4487" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge22.i.i:1  br i1 %icmp_ln292, label %0, label %4

]]></Node>
<StgValue><ssdm name="br_ln292"/></StgValue>
</operation>

<operation id="3205" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4489" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %add_ln305 = add nsw i32 %pX_3_load, 1

]]></Node>
<StgValue><ssdm name="add_ln305"/></StgValue>
</operation>

<operation id="3206" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4490" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  store i32 %add_ln305, i32* @pX_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln305"/></StgValue>
</operation>

<operation id="3207" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
<literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4491" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln307 = add i32 %sX_3_load, 1

]]></Node>
<StgValue><ssdm name="add_ln307"/></StgValue>
</operation>

<operation id="3208" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4492" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %select_ln307 = select i1 %icmp_ln271, i32 2, i32 %add_ln307

]]></Node>
<StgValue><ssdm name="select_ln307"/></StgValue>
</operation>

<operation id="3209" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4496" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  store i32 0, i32* @pX_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln294"/></StgValue>
</operation>

<operation id="3210" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4497" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  store i32 0, i32* @sX_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln295"/></StgValue>
</operation>

<operation id="3211" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4498" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %icmp_ln296 = icmp eq i32 %pY_3_load, 129

]]></Node>
<StgValue><ssdm name="icmp_ln296"/></StgValue>
</operation>

<operation id="3212" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4499" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln296, label %1, label %2

]]></Node>
<StgValue><ssdm name="br_ln296"/></StgValue>
</operation>

<operation id="3213" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="1"/>
<literal name="icmp_ln296" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4501" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %add_ln300 = add nsw i32 %pY_3_load, 1

]]></Node>
<StgValue><ssdm name="add_ln300"/></StgValue>
</operation>

<operation id="3214" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="1"/>
<literal name="icmp_ln296" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4502" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  store i32 %add_ln300, i32* @pY_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln300"/></StgValue>
</operation>

<operation id="3215" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="1"/>
<literal name="icmp_ln296" val="0"/>
<literal name="icmp_ln271_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4503" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln302 = add i32 %sY_3_load, 1

]]></Node>
<StgValue><ssdm name="add_ln302"/></StgValue>
</operation>

<operation id="3216" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="1"/>
<literal name="icmp_ln296" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4504" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %select_ln302 = select i1 %icmp_ln271_1, i32 2, i32 %add_ln302

]]></Node>
<StgValue><ssdm name="select_ln302"/></StgValue>
</operation>

<operation id="3217" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="1"/>
<literal name="icmp_ln296" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4507" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  store i32 0, i32* @pY_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln297"/></StgValue>
</operation>

<operation id="3218" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="1"/>
<literal name="icmp_ln296" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4508" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %3

]]></Node>
<StgValue><ssdm name="br_ln299"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="3219" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4493" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  store i32 %select_ln307, i32* @sX_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln307"/></StgValue>
</operation>

<operation id="3220" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4494" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %"compute_output_buffer_2d<array<ap_fixed<6, 1, 5, 3, 0>, 10u>, array<ap_fixed<14, 6, 5, 3, 0>, 12u>, config13>.exit.i"

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3221" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="1"/>
<literal name="icmp_ln296" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4505" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3222" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4510" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %storemerge_i_i = phi i32 [ %select_ln302, %2 ], [ 0, %1 ]

]]></Node>
<StgValue><ssdm name="storemerge_i_i"/></StgValue>
</operation>

<operation id="3223" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4511" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  store i32 %storemerge_i_i, i32* @sY_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln298"/></StgValue>
</operation>

<operation id="3224" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4512" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %"compute_output_buffer_2d<array<ap_fixed<6, 1, 5, 3, 0>, 10u>, array<ap_fixed<14, 6, 5, 3, 0>, 12u>, config13>.exit.i"

]]></Node>
<StgValue><ssdm name="br_ln304"/></StgValue>
</operation>

<operation id="3225" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4514" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
compute_output_buffer_2d<array<ap_fixed<6, 1, 5, 3, 0>, 10u>, array<ap_fixed<14, 6, 5, 3, 0>, 12u>, config13>.exit.i:0  %icmp_ln78 = icmp eq i10 %indvar_flatten31, -245

]]></Node>
<StgValue><ssdm name="icmp_ln78"/></StgValue>
</operation>

<operation id="3226" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4515" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
compute_output_buffer_2d<array<ap_fixed<6, 1, 5, 3, 0>, 10u>, array<ap_fixed<14, 6, 5, 3, 0>, 12u>, config13>.exit.i:1  br i1 %icmp_ln78, label %"conv_2d_buffer_cl<array<ap_fixed<6, 1, 5, 3, 0>, 10u>, array<ap_fixed<14, 6, 5, 3, 0>, 12u>, config13>.exit", label %.reset

]]></Node>
<StgValue><ssdm name="br_ln78"/></StgValue>
</operation>

<operation id="3227" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4517" bw="0">
<![CDATA[
conv_2d_buffer_cl<array<ap_fixed<6, 1, 5, 3, 0>, 10u>, array<ap_fixed<14, 6, 5, 3, 0>, 12u>, config13>.exit:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln109"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
