# vhdl_tb_gen
Generate a VHDL testbench from the command line since autogeneration was removed with Vivado

This is the first functional version.

For full behavior run ./tbgen.py --help

ToDos
---
  * Add handling for the --clock parameter
  * Further testing of VHDL files
