
F4_flight_controller.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a51c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000300  0800a6b0  0800a6b0  0001a6b0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a9b0  0800a9b0  00020a58  2**0
                  CONTENTS
  4 .ARM          00000008  0800a9b0  0800a9b0  0001a9b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a9b8  0800a9b8  00020a58  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a9b8  0800a9b8  0001a9b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a9bc  0800a9bc  0001a9bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000a58  20000000  0800a9c0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000082c  20000a58  0800b418  00020a58  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001284  0800b418  00021284  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020a58  2**0
                  CONTENTS, READONLY
 12 .debug_info   000228d1  00000000  00000000  00020a88  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00004521  00000000  00000000  00043359  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001688  00000000  00000000  00047880  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001468  00000000  00000000  00048f08  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00025813  00000000  00000000  0004a370  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00018bd4  00000000  00000000  0006fb83  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000cb1cd  00000000  00000000  00088757  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00153924  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000693c  00000000  00000000  001539a0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000a58 	.word	0x20000a58
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800a694 	.word	0x0800a694

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000a5c 	.word	0x20000a5c
 80001cc:	0800a694 	.word	0x0800a694

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b972 	b.w	8000ea4 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9e08      	ldr	r6, [sp, #32]
 8000bde:	4604      	mov	r4, r0
 8000be0:	4688      	mov	r8, r1
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d14b      	bne.n	8000c7e <__udivmoddi4+0xa6>
 8000be6:	428a      	cmp	r2, r1
 8000be8:	4615      	mov	r5, r2
 8000bea:	d967      	bls.n	8000cbc <__udivmoddi4+0xe4>
 8000bec:	fab2 f282 	clz	r2, r2
 8000bf0:	b14a      	cbz	r2, 8000c06 <__udivmoddi4+0x2e>
 8000bf2:	f1c2 0720 	rsb	r7, r2, #32
 8000bf6:	fa01 f302 	lsl.w	r3, r1, r2
 8000bfa:	fa20 f707 	lsr.w	r7, r0, r7
 8000bfe:	4095      	lsls	r5, r2
 8000c00:	ea47 0803 	orr.w	r8, r7, r3
 8000c04:	4094      	lsls	r4, r2
 8000c06:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000c0a:	0c23      	lsrs	r3, r4, #16
 8000c0c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000c10:	fa1f fc85 	uxth.w	ip, r5
 8000c14:	fb0e 8817 	mls	r8, lr, r7, r8
 8000c18:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c1c:	fb07 f10c 	mul.w	r1, r7, ip
 8000c20:	4299      	cmp	r1, r3
 8000c22:	d909      	bls.n	8000c38 <__udivmoddi4+0x60>
 8000c24:	18eb      	adds	r3, r5, r3
 8000c26:	f107 30ff 	add.w	r0, r7, #4294967295
 8000c2a:	f080 811b 	bcs.w	8000e64 <__udivmoddi4+0x28c>
 8000c2e:	4299      	cmp	r1, r3
 8000c30:	f240 8118 	bls.w	8000e64 <__udivmoddi4+0x28c>
 8000c34:	3f02      	subs	r7, #2
 8000c36:	442b      	add	r3, r5
 8000c38:	1a5b      	subs	r3, r3, r1
 8000c3a:	b2a4      	uxth	r4, r4
 8000c3c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000c40:	fb0e 3310 	mls	r3, lr, r0, r3
 8000c44:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c48:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c4c:	45a4      	cmp	ip, r4
 8000c4e:	d909      	bls.n	8000c64 <__udivmoddi4+0x8c>
 8000c50:	192c      	adds	r4, r5, r4
 8000c52:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c56:	f080 8107 	bcs.w	8000e68 <__udivmoddi4+0x290>
 8000c5a:	45a4      	cmp	ip, r4
 8000c5c:	f240 8104 	bls.w	8000e68 <__udivmoddi4+0x290>
 8000c60:	3802      	subs	r0, #2
 8000c62:	442c      	add	r4, r5
 8000c64:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000c68:	eba4 040c 	sub.w	r4, r4, ip
 8000c6c:	2700      	movs	r7, #0
 8000c6e:	b11e      	cbz	r6, 8000c78 <__udivmoddi4+0xa0>
 8000c70:	40d4      	lsrs	r4, r2
 8000c72:	2300      	movs	r3, #0
 8000c74:	e9c6 4300 	strd	r4, r3, [r6]
 8000c78:	4639      	mov	r1, r7
 8000c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7e:	428b      	cmp	r3, r1
 8000c80:	d909      	bls.n	8000c96 <__udivmoddi4+0xbe>
 8000c82:	2e00      	cmp	r6, #0
 8000c84:	f000 80eb 	beq.w	8000e5e <__udivmoddi4+0x286>
 8000c88:	2700      	movs	r7, #0
 8000c8a:	e9c6 0100 	strd	r0, r1, [r6]
 8000c8e:	4638      	mov	r0, r7
 8000c90:	4639      	mov	r1, r7
 8000c92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c96:	fab3 f783 	clz	r7, r3
 8000c9a:	2f00      	cmp	r7, #0
 8000c9c:	d147      	bne.n	8000d2e <__udivmoddi4+0x156>
 8000c9e:	428b      	cmp	r3, r1
 8000ca0:	d302      	bcc.n	8000ca8 <__udivmoddi4+0xd0>
 8000ca2:	4282      	cmp	r2, r0
 8000ca4:	f200 80fa 	bhi.w	8000e9c <__udivmoddi4+0x2c4>
 8000ca8:	1a84      	subs	r4, r0, r2
 8000caa:	eb61 0303 	sbc.w	r3, r1, r3
 8000cae:	2001      	movs	r0, #1
 8000cb0:	4698      	mov	r8, r3
 8000cb2:	2e00      	cmp	r6, #0
 8000cb4:	d0e0      	beq.n	8000c78 <__udivmoddi4+0xa0>
 8000cb6:	e9c6 4800 	strd	r4, r8, [r6]
 8000cba:	e7dd      	b.n	8000c78 <__udivmoddi4+0xa0>
 8000cbc:	b902      	cbnz	r2, 8000cc0 <__udivmoddi4+0xe8>
 8000cbe:	deff      	udf	#255	; 0xff
 8000cc0:	fab2 f282 	clz	r2, r2
 8000cc4:	2a00      	cmp	r2, #0
 8000cc6:	f040 808f 	bne.w	8000de8 <__udivmoddi4+0x210>
 8000cca:	1b49      	subs	r1, r1, r5
 8000ccc:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000cd0:	fa1f f885 	uxth.w	r8, r5
 8000cd4:	2701      	movs	r7, #1
 8000cd6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000cda:	0c23      	lsrs	r3, r4, #16
 8000cdc:	fb0e 111c 	mls	r1, lr, ip, r1
 8000ce0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ce4:	fb08 f10c 	mul.w	r1, r8, ip
 8000ce8:	4299      	cmp	r1, r3
 8000cea:	d907      	bls.n	8000cfc <__udivmoddi4+0x124>
 8000cec:	18eb      	adds	r3, r5, r3
 8000cee:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000cf2:	d202      	bcs.n	8000cfa <__udivmoddi4+0x122>
 8000cf4:	4299      	cmp	r1, r3
 8000cf6:	f200 80cd 	bhi.w	8000e94 <__udivmoddi4+0x2bc>
 8000cfa:	4684      	mov	ip, r0
 8000cfc:	1a59      	subs	r1, r3, r1
 8000cfe:	b2a3      	uxth	r3, r4
 8000d00:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d04:	fb0e 1410 	mls	r4, lr, r0, r1
 8000d08:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000d0c:	fb08 f800 	mul.w	r8, r8, r0
 8000d10:	45a0      	cmp	r8, r4
 8000d12:	d907      	bls.n	8000d24 <__udivmoddi4+0x14c>
 8000d14:	192c      	adds	r4, r5, r4
 8000d16:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d1a:	d202      	bcs.n	8000d22 <__udivmoddi4+0x14a>
 8000d1c:	45a0      	cmp	r8, r4
 8000d1e:	f200 80b6 	bhi.w	8000e8e <__udivmoddi4+0x2b6>
 8000d22:	4618      	mov	r0, r3
 8000d24:	eba4 0408 	sub.w	r4, r4, r8
 8000d28:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d2c:	e79f      	b.n	8000c6e <__udivmoddi4+0x96>
 8000d2e:	f1c7 0c20 	rsb	ip, r7, #32
 8000d32:	40bb      	lsls	r3, r7
 8000d34:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000d38:	ea4e 0e03 	orr.w	lr, lr, r3
 8000d3c:	fa01 f407 	lsl.w	r4, r1, r7
 8000d40:	fa20 f50c 	lsr.w	r5, r0, ip
 8000d44:	fa21 f30c 	lsr.w	r3, r1, ip
 8000d48:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000d4c:	4325      	orrs	r5, r4
 8000d4e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000d52:	0c2c      	lsrs	r4, r5, #16
 8000d54:	fb08 3319 	mls	r3, r8, r9, r3
 8000d58:	fa1f fa8e 	uxth.w	sl, lr
 8000d5c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000d60:	fb09 f40a 	mul.w	r4, r9, sl
 8000d64:	429c      	cmp	r4, r3
 8000d66:	fa02 f207 	lsl.w	r2, r2, r7
 8000d6a:	fa00 f107 	lsl.w	r1, r0, r7
 8000d6e:	d90b      	bls.n	8000d88 <__udivmoddi4+0x1b0>
 8000d70:	eb1e 0303 	adds.w	r3, lr, r3
 8000d74:	f109 30ff 	add.w	r0, r9, #4294967295
 8000d78:	f080 8087 	bcs.w	8000e8a <__udivmoddi4+0x2b2>
 8000d7c:	429c      	cmp	r4, r3
 8000d7e:	f240 8084 	bls.w	8000e8a <__udivmoddi4+0x2b2>
 8000d82:	f1a9 0902 	sub.w	r9, r9, #2
 8000d86:	4473      	add	r3, lr
 8000d88:	1b1b      	subs	r3, r3, r4
 8000d8a:	b2ad      	uxth	r5, r5
 8000d8c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d90:	fb08 3310 	mls	r3, r8, r0, r3
 8000d94:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000d98:	fb00 fa0a 	mul.w	sl, r0, sl
 8000d9c:	45a2      	cmp	sl, r4
 8000d9e:	d908      	bls.n	8000db2 <__udivmoddi4+0x1da>
 8000da0:	eb1e 0404 	adds.w	r4, lr, r4
 8000da4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000da8:	d26b      	bcs.n	8000e82 <__udivmoddi4+0x2aa>
 8000daa:	45a2      	cmp	sl, r4
 8000dac:	d969      	bls.n	8000e82 <__udivmoddi4+0x2aa>
 8000dae:	3802      	subs	r0, #2
 8000db0:	4474      	add	r4, lr
 8000db2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000db6:	fba0 8902 	umull	r8, r9, r0, r2
 8000dba:	eba4 040a 	sub.w	r4, r4, sl
 8000dbe:	454c      	cmp	r4, r9
 8000dc0:	46c2      	mov	sl, r8
 8000dc2:	464b      	mov	r3, r9
 8000dc4:	d354      	bcc.n	8000e70 <__udivmoddi4+0x298>
 8000dc6:	d051      	beq.n	8000e6c <__udivmoddi4+0x294>
 8000dc8:	2e00      	cmp	r6, #0
 8000dca:	d069      	beq.n	8000ea0 <__udivmoddi4+0x2c8>
 8000dcc:	ebb1 050a 	subs.w	r5, r1, sl
 8000dd0:	eb64 0403 	sbc.w	r4, r4, r3
 8000dd4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000dd8:	40fd      	lsrs	r5, r7
 8000dda:	40fc      	lsrs	r4, r7
 8000ddc:	ea4c 0505 	orr.w	r5, ip, r5
 8000de0:	e9c6 5400 	strd	r5, r4, [r6]
 8000de4:	2700      	movs	r7, #0
 8000de6:	e747      	b.n	8000c78 <__udivmoddi4+0xa0>
 8000de8:	f1c2 0320 	rsb	r3, r2, #32
 8000dec:	fa20 f703 	lsr.w	r7, r0, r3
 8000df0:	4095      	lsls	r5, r2
 8000df2:	fa01 f002 	lsl.w	r0, r1, r2
 8000df6:	fa21 f303 	lsr.w	r3, r1, r3
 8000dfa:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000dfe:	4338      	orrs	r0, r7
 8000e00:	0c01      	lsrs	r1, r0, #16
 8000e02:	fbb3 f7fe 	udiv	r7, r3, lr
 8000e06:	fa1f f885 	uxth.w	r8, r5
 8000e0a:	fb0e 3317 	mls	r3, lr, r7, r3
 8000e0e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e12:	fb07 f308 	mul.w	r3, r7, r8
 8000e16:	428b      	cmp	r3, r1
 8000e18:	fa04 f402 	lsl.w	r4, r4, r2
 8000e1c:	d907      	bls.n	8000e2e <__udivmoddi4+0x256>
 8000e1e:	1869      	adds	r1, r5, r1
 8000e20:	f107 3cff 	add.w	ip, r7, #4294967295
 8000e24:	d22f      	bcs.n	8000e86 <__udivmoddi4+0x2ae>
 8000e26:	428b      	cmp	r3, r1
 8000e28:	d92d      	bls.n	8000e86 <__udivmoddi4+0x2ae>
 8000e2a:	3f02      	subs	r7, #2
 8000e2c:	4429      	add	r1, r5
 8000e2e:	1acb      	subs	r3, r1, r3
 8000e30:	b281      	uxth	r1, r0
 8000e32:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e36:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e3a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e3e:	fb00 f308 	mul.w	r3, r0, r8
 8000e42:	428b      	cmp	r3, r1
 8000e44:	d907      	bls.n	8000e56 <__udivmoddi4+0x27e>
 8000e46:	1869      	adds	r1, r5, r1
 8000e48:	f100 3cff 	add.w	ip, r0, #4294967295
 8000e4c:	d217      	bcs.n	8000e7e <__udivmoddi4+0x2a6>
 8000e4e:	428b      	cmp	r3, r1
 8000e50:	d915      	bls.n	8000e7e <__udivmoddi4+0x2a6>
 8000e52:	3802      	subs	r0, #2
 8000e54:	4429      	add	r1, r5
 8000e56:	1ac9      	subs	r1, r1, r3
 8000e58:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000e5c:	e73b      	b.n	8000cd6 <__udivmoddi4+0xfe>
 8000e5e:	4637      	mov	r7, r6
 8000e60:	4630      	mov	r0, r6
 8000e62:	e709      	b.n	8000c78 <__udivmoddi4+0xa0>
 8000e64:	4607      	mov	r7, r0
 8000e66:	e6e7      	b.n	8000c38 <__udivmoddi4+0x60>
 8000e68:	4618      	mov	r0, r3
 8000e6a:	e6fb      	b.n	8000c64 <__udivmoddi4+0x8c>
 8000e6c:	4541      	cmp	r1, r8
 8000e6e:	d2ab      	bcs.n	8000dc8 <__udivmoddi4+0x1f0>
 8000e70:	ebb8 0a02 	subs.w	sl, r8, r2
 8000e74:	eb69 020e 	sbc.w	r2, r9, lr
 8000e78:	3801      	subs	r0, #1
 8000e7a:	4613      	mov	r3, r2
 8000e7c:	e7a4      	b.n	8000dc8 <__udivmoddi4+0x1f0>
 8000e7e:	4660      	mov	r0, ip
 8000e80:	e7e9      	b.n	8000e56 <__udivmoddi4+0x27e>
 8000e82:	4618      	mov	r0, r3
 8000e84:	e795      	b.n	8000db2 <__udivmoddi4+0x1da>
 8000e86:	4667      	mov	r7, ip
 8000e88:	e7d1      	b.n	8000e2e <__udivmoddi4+0x256>
 8000e8a:	4681      	mov	r9, r0
 8000e8c:	e77c      	b.n	8000d88 <__udivmoddi4+0x1b0>
 8000e8e:	3802      	subs	r0, #2
 8000e90:	442c      	add	r4, r5
 8000e92:	e747      	b.n	8000d24 <__udivmoddi4+0x14c>
 8000e94:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e98:	442b      	add	r3, r5
 8000e9a:	e72f      	b.n	8000cfc <__udivmoddi4+0x124>
 8000e9c:	4638      	mov	r0, r7
 8000e9e:	e708      	b.n	8000cb2 <__udivmoddi4+0xda>
 8000ea0:	4637      	mov	r7, r6
 8000ea2:	e6e9      	b.n	8000c78 <__udivmoddi4+0xa0>

08000ea4 <__aeabi_idiv0>:
 8000ea4:	4770      	bx	lr
 8000ea6:	bf00      	nop

08000ea8 <DEBUG_init>:
#include "debug.h"
#include "retarget.h"

extern UART_HandleTypeDef huart6 ;

void DEBUG_init(void){
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	af00      	add	r7, sp, #0
	RetargetInit(&huart6);
 8000eac:	4803      	ldr	r0, [pc, #12]	; (8000ebc <DEBUG_init+0x14>)
 8000eae:	f000 f809 	bl	8000ec4 <RetargetInit>
	printf("Debuger is init\n");
 8000eb2:	4803      	ldr	r0, [pc, #12]	; (8000ec0 <DEBUG_init+0x18>)
 8000eb4:	f007 fc86 	bl	80087c4 <puts>
}
 8000eb8:	bf00      	nop
 8000eba:	bd80      	pop	{r7, pc}
 8000ebc:	200011fc 	.word	0x200011fc
 8000ec0:	0800a6b0 	.word	0x0800a6b0

08000ec4 <RetargetInit>:
#define STDOUT_FILENO 1
#define STDERR_FILENO 2

UART_HandleTypeDef *gHuart;

void RetargetInit(UART_HandleTypeDef *huart) {
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	b082      	sub	sp, #8
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	6078      	str	r0, [r7, #4]
  gHuart = huart;
 8000ecc:	4a07      	ldr	r2, [pc, #28]	; (8000eec <RetargetInit+0x28>)
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	6013      	str	r3, [r2, #0]

  /* Disable I/O buffering for STDOUT stream, so that
   * chars are sent out as soon as they are printed. */
  setvbuf(stdout, NULL, _IONBF, 0);
 8000ed2:	4b07      	ldr	r3, [pc, #28]	; (8000ef0 <RetargetInit+0x2c>)
 8000ed4:	681b      	ldr	r3, [r3, #0]
 8000ed6:	6898      	ldr	r0, [r3, #8]
 8000ed8:	2300      	movs	r3, #0
 8000eda:	2202      	movs	r2, #2
 8000edc:	2100      	movs	r1, #0
 8000ede:	f007 fc79 	bl	80087d4 <setvbuf>
}
 8000ee2:	bf00      	nop
 8000ee4:	3708      	adds	r7, #8
 8000ee6:	46bd      	mov	sp, r7
 8000ee8:	bd80      	pop	{r7, pc}
 8000eea:	bf00      	nop
 8000eec:	20000ad8 	.word	0x20000ad8
 8000ef0:	20000888 	.word	0x20000888

08000ef4 <_isatty>:

int _isatty(int fd) {
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	b082      	sub	sp, #8
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	6078      	str	r0, [r7, #4]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	2b00      	cmp	r3, #0
 8000f00:	db04      	blt.n	8000f0c <_isatty+0x18>
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	2b02      	cmp	r3, #2
 8000f06:	dc01      	bgt.n	8000f0c <_isatty+0x18>
    return 1;
 8000f08:	2301      	movs	r3, #1
 8000f0a:	e005      	b.n	8000f18 <_isatty+0x24>

  errno = EBADF;
 8000f0c:	f006 ff3e 	bl	8007d8c <__errno>
 8000f10:	4602      	mov	r2, r0
 8000f12:	2309      	movs	r3, #9
 8000f14:	6013      	str	r3, [r2, #0]
  return 0;
 8000f16:	2300      	movs	r3, #0
}
 8000f18:	4618      	mov	r0, r3
 8000f1a:	3708      	adds	r7, #8
 8000f1c:	46bd      	mov	sp, r7
 8000f1e:	bd80      	pop	{r7, pc}

08000f20 <_write>:

int _write(int fd, char* ptr, int len) {
 8000f20:	b580      	push	{r7, lr}
 8000f22:	b086      	sub	sp, #24
 8000f24:	af00      	add	r7, sp, #0
 8000f26:	60f8      	str	r0, [r7, #12]
 8000f28:	60b9      	str	r1, [r7, #8]
 8000f2a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef hstatus;

  if (fd == STDOUT_FILENO || fd == STDERR_FILENO) {
 8000f2c:	68fb      	ldr	r3, [r7, #12]
 8000f2e:	2b01      	cmp	r3, #1
 8000f30:	d002      	beq.n	8000f38 <_write+0x18>
 8000f32:	68fb      	ldr	r3, [r7, #12]
 8000f34:	2b02      	cmp	r3, #2
 8000f36:	d110      	bne.n	8000f5a <_write+0x3a>
    hstatus = HAL_UART_Transmit(gHuart, (uint8_t *) ptr, len, 100);
 8000f38:	4b0d      	ldr	r3, [pc, #52]	; (8000f70 <_write+0x50>)
 8000f3a:	6818      	ldr	r0, [r3, #0]
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	b29a      	uxth	r2, r3
 8000f40:	2364      	movs	r3, #100	; 0x64
 8000f42:	68b9      	ldr	r1, [r7, #8]
 8000f44:	f006 f911 	bl	800716a <HAL_UART_Transmit>
 8000f48:	4603      	mov	r3, r0
 8000f4a:	75fb      	strb	r3, [r7, #23]
    if (hstatus == HAL_OK)
 8000f4c:	7dfb      	ldrb	r3, [r7, #23]
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	d101      	bne.n	8000f56 <_write+0x36>
      return len;
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	e008      	b.n	8000f68 <_write+0x48>
    else
      return EIO;
 8000f56:	2305      	movs	r3, #5
 8000f58:	e006      	b.n	8000f68 <_write+0x48>
  }
  errno = EBADF;
 8000f5a:	f006 ff17 	bl	8007d8c <__errno>
 8000f5e:	4602      	mov	r2, r0
 8000f60:	2309      	movs	r3, #9
 8000f62:	6013      	str	r3, [r2, #0]
  return -1;
 8000f64:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000f68:	4618      	mov	r0, r3
 8000f6a:	3718      	adds	r7, #24
 8000f6c:	46bd      	mov	sp, r7
 8000f6e:	bd80      	pop	{r7, pc}
 8000f70:	20000ad8 	.word	0x20000ad8

08000f74 <_close>:

int _close(int fd) {
 8000f74:	b580      	push	{r7, lr}
 8000f76:	b082      	sub	sp, #8
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	6078      	str	r0, [r7, #4]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	db04      	blt.n	8000f8c <_close+0x18>
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	2b02      	cmp	r3, #2
 8000f86:	dc01      	bgt.n	8000f8c <_close+0x18>
    return 0;
 8000f88:	2300      	movs	r3, #0
 8000f8a:	e006      	b.n	8000f9a <_close+0x26>

  errno = EBADF;
 8000f8c:	f006 fefe 	bl	8007d8c <__errno>
 8000f90:	4602      	mov	r2, r0
 8000f92:	2309      	movs	r3, #9
 8000f94:	6013      	str	r3, [r2, #0]
  return -1;
 8000f96:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000f9a:	4618      	mov	r0, r3
 8000f9c:	3708      	adds	r7, #8
 8000f9e:	46bd      	mov	sp, r7
 8000fa0:	bd80      	pop	{r7, pc}

08000fa2 <_lseek>:

int _lseek(int fd, int ptr, int dir) {
 8000fa2:	b580      	push	{r7, lr}
 8000fa4:	b084      	sub	sp, #16
 8000fa6:	af00      	add	r7, sp, #0
 8000fa8:	60f8      	str	r0, [r7, #12]
 8000faa:	60b9      	str	r1, [r7, #8]
 8000fac:	607a      	str	r2, [r7, #4]
  (void) fd;
  (void) ptr;
  (void) dir;

  errno = EBADF;
 8000fae:	f006 feed 	bl	8007d8c <__errno>
 8000fb2:	4602      	mov	r2, r0
 8000fb4:	2309      	movs	r3, #9
 8000fb6:	6013      	str	r3, [r2, #0]
  return -1;
 8000fb8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000fbc:	4618      	mov	r0, r3
 8000fbe:	3710      	adds	r7, #16
 8000fc0:	46bd      	mov	sp, r7
 8000fc2:	bd80      	pop	{r7, pc}

08000fc4 <_read>:

int _read(int fd, char* ptr, int len) {
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	b086      	sub	sp, #24
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	60f8      	str	r0, [r7, #12]
 8000fcc:	60b9      	str	r1, [r7, #8]
 8000fce:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef hstatus;

  if (fd == STDIN_FILENO) {
 8000fd0:	68fb      	ldr	r3, [r7, #12]
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	d110      	bne.n	8000ff8 <_read+0x34>
    hstatus = HAL_UART_Receive(gHuart, (uint8_t *) ptr, 1, HAL_MAX_DELAY);
 8000fd6:	4b0e      	ldr	r3, [pc, #56]	; (8001010 <_read+0x4c>)
 8000fd8:	6818      	ldr	r0, [r3, #0]
 8000fda:	f04f 33ff 	mov.w	r3, #4294967295
 8000fde:	2201      	movs	r2, #1
 8000fe0:	68b9      	ldr	r1, [r7, #8]
 8000fe2:	f006 f95b 	bl	800729c <HAL_UART_Receive>
 8000fe6:	4603      	mov	r3, r0
 8000fe8:	75fb      	strb	r3, [r7, #23]
    if (hstatus == HAL_OK)
 8000fea:	7dfb      	ldrb	r3, [r7, #23]
 8000fec:	2b00      	cmp	r3, #0
 8000fee:	d101      	bne.n	8000ff4 <_read+0x30>
      return 1;
 8000ff0:	2301      	movs	r3, #1
 8000ff2:	e008      	b.n	8001006 <_read+0x42>
    else
      return EIO;
 8000ff4:	2305      	movs	r3, #5
 8000ff6:	e006      	b.n	8001006 <_read+0x42>
  }
  errno = EBADF;
 8000ff8:	f006 fec8 	bl	8007d8c <__errno>
 8000ffc:	4602      	mov	r2, r0
 8000ffe:	2309      	movs	r3, #9
 8001000:	6013      	str	r3, [r2, #0]
  return -1;
 8001002:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001006:	4618      	mov	r0, r3
 8001008:	3718      	adds	r7, #24
 800100a:	46bd      	mov	sp, r7
 800100c:	bd80      	pop	{r7, pc}
 800100e:	bf00      	nop
 8001010:	20000ad8 	.word	0x20000ad8

08001014 <_fstat>:

int _fstat(int fd, struct stat* st) {
 8001014:	b580      	push	{r7, lr}
 8001016:	b082      	sub	sp, #8
 8001018:	af00      	add	r7, sp, #0
 800101a:	6078      	str	r0, [r7, #4]
 800101c:	6039      	str	r1, [r7, #0]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO) {
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	2b00      	cmp	r3, #0
 8001022:	db08      	blt.n	8001036 <_fstat+0x22>
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	2b02      	cmp	r3, #2
 8001028:	dc05      	bgt.n	8001036 <_fstat+0x22>
    st->st_mode = S_IFCHR;
 800102a:	683b      	ldr	r3, [r7, #0]
 800102c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001030:	605a      	str	r2, [r3, #4]
    return 0;
 8001032:	2300      	movs	r3, #0
 8001034:	e005      	b.n	8001042 <_fstat+0x2e>
  }

  errno = EBADF;
 8001036:	f006 fea9 	bl	8007d8c <__errno>
 800103a:	4602      	mov	r2, r0
 800103c:	2309      	movs	r3, #9
 800103e:	6013      	str	r3, [r2, #0]
  return 0;
 8001040:	2300      	movs	r3, #0
}
 8001042:	4618      	mov	r0, r3
 8001044:	3708      	adds	r7, #8
 8001046:	46bd      	mov	sp, r7
 8001048:	bd80      	pop	{r7, pc}
	...

0800104c <gyro_init_ok_func>:
		//Events array
		[EVENT_MAIN_GYRO_INIT_OK] = DEFINE_EVENT(gyro_init_ok_func, 1, EVENT_ENABLED),
		[EVENT_MAIN_ACC_INIT_OK] = DEFINE_EVENT(acc_init_ok_func, 1, EVENT_DISABLED)
};

static void gyro_init_ok_func(mask_def_ids_t mask_id){
 800104c:	b580      	push	{r7, lr}
 800104e:	b082      	sub	sp, #8
 8001050:	af00      	add	r7, sp, #0
 8001052:	4603      	mov	r3, r0
 8001054:	71fb      	strb	r3, [r7, #7]
	//On dit que le gyro est ok et qu'il effectu des mesures
	EVENT_Set_flag(FLAG_GYRO_READING);
 8001056:	2001      	movs	r0, #1
 8001058:	f000 f954 	bl	8001304 <EVENT_Set_flag>
	//On lance la tche d'update du gyro
	SCHEDULER_enable_task(TASK_GYRO_UPDATE, TRUE);
 800105c:	2101      	movs	r1, #1
 800105e:	2003      	movs	r0, #3
 8001060:	f000 fc76 	bl	8001950 <SCHEDULER_enable_task>
	events_main[EVENT_MAIN_GYRO_INIT_OK].state = EVENT_DISABLED ;
 8001064:	4b03      	ldr	r3, [pc, #12]	; (8001074 <gyro_init_ok_func+0x28>)
 8001066:	2201      	movs	r2, #1
 8001068:	f883 20ac 	strb.w	r2, [r3, #172]	; 0xac
}
 800106c:	bf00      	nop
 800106e:	3708      	adds	r7, #8
 8001070:	46bd      	mov	sp, r7
 8001072:	bd80      	pop	{r7, pc}
 8001074:	20000000 	.word	0x20000000

08001078 <acc_init_ok_func>:

static void acc_init_ok_func(mask_def_ids_t mask_id){
 8001078:	b580      	push	{r7, lr}
 800107a:	b082      	sub	sp, #8
 800107c:	af00      	add	r7, sp, #0
 800107e:	4603      	mov	r3, r0
 8001080:	71fb      	strb	r3, [r7, #7]
	//On dit que le gyro est ok et qu'il effectu des mesures
	EVENT_Set_flag(FLAG_ACC_READING);
 8001082:	2005      	movs	r0, #5
 8001084:	f000 f93e 	bl	8001304 <EVENT_Set_flag>
	//On lance la tche d'update du gyro
	SCHEDULER_enable_task(TASK_ACC_UPDATE, TRUE);
 8001088:	2101      	movs	r1, #1
 800108a:	2005      	movs	r0, #5
 800108c:	f000 fc60 	bl	8001950 <SCHEDULER_enable_task>
	events_main[EVENT_MAIN_ACC_INIT_OK].state = EVENT_DISABLED ;
 8001090:	4b03      	ldr	r3, [pc, #12]	; (80010a0 <acc_init_ok_func+0x28>)
 8001092:	2201      	movs	r2, #1
 8001094:	f883 2160 	strb.w	r2, [r3, #352]	; 0x160
}
 8001098:	bf00      	nop
 800109a:	3708      	adds	r7, #8
 800109c:	46bd      	mov	sp, r7
 800109e:	bd80      	pop	{r7, pc}
 80010a0:	20000000 	.word	0x20000000

080010a4 <gyro_data_ready_func>:
		//Events array
		[EVENT_IT_GYRO_DATA_READY] = DEFINE_EVENT(gyro_data_ready_func, 1, EVENT_ENABLED),
		[EVENT_IT_ACC_DATA_READY] = DEFINE_EVENT(acc_data_ready_func, 1, EVENT_ENABLED)
};

static void gyro_data_ready_func(mask_def_ids_t mask_id){
 80010a4:	b580      	push	{r7, lr}
 80010a6:	b082      	sub	sp, #8
 80010a8:	af00      	add	r7, sp, #0
 80010aa:	4603      	mov	r3, r0
 80010ac:	71fb      	strb	r3, [r7, #7]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80010ae:	b672      	cpsid	i
	__disable_irq();
	MASK_clean_flag(&flags, FLAG_GYRO_DATA_READY);
 80010b0:	2102      	movs	r1, #2
 80010b2:	4806      	ldr	r0, [pc, #24]	; (80010cc <gyro_data_ready_func+0x28>)
 80010b4:	f000 fa38 	bl	8001528 <MASK_clean_flag>
  __ASM volatile ("cpsie i" : : : "memory");
 80010b8:	b662      	cpsie	i
	__enable_irq();
	//On lance la tche d'update du gyro
	SCHEDULER_enable_task(TASK_GYRO_FILTER, TRUE);
 80010ba:	2101      	movs	r1, #1
 80010bc:	2004      	movs	r0, #4
 80010be:	f000 fc47 	bl	8001950 <SCHEDULER_enable_task>
}
 80010c2:	bf00      	nop
 80010c4:	3708      	adds	r7, #8
 80010c6:	46bd      	mov	sp, r7
 80010c8:	bd80      	pop	{r7, pc}
 80010ca:	bf00      	nop
 80010cc:	20000a74 	.word	0x20000a74

080010d0 <acc_data_ready_func>:

static void acc_data_ready_func(mask_def_ids_t mask_id){
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b082      	sub	sp, #8
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	4603      	mov	r3, r0
 80010d8:	71fb      	strb	r3, [r7, #7]
  __ASM volatile ("cpsid i" : : : "memory");
 80010da:	b672      	cpsid	i
	__disable_irq();
	MASK_clean_flag(&flags, FLAG_ACC_DATA_READY);
 80010dc:	2106      	movs	r1, #6
 80010de:	4806      	ldr	r0, [pc, #24]	; (80010f8 <acc_data_ready_func+0x28>)
 80010e0:	f000 fa22 	bl	8001528 <MASK_clean_flag>
  __ASM volatile ("cpsie i" : : : "memory");
 80010e4:	b662      	cpsie	i
	__enable_irq();
	//On lance la tche d'update du gyro
	SCHEDULER_enable_task(TASK_ACC_FILTER, TRUE);
 80010e6:	2101      	movs	r1, #1
 80010e8:	2006      	movs	r0, #6
 80010ea:	f000 fc31 	bl	8001950 <SCHEDULER_enable_task>
}
 80010ee:	bf00      	nop
 80010f0:	3708      	adds	r7, #8
 80010f2:	46bd      	mov	sp, r7
 80010f4:	bd80      	pop	{r7, pc}
 80010f6:	bf00      	nop
 80010f8:	20000a74 	.word	0x20000a74

080010fc <EVENT_process_events_main>:


//Dclenchement des events en main
void EVENT_process_events_main(){
 80010fc:	b590      	push	{r4, r7, lr}
 80010fe:	b085      	sub	sp, #20
 8001100:	af00      	add	r7, sp, #0
	if(initialized){
 8001102:	4b3c      	ldr	r3, [pc, #240]	; (80011f4 <EVENT_process_events_main+0xf8>)
 8001104:	681b      	ldr	r3, [r3, #0]
 8001106:	2b00      	cmp	r3, #0
 8001108:	d06f      	beq.n	80011ea <EVENT_process_events_main+0xee>
	//Pout chaque event
		for(uint32_t e = 0; e < EVENT_MAIN_COUNT; e ++){
 800110a:	2300      	movs	r3, #0
 800110c:	60fb      	str	r3, [r7, #12]
 800110e:	e069      	b.n	80011e4 <EVENT_process_events_main+0xe8>

			uint32_t m = 0 ;
 8001110:	2300      	movs	r3, #0
 8001112:	60bb      	str	r3, [r7, #8]
			bool_e function_did_run_once = FALSE ;
 8001114:	2300      	movs	r3, #0
 8001116:	607b      	str	r3, [r7, #4]
			//On test chaque paires de masque
			while(m < events_main[e].nb_mask && !function_did_run_once && events_main[e].state == EVENT_ENABLED){
 8001118:	e049      	b.n	80011ae <EVENT_process_events_main+0xb2>
				if(Mask_test_and(events_main[e].mask_and[m], flags)){		//Mask and test
 800111a:	4837      	ldr	r0, [pc, #220]	; (80011f8 <EVENT_process_events_main+0xfc>)
 800111c:	4937      	ldr	r1, [pc, #220]	; (80011fc <EVENT_process_events_main+0x100>)
 800111e:	68ba      	ldr	r2, [r7, #8]
 8001120:	68fb      	ldr	r3, [r7, #12]
 8001122:	00d2      	lsls	r2, r2, #3
 8001124:	24b4      	movs	r4, #180	; 0xb4
 8001126:	fb04 f303 	mul.w	r3, r4, r3
 800112a:	4413      	add	r3, r2
 800112c:	4419      	add	r1, r3
 800112e:	e890 000c 	ldmia.w	r0, {r2, r3}
 8001132:	c903      	ldmia	r1, {r0, r1}
 8001134:	f000 f969 	bl	800140a <Mask_test_and>
 8001138:	4603      	mov	r3, r0
 800113a:	2b00      	cmp	r3, #0
 800113c:	d034      	beq.n	80011a8 <EVENT_process_events_main+0xac>
					if(Mask_test_or(events_main[e].mask_or[m], flags)){		//Mask or test
 800113e:	482e      	ldr	r0, [pc, #184]	; (80011f8 <EVENT_process_events_main+0xfc>)
 8001140:	492e      	ldr	r1, [pc, #184]	; (80011fc <EVENT_process_events_main+0x100>)
 8001142:	68bb      	ldr	r3, [r7, #8]
 8001144:	1dda      	adds	r2, r3, #7
 8001146:	68fb      	ldr	r3, [r7, #12]
 8001148:	00d2      	lsls	r2, r2, #3
 800114a:	24b4      	movs	r4, #180	; 0xb4
 800114c:	fb04 f303 	mul.w	r3, r4, r3
 8001150:	4413      	add	r3, r2
 8001152:	4419      	add	r1, r3
 8001154:	e890 000c 	ldmia.w	r0, {r2, r3}
 8001158:	c903      	ldmia	r1, {r0, r1}
 800115a:	f000 f989 	bl	8001470 <Mask_test_or>
 800115e:	4603      	mov	r3, r0
 8001160:	2b00      	cmp	r3, #0
 8001162:	d021      	beq.n	80011a8 <EVENT_process_events_main+0xac>
						if(!Mask_test_or(events_main[e].mask_not[m], flags)){	//Mask not test
 8001164:	4824      	ldr	r0, [pc, #144]	; (80011f8 <EVENT_process_events_main+0xfc>)
 8001166:	4925      	ldr	r1, [pc, #148]	; (80011fc <EVENT_process_events_main+0x100>)
 8001168:	68bb      	ldr	r3, [r7, #8]
 800116a:	f103 020e 	add.w	r2, r3, #14
 800116e:	68fb      	ldr	r3, [r7, #12]
 8001170:	00d2      	lsls	r2, r2, #3
 8001172:	24b4      	movs	r4, #180	; 0xb4
 8001174:	fb04 f303 	mul.w	r3, r4, r3
 8001178:	4413      	add	r3, r2
 800117a:	4419      	add	r1, r3
 800117c:	e890 000c 	ldmia.w	r0, {r2, r3}
 8001180:	c903      	ldmia	r1, {r0, r1}
 8001182:	f000 f975 	bl	8001470 <Mask_test_or>
 8001186:	4603      	mov	r3, r0
 8001188:	2b00      	cmp	r3, #0
 800118a:	d10d      	bne.n	80011a8 <EVENT_process_events_main+0xac>
							events_main[e].function(m);
 800118c:	4a1b      	ldr	r2, [pc, #108]	; (80011fc <EVENT_process_events_main+0x100>)
 800118e:	68fb      	ldr	r3, [r7, #12]
 8001190:	21b4      	movs	r1, #180	; 0xb4
 8001192:	fb01 f303 	mul.w	r3, r1, r3
 8001196:	4413      	add	r3, r2
 8001198:	33b0      	adds	r3, #176	; 0xb0
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	68ba      	ldr	r2, [r7, #8]
 800119e:	b2d2      	uxtb	r2, r2
 80011a0:	4610      	mov	r0, r2
 80011a2:	4798      	blx	r3
							function_did_run_once = TRUE ;
 80011a4:	2301      	movs	r3, #1
 80011a6:	607b      	str	r3, [r7, #4]
						}
					}
				}
				m++ ;
 80011a8:	68bb      	ldr	r3, [r7, #8]
 80011aa:	3301      	adds	r3, #1
 80011ac:	60bb      	str	r3, [r7, #8]
			while(m < events_main[e].nb_mask && !function_did_run_once && events_main[e].state == EVENT_ENABLED){
 80011ae:	4a13      	ldr	r2, [pc, #76]	; (80011fc <EVENT_process_events_main+0x100>)
 80011b0:	68fb      	ldr	r3, [r7, #12]
 80011b2:	21b4      	movs	r1, #180	; 0xb4
 80011b4:	fb01 f303 	mul.w	r3, r1, r3
 80011b8:	4413      	add	r3, r2
 80011ba:	33a8      	adds	r3, #168	; 0xa8
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	68ba      	ldr	r2, [r7, #8]
 80011c0:	429a      	cmp	r2, r3
 80011c2:	d20c      	bcs.n	80011de <EVENT_process_events_main+0xe2>
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	d109      	bne.n	80011de <EVENT_process_events_main+0xe2>
 80011ca:	4a0c      	ldr	r2, [pc, #48]	; (80011fc <EVENT_process_events_main+0x100>)
 80011cc:	68fb      	ldr	r3, [r7, #12]
 80011ce:	21b4      	movs	r1, #180	; 0xb4
 80011d0:	fb01 f303 	mul.w	r3, r1, r3
 80011d4:	4413      	add	r3, r2
 80011d6:	33ac      	adds	r3, #172	; 0xac
 80011d8:	781b      	ldrb	r3, [r3, #0]
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d09d      	beq.n	800111a <EVENT_process_events_main+0x1e>
		for(uint32_t e = 0; e < EVENT_MAIN_COUNT; e ++){
 80011de:	68fb      	ldr	r3, [r7, #12]
 80011e0:	3301      	adds	r3, #1
 80011e2:	60fb      	str	r3, [r7, #12]
 80011e4:	68fb      	ldr	r3, [r7, #12]
 80011e6:	2b01      	cmp	r3, #1
 80011e8:	d992      	bls.n	8001110 <EVENT_process_events_main+0x14>
			}

		}
	}
}
 80011ea:	bf00      	nop
 80011ec:	3714      	adds	r7, #20
 80011ee:	46bd      	mov	sp, r7
 80011f0:	bd90      	pop	{r4, r7, pc}
 80011f2:	bf00      	nop
 80011f4:	20000a88 	.word	0x20000a88
 80011f8:	20000a74 	.word	0x20000a74
 80011fc:	20000000 	.word	0x20000000

08001200 <EVENT_process_events_it>:

//Dclenchement des events en it
void EVENT_process_events_it(){
 8001200:	b590      	push	{r4, r7, lr}
 8001202:	b085      	sub	sp, #20
 8001204:	af00      	add	r7, sp, #0
	if(initialized){
 8001206:	4b3c      	ldr	r3, [pc, #240]	; (80012f8 <EVENT_process_events_it+0xf8>)
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	2b00      	cmp	r3, #0
 800120c:	d06f      	beq.n	80012ee <EVENT_process_events_it+0xee>
	//Pout chaque event
		for(uint32_t e = 0; e < EVENT_IT_COUNT; e ++){
 800120e:	2300      	movs	r3, #0
 8001210:	60fb      	str	r3, [r7, #12]
 8001212:	e069      	b.n	80012e8 <EVENT_process_events_it+0xe8>
			uint32_t m = 0 ;
 8001214:	2300      	movs	r3, #0
 8001216:	60bb      	str	r3, [r7, #8]
			bool_e function_did_run_once = FALSE ;
 8001218:	2300      	movs	r3, #0
 800121a:	607b      	str	r3, [r7, #4]
			//On test chaque paires de masque
			while(m < events_it[e].nb_mask && !function_did_run_once && events_it[e].state == EVENT_ENABLED){
 800121c:	e049      	b.n	80012b2 <EVENT_process_events_it+0xb2>
				if(Mask_test_and(events_it[e].mask_and[m], flags)){		//Mask and test
 800121e:	4837      	ldr	r0, [pc, #220]	; (80012fc <EVENT_process_events_it+0xfc>)
 8001220:	4937      	ldr	r1, [pc, #220]	; (8001300 <EVENT_process_events_it+0x100>)
 8001222:	68ba      	ldr	r2, [r7, #8]
 8001224:	68fb      	ldr	r3, [r7, #12]
 8001226:	00d2      	lsls	r2, r2, #3
 8001228:	24b4      	movs	r4, #180	; 0xb4
 800122a:	fb04 f303 	mul.w	r3, r4, r3
 800122e:	4413      	add	r3, r2
 8001230:	4419      	add	r1, r3
 8001232:	e890 000c 	ldmia.w	r0, {r2, r3}
 8001236:	c903      	ldmia	r1, {r0, r1}
 8001238:	f000 f8e7 	bl	800140a <Mask_test_and>
 800123c:	4603      	mov	r3, r0
 800123e:	2b00      	cmp	r3, #0
 8001240:	d034      	beq.n	80012ac <EVENT_process_events_it+0xac>
					if(Mask_test_or(events_it[e].mask_or[m], flags)){		//Mask or test
 8001242:	482e      	ldr	r0, [pc, #184]	; (80012fc <EVENT_process_events_it+0xfc>)
 8001244:	492e      	ldr	r1, [pc, #184]	; (8001300 <EVENT_process_events_it+0x100>)
 8001246:	68bb      	ldr	r3, [r7, #8]
 8001248:	1dda      	adds	r2, r3, #7
 800124a:	68fb      	ldr	r3, [r7, #12]
 800124c:	00d2      	lsls	r2, r2, #3
 800124e:	24b4      	movs	r4, #180	; 0xb4
 8001250:	fb04 f303 	mul.w	r3, r4, r3
 8001254:	4413      	add	r3, r2
 8001256:	4419      	add	r1, r3
 8001258:	e890 000c 	ldmia.w	r0, {r2, r3}
 800125c:	c903      	ldmia	r1, {r0, r1}
 800125e:	f000 f907 	bl	8001470 <Mask_test_or>
 8001262:	4603      	mov	r3, r0
 8001264:	2b00      	cmp	r3, #0
 8001266:	d021      	beq.n	80012ac <EVENT_process_events_it+0xac>
						if(!Mask_test_or(events_it[e].mask_not[m], flags)){	//Mask not test
 8001268:	4824      	ldr	r0, [pc, #144]	; (80012fc <EVENT_process_events_it+0xfc>)
 800126a:	4925      	ldr	r1, [pc, #148]	; (8001300 <EVENT_process_events_it+0x100>)
 800126c:	68bb      	ldr	r3, [r7, #8]
 800126e:	f103 020e 	add.w	r2, r3, #14
 8001272:	68fb      	ldr	r3, [r7, #12]
 8001274:	00d2      	lsls	r2, r2, #3
 8001276:	24b4      	movs	r4, #180	; 0xb4
 8001278:	fb04 f303 	mul.w	r3, r4, r3
 800127c:	4413      	add	r3, r2
 800127e:	4419      	add	r1, r3
 8001280:	e890 000c 	ldmia.w	r0, {r2, r3}
 8001284:	c903      	ldmia	r1, {r0, r1}
 8001286:	f000 f8f3 	bl	8001470 <Mask_test_or>
 800128a:	4603      	mov	r3, r0
 800128c:	2b00      	cmp	r3, #0
 800128e:	d10d      	bne.n	80012ac <EVENT_process_events_it+0xac>
							events_it[e].function(m);
 8001290:	4a1b      	ldr	r2, [pc, #108]	; (8001300 <EVENT_process_events_it+0x100>)
 8001292:	68fb      	ldr	r3, [r7, #12]
 8001294:	21b4      	movs	r1, #180	; 0xb4
 8001296:	fb01 f303 	mul.w	r3, r1, r3
 800129a:	4413      	add	r3, r2
 800129c:	33b0      	adds	r3, #176	; 0xb0
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	68ba      	ldr	r2, [r7, #8]
 80012a2:	b2d2      	uxtb	r2, r2
 80012a4:	4610      	mov	r0, r2
 80012a6:	4798      	blx	r3
							function_did_run_once = TRUE ;
 80012a8:	2301      	movs	r3, #1
 80012aa:	607b      	str	r3, [r7, #4]
						}
					}
				}
				m++ ;
 80012ac:	68bb      	ldr	r3, [r7, #8]
 80012ae:	3301      	adds	r3, #1
 80012b0:	60bb      	str	r3, [r7, #8]
			while(m < events_it[e].nb_mask && !function_did_run_once && events_it[e].state == EVENT_ENABLED){
 80012b2:	4a13      	ldr	r2, [pc, #76]	; (8001300 <EVENT_process_events_it+0x100>)
 80012b4:	68fb      	ldr	r3, [r7, #12]
 80012b6:	21b4      	movs	r1, #180	; 0xb4
 80012b8:	fb01 f303 	mul.w	r3, r1, r3
 80012bc:	4413      	add	r3, r2
 80012be:	33a8      	adds	r3, #168	; 0xa8
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	68ba      	ldr	r2, [r7, #8]
 80012c4:	429a      	cmp	r2, r3
 80012c6:	d20c      	bcs.n	80012e2 <EVENT_process_events_it+0xe2>
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d109      	bne.n	80012e2 <EVENT_process_events_it+0xe2>
 80012ce:	4a0c      	ldr	r2, [pc, #48]	; (8001300 <EVENT_process_events_it+0x100>)
 80012d0:	68fb      	ldr	r3, [r7, #12]
 80012d2:	21b4      	movs	r1, #180	; 0xb4
 80012d4:	fb01 f303 	mul.w	r3, r1, r3
 80012d8:	4413      	add	r3, r2
 80012da:	33ac      	adds	r3, #172	; 0xac
 80012dc:	781b      	ldrb	r3, [r3, #0]
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d09d      	beq.n	800121e <EVENT_process_events_it+0x1e>
		for(uint32_t e = 0; e < EVENT_IT_COUNT; e ++){
 80012e2:	68fb      	ldr	r3, [r7, #12]
 80012e4:	3301      	adds	r3, #1
 80012e6:	60fb      	str	r3, [r7, #12]
 80012e8:	68fb      	ldr	r3, [r7, #12]
 80012ea:	2b01      	cmp	r3, #1
 80012ec:	d992      	bls.n	8001214 <EVENT_process_events_it+0x14>

			}
		}
	}
}
 80012ee:	bf00      	nop
 80012f0:	3714      	adds	r7, #20
 80012f2:	46bd      	mov	sp, r7
 80012f4:	bd90      	pop	{r4, r7, pc}
 80012f6:	bf00      	nop
 80012f8:	20000a88 	.word	0x20000a88
 80012fc:	20000a74 	.word	0x20000a74
 8001300:	20000168 	.word	0x20000168

08001304 <EVENT_Set_flag>:

//Set et clean depuis le main
bool_e EVENT_Set_flag(Flags_t flag){
 8001304:	b580      	push	{r7, lr}
 8001306:	b084      	sub	sp, #16
 8001308:	af00      	add	r7, sp, #0
 800130a:	4603      	mov	r3, r0
 800130c:	71fb      	strb	r3, [r7, #7]
	bool_e to_ret ;
	new_flag_it = TRUE ;
 800130e:	4b08      	ldr	r3, [pc, #32]	; (8001330 <EVENT_Set_flag+0x2c>)
 8001310:	2201      	movs	r2, #1
 8001312:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8001314:	b672      	cpsid	i
	__disable_irq();
	to_ret = MASK_set_flag(&flags, flag);		//It dsactivites pour viter la rentrance
 8001316:	79fb      	ldrb	r3, [r7, #7]
 8001318:	4619      	mov	r1, r3
 800131a:	4806      	ldr	r0, [pc, #24]	; (8001334 <EVENT_Set_flag+0x30>)
 800131c:	f000 f8d4 	bl	80014c8 <MASK_set_flag>
 8001320:	60f8      	str	r0, [r7, #12]
  __ASM volatile ("cpsie i" : : : "memory");
 8001322:	b662      	cpsie	i
	__enable_irq();
	return to_ret ;
 8001324:	68fb      	ldr	r3, [r7, #12]
}
 8001326:	4618      	mov	r0, r3
 8001328:	3710      	adds	r7, #16
 800132a:	46bd      	mov	sp, r7
 800132c:	bd80      	pop	{r7, pc}
 800132e:	bf00      	nop
 8001330:	20000a7c 	.word	0x20000a7c
 8001334:	20000a74 	.word	0x20000a74

08001338 <EVENT_Clean_flag>:
bool_e EVENT_Clean_flag(Flags_t flag){
 8001338:	b580      	push	{r7, lr}
 800133a:	b084      	sub	sp, #16
 800133c:	af00      	add	r7, sp, #0
 800133e:	4603      	mov	r3, r0
 8001340:	71fb      	strb	r3, [r7, #7]
	bool_e to_ret ;
	new_flag_it = TRUE ;
 8001342:	4b08      	ldr	r3, [pc, #32]	; (8001364 <EVENT_Clean_flag+0x2c>)
 8001344:	2201      	movs	r2, #1
 8001346:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8001348:	b672      	cpsid	i
	__disable_irq();
	to_ret = MASK_clean_flag(&flags, flag);		//It dsactivites pour viter la rentrance
 800134a:	79fb      	ldrb	r3, [r7, #7]
 800134c:	4619      	mov	r1, r3
 800134e:	4806      	ldr	r0, [pc, #24]	; (8001368 <EVENT_Clean_flag+0x30>)
 8001350:	f000 f8ea 	bl	8001528 <MASK_clean_flag>
 8001354:	60f8      	str	r0, [r7, #12]
  __ASM volatile ("cpsie i" : : : "memory");
 8001356:	b662      	cpsie	i
	__enable_irq();
	return to_ret ;
 8001358:	68fb      	ldr	r3, [r7, #12]
}
 800135a:	4618      	mov	r0, r3
 800135c:	3710      	adds	r7, #16
 800135e:	46bd      	mov	sp, r7
 8001360:	bd80      	pop	{r7, pc}
 8001362:	bf00      	nop
 8001364:	20000a7c 	.word	0x20000a7c
 8001368:	20000a74 	.word	0x20000a74

0800136c <EVENT_timmer_callback>:
bool_e EVENT_clean_flag_it(Flags_t flag){
	new_flag_it = TRUE ;
	return MASK_clean_flag(&flags, flag);
}

void EVENT_timmer_callback(TIM_HandleTypeDef * htim){
 800136c:	b580      	push	{r7, lr}
 800136e:	b082      	sub	sp, #8
 8001370:	af00      	add	r7, sp, #0
 8001372:	6078      	str	r0, [r7, #4]
	if(new_flag_it){
 8001374:	4b08      	ldr	r3, [pc, #32]	; (8001398 <EVENT_timmer_callback+0x2c>)
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	2b00      	cmp	r3, #0
 800137a:	d009      	beq.n	8001390 <EVENT_timmer_callback+0x24>
		if(htim == htim_event){
 800137c:	4b07      	ldr	r3, [pc, #28]	; (800139c <EVENT_timmer_callback+0x30>)
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	687a      	ldr	r2, [r7, #4]
 8001382:	429a      	cmp	r2, r3
 8001384:	d104      	bne.n	8001390 <EVENT_timmer_callback+0x24>
			new_flag_it = FALSE ;
 8001386:	4b04      	ldr	r3, [pc, #16]	; (8001398 <EVENT_timmer_callback+0x2c>)
 8001388:	2200      	movs	r2, #0
 800138a:	601a      	str	r2, [r3, #0]
			EVENT_process_events_it();
 800138c:	f7ff ff38 	bl	8001200 <EVENT_process_events_it>
		}
	}
}
 8001390:	bf00      	nop
 8001392:	3708      	adds	r7, #8
 8001394:	46bd      	mov	sp, r7
 8001396:	bd80      	pop	{r7, pc}
 8001398:	20000a7c 	.word	0x20000a7c
 800139c:	20000a80 	.word	0x20000a80

080013a0 <EVENT_init>:

void EVENT_init(system_t * sys_, TIM_HandleTypeDef * htim_event_){
 80013a0:	b580      	push	{r7, lr}
 80013a2:	b082      	sub	sp, #8
 80013a4:	af00      	add	r7, sp, #0
 80013a6:	6078      	str	r0, [r7, #4]
 80013a8:	6039      	str	r1, [r7, #0]
	initialized = TRUE ;
 80013aa:	4b0d      	ldr	r3, [pc, #52]	; (80013e0 <EVENT_init+0x40>)
 80013ac:	2201      	movs	r2, #1
 80013ae:	601a      	str	r2, [r3, #0]
	sys =sys_;
 80013b0:	4a0c      	ldr	r2, [pc, #48]	; (80013e4 <EVENT_init+0x44>)
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	6013      	str	r3, [r2, #0]

	//Configuration des mask associs aux events
	mask_def_events_it_init(events_it);
 80013b6:	480c      	ldr	r0, [pc, #48]	; (80013e8 <EVENT_init+0x48>)
 80013b8:	f000 f8e5 	bl	8001586 <mask_def_events_it_init>
	mask_def_events_main_init(events_main);
 80013bc:	480b      	ldr	r0, [pc, #44]	; (80013ec <EVENT_init+0x4c>)
 80013be:	f000 f8f2 	bl	80015a6 <mask_def_events_main_init>

	//On lance le timmer ddi  l'it event
	if(htim_event_ != NULL){
 80013c2:	683b      	ldr	r3, [r7, #0]
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d007      	beq.n	80013d8 <EVENT_init+0x38>
		htim_event = htim_event_ ;
 80013c8:	4a09      	ldr	r2, [pc, #36]	; (80013f0 <EVENT_init+0x50>)
 80013ca:	683b      	ldr	r3, [r7, #0]
 80013cc:	6013      	str	r3, [r2, #0]
		HAL_TIM_Base_Start_IT(htim_event);
 80013ce:	4b08      	ldr	r3, [pc, #32]	; (80013f0 <EVENT_init+0x50>)
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	4618      	mov	r0, r3
 80013d4:	f005 f80f 	bl	80063f6 <HAL_TIM_Base_Start_IT>
	}
}
 80013d8:	bf00      	nop
 80013da:	3708      	adds	r7, #8
 80013dc:	46bd      	mov	sp, r7
 80013de:	bd80      	pop	{r7, pc}
 80013e0:	20000a88 	.word	0x20000a88
 80013e4:	20000a84 	.word	0x20000a84
 80013e8:	20000168 	.word	0x20000168
 80013ec:	20000000 	.word	0x20000000
 80013f0:	20000a80 	.word	0x20000a80

080013f4 <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80013f4:	b580      	push	{r7, lr}
 80013f6:	b082      	sub	sp, #8
 80013f8:	af00      	add	r7, sp, #0
 80013fa:	6078      	str	r0, [r7, #4]
  EVENT_timmer_callback(htim);
 80013fc:	6878      	ldr	r0, [r7, #4]
 80013fe:	f7ff ffb5 	bl	800136c <EVENT_timmer_callback>
}
 8001402:	bf00      	nop
 8001404:	3708      	adds	r7, #8
 8001406:	46bd      	mov	sp, r7
 8001408:	bd80      	pop	{r7, pc}

0800140a <Mask_test_and>:
	for(int m = 0; m < NB_ARRAY_MASK; m++)
		mask->array[m] = 0 ;
}

//Fonction qui compare si tous les bits du mask de test sont prsent dans le mask de ref
bool_e Mask_test_and(Mask_t mask_test, Mask_t mask_ref){
 800140a:	b490      	push	{r4, r7}
 800140c:	b086      	sub	sp, #24
 800140e:	af00      	add	r7, sp, #0
 8001410:	f107 0408 	add.w	r4, r7, #8
 8001414:	e884 0003 	stmia.w	r4, {r0, r1}
 8001418:	4639      	mov	r1, r7
 800141a:	e881 000c 	stmia.w	r1, {r2, r3}
	//On cherche  savoir si les bits du mask sont prsent dans le mask de ref
	for(int32_t m = 0; m < NB_ARRAY_MASK; m++)
 800141e:	2300      	movs	r3, #0
 8001420:	617b      	str	r3, [r7, #20]
 8001422:	e01c      	b.n	800145e <Mask_test_and+0x54>
		if((mask_test.array[m] & mask_ref.array[m]) != mask_test.array[m]){
 8001424:	697b      	ldr	r3, [r7, #20]
 8001426:	009b      	lsls	r3, r3, #2
 8001428:	f107 0218 	add.w	r2, r7, #24
 800142c:	4413      	add	r3, r2
 800142e:	f853 2c10 	ldr.w	r2, [r3, #-16]
 8001432:	697b      	ldr	r3, [r7, #20]
 8001434:	009b      	lsls	r3, r3, #2
 8001436:	f107 0118 	add.w	r1, r7, #24
 800143a:	440b      	add	r3, r1
 800143c:	f853 3c18 	ldr.w	r3, [r3, #-24]
 8001440:	401a      	ands	r2, r3
 8001442:	697b      	ldr	r3, [r7, #20]
 8001444:	009b      	lsls	r3, r3, #2
 8001446:	f107 0118 	add.w	r1, r7, #24
 800144a:	440b      	add	r3, r1
 800144c:	f853 3c10 	ldr.w	r3, [r3, #-16]
 8001450:	429a      	cmp	r2, r3
 8001452:	d001      	beq.n	8001458 <Mask_test_and+0x4e>
			//Si il ne y a pas correspondance sur une des entiers on renvoit faux
			return FALSE ;
 8001454:	2300      	movs	r3, #0
 8001456:	e006      	b.n	8001466 <Mask_test_and+0x5c>
	for(int32_t m = 0; m < NB_ARRAY_MASK; m++)
 8001458:	697b      	ldr	r3, [r7, #20]
 800145a:	3301      	adds	r3, #1
 800145c:	617b      	str	r3, [r7, #20]
 800145e:	697b      	ldr	r3, [r7, #20]
 8001460:	2b01      	cmp	r3, #1
 8001462:	dddf      	ble.n	8001424 <Mask_test_and+0x1a>
		}
	return TRUE ;
 8001464:	2301      	movs	r3, #1
}
 8001466:	4618      	mov	r0, r3
 8001468:	3718      	adds	r7, #24
 800146a:	46bd      	mov	sp, r7
 800146c:	bc90      	pop	{r4, r7}
 800146e:	4770      	bx	lr

08001470 <Mask_test_or>:

//Fonction qui compare si au moins des bits du mask de test est prsent dans le mask de ref
bool_e Mask_test_or(Mask_t mask_test, Mask_t mask_ref){
 8001470:	b490      	push	{r4, r7}
 8001472:	b086      	sub	sp, #24
 8001474:	af00      	add	r7, sp, #0
 8001476:	f107 0408 	add.w	r4, r7, #8
 800147a:	e884 0003 	stmia.w	r4, {r0, r1}
 800147e:	4639      	mov	r1, r7
 8001480:	e881 000c 	stmia.w	r1, {r2, r3}
	//On cherche  savoir si au moins des bits du mask ref est prsent dans le mask de ref
	for(int32_t m = 0; m < NB_ARRAY_MASK; m++)
 8001484:	2300      	movs	r3, #0
 8001486:	617b      	str	r3, [r7, #20]
 8001488:	e015      	b.n	80014b6 <Mask_test_or+0x46>
		if(mask_test.array[m] & mask_ref.array[m])
 800148a:	697b      	ldr	r3, [r7, #20]
 800148c:	009b      	lsls	r3, r3, #2
 800148e:	f107 0218 	add.w	r2, r7, #24
 8001492:	4413      	add	r3, r2
 8001494:	f853 2c10 	ldr.w	r2, [r3, #-16]
 8001498:	697b      	ldr	r3, [r7, #20]
 800149a:	009b      	lsls	r3, r3, #2
 800149c:	f107 0118 	add.w	r1, r7, #24
 80014a0:	440b      	add	r3, r1
 80014a2:	f853 3c18 	ldr.w	r3, [r3, #-24]
 80014a6:	4013      	ands	r3, r2
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	d001      	beq.n	80014b0 <Mask_test_or+0x40>
			//Si un des bits est prsent on renvoit vrai
			return TRUE ;
 80014ac:	2301      	movs	r3, #1
 80014ae:	e006      	b.n	80014be <Mask_test_or+0x4e>
	for(int32_t m = 0; m < NB_ARRAY_MASK; m++)
 80014b0:	697b      	ldr	r3, [r7, #20]
 80014b2:	3301      	adds	r3, #1
 80014b4:	617b      	str	r3, [r7, #20]
 80014b6:	697b      	ldr	r3, [r7, #20]
 80014b8:	2b01      	cmp	r3, #1
 80014ba:	dde6      	ble.n	800148a <Mask_test_or+0x1a>
	return FALSE ;
 80014bc:	2300      	movs	r3, #0
}
 80014be:	4618      	mov	r0, r3
 80014c0:	3718      	adds	r7, #24
 80014c2:	46bd      	mov	sp, r7
 80014c4:	bc90      	pop	{r4, r7}
 80014c6:	4770      	bx	lr

080014c8 <MASK_set_flag>:

//Passe le flag slctionner  l'tat haut, renvoit faux si il l'tait dj, vrai sinon
bool_e MASK_set_flag(volatile Mask_t * mask, Flags_t flag){
 80014c8:	b480      	push	{r7}
 80014ca:	b087      	sub	sp, #28
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	6078      	str	r0, [r7, #4]
 80014d0:	460b      	mov	r3, r1
 80014d2:	70fb      	strb	r3, [r7, #3]
	uint32_t array_nb = flag / 32 ;
 80014d4:	78fb      	ldrb	r3, [r7, #3]
 80014d6:	095b      	lsrs	r3, r3, #5
 80014d8:	b2db      	uxtb	r3, r3
 80014da:	617b      	str	r3, [r7, #20]
	uint32_t flag_pos = flag % 32 ;
 80014dc:	78fb      	ldrb	r3, [r7, #3]
 80014de:	f003 031f 	and.w	r3, r3, #31
 80014e2:	613b      	str	r3, [r7, #16]
	uint32_t flag_mask = (uint32_t)(1 << flag_pos) ;
 80014e4:	2201      	movs	r2, #1
 80014e6:	693b      	ldr	r3, [r7, #16]
 80014e8:	fa02 f303 	lsl.w	r3, r2, r3
 80014ec:	60fb      	str	r3, [r7, #12]
	//On vrifi si le flag est pas dj haut
	if((mask->array[array_nb] & flag_mask) == flag_mask)
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	697a      	ldr	r2, [r7, #20]
 80014f2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80014f6:	68fb      	ldr	r3, [r7, #12]
 80014f8:	4013      	ands	r3, r2
 80014fa:	68fa      	ldr	r2, [r7, #12]
 80014fc:	429a      	cmp	r2, r3
 80014fe:	d101      	bne.n	8001504 <MASK_set_flag+0x3c>
		return FALSE ;
 8001500:	2300      	movs	r3, #0
 8001502:	e00b      	b.n	800151c <MASK_set_flag+0x54>
	//Et on passe  ltat haut sinon
	mask->array[array_nb] |= flag_mask ;
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	697a      	ldr	r2, [r7, #20]
 8001508:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800150c:	68fb      	ldr	r3, [r7, #12]
 800150e:	ea42 0103 	orr.w	r1, r2, r3
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	697a      	ldr	r2, [r7, #20]
 8001516:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	return TRUE ;
 800151a:	2301      	movs	r3, #1
}
 800151c:	4618      	mov	r0, r3
 800151e:	371c      	adds	r7, #28
 8001520:	46bd      	mov	sp, r7
 8001522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001526:	4770      	bx	lr

08001528 <MASK_clean_flag>:

//Clean un flag, renvoit si il tat dj clean, vrai sinon
bool_e MASK_clean_flag(volatile Mask_t * mask, Flags_t flag){
 8001528:	b480      	push	{r7}
 800152a:	b087      	sub	sp, #28
 800152c:	af00      	add	r7, sp, #0
 800152e:	6078      	str	r0, [r7, #4]
 8001530:	460b      	mov	r3, r1
 8001532:	70fb      	strb	r3, [r7, #3]
	uint32_t array_nb = flag / 32 ;
 8001534:	78fb      	ldrb	r3, [r7, #3]
 8001536:	095b      	lsrs	r3, r3, #5
 8001538:	b2db      	uxtb	r3, r3
 800153a:	617b      	str	r3, [r7, #20]
	uint32_t flag_pos = flag % 32 ;
 800153c:	78fb      	ldrb	r3, [r7, #3]
 800153e:	f003 031f 	and.w	r3, r3, #31
 8001542:	613b      	str	r3, [r7, #16]
	uint32_t flag_mask = (uint32_t)(1 << flag_pos) ;
 8001544:	2201      	movs	r2, #1
 8001546:	693b      	ldr	r3, [r7, #16]
 8001548:	fa02 f303 	lsl.w	r3, r2, r3
 800154c:	60fb      	str	r3, [r7, #12]
	//On  vrifi si le flag est bien lev
	if((mask->array[array_nb] & flag_mask ) == flag_mask){
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	697a      	ldr	r2, [r7, #20]
 8001552:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8001556:	68fb      	ldr	r3, [r7, #12]
 8001558:	4013      	ands	r3, r2
 800155a:	68fa      	ldr	r2, [r7, #12]
 800155c:	429a      	cmp	r2, r3
 800155e:	d10b      	bne.n	8001578 <MASK_clean_flag+0x50>
		mask->array[array_nb] -= flag_mask ;
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	697a      	ldr	r2, [r7, #20]
 8001564:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8001568:	68fb      	ldr	r3, [r7, #12]
 800156a:	1ad1      	subs	r1, r2, r3
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	697a      	ldr	r2, [r7, #20]
 8001570:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		return TRUE ;
 8001574:	2301      	movs	r3, #1
 8001576:	e000      	b.n	800157a <MASK_clean_flag+0x52>
	}
	return FALSE ;
 8001578:	2300      	movs	r3, #0
}
 800157a:	4618      	mov	r0, r3
 800157c:	371c      	adds	r7, #28
 800157e:	46bd      	mov	sp, r7
 8001580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001584:	4770      	bx	lr

08001586 <mask_def_events_it_init>:
// ----------------	ACC ------------------------
static void mask_def_acc_data_ready(Event_t * event);
static void mask_def_acc_init_ok(Event_t * event);

//----------------	GLOBAL INIT ------------------------
void mask_def_events_it_init(Event_t * event){
 8001586:	b580      	push	{r7, lr}
 8001588:	b082      	sub	sp, #8
 800158a:	af00      	add	r7, sp, #0
 800158c:	6078      	str	r0, [r7, #4]
	//Gyro mask def
	mask_def_gyro_data_ready(&event[EVENT_IT_GYRO_DATA_READY]);
 800158e:	6878      	ldr	r0, [r7, #4]
 8001590:	f000 f832 	bl	80015f8 <mask_def_gyro_data_ready>

	//Acc mask def
	mask_def_acc_data_ready(&event[EVENT_IT_ACC_DATA_READY]);
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	33b4      	adds	r3, #180	; 0xb4
 8001598:	4618      	mov	r0, r3
 800159a:	f000 f859 	bl	8001650 <mask_def_acc_data_ready>

}
 800159e:	bf00      	nop
 80015a0:	3708      	adds	r7, #8
 80015a2:	46bd      	mov	sp, r7
 80015a4:	bd80      	pop	{r7, pc}

080015a6 <mask_def_events_main_init>:

void mask_def_events_main_init(Event_t * event){
 80015a6:	b580      	push	{r7, lr}
 80015a8:	b082      	sub	sp, #8
 80015aa:	af00      	add	r7, sp, #0
 80015ac:	6078      	str	r0, [r7, #4]
	//Gyro mask def
	mask_def_gyro_init_ok(&event[EVENT_MAIN_GYRO_INIT_OK]);
 80015ae:	6878      	ldr	r0, [r7, #4]
 80015b0:	f000 f809 	bl	80015c6 <mask_def_gyro_init_ok>

	//Acc mask def
	mask_def_acc_init_ok(&event[EVENT_MAIN_ACC_INIT_OK]);
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	33b4      	adds	r3, #180	; 0xb4
 80015b8:	4618      	mov	r0, r3
 80015ba:	f000 f830 	bl	800161e <mask_def_acc_init_ok>

}
 80015be:	bf00      	nop
 80015c0:	3708      	adds	r7, #8
 80015c2:	46bd      	mov	sp, r7
 80015c4:	bd80      	pop	{r7, pc}

080015c6 <mask_def_gyro_init_ok>:

// ----------------	GYRO ------------------------
static void mask_def_gyro_init_ok(Event_t * event){
 80015c6:	b580      	push	{r7, lr}
 80015c8:	b082      	sub	sp, #8
 80015ca:	af00      	add	r7, sp, #0
 80015cc:	6078      	str	r0, [r7, #4]
	//Si le gyro est init et pas dj en train de tourner
	MASK_set_flag(&event->mask_and[MASK_GYRO_INIT_OK], FLAG_GYRO_OK);
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	2100      	movs	r1, #0
 80015d2:	4618      	mov	r0, r3
 80015d4:	f7ff ff78 	bl	80014c8 <MASK_set_flag>
	MASK_set_flag(&event->mask_or[MASK_GYRO_INIT_OK], FLAG_GYRO_OK);
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	3338      	adds	r3, #56	; 0x38
 80015dc:	2100      	movs	r1, #0
 80015de:	4618      	mov	r0, r3
 80015e0:	f7ff ff72 	bl	80014c8 <MASK_set_flag>
	MASK_set_flag(&event->mask_not[MASK_GYRO_INIT_OK], FLAG_GYRO_READING);
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	3370      	adds	r3, #112	; 0x70
 80015e8:	2101      	movs	r1, #1
 80015ea:	4618      	mov	r0, r3
 80015ec:	f7ff ff6c 	bl	80014c8 <MASK_set_flag>
}
 80015f0:	bf00      	nop
 80015f2:	3708      	adds	r7, #8
 80015f4:	46bd      	mov	sp, r7
 80015f6:	bd80      	pop	{r7, pc}

080015f8 <mask_def_gyro_data_ready>:

static void mask_def_gyro_data_ready(Event_t * event){
 80015f8:	b580      	push	{r7, lr}
 80015fa:	b082      	sub	sp, #8
 80015fc:	af00      	add	r7, sp, #0
 80015fe:	6078      	str	r0, [r7, #4]
	//Si le gyro est init et pas dj en train de tourner
	MASK_set_flag(&event->mask_and[MASK_GYRO_DATA_READY], FLAG_GYRO_OK);
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	2100      	movs	r1, #0
 8001604:	4618      	mov	r0, r3
 8001606:	f7ff ff5f 	bl	80014c8 <MASK_set_flag>
	MASK_set_flag(&event->mask_or[MASK_GYRO_DATA_READY], FLAG_GYRO_DATA_READY);
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	3338      	adds	r3, #56	; 0x38
 800160e:	2102      	movs	r1, #2
 8001610:	4618      	mov	r0, r3
 8001612:	f7ff ff59 	bl	80014c8 <MASK_set_flag>
}
 8001616:	bf00      	nop
 8001618:	3708      	adds	r7, #8
 800161a:	46bd      	mov	sp, r7
 800161c:	bd80      	pop	{r7, pc}

0800161e <mask_def_acc_init_ok>:

// ----------------	ACC ------------------------

static void mask_def_acc_init_ok(Event_t * event){
 800161e:	b580      	push	{r7, lr}
 8001620:	b082      	sub	sp, #8
 8001622:	af00      	add	r7, sp, #0
 8001624:	6078      	str	r0, [r7, #4]
	//Si le gyro est init et pas dj en train de tourner
	MASK_set_flag(&event->mask_and[MASK_ACC_INIT_OK], FLAG_ACC_OK);
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	2104      	movs	r1, #4
 800162a:	4618      	mov	r0, r3
 800162c:	f7ff ff4c 	bl	80014c8 <MASK_set_flag>
	MASK_set_flag(&event->mask_or[MASK_ACC_INIT_OK], FLAG_ACC_OK);
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	3338      	adds	r3, #56	; 0x38
 8001634:	2104      	movs	r1, #4
 8001636:	4618      	mov	r0, r3
 8001638:	f7ff ff46 	bl	80014c8 <MASK_set_flag>
	MASK_set_flag(&event->mask_not[MASK_ACC_INIT_OK], FLAG_ACC_READING);
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	3370      	adds	r3, #112	; 0x70
 8001640:	2105      	movs	r1, #5
 8001642:	4618      	mov	r0, r3
 8001644:	f7ff ff40 	bl	80014c8 <MASK_set_flag>
}
 8001648:	bf00      	nop
 800164a:	3708      	adds	r7, #8
 800164c:	46bd      	mov	sp, r7
 800164e:	bd80      	pop	{r7, pc}

08001650 <mask_def_acc_data_ready>:

static void mask_def_acc_data_ready(Event_t * event){
 8001650:	b580      	push	{r7, lr}
 8001652:	b082      	sub	sp, #8
 8001654:	af00      	add	r7, sp, #0
 8001656:	6078      	str	r0, [r7, #4]
	//Si le gyro est init et pas dj en train de tourner
	MASK_set_flag(&event->mask_and[MASK_ACC_DATA_READY], FLAG_ACC_OK);
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	2104      	movs	r1, #4
 800165c:	4618      	mov	r0, r3
 800165e:	f7ff ff33 	bl	80014c8 <MASK_set_flag>
	MASK_set_flag(&event->mask_or[MASK_ACC_DATA_READY], FLAG_ACC_DATA_READY);
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	3338      	adds	r3, #56	; 0x38
 8001666:	2106      	movs	r1, #6
 8001668:	4618      	mov	r0, r3
 800166a:	f7ff ff2d 	bl	80014c8 <MASK_set_flag>
}
 800166e:	bf00      	nop
 8001670:	3708      	adds	r7, #8
 8001672:	46bd      	mov	sp, r7
 8001674:	bd80      	pop	{r7, pc}
	...

08001678 <SCHEDULER_init>:
static bool_e queu_remove(task_t * task);
//static void queu_clear(void);		Not used



void SCHEDULER_init(system_t * sys_){
 8001678:	b580      	push	{r7, lr}
 800167a:	b082      	sub	sp, #8
 800167c:	af00      	add	r7, sp, #0
 800167e:	6078      	str	r0, [r7, #4]
	//Mmorise l'emplacement donnes du systme
	sys = sys_ ;
 8001680:	4a05      	ldr	r2, [pc, #20]	; (8001698 <SCHEDULER_init+0x20>)
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	6013      	str	r3, [r2, #0]

	//Init du debug pour le printf
	DEBUG_init();
 8001686:	f7ff fc0f 	bl	8000ea8 <DEBUG_init>

	//Init des tches
	tasks_init(sys_);
 800168a:	6878      	ldr	r0, [r7, #4]
 800168c:	f000 fa3e 	bl	8001b0c <tasks_init>
}
 8001690:	bf00      	nop
 8001692:	3708      	adds	r7, #8
 8001694:	46bd      	mov	sp, r7
 8001696:	bd80      	pop	{r7, pc}
 8001698:	20000ab4 	.word	0x20000ab4

0800169c <SCHEDULER_run>:

void SCHEDULER_run(void){
 800169c:	b580      	push	{r7, lr}
 800169e:	b082      	sub	sp, #8
 80016a0:	af00      	add	r7, sp, #0
	uint32_t current_time_us = TIME_us();
 80016a2:	f000 faf5 	bl	8001c90 <TIME_us>
 80016a6:	6078      	str	r0, [r7, #4]
	task_t * task = get_first_task();
 80016a8:	f000 f878 	bl	800179c <get_first_task>
 80016ac:	6038      	str	r0, [r7, #0]

	while(task_queu_position < task_queu_size && task != NULL){
 80016ae:	e035      	b.n	800171c <SCHEDULER_run+0x80>

		switch(task->mode){
 80016b0:	683b      	ldr	r3, [r7, #0]
 80016b2:	7a1b      	ldrb	r3, [r3, #8]
 80016b4:	2b03      	cmp	r3, #3
 80016b6:	d82b      	bhi.n	8001710 <SCHEDULER_run+0x74>
 80016b8:	a201      	add	r2, pc, #4	; (adr r2, 80016c0 <SCHEDULER_run+0x24>)
 80016ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80016be:	bf00      	nop
 80016c0:	080016dd 	.word	0x080016dd
 80016c4:	080016f9 	.word	0x080016f9
 80016c8:	080016d1 	.word	0x080016d1
 80016cc:	08001711 	.word	0x08001711
			case TASK_MODE_ALWAYS :
				current_time_us = task_process(task, current_time_us);
 80016d0:	6879      	ldr	r1, [r7, #4]
 80016d2:	6838      	ldr	r0, [r7, #0]
 80016d4:	f000 f888 	bl	80017e8 <task_process>
 80016d8:	6078      	str	r0, [r7, #4]
				break;
 80016da:	e01c      	b.n	8001716 <SCHEDULER_run+0x7a>
			case TASK_MODE_TIME :
				if(current_time_us >= task->last_execution_us + task->desired_period_us)
 80016dc:	683b      	ldr	r3, [r7, #0]
 80016de:	69da      	ldr	r2, [r3, #28]
 80016e0:	683b      	ldr	r3, [r7, #0]
 80016e2:	695b      	ldr	r3, [r3, #20]
 80016e4:	4413      	add	r3, r2
 80016e6:	687a      	ldr	r2, [r7, #4]
 80016e8:	429a      	cmp	r2, r3
 80016ea:	d313      	bcc.n	8001714 <SCHEDULER_run+0x78>
					current_time_us = task_process(task, current_time_us);
 80016ec:	6879      	ldr	r1, [r7, #4]
 80016ee:	6838      	ldr	r0, [r7, #0]
 80016f0:	f000 f87a 	bl	80017e8 <task_process>
 80016f4:	6078      	str	r0, [r7, #4]
				break;
 80016f6:	e00d      	b.n	8001714 <SCHEDULER_run+0x78>
			case TASK_MODE_EVENT :
				current_time_us = task_process(task, current_time_us);
 80016f8:	6879      	ldr	r1, [r7, #4]
 80016fa:	6838      	ldr	r0, [r7, #0]
 80016fc:	f000 f874 	bl	80017e8 <task_process>
 8001700:	6078      	str	r0, [r7, #4]
				SCHEDULER_enable_task(task->id, FALSE);
 8001702:	683b      	ldr	r3, [r7, #0]
 8001704:	785b      	ldrb	r3, [r3, #1]
 8001706:	2100      	movs	r1, #0
 8001708:	4618      	mov	r0, r3
 800170a:	f000 f921 	bl	8001950 <SCHEDULER_enable_task>
				break;
 800170e:	e002      	b.n	8001716 <SCHEDULER_run+0x7a>
			case TASK_MODE_TIMMER :
				//Task called from a timmer it
				break;
			default:
				break;
 8001710:	bf00      	nop
 8001712:	e000      	b.n	8001716 <SCHEDULER_run+0x7a>
				break;
 8001714:	bf00      	nop
		}
		task = get_next_task();
 8001716:	f000 f851 	bl	80017bc <get_next_task>
 800171a:	6038      	str	r0, [r7, #0]
	while(task_queu_position < task_queu_size && task != NULL){
 800171c:	4b06      	ldr	r3, [pc, #24]	; (8001738 <SCHEDULER_run+0x9c>)
 800171e:	681a      	ldr	r2, [r3, #0]
 8001720:	4b06      	ldr	r3, [pc, #24]	; (800173c <SCHEDULER_run+0xa0>)
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	429a      	cmp	r2, r3
 8001726:	d202      	bcs.n	800172e <SCHEDULER_run+0x92>
 8001728:	683b      	ldr	r3, [r7, #0]
 800172a:	2b00      	cmp	r3, #0
 800172c:	d1c0      	bne.n	80016b0 <SCHEDULER_run+0x14>
	}
}
 800172e:	bf00      	nop
 8001730:	3708      	adds	r7, #8
 8001732:	46bd      	mov	sp, r7
 8001734:	bd80      	pop	{r7, pc}
 8001736:	bf00      	nop
 8001738:	20000ab0 	.word	0x20000ab0
 800173c:	20000aac 	.word	0x20000aac

08001740 <SCHEDULER_get_cpu_load>:

uint32_t SCHEDULER_get_cpu_load(void){
 8001740:	b480      	push	{r7}
 8001742:	b083      	sub	sp, #12
 8001744:	af00      	add	r7, sp, #0
	uint32_t load_pourcentage = 0 ;
 8001746:	2300      	movs	r3, #0
 8001748:	607b      	str	r3, [r7, #4]
	for(uint32_t t = 0; t < task_queu_size; t++)
 800174a:	2300      	movs	r3, #0
 800174c:	603b      	str	r3, [r7, #0]
 800174e:	e015      	b.n	800177c <SCHEDULER_get_cpu_load+0x3c>
		load_pourcentage += task_queu[t]->duration_us * 10000 / task_queu[t]->real_period_us ;
 8001750:	4a10      	ldr	r2, [pc, #64]	; (8001794 <SCHEDULER_get_cpu_load+0x54>)
 8001752:	683b      	ldr	r3, [r7, #0]
 8001754:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001758:	68db      	ldr	r3, [r3, #12]
 800175a:	f242 7210 	movw	r2, #10000	; 0x2710
 800175e:	fb02 f203 	mul.w	r2, r2, r3
 8001762:	490c      	ldr	r1, [pc, #48]	; (8001794 <SCHEDULER_get_cpu_load+0x54>)
 8001764:	683b      	ldr	r3, [r7, #0]
 8001766:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800176a:	699b      	ldr	r3, [r3, #24]
 800176c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001770:	687a      	ldr	r2, [r7, #4]
 8001772:	4413      	add	r3, r2
 8001774:	607b      	str	r3, [r7, #4]
	for(uint32_t t = 0; t < task_queu_size; t++)
 8001776:	683b      	ldr	r3, [r7, #0]
 8001778:	3301      	adds	r3, #1
 800177a:	603b      	str	r3, [r7, #0]
 800177c:	4b06      	ldr	r3, [pc, #24]	; (8001798 <SCHEDULER_get_cpu_load+0x58>)
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	683a      	ldr	r2, [r7, #0]
 8001782:	429a      	cmp	r2, r3
 8001784:	d3e4      	bcc.n	8001750 <SCHEDULER_get_cpu_load+0x10>
	return load_pourcentage ;
 8001786:	687b      	ldr	r3, [r7, #4]
}
 8001788:	4618      	mov	r0, r3
 800178a:	370c      	adds	r7, #12
 800178c:	46bd      	mov	sp, r7
 800178e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001792:	4770      	bx	lr
 8001794:	20000a8c 	.word	0x20000a8c
 8001798:	20000aac 	.word	0x20000aac

0800179c <get_first_task>:

static task_t * get_first_task(void){
 800179c:	b480      	push	{r7}
 800179e:	af00      	add	r7, sp, #0
	task_queu_position = 0 ;
 80017a0:	4b04      	ldr	r3, [pc, #16]	; (80017b4 <get_first_task+0x18>)
 80017a2:	2200      	movs	r2, #0
 80017a4:	601a      	str	r2, [r3, #0]
	return task_queu[0] ;
 80017a6:	4b04      	ldr	r3, [pc, #16]	; (80017b8 <get_first_task+0x1c>)
 80017a8:	681b      	ldr	r3, [r3, #0]
}
 80017aa:	4618      	mov	r0, r3
 80017ac:	46bd      	mov	sp, r7
 80017ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b2:	4770      	bx	lr
 80017b4:	20000ab0 	.word	0x20000ab0
 80017b8:	20000a8c 	.word	0x20000a8c

080017bc <get_next_task>:

static task_t * get_next_task(void){
 80017bc:	b480      	push	{r7}
 80017be:	af00      	add	r7, sp, #0
	return task_queu[++task_queu_position];
 80017c0:	4b07      	ldr	r3, [pc, #28]	; (80017e0 <get_next_task+0x24>)
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	3301      	adds	r3, #1
 80017c6:	4a06      	ldr	r2, [pc, #24]	; (80017e0 <get_next_task+0x24>)
 80017c8:	6013      	str	r3, [r2, #0]
 80017ca:	4b05      	ldr	r3, [pc, #20]	; (80017e0 <get_next_task+0x24>)
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	4a05      	ldr	r2, [pc, #20]	; (80017e4 <get_next_task+0x28>)
 80017d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 80017d4:	4618      	mov	r0, r3
 80017d6:	46bd      	mov	sp, r7
 80017d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017dc:	4770      	bx	lr
 80017de:	bf00      	nop
 80017e0:	20000ab0 	.word	0x20000ab0
 80017e4:	20000a8c 	.word	0x20000a8c

080017e8 <task_process>:

static uint32_t task_process(task_t * task, uint32_t current_time_us){
 80017e8:	b580      	push	{r7, lr}
 80017ea:	b082      	sub	sp, #8
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	6078      	str	r0, [r7, #4]
 80017f0:	6039      	str	r1, [r7, #0]

	//Si la tche n'as pas de fonction associe on s'arrte
	if(task->process == NULL)
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	685b      	ldr	r3, [r3, #4]
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d101      	bne.n	80017fe <task_process+0x16>
		return current_time_us ;
 80017fa:	683b      	ldr	r3, [r7, #0]
 80017fc:	e0a2      	b.n	8001944 <task_process+0x15c>

	//Calcul de la priode relle en appliquant une moyenne glissante
	task->real_period_us_average_sum -= task->real_period_us_average_array[task->average_index];
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	f8d3 10c8 	ldr.w	r1, [r3, #200]	; 0xc8
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	3108      	adds	r1, #8
 800180c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8001810:	1ad2      	subs	r2, r2, r3
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	671a      	str	r2, [r3, #112]	; 0x70
	task->real_period_us_average_array[task->average_index] = current_time_us - task->last_execution_us ;
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	69db      	ldr	r3, [r3, #28]
 800181a:	687a      	ldr	r2, [r7, #4]
 800181c:	f8d2 20c8 	ldr.w	r2, [r2, #200]	; 0xc8
 8001820:	6839      	ldr	r1, [r7, #0]
 8001822:	1ac9      	subs	r1, r1, r3
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	3208      	adds	r2, #8
 8001828:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	task->real_period_us_average_sum += task->real_period_us_average_array[task->average_index] ;
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	f8d3 10c8 	ldr.w	r1, [r3, #200]	; 0xc8
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	3108      	adds	r1, #8
 800183a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800183e:	441a      	add	r2, r3
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	671a      	str	r2, [r3, #112]	; 0x70
	task->real_period_us = task->real_period_us_average_sum / TASK_STAT_AVERAGE_OVER ;
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001848:	4a40      	ldr	r2, [pc, #256]	; (800194c <task_process+0x164>)
 800184a:	fba2 2303 	umull	r2, r3, r2, r3
 800184e:	091a      	lsrs	r2, r3, #4
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	619a      	str	r2, [r3, #24]

	task->last_execution_us = current_time_us ;
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	683a      	ldr	r2, [r7, #0]
 8001858:	61da      	str	r2, [r3, #28]
	task->process(current_time_us);
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	685b      	ldr	r3, [r3, #4]
 800185e:	6838      	ldr	r0, [r7, #0]
 8001860:	4798      	blx	r3
	current_time_us = TIME_us();
 8001862:	f000 fa15 	bl	8001c90 <TIME_us>
 8001866:	6038      	str	r0, [r7, #0]


	//Calcul du "burst time" avec une moyenne glissante
	task->duration_us_average_sum -= task->duration_us_average_array[task->average_index];
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	f8d3 20c4 	ldr.w	r2, [r3, #196]	; 0xc4
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
 8001874:	6879      	ldr	r1, [r7, #4]
 8001876:	331c      	adds	r3, #28
 8001878:	009b      	lsls	r3, r3, #2
 800187a:	440b      	add	r3, r1
 800187c:	685b      	ldr	r3, [r3, #4]
 800187e:	1ad2      	subs	r2, r2, r3
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
	task->duration_us_average_array[task->average_index] = current_time_us - task->last_execution_us ;
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	69da      	ldr	r2, [r3, #28]
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
 8001890:	6839      	ldr	r1, [r7, #0]
 8001892:	1a8a      	subs	r2, r1, r2
 8001894:	6879      	ldr	r1, [r7, #4]
 8001896:	331c      	adds	r3, #28
 8001898:	009b      	lsls	r3, r3, #2
 800189a:	440b      	add	r3, r1
 800189c:	605a      	str	r2, [r3, #4]
	task->duration_us_worst = MAX(task->duration_us_average_array[task->average_index] , task->duration_us_worst);
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	691a      	ldr	r2, [r3, #16]
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
 80018a8:	6879      	ldr	r1, [r7, #4]
 80018aa:	331c      	adds	r3, #28
 80018ac:	009b      	lsls	r3, r3, #2
 80018ae:	440b      	add	r3, r1
 80018b0:	685b      	ldr	r3, [r3, #4]
 80018b2:	429a      	cmp	r2, r3
 80018b4:	bf38      	it	cc
 80018b6:	461a      	movcc	r2, r3
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	611a      	str	r2, [r3, #16]
	task->duration_us_average_sum += task->duration_us_average_array[task->average_index];
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	f8d3 20c4 	ldr.w	r2, [r3, #196]	; 0xc4
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
 80018c8:	6879      	ldr	r1, [r7, #4]
 80018ca:	331c      	adds	r3, #28
 80018cc:	009b      	lsls	r3, r3, #2
 80018ce:	440b      	add	r3, r1
 80018d0:	685b      	ldr	r3, [r3, #4]
 80018d2:	441a      	add	r2, r3
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
	task->duration_us = task->duration_us_average_sum / TASK_STAT_AVERAGE_OVER ;
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 80018e0:	4a1a      	ldr	r2, [pc, #104]	; (800194c <task_process+0x164>)
 80018e2:	fba2 2303 	umull	r2, r3, r2, r3
 80018e6:	091a      	lsrs	r2, r3, #4
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	60da      	str	r2, [r3, #12]

	if(task->duration_us_average_array[task->average_index] > 1000)
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
 80018f2:	687a      	ldr	r2, [r7, #4]
 80018f4:	331c      	adds	r3, #28
 80018f6:	009b      	lsls	r3, r3, #2
 80018f8:	4413      	add	r3, r2
 80018fa:	685b      	ldr	r3, [r3, #4]
 80018fc:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001900:	d90f      	bls.n	8001922 <task_process+0x13a>
		task->duration_us_average_array[task->average_index] ++ ;
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	f8d3 20c8 	ldr.w	r2, [r3, #200]	; 0xc8
 8001908:	6879      	ldr	r1, [r7, #4]
 800190a:	f102 031c 	add.w	r3, r2, #28
 800190e:	009b      	lsls	r3, r3, #2
 8001910:	440b      	add	r3, r1
 8001912:	685b      	ldr	r3, [r3, #4]
 8001914:	1c59      	adds	r1, r3, #1
 8001916:	6878      	ldr	r0, [r7, #4]
 8001918:	f102 031c 	add.w	r3, r2, #28
 800191c:	009b      	lsls	r3, r3, #2
 800191e:	4403      	add	r3, r0
 8001920:	6059      	str	r1, [r3, #4]

	if(++task->average_index == TASK_STAT_AVERAGE_OVER)
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
 8001928:	1c5a      	adds	r2, r3, #1
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
 8001936:	2b14      	cmp	r3, #20
 8001938:	d103      	bne.n	8001942 <task_process+0x15a>
		task->average_index = 0 ;
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	2200      	movs	r2, #0
 800193e:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
	return current_time_us ;
 8001942:	683b      	ldr	r3, [r7, #0]
}
 8001944:	4618      	mov	r0, r3
 8001946:	3708      	adds	r7, #8
 8001948:	46bd      	mov	sp, r7
 800194a:	bd80      	pop	{r7, pc}
 800194c:	cccccccd 	.word	0xcccccccd

08001950 <SCHEDULER_enable_task>:




//Activation ou dsactivation par ajout ou suppression dans la queu dans la queu
void SCHEDULER_enable_task(task_ids_t id, bool_e enable){
 8001950:	b580      	push	{r7, lr}
 8001952:	b082      	sub	sp, #8
 8001954:	af00      	add	r7, sp, #0
 8001956:	4603      	mov	r3, r0
 8001958:	6039      	str	r1, [r7, #0]
 800195a:	71fb      	strb	r3, [r7, #7]
	if(enable && id < TASK_COUNT)
 800195c:	683b      	ldr	r3, [r7, #0]
 800195e:	2b00      	cmp	r3, #0
 8001960:	d00b      	beq.n	800197a <SCHEDULER_enable_task+0x2a>
 8001962:	79fb      	ldrb	r3, [r7, #7]
 8001964:	2b06      	cmp	r3, #6
 8001966:	d808      	bhi.n	800197a <SCHEDULER_enable_task+0x2a>
		queu_add(TASK_get_task(id));
 8001968:	79fb      	ldrb	r3, [r7, #7]
 800196a:	4618      	mov	r0, r3
 800196c:	f000 f97c 	bl	8001c68 <TASK_get_task>
 8001970:	4603      	mov	r3, r0
 8001972:	4618      	mov	r0, r3
 8001974:	f000 f832 	bl	80019dc <queu_add>
 8001978:	e007      	b.n	800198a <SCHEDULER_enable_task+0x3a>
	else
		queu_remove(TASK_get_task(id));
 800197a:	79fb      	ldrb	r3, [r7, #7]
 800197c:	4618      	mov	r0, r3
 800197e:	f000 f973 	bl	8001c68 <TASK_get_task>
 8001982:	4603      	mov	r3, r0
 8001984:	4618      	mov	r0, r3
 8001986:	f000 f881 	bl	8001a8c <queu_remove>
}
 800198a:	bf00      	nop
 800198c:	3708      	adds	r7, #8
 800198e:	46bd      	mov	sp, r7
 8001990:	bd80      	pop	{r7, pc}
	...

08001994 <queu_contains>:
//static void queu_clear(void){
//	memset(task_queu, 0, sizeof(task_queu));
//	task_queu_size = 0 ;
//}

static bool_e queu_contains(task_t * task){
 8001994:	b480      	push	{r7}
 8001996:	b085      	sub	sp, #20
 8001998:	af00      	add	r7, sp, #0
 800199a:	6078      	str	r0, [r7, #4]
	for(uint32_t t = 0; t < task_queu_size; t++)
 800199c:	2300      	movs	r3, #0
 800199e:	60fb      	str	r3, [r7, #12]
 80019a0:	e00b      	b.n	80019ba <queu_contains+0x26>
		if(task_queu[t] == task)
 80019a2:	4a0c      	ldr	r2, [pc, #48]	; (80019d4 <queu_contains+0x40>)
 80019a4:	68fb      	ldr	r3, [r7, #12]
 80019a6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80019aa:	687a      	ldr	r2, [r7, #4]
 80019ac:	429a      	cmp	r2, r3
 80019ae:	d101      	bne.n	80019b4 <queu_contains+0x20>
			return TRUE ;
 80019b0:	2301      	movs	r3, #1
 80019b2:	e008      	b.n	80019c6 <queu_contains+0x32>
	for(uint32_t t = 0; t < task_queu_size; t++)
 80019b4:	68fb      	ldr	r3, [r7, #12]
 80019b6:	3301      	adds	r3, #1
 80019b8:	60fb      	str	r3, [r7, #12]
 80019ba:	4b07      	ldr	r3, [pc, #28]	; (80019d8 <queu_contains+0x44>)
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	68fa      	ldr	r2, [r7, #12]
 80019c0:	429a      	cmp	r2, r3
 80019c2:	d3ee      	bcc.n	80019a2 <queu_contains+0xe>
	return FALSE ;
 80019c4:	2300      	movs	r3, #0
}
 80019c6:	4618      	mov	r0, r3
 80019c8:	3714      	adds	r7, #20
 80019ca:	46bd      	mov	sp, r7
 80019cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d0:	4770      	bx	lr
 80019d2:	bf00      	nop
 80019d4:	20000a8c 	.word	0x20000a8c
 80019d8:	20000aac 	.word	0x20000aac

080019dc <queu_add>:

static bool_e queu_add(task_t * task){
 80019dc:	b580      	push	{r7, lr}
 80019de:	b084      	sub	sp, #16
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	6078      	str	r0, [r7, #4]
	if(queu_contains(task) || task_queu_size >= TASK_COUNT)
 80019e4:	6878      	ldr	r0, [r7, #4]
 80019e6:	f7ff ffd5 	bl	8001994 <queu_contains>
 80019ea:	4603      	mov	r3, r0
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d103      	bne.n	80019f8 <queu_add+0x1c>
 80019f0:	4b24      	ldr	r3, [pc, #144]	; (8001a84 <queu_add+0xa8>)
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	2b06      	cmp	r3, #6
 80019f6:	d901      	bls.n	80019fc <queu_add+0x20>
		return FALSE ;
 80019f8:	2300      	movs	r3, #0
 80019fa:	e03e      	b.n	8001a7a <queu_add+0x9e>


	uint32_t t = 0 ;
 80019fc:	2300      	movs	r3, #0
 80019fe:	60fb      	str	r3, [r7, #12]
	while(t < TASK_COUNT)
 8001a00:	e037      	b.n	8001a72 <queu_add+0x96>
	{
		if(task_queu[t] == NULL || task->static_priority > task_queu[t]->static_priority){
 8001a02:	4a21      	ldr	r2, [pc, #132]	; (8001a88 <queu_add+0xac>)
 8001a04:	68fb      	ldr	r3, [r7, #12]
 8001a06:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d00a      	beq.n	8001a24 <queu_add+0x48>
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	f993 2000 	ldrsb.w	r2, [r3]
 8001a14:	491c      	ldr	r1, [pc, #112]	; (8001a88 <queu_add+0xac>)
 8001a16:	68fb      	ldr	r3, [r7, #12]
 8001a18:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001a1c:	f993 3000 	ldrsb.w	r3, [r3]
 8001a20:	429a      	cmp	r2, r3
 8001a22:	dd23      	ble.n	8001a6c <queu_add+0x90>
			if(task_queu[t] != NULL)
 8001a24:	4a18      	ldr	r2, [pc, #96]	; (8001a88 <queu_add+0xac>)
 8001a26:	68fb      	ldr	r3, [r7, #12]
 8001a28:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d011      	beq.n	8001a54 <queu_add+0x78>
				memmove(&task_queu[t+1], &task_queu[t], sizeof(task) * (task_queu_size +1 - t));
 8001a30:	68fb      	ldr	r3, [r7, #12]
 8001a32:	3301      	adds	r3, #1
 8001a34:	009b      	lsls	r3, r3, #2
 8001a36:	4a14      	ldr	r2, [pc, #80]	; (8001a88 <queu_add+0xac>)
 8001a38:	1898      	adds	r0, r3, r2
 8001a3a:	68fb      	ldr	r3, [r7, #12]
 8001a3c:	009b      	lsls	r3, r3, #2
 8001a3e:	4a12      	ldr	r2, [pc, #72]	; (8001a88 <queu_add+0xac>)
 8001a40:	1899      	adds	r1, r3, r2
 8001a42:	4b10      	ldr	r3, [pc, #64]	; (8001a84 <queu_add+0xa8>)
 8001a44:	681a      	ldr	r2, [r3, #0]
 8001a46:	68fb      	ldr	r3, [r7, #12]
 8001a48:	1ad3      	subs	r3, r2, r3
 8001a4a:	3301      	adds	r3, #1
 8001a4c:	009b      	lsls	r3, r3, #2
 8001a4e:	461a      	mov	r2, r3
 8001a50:	f006 f9c6 	bl	8007de0 <memmove>
			task_queu[t] = task ;
 8001a54:	490c      	ldr	r1, [pc, #48]	; (8001a88 <queu_add+0xac>)
 8001a56:	68fb      	ldr	r3, [r7, #12]
 8001a58:	687a      	ldr	r2, [r7, #4]
 8001a5a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			task_queu_size ++ ;
 8001a5e:	4b09      	ldr	r3, [pc, #36]	; (8001a84 <queu_add+0xa8>)
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	3301      	adds	r3, #1
 8001a64:	4a07      	ldr	r2, [pc, #28]	; (8001a84 <queu_add+0xa8>)
 8001a66:	6013      	str	r3, [r2, #0]
			return TRUE ;
 8001a68:	2301      	movs	r3, #1
 8001a6a:	e006      	b.n	8001a7a <queu_add+0x9e>
		}
		t++;
 8001a6c:	68fb      	ldr	r3, [r7, #12]
 8001a6e:	3301      	adds	r3, #1
 8001a70:	60fb      	str	r3, [r7, #12]
	while(t < TASK_COUNT)
 8001a72:	68fb      	ldr	r3, [r7, #12]
 8001a74:	2b06      	cmp	r3, #6
 8001a76:	d9c4      	bls.n	8001a02 <queu_add+0x26>
	}
	return FALSE ;
 8001a78:	2300      	movs	r3, #0
}
 8001a7a:	4618      	mov	r0, r3
 8001a7c:	3710      	adds	r7, #16
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	bd80      	pop	{r7, pc}
 8001a82:	bf00      	nop
 8001a84:	20000aac 	.word	0x20000aac
 8001a88:	20000a8c 	.word	0x20000a8c

08001a8c <queu_remove>:

static bool_e queu_remove(task_t * task){
 8001a8c:	b580      	push	{r7, lr}
 8001a8e:	b084      	sub	sp, #16
 8001a90:	af00      	add	r7, sp, #0
 8001a92:	6078      	str	r0, [r7, #4]
	if(!queu_contains(task))
 8001a94:	6878      	ldr	r0, [r7, #4]
 8001a96:	f7ff ff7d 	bl	8001994 <queu_contains>
 8001a9a:	4603      	mov	r3, r0
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d101      	bne.n	8001aa4 <queu_remove+0x18>
		return FALSE ;
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	e02a      	b.n	8001afa <queu_remove+0x6e>

	for(uint32_t t = 0; t < task_queu_size; t ++){
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	60fb      	str	r3, [r7, #12]
 8001aa8:	e021      	b.n	8001aee <queu_remove+0x62>
		if(task == task_queu[t]){
 8001aaa:	4a16      	ldr	r2, [pc, #88]	; (8001b04 <queu_remove+0x78>)
 8001aac:	68fb      	ldr	r3, [r7, #12]
 8001aae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ab2:	687a      	ldr	r2, [r7, #4]
 8001ab4:	429a      	cmp	r2, r3
 8001ab6:	d117      	bne.n	8001ae8 <queu_remove+0x5c>
			memmove(&task_queu[t], &task_queu[t+1], sizeof(task) * (task_queu_size - t));
 8001ab8:	68fb      	ldr	r3, [r7, #12]
 8001aba:	009b      	lsls	r3, r3, #2
 8001abc:	4a11      	ldr	r2, [pc, #68]	; (8001b04 <queu_remove+0x78>)
 8001abe:	1898      	adds	r0, r3, r2
 8001ac0:	68fb      	ldr	r3, [r7, #12]
 8001ac2:	3301      	adds	r3, #1
 8001ac4:	009b      	lsls	r3, r3, #2
 8001ac6:	4a0f      	ldr	r2, [pc, #60]	; (8001b04 <queu_remove+0x78>)
 8001ac8:	1899      	adds	r1, r3, r2
 8001aca:	4b0f      	ldr	r3, [pc, #60]	; (8001b08 <queu_remove+0x7c>)
 8001acc:	681a      	ldr	r2, [r3, #0]
 8001ace:	68fb      	ldr	r3, [r7, #12]
 8001ad0:	1ad3      	subs	r3, r2, r3
 8001ad2:	009b      	lsls	r3, r3, #2
 8001ad4:	461a      	mov	r2, r3
 8001ad6:	f006 f983 	bl	8007de0 <memmove>
			task_queu_size -- ;
 8001ada:	4b0b      	ldr	r3, [pc, #44]	; (8001b08 <queu_remove+0x7c>)
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	3b01      	subs	r3, #1
 8001ae0:	4a09      	ldr	r2, [pc, #36]	; (8001b08 <queu_remove+0x7c>)
 8001ae2:	6013      	str	r3, [r2, #0]
			return TRUE ;
 8001ae4:	2301      	movs	r3, #1
 8001ae6:	e008      	b.n	8001afa <queu_remove+0x6e>
	for(uint32_t t = 0; t < task_queu_size; t ++){
 8001ae8:	68fb      	ldr	r3, [r7, #12]
 8001aea:	3301      	adds	r3, #1
 8001aec:	60fb      	str	r3, [r7, #12]
 8001aee:	4b06      	ldr	r3, [pc, #24]	; (8001b08 <queu_remove+0x7c>)
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	68fa      	ldr	r2, [r7, #12]
 8001af4:	429a      	cmp	r2, r3
 8001af6:	d3d8      	bcc.n	8001aaa <queu_remove+0x1e>
		}
	}
	return FALSE ;
 8001af8:	2300      	movs	r3, #0
}
 8001afa:	4618      	mov	r0, r3
 8001afc:	3710      	adds	r7, #16
 8001afe:	46bd      	mov	sp, r7
 8001b00:	bd80      	pop	{r7, pc}
 8001b02:	bf00      	nop
 8001b04:	20000a8c 	.word	0x20000a8c
 8001b08:	20000aac 	.word	0x20000aac

08001b0c <tasks_init>:
#include "../scheduler/scheduler.h"
#include "../events/events.h"

static system_t * sys;

void tasks_init(system_t * sys_){
 8001b0c:	b580      	push	{r7, lr}
 8001b0e:	b082      	sub	sp, #8
 8001b10:	af00      	add	r7, sp, #0
 8001b12:	6078      	str	r0, [r7, #4]
	//On mmorise o se trouve notre structure systme
	sys = sys_ ;
 8001b14:	4a07      	ldr	r2, [pc, #28]	; (8001b34 <tasks_init+0x28>)
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	6013      	str	r3, [r2, #0]

	//Activation des tches
	SCHEDULER_enable_task(TASK_EVENT_CHECK, TRUE);
 8001b1a:	2101      	movs	r1, #1
 8001b1c:	2000      	movs	r0, #0
 8001b1e:	f7ff ff17 	bl	8001950 <SCHEDULER_enable_task>

	SCHEDULER_enable_task(TASK_LED, TRUE);
 8001b22:	2101      	movs	r1, #1
 8001b24:	2002      	movs	r0, #2
 8001b26:	f7ff ff13 	bl	8001950 <SCHEDULER_enable_task>
	//SCHEDULER_enable_task(TASK_PRINTF, TRUE);


}
 8001b2a:	bf00      	nop
 8001b2c:	3708      	adds	r7, #8
 8001b2e:	46bd      	mov	sp, r7
 8001b30:	bd80      	pop	{r7, pc}
 8001b32:	bf00      	nop
 8001b34:	20000ab8 	.word	0x20000ab8

08001b38 <process_print_f>:

void process_print_f(uint32_t current_time_us){
 8001b38:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001b3c:	b088      	sub	sp, #32
 8001b3e:	af04      	add	r7, sp, #16
 8001b40:	6078      	str	r0, [r7, #4]
	//printf("%d\t%d\t%d\t%d\t%d\t%d\n", data[0], data[1], data[2], data[3], data[4], data[5]);
	gyro_t * gyro = &sys->sensors.gyro ;
 8001b42:	4b13      	ldr	r3, [pc, #76]	; (8001b90 <process_print_f+0x58>)
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	3354      	adds	r3, #84	; 0x54
 8001b48:	60fb      	str	r3, [r7, #12]
	acc_t * acc = &sys->sensors.acc ;
 8001b4a:	4b11      	ldr	r3, [pc, #68]	; (8001b90 <process_print_f+0x58>)
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	33bc      	adds	r3, #188	; 0xbc
 8001b50:	60bb      	str	r3, [r7, #8]
	//printf("%d\t%d\t%d\t%lu\n",sys->sensors.gyro.mpu->gyro_raw[0], sys->sensors.gyro.mpu->gyro_raw[1], sys->sensors.gyro.mpu->gyro_raw[2], TASK_get_task(TASK_GYRO)->it_duration_us);
	//printf("%f\t%f\t%f\t%f\t%f\t%f\t%lu\n",acc->raw[0], acc->raw[1], acc->raw[2],gyro->raw[0], gyro->raw[1], gyro->raw[2], TASK_get_task(TASK_GYRO_UPDATE)->duration_us);
	printf("%f\t%f\t%lu\n", acc->filtered[ACC_AXE_Z], gyro->filtered[ACC_AXE_X], SCHEDULER_get_cpu_load());
 8001b52:	68bb      	ldr	r3, [r7, #8]
 8001b54:	691b      	ldr	r3, [r3, #16]
 8001b56:	4618      	mov	r0, r3
 8001b58:	f7fe fcf6 	bl	8000548 <__aeabi_f2d>
 8001b5c:	4680      	mov	r8, r0
 8001b5e:	4689      	mov	r9, r1
 8001b60:	68fb      	ldr	r3, [r7, #12]
 8001b62:	689b      	ldr	r3, [r3, #8]
 8001b64:	4618      	mov	r0, r3
 8001b66:	f7fe fcef 	bl	8000548 <__aeabi_f2d>
 8001b6a:	4604      	mov	r4, r0
 8001b6c:	460d      	mov	r5, r1
 8001b6e:	f7ff fde7 	bl	8001740 <SCHEDULER_get_cpu_load>
 8001b72:	4603      	mov	r3, r0
 8001b74:	9302      	str	r3, [sp, #8]
 8001b76:	e9cd 4500 	strd	r4, r5, [sp]
 8001b7a:	4642      	mov	r2, r8
 8001b7c:	464b      	mov	r3, r9
 8001b7e:	4805      	ldr	r0, [pc, #20]	; (8001b94 <process_print_f+0x5c>)
 8001b80:	f006 fdac 	bl	80086dc <iprintf>
	//printf("%f\n", acc->filtered[GYRO_AXE_X]);
}
 8001b84:	bf00      	nop
 8001b86:	3710      	adds	r7, #16
 8001b88:	46bd      	mov	sp, r7
 8001b8a:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001b8e:	bf00      	nop
 8001b90:	20000ab8 	.word	0x20000ab8
 8001b94:	0800a6c0 	.word	0x0800a6c0

08001b98 <process_led>:


void process_led(uint32_t current_time_us){
 8001b98:	b580      	push	{r7, lr}
 8001b9a:	b082      	sub	sp, #8
 8001b9c:	af00      	add	r7, sp, #0
 8001b9e:	6078      	str	r0, [r7, #4]
	LED_SEQUENCE_play(&sys->ihm.led_blue, current_time_us);
 8001ba0:	4b0b      	ldr	r3, [pc, #44]	; (8001bd0 <process_led+0x38>)
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	3338      	adds	r3, #56	; 0x38
 8001ba6:	6879      	ldr	r1, [r7, #4]
 8001ba8:	4618      	mov	r0, r3
 8001baa:	f006 f89b 	bl	8007ce4 <LED_SEQUENCE_play>
	LED_SEQUENCE_play(&sys->ihm.led_red, current_time_us);
 8001bae:	4b08      	ldr	r3, [pc, #32]	; (8001bd0 <process_led+0x38>)
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	6879      	ldr	r1, [r7, #4]
 8001bb4:	4618      	mov	r0, r3
 8001bb6:	f006 f895 	bl	8007ce4 <LED_SEQUENCE_play>
	LED_SEQUENCE_play(&sys->ihm.led_green, current_time_us);
 8001bba:	4b05      	ldr	r3, [pc, #20]	; (8001bd0 <process_led+0x38>)
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	331c      	adds	r3, #28
 8001bc0:	6879      	ldr	r1, [r7, #4]
 8001bc2:	4618      	mov	r0, r3
 8001bc4:	f006 f88e 	bl	8007ce4 <LED_SEQUENCE_play>
}
 8001bc8:	bf00      	nop
 8001bca:	3708      	adds	r7, #8
 8001bcc:	46bd      	mov	sp, r7
 8001bce:	bd80      	pop	{r7, pc}
 8001bd0:	20000ab8 	.word	0x20000ab8

08001bd4 <process_gyro_update>:

void process_gyro_update(uint32_t current_time_us){
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	b082      	sub	sp, #8
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	6078      	str	r0, [r7, #4]
	GYRO_ACC_update_dma(&sys->sensors.gyro);
 8001bdc:	4b04      	ldr	r3, [pc, #16]	; (8001bf0 <process_gyro_update+0x1c>)
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	3354      	adds	r3, #84	; 0x54
 8001be2:	4618      	mov	r0, r3
 8001be4:	f000 f968 	bl	8001eb8 <GYRO_ACC_update_dma>

}
 8001be8:	bf00      	nop
 8001bea:	3708      	adds	r7, #8
 8001bec:	46bd      	mov	sp, r7
 8001bee:	bd80      	pop	{r7, pc}
 8001bf0:	20000ab8 	.word	0x20000ab8

08001bf4 <process_gyro_filter>:

void process_gyro_filter(uint32_t current_time_us){
 8001bf4:	b580      	push	{r7, lr}
 8001bf6:	b082      	sub	sp, #8
 8001bf8:	af00      	add	r7, sp, #0
 8001bfa:	6078      	str	r0, [r7, #4]
	GYRO_process_lpf(&sys->sensors.gyro);
 8001bfc:	4b04      	ldr	r3, [pc, #16]	; (8001c10 <process_gyro_filter+0x1c>)
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	3354      	adds	r3, #84	; 0x54
 8001c02:	4618      	mov	r0, r3
 8001c04:	f000 f974 	bl	8001ef0 <GYRO_process_lpf>
}
 8001c08:	bf00      	nop
 8001c0a:	3708      	adds	r7, #8
 8001c0c:	46bd      	mov	sp, r7
 8001c0e:	bd80      	pop	{r7, pc}
 8001c10:	20000ab8 	.word	0x20000ab8

08001c14 <process_acc_update>:

void process_acc_update(uint32_t current_time_us){
 8001c14:	b580      	push	{r7, lr}
 8001c16:	b082      	sub	sp, #8
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	6078      	str	r0, [r7, #4]
	ACC_update(&sys->sensors.acc);
 8001c1c:	4b04      	ldr	r3, [pc, #16]	; (8001c30 <process_acc_update+0x1c>)
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	33bc      	adds	r3, #188	; 0xbc
 8001c22:	4618      	mov	r0, r3
 8001c24:	f000 f8a4 	bl	8001d70 <ACC_update>
}
 8001c28:	bf00      	nop
 8001c2a:	3708      	adds	r7, #8
 8001c2c:	46bd      	mov	sp, r7
 8001c2e:	bd80      	pop	{r7, pc}
 8001c30:	20000ab8 	.word	0x20000ab8

08001c34 <process_acc_filter>:

void process_acc_filter(uint32_t current_time_us){
 8001c34:	b580      	push	{r7, lr}
 8001c36:	b082      	sub	sp, #8
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	6078      	str	r0, [r7, #4]
	ACC_process_lpf(&sys->sensors.acc);
 8001c3c:	4b04      	ldr	r3, [pc, #16]	; (8001c50 <process_acc_filter+0x1c>)
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	33bc      	adds	r3, #188	; 0xbc
 8001c42:	4618      	mov	r0, r3
 8001c44:	f000 f8b2 	bl	8001dac <ACC_process_lpf>
}
 8001c48:	bf00      	nop
 8001c4a:	3708      	adds	r7, #8
 8001c4c:	46bd      	mov	sp, r7
 8001c4e:	bd80      	pop	{r7, pc}
 8001c50:	20000ab8 	.word	0x20000ab8

08001c54 <process_event_main>:

void process_event_main(uint32_t current_time_us){
 8001c54:	b580      	push	{r7, lr}
 8001c56:	b082      	sub	sp, #8
 8001c58:	af00      	add	r7, sp, #0
 8001c5a:	6078      	str	r0, [r7, #4]
	UNUSED(current_time_us);
	EVENT_process_events_main();
 8001c5c:	f7ff fa4e 	bl	80010fc <EVENT_process_events_main>
}
 8001c60:	bf00      	nop
 8001c62:	3708      	adds	r7, #8
 8001c64:	46bd      	mov	sp, r7
 8001c66:	bd80      	pop	{r7, pc}

08001c68 <TASK_get_task>:

		[TASK_ACC_UPDATE] = 	DEFINE_TASK(TASK_ACC_UPDATE, 		PRIORITY_MEDIUM,	 	process_acc_update, 		PERIOD_US_FROM_HERTZ(500), 	TASK_MODE_TIME),
		[TASK_ACC_FILTER] = 	DEFINE_TASK(TASK_ACC_FILTER, 		PRIORITY_EVENT,	 		process_acc_filter, 		PERIOD_US_FROM_HERTZ(1), 	TASK_MODE_EVENT),
};

task_t * TASK_get_task(task_ids_t id){
 8001c68:	b480      	push	{r7}
 8001c6a:	b083      	sub	sp, #12
 8001c6c:	af00      	add	r7, sp, #0
 8001c6e:	4603      	mov	r3, r0
 8001c70:	71fb      	strb	r3, [r7, #7]
	return &tasks[id];
 8001c72:	79fb      	ldrb	r3, [r7, #7]
 8001c74:	22cc      	movs	r2, #204	; 0xcc
 8001c76:	fb02 f303 	mul.w	r3, r2, r3
 8001c7a:	4a04      	ldr	r2, [pc, #16]	; (8001c8c <TASK_get_task+0x24>)
 8001c7c:	4413      	add	r3, r2
}
 8001c7e:	4618      	mov	r0, r3
 8001c80:	370c      	adds	r7, #12
 8001c82:	46bd      	mov	sp, r7
 8001c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c88:	4770      	bx	lr
 8001c8a:	bf00      	nop
 8001c8c:	200002d0 	.word	0x200002d0

08001c90 <TIME_us>:

#include "time.h"


uint32_t TIME_us(void)
{
 8001c90:	b580      	push	{r7, lr}
 8001c92:	b082      	sub	sp, #8
 8001c94:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001c96:	b672      	cpsid	i

	uint32_t t_us;
	static uint32_t previous_t_us = 0;
	__disable_irq();
	t_us = HAL_GetTick() * 1000 + 1000 - SysTick->VAL / 168;
 8001c98:	f001 ff06 	bl	8003aa8 <HAL_GetTick>
 8001c9c:	4603      	mov	r3, r0
 8001c9e:	3301      	adds	r3, #1
 8001ca0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001ca4:	fb02 f203 	mul.w	r2, r2, r3
 8001ca8:	4b0d      	ldr	r3, [pc, #52]	; (8001ce0 <TIME_us+0x50>)
 8001caa:	689b      	ldr	r3, [r3, #8]
 8001cac:	08db      	lsrs	r3, r3, #3
 8001cae:	490d      	ldr	r1, [pc, #52]	; (8001ce4 <TIME_us+0x54>)
 8001cb0:	fba1 1303 	umull	r1, r3, r1, r3
 8001cb4:	085b      	lsrs	r3, r3, #1
 8001cb6:	1ad3      	subs	r3, r2, r3
 8001cb8:	607b      	str	r3, [r7, #4]
  __ASM volatile ("cpsie i" : : : "memory");
 8001cba:	b662      	cpsie	i
	__enable_irq();

	//Parfois la hal_get_tick ne s ait pas encore fait incrmenter, donc si notre miros actuel  est plus petit qu'avant on ajoute 1000s (soit la ms qui n a pas t incrment)
	if(previous_t_us >= t_us)
 8001cbc:	4b0a      	ldr	r3, [pc, #40]	; (8001ce8 <TIME_us+0x58>)
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	687a      	ldr	r2, [r7, #4]
 8001cc2:	429a      	cmp	r2, r3
 8001cc4:	d803      	bhi.n	8001cce <TIME_us+0x3e>
		t_us += 1000;
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 8001ccc:	607b      	str	r3, [r7, #4]
	previous_t_us = t_us ;
 8001cce:	4a06      	ldr	r2, [pc, #24]	; (8001ce8 <TIME_us+0x58>)
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	6013      	str	r3, [r2, #0]

	return t_us;
 8001cd4:	687b      	ldr	r3, [r7, #4]
}
 8001cd6:	4618      	mov	r0, r3
 8001cd8:	3708      	adds	r7, #8
 8001cda:	46bd      	mov	sp, r7
 8001cdc:	bd80      	pop	{r7, pc}
 8001cde:	bf00      	nop
 8001ce0:	e000e010 	.word	0xe000e010
 8001ce4:	18618619 	.word	0x18618619
 8001ce8:	20000abc 	.word	0x20000abc

08001cec <ACC_init>:

static void acc_data_callback(void);

float filter_config [3] = {0.1f, 0.9f, 0};

void ACC_init(acc_t * acc, mpu_t * mpu){
 8001cec:	b580      	push	{r7, lr}
 8001cee:	b082      	sub	sp, #8
 8001cf0:	af00      	add	r7, sp, #0
 8001cf2:	6078      	str	r0, [r7, #4]
 8001cf4:	6039      	str	r1, [r7, #0]

	FILTER_init(&acc->filters[ACC_AXE_X], filter_config, FILTER_FIRST_ORDER);
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	3314      	adds	r3, #20
 8001cfa:	2200      	movs	r2, #0
 8001cfc:	491a      	ldr	r1, [pc, #104]	; (8001d68 <ACC_init+0x7c>)
 8001cfe:	4618      	mov	r0, r3
 8001d00:	f005 ff38 	bl	8007b74 <FILTER_init>
	FILTER_init(&acc->filters[ACC_AXE_Y], filter_config, FILTER_FIRST_ORDER);
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	3330      	adds	r3, #48	; 0x30
 8001d08:	2200      	movs	r2, #0
 8001d0a:	4917      	ldr	r1, [pc, #92]	; (8001d68 <ACC_init+0x7c>)
 8001d0c:	4618      	mov	r0, r3
 8001d0e:	f005 ff31 	bl	8007b74 <FILTER_init>
	FILTER_init(&acc->filters[ACC_AXE_Z], filter_config, FILTER_FIRST_ORDER);
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	334c      	adds	r3, #76	; 0x4c
 8001d16:	2200      	movs	r2, #0
 8001d18:	4913      	ldr	r1, [pc, #76]	; (8001d68 <ACC_init+0x7c>)
 8001d1a:	4618      	mov	r0, r3
 8001d1c:	f005 ff2a 	bl	8007b74 <FILTER_init>


	acc->mpu = mpu ;
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	683a      	ldr	r2, [r7, #0]
 8001d24:	601a      	str	r2, [r3, #0]
	acc->raw = acc->mpu->acc ;
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	f103 0250 	add.w	r2, r3, #80	; 0x50
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	605a      	str	r2, [r3, #4]

	switch(MPU_init_acc(acc->mpu, MPU_ACC_4G, acc_data_callback)){
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	4a0d      	ldr	r2, [pc, #52]	; (8001d6c <ACC_init+0x80>)
 8001d38:	2101      	movs	r1, #1
 8001d3a:	4618      	mov	r0, r3
 8001d3c:	f000 fb1a 	bl	8002374 <MPU_init_acc>
 8001d40:	4603      	mov	r3, r0
 8001d42:	2b01      	cmp	r3, #1
 8001d44:	d008      	beq.n	8001d58 <ACC_init+0x6c>
 8001d46:	2b02      	cmp	r3, #2
 8001d48:	d008      	beq.n	8001d5c <ACC_init+0x70>
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d000      	beq.n	8001d50 <ACC_init+0x64>
			break;
		case SENSOR_REQUEST_BUSY:
			break;
	}

}
 8001d4e:	e006      	b.n	8001d5e <ACC_init+0x72>
			EVENT_Set_flag(FLAG_ACC_OK);
 8001d50:	2004      	movs	r0, #4
 8001d52:	f7ff fad7 	bl	8001304 <EVENT_Set_flag>
			break;
 8001d56:	e002      	b.n	8001d5e <ACC_init+0x72>
			break;
 8001d58:	bf00      	nop
 8001d5a:	e000      	b.n	8001d5e <ACC_init+0x72>
			break;
 8001d5c:	bf00      	nop
}
 8001d5e:	bf00      	nop
 8001d60:	3708      	adds	r7, #8
 8001d62:	46bd      	mov	sp, r7
 8001d64:	bd80      	pop	{r7, pc}
 8001d66:	bf00      	nop
 8001d68:	20000864 	.word	0x20000864
 8001d6c:	08001e27 	.word	0x08001e27

08001d70 <ACC_update>:

void ACC_update(acc_t * acc){
 8001d70:	b580      	push	{r7, lr}
 8001d72:	b082      	sub	sp, #8
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	6078      	str	r0, [r7, #4]
	switch(MPU_update_acc(acc->mpu)){
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	4618      	mov	r0, r3
 8001d7e:	f000 fb9d 	bl	80024bc <MPU_update_acc>
 8001d82:	4603      	mov	r3, r0
 8001d84:	2b01      	cmp	r3, #1
 8001d86:	d00c      	beq.n	8001da2 <ACC_update+0x32>
 8001d88:	2b02      	cmp	r3, #2
 8001d8a:	d006      	beq.n	8001d9a <ACC_update+0x2a>
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d000      	beq.n	8001d92 <ACC_update+0x22>
			EVENT_Clean_flag(FLAG_ACC_OK);
			break;
		case SENSOR_REQUEST_BUSY:
			break;
	}
}
 8001d90:	e008      	b.n	8001da4 <ACC_update+0x34>
			EVENT_Set_flag(FLAG_ACC_DATA_READY);
 8001d92:	2006      	movs	r0, #6
 8001d94:	f7ff fab6 	bl	8001304 <EVENT_Set_flag>
			break;
 8001d98:	e004      	b.n	8001da4 <ACC_update+0x34>
			EVENT_Clean_flag(FLAG_ACC_OK);
 8001d9a:	2004      	movs	r0, #4
 8001d9c:	f7ff facc 	bl	8001338 <EVENT_Clean_flag>
			break;
 8001da0:	e000      	b.n	8001da4 <ACC_update+0x34>
			break;
 8001da2:	bf00      	nop
}
 8001da4:	bf00      	nop
 8001da6:	3708      	adds	r7, #8
 8001da8:	46bd      	mov	sp, r7
 8001daa:	bd80      	pop	{r7, pc}

08001dac <ACC_process_lpf>:
		case SENSOR_REQUEST_BUSY:
			break;
	}
}

void ACC_process_lpf(acc_t * acc){
 8001dac:	b580      	push	{r7, lr}
 8001dae:	b082      	sub	sp, #8
 8001db0:	af00      	add	r7, sp, #0
 8001db2:	6078      	str	r0, [r7, #4]
	acc->filtered[ACC_AXE_X] = FILTER_process(&acc->filters[ACC_AXE_X], acc->raw[ACC_AXE_X]);
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	f103 0214 	add.w	r2, r3, #20
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	685b      	ldr	r3, [r3, #4]
 8001dbe:	edd3 7a00 	vldr	s15, [r3]
 8001dc2:	eeb0 0a67 	vmov.f32	s0, s15
 8001dc6:	4610      	mov	r0, r2
 8001dc8:	f005 fef7 	bl	8007bba <FILTER_process>
 8001dcc:	eef0 7a40 	vmov.f32	s15, s0
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	edc3 7a02 	vstr	s15, [r3, #8]
	acc->filtered[ACC_AXE_Y] = FILTER_process(&acc->filters[ACC_AXE_Y], acc->raw[ACC_AXE_Y]);
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	685b      	ldr	r3, [r3, #4]
 8001de0:	3304      	adds	r3, #4
 8001de2:	edd3 7a00 	vldr	s15, [r3]
 8001de6:	eeb0 0a67 	vmov.f32	s0, s15
 8001dea:	4610      	mov	r0, r2
 8001dec:	f005 fee5 	bl	8007bba <FILTER_process>
 8001df0:	eef0 7a40 	vmov.f32	s15, s0
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	edc3 7a03 	vstr	s15, [r3, #12]
	acc->filtered[ACC_AXE_Z] = FILTER_process(&acc->filters[ACC_AXE_Z], acc->raw[ACC_AXE_Z]);
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	f103 024c 	add.w	r2, r3, #76	; 0x4c
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	685b      	ldr	r3, [r3, #4]
 8001e04:	3308      	adds	r3, #8
 8001e06:	edd3 7a00 	vldr	s15, [r3]
 8001e0a:	eeb0 0a67 	vmov.f32	s0, s15
 8001e0e:	4610      	mov	r0, r2
 8001e10:	f005 fed3 	bl	8007bba <FILTER_process>
 8001e14:	eef0 7a40 	vmov.f32	s15, s0
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	edc3 7a04 	vstr	s15, [r3, #16]
}
 8001e1e:	bf00      	nop
 8001e20:	3708      	adds	r7, #8
 8001e22:	46bd      	mov	sp, r7
 8001e24:	bd80      	pop	{r7, pc}

08001e26 <acc_data_callback>:

static void acc_data_callback(void){
 8001e26:	b580      	push	{r7, lr}
 8001e28:	af00      	add	r7, sp, #0
	EVENT_Set_flag(FLAG_ACC_DATA_READY);
 8001e2a:	2006      	movs	r0, #6
 8001e2c:	f7ff fa6a 	bl	8001304 <EVENT_Set_flag>
}
 8001e30:	bf00      	nop
 8001e32:	bd80      	pop	{r7, pc}

08001e34 <GYRO_init>:

float filter[3] = {0.1f, 0.9f, 0};

static void gyro_data_callback(void);

void GYRO_init(gyro_t * gyro, mpu_t * mpu){
 8001e34:	b580      	push	{r7, lr}
 8001e36:	b082      	sub	sp, #8
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	6078      	str	r0, [r7, #4]
 8001e3c:	6039      	str	r1, [r7, #0]

	//Filters init
	FILTER_init(&gyro->filters[GYRO_AXE_X], filter, FILTER_FIRST_ORDER);
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	3314      	adds	r3, #20
 8001e42:	2200      	movs	r2, #0
 8001e44:	491a      	ldr	r1, [pc, #104]	; (8001eb0 <GYRO_init+0x7c>)
 8001e46:	4618      	mov	r0, r3
 8001e48:	f005 fe94 	bl	8007b74 <FILTER_init>
	FILTER_init(&gyro->filters[GYRO_AXE_Y], filter, FILTER_FIRST_ORDER);
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	3330      	adds	r3, #48	; 0x30
 8001e50:	2200      	movs	r2, #0
 8001e52:	4917      	ldr	r1, [pc, #92]	; (8001eb0 <GYRO_init+0x7c>)
 8001e54:	4618      	mov	r0, r3
 8001e56:	f005 fe8d 	bl	8007b74 <FILTER_init>
	FILTER_init(&gyro->filters[GYRO_AXE_Z], filter, FILTER_FIRST_ORDER);
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	334c      	adds	r3, #76	; 0x4c
 8001e5e:	2200      	movs	r2, #0
 8001e60:	4913      	ldr	r1, [pc, #76]	; (8001eb0 <GYRO_init+0x7c>)
 8001e62:	4618      	mov	r0, r3
 8001e64:	f005 fe86 	bl	8007b74 <FILTER_init>

	gyro->mpu = mpu ;
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	683a      	ldr	r2, [r7, #0]
 8001e6c:	601a      	str	r2, [r3, #0]
	gyro->raw = gyro->mpu->gyro ;
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	f103 022c 	add.w	r2, r3, #44	; 0x2c
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	605a      	str	r2, [r3, #4]

	//Raise the flag "ok" if the gyro get succesfully initiated
	switch(MPU_init_gyro(gyro->mpu, MPU_GYRO_2000s, gyro_data_callback)){
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	4a0d      	ldr	r2, [pc, #52]	; (8001eb4 <GYRO_init+0x80>)
 8001e80:	2103      	movs	r1, #3
 8001e82:	4618      	mov	r0, r3
 8001e84:	f000 f9c6 	bl	8002214 <MPU_init_gyro>
 8001e88:	4603      	mov	r3, r0
 8001e8a:	2b01      	cmp	r3, #1
 8001e8c:	d008      	beq.n	8001ea0 <GYRO_init+0x6c>
 8001e8e:	2b02      	cmp	r3, #2
 8001e90:	d008      	beq.n	8001ea4 <GYRO_init+0x70>
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d000      	beq.n	8001e98 <GYRO_init+0x64>
		case SENSOR_REQUEST_FAIL:
			break;
		case SENSOR_REQUEST_BUSY:
			break;
	}
}
 8001e96:	e006      	b.n	8001ea6 <GYRO_init+0x72>
			EVENT_Set_flag(FLAG_GYRO_OK);
 8001e98:	2000      	movs	r0, #0
 8001e9a:	f7ff fa33 	bl	8001304 <EVENT_Set_flag>
			break;
 8001e9e:	e002      	b.n	8001ea6 <GYRO_init+0x72>
			break;
 8001ea0:	bf00      	nop
 8001ea2:	e000      	b.n	8001ea6 <GYRO_init+0x72>
			break;
 8001ea4:	bf00      	nop
}
 8001ea6:	bf00      	nop
 8001ea8:	3708      	adds	r7, #8
 8001eaa:	46bd      	mov	sp, r7
 8001eac:	bd80      	pop	{r7, pc}
 8001eae:	bf00      	nop
 8001eb0:	20000870 	.word	0x20000870
 8001eb4:	08001f6b 	.word	0x08001f6b

08001eb8 <GYRO_ACC_update_dma>:
		case SENSOR_REQUEST_BUSY:
			break;
	}
}

void GYRO_ACC_update_dma(gyro_t * gyro){
 8001eb8:	b580      	push	{r7, lr}
 8001eba:	b082      	sub	sp, #8
 8001ebc:	af00      	add	r7, sp, #0
 8001ebe:	6078      	str	r0, [r7, #4]
	switch(MPU_update_all_dma(gyro->mpu)){
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	4618      	mov	r0, r3
 8001ec6:	f000 fb38 	bl	800253a <MPU_update_all_dma>
 8001eca:	4603      	mov	r3, r0
 8001ecc:	2b01      	cmp	r3, #1
 8001ece:	d00a      	beq.n	8001ee6 <GYRO_ACC_update_dma+0x2e>
 8001ed0:	2b02      	cmp	r3, #2
 8001ed2:	d001      	beq.n	8001ed8 <GYRO_ACC_update_dma+0x20>
 8001ed4:	2b00      	cmp	r3, #0
		case SENSOR_REQUEST_OK:
			break;
 8001ed6:	e007      	b.n	8001ee8 <GYRO_ACC_update_dma+0x30>
		case SENSOR_REQUEST_FAIL:
			EVENT_Clean_flag(FLAG_GYRO_OK);
 8001ed8:	2000      	movs	r0, #0
 8001eda:	f7ff fa2d 	bl	8001338 <EVENT_Clean_flag>
			EVENT_Clean_flag(FLAG_ACC_OK);
 8001ede:	2004      	movs	r0, #4
 8001ee0:	f7ff fa2a 	bl	8001338 <EVENT_Clean_flag>
			break;
 8001ee4:	e000      	b.n	8001ee8 <GYRO_ACC_update_dma+0x30>
		case SENSOR_REQUEST_BUSY:
			break;
 8001ee6:	bf00      	nop
	}
}
 8001ee8:	bf00      	nop
 8001eea:	3708      	adds	r7, #8
 8001eec:	46bd      	mov	sp, r7
 8001eee:	bd80      	pop	{r7, pc}

08001ef0 <GYRO_process_lpf>:

void GYRO_process_lpf(gyro_t * gyro){
 8001ef0:	b580      	push	{r7, lr}
 8001ef2:	b082      	sub	sp, #8
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	6078      	str	r0, [r7, #4]
	gyro->filtered[GYRO_AXE_X] =  FILTER_process(&gyro->filters[GYRO_AXE_X], gyro->raw[GYRO_AXE_X]);
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	f103 0214 	add.w	r2, r3, #20
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	685b      	ldr	r3, [r3, #4]
 8001f02:	edd3 7a00 	vldr	s15, [r3]
 8001f06:	eeb0 0a67 	vmov.f32	s0, s15
 8001f0a:	4610      	mov	r0, r2
 8001f0c:	f005 fe55 	bl	8007bba <FILTER_process>
 8001f10:	eef0 7a40 	vmov.f32	s15, s0
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	edc3 7a02 	vstr	s15, [r3, #8]
	gyro->filtered[GYRO_AXE_Y] =  FILTER_process(&gyro->filters[GYRO_AXE_Y], gyro->raw[GYRO_AXE_Y]);
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	685b      	ldr	r3, [r3, #4]
 8001f24:	3304      	adds	r3, #4
 8001f26:	edd3 7a00 	vldr	s15, [r3]
 8001f2a:	eeb0 0a67 	vmov.f32	s0, s15
 8001f2e:	4610      	mov	r0, r2
 8001f30:	f005 fe43 	bl	8007bba <FILTER_process>
 8001f34:	eef0 7a40 	vmov.f32	s15, s0
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	edc3 7a03 	vstr	s15, [r3, #12]
	gyro->filtered[GYRO_AXE_Z] =  FILTER_process(&gyro->filters[GYRO_AXE_Z], gyro->raw[GYRO_AXE_Z]);
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	f103 024c 	add.w	r2, r3, #76	; 0x4c
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	685b      	ldr	r3, [r3, #4]
 8001f48:	3308      	adds	r3, #8
 8001f4a:	edd3 7a00 	vldr	s15, [r3]
 8001f4e:	eeb0 0a67 	vmov.f32	s0, s15
 8001f52:	4610      	mov	r0, r2
 8001f54:	f005 fe31 	bl	8007bba <FILTER_process>
 8001f58:	eef0 7a40 	vmov.f32	s15, s0
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	edc3 7a04 	vstr	s15, [r3, #16]
}
 8001f62:	bf00      	nop
 8001f64:	3708      	adds	r7, #8
 8001f66:	46bd      	mov	sp, r7
 8001f68:	bd80      	pop	{r7, pc}

08001f6a <gyro_data_callback>:

static void gyro_data_callback(void){
 8001f6a:	b580      	push	{r7, lr}
 8001f6c:	af00      	add	r7, sp, #0
	EVENT_Set_flag(FLAG_GYRO_DATA_READY);
 8001f6e:	2002      	movs	r0, #2
 8001f70:	f7ff f9c8 	bl	8001304 <EVENT_Set_flag>
}
 8001f74:	bf00      	nop
 8001f76:	bd80      	pop	{r7, pc}

08001f78 <convert_gyro>:
static void MPU_cs_lock(mpu_t * mpu);
static void MPU_cs_unlock(mpu_t * mpu);


//Private functions def
static void convert_gyro(mpu_t * mpu){
 8001f78:	b480      	push	{r7}
 8001f7a:	b083      	sub	sp, #12
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	6078      	str	r0, [r7, #4]
	mpu->gyro_raw[GYRO_AXE_X] = (int16_t)(mpu->gyro_data[1] << 8 | mpu->gyro_data[0]);
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	6a1b      	ldr	r3, [r3, #32]
 8001f84:	3301      	adds	r3, #1
 8001f86:	781b      	ldrb	r3, [r3, #0]
 8001f88:	021b      	lsls	r3, r3, #8
 8001f8a:	b21a      	sxth	r2, r3
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	6a1b      	ldr	r3, [r3, #32]
 8001f90:	781b      	ldrb	r3, [r3, #0]
 8001f92:	b21b      	sxth	r3, r3
 8001f94:	4313      	orrs	r3, r2
 8001f96:	b21a      	sxth	r2, r3
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	849a      	strh	r2, [r3, #36]	; 0x24
	mpu->gyro_raw[GYRO_AXE_Y] = (int16_t)(mpu->gyro_data[3] << 8 | mpu->gyro_data[2]);
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	6a1b      	ldr	r3, [r3, #32]
 8001fa0:	3303      	adds	r3, #3
 8001fa2:	781b      	ldrb	r3, [r3, #0]
 8001fa4:	021b      	lsls	r3, r3, #8
 8001fa6:	b21a      	sxth	r2, r3
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	6a1b      	ldr	r3, [r3, #32]
 8001fac:	3302      	adds	r3, #2
 8001fae:	781b      	ldrb	r3, [r3, #0]
 8001fb0:	b21b      	sxth	r3, r3
 8001fb2:	4313      	orrs	r3, r2
 8001fb4:	b21a      	sxth	r2, r3
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	84da      	strh	r2, [r3, #38]	; 0x26
	mpu->gyro_raw[GYRO_AXE_Z] = (int16_t)(mpu->gyro_data[5] << 8 | mpu->gyro_data[4]);
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	6a1b      	ldr	r3, [r3, #32]
 8001fbe:	3305      	adds	r3, #5
 8001fc0:	781b      	ldrb	r3, [r3, #0]
 8001fc2:	021b      	lsls	r3, r3, #8
 8001fc4:	b21a      	sxth	r2, r3
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	6a1b      	ldr	r3, [r3, #32]
 8001fca:	3304      	adds	r3, #4
 8001fcc:	781b      	ldrb	r3, [r3, #0]
 8001fce:	b21b      	sxth	r3, r3
 8001fd0:	4313      	orrs	r3, r2
 8001fd2:	b21a      	sxth	r2, r3
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	851a      	strh	r2, [r3, #40]	; 0x28

	//Convertion
	mpu->gyro[GYRO_AXE_X] = (float)mpu->gyro_raw[GYRO_AXE_X] * mpu->gyro_sensi ;
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	; 0x24
 8001fde:	ee07 3a90 	vmov	s15, r3
 8001fe2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 8001fec:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c
	mpu->gyro[GYRO_AXE_Y] = (float)mpu->gyro_raw[GYRO_AXE_Y] * mpu->gyro_sensi ;
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	f9b3 3026 	ldrsh.w	r3, [r3, #38]	; 0x26
 8001ffc:	ee07 3a90 	vmov	s15, r3
 8002000:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 800200a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	edc3 7a0c 	vstr	s15, [r3, #48]	; 0x30
	mpu->gyro[GYRO_AXE_Z] = (float)mpu->gyro_raw[GYRO_AXE_Z] * mpu->gyro_sensi ;
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	f9b3 3028 	ldrsh.w	r3, [r3, #40]	; 0x28
 800201a:	ee07 3a90 	vmov	s15, r3
 800201e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 8002028:	ee67 7a27 	vmul.f32	s15, s14, s15
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	edc3 7a0d 	vstr	s15, [r3, #52]	; 0x34
}
 8002032:	bf00      	nop
 8002034:	370c      	adds	r7, #12
 8002036:	46bd      	mov	sp, r7
 8002038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800203c:	4770      	bx	lr

0800203e <convert_acc>:
static void convert_acc(mpu_t * mpu){
 800203e:	b480      	push	{r7}
 8002040:	b083      	sub	sp, #12
 8002042:	af00      	add	r7, sp, #0
 8002044:	6078      	str	r0, [r7, #4]
	mpu->acc_raw[ACC_AXE_X] = (int16_t)(mpu->acc_data[1] << 8 | mpu->acc_data[0]);
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800204a:	3301      	adds	r3, #1
 800204c:	781b      	ldrb	r3, [r3, #0]
 800204e:	021b      	lsls	r3, r3, #8
 8002050:	b21a      	sxth	r2, r3
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002056:	781b      	ldrb	r3, [r3, #0]
 8002058:	b21b      	sxth	r3, r3
 800205a:	4313      	orrs	r3, r2
 800205c:	b21a      	sxth	r2, r3
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
	mpu->acc_raw[ACC_AXE_Y] = (int16_t)(mpu->acc_data[3] << 8 | mpu->acc_data[2]);
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002068:	3303      	adds	r3, #3
 800206a:	781b      	ldrb	r3, [r3, #0]
 800206c:	021b      	lsls	r3, r3, #8
 800206e:	b21a      	sxth	r2, r3
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002074:	3302      	adds	r3, #2
 8002076:	781b      	ldrb	r3, [r3, #0]
 8002078:	b21b      	sxth	r3, r3
 800207a:	4313      	orrs	r3, r2
 800207c:	b21a      	sxth	r2, r3
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
	mpu->acc_raw[ACC_AXE_Z] = (int16_t)(mpu->acc_data[5] << 8 | mpu->acc_data[4]);
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002088:	3305      	adds	r3, #5
 800208a:	781b      	ldrb	r3, [r3, #0]
 800208c:	021b      	lsls	r3, r3, #8
 800208e:	b21a      	sxth	r2, r3
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002094:	3304      	adds	r3, #4
 8002096:	781b      	ldrb	r3, [r3, #0]
 8002098:	b21b      	sxth	r3, r3
 800209a:	4313      	orrs	r3, r2
 800209c:	b21a      	sxth	r2, r3
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c

	//Convertion
	mpu->acc[ACC_AXE_X] = (float)mpu->acc_raw[ACC_AXE_X] * mpu->acc_sensi ;
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	f9b3 3048 	ldrsh.w	r3, [r3, #72]	; 0x48
 80020aa:	ee07 3a90 	vmov	s15, r3
 80020ae:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 80020b8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	edc3 7a14 	vstr	s15, [r3, #80]	; 0x50
	mpu->acc[ACC_AXE_Y] = (float)mpu->acc_raw[ACC_AXE_Y] * mpu->acc_sensi ;
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	f9b3 304a 	ldrsh.w	r3, [r3, #74]	; 0x4a
 80020c8:	ee07 3a90 	vmov	s15, r3
 80020cc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 80020d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	edc3 7a15 	vstr	s15, [r3, #84]	; 0x54
	mpu->acc[ACC_AXE_Z] = (float)mpu->acc_raw[ACC_AXE_Z] * mpu->acc_sensi ;
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	f9b3 304c 	ldrsh.w	r3, [r3, #76]	; 0x4c
 80020e6:	ee07 3a90 	vmov	s15, r3
 80020ea:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 80020f4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	edc3 7a16 	vstr	s15, [r3, #88]	; 0x58
}
 80020fe:	bf00      	nop
 8002100:	370c      	adds	r7, #12
 8002102:	46bd      	mov	sp, r7
 8002104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002108:	4770      	bx	lr

0800210a <MPU_cs_lock>:

static void MPU_cs_lock(mpu_t * mpu){
 800210a:	b580      	push	{r7, lr}
 800210c:	b082      	sub	sp, #8
 800210e:	af00      	add	r7, sp, #0
 8002110:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(mpu->pin_cs_gpio, mpu->pin_cs, RESET);
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	6898      	ldr	r0, [r3, #8]
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	899b      	ldrh	r3, [r3, #12]
 800211a:	2200      	movs	r2, #0
 800211c:	4619      	mov	r1, r3
 800211e:	f002 fd6d 	bl	8004bfc <HAL_GPIO_WritePin>
}
 8002122:	bf00      	nop
 8002124:	3708      	adds	r7, #8
 8002126:	46bd      	mov	sp, r7
 8002128:	bd80      	pop	{r7, pc}

0800212a <MPU_cs_unlock>:
static void MPU_cs_unlock(mpu_t * mpu){
 800212a:	b580      	push	{r7, lr}
 800212c:	b082      	sub	sp, #8
 800212e:	af00      	add	r7, sp, #0
 8002130:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(mpu->pin_cs_gpio, mpu->pin_cs, SET);
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	6898      	ldr	r0, [r3, #8]
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	899b      	ldrh	r3, [r3, #12]
 800213a:	2201      	movs	r2, #1
 800213c:	4619      	mov	r1, r3
 800213e:	f002 fd5d 	bl	8004bfc <HAL_GPIO_WritePin>
}
 8002142:	bf00      	nop
 8002144:	3708      	adds	r7, #8
 8002146:	46bd      	mov	sp, r7
 8002148:	bd80      	pop	{r7, pc}
	...

0800214c <MPU_init>:

/*
 *
 */
sensor_request_e MPU_init(mpu_t * mpu, SPI_HandleTypeDef * hspi, GPIO_TypeDef * pin_cs_gpio, uint16_t pin_cs){
 800214c:	b580      	push	{r7, lr}
 800214e:	b086      	sub	sp, #24
 8002150:	af00      	add	r7, sp, #0
 8002152:	60f8      	str	r0, [r7, #12]
 8002154:	60b9      	str	r1, [r7, #8]
 8002156:	607a      	str	r2, [r7, #4]
 8002158:	807b      	strh	r3, [r7, #2]

	//Etat par default
	mpu->state = SENSOR_NOT_INIT ;
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	2201      	movs	r2, #1
 800215e:	73da      	strb	r2, [r3, #15]

	//Dfinit d'aprs la doc pour les registres du mpu
	mpu->gyro_data = &mpu->data[8] ;
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	f103 021a 	add.w	r2, r3, #26
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	621a      	str	r2, [r3, #32]
	mpu->acc_data = &mpu->data[0] ;
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	f103 0212 	add.w	r2, r3, #18
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	645a      	str	r2, [r3, #68]	; 0x44


	//Requiert un I2C ou SPI pour fonctionner
	if(hspi == NULL)
 8002174:	68bb      	ldr	r3, [r7, #8]
 8002176:	2b00      	cmp	r3, #0
 8002178:	d101      	bne.n	800217e <MPU_init+0x32>
		return SENSOR_REQUEST_FAIL ;
 800217a:	2302      	movs	r3, #2
 800217c:	e040      	b.n	8002200 <MPU_init+0xb4>

	//Application des paramtres de connexion
	mpu->hspi = hspi ;
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	68ba      	ldr	r2, [r7, #8]
 8002182:	605a      	str	r2, [r3, #4]
	mpu->pin_cs = pin_cs ;
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	887a      	ldrh	r2, [r7, #2]
 8002188:	819a      	strh	r2, [r3, #12]
	mpu->pin_cs_gpio = pin_cs_gpio ;
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	687a      	ldr	r2, [r7, #4]
 800218e:	609a      	str	r2, [r3, #8]

	mpu->adresse = MPU6050_I2C_ADDR ;
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	22d0      	movs	r2, #208	; 0xd0
 8002194:	745a      	strb	r2, [r3, #17]

	mpu_handlers[mpu_init_compteur] = mpu ;
 8002196:	4b1c      	ldr	r3, [pc, #112]	; (8002208 <MPU_init+0xbc>)
 8002198:	781b      	ldrb	r3, [r3, #0]
 800219a:	4619      	mov	r1, r3
 800219c:	4a1b      	ldr	r2, [pc, #108]	; (800220c <MPU_init+0xc0>)
 800219e:	68fb      	ldr	r3, [r7, #12]
 80021a0:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
	SPI_handlers[mpu_init_compteur++] = hspi ;
 80021a4:	4b18      	ldr	r3, [pc, #96]	; (8002208 <MPU_init+0xbc>)
 80021a6:	781b      	ldrb	r3, [r3, #0]
 80021a8:	1c5a      	adds	r2, r3, #1
 80021aa:	b2d1      	uxtb	r1, r2
 80021ac:	4a16      	ldr	r2, [pc, #88]	; (8002208 <MPU_init+0xbc>)
 80021ae:	7011      	strb	r1, [r2, #0]
 80021b0:	4619      	mov	r1, r3
 80021b2:	4a17      	ldr	r2, [pc, #92]	; (8002210 <MPU_init+0xc4>)
 80021b4:	68bb      	ldr	r3, [r7, #8]
 80021b6:	f842 3021 	str.w	r3, [r2, r1, lsl #2]

	uint8_t wakeup_data[] = {MPU6050_PWR_MGMT_1, 0x00} ;
 80021ba:	236b      	movs	r3, #107	; 0x6b
 80021bc:	753b      	strb	r3, [r7, #20]
 80021be:	2300      	movs	r3, #0
 80021c0:	757b      	strb	r3, [r7, #21]

	MPU_cs_lock(mpu);
 80021c2:	68f8      	ldr	r0, [r7, #12]
 80021c4:	f7ff ffa1 	bl	800210a <MPU_cs_lock>
	mpu->hal_state = HAL_SPI_Transmit(mpu->hspi, wakeup_data, 2, 2);
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	6858      	ldr	r0, [r3, #4]
 80021cc:	f107 0114 	add.w	r1, r7, #20
 80021d0:	2302      	movs	r3, #2
 80021d2:	2202      	movs	r2, #2
 80021d4:	f003 fb04 	bl	80057e0 <HAL_SPI_Transmit>
 80021d8:	4603      	mov	r3, r0
 80021da:	461a      	mov	r2, r3
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	739a      	strb	r2, [r3, #14]
	MPU_cs_unlock(mpu);
 80021e0:	68f8      	ldr	r0, [r7, #12]
 80021e2:	f7ff ffa2 	bl	800212a <MPU_cs_unlock>

	//Pour l'init on ne s'occupe pas des cas HAL busy etc, c'est bon ou c'est pas bon c est tout^^
	if(mpu->hal_state != HAL_OK){
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	7b9b      	ldrb	r3, [r3, #14]
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d004      	beq.n	80021f8 <MPU_init+0xac>
		mpu->state = SENSOR_ERROR ;
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	2204      	movs	r2, #4
 80021f2:	73da      	strb	r2, [r3, #15]
		return SENSOR_REQUEST_FAIL ;
 80021f4:	2302      	movs	r3, #2
 80021f6:	e003      	b.n	8002200 <MPU_init+0xb4>
	}

	mpu->state = SENSOR_IDDLE ;
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	2200      	movs	r2, #0
 80021fc:	73da      	strb	r2, [r3, #15]
	return SENSOR_REQUEST_OK;
 80021fe:	2300      	movs	r3, #0
}
 8002200:	4618      	mov	r0, r3
 8002202:	3718      	adds	r7, #24
 8002204:	46bd      	mov	sp, r7
 8002206:	bd80      	pop	{r7, pc}
 8002208:	20000ac8 	.word	0x20000ac8
 800220c:	20000ac4 	.word	0x20000ac4
 8002210:	20000ac0 	.word	0x20000ac0

08002214 <MPU_init_gyro>:

/*
 *
 */
sensor_request_e MPU_init_gyro(mpu_t * mpu, MPU_gyro_range_e gyro_range, void (*gyro_data_callback)){
 8002214:	b580      	push	{r7, lr}
 8002216:	b088      	sub	sp, #32
 8002218:	af02      	add	r7, sp, #8
 800221a:	60f8      	str	r0, [r7, #12]
 800221c:	460b      	mov	r3, r1
 800221e:	607a      	str	r2, [r7, #4]
 8002220:	72fb      	strb	r3, [r7, #11]

	mpu->gyro_range = gyro_range ;
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	7afa      	ldrb	r2, [r7, #11]
 8002226:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
	mpu->gyro_data_callback = gyro_data_callback ;
 800222a:	687a      	ldr	r2, [r7, #4]
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	641a      	str	r2, [r3, #64]	; 0x40

	//Si mpu non utilisable
	if(mpu->state != SENSOR_IDDLE)
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	7bdb      	ldrb	r3, [r3, #15]
 8002234:	2b00      	cmp	r3, #0
 8002236:	d001      	beq.n	800223c <MPU_init_gyro+0x28>
		return SENSOR_REQUEST_FAIL ;
 8002238:	2302      	movs	r3, #2
 800223a:	e08e      	b.n	800235a <MPU_init_gyro+0x146>

	//Configuration de la sensi du gyro dans le mpu
	//On lit
	uint8_t temp[2] ;
	temp[0] = MPU6050_GYRO_CONFIG | MPU6050_READ ;
 800223c:	239b      	movs	r3, #155	; 0x9b
 800223e:	753b      	strb	r3, [r7, #20]
	MPU_cs_lock(mpu);
 8002240:	68f8      	ldr	r0, [r7, #12]
 8002242:	f7ff ff62 	bl	800210a <MPU_cs_lock>
	mpu->hal_state = HAL_SPI_TransmitReceive(mpu->hspi, temp, temp, 2, 2);
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	6858      	ldr	r0, [r3, #4]
 800224a:	f107 0214 	add.w	r2, r7, #20
 800224e:	f107 0114 	add.w	r1, r7, #20
 8002252:	2302      	movs	r3, #2
 8002254:	9300      	str	r3, [sp, #0]
 8002256:	2302      	movs	r3, #2
 8002258:	f003 fbf6 	bl	8005a48 <HAL_SPI_TransmitReceive>
 800225c:	4603      	mov	r3, r0
 800225e:	461a      	mov	r2, r3
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	739a      	strb	r2, [r3, #14]
	MPU_cs_unlock(mpu);
 8002264:	68f8      	ldr	r0, [r7, #12]
 8002266:	f7ff ff60 	bl	800212a <MPU_cs_unlock>

	//On crit
	if(mpu->hal_state == HAL_OK){
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	7b9b      	ldrb	r3, [r3, #14]
 800226e:	2b00      	cmp	r3, #0
 8002270:	d122      	bne.n	80022b8 <MPU_init_gyro+0xa4>
		HAL_Delay(1);
 8002272:	2001      	movs	r0, #1
 8002274:	f001 fc24 	bl	8003ac0 <HAL_Delay>
		MPU_cs_lock(mpu);
 8002278:	68f8      	ldr	r0, [r7, #12]
 800227a:	f7ff ff46 	bl	800210a <MPU_cs_lock>
		temp[0] = MPU6050_GYRO_CONFIG ;
 800227e:	231b      	movs	r3, #27
 8002280:	753b      	strb	r3, [r7, #20]
		temp[1] = (temp[1] & 0xE7) | (uint8_t)gyro_range << 3;
 8002282:	7d7b      	ldrb	r3, [r7, #21]
 8002284:	b25b      	sxtb	r3, r3
 8002286:	f023 0318 	bic.w	r3, r3, #24
 800228a:	b25a      	sxtb	r2, r3
 800228c:	7afb      	ldrb	r3, [r7, #11]
 800228e:	00db      	lsls	r3, r3, #3
 8002290:	b25b      	sxtb	r3, r3
 8002292:	4313      	orrs	r3, r2
 8002294:	b25b      	sxtb	r3, r3
 8002296:	b2db      	uxtb	r3, r3
 8002298:	757b      	strb	r3, [r7, #21]
		mpu->hal_state = HAL_SPI_Transmit(mpu->hspi, temp,  2, 2);
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	6858      	ldr	r0, [r3, #4]
 800229e:	f107 0114 	add.w	r1, r7, #20
 80022a2:	2302      	movs	r3, #2
 80022a4:	2202      	movs	r2, #2
 80022a6:	f003 fa9b 	bl	80057e0 <HAL_SPI_Transmit>
 80022aa:	4603      	mov	r3, r0
 80022ac:	461a      	mov	r2, r3
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	739a      	strb	r2, [r3, #14]
		MPU_cs_unlock(mpu);
 80022b2:	68f8      	ldr	r0, [r7, #12]
 80022b4:	f7ff ff39 	bl	800212a <MPU_cs_unlock>
	}

	//ON vrifi si on a bien cris ce que l'on voulait
	if(mpu->hal_state == HAL_OK){ // on vrifi si on a bien configur le gyro comme on voulait
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	7b9b      	ldrb	r3, [r3, #14]
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d124      	bne.n	800230a <MPU_init_gyro+0xf6>
		uint8_t temp2 = temp[1];
 80022c0:	7d7b      	ldrb	r3, [r7, #21]
 80022c2:	75fb      	strb	r3, [r7, #23]
		temp[0] = MPU6050_GYRO_CONFIG | MPU6050_READ ;
 80022c4:	239b      	movs	r3, #155	; 0x9b
 80022c6:	753b      	strb	r3, [r7, #20]
		HAL_Delay(1);
 80022c8:	2001      	movs	r0, #1
 80022ca:	f001 fbf9 	bl	8003ac0 <HAL_Delay>
		MPU_cs_lock(mpu);
 80022ce:	68f8      	ldr	r0, [r7, #12]
 80022d0:	f7ff ff1b 	bl	800210a <MPU_cs_lock>
		mpu->hal_state = HAL_SPI_TransmitReceive(mpu->hspi, temp, temp, 2, 2);
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	6858      	ldr	r0, [r3, #4]
 80022d8:	f107 0214 	add.w	r2, r7, #20
 80022dc:	f107 0114 	add.w	r1, r7, #20
 80022e0:	2302      	movs	r3, #2
 80022e2:	9300      	str	r3, [sp, #0]
 80022e4:	2302      	movs	r3, #2
 80022e6:	f003 fbaf 	bl	8005a48 <HAL_SPI_TransmitReceive>
 80022ea:	4603      	mov	r3, r0
 80022ec:	461a      	mov	r2, r3
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	739a      	strb	r2, [r3, #14]
		MPU_cs_unlock(mpu);
 80022f2:	68f8      	ldr	r0, [r7, #12]
 80022f4:	f7ff ff19 	bl	800212a <MPU_cs_unlock>

		if(temp[1] != temp2)
 80022f8:	7d7b      	ldrb	r3, [r7, #21]
 80022fa:	7dfa      	ldrb	r2, [r7, #23]
 80022fc:	429a      	cmp	r2, r3
 80022fe:	d004      	beq.n	800230a <MPU_init_gyro+0xf6>
		{
			mpu->state = SENSOR_ERROR ;
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	2204      	movs	r2, #4
 8002304:	73da      	strb	r2, [r3, #15]
			return SENSOR_REQUEST_FAIL ;
 8002306:	2302      	movs	r3, #2
 8002308:	e027      	b.n	800235a <MPU_init_gyro+0x146>

	}



	if(mpu->hal_state != HAL_OK)
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	7b9b      	ldrb	r3, [r3, #14]
 800230e:	2b00      	cmp	r3, #0
 8002310:	d004      	beq.n	800231c <MPU_init_gyro+0x108>
	{
		mpu->state = SENSOR_ERROR ;
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	2204      	movs	r2, #4
 8002316:	73da      	strb	r2, [r3, #15]
		return SENSOR_REQUEST_FAIL ;
 8002318:	2302      	movs	r3, #2
 800231a:	e01e      	b.n	800235a <MPU_init_gyro+0x146>
	}

	switch(gyro_range){
 800231c:	7afb      	ldrb	r3, [r7, #11]
 800231e:	2b03      	cmp	r3, #3
 8002320:	d81a      	bhi.n	8002358 <MPU_init_gyro+0x144>
 8002322:	a201      	add	r2, pc, #4	; (adr r2, 8002328 <MPU_init_gyro+0x114>)
 8002324:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002328:	08002339 	.word	0x08002339
 800232c:	08002341 	.word	0x08002341
 8002330:	08002349 	.word	0x08002349
 8002334:	08002351 	.word	0x08002351
		case MPU_GYRO_250s :
			mpu->gyro_sensi = (float)1 / MPU6050_GYRO_SENS_250 ;
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	4a0a      	ldr	r2, [pc, #40]	; (8002364 <MPU_init_gyro+0x150>)
 800233c:	63da      	str	r2, [r3, #60]	; 0x3c
			break;
 800233e:	e00b      	b.n	8002358 <MPU_init_gyro+0x144>
		case MPU_GYRO_500s :
			mpu->gyro_sensi = (float)1 / MPU6050_GYRO_SENS_500 ;
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	4a09      	ldr	r2, [pc, #36]	; (8002368 <MPU_init_gyro+0x154>)
 8002344:	63da      	str	r2, [r3, #60]	; 0x3c
			break;
 8002346:	e007      	b.n	8002358 <MPU_init_gyro+0x144>
		case MPU_GYRO_1000s :
			mpu->gyro_sensi = (float)1 / MPU6050_GYRO_SENS_1000 ;
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	4a08      	ldr	r2, [pc, #32]	; (800236c <MPU_init_gyro+0x158>)
 800234c:	63da      	str	r2, [r3, #60]	; 0x3c
			break;
 800234e:	e003      	b.n	8002358 <MPU_init_gyro+0x144>
		case MPU_GYRO_2000s :
			mpu->gyro_sensi = (float)1 / MPU6050_GYRO_SENS_2000 ;
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	4a07      	ldr	r2, [pc, #28]	; (8002370 <MPU_init_gyro+0x15c>)
 8002354:	63da      	str	r2, [r3, #60]	; 0x3c
			break;
 8002356:	bf00      	nop
	}
	return SENSOR_REQUEST_OK;
 8002358:	2300      	movs	r3, #0
}
 800235a:	4618      	mov	r0, r3
 800235c:	3718      	adds	r7, #24
 800235e:	46bd      	mov	sp, r7
 8002360:	bd80      	pop	{r7, pc}
 8002362:	bf00      	nop
 8002364:	3bfa232d 	.word	0x3bfa232d
 8002368:	3c7a232d 	.word	0x3c7a232d
 800236c:	3cf9c190 	.word	0x3cf9c190
 8002370:	3d79c190 	.word	0x3d79c190

08002374 <MPU_init_acc>:

/*
 *
 */
sensor_request_e MPU_init_acc(mpu_t * mpu, MPU_acc_range_e acc_range, void (*acc_data_callback)){
 8002374:	b580      	push	{r7, lr}
 8002376:	b088      	sub	sp, #32
 8002378:	af02      	add	r7, sp, #8
 800237a:	60f8      	str	r0, [r7, #12]
 800237c:	460b      	mov	r3, r1
 800237e:	607a      	str	r2, [r7, #4]
 8002380:	72fb      	strb	r3, [r7, #11]
	mpu->acc_range = acc_range ;
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	7afa      	ldrb	r2, [r7, #11]
 8002386:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
	mpu->acc_data_callback = acc_data_callback ;
 800238a:	687a      	ldr	r2, [r7, #4]
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	665a      	str	r2, [r3, #100]	; 0x64
	//Si mpu non utilisable
	if(mpu->state != SENSOR_IDDLE)
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	7bdb      	ldrb	r3, [r3, #15]
 8002394:	2b00      	cmp	r3, #0
 8002396:	d001      	beq.n	800239c <MPU_init_acc+0x28>
		return SENSOR_REQUEST_FAIL ;
 8002398:	2302      	movs	r3, #2
 800239a:	e08a      	b.n	80024b2 <MPU_init_acc+0x13e>


	//Configuration de la sensi de l'acc dans le mpu
	//On lit
	uint8_t temp[2] ;
	temp[0] = MPU6050_ACCEL_CONFIG | MPU6050_READ ;
 800239c:	239c      	movs	r3, #156	; 0x9c
 800239e:	753b      	strb	r3, [r7, #20]
	MPU_cs_lock(mpu);
 80023a0:	68f8      	ldr	r0, [r7, #12]
 80023a2:	f7ff feb2 	bl	800210a <MPU_cs_lock>
	mpu->hal_state = HAL_SPI_TransmitReceive(mpu->hspi, temp, temp, 2, 2);
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	6858      	ldr	r0, [r3, #4]
 80023aa:	f107 0214 	add.w	r2, r7, #20
 80023ae:	f107 0114 	add.w	r1, r7, #20
 80023b2:	2302      	movs	r3, #2
 80023b4:	9300      	str	r3, [sp, #0]
 80023b6:	2302      	movs	r3, #2
 80023b8:	f003 fb46 	bl	8005a48 <HAL_SPI_TransmitReceive>
 80023bc:	4603      	mov	r3, r0
 80023be:	461a      	mov	r2, r3
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	739a      	strb	r2, [r3, #14]
	MPU_cs_unlock(mpu);
 80023c4:	68f8      	ldr	r0, [r7, #12]
 80023c6:	f7ff feb0 	bl	800212a <MPU_cs_unlock>

	//On crit
	if(mpu->hal_state == HAL_OK){	//Si mpu ok on crit en spi dans le registre de config du mpu ddi au gyro
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	7b9b      	ldrb	r3, [r3, #14]
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d122      	bne.n	8002418 <MPU_init_acc+0xa4>
		HAL_Delay(1);
 80023d2:	2001      	movs	r0, #1
 80023d4:	f001 fb74 	bl	8003ac0 <HAL_Delay>
		MPU_cs_lock(mpu);
 80023d8:	68f8      	ldr	r0, [r7, #12]
 80023da:	f7ff fe96 	bl	800210a <MPU_cs_lock>
		temp[0] = MPU6050_ACCEL_CONFIG ;
 80023de:	231c      	movs	r3, #28
 80023e0:	753b      	strb	r3, [r7, #20]
		temp[1] = (temp[1] & 0xE7) | (uint8_t)acc_range << 3;
 80023e2:	7d7b      	ldrb	r3, [r7, #21]
 80023e4:	b25b      	sxtb	r3, r3
 80023e6:	f023 0318 	bic.w	r3, r3, #24
 80023ea:	b25a      	sxtb	r2, r3
 80023ec:	7afb      	ldrb	r3, [r7, #11]
 80023ee:	00db      	lsls	r3, r3, #3
 80023f0:	b25b      	sxtb	r3, r3
 80023f2:	4313      	orrs	r3, r2
 80023f4:	b25b      	sxtb	r3, r3
 80023f6:	b2db      	uxtb	r3, r3
 80023f8:	757b      	strb	r3, [r7, #21]
		mpu->hal_state = HAL_SPI_Transmit(mpu->hspi, temp,  2, 2);
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	6858      	ldr	r0, [r3, #4]
 80023fe:	f107 0114 	add.w	r1, r7, #20
 8002402:	2302      	movs	r3, #2
 8002404:	2202      	movs	r2, #2
 8002406:	f003 f9eb 	bl	80057e0 <HAL_SPI_Transmit>
 800240a:	4603      	mov	r3, r0
 800240c:	461a      	mov	r2, r3
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	739a      	strb	r2, [r3, #14]
		MPU_cs_unlock(mpu);
 8002412:	68f8      	ldr	r0, [r7, #12]
 8002414:	f7ff fe89 	bl	800212a <MPU_cs_unlock>
	}

	//On test si on a bien crit ce que l'on voulait
	if(mpu->hal_state == HAL_OK){ // on vrifi si on a bien configur le gyro comme on voulait
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	7b9b      	ldrb	r3, [r3, #14]
 800241c:	2b00      	cmp	r3, #0
 800241e:	d124      	bne.n	800246a <MPU_init_acc+0xf6>
		uint8_t temp2 = temp[1];
 8002420:	7d7b      	ldrb	r3, [r7, #21]
 8002422:	75fb      	strb	r3, [r7, #23]
		temp[0] = MPU6050_ACCEL_CONFIG | MPU6050_READ ;
 8002424:	239c      	movs	r3, #156	; 0x9c
 8002426:	753b      	strb	r3, [r7, #20]
		HAL_Delay(1);
 8002428:	2001      	movs	r0, #1
 800242a:	f001 fb49 	bl	8003ac0 <HAL_Delay>
		MPU_cs_lock(mpu);
 800242e:	68f8      	ldr	r0, [r7, #12]
 8002430:	f7ff fe6b 	bl	800210a <MPU_cs_lock>
		mpu->hal_state = HAL_SPI_TransmitReceive(mpu->hspi, temp, temp, 2, 2);
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	6858      	ldr	r0, [r3, #4]
 8002438:	f107 0214 	add.w	r2, r7, #20
 800243c:	f107 0114 	add.w	r1, r7, #20
 8002440:	2302      	movs	r3, #2
 8002442:	9300      	str	r3, [sp, #0]
 8002444:	2302      	movs	r3, #2
 8002446:	f003 faff 	bl	8005a48 <HAL_SPI_TransmitReceive>
 800244a:	4603      	mov	r3, r0
 800244c:	461a      	mov	r2, r3
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	739a      	strb	r2, [r3, #14]
		MPU_cs_unlock(mpu);
 8002452:	68f8      	ldr	r0, [r7, #12]
 8002454:	f7ff fe69 	bl	800212a <MPU_cs_unlock>

		if(temp[1] != temp2)
 8002458:	7d7b      	ldrb	r3, [r7, #21]
 800245a:	7dfa      	ldrb	r2, [r7, #23]
 800245c:	429a      	cmp	r2, r3
 800245e:	d004      	beq.n	800246a <MPU_init_acc+0xf6>
		{
			mpu->state = SENSOR_ERROR ;
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	2204      	movs	r2, #4
 8002464:	73da      	strb	r2, [r3, #15]
			return SENSOR_REQUEST_FAIL ;
 8002466:	2302      	movs	r3, #2
 8002468:	e023      	b.n	80024b2 <MPU_init_acc+0x13e>
		}
	}



	switch(acc_range){
 800246a:	7afb      	ldrb	r3, [r7, #11]
 800246c:	2b03      	cmp	r3, #3
 800246e:	d81f      	bhi.n	80024b0 <MPU_init_acc+0x13c>
 8002470:	a201      	add	r2, pc, #4	; (adr r2, 8002478 <MPU_init_acc+0x104>)
 8002472:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002476:	bf00      	nop
 8002478:	08002489 	.word	0x08002489
 800247c:	08002493 	.word	0x08002493
 8002480:	0800249d 	.word	0x0800249d
 8002484:	080024a7 	.word	0x080024a7
		case MPU_ACC_2G :
			mpu->acc_sensi = (float)1 / MPU6050_ACCE_SENS_2 ;
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	f04f 5262 	mov.w	r2, #947912704	; 0x38800000
 800248e:	661a      	str	r2, [r3, #96]	; 0x60
			break;
 8002490:	e00e      	b.n	80024b0 <MPU_init_acc+0x13c>
		case MPU_ACC_4G :
			mpu->acc_sensi = (float)1 / MPU6050_ACCE_SENS_4 ;
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	f04f 5264 	mov.w	r2, #956301312	; 0x39000000
 8002498:	661a      	str	r2, [r3, #96]	; 0x60
			break;
 800249a:	e009      	b.n	80024b0 <MPU_init_acc+0x13c>
		case MPU_ACC_8G :
			mpu->acc_sensi = (float)1 / MPU6050_ACCE_SENS_8 ;
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	f04f 5266 	mov.w	r2, #964689920	; 0x39800000
 80024a2:	661a      	str	r2, [r3, #96]	; 0x60
			break;
 80024a4:	e004      	b.n	80024b0 <MPU_init_acc+0x13c>
		case MPU_ACC_16G :
			mpu->acc_sensi = (float)1 / MPU6050_ACCE_SENS_16 ;
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	f04f 5268 	mov.w	r2, #973078528	; 0x3a000000
 80024ac:	661a      	str	r2, [r3, #96]	; 0x60
			break;
 80024ae:	bf00      	nop
	}
	return SENSOR_REQUEST_OK;
 80024b0:	2300      	movs	r3, #0
}
 80024b2:	4618      	mov	r0, r3
 80024b4:	3718      	adds	r7, #24
 80024b6:	46bd      	mov	sp, r7
 80024b8:	bd80      	pop	{r7, pc}
 80024ba:	bf00      	nop

080024bc <MPU_update_acc>:
	convert_gyro(mpu);
	return SENSOR_REQUEST_OK ;

}

sensor_request_e MPU_update_acc(mpu_t * mpu){
 80024bc:	b580      	push	{r7, lr}
 80024be:	b086      	sub	sp, #24
 80024c0:	af02      	add	r7, sp, #8
 80024c2:	6078      	str	r0, [r7, #4]

	if(mpu->state != SENSOR_IDDLE){
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	7bdb      	ldrb	r3, [r3, #15]
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d001      	beq.n	80024d0 <MPU_update_acc+0x14>
		return SENSOR_REQUEST_FAIL ;
 80024cc:	2302      	movs	r3, #2
 80024ce:	e030      	b.n	8002532 <MPU_update_acc+0x76>
	}

	//Update des valeurs
	uint8_t registers [] = {MPU6050_ACCEL_XOUT_H | MPU6050_READ, 0, 0, 0, 0, 0};
 80024d0:	23bb      	movs	r3, #187	; 0xbb
 80024d2:	723b      	strb	r3, [r7, #8]
 80024d4:	2300      	movs	r3, #0
 80024d6:	727b      	strb	r3, [r7, #9]
 80024d8:	2300      	movs	r3, #0
 80024da:	72bb      	strb	r3, [r7, #10]
 80024dc:	2300      	movs	r3, #0
 80024de:	72fb      	strb	r3, [r7, #11]
 80024e0:	2300      	movs	r3, #0
 80024e2:	733b      	strb	r3, [r7, #12]
 80024e4:	2300      	movs	r3, #0
 80024e6:	737b      	strb	r3, [r7, #13]
	MPU_cs_lock(mpu);
 80024e8:	6878      	ldr	r0, [r7, #4]
 80024ea:	f7ff fe0e 	bl	800210a <MPU_cs_lock>
	mpu->hal_state = HAL_SPI_TransmitReceive(mpu->hspi, registers, mpu->acc_data, 6, 2);
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	6858      	ldr	r0, [r3, #4]
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80024f6:	f107 0108 	add.w	r1, r7, #8
 80024fa:	2302      	movs	r3, #2
 80024fc:	9300      	str	r3, [sp, #0]
 80024fe:	2306      	movs	r3, #6
 8002500:	f003 faa2 	bl	8005a48 <HAL_SPI_TransmitReceive>
 8002504:	4603      	mov	r3, r0
 8002506:	461a      	mov	r2, r3
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	739a      	strb	r2, [r3, #14]
	MPU_cs_unlock(mpu);
 800250c:	6878      	ldr	r0, [r7, #4]
 800250e:	f7ff fe0c 	bl	800212a <MPU_cs_unlock>


	if(mpu->hal_state == HAL_BUSY)
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	7b9b      	ldrb	r3, [r3, #14]
 8002516:	2b02      	cmp	r3, #2
 8002518:	d101      	bne.n	800251e <MPU_update_acc+0x62>
		return SENSOR_REQUEST_BUSY ;
 800251a:	2301      	movs	r3, #1
 800251c:	e009      	b.n	8002532 <MPU_update_acc+0x76>
	if(mpu->hal_state != HAL_OK){
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	7b9b      	ldrb	r3, [r3, #14]
 8002522:	2b00      	cmp	r3, #0
 8002524:	d001      	beq.n	800252a <MPU_update_acc+0x6e>
		return SENSOR_REQUEST_FAIL ;
 8002526:	2302      	movs	r3, #2
 8002528:	e003      	b.n	8002532 <MPU_update_acc+0x76>
	}

	//Convertion des valeurs
	convert_acc(mpu);
 800252a:	6878      	ldr	r0, [r7, #4]
 800252c:	f7ff fd87 	bl	800203e <convert_acc>
	return SENSOR_REQUEST_OK ;
 8002530:	2300      	movs	r3, #0
}
 8002532:	4618      	mov	r0, r3
 8002534:	3710      	adds	r7, #16
 8002536:	46bd      	mov	sp, r7
 8002538:	bd80      	pop	{r7, pc}

0800253a <MPU_update_all_dma>:
	}

	return SENSOR_REQUEST_OK;
}

sensor_request_e MPU_update_all_dma(mpu_t * mpu){
 800253a:	b580      	push	{r7, lr}
 800253c:	b086      	sub	sp, #24
 800253e:	af00      	add	r7, sp, #0
 8002540:	6078      	str	r0, [r7, #4]

	uint8_t registers [14] = {0};
 8002542:	f107 0308 	add.w	r3, r7, #8
 8002546:	2200      	movs	r2, #0
 8002548:	601a      	str	r2, [r3, #0]
 800254a:	605a      	str	r2, [r3, #4]
 800254c:	609a      	str	r2, [r3, #8]
 800254e:	819a      	strh	r2, [r3, #12]
	registers[0] = MPU6050_ACCEL_XOUT_H | MPU6050_READ ;
 8002550:	23bb      	movs	r3, #187	; 0xbb
 8002552:	723b      	strb	r3, [r7, #8]
	MPU_cs_lock(mpu);
 8002554:	6878      	ldr	r0, [r7, #4]
 8002556:	f7ff fdd8 	bl	800210a <MPU_cs_lock>
	mpu->hal_state = HAL_SPI_TransmitReceive_DMA(mpu->hspi, registers, mpu->data, 14);
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	6858      	ldr	r0, [r3, #4]
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	f103 0212 	add.w	r2, r3, #18
 8002564:	f107 0108 	add.w	r1, r7, #8
 8002568:	230e      	movs	r3, #14
 800256a:	f003 fc0f 	bl	8005d8c <HAL_SPI_TransmitReceive_DMA>
 800256e:	4603      	mov	r3, r0
 8002570:	461a      	mov	r2, r3
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	739a      	strb	r2, [r3, #14]

	if(mpu->hal_state == HAL_OK)
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	7b9b      	ldrb	r3, [r3, #14]
 800257a:	2b00      	cmp	r3, #0
 800257c:	d107      	bne.n	800258e <MPU_update_all_dma+0x54>
	{
		mpu->state = SENSOR_BUSY ;
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	2203      	movs	r2, #3
 8002582:	73da      	strb	r2, [r3, #15]
		mpu->dma_state = MPU_DMA_ACC_AND_GYRO_IN_PROGRESS;
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	2203      	movs	r2, #3
 8002588:	741a      	strb	r2, [r3, #16]
	{
		mpu->state = SENSOR_ERROR ;
		return SENSOR_REQUEST_FAIL ;
	}

	return SENSOR_REQUEST_OK;
 800258a:	2300      	movs	r3, #0
 800258c:	e009      	b.n	80025a2 <MPU_update_all_dma+0x68>
	else if(mpu->hal_state == HAL_BUSY)
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	7b9b      	ldrb	r3, [r3, #14]
 8002592:	2b02      	cmp	r3, #2
 8002594:	d101      	bne.n	800259a <MPU_update_all_dma+0x60>
		return SENSOR_REQUEST_BUSY;
 8002596:	2301      	movs	r3, #1
 8002598:	e003      	b.n	80025a2 <MPU_update_all_dma+0x68>
		mpu->state = SENSOR_ERROR ;
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	2204      	movs	r2, #4
 800259e:	73da      	strb	r2, [r3, #15]
		return SENSOR_REQUEST_FAIL ;
 80025a0:	2302      	movs	r3, #2
}
 80025a2:	4618      	mov	r0, r3
 80025a4:	3718      	adds	r7, #24
 80025a6:	46bd      	mov	sp, r7
 80025a8:	bd80      	pop	{r7, pc}

080025aa <MPU_dma_transmit_complete>:



static void MPU_dma_transmit_complete(mpu_t * mpu){
 80025aa:	b580      	push	{r7, lr}
 80025ac:	b082      	sub	sp, #8
 80025ae:	af00      	add	r7, sp, #0
 80025b0:	6078      	str	r0, [r7, #4]

	//On relche le pin CS du mpu
	MPU_cs_unlock(mpu);
 80025b2:	6878      	ldr	r0, [r7, #4]
 80025b4:	f7ff fdb9 	bl	800212a <MPU_cs_unlock>


	switch(mpu->dma_state){
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	7c1b      	ldrb	r3, [r3, #16]
 80025bc:	2b02      	cmp	r3, #2
 80025be:	d00b      	beq.n	80025d8 <MPU_dma_transmit_complete+0x2e>
 80025c0:	2b03      	cmp	r3, #3
 80025c2:	d010      	beq.n	80025e6 <MPU_dma_transmit_complete+0x3c>
 80025c4:	2b01      	cmp	r3, #1
 80025c6:	d000      	beq.n	80025ca <MPU_dma_transmit_complete+0x20>
			mpu->gyro_data_callback();

			break;
		case MPU_DMA_IDDLE:
		default:
			break;
 80025c8:	e014      	b.n	80025f4 <MPU_dma_transmit_complete+0x4a>
			convert_gyro(mpu);
 80025ca:	6878      	ldr	r0, [r7, #4]
 80025cc:	f7ff fcd4 	bl	8001f78 <convert_gyro>
			mpu->gyro_data_callback();
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025d4:	4798      	blx	r3
			break;
 80025d6:	e00d      	b.n	80025f4 <MPU_dma_transmit_complete+0x4a>
			convert_acc(mpu);
 80025d8:	6878      	ldr	r0, [r7, #4]
 80025da:	f7ff fd30 	bl	800203e <convert_acc>
			mpu->acc_data_callback();
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80025e2:	4798      	blx	r3
			break;
 80025e4:	e006      	b.n	80025f4 <MPU_dma_transmit_complete+0x4a>
			convert_gyro(mpu);
 80025e6:	6878      	ldr	r0, [r7, #4]
 80025e8:	f7ff fcc6 	bl	8001f78 <convert_gyro>
			mpu->gyro_data_callback();
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025f0:	4798      	blx	r3
			break;
 80025f2:	bf00      	nop

	}
	mpu->dma_state = MPU_DMA_IDDLE ;
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	2200      	movs	r2, #0
 80025f8:	741a      	strb	r2, [r3, #16]
}
 80025fa:	bf00      	nop
 80025fc:	3708      	adds	r7, #8
 80025fe:	46bd      	mov	sp, r7
 8002600:	bd80      	pop	{r7, pc}

08002602 <MPU_dma_transmit_half_complete>:
static void MPU_dma_transmit_half_complete(mpu_t * mpu){
 8002602:	b580      	push	{r7, lr}
 8002604:	b082      	sub	sp, #8
 8002606:	af00      	add	r7, sp, #0
 8002608:	6078      	str	r0, [r7, #4]

	if(mpu->dma_state == MPU_DMA_ACC_AND_GYRO_IN_PROGRESS)
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	7c1b      	ldrb	r3, [r3, #16]
 800260e:	2b03      	cmp	r3, #3
 8002610:	d105      	bne.n	800261e <MPU_dma_transmit_half_complete+0x1c>
	{
		//A la moiti donc les donnes de l'acc sont arrives
		convert_acc(mpu);
 8002612:	6878      	ldr	r0, [r7, #4]
 8002614:	f7ff fd13 	bl	800203e <convert_acc>
		mpu->acc_data_callback();
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800261c:	4798      	blx	r3
	}
}
 800261e:	bf00      	nop
 8002620:	3708      	adds	r7, #8
 8002622:	46bd      	mov	sp, r7
 8002624:	bd80      	pop	{r7, pc}
	...

08002628 <HAL_SPI_TxRxCpltCallback>:

void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8002628:	b580      	push	{r7, lr}
 800262a:	b082      	sub	sp, #8
 800262c:	af00      	add	r7, sp, #0
 800262e:	6078      	str	r0, [r7, #4]
#if NB_MPU_USED == 1
	if(hspi == SPI_handlers[0])
 8002630:	4b06      	ldr	r3, [pc, #24]	; (800264c <HAL_SPI_TxRxCpltCallback+0x24>)
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	687a      	ldr	r2, [r7, #4]
 8002636:	429a      	cmp	r2, r3
 8002638:	d104      	bne.n	8002644 <HAL_SPI_TxRxCpltCallback+0x1c>
		MPU_dma_transmit_complete(mpu_handlers[0]);
 800263a:	4b05      	ldr	r3, [pc, #20]	; (8002650 <HAL_SPI_TxRxCpltCallback+0x28>)
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	4618      	mov	r0, r3
 8002640:	f7ff ffb3 	bl	80025aa <MPU_dma_transmit_complete>
#else
#error Code  faire pour grer plusieurs MPU en mme temps
#endif
}
 8002644:	bf00      	nop
 8002646:	3708      	adds	r7, #8
 8002648:	46bd      	mov	sp, r7
 800264a:	bd80      	pop	{r7, pc}
 800264c:	20000ac0 	.word	0x20000ac0
 8002650:	20000ac4 	.word	0x20000ac4

08002654 <HAL_SPI_TxRxHalfCpltCallback>:

void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8002654:	b580      	push	{r7, lr}
 8002656:	b082      	sub	sp, #8
 8002658:	af00      	add	r7, sp, #0
 800265a:	6078      	str	r0, [r7, #4]
#if NB_MPU_USED == 1
if(hspi == SPI_handlers[0])
 800265c:	4b06      	ldr	r3, [pc, #24]	; (8002678 <HAL_SPI_TxRxHalfCpltCallback+0x24>)
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	687a      	ldr	r2, [r7, #4]
 8002662:	429a      	cmp	r2, r3
 8002664:	d104      	bne.n	8002670 <HAL_SPI_TxRxHalfCpltCallback+0x1c>
	MPU_dma_transmit_half_complete(mpu_handlers[0]);
 8002666:	4b05      	ldr	r3, [pc, #20]	; (800267c <HAL_SPI_TxRxHalfCpltCallback+0x28>)
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	4618      	mov	r0, r3
 800266c:	f7ff ffc9 	bl	8002602 <MPU_dma_transmit_half_complete>
#else
#error Code  faire pour grer plusieurs MPU en mme temps
#endif

}
 8002670:	bf00      	nop
 8002672:	3708      	adds	r7, #8
 8002674:	46bd      	mov	sp, r7
 8002676:	bd80      	pop	{r7, pc}
 8002678:	20000ac0 	.word	0x20000ac0
 800267c:	20000ac4 	.word	0x20000ac4

08002680 <MX_ADC2_Init>:
ADC_HandleTypeDef hadc2;
DMA_HandleTypeDef hdma_adc2;

/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8002680:	b580      	push	{r7, lr}
 8002682:	b084      	sub	sp, #16
 8002684:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 8002686:	463b      	mov	r3, r7
 8002688:	2200      	movs	r2, #0
 800268a:	601a      	str	r2, [r3, #0]
 800268c:	605a      	str	r2, [r3, #4]
 800268e:	609a      	str	r2, [r3, #8]
 8002690:	60da      	str	r2, [r3, #12]

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 8002692:	4b21      	ldr	r3, [pc, #132]	; (8002718 <MX_ADC2_Init+0x98>)
 8002694:	4a21      	ldr	r2, [pc, #132]	; (800271c <MX_ADC2_Init+0x9c>)
 8002696:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8002698:	4b1f      	ldr	r3, [pc, #124]	; (8002718 <MX_ADC2_Init+0x98>)
 800269a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800269e:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 80026a0:	4b1d      	ldr	r3, [pc, #116]	; (8002718 <MX_ADC2_Init+0x98>)
 80026a2:	2200      	movs	r2, #0
 80026a4:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = DISABLE;
 80026a6:	4b1c      	ldr	r3, [pc, #112]	; (8002718 <MX_ADC2_Init+0x98>)
 80026a8:	2200      	movs	r2, #0
 80026aa:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 80026ac:	4b1a      	ldr	r3, [pc, #104]	; (8002718 <MX_ADC2_Init+0x98>)
 80026ae:	2200      	movs	r2, #0
 80026b0:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80026b2:	4b19      	ldr	r3, [pc, #100]	; (8002718 <MX_ADC2_Init+0x98>)
 80026b4:	2200      	movs	r2, #0
 80026b6:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80026ba:	4b17      	ldr	r3, [pc, #92]	; (8002718 <MX_ADC2_Init+0x98>)
 80026bc:	2200      	movs	r2, #0
 80026be:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80026c0:	4b15      	ldr	r3, [pc, #84]	; (8002718 <MX_ADC2_Init+0x98>)
 80026c2:	4a17      	ldr	r2, [pc, #92]	; (8002720 <MX_ADC2_Init+0xa0>)
 80026c4:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80026c6:	4b14      	ldr	r3, [pc, #80]	; (8002718 <MX_ADC2_Init+0x98>)
 80026c8:	2200      	movs	r2, #0
 80026ca:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 80026cc:	4b12      	ldr	r3, [pc, #72]	; (8002718 <MX_ADC2_Init+0x98>)
 80026ce:	2201      	movs	r2, #1
 80026d0:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 80026d2:	4b11      	ldr	r3, [pc, #68]	; (8002718 <MX_ADC2_Init+0x98>)
 80026d4:	2200      	movs	r2, #0
 80026d6:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80026da:	4b0f      	ldr	r3, [pc, #60]	; (8002718 <MX_ADC2_Init+0x98>)
 80026dc:	2201      	movs	r2, #1
 80026de:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80026e0:	480d      	ldr	r0, [pc, #52]	; (8002718 <MX_ADC2_Init+0x98>)
 80026e2:	f001 fa0f 	bl	8003b04 <HAL_ADC_Init>
 80026e6:	4603      	mov	r3, r0
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d001      	beq.n	80026f0 <MX_ADC2_Init+0x70>
  {
    Error_Handler();
 80026ec:	f000 fb70 	bl	8002dd0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 80026f0:	230b      	movs	r3, #11
 80026f2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80026f4:	2301      	movs	r3, #1
 80026f6:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80026f8:	2300      	movs	r3, #0
 80026fa:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80026fc:	463b      	mov	r3, r7
 80026fe:	4619      	mov	r1, r3
 8002700:	4805      	ldr	r0, [pc, #20]	; (8002718 <MX_ADC2_Init+0x98>)
 8002702:	f001 fa43 	bl	8003b8c <HAL_ADC_ConfigChannel>
 8002706:	4603      	mov	r3, r0
 8002708:	2b00      	cmp	r3, #0
 800270a:	d001      	beq.n	8002710 <MX_ADC2_Init+0x90>
  {
    Error_Handler();
 800270c:	f000 fb60 	bl	8002dd0 <Error_Handler>
  }

}
 8002710:	bf00      	nop
 8002712:	3710      	adds	r7, #16
 8002714:	46bd      	mov	sp, r7
 8002716:	bd80      	pop	{r7, pc}
 8002718:	20000adc 	.word	0x20000adc
 800271c:	40012100 	.word	0x40012100
 8002720:	0f000001 	.word	0x0f000001

08002724 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8002724:	b580      	push	{r7, lr}
 8002726:	b08a      	sub	sp, #40	; 0x28
 8002728:	af00      	add	r7, sp, #0
 800272a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800272c:	f107 0314 	add.w	r3, r7, #20
 8002730:	2200      	movs	r2, #0
 8002732:	601a      	str	r2, [r3, #0]
 8002734:	605a      	str	r2, [r3, #4]
 8002736:	609a      	str	r2, [r3, #8]
 8002738:	60da      	str	r2, [r3, #12]
 800273a:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC2)
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	4a3c      	ldr	r2, [pc, #240]	; (8002834 <HAL_ADC_MspInit+0x110>)
 8002742:	4293      	cmp	r3, r2
 8002744:	d171      	bne.n	800282a <HAL_ADC_MspInit+0x106>
  {
  /* USER CODE BEGIN ADC2_MspInit 0 */

  /* USER CODE END ADC2_MspInit 0 */
    /* ADC2 clock enable */
    __HAL_RCC_ADC2_CLK_ENABLE();
 8002746:	2300      	movs	r3, #0
 8002748:	613b      	str	r3, [r7, #16]
 800274a:	4b3b      	ldr	r3, [pc, #236]	; (8002838 <HAL_ADC_MspInit+0x114>)
 800274c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800274e:	4a3a      	ldr	r2, [pc, #232]	; (8002838 <HAL_ADC_MspInit+0x114>)
 8002750:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002754:	6453      	str	r3, [r2, #68]	; 0x44
 8002756:	4b38      	ldr	r3, [pc, #224]	; (8002838 <HAL_ADC_MspInit+0x114>)
 8002758:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800275a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800275e:	613b      	str	r3, [r7, #16]
 8002760:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002762:	2300      	movs	r3, #0
 8002764:	60fb      	str	r3, [r7, #12]
 8002766:	4b34      	ldr	r3, [pc, #208]	; (8002838 <HAL_ADC_MspInit+0x114>)
 8002768:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800276a:	4a33      	ldr	r2, [pc, #204]	; (8002838 <HAL_ADC_MspInit+0x114>)
 800276c:	f043 0304 	orr.w	r3, r3, #4
 8002770:	6313      	str	r3, [r2, #48]	; 0x30
 8002772:	4b31      	ldr	r3, [pc, #196]	; (8002838 <HAL_ADC_MspInit+0x114>)
 8002774:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002776:	f003 0304 	and.w	r3, r3, #4
 800277a:	60fb      	str	r3, [r7, #12]
 800277c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800277e:	2300      	movs	r3, #0
 8002780:	60bb      	str	r3, [r7, #8]
 8002782:	4b2d      	ldr	r3, [pc, #180]	; (8002838 <HAL_ADC_MspInit+0x114>)
 8002784:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002786:	4a2c      	ldr	r2, [pc, #176]	; (8002838 <HAL_ADC_MspInit+0x114>)
 8002788:	f043 0302 	orr.w	r3, r3, #2
 800278c:	6313      	str	r3, [r2, #48]	; 0x30
 800278e:	4b2a      	ldr	r3, [pc, #168]	; (8002838 <HAL_ADC_MspInit+0x114>)
 8002790:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002792:	f003 0302 	and.w	r3, r3, #2
 8002796:	60bb      	str	r3, [r7, #8]
 8002798:	68bb      	ldr	r3, [r7, #8]
    /**ADC2 GPIO Configuration
    PC1     ------> ADC2_IN11
    PB1     ------> ADC2_IN9
    */
    GPIO_InitStruct.Pin = PIN_V_BAT_Pin;
 800279a:	2302      	movs	r3, #2
 800279c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800279e:	2303      	movs	r3, #3
 80027a0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027a2:	2300      	movs	r3, #0
 80027a4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(PIN_V_BAT_GPIO_Port, &GPIO_InitStruct);
 80027a6:	f107 0314 	add.w	r3, r7, #20
 80027aa:	4619      	mov	r1, r3
 80027ac:	4823      	ldr	r0, [pc, #140]	; (800283c <HAL_ADC_MspInit+0x118>)
 80027ae:	f002 f88b 	bl	80048c8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = PIN_CURRENT_Pin;
 80027b2:	2302      	movs	r3, #2
 80027b4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80027b6:	2303      	movs	r3, #3
 80027b8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027ba:	2300      	movs	r3, #0
 80027bc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(PIN_CURRENT_GPIO_Port, &GPIO_InitStruct);
 80027be:	f107 0314 	add.w	r3, r7, #20
 80027c2:	4619      	mov	r1, r3
 80027c4:	481e      	ldr	r0, [pc, #120]	; (8002840 <HAL_ADC_MspInit+0x11c>)
 80027c6:	f002 f87f 	bl	80048c8 <HAL_GPIO_Init>

    /* ADC2 DMA Init */
    /* ADC2 Init */
    hdma_adc2.Instance = DMA2_Stream2;
 80027ca:	4b1e      	ldr	r3, [pc, #120]	; (8002844 <HAL_ADC_MspInit+0x120>)
 80027cc:	4a1e      	ldr	r2, [pc, #120]	; (8002848 <HAL_ADC_MspInit+0x124>)
 80027ce:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Channel = DMA_CHANNEL_1;
 80027d0:	4b1c      	ldr	r3, [pc, #112]	; (8002844 <HAL_ADC_MspInit+0x120>)
 80027d2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80027d6:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80027d8:	4b1a      	ldr	r3, [pc, #104]	; (8002844 <HAL_ADC_MspInit+0x120>)
 80027da:	2200      	movs	r2, #0
 80027dc:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 80027de:	4b19      	ldr	r3, [pc, #100]	; (8002844 <HAL_ADC_MspInit+0x120>)
 80027e0:	2200      	movs	r2, #0
 80027e2:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 80027e4:	4b17      	ldr	r3, [pc, #92]	; (8002844 <HAL_ADC_MspInit+0x120>)
 80027e6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80027ea:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80027ec:	4b15      	ldr	r3, [pc, #84]	; (8002844 <HAL_ADC_MspInit+0x120>)
 80027ee:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80027f2:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80027f4:	4b13      	ldr	r3, [pc, #76]	; (8002844 <HAL_ADC_MspInit+0x120>)
 80027f6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80027fa:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_NORMAL;
 80027fc:	4b11      	ldr	r3, [pc, #68]	; (8002844 <HAL_ADC_MspInit+0x120>)
 80027fe:	2200      	movs	r2, #0
 8002800:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 8002802:	4b10      	ldr	r3, [pc, #64]	; (8002844 <HAL_ADC_MspInit+0x120>)
 8002804:	2200      	movs	r2, #0
 8002806:	621a      	str	r2, [r3, #32]
    hdma_adc2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002808:	4b0e      	ldr	r3, [pc, #56]	; (8002844 <HAL_ADC_MspInit+0x120>)
 800280a:	2200      	movs	r2, #0
 800280c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 800280e:	480d      	ldr	r0, [pc, #52]	; (8002844 <HAL_ADC_MspInit+0x120>)
 8002810:	f001 fcec 	bl	80041ec <HAL_DMA_Init>
 8002814:	4603      	mov	r3, r0
 8002816:	2b00      	cmp	r3, #0
 8002818:	d001      	beq.n	800281e <HAL_ADC_MspInit+0xfa>
    {
      Error_Handler();
 800281a:	f000 fad9 	bl	8002dd0 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc2);
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	4a08      	ldr	r2, [pc, #32]	; (8002844 <HAL_ADC_MspInit+0x120>)
 8002822:	639a      	str	r2, [r3, #56]	; 0x38
 8002824:	4a07      	ldr	r2, [pc, #28]	; (8002844 <HAL_ADC_MspInit+0x120>)
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 800282a:	bf00      	nop
 800282c:	3728      	adds	r7, #40	; 0x28
 800282e:	46bd      	mov	sp, r7
 8002830:	bd80      	pop	{r7, pc}
 8002832:	bf00      	nop
 8002834:	40012100 	.word	0x40012100
 8002838:	40023800 	.word	0x40023800
 800283c:	40020800 	.word	0x40020800
 8002840:	40020400 	.word	0x40020400
 8002844:	20000b24 	.word	0x20000b24
 8002848:	40026440 	.word	0x40026440

0800284c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 800284c:	b580      	push	{r7, lr}
 800284e:	b082      	sub	sp, #8
 8002850:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002852:	2300      	movs	r3, #0
 8002854:	607b      	str	r3, [r7, #4]
 8002856:	4b33      	ldr	r3, [pc, #204]	; (8002924 <MX_DMA_Init+0xd8>)
 8002858:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800285a:	4a32      	ldr	r2, [pc, #200]	; (8002924 <MX_DMA_Init+0xd8>)
 800285c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002860:	6313      	str	r3, [r2, #48]	; 0x30
 8002862:	4b30      	ldr	r3, [pc, #192]	; (8002924 <MX_DMA_Init+0xd8>)
 8002864:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002866:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800286a:	607b      	str	r3, [r7, #4]
 800286c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 800286e:	2300      	movs	r3, #0
 8002870:	603b      	str	r3, [r7, #0]
 8002872:	4b2c      	ldr	r3, [pc, #176]	; (8002924 <MX_DMA_Init+0xd8>)
 8002874:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002876:	4a2b      	ldr	r2, [pc, #172]	; (8002924 <MX_DMA_Init+0xd8>)
 8002878:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800287c:	6313      	str	r3, [r2, #48]	; 0x30
 800287e:	4b29      	ldr	r3, [pc, #164]	; (8002924 <MX_DMA_Init+0xd8>)
 8002880:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002882:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002886:	603b      	str	r3, [r7, #0]
 8002888:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 800288a:	2200      	movs	r2, #0
 800288c:	2100      	movs	r1, #0
 800288e:	200b      	movs	r0, #11
 8002890:	f001 fc75 	bl	800417e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8002894:	200b      	movs	r0, #11
 8002896:	f001 fc8e 	bl	80041b6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 800289a:	2200      	movs	r2, #0
 800289c:	2100      	movs	r1, #0
 800289e:	200e      	movs	r0, #14
 80028a0:	f001 fc6d 	bl	800417e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 80028a4:	200e      	movs	r0, #14
 80028a6:	f001 fc86 	bl	80041b6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 80028aa:	2200      	movs	r2, #0
 80028ac:	2100      	movs	r1, #0
 80028ae:	200f      	movs	r0, #15
 80028b0:	f001 fc65 	bl	800417e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 80028b4:	200f      	movs	r0, #15
 80028b6:	f001 fc7e 	bl	80041b6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 80028ba:	2200      	movs	r2, #0
 80028bc:	2100      	movs	r1, #0
 80028be:	2011      	movs	r0, #17
 80028c0:	f001 fc5d 	bl	800417e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 80028c4:	2011      	movs	r0, #17
 80028c6:	f001 fc76 	bl	80041b6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream7_IRQn, 0, 0);
 80028ca:	2200      	movs	r2, #0
 80028cc:	2100      	movs	r1, #0
 80028ce:	202f      	movs	r0, #47	; 0x2f
 80028d0:	f001 fc55 	bl	800417e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream7_IRQn);
 80028d4:	202f      	movs	r0, #47	; 0x2f
 80028d6:	f001 fc6e 	bl	80041b6 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 80028da:	2200      	movs	r2, #0
 80028dc:	2100      	movs	r1, #0
 80028de:	2038      	movs	r0, #56	; 0x38
 80028e0:	f001 fc4d 	bl	800417e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80028e4:	2038      	movs	r0, #56	; 0x38
 80028e6:	f001 fc66 	bl	80041b6 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 80028ea:	2200      	movs	r2, #0
 80028ec:	2100      	movs	r1, #0
 80028ee:	203a      	movs	r0, #58	; 0x3a
 80028f0:	f001 fc45 	bl	800417e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 80028f4:	203a      	movs	r0, #58	; 0x3a
 80028f6:	f001 fc5e 	bl	80041b6 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 80028fa:	2200      	movs	r2, #0
 80028fc:	2100      	movs	r1, #0
 80028fe:	203b      	movs	r0, #59	; 0x3b
 8002900:	f001 fc3d 	bl	800417e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8002904:	203b      	movs	r0, #59	; 0x3b
 8002906:	f001 fc56 	bl	80041b6 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 0, 0);
 800290a:	2200      	movs	r2, #0
 800290c:	2100      	movs	r1, #0
 800290e:	2045      	movs	r0, #69	; 0x45
 8002910:	f001 fc35 	bl	800417e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8002914:	2045      	movs	r0, #69	; 0x45
 8002916:	f001 fc4e 	bl	80041b6 <HAL_NVIC_EnableIRQ>

}
 800291a:	bf00      	nop
 800291c:	3708      	adds	r7, #8
 800291e:	46bd      	mov	sp, r7
 8002920:	bd80      	pop	{r7, pc}
 8002922:	bf00      	nop
 8002924:	40023800 	.word	0x40023800

08002928 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002928:	b580      	push	{r7, lr}
 800292a:	b08a      	sub	sp, #40	; 0x28
 800292c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800292e:	f107 0314 	add.w	r3, r7, #20
 8002932:	2200      	movs	r2, #0
 8002934:	601a      	str	r2, [r3, #0]
 8002936:	605a      	str	r2, [r3, #4]
 8002938:	609a      	str	r2, [r3, #8]
 800293a:	60da      	str	r2, [r3, #12]
 800293c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800293e:	2300      	movs	r3, #0
 8002940:	613b      	str	r3, [r7, #16]
 8002942:	4b44      	ldr	r3, [pc, #272]	; (8002a54 <MX_GPIO_Init+0x12c>)
 8002944:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002946:	4a43      	ldr	r2, [pc, #268]	; (8002a54 <MX_GPIO_Init+0x12c>)
 8002948:	f043 0304 	orr.w	r3, r3, #4
 800294c:	6313      	str	r3, [r2, #48]	; 0x30
 800294e:	4b41      	ldr	r3, [pc, #260]	; (8002a54 <MX_GPIO_Init+0x12c>)
 8002950:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002952:	f003 0304 	and.w	r3, r3, #4
 8002956:	613b      	str	r3, [r7, #16]
 8002958:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800295a:	2300      	movs	r3, #0
 800295c:	60fb      	str	r3, [r7, #12]
 800295e:	4b3d      	ldr	r3, [pc, #244]	; (8002a54 <MX_GPIO_Init+0x12c>)
 8002960:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002962:	4a3c      	ldr	r2, [pc, #240]	; (8002a54 <MX_GPIO_Init+0x12c>)
 8002964:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002968:	6313      	str	r3, [r2, #48]	; 0x30
 800296a:	4b3a      	ldr	r3, [pc, #232]	; (8002a54 <MX_GPIO_Init+0x12c>)
 800296c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800296e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002972:	60fb      	str	r3, [r7, #12]
 8002974:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002976:	2300      	movs	r3, #0
 8002978:	60bb      	str	r3, [r7, #8]
 800297a:	4b36      	ldr	r3, [pc, #216]	; (8002a54 <MX_GPIO_Init+0x12c>)
 800297c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800297e:	4a35      	ldr	r2, [pc, #212]	; (8002a54 <MX_GPIO_Init+0x12c>)
 8002980:	f043 0301 	orr.w	r3, r3, #1
 8002984:	6313      	str	r3, [r2, #48]	; 0x30
 8002986:	4b33      	ldr	r3, [pc, #204]	; (8002a54 <MX_GPIO_Init+0x12c>)
 8002988:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800298a:	f003 0301 	and.w	r3, r3, #1
 800298e:	60bb      	str	r3, [r7, #8]
 8002990:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002992:	2300      	movs	r3, #0
 8002994:	607b      	str	r3, [r7, #4]
 8002996:	4b2f      	ldr	r3, [pc, #188]	; (8002a54 <MX_GPIO_Init+0x12c>)
 8002998:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800299a:	4a2e      	ldr	r2, [pc, #184]	; (8002a54 <MX_GPIO_Init+0x12c>)
 800299c:	f043 0302 	orr.w	r3, r3, #2
 80029a0:	6313      	str	r3, [r2, #48]	; 0x30
 80029a2:	4b2c      	ldr	r3, [pc, #176]	; (8002a54 <MX_GPIO_Init+0x12c>)
 80029a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029a6:	f003 0302 	and.w	r3, r3, #2
 80029aa:	607b      	str	r3, [r7, #4]
 80029ac:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, PIN_LED_RED_Pin|PIN_LED_GREEN_Pin|PIN_LED_BLUE_Pin|PIN_USER_1_Pin
 80029ae:	2200      	movs	r2, #0
 80029b0:	f24e 211c 	movw	r1, #57884	; 0xe21c
 80029b4:	4828      	ldr	r0, [pc, #160]	; (8002a58 <MX_GPIO_Init+0x130>)
 80029b6:	f002 f921 	bl	8004bfc <HAL_GPIO_WritePin>
                          |PIN_USER_2_Pin|PIN_CS_MICRO_SD_Pin|PIN_LED_RGB_2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(PIN_LED_RGB_1_GPIO_Port, PIN_LED_RGB_1_Pin, GPIO_PIN_SET);
 80029ba:	2201      	movs	r2, #1
 80029bc:	2101      	movs	r1, #1
 80029be:	4826      	ldr	r0, [pc, #152]	; (8002a58 <MX_GPIO_Init+0x130>)
 80029c0:	f002 f91c 	bl	8004bfc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(PIN_USER_3_GPIO_Port, PIN_USER_3_Pin, GPIO_PIN_RESET);
 80029c4:	2200      	movs	r2, #0
 80029c6:	2101      	movs	r1, #1
 80029c8:	4824      	ldr	r0, [pc, #144]	; (8002a5c <MX_GPIO_Init+0x134>)
 80029ca:	f002 f917 	bl	8004bfc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(PIN_CS_MPU_GPIO_Port, PIN_CS_MPU_Pin, GPIO_PIN_RESET);
 80029ce:	2200      	movs	r2, #0
 80029d0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80029d4:	4822      	ldr	r0, [pc, #136]	; (8002a60 <MX_GPIO_Init+0x138>)
 80029d6:	f002 f911 	bl	8004bfc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin
                           PCPin PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = PIN_LED_RED_Pin|PIN_LED_GREEN_Pin|PIN_LED_BLUE_Pin|PIN_LED_RGB_1_Pin
 80029da:	f24e 231d 	movw	r3, #57885	; 0xe21d
 80029de:	617b      	str	r3, [r7, #20]
                          |PIN_USER_1_Pin|PIN_USER_2_Pin|PIN_CS_MICRO_SD_Pin|PIN_LED_RGB_2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80029e0:	2301      	movs	r3, #1
 80029e2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029e4:	2300      	movs	r3, #0
 80029e6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029e8:	2300      	movs	r3, #0
 80029ea:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80029ec:	f107 0314 	add.w	r3, r7, #20
 80029f0:	4619      	mov	r1, r3
 80029f2:	4819      	ldr	r0, [pc, #100]	; (8002a58 <MX_GPIO_Init+0x130>)
 80029f4:	f001 ff68 	bl	80048c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = PIN_USER_3_Pin;
 80029f8:	2301      	movs	r3, #1
 80029fa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80029fc:	2301      	movs	r3, #1
 80029fe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a00:	2300      	movs	r3, #0
 8002a02:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a04:	2300      	movs	r3, #0
 8002a06:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(PIN_USER_3_GPIO_Port, &GPIO_InitStruct);
 8002a08:	f107 0314 	add.w	r3, r7, #20
 8002a0c:	4619      	mov	r1, r3
 8002a0e:	4813      	ldr	r0, [pc, #76]	; (8002a5c <MX_GPIO_Init+0x134>)
 8002a10:	f001 ff5a 	bl	80048c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = PIN_USER_4_Pin;
 8002a14:	2302      	movs	r3, #2
 8002a16:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002a18:	2300      	movs	r3, #0
 8002a1a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a1c:	2300      	movs	r3, #0
 8002a1e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(PIN_USER_4_GPIO_Port, &GPIO_InitStruct);
 8002a20:	f107 0314 	add.w	r3, r7, #20
 8002a24:	4619      	mov	r1, r3
 8002a26:	480d      	ldr	r0, [pc, #52]	; (8002a5c <MX_GPIO_Init+0x134>)
 8002a28:	f001 ff4e 	bl	80048c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = PIN_CS_MPU_Pin;
 8002a2c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002a30:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a32:	2301      	movs	r3, #1
 8002a34:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a36:	2300      	movs	r3, #0
 8002a38:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a3a:	2300      	movs	r3, #0
 8002a3c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(PIN_CS_MPU_GPIO_Port, &GPIO_InitStruct);
 8002a3e:	f107 0314 	add.w	r3, r7, #20
 8002a42:	4619      	mov	r1, r3
 8002a44:	4806      	ldr	r0, [pc, #24]	; (8002a60 <MX_GPIO_Init+0x138>)
 8002a46:	f001 ff3f 	bl	80048c8 <HAL_GPIO_Init>

}
 8002a4a:	bf00      	nop
 8002a4c:	3728      	adds	r7, #40	; 0x28
 8002a4e:	46bd      	mov	sp, r7
 8002a50:	bd80      	pop	{r7, pc}
 8002a52:	bf00      	nop
 8002a54:	40023800 	.word	0x40023800
 8002a58:	40020800 	.word	0x40020800
 8002a5c:	40020000 	.word	0x40020000
 8002a60:	40020400 	.word	0x40020400

08002a64 <MX_I2C1_Init>:
DMA_HandleTypeDef hdma_i2c1_rx;
DMA_HandleTypeDef hdma_i2c1_tx;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8002a64:	b580      	push	{r7, lr}
 8002a66:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 8002a68:	4b12      	ldr	r3, [pc, #72]	; (8002ab4 <MX_I2C1_Init+0x50>)
 8002a6a:	4a13      	ldr	r2, [pc, #76]	; (8002ab8 <MX_I2C1_Init+0x54>)
 8002a6c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8002a6e:	4b11      	ldr	r3, [pc, #68]	; (8002ab4 <MX_I2C1_Init+0x50>)
 8002a70:	4a12      	ldr	r2, [pc, #72]	; (8002abc <MX_I2C1_Init+0x58>)
 8002a72:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002a74:	4b0f      	ldr	r3, [pc, #60]	; (8002ab4 <MX_I2C1_Init+0x50>)
 8002a76:	2200      	movs	r2, #0
 8002a78:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8002a7a:	4b0e      	ldr	r3, [pc, #56]	; (8002ab4 <MX_I2C1_Init+0x50>)
 8002a7c:	2200      	movs	r2, #0
 8002a7e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002a80:	4b0c      	ldr	r3, [pc, #48]	; (8002ab4 <MX_I2C1_Init+0x50>)
 8002a82:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002a86:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002a88:	4b0a      	ldr	r3, [pc, #40]	; (8002ab4 <MX_I2C1_Init+0x50>)
 8002a8a:	2200      	movs	r2, #0
 8002a8c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8002a8e:	4b09      	ldr	r3, [pc, #36]	; (8002ab4 <MX_I2C1_Init+0x50>)
 8002a90:	2200      	movs	r2, #0
 8002a92:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002a94:	4b07      	ldr	r3, [pc, #28]	; (8002ab4 <MX_I2C1_Init+0x50>)
 8002a96:	2200      	movs	r2, #0
 8002a98:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002a9a:	4b06      	ldr	r3, [pc, #24]	; (8002ab4 <MX_I2C1_Init+0x50>)
 8002a9c:	2200      	movs	r2, #0
 8002a9e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002aa0:	4804      	ldr	r0, [pc, #16]	; (8002ab4 <MX_I2C1_Init+0x50>)
 8002aa2:	f002 f8c5 	bl	8004c30 <HAL_I2C_Init>
 8002aa6:	4603      	mov	r3, r0
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d001      	beq.n	8002ab0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002aac:	f000 f990 	bl	8002dd0 <Error_Handler>
  }

}
 8002ab0:	bf00      	nop
 8002ab2:	bd80      	pop	{r7, pc}
 8002ab4:	20000be4 	.word	0x20000be4
 8002ab8:	40005400 	.word	0x40005400
 8002abc:	00061a80 	.word	0x00061a80

08002ac0 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8002ac0:	b580      	push	{r7, lr}
 8002ac2:	b08a      	sub	sp, #40	; 0x28
 8002ac4:	af00      	add	r7, sp, #0
 8002ac6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ac8:	f107 0314 	add.w	r3, r7, #20
 8002acc:	2200      	movs	r2, #0
 8002ace:	601a      	str	r2, [r3, #0]
 8002ad0:	605a      	str	r2, [r3, #4]
 8002ad2:	609a      	str	r2, [r3, #8]
 8002ad4:	60da      	str	r2, [r3, #12]
 8002ad6:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	4a47      	ldr	r2, [pc, #284]	; (8002bfc <HAL_I2C_MspInit+0x13c>)
 8002ade:	4293      	cmp	r3, r2
 8002ae0:	f040 8088 	bne.w	8002bf4 <HAL_I2C_MspInit+0x134>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002ae4:	2300      	movs	r3, #0
 8002ae6:	613b      	str	r3, [r7, #16]
 8002ae8:	4b45      	ldr	r3, [pc, #276]	; (8002c00 <HAL_I2C_MspInit+0x140>)
 8002aea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002aec:	4a44      	ldr	r2, [pc, #272]	; (8002c00 <HAL_I2C_MspInit+0x140>)
 8002aee:	f043 0302 	orr.w	r3, r3, #2
 8002af2:	6313      	str	r3, [r2, #48]	; 0x30
 8002af4:	4b42      	ldr	r3, [pc, #264]	; (8002c00 <HAL_I2C_MspInit+0x140>)
 8002af6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002af8:	f003 0302 	and.w	r3, r3, #2
 8002afc:	613b      	str	r3, [r7, #16]
 8002afe:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002b00:	23c0      	movs	r3, #192	; 0xc0
 8002b02:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002b04:	2312      	movs	r3, #18
 8002b06:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002b08:	2301      	movs	r3, #1
 8002b0a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b0c:	2303      	movs	r3, #3
 8002b0e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002b10:	2304      	movs	r3, #4
 8002b12:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b14:	f107 0314 	add.w	r3, r7, #20
 8002b18:	4619      	mov	r1, r3
 8002b1a:	483a      	ldr	r0, [pc, #232]	; (8002c04 <HAL_I2C_MspInit+0x144>)
 8002b1c:	f001 fed4 	bl	80048c8 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002b20:	2300      	movs	r3, #0
 8002b22:	60fb      	str	r3, [r7, #12]
 8002b24:	4b36      	ldr	r3, [pc, #216]	; (8002c00 <HAL_I2C_MspInit+0x140>)
 8002b26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b28:	4a35      	ldr	r2, [pc, #212]	; (8002c00 <HAL_I2C_MspInit+0x140>)
 8002b2a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002b2e:	6413      	str	r3, [r2, #64]	; 0x40
 8002b30:	4b33      	ldr	r3, [pc, #204]	; (8002c00 <HAL_I2C_MspInit+0x140>)
 8002b32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b34:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002b38:	60fb      	str	r3, [r7, #12]
 8002b3a:	68fb      	ldr	r3, [r7, #12]

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Stream0;
 8002b3c:	4b32      	ldr	r3, [pc, #200]	; (8002c08 <HAL_I2C_MspInit+0x148>)
 8002b3e:	4a33      	ldr	r2, [pc, #204]	; (8002c0c <HAL_I2C_MspInit+0x14c>)
 8002b40:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Channel = DMA_CHANNEL_1;
 8002b42:	4b31      	ldr	r3, [pc, #196]	; (8002c08 <HAL_I2C_MspInit+0x148>)
 8002b44:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002b48:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002b4a:	4b2f      	ldr	r3, [pc, #188]	; (8002c08 <HAL_I2C_MspInit+0x148>)
 8002b4c:	2200      	movs	r2, #0
 8002b4e:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002b50:	4b2d      	ldr	r3, [pc, #180]	; (8002c08 <HAL_I2C_MspInit+0x148>)
 8002b52:	2200      	movs	r2, #0
 8002b54:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002b56:	4b2c      	ldr	r3, [pc, #176]	; (8002c08 <HAL_I2C_MspInit+0x148>)
 8002b58:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002b5c:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002b5e:	4b2a      	ldr	r3, [pc, #168]	; (8002c08 <HAL_I2C_MspInit+0x148>)
 8002b60:	2200      	movs	r2, #0
 8002b62:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002b64:	4b28      	ldr	r3, [pc, #160]	; (8002c08 <HAL_I2C_MspInit+0x148>)
 8002b66:	2200      	movs	r2, #0
 8002b68:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 8002b6a:	4b27      	ldr	r3, [pc, #156]	; (8002c08 <HAL_I2C_MspInit+0x148>)
 8002b6c:	2200      	movs	r2, #0
 8002b6e:	61da      	str	r2, [r3, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002b70:	4b25      	ldr	r3, [pc, #148]	; (8002c08 <HAL_I2C_MspInit+0x148>)
 8002b72:	2200      	movs	r2, #0
 8002b74:	621a      	str	r2, [r3, #32]
    hdma_i2c1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002b76:	4b24      	ldr	r3, [pc, #144]	; (8002c08 <HAL_I2C_MspInit+0x148>)
 8002b78:	2200      	movs	r2, #0
 8002b7a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 8002b7c:	4822      	ldr	r0, [pc, #136]	; (8002c08 <HAL_I2C_MspInit+0x148>)
 8002b7e:	f001 fb35 	bl	80041ec <HAL_DMA_Init>
 8002b82:	4603      	mov	r3, r0
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d001      	beq.n	8002b8c <HAL_I2C_MspInit+0xcc>
    {
      Error_Handler();
 8002b88:	f000 f922 	bl	8002dd0 <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmarx,hdma_i2c1_rx);
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	4a1e      	ldr	r2, [pc, #120]	; (8002c08 <HAL_I2C_MspInit+0x148>)
 8002b90:	639a      	str	r2, [r3, #56]	; 0x38
 8002b92:	4a1d      	ldr	r2, [pc, #116]	; (8002c08 <HAL_I2C_MspInit+0x148>)
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	6393      	str	r3, [r2, #56]	; 0x38

    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Stream7;
 8002b98:	4b1d      	ldr	r3, [pc, #116]	; (8002c10 <HAL_I2C_MspInit+0x150>)
 8002b9a:	4a1e      	ldr	r2, [pc, #120]	; (8002c14 <HAL_I2C_MspInit+0x154>)
 8002b9c:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Channel = DMA_CHANNEL_1;
 8002b9e:	4b1c      	ldr	r3, [pc, #112]	; (8002c10 <HAL_I2C_MspInit+0x150>)
 8002ba0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002ba4:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002ba6:	4b1a      	ldr	r3, [pc, #104]	; (8002c10 <HAL_I2C_MspInit+0x150>)
 8002ba8:	2240      	movs	r2, #64	; 0x40
 8002baa:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002bac:	4b18      	ldr	r3, [pc, #96]	; (8002c10 <HAL_I2C_MspInit+0x150>)
 8002bae:	2200      	movs	r2, #0
 8002bb0:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002bb2:	4b17      	ldr	r3, [pc, #92]	; (8002c10 <HAL_I2C_MspInit+0x150>)
 8002bb4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002bb8:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002bba:	4b15      	ldr	r3, [pc, #84]	; (8002c10 <HAL_I2C_MspInit+0x150>)
 8002bbc:	2200      	movs	r2, #0
 8002bbe:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002bc0:	4b13      	ldr	r3, [pc, #76]	; (8002c10 <HAL_I2C_MspInit+0x150>)
 8002bc2:	2200      	movs	r2, #0
 8002bc4:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 8002bc6:	4b12      	ldr	r3, [pc, #72]	; (8002c10 <HAL_I2C_MspInit+0x150>)
 8002bc8:	2200      	movs	r2, #0
 8002bca:	61da      	str	r2, [r3, #28]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002bcc:	4b10      	ldr	r3, [pc, #64]	; (8002c10 <HAL_I2C_MspInit+0x150>)
 8002bce:	2200      	movs	r2, #0
 8002bd0:	621a      	str	r2, [r3, #32]
    hdma_i2c1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002bd2:	4b0f      	ldr	r3, [pc, #60]	; (8002c10 <HAL_I2C_MspInit+0x150>)
 8002bd4:	2200      	movs	r2, #0
 8002bd6:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 8002bd8:	480d      	ldr	r0, [pc, #52]	; (8002c10 <HAL_I2C_MspInit+0x150>)
 8002bda:	f001 fb07 	bl	80041ec <HAL_DMA_Init>
 8002bde:	4603      	mov	r3, r0
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d001      	beq.n	8002be8 <HAL_I2C_MspInit+0x128>
    {
      Error_Handler();
 8002be4:	f000 f8f4 	bl	8002dd0 <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmatx,hdma_i2c1_tx);
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	4a09      	ldr	r2, [pc, #36]	; (8002c10 <HAL_I2C_MspInit+0x150>)
 8002bec:	635a      	str	r2, [r3, #52]	; 0x34
 8002bee:	4a08      	ldr	r2, [pc, #32]	; (8002c10 <HAL_I2C_MspInit+0x150>)
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8002bf4:	bf00      	nop
 8002bf6:	3728      	adds	r7, #40	; 0x28
 8002bf8:	46bd      	mov	sp, r7
 8002bfa:	bd80      	pop	{r7, pc}
 8002bfc:	40005400 	.word	0x40005400
 8002c00:	40023800 	.word	0x40023800
 8002c04:	40020400 	.word	0x40020400
 8002c08:	20000c38 	.word	0x20000c38
 8002c0c:	40026010 	.word	0x40026010
 8002c10:	20000b84 	.word	0x20000b84
 8002c14:	400260b8 	.word	0x400260b8

08002c18 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002c18:	b580      	push	{r7, lr}
 8002c1a:	b084      	sub	sp, #16
 8002c1c:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002c1e:	f000 fedd 	bl	80039dc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002c22:	f000 f86b 	bl	8002cfc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002c26:	f7ff fe7f 	bl	8002928 <MX_GPIO_Init>
  MX_DMA_Init();
 8002c2a:	f7ff fe0f 	bl	800284c <MX_DMA_Init>
  MX_I2C1_Init();
 8002c2e:	f7ff ff19 	bl	8002a64 <MX_I2C1_Init>
  MX_SPI1_Init();
 8002c32:	f000 f8d5 	bl	8002de0 <MX_SPI1_Init>
  MX_SPI2_Init();
 8002c36:	f000 f909 	bl	8002e4c <MX_SPI2_Init>
  MX_TIM1_Init();
 8002c3a:	f000 fb89 	bl	8003350 <MX_TIM1_Init>
  MX_USART2_UART_Init();
 8002c3e:	f000 fd0d 	bl	800365c <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8002c42:	f000 fd35 	bl	80036b0 <MX_USART3_UART_Init>
  MX_USART6_UART_Init();
 8002c46:	f000 fd5d 	bl	8003704 <MX_USART6_UART_Init>
  MX_ADC2_Init();
 8002c4a:	f7ff fd19 	bl	8002680 <MX_ADC2_Init>
  MX_TIM2_Init();
 8002c4e:	f000 fc43 	bl	80034d8 <MX_TIM2_Init>

  //Init du baromtre
  //MS5611_init(&sys.sensors.ms5611, &hi2c1);

  //Init du GYRO et de l ACC en utilisant un MPU
  MPU_init(&sys.sensors.mpu, &hspi2, PIN_CS_MPU_GPIO_Port, PIN_CS_MPU_Pin);
 8002c52:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002c56:	4a1f      	ldr	r2, [pc, #124]	; (8002cd4 <main+0xbc>)
 8002c58:	491f      	ldr	r1, [pc, #124]	; (8002cd8 <main+0xc0>)
 8002c5a:	4820      	ldr	r0, [pc, #128]	; (8002cdc <main+0xc4>)
 8002c5c:	f7ff fa76 	bl	800214c <MPU_init>
  GYRO_init(&sys.sensors.gyro, &sys.sensors.mpu);
 8002c60:	491e      	ldr	r1, [pc, #120]	; (8002cdc <main+0xc4>)
 8002c62:	481f      	ldr	r0, [pc, #124]	; (8002ce0 <main+0xc8>)
 8002c64:	f7ff f8e6 	bl	8001e34 <GYRO_init>
  ACC_init(&sys.sensors.acc, &sys.sensors.mpu);
 8002c68:	491c      	ldr	r1, [pc, #112]	; (8002cdc <main+0xc4>)
 8002c6a:	481e      	ldr	r0, [pc, #120]	; (8002ce4 <main+0xcc>)
 8002c6c:	f7ff f83e 	bl	8001cec <ACC_init>

  LED_SEQUENCE_init(&sys.ihm.led_blue, PIN_LED_BLUE_GPIO_Port, PIN_LED_BLUE_Pin, SEQUENCE_LED_5, 1, 12, 1);
 8002c70:	2301      	movs	r3, #1
 8002c72:	9302      	str	r3, [sp, #8]
 8002c74:	230c      	movs	r3, #12
 8002c76:	9301      	str	r3, [sp, #4]
 8002c78:	2301      	movs	r3, #1
 8002c7a:	9300      	str	r3, [sp, #0]
 8002c7c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002c80:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8002c84:	4918      	ldr	r1, [pc, #96]	; (8002ce8 <main+0xd0>)
 8002c86:	4819      	ldr	r0, [pc, #100]	; (8002cec <main+0xd4>)
 8002c88:	f004 fffe 	bl	8007c88 <LED_SEQUENCE_init>
  LED_SEQUENCE_init(&sys.ihm.led_red, PIN_LED_RED_GPIO_Port, PIN_LED_RED_Pin, SEQUENCE_LED_OFF, 200, 12, 1);
 8002c8c:	2301      	movs	r3, #1
 8002c8e:	9302      	str	r3, [sp, #8]
 8002c90:	230c      	movs	r3, #12
 8002c92:	9301      	str	r3, [sp, #4]
 8002c94:	23c8      	movs	r3, #200	; 0xc8
 8002c96:	9300      	str	r3, [sp, #0]
 8002c98:	2300      	movs	r3, #0
 8002c9a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002c9e:	4912      	ldr	r1, [pc, #72]	; (8002ce8 <main+0xd0>)
 8002ca0:	4813      	ldr	r0, [pc, #76]	; (8002cf0 <main+0xd8>)
 8002ca2:	f004 fff1 	bl	8007c88 <LED_SEQUENCE_init>
  LED_SEQUENCE_init(&sys.ihm.led_green, PIN_LED_GREEN_GPIO_Port, PIN_LED_GREEN_Pin, SEQUENCE_LED_OFF, 200, 12, 1);
 8002ca6:	2301      	movs	r3, #1
 8002ca8:	9302      	str	r3, [sp, #8]
 8002caa:	230c      	movs	r3, #12
 8002cac:	9301      	str	r3, [sp, #4]
 8002cae:	23c8      	movs	r3, #200	; 0xc8
 8002cb0:	9300      	str	r3, [sp, #0]
 8002cb2:	2300      	movs	r3, #0
 8002cb4:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002cb8:	490b      	ldr	r1, [pc, #44]	; (8002ce8 <main+0xd0>)
 8002cba:	480e      	ldr	r0, [pc, #56]	; (8002cf4 <main+0xdc>)
 8002cbc:	f004 ffe4 	bl	8007c88 <LED_SEQUENCE_init>

  SCHEDULER_init(&sys);
 8002cc0:	480b      	ldr	r0, [pc, #44]	; (8002cf0 <main+0xd8>)
 8002cc2:	f7fe fcd9 	bl	8001678 <SCHEDULER_init>
  EVENT_init(&sys, &htim2);
 8002cc6:	490c      	ldr	r1, [pc, #48]	; (8002cf8 <main+0xe0>)
 8002cc8:	4809      	ldr	r0, [pc, #36]	; (8002cf0 <main+0xd8>)
 8002cca:	f7fe fb69 	bl	80013a0 <EVENT_init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	SCHEDULER_run();
 8002cce:	f7fe fce5 	bl	800169c <SCHEDULER_run>
 8002cd2:	e7fc      	b.n	8002cce <main+0xb6>
 8002cd4:	40020400 	.word	0x40020400
 8002cd8:	20000e4c 	.word	0x20000e4c
 8002cdc:	20000dbc 	.word	0x20000dbc
 8002ce0:	20000cec 	.word	0x20000cec
 8002ce4:	20000d54 	.word	0x20000d54
 8002ce8:	40020800 	.word	0x40020800
 8002cec:	20000cd0 	.word	0x20000cd0
 8002cf0:	20000c98 	.word	0x20000c98
 8002cf4:	20000cb4 	.word	0x20000cb4
 8002cf8:	200010bc 	.word	0x200010bc

08002cfc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002cfc:	b580      	push	{r7, lr}
 8002cfe:	b094      	sub	sp, #80	; 0x50
 8002d00:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002d02:	f107 0320 	add.w	r3, r7, #32
 8002d06:	2230      	movs	r2, #48	; 0x30
 8002d08:	2100      	movs	r1, #0
 8002d0a:	4618      	mov	r0, r3
 8002d0c:	f005 f881 	bl	8007e12 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002d10:	f107 030c 	add.w	r3, r7, #12
 8002d14:	2200      	movs	r2, #0
 8002d16:	601a      	str	r2, [r3, #0]
 8002d18:	605a      	str	r2, [r3, #4]
 8002d1a:	609a      	str	r2, [r3, #8]
 8002d1c:	60da      	str	r2, [r3, #12]
 8002d1e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002d20:	2300      	movs	r3, #0
 8002d22:	60bb      	str	r3, [r7, #8]
 8002d24:	4b28      	ldr	r3, [pc, #160]	; (8002dc8 <SystemClock_Config+0xcc>)
 8002d26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d28:	4a27      	ldr	r2, [pc, #156]	; (8002dc8 <SystemClock_Config+0xcc>)
 8002d2a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002d2e:	6413      	str	r3, [r2, #64]	; 0x40
 8002d30:	4b25      	ldr	r3, [pc, #148]	; (8002dc8 <SystemClock_Config+0xcc>)
 8002d32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d34:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d38:	60bb      	str	r3, [r7, #8]
 8002d3a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002d3c:	2300      	movs	r3, #0
 8002d3e:	607b      	str	r3, [r7, #4]
 8002d40:	4b22      	ldr	r3, [pc, #136]	; (8002dcc <SystemClock_Config+0xd0>)
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	4a21      	ldr	r2, [pc, #132]	; (8002dcc <SystemClock_Config+0xd0>)
 8002d46:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002d4a:	6013      	str	r3, [r2, #0]
 8002d4c:	4b1f      	ldr	r3, [pc, #124]	; (8002dcc <SystemClock_Config+0xd0>)
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002d54:	607b      	str	r3, [r7, #4]
 8002d56:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002d58:	2302      	movs	r3, #2
 8002d5a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002d5c:	2301      	movs	r3, #1
 8002d5e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002d60:	2310      	movs	r3, #16
 8002d62:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002d64:	2302      	movs	r3, #2
 8002d66:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002d68:	2300      	movs	r3, #0
 8002d6a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002d6c:	2308      	movs	r3, #8
 8002d6e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8002d70:	23a8      	movs	r3, #168	; 0xa8
 8002d72:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002d74:	2302      	movs	r3, #2
 8002d76:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002d78:	2304      	movs	r3, #4
 8002d7a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002d7c:	f107 0320 	add.w	r3, r7, #32
 8002d80:	4618      	mov	r0, r3
 8002d82:	f002 f88d 	bl	8004ea0 <HAL_RCC_OscConfig>
 8002d86:	4603      	mov	r3, r0
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d001      	beq.n	8002d90 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8002d8c:	f000 f820 	bl	8002dd0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002d90:	230f      	movs	r3, #15
 8002d92:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002d94:	2302      	movs	r3, #2
 8002d96:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002d98:	2300      	movs	r3, #0
 8002d9a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002d9c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002da0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002da2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002da6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002da8:	f107 030c 	add.w	r3, r7, #12
 8002dac:	2105      	movs	r1, #5
 8002dae:	4618      	mov	r0, r3
 8002db0:	f002 fae6 	bl	8005380 <HAL_RCC_ClockConfig>
 8002db4:	4603      	mov	r3, r0
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d001      	beq.n	8002dbe <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8002dba:	f000 f809 	bl	8002dd0 <Error_Handler>
  }
}
 8002dbe:	bf00      	nop
 8002dc0:	3750      	adds	r7, #80	; 0x50
 8002dc2:	46bd      	mov	sp, r7
 8002dc4:	bd80      	pop	{r7, pc}
 8002dc6:	bf00      	nop
 8002dc8:	40023800 	.word	0x40023800
 8002dcc:	40007000 	.word	0x40007000

08002dd0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002dd0:	b480      	push	{r7}
 8002dd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8002dd4:	bf00      	nop
 8002dd6:	46bd      	mov	sp, r7
 8002dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ddc:	4770      	bx	lr
	...

08002de0 <MX_SPI1_Init>:
DMA_HandleTypeDef hdma_spi2_rx;
DMA_HandleTypeDef hdma_spi2_tx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8002de0:	b580      	push	{r7, lr}
 8002de2:	af00      	add	r7, sp, #0

  hspi1.Instance = SPI1;
 8002de4:	4b17      	ldr	r3, [pc, #92]	; (8002e44 <MX_SPI1_Init+0x64>)
 8002de6:	4a18      	ldr	r2, [pc, #96]	; (8002e48 <MX_SPI1_Init+0x68>)
 8002de8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002dea:	4b16      	ldr	r3, [pc, #88]	; (8002e44 <MX_SPI1_Init+0x64>)
 8002dec:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002df0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002df2:	4b14      	ldr	r3, [pc, #80]	; (8002e44 <MX_SPI1_Init+0x64>)
 8002df4:	2200      	movs	r2, #0
 8002df6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002df8:	4b12      	ldr	r3, [pc, #72]	; (8002e44 <MX_SPI1_Init+0x64>)
 8002dfa:	2200      	movs	r2, #0
 8002dfc:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002dfe:	4b11      	ldr	r3, [pc, #68]	; (8002e44 <MX_SPI1_Init+0x64>)
 8002e00:	2200      	movs	r2, #0
 8002e02:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002e04:	4b0f      	ldr	r3, [pc, #60]	; (8002e44 <MX_SPI1_Init+0x64>)
 8002e06:	2200      	movs	r2, #0
 8002e08:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002e0a:	4b0e      	ldr	r3, [pc, #56]	; (8002e44 <MX_SPI1_Init+0x64>)
 8002e0c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002e10:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8002e12:	4b0c      	ldr	r3, [pc, #48]	; (8002e44 <MX_SPI1_Init+0x64>)
 8002e14:	2220      	movs	r2, #32
 8002e16:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002e18:	4b0a      	ldr	r3, [pc, #40]	; (8002e44 <MX_SPI1_Init+0x64>)
 8002e1a:	2200      	movs	r2, #0
 8002e1c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002e1e:	4b09      	ldr	r3, [pc, #36]	; (8002e44 <MX_SPI1_Init+0x64>)
 8002e20:	2200      	movs	r2, #0
 8002e22:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002e24:	4b07      	ldr	r3, [pc, #28]	; (8002e44 <MX_SPI1_Init+0x64>)
 8002e26:	2200      	movs	r2, #0
 8002e28:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8002e2a:	4b06      	ldr	r3, [pc, #24]	; (8002e44 <MX_SPI1_Init+0x64>)
 8002e2c:	220a      	movs	r2, #10
 8002e2e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002e30:	4804      	ldr	r0, [pc, #16]	; (8002e44 <MX_SPI1_Init+0x64>)
 8002e32:	f002 fc71 	bl	8005718 <HAL_SPI_Init>
 8002e36:	4603      	mov	r3, r0
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d001      	beq.n	8002e40 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8002e3c:	f7ff ffc8 	bl	8002dd0 <Error_Handler>
  }

}
 8002e40:	bf00      	nop
 8002e42:	bd80      	pop	{r7, pc}
 8002e44:	20000f04 	.word	0x20000f04
 8002e48:	40013000 	.word	0x40013000

08002e4c <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8002e4c:	b580      	push	{r7, lr}
 8002e4e:	af00      	add	r7, sp, #0

  hspi2.Instance = SPI2;
 8002e50:	4b17      	ldr	r3, [pc, #92]	; (8002eb0 <MX_SPI2_Init+0x64>)
 8002e52:	4a18      	ldr	r2, [pc, #96]	; (8002eb4 <MX_SPI2_Init+0x68>)
 8002e54:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8002e56:	4b16      	ldr	r3, [pc, #88]	; (8002eb0 <MX_SPI2_Init+0x64>)
 8002e58:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002e5c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8002e5e:	4b14      	ldr	r3, [pc, #80]	; (8002eb0 <MX_SPI2_Init+0x64>)
 8002e60:	2200      	movs	r2, #0
 8002e62:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8002e64:	4b12      	ldr	r3, [pc, #72]	; (8002eb0 <MX_SPI2_Init+0x64>)
 8002e66:	2200      	movs	r2, #0
 8002e68:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002e6a:	4b11      	ldr	r3, [pc, #68]	; (8002eb0 <MX_SPI2_Init+0x64>)
 8002e6c:	2200      	movs	r2, #0
 8002e6e:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002e70:	4b0f      	ldr	r3, [pc, #60]	; (8002eb0 <MX_SPI2_Init+0x64>)
 8002e72:	2200      	movs	r2, #0
 8002e74:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8002e76:	4b0e      	ldr	r3, [pc, #56]	; (8002eb0 <MX_SPI2_Init+0x64>)
 8002e78:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002e7c:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8002e7e:	4b0c      	ldr	r3, [pc, #48]	; (8002eb0 <MX_SPI2_Init+0x64>)
 8002e80:	2208      	movs	r2, #8
 8002e82:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002e84:	4b0a      	ldr	r3, [pc, #40]	; (8002eb0 <MX_SPI2_Init+0x64>)
 8002e86:	2200      	movs	r2, #0
 8002e88:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002e8a:	4b09      	ldr	r3, [pc, #36]	; (8002eb0 <MX_SPI2_Init+0x64>)
 8002e8c:	2200      	movs	r2, #0
 8002e8e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002e90:	4b07      	ldr	r3, [pc, #28]	; (8002eb0 <MX_SPI2_Init+0x64>)
 8002e92:	2200      	movs	r2, #0
 8002e94:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8002e96:	4b06      	ldr	r3, [pc, #24]	; (8002eb0 <MX_SPI2_Init+0x64>)
 8002e98:	220a      	movs	r2, #10
 8002e9a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002e9c:	4804      	ldr	r0, [pc, #16]	; (8002eb0 <MX_SPI2_Init+0x64>)
 8002e9e:	f002 fc3b 	bl	8005718 <HAL_SPI_Init>
 8002ea2:	4603      	mov	r3, r0
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d001      	beq.n	8002eac <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8002ea8:	f7ff ff92 	bl	8002dd0 <Error_Handler>
  }

}
 8002eac:	bf00      	nop
 8002eae:	bd80      	pop	{r7, pc}
 8002eb0:	20000e4c 	.word	0x20000e4c
 8002eb4:	40003800 	.word	0x40003800

08002eb8 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002eb8:	b580      	push	{r7, lr}
 8002eba:	b08c      	sub	sp, #48	; 0x30
 8002ebc:	af00      	add	r7, sp, #0
 8002ebe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ec0:	f107 031c 	add.w	r3, r7, #28
 8002ec4:	2200      	movs	r2, #0
 8002ec6:	601a      	str	r2, [r3, #0]
 8002ec8:	605a      	str	r2, [r3, #4]
 8002eca:	609a      	str	r2, [r3, #8]
 8002ecc:	60da      	str	r2, [r3, #12]
 8002ece:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	4a8e      	ldr	r2, [pc, #568]	; (8003110 <HAL_SPI_MspInit+0x258>)
 8002ed6:	4293      	cmp	r3, r2
 8002ed8:	f040 8089 	bne.w	8002fee <HAL_SPI_MspInit+0x136>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002edc:	2300      	movs	r3, #0
 8002ede:	61bb      	str	r3, [r7, #24]
 8002ee0:	4b8c      	ldr	r3, [pc, #560]	; (8003114 <HAL_SPI_MspInit+0x25c>)
 8002ee2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ee4:	4a8b      	ldr	r2, [pc, #556]	; (8003114 <HAL_SPI_MspInit+0x25c>)
 8002ee6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002eea:	6453      	str	r3, [r2, #68]	; 0x44
 8002eec:	4b89      	ldr	r3, [pc, #548]	; (8003114 <HAL_SPI_MspInit+0x25c>)
 8002eee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ef0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002ef4:	61bb      	str	r3, [r7, #24]
 8002ef6:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ef8:	2300      	movs	r3, #0
 8002efa:	617b      	str	r3, [r7, #20]
 8002efc:	4b85      	ldr	r3, [pc, #532]	; (8003114 <HAL_SPI_MspInit+0x25c>)
 8002efe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f00:	4a84      	ldr	r2, [pc, #528]	; (8003114 <HAL_SPI_MspInit+0x25c>)
 8002f02:	f043 0301 	orr.w	r3, r3, #1
 8002f06:	6313      	str	r3, [r2, #48]	; 0x30
 8002f08:	4b82      	ldr	r3, [pc, #520]	; (8003114 <HAL_SPI_MspInit+0x25c>)
 8002f0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f0c:	f003 0301 	and.w	r3, r3, #1
 8002f10:	617b      	str	r3, [r7, #20]
 8002f12:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8002f14:	23e0      	movs	r3, #224	; 0xe0
 8002f16:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f18:	2302      	movs	r3, #2
 8002f1a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f1c:	2300      	movs	r3, #0
 8002f1e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f20:	2303      	movs	r3, #3
 8002f22:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002f24:	2305      	movs	r3, #5
 8002f26:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f28:	f107 031c 	add.w	r3, r7, #28
 8002f2c:	4619      	mov	r1, r3
 8002f2e:	487a      	ldr	r0, [pc, #488]	; (8003118 <HAL_SPI_MspInit+0x260>)
 8002f30:	f001 fcca 	bl	80048c8 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA2_Stream0;
 8002f34:	4b79      	ldr	r3, [pc, #484]	; (800311c <HAL_SPI_MspInit+0x264>)
 8002f36:	4a7a      	ldr	r2, [pc, #488]	; (8003120 <HAL_SPI_MspInit+0x268>)
 8002f38:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Channel = DMA_CHANNEL_3;
 8002f3a:	4b78      	ldr	r3, [pc, #480]	; (800311c <HAL_SPI_MspInit+0x264>)
 8002f3c:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 8002f40:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002f42:	4b76      	ldr	r3, [pc, #472]	; (800311c <HAL_SPI_MspInit+0x264>)
 8002f44:	2200      	movs	r2, #0
 8002f46:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002f48:	4b74      	ldr	r3, [pc, #464]	; (800311c <HAL_SPI_MspInit+0x264>)
 8002f4a:	2200      	movs	r2, #0
 8002f4c:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002f4e:	4b73      	ldr	r3, [pc, #460]	; (800311c <HAL_SPI_MspInit+0x264>)
 8002f50:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002f54:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002f56:	4b71      	ldr	r3, [pc, #452]	; (800311c <HAL_SPI_MspInit+0x264>)
 8002f58:	2200      	movs	r2, #0
 8002f5a:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002f5c:	4b6f      	ldr	r3, [pc, #444]	; (800311c <HAL_SPI_MspInit+0x264>)
 8002f5e:	2200      	movs	r2, #0
 8002f60:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 8002f62:	4b6e      	ldr	r3, [pc, #440]	; (800311c <HAL_SPI_MspInit+0x264>)
 8002f64:	2200      	movs	r2, #0
 8002f66:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002f68:	4b6c      	ldr	r3, [pc, #432]	; (800311c <HAL_SPI_MspInit+0x264>)
 8002f6a:	2200      	movs	r2, #0
 8002f6c:	621a      	str	r2, [r3, #32]
    hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002f6e:	4b6b      	ldr	r3, [pc, #428]	; (800311c <HAL_SPI_MspInit+0x264>)
 8002f70:	2200      	movs	r2, #0
 8002f72:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8002f74:	4869      	ldr	r0, [pc, #420]	; (800311c <HAL_SPI_MspInit+0x264>)
 8002f76:	f001 f939 	bl	80041ec <HAL_DMA_Init>
 8002f7a:	4603      	mov	r3, r0
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d001      	beq.n	8002f84 <HAL_SPI_MspInit+0xcc>
    {
      Error_Handler();
 8002f80:	f7ff ff26 	bl	8002dd0 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi1_rx);
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	4a65      	ldr	r2, [pc, #404]	; (800311c <HAL_SPI_MspInit+0x264>)
 8002f88:	64da      	str	r2, [r3, #76]	; 0x4c
 8002f8a:	4a64      	ldr	r2, [pc, #400]	; (800311c <HAL_SPI_MspInit+0x264>)
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream3;
 8002f90:	4b64      	ldr	r3, [pc, #400]	; (8003124 <HAL_SPI_MspInit+0x26c>)
 8002f92:	4a65      	ldr	r2, [pc, #404]	; (8003128 <HAL_SPI_MspInit+0x270>)
 8002f94:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 8002f96:	4b63      	ldr	r3, [pc, #396]	; (8003124 <HAL_SPI_MspInit+0x26c>)
 8002f98:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 8002f9c:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002f9e:	4b61      	ldr	r3, [pc, #388]	; (8003124 <HAL_SPI_MspInit+0x26c>)
 8002fa0:	2240      	movs	r2, #64	; 0x40
 8002fa2:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002fa4:	4b5f      	ldr	r3, [pc, #380]	; (8003124 <HAL_SPI_MspInit+0x26c>)
 8002fa6:	2200      	movs	r2, #0
 8002fa8:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002faa:	4b5e      	ldr	r3, [pc, #376]	; (8003124 <HAL_SPI_MspInit+0x26c>)
 8002fac:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002fb0:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002fb2:	4b5c      	ldr	r3, [pc, #368]	; (8003124 <HAL_SPI_MspInit+0x26c>)
 8002fb4:	2200      	movs	r2, #0
 8002fb6:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002fb8:	4b5a      	ldr	r3, [pc, #360]	; (8003124 <HAL_SPI_MspInit+0x26c>)
 8002fba:	2200      	movs	r2, #0
 8002fbc:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8002fbe:	4b59      	ldr	r3, [pc, #356]	; (8003124 <HAL_SPI_MspInit+0x26c>)
 8002fc0:	2200      	movs	r2, #0
 8002fc2:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002fc4:	4b57      	ldr	r3, [pc, #348]	; (8003124 <HAL_SPI_MspInit+0x26c>)
 8002fc6:	2200      	movs	r2, #0
 8002fc8:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002fca:	4b56      	ldr	r3, [pc, #344]	; (8003124 <HAL_SPI_MspInit+0x26c>)
 8002fcc:	2200      	movs	r2, #0
 8002fce:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8002fd0:	4854      	ldr	r0, [pc, #336]	; (8003124 <HAL_SPI_MspInit+0x26c>)
 8002fd2:	f001 f90b 	bl	80041ec <HAL_DMA_Init>
 8002fd6:	4603      	mov	r3, r0
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d001      	beq.n	8002fe0 <HAL_SPI_MspInit+0x128>
    {
      Error_Handler();
 8002fdc:	f7ff fef8 	bl	8002dd0 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	4a50      	ldr	r2, [pc, #320]	; (8003124 <HAL_SPI_MspInit+0x26c>)
 8002fe4:	649a      	str	r2, [r3, #72]	; 0x48
 8002fe6:	4a4f      	ldr	r2, [pc, #316]	; (8003124 <HAL_SPI_MspInit+0x26c>)
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8002fec:	e08c      	b.n	8003108 <HAL_SPI_MspInit+0x250>
  else if(spiHandle->Instance==SPI2)
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	4a4e      	ldr	r2, [pc, #312]	; (800312c <HAL_SPI_MspInit+0x274>)
 8002ff4:	4293      	cmp	r3, r2
 8002ff6:	f040 8087 	bne.w	8003108 <HAL_SPI_MspInit+0x250>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002ffa:	2300      	movs	r3, #0
 8002ffc:	613b      	str	r3, [r7, #16]
 8002ffe:	4b45      	ldr	r3, [pc, #276]	; (8003114 <HAL_SPI_MspInit+0x25c>)
 8003000:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003002:	4a44      	ldr	r2, [pc, #272]	; (8003114 <HAL_SPI_MspInit+0x25c>)
 8003004:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003008:	6413      	str	r3, [r2, #64]	; 0x40
 800300a:	4b42      	ldr	r3, [pc, #264]	; (8003114 <HAL_SPI_MspInit+0x25c>)
 800300c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800300e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003012:	613b      	str	r3, [r7, #16]
 8003014:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003016:	2300      	movs	r3, #0
 8003018:	60fb      	str	r3, [r7, #12]
 800301a:	4b3e      	ldr	r3, [pc, #248]	; (8003114 <HAL_SPI_MspInit+0x25c>)
 800301c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800301e:	4a3d      	ldr	r2, [pc, #244]	; (8003114 <HAL_SPI_MspInit+0x25c>)
 8003020:	f043 0302 	orr.w	r3, r3, #2
 8003024:	6313      	str	r3, [r2, #48]	; 0x30
 8003026:	4b3b      	ldr	r3, [pc, #236]	; (8003114 <HAL_SPI_MspInit+0x25c>)
 8003028:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800302a:	f003 0302 	and.w	r3, r3, #2
 800302e:	60fb      	str	r3, [r7, #12]
 8003030:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8003032:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8003036:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003038:	2302      	movs	r3, #2
 800303a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800303c:	2300      	movs	r3, #0
 800303e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003040:	2303      	movs	r3, #3
 8003042:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8003044:	2305      	movs	r3, #5
 8003046:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003048:	f107 031c 	add.w	r3, r7, #28
 800304c:	4619      	mov	r1, r3
 800304e:	4838      	ldr	r0, [pc, #224]	; (8003130 <HAL_SPI_MspInit+0x278>)
 8003050:	f001 fc3a 	bl	80048c8 <HAL_GPIO_Init>
    hdma_spi2_rx.Instance = DMA1_Stream3;
 8003054:	4b37      	ldr	r3, [pc, #220]	; (8003134 <HAL_SPI_MspInit+0x27c>)
 8003056:	4a38      	ldr	r2, [pc, #224]	; (8003138 <HAL_SPI_MspInit+0x280>)
 8003058:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Channel = DMA_CHANNEL_0;
 800305a:	4b36      	ldr	r3, [pc, #216]	; (8003134 <HAL_SPI_MspInit+0x27c>)
 800305c:	2200      	movs	r2, #0
 800305e:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003060:	4b34      	ldr	r3, [pc, #208]	; (8003134 <HAL_SPI_MspInit+0x27c>)
 8003062:	2200      	movs	r2, #0
 8003064:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003066:	4b33      	ldr	r3, [pc, #204]	; (8003134 <HAL_SPI_MspInit+0x27c>)
 8003068:	2200      	movs	r2, #0
 800306a:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800306c:	4b31      	ldr	r3, [pc, #196]	; (8003134 <HAL_SPI_MspInit+0x27c>)
 800306e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003072:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003074:	4b2f      	ldr	r3, [pc, #188]	; (8003134 <HAL_SPI_MspInit+0x27c>)
 8003076:	2200      	movs	r2, #0
 8003078:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800307a:	4b2e      	ldr	r3, [pc, #184]	; (8003134 <HAL_SPI_MspInit+0x27c>)
 800307c:	2200      	movs	r2, #0
 800307e:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 8003080:	4b2c      	ldr	r3, [pc, #176]	; (8003134 <HAL_SPI_MspInit+0x27c>)
 8003082:	2200      	movs	r2, #0
 8003084:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003086:	4b2b      	ldr	r3, [pc, #172]	; (8003134 <HAL_SPI_MspInit+0x27c>)
 8003088:	2200      	movs	r2, #0
 800308a:	621a      	str	r2, [r3, #32]
    hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800308c:	4b29      	ldr	r3, [pc, #164]	; (8003134 <HAL_SPI_MspInit+0x27c>)
 800308e:	2200      	movs	r2, #0
 8003090:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 8003092:	4828      	ldr	r0, [pc, #160]	; (8003134 <HAL_SPI_MspInit+0x27c>)
 8003094:	f001 f8aa 	bl	80041ec <HAL_DMA_Init>
 8003098:	4603      	mov	r3, r0
 800309a:	2b00      	cmp	r3, #0
 800309c:	d001      	beq.n	80030a2 <HAL_SPI_MspInit+0x1ea>
      Error_Handler();
 800309e:	f7ff fe97 	bl	8002dd0 <Error_Handler>
    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi2_rx);
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	4a23      	ldr	r2, [pc, #140]	; (8003134 <HAL_SPI_MspInit+0x27c>)
 80030a6:	64da      	str	r2, [r3, #76]	; 0x4c
 80030a8:	4a22      	ldr	r2, [pc, #136]	; (8003134 <HAL_SPI_MspInit+0x27c>)
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_spi2_tx.Instance = DMA1_Stream4;
 80030ae:	4b23      	ldr	r3, [pc, #140]	; (800313c <HAL_SPI_MspInit+0x284>)
 80030b0:	4a23      	ldr	r2, [pc, #140]	; (8003140 <HAL_SPI_MspInit+0x288>)
 80030b2:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Channel = DMA_CHANNEL_0;
 80030b4:	4b21      	ldr	r3, [pc, #132]	; (800313c <HAL_SPI_MspInit+0x284>)
 80030b6:	2200      	movs	r2, #0
 80030b8:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80030ba:	4b20      	ldr	r3, [pc, #128]	; (800313c <HAL_SPI_MspInit+0x284>)
 80030bc:	2240      	movs	r2, #64	; 0x40
 80030be:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80030c0:	4b1e      	ldr	r3, [pc, #120]	; (800313c <HAL_SPI_MspInit+0x284>)
 80030c2:	2200      	movs	r2, #0
 80030c4:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80030c6:	4b1d      	ldr	r3, [pc, #116]	; (800313c <HAL_SPI_MspInit+0x284>)
 80030c8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80030cc:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80030ce:	4b1b      	ldr	r3, [pc, #108]	; (800313c <HAL_SPI_MspInit+0x284>)
 80030d0:	2200      	movs	r2, #0
 80030d2:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80030d4:	4b19      	ldr	r3, [pc, #100]	; (800313c <HAL_SPI_MspInit+0x284>)
 80030d6:	2200      	movs	r2, #0
 80030d8:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 80030da:	4b18      	ldr	r3, [pc, #96]	; (800313c <HAL_SPI_MspInit+0x284>)
 80030dc:	2200      	movs	r2, #0
 80030de:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80030e0:	4b16      	ldr	r3, [pc, #88]	; (800313c <HAL_SPI_MspInit+0x284>)
 80030e2:	2200      	movs	r2, #0
 80030e4:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80030e6:	4b15      	ldr	r3, [pc, #84]	; (800313c <HAL_SPI_MspInit+0x284>)
 80030e8:	2200      	movs	r2, #0
 80030ea:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 80030ec:	4813      	ldr	r0, [pc, #76]	; (800313c <HAL_SPI_MspInit+0x284>)
 80030ee:	f001 f87d 	bl	80041ec <HAL_DMA_Init>
 80030f2:	4603      	mov	r3, r0
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d001      	beq.n	80030fc <HAL_SPI_MspInit+0x244>
      Error_Handler();
 80030f8:	f7ff fe6a 	bl	8002dd0 <Error_Handler>
    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi2_tx);
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	4a0f      	ldr	r2, [pc, #60]	; (800313c <HAL_SPI_MspInit+0x284>)
 8003100:	649a      	str	r2, [r3, #72]	; 0x48
 8003102:	4a0e      	ldr	r2, [pc, #56]	; (800313c <HAL_SPI_MspInit+0x284>)
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	6393      	str	r3, [r2, #56]	; 0x38
}
 8003108:	bf00      	nop
 800310a:	3730      	adds	r7, #48	; 0x30
 800310c:	46bd      	mov	sp, r7
 800310e:	bd80      	pop	{r7, pc}
 8003110:	40013000 	.word	0x40013000
 8003114:	40023800 	.word	0x40023800
 8003118:	40020000 	.word	0x40020000
 800311c:	20000f5c 	.word	0x20000f5c
 8003120:	40026410 	.word	0x40026410
 8003124:	2000101c 	.word	0x2000101c
 8003128:	40026458 	.word	0x40026458
 800312c:	40003800 	.word	0x40003800
 8003130:	40020400 	.word	0x40020400
 8003134:	20000ea4 	.word	0x20000ea4
 8003138:	40026058 	.word	0x40026058
 800313c:	20000fbc 	.word	0x20000fbc
 8003140:	40026070 	.word	0x40026070

08003144 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003144:	b480      	push	{r7}
 8003146:	b083      	sub	sp, #12
 8003148:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800314a:	2300      	movs	r3, #0
 800314c:	607b      	str	r3, [r7, #4]
 800314e:	4b10      	ldr	r3, [pc, #64]	; (8003190 <HAL_MspInit+0x4c>)
 8003150:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003152:	4a0f      	ldr	r2, [pc, #60]	; (8003190 <HAL_MspInit+0x4c>)
 8003154:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003158:	6453      	str	r3, [r2, #68]	; 0x44
 800315a:	4b0d      	ldr	r3, [pc, #52]	; (8003190 <HAL_MspInit+0x4c>)
 800315c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800315e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003162:	607b      	str	r3, [r7, #4]
 8003164:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003166:	2300      	movs	r3, #0
 8003168:	603b      	str	r3, [r7, #0]
 800316a:	4b09      	ldr	r3, [pc, #36]	; (8003190 <HAL_MspInit+0x4c>)
 800316c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800316e:	4a08      	ldr	r2, [pc, #32]	; (8003190 <HAL_MspInit+0x4c>)
 8003170:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003174:	6413      	str	r3, [r2, #64]	; 0x40
 8003176:	4b06      	ldr	r3, [pc, #24]	; (8003190 <HAL_MspInit+0x4c>)
 8003178:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800317a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800317e:	603b      	str	r3, [r7, #0]
 8003180:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003182:	bf00      	nop
 8003184:	370c      	adds	r7, #12
 8003186:	46bd      	mov	sp, r7
 8003188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800318c:	4770      	bx	lr
 800318e:	bf00      	nop
 8003190:	40023800 	.word	0x40023800

08003194 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003194:	b480      	push	{r7}
 8003196:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8003198:	bf00      	nop
 800319a:	46bd      	mov	sp, r7
 800319c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a0:	4770      	bx	lr

080031a2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80031a2:	b480      	push	{r7}
 80031a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80031a6:	e7fe      	b.n	80031a6 <HardFault_Handler+0x4>

080031a8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80031a8:	b480      	push	{r7}
 80031aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80031ac:	e7fe      	b.n	80031ac <MemManage_Handler+0x4>

080031ae <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80031ae:	b480      	push	{r7}
 80031b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80031b2:	e7fe      	b.n	80031b2 <BusFault_Handler+0x4>

080031b4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80031b4:	b480      	push	{r7}
 80031b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80031b8:	e7fe      	b.n	80031b8 <UsageFault_Handler+0x4>

080031ba <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80031ba:	b480      	push	{r7}
 80031bc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80031be:	bf00      	nop
 80031c0:	46bd      	mov	sp, r7
 80031c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c6:	4770      	bx	lr

080031c8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80031c8:	b480      	push	{r7}
 80031ca:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80031cc:	bf00      	nop
 80031ce:	46bd      	mov	sp, r7
 80031d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d4:	4770      	bx	lr

080031d6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80031d6:	b480      	push	{r7}
 80031d8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80031da:	bf00      	nop
 80031dc:	46bd      	mov	sp, r7
 80031de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e2:	4770      	bx	lr

080031e4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80031e4:	b580      	push	{r7, lr}
 80031e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80031e8:	f000 fc4a 	bl	8003a80 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80031ec:	bf00      	nop
 80031ee:	bd80      	pop	{r7, pc}

080031f0 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 80031f0:	b580      	push	{r7, lr}
 80031f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 80031f4:	4802      	ldr	r0, [pc, #8]	; (8003200 <DMA1_Stream0_IRQHandler+0x10>)
 80031f6:	f001 f8ff 	bl	80043f8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 80031fa:	bf00      	nop
 80031fc:	bd80      	pop	{r7, pc}
 80031fe:	bf00      	nop
 8003200:	20000c38 	.word	0x20000c38

08003204 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8003204:	b580      	push	{r7, lr}
 8003206:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 8003208:	4802      	ldr	r0, [pc, #8]	; (8003214 <DMA1_Stream3_IRQHandler+0x10>)
 800320a:	f001 f8f5 	bl	80043f8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 800320e:	bf00      	nop
 8003210:	bd80      	pop	{r7, pc}
 8003212:	bf00      	nop
 8003214:	20000ea4 	.word	0x20000ea4

08003218 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 8003218:	b580      	push	{r7, lr}
 800321a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 800321c:	4802      	ldr	r0, [pc, #8]	; (8003228 <DMA1_Stream4_IRQHandler+0x10>)
 800321e:	f001 f8eb 	bl	80043f8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 8003222:	bf00      	nop
 8003224:	bd80      	pop	{r7, pc}
 8003226:	bf00      	nop
 8003228:	20000fbc 	.word	0x20000fbc

0800322c <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 800322c:	b580      	push	{r7, lr}
 800322e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8003230:	4802      	ldr	r0, [pc, #8]	; (800323c <DMA1_Stream6_IRQHandler+0x10>)
 8003232:	f001 f8e1 	bl	80043f8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8003236:	bf00      	nop
 8003238:	bd80      	pop	{r7, pc}
 800323a:	bf00      	nop
 800323c:	2000119c 	.word	0x2000119c

08003240 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8003240:	b580      	push	{r7, lr}
 8003242:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8003244:	4802      	ldr	r0, [pc, #8]	; (8003250 <TIM2_IRQHandler+0x10>)
 8003246:	f003 f92f 	bl	80064a8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800324a:	bf00      	nop
 800324c:	bd80      	pop	{r7, pc}
 800324e:	bf00      	nop
 8003250:	200010bc 	.word	0x200010bc

08003254 <DMA1_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA1 stream7 global interrupt.
  */
void DMA1_Stream7_IRQHandler(void)
{
 8003254:	b580      	push	{r7, lr}
 8003256:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream7_IRQn 0 */

  /* USER CODE END DMA1_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 8003258:	4802      	ldr	r0, [pc, #8]	; (8003264 <DMA1_Stream7_IRQHandler+0x10>)
 800325a:	f001 f8cd 	bl	80043f8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream7_IRQn 1 */

  /* USER CODE END DMA1_Stream7_IRQn 1 */
}
 800325e:	bf00      	nop
 8003260:	bd80      	pop	{r7, pc}
 8003262:	bf00      	nop
 8003264:	20000b84 	.word	0x20000b84

08003268 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8003268:	b580      	push	{r7, lr}
 800326a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 800326c:	4802      	ldr	r0, [pc, #8]	; (8003278 <DMA2_Stream0_IRQHandler+0x10>)
 800326e:	f001 f8c3 	bl	80043f8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8003272:	bf00      	nop
 8003274:	bd80      	pop	{r7, pc}
 8003276:	bf00      	nop
 8003278:	20000f5c 	.word	0x20000f5c

0800327c <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 800327c:	b580      	push	{r7, lr}
 800327e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 8003280:	4802      	ldr	r0, [pc, #8]	; (800328c <DMA2_Stream2_IRQHandler+0x10>)
 8003282:	f001 f8b9 	bl	80043f8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8003286:	bf00      	nop
 8003288:	bd80      	pop	{r7, pc}
 800328a:	bf00      	nop
 800328c:	20000b24 	.word	0x20000b24

08003290 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8003290:	b580      	push	{r7, lr}
 8003292:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8003294:	4802      	ldr	r0, [pc, #8]	; (80032a0 <DMA2_Stream3_IRQHandler+0x10>)
 8003296:	f001 f8af 	bl	80043f8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 800329a:	bf00      	nop
 800329c:	bd80      	pop	{r7, pc}
 800329e:	bf00      	nop
 80032a0:	2000101c 	.word	0x2000101c

080032a4 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 80032a4:	b580      	push	{r7, lr}
 80032a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_tx);
 80032a8:	4802      	ldr	r0, [pc, #8]	; (80032b4 <DMA2_Stream6_IRQHandler+0x10>)
 80032aa:	f001 f8a5 	bl	80043f8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 80032ae:	bf00      	nop
 80032b0:	bd80      	pop	{r7, pc}
 80032b2:	bf00      	nop
 80032b4:	2000113c 	.word	0x2000113c

080032b8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80032b8:	b580      	push	{r7, lr}
 80032ba:	b086      	sub	sp, #24
 80032bc:	af00      	add	r7, sp, #0
 80032be:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80032c0:	4a14      	ldr	r2, [pc, #80]	; (8003314 <_sbrk+0x5c>)
 80032c2:	4b15      	ldr	r3, [pc, #84]	; (8003318 <_sbrk+0x60>)
 80032c4:	1ad3      	subs	r3, r2, r3
 80032c6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80032c8:	697b      	ldr	r3, [r7, #20]
 80032ca:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80032cc:	4b13      	ldr	r3, [pc, #76]	; (800331c <_sbrk+0x64>)
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d102      	bne.n	80032da <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80032d4:	4b11      	ldr	r3, [pc, #68]	; (800331c <_sbrk+0x64>)
 80032d6:	4a12      	ldr	r2, [pc, #72]	; (8003320 <_sbrk+0x68>)
 80032d8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80032da:	4b10      	ldr	r3, [pc, #64]	; (800331c <_sbrk+0x64>)
 80032dc:	681a      	ldr	r2, [r3, #0]
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	4413      	add	r3, r2
 80032e2:	693a      	ldr	r2, [r7, #16]
 80032e4:	429a      	cmp	r2, r3
 80032e6:	d207      	bcs.n	80032f8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80032e8:	f004 fd50 	bl	8007d8c <__errno>
 80032ec:	4602      	mov	r2, r0
 80032ee:	230c      	movs	r3, #12
 80032f0:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 80032f2:	f04f 33ff 	mov.w	r3, #4294967295
 80032f6:	e009      	b.n	800330c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80032f8:	4b08      	ldr	r3, [pc, #32]	; (800331c <_sbrk+0x64>)
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80032fe:	4b07      	ldr	r3, [pc, #28]	; (800331c <_sbrk+0x64>)
 8003300:	681a      	ldr	r2, [r3, #0]
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	4413      	add	r3, r2
 8003306:	4a05      	ldr	r2, [pc, #20]	; (800331c <_sbrk+0x64>)
 8003308:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800330a:	68fb      	ldr	r3, [r7, #12]
}
 800330c:	4618      	mov	r0, r3
 800330e:	3718      	adds	r7, #24
 8003310:	46bd      	mov	sp, r7
 8003312:	bd80      	pop	{r7, pc}
 8003314:	20020000 	.word	0x20020000
 8003318:	00000400 	.word	0x00000400
 800331c:	20000acc 	.word	0x20000acc
 8003320:	20001288 	.word	0x20001288

08003324 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003324:	b480      	push	{r7}
 8003326:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003328:	4b08      	ldr	r3, [pc, #32]	; (800334c <SystemInit+0x28>)
 800332a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800332e:	4a07      	ldr	r2, [pc, #28]	; (800334c <SystemInit+0x28>)
 8003330:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003334:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003338:	4b04      	ldr	r3, [pc, #16]	; (800334c <SystemInit+0x28>)
 800333a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800333e:	609a      	str	r2, [r3, #8]
#endif
}
 8003340:	bf00      	nop
 8003342:	46bd      	mov	sp, r7
 8003344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003348:	4770      	bx	lr
 800334a:	bf00      	nop
 800334c:	e000ed00 	.word	0xe000ed00

08003350 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim2;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8003350:	b580      	push	{r7, lr}
 8003352:	b096      	sub	sp, #88	; 0x58
 8003354:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003356:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800335a:	2200      	movs	r2, #0
 800335c:	601a      	str	r2, [r3, #0]
 800335e:	605a      	str	r2, [r3, #4]
 8003360:	609a      	str	r2, [r3, #8]
 8003362:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003364:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8003368:	2200      	movs	r2, #0
 800336a:	601a      	str	r2, [r3, #0]
 800336c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800336e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003372:	2200      	movs	r2, #0
 8003374:	601a      	str	r2, [r3, #0]
 8003376:	605a      	str	r2, [r3, #4]
 8003378:	609a      	str	r2, [r3, #8]
 800337a:	60da      	str	r2, [r3, #12]
 800337c:	611a      	str	r2, [r3, #16]
 800337e:	615a      	str	r2, [r3, #20]
 8003380:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8003382:	1d3b      	adds	r3, r7, #4
 8003384:	2220      	movs	r2, #32
 8003386:	2100      	movs	r1, #0
 8003388:	4618      	mov	r0, r3
 800338a:	f004 fd42 	bl	8007e12 <memset>

  htim1.Instance = TIM1;
 800338e:	4b50      	ldr	r3, [pc, #320]	; (80034d0 <MX_TIM1_Init+0x180>)
 8003390:	4a50      	ldr	r2, [pc, #320]	; (80034d4 <MX_TIM1_Init+0x184>)
 8003392:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8003394:	4b4e      	ldr	r3, [pc, #312]	; (80034d0 <MX_TIM1_Init+0x180>)
 8003396:	2200      	movs	r2, #0
 8003398:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800339a:	4b4d      	ldr	r3, [pc, #308]	; (80034d0 <MX_TIM1_Init+0x180>)
 800339c:	2200      	movs	r2, #0
 800339e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80033a0:	4b4b      	ldr	r3, [pc, #300]	; (80034d0 <MX_TIM1_Init+0x180>)
 80033a2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80033a6:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80033a8:	4b49      	ldr	r3, [pc, #292]	; (80034d0 <MX_TIM1_Init+0x180>)
 80033aa:	2200      	movs	r2, #0
 80033ac:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80033ae:	4b48      	ldr	r3, [pc, #288]	; (80034d0 <MX_TIM1_Init+0x180>)
 80033b0:	2200      	movs	r2, #0
 80033b2:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80033b4:	4b46      	ldr	r3, [pc, #280]	; (80034d0 <MX_TIM1_Init+0x180>)
 80033b6:	2200      	movs	r2, #0
 80033b8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80033ba:	4845      	ldr	r0, [pc, #276]	; (80034d0 <MX_TIM1_Init+0x180>)
 80033bc:	f002 fff0 	bl	80063a0 <HAL_TIM_Base_Init>
 80033c0:	4603      	mov	r3, r0
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d001      	beq.n	80033ca <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 80033c6:	f7ff fd03 	bl	8002dd0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80033ca:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80033ce:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80033d0:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80033d4:	4619      	mov	r1, r3
 80033d6:	483e      	ldr	r0, [pc, #248]	; (80034d0 <MX_TIM1_Init+0x180>)
 80033d8:	f003 f9ce 	bl	8006778 <HAL_TIM_ConfigClockSource>
 80033dc:	4603      	mov	r3, r0
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d001      	beq.n	80033e6 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 80033e2:	f7ff fcf5 	bl	8002dd0 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim1) != HAL_OK)
 80033e6:	483a      	ldr	r0, [pc, #232]	; (80034d0 <MX_TIM1_Init+0x180>)
 80033e8:	f003 f829 	bl	800643e <HAL_TIM_OC_Init>
 80033ec:	4603      	mov	r3, r0
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d001      	beq.n	80033f6 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 80033f2:	f7ff fced 	bl	8002dd0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80033f6:	2300      	movs	r3, #0
 80033f8:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80033fa:	2300      	movs	r3, #0
 80033fc:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80033fe:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8003402:	4619      	mov	r1, r3
 8003404:	4832      	ldr	r0, [pc, #200]	; (80034d0 <MX_TIM1_Init+0x180>)
 8003406:	f003 fd81 	bl	8006f0c <HAL_TIMEx_MasterConfigSynchronization>
 800340a:	4603      	mov	r3, r0
 800340c:	2b00      	cmp	r3, #0
 800340e:	d001      	beq.n	8003414 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8003410:	f7ff fcde 	bl	8002dd0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8003414:	2300      	movs	r3, #0
 8003416:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8003418:	2300      	movs	r3, #0
 800341a:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800341c:	2300      	movs	r3, #0
 800341e:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8003420:	2300      	movs	r3, #0
 8003422:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003424:	2300      	movs	r3, #0
 8003426:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8003428:	2300      	movs	r3, #0
 800342a:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800342c:	2300      	movs	r3, #0
 800342e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003430:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003434:	2200      	movs	r2, #0
 8003436:	4619      	mov	r1, r3
 8003438:	4825      	ldr	r0, [pc, #148]	; (80034d0 <MX_TIM1_Init+0x180>)
 800343a:	f003 f93d 	bl	80066b8 <HAL_TIM_OC_ConfigChannel>
 800343e:	4603      	mov	r3, r0
 8003440:	2b00      	cmp	r3, #0
 8003442:	d001      	beq.n	8003448 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8003444:	f7ff fcc4 	bl	8002dd0 <Error_Handler>
  }
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003448:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800344c:	2204      	movs	r2, #4
 800344e:	4619      	mov	r1, r3
 8003450:	481f      	ldr	r0, [pc, #124]	; (80034d0 <MX_TIM1_Init+0x180>)
 8003452:	f003 f931 	bl	80066b8 <HAL_TIM_OC_ConfigChannel>
 8003456:	4603      	mov	r3, r0
 8003458:	2b00      	cmp	r3, #0
 800345a:	d001      	beq.n	8003460 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 800345c:	f7ff fcb8 	bl	8002dd0 <Error_Handler>
  }
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8003460:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003464:	2208      	movs	r2, #8
 8003466:	4619      	mov	r1, r3
 8003468:	4819      	ldr	r0, [pc, #100]	; (80034d0 <MX_TIM1_Init+0x180>)
 800346a:	f003 f925 	bl	80066b8 <HAL_TIM_OC_ConfigChannel>
 800346e:	4603      	mov	r3, r0
 8003470:	2b00      	cmp	r3, #0
 8003472:	d001      	beq.n	8003478 <MX_TIM1_Init+0x128>
  {
    Error_Handler();
 8003474:	f7ff fcac 	bl	8002dd0 <Error_Handler>
  }
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8003478:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800347c:	220c      	movs	r2, #12
 800347e:	4619      	mov	r1, r3
 8003480:	4813      	ldr	r0, [pc, #76]	; (80034d0 <MX_TIM1_Init+0x180>)
 8003482:	f003 f919 	bl	80066b8 <HAL_TIM_OC_ConfigChannel>
 8003486:	4603      	mov	r3, r0
 8003488:	2b00      	cmp	r3, #0
 800348a:	d001      	beq.n	8003490 <MX_TIM1_Init+0x140>
  {
    Error_Handler();
 800348c:	f7ff fca0 	bl	8002dd0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8003490:	2300      	movs	r3, #0
 8003492:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8003494:	2300      	movs	r3, #0
 8003496:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8003498:	2300      	movs	r3, #0
 800349a:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800349c:	2300      	movs	r3, #0
 800349e:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80034a0:	2300      	movs	r3, #0
 80034a2:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80034a4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80034a8:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80034aa:	2300      	movs	r3, #0
 80034ac:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80034ae:	1d3b      	adds	r3, r7, #4
 80034b0:	4619      	mov	r1, r3
 80034b2:	4807      	ldr	r0, [pc, #28]	; (80034d0 <MX_TIM1_Init+0x180>)
 80034b4:	f003 fda6 	bl	8007004 <HAL_TIMEx_ConfigBreakDeadTime>
 80034b8:	4603      	mov	r3, r0
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d001      	beq.n	80034c2 <MX_TIM1_Init+0x172>
  {
    Error_Handler();
 80034be:	f7ff fc87 	bl	8002dd0 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim1);
 80034c2:	4803      	ldr	r0, [pc, #12]	; (80034d0 <MX_TIM1_Init+0x180>)
 80034c4:	f000 f890 	bl	80035e8 <HAL_TIM_MspPostInit>

}
 80034c8:	bf00      	nop
 80034ca:	3758      	adds	r7, #88	; 0x58
 80034cc:	46bd      	mov	sp, r7
 80034ce:	bd80      	pop	{r7, pc}
 80034d0:	2000107c 	.word	0x2000107c
 80034d4:	40010000 	.word	0x40010000

080034d8 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80034d8:	b580      	push	{r7, lr}
 80034da:	b086      	sub	sp, #24
 80034dc:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80034de:	f107 0308 	add.w	r3, r7, #8
 80034e2:	2200      	movs	r2, #0
 80034e4:	601a      	str	r2, [r3, #0]
 80034e6:	605a      	str	r2, [r3, #4]
 80034e8:	609a      	str	r2, [r3, #8]
 80034ea:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80034ec:	463b      	mov	r3, r7
 80034ee:	2200      	movs	r2, #0
 80034f0:	601a      	str	r2, [r3, #0]
 80034f2:	605a      	str	r2, [r3, #4]

  htim2.Instance = TIM2;
 80034f4:	4b1d      	ldr	r3, [pc, #116]	; (800356c <MX_TIM2_Init+0x94>)
 80034f6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80034fa:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 167;
 80034fc:	4b1b      	ldr	r3, [pc, #108]	; (800356c <MX_TIM2_Init+0x94>)
 80034fe:	22a7      	movs	r2, #167	; 0xa7
 8003500:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003502:	4b1a      	ldr	r3, [pc, #104]	; (800356c <MX_TIM2_Init+0x94>)
 8003504:	2200      	movs	r2, #0
 8003506:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 19;
 8003508:	4b18      	ldr	r3, [pc, #96]	; (800356c <MX_TIM2_Init+0x94>)
 800350a:	2213      	movs	r2, #19
 800350c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800350e:	4b17      	ldr	r3, [pc, #92]	; (800356c <MX_TIM2_Init+0x94>)
 8003510:	2200      	movs	r2, #0
 8003512:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003514:	4b15      	ldr	r3, [pc, #84]	; (800356c <MX_TIM2_Init+0x94>)
 8003516:	2200      	movs	r2, #0
 8003518:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800351a:	4814      	ldr	r0, [pc, #80]	; (800356c <MX_TIM2_Init+0x94>)
 800351c:	f002 ff40 	bl	80063a0 <HAL_TIM_Base_Init>
 8003520:	4603      	mov	r3, r0
 8003522:	2b00      	cmp	r3, #0
 8003524:	d001      	beq.n	800352a <MX_TIM2_Init+0x52>
  {
    Error_Handler();
 8003526:	f7ff fc53 	bl	8002dd0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800352a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800352e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8003530:	f107 0308 	add.w	r3, r7, #8
 8003534:	4619      	mov	r1, r3
 8003536:	480d      	ldr	r0, [pc, #52]	; (800356c <MX_TIM2_Init+0x94>)
 8003538:	f003 f91e 	bl	8006778 <HAL_TIM_ConfigClockSource>
 800353c:	4603      	mov	r3, r0
 800353e:	2b00      	cmp	r3, #0
 8003540:	d001      	beq.n	8003546 <MX_TIM2_Init+0x6e>
  {
    Error_Handler();
 8003542:	f7ff fc45 	bl	8002dd0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003546:	2300      	movs	r3, #0
 8003548:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800354a:	2300      	movs	r3, #0
 800354c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800354e:	463b      	mov	r3, r7
 8003550:	4619      	mov	r1, r3
 8003552:	4806      	ldr	r0, [pc, #24]	; (800356c <MX_TIM2_Init+0x94>)
 8003554:	f003 fcda 	bl	8006f0c <HAL_TIMEx_MasterConfigSynchronization>
 8003558:	4603      	mov	r3, r0
 800355a:	2b00      	cmp	r3, #0
 800355c:	d001      	beq.n	8003562 <MX_TIM2_Init+0x8a>
  {
    Error_Handler();
 800355e:	f7ff fc37 	bl	8002dd0 <Error_Handler>
  }

}
 8003562:	bf00      	nop
 8003564:	3718      	adds	r7, #24
 8003566:	46bd      	mov	sp, r7
 8003568:	bd80      	pop	{r7, pc}
 800356a:	bf00      	nop
 800356c:	200010bc 	.word	0x200010bc

08003570 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8003570:	b580      	push	{r7, lr}
 8003572:	b084      	sub	sp, #16
 8003574:	af00      	add	r7, sp, #0
 8003576:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	4a18      	ldr	r2, [pc, #96]	; (80035e0 <HAL_TIM_Base_MspInit+0x70>)
 800357e:	4293      	cmp	r3, r2
 8003580:	d10e      	bne.n	80035a0 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003582:	2300      	movs	r3, #0
 8003584:	60fb      	str	r3, [r7, #12]
 8003586:	4b17      	ldr	r3, [pc, #92]	; (80035e4 <HAL_TIM_Base_MspInit+0x74>)
 8003588:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800358a:	4a16      	ldr	r2, [pc, #88]	; (80035e4 <HAL_TIM_Base_MspInit+0x74>)
 800358c:	f043 0301 	orr.w	r3, r3, #1
 8003590:	6453      	str	r3, [r2, #68]	; 0x44
 8003592:	4b14      	ldr	r3, [pc, #80]	; (80035e4 <HAL_TIM_Base_MspInit+0x74>)
 8003594:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003596:	f003 0301 	and.w	r3, r3, #1
 800359a:	60fb      	str	r3, [r7, #12]
 800359c:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 800359e:	e01a      	b.n	80035d6 <HAL_TIM_Base_MspInit+0x66>
  else if(tim_baseHandle->Instance==TIM2)
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80035a8:	d115      	bne.n	80035d6 <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80035aa:	2300      	movs	r3, #0
 80035ac:	60bb      	str	r3, [r7, #8]
 80035ae:	4b0d      	ldr	r3, [pc, #52]	; (80035e4 <HAL_TIM_Base_MspInit+0x74>)
 80035b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035b2:	4a0c      	ldr	r2, [pc, #48]	; (80035e4 <HAL_TIM_Base_MspInit+0x74>)
 80035b4:	f043 0301 	orr.w	r3, r3, #1
 80035b8:	6413      	str	r3, [r2, #64]	; 0x40
 80035ba:	4b0a      	ldr	r3, [pc, #40]	; (80035e4 <HAL_TIM_Base_MspInit+0x74>)
 80035bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035be:	f003 0301 	and.w	r3, r3, #1
 80035c2:	60bb      	str	r3, [r7, #8]
 80035c4:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80035c6:	2200      	movs	r2, #0
 80035c8:	2100      	movs	r1, #0
 80035ca:	201c      	movs	r0, #28
 80035cc:	f000 fdd7 	bl	800417e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80035d0:	201c      	movs	r0, #28
 80035d2:	f000 fdf0 	bl	80041b6 <HAL_NVIC_EnableIRQ>
}
 80035d6:	bf00      	nop
 80035d8:	3710      	adds	r7, #16
 80035da:	46bd      	mov	sp, r7
 80035dc:	bd80      	pop	{r7, pc}
 80035de:	bf00      	nop
 80035e0:	40010000 	.word	0x40010000
 80035e4:	40023800 	.word	0x40023800

080035e8 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80035e8:	b580      	push	{r7, lr}
 80035ea:	b088      	sub	sp, #32
 80035ec:	af00      	add	r7, sp, #0
 80035ee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80035f0:	f107 030c 	add.w	r3, r7, #12
 80035f4:	2200      	movs	r2, #0
 80035f6:	601a      	str	r2, [r3, #0]
 80035f8:	605a      	str	r2, [r3, #4]
 80035fa:	609a      	str	r2, [r3, #8]
 80035fc:	60da      	str	r2, [r3, #12]
 80035fe:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	4a12      	ldr	r2, [pc, #72]	; (8003650 <HAL_TIM_MspPostInit+0x68>)
 8003606:	4293      	cmp	r3, r2
 8003608:	d11e      	bne.n	8003648 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800360a:	2300      	movs	r3, #0
 800360c:	60bb      	str	r3, [r7, #8]
 800360e:	4b11      	ldr	r3, [pc, #68]	; (8003654 <HAL_TIM_MspPostInit+0x6c>)
 8003610:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003612:	4a10      	ldr	r2, [pc, #64]	; (8003654 <HAL_TIM_MspPostInit+0x6c>)
 8003614:	f043 0301 	orr.w	r3, r3, #1
 8003618:	6313      	str	r3, [r2, #48]	; 0x30
 800361a:	4b0e      	ldr	r3, [pc, #56]	; (8003654 <HAL_TIM_MspPostInit+0x6c>)
 800361c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800361e:	f003 0301 	and.w	r3, r3, #1
 8003622:	60bb      	str	r3, [r7, #8]
 8003624:	68bb      	ldr	r3, [r7, #8]
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11;
 8003626:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 800362a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800362c:	2302      	movs	r3, #2
 800362e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003630:	2300      	movs	r3, #0
 8003632:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003634:	2300      	movs	r3, #0
 8003636:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8003638:	2301      	movs	r3, #1
 800363a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800363c:	f107 030c 	add.w	r3, r7, #12
 8003640:	4619      	mov	r1, r3
 8003642:	4805      	ldr	r0, [pc, #20]	; (8003658 <HAL_TIM_MspPostInit+0x70>)
 8003644:	f001 f940 	bl	80048c8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8003648:	bf00      	nop
 800364a:	3720      	adds	r7, #32
 800364c:	46bd      	mov	sp, r7
 800364e:	bd80      	pop	{r7, pc}
 8003650:	40010000 	.word	0x40010000
 8003654:	40023800 	.word	0x40023800
 8003658:	40020000 	.word	0x40020000

0800365c <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart6_tx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 800365c:	b580      	push	{r7, lr}
 800365e:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 8003660:	4b11      	ldr	r3, [pc, #68]	; (80036a8 <MX_USART2_UART_Init+0x4c>)
 8003662:	4a12      	ldr	r2, [pc, #72]	; (80036ac <MX_USART2_UART_Init+0x50>)
 8003664:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8003666:	4b10      	ldr	r3, [pc, #64]	; (80036a8 <MX_USART2_UART_Init+0x4c>)
 8003668:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800366c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800366e:	4b0e      	ldr	r3, [pc, #56]	; (80036a8 <MX_USART2_UART_Init+0x4c>)
 8003670:	2200      	movs	r2, #0
 8003672:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003674:	4b0c      	ldr	r3, [pc, #48]	; (80036a8 <MX_USART2_UART_Init+0x4c>)
 8003676:	2200      	movs	r2, #0
 8003678:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800367a:	4b0b      	ldr	r3, [pc, #44]	; (80036a8 <MX_USART2_UART_Init+0x4c>)
 800367c:	2200      	movs	r2, #0
 800367e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003680:	4b09      	ldr	r3, [pc, #36]	; (80036a8 <MX_USART2_UART_Init+0x4c>)
 8003682:	220c      	movs	r2, #12
 8003684:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003686:	4b08      	ldr	r3, [pc, #32]	; (80036a8 <MX_USART2_UART_Init+0x4c>)
 8003688:	2200      	movs	r2, #0
 800368a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800368c:	4b06      	ldr	r3, [pc, #24]	; (80036a8 <MX_USART2_UART_Init+0x4c>)
 800368e:	2200      	movs	r2, #0
 8003690:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003692:	4805      	ldr	r0, [pc, #20]	; (80036a8 <MX_USART2_UART_Init+0x4c>)
 8003694:	f003 fd1c 	bl	80070d0 <HAL_UART_Init>
 8003698:	4603      	mov	r3, r0
 800369a:	2b00      	cmp	r3, #0
 800369c:	d001      	beq.n	80036a2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800369e:	f7ff fb97 	bl	8002dd0 <Error_Handler>
  }

}
 80036a2:	bf00      	nop
 80036a4:	bd80      	pop	{r7, pc}
 80036a6:	bf00      	nop
 80036a8:	2000123c 	.word	0x2000123c
 80036ac:	40004400 	.word	0x40004400

080036b0 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80036b0:	b580      	push	{r7, lr}
 80036b2:	af00      	add	r7, sp, #0

  huart3.Instance = USART3;
 80036b4:	4b11      	ldr	r3, [pc, #68]	; (80036fc <MX_USART3_UART_Init+0x4c>)
 80036b6:	4a12      	ldr	r2, [pc, #72]	; (8003700 <MX_USART3_UART_Init+0x50>)
 80036b8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80036ba:	4b10      	ldr	r3, [pc, #64]	; (80036fc <MX_USART3_UART_Init+0x4c>)
 80036bc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80036c0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80036c2:	4b0e      	ldr	r3, [pc, #56]	; (80036fc <MX_USART3_UART_Init+0x4c>)
 80036c4:	2200      	movs	r2, #0
 80036c6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80036c8:	4b0c      	ldr	r3, [pc, #48]	; (80036fc <MX_USART3_UART_Init+0x4c>)
 80036ca:	2200      	movs	r2, #0
 80036cc:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80036ce:	4b0b      	ldr	r3, [pc, #44]	; (80036fc <MX_USART3_UART_Init+0x4c>)
 80036d0:	2200      	movs	r2, #0
 80036d2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80036d4:	4b09      	ldr	r3, [pc, #36]	; (80036fc <MX_USART3_UART_Init+0x4c>)
 80036d6:	220c      	movs	r2, #12
 80036d8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80036da:	4b08      	ldr	r3, [pc, #32]	; (80036fc <MX_USART3_UART_Init+0x4c>)
 80036dc:	2200      	movs	r2, #0
 80036de:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80036e0:	4b06      	ldr	r3, [pc, #24]	; (80036fc <MX_USART3_UART_Init+0x4c>)
 80036e2:	2200      	movs	r2, #0
 80036e4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80036e6:	4805      	ldr	r0, [pc, #20]	; (80036fc <MX_USART3_UART_Init+0x4c>)
 80036e8:	f003 fcf2 	bl	80070d0 <HAL_UART_Init>
 80036ec:	4603      	mov	r3, r0
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d001      	beq.n	80036f6 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80036f2:	f7ff fb6d 	bl	8002dd0 <Error_Handler>
  }

}
 80036f6:	bf00      	nop
 80036f8:	bd80      	pop	{r7, pc}
 80036fa:	bf00      	nop
 80036fc:	200010fc 	.word	0x200010fc
 8003700:	40004800 	.word	0x40004800

08003704 <MX_USART6_UART_Init>:
/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 8003704:	b580      	push	{r7, lr}
 8003706:	af00      	add	r7, sp, #0

  huart6.Instance = USART6;
 8003708:	4b11      	ldr	r3, [pc, #68]	; (8003750 <MX_USART6_UART_Init+0x4c>)
 800370a:	4a12      	ldr	r2, [pc, #72]	; (8003754 <MX_USART6_UART_Init+0x50>)
 800370c:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 230400;
 800370e:	4b10      	ldr	r3, [pc, #64]	; (8003750 <MX_USART6_UART_Init+0x4c>)
 8003710:	f44f 3261 	mov.w	r2, #230400	; 0x38400
 8003714:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8003716:	4b0e      	ldr	r3, [pc, #56]	; (8003750 <MX_USART6_UART_Init+0x4c>)
 8003718:	2200      	movs	r2, #0
 800371a:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 800371c:	4b0c      	ldr	r3, [pc, #48]	; (8003750 <MX_USART6_UART_Init+0x4c>)
 800371e:	2200      	movs	r2, #0
 8003720:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8003722:	4b0b      	ldr	r3, [pc, #44]	; (8003750 <MX_USART6_UART_Init+0x4c>)
 8003724:	2200      	movs	r2, #0
 8003726:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8003728:	4b09      	ldr	r3, [pc, #36]	; (8003750 <MX_USART6_UART_Init+0x4c>)
 800372a:	220c      	movs	r2, #12
 800372c:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800372e:	4b08      	ldr	r3, [pc, #32]	; (8003750 <MX_USART6_UART_Init+0x4c>)
 8003730:	2200      	movs	r2, #0
 8003732:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8003734:	4b06      	ldr	r3, [pc, #24]	; (8003750 <MX_USART6_UART_Init+0x4c>)
 8003736:	2200      	movs	r2, #0
 8003738:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 800373a:	4805      	ldr	r0, [pc, #20]	; (8003750 <MX_USART6_UART_Init+0x4c>)
 800373c:	f003 fcc8 	bl	80070d0 <HAL_UART_Init>
 8003740:	4603      	mov	r3, r0
 8003742:	2b00      	cmp	r3, #0
 8003744:	d001      	beq.n	800374a <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8003746:	f7ff fb43 	bl	8002dd0 <Error_Handler>
  }

}
 800374a:	bf00      	nop
 800374c:	bd80      	pop	{r7, pc}
 800374e:	bf00      	nop
 8003750:	200011fc 	.word	0x200011fc
 8003754:	40011400 	.word	0x40011400

08003758 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003758:	b580      	push	{r7, lr}
 800375a:	b08e      	sub	sp, #56	; 0x38
 800375c:	af00      	add	r7, sp, #0
 800375e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003760:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003764:	2200      	movs	r2, #0
 8003766:	601a      	str	r2, [r3, #0]
 8003768:	605a      	str	r2, [r3, #4]
 800376a:	609a      	str	r2, [r3, #8]
 800376c:	60da      	str	r2, [r3, #12]
 800376e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	4a79      	ldr	r2, [pc, #484]	; (800395c <HAL_UART_MspInit+0x204>)
 8003776:	4293      	cmp	r3, r2
 8003778:	d15a      	bne.n	8003830 <HAL_UART_MspInit+0xd8>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800377a:	2300      	movs	r3, #0
 800377c:	623b      	str	r3, [r7, #32]
 800377e:	4b78      	ldr	r3, [pc, #480]	; (8003960 <HAL_UART_MspInit+0x208>)
 8003780:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003782:	4a77      	ldr	r2, [pc, #476]	; (8003960 <HAL_UART_MspInit+0x208>)
 8003784:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003788:	6413      	str	r3, [r2, #64]	; 0x40
 800378a:	4b75      	ldr	r3, [pc, #468]	; (8003960 <HAL_UART_MspInit+0x208>)
 800378c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800378e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003792:	623b      	str	r3, [r7, #32]
 8003794:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003796:	2300      	movs	r3, #0
 8003798:	61fb      	str	r3, [r7, #28]
 800379a:	4b71      	ldr	r3, [pc, #452]	; (8003960 <HAL_UART_MspInit+0x208>)
 800379c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800379e:	4a70      	ldr	r2, [pc, #448]	; (8003960 <HAL_UART_MspInit+0x208>)
 80037a0:	f043 0301 	orr.w	r3, r3, #1
 80037a4:	6313      	str	r3, [r2, #48]	; 0x30
 80037a6:	4b6e      	ldr	r3, [pc, #440]	; (8003960 <HAL_UART_MspInit+0x208>)
 80037a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037aa:	f003 0301 	and.w	r3, r3, #1
 80037ae:	61fb      	str	r3, [r7, #28]
 80037b0:	69fb      	ldr	r3, [r7, #28]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80037b2:	230c      	movs	r3, #12
 80037b4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80037b6:	2302      	movs	r3, #2
 80037b8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037ba:	2300      	movs	r3, #0
 80037bc:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80037be:	2303      	movs	r3, #3
 80037c0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80037c2:	2307      	movs	r3, #7
 80037c4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80037c6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80037ca:	4619      	mov	r1, r3
 80037cc:	4865      	ldr	r0, [pc, #404]	; (8003964 <HAL_UART_MspInit+0x20c>)
 80037ce:	f001 f87b 	bl	80048c8 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
 80037d2:	4b65      	ldr	r3, [pc, #404]	; (8003968 <HAL_UART_MspInit+0x210>)
 80037d4:	4a65      	ldr	r2, [pc, #404]	; (800396c <HAL_UART_MspInit+0x214>)
 80037d6:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 80037d8:	4b63      	ldr	r3, [pc, #396]	; (8003968 <HAL_UART_MspInit+0x210>)
 80037da:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80037de:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80037e0:	4b61      	ldr	r3, [pc, #388]	; (8003968 <HAL_UART_MspInit+0x210>)
 80037e2:	2240      	movs	r2, #64	; 0x40
 80037e4:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80037e6:	4b60      	ldr	r3, [pc, #384]	; (8003968 <HAL_UART_MspInit+0x210>)
 80037e8:	2200      	movs	r2, #0
 80037ea:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80037ec:	4b5e      	ldr	r3, [pc, #376]	; (8003968 <HAL_UART_MspInit+0x210>)
 80037ee:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80037f2:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80037f4:	4b5c      	ldr	r3, [pc, #368]	; (8003968 <HAL_UART_MspInit+0x210>)
 80037f6:	2200      	movs	r2, #0
 80037f8:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80037fa:	4b5b      	ldr	r3, [pc, #364]	; (8003968 <HAL_UART_MspInit+0x210>)
 80037fc:	2200      	movs	r2, #0
 80037fe:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8003800:	4b59      	ldr	r3, [pc, #356]	; (8003968 <HAL_UART_MspInit+0x210>)
 8003802:	2200      	movs	r2, #0
 8003804:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003806:	4b58      	ldr	r3, [pc, #352]	; (8003968 <HAL_UART_MspInit+0x210>)
 8003808:	2200      	movs	r2, #0
 800380a:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800380c:	4b56      	ldr	r3, [pc, #344]	; (8003968 <HAL_UART_MspInit+0x210>)
 800380e:	2200      	movs	r2, #0
 8003810:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8003812:	4855      	ldr	r0, [pc, #340]	; (8003968 <HAL_UART_MspInit+0x210>)
 8003814:	f000 fcea 	bl	80041ec <HAL_DMA_Init>
 8003818:	4603      	mov	r3, r0
 800381a:	2b00      	cmp	r3, #0
 800381c:	d001      	beq.n	8003822 <HAL_UART_MspInit+0xca>
    {
      Error_Handler();
 800381e:	f7ff fad7 	bl	8002dd0 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	4a50      	ldr	r2, [pc, #320]	; (8003968 <HAL_UART_MspInit+0x210>)
 8003826:	631a      	str	r2, [r3, #48]	; 0x30
 8003828:	4a4f      	ldr	r2, [pc, #316]	; (8003968 <HAL_UART_MspInit+0x210>)
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 800382e:	e091      	b.n	8003954 <HAL_UART_MspInit+0x1fc>
  else if(uartHandle->Instance==USART3)
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	4a4e      	ldr	r2, [pc, #312]	; (8003970 <HAL_UART_MspInit+0x218>)
 8003836:	4293      	cmp	r3, r2
 8003838:	d12d      	bne.n	8003896 <HAL_UART_MspInit+0x13e>
    __HAL_RCC_USART3_CLK_ENABLE();
 800383a:	2300      	movs	r3, #0
 800383c:	61bb      	str	r3, [r7, #24]
 800383e:	4b48      	ldr	r3, [pc, #288]	; (8003960 <HAL_UART_MspInit+0x208>)
 8003840:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003842:	4a47      	ldr	r2, [pc, #284]	; (8003960 <HAL_UART_MspInit+0x208>)
 8003844:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003848:	6413      	str	r3, [r2, #64]	; 0x40
 800384a:	4b45      	ldr	r3, [pc, #276]	; (8003960 <HAL_UART_MspInit+0x208>)
 800384c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800384e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003852:	61bb      	str	r3, [r7, #24]
 8003854:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003856:	2300      	movs	r3, #0
 8003858:	617b      	str	r3, [r7, #20]
 800385a:	4b41      	ldr	r3, [pc, #260]	; (8003960 <HAL_UART_MspInit+0x208>)
 800385c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800385e:	4a40      	ldr	r2, [pc, #256]	; (8003960 <HAL_UART_MspInit+0x208>)
 8003860:	f043 0302 	orr.w	r3, r3, #2
 8003864:	6313      	str	r3, [r2, #48]	; 0x30
 8003866:	4b3e      	ldr	r3, [pc, #248]	; (8003960 <HAL_UART_MspInit+0x208>)
 8003868:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800386a:	f003 0302 	and.w	r3, r3, #2
 800386e:	617b      	str	r3, [r7, #20]
 8003870:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8003872:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8003876:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003878:	2302      	movs	r3, #2
 800387a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800387c:	2300      	movs	r3, #0
 800387e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003880:	2303      	movs	r3, #3
 8003882:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003884:	2307      	movs	r3, #7
 8003886:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003888:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800388c:	4619      	mov	r1, r3
 800388e:	4839      	ldr	r0, [pc, #228]	; (8003974 <HAL_UART_MspInit+0x21c>)
 8003890:	f001 f81a 	bl	80048c8 <HAL_GPIO_Init>
}
 8003894:	e05e      	b.n	8003954 <HAL_UART_MspInit+0x1fc>
  else if(uartHandle->Instance==USART6)
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	4a37      	ldr	r2, [pc, #220]	; (8003978 <HAL_UART_MspInit+0x220>)
 800389c:	4293      	cmp	r3, r2
 800389e:	d159      	bne.n	8003954 <HAL_UART_MspInit+0x1fc>
    __HAL_RCC_USART6_CLK_ENABLE();
 80038a0:	2300      	movs	r3, #0
 80038a2:	613b      	str	r3, [r7, #16]
 80038a4:	4b2e      	ldr	r3, [pc, #184]	; (8003960 <HAL_UART_MspInit+0x208>)
 80038a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038a8:	4a2d      	ldr	r2, [pc, #180]	; (8003960 <HAL_UART_MspInit+0x208>)
 80038aa:	f043 0320 	orr.w	r3, r3, #32
 80038ae:	6453      	str	r3, [r2, #68]	; 0x44
 80038b0:	4b2b      	ldr	r3, [pc, #172]	; (8003960 <HAL_UART_MspInit+0x208>)
 80038b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038b4:	f003 0320 	and.w	r3, r3, #32
 80038b8:	613b      	str	r3, [r7, #16]
 80038ba:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80038bc:	2300      	movs	r3, #0
 80038be:	60fb      	str	r3, [r7, #12]
 80038c0:	4b27      	ldr	r3, [pc, #156]	; (8003960 <HAL_UART_MspInit+0x208>)
 80038c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038c4:	4a26      	ldr	r2, [pc, #152]	; (8003960 <HAL_UART_MspInit+0x208>)
 80038c6:	f043 0304 	orr.w	r3, r3, #4
 80038ca:	6313      	str	r3, [r2, #48]	; 0x30
 80038cc:	4b24      	ldr	r3, [pc, #144]	; (8003960 <HAL_UART_MspInit+0x208>)
 80038ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038d0:	f003 0304 	and.w	r3, r3, #4
 80038d4:	60fb      	str	r3, [r7, #12]
 80038d6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80038d8:	23c0      	movs	r3, #192	; 0xc0
 80038da:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80038dc:	2302      	movs	r3, #2
 80038de:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038e0:	2300      	movs	r3, #0
 80038e2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80038e4:	2303      	movs	r3, #3
 80038e6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 80038e8:	2308      	movs	r3, #8
 80038ea:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80038ec:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80038f0:	4619      	mov	r1, r3
 80038f2:	4822      	ldr	r0, [pc, #136]	; (800397c <HAL_UART_MspInit+0x224>)
 80038f4:	f000 ffe8 	bl	80048c8 <HAL_GPIO_Init>
    hdma_usart6_tx.Instance = DMA2_Stream6;
 80038f8:	4b21      	ldr	r3, [pc, #132]	; (8003980 <HAL_UART_MspInit+0x228>)
 80038fa:	4a22      	ldr	r2, [pc, #136]	; (8003984 <HAL_UART_MspInit+0x22c>)
 80038fc:	601a      	str	r2, [r3, #0]
    hdma_usart6_tx.Init.Channel = DMA_CHANNEL_5;
 80038fe:	4b20      	ldr	r3, [pc, #128]	; (8003980 <HAL_UART_MspInit+0x228>)
 8003900:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 8003904:	605a      	str	r2, [r3, #4]
    hdma_usart6_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003906:	4b1e      	ldr	r3, [pc, #120]	; (8003980 <HAL_UART_MspInit+0x228>)
 8003908:	2240      	movs	r2, #64	; 0x40
 800390a:	609a      	str	r2, [r3, #8]
    hdma_usart6_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800390c:	4b1c      	ldr	r3, [pc, #112]	; (8003980 <HAL_UART_MspInit+0x228>)
 800390e:	2200      	movs	r2, #0
 8003910:	60da      	str	r2, [r3, #12]
    hdma_usart6_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003912:	4b1b      	ldr	r3, [pc, #108]	; (8003980 <HAL_UART_MspInit+0x228>)
 8003914:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003918:	611a      	str	r2, [r3, #16]
    hdma_usart6_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800391a:	4b19      	ldr	r3, [pc, #100]	; (8003980 <HAL_UART_MspInit+0x228>)
 800391c:	2200      	movs	r2, #0
 800391e:	615a      	str	r2, [r3, #20]
    hdma_usart6_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003920:	4b17      	ldr	r3, [pc, #92]	; (8003980 <HAL_UART_MspInit+0x228>)
 8003922:	2200      	movs	r2, #0
 8003924:	619a      	str	r2, [r3, #24]
    hdma_usart6_tx.Init.Mode = DMA_NORMAL;
 8003926:	4b16      	ldr	r3, [pc, #88]	; (8003980 <HAL_UART_MspInit+0x228>)
 8003928:	2200      	movs	r2, #0
 800392a:	61da      	str	r2, [r3, #28]
    hdma_usart6_tx.Init.Priority = DMA_PRIORITY_LOW;
 800392c:	4b14      	ldr	r3, [pc, #80]	; (8003980 <HAL_UART_MspInit+0x228>)
 800392e:	2200      	movs	r2, #0
 8003930:	621a      	str	r2, [r3, #32]
    hdma_usart6_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003932:	4b13      	ldr	r3, [pc, #76]	; (8003980 <HAL_UART_MspInit+0x228>)
 8003934:	2200      	movs	r2, #0
 8003936:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart6_tx) != HAL_OK)
 8003938:	4811      	ldr	r0, [pc, #68]	; (8003980 <HAL_UART_MspInit+0x228>)
 800393a:	f000 fc57 	bl	80041ec <HAL_DMA_Init>
 800393e:	4603      	mov	r3, r0
 8003940:	2b00      	cmp	r3, #0
 8003942:	d001      	beq.n	8003948 <HAL_UART_MspInit+0x1f0>
      Error_Handler();
 8003944:	f7ff fa44 	bl	8002dd0 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart6_tx);
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	4a0d      	ldr	r2, [pc, #52]	; (8003980 <HAL_UART_MspInit+0x228>)
 800394c:	631a      	str	r2, [r3, #48]	; 0x30
 800394e:	4a0c      	ldr	r2, [pc, #48]	; (8003980 <HAL_UART_MspInit+0x228>)
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	6393      	str	r3, [r2, #56]	; 0x38
}
 8003954:	bf00      	nop
 8003956:	3738      	adds	r7, #56	; 0x38
 8003958:	46bd      	mov	sp, r7
 800395a:	bd80      	pop	{r7, pc}
 800395c:	40004400 	.word	0x40004400
 8003960:	40023800 	.word	0x40023800
 8003964:	40020000 	.word	0x40020000
 8003968:	2000119c 	.word	0x2000119c
 800396c:	400260a0 	.word	0x400260a0
 8003970:	40004800 	.word	0x40004800
 8003974:	40020400 	.word	0x40020400
 8003978:	40011400 	.word	0x40011400
 800397c:	40020800 	.word	0x40020800
 8003980:	2000113c 	.word	0x2000113c
 8003984:	400264a0 	.word	0x400264a0

08003988 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003988:	f8df d034 	ldr.w	sp, [pc, #52]	; 80039c0 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800398c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800398e:	e003      	b.n	8003998 <LoopCopyDataInit>

08003990 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8003990:	4b0c      	ldr	r3, [pc, #48]	; (80039c4 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8003992:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8003994:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8003996:	3104      	adds	r1, #4

08003998 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8003998:	480b      	ldr	r0, [pc, #44]	; (80039c8 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800399a:	4b0c      	ldr	r3, [pc, #48]	; (80039cc <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800399c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800399e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80039a0:	d3f6      	bcc.n	8003990 <CopyDataInit>
  ldr  r2, =_sbss
 80039a2:	4a0b      	ldr	r2, [pc, #44]	; (80039d0 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80039a4:	e002      	b.n	80039ac <LoopFillZerobss>

080039a6 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80039a6:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80039a8:	f842 3b04 	str.w	r3, [r2], #4

080039ac <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80039ac:	4b09      	ldr	r3, [pc, #36]	; (80039d4 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80039ae:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80039b0:	d3f9      	bcc.n	80039a6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80039b2:	f7ff fcb7 	bl	8003324 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80039b6:	f004 f9ef 	bl	8007d98 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80039ba:	f7ff f92d 	bl	8002c18 <main>
  bx  lr    
 80039be:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80039c0:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 80039c4:	0800a9c0 	.word	0x0800a9c0
  ldr  r0, =_sdata
 80039c8:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80039cc:	20000a58 	.word	0x20000a58
  ldr  r2, =_sbss
 80039d0:	20000a58 	.word	0x20000a58
  ldr  r3, = _ebss
 80039d4:	20001284 	.word	0x20001284

080039d8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80039d8:	e7fe      	b.n	80039d8 <ADC_IRQHandler>
	...

080039dc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80039dc:	b580      	push	{r7, lr}
 80039de:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80039e0:	4b0e      	ldr	r3, [pc, #56]	; (8003a1c <HAL_Init+0x40>)
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	4a0d      	ldr	r2, [pc, #52]	; (8003a1c <HAL_Init+0x40>)
 80039e6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80039ea:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80039ec:	4b0b      	ldr	r3, [pc, #44]	; (8003a1c <HAL_Init+0x40>)
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	4a0a      	ldr	r2, [pc, #40]	; (8003a1c <HAL_Init+0x40>)
 80039f2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80039f6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80039f8:	4b08      	ldr	r3, [pc, #32]	; (8003a1c <HAL_Init+0x40>)
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	4a07      	ldr	r2, [pc, #28]	; (8003a1c <HAL_Init+0x40>)
 80039fe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003a02:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003a04:	2003      	movs	r0, #3
 8003a06:	f000 fbaf 	bl	8004168 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003a0a:	2000      	movs	r0, #0
 8003a0c:	f000 f808 	bl	8003a20 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003a10:	f7ff fb98 	bl	8003144 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003a14:	2300      	movs	r3, #0
}
 8003a16:	4618      	mov	r0, r3
 8003a18:	bd80      	pop	{r7, pc}
 8003a1a:	bf00      	nop
 8003a1c:	40023c00 	.word	0x40023c00

08003a20 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003a20:	b580      	push	{r7, lr}
 8003a22:	b082      	sub	sp, #8
 8003a24:	af00      	add	r7, sp, #0
 8003a26:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003a28:	4b12      	ldr	r3, [pc, #72]	; (8003a74 <HAL_InitTick+0x54>)
 8003a2a:	681a      	ldr	r2, [r3, #0]
 8003a2c:	4b12      	ldr	r3, [pc, #72]	; (8003a78 <HAL_InitTick+0x58>)
 8003a2e:	781b      	ldrb	r3, [r3, #0]
 8003a30:	4619      	mov	r1, r3
 8003a32:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003a36:	fbb3 f3f1 	udiv	r3, r3, r1
 8003a3a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a3e:	4618      	mov	r0, r3
 8003a40:	f000 fbc7 	bl	80041d2 <HAL_SYSTICK_Config>
 8003a44:	4603      	mov	r3, r0
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d001      	beq.n	8003a4e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003a4a:	2301      	movs	r3, #1
 8003a4c:	e00e      	b.n	8003a6c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	2b0f      	cmp	r3, #15
 8003a52:	d80a      	bhi.n	8003a6a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003a54:	2200      	movs	r2, #0
 8003a56:	6879      	ldr	r1, [r7, #4]
 8003a58:	f04f 30ff 	mov.w	r0, #4294967295
 8003a5c:	f000 fb8f 	bl	800417e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003a60:	4a06      	ldr	r2, [pc, #24]	; (8003a7c <HAL_InitTick+0x5c>)
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003a66:	2300      	movs	r3, #0
 8003a68:	e000      	b.n	8003a6c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003a6a:	2301      	movs	r3, #1
}
 8003a6c:	4618      	mov	r0, r3
 8003a6e:	3708      	adds	r7, #8
 8003a70:	46bd      	mov	sp, r7
 8003a72:	bd80      	pop	{r7, pc}
 8003a74:	2000087c 	.word	0x2000087c
 8003a78:	20000884 	.word	0x20000884
 8003a7c:	20000880 	.word	0x20000880

08003a80 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003a80:	b480      	push	{r7}
 8003a82:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003a84:	4b06      	ldr	r3, [pc, #24]	; (8003aa0 <HAL_IncTick+0x20>)
 8003a86:	781b      	ldrb	r3, [r3, #0]
 8003a88:	461a      	mov	r2, r3
 8003a8a:	4b06      	ldr	r3, [pc, #24]	; (8003aa4 <HAL_IncTick+0x24>)
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	4413      	add	r3, r2
 8003a90:	4a04      	ldr	r2, [pc, #16]	; (8003aa4 <HAL_IncTick+0x24>)
 8003a92:	6013      	str	r3, [r2, #0]
}
 8003a94:	bf00      	nop
 8003a96:	46bd      	mov	sp, r7
 8003a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a9c:	4770      	bx	lr
 8003a9e:	bf00      	nop
 8003aa0:	20000884 	.word	0x20000884
 8003aa4:	2000127c 	.word	0x2000127c

08003aa8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003aa8:	b480      	push	{r7}
 8003aaa:	af00      	add	r7, sp, #0
  return uwTick;
 8003aac:	4b03      	ldr	r3, [pc, #12]	; (8003abc <HAL_GetTick+0x14>)
 8003aae:	681b      	ldr	r3, [r3, #0]
}
 8003ab0:	4618      	mov	r0, r3
 8003ab2:	46bd      	mov	sp, r7
 8003ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ab8:	4770      	bx	lr
 8003aba:	bf00      	nop
 8003abc:	2000127c 	.word	0x2000127c

08003ac0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003ac0:	b580      	push	{r7, lr}
 8003ac2:	b084      	sub	sp, #16
 8003ac4:	af00      	add	r7, sp, #0
 8003ac6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003ac8:	f7ff ffee 	bl	8003aa8 <HAL_GetTick>
 8003acc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ad8:	d005      	beq.n	8003ae6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003ada:	4b09      	ldr	r3, [pc, #36]	; (8003b00 <HAL_Delay+0x40>)
 8003adc:	781b      	ldrb	r3, [r3, #0]
 8003ade:	461a      	mov	r2, r3
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	4413      	add	r3, r2
 8003ae4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003ae6:	bf00      	nop
 8003ae8:	f7ff ffde 	bl	8003aa8 <HAL_GetTick>
 8003aec:	4602      	mov	r2, r0
 8003aee:	68bb      	ldr	r3, [r7, #8]
 8003af0:	1ad3      	subs	r3, r2, r3
 8003af2:	68fa      	ldr	r2, [r7, #12]
 8003af4:	429a      	cmp	r2, r3
 8003af6:	d8f7      	bhi.n	8003ae8 <HAL_Delay+0x28>
  {
  }
}
 8003af8:	bf00      	nop
 8003afa:	3710      	adds	r7, #16
 8003afc:	46bd      	mov	sp, r7
 8003afe:	bd80      	pop	{r7, pc}
 8003b00:	20000884 	.word	0x20000884

08003b04 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003b04:	b580      	push	{r7, lr}
 8003b06:	b084      	sub	sp, #16
 8003b08:	af00      	add	r7, sp, #0
 8003b0a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003b0c:	2300      	movs	r3, #0
 8003b0e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d101      	bne.n	8003b1a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8003b16:	2301      	movs	r3, #1
 8003b18:	e033      	b.n	8003b82 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d109      	bne.n	8003b36 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003b22:	6878      	ldr	r0, [r7, #4]
 8003b24:	f7fe fdfe 	bl	8002724 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	2200      	movs	r2, #0
 8003b2c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	2200      	movs	r2, #0
 8003b32:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b3a:	f003 0310 	and.w	r3, r3, #16
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d118      	bne.n	8003b74 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b46:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003b4a:	f023 0302 	bic.w	r3, r3, #2
 8003b4e:	f043 0202 	orr.w	r2, r3, #2
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8003b56:	6878      	ldr	r0, [r7, #4]
 8003b58:	f000 f93a 	bl	8003dd0 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	2200      	movs	r2, #0
 8003b60:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b66:	f023 0303 	bic.w	r3, r3, #3
 8003b6a:	f043 0201 	orr.w	r2, r3, #1
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	641a      	str	r2, [r3, #64]	; 0x40
 8003b72:	e001      	b.n	8003b78 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003b74:	2301      	movs	r3, #1
 8003b76:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	2200      	movs	r2, #0
 8003b7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003b80:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b82:	4618      	mov	r0, r3
 8003b84:	3710      	adds	r7, #16
 8003b86:	46bd      	mov	sp, r7
 8003b88:	bd80      	pop	{r7, pc}
	...

08003b8c <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003b8c:	b480      	push	{r7}
 8003b8e:	b085      	sub	sp, #20
 8003b90:	af00      	add	r7, sp, #0
 8003b92:	6078      	str	r0, [r7, #4]
 8003b94:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8003b96:	2300      	movs	r3, #0
 8003b98:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003ba0:	2b01      	cmp	r3, #1
 8003ba2:	d101      	bne.n	8003ba8 <HAL_ADC_ConfigChannel+0x1c>
 8003ba4:	2302      	movs	r3, #2
 8003ba6:	e105      	b.n	8003db4 <HAL_ADC_ConfigChannel+0x228>
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	2201      	movs	r2, #1
 8003bac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003bb0:	683b      	ldr	r3, [r7, #0]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	2b09      	cmp	r3, #9
 8003bb6:	d925      	bls.n	8003c04 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	68d9      	ldr	r1, [r3, #12]
 8003bbe:	683b      	ldr	r3, [r7, #0]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	b29b      	uxth	r3, r3
 8003bc4:	461a      	mov	r2, r3
 8003bc6:	4613      	mov	r3, r2
 8003bc8:	005b      	lsls	r3, r3, #1
 8003bca:	4413      	add	r3, r2
 8003bcc:	3b1e      	subs	r3, #30
 8003bce:	2207      	movs	r2, #7
 8003bd0:	fa02 f303 	lsl.w	r3, r2, r3
 8003bd4:	43da      	mvns	r2, r3
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	400a      	ands	r2, r1
 8003bdc:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	68d9      	ldr	r1, [r3, #12]
 8003be4:	683b      	ldr	r3, [r7, #0]
 8003be6:	689a      	ldr	r2, [r3, #8]
 8003be8:	683b      	ldr	r3, [r7, #0]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	b29b      	uxth	r3, r3
 8003bee:	4618      	mov	r0, r3
 8003bf0:	4603      	mov	r3, r0
 8003bf2:	005b      	lsls	r3, r3, #1
 8003bf4:	4403      	add	r3, r0
 8003bf6:	3b1e      	subs	r3, #30
 8003bf8:	409a      	lsls	r2, r3
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	430a      	orrs	r2, r1
 8003c00:	60da      	str	r2, [r3, #12]
 8003c02:	e022      	b.n	8003c4a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	6919      	ldr	r1, [r3, #16]
 8003c0a:	683b      	ldr	r3, [r7, #0]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	b29b      	uxth	r3, r3
 8003c10:	461a      	mov	r2, r3
 8003c12:	4613      	mov	r3, r2
 8003c14:	005b      	lsls	r3, r3, #1
 8003c16:	4413      	add	r3, r2
 8003c18:	2207      	movs	r2, #7
 8003c1a:	fa02 f303 	lsl.w	r3, r2, r3
 8003c1e:	43da      	mvns	r2, r3
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	400a      	ands	r2, r1
 8003c26:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	6919      	ldr	r1, [r3, #16]
 8003c2e:	683b      	ldr	r3, [r7, #0]
 8003c30:	689a      	ldr	r2, [r3, #8]
 8003c32:	683b      	ldr	r3, [r7, #0]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	b29b      	uxth	r3, r3
 8003c38:	4618      	mov	r0, r3
 8003c3a:	4603      	mov	r3, r0
 8003c3c:	005b      	lsls	r3, r3, #1
 8003c3e:	4403      	add	r3, r0
 8003c40:	409a      	lsls	r2, r3
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	430a      	orrs	r2, r1
 8003c48:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003c4a:	683b      	ldr	r3, [r7, #0]
 8003c4c:	685b      	ldr	r3, [r3, #4]
 8003c4e:	2b06      	cmp	r3, #6
 8003c50:	d824      	bhi.n	8003c9c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003c58:	683b      	ldr	r3, [r7, #0]
 8003c5a:	685a      	ldr	r2, [r3, #4]
 8003c5c:	4613      	mov	r3, r2
 8003c5e:	009b      	lsls	r3, r3, #2
 8003c60:	4413      	add	r3, r2
 8003c62:	3b05      	subs	r3, #5
 8003c64:	221f      	movs	r2, #31
 8003c66:	fa02 f303 	lsl.w	r3, r2, r3
 8003c6a:	43da      	mvns	r2, r3
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	400a      	ands	r2, r1
 8003c72:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003c7a:	683b      	ldr	r3, [r7, #0]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	b29b      	uxth	r3, r3
 8003c80:	4618      	mov	r0, r3
 8003c82:	683b      	ldr	r3, [r7, #0]
 8003c84:	685a      	ldr	r2, [r3, #4]
 8003c86:	4613      	mov	r3, r2
 8003c88:	009b      	lsls	r3, r3, #2
 8003c8a:	4413      	add	r3, r2
 8003c8c:	3b05      	subs	r3, #5
 8003c8e:	fa00 f203 	lsl.w	r2, r0, r3
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	430a      	orrs	r2, r1
 8003c98:	635a      	str	r2, [r3, #52]	; 0x34
 8003c9a:	e04c      	b.n	8003d36 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003c9c:	683b      	ldr	r3, [r7, #0]
 8003c9e:	685b      	ldr	r3, [r3, #4]
 8003ca0:	2b0c      	cmp	r3, #12
 8003ca2:	d824      	bhi.n	8003cee <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003caa:	683b      	ldr	r3, [r7, #0]
 8003cac:	685a      	ldr	r2, [r3, #4]
 8003cae:	4613      	mov	r3, r2
 8003cb0:	009b      	lsls	r3, r3, #2
 8003cb2:	4413      	add	r3, r2
 8003cb4:	3b23      	subs	r3, #35	; 0x23
 8003cb6:	221f      	movs	r2, #31
 8003cb8:	fa02 f303 	lsl.w	r3, r2, r3
 8003cbc:	43da      	mvns	r2, r3
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	400a      	ands	r2, r1
 8003cc4:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003ccc:	683b      	ldr	r3, [r7, #0]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	b29b      	uxth	r3, r3
 8003cd2:	4618      	mov	r0, r3
 8003cd4:	683b      	ldr	r3, [r7, #0]
 8003cd6:	685a      	ldr	r2, [r3, #4]
 8003cd8:	4613      	mov	r3, r2
 8003cda:	009b      	lsls	r3, r3, #2
 8003cdc:	4413      	add	r3, r2
 8003cde:	3b23      	subs	r3, #35	; 0x23
 8003ce0:	fa00 f203 	lsl.w	r2, r0, r3
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	430a      	orrs	r2, r1
 8003cea:	631a      	str	r2, [r3, #48]	; 0x30
 8003cec:	e023      	b.n	8003d36 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003cf4:	683b      	ldr	r3, [r7, #0]
 8003cf6:	685a      	ldr	r2, [r3, #4]
 8003cf8:	4613      	mov	r3, r2
 8003cfa:	009b      	lsls	r3, r3, #2
 8003cfc:	4413      	add	r3, r2
 8003cfe:	3b41      	subs	r3, #65	; 0x41
 8003d00:	221f      	movs	r2, #31
 8003d02:	fa02 f303 	lsl.w	r3, r2, r3
 8003d06:	43da      	mvns	r2, r3
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	400a      	ands	r2, r1
 8003d0e:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003d16:	683b      	ldr	r3, [r7, #0]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	b29b      	uxth	r3, r3
 8003d1c:	4618      	mov	r0, r3
 8003d1e:	683b      	ldr	r3, [r7, #0]
 8003d20:	685a      	ldr	r2, [r3, #4]
 8003d22:	4613      	mov	r3, r2
 8003d24:	009b      	lsls	r3, r3, #2
 8003d26:	4413      	add	r3, r2
 8003d28:	3b41      	subs	r3, #65	; 0x41
 8003d2a:	fa00 f203 	lsl.w	r2, r0, r3
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	430a      	orrs	r2, r1
 8003d34:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003d36:	4b22      	ldr	r3, [pc, #136]	; (8003dc0 <HAL_ADC_ConfigChannel+0x234>)
 8003d38:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	4a21      	ldr	r2, [pc, #132]	; (8003dc4 <HAL_ADC_ConfigChannel+0x238>)
 8003d40:	4293      	cmp	r3, r2
 8003d42:	d109      	bne.n	8003d58 <HAL_ADC_ConfigChannel+0x1cc>
 8003d44:	683b      	ldr	r3, [r7, #0]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	2b12      	cmp	r3, #18
 8003d4a:	d105      	bne.n	8003d58 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	685b      	ldr	r3, [r3, #4]
 8003d50:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	4a19      	ldr	r2, [pc, #100]	; (8003dc4 <HAL_ADC_ConfigChannel+0x238>)
 8003d5e:	4293      	cmp	r3, r2
 8003d60:	d123      	bne.n	8003daa <HAL_ADC_ConfigChannel+0x21e>
 8003d62:	683b      	ldr	r3, [r7, #0]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	2b10      	cmp	r3, #16
 8003d68:	d003      	beq.n	8003d72 <HAL_ADC_ConfigChannel+0x1e6>
 8003d6a:	683b      	ldr	r3, [r7, #0]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	2b11      	cmp	r3, #17
 8003d70:	d11b      	bne.n	8003daa <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	685b      	ldr	r3, [r3, #4]
 8003d76:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8003d7e:	683b      	ldr	r3, [r7, #0]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	2b10      	cmp	r3, #16
 8003d84:	d111      	bne.n	8003daa <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003d86:	4b10      	ldr	r3, [pc, #64]	; (8003dc8 <HAL_ADC_ConfigChannel+0x23c>)
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	4a10      	ldr	r2, [pc, #64]	; (8003dcc <HAL_ADC_ConfigChannel+0x240>)
 8003d8c:	fba2 2303 	umull	r2, r3, r2, r3
 8003d90:	0c9a      	lsrs	r2, r3, #18
 8003d92:	4613      	mov	r3, r2
 8003d94:	009b      	lsls	r3, r3, #2
 8003d96:	4413      	add	r3, r2
 8003d98:	005b      	lsls	r3, r3, #1
 8003d9a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003d9c:	e002      	b.n	8003da4 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8003d9e:	68bb      	ldr	r3, [r7, #8]
 8003da0:	3b01      	subs	r3, #1
 8003da2:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003da4:	68bb      	ldr	r3, [r7, #8]
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d1f9      	bne.n	8003d9e <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	2200      	movs	r2, #0
 8003dae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8003db2:	2300      	movs	r3, #0
}
 8003db4:	4618      	mov	r0, r3
 8003db6:	3714      	adds	r7, #20
 8003db8:	46bd      	mov	sp, r7
 8003dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dbe:	4770      	bx	lr
 8003dc0:	40012300 	.word	0x40012300
 8003dc4:	40012000 	.word	0x40012000
 8003dc8:	2000087c 	.word	0x2000087c
 8003dcc:	431bde83 	.word	0x431bde83

08003dd0 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003dd0:	b480      	push	{r7}
 8003dd2:	b085      	sub	sp, #20
 8003dd4:	af00      	add	r7, sp, #0
 8003dd6:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003dd8:	4b79      	ldr	r3, [pc, #484]	; (8003fc0 <ADC_Init+0x1f0>)
 8003dda:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	685b      	ldr	r3, [r3, #4]
 8003de0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	685a      	ldr	r2, [r3, #4]
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	685b      	ldr	r3, [r3, #4]
 8003df0:	431a      	orrs	r2, r3
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	685a      	ldr	r2, [r3, #4]
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003e04:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	6859      	ldr	r1, [r3, #4]
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	691b      	ldr	r3, [r3, #16]
 8003e10:	021a      	lsls	r2, r3, #8
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	430a      	orrs	r2, r1
 8003e18:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	685a      	ldr	r2, [r3, #4]
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8003e28:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	6859      	ldr	r1, [r3, #4]
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	689a      	ldr	r2, [r3, #8]
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	430a      	orrs	r2, r1
 8003e3a:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	689a      	ldr	r2, [r3, #8]
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003e4a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	6899      	ldr	r1, [r3, #8]
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	68da      	ldr	r2, [r3, #12]
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	430a      	orrs	r2, r1
 8003e5c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e62:	4a58      	ldr	r2, [pc, #352]	; (8003fc4 <ADC_Init+0x1f4>)
 8003e64:	4293      	cmp	r3, r2
 8003e66:	d022      	beq.n	8003eae <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	689a      	ldr	r2, [r3, #8]
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003e76:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	6899      	ldr	r1, [r3, #8]
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	430a      	orrs	r2, r1
 8003e88:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	689a      	ldr	r2, [r3, #8]
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003e98:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	6899      	ldr	r1, [r3, #8]
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	430a      	orrs	r2, r1
 8003eaa:	609a      	str	r2, [r3, #8]
 8003eac:	e00f      	b.n	8003ece <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	689a      	ldr	r2, [r3, #8]
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003ebc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	689a      	ldr	r2, [r3, #8]
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003ecc:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	689a      	ldr	r2, [r3, #8]
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	f022 0202 	bic.w	r2, r2, #2
 8003edc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	6899      	ldr	r1, [r3, #8]
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	7e1b      	ldrb	r3, [r3, #24]
 8003ee8:	005a      	lsls	r2, r3, #1
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	430a      	orrs	r2, r1
 8003ef0:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d01b      	beq.n	8003f34 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	685a      	ldr	r2, [r3, #4]
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003f0a:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	685a      	ldr	r2, [r3, #4]
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8003f1a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	6859      	ldr	r1, [r3, #4]
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f26:	3b01      	subs	r3, #1
 8003f28:	035a      	lsls	r2, r3, #13
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	430a      	orrs	r2, r1
 8003f30:	605a      	str	r2, [r3, #4]
 8003f32:	e007      	b.n	8003f44 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	685a      	ldr	r2, [r3, #4]
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003f42:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8003f52:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	69db      	ldr	r3, [r3, #28]
 8003f5e:	3b01      	subs	r3, #1
 8003f60:	051a      	lsls	r2, r3, #20
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	430a      	orrs	r2, r1
 8003f68:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	689a      	ldr	r2, [r3, #8]
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003f78:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	6899      	ldr	r1, [r3, #8]
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003f86:	025a      	lsls	r2, r3, #9
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	430a      	orrs	r2, r1
 8003f8e:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	689a      	ldr	r2, [r3, #8]
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003f9e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	6899      	ldr	r1, [r3, #8]
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	695b      	ldr	r3, [r3, #20]
 8003faa:	029a      	lsls	r2, r3, #10
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	430a      	orrs	r2, r1
 8003fb2:	609a      	str	r2, [r3, #8]
}
 8003fb4:	bf00      	nop
 8003fb6:	3714      	adds	r7, #20
 8003fb8:	46bd      	mov	sp, r7
 8003fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fbe:	4770      	bx	lr
 8003fc0:	40012300 	.word	0x40012300
 8003fc4:	0f000001 	.word	0x0f000001

08003fc8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003fc8:	b480      	push	{r7}
 8003fca:	b085      	sub	sp, #20
 8003fcc:	af00      	add	r7, sp, #0
 8003fce:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	f003 0307 	and.w	r3, r3, #7
 8003fd6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003fd8:	4b0c      	ldr	r3, [pc, #48]	; (800400c <__NVIC_SetPriorityGrouping+0x44>)
 8003fda:	68db      	ldr	r3, [r3, #12]
 8003fdc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003fde:	68ba      	ldr	r2, [r7, #8]
 8003fe0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003fe4:	4013      	ands	r3, r2
 8003fe6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003fec:	68bb      	ldr	r3, [r7, #8]
 8003fee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003ff0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003ff4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003ff8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003ffa:	4a04      	ldr	r2, [pc, #16]	; (800400c <__NVIC_SetPriorityGrouping+0x44>)
 8003ffc:	68bb      	ldr	r3, [r7, #8]
 8003ffe:	60d3      	str	r3, [r2, #12]
}
 8004000:	bf00      	nop
 8004002:	3714      	adds	r7, #20
 8004004:	46bd      	mov	sp, r7
 8004006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800400a:	4770      	bx	lr
 800400c:	e000ed00 	.word	0xe000ed00

08004010 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004010:	b480      	push	{r7}
 8004012:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004014:	4b04      	ldr	r3, [pc, #16]	; (8004028 <__NVIC_GetPriorityGrouping+0x18>)
 8004016:	68db      	ldr	r3, [r3, #12]
 8004018:	0a1b      	lsrs	r3, r3, #8
 800401a:	f003 0307 	and.w	r3, r3, #7
}
 800401e:	4618      	mov	r0, r3
 8004020:	46bd      	mov	sp, r7
 8004022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004026:	4770      	bx	lr
 8004028:	e000ed00 	.word	0xe000ed00

0800402c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800402c:	b480      	push	{r7}
 800402e:	b083      	sub	sp, #12
 8004030:	af00      	add	r7, sp, #0
 8004032:	4603      	mov	r3, r0
 8004034:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004036:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800403a:	2b00      	cmp	r3, #0
 800403c:	db0b      	blt.n	8004056 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800403e:	79fb      	ldrb	r3, [r7, #7]
 8004040:	f003 021f 	and.w	r2, r3, #31
 8004044:	4907      	ldr	r1, [pc, #28]	; (8004064 <__NVIC_EnableIRQ+0x38>)
 8004046:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800404a:	095b      	lsrs	r3, r3, #5
 800404c:	2001      	movs	r0, #1
 800404e:	fa00 f202 	lsl.w	r2, r0, r2
 8004052:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004056:	bf00      	nop
 8004058:	370c      	adds	r7, #12
 800405a:	46bd      	mov	sp, r7
 800405c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004060:	4770      	bx	lr
 8004062:	bf00      	nop
 8004064:	e000e100 	.word	0xe000e100

08004068 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004068:	b480      	push	{r7}
 800406a:	b083      	sub	sp, #12
 800406c:	af00      	add	r7, sp, #0
 800406e:	4603      	mov	r3, r0
 8004070:	6039      	str	r1, [r7, #0]
 8004072:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004074:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004078:	2b00      	cmp	r3, #0
 800407a:	db0a      	blt.n	8004092 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800407c:	683b      	ldr	r3, [r7, #0]
 800407e:	b2da      	uxtb	r2, r3
 8004080:	490c      	ldr	r1, [pc, #48]	; (80040b4 <__NVIC_SetPriority+0x4c>)
 8004082:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004086:	0112      	lsls	r2, r2, #4
 8004088:	b2d2      	uxtb	r2, r2
 800408a:	440b      	add	r3, r1
 800408c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004090:	e00a      	b.n	80040a8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004092:	683b      	ldr	r3, [r7, #0]
 8004094:	b2da      	uxtb	r2, r3
 8004096:	4908      	ldr	r1, [pc, #32]	; (80040b8 <__NVIC_SetPriority+0x50>)
 8004098:	79fb      	ldrb	r3, [r7, #7]
 800409a:	f003 030f 	and.w	r3, r3, #15
 800409e:	3b04      	subs	r3, #4
 80040a0:	0112      	lsls	r2, r2, #4
 80040a2:	b2d2      	uxtb	r2, r2
 80040a4:	440b      	add	r3, r1
 80040a6:	761a      	strb	r2, [r3, #24]
}
 80040a8:	bf00      	nop
 80040aa:	370c      	adds	r7, #12
 80040ac:	46bd      	mov	sp, r7
 80040ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040b2:	4770      	bx	lr
 80040b4:	e000e100 	.word	0xe000e100
 80040b8:	e000ed00 	.word	0xe000ed00

080040bc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80040bc:	b480      	push	{r7}
 80040be:	b089      	sub	sp, #36	; 0x24
 80040c0:	af00      	add	r7, sp, #0
 80040c2:	60f8      	str	r0, [r7, #12]
 80040c4:	60b9      	str	r1, [r7, #8]
 80040c6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	f003 0307 	and.w	r3, r3, #7
 80040ce:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80040d0:	69fb      	ldr	r3, [r7, #28]
 80040d2:	f1c3 0307 	rsb	r3, r3, #7
 80040d6:	2b04      	cmp	r3, #4
 80040d8:	bf28      	it	cs
 80040da:	2304      	movcs	r3, #4
 80040dc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80040de:	69fb      	ldr	r3, [r7, #28]
 80040e0:	3304      	adds	r3, #4
 80040e2:	2b06      	cmp	r3, #6
 80040e4:	d902      	bls.n	80040ec <NVIC_EncodePriority+0x30>
 80040e6:	69fb      	ldr	r3, [r7, #28]
 80040e8:	3b03      	subs	r3, #3
 80040ea:	e000      	b.n	80040ee <NVIC_EncodePriority+0x32>
 80040ec:	2300      	movs	r3, #0
 80040ee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80040f0:	f04f 32ff 	mov.w	r2, #4294967295
 80040f4:	69bb      	ldr	r3, [r7, #24]
 80040f6:	fa02 f303 	lsl.w	r3, r2, r3
 80040fa:	43da      	mvns	r2, r3
 80040fc:	68bb      	ldr	r3, [r7, #8]
 80040fe:	401a      	ands	r2, r3
 8004100:	697b      	ldr	r3, [r7, #20]
 8004102:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004104:	f04f 31ff 	mov.w	r1, #4294967295
 8004108:	697b      	ldr	r3, [r7, #20]
 800410a:	fa01 f303 	lsl.w	r3, r1, r3
 800410e:	43d9      	mvns	r1, r3
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004114:	4313      	orrs	r3, r2
         );
}
 8004116:	4618      	mov	r0, r3
 8004118:	3724      	adds	r7, #36	; 0x24
 800411a:	46bd      	mov	sp, r7
 800411c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004120:	4770      	bx	lr
	...

08004124 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004124:	b580      	push	{r7, lr}
 8004126:	b082      	sub	sp, #8
 8004128:	af00      	add	r7, sp, #0
 800412a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	3b01      	subs	r3, #1
 8004130:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004134:	d301      	bcc.n	800413a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004136:	2301      	movs	r3, #1
 8004138:	e00f      	b.n	800415a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800413a:	4a0a      	ldr	r2, [pc, #40]	; (8004164 <SysTick_Config+0x40>)
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	3b01      	subs	r3, #1
 8004140:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004142:	210f      	movs	r1, #15
 8004144:	f04f 30ff 	mov.w	r0, #4294967295
 8004148:	f7ff ff8e 	bl	8004068 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800414c:	4b05      	ldr	r3, [pc, #20]	; (8004164 <SysTick_Config+0x40>)
 800414e:	2200      	movs	r2, #0
 8004150:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004152:	4b04      	ldr	r3, [pc, #16]	; (8004164 <SysTick_Config+0x40>)
 8004154:	2207      	movs	r2, #7
 8004156:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004158:	2300      	movs	r3, #0
}
 800415a:	4618      	mov	r0, r3
 800415c:	3708      	adds	r7, #8
 800415e:	46bd      	mov	sp, r7
 8004160:	bd80      	pop	{r7, pc}
 8004162:	bf00      	nop
 8004164:	e000e010 	.word	0xe000e010

08004168 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004168:	b580      	push	{r7, lr}
 800416a:	b082      	sub	sp, #8
 800416c:	af00      	add	r7, sp, #0
 800416e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004170:	6878      	ldr	r0, [r7, #4]
 8004172:	f7ff ff29 	bl	8003fc8 <__NVIC_SetPriorityGrouping>
}
 8004176:	bf00      	nop
 8004178:	3708      	adds	r7, #8
 800417a:	46bd      	mov	sp, r7
 800417c:	bd80      	pop	{r7, pc}

0800417e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800417e:	b580      	push	{r7, lr}
 8004180:	b086      	sub	sp, #24
 8004182:	af00      	add	r7, sp, #0
 8004184:	4603      	mov	r3, r0
 8004186:	60b9      	str	r1, [r7, #8]
 8004188:	607a      	str	r2, [r7, #4]
 800418a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800418c:	2300      	movs	r3, #0
 800418e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004190:	f7ff ff3e 	bl	8004010 <__NVIC_GetPriorityGrouping>
 8004194:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004196:	687a      	ldr	r2, [r7, #4]
 8004198:	68b9      	ldr	r1, [r7, #8]
 800419a:	6978      	ldr	r0, [r7, #20]
 800419c:	f7ff ff8e 	bl	80040bc <NVIC_EncodePriority>
 80041a0:	4602      	mov	r2, r0
 80041a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80041a6:	4611      	mov	r1, r2
 80041a8:	4618      	mov	r0, r3
 80041aa:	f7ff ff5d 	bl	8004068 <__NVIC_SetPriority>
}
 80041ae:	bf00      	nop
 80041b0:	3718      	adds	r7, #24
 80041b2:	46bd      	mov	sp, r7
 80041b4:	bd80      	pop	{r7, pc}

080041b6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80041b6:	b580      	push	{r7, lr}
 80041b8:	b082      	sub	sp, #8
 80041ba:	af00      	add	r7, sp, #0
 80041bc:	4603      	mov	r3, r0
 80041be:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80041c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80041c4:	4618      	mov	r0, r3
 80041c6:	f7ff ff31 	bl	800402c <__NVIC_EnableIRQ>
}
 80041ca:	bf00      	nop
 80041cc:	3708      	adds	r7, #8
 80041ce:	46bd      	mov	sp, r7
 80041d0:	bd80      	pop	{r7, pc}

080041d2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80041d2:	b580      	push	{r7, lr}
 80041d4:	b082      	sub	sp, #8
 80041d6:	af00      	add	r7, sp, #0
 80041d8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80041da:	6878      	ldr	r0, [r7, #4]
 80041dc:	f7ff ffa2 	bl	8004124 <SysTick_Config>
 80041e0:	4603      	mov	r3, r0
}
 80041e2:	4618      	mov	r0, r3
 80041e4:	3708      	adds	r7, #8
 80041e6:	46bd      	mov	sp, r7
 80041e8:	bd80      	pop	{r7, pc}
	...

080041ec <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80041ec:	b580      	push	{r7, lr}
 80041ee:	b086      	sub	sp, #24
 80041f0:	af00      	add	r7, sp, #0
 80041f2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80041f4:	2300      	movs	r3, #0
 80041f6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80041f8:	f7ff fc56 	bl	8003aa8 <HAL_GetTick>
 80041fc:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	2b00      	cmp	r3, #0
 8004202:	d101      	bne.n	8004208 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004204:	2301      	movs	r3, #1
 8004206:	e099      	b.n	800433c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	2200      	movs	r2, #0
 800420c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	2202      	movs	r2, #2
 8004214:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	681a      	ldr	r2, [r3, #0]
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	f022 0201 	bic.w	r2, r2, #1
 8004226:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004228:	e00f      	b.n	800424a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800422a:	f7ff fc3d 	bl	8003aa8 <HAL_GetTick>
 800422e:	4602      	mov	r2, r0
 8004230:	693b      	ldr	r3, [r7, #16]
 8004232:	1ad3      	subs	r3, r2, r3
 8004234:	2b05      	cmp	r3, #5
 8004236:	d908      	bls.n	800424a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	2220      	movs	r2, #32
 800423c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	2203      	movs	r2, #3
 8004242:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8004246:	2303      	movs	r3, #3
 8004248:	e078      	b.n	800433c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	f003 0301 	and.w	r3, r3, #1
 8004254:	2b00      	cmp	r3, #0
 8004256:	d1e8      	bne.n	800422a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004260:	697a      	ldr	r2, [r7, #20]
 8004262:	4b38      	ldr	r3, [pc, #224]	; (8004344 <HAL_DMA_Init+0x158>)
 8004264:	4013      	ands	r3, r2
 8004266:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	685a      	ldr	r2, [r3, #4]
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	689b      	ldr	r3, [r3, #8]
 8004270:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004276:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	691b      	ldr	r3, [r3, #16]
 800427c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004282:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	699b      	ldr	r3, [r3, #24]
 8004288:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800428e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	6a1b      	ldr	r3, [r3, #32]
 8004294:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004296:	697a      	ldr	r2, [r7, #20]
 8004298:	4313      	orrs	r3, r2
 800429a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042a0:	2b04      	cmp	r3, #4
 80042a2:	d107      	bne.n	80042b4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042ac:	4313      	orrs	r3, r2
 80042ae:	697a      	ldr	r2, [r7, #20]
 80042b0:	4313      	orrs	r3, r2
 80042b2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	697a      	ldr	r2, [r7, #20]
 80042ba:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	695b      	ldr	r3, [r3, #20]
 80042c2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80042c4:	697b      	ldr	r3, [r7, #20]
 80042c6:	f023 0307 	bic.w	r3, r3, #7
 80042ca:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042d0:	697a      	ldr	r2, [r7, #20]
 80042d2:	4313      	orrs	r3, r2
 80042d4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042da:	2b04      	cmp	r3, #4
 80042dc:	d117      	bne.n	800430e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042e2:	697a      	ldr	r2, [r7, #20]
 80042e4:	4313      	orrs	r3, r2
 80042e6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d00e      	beq.n	800430e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80042f0:	6878      	ldr	r0, [r7, #4]
 80042f2:	f000 fa6f 	bl	80047d4 <DMA_CheckFifoParam>
 80042f6:	4603      	mov	r3, r0
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d008      	beq.n	800430e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	2240      	movs	r2, #64	; 0x40
 8004300:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	2201      	movs	r2, #1
 8004306:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800430a:	2301      	movs	r3, #1
 800430c:	e016      	b.n	800433c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	697a      	ldr	r2, [r7, #20]
 8004314:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004316:	6878      	ldr	r0, [r7, #4]
 8004318:	f000 fa26 	bl	8004768 <DMA_CalcBaseAndBitshift>
 800431c:	4603      	mov	r3, r0
 800431e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004324:	223f      	movs	r2, #63	; 0x3f
 8004326:	409a      	lsls	r2, r3
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	2200      	movs	r2, #0
 8004330:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	2201      	movs	r2, #1
 8004336:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800433a:	2300      	movs	r3, #0
}
 800433c:	4618      	mov	r0, r3
 800433e:	3718      	adds	r7, #24
 8004340:	46bd      	mov	sp, r7
 8004342:	bd80      	pop	{r7, pc}
 8004344:	f010803f 	.word	0xf010803f

08004348 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004348:	b580      	push	{r7, lr}
 800434a:	b086      	sub	sp, #24
 800434c:	af00      	add	r7, sp, #0
 800434e:	60f8      	str	r0, [r7, #12]
 8004350:	60b9      	str	r1, [r7, #8]
 8004352:	607a      	str	r2, [r7, #4]
 8004354:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004356:	2300      	movs	r3, #0
 8004358:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800435e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8004366:	2b01      	cmp	r3, #1
 8004368:	d101      	bne.n	800436e <HAL_DMA_Start_IT+0x26>
 800436a:	2302      	movs	r3, #2
 800436c:	e040      	b.n	80043f0 <HAL_DMA_Start_IT+0xa8>
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	2201      	movs	r2, #1
 8004372:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800437c:	b2db      	uxtb	r3, r3
 800437e:	2b01      	cmp	r3, #1
 8004380:	d12f      	bne.n	80043e2 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	2202      	movs	r2, #2
 8004386:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	2200      	movs	r2, #0
 800438e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004390:	683b      	ldr	r3, [r7, #0]
 8004392:	687a      	ldr	r2, [r7, #4]
 8004394:	68b9      	ldr	r1, [r7, #8]
 8004396:	68f8      	ldr	r0, [r7, #12]
 8004398:	f000 f9b8 	bl	800470c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80043a0:	223f      	movs	r2, #63	; 0x3f
 80043a2:	409a      	lsls	r2, r3
 80043a4:	693b      	ldr	r3, [r7, #16]
 80043a6:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	681a      	ldr	r2, [r3, #0]
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	f042 0216 	orr.w	r2, r2, #22
 80043b6:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d007      	beq.n	80043d0 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	681a      	ldr	r2, [r3, #0]
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	f042 0208 	orr.w	r2, r2, #8
 80043ce:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	681a      	ldr	r2, [r3, #0]
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	f042 0201 	orr.w	r2, r2, #1
 80043de:	601a      	str	r2, [r3, #0]
 80043e0:	e005      	b.n	80043ee <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	2200      	movs	r2, #0
 80043e6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80043ea:	2302      	movs	r3, #2
 80043ec:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80043ee:	7dfb      	ldrb	r3, [r7, #23]
}
 80043f0:	4618      	mov	r0, r3
 80043f2:	3718      	adds	r7, #24
 80043f4:	46bd      	mov	sp, r7
 80043f6:	bd80      	pop	{r7, pc}

080043f8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80043f8:	b580      	push	{r7, lr}
 80043fa:	b086      	sub	sp, #24
 80043fc:	af00      	add	r7, sp, #0
 80043fe:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8004400:	2300      	movs	r3, #0
 8004402:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004404:	4b92      	ldr	r3, [pc, #584]	; (8004650 <HAL_DMA_IRQHandler+0x258>)
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	4a92      	ldr	r2, [pc, #584]	; (8004654 <HAL_DMA_IRQHandler+0x25c>)
 800440a:	fba2 2303 	umull	r2, r3, r2, r3
 800440e:	0a9b      	lsrs	r3, r3, #10
 8004410:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004416:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004418:	693b      	ldr	r3, [r7, #16]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004422:	2208      	movs	r2, #8
 8004424:	409a      	lsls	r2, r3
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	4013      	ands	r3, r2
 800442a:	2b00      	cmp	r3, #0
 800442c:	d01a      	beq.n	8004464 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	f003 0304 	and.w	r3, r3, #4
 8004438:	2b00      	cmp	r3, #0
 800443a:	d013      	beq.n	8004464 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	681a      	ldr	r2, [r3, #0]
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	f022 0204 	bic.w	r2, r2, #4
 800444a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004450:	2208      	movs	r2, #8
 8004452:	409a      	lsls	r2, r3
 8004454:	693b      	ldr	r3, [r7, #16]
 8004456:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800445c:	f043 0201 	orr.w	r2, r3, #1
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004468:	2201      	movs	r2, #1
 800446a:	409a      	lsls	r2, r3
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	4013      	ands	r3, r2
 8004470:	2b00      	cmp	r3, #0
 8004472:	d012      	beq.n	800449a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	695b      	ldr	r3, [r3, #20]
 800447a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800447e:	2b00      	cmp	r3, #0
 8004480:	d00b      	beq.n	800449a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004486:	2201      	movs	r2, #1
 8004488:	409a      	lsls	r2, r3
 800448a:	693b      	ldr	r3, [r7, #16]
 800448c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004492:	f043 0202 	orr.w	r2, r3, #2
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800449e:	2204      	movs	r2, #4
 80044a0:	409a      	lsls	r2, r3
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	4013      	ands	r3, r2
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d012      	beq.n	80044d0 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	f003 0302 	and.w	r3, r3, #2
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d00b      	beq.n	80044d0 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80044bc:	2204      	movs	r2, #4
 80044be:	409a      	lsls	r2, r3
 80044c0:	693b      	ldr	r3, [r7, #16]
 80044c2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80044c8:	f043 0204 	orr.w	r2, r3, #4
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80044d4:	2210      	movs	r2, #16
 80044d6:	409a      	lsls	r2, r3
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	4013      	ands	r3, r2
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d043      	beq.n	8004568 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	f003 0308 	and.w	r3, r3, #8
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d03c      	beq.n	8004568 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80044f2:	2210      	movs	r2, #16
 80044f4:	409a      	lsls	r2, r3
 80044f6:	693b      	ldr	r3, [r7, #16]
 80044f8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004504:	2b00      	cmp	r3, #0
 8004506:	d018      	beq.n	800453a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004512:	2b00      	cmp	r3, #0
 8004514:	d108      	bne.n	8004528 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800451a:	2b00      	cmp	r3, #0
 800451c:	d024      	beq.n	8004568 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004522:	6878      	ldr	r0, [r7, #4]
 8004524:	4798      	blx	r3
 8004526:	e01f      	b.n	8004568 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800452c:	2b00      	cmp	r3, #0
 800452e:	d01b      	beq.n	8004568 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004534:	6878      	ldr	r0, [r7, #4]
 8004536:	4798      	blx	r3
 8004538:	e016      	b.n	8004568 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004544:	2b00      	cmp	r3, #0
 8004546:	d107      	bne.n	8004558 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	681a      	ldr	r2, [r3, #0]
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	f022 0208 	bic.w	r2, r2, #8
 8004556:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800455c:	2b00      	cmp	r3, #0
 800455e:	d003      	beq.n	8004568 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004564:	6878      	ldr	r0, [r7, #4]
 8004566:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800456c:	2220      	movs	r2, #32
 800456e:	409a      	lsls	r2, r3
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	4013      	ands	r3, r2
 8004574:	2b00      	cmp	r3, #0
 8004576:	f000 808e 	beq.w	8004696 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	f003 0310 	and.w	r3, r3, #16
 8004584:	2b00      	cmp	r3, #0
 8004586:	f000 8086 	beq.w	8004696 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800458e:	2220      	movs	r2, #32
 8004590:	409a      	lsls	r2, r3
 8004592:	693b      	ldr	r3, [r7, #16]
 8004594:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800459c:	b2db      	uxtb	r3, r3
 800459e:	2b05      	cmp	r3, #5
 80045a0:	d136      	bne.n	8004610 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	681a      	ldr	r2, [r3, #0]
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	f022 0216 	bic.w	r2, r2, #22
 80045b0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	695a      	ldr	r2, [r3, #20]
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80045c0:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d103      	bne.n	80045d2 <HAL_DMA_IRQHandler+0x1da>
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d007      	beq.n	80045e2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	681a      	ldr	r2, [r3, #0]
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	f022 0208 	bic.w	r2, r2, #8
 80045e0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80045e6:	223f      	movs	r2, #63	; 0x3f
 80045e8:	409a      	lsls	r2, r3
 80045ea:	693b      	ldr	r3, [r7, #16]
 80045ec:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	2200      	movs	r2, #0
 80045f2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	2201      	movs	r2, #1
 80045fa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004602:	2b00      	cmp	r3, #0
 8004604:	d07d      	beq.n	8004702 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800460a:	6878      	ldr	r0, [r7, #4]
 800460c:	4798      	blx	r3
        }
        return;
 800460e:	e078      	b.n	8004702 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800461a:	2b00      	cmp	r3, #0
 800461c:	d01c      	beq.n	8004658 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004628:	2b00      	cmp	r3, #0
 800462a:	d108      	bne.n	800463e <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004630:	2b00      	cmp	r3, #0
 8004632:	d030      	beq.n	8004696 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004638:	6878      	ldr	r0, [r7, #4]
 800463a:	4798      	blx	r3
 800463c:	e02b      	b.n	8004696 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004642:	2b00      	cmp	r3, #0
 8004644:	d027      	beq.n	8004696 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800464a:	6878      	ldr	r0, [r7, #4]
 800464c:	4798      	blx	r3
 800464e:	e022      	b.n	8004696 <HAL_DMA_IRQHandler+0x29e>
 8004650:	2000087c 	.word	0x2000087c
 8004654:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004662:	2b00      	cmp	r3, #0
 8004664:	d10f      	bne.n	8004686 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	681a      	ldr	r2, [r3, #0]
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	f022 0210 	bic.w	r2, r2, #16
 8004674:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	2200      	movs	r2, #0
 800467a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	2201      	movs	r2, #1
 8004682:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800468a:	2b00      	cmp	r3, #0
 800468c:	d003      	beq.n	8004696 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004692:	6878      	ldr	r0, [r7, #4]
 8004694:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800469a:	2b00      	cmp	r3, #0
 800469c:	d032      	beq.n	8004704 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80046a2:	f003 0301 	and.w	r3, r3, #1
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d022      	beq.n	80046f0 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	2205      	movs	r2, #5
 80046ae:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	681a      	ldr	r2, [r3, #0]
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	f022 0201 	bic.w	r2, r2, #1
 80046c0:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80046c2:	68bb      	ldr	r3, [r7, #8]
 80046c4:	3301      	adds	r3, #1
 80046c6:	60bb      	str	r3, [r7, #8]
 80046c8:	697a      	ldr	r2, [r7, #20]
 80046ca:	429a      	cmp	r2, r3
 80046cc:	d307      	bcc.n	80046de <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	f003 0301 	and.w	r3, r3, #1
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d1f2      	bne.n	80046c2 <HAL_DMA_IRQHandler+0x2ca>
 80046dc:	e000      	b.n	80046e0 <HAL_DMA_IRQHandler+0x2e8>
          break;
 80046de:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	2200      	movs	r2, #0
 80046e4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	2201      	movs	r2, #1
 80046ec:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d005      	beq.n	8004704 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80046fc:	6878      	ldr	r0, [r7, #4]
 80046fe:	4798      	blx	r3
 8004700:	e000      	b.n	8004704 <HAL_DMA_IRQHandler+0x30c>
        return;
 8004702:	bf00      	nop
    }
  }
}
 8004704:	3718      	adds	r7, #24
 8004706:	46bd      	mov	sp, r7
 8004708:	bd80      	pop	{r7, pc}
 800470a:	bf00      	nop

0800470c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800470c:	b480      	push	{r7}
 800470e:	b085      	sub	sp, #20
 8004710:	af00      	add	r7, sp, #0
 8004712:	60f8      	str	r0, [r7, #12]
 8004714:	60b9      	str	r1, [r7, #8]
 8004716:	607a      	str	r2, [r7, #4]
 8004718:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	681a      	ldr	r2, [r3, #0]
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004728:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	683a      	ldr	r2, [r7, #0]
 8004730:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	689b      	ldr	r3, [r3, #8]
 8004736:	2b40      	cmp	r3, #64	; 0x40
 8004738:	d108      	bne.n	800474c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	687a      	ldr	r2, [r7, #4]
 8004740:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	68ba      	ldr	r2, [r7, #8]
 8004748:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800474a:	e007      	b.n	800475c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	68ba      	ldr	r2, [r7, #8]
 8004752:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	687a      	ldr	r2, [r7, #4]
 800475a:	60da      	str	r2, [r3, #12]
}
 800475c:	bf00      	nop
 800475e:	3714      	adds	r7, #20
 8004760:	46bd      	mov	sp, r7
 8004762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004766:	4770      	bx	lr

08004768 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004768:	b480      	push	{r7}
 800476a:	b085      	sub	sp, #20
 800476c:	af00      	add	r7, sp, #0
 800476e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	b2db      	uxtb	r3, r3
 8004776:	3b10      	subs	r3, #16
 8004778:	4a14      	ldr	r2, [pc, #80]	; (80047cc <DMA_CalcBaseAndBitshift+0x64>)
 800477a:	fba2 2303 	umull	r2, r3, r2, r3
 800477e:	091b      	lsrs	r3, r3, #4
 8004780:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004782:	4a13      	ldr	r2, [pc, #76]	; (80047d0 <DMA_CalcBaseAndBitshift+0x68>)
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	4413      	add	r3, r2
 8004788:	781b      	ldrb	r3, [r3, #0]
 800478a:	461a      	mov	r2, r3
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	2b03      	cmp	r3, #3
 8004794:	d909      	bls.n	80047aa <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800479e:	f023 0303 	bic.w	r3, r3, #3
 80047a2:	1d1a      	adds	r2, r3, #4
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	659a      	str	r2, [r3, #88]	; 0x58
 80047a8:	e007      	b.n	80047ba <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80047b2:	f023 0303 	bic.w	r3, r3, #3
 80047b6:	687a      	ldr	r2, [r7, #4]
 80047b8:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80047be:	4618      	mov	r0, r3
 80047c0:	3714      	adds	r7, #20
 80047c2:	46bd      	mov	sp, r7
 80047c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047c8:	4770      	bx	lr
 80047ca:	bf00      	nop
 80047cc:	aaaaaaab 	.word	0xaaaaaaab
 80047d0:	0800a6e4 	.word	0x0800a6e4

080047d4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80047d4:	b480      	push	{r7}
 80047d6:	b085      	sub	sp, #20
 80047d8:	af00      	add	r7, sp, #0
 80047da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80047dc:	2300      	movs	r3, #0
 80047de:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80047e4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	699b      	ldr	r3, [r3, #24]
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d11f      	bne.n	800482e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80047ee:	68bb      	ldr	r3, [r7, #8]
 80047f0:	2b03      	cmp	r3, #3
 80047f2:	d855      	bhi.n	80048a0 <DMA_CheckFifoParam+0xcc>
 80047f4:	a201      	add	r2, pc, #4	; (adr r2, 80047fc <DMA_CheckFifoParam+0x28>)
 80047f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047fa:	bf00      	nop
 80047fc:	0800480d 	.word	0x0800480d
 8004800:	0800481f 	.word	0x0800481f
 8004804:	0800480d 	.word	0x0800480d
 8004808:	080048a1 	.word	0x080048a1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004810:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004814:	2b00      	cmp	r3, #0
 8004816:	d045      	beq.n	80048a4 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8004818:	2301      	movs	r3, #1
 800481a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800481c:	e042      	b.n	80048a4 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004822:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004826:	d13f      	bne.n	80048a8 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8004828:	2301      	movs	r3, #1
 800482a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800482c:	e03c      	b.n	80048a8 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	699b      	ldr	r3, [r3, #24]
 8004832:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004836:	d121      	bne.n	800487c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004838:	68bb      	ldr	r3, [r7, #8]
 800483a:	2b03      	cmp	r3, #3
 800483c:	d836      	bhi.n	80048ac <DMA_CheckFifoParam+0xd8>
 800483e:	a201      	add	r2, pc, #4	; (adr r2, 8004844 <DMA_CheckFifoParam+0x70>)
 8004840:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004844:	08004855 	.word	0x08004855
 8004848:	0800485b 	.word	0x0800485b
 800484c:	08004855 	.word	0x08004855
 8004850:	0800486d 	.word	0x0800486d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004854:	2301      	movs	r3, #1
 8004856:	73fb      	strb	r3, [r7, #15]
      break;
 8004858:	e02f      	b.n	80048ba <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800485e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004862:	2b00      	cmp	r3, #0
 8004864:	d024      	beq.n	80048b0 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8004866:	2301      	movs	r3, #1
 8004868:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800486a:	e021      	b.n	80048b0 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004870:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004874:	d11e      	bne.n	80048b4 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8004876:	2301      	movs	r3, #1
 8004878:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800487a:	e01b      	b.n	80048b4 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800487c:	68bb      	ldr	r3, [r7, #8]
 800487e:	2b02      	cmp	r3, #2
 8004880:	d902      	bls.n	8004888 <DMA_CheckFifoParam+0xb4>
 8004882:	2b03      	cmp	r3, #3
 8004884:	d003      	beq.n	800488e <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004886:	e018      	b.n	80048ba <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8004888:	2301      	movs	r3, #1
 800488a:	73fb      	strb	r3, [r7, #15]
      break;
 800488c:	e015      	b.n	80048ba <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004892:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004896:	2b00      	cmp	r3, #0
 8004898:	d00e      	beq.n	80048b8 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 800489a:	2301      	movs	r3, #1
 800489c:	73fb      	strb	r3, [r7, #15]
      break;
 800489e:	e00b      	b.n	80048b8 <DMA_CheckFifoParam+0xe4>
      break;
 80048a0:	bf00      	nop
 80048a2:	e00a      	b.n	80048ba <DMA_CheckFifoParam+0xe6>
      break;
 80048a4:	bf00      	nop
 80048a6:	e008      	b.n	80048ba <DMA_CheckFifoParam+0xe6>
      break;
 80048a8:	bf00      	nop
 80048aa:	e006      	b.n	80048ba <DMA_CheckFifoParam+0xe6>
      break;
 80048ac:	bf00      	nop
 80048ae:	e004      	b.n	80048ba <DMA_CheckFifoParam+0xe6>
      break;
 80048b0:	bf00      	nop
 80048b2:	e002      	b.n	80048ba <DMA_CheckFifoParam+0xe6>
      break;   
 80048b4:	bf00      	nop
 80048b6:	e000      	b.n	80048ba <DMA_CheckFifoParam+0xe6>
      break;
 80048b8:	bf00      	nop
    }
  } 
  
  return status; 
 80048ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80048bc:	4618      	mov	r0, r3
 80048be:	3714      	adds	r7, #20
 80048c0:	46bd      	mov	sp, r7
 80048c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c6:	4770      	bx	lr

080048c8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80048c8:	b480      	push	{r7}
 80048ca:	b089      	sub	sp, #36	; 0x24
 80048cc:	af00      	add	r7, sp, #0
 80048ce:	6078      	str	r0, [r7, #4]
 80048d0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80048d2:	2300      	movs	r3, #0
 80048d4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80048d6:	2300      	movs	r3, #0
 80048d8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80048da:	2300      	movs	r3, #0
 80048dc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80048de:	2300      	movs	r3, #0
 80048e0:	61fb      	str	r3, [r7, #28]
 80048e2:	e16b      	b.n	8004bbc <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80048e4:	2201      	movs	r2, #1
 80048e6:	69fb      	ldr	r3, [r7, #28]
 80048e8:	fa02 f303 	lsl.w	r3, r2, r3
 80048ec:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80048ee:	683b      	ldr	r3, [r7, #0]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	697a      	ldr	r2, [r7, #20]
 80048f4:	4013      	ands	r3, r2
 80048f6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80048f8:	693a      	ldr	r2, [r7, #16]
 80048fa:	697b      	ldr	r3, [r7, #20]
 80048fc:	429a      	cmp	r2, r3
 80048fe:	f040 815a 	bne.w	8004bb6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004902:	683b      	ldr	r3, [r7, #0]
 8004904:	685b      	ldr	r3, [r3, #4]
 8004906:	2b01      	cmp	r3, #1
 8004908:	d00b      	beq.n	8004922 <HAL_GPIO_Init+0x5a>
 800490a:	683b      	ldr	r3, [r7, #0]
 800490c:	685b      	ldr	r3, [r3, #4]
 800490e:	2b02      	cmp	r3, #2
 8004910:	d007      	beq.n	8004922 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004912:	683b      	ldr	r3, [r7, #0]
 8004914:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004916:	2b11      	cmp	r3, #17
 8004918:	d003      	beq.n	8004922 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800491a:	683b      	ldr	r3, [r7, #0]
 800491c:	685b      	ldr	r3, [r3, #4]
 800491e:	2b12      	cmp	r3, #18
 8004920:	d130      	bne.n	8004984 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	689b      	ldr	r3, [r3, #8]
 8004926:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004928:	69fb      	ldr	r3, [r7, #28]
 800492a:	005b      	lsls	r3, r3, #1
 800492c:	2203      	movs	r2, #3
 800492e:	fa02 f303 	lsl.w	r3, r2, r3
 8004932:	43db      	mvns	r3, r3
 8004934:	69ba      	ldr	r2, [r7, #24]
 8004936:	4013      	ands	r3, r2
 8004938:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800493a:	683b      	ldr	r3, [r7, #0]
 800493c:	68da      	ldr	r2, [r3, #12]
 800493e:	69fb      	ldr	r3, [r7, #28]
 8004940:	005b      	lsls	r3, r3, #1
 8004942:	fa02 f303 	lsl.w	r3, r2, r3
 8004946:	69ba      	ldr	r2, [r7, #24]
 8004948:	4313      	orrs	r3, r2
 800494a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	69ba      	ldr	r2, [r7, #24]
 8004950:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	685b      	ldr	r3, [r3, #4]
 8004956:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004958:	2201      	movs	r2, #1
 800495a:	69fb      	ldr	r3, [r7, #28]
 800495c:	fa02 f303 	lsl.w	r3, r2, r3
 8004960:	43db      	mvns	r3, r3
 8004962:	69ba      	ldr	r2, [r7, #24]
 8004964:	4013      	ands	r3, r2
 8004966:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8004968:	683b      	ldr	r3, [r7, #0]
 800496a:	685b      	ldr	r3, [r3, #4]
 800496c:	091b      	lsrs	r3, r3, #4
 800496e:	f003 0201 	and.w	r2, r3, #1
 8004972:	69fb      	ldr	r3, [r7, #28]
 8004974:	fa02 f303 	lsl.w	r3, r2, r3
 8004978:	69ba      	ldr	r2, [r7, #24]
 800497a:	4313      	orrs	r3, r2
 800497c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	69ba      	ldr	r2, [r7, #24]
 8004982:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	68db      	ldr	r3, [r3, #12]
 8004988:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800498a:	69fb      	ldr	r3, [r7, #28]
 800498c:	005b      	lsls	r3, r3, #1
 800498e:	2203      	movs	r2, #3
 8004990:	fa02 f303 	lsl.w	r3, r2, r3
 8004994:	43db      	mvns	r3, r3
 8004996:	69ba      	ldr	r2, [r7, #24]
 8004998:	4013      	ands	r3, r2
 800499a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800499c:	683b      	ldr	r3, [r7, #0]
 800499e:	689a      	ldr	r2, [r3, #8]
 80049a0:	69fb      	ldr	r3, [r7, #28]
 80049a2:	005b      	lsls	r3, r3, #1
 80049a4:	fa02 f303 	lsl.w	r3, r2, r3
 80049a8:	69ba      	ldr	r2, [r7, #24]
 80049aa:	4313      	orrs	r3, r2
 80049ac:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	69ba      	ldr	r2, [r7, #24]
 80049b2:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80049b4:	683b      	ldr	r3, [r7, #0]
 80049b6:	685b      	ldr	r3, [r3, #4]
 80049b8:	2b02      	cmp	r3, #2
 80049ba:	d003      	beq.n	80049c4 <HAL_GPIO_Init+0xfc>
 80049bc:	683b      	ldr	r3, [r7, #0]
 80049be:	685b      	ldr	r3, [r3, #4]
 80049c0:	2b12      	cmp	r3, #18
 80049c2:	d123      	bne.n	8004a0c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80049c4:	69fb      	ldr	r3, [r7, #28]
 80049c6:	08da      	lsrs	r2, r3, #3
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	3208      	adds	r2, #8
 80049cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80049d0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80049d2:	69fb      	ldr	r3, [r7, #28]
 80049d4:	f003 0307 	and.w	r3, r3, #7
 80049d8:	009b      	lsls	r3, r3, #2
 80049da:	220f      	movs	r2, #15
 80049dc:	fa02 f303 	lsl.w	r3, r2, r3
 80049e0:	43db      	mvns	r3, r3
 80049e2:	69ba      	ldr	r2, [r7, #24]
 80049e4:	4013      	ands	r3, r2
 80049e6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80049e8:	683b      	ldr	r3, [r7, #0]
 80049ea:	691a      	ldr	r2, [r3, #16]
 80049ec:	69fb      	ldr	r3, [r7, #28]
 80049ee:	f003 0307 	and.w	r3, r3, #7
 80049f2:	009b      	lsls	r3, r3, #2
 80049f4:	fa02 f303 	lsl.w	r3, r2, r3
 80049f8:	69ba      	ldr	r2, [r7, #24]
 80049fa:	4313      	orrs	r3, r2
 80049fc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80049fe:	69fb      	ldr	r3, [r7, #28]
 8004a00:	08da      	lsrs	r2, r3, #3
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	3208      	adds	r2, #8
 8004a06:	69b9      	ldr	r1, [r7, #24]
 8004a08:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004a12:	69fb      	ldr	r3, [r7, #28]
 8004a14:	005b      	lsls	r3, r3, #1
 8004a16:	2203      	movs	r2, #3
 8004a18:	fa02 f303 	lsl.w	r3, r2, r3
 8004a1c:	43db      	mvns	r3, r3
 8004a1e:	69ba      	ldr	r2, [r7, #24]
 8004a20:	4013      	ands	r3, r2
 8004a22:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004a24:	683b      	ldr	r3, [r7, #0]
 8004a26:	685b      	ldr	r3, [r3, #4]
 8004a28:	f003 0203 	and.w	r2, r3, #3
 8004a2c:	69fb      	ldr	r3, [r7, #28]
 8004a2e:	005b      	lsls	r3, r3, #1
 8004a30:	fa02 f303 	lsl.w	r3, r2, r3
 8004a34:	69ba      	ldr	r2, [r7, #24]
 8004a36:	4313      	orrs	r3, r2
 8004a38:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	69ba      	ldr	r2, [r7, #24]
 8004a3e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004a40:	683b      	ldr	r3, [r7, #0]
 8004a42:	685b      	ldr	r3, [r3, #4]
 8004a44:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	f000 80b4 	beq.w	8004bb6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004a4e:	2300      	movs	r3, #0
 8004a50:	60fb      	str	r3, [r7, #12]
 8004a52:	4b5f      	ldr	r3, [pc, #380]	; (8004bd0 <HAL_GPIO_Init+0x308>)
 8004a54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a56:	4a5e      	ldr	r2, [pc, #376]	; (8004bd0 <HAL_GPIO_Init+0x308>)
 8004a58:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004a5c:	6453      	str	r3, [r2, #68]	; 0x44
 8004a5e:	4b5c      	ldr	r3, [pc, #368]	; (8004bd0 <HAL_GPIO_Init+0x308>)
 8004a60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a62:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004a66:	60fb      	str	r3, [r7, #12]
 8004a68:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004a6a:	4a5a      	ldr	r2, [pc, #360]	; (8004bd4 <HAL_GPIO_Init+0x30c>)
 8004a6c:	69fb      	ldr	r3, [r7, #28]
 8004a6e:	089b      	lsrs	r3, r3, #2
 8004a70:	3302      	adds	r3, #2
 8004a72:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004a76:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004a78:	69fb      	ldr	r3, [r7, #28]
 8004a7a:	f003 0303 	and.w	r3, r3, #3
 8004a7e:	009b      	lsls	r3, r3, #2
 8004a80:	220f      	movs	r2, #15
 8004a82:	fa02 f303 	lsl.w	r3, r2, r3
 8004a86:	43db      	mvns	r3, r3
 8004a88:	69ba      	ldr	r2, [r7, #24]
 8004a8a:	4013      	ands	r3, r2
 8004a8c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	4a51      	ldr	r2, [pc, #324]	; (8004bd8 <HAL_GPIO_Init+0x310>)
 8004a92:	4293      	cmp	r3, r2
 8004a94:	d02b      	beq.n	8004aee <HAL_GPIO_Init+0x226>
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	4a50      	ldr	r2, [pc, #320]	; (8004bdc <HAL_GPIO_Init+0x314>)
 8004a9a:	4293      	cmp	r3, r2
 8004a9c:	d025      	beq.n	8004aea <HAL_GPIO_Init+0x222>
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	4a4f      	ldr	r2, [pc, #316]	; (8004be0 <HAL_GPIO_Init+0x318>)
 8004aa2:	4293      	cmp	r3, r2
 8004aa4:	d01f      	beq.n	8004ae6 <HAL_GPIO_Init+0x21e>
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	4a4e      	ldr	r2, [pc, #312]	; (8004be4 <HAL_GPIO_Init+0x31c>)
 8004aaa:	4293      	cmp	r3, r2
 8004aac:	d019      	beq.n	8004ae2 <HAL_GPIO_Init+0x21a>
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	4a4d      	ldr	r2, [pc, #308]	; (8004be8 <HAL_GPIO_Init+0x320>)
 8004ab2:	4293      	cmp	r3, r2
 8004ab4:	d013      	beq.n	8004ade <HAL_GPIO_Init+0x216>
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	4a4c      	ldr	r2, [pc, #304]	; (8004bec <HAL_GPIO_Init+0x324>)
 8004aba:	4293      	cmp	r3, r2
 8004abc:	d00d      	beq.n	8004ada <HAL_GPIO_Init+0x212>
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	4a4b      	ldr	r2, [pc, #300]	; (8004bf0 <HAL_GPIO_Init+0x328>)
 8004ac2:	4293      	cmp	r3, r2
 8004ac4:	d007      	beq.n	8004ad6 <HAL_GPIO_Init+0x20e>
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	4a4a      	ldr	r2, [pc, #296]	; (8004bf4 <HAL_GPIO_Init+0x32c>)
 8004aca:	4293      	cmp	r3, r2
 8004acc:	d101      	bne.n	8004ad2 <HAL_GPIO_Init+0x20a>
 8004ace:	2307      	movs	r3, #7
 8004ad0:	e00e      	b.n	8004af0 <HAL_GPIO_Init+0x228>
 8004ad2:	2308      	movs	r3, #8
 8004ad4:	e00c      	b.n	8004af0 <HAL_GPIO_Init+0x228>
 8004ad6:	2306      	movs	r3, #6
 8004ad8:	e00a      	b.n	8004af0 <HAL_GPIO_Init+0x228>
 8004ada:	2305      	movs	r3, #5
 8004adc:	e008      	b.n	8004af0 <HAL_GPIO_Init+0x228>
 8004ade:	2304      	movs	r3, #4
 8004ae0:	e006      	b.n	8004af0 <HAL_GPIO_Init+0x228>
 8004ae2:	2303      	movs	r3, #3
 8004ae4:	e004      	b.n	8004af0 <HAL_GPIO_Init+0x228>
 8004ae6:	2302      	movs	r3, #2
 8004ae8:	e002      	b.n	8004af0 <HAL_GPIO_Init+0x228>
 8004aea:	2301      	movs	r3, #1
 8004aec:	e000      	b.n	8004af0 <HAL_GPIO_Init+0x228>
 8004aee:	2300      	movs	r3, #0
 8004af0:	69fa      	ldr	r2, [r7, #28]
 8004af2:	f002 0203 	and.w	r2, r2, #3
 8004af6:	0092      	lsls	r2, r2, #2
 8004af8:	4093      	lsls	r3, r2
 8004afa:	69ba      	ldr	r2, [r7, #24]
 8004afc:	4313      	orrs	r3, r2
 8004afe:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004b00:	4934      	ldr	r1, [pc, #208]	; (8004bd4 <HAL_GPIO_Init+0x30c>)
 8004b02:	69fb      	ldr	r3, [r7, #28]
 8004b04:	089b      	lsrs	r3, r3, #2
 8004b06:	3302      	adds	r3, #2
 8004b08:	69ba      	ldr	r2, [r7, #24]
 8004b0a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004b0e:	4b3a      	ldr	r3, [pc, #232]	; (8004bf8 <HAL_GPIO_Init+0x330>)
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004b14:	693b      	ldr	r3, [r7, #16]
 8004b16:	43db      	mvns	r3, r3
 8004b18:	69ba      	ldr	r2, [r7, #24]
 8004b1a:	4013      	ands	r3, r2
 8004b1c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004b1e:	683b      	ldr	r3, [r7, #0]
 8004b20:	685b      	ldr	r3, [r3, #4]
 8004b22:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d003      	beq.n	8004b32 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8004b2a:	69ba      	ldr	r2, [r7, #24]
 8004b2c:	693b      	ldr	r3, [r7, #16]
 8004b2e:	4313      	orrs	r3, r2
 8004b30:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004b32:	4a31      	ldr	r2, [pc, #196]	; (8004bf8 <HAL_GPIO_Init+0x330>)
 8004b34:	69bb      	ldr	r3, [r7, #24]
 8004b36:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8004b38:	4b2f      	ldr	r3, [pc, #188]	; (8004bf8 <HAL_GPIO_Init+0x330>)
 8004b3a:	685b      	ldr	r3, [r3, #4]
 8004b3c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004b3e:	693b      	ldr	r3, [r7, #16]
 8004b40:	43db      	mvns	r3, r3
 8004b42:	69ba      	ldr	r2, [r7, #24]
 8004b44:	4013      	ands	r3, r2
 8004b46:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004b48:	683b      	ldr	r3, [r7, #0]
 8004b4a:	685b      	ldr	r3, [r3, #4]
 8004b4c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d003      	beq.n	8004b5c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8004b54:	69ba      	ldr	r2, [r7, #24]
 8004b56:	693b      	ldr	r3, [r7, #16]
 8004b58:	4313      	orrs	r3, r2
 8004b5a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004b5c:	4a26      	ldr	r2, [pc, #152]	; (8004bf8 <HAL_GPIO_Init+0x330>)
 8004b5e:	69bb      	ldr	r3, [r7, #24]
 8004b60:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004b62:	4b25      	ldr	r3, [pc, #148]	; (8004bf8 <HAL_GPIO_Init+0x330>)
 8004b64:	689b      	ldr	r3, [r3, #8]
 8004b66:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004b68:	693b      	ldr	r3, [r7, #16]
 8004b6a:	43db      	mvns	r3, r3
 8004b6c:	69ba      	ldr	r2, [r7, #24]
 8004b6e:	4013      	ands	r3, r2
 8004b70:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004b72:	683b      	ldr	r3, [r7, #0]
 8004b74:	685b      	ldr	r3, [r3, #4]
 8004b76:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d003      	beq.n	8004b86 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8004b7e:	69ba      	ldr	r2, [r7, #24]
 8004b80:	693b      	ldr	r3, [r7, #16]
 8004b82:	4313      	orrs	r3, r2
 8004b84:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004b86:	4a1c      	ldr	r2, [pc, #112]	; (8004bf8 <HAL_GPIO_Init+0x330>)
 8004b88:	69bb      	ldr	r3, [r7, #24]
 8004b8a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004b8c:	4b1a      	ldr	r3, [pc, #104]	; (8004bf8 <HAL_GPIO_Init+0x330>)
 8004b8e:	68db      	ldr	r3, [r3, #12]
 8004b90:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004b92:	693b      	ldr	r3, [r7, #16]
 8004b94:	43db      	mvns	r3, r3
 8004b96:	69ba      	ldr	r2, [r7, #24]
 8004b98:	4013      	ands	r3, r2
 8004b9a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004b9c:	683b      	ldr	r3, [r7, #0]
 8004b9e:	685b      	ldr	r3, [r3, #4]
 8004ba0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d003      	beq.n	8004bb0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8004ba8:	69ba      	ldr	r2, [r7, #24]
 8004baa:	693b      	ldr	r3, [r7, #16]
 8004bac:	4313      	orrs	r3, r2
 8004bae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004bb0:	4a11      	ldr	r2, [pc, #68]	; (8004bf8 <HAL_GPIO_Init+0x330>)
 8004bb2:	69bb      	ldr	r3, [r7, #24]
 8004bb4:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004bb6:	69fb      	ldr	r3, [r7, #28]
 8004bb8:	3301      	adds	r3, #1
 8004bba:	61fb      	str	r3, [r7, #28]
 8004bbc:	69fb      	ldr	r3, [r7, #28]
 8004bbe:	2b0f      	cmp	r3, #15
 8004bc0:	f67f ae90 	bls.w	80048e4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004bc4:	bf00      	nop
 8004bc6:	3724      	adds	r7, #36	; 0x24
 8004bc8:	46bd      	mov	sp, r7
 8004bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bce:	4770      	bx	lr
 8004bd0:	40023800 	.word	0x40023800
 8004bd4:	40013800 	.word	0x40013800
 8004bd8:	40020000 	.word	0x40020000
 8004bdc:	40020400 	.word	0x40020400
 8004be0:	40020800 	.word	0x40020800
 8004be4:	40020c00 	.word	0x40020c00
 8004be8:	40021000 	.word	0x40021000
 8004bec:	40021400 	.word	0x40021400
 8004bf0:	40021800 	.word	0x40021800
 8004bf4:	40021c00 	.word	0x40021c00
 8004bf8:	40013c00 	.word	0x40013c00

08004bfc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004bfc:	b480      	push	{r7}
 8004bfe:	b083      	sub	sp, #12
 8004c00:	af00      	add	r7, sp, #0
 8004c02:	6078      	str	r0, [r7, #4]
 8004c04:	460b      	mov	r3, r1
 8004c06:	807b      	strh	r3, [r7, #2]
 8004c08:	4613      	mov	r3, r2
 8004c0a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004c0c:	787b      	ldrb	r3, [r7, #1]
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d003      	beq.n	8004c1a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004c12:	887a      	ldrh	r2, [r7, #2]
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004c18:	e003      	b.n	8004c22 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004c1a:	887b      	ldrh	r3, [r7, #2]
 8004c1c:	041a      	lsls	r2, r3, #16
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	619a      	str	r2, [r3, #24]
}
 8004c22:	bf00      	nop
 8004c24:	370c      	adds	r7, #12
 8004c26:	46bd      	mov	sp, r7
 8004c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c2c:	4770      	bx	lr
	...

08004c30 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004c30:	b580      	push	{r7, lr}
 8004c32:	b084      	sub	sp, #16
 8004c34:	af00      	add	r7, sp, #0
 8004c36:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d101      	bne.n	8004c42 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004c3e:	2301      	movs	r3, #1
 8004c40:	e11f      	b.n	8004e82 <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004c48:	b2db      	uxtb	r3, r3
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d106      	bne.n	8004c5c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	2200      	movs	r2, #0
 8004c52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004c56:	6878      	ldr	r0, [r7, #4]
 8004c58:	f7fd ff32 	bl	8002ac0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	2224      	movs	r2, #36	; 0x24
 8004c60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	681a      	ldr	r2, [r3, #0]
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	f022 0201 	bic.w	r2, r2, #1
 8004c72:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	681a      	ldr	r2, [r3, #0]
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004c82:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	681a      	ldr	r2, [r3, #0]
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004c92:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004c94:	f000 fd18 	bl	80056c8 <HAL_RCC_GetPCLK1Freq>
 8004c98:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	685b      	ldr	r3, [r3, #4]
 8004c9e:	4a7b      	ldr	r2, [pc, #492]	; (8004e8c <HAL_I2C_Init+0x25c>)
 8004ca0:	4293      	cmp	r3, r2
 8004ca2:	d807      	bhi.n	8004cb4 <HAL_I2C_Init+0x84>
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	4a7a      	ldr	r2, [pc, #488]	; (8004e90 <HAL_I2C_Init+0x260>)
 8004ca8:	4293      	cmp	r3, r2
 8004caa:	bf94      	ite	ls
 8004cac:	2301      	movls	r3, #1
 8004cae:	2300      	movhi	r3, #0
 8004cb0:	b2db      	uxtb	r3, r3
 8004cb2:	e006      	b.n	8004cc2 <HAL_I2C_Init+0x92>
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	4a77      	ldr	r2, [pc, #476]	; (8004e94 <HAL_I2C_Init+0x264>)
 8004cb8:	4293      	cmp	r3, r2
 8004cba:	bf94      	ite	ls
 8004cbc:	2301      	movls	r3, #1
 8004cbe:	2300      	movhi	r3, #0
 8004cc0:	b2db      	uxtb	r3, r3
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d001      	beq.n	8004cca <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004cc6:	2301      	movs	r3, #1
 8004cc8:	e0db      	b.n	8004e82 <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	4a72      	ldr	r2, [pc, #456]	; (8004e98 <HAL_I2C_Init+0x268>)
 8004cce:	fba2 2303 	umull	r2, r3, r2, r3
 8004cd2:	0c9b      	lsrs	r3, r3, #18
 8004cd4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	685b      	ldr	r3, [r3, #4]
 8004cdc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	68ba      	ldr	r2, [r7, #8]
 8004ce6:	430a      	orrs	r2, r1
 8004ce8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	6a1b      	ldr	r3, [r3, #32]
 8004cf0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	685b      	ldr	r3, [r3, #4]
 8004cf8:	4a64      	ldr	r2, [pc, #400]	; (8004e8c <HAL_I2C_Init+0x25c>)
 8004cfa:	4293      	cmp	r3, r2
 8004cfc:	d802      	bhi.n	8004d04 <HAL_I2C_Init+0xd4>
 8004cfe:	68bb      	ldr	r3, [r7, #8]
 8004d00:	3301      	adds	r3, #1
 8004d02:	e009      	b.n	8004d18 <HAL_I2C_Init+0xe8>
 8004d04:	68bb      	ldr	r3, [r7, #8]
 8004d06:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8004d0a:	fb02 f303 	mul.w	r3, r2, r3
 8004d0e:	4a63      	ldr	r2, [pc, #396]	; (8004e9c <HAL_I2C_Init+0x26c>)
 8004d10:	fba2 2303 	umull	r2, r3, r2, r3
 8004d14:	099b      	lsrs	r3, r3, #6
 8004d16:	3301      	adds	r3, #1
 8004d18:	687a      	ldr	r2, [r7, #4]
 8004d1a:	6812      	ldr	r2, [r2, #0]
 8004d1c:	430b      	orrs	r3, r1
 8004d1e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	69db      	ldr	r3, [r3, #28]
 8004d26:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8004d2a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	685b      	ldr	r3, [r3, #4]
 8004d32:	4956      	ldr	r1, [pc, #344]	; (8004e8c <HAL_I2C_Init+0x25c>)
 8004d34:	428b      	cmp	r3, r1
 8004d36:	d80d      	bhi.n	8004d54 <HAL_I2C_Init+0x124>
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	1e59      	subs	r1, r3, #1
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	685b      	ldr	r3, [r3, #4]
 8004d40:	005b      	lsls	r3, r3, #1
 8004d42:	fbb1 f3f3 	udiv	r3, r1, r3
 8004d46:	3301      	adds	r3, #1
 8004d48:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004d4c:	2b04      	cmp	r3, #4
 8004d4e:	bf38      	it	cc
 8004d50:	2304      	movcc	r3, #4
 8004d52:	e04f      	b.n	8004df4 <HAL_I2C_Init+0x1c4>
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	689b      	ldr	r3, [r3, #8]
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d111      	bne.n	8004d80 <HAL_I2C_Init+0x150>
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	1e58      	subs	r0, r3, #1
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	6859      	ldr	r1, [r3, #4]
 8004d64:	460b      	mov	r3, r1
 8004d66:	005b      	lsls	r3, r3, #1
 8004d68:	440b      	add	r3, r1
 8004d6a:	fbb0 f3f3 	udiv	r3, r0, r3
 8004d6e:	3301      	adds	r3, #1
 8004d70:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	bf0c      	ite	eq
 8004d78:	2301      	moveq	r3, #1
 8004d7a:	2300      	movne	r3, #0
 8004d7c:	b2db      	uxtb	r3, r3
 8004d7e:	e012      	b.n	8004da6 <HAL_I2C_Init+0x176>
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	1e58      	subs	r0, r3, #1
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	6859      	ldr	r1, [r3, #4]
 8004d88:	460b      	mov	r3, r1
 8004d8a:	009b      	lsls	r3, r3, #2
 8004d8c:	440b      	add	r3, r1
 8004d8e:	0099      	lsls	r1, r3, #2
 8004d90:	440b      	add	r3, r1
 8004d92:	fbb0 f3f3 	udiv	r3, r0, r3
 8004d96:	3301      	adds	r3, #1
 8004d98:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	bf0c      	ite	eq
 8004da0:	2301      	moveq	r3, #1
 8004da2:	2300      	movne	r3, #0
 8004da4:	b2db      	uxtb	r3, r3
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d001      	beq.n	8004dae <HAL_I2C_Init+0x17e>
 8004daa:	2301      	movs	r3, #1
 8004dac:	e022      	b.n	8004df4 <HAL_I2C_Init+0x1c4>
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	689b      	ldr	r3, [r3, #8]
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d10e      	bne.n	8004dd4 <HAL_I2C_Init+0x1a4>
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	1e58      	subs	r0, r3, #1
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	6859      	ldr	r1, [r3, #4]
 8004dbe:	460b      	mov	r3, r1
 8004dc0:	005b      	lsls	r3, r3, #1
 8004dc2:	440b      	add	r3, r1
 8004dc4:	fbb0 f3f3 	udiv	r3, r0, r3
 8004dc8:	3301      	adds	r3, #1
 8004dca:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004dce:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004dd2:	e00f      	b.n	8004df4 <HAL_I2C_Init+0x1c4>
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	1e58      	subs	r0, r3, #1
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	6859      	ldr	r1, [r3, #4]
 8004ddc:	460b      	mov	r3, r1
 8004dde:	009b      	lsls	r3, r3, #2
 8004de0:	440b      	add	r3, r1
 8004de2:	0099      	lsls	r1, r3, #2
 8004de4:	440b      	add	r3, r1
 8004de6:	fbb0 f3f3 	udiv	r3, r0, r3
 8004dea:	3301      	adds	r3, #1
 8004dec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004df0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004df4:	6879      	ldr	r1, [r7, #4]
 8004df6:	6809      	ldr	r1, [r1, #0]
 8004df8:	4313      	orrs	r3, r2
 8004dfa:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	69da      	ldr	r2, [r3, #28]
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	6a1b      	ldr	r3, [r3, #32]
 8004e0e:	431a      	orrs	r2, r3
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	430a      	orrs	r2, r1
 8004e16:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	689b      	ldr	r3, [r3, #8]
 8004e1e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8004e22:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004e26:	687a      	ldr	r2, [r7, #4]
 8004e28:	6911      	ldr	r1, [r2, #16]
 8004e2a:	687a      	ldr	r2, [r7, #4]
 8004e2c:	68d2      	ldr	r2, [r2, #12]
 8004e2e:	4311      	orrs	r1, r2
 8004e30:	687a      	ldr	r2, [r7, #4]
 8004e32:	6812      	ldr	r2, [r2, #0]
 8004e34:	430b      	orrs	r3, r1
 8004e36:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	68db      	ldr	r3, [r3, #12]
 8004e3e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	695a      	ldr	r2, [r3, #20]
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	699b      	ldr	r3, [r3, #24]
 8004e4a:	431a      	orrs	r2, r3
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	430a      	orrs	r2, r1
 8004e52:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	681a      	ldr	r2, [r3, #0]
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	f042 0201 	orr.w	r2, r2, #1
 8004e62:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	2200      	movs	r2, #0
 8004e68:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	2220      	movs	r2, #32
 8004e6e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	2200      	movs	r2, #0
 8004e76:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	2200      	movs	r2, #0
 8004e7c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004e80:	2300      	movs	r3, #0
}
 8004e82:	4618      	mov	r0, r3
 8004e84:	3710      	adds	r7, #16
 8004e86:	46bd      	mov	sp, r7
 8004e88:	bd80      	pop	{r7, pc}
 8004e8a:	bf00      	nop
 8004e8c:	000186a0 	.word	0x000186a0
 8004e90:	001e847f 	.word	0x001e847f
 8004e94:	003d08ff 	.word	0x003d08ff
 8004e98:	431bde83 	.word	0x431bde83
 8004e9c:	10624dd3 	.word	0x10624dd3

08004ea0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004ea0:	b580      	push	{r7, lr}
 8004ea2:	b086      	sub	sp, #24
 8004ea4:	af00      	add	r7, sp, #0
 8004ea6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d101      	bne.n	8004eb2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004eae:	2301      	movs	r3, #1
 8004eb0:	e25b      	b.n	800536a <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	f003 0301 	and.w	r3, r3, #1
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d075      	beq.n	8004faa <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004ebe:	4ba3      	ldr	r3, [pc, #652]	; (800514c <HAL_RCC_OscConfig+0x2ac>)
 8004ec0:	689b      	ldr	r3, [r3, #8]
 8004ec2:	f003 030c 	and.w	r3, r3, #12
 8004ec6:	2b04      	cmp	r3, #4
 8004ec8:	d00c      	beq.n	8004ee4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004eca:	4ba0      	ldr	r3, [pc, #640]	; (800514c <HAL_RCC_OscConfig+0x2ac>)
 8004ecc:	689b      	ldr	r3, [r3, #8]
 8004ece:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004ed2:	2b08      	cmp	r3, #8
 8004ed4:	d112      	bne.n	8004efc <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004ed6:	4b9d      	ldr	r3, [pc, #628]	; (800514c <HAL_RCC_OscConfig+0x2ac>)
 8004ed8:	685b      	ldr	r3, [r3, #4]
 8004eda:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004ede:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004ee2:	d10b      	bne.n	8004efc <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004ee4:	4b99      	ldr	r3, [pc, #612]	; (800514c <HAL_RCC_OscConfig+0x2ac>)
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d05b      	beq.n	8004fa8 <HAL_RCC_OscConfig+0x108>
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	685b      	ldr	r3, [r3, #4]
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d157      	bne.n	8004fa8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004ef8:	2301      	movs	r3, #1
 8004efa:	e236      	b.n	800536a <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	685b      	ldr	r3, [r3, #4]
 8004f00:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004f04:	d106      	bne.n	8004f14 <HAL_RCC_OscConfig+0x74>
 8004f06:	4b91      	ldr	r3, [pc, #580]	; (800514c <HAL_RCC_OscConfig+0x2ac>)
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	4a90      	ldr	r2, [pc, #576]	; (800514c <HAL_RCC_OscConfig+0x2ac>)
 8004f0c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004f10:	6013      	str	r3, [r2, #0]
 8004f12:	e01d      	b.n	8004f50 <HAL_RCC_OscConfig+0xb0>
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	685b      	ldr	r3, [r3, #4]
 8004f18:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004f1c:	d10c      	bne.n	8004f38 <HAL_RCC_OscConfig+0x98>
 8004f1e:	4b8b      	ldr	r3, [pc, #556]	; (800514c <HAL_RCC_OscConfig+0x2ac>)
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	4a8a      	ldr	r2, [pc, #552]	; (800514c <HAL_RCC_OscConfig+0x2ac>)
 8004f24:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004f28:	6013      	str	r3, [r2, #0]
 8004f2a:	4b88      	ldr	r3, [pc, #544]	; (800514c <HAL_RCC_OscConfig+0x2ac>)
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	4a87      	ldr	r2, [pc, #540]	; (800514c <HAL_RCC_OscConfig+0x2ac>)
 8004f30:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004f34:	6013      	str	r3, [r2, #0]
 8004f36:	e00b      	b.n	8004f50 <HAL_RCC_OscConfig+0xb0>
 8004f38:	4b84      	ldr	r3, [pc, #528]	; (800514c <HAL_RCC_OscConfig+0x2ac>)
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	4a83      	ldr	r2, [pc, #524]	; (800514c <HAL_RCC_OscConfig+0x2ac>)
 8004f3e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004f42:	6013      	str	r3, [r2, #0]
 8004f44:	4b81      	ldr	r3, [pc, #516]	; (800514c <HAL_RCC_OscConfig+0x2ac>)
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	4a80      	ldr	r2, [pc, #512]	; (800514c <HAL_RCC_OscConfig+0x2ac>)
 8004f4a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004f4e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	685b      	ldr	r3, [r3, #4]
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	d013      	beq.n	8004f80 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f58:	f7fe fda6 	bl	8003aa8 <HAL_GetTick>
 8004f5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004f5e:	e008      	b.n	8004f72 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004f60:	f7fe fda2 	bl	8003aa8 <HAL_GetTick>
 8004f64:	4602      	mov	r2, r0
 8004f66:	693b      	ldr	r3, [r7, #16]
 8004f68:	1ad3      	subs	r3, r2, r3
 8004f6a:	2b64      	cmp	r3, #100	; 0x64
 8004f6c:	d901      	bls.n	8004f72 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004f6e:	2303      	movs	r3, #3
 8004f70:	e1fb      	b.n	800536a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004f72:	4b76      	ldr	r3, [pc, #472]	; (800514c <HAL_RCC_OscConfig+0x2ac>)
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d0f0      	beq.n	8004f60 <HAL_RCC_OscConfig+0xc0>
 8004f7e:	e014      	b.n	8004faa <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f80:	f7fe fd92 	bl	8003aa8 <HAL_GetTick>
 8004f84:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004f86:	e008      	b.n	8004f9a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004f88:	f7fe fd8e 	bl	8003aa8 <HAL_GetTick>
 8004f8c:	4602      	mov	r2, r0
 8004f8e:	693b      	ldr	r3, [r7, #16]
 8004f90:	1ad3      	subs	r3, r2, r3
 8004f92:	2b64      	cmp	r3, #100	; 0x64
 8004f94:	d901      	bls.n	8004f9a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004f96:	2303      	movs	r3, #3
 8004f98:	e1e7      	b.n	800536a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004f9a:	4b6c      	ldr	r3, [pc, #432]	; (800514c <HAL_RCC_OscConfig+0x2ac>)
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d1f0      	bne.n	8004f88 <HAL_RCC_OscConfig+0xe8>
 8004fa6:	e000      	b.n	8004faa <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004fa8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	f003 0302 	and.w	r3, r3, #2
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d063      	beq.n	800507e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004fb6:	4b65      	ldr	r3, [pc, #404]	; (800514c <HAL_RCC_OscConfig+0x2ac>)
 8004fb8:	689b      	ldr	r3, [r3, #8]
 8004fba:	f003 030c 	and.w	r3, r3, #12
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d00b      	beq.n	8004fda <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004fc2:	4b62      	ldr	r3, [pc, #392]	; (800514c <HAL_RCC_OscConfig+0x2ac>)
 8004fc4:	689b      	ldr	r3, [r3, #8]
 8004fc6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004fca:	2b08      	cmp	r3, #8
 8004fcc:	d11c      	bne.n	8005008 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004fce:	4b5f      	ldr	r3, [pc, #380]	; (800514c <HAL_RCC_OscConfig+0x2ac>)
 8004fd0:	685b      	ldr	r3, [r3, #4]
 8004fd2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d116      	bne.n	8005008 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004fda:	4b5c      	ldr	r3, [pc, #368]	; (800514c <HAL_RCC_OscConfig+0x2ac>)
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	f003 0302 	and.w	r3, r3, #2
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d005      	beq.n	8004ff2 <HAL_RCC_OscConfig+0x152>
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	68db      	ldr	r3, [r3, #12]
 8004fea:	2b01      	cmp	r3, #1
 8004fec:	d001      	beq.n	8004ff2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004fee:	2301      	movs	r3, #1
 8004ff0:	e1bb      	b.n	800536a <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004ff2:	4b56      	ldr	r3, [pc, #344]	; (800514c <HAL_RCC_OscConfig+0x2ac>)
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	691b      	ldr	r3, [r3, #16]
 8004ffe:	00db      	lsls	r3, r3, #3
 8005000:	4952      	ldr	r1, [pc, #328]	; (800514c <HAL_RCC_OscConfig+0x2ac>)
 8005002:	4313      	orrs	r3, r2
 8005004:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005006:	e03a      	b.n	800507e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	68db      	ldr	r3, [r3, #12]
 800500c:	2b00      	cmp	r3, #0
 800500e:	d020      	beq.n	8005052 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005010:	4b4f      	ldr	r3, [pc, #316]	; (8005150 <HAL_RCC_OscConfig+0x2b0>)
 8005012:	2201      	movs	r2, #1
 8005014:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005016:	f7fe fd47 	bl	8003aa8 <HAL_GetTick>
 800501a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800501c:	e008      	b.n	8005030 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800501e:	f7fe fd43 	bl	8003aa8 <HAL_GetTick>
 8005022:	4602      	mov	r2, r0
 8005024:	693b      	ldr	r3, [r7, #16]
 8005026:	1ad3      	subs	r3, r2, r3
 8005028:	2b02      	cmp	r3, #2
 800502a:	d901      	bls.n	8005030 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800502c:	2303      	movs	r3, #3
 800502e:	e19c      	b.n	800536a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005030:	4b46      	ldr	r3, [pc, #280]	; (800514c <HAL_RCC_OscConfig+0x2ac>)
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	f003 0302 	and.w	r3, r3, #2
 8005038:	2b00      	cmp	r3, #0
 800503a:	d0f0      	beq.n	800501e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800503c:	4b43      	ldr	r3, [pc, #268]	; (800514c <HAL_RCC_OscConfig+0x2ac>)
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	691b      	ldr	r3, [r3, #16]
 8005048:	00db      	lsls	r3, r3, #3
 800504a:	4940      	ldr	r1, [pc, #256]	; (800514c <HAL_RCC_OscConfig+0x2ac>)
 800504c:	4313      	orrs	r3, r2
 800504e:	600b      	str	r3, [r1, #0]
 8005050:	e015      	b.n	800507e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005052:	4b3f      	ldr	r3, [pc, #252]	; (8005150 <HAL_RCC_OscConfig+0x2b0>)
 8005054:	2200      	movs	r2, #0
 8005056:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005058:	f7fe fd26 	bl	8003aa8 <HAL_GetTick>
 800505c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800505e:	e008      	b.n	8005072 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005060:	f7fe fd22 	bl	8003aa8 <HAL_GetTick>
 8005064:	4602      	mov	r2, r0
 8005066:	693b      	ldr	r3, [r7, #16]
 8005068:	1ad3      	subs	r3, r2, r3
 800506a:	2b02      	cmp	r3, #2
 800506c:	d901      	bls.n	8005072 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800506e:	2303      	movs	r3, #3
 8005070:	e17b      	b.n	800536a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005072:	4b36      	ldr	r3, [pc, #216]	; (800514c <HAL_RCC_OscConfig+0x2ac>)
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	f003 0302 	and.w	r3, r3, #2
 800507a:	2b00      	cmp	r3, #0
 800507c:	d1f0      	bne.n	8005060 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	f003 0308 	and.w	r3, r3, #8
 8005086:	2b00      	cmp	r3, #0
 8005088:	d030      	beq.n	80050ec <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	695b      	ldr	r3, [r3, #20]
 800508e:	2b00      	cmp	r3, #0
 8005090:	d016      	beq.n	80050c0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005092:	4b30      	ldr	r3, [pc, #192]	; (8005154 <HAL_RCC_OscConfig+0x2b4>)
 8005094:	2201      	movs	r2, #1
 8005096:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005098:	f7fe fd06 	bl	8003aa8 <HAL_GetTick>
 800509c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800509e:	e008      	b.n	80050b2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80050a0:	f7fe fd02 	bl	8003aa8 <HAL_GetTick>
 80050a4:	4602      	mov	r2, r0
 80050a6:	693b      	ldr	r3, [r7, #16]
 80050a8:	1ad3      	subs	r3, r2, r3
 80050aa:	2b02      	cmp	r3, #2
 80050ac:	d901      	bls.n	80050b2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80050ae:	2303      	movs	r3, #3
 80050b0:	e15b      	b.n	800536a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80050b2:	4b26      	ldr	r3, [pc, #152]	; (800514c <HAL_RCC_OscConfig+0x2ac>)
 80050b4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80050b6:	f003 0302 	and.w	r3, r3, #2
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d0f0      	beq.n	80050a0 <HAL_RCC_OscConfig+0x200>
 80050be:	e015      	b.n	80050ec <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80050c0:	4b24      	ldr	r3, [pc, #144]	; (8005154 <HAL_RCC_OscConfig+0x2b4>)
 80050c2:	2200      	movs	r2, #0
 80050c4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80050c6:	f7fe fcef 	bl	8003aa8 <HAL_GetTick>
 80050ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80050cc:	e008      	b.n	80050e0 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80050ce:	f7fe fceb 	bl	8003aa8 <HAL_GetTick>
 80050d2:	4602      	mov	r2, r0
 80050d4:	693b      	ldr	r3, [r7, #16]
 80050d6:	1ad3      	subs	r3, r2, r3
 80050d8:	2b02      	cmp	r3, #2
 80050da:	d901      	bls.n	80050e0 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80050dc:	2303      	movs	r3, #3
 80050de:	e144      	b.n	800536a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80050e0:	4b1a      	ldr	r3, [pc, #104]	; (800514c <HAL_RCC_OscConfig+0x2ac>)
 80050e2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80050e4:	f003 0302 	and.w	r3, r3, #2
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d1f0      	bne.n	80050ce <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	f003 0304 	and.w	r3, r3, #4
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	f000 80a0 	beq.w	800523a <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80050fa:	2300      	movs	r3, #0
 80050fc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80050fe:	4b13      	ldr	r3, [pc, #76]	; (800514c <HAL_RCC_OscConfig+0x2ac>)
 8005100:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005102:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005106:	2b00      	cmp	r3, #0
 8005108:	d10f      	bne.n	800512a <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800510a:	2300      	movs	r3, #0
 800510c:	60bb      	str	r3, [r7, #8]
 800510e:	4b0f      	ldr	r3, [pc, #60]	; (800514c <HAL_RCC_OscConfig+0x2ac>)
 8005110:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005112:	4a0e      	ldr	r2, [pc, #56]	; (800514c <HAL_RCC_OscConfig+0x2ac>)
 8005114:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005118:	6413      	str	r3, [r2, #64]	; 0x40
 800511a:	4b0c      	ldr	r3, [pc, #48]	; (800514c <HAL_RCC_OscConfig+0x2ac>)
 800511c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800511e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005122:	60bb      	str	r3, [r7, #8]
 8005124:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005126:	2301      	movs	r3, #1
 8005128:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800512a:	4b0b      	ldr	r3, [pc, #44]	; (8005158 <HAL_RCC_OscConfig+0x2b8>)
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005132:	2b00      	cmp	r3, #0
 8005134:	d121      	bne.n	800517a <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005136:	4b08      	ldr	r3, [pc, #32]	; (8005158 <HAL_RCC_OscConfig+0x2b8>)
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	4a07      	ldr	r2, [pc, #28]	; (8005158 <HAL_RCC_OscConfig+0x2b8>)
 800513c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005140:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005142:	f7fe fcb1 	bl	8003aa8 <HAL_GetTick>
 8005146:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005148:	e011      	b.n	800516e <HAL_RCC_OscConfig+0x2ce>
 800514a:	bf00      	nop
 800514c:	40023800 	.word	0x40023800
 8005150:	42470000 	.word	0x42470000
 8005154:	42470e80 	.word	0x42470e80
 8005158:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800515c:	f7fe fca4 	bl	8003aa8 <HAL_GetTick>
 8005160:	4602      	mov	r2, r0
 8005162:	693b      	ldr	r3, [r7, #16]
 8005164:	1ad3      	subs	r3, r2, r3
 8005166:	2b02      	cmp	r3, #2
 8005168:	d901      	bls.n	800516e <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800516a:	2303      	movs	r3, #3
 800516c:	e0fd      	b.n	800536a <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800516e:	4b81      	ldr	r3, [pc, #516]	; (8005374 <HAL_RCC_OscConfig+0x4d4>)
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005176:	2b00      	cmp	r3, #0
 8005178:	d0f0      	beq.n	800515c <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	689b      	ldr	r3, [r3, #8]
 800517e:	2b01      	cmp	r3, #1
 8005180:	d106      	bne.n	8005190 <HAL_RCC_OscConfig+0x2f0>
 8005182:	4b7d      	ldr	r3, [pc, #500]	; (8005378 <HAL_RCC_OscConfig+0x4d8>)
 8005184:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005186:	4a7c      	ldr	r2, [pc, #496]	; (8005378 <HAL_RCC_OscConfig+0x4d8>)
 8005188:	f043 0301 	orr.w	r3, r3, #1
 800518c:	6713      	str	r3, [r2, #112]	; 0x70
 800518e:	e01c      	b.n	80051ca <HAL_RCC_OscConfig+0x32a>
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	689b      	ldr	r3, [r3, #8]
 8005194:	2b05      	cmp	r3, #5
 8005196:	d10c      	bne.n	80051b2 <HAL_RCC_OscConfig+0x312>
 8005198:	4b77      	ldr	r3, [pc, #476]	; (8005378 <HAL_RCC_OscConfig+0x4d8>)
 800519a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800519c:	4a76      	ldr	r2, [pc, #472]	; (8005378 <HAL_RCC_OscConfig+0x4d8>)
 800519e:	f043 0304 	orr.w	r3, r3, #4
 80051a2:	6713      	str	r3, [r2, #112]	; 0x70
 80051a4:	4b74      	ldr	r3, [pc, #464]	; (8005378 <HAL_RCC_OscConfig+0x4d8>)
 80051a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80051a8:	4a73      	ldr	r2, [pc, #460]	; (8005378 <HAL_RCC_OscConfig+0x4d8>)
 80051aa:	f043 0301 	orr.w	r3, r3, #1
 80051ae:	6713      	str	r3, [r2, #112]	; 0x70
 80051b0:	e00b      	b.n	80051ca <HAL_RCC_OscConfig+0x32a>
 80051b2:	4b71      	ldr	r3, [pc, #452]	; (8005378 <HAL_RCC_OscConfig+0x4d8>)
 80051b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80051b6:	4a70      	ldr	r2, [pc, #448]	; (8005378 <HAL_RCC_OscConfig+0x4d8>)
 80051b8:	f023 0301 	bic.w	r3, r3, #1
 80051bc:	6713      	str	r3, [r2, #112]	; 0x70
 80051be:	4b6e      	ldr	r3, [pc, #440]	; (8005378 <HAL_RCC_OscConfig+0x4d8>)
 80051c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80051c2:	4a6d      	ldr	r2, [pc, #436]	; (8005378 <HAL_RCC_OscConfig+0x4d8>)
 80051c4:	f023 0304 	bic.w	r3, r3, #4
 80051c8:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	689b      	ldr	r3, [r3, #8]
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d015      	beq.n	80051fe <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80051d2:	f7fe fc69 	bl	8003aa8 <HAL_GetTick>
 80051d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80051d8:	e00a      	b.n	80051f0 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80051da:	f7fe fc65 	bl	8003aa8 <HAL_GetTick>
 80051de:	4602      	mov	r2, r0
 80051e0:	693b      	ldr	r3, [r7, #16]
 80051e2:	1ad3      	subs	r3, r2, r3
 80051e4:	f241 3288 	movw	r2, #5000	; 0x1388
 80051e8:	4293      	cmp	r3, r2
 80051ea:	d901      	bls.n	80051f0 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80051ec:	2303      	movs	r3, #3
 80051ee:	e0bc      	b.n	800536a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80051f0:	4b61      	ldr	r3, [pc, #388]	; (8005378 <HAL_RCC_OscConfig+0x4d8>)
 80051f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80051f4:	f003 0302 	and.w	r3, r3, #2
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d0ee      	beq.n	80051da <HAL_RCC_OscConfig+0x33a>
 80051fc:	e014      	b.n	8005228 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80051fe:	f7fe fc53 	bl	8003aa8 <HAL_GetTick>
 8005202:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005204:	e00a      	b.n	800521c <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005206:	f7fe fc4f 	bl	8003aa8 <HAL_GetTick>
 800520a:	4602      	mov	r2, r0
 800520c:	693b      	ldr	r3, [r7, #16]
 800520e:	1ad3      	subs	r3, r2, r3
 8005210:	f241 3288 	movw	r2, #5000	; 0x1388
 8005214:	4293      	cmp	r3, r2
 8005216:	d901      	bls.n	800521c <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8005218:	2303      	movs	r3, #3
 800521a:	e0a6      	b.n	800536a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800521c:	4b56      	ldr	r3, [pc, #344]	; (8005378 <HAL_RCC_OscConfig+0x4d8>)
 800521e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005220:	f003 0302 	and.w	r3, r3, #2
 8005224:	2b00      	cmp	r3, #0
 8005226:	d1ee      	bne.n	8005206 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005228:	7dfb      	ldrb	r3, [r7, #23]
 800522a:	2b01      	cmp	r3, #1
 800522c:	d105      	bne.n	800523a <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800522e:	4b52      	ldr	r3, [pc, #328]	; (8005378 <HAL_RCC_OscConfig+0x4d8>)
 8005230:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005232:	4a51      	ldr	r2, [pc, #324]	; (8005378 <HAL_RCC_OscConfig+0x4d8>)
 8005234:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005238:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	699b      	ldr	r3, [r3, #24]
 800523e:	2b00      	cmp	r3, #0
 8005240:	f000 8092 	beq.w	8005368 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005244:	4b4c      	ldr	r3, [pc, #304]	; (8005378 <HAL_RCC_OscConfig+0x4d8>)
 8005246:	689b      	ldr	r3, [r3, #8]
 8005248:	f003 030c 	and.w	r3, r3, #12
 800524c:	2b08      	cmp	r3, #8
 800524e:	d05c      	beq.n	800530a <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	699b      	ldr	r3, [r3, #24]
 8005254:	2b02      	cmp	r3, #2
 8005256:	d141      	bne.n	80052dc <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005258:	4b48      	ldr	r3, [pc, #288]	; (800537c <HAL_RCC_OscConfig+0x4dc>)
 800525a:	2200      	movs	r2, #0
 800525c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800525e:	f7fe fc23 	bl	8003aa8 <HAL_GetTick>
 8005262:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005264:	e008      	b.n	8005278 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005266:	f7fe fc1f 	bl	8003aa8 <HAL_GetTick>
 800526a:	4602      	mov	r2, r0
 800526c:	693b      	ldr	r3, [r7, #16]
 800526e:	1ad3      	subs	r3, r2, r3
 8005270:	2b02      	cmp	r3, #2
 8005272:	d901      	bls.n	8005278 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8005274:	2303      	movs	r3, #3
 8005276:	e078      	b.n	800536a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005278:	4b3f      	ldr	r3, [pc, #252]	; (8005378 <HAL_RCC_OscConfig+0x4d8>)
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005280:	2b00      	cmp	r3, #0
 8005282:	d1f0      	bne.n	8005266 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	69da      	ldr	r2, [r3, #28]
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	6a1b      	ldr	r3, [r3, #32]
 800528c:	431a      	orrs	r2, r3
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005292:	019b      	lsls	r3, r3, #6
 8005294:	431a      	orrs	r2, r3
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800529a:	085b      	lsrs	r3, r3, #1
 800529c:	3b01      	subs	r3, #1
 800529e:	041b      	lsls	r3, r3, #16
 80052a0:	431a      	orrs	r2, r3
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052a6:	061b      	lsls	r3, r3, #24
 80052a8:	4933      	ldr	r1, [pc, #204]	; (8005378 <HAL_RCC_OscConfig+0x4d8>)
 80052aa:	4313      	orrs	r3, r2
 80052ac:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80052ae:	4b33      	ldr	r3, [pc, #204]	; (800537c <HAL_RCC_OscConfig+0x4dc>)
 80052b0:	2201      	movs	r2, #1
 80052b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80052b4:	f7fe fbf8 	bl	8003aa8 <HAL_GetTick>
 80052b8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80052ba:	e008      	b.n	80052ce <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80052bc:	f7fe fbf4 	bl	8003aa8 <HAL_GetTick>
 80052c0:	4602      	mov	r2, r0
 80052c2:	693b      	ldr	r3, [r7, #16]
 80052c4:	1ad3      	subs	r3, r2, r3
 80052c6:	2b02      	cmp	r3, #2
 80052c8:	d901      	bls.n	80052ce <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80052ca:	2303      	movs	r3, #3
 80052cc:	e04d      	b.n	800536a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80052ce:	4b2a      	ldr	r3, [pc, #168]	; (8005378 <HAL_RCC_OscConfig+0x4d8>)
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d0f0      	beq.n	80052bc <HAL_RCC_OscConfig+0x41c>
 80052da:	e045      	b.n	8005368 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80052dc:	4b27      	ldr	r3, [pc, #156]	; (800537c <HAL_RCC_OscConfig+0x4dc>)
 80052de:	2200      	movs	r2, #0
 80052e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80052e2:	f7fe fbe1 	bl	8003aa8 <HAL_GetTick>
 80052e6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80052e8:	e008      	b.n	80052fc <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80052ea:	f7fe fbdd 	bl	8003aa8 <HAL_GetTick>
 80052ee:	4602      	mov	r2, r0
 80052f0:	693b      	ldr	r3, [r7, #16]
 80052f2:	1ad3      	subs	r3, r2, r3
 80052f4:	2b02      	cmp	r3, #2
 80052f6:	d901      	bls.n	80052fc <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80052f8:	2303      	movs	r3, #3
 80052fa:	e036      	b.n	800536a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80052fc:	4b1e      	ldr	r3, [pc, #120]	; (8005378 <HAL_RCC_OscConfig+0x4d8>)
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005304:	2b00      	cmp	r3, #0
 8005306:	d1f0      	bne.n	80052ea <HAL_RCC_OscConfig+0x44a>
 8005308:	e02e      	b.n	8005368 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	699b      	ldr	r3, [r3, #24]
 800530e:	2b01      	cmp	r3, #1
 8005310:	d101      	bne.n	8005316 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8005312:	2301      	movs	r3, #1
 8005314:	e029      	b.n	800536a <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005316:	4b18      	ldr	r3, [pc, #96]	; (8005378 <HAL_RCC_OscConfig+0x4d8>)
 8005318:	685b      	ldr	r3, [r3, #4]
 800531a:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	69db      	ldr	r3, [r3, #28]
 8005326:	429a      	cmp	r2, r3
 8005328:	d11c      	bne.n	8005364 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005334:	429a      	cmp	r2, r3
 8005336:	d115      	bne.n	8005364 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8005338:	68fa      	ldr	r2, [r7, #12]
 800533a:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800533e:	4013      	ands	r3, r2
 8005340:	687a      	ldr	r2, [r7, #4]
 8005342:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005344:	4293      	cmp	r3, r2
 8005346:	d10d      	bne.n	8005364 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8005352:	429a      	cmp	r2, r3
 8005354:	d106      	bne.n	8005364 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8005360:	429a      	cmp	r2, r3
 8005362:	d001      	beq.n	8005368 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8005364:	2301      	movs	r3, #1
 8005366:	e000      	b.n	800536a <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8005368:	2300      	movs	r3, #0
}
 800536a:	4618      	mov	r0, r3
 800536c:	3718      	adds	r7, #24
 800536e:	46bd      	mov	sp, r7
 8005370:	bd80      	pop	{r7, pc}
 8005372:	bf00      	nop
 8005374:	40007000 	.word	0x40007000
 8005378:	40023800 	.word	0x40023800
 800537c:	42470060 	.word	0x42470060

08005380 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005380:	b580      	push	{r7, lr}
 8005382:	b084      	sub	sp, #16
 8005384:	af00      	add	r7, sp, #0
 8005386:	6078      	str	r0, [r7, #4]
 8005388:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	2b00      	cmp	r3, #0
 800538e:	d101      	bne.n	8005394 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005390:	2301      	movs	r3, #1
 8005392:	e0cc      	b.n	800552e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005394:	4b68      	ldr	r3, [pc, #416]	; (8005538 <HAL_RCC_ClockConfig+0x1b8>)
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	f003 030f 	and.w	r3, r3, #15
 800539c:	683a      	ldr	r2, [r7, #0]
 800539e:	429a      	cmp	r2, r3
 80053a0:	d90c      	bls.n	80053bc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80053a2:	4b65      	ldr	r3, [pc, #404]	; (8005538 <HAL_RCC_ClockConfig+0x1b8>)
 80053a4:	683a      	ldr	r2, [r7, #0]
 80053a6:	b2d2      	uxtb	r2, r2
 80053a8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80053aa:	4b63      	ldr	r3, [pc, #396]	; (8005538 <HAL_RCC_ClockConfig+0x1b8>)
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	f003 030f 	and.w	r3, r3, #15
 80053b2:	683a      	ldr	r2, [r7, #0]
 80053b4:	429a      	cmp	r2, r3
 80053b6:	d001      	beq.n	80053bc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80053b8:	2301      	movs	r3, #1
 80053ba:	e0b8      	b.n	800552e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	f003 0302 	and.w	r3, r3, #2
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d020      	beq.n	800540a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	f003 0304 	and.w	r3, r3, #4
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d005      	beq.n	80053e0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80053d4:	4b59      	ldr	r3, [pc, #356]	; (800553c <HAL_RCC_ClockConfig+0x1bc>)
 80053d6:	689b      	ldr	r3, [r3, #8]
 80053d8:	4a58      	ldr	r2, [pc, #352]	; (800553c <HAL_RCC_ClockConfig+0x1bc>)
 80053da:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80053de:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	f003 0308 	and.w	r3, r3, #8
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d005      	beq.n	80053f8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80053ec:	4b53      	ldr	r3, [pc, #332]	; (800553c <HAL_RCC_ClockConfig+0x1bc>)
 80053ee:	689b      	ldr	r3, [r3, #8]
 80053f0:	4a52      	ldr	r2, [pc, #328]	; (800553c <HAL_RCC_ClockConfig+0x1bc>)
 80053f2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80053f6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80053f8:	4b50      	ldr	r3, [pc, #320]	; (800553c <HAL_RCC_ClockConfig+0x1bc>)
 80053fa:	689b      	ldr	r3, [r3, #8]
 80053fc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	689b      	ldr	r3, [r3, #8]
 8005404:	494d      	ldr	r1, [pc, #308]	; (800553c <HAL_RCC_ClockConfig+0x1bc>)
 8005406:	4313      	orrs	r3, r2
 8005408:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	f003 0301 	and.w	r3, r3, #1
 8005412:	2b00      	cmp	r3, #0
 8005414:	d044      	beq.n	80054a0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	685b      	ldr	r3, [r3, #4]
 800541a:	2b01      	cmp	r3, #1
 800541c:	d107      	bne.n	800542e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800541e:	4b47      	ldr	r3, [pc, #284]	; (800553c <HAL_RCC_ClockConfig+0x1bc>)
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005426:	2b00      	cmp	r3, #0
 8005428:	d119      	bne.n	800545e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800542a:	2301      	movs	r3, #1
 800542c:	e07f      	b.n	800552e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	685b      	ldr	r3, [r3, #4]
 8005432:	2b02      	cmp	r3, #2
 8005434:	d003      	beq.n	800543e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800543a:	2b03      	cmp	r3, #3
 800543c:	d107      	bne.n	800544e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800543e:	4b3f      	ldr	r3, [pc, #252]	; (800553c <HAL_RCC_ClockConfig+0x1bc>)
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005446:	2b00      	cmp	r3, #0
 8005448:	d109      	bne.n	800545e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800544a:	2301      	movs	r3, #1
 800544c:	e06f      	b.n	800552e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800544e:	4b3b      	ldr	r3, [pc, #236]	; (800553c <HAL_RCC_ClockConfig+0x1bc>)
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	f003 0302 	and.w	r3, r3, #2
 8005456:	2b00      	cmp	r3, #0
 8005458:	d101      	bne.n	800545e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800545a:	2301      	movs	r3, #1
 800545c:	e067      	b.n	800552e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800545e:	4b37      	ldr	r3, [pc, #220]	; (800553c <HAL_RCC_ClockConfig+0x1bc>)
 8005460:	689b      	ldr	r3, [r3, #8]
 8005462:	f023 0203 	bic.w	r2, r3, #3
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	685b      	ldr	r3, [r3, #4]
 800546a:	4934      	ldr	r1, [pc, #208]	; (800553c <HAL_RCC_ClockConfig+0x1bc>)
 800546c:	4313      	orrs	r3, r2
 800546e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005470:	f7fe fb1a 	bl	8003aa8 <HAL_GetTick>
 8005474:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005476:	e00a      	b.n	800548e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005478:	f7fe fb16 	bl	8003aa8 <HAL_GetTick>
 800547c:	4602      	mov	r2, r0
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	1ad3      	subs	r3, r2, r3
 8005482:	f241 3288 	movw	r2, #5000	; 0x1388
 8005486:	4293      	cmp	r3, r2
 8005488:	d901      	bls.n	800548e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800548a:	2303      	movs	r3, #3
 800548c:	e04f      	b.n	800552e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800548e:	4b2b      	ldr	r3, [pc, #172]	; (800553c <HAL_RCC_ClockConfig+0x1bc>)
 8005490:	689b      	ldr	r3, [r3, #8]
 8005492:	f003 020c 	and.w	r2, r3, #12
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	685b      	ldr	r3, [r3, #4]
 800549a:	009b      	lsls	r3, r3, #2
 800549c:	429a      	cmp	r2, r3
 800549e:	d1eb      	bne.n	8005478 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80054a0:	4b25      	ldr	r3, [pc, #148]	; (8005538 <HAL_RCC_ClockConfig+0x1b8>)
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	f003 030f 	and.w	r3, r3, #15
 80054a8:	683a      	ldr	r2, [r7, #0]
 80054aa:	429a      	cmp	r2, r3
 80054ac:	d20c      	bcs.n	80054c8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80054ae:	4b22      	ldr	r3, [pc, #136]	; (8005538 <HAL_RCC_ClockConfig+0x1b8>)
 80054b0:	683a      	ldr	r2, [r7, #0]
 80054b2:	b2d2      	uxtb	r2, r2
 80054b4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80054b6:	4b20      	ldr	r3, [pc, #128]	; (8005538 <HAL_RCC_ClockConfig+0x1b8>)
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	f003 030f 	and.w	r3, r3, #15
 80054be:	683a      	ldr	r2, [r7, #0]
 80054c0:	429a      	cmp	r2, r3
 80054c2:	d001      	beq.n	80054c8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80054c4:	2301      	movs	r3, #1
 80054c6:	e032      	b.n	800552e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	f003 0304 	and.w	r3, r3, #4
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d008      	beq.n	80054e6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80054d4:	4b19      	ldr	r3, [pc, #100]	; (800553c <HAL_RCC_ClockConfig+0x1bc>)
 80054d6:	689b      	ldr	r3, [r3, #8]
 80054d8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	68db      	ldr	r3, [r3, #12]
 80054e0:	4916      	ldr	r1, [pc, #88]	; (800553c <HAL_RCC_ClockConfig+0x1bc>)
 80054e2:	4313      	orrs	r3, r2
 80054e4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	f003 0308 	and.w	r3, r3, #8
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d009      	beq.n	8005506 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80054f2:	4b12      	ldr	r3, [pc, #72]	; (800553c <HAL_RCC_ClockConfig+0x1bc>)
 80054f4:	689b      	ldr	r3, [r3, #8]
 80054f6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	691b      	ldr	r3, [r3, #16]
 80054fe:	00db      	lsls	r3, r3, #3
 8005500:	490e      	ldr	r1, [pc, #56]	; (800553c <HAL_RCC_ClockConfig+0x1bc>)
 8005502:	4313      	orrs	r3, r2
 8005504:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005506:	f000 f821 	bl	800554c <HAL_RCC_GetSysClockFreq>
 800550a:	4601      	mov	r1, r0
 800550c:	4b0b      	ldr	r3, [pc, #44]	; (800553c <HAL_RCC_ClockConfig+0x1bc>)
 800550e:	689b      	ldr	r3, [r3, #8]
 8005510:	091b      	lsrs	r3, r3, #4
 8005512:	f003 030f 	and.w	r3, r3, #15
 8005516:	4a0a      	ldr	r2, [pc, #40]	; (8005540 <HAL_RCC_ClockConfig+0x1c0>)
 8005518:	5cd3      	ldrb	r3, [r2, r3]
 800551a:	fa21 f303 	lsr.w	r3, r1, r3
 800551e:	4a09      	ldr	r2, [pc, #36]	; (8005544 <HAL_RCC_ClockConfig+0x1c4>)
 8005520:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005522:	4b09      	ldr	r3, [pc, #36]	; (8005548 <HAL_RCC_ClockConfig+0x1c8>)
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	4618      	mov	r0, r3
 8005528:	f7fe fa7a 	bl	8003a20 <HAL_InitTick>

  return HAL_OK;
 800552c:	2300      	movs	r3, #0
}
 800552e:	4618      	mov	r0, r3
 8005530:	3710      	adds	r7, #16
 8005532:	46bd      	mov	sp, r7
 8005534:	bd80      	pop	{r7, pc}
 8005536:	bf00      	nop
 8005538:	40023c00 	.word	0x40023c00
 800553c:	40023800 	.word	0x40023800
 8005540:	0800a6cc 	.word	0x0800a6cc
 8005544:	2000087c 	.word	0x2000087c
 8005548:	20000880 	.word	0x20000880

0800554c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800554c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800554e:	b085      	sub	sp, #20
 8005550:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005552:	2300      	movs	r3, #0
 8005554:	607b      	str	r3, [r7, #4]
 8005556:	2300      	movs	r3, #0
 8005558:	60fb      	str	r3, [r7, #12]
 800555a:	2300      	movs	r3, #0
 800555c:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800555e:	2300      	movs	r3, #0
 8005560:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005562:	4b50      	ldr	r3, [pc, #320]	; (80056a4 <HAL_RCC_GetSysClockFreq+0x158>)
 8005564:	689b      	ldr	r3, [r3, #8]
 8005566:	f003 030c 	and.w	r3, r3, #12
 800556a:	2b04      	cmp	r3, #4
 800556c:	d007      	beq.n	800557e <HAL_RCC_GetSysClockFreq+0x32>
 800556e:	2b08      	cmp	r3, #8
 8005570:	d008      	beq.n	8005584 <HAL_RCC_GetSysClockFreq+0x38>
 8005572:	2b00      	cmp	r3, #0
 8005574:	f040 808d 	bne.w	8005692 <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005578:	4b4b      	ldr	r3, [pc, #300]	; (80056a8 <HAL_RCC_GetSysClockFreq+0x15c>)
 800557a:	60bb      	str	r3, [r7, #8]
       break;
 800557c:	e08c      	b.n	8005698 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800557e:	4b4b      	ldr	r3, [pc, #300]	; (80056ac <HAL_RCC_GetSysClockFreq+0x160>)
 8005580:	60bb      	str	r3, [r7, #8]
      break;
 8005582:	e089      	b.n	8005698 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005584:	4b47      	ldr	r3, [pc, #284]	; (80056a4 <HAL_RCC_GetSysClockFreq+0x158>)
 8005586:	685b      	ldr	r3, [r3, #4]
 8005588:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800558c:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800558e:	4b45      	ldr	r3, [pc, #276]	; (80056a4 <HAL_RCC_GetSysClockFreq+0x158>)
 8005590:	685b      	ldr	r3, [r3, #4]
 8005592:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005596:	2b00      	cmp	r3, #0
 8005598:	d023      	beq.n	80055e2 <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800559a:	4b42      	ldr	r3, [pc, #264]	; (80056a4 <HAL_RCC_GetSysClockFreq+0x158>)
 800559c:	685b      	ldr	r3, [r3, #4]
 800559e:	099b      	lsrs	r3, r3, #6
 80055a0:	f04f 0400 	mov.w	r4, #0
 80055a4:	f240 11ff 	movw	r1, #511	; 0x1ff
 80055a8:	f04f 0200 	mov.w	r2, #0
 80055ac:	ea03 0501 	and.w	r5, r3, r1
 80055b0:	ea04 0602 	and.w	r6, r4, r2
 80055b4:	4a3d      	ldr	r2, [pc, #244]	; (80056ac <HAL_RCC_GetSysClockFreq+0x160>)
 80055b6:	fb02 f106 	mul.w	r1, r2, r6
 80055ba:	2200      	movs	r2, #0
 80055bc:	fb02 f205 	mul.w	r2, r2, r5
 80055c0:	440a      	add	r2, r1
 80055c2:	493a      	ldr	r1, [pc, #232]	; (80056ac <HAL_RCC_GetSysClockFreq+0x160>)
 80055c4:	fba5 0101 	umull	r0, r1, r5, r1
 80055c8:	1853      	adds	r3, r2, r1
 80055ca:	4619      	mov	r1, r3
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	f04f 0400 	mov.w	r4, #0
 80055d2:	461a      	mov	r2, r3
 80055d4:	4623      	mov	r3, r4
 80055d6:	f7fb fae7 	bl	8000ba8 <__aeabi_uldivmod>
 80055da:	4603      	mov	r3, r0
 80055dc:	460c      	mov	r4, r1
 80055de:	60fb      	str	r3, [r7, #12]
 80055e0:	e049      	b.n	8005676 <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80055e2:	4b30      	ldr	r3, [pc, #192]	; (80056a4 <HAL_RCC_GetSysClockFreq+0x158>)
 80055e4:	685b      	ldr	r3, [r3, #4]
 80055e6:	099b      	lsrs	r3, r3, #6
 80055e8:	f04f 0400 	mov.w	r4, #0
 80055ec:	f240 11ff 	movw	r1, #511	; 0x1ff
 80055f0:	f04f 0200 	mov.w	r2, #0
 80055f4:	ea03 0501 	and.w	r5, r3, r1
 80055f8:	ea04 0602 	and.w	r6, r4, r2
 80055fc:	4629      	mov	r1, r5
 80055fe:	4632      	mov	r2, r6
 8005600:	f04f 0300 	mov.w	r3, #0
 8005604:	f04f 0400 	mov.w	r4, #0
 8005608:	0154      	lsls	r4, r2, #5
 800560a:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800560e:	014b      	lsls	r3, r1, #5
 8005610:	4619      	mov	r1, r3
 8005612:	4622      	mov	r2, r4
 8005614:	1b49      	subs	r1, r1, r5
 8005616:	eb62 0206 	sbc.w	r2, r2, r6
 800561a:	f04f 0300 	mov.w	r3, #0
 800561e:	f04f 0400 	mov.w	r4, #0
 8005622:	0194      	lsls	r4, r2, #6
 8005624:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8005628:	018b      	lsls	r3, r1, #6
 800562a:	1a5b      	subs	r3, r3, r1
 800562c:	eb64 0402 	sbc.w	r4, r4, r2
 8005630:	f04f 0100 	mov.w	r1, #0
 8005634:	f04f 0200 	mov.w	r2, #0
 8005638:	00e2      	lsls	r2, r4, #3
 800563a:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800563e:	00d9      	lsls	r1, r3, #3
 8005640:	460b      	mov	r3, r1
 8005642:	4614      	mov	r4, r2
 8005644:	195b      	adds	r3, r3, r5
 8005646:	eb44 0406 	adc.w	r4, r4, r6
 800564a:	f04f 0100 	mov.w	r1, #0
 800564e:	f04f 0200 	mov.w	r2, #0
 8005652:	02a2      	lsls	r2, r4, #10
 8005654:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8005658:	0299      	lsls	r1, r3, #10
 800565a:	460b      	mov	r3, r1
 800565c:	4614      	mov	r4, r2
 800565e:	4618      	mov	r0, r3
 8005660:	4621      	mov	r1, r4
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	f04f 0400 	mov.w	r4, #0
 8005668:	461a      	mov	r2, r3
 800566a:	4623      	mov	r3, r4
 800566c:	f7fb fa9c 	bl	8000ba8 <__aeabi_uldivmod>
 8005670:	4603      	mov	r3, r0
 8005672:	460c      	mov	r4, r1
 8005674:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005676:	4b0b      	ldr	r3, [pc, #44]	; (80056a4 <HAL_RCC_GetSysClockFreq+0x158>)
 8005678:	685b      	ldr	r3, [r3, #4]
 800567a:	0c1b      	lsrs	r3, r3, #16
 800567c:	f003 0303 	and.w	r3, r3, #3
 8005680:	3301      	adds	r3, #1
 8005682:	005b      	lsls	r3, r3, #1
 8005684:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8005686:	68fa      	ldr	r2, [r7, #12]
 8005688:	683b      	ldr	r3, [r7, #0]
 800568a:	fbb2 f3f3 	udiv	r3, r2, r3
 800568e:	60bb      	str	r3, [r7, #8]
      break;
 8005690:	e002      	b.n	8005698 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005692:	4b05      	ldr	r3, [pc, #20]	; (80056a8 <HAL_RCC_GetSysClockFreq+0x15c>)
 8005694:	60bb      	str	r3, [r7, #8]
      break;
 8005696:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005698:	68bb      	ldr	r3, [r7, #8]
}
 800569a:	4618      	mov	r0, r3
 800569c:	3714      	adds	r7, #20
 800569e:	46bd      	mov	sp, r7
 80056a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80056a2:	bf00      	nop
 80056a4:	40023800 	.word	0x40023800
 80056a8:	00f42400 	.word	0x00f42400
 80056ac:	017d7840 	.word	0x017d7840

080056b0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80056b0:	b480      	push	{r7}
 80056b2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80056b4:	4b03      	ldr	r3, [pc, #12]	; (80056c4 <HAL_RCC_GetHCLKFreq+0x14>)
 80056b6:	681b      	ldr	r3, [r3, #0]
}
 80056b8:	4618      	mov	r0, r3
 80056ba:	46bd      	mov	sp, r7
 80056bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056c0:	4770      	bx	lr
 80056c2:	bf00      	nop
 80056c4:	2000087c 	.word	0x2000087c

080056c8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80056c8:	b580      	push	{r7, lr}
 80056ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80056cc:	f7ff fff0 	bl	80056b0 <HAL_RCC_GetHCLKFreq>
 80056d0:	4601      	mov	r1, r0
 80056d2:	4b05      	ldr	r3, [pc, #20]	; (80056e8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80056d4:	689b      	ldr	r3, [r3, #8]
 80056d6:	0a9b      	lsrs	r3, r3, #10
 80056d8:	f003 0307 	and.w	r3, r3, #7
 80056dc:	4a03      	ldr	r2, [pc, #12]	; (80056ec <HAL_RCC_GetPCLK1Freq+0x24>)
 80056de:	5cd3      	ldrb	r3, [r2, r3]
 80056e0:	fa21 f303 	lsr.w	r3, r1, r3
}
 80056e4:	4618      	mov	r0, r3
 80056e6:	bd80      	pop	{r7, pc}
 80056e8:	40023800 	.word	0x40023800
 80056ec:	0800a6dc 	.word	0x0800a6dc

080056f0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80056f0:	b580      	push	{r7, lr}
 80056f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80056f4:	f7ff ffdc 	bl	80056b0 <HAL_RCC_GetHCLKFreq>
 80056f8:	4601      	mov	r1, r0
 80056fa:	4b05      	ldr	r3, [pc, #20]	; (8005710 <HAL_RCC_GetPCLK2Freq+0x20>)
 80056fc:	689b      	ldr	r3, [r3, #8]
 80056fe:	0b5b      	lsrs	r3, r3, #13
 8005700:	f003 0307 	and.w	r3, r3, #7
 8005704:	4a03      	ldr	r2, [pc, #12]	; (8005714 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005706:	5cd3      	ldrb	r3, [r2, r3]
 8005708:	fa21 f303 	lsr.w	r3, r1, r3
}
 800570c:	4618      	mov	r0, r3
 800570e:	bd80      	pop	{r7, pc}
 8005710:	40023800 	.word	0x40023800
 8005714:	0800a6dc 	.word	0x0800a6dc

08005718 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005718:	b580      	push	{r7, lr}
 800571a:	b082      	sub	sp, #8
 800571c:	af00      	add	r7, sp, #0
 800571e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	2b00      	cmp	r3, #0
 8005724:	d101      	bne.n	800572a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005726:	2301      	movs	r3, #1
 8005728:	e056      	b.n	80057d8 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	2200      	movs	r2, #0
 800572e:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005736:	b2db      	uxtb	r3, r3
 8005738:	2b00      	cmp	r3, #0
 800573a:	d106      	bne.n	800574a <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	2200      	movs	r2, #0
 8005740:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005744:	6878      	ldr	r0, [r7, #4]
 8005746:	f7fd fbb7 	bl	8002eb8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	2202      	movs	r2, #2
 800574e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	681a      	ldr	r2, [r3, #0]
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005760:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	685a      	ldr	r2, [r3, #4]
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	689b      	ldr	r3, [r3, #8]
 800576a:	431a      	orrs	r2, r3
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	68db      	ldr	r3, [r3, #12]
 8005770:	431a      	orrs	r2, r3
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	691b      	ldr	r3, [r3, #16]
 8005776:	431a      	orrs	r2, r3
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	695b      	ldr	r3, [r3, #20]
 800577c:	431a      	orrs	r2, r3
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	699b      	ldr	r3, [r3, #24]
 8005782:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005786:	431a      	orrs	r2, r3
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	69db      	ldr	r3, [r3, #28]
 800578c:	431a      	orrs	r2, r3
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	6a1b      	ldr	r3, [r3, #32]
 8005792:	ea42 0103 	orr.w	r1, r2, r3
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	430a      	orrs	r2, r1
 80057a0:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	699b      	ldr	r3, [r3, #24]
 80057a6:	0c1b      	lsrs	r3, r3, #16
 80057a8:	f003 0104 	and.w	r1, r3, #4
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	430a      	orrs	r2, r1
 80057b6:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	69da      	ldr	r2, [r3, #28]
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80057c6:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	2200      	movs	r2, #0
 80057cc:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	2201      	movs	r2, #1
 80057d2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80057d6:	2300      	movs	r3, #0
}
 80057d8:	4618      	mov	r0, r3
 80057da:	3708      	adds	r7, #8
 80057dc:	46bd      	mov	sp, r7
 80057de:	bd80      	pop	{r7, pc}

080057e0 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80057e0:	b580      	push	{r7, lr}
 80057e2:	b088      	sub	sp, #32
 80057e4:	af00      	add	r7, sp, #0
 80057e6:	60f8      	str	r0, [r7, #12]
 80057e8:	60b9      	str	r1, [r7, #8]
 80057ea:	603b      	str	r3, [r7, #0]
 80057ec:	4613      	mov	r3, r2
 80057ee:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80057f0:	2300      	movs	r3, #0
 80057f2:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80057fa:	2b01      	cmp	r3, #1
 80057fc:	d101      	bne.n	8005802 <HAL_SPI_Transmit+0x22>
 80057fe:	2302      	movs	r3, #2
 8005800:	e11e      	b.n	8005a40 <HAL_SPI_Transmit+0x260>
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	2201      	movs	r2, #1
 8005806:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800580a:	f7fe f94d 	bl	8003aa8 <HAL_GetTick>
 800580e:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8005810:	88fb      	ldrh	r3, [r7, #6]
 8005812:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800581a:	b2db      	uxtb	r3, r3
 800581c:	2b01      	cmp	r3, #1
 800581e:	d002      	beq.n	8005826 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8005820:	2302      	movs	r3, #2
 8005822:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005824:	e103      	b.n	8005a2e <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 8005826:	68bb      	ldr	r3, [r7, #8]
 8005828:	2b00      	cmp	r3, #0
 800582a:	d002      	beq.n	8005832 <HAL_SPI_Transmit+0x52>
 800582c:	88fb      	ldrh	r3, [r7, #6]
 800582e:	2b00      	cmp	r3, #0
 8005830:	d102      	bne.n	8005838 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8005832:	2301      	movs	r3, #1
 8005834:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005836:	e0fa      	b.n	8005a2e <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	2203      	movs	r2, #3
 800583c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	2200      	movs	r2, #0
 8005844:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	68ba      	ldr	r2, [r7, #8]
 800584a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	88fa      	ldrh	r2, [r7, #6]
 8005850:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	88fa      	ldrh	r2, [r7, #6]
 8005856:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	2200      	movs	r2, #0
 800585c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	2200      	movs	r2, #0
 8005862:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	2200      	movs	r2, #0
 8005868:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	2200      	movs	r2, #0
 800586e:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	2200      	movs	r2, #0
 8005874:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	689b      	ldr	r3, [r3, #8]
 800587a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800587e:	d107      	bne.n	8005890 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	681a      	ldr	r2, [r3, #0]
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800588e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800589a:	2b40      	cmp	r3, #64	; 0x40
 800589c:	d007      	beq.n	80058ae <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	681a      	ldr	r2, [r3, #0]
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80058ac:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	68db      	ldr	r3, [r3, #12]
 80058b2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80058b6:	d14b      	bne.n	8005950 <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	685b      	ldr	r3, [r3, #4]
 80058bc:	2b00      	cmp	r3, #0
 80058be:	d002      	beq.n	80058c6 <HAL_SPI_Transmit+0xe6>
 80058c0:	8afb      	ldrh	r3, [r7, #22]
 80058c2:	2b01      	cmp	r3, #1
 80058c4:	d13e      	bne.n	8005944 <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80058ca:	881a      	ldrh	r2, [r3, #0]
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80058d6:	1c9a      	adds	r2, r3, #2
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80058e0:	b29b      	uxth	r3, r3
 80058e2:	3b01      	subs	r3, #1
 80058e4:	b29a      	uxth	r2, r3
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80058ea:	e02b      	b.n	8005944 <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	689b      	ldr	r3, [r3, #8]
 80058f2:	f003 0302 	and.w	r3, r3, #2
 80058f6:	2b02      	cmp	r3, #2
 80058f8:	d112      	bne.n	8005920 <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80058fe:	881a      	ldrh	r2, [r3, #0]
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800590a:	1c9a      	adds	r2, r3, #2
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005914:	b29b      	uxth	r3, r3
 8005916:	3b01      	subs	r3, #1
 8005918:	b29a      	uxth	r2, r3
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	86da      	strh	r2, [r3, #54]	; 0x36
 800591e:	e011      	b.n	8005944 <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005920:	f7fe f8c2 	bl	8003aa8 <HAL_GetTick>
 8005924:	4602      	mov	r2, r0
 8005926:	69bb      	ldr	r3, [r7, #24]
 8005928:	1ad3      	subs	r3, r2, r3
 800592a:	683a      	ldr	r2, [r7, #0]
 800592c:	429a      	cmp	r2, r3
 800592e:	d803      	bhi.n	8005938 <HAL_SPI_Transmit+0x158>
 8005930:	683b      	ldr	r3, [r7, #0]
 8005932:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005936:	d102      	bne.n	800593e <HAL_SPI_Transmit+0x15e>
 8005938:	683b      	ldr	r3, [r7, #0]
 800593a:	2b00      	cmp	r3, #0
 800593c:	d102      	bne.n	8005944 <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 800593e:	2303      	movs	r3, #3
 8005940:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005942:	e074      	b.n	8005a2e <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005948:	b29b      	uxth	r3, r3
 800594a:	2b00      	cmp	r3, #0
 800594c:	d1ce      	bne.n	80058ec <HAL_SPI_Transmit+0x10c>
 800594e:	e04c      	b.n	80059ea <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	685b      	ldr	r3, [r3, #4]
 8005954:	2b00      	cmp	r3, #0
 8005956:	d002      	beq.n	800595e <HAL_SPI_Transmit+0x17e>
 8005958:	8afb      	ldrh	r3, [r7, #22]
 800595a:	2b01      	cmp	r3, #1
 800595c:	d140      	bne.n	80059e0 <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	330c      	adds	r3, #12
 8005968:	7812      	ldrb	r2, [r2, #0]
 800596a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005970:	1c5a      	adds	r2, r3, #1
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800597a:	b29b      	uxth	r3, r3
 800597c:	3b01      	subs	r3, #1
 800597e:	b29a      	uxth	r2, r3
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8005984:	e02c      	b.n	80059e0 <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	689b      	ldr	r3, [r3, #8]
 800598c:	f003 0302 	and.w	r3, r3, #2
 8005990:	2b02      	cmp	r3, #2
 8005992:	d113      	bne.n	80059bc <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	330c      	adds	r3, #12
 800599e:	7812      	ldrb	r2, [r2, #0]
 80059a0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059a6:	1c5a      	adds	r2, r3, #1
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80059b0:	b29b      	uxth	r3, r3
 80059b2:	3b01      	subs	r3, #1
 80059b4:	b29a      	uxth	r2, r3
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	86da      	strh	r2, [r3, #54]	; 0x36
 80059ba:	e011      	b.n	80059e0 <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80059bc:	f7fe f874 	bl	8003aa8 <HAL_GetTick>
 80059c0:	4602      	mov	r2, r0
 80059c2:	69bb      	ldr	r3, [r7, #24]
 80059c4:	1ad3      	subs	r3, r2, r3
 80059c6:	683a      	ldr	r2, [r7, #0]
 80059c8:	429a      	cmp	r2, r3
 80059ca:	d803      	bhi.n	80059d4 <HAL_SPI_Transmit+0x1f4>
 80059cc:	683b      	ldr	r3, [r7, #0]
 80059ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80059d2:	d102      	bne.n	80059da <HAL_SPI_Transmit+0x1fa>
 80059d4:	683b      	ldr	r3, [r7, #0]
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d102      	bne.n	80059e0 <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 80059da:	2303      	movs	r3, #3
 80059dc:	77fb      	strb	r3, [r7, #31]
          goto error;
 80059de:	e026      	b.n	8005a2e <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80059e4:	b29b      	uxth	r3, r3
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	d1cd      	bne.n	8005986 <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80059ea:	69ba      	ldr	r2, [r7, #24]
 80059ec:	6839      	ldr	r1, [r7, #0]
 80059ee:	68f8      	ldr	r0, [r7, #12]
 80059f0:	f000 fc94 	bl	800631c <SPI_EndRxTxTransaction>
 80059f4:	4603      	mov	r3, r0
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d002      	beq.n	8005a00 <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	2220      	movs	r2, #32
 80059fe:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	689b      	ldr	r3, [r3, #8]
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	d10a      	bne.n	8005a1e <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005a08:	2300      	movs	r3, #0
 8005a0a:	613b      	str	r3, [r7, #16]
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	68db      	ldr	r3, [r3, #12]
 8005a12:	613b      	str	r3, [r7, #16]
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	689b      	ldr	r3, [r3, #8]
 8005a1a:	613b      	str	r3, [r7, #16]
 8005a1c:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d002      	beq.n	8005a2c <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 8005a26:	2301      	movs	r3, #1
 8005a28:	77fb      	strb	r3, [r7, #31]
 8005a2a:	e000      	b.n	8005a2e <HAL_SPI_Transmit+0x24e>
  }

error:
 8005a2c:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	2201      	movs	r2, #1
 8005a32:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	2200      	movs	r2, #0
 8005a3a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005a3e:	7ffb      	ldrb	r3, [r7, #31]
}
 8005a40:	4618      	mov	r0, r3
 8005a42:	3720      	adds	r7, #32
 8005a44:	46bd      	mov	sp, r7
 8005a46:	bd80      	pop	{r7, pc}

08005a48 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8005a48:	b580      	push	{r7, lr}
 8005a4a:	b08c      	sub	sp, #48	; 0x30
 8005a4c:	af00      	add	r7, sp, #0
 8005a4e:	60f8      	str	r0, [r7, #12]
 8005a50:	60b9      	str	r1, [r7, #8]
 8005a52:	607a      	str	r2, [r7, #4]
 8005a54:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005a56:	2301      	movs	r3, #1
 8005a58:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8005a5a:	2300      	movs	r3, #0
 8005a5c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005a66:	2b01      	cmp	r3, #1
 8005a68:	d101      	bne.n	8005a6e <HAL_SPI_TransmitReceive+0x26>
 8005a6a:	2302      	movs	r3, #2
 8005a6c:	e18a      	b.n	8005d84 <HAL_SPI_TransmitReceive+0x33c>
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	2201      	movs	r2, #1
 8005a72:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005a76:	f7fe f817 	bl	8003aa8 <HAL_GetTick>
 8005a7a:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005a82:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	685b      	ldr	r3, [r3, #4]
 8005a8a:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8005a8c:	887b      	ldrh	r3, [r7, #2]
 8005a8e:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005a90:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005a94:	2b01      	cmp	r3, #1
 8005a96:	d00f      	beq.n	8005ab8 <HAL_SPI_TransmitReceive+0x70>
 8005a98:	69fb      	ldr	r3, [r7, #28]
 8005a9a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005a9e:	d107      	bne.n	8005ab0 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	689b      	ldr	r3, [r3, #8]
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d103      	bne.n	8005ab0 <HAL_SPI_TransmitReceive+0x68>
 8005aa8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005aac:	2b04      	cmp	r3, #4
 8005aae:	d003      	beq.n	8005ab8 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8005ab0:	2302      	movs	r3, #2
 8005ab2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8005ab6:	e15b      	b.n	8005d70 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005ab8:	68bb      	ldr	r3, [r7, #8]
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d005      	beq.n	8005aca <HAL_SPI_TransmitReceive+0x82>
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	d002      	beq.n	8005aca <HAL_SPI_TransmitReceive+0x82>
 8005ac4:	887b      	ldrh	r3, [r7, #2]
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d103      	bne.n	8005ad2 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8005aca:	2301      	movs	r3, #1
 8005acc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8005ad0:	e14e      	b.n	8005d70 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005ad8:	b2db      	uxtb	r3, r3
 8005ada:	2b04      	cmp	r3, #4
 8005adc:	d003      	beq.n	8005ae6 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	2205      	movs	r2, #5
 8005ae2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	2200      	movs	r2, #0
 8005aea:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	687a      	ldr	r2, [r7, #4]
 8005af0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	887a      	ldrh	r2, [r7, #2]
 8005af6:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	887a      	ldrh	r2, [r7, #2]
 8005afc:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	68ba      	ldr	r2, [r7, #8]
 8005b02:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	887a      	ldrh	r2, [r7, #2]
 8005b08:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	887a      	ldrh	r2, [r7, #2]
 8005b0e:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	2200      	movs	r2, #0
 8005b14:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	2200      	movs	r2, #0
 8005b1a:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b26:	2b40      	cmp	r3, #64	; 0x40
 8005b28:	d007      	beq.n	8005b3a <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	681a      	ldr	r2, [r3, #0]
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005b38:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	68db      	ldr	r3, [r3, #12]
 8005b3e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005b42:	d178      	bne.n	8005c36 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	685b      	ldr	r3, [r3, #4]
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	d002      	beq.n	8005b52 <HAL_SPI_TransmitReceive+0x10a>
 8005b4c:	8b7b      	ldrh	r3, [r7, #26]
 8005b4e:	2b01      	cmp	r3, #1
 8005b50:	d166      	bne.n	8005c20 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b56:	881a      	ldrh	r2, [r3, #0]
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b62:	1c9a      	adds	r2, r3, #2
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005b6c:	b29b      	uxth	r3, r3
 8005b6e:	3b01      	subs	r3, #1
 8005b70:	b29a      	uxth	r2, r3
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005b76:	e053      	b.n	8005c20 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	689b      	ldr	r3, [r3, #8]
 8005b7e:	f003 0302 	and.w	r3, r3, #2
 8005b82:	2b02      	cmp	r3, #2
 8005b84:	d11b      	bne.n	8005bbe <HAL_SPI_TransmitReceive+0x176>
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005b8a:	b29b      	uxth	r3, r3
 8005b8c:	2b00      	cmp	r3, #0
 8005b8e:	d016      	beq.n	8005bbe <HAL_SPI_TransmitReceive+0x176>
 8005b90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b92:	2b01      	cmp	r3, #1
 8005b94:	d113      	bne.n	8005bbe <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b9a:	881a      	ldrh	r2, [r3, #0]
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ba6:	1c9a      	adds	r2, r3, #2
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005bb0:	b29b      	uxth	r3, r3
 8005bb2:	3b01      	subs	r3, #1
 8005bb4:	b29a      	uxth	r2, r3
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005bba:	2300      	movs	r3, #0
 8005bbc:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	689b      	ldr	r3, [r3, #8]
 8005bc4:	f003 0301 	and.w	r3, r3, #1
 8005bc8:	2b01      	cmp	r3, #1
 8005bca:	d119      	bne.n	8005c00 <HAL_SPI_TransmitReceive+0x1b8>
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005bd0:	b29b      	uxth	r3, r3
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d014      	beq.n	8005c00 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	68da      	ldr	r2, [r3, #12]
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005be0:	b292      	uxth	r2, r2
 8005be2:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005be8:	1c9a      	adds	r2, r3, #2
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005bf2:	b29b      	uxth	r3, r3
 8005bf4:	3b01      	subs	r3, #1
 8005bf6:	b29a      	uxth	r2, r3
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005bfc:	2301      	movs	r3, #1
 8005bfe:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005c00:	f7fd ff52 	bl	8003aa8 <HAL_GetTick>
 8005c04:	4602      	mov	r2, r0
 8005c06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c08:	1ad3      	subs	r3, r2, r3
 8005c0a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005c0c:	429a      	cmp	r2, r3
 8005c0e:	d807      	bhi.n	8005c20 <HAL_SPI_TransmitReceive+0x1d8>
 8005c10:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005c12:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c16:	d003      	beq.n	8005c20 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8005c18:	2303      	movs	r3, #3
 8005c1a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8005c1e:	e0a7      	b.n	8005d70 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005c24:	b29b      	uxth	r3, r3
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d1a6      	bne.n	8005b78 <HAL_SPI_TransmitReceive+0x130>
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005c2e:	b29b      	uxth	r3, r3
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d1a1      	bne.n	8005b78 <HAL_SPI_TransmitReceive+0x130>
 8005c34:	e07c      	b.n	8005d30 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	685b      	ldr	r3, [r3, #4]
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d002      	beq.n	8005c44 <HAL_SPI_TransmitReceive+0x1fc>
 8005c3e:	8b7b      	ldrh	r3, [r7, #26]
 8005c40:	2b01      	cmp	r3, #1
 8005c42:	d16b      	bne.n	8005d1c <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	330c      	adds	r3, #12
 8005c4e:	7812      	ldrb	r2, [r2, #0]
 8005c50:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c56:	1c5a      	adds	r2, r3, #1
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005c60:	b29b      	uxth	r3, r3
 8005c62:	3b01      	subs	r3, #1
 8005c64:	b29a      	uxth	r2, r3
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005c6a:	e057      	b.n	8005d1c <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	689b      	ldr	r3, [r3, #8]
 8005c72:	f003 0302 	and.w	r3, r3, #2
 8005c76:	2b02      	cmp	r3, #2
 8005c78:	d11c      	bne.n	8005cb4 <HAL_SPI_TransmitReceive+0x26c>
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005c7e:	b29b      	uxth	r3, r3
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	d017      	beq.n	8005cb4 <HAL_SPI_TransmitReceive+0x26c>
 8005c84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005c86:	2b01      	cmp	r3, #1
 8005c88:	d114      	bne.n	8005cb4 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	330c      	adds	r3, #12
 8005c94:	7812      	ldrb	r2, [r2, #0]
 8005c96:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c9c:	1c5a      	adds	r2, r3, #1
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005ca6:	b29b      	uxth	r3, r3
 8005ca8:	3b01      	subs	r3, #1
 8005caa:	b29a      	uxth	r2, r3
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005cb0:	2300      	movs	r3, #0
 8005cb2:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	689b      	ldr	r3, [r3, #8]
 8005cba:	f003 0301 	and.w	r3, r3, #1
 8005cbe:	2b01      	cmp	r3, #1
 8005cc0:	d119      	bne.n	8005cf6 <HAL_SPI_TransmitReceive+0x2ae>
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005cc6:	b29b      	uxth	r3, r3
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	d014      	beq.n	8005cf6 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	68da      	ldr	r2, [r3, #12]
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005cd6:	b2d2      	uxtb	r2, r2
 8005cd8:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005cde:	1c5a      	adds	r2, r3, #1
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005ce8:	b29b      	uxth	r3, r3
 8005cea:	3b01      	subs	r3, #1
 8005cec:	b29a      	uxth	r2, r3
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005cf2:	2301      	movs	r3, #1
 8005cf4:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005cf6:	f7fd fed7 	bl	8003aa8 <HAL_GetTick>
 8005cfa:	4602      	mov	r2, r0
 8005cfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cfe:	1ad3      	subs	r3, r2, r3
 8005d00:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005d02:	429a      	cmp	r2, r3
 8005d04:	d803      	bhi.n	8005d0e <HAL_SPI_TransmitReceive+0x2c6>
 8005d06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d0c:	d102      	bne.n	8005d14 <HAL_SPI_TransmitReceive+0x2cc>
 8005d0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d10:	2b00      	cmp	r3, #0
 8005d12:	d103      	bne.n	8005d1c <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8005d14:	2303      	movs	r3, #3
 8005d16:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8005d1a:	e029      	b.n	8005d70 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005d20:	b29b      	uxth	r3, r3
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	d1a2      	bne.n	8005c6c <HAL_SPI_TransmitReceive+0x224>
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005d2a:	b29b      	uxth	r3, r3
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	d19d      	bne.n	8005c6c <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005d30:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005d32:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005d34:	68f8      	ldr	r0, [r7, #12]
 8005d36:	f000 faf1 	bl	800631c <SPI_EndRxTxTransaction>
 8005d3a:	4603      	mov	r3, r0
 8005d3c:	2b00      	cmp	r3, #0
 8005d3e:	d006      	beq.n	8005d4e <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8005d40:	2301      	movs	r3, #1
 8005d42:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	2220      	movs	r2, #32
 8005d4a:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8005d4c:	e010      	b.n	8005d70 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	689b      	ldr	r3, [r3, #8]
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	d10b      	bne.n	8005d6e <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005d56:	2300      	movs	r3, #0
 8005d58:	617b      	str	r3, [r7, #20]
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	68db      	ldr	r3, [r3, #12]
 8005d60:	617b      	str	r3, [r7, #20]
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	689b      	ldr	r3, [r3, #8]
 8005d68:	617b      	str	r3, [r7, #20]
 8005d6a:	697b      	ldr	r3, [r7, #20]
 8005d6c:	e000      	b.n	8005d70 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8005d6e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	2201      	movs	r2, #1
 8005d74:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	2200      	movs	r2, #0
 8005d7c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005d80:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8005d84:	4618      	mov	r0, r3
 8005d86:	3730      	adds	r7, #48	; 0x30
 8005d88:	46bd      	mov	sp, r7
 8005d8a:	bd80      	pop	{r7, pc}

08005d8c <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 8005d8c:	b580      	push	{r7, lr}
 8005d8e:	b086      	sub	sp, #24
 8005d90:	af00      	add	r7, sp, #0
 8005d92:	60f8      	str	r0, [r7, #12]
 8005d94:	60b9      	str	r1, [r7, #8]
 8005d96:	607a      	str	r2, [r7, #4]
 8005d98:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005d9a:	2300      	movs	r3, #0
 8005d9c:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005da4:	2b01      	cmp	r3, #1
 8005da6:	d101      	bne.n	8005dac <HAL_SPI_TransmitReceive_DMA+0x20>
 8005da8:	2302      	movs	r3, #2
 8005daa:	e0e3      	b.n	8005f74 <HAL_SPI_TransmitReceive_DMA+0x1e8>
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	2201      	movs	r2, #1
 8005db0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005dba:	75bb      	strb	r3, [r7, #22]
  tmp_mode            = hspi->Init.Mode;
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	685b      	ldr	r3, [r3, #4]
 8005dc0:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 8005dc2:	7dbb      	ldrb	r3, [r7, #22]
 8005dc4:	2b01      	cmp	r3, #1
 8005dc6:	d00d      	beq.n	8005de4 <HAL_SPI_TransmitReceive_DMA+0x58>
 8005dc8:	693b      	ldr	r3, [r7, #16]
 8005dca:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005dce:	d106      	bne.n	8005dde <HAL_SPI_TransmitReceive_DMA+0x52>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	689b      	ldr	r3, [r3, #8]
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	d102      	bne.n	8005dde <HAL_SPI_TransmitReceive_DMA+0x52>
 8005dd8:	7dbb      	ldrb	r3, [r7, #22]
 8005dda:	2b04      	cmp	r3, #4
 8005ddc:	d002      	beq.n	8005de4 <HAL_SPI_TransmitReceive_DMA+0x58>
  {
    errorcode = HAL_BUSY;
 8005dde:	2302      	movs	r3, #2
 8005de0:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005de2:	e0c2      	b.n	8005f6a <HAL_SPI_TransmitReceive_DMA+0x1de>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005de4:	68bb      	ldr	r3, [r7, #8]
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d005      	beq.n	8005df6 <HAL_SPI_TransmitReceive_DMA+0x6a>
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	d002      	beq.n	8005df6 <HAL_SPI_TransmitReceive_DMA+0x6a>
 8005df0:	887b      	ldrh	r3, [r7, #2]
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d102      	bne.n	8005dfc <HAL_SPI_TransmitReceive_DMA+0x70>
  {
    errorcode = HAL_ERROR;
 8005df6:	2301      	movs	r3, #1
 8005df8:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005dfa:	e0b6      	b.n	8005f6a <HAL_SPI_TransmitReceive_DMA+0x1de>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005e02:	b2db      	uxtb	r3, r3
 8005e04:	2b04      	cmp	r3, #4
 8005e06:	d003      	beq.n	8005e10 <HAL_SPI_TransmitReceive_DMA+0x84>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	2205      	movs	r2, #5
 8005e0c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	2200      	movs	r2, #0
 8005e14:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	68ba      	ldr	r2, [r7, #8]
 8005e1a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	887a      	ldrh	r2, [r7, #2]
 8005e20:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	887a      	ldrh	r2, [r7, #2]
 8005e26:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	687a      	ldr	r2, [r7, #4]
 8005e2c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	887a      	ldrh	r2, [r7, #2]
 8005e32:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	887a      	ldrh	r2, [r7, #2]
 8005e38:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	2200      	movs	r2, #0
 8005e3e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	2200      	movs	r2, #0
 8005e44:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005e4c:	b2db      	uxtb	r3, r3
 8005e4e:	2b04      	cmp	r3, #4
 8005e50:	d108      	bne.n	8005e64 <HAL_SPI_TransmitReceive_DMA+0xd8>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005e56:	4a49      	ldr	r2, [pc, #292]	; (8005f7c <HAL_SPI_TransmitReceive_DMA+0x1f0>)
 8005e58:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005e5e:	4a48      	ldr	r2, [pc, #288]	; (8005f80 <HAL_SPI_TransmitReceive_DMA+0x1f4>)
 8005e60:	63da      	str	r2, [r3, #60]	; 0x3c
 8005e62:	e007      	b.n	8005e74 <HAL_SPI_TransmitReceive_DMA+0xe8>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005e68:	4a46      	ldr	r2, [pc, #280]	; (8005f84 <HAL_SPI_TransmitReceive_DMA+0x1f8>)
 8005e6a:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005e70:	4a45      	ldr	r2, [pc, #276]	; (8005f88 <HAL_SPI_TransmitReceive_DMA+0x1fc>)
 8005e72:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005e78:	4a44      	ldr	r2, [pc, #272]	; (8005f8c <HAL_SPI_TransmitReceive_DMA+0x200>)
 8005e7a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005e80:	2200      	movs	r2, #0
 8005e82:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	330c      	adds	r3, #12
 8005e8e:	4619      	mov	r1, r3
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e94:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005e9a:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8005e9c:	f7fe fa54 	bl	8004348 <HAL_DMA_Start_IT>
 8005ea0:	4603      	mov	r3, r0
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	d00c      	beq.n	8005ec0 <HAL_SPI_TransmitReceive_DMA+0x134>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005eaa:	f043 0210 	orr.w	r2, r3, #16
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	655a      	str	r2, [r3, #84]	; 0x54
    errorcode = HAL_ERROR;
 8005eb2:	2301      	movs	r3, #1
 8005eb4:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	2201      	movs	r2, #1
 8005eba:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    goto error;
 8005ebe:	e054      	b.n	8005f6a <HAL_SPI_TransmitReceive_DMA+0x1de>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	685a      	ldr	r2, [r3, #4]
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	f042 0201 	orr.w	r2, r2, #1
 8005ece:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005ed4:	2200      	movs	r2, #0
 8005ed6:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->hdmatx->XferCpltCallback     = NULL;
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005edc:	2200      	movs	r2, #0
 8005ede:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi->hdmatx->XferErrorCallback    = NULL;
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005ee4:	2200      	movs	r2, #0
 8005ee6:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->hdmatx->XferAbortCallback    = NULL;
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005eec:	2200      	movs	r2, #0
 8005eee:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	6c98      	ldr	r0, [r3, #72]	; 0x48
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ef8:	4619      	mov	r1, r3
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	330c      	adds	r3, #12
 8005f00:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005f06:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8005f08:	f7fe fa1e 	bl	8004348 <HAL_DMA_Start_IT>
 8005f0c:	4603      	mov	r3, r0
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d00c      	beq.n	8005f2c <HAL_SPI_TransmitReceive_DMA+0x1a0>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005f16:	f043 0210 	orr.w	r2, r3, #16
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	655a      	str	r2, [r3, #84]	; 0x54
    errorcode = HAL_ERROR;
 8005f1e:	2301      	movs	r3, #1
 8005f20:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	2201      	movs	r2, #1
 8005f26:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    goto error;
 8005f2a:	e01e      	b.n	8005f6a <HAL_SPI_TransmitReceive_DMA+0x1de>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f36:	2b40      	cmp	r3, #64	; 0x40
 8005f38:	d007      	beq.n	8005f4a <HAL_SPI_TransmitReceive_DMA+0x1be>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	681a      	ldr	r2, [r3, #0]
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005f48:	601a      	str	r2, [r3, #0]
  }
  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	685a      	ldr	r2, [r3, #4]
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	f042 0220 	orr.w	r2, r2, #32
 8005f58:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	685a      	ldr	r2, [r3, #4]
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	f042 0202 	orr.w	r2, r2, #2
 8005f68:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	2200      	movs	r2, #0
 8005f6e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005f72:	7dfb      	ldrb	r3, [r7, #23]
}
 8005f74:	4618      	mov	r0, r3
 8005f76:	3718      	adds	r7, #24
 8005f78:	46bd      	mov	sp, r7
 8005f7a:	bd80      	pop	{r7, pc}
 8005f7c:	08006105 	.word	0x08006105
 8005f80:	08005fcd 	.word	0x08005fcd
 8005f84:	08006121 	.word	0x08006121
 8005f88:	08006075 	.word	0x08006075
 8005f8c:	0800613d 	.word	0x0800613d

08005f90 <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8005f90:	b480      	push	{r7}
 8005f92:	b083      	sub	sp, #12
 8005f94:	af00      	add	r7, sp, #0
 8005f96:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 8005f98:	bf00      	nop
 8005f9a:	370c      	adds	r7, #12
 8005f9c:	46bd      	mov	sp, r7
 8005f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fa2:	4770      	bx	lr

08005fa4 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8005fa4:	b480      	push	{r7}
 8005fa6:	b083      	sub	sp, #12
 8005fa8:	af00      	add	r7, sp, #0
 8005faa:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 8005fac:	bf00      	nop
 8005fae:	370c      	adds	r7, #12
 8005fb0:	46bd      	mov	sp, r7
 8005fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fb6:	4770      	bx	lr

08005fb8 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8005fb8:	b480      	push	{r7}
 8005fba:	b083      	sub	sp, #12
 8005fbc:	af00      	add	r7, sp, #0
 8005fbe:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8005fc0:	bf00      	nop
 8005fc2:	370c      	adds	r7, #12
 8005fc4:	46bd      	mov	sp, r7
 8005fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fca:	4770      	bx	lr

08005fcc <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005fcc:	b580      	push	{r7, lr}
 8005fce:	b084      	sub	sp, #16
 8005fd0:	af00      	add	r7, sp, #0
 8005fd2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005fd8:	60fb      	str	r3, [r7, #12]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005fda:	f7fd fd65 	bl	8003aa8 <HAL_GetTick>
 8005fde:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005fea:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005fee:	d03b      	beq.n	8006068 <SPI_DMAReceiveCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	685a      	ldr	r2, [r3, #4]
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	f022 0220 	bic.w	r2, r2, #32
 8005ffe:	605a      	str	r2, [r3, #4]
      READ_REG(hspi->Instance->DR);
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	689b      	ldr	r3, [r3, #8]
 8006004:	2b00      	cmp	r3, #0
 8006006:	d10d      	bne.n	8006024 <SPI_DMAReceiveCplt+0x58>
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	685b      	ldr	r3, [r3, #4]
 800600c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006010:	d108      	bne.n	8006024 <SPI_DMAReceiveCplt+0x58>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	685a      	ldr	r2, [r3, #4]
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	f022 0203 	bic.w	r2, r2, #3
 8006020:	605a      	str	r2, [r3, #4]
 8006022:	e007      	b.n	8006034 <SPI_DMAReceiveCplt+0x68>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	685a      	ldr	r2, [r3, #4]
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	f022 0201 	bic.w	r2, r2, #1
 8006032:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8006034:	68ba      	ldr	r2, [r7, #8]
 8006036:	2164      	movs	r1, #100	; 0x64
 8006038:	68f8      	ldr	r0, [r7, #12]
 800603a:	f000 f909 	bl	8006250 <SPI_EndRxTransaction>
 800603e:	4603      	mov	r3, r0
 8006040:	2b00      	cmp	r3, #0
 8006042:	d002      	beq.n	800604a <SPI_DMAReceiveCplt+0x7e>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	2220      	movs	r2, #32
 8006048:	655a      	str	r2, [r3, #84]	; 0x54
    }

    hspi->RxXferCount = 0U;
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	2200      	movs	r2, #0
 800604e:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	2201      	movs	r2, #1
 8006054:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800605c:	2b00      	cmp	r3, #0
 800605e:	d003      	beq.n	8006068 <SPI_DMAReceiveCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8006060:	68f8      	ldr	r0, [r7, #12]
 8006062:	f7ff ffa9 	bl	8005fb8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8006066:	e002      	b.n	800606e <SPI_DMAReceiveCplt+0xa2>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 8006068:	68f8      	ldr	r0, [r7, #12]
 800606a:	f7ff ff91 	bl	8005f90 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800606e:	3710      	adds	r7, #16
 8006070:	46bd      	mov	sp, r7
 8006072:	bd80      	pop	{r7, pc}

08006074 <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006074:	b580      	push	{r7, lr}
 8006076:	b084      	sub	sp, #16
 8006078:	af00      	add	r7, sp, #0
 800607a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006080:	60fb      	str	r3, [r7, #12]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006082:	f7fd fd11 	bl	8003aa8 <HAL_GetTick>
 8006086:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006092:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006096:	d02f      	beq.n	80060f8 <SPI_DMATransmitReceiveCplt+0x84>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	685a      	ldr	r2, [r3, #4]
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	f022 0220 	bic.w	r2, r2, #32
 80060a6:	605a      	str	r2, [r3, #4]
      READ_REG(hspi->Instance->DR);
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80060a8:	68ba      	ldr	r2, [r7, #8]
 80060aa:	2164      	movs	r1, #100	; 0x64
 80060ac:	68f8      	ldr	r0, [r7, #12]
 80060ae:	f000 f935 	bl	800631c <SPI_EndRxTxTransaction>
 80060b2:	4603      	mov	r3, r0
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	d005      	beq.n	80060c4 <SPI_DMATransmitReceiveCplt+0x50>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80060bc:	f043 0220 	orr.w	r2, r3, #32
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	685a      	ldr	r2, [r3, #4]
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	f022 0203 	bic.w	r2, r2, #3
 80060d2:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	2200      	movs	r2, #0
 80060d8:	86da      	strh	r2, [r3, #54]	; 0x36
    hspi->RxXferCount = 0U;
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	2200      	movs	r2, #0
 80060de:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	2201      	movs	r2, #1
 80060e4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	d003      	beq.n	80060f8 <SPI_DMATransmitReceiveCplt+0x84>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 80060f0:	68f8      	ldr	r0, [r7, #12]
 80060f2:	f7ff ff61 	bl	8005fb8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 80060f6:	e002      	b.n	80060fe <SPI_DMATransmitReceiveCplt+0x8a>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 80060f8:	68f8      	ldr	r0, [r7, #12]
 80060fa:	f7fc fa95 	bl	8002628 <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80060fe:	3710      	adds	r7, #16
 8006100:	46bd      	mov	sp, r7
 8006102:	bd80      	pop	{r7, pc}

08006104 <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006104:	b580      	push	{r7, lr}
 8006106:	b084      	sub	sp, #16
 8006108:	af00      	add	r7, sp, #0
 800610a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006110:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 8006112:	68f8      	ldr	r0, [r7, #12]
 8006114:	f7ff ff46 	bl	8005fa4 <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006118:	bf00      	nop
 800611a:	3710      	adds	r7, #16
 800611c:	46bd      	mov	sp, r7
 800611e:	bd80      	pop	{r7, pc}

08006120 <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006120:	b580      	push	{r7, lr}
 8006122:	b084      	sub	sp, #16
 8006124:	af00      	add	r7, sp, #0
 8006126:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800612c:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 800612e:	68f8      	ldr	r0, [r7, #12]
 8006130:	f7fc fa90 	bl	8002654 <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006134:	bf00      	nop
 8006136:	3710      	adds	r7, #16
 8006138:	46bd      	mov	sp, r7
 800613a:	bd80      	pop	{r7, pc}

0800613c <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 800613c:	b580      	push	{r7, lr}
 800613e:	b084      	sub	sp, #16
 8006140:	af00      	add	r7, sp, #0
 8006142:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006148:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	685a      	ldr	r2, [r3, #4]
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	f022 0203 	bic.w	r2, r2, #3
 8006158:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800615e:	f043 0210 	orr.w	r2, r3, #16
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	2201      	movs	r2, #1
 800616a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800616e:	68f8      	ldr	r0, [r7, #12]
 8006170:	f7ff ff22 	bl	8005fb8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006174:	bf00      	nop
 8006176:	3710      	adds	r7, #16
 8006178:	46bd      	mov	sp, r7
 800617a:	bd80      	pop	{r7, pc}

0800617c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800617c:	b580      	push	{r7, lr}
 800617e:	b084      	sub	sp, #16
 8006180:	af00      	add	r7, sp, #0
 8006182:	60f8      	str	r0, [r7, #12]
 8006184:	60b9      	str	r1, [r7, #8]
 8006186:	603b      	str	r3, [r7, #0]
 8006188:	4613      	mov	r3, r2
 800618a:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800618c:	e04c      	b.n	8006228 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 800618e:	683b      	ldr	r3, [r7, #0]
 8006190:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006194:	d048      	beq.n	8006228 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8006196:	f7fd fc87 	bl	8003aa8 <HAL_GetTick>
 800619a:	4602      	mov	r2, r0
 800619c:	69bb      	ldr	r3, [r7, #24]
 800619e:	1ad3      	subs	r3, r2, r3
 80061a0:	683a      	ldr	r2, [r7, #0]
 80061a2:	429a      	cmp	r2, r3
 80061a4:	d902      	bls.n	80061ac <SPI_WaitFlagStateUntilTimeout+0x30>
 80061a6:	683b      	ldr	r3, [r7, #0]
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	d13d      	bne.n	8006228 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	685a      	ldr	r2, [r3, #4]
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80061ba:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	685b      	ldr	r3, [r3, #4]
 80061c0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80061c4:	d111      	bne.n	80061ea <SPI_WaitFlagStateUntilTimeout+0x6e>
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	689b      	ldr	r3, [r3, #8]
 80061ca:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80061ce:	d004      	beq.n	80061da <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	689b      	ldr	r3, [r3, #8]
 80061d4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80061d8:	d107      	bne.n	80061ea <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	681a      	ldr	r2, [r3, #0]
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80061e8:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80061ee:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80061f2:	d10f      	bne.n	8006214 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	681a      	ldr	r2, [r3, #0]
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006202:	601a      	str	r2, [r3, #0]
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	681a      	ldr	r2, [r3, #0]
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006212:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	2201      	movs	r2, #1
 8006218:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	2200      	movs	r2, #0
 8006220:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8006224:	2303      	movs	r3, #3
 8006226:	e00f      	b.n	8006248 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	689a      	ldr	r2, [r3, #8]
 800622e:	68bb      	ldr	r3, [r7, #8]
 8006230:	4013      	ands	r3, r2
 8006232:	68ba      	ldr	r2, [r7, #8]
 8006234:	429a      	cmp	r2, r3
 8006236:	bf0c      	ite	eq
 8006238:	2301      	moveq	r3, #1
 800623a:	2300      	movne	r3, #0
 800623c:	b2db      	uxtb	r3, r3
 800623e:	461a      	mov	r2, r3
 8006240:	79fb      	ldrb	r3, [r7, #7]
 8006242:	429a      	cmp	r2, r3
 8006244:	d1a3      	bne.n	800618e <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8006246:	2300      	movs	r3, #0
}
 8006248:	4618      	mov	r0, r3
 800624a:	3710      	adds	r7, #16
 800624c:	46bd      	mov	sp, r7
 800624e:	bd80      	pop	{r7, pc}

08006250 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8006250:	b580      	push	{r7, lr}
 8006252:	b086      	sub	sp, #24
 8006254:	af02      	add	r7, sp, #8
 8006256:	60f8      	str	r0, [r7, #12]
 8006258:	60b9      	str	r1, [r7, #8]
 800625a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	685b      	ldr	r3, [r3, #4]
 8006260:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006264:	d111      	bne.n	800628a <SPI_EndRxTransaction+0x3a>
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	689b      	ldr	r3, [r3, #8]
 800626a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800626e:	d004      	beq.n	800627a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	689b      	ldr	r3, [r3, #8]
 8006274:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006278:	d107      	bne.n	800628a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	681a      	ldr	r2, [r3, #0]
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006288:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	685b      	ldr	r3, [r3, #4]
 800628e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006292:	d12a      	bne.n	80062ea <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	689b      	ldr	r3, [r3, #8]
 8006298:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800629c:	d012      	beq.n	80062c4 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	9300      	str	r3, [sp, #0]
 80062a2:	68bb      	ldr	r3, [r7, #8]
 80062a4:	2200      	movs	r2, #0
 80062a6:	2180      	movs	r1, #128	; 0x80
 80062a8:	68f8      	ldr	r0, [r7, #12]
 80062aa:	f7ff ff67 	bl	800617c <SPI_WaitFlagStateUntilTimeout>
 80062ae:	4603      	mov	r3, r0
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	d02d      	beq.n	8006310 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80062b8:	f043 0220 	orr.w	r2, r3, #32
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80062c0:	2303      	movs	r3, #3
 80062c2:	e026      	b.n	8006312 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	9300      	str	r3, [sp, #0]
 80062c8:	68bb      	ldr	r3, [r7, #8]
 80062ca:	2200      	movs	r2, #0
 80062cc:	2101      	movs	r1, #1
 80062ce:	68f8      	ldr	r0, [r7, #12]
 80062d0:	f7ff ff54 	bl	800617c <SPI_WaitFlagStateUntilTimeout>
 80062d4:	4603      	mov	r3, r0
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d01a      	beq.n	8006310 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80062de:	f043 0220 	orr.w	r2, r3, #32
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80062e6:	2303      	movs	r3, #3
 80062e8:	e013      	b.n	8006312 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	9300      	str	r3, [sp, #0]
 80062ee:	68bb      	ldr	r3, [r7, #8]
 80062f0:	2200      	movs	r2, #0
 80062f2:	2101      	movs	r1, #1
 80062f4:	68f8      	ldr	r0, [r7, #12]
 80062f6:	f7ff ff41 	bl	800617c <SPI_WaitFlagStateUntilTimeout>
 80062fa:	4603      	mov	r3, r0
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	d007      	beq.n	8006310 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006304:	f043 0220 	orr.w	r2, r3, #32
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800630c:	2303      	movs	r3, #3
 800630e:	e000      	b.n	8006312 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8006310:	2300      	movs	r3, #0
}
 8006312:	4618      	mov	r0, r3
 8006314:	3710      	adds	r7, #16
 8006316:	46bd      	mov	sp, r7
 8006318:	bd80      	pop	{r7, pc}
	...

0800631c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800631c:	b580      	push	{r7, lr}
 800631e:	b088      	sub	sp, #32
 8006320:	af02      	add	r7, sp, #8
 8006322:	60f8      	str	r0, [r7, #12]
 8006324:	60b9      	str	r1, [r7, #8]
 8006326:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8006328:	4b1b      	ldr	r3, [pc, #108]	; (8006398 <SPI_EndRxTxTransaction+0x7c>)
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	4a1b      	ldr	r2, [pc, #108]	; (800639c <SPI_EndRxTxTransaction+0x80>)
 800632e:	fba2 2303 	umull	r2, r3, r2, r3
 8006332:	0d5b      	lsrs	r3, r3, #21
 8006334:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8006338:	fb02 f303 	mul.w	r3, r2, r3
 800633c:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	685b      	ldr	r3, [r3, #4]
 8006342:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006346:	d112      	bne.n	800636e <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	9300      	str	r3, [sp, #0]
 800634c:	68bb      	ldr	r3, [r7, #8]
 800634e:	2200      	movs	r2, #0
 8006350:	2180      	movs	r1, #128	; 0x80
 8006352:	68f8      	ldr	r0, [r7, #12]
 8006354:	f7ff ff12 	bl	800617c <SPI_WaitFlagStateUntilTimeout>
 8006358:	4603      	mov	r3, r0
 800635a:	2b00      	cmp	r3, #0
 800635c:	d016      	beq.n	800638c <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006362:	f043 0220 	orr.w	r2, r3, #32
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800636a:	2303      	movs	r3, #3
 800636c:	e00f      	b.n	800638e <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800636e:	697b      	ldr	r3, [r7, #20]
 8006370:	2b00      	cmp	r3, #0
 8006372:	d00a      	beq.n	800638a <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8006374:	697b      	ldr	r3, [r7, #20]
 8006376:	3b01      	subs	r3, #1
 8006378:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	689b      	ldr	r3, [r3, #8]
 8006380:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006384:	2b80      	cmp	r3, #128	; 0x80
 8006386:	d0f2      	beq.n	800636e <SPI_EndRxTxTransaction+0x52>
 8006388:	e000      	b.n	800638c <SPI_EndRxTxTransaction+0x70>
        break;
 800638a:	bf00      	nop
  }

  return HAL_OK;
 800638c:	2300      	movs	r3, #0
}
 800638e:	4618      	mov	r0, r3
 8006390:	3718      	adds	r7, #24
 8006392:	46bd      	mov	sp, r7
 8006394:	bd80      	pop	{r7, pc}
 8006396:	bf00      	nop
 8006398:	2000087c 	.word	0x2000087c
 800639c:	165e9f81 	.word	0x165e9f81

080063a0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80063a0:	b580      	push	{r7, lr}
 80063a2:	b082      	sub	sp, #8
 80063a4:	af00      	add	r7, sp, #0
 80063a6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	d101      	bne.n	80063b2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80063ae:	2301      	movs	r3, #1
 80063b0:	e01d      	b.n	80063ee <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80063b8:	b2db      	uxtb	r3, r3
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	d106      	bne.n	80063cc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	2200      	movs	r2, #0
 80063c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80063c6:	6878      	ldr	r0, [r7, #4]
 80063c8:	f7fd f8d2 	bl	8003570 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	2202      	movs	r2, #2
 80063d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	681a      	ldr	r2, [r3, #0]
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	3304      	adds	r3, #4
 80063dc:	4619      	mov	r1, r3
 80063de:	4610      	mov	r0, r2
 80063e0:	f000 faaa 	bl	8006938 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	2201      	movs	r2, #1
 80063e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80063ec:	2300      	movs	r3, #0
}
 80063ee:	4618      	mov	r0, r3
 80063f0:	3708      	adds	r7, #8
 80063f2:	46bd      	mov	sp, r7
 80063f4:	bd80      	pop	{r7, pc}

080063f6 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80063f6:	b480      	push	{r7}
 80063f8:	b085      	sub	sp, #20
 80063fa:	af00      	add	r7, sp, #0
 80063fc:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	68da      	ldr	r2, [r3, #12]
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	f042 0201 	orr.w	r2, r2, #1
 800640c:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	689b      	ldr	r3, [r3, #8]
 8006414:	f003 0307 	and.w	r3, r3, #7
 8006418:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	2b06      	cmp	r3, #6
 800641e:	d007      	beq.n	8006430 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	681a      	ldr	r2, [r3, #0]
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	f042 0201 	orr.w	r2, r2, #1
 800642e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006430:	2300      	movs	r3, #0
}
 8006432:	4618      	mov	r0, r3
 8006434:	3714      	adds	r7, #20
 8006436:	46bd      	mov	sp, r7
 8006438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800643c:	4770      	bx	lr

0800643e <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 800643e:	b580      	push	{r7, lr}
 8006440:	b082      	sub	sp, #8
 8006442:	af00      	add	r7, sp, #0
 8006444:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	2b00      	cmp	r3, #0
 800644a:	d101      	bne.n	8006450 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 800644c:	2301      	movs	r3, #1
 800644e:	e01d      	b.n	800648c <HAL_TIM_OC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006456:	b2db      	uxtb	r3, r3
 8006458:	2b00      	cmp	r3, #0
 800645a:	d106      	bne.n	800646a <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	2200      	movs	r2, #0
 8006460:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8006464:	6878      	ldr	r0, [r7, #4]
 8006466:	f000 f815 	bl	8006494 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	2202      	movs	r2, #2
 800646e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	681a      	ldr	r2, [r3, #0]
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	3304      	adds	r3, #4
 800647a:	4619      	mov	r1, r3
 800647c:	4610      	mov	r0, r2
 800647e:	f000 fa5b 	bl	8006938 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	2201      	movs	r2, #1
 8006486:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800648a:	2300      	movs	r3, #0
}
 800648c:	4618      	mov	r0, r3
 800648e:	3708      	adds	r7, #8
 8006490:	46bd      	mov	sp, r7
 8006492:	bd80      	pop	{r7, pc}

08006494 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8006494:	b480      	push	{r7}
 8006496:	b083      	sub	sp, #12
 8006498:	af00      	add	r7, sp, #0
 800649a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 800649c:	bf00      	nop
 800649e:	370c      	adds	r7, #12
 80064a0:	46bd      	mov	sp, r7
 80064a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064a6:	4770      	bx	lr

080064a8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80064a8:	b580      	push	{r7, lr}
 80064aa:	b082      	sub	sp, #8
 80064ac:	af00      	add	r7, sp, #0
 80064ae:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	691b      	ldr	r3, [r3, #16]
 80064b6:	f003 0302 	and.w	r3, r3, #2
 80064ba:	2b02      	cmp	r3, #2
 80064bc:	d122      	bne.n	8006504 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	68db      	ldr	r3, [r3, #12]
 80064c4:	f003 0302 	and.w	r3, r3, #2
 80064c8:	2b02      	cmp	r3, #2
 80064ca:	d11b      	bne.n	8006504 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	f06f 0202 	mvn.w	r2, #2
 80064d4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	2201      	movs	r2, #1
 80064da:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	699b      	ldr	r3, [r3, #24]
 80064e2:	f003 0303 	and.w	r3, r3, #3
 80064e6:	2b00      	cmp	r3, #0
 80064e8:	d003      	beq.n	80064f2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80064ea:	6878      	ldr	r0, [r7, #4]
 80064ec:	f000 fa05 	bl	80068fa <HAL_TIM_IC_CaptureCallback>
 80064f0:	e005      	b.n	80064fe <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80064f2:	6878      	ldr	r0, [r7, #4]
 80064f4:	f000 f9f7 	bl	80068e6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80064f8:	6878      	ldr	r0, [r7, #4]
 80064fa:	f000 fa08 	bl	800690e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	2200      	movs	r2, #0
 8006502:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	691b      	ldr	r3, [r3, #16]
 800650a:	f003 0304 	and.w	r3, r3, #4
 800650e:	2b04      	cmp	r3, #4
 8006510:	d122      	bne.n	8006558 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	68db      	ldr	r3, [r3, #12]
 8006518:	f003 0304 	and.w	r3, r3, #4
 800651c:	2b04      	cmp	r3, #4
 800651e:	d11b      	bne.n	8006558 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	f06f 0204 	mvn.w	r2, #4
 8006528:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	2202      	movs	r2, #2
 800652e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	699b      	ldr	r3, [r3, #24]
 8006536:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800653a:	2b00      	cmp	r3, #0
 800653c:	d003      	beq.n	8006546 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800653e:	6878      	ldr	r0, [r7, #4]
 8006540:	f000 f9db 	bl	80068fa <HAL_TIM_IC_CaptureCallback>
 8006544:	e005      	b.n	8006552 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006546:	6878      	ldr	r0, [r7, #4]
 8006548:	f000 f9cd 	bl	80068e6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800654c:	6878      	ldr	r0, [r7, #4]
 800654e:	f000 f9de 	bl	800690e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	2200      	movs	r2, #0
 8006556:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	691b      	ldr	r3, [r3, #16]
 800655e:	f003 0308 	and.w	r3, r3, #8
 8006562:	2b08      	cmp	r3, #8
 8006564:	d122      	bne.n	80065ac <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	68db      	ldr	r3, [r3, #12]
 800656c:	f003 0308 	and.w	r3, r3, #8
 8006570:	2b08      	cmp	r3, #8
 8006572:	d11b      	bne.n	80065ac <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	f06f 0208 	mvn.w	r2, #8
 800657c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	2204      	movs	r2, #4
 8006582:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	69db      	ldr	r3, [r3, #28]
 800658a:	f003 0303 	and.w	r3, r3, #3
 800658e:	2b00      	cmp	r3, #0
 8006590:	d003      	beq.n	800659a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006592:	6878      	ldr	r0, [r7, #4]
 8006594:	f000 f9b1 	bl	80068fa <HAL_TIM_IC_CaptureCallback>
 8006598:	e005      	b.n	80065a6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800659a:	6878      	ldr	r0, [r7, #4]
 800659c:	f000 f9a3 	bl	80068e6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80065a0:	6878      	ldr	r0, [r7, #4]
 80065a2:	f000 f9b4 	bl	800690e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	2200      	movs	r2, #0
 80065aa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	691b      	ldr	r3, [r3, #16]
 80065b2:	f003 0310 	and.w	r3, r3, #16
 80065b6:	2b10      	cmp	r3, #16
 80065b8:	d122      	bne.n	8006600 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	68db      	ldr	r3, [r3, #12]
 80065c0:	f003 0310 	and.w	r3, r3, #16
 80065c4:	2b10      	cmp	r3, #16
 80065c6:	d11b      	bne.n	8006600 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	f06f 0210 	mvn.w	r2, #16
 80065d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	2208      	movs	r2, #8
 80065d6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	69db      	ldr	r3, [r3, #28]
 80065de:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d003      	beq.n	80065ee <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80065e6:	6878      	ldr	r0, [r7, #4]
 80065e8:	f000 f987 	bl	80068fa <HAL_TIM_IC_CaptureCallback>
 80065ec:	e005      	b.n	80065fa <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80065ee:	6878      	ldr	r0, [r7, #4]
 80065f0:	f000 f979 	bl	80068e6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80065f4:	6878      	ldr	r0, [r7, #4]
 80065f6:	f000 f98a 	bl	800690e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	2200      	movs	r2, #0
 80065fe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	691b      	ldr	r3, [r3, #16]
 8006606:	f003 0301 	and.w	r3, r3, #1
 800660a:	2b01      	cmp	r3, #1
 800660c:	d10e      	bne.n	800662c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	68db      	ldr	r3, [r3, #12]
 8006614:	f003 0301 	and.w	r3, r3, #1
 8006618:	2b01      	cmp	r3, #1
 800661a:	d107      	bne.n	800662c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	f06f 0201 	mvn.w	r2, #1
 8006624:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006626:	6878      	ldr	r0, [r7, #4]
 8006628:	f7fa fee4 	bl	80013f4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	691b      	ldr	r3, [r3, #16]
 8006632:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006636:	2b80      	cmp	r3, #128	; 0x80
 8006638:	d10e      	bne.n	8006658 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	68db      	ldr	r3, [r3, #12]
 8006640:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006644:	2b80      	cmp	r3, #128	; 0x80
 8006646:	d107      	bne.n	8006658 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006650:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006652:	6878      	ldr	r0, [r7, #4]
 8006654:	f000 fd32 	bl	80070bc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	691b      	ldr	r3, [r3, #16]
 800665e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006662:	2b40      	cmp	r3, #64	; 0x40
 8006664:	d10e      	bne.n	8006684 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	68db      	ldr	r3, [r3, #12]
 800666c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006670:	2b40      	cmp	r3, #64	; 0x40
 8006672:	d107      	bne.n	8006684 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800667c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800667e:	6878      	ldr	r0, [r7, #4]
 8006680:	f000 f94f 	bl	8006922 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	691b      	ldr	r3, [r3, #16]
 800668a:	f003 0320 	and.w	r3, r3, #32
 800668e:	2b20      	cmp	r3, #32
 8006690:	d10e      	bne.n	80066b0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	68db      	ldr	r3, [r3, #12]
 8006698:	f003 0320 	and.w	r3, r3, #32
 800669c:	2b20      	cmp	r3, #32
 800669e:	d107      	bne.n	80066b0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	f06f 0220 	mvn.w	r2, #32
 80066a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80066aa:	6878      	ldr	r0, [r7, #4]
 80066ac:	f000 fcfc 	bl	80070a8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80066b0:	bf00      	nop
 80066b2:	3708      	adds	r7, #8
 80066b4:	46bd      	mov	sp, r7
 80066b6:	bd80      	pop	{r7, pc}

080066b8 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 80066b8:	b580      	push	{r7, lr}
 80066ba:	b084      	sub	sp, #16
 80066bc:	af00      	add	r7, sp, #0
 80066be:	60f8      	str	r0, [r7, #12]
 80066c0:	60b9      	str	r1, [r7, #8]
 80066c2:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 80066c4:	68fb      	ldr	r3, [r7, #12]
 80066c6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80066ca:	2b01      	cmp	r3, #1
 80066cc:	d101      	bne.n	80066d2 <HAL_TIM_OC_ConfigChannel+0x1a>
 80066ce:	2302      	movs	r3, #2
 80066d0:	e04e      	b.n	8006770 <HAL_TIM_OC_ConfigChannel+0xb8>
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	2201      	movs	r2, #1
 80066d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	2202      	movs	r2, #2
 80066de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	2b0c      	cmp	r3, #12
 80066e6:	d839      	bhi.n	800675c <HAL_TIM_OC_ConfigChannel+0xa4>
 80066e8:	a201      	add	r2, pc, #4	; (adr r2, 80066f0 <HAL_TIM_OC_ConfigChannel+0x38>)
 80066ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80066ee:	bf00      	nop
 80066f0:	08006725 	.word	0x08006725
 80066f4:	0800675d 	.word	0x0800675d
 80066f8:	0800675d 	.word	0x0800675d
 80066fc:	0800675d 	.word	0x0800675d
 8006700:	08006733 	.word	0x08006733
 8006704:	0800675d 	.word	0x0800675d
 8006708:	0800675d 	.word	0x0800675d
 800670c:	0800675d 	.word	0x0800675d
 8006710:	08006741 	.word	0x08006741
 8006714:	0800675d 	.word	0x0800675d
 8006718:	0800675d 	.word	0x0800675d
 800671c:	0800675d 	.word	0x0800675d
 8006720:	0800674f 	.word	0x0800674f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	68b9      	ldr	r1, [r7, #8]
 800672a:	4618      	mov	r0, r3
 800672c:	f000 f9a4 	bl	8006a78 <TIM_OC1_SetConfig>
      break;
 8006730:	e015      	b.n	800675e <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	68b9      	ldr	r1, [r7, #8]
 8006738:	4618      	mov	r0, r3
 800673a:	f000 fa0d 	bl	8006b58 <TIM_OC2_SetConfig>
      break;
 800673e:	e00e      	b.n	800675e <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	68b9      	ldr	r1, [r7, #8]
 8006746:	4618      	mov	r0, r3
 8006748:	f000 fa7c 	bl	8006c44 <TIM_OC3_SetConfig>
      break;
 800674c:	e007      	b.n	800675e <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	68b9      	ldr	r1, [r7, #8]
 8006754:	4618      	mov	r0, r3
 8006756:	f000 fae9 	bl	8006d2c <TIM_OC4_SetConfig>
      break;
 800675a:	e000      	b.n	800675e <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      break;
 800675c:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	2201      	movs	r2, #1
 8006762:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	2200      	movs	r2, #0
 800676a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800676e:	2300      	movs	r3, #0
}
 8006770:	4618      	mov	r0, r3
 8006772:	3710      	adds	r7, #16
 8006774:	46bd      	mov	sp, r7
 8006776:	bd80      	pop	{r7, pc}

08006778 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006778:	b580      	push	{r7, lr}
 800677a:	b084      	sub	sp, #16
 800677c:	af00      	add	r7, sp, #0
 800677e:	6078      	str	r0, [r7, #4]
 8006780:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006788:	2b01      	cmp	r3, #1
 800678a:	d101      	bne.n	8006790 <HAL_TIM_ConfigClockSource+0x18>
 800678c:	2302      	movs	r3, #2
 800678e:	e0a6      	b.n	80068de <HAL_TIM_ConfigClockSource+0x166>
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	2201      	movs	r2, #1
 8006794:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	2202      	movs	r2, #2
 800679c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	689b      	ldr	r3, [r3, #8]
 80067a6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80067ae:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80067b6:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	68fa      	ldr	r2, [r7, #12]
 80067be:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80067c0:	683b      	ldr	r3, [r7, #0]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	2b40      	cmp	r3, #64	; 0x40
 80067c6:	d067      	beq.n	8006898 <HAL_TIM_ConfigClockSource+0x120>
 80067c8:	2b40      	cmp	r3, #64	; 0x40
 80067ca:	d80b      	bhi.n	80067e4 <HAL_TIM_ConfigClockSource+0x6c>
 80067cc:	2b10      	cmp	r3, #16
 80067ce:	d073      	beq.n	80068b8 <HAL_TIM_ConfigClockSource+0x140>
 80067d0:	2b10      	cmp	r3, #16
 80067d2:	d802      	bhi.n	80067da <HAL_TIM_ConfigClockSource+0x62>
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	d06f      	beq.n	80068b8 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 80067d8:	e078      	b.n	80068cc <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80067da:	2b20      	cmp	r3, #32
 80067dc:	d06c      	beq.n	80068b8 <HAL_TIM_ConfigClockSource+0x140>
 80067de:	2b30      	cmp	r3, #48	; 0x30
 80067e0:	d06a      	beq.n	80068b8 <HAL_TIM_ConfigClockSource+0x140>
      break;
 80067e2:	e073      	b.n	80068cc <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80067e4:	2b70      	cmp	r3, #112	; 0x70
 80067e6:	d00d      	beq.n	8006804 <HAL_TIM_ConfigClockSource+0x8c>
 80067e8:	2b70      	cmp	r3, #112	; 0x70
 80067ea:	d804      	bhi.n	80067f6 <HAL_TIM_ConfigClockSource+0x7e>
 80067ec:	2b50      	cmp	r3, #80	; 0x50
 80067ee:	d033      	beq.n	8006858 <HAL_TIM_ConfigClockSource+0xe0>
 80067f0:	2b60      	cmp	r3, #96	; 0x60
 80067f2:	d041      	beq.n	8006878 <HAL_TIM_ConfigClockSource+0x100>
      break;
 80067f4:	e06a      	b.n	80068cc <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80067f6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80067fa:	d066      	beq.n	80068ca <HAL_TIM_ConfigClockSource+0x152>
 80067fc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006800:	d017      	beq.n	8006832 <HAL_TIM_ConfigClockSource+0xba>
      break;
 8006802:	e063      	b.n	80068cc <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	6818      	ldr	r0, [r3, #0]
 8006808:	683b      	ldr	r3, [r7, #0]
 800680a:	6899      	ldr	r1, [r3, #8]
 800680c:	683b      	ldr	r3, [r7, #0]
 800680e:	685a      	ldr	r2, [r3, #4]
 8006810:	683b      	ldr	r3, [r7, #0]
 8006812:	68db      	ldr	r3, [r3, #12]
 8006814:	f000 fb5a 	bl	8006ecc <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	689b      	ldr	r3, [r3, #8]
 800681e:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006826:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	68fa      	ldr	r2, [r7, #12]
 800682e:	609a      	str	r2, [r3, #8]
      break;
 8006830:	e04c      	b.n	80068cc <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	6818      	ldr	r0, [r3, #0]
 8006836:	683b      	ldr	r3, [r7, #0]
 8006838:	6899      	ldr	r1, [r3, #8]
 800683a:	683b      	ldr	r3, [r7, #0]
 800683c:	685a      	ldr	r2, [r3, #4]
 800683e:	683b      	ldr	r3, [r7, #0]
 8006840:	68db      	ldr	r3, [r3, #12]
 8006842:	f000 fb43 	bl	8006ecc <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	689a      	ldr	r2, [r3, #8]
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006854:	609a      	str	r2, [r3, #8]
      break;
 8006856:	e039      	b.n	80068cc <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	6818      	ldr	r0, [r3, #0]
 800685c:	683b      	ldr	r3, [r7, #0]
 800685e:	6859      	ldr	r1, [r3, #4]
 8006860:	683b      	ldr	r3, [r7, #0]
 8006862:	68db      	ldr	r3, [r3, #12]
 8006864:	461a      	mov	r2, r3
 8006866:	f000 fab7 	bl	8006dd8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	2150      	movs	r1, #80	; 0x50
 8006870:	4618      	mov	r0, r3
 8006872:	f000 fb10 	bl	8006e96 <TIM_ITRx_SetConfig>
      break;
 8006876:	e029      	b.n	80068cc <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	6818      	ldr	r0, [r3, #0]
 800687c:	683b      	ldr	r3, [r7, #0]
 800687e:	6859      	ldr	r1, [r3, #4]
 8006880:	683b      	ldr	r3, [r7, #0]
 8006882:	68db      	ldr	r3, [r3, #12]
 8006884:	461a      	mov	r2, r3
 8006886:	f000 fad6 	bl	8006e36 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	2160      	movs	r1, #96	; 0x60
 8006890:	4618      	mov	r0, r3
 8006892:	f000 fb00 	bl	8006e96 <TIM_ITRx_SetConfig>
      break;
 8006896:	e019      	b.n	80068cc <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	6818      	ldr	r0, [r3, #0]
 800689c:	683b      	ldr	r3, [r7, #0]
 800689e:	6859      	ldr	r1, [r3, #4]
 80068a0:	683b      	ldr	r3, [r7, #0]
 80068a2:	68db      	ldr	r3, [r3, #12]
 80068a4:	461a      	mov	r2, r3
 80068a6:	f000 fa97 	bl	8006dd8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	2140      	movs	r1, #64	; 0x40
 80068b0:	4618      	mov	r0, r3
 80068b2:	f000 faf0 	bl	8006e96 <TIM_ITRx_SetConfig>
      break;
 80068b6:	e009      	b.n	80068cc <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	681a      	ldr	r2, [r3, #0]
 80068bc:	683b      	ldr	r3, [r7, #0]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	4619      	mov	r1, r3
 80068c2:	4610      	mov	r0, r2
 80068c4:	f000 fae7 	bl	8006e96 <TIM_ITRx_SetConfig>
      break;
 80068c8:	e000      	b.n	80068cc <HAL_TIM_ConfigClockSource+0x154>
      break;
 80068ca:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	2201      	movs	r2, #1
 80068d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	2200      	movs	r2, #0
 80068d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80068dc:	2300      	movs	r3, #0
}
 80068de:	4618      	mov	r0, r3
 80068e0:	3710      	adds	r7, #16
 80068e2:	46bd      	mov	sp, r7
 80068e4:	bd80      	pop	{r7, pc}

080068e6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80068e6:	b480      	push	{r7}
 80068e8:	b083      	sub	sp, #12
 80068ea:	af00      	add	r7, sp, #0
 80068ec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80068ee:	bf00      	nop
 80068f0:	370c      	adds	r7, #12
 80068f2:	46bd      	mov	sp, r7
 80068f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068f8:	4770      	bx	lr

080068fa <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80068fa:	b480      	push	{r7}
 80068fc:	b083      	sub	sp, #12
 80068fe:	af00      	add	r7, sp, #0
 8006900:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006902:	bf00      	nop
 8006904:	370c      	adds	r7, #12
 8006906:	46bd      	mov	sp, r7
 8006908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800690c:	4770      	bx	lr

0800690e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800690e:	b480      	push	{r7}
 8006910:	b083      	sub	sp, #12
 8006912:	af00      	add	r7, sp, #0
 8006914:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006916:	bf00      	nop
 8006918:	370c      	adds	r7, #12
 800691a:	46bd      	mov	sp, r7
 800691c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006920:	4770      	bx	lr

08006922 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006922:	b480      	push	{r7}
 8006924:	b083      	sub	sp, #12
 8006926:	af00      	add	r7, sp, #0
 8006928:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800692a:	bf00      	nop
 800692c:	370c      	adds	r7, #12
 800692e:	46bd      	mov	sp, r7
 8006930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006934:	4770      	bx	lr
	...

08006938 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006938:	b480      	push	{r7}
 800693a:	b085      	sub	sp, #20
 800693c:	af00      	add	r7, sp, #0
 800693e:	6078      	str	r0, [r7, #4]
 8006940:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	4a40      	ldr	r2, [pc, #256]	; (8006a4c <TIM_Base_SetConfig+0x114>)
 800694c:	4293      	cmp	r3, r2
 800694e:	d013      	beq.n	8006978 <TIM_Base_SetConfig+0x40>
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006956:	d00f      	beq.n	8006978 <TIM_Base_SetConfig+0x40>
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	4a3d      	ldr	r2, [pc, #244]	; (8006a50 <TIM_Base_SetConfig+0x118>)
 800695c:	4293      	cmp	r3, r2
 800695e:	d00b      	beq.n	8006978 <TIM_Base_SetConfig+0x40>
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	4a3c      	ldr	r2, [pc, #240]	; (8006a54 <TIM_Base_SetConfig+0x11c>)
 8006964:	4293      	cmp	r3, r2
 8006966:	d007      	beq.n	8006978 <TIM_Base_SetConfig+0x40>
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	4a3b      	ldr	r2, [pc, #236]	; (8006a58 <TIM_Base_SetConfig+0x120>)
 800696c:	4293      	cmp	r3, r2
 800696e:	d003      	beq.n	8006978 <TIM_Base_SetConfig+0x40>
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	4a3a      	ldr	r2, [pc, #232]	; (8006a5c <TIM_Base_SetConfig+0x124>)
 8006974:	4293      	cmp	r3, r2
 8006976:	d108      	bne.n	800698a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800697e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006980:	683b      	ldr	r3, [r7, #0]
 8006982:	685b      	ldr	r3, [r3, #4]
 8006984:	68fa      	ldr	r2, [r7, #12]
 8006986:	4313      	orrs	r3, r2
 8006988:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	4a2f      	ldr	r2, [pc, #188]	; (8006a4c <TIM_Base_SetConfig+0x114>)
 800698e:	4293      	cmp	r3, r2
 8006990:	d02b      	beq.n	80069ea <TIM_Base_SetConfig+0xb2>
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006998:	d027      	beq.n	80069ea <TIM_Base_SetConfig+0xb2>
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	4a2c      	ldr	r2, [pc, #176]	; (8006a50 <TIM_Base_SetConfig+0x118>)
 800699e:	4293      	cmp	r3, r2
 80069a0:	d023      	beq.n	80069ea <TIM_Base_SetConfig+0xb2>
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	4a2b      	ldr	r2, [pc, #172]	; (8006a54 <TIM_Base_SetConfig+0x11c>)
 80069a6:	4293      	cmp	r3, r2
 80069a8:	d01f      	beq.n	80069ea <TIM_Base_SetConfig+0xb2>
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	4a2a      	ldr	r2, [pc, #168]	; (8006a58 <TIM_Base_SetConfig+0x120>)
 80069ae:	4293      	cmp	r3, r2
 80069b0:	d01b      	beq.n	80069ea <TIM_Base_SetConfig+0xb2>
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	4a29      	ldr	r2, [pc, #164]	; (8006a5c <TIM_Base_SetConfig+0x124>)
 80069b6:	4293      	cmp	r3, r2
 80069b8:	d017      	beq.n	80069ea <TIM_Base_SetConfig+0xb2>
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	4a28      	ldr	r2, [pc, #160]	; (8006a60 <TIM_Base_SetConfig+0x128>)
 80069be:	4293      	cmp	r3, r2
 80069c0:	d013      	beq.n	80069ea <TIM_Base_SetConfig+0xb2>
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	4a27      	ldr	r2, [pc, #156]	; (8006a64 <TIM_Base_SetConfig+0x12c>)
 80069c6:	4293      	cmp	r3, r2
 80069c8:	d00f      	beq.n	80069ea <TIM_Base_SetConfig+0xb2>
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	4a26      	ldr	r2, [pc, #152]	; (8006a68 <TIM_Base_SetConfig+0x130>)
 80069ce:	4293      	cmp	r3, r2
 80069d0:	d00b      	beq.n	80069ea <TIM_Base_SetConfig+0xb2>
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	4a25      	ldr	r2, [pc, #148]	; (8006a6c <TIM_Base_SetConfig+0x134>)
 80069d6:	4293      	cmp	r3, r2
 80069d8:	d007      	beq.n	80069ea <TIM_Base_SetConfig+0xb2>
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	4a24      	ldr	r2, [pc, #144]	; (8006a70 <TIM_Base_SetConfig+0x138>)
 80069de:	4293      	cmp	r3, r2
 80069e0:	d003      	beq.n	80069ea <TIM_Base_SetConfig+0xb2>
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	4a23      	ldr	r2, [pc, #140]	; (8006a74 <TIM_Base_SetConfig+0x13c>)
 80069e6:	4293      	cmp	r3, r2
 80069e8:	d108      	bne.n	80069fc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80069f0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80069f2:	683b      	ldr	r3, [r7, #0]
 80069f4:	68db      	ldr	r3, [r3, #12]
 80069f6:	68fa      	ldr	r2, [r7, #12]
 80069f8:	4313      	orrs	r3, r2
 80069fa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006a02:	683b      	ldr	r3, [r7, #0]
 8006a04:	695b      	ldr	r3, [r3, #20]
 8006a06:	4313      	orrs	r3, r2
 8006a08:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	68fa      	ldr	r2, [r7, #12]
 8006a0e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006a10:	683b      	ldr	r3, [r7, #0]
 8006a12:	689a      	ldr	r2, [r3, #8]
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006a18:	683b      	ldr	r3, [r7, #0]
 8006a1a:	681a      	ldr	r2, [r3, #0]
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	4a0a      	ldr	r2, [pc, #40]	; (8006a4c <TIM_Base_SetConfig+0x114>)
 8006a24:	4293      	cmp	r3, r2
 8006a26:	d003      	beq.n	8006a30 <TIM_Base_SetConfig+0xf8>
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	4a0c      	ldr	r2, [pc, #48]	; (8006a5c <TIM_Base_SetConfig+0x124>)
 8006a2c:	4293      	cmp	r3, r2
 8006a2e:	d103      	bne.n	8006a38 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006a30:	683b      	ldr	r3, [r7, #0]
 8006a32:	691a      	ldr	r2, [r3, #16]
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	2201      	movs	r2, #1
 8006a3c:	615a      	str	r2, [r3, #20]
}
 8006a3e:	bf00      	nop
 8006a40:	3714      	adds	r7, #20
 8006a42:	46bd      	mov	sp, r7
 8006a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a48:	4770      	bx	lr
 8006a4a:	bf00      	nop
 8006a4c:	40010000 	.word	0x40010000
 8006a50:	40000400 	.word	0x40000400
 8006a54:	40000800 	.word	0x40000800
 8006a58:	40000c00 	.word	0x40000c00
 8006a5c:	40010400 	.word	0x40010400
 8006a60:	40014000 	.word	0x40014000
 8006a64:	40014400 	.word	0x40014400
 8006a68:	40014800 	.word	0x40014800
 8006a6c:	40001800 	.word	0x40001800
 8006a70:	40001c00 	.word	0x40001c00
 8006a74:	40002000 	.word	0x40002000

08006a78 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006a78:	b480      	push	{r7}
 8006a7a:	b087      	sub	sp, #28
 8006a7c:	af00      	add	r7, sp, #0
 8006a7e:	6078      	str	r0, [r7, #4]
 8006a80:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	6a1b      	ldr	r3, [r3, #32]
 8006a86:	f023 0201 	bic.w	r2, r3, #1
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	6a1b      	ldr	r3, [r3, #32]
 8006a92:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	685b      	ldr	r3, [r3, #4]
 8006a98:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	699b      	ldr	r3, [r3, #24]
 8006a9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006aa6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	f023 0303 	bic.w	r3, r3, #3
 8006aae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006ab0:	683b      	ldr	r3, [r7, #0]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	68fa      	ldr	r2, [r7, #12]
 8006ab6:	4313      	orrs	r3, r2
 8006ab8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006aba:	697b      	ldr	r3, [r7, #20]
 8006abc:	f023 0302 	bic.w	r3, r3, #2
 8006ac0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006ac2:	683b      	ldr	r3, [r7, #0]
 8006ac4:	689b      	ldr	r3, [r3, #8]
 8006ac6:	697a      	ldr	r2, [r7, #20]
 8006ac8:	4313      	orrs	r3, r2
 8006aca:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	4a20      	ldr	r2, [pc, #128]	; (8006b50 <TIM_OC1_SetConfig+0xd8>)
 8006ad0:	4293      	cmp	r3, r2
 8006ad2:	d003      	beq.n	8006adc <TIM_OC1_SetConfig+0x64>
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	4a1f      	ldr	r2, [pc, #124]	; (8006b54 <TIM_OC1_SetConfig+0xdc>)
 8006ad8:	4293      	cmp	r3, r2
 8006ada:	d10c      	bne.n	8006af6 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006adc:	697b      	ldr	r3, [r7, #20]
 8006ade:	f023 0308 	bic.w	r3, r3, #8
 8006ae2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006ae4:	683b      	ldr	r3, [r7, #0]
 8006ae6:	68db      	ldr	r3, [r3, #12]
 8006ae8:	697a      	ldr	r2, [r7, #20]
 8006aea:	4313      	orrs	r3, r2
 8006aec:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006aee:	697b      	ldr	r3, [r7, #20]
 8006af0:	f023 0304 	bic.w	r3, r3, #4
 8006af4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	4a15      	ldr	r2, [pc, #84]	; (8006b50 <TIM_OC1_SetConfig+0xd8>)
 8006afa:	4293      	cmp	r3, r2
 8006afc:	d003      	beq.n	8006b06 <TIM_OC1_SetConfig+0x8e>
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	4a14      	ldr	r2, [pc, #80]	; (8006b54 <TIM_OC1_SetConfig+0xdc>)
 8006b02:	4293      	cmp	r3, r2
 8006b04:	d111      	bne.n	8006b2a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006b06:	693b      	ldr	r3, [r7, #16]
 8006b08:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006b0c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006b0e:	693b      	ldr	r3, [r7, #16]
 8006b10:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006b14:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006b16:	683b      	ldr	r3, [r7, #0]
 8006b18:	695b      	ldr	r3, [r3, #20]
 8006b1a:	693a      	ldr	r2, [r7, #16]
 8006b1c:	4313      	orrs	r3, r2
 8006b1e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006b20:	683b      	ldr	r3, [r7, #0]
 8006b22:	699b      	ldr	r3, [r3, #24]
 8006b24:	693a      	ldr	r2, [r7, #16]
 8006b26:	4313      	orrs	r3, r2
 8006b28:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	693a      	ldr	r2, [r7, #16]
 8006b2e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	68fa      	ldr	r2, [r7, #12]
 8006b34:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006b36:	683b      	ldr	r3, [r7, #0]
 8006b38:	685a      	ldr	r2, [r3, #4]
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	697a      	ldr	r2, [r7, #20]
 8006b42:	621a      	str	r2, [r3, #32]
}
 8006b44:	bf00      	nop
 8006b46:	371c      	adds	r7, #28
 8006b48:	46bd      	mov	sp, r7
 8006b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b4e:	4770      	bx	lr
 8006b50:	40010000 	.word	0x40010000
 8006b54:	40010400 	.word	0x40010400

08006b58 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006b58:	b480      	push	{r7}
 8006b5a:	b087      	sub	sp, #28
 8006b5c:	af00      	add	r7, sp, #0
 8006b5e:	6078      	str	r0, [r7, #4]
 8006b60:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	6a1b      	ldr	r3, [r3, #32]
 8006b66:	f023 0210 	bic.w	r2, r3, #16
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	6a1b      	ldr	r3, [r3, #32]
 8006b72:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	685b      	ldr	r3, [r3, #4]
 8006b78:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	699b      	ldr	r3, [r3, #24]
 8006b7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006b86:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006b8e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006b90:	683b      	ldr	r3, [r7, #0]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	021b      	lsls	r3, r3, #8
 8006b96:	68fa      	ldr	r2, [r7, #12]
 8006b98:	4313      	orrs	r3, r2
 8006b9a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006b9c:	697b      	ldr	r3, [r7, #20]
 8006b9e:	f023 0320 	bic.w	r3, r3, #32
 8006ba2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006ba4:	683b      	ldr	r3, [r7, #0]
 8006ba6:	689b      	ldr	r3, [r3, #8]
 8006ba8:	011b      	lsls	r3, r3, #4
 8006baa:	697a      	ldr	r2, [r7, #20]
 8006bac:	4313      	orrs	r3, r2
 8006bae:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	4a22      	ldr	r2, [pc, #136]	; (8006c3c <TIM_OC2_SetConfig+0xe4>)
 8006bb4:	4293      	cmp	r3, r2
 8006bb6:	d003      	beq.n	8006bc0 <TIM_OC2_SetConfig+0x68>
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	4a21      	ldr	r2, [pc, #132]	; (8006c40 <TIM_OC2_SetConfig+0xe8>)
 8006bbc:	4293      	cmp	r3, r2
 8006bbe:	d10d      	bne.n	8006bdc <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006bc0:	697b      	ldr	r3, [r7, #20]
 8006bc2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006bc6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006bc8:	683b      	ldr	r3, [r7, #0]
 8006bca:	68db      	ldr	r3, [r3, #12]
 8006bcc:	011b      	lsls	r3, r3, #4
 8006bce:	697a      	ldr	r2, [r7, #20]
 8006bd0:	4313      	orrs	r3, r2
 8006bd2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006bd4:	697b      	ldr	r3, [r7, #20]
 8006bd6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006bda:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	4a17      	ldr	r2, [pc, #92]	; (8006c3c <TIM_OC2_SetConfig+0xe4>)
 8006be0:	4293      	cmp	r3, r2
 8006be2:	d003      	beq.n	8006bec <TIM_OC2_SetConfig+0x94>
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	4a16      	ldr	r2, [pc, #88]	; (8006c40 <TIM_OC2_SetConfig+0xe8>)
 8006be8:	4293      	cmp	r3, r2
 8006bea:	d113      	bne.n	8006c14 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006bec:	693b      	ldr	r3, [r7, #16]
 8006bee:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006bf2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006bf4:	693b      	ldr	r3, [r7, #16]
 8006bf6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006bfa:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006bfc:	683b      	ldr	r3, [r7, #0]
 8006bfe:	695b      	ldr	r3, [r3, #20]
 8006c00:	009b      	lsls	r3, r3, #2
 8006c02:	693a      	ldr	r2, [r7, #16]
 8006c04:	4313      	orrs	r3, r2
 8006c06:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006c08:	683b      	ldr	r3, [r7, #0]
 8006c0a:	699b      	ldr	r3, [r3, #24]
 8006c0c:	009b      	lsls	r3, r3, #2
 8006c0e:	693a      	ldr	r2, [r7, #16]
 8006c10:	4313      	orrs	r3, r2
 8006c12:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	693a      	ldr	r2, [r7, #16]
 8006c18:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	68fa      	ldr	r2, [r7, #12]
 8006c1e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006c20:	683b      	ldr	r3, [r7, #0]
 8006c22:	685a      	ldr	r2, [r3, #4]
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	697a      	ldr	r2, [r7, #20]
 8006c2c:	621a      	str	r2, [r3, #32]
}
 8006c2e:	bf00      	nop
 8006c30:	371c      	adds	r7, #28
 8006c32:	46bd      	mov	sp, r7
 8006c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c38:	4770      	bx	lr
 8006c3a:	bf00      	nop
 8006c3c:	40010000 	.word	0x40010000
 8006c40:	40010400 	.word	0x40010400

08006c44 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006c44:	b480      	push	{r7}
 8006c46:	b087      	sub	sp, #28
 8006c48:	af00      	add	r7, sp, #0
 8006c4a:	6078      	str	r0, [r7, #4]
 8006c4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	6a1b      	ldr	r3, [r3, #32]
 8006c52:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	6a1b      	ldr	r3, [r3, #32]
 8006c5e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	685b      	ldr	r3, [r3, #4]
 8006c64:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	69db      	ldr	r3, [r3, #28]
 8006c6a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006c72:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006c74:	68fb      	ldr	r3, [r7, #12]
 8006c76:	f023 0303 	bic.w	r3, r3, #3
 8006c7a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006c7c:	683b      	ldr	r3, [r7, #0]
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	68fa      	ldr	r2, [r7, #12]
 8006c82:	4313      	orrs	r3, r2
 8006c84:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006c86:	697b      	ldr	r3, [r7, #20]
 8006c88:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006c8c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006c8e:	683b      	ldr	r3, [r7, #0]
 8006c90:	689b      	ldr	r3, [r3, #8]
 8006c92:	021b      	lsls	r3, r3, #8
 8006c94:	697a      	ldr	r2, [r7, #20]
 8006c96:	4313      	orrs	r3, r2
 8006c98:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	4a21      	ldr	r2, [pc, #132]	; (8006d24 <TIM_OC3_SetConfig+0xe0>)
 8006c9e:	4293      	cmp	r3, r2
 8006ca0:	d003      	beq.n	8006caa <TIM_OC3_SetConfig+0x66>
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	4a20      	ldr	r2, [pc, #128]	; (8006d28 <TIM_OC3_SetConfig+0xe4>)
 8006ca6:	4293      	cmp	r3, r2
 8006ca8:	d10d      	bne.n	8006cc6 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006caa:	697b      	ldr	r3, [r7, #20]
 8006cac:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006cb0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006cb2:	683b      	ldr	r3, [r7, #0]
 8006cb4:	68db      	ldr	r3, [r3, #12]
 8006cb6:	021b      	lsls	r3, r3, #8
 8006cb8:	697a      	ldr	r2, [r7, #20]
 8006cba:	4313      	orrs	r3, r2
 8006cbc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006cbe:	697b      	ldr	r3, [r7, #20]
 8006cc0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006cc4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	4a16      	ldr	r2, [pc, #88]	; (8006d24 <TIM_OC3_SetConfig+0xe0>)
 8006cca:	4293      	cmp	r3, r2
 8006ccc:	d003      	beq.n	8006cd6 <TIM_OC3_SetConfig+0x92>
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	4a15      	ldr	r2, [pc, #84]	; (8006d28 <TIM_OC3_SetConfig+0xe4>)
 8006cd2:	4293      	cmp	r3, r2
 8006cd4:	d113      	bne.n	8006cfe <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006cd6:	693b      	ldr	r3, [r7, #16]
 8006cd8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006cdc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006cde:	693b      	ldr	r3, [r7, #16]
 8006ce0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006ce4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006ce6:	683b      	ldr	r3, [r7, #0]
 8006ce8:	695b      	ldr	r3, [r3, #20]
 8006cea:	011b      	lsls	r3, r3, #4
 8006cec:	693a      	ldr	r2, [r7, #16]
 8006cee:	4313      	orrs	r3, r2
 8006cf0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006cf2:	683b      	ldr	r3, [r7, #0]
 8006cf4:	699b      	ldr	r3, [r3, #24]
 8006cf6:	011b      	lsls	r3, r3, #4
 8006cf8:	693a      	ldr	r2, [r7, #16]
 8006cfa:	4313      	orrs	r3, r2
 8006cfc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	693a      	ldr	r2, [r7, #16]
 8006d02:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	68fa      	ldr	r2, [r7, #12]
 8006d08:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006d0a:	683b      	ldr	r3, [r7, #0]
 8006d0c:	685a      	ldr	r2, [r3, #4]
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	697a      	ldr	r2, [r7, #20]
 8006d16:	621a      	str	r2, [r3, #32]
}
 8006d18:	bf00      	nop
 8006d1a:	371c      	adds	r7, #28
 8006d1c:	46bd      	mov	sp, r7
 8006d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d22:	4770      	bx	lr
 8006d24:	40010000 	.word	0x40010000
 8006d28:	40010400 	.word	0x40010400

08006d2c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006d2c:	b480      	push	{r7}
 8006d2e:	b087      	sub	sp, #28
 8006d30:	af00      	add	r7, sp, #0
 8006d32:	6078      	str	r0, [r7, #4]
 8006d34:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	6a1b      	ldr	r3, [r3, #32]
 8006d3a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	6a1b      	ldr	r3, [r3, #32]
 8006d46:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	685b      	ldr	r3, [r3, #4]
 8006d4c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	69db      	ldr	r3, [r3, #28]
 8006d52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006d5a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006d62:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006d64:	683b      	ldr	r3, [r7, #0]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	021b      	lsls	r3, r3, #8
 8006d6a:	68fa      	ldr	r2, [r7, #12]
 8006d6c:	4313      	orrs	r3, r2
 8006d6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006d70:	693b      	ldr	r3, [r7, #16]
 8006d72:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006d76:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006d78:	683b      	ldr	r3, [r7, #0]
 8006d7a:	689b      	ldr	r3, [r3, #8]
 8006d7c:	031b      	lsls	r3, r3, #12
 8006d7e:	693a      	ldr	r2, [r7, #16]
 8006d80:	4313      	orrs	r3, r2
 8006d82:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	4a12      	ldr	r2, [pc, #72]	; (8006dd0 <TIM_OC4_SetConfig+0xa4>)
 8006d88:	4293      	cmp	r3, r2
 8006d8a:	d003      	beq.n	8006d94 <TIM_OC4_SetConfig+0x68>
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	4a11      	ldr	r2, [pc, #68]	; (8006dd4 <TIM_OC4_SetConfig+0xa8>)
 8006d90:	4293      	cmp	r3, r2
 8006d92:	d109      	bne.n	8006da8 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006d94:	697b      	ldr	r3, [r7, #20]
 8006d96:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006d9a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006d9c:	683b      	ldr	r3, [r7, #0]
 8006d9e:	695b      	ldr	r3, [r3, #20]
 8006da0:	019b      	lsls	r3, r3, #6
 8006da2:	697a      	ldr	r2, [r7, #20]
 8006da4:	4313      	orrs	r3, r2
 8006da6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	697a      	ldr	r2, [r7, #20]
 8006dac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	68fa      	ldr	r2, [r7, #12]
 8006db2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006db4:	683b      	ldr	r3, [r7, #0]
 8006db6:	685a      	ldr	r2, [r3, #4]
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	693a      	ldr	r2, [r7, #16]
 8006dc0:	621a      	str	r2, [r3, #32]
}
 8006dc2:	bf00      	nop
 8006dc4:	371c      	adds	r7, #28
 8006dc6:	46bd      	mov	sp, r7
 8006dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dcc:	4770      	bx	lr
 8006dce:	bf00      	nop
 8006dd0:	40010000 	.word	0x40010000
 8006dd4:	40010400 	.word	0x40010400

08006dd8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006dd8:	b480      	push	{r7}
 8006dda:	b087      	sub	sp, #28
 8006ddc:	af00      	add	r7, sp, #0
 8006dde:	60f8      	str	r0, [r7, #12]
 8006de0:	60b9      	str	r1, [r7, #8]
 8006de2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	6a1b      	ldr	r3, [r3, #32]
 8006de8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	6a1b      	ldr	r3, [r3, #32]
 8006dee:	f023 0201 	bic.w	r2, r3, #1
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006df6:	68fb      	ldr	r3, [r7, #12]
 8006df8:	699b      	ldr	r3, [r3, #24]
 8006dfa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006dfc:	693b      	ldr	r3, [r7, #16]
 8006dfe:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006e02:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	011b      	lsls	r3, r3, #4
 8006e08:	693a      	ldr	r2, [r7, #16]
 8006e0a:	4313      	orrs	r3, r2
 8006e0c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006e0e:	697b      	ldr	r3, [r7, #20]
 8006e10:	f023 030a 	bic.w	r3, r3, #10
 8006e14:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006e16:	697a      	ldr	r2, [r7, #20]
 8006e18:	68bb      	ldr	r3, [r7, #8]
 8006e1a:	4313      	orrs	r3, r2
 8006e1c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	693a      	ldr	r2, [r7, #16]
 8006e22:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	697a      	ldr	r2, [r7, #20]
 8006e28:	621a      	str	r2, [r3, #32]
}
 8006e2a:	bf00      	nop
 8006e2c:	371c      	adds	r7, #28
 8006e2e:	46bd      	mov	sp, r7
 8006e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e34:	4770      	bx	lr

08006e36 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006e36:	b480      	push	{r7}
 8006e38:	b087      	sub	sp, #28
 8006e3a:	af00      	add	r7, sp, #0
 8006e3c:	60f8      	str	r0, [r7, #12]
 8006e3e:	60b9      	str	r1, [r7, #8]
 8006e40:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	6a1b      	ldr	r3, [r3, #32]
 8006e46:	f023 0210 	bic.w	r2, r3, #16
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	699b      	ldr	r3, [r3, #24]
 8006e52:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	6a1b      	ldr	r3, [r3, #32]
 8006e58:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006e5a:	697b      	ldr	r3, [r7, #20]
 8006e5c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006e60:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	031b      	lsls	r3, r3, #12
 8006e66:	697a      	ldr	r2, [r7, #20]
 8006e68:	4313      	orrs	r3, r2
 8006e6a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006e6c:	693b      	ldr	r3, [r7, #16]
 8006e6e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006e72:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006e74:	68bb      	ldr	r3, [r7, #8]
 8006e76:	011b      	lsls	r3, r3, #4
 8006e78:	693a      	ldr	r2, [r7, #16]
 8006e7a:	4313      	orrs	r3, r2
 8006e7c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006e7e:	68fb      	ldr	r3, [r7, #12]
 8006e80:	697a      	ldr	r2, [r7, #20]
 8006e82:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006e84:	68fb      	ldr	r3, [r7, #12]
 8006e86:	693a      	ldr	r2, [r7, #16]
 8006e88:	621a      	str	r2, [r3, #32]
}
 8006e8a:	bf00      	nop
 8006e8c:	371c      	adds	r7, #28
 8006e8e:	46bd      	mov	sp, r7
 8006e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e94:	4770      	bx	lr

08006e96 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006e96:	b480      	push	{r7}
 8006e98:	b085      	sub	sp, #20
 8006e9a:	af00      	add	r7, sp, #0
 8006e9c:	6078      	str	r0, [r7, #4]
 8006e9e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	689b      	ldr	r3, [r3, #8]
 8006ea4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006ea6:	68fb      	ldr	r3, [r7, #12]
 8006ea8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006eac:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006eae:	683a      	ldr	r2, [r7, #0]
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	4313      	orrs	r3, r2
 8006eb4:	f043 0307 	orr.w	r3, r3, #7
 8006eb8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	68fa      	ldr	r2, [r7, #12]
 8006ebe:	609a      	str	r2, [r3, #8]
}
 8006ec0:	bf00      	nop
 8006ec2:	3714      	adds	r7, #20
 8006ec4:	46bd      	mov	sp, r7
 8006ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eca:	4770      	bx	lr

08006ecc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006ecc:	b480      	push	{r7}
 8006ece:	b087      	sub	sp, #28
 8006ed0:	af00      	add	r7, sp, #0
 8006ed2:	60f8      	str	r0, [r7, #12]
 8006ed4:	60b9      	str	r1, [r7, #8]
 8006ed6:	607a      	str	r2, [r7, #4]
 8006ed8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	689b      	ldr	r3, [r3, #8]
 8006ede:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006ee0:	697b      	ldr	r3, [r7, #20]
 8006ee2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006ee6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006ee8:	683b      	ldr	r3, [r7, #0]
 8006eea:	021a      	lsls	r2, r3, #8
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	431a      	orrs	r2, r3
 8006ef0:	68bb      	ldr	r3, [r7, #8]
 8006ef2:	4313      	orrs	r3, r2
 8006ef4:	697a      	ldr	r2, [r7, #20]
 8006ef6:	4313      	orrs	r3, r2
 8006ef8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	697a      	ldr	r2, [r7, #20]
 8006efe:	609a      	str	r2, [r3, #8]
}
 8006f00:	bf00      	nop
 8006f02:	371c      	adds	r7, #28
 8006f04:	46bd      	mov	sp, r7
 8006f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f0a:	4770      	bx	lr

08006f0c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006f0c:	b480      	push	{r7}
 8006f0e:	b085      	sub	sp, #20
 8006f10:	af00      	add	r7, sp, #0
 8006f12:	6078      	str	r0, [r7, #4]
 8006f14:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006f1c:	2b01      	cmp	r3, #1
 8006f1e:	d101      	bne.n	8006f24 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006f20:	2302      	movs	r3, #2
 8006f22:	e05a      	b.n	8006fda <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	2201      	movs	r2, #1
 8006f28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	2202      	movs	r2, #2
 8006f30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	685b      	ldr	r3, [r3, #4]
 8006f3a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	689b      	ldr	r3, [r3, #8]
 8006f42:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006f4a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006f4c:	683b      	ldr	r3, [r7, #0]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	68fa      	ldr	r2, [r7, #12]
 8006f52:	4313      	orrs	r3, r2
 8006f54:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	68fa      	ldr	r2, [r7, #12]
 8006f5c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	4a21      	ldr	r2, [pc, #132]	; (8006fe8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006f64:	4293      	cmp	r3, r2
 8006f66:	d022      	beq.n	8006fae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006f70:	d01d      	beq.n	8006fae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	4a1d      	ldr	r2, [pc, #116]	; (8006fec <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006f78:	4293      	cmp	r3, r2
 8006f7a:	d018      	beq.n	8006fae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	4a1b      	ldr	r2, [pc, #108]	; (8006ff0 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8006f82:	4293      	cmp	r3, r2
 8006f84:	d013      	beq.n	8006fae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	4a1a      	ldr	r2, [pc, #104]	; (8006ff4 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006f8c:	4293      	cmp	r3, r2
 8006f8e:	d00e      	beq.n	8006fae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	4a18      	ldr	r2, [pc, #96]	; (8006ff8 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8006f96:	4293      	cmp	r3, r2
 8006f98:	d009      	beq.n	8006fae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	4a17      	ldr	r2, [pc, #92]	; (8006ffc <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006fa0:	4293      	cmp	r3, r2
 8006fa2:	d004      	beq.n	8006fae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	4a15      	ldr	r2, [pc, #84]	; (8007000 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006faa:	4293      	cmp	r3, r2
 8006fac:	d10c      	bne.n	8006fc8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006fae:	68bb      	ldr	r3, [r7, #8]
 8006fb0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006fb4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006fb6:	683b      	ldr	r3, [r7, #0]
 8006fb8:	685b      	ldr	r3, [r3, #4]
 8006fba:	68ba      	ldr	r2, [r7, #8]
 8006fbc:	4313      	orrs	r3, r2
 8006fbe:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	68ba      	ldr	r2, [r7, #8]
 8006fc6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	2201      	movs	r2, #1
 8006fcc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	2200      	movs	r2, #0
 8006fd4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006fd8:	2300      	movs	r3, #0
}
 8006fda:	4618      	mov	r0, r3
 8006fdc:	3714      	adds	r7, #20
 8006fde:	46bd      	mov	sp, r7
 8006fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fe4:	4770      	bx	lr
 8006fe6:	bf00      	nop
 8006fe8:	40010000 	.word	0x40010000
 8006fec:	40000400 	.word	0x40000400
 8006ff0:	40000800 	.word	0x40000800
 8006ff4:	40000c00 	.word	0x40000c00
 8006ff8:	40010400 	.word	0x40010400
 8006ffc:	40014000 	.word	0x40014000
 8007000:	40001800 	.word	0x40001800

08007004 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8007004:	b480      	push	{r7}
 8007006:	b085      	sub	sp, #20
 8007008:	af00      	add	r7, sp, #0
 800700a:	6078      	str	r0, [r7, #4]
 800700c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800700e:	2300      	movs	r3, #0
 8007010:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007018:	2b01      	cmp	r3, #1
 800701a:	d101      	bne.n	8007020 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800701c:	2302      	movs	r3, #2
 800701e:	e03d      	b.n	800709c <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	2201      	movs	r2, #1
 8007024:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8007028:	68fb      	ldr	r3, [r7, #12]
 800702a:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800702e:	683b      	ldr	r3, [r7, #0]
 8007030:	68db      	ldr	r3, [r3, #12]
 8007032:	4313      	orrs	r3, r2
 8007034:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800703c:	683b      	ldr	r3, [r7, #0]
 800703e:	689b      	ldr	r3, [r3, #8]
 8007040:	4313      	orrs	r3, r2
 8007042:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8007044:	68fb      	ldr	r3, [r7, #12]
 8007046:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800704a:	683b      	ldr	r3, [r7, #0]
 800704c:	685b      	ldr	r3, [r3, #4]
 800704e:	4313      	orrs	r3, r2
 8007050:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8007052:	68fb      	ldr	r3, [r7, #12]
 8007054:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8007058:	683b      	ldr	r3, [r7, #0]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	4313      	orrs	r3, r2
 800705e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007066:	683b      	ldr	r3, [r7, #0]
 8007068:	691b      	ldr	r3, [r3, #16]
 800706a:	4313      	orrs	r3, r2
 800706c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8007074:	683b      	ldr	r3, [r7, #0]
 8007076:	695b      	ldr	r3, [r3, #20]
 8007078:	4313      	orrs	r3, r2
 800707a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800707c:	68fb      	ldr	r3, [r7, #12]
 800707e:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8007082:	683b      	ldr	r3, [r7, #0]
 8007084:	69db      	ldr	r3, [r3, #28]
 8007086:	4313      	orrs	r3, r2
 8007088:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	68fa      	ldr	r2, [r7, #12]
 8007090:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	2200      	movs	r2, #0
 8007096:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800709a:	2300      	movs	r3, #0
}
 800709c:	4618      	mov	r0, r3
 800709e:	3714      	adds	r7, #20
 80070a0:	46bd      	mov	sp, r7
 80070a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070a6:	4770      	bx	lr

080070a8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80070a8:	b480      	push	{r7}
 80070aa:	b083      	sub	sp, #12
 80070ac:	af00      	add	r7, sp, #0
 80070ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80070b0:	bf00      	nop
 80070b2:	370c      	adds	r7, #12
 80070b4:	46bd      	mov	sp, r7
 80070b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ba:	4770      	bx	lr

080070bc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80070bc:	b480      	push	{r7}
 80070be:	b083      	sub	sp, #12
 80070c0:	af00      	add	r7, sp, #0
 80070c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80070c4:	bf00      	nop
 80070c6:	370c      	adds	r7, #12
 80070c8:	46bd      	mov	sp, r7
 80070ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ce:	4770      	bx	lr

080070d0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80070d0:	b580      	push	{r7, lr}
 80070d2:	b082      	sub	sp, #8
 80070d4:	af00      	add	r7, sp, #0
 80070d6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	2b00      	cmp	r3, #0
 80070dc:	d101      	bne.n	80070e2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80070de:	2301      	movs	r3, #1
 80070e0:	e03f      	b.n	8007162 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80070e8:	b2db      	uxtb	r3, r3
 80070ea:	2b00      	cmp	r3, #0
 80070ec:	d106      	bne.n	80070fc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	2200      	movs	r2, #0
 80070f2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80070f6:	6878      	ldr	r0, [r7, #4]
 80070f8:	f7fc fb2e 	bl	8003758 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	2224      	movs	r2, #36	; 0x24
 8007100:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	68da      	ldr	r2, [r3, #12]
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007112:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007114:	6878      	ldr	r0, [r7, #4]
 8007116:	f000 f9b1 	bl	800747c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	691a      	ldr	r2, [r3, #16]
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007128:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	695a      	ldr	r2, [r3, #20]
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007138:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	68da      	ldr	r2, [r3, #12]
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007148:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	2200      	movs	r2, #0
 800714e:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	2220      	movs	r2, #32
 8007154:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	2220      	movs	r2, #32
 800715c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8007160:	2300      	movs	r3, #0
}
 8007162:	4618      	mov	r0, r3
 8007164:	3708      	adds	r7, #8
 8007166:	46bd      	mov	sp, r7
 8007168:	bd80      	pop	{r7, pc}

0800716a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800716a:	b580      	push	{r7, lr}
 800716c:	b088      	sub	sp, #32
 800716e:	af02      	add	r7, sp, #8
 8007170:	60f8      	str	r0, [r7, #12]
 8007172:	60b9      	str	r1, [r7, #8]
 8007174:	603b      	str	r3, [r7, #0]
 8007176:	4613      	mov	r3, r2
 8007178:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 800717a:	2300      	movs	r3, #0
 800717c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800717e:	68fb      	ldr	r3, [r7, #12]
 8007180:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8007184:	b2db      	uxtb	r3, r3
 8007186:	2b20      	cmp	r3, #32
 8007188:	f040 8083 	bne.w	8007292 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 800718c:	68bb      	ldr	r3, [r7, #8]
 800718e:	2b00      	cmp	r3, #0
 8007190:	d002      	beq.n	8007198 <HAL_UART_Transmit+0x2e>
 8007192:	88fb      	ldrh	r3, [r7, #6]
 8007194:	2b00      	cmp	r3, #0
 8007196:	d101      	bne.n	800719c <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8007198:	2301      	movs	r3, #1
 800719a:	e07b      	b.n	8007294 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80071a2:	2b01      	cmp	r3, #1
 80071a4:	d101      	bne.n	80071aa <HAL_UART_Transmit+0x40>
 80071a6:	2302      	movs	r3, #2
 80071a8:	e074      	b.n	8007294 <HAL_UART_Transmit+0x12a>
 80071aa:	68fb      	ldr	r3, [r7, #12]
 80071ac:	2201      	movs	r2, #1
 80071ae:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80071b2:	68fb      	ldr	r3, [r7, #12]
 80071b4:	2200      	movs	r2, #0
 80071b6:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80071b8:	68fb      	ldr	r3, [r7, #12]
 80071ba:	2221      	movs	r2, #33	; 0x21
 80071bc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 80071c0:	f7fc fc72 	bl	8003aa8 <HAL_GetTick>
 80071c4:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	88fa      	ldrh	r2, [r7, #6]
 80071ca:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	88fa      	ldrh	r2, [r7, #6]
 80071d0:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80071d2:	68fb      	ldr	r3, [r7, #12]
 80071d4:	2200      	movs	r2, #0
 80071d6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 80071da:	e042      	b.n	8007262 <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 80071dc:	68fb      	ldr	r3, [r7, #12]
 80071de:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80071e0:	b29b      	uxth	r3, r3
 80071e2:	3b01      	subs	r3, #1
 80071e4:	b29a      	uxth	r2, r3
 80071e6:	68fb      	ldr	r3, [r7, #12]
 80071e8:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80071ea:	68fb      	ldr	r3, [r7, #12]
 80071ec:	689b      	ldr	r3, [r3, #8]
 80071ee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80071f2:	d122      	bne.n	800723a <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80071f4:	683b      	ldr	r3, [r7, #0]
 80071f6:	9300      	str	r3, [sp, #0]
 80071f8:	697b      	ldr	r3, [r7, #20]
 80071fa:	2200      	movs	r2, #0
 80071fc:	2180      	movs	r1, #128	; 0x80
 80071fe:	68f8      	ldr	r0, [r7, #12]
 8007200:	f000 f8f2 	bl	80073e8 <UART_WaitOnFlagUntilTimeout>
 8007204:	4603      	mov	r3, r0
 8007206:	2b00      	cmp	r3, #0
 8007208:	d001      	beq.n	800720e <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 800720a:	2303      	movs	r3, #3
 800720c:	e042      	b.n	8007294 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 800720e:	68bb      	ldr	r3, [r7, #8]
 8007210:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8007212:	693b      	ldr	r3, [r7, #16]
 8007214:	881b      	ldrh	r3, [r3, #0]
 8007216:	461a      	mov	r2, r3
 8007218:	68fb      	ldr	r3, [r7, #12]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007220:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8007222:	68fb      	ldr	r3, [r7, #12]
 8007224:	691b      	ldr	r3, [r3, #16]
 8007226:	2b00      	cmp	r3, #0
 8007228:	d103      	bne.n	8007232 <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 800722a:	68bb      	ldr	r3, [r7, #8]
 800722c:	3302      	adds	r3, #2
 800722e:	60bb      	str	r3, [r7, #8]
 8007230:	e017      	b.n	8007262 <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 8007232:	68bb      	ldr	r3, [r7, #8]
 8007234:	3301      	adds	r3, #1
 8007236:	60bb      	str	r3, [r7, #8]
 8007238:	e013      	b.n	8007262 <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800723a:	683b      	ldr	r3, [r7, #0]
 800723c:	9300      	str	r3, [sp, #0]
 800723e:	697b      	ldr	r3, [r7, #20]
 8007240:	2200      	movs	r2, #0
 8007242:	2180      	movs	r1, #128	; 0x80
 8007244:	68f8      	ldr	r0, [r7, #12]
 8007246:	f000 f8cf 	bl	80073e8 <UART_WaitOnFlagUntilTimeout>
 800724a:	4603      	mov	r3, r0
 800724c:	2b00      	cmp	r3, #0
 800724e:	d001      	beq.n	8007254 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 8007250:	2303      	movs	r3, #3
 8007252:	e01f      	b.n	8007294 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8007254:	68bb      	ldr	r3, [r7, #8]
 8007256:	1c5a      	adds	r2, r3, #1
 8007258:	60ba      	str	r2, [r7, #8]
 800725a:	781a      	ldrb	r2, [r3, #0]
 800725c:	68fb      	ldr	r3, [r7, #12]
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8007262:	68fb      	ldr	r3, [r7, #12]
 8007264:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007266:	b29b      	uxth	r3, r3
 8007268:	2b00      	cmp	r3, #0
 800726a:	d1b7      	bne.n	80071dc <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800726c:	683b      	ldr	r3, [r7, #0]
 800726e:	9300      	str	r3, [sp, #0]
 8007270:	697b      	ldr	r3, [r7, #20]
 8007272:	2200      	movs	r2, #0
 8007274:	2140      	movs	r1, #64	; 0x40
 8007276:	68f8      	ldr	r0, [r7, #12]
 8007278:	f000 f8b6 	bl	80073e8 <UART_WaitOnFlagUntilTimeout>
 800727c:	4603      	mov	r3, r0
 800727e:	2b00      	cmp	r3, #0
 8007280:	d001      	beq.n	8007286 <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 8007282:	2303      	movs	r3, #3
 8007284:	e006      	b.n	8007294 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007286:	68fb      	ldr	r3, [r7, #12]
 8007288:	2220      	movs	r2, #32
 800728a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 800728e:	2300      	movs	r3, #0
 8007290:	e000      	b.n	8007294 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8007292:	2302      	movs	r3, #2
  }
}
 8007294:	4618      	mov	r0, r3
 8007296:	3718      	adds	r7, #24
 8007298:	46bd      	mov	sp, r7
 800729a:	bd80      	pop	{r7, pc}

0800729c <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800729c:	b580      	push	{r7, lr}
 800729e:	b088      	sub	sp, #32
 80072a0:	af02      	add	r7, sp, #8
 80072a2:	60f8      	str	r0, [r7, #12]
 80072a4:	60b9      	str	r1, [r7, #8]
 80072a6:	603b      	str	r3, [r7, #0]
 80072a8:	4613      	mov	r3, r2
 80072aa:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 80072ac:	2300      	movs	r3, #0
 80072ae:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80072b0:	68fb      	ldr	r3, [r7, #12]
 80072b2:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80072b6:	b2db      	uxtb	r3, r3
 80072b8:	2b20      	cmp	r3, #32
 80072ba:	f040 8090 	bne.w	80073de <HAL_UART_Receive+0x142>
  {
    if ((pData == NULL) || (Size == 0U))
 80072be:	68bb      	ldr	r3, [r7, #8]
 80072c0:	2b00      	cmp	r3, #0
 80072c2:	d002      	beq.n	80072ca <HAL_UART_Receive+0x2e>
 80072c4:	88fb      	ldrh	r3, [r7, #6]
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d101      	bne.n	80072ce <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 80072ca:	2301      	movs	r3, #1
 80072cc:	e088      	b.n	80073e0 <HAL_UART_Receive+0x144>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80072ce:	68fb      	ldr	r3, [r7, #12]
 80072d0:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80072d4:	2b01      	cmp	r3, #1
 80072d6:	d101      	bne.n	80072dc <HAL_UART_Receive+0x40>
 80072d8:	2302      	movs	r3, #2
 80072da:	e081      	b.n	80073e0 <HAL_UART_Receive+0x144>
 80072dc:	68fb      	ldr	r3, [r7, #12]
 80072de:	2201      	movs	r2, #1
 80072e0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80072e4:	68fb      	ldr	r3, [r7, #12]
 80072e6:	2200      	movs	r2, #0
 80072e8:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80072ea:	68fb      	ldr	r3, [r7, #12]
 80072ec:	2222      	movs	r2, #34	; 0x22
 80072ee:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 80072f2:	f7fc fbd9 	bl	8003aa8 <HAL_GetTick>
 80072f6:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 80072f8:	68fb      	ldr	r3, [r7, #12]
 80072fa:	88fa      	ldrh	r2, [r7, #6]
 80072fc:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 80072fe:	68fb      	ldr	r3, [r7, #12]
 8007300:	88fa      	ldrh	r2, [r7, #6]
 8007302:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8007304:	68fb      	ldr	r3, [r7, #12]
 8007306:	2200      	movs	r2, #0
 8007308:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 800730c:	e05c      	b.n	80073c8 <HAL_UART_Receive+0x12c>
    {
      huart->RxXferCount--;
 800730e:	68fb      	ldr	r3, [r7, #12]
 8007310:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007312:	b29b      	uxth	r3, r3
 8007314:	3b01      	subs	r3, #1
 8007316:	b29a      	uxth	r2, r3
 8007318:	68fb      	ldr	r3, [r7, #12]
 800731a:	85da      	strh	r2, [r3, #46]	; 0x2e
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800731c:	68fb      	ldr	r3, [r7, #12]
 800731e:	689b      	ldr	r3, [r3, #8]
 8007320:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007324:	d12b      	bne.n	800737e <HAL_UART_Receive+0xe2>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8007326:	683b      	ldr	r3, [r7, #0]
 8007328:	9300      	str	r3, [sp, #0]
 800732a:	697b      	ldr	r3, [r7, #20]
 800732c:	2200      	movs	r2, #0
 800732e:	2120      	movs	r1, #32
 8007330:	68f8      	ldr	r0, [r7, #12]
 8007332:	f000 f859 	bl	80073e8 <UART_WaitOnFlagUntilTimeout>
 8007336:	4603      	mov	r3, r0
 8007338:	2b00      	cmp	r3, #0
 800733a:	d001      	beq.n	8007340 <HAL_UART_Receive+0xa4>
        {
          return HAL_TIMEOUT;
 800733c:	2303      	movs	r3, #3
 800733e:	e04f      	b.n	80073e0 <HAL_UART_Receive+0x144>
        }
        tmp = (uint16_t *) pData;
 8007340:	68bb      	ldr	r3, [r7, #8]
 8007342:	613b      	str	r3, [r7, #16]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8007344:	68fb      	ldr	r3, [r7, #12]
 8007346:	691b      	ldr	r3, [r3, #16]
 8007348:	2b00      	cmp	r3, #0
 800734a:	d10c      	bne.n	8007366 <HAL_UART_Receive+0xca>
        {
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800734c:	68fb      	ldr	r3, [r7, #12]
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	685b      	ldr	r3, [r3, #4]
 8007352:	b29b      	uxth	r3, r3
 8007354:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007358:	b29a      	uxth	r2, r3
 800735a:	693b      	ldr	r3, [r7, #16]
 800735c:	801a      	strh	r2, [r3, #0]
          pData += 2U;
 800735e:	68bb      	ldr	r3, [r7, #8]
 8007360:	3302      	adds	r3, #2
 8007362:	60bb      	str	r3, [r7, #8]
 8007364:	e030      	b.n	80073c8 <HAL_UART_Receive+0x12c>
        }
        else
        {
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8007366:	68fb      	ldr	r3, [r7, #12]
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	685b      	ldr	r3, [r3, #4]
 800736c:	b29b      	uxth	r3, r3
 800736e:	b2db      	uxtb	r3, r3
 8007370:	b29a      	uxth	r2, r3
 8007372:	693b      	ldr	r3, [r7, #16]
 8007374:	801a      	strh	r2, [r3, #0]
          pData += 1U;
 8007376:	68bb      	ldr	r3, [r7, #8]
 8007378:	3301      	adds	r3, #1
 800737a:	60bb      	str	r3, [r7, #8]
 800737c:	e024      	b.n	80073c8 <HAL_UART_Receive+0x12c>
        }

      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800737e:	683b      	ldr	r3, [r7, #0]
 8007380:	9300      	str	r3, [sp, #0]
 8007382:	697b      	ldr	r3, [r7, #20]
 8007384:	2200      	movs	r2, #0
 8007386:	2120      	movs	r1, #32
 8007388:	68f8      	ldr	r0, [r7, #12]
 800738a:	f000 f82d 	bl	80073e8 <UART_WaitOnFlagUntilTimeout>
 800738e:	4603      	mov	r3, r0
 8007390:	2b00      	cmp	r3, #0
 8007392:	d001      	beq.n	8007398 <HAL_UART_Receive+0xfc>
        {
          return HAL_TIMEOUT;
 8007394:	2303      	movs	r3, #3
 8007396:	e023      	b.n	80073e0 <HAL_UART_Receive+0x144>
        }
        if (huart->Init.Parity == UART_PARITY_NONE)
 8007398:	68fb      	ldr	r3, [r7, #12]
 800739a:	691b      	ldr	r3, [r3, #16]
 800739c:	2b00      	cmp	r3, #0
 800739e:	d108      	bne.n	80073b2 <HAL_UART_Receive+0x116>
        {
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	6859      	ldr	r1, [r3, #4]
 80073a6:	68bb      	ldr	r3, [r7, #8]
 80073a8:	1c5a      	adds	r2, r3, #1
 80073aa:	60ba      	str	r2, [r7, #8]
 80073ac:	b2ca      	uxtb	r2, r1
 80073ae:	701a      	strb	r2, [r3, #0]
 80073b0:	e00a      	b.n	80073c8 <HAL_UART_Receive+0x12c>
        }
        else
        {
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80073b2:	68fb      	ldr	r3, [r7, #12]
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	685b      	ldr	r3, [r3, #4]
 80073b8:	b2da      	uxtb	r2, r3
 80073ba:	68bb      	ldr	r3, [r7, #8]
 80073bc:	1c59      	adds	r1, r3, #1
 80073be:	60b9      	str	r1, [r7, #8]
 80073c0:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80073c4:	b2d2      	uxtb	r2, r2
 80073c6:	701a      	strb	r2, [r3, #0]
    while (huart->RxXferCount > 0U)
 80073c8:	68fb      	ldr	r3, [r7, #12]
 80073ca:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80073cc:	b29b      	uxth	r3, r3
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	d19d      	bne.n	800730e <HAL_UART_Receive+0x72>

      }
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	2220      	movs	r2, #32
 80073d6:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    return HAL_OK;
 80073da:	2300      	movs	r3, #0
 80073dc:	e000      	b.n	80073e0 <HAL_UART_Receive+0x144>
  }
  else
  {
    return HAL_BUSY;
 80073de:	2302      	movs	r3, #2
  }
}
 80073e0:	4618      	mov	r0, r3
 80073e2:	3718      	adds	r7, #24
 80073e4:	46bd      	mov	sp, r7
 80073e6:	bd80      	pop	{r7, pc}

080073e8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80073e8:	b580      	push	{r7, lr}
 80073ea:	b084      	sub	sp, #16
 80073ec:	af00      	add	r7, sp, #0
 80073ee:	60f8      	str	r0, [r7, #12]
 80073f0:	60b9      	str	r1, [r7, #8]
 80073f2:	603b      	str	r3, [r7, #0]
 80073f4:	4613      	mov	r3, r2
 80073f6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80073f8:	e02c      	b.n	8007454 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80073fa:	69bb      	ldr	r3, [r7, #24]
 80073fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007400:	d028      	beq.n	8007454 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8007402:	69bb      	ldr	r3, [r7, #24]
 8007404:	2b00      	cmp	r3, #0
 8007406:	d007      	beq.n	8007418 <UART_WaitOnFlagUntilTimeout+0x30>
 8007408:	f7fc fb4e 	bl	8003aa8 <HAL_GetTick>
 800740c:	4602      	mov	r2, r0
 800740e:	683b      	ldr	r3, [r7, #0]
 8007410:	1ad3      	subs	r3, r2, r3
 8007412:	69ba      	ldr	r2, [r7, #24]
 8007414:	429a      	cmp	r2, r3
 8007416:	d21d      	bcs.n	8007454 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007418:	68fb      	ldr	r3, [r7, #12]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	68da      	ldr	r2, [r3, #12]
 800741e:	68fb      	ldr	r3, [r7, #12]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8007426:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007428:	68fb      	ldr	r3, [r7, #12]
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	695a      	ldr	r2, [r3, #20]
 800742e:	68fb      	ldr	r3, [r7, #12]
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	f022 0201 	bic.w	r2, r2, #1
 8007436:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	2220      	movs	r2, #32
 800743c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8007440:	68fb      	ldr	r3, [r7, #12]
 8007442:	2220      	movs	r2, #32
 8007444:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	2200      	movs	r2, #0
 800744c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8007450:	2303      	movs	r3, #3
 8007452:	e00f      	b.n	8007474 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007454:	68fb      	ldr	r3, [r7, #12]
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	681a      	ldr	r2, [r3, #0]
 800745a:	68bb      	ldr	r3, [r7, #8]
 800745c:	4013      	ands	r3, r2
 800745e:	68ba      	ldr	r2, [r7, #8]
 8007460:	429a      	cmp	r2, r3
 8007462:	bf0c      	ite	eq
 8007464:	2301      	moveq	r3, #1
 8007466:	2300      	movne	r3, #0
 8007468:	b2db      	uxtb	r3, r3
 800746a:	461a      	mov	r2, r3
 800746c:	79fb      	ldrb	r3, [r7, #7]
 800746e:	429a      	cmp	r2, r3
 8007470:	d0c3      	beq.n	80073fa <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8007472:	2300      	movs	r3, #0
}
 8007474:	4618      	mov	r0, r3
 8007476:	3710      	adds	r7, #16
 8007478:	46bd      	mov	sp, r7
 800747a:	bd80      	pop	{r7, pc}

0800747c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800747c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007480:	b085      	sub	sp, #20
 8007482:	af00      	add	r7, sp, #0
 8007484:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	681b      	ldr	r3, [r3, #0]
 800748a:	691b      	ldr	r3, [r3, #16]
 800748c:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	68da      	ldr	r2, [r3, #12]
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	430a      	orrs	r2, r1
 800749a:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	689a      	ldr	r2, [r3, #8]
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	691b      	ldr	r3, [r3, #16]
 80074a4:	431a      	orrs	r2, r3
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	695b      	ldr	r3, [r3, #20]
 80074aa:	431a      	orrs	r2, r3
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	69db      	ldr	r3, [r3, #28]
 80074b0:	4313      	orrs	r3, r2
 80074b2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	68db      	ldr	r3, [r3, #12]
 80074ba:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 80074be:	f023 030c 	bic.w	r3, r3, #12
 80074c2:	687a      	ldr	r2, [r7, #4]
 80074c4:	6812      	ldr	r2, [r2, #0]
 80074c6:	68f9      	ldr	r1, [r7, #12]
 80074c8:	430b      	orrs	r3, r1
 80074ca:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	695b      	ldr	r3, [r3, #20]
 80074d2:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	699a      	ldr	r2, [r3, #24]
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	430a      	orrs	r2, r1
 80074e0:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	69db      	ldr	r3, [r3, #28]
 80074e6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80074ea:	f040 818b 	bne.w	8007804 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	4ac1      	ldr	r2, [pc, #772]	; (80077f8 <UART_SetConfig+0x37c>)
 80074f4:	4293      	cmp	r3, r2
 80074f6:	d005      	beq.n	8007504 <UART_SetConfig+0x88>
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	4abf      	ldr	r2, [pc, #764]	; (80077fc <UART_SetConfig+0x380>)
 80074fe:	4293      	cmp	r3, r2
 8007500:	f040 80bd 	bne.w	800767e <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007504:	f7fe f8f4 	bl	80056f0 <HAL_RCC_GetPCLK2Freq>
 8007508:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800750a:	68bb      	ldr	r3, [r7, #8]
 800750c:	461d      	mov	r5, r3
 800750e:	f04f 0600 	mov.w	r6, #0
 8007512:	46a8      	mov	r8, r5
 8007514:	46b1      	mov	r9, r6
 8007516:	eb18 0308 	adds.w	r3, r8, r8
 800751a:	eb49 0409 	adc.w	r4, r9, r9
 800751e:	4698      	mov	r8, r3
 8007520:	46a1      	mov	r9, r4
 8007522:	eb18 0805 	adds.w	r8, r8, r5
 8007526:	eb49 0906 	adc.w	r9, r9, r6
 800752a:	f04f 0100 	mov.w	r1, #0
 800752e:	f04f 0200 	mov.w	r2, #0
 8007532:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8007536:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800753a:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800753e:	4688      	mov	r8, r1
 8007540:	4691      	mov	r9, r2
 8007542:	eb18 0005 	adds.w	r0, r8, r5
 8007546:	eb49 0106 	adc.w	r1, r9, r6
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	685b      	ldr	r3, [r3, #4]
 800754e:	461d      	mov	r5, r3
 8007550:	f04f 0600 	mov.w	r6, #0
 8007554:	196b      	adds	r3, r5, r5
 8007556:	eb46 0406 	adc.w	r4, r6, r6
 800755a:	461a      	mov	r2, r3
 800755c:	4623      	mov	r3, r4
 800755e:	f7f9 fb23 	bl	8000ba8 <__aeabi_uldivmod>
 8007562:	4603      	mov	r3, r0
 8007564:	460c      	mov	r4, r1
 8007566:	461a      	mov	r2, r3
 8007568:	4ba5      	ldr	r3, [pc, #660]	; (8007800 <UART_SetConfig+0x384>)
 800756a:	fba3 2302 	umull	r2, r3, r3, r2
 800756e:	095b      	lsrs	r3, r3, #5
 8007570:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8007574:	68bb      	ldr	r3, [r7, #8]
 8007576:	461d      	mov	r5, r3
 8007578:	f04f 0600 	mov.w	r6, #0
 800757c:	46a9      	mov	r9, r5
 800757e:	46b2      	mov	sl, r6
 8007580:	eb19 0309 	adds.w	r3, r9, r9
 8007584:	eb4a 040a 	adc.w	r4, sl, sl
 8007588:	4699      	mov	r9, r3
 800758a:	46a2      	mov	sl, r4
 800758c:	eb19 0905 	adds.w	r9, r9, r5
 8007590:	eb4a 0a06 	adc.w	sl, sl, r6
 8007594:	f04f 0100 	mov.w	r1, #0
 8007598:	f04f 0200 	mov.w	r2, #0
 800759c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80075a0:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80075a4:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80075a8:	4689      	mov	r9, r1
 80075aa:	4692      	mov	sl, r2
 80075ac:	eb19 0005 	adds.w	r0, r9, r5
 80075b0:	eb4a 0106 	adc.w	r1, sl, r6
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	685b      	ldr	r3, [r3, #4]
 80075b8:	461d      	mov	r5, r3
 80075ba:	f04f 0600 	mov.w	r6, #0
 80075be:	196b      	adds	r3, r5, r5
 80075c0:	eb46 0406 	adc.w	r4, r6, r6
 80075c4:	461a      	mov	r2, r3
 80075c6:	4623      	mov	r3, r4
 80075c8:	f7f9 faee 	bl	8000ba8 <__aeabi_uldivmod>
 80075cc:	4603      	mov	r3, r0
 80075ce:	460c      	mov	r4, r1
 80075d0:	461a      	mov	r2, r3
 80075d2:	4b8b      	ldr	r3, [pc, #556]	; (8007800 <UART_SetConfig+0x384>)
 80075d4:	fba3 1302 	umull	r1, r3, r3, r2
 80075d8:	095b      	lsrs	r3, r3, #5
 80075da:	2164      	movs	r1, #100	; 0x64
 80075dc:	fb01 f303 	mul.w	r3, r1, r3
 80075e0:	1ad3      	subs	r3, r2, r3
 80075e2:	00db      	lsls	r3, r3, #3
 80075e4:	3332      	adds	r3, #50	; 0x32
 80075e6:	4a86      	ldr	r2, [pc, #536]	; (8007800 <UART_SetConfig+0x384>)
 80075e8:	fba2 2303 	umull	r2, r3, r2, r3
 80075ec:	095b      	lsrs	r3, r3, #5
 80075ee:	005b      	lsls	r3, r3, #1
 80075f0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80075f4:	4498      	add	r8, r3
 80075f6:	68bb      	ldr	r3, [r7, #8]
 80075f8:	461d      	mov	r5, r3
 80075fa:	f04f 0600 	mov.w	r6, #0
 80075fe:	46a9      	mov	r9, r5
 8007600:	46b2      	mov	sl, r6
 8007602:	eb19 0309 	adds.w	r3, r9, r9
 8007606:	eb4a 040a 	adc.w	r4, sl, sl
 800760a:	4699      	mov	r9, r3
 800760c:	46a2      	mov	sl, r4
 800760e:	eb19 0905 	adds.w	r9, r9, r5
 8007612:	eb4a 0a06 	adc.w	sl, sl, r6
 8007616:	f04f 0100 	mov.w	r1, #0
 800761a:	f04f 0200 	mov.w	r2, #0
 800761e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007622:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8007626:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800762a:	4689      	mov	r9, r1
 800762c:	4692      	mov	sl, r2
 800762e:	eb19 0005 	adds.w	r0, r9, r5
 8007632:	eb4a 0106 	adc.w	r1, sl, r6
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	685b      	ldr	r3, [r3, #4]
 800763a:	461d      	mov	r5, r3
 800763c:	f04f 0600 	mov.w	r6, #0
 8007640:	196b      	adds	r3, r5, r5
 8007642:	eb46 0406 	adc.w	r4, r6, r6
 8007646:	461a      	mov	r2, r3
 8007648:	4623      	mov	r3, r4
 800764a:	f7f9 faad 	bl	8000ba8 <__aeabi_uldivmod>
 800764e:	4603      	mov	r3, r0
 8007650:	460c      	mov	r4, r1
 8007652:	461a      	mov	r2, r3
 8007654:	4b6a      	ldr	r3, [pc, #424]	; (8007800 <UART_SetConfig+0x384>)
 8007656:	fba3 1302 	umull	r1, r3, r3, r2
 800765a:	095b      	lsrs	r3, r3, #5
 800765c:	2164      	movs	r1, #100	; 0x64
 800765e:	fb01 f303 	mul.w	r3, r1, r3
 8007662:	1ad3      	subs	r3, r2, r3
 8007664:	00db      	lsls	r3, r3, #3
 8007666:	3332      	adds	r3, #50	; 0x32
 8007668:	4a65      	ldr	r2, [pc, #404]	; (8007800 <UART_SetConfig+0x384>)
 800766a:	fba2 2303 	umull	r2, r3, r2, r3
 800766e:	095b      	lsrs	r3, r3, #5
 8007670:	f003 0207 	and.w	r2, r3, #7
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	4442      	add	r2, r8
 800767a:	609a      	str	r2, [r3, #8]
 800767c:	e26f      	b.n	8007b5e <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800767e:	f7fe f823 	bl	80056c8 <HAL_RCC_GetPCLK1Freq>
 8007682:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007684:	68bb      	ldr	r3, [r7, #8]
 8007686:	461d      	mov	r5, r3
 8007688:	f04f 0600 	mov.w	r6, #0
 800768c:	46a8      	mov	r8, r5
 800768e:	46b1      	mov	r9, r6
 8007690:	eb18 0308 	adds.w	r3, r8, r8
 8007694:	eb49 0409 	adc.w	r4, r9, r9
 8007698:	4698      	mov	r8, r3
 800769a:	46a1      	mov	r9, r4
 800769c:	eb18 0805 	adds.w	r8, r8, r5
 80076a0:	eb49 0906 	adc.w	r9, r9, r6
 80076a4:	f04f 0100 	mov.w	r1, #0
 80076a8:	f04f 0200 	mov.w	r2, #0
 80076ac:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80076b0:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80076b4:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80076b8:	4688      	mov	r8, r1
 80076ba:	4691      	mov	r9, r2
 80076bc:	eb18 0005 	adds.w	r0, r8, r5
 80076c0:	eb49 0106 	adc.w	r1, r9, r6
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	685b      	ldr	r3, [r3, #4]
 80076c8:	461d      	mov	r5, r3
 80076ca:	f04f 0600 	mov.w	r6, #0
 80076ce:	196b      	adds	r3, r5, r5
 80076d0:	eb46 0406 	adc.w	r4, r6, r6
 80076d4:	461a      	mov	r2, r3
 80076d6:	4623      	mov	r3, r4
 80076d8:	f7f9 fa66 	bl	8000ba8 <__aeabi_uldivmod>
 80076dc:	4603      	mov	r3, r0
 80076de:	460c      	mov	r4, r1
 80076e0:	461a      	mov	r2, r3
 80076e2:	4b47      	ldr	r3, [pc, #284]	; (8007800 <UART_SetConfig+0x384>)
 80076e4:	fba3 2302 	umull	r2, r3, r3, r2
 80076e8:	095b      	lsrs	r3, r3, #5
 80076ea:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80076ee:	68bb      	ldr	r3, [r7, #8]
 80076f0:	461d      	mov	r5, r3
 80076f2:	f04f 0600 	mov.w	r6, #0
 80076f6:	46a9      	mov	r9, r5
 80076f8:	46b2      	mov	sl, r6
 80076fa:	eb19 0309 	adds.w	r3, r9, r9
 80076fe:	eb4a 040a 	adc.w	r4, sl, sl
 8007702:	4699      	mov	r9, r3
 8007704:	46a2      	mov	sl, r4
 8007706:	eb19 0905 	adds.w	r9, r9, r5
 800770a:	eb4a 0a06 	adc.w	sl, sl, r6
 800770e:	f04f 0100 	mov.w	r1, #0
 8007712:	f04f 0200 	mov.w	r2, #0
 8007716:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800771a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800771e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8007722:	4689      	mov	r9, r1
 8007724:	4692      	mov	sl, r2
 8007726:	eb19 0005 	adds.w	r0, r9, r5
 800772a:	eb4a 0106 	adc.w	r1, sl, r6
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	685b      	ldr	r3, [r3, #4]
 8007732:	461d      	mov	r5, r3
 8007734:	f04f 0600 	mov.w	r6, #0
 8007738:	196b      	adds	r3, r5, r5
 800773a:	eb46 0406 	adc.w	r4, r6, r6
 800773e:	461a      	mov	r2, r3
 8007740:	4623      	mov	r3, r4
 8007742:	f7f9 fa31 	bl	8000ba8 <__aeabi_uldivmod>
 8007746:	4603      	mov	r3, r0
 8007748:	460c      	mov	r4, r1
 800774a:	461a      	mov	r2, r3
 800774c:	4b2c      	ldr	r3, [pc, #176]	; (8007800 <UART_SetConfig+0x384>)
 800774e:	fba3 1302 	umull	r1, r3, r3, r2
 8007752:	095b      	lsrs	r3, r3, #5
 8007754:	2164      	movs	r1, #100	; 0x64
 8007756:	fb01 f303 	mul.w	r3, r1, r3
 800775a:	1ad3      	subs	r3, r2, r3
 800775c:	00db      	lsls	r3, r3, #3
 800775e:	3332      	adds	r3, #50	; 0x32
 8007760:	4a27      	ldr	r2, [pc, #156]	; (8007800 <UART_SetConfig+0x384>)
 8007762:	fba2 2303 	umull	r2, r3, r2, r3
 8007766:	095b      	lsrs	r3, r3, #5
 8007768:	005b      	lsls	r3, r3, #1
 800776a:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800776e:	4498      	add	r8, r3
 8007770:	68bb      	ldr	r3, [r7, #8]
 8007772:	461d      	mov	r5, r3
 8007774:	f04f 0600 	mov.w	r6, #0
 8007778:	46a9      	mov	r9, r5
 800777a:	46b2      	mov	sl, r6
 800777c:	eb19 0309 	adds.w	r3, r9, r9
 8007780:	eb4a 040a 	adc.w	r4, sl, sl
 8007784:	4699      	mov	r9, r3
 8007786:	46a2      	mov	sl, r4
 8007788:	eb19 0905 	adds.w	r9, r9, r5
 800778c:	eb4a 0a06 	adc.w	sl, sl, r6
 8007790:	f04f 0100 	mov.w	r1, #0
 8007794:	f04f 0200 	mov.w	r2, #0
 8007798:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800779c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80077a0:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80077a4:	4689      	mov	r9, r1
 80077a6:	4692      	mov	sl, r2
 80077a8:	eb19 0005 	adds.w	r0, r9, r5
 80077ac:	eb4a 0106 	adc.w	r1, sl, r6
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	685b      	ldr	r3, [r3, #4]
 80077b4:	461d      	mov	r5, r3
 80077b6:	f04f 0600 	mov.w	r6, #0
 80077ba:	196b      	adds	r3, r5, r5
 80077bc:	eb46 0406 	adc.w	r4, r6, r6
 80077c0:	461a      	mov	r2, r3
 80077c2:	4623      	mov	r3, r4
 80077c4:	f7f9 f9f0 	bl	8000ba8 <__aeabi_uldivmod>
 80077c8:	4603      	mov	r3, r0
 80077ca:	460c      	mov	r4, r1
 80077cc:	461a      	mov	r2, r3
 80077ce:	4b0c      	ldr	r3, [pc, #48]	; (8007800 <UART_SetConfig+0x384>)
 80077d0:	fba3 1302 	umull	r1, r3, r3, r2
 80077d4:	095b      	lsrs	r3, r3, #5
 80077d6:	2164      	movs	r1, #100	; 0x64
 80077d8:	fb01 f303 	mul.w	r3, r1, r3
 80077dc:	1ad3      	subs	r3, r2, r3
 80077de:	00db      	lsls	r3, r3, #3
 80077e0:	3332      	adds	r3, #50	; 0x32
 80077e2:	4a07      	ldr	r2, [pc, #28]	; (8007800 <UART_SetConfig+0x384>)
 80077e4:	fba2 2303 	umull	r2, r3, r2, r3
 80077e8:	095b      	lsrs	r3, r3, #5
 80077ea:	f003 0207 	and.w	r2, r3, #7
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	681b      	ldr	r3, [r3, #0]
 80077f2:	4442      	add	r2, r8
 80077f4:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 80077f6:	e1b2      	b.n	8007b5e <UART_SetConfig+0x6e2>
 80077f8:	40011000 	.word	0x40011000
 80077fc:	40011400 	.word	0x40011400
 8007800:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	4ad7      	ldr	r2, [pc, #860]	; (8007b68 <UART_SetConfig+0x6ec>)
 800780a:	4293      	cmp	r3, r2
 800780c:	d005      	beq.n	800781a <UART_SetConfig+0x39e>
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	4ad6      	ldr	r2, [pc, #856]	; (8007b6c <UART_SetConfig+0x6f0>)
 8007814:	4293      	cmp	r3, r2
 8007816:	f040 80d1 	bne.w	80079bc <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 800781a:	f7fd ff69 	bl	80056f0 <HAL_RCC_GetPCLK2Freq>
 800781e:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007820:	68bb      	ldr	r3, [r7, #8]
 8007822:	469a      	mov	sl, r3
 8007824:	f04f 0b00 	mov.w	fp, #0
 8007828:	46d0      	mov	r8, sl
 800782a:	46d9      	mov	r9, fp
 800782c:	eb18 0308 	adds.w	r3, r8, r8
 8007830:	eb49 0409 	adc.w	r4, r9, r9
 8007834:	4698      	mov	r8, r3
 8007836:	46a1      	mov	r9, r4
 8007838:	eb18 080a 	adds.w	r8, r8, sl
 800783c:	eb49 090b 	adc.w	r9, r9, fp
 8007840:	f04f 0100 	mov.w	r1, #0
 8007844:	f04f 0200 	mov.w	r2, #0
 8007848:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800784c:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8007850:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8007854:	4688      	mov	r8, r1
 8007856:	4691      	mov	r9, r2
 8007858:	eb1a 0508 	adds.w	r5, sl, r8
 800785c:	eb4b 0609 	adc.w	r6, fp, r9
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	685b      	ldr	r3, [r3, #4]
 8007864:	4619      	mov	r1, r3
 8007866:	f04f 0200 	mov.w	r2, #0
 800786a:	f04f 0300 	mov.w	r3, #0
 800786e:	f04f 0400 	mov.w	r4, #0
 8007872:	0094      	lsls	r4, r2, #2
 8007874:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8007878:	008b      	lsls	r3, r1, #2
 800787a:	461a      	mov	r2, r3
 800787c:	4623      	mov	r3, r4
 800787e:	4628      	mov	r0, r5
 8007880:	4631      	mov	r1, r6
 8007882:	f7f9 f991 	bl	8000ba8 <__aeabi_uldivmod>
 8007886:	4603      	mov	r3, r0
 8007888:	460c      	mov	r4, r1
 800788a:	461a      	mov	r2, r3
 800788c:	4bb8      	ldr	r3, [pc, #736]	; (8007b70 <UART_SetConfig+0x6f4>)
 800788e:	fba3 2302 	umull	r2, r3, r3, r2
 8007892:	095b      	lsrs	r3, r3, #5
 8007894:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8007898:	68bb      	ldr	r3, [r7, #8]
 800789a:	469b      	mov	fp, r3
 800789c:	f04f 0c00 	mov.w	ip, #0
 80078a0:	46d9      	mov	r9, fp
 80078a2:	46e2      	mov	sl, ip
 80078a4:	eb19 0309 	adds.w	r3, r9, r9
 80078a8:	eb4a 040a 	adc.w	r4, sl, sl
 80078ac:	4699      	mov	r9, r3
 80078ae:	46a2      	mov	sl, r4
 80078b0:	eb19 090b 	adds.w	r9, r9, fp
 80078b4:	eb4a 0a0c 	adc.w	sl, sl, ip
 80078b8:	f04f 0100 	mov.w	r1, #0
 80078bc:	f04f 0200 	mov.w	r2, #0
 80078c0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80078c4:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80078c8:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80078cc:	4689      	mov	r9, r1
 80078ce:	4692      	mov	sl, r2
 80078d0:	eb1b 0509 	adds.w	r5, fp, r9
 80078d4:	eb4c 060a 	adc.w	r6, ip, sl
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	685b      	ldr	r3, [r3, #4]
 80078dc:	4619      	mov	r1, r3
 80078de:	f04f 0200 	mov.w	r2, #0
 80078e2:	f04f 0300 	mov.w	r3, #0
 80078e6:	f04f 0400 	mov.w	r4, #0
 80078ea:	0094      	lsls	r4, r2, #2
 80078ec:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80078f0:	008b      	lsls	r3, r1, #2
 80078f2:	461a      	mov	r2, r3
 80078f4:	4623      	mov	r3, r4
 80078f6:	4628      	mov	r0, r5
 80078f8:	4631      	mov	r1, r6
 80078fa:	f7f9 f955 	bl	8000ba8 <__aeabi_uldivmod>
 80078fe:	4603      	mov	r3, r0
 8007900:	460c      	mov	r4, r1
 8007902:	461a      	mov	r2, r3
 8007904:	4b9a      	ldr	r3, [pc, #616]	; (8007b70 <UART_SetConfig+0x6f4>)
 8007906:	fba3 1302 	umull	r1, r3, r3, r2
 800790a:	095b      	lsrs	r3, r3, #5
 800790c:	2164      	movs	r1, #100	; 0x64
 800790e:	fb01 f303 	mul.w	r3, r1, r3
 8007912:	1ad3      	subs	r3, r2, r3
 8007914:	011b      	lsls	r3, r3, #4
 8007916:	3332      	adds	r3, #50	; 0x32
 8007918:	4a95      	ldr	r2, [pc, #596]	; (8007b70 <UART_SetConfig+0x6f4>)
 800791a:	fba2 2303 	umull	r2, r3, r2, r3
 800791e:	095b      	lsrs	r3, r3, #5
 8007920:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007924:	4498      	add	r8, r3
 8007926:	68bb      	ldr	r3, [r7, #8]
 8007928:	469b      	mov	fp, r3
 800792a:	f04f 0c00 	mov.w	ip, #0
 800792e:	46d9      	mov	r9, fp
 8007930:	46e2      	mov	sl, ip
 8007932:	eb19 0309 	adds.w	r3, r9, r9
 8007936:	eb4a 040a 	adc.w	r4, sl, sl
 800793a:	4699      	mov	r9, r3
 800793c:	46a2      	mov	sl, r4
 800793e:	eb19 090b 	adds.w	r9, r9, fp
 8007942:	eb4a 0a0c 	adc.w	sl, sl, ip
 8007946:	f04f 0100 	mov.w	r1, #0
 800794a:	f04f 0200 	mov.w	r2, #0
 800794e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007952:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8007956:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800795a:	4689      	mov	r9, r1
 800795c:	4692      	mov	sl, r2
 800795e:	eb1b 0509 	adds.w	r5, fp, r9
 8007962:	eb4c 060a 	adc.w	r6, ip, sl
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	685b      	ldr	r3, [r3, #4]
 800796a:	4619      	mov	r1, r3
 800796c:	f04f 0200 	mov.w	r2, #0
 8007970:	f04f 0300 	mov.w	r3, #0
 8007974:	f04f 0400 	mov.w	r4, #0
 8007978:	0094      	lsls	r4, r2, #2
 800797a:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800797e:	008b      	lsls	r3, r1, #2
 8007980:	461a      	mov	r2, r3
 8007982:	4623      	mov	r3, r4
 8007984:	4628      	mov	r0, r5
 8007986:	4631      	mov	r1, r6
 8007988:	f7f9 f90e 	bl	8000ba8 <__aeabi_uldivmod>
 800798c:	4603      	mov	r3, r0
 800798e:	460c      	mov	r4, r1
 8007990:	461a      	mov	r2, r3
 8007992:	4b77      	ldr	r3, [pc, #476]	; (8007b70 <UART_SetConfig+0x6f4>)
 8007994:	fba3 1302 	umull	r1, r3, r3, r2
 8007998:	095b      	lsrs	r3, r3, #5
 800799a:	2164      	movs	r1, #100	; 0x64
 800799c:	fb01 f303 	mul.w	r3, r1, r3
 80079a0:	1ad3      	subs	r3, r2, r3
 80079a2:	011b      	lsls	r3, r3, #4
 80079a4:	3332      	adds	r3, #50	; 0x32
 80079a6:	4a72      	ldr	r2, [pc, #456]	; (8007b70 <UART_SetConfig+0x6f4>)
 80079a8:	fba2 2303 	umull	r2, r3, r2, r3
 80079ac:	095b      	lsrs	r3, r3, #5
 80079ae:	f003 020f 	and.w	r2, r3, #15
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	4442      	add	r2, r8
 80079b8:	609a      	str	r2, [r3, #8]
 80079ba:	e0d0      	b.n	8007b5e <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 80079bc:	f7fd fe84 	bl	80056c8 <HAL_RCC_GetPCLK1Freq>
 80079c0:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80079c2:	68bb      	ldr	r3, [r7, #8]
 80079c4:	469a      	mov	sl, r3
 80079c6:	f04f 0b00 	mov.w	fp, #0
 80079ca:	46d0      	mov	r8, sl
 80079cc:	46d9      	mov	r9, fp
 80079ce:	eb18 0308 	adds.w	r3, r8, r8
 80079d2:	eb49 0409 	adc.w	r4, r9, r9
 80079d6:	4698      	mov	r8, r3
 80079d8:	46a1      	mov	r9, r4
 80079da:	eb18 080a 	adds.w	r8, r8, sl
 80079de:	eb49 090b 	adc.w	r9, r9, fp
 80079e2:	f04f 0100 	mov.w	r1, #0
 80079e6:	f04f 0200 	mov.w	r2, #0
 80079ea:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80079ee:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80079f2:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80079f6:	4688      	mov	r8, r1
 80079f8:	4691      	mov	r9, r2
 80079fa:	eb1a 0508 	adds.w	r5, sl, r8
 80079fe:	eb4b 0609 	adc.w	r6, fp, r9
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	685b      	ldr	r3, [r3, #4]
 8007a06:	4619      	mov	r1, r3
 8007a08:	f04f 0200 	mov.w	r2, #0
 8007a0c:	f04f 0300 	mov.w	r3, #0
 8007a10:	f04f 0400 	mov.w	r4, #0
 8007a14:	0094      	lsls	r4, r2, #2
 8007a16:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8007a1a:	008b      	lsls	r3, r1, #2
 8007a1c:	461a      	mov	r2, r3
 8007a1e:	4623      	mov	r3, r4
 8007a20:	4628      	mov	r0, r5
 8007a22:	4631      	mov	r1, r6
 8007a24:	f7f9 f8c0 	bl	8000ba8 <__aeabi_uldivmod>
 8007a28:	4603      	mov	r3, r0
 8007a2a:	460c      	mov	r4, r1
 8007a2c:	461a      	mov	r2, r3
 8007a2e:	4b50      	ldr	r3, [pc, #320]	; (8007b70 <UART_SetConfig+0x6f4>)
 8007a30:	fba3 2302 	umull	r2, r3, r3, r2
 8007a34:	095b      	lsrs	r3, r3, #5
 8007a36:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8007a3a:	68bb      	ldr	r3, [r7, #8]
 8007a3c:	469b      	mov	fp, r3
 8007a3e:	f04f 0c00 	mov.w	ip, #0
 8007a42:	46d9      	mov	r9, fp
 8007a44:	46e2      	mov	sl, ip
 8007a46:	eb19 0309 	adds.w	r3, r9, r9
 8007a4a:	eb4a 040a 	adc.w	r4, sl, sl
 8007a4e:	4699      	mov	r9, r3
 8007a50:	46a2      	mov	sl, r4
 8007a52:	eb19 090b 	adds.w	r9, r9, fp
 8007a56:	eb4a 0a0c 	adc.w	sl, sl, ip
 8007a5a:	f04f 0100 	mov.w	r1, #0
 8007a5e:	f04f 0200 	mov.w	r2, #0
 8007a62:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007a66:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8007a6a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8007a6e:	4689      	mov	r9, r1
 8007a70:	4692      	mov	sl, r2
 8007a72:	eb1b 0509 	adds.w	r5, fp, r9
 8007a76:	eb4c 060a 	adc.w	r6, ip, sl
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	685b      	ldr	r3, [r3, #4]
 8007a7e:	4619      	mov	r1, r3
 8007a80:	f04f 0200 	mov.w	r2, #0
 8007a84:	f04f 0300 	mov.w	r3, #0
 8007a88:	f04f 0400 	mov.w	r4, #0
 8007a8c:	0094      	lsls	r4, r2, #2
 8007a8e:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8007a92:	008b      	lsls	r3, r1, #2
 8007a94:	461a      	mov	r2, r3
 8007a96:	4623      	mov	r3, r4
 8007a98:	4628      	mov	r0, r5
 8007a9a:	4631      	mov	r1, r6
 8007a9c:	f7f9 f884 	bl	8000ba8 <__aeabi_uldivmod>
 8007aa0:	4603      	mov	r3, r0
 8007aa2:	460c      	mov	r4, r1
 8007aa4:	461a      	mov	r2, r3
 8007aa6:	4b32      	ldr	r3, [pc, #200]	; (8007b70 <UART_SetConfig+0x6f4>)
 8007aa8:	fba3 1302 	umull	r1, r3, r3, r2
 8007aac:	095b      	lsrs	r3, r3, #5
 8007aae:	2164      	movs	r1, #100	; 0x64
 8007ab0:	fb01 f303 	mul.w	r3, r1, r3
 8007ab4:	1ad3      	subs	r3, r2, r3
 8007ab6:	011b      	lsls	r3, r3, #4
 8007ab8:	3332      	adds	r3, #50	; 0x32
 8007aba:	4a2d      	ldr	r2, [pc, #180]	; (8007b70 <UART_SetConfig+0x6f4>)
 8007abc:	fba2 2303 	umull	r2, r3, r2, r3
 8007ac0:	095b      	lsrs	r3, r3, #5
 8007ac2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007ac6:	4498      	add	r8, r3
 8007ac8:	68bb      	ldr	r3, [r7, #8]
 8007aca:	469b      	mov	fp, r3
 8007acc:	f04f 0c00 	mov.w	ip, #0
 8007ad0:	46d9      	mov	r9, fp
 8007ad2:	46e2      	mov	sl, ip
 8007ad4:	eb19 0309 	adds.w	r3, r9, r9
 8007ad8:	eb4a 040a 	adc.w	r4, sl, sl
 8007adc:	4699      	mov	r9, r3
 8007ade:	46a2      	mov	sl, r4
 8007ae0:	eb19 090b 	adds.w	r9, r9, fp
 8007ae4:	eb4a 0a0c 	adc.w	sl, sl, ip
 8007ae8:	f04f 0100 	mov.w	r1, #0
 8007aec:	f04f 0200 	mov.w	r2, #0
 8007af0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007af4:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8007af8:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8007afc:	4689      	mov	r9, r1
 8007afe:	4692      	mov	sl, r2
 8007b00:	eb1b 0509 	adds.w	r5, fp, r9
 8007b04:	eb4c 060a 	adc.w	r6, ip, sl
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	685b      	ldr	r3, [r3, #4]
 8007b0c:	4619      	mov	r1, r3
 8007b0e:	f04f 0200 	mov.w	r2, #0
 8007b12:	f04f 0300 	mov.w	r3, #0
 8007b16:	f04f 0400 	mov.w	r4, #0
 8007b1a:	0094      	lsls	r4, r2, #2
 8007b1c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8007b20:	008b      	lsls	r3, r1, #2
 8007b22:	461a      	mov	r2, r3
 8007b24:	4623      	mov	r3, r4
 8007b26:	4628      	mov	r0, r5
 8007b28:	4631      	mov	r1, r6
 8007b2a:	f7f9 f83d 	bl	8000ba8 <__aeabi_uldivmod>
 8007b2e:	4603      	mov	r3, r0
 8007b30:	460c      	mov	r4, r1
 8007b32:	461a      	mov	r2, r3
 8007b34:	4b0e      	ldr	r3, [pc, #56]	; (8007b70 <UART_SetConfig+0x6f4>)
 8007b36:	fba3 1302 	umull	r1, r3, r3, r2
 8007b3a:	095b      	lsrs	r3, r3, #5
 8007b3c:	2164      	movs	r1, #100	; 0x64
 8007b3e:	fb01 f303 	mul.w	r3, r1, r3
 8007b42:	1ad3      	subs	r3, r2, r3
 8007b44:	011b      	lsls	r3, r3, #4
 8007b46:	3332      	adds	r3, #50	; 0x32
 8007b48:	4a09      	ldr	r2, [pc, #36]	; (8007b70 <UART_SetConfig+0x6f4>)
 8007b4a:	fba2 2303 	umull	r2, r3, r2, r3
 8007b4e:	095b      	lsrs	r3, r3, #5
 8007b50:	f003 020f 	and.w	r2, r3, #15
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	4442      	add	r2, r8
 8007b5a:	609a      	str	r2, [r3, #8]
}
 8007b5c:	e7ff      	b.n	8007b5e <UART_SetConfig+0x6e2>
 8007b5e:	bf00      	nop
 8007b60:	3714      	adds	r7, #20
 8007b62:	46bd      	mov	sp, r7
 8007b64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b68:	40011000 	.word	0x40011000
 8007b6c:	40011400 	.word	0x40011400
 8007b70:	51eb851f 	.word	0x51eb851f

08007b74 <FILTER_init>:
 *  Created on: 20 aot 2020
 *      Author: Tho
 */
#include "../Inc/Filters.h"

void FILTER_init(Filter_t * filter, float settings[3], Filter_order_e order){
 8007b74:	b480      	push	{r7}
 8007b76:	b087      	sub	sp, #28
 8007b78:	af00      	add	r7, sp, #0
 8007b7a:	60f8      	str	r0, [r7, #12]
 8007b7c:	60b9      	str	r1, [r7, #8]
 8007b7e:	4613      	mov	r3, r2
 8007b80:	71fb      	strb	r3, [r7, #7]
	//Paramtre le filtre
	for(int32_t s = 0; s < 3; s++)
 8007b82:	2300      	movs	r3, #0
 8007b84:	617b      	str	r3, [r7, #20]
 8007b86:	e00c      	b.n	8007ba2 <FILTER_init+0x2e>
		filter->settings[s] = settings[s] ;
 8007b88:	697b      	ldr	r3, [r7, #20]
 8007b8a:	009b      	lsls	r3, r3, #2
 8007b8c:	68ba      	ldr	r2, [r7, #8]
 8007b8e:	4413      	add	r3, r2
 8007b90:	681a      	ldr	r2, [r3, #0]
 8007b92:	68f9      	ldr	r1, [r7, #12]
 8007b94:	697b      	ldr	r3, [r7, #20]
 8007b96:	009b      	lsls	r3, r3, #2
 8007b98:	440b      	add	r3, r1
 8007b9a:	601a      	str	r2, [r3, #0]
	for(int32_t s = 0; s < 3; s++)
 8007b9c:	697b      	ldr	r3, [r7, #20]
 8007b9e:	3301      	adds	r3, #1
 8007ba0:	617b      	str	r3, [r7, #20]
 8007ba2:	697b      	ldr	r3, [r7, #20]
 8007ba4:	2b02      	cmp	r3, #2
 8007ba6:	ddef      	ble.n	8007b88 <FILTER_init+0x14>
	//Mode de filtrage, first order or second order
	filter->order = order ;
 8007ba8:	68fb      	ldr	r3, [r7, #12]
 8007baa:	79fa      	ldrb	r2, [r7, #7]
 8007bac:	761a      	strb	r2, [r3, #24]
}
 8007bae:	bf00      	nop
 8007bb0:	371c      	adds	r7, #28
 8007bb2:	46bd      	mov	sp, r7
 8007bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bb8:	4770      	bx	lr

08007bba <FILTER_process>:

float FILTER_process(Filter_t * filter, float new_value){
 8007bba:	b480      	push	{r7}
 8007bbc:	b085      	sub	sp, #20
 8007bbe:	af00      	add	r7, sp, #0
 8007bc0:	6078      	str	r0, [r7, #4]
 8007bc2:	ed87 0a00 	vstr	s0, [r7]
	float to_return = 0 ;
 8007bc6:	f04f 0300 	mov.w	r3, #0
 8007bca:	60fb      	str	r3, [r7, #12]
	switch(filter->order){
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	7e1b      	ldrb	r3, [r3, #24]
 8007bd0:	2b01      	cmp	r3, #1
 8007bd2:	d01f      	beq.n	8007c14 <FILTER_process+0x5a>
 8007bd4:	2b02      	cmp	r3, #2
 8007bd6:	d047      	beq.n	8007c68 <FILTER_process+0xae>
 8007bd8:	2b00      	cmp	r3, #0
 8007bda:	d148      	bne.n	8007c6e <FILTER_process+0xb4>
		case FILTER_FIRST_ORDER :
			filter->values[0] = new_value * filter->settings[0] + filter->values[1] * filter->settings[1] ;
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	ed93 7a00 	vldr	s14, [r3]
 8007be2:	edd7 7a00 	vldr	s15, [r7]
 8007be6:	ee27 7a27 	vmul.f32	s14, s14, s15
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	edd3 6a04 	vldr	s13, [r3, #16]
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	edd3 7a01 	vldr	s15, [r3, #4]
 8007bf6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8007bfa:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	edc3 7a03 	vstr	s15, [r3, #12]
			filter->values[1] = filter->values[0];
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	68da      	ldr	r2, [r3, #12]
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	611a      	str	r2, [r3, #16]
			to_return =  filter->values[0];
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	68db      	ldr	r3, [r3, #12]
 8007c10:	60fb      	str	r3, [r7, #12]
			break ;
 8007c12:	e02f      	b.n	8007c74 <FILTER_process+0xba>

		case FILTER_SECOND_ORDER :
			filter->values[0] = new_value * filter->settings[0] + filter->values[1] * filter->settings[1] + filter->values[2] * filter->settings[2];
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	ed93 7a00 	vldr	s14, [r3]
 8007c1a:	edd7 7a00 	vldr	s15, [r7]
 8007c1e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	edd3 6a04 	vldr	s13, [r3, #16]
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	edd3 7a01 	vldr	s15, [r3, #4]
 8007c2e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8007c32:	ee37 7a27 	vadd.f32	s14, s14, s15
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	edd3 6a05 	vldr	s13, [r3, #20]
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	edd3 7a02 	vldr	s15, [r3, #8]
 8007c42:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8007c46:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	edc3 7a03 	vstr	s15, [r3, #12]
			filter->values[2] = filter->values[1];
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	691a      	ldr	r2, [r3, #16]
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	615a      	str	r2, [r3, #20]
			filter->values[1] = filter->values[0];
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	68da      	ldr	r2, [r3, #12]
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	611a      	str	r2, [r3, #16]
			to_return = filter->values[0];
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	68db      	ldr	r3, [r3, #12]
 8007c64:	60fb      	str	r3, [r7, #12]
			break;
 8007c66:	e005      	b.n	8007c74 <FILTER_process+0xba>

		case FILTER_NO_FILTERING :
			to_return = new_value ;
 8007c68:	683b      	ldr	r3, [r7, #0]
 8007c6a:	60fb      	str	r3, [r7, #12]
			break;
 8007c6c:	e002      	b.n	8007c74 <FILTER_process+0xba>
		default:
			to_return = new_value ;
 8007c6e:	683b      	ldr	r3, [r7, #0]
 8007c70:	60fb      	str	r3, [r7, #12]
			break;
 8007c72:	bf00      	nop
	}

	return to_return ;
 8007c74:	68fb      	ldr	r3, [r7, #12]
 8007c76:	ee07 3a90 	vmov	s15, r3
};
 8007c7a:	eeb0 0a67 	vmov.f32	s0, s15
 8007c7e:	3714      	adds	r7, #20
 8007c80:	46bd      	mov	sp, r7
 8007c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c86:	4770      	bx	lr

08007c88 <LED_SEQUENCE_init>:

#include "../Inc/Sequence_led.h"


//On initialise les paramtres
void LED_SEQUENCE_init(sequence_led_t * seq_led, GPIO_TypeDef* gpio, uint16_t gpio_pin, int32_t init_seq, uint32_t periode, int8_t length_sequence, bool_e output_logic){
 8007c88:	b480      	push	{r7}
 8007c8a:	b085      	sub	sp, #20
 8007c8c:	af00      	add	r7, sp, #0
 8007c8e:	60f8      	str	r0, [r7, #12]
 8007c90:	60b9      	str	r1, [r7, #8]
 8007c92:	603b      	str	r3, [r7, #0]
 8007c94:	4613      	mov	r3, r2
 8007c96:	80fb      	strh	r3, [r7, #6]
	//Init des varaibles
	seq_led->compteur = 0;
 8007c98:	68fb      	ldr	r3, [r7, #12]
 8007c9a:	2200      	movs	r2, #0
 8007c9c:	741a      	strb	r2, [r3, #16]
	seq_led->gpio = gpio ;
 8007c9e:	68fb      	ldr	r3, [r7, #12]
 8007ca0:	68ba      	ldr	r2, [r7, #8]
 8007ca2:	601a      	str	r2, [r3, #0]
	seq_led->gpio_pin = gpio_pin ;
 8007ca4:	68fb      	ldr	r3, [r7, #12]
 8007ca6:	88fa      	ldrh	r2, [r7, #6]
 8007ca8:	809a      	strh	r2, [r3, #4]
	seq_led->length_sequence = length_sequence ;
 8007caa:	68fb      	ldr	r3, [r7, #12]
 8007cac:	7f3a      	ldrb	r2, [r7, #28]
 8007cae:	745a      	strb	r2, [r3, #17]
	seq_led->periode = periode ;
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	69ba      	ldr	r2, [r7, #24]
 8007cb4:	609a      	str	r2, [r3, #8]
	seq_led->output_logic = output_logic ;
 8007cb6:	68fb      	ldr	r3, [r7, #12]
 8007cb8:	6a3a      	ldr	r2, [r7, #32]
 8007cba:	619a      	str	r2, [r3, #24]
	if(seq_led->output_logic == 1)
 8007cbc:	68fb      	ldr	r3, [r7, #12]
 8007cbe:	699b      	ldr	r3, [r3, #24]
 8007cc0:	2b01      	cmp	r3, #1
 8007cc2:	d102      	bne.n	8007cca <LED_SEQUENCE_init+0x42>
		//Si logique ngative on inverse la squence
		init_seq = ~init_seq ;
 8007cc4:	683b      	ldr	r3, [r7, #0]
 8007cc6:	43db      	mvns	r3, r3
 8007cc8:	603b      	str	r3, [r7, #0]
	seq_led->sequence = init_seq ;
 8007cca:	68fb      	ldr	r3, [r7, #12]
 8007ccc:	683a      	ldr	r2, [r7, #0]
 8007cce:	60da      	str	r2, [r3, #12]
	seq_led->previous_time = 0 ;
 8007cd0:	68fb      	ldr	r3, [r7, #12]
 8007cd2:	2200      	movs	r2, #0
 8007cd4:	615a      	str	r2, [r3, #20]



}
 8007cd6:	bf00      	nop
 8007cd8:	3714      	adds	r7, #20
 8007cda:	46bd      	mov	sp, r7
 8007cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ce0:	4770      	bx	lr
	...

08007ce4 <LED_SEQUENCE_play>:
	seq_led->compteur = 0 ;
	seq_led->sequence = seq ;
}

//On change la sortie de la led en fonction de la squence active
void LED_SEQUENCE_play(sequence_led_t * seq_led, uint32_t current_time_us){
 8007ce4:	b480      	push	{r7}
 8007ce6:	b085      	sub	sp, #20
 8007ce8:	af00      	add	r7, sp, #0
 8007cea:	6078      	str	r0, [r7, #4]
 8007cec:	6039      	str	r1, [r7, #0]
	if(current_time_us / 1000 > seq_led->previous_time + seq_led->periode){
 8007cee:	683b      	ldr	r3, [r7, #0]
 8007cf0:	4a25      	ldr	r2, [pc, #148]	; (8007d88 <LED_SEQUENCE_play+0xa4>)
 8007cf2:	fba2 2303 	umull	r2, r3, r2, r3
 8007cf6:	099a      	lsrs	r2, r3, #6
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	6959      	ldr	r1, [r3, #20]
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	689b      	ldr	r3, [r3, #8]
 8007d00:	440b      	add	r3, r1
 8007d02:	429a      	cmp	r2, r3
 8007d04:	d93a      	bls.n	8007d7c <LED_SEQUENCE_play+0x98>
		seq_led->previous_time += seq_led->periode ;
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	695a      	ldr	r2, [r3, #20]
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	689b      	ldr	r3, [r3, #8]
 8007d0e:	441a      	add	r2, r3
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	615a      	str	r2, [r3, #20]
		//on rcupre le niveau logique de la sortie
		bool_e output = ((seq_led->sequence) >> ((seq_led->length_sequence - seq_led->compteur) - 1)) & 1 ;
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	68da      	ldr	r2, [r3, #12]
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	f993 3011 	ldrsb.w	r3, [r3, #17]
 8007d1e:	4619      	mov	r1, r3
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	f993 3010 	ldrsb.w	r3, [r3, #16]
 8007d26:	1acb      	subs	r3, r1, r3
 8007d28:	3b01      	subs	r3, #1
 8007d2a:	fa42 f303 	asr.w	r3, r2, r3
 8007d2e:	f003 0301 	and.w	r3, r3, #1
 8007d32:	60fb      	str	r3, [r7, #12]
		//On update la sortie
		if(output)
 8007d34:	68fb      	ldr	r3, [r7, #12]
 8007d36:	2b00      	cmp	r3, #0
 8007d38:	d005      	beq.n	8007d46 <LED_SEQUENCE_play+0x62>
			seq_led->gpio->BSRR = seq_led->gpio_pin ;
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	889a      	ldrh	r2, [r3, #4]
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	619a      	str	r2, [r3, #24]
 8007d44:	e006      	b.n	8007d54 <LED_SEQUENCE_play+0x70>
		else
			seq_led->gpio->BSRR = (uint32_t)(seq_led->gpio_pin) << 16U ;
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	889b      	ldrh	r3, [r3, #4]
 8007d4a:	461a      	mov	r2, r3
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	681b      	ldr	r3, [r3, #0]
 8007d50:	0412      	lsls	r2, r2, #16
 8007d52:	619a      	str	r2, [r3, #24]
		//on update le compteur
		seq_led->compteur ++ ;
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	f993 3010 	ldrsb.w	r3, [r3, #16]
 8007d5a:	b2db      	uxtb	r3, r3
 8007d5c:	3301      	adds	r3, #1
 8007d5e:	b2db      	uxtb	r3, r3
 8007d60:	b25a      	sxtb	r2, r3
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	741a      	strb	r2, [r3, #16]
		//TODO : verif l'init si length > 0
		if(seq_led->compteur == seq_led->length_sequence)
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	f993 2010 	ldrsb.w	r2, [r3, #16]
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	f993 3011 	ldrsb.w	r3, [r3, #17]
 8007d72:	429a      	cmp	r2, r3
 8007d74:	d102      	bne.n	8007d7c <LED_SEQUENCE_play+0x98>
			seq_led->compteur = 0 ;
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	2200      	movs	r2, #0
 8007d7a:	741a      	strb	r2, [r3, #16]
	}
}
 8007d7c:	bf00      	nop
 8007d7e:	3714      	adds	r7, #20
 8007d80:	46bd      	mov	sp, r7
 8007d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d86:	4770      	bx	lr
 8007d88:	10624dd3 	.word	0x10624dd3

08007d8c <__errno>:
 8007d8c:	4b01      	ldr	r3, [pc, #4]	; (8007d94 <__errno+0x8>)
 8007d8e:	6818      	ldr	r0, [r3, #0]
 8007d90:	4770      	bx	lr
 8007d92:	bf00      	nop
 8007d94:	20000888 	.word	0x20000888

08007d98 <__libc_init_array>:
 8007d98:	b570      	push	{r4, r5, r6, lr}
 8007d9a:	4e0d      	ldr	r6, [pc, #52]	; (8007dd0 <__libc_init_array+0x38>)
 8007d9c:	4c0d      	ldr	r4, [pc, #52]	; (8007dd4 <__libc_init_array+0x3c>)
 8007d9e:	1ba4      	subs	r4, r4, r6
 8007da0:	10a4      	asrs	r4, r4, #2
 8007da2:	2500      	movs	r5, #0
 8007da4:	42a5      	cmp	r5, r4
 8007da6:	d109      	bne.n	8007dbc <__libc_init_array+0x24>
 8007da8:	4e0b      	ldr	r6, [pc, #44]	; (8007dd8 <__libc_init_array+0x40>)
 8007daa:	4c0c      	ldr	r4, [pc, #48]	; (8007ddc <__libc_init_array+0x44>)
 8007dac:	f002 fc72 	bl	800a694 <_init>
 8007db0:	1ba4      	subs	r4, r4, r6
 8007db2:	10a4      	asrs	r4, r4, #2
 8007db4:	2500      	movs	r5, #0
 8007db6:	42a5      	cmp	r5, r4
 8007db8:	d105      	bne.n	8007dc6 <__libc_init_array+0x2e>
 8007dba:	bd70      	pop	{r4, r5, r6, pc}
 8007dbc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007dc0:	4798      	blx	r3
 8007dc2:	3501      	adds	r5, #1
 8007dc4:	e7ee      	b.n	8007da4 <__libc_init_array+0xc>
 8007dc6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007dca:	4798      	blx	r3
 8007dcc:	3501      	adds	r5, #1
 8007dce:	e7f2      	b.n	8007db6 <__libc_init_array+0x1e>
 8007dd0:	0800a9b8 	.word	0x0800a9b8
 8007dd4:	0800a9b8 	.word	0x0800a9b8
 8007dd8:	0800a9b8 	.word	0x0800a9b8
 8007ddc:	0800a9bc 	.word	0x0800a9bc

08007de0 <memmove>:
 8007de0:	4288      	cmp	r0, r1
 8007de2:	b510      	push	{r4, lr}
 8007de4:	eb01 0302 	add.w	r3, r1, r2
 8007de8:	d807      	bhi.n	8007dfa <memmove+0x1a>
 8007dea:	1e42      	subs	r2, r0, #1
 8007dec:	4299      	cmp	r1, r3
 8007dee:	d00a      	beq.n	8007e06 <memmove+0x26>
 8007df0:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007df4:	f802 4f01 	strb.w	r4, [r2, #1]!
 8007df8:	e7f8      	b.n	8007dec <memmove+0xc>
 8007dfa:	4283      	cmp	r3, r0
 8007dfc:	d9f5      	bls.n	8007dea <memmove+0xa>
 8007dfe:	1881      	adds	r1, r0, r2
 8007e00:	1ad2      	subs	r2, r2, r3
 8007e02:	42d3      	cmn	r3, r2
 8007e04:	d100      	bne.n	8007e08 <memmove+0x28>
 8007e06:	bd10      	pop	{r4, pc}
 8007e08:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007e0c:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8007e10:	e7f7      	b.n	8007e02 <memmove+0x22>

08007e12 <memset>:
 8007e12:	4402      	add	r2, r0
 8007e14:	4603      	mov	r3, r0
 8007e16:	4293      	cmp	r3, r2
 8007e18:	d100      	bne.n	8007e1c <memset+0xa>
 8007e1a:	4770      	bx	lr
 8007e1c:	f803 1b01 	strb.w	r1, [r3], #1
 8007e20:	e7f9      	b.n	8007e16 <memset+0x4>

08007e22 <__cvt>:
 8007e22:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007e26:	ec55 4b10 	vmov	r4, r5, d0
 8007e2a:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8007e2c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8007e30:	2d00      	cmp	r5, #0
 8007e32:	460e      	mov	r6, r1
 8007e34:	4691      	mov	r9, r2
 8007e36:	4619      	mov	r1, r3
 8007e38:	bfb8      	it	lt
 8007e3a:	4622      	movlt	r2, r4
 8007e3c:	462b      	mov	r3, r5
 8007e3e:	f027 0720 	bic.w	r7, r7, #32
 8007e42:	bfbb      	ittet	lt
 8007e44:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8007e48:	461d      	movlt	r5, r3
 8007e4a:	2300      	movge	r3, #0
 8007e4c:	232d      	movlt	r3, #45	; 0x2d
 8007e4e:	bfb8      	it	lt
 8007e50:	4614      	movlt	r4, r2
 8007e52:	2f46      	cmp	r7, #70	; 0x46
 8007e54:	700b      	strb	r3, [r1, #0]
 8007e56:	d004      	beq.n	8007e62 <__cvt+0x40>
 8007e58:	2f45      	cmp	r7, #69	; 0x45
 8007e5a:	d100      	bne.n	8007e5e <__cvt+0x3c>
 8007e5c:	3601      	adds	r6, #1
 8007e5e:	2102      	movs	r1, #2
 8007e60:	e000      	b.n	8007e64 <__cvt+0x42>
 8007e62:	2103      	movs	r1, #3
 8007e64:	ab03      	add	r3, sp, #12
 8007e66:	9301      	str	r3, [sp, #4]
 8007e68:	ab02      	add	r3, sp, #8
 8007e6a:	9300      	str	r3, [sp, #0]
 8007e6c:	4632      	mov	r2, r6
 8007e6e:	4653      	mov	r3, sl
 8007e70:	ec45 4b10 	vmov	d0, r4, r5
 8007e74:	f000 fea8 	bl	8008bc8 <_dtoa_r>
 8007e78:	2f47      	cmp	r7, #71	; 0x47
 8007e7a:	4680      	mov	r8, r0
 8007e7c:	d102      	bne.n	8007e84 <__cvt+0x62>
 8007e7e:	f019 0f01 	tst.w	r9, #1
 8007e82:	d026      	beq.n	8007ed2 <__cvt+0xb0>
 8007e84:	2f46      	cmp	r7, #70	; 0x46
 8007e86:	eb08 0906 	add.w	r9, r8, r6
 8007e8a:	d111      	bne.n	8007eb0 <__cvt+0x8e>
 8007e8c:	f898 3000 	ldrb.w	r3, [r8]
 8007e90:	2b30      	cmp	r3, #48	; 0x30
 8007e92:	d10a      	bne.n	8007eaa <__cvt+0x88>
 8007e94:	2200      	movs	r2, #0
 8007e96:	2300      	movs	r3, #0
 8007e98:	4620      	mov	r0, r4
 8007e9a:	4629      	mov	r1, r5
 8007e9c:	f7f8 fe14 	bl	8000ac8 <__aeabi_dcmpeq>
 8007ea0:	b918      	cbnz	r0, 8007eaa <__cvt+0x88>
 8007ea2:	f1c6 0601 	rsb	r6, r6, #1
 8007ea6:	f8ca 6000 	str.w	r6, [sl]
 8007eaa:	f8da 3000 	ldr.w	r3, [sl]
 8007eae:	4499      	add	r9, r3
 8007eb0:	2200      	movs	r2, #0
 8007eb2:	2300      	movs	r3, #0
 8007eb4:	4620      	mov	r0, r4
 8007eb6:	4629      	mov	r1, r5
 8007eb8:	f7f8 fe06 	bl	8000ac8 <__aeabi_dcmpeq>
 8007ebc:	b938      	cbnz	r0, 8007ece <__cvt+0xac>
 8007ebe:	2230      	movs	r2, #48	; 0x30
 8007ec0:	9b03      	ldr	r3, [sp, #12]
 8007ec2:	454b      	cmp	r3, r9
 8007ec4:	d205      	bcs.n	8007ed2 <__cvt+0xb0>
 8007ec6:	1c59      	adds	r1, r3, #1
 8007ec8:	9103      	str	r1, [sp, #12]
 8007eca:	701a      	strb	r2, [r3, #0]
 8007ecc:	e7f8      	b.n	8007ec0 <__cvt+0x9e>
 8007ece:	f8cd 900c 	str.w	r9, [sp, #12]
 8007ed2:	9b03      	ldr	r3, [sp, #12]
 8007ed4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007ed6:	eba3 0308 	sub.w	r3, r3, r8
 8007eda:	4640      	mov	r0, r8
 8007edc:	6013      	str	r3, [r2, #0]
 8007ede:	b004      	add	sp, #16
 8007ee0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08007ee4 <__exponent>:
 8007ee4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007ee6:	2900      	cmp	r1, #0
 8007ee8:	4604      	mov	r4, r0
 8007eea:	bfba      	itte	lt
 8007eec:	4249      	neglt	r1, r1
 8007eee:	232d      	movlt	r3, #45	; 0x2d
 8007ef0:	232b      	movge	r3, #43	; 0x2b
 8007ef2:	2909      	cmp	r1, #9
 8007ef4:	f804 2b02 	strb.w	r2, [r4], #2
 8007ef8:	7043      	strb	r3, [r0, #1]
 8007efa:	dd20      	ble.n	8007f3e <__exponent+0x5a>
 8007efc:	f10d 0307 	add.w	r3, sp, #7
 8007f00:	461f      	mov	r7, r3
 8007f02:	260a      	movs	r6, #10
 8007f04:	fb91 f5f6 	sdiv	r5, r1, r6
 8007f08:	fb06 1115 	mls	r1, r6, r5, r1
 8007f0c:	3130      	adds	r1, #48	; 0x30
 8007f0e:	2d09      	cmp	r5, #9
 8007f10:	f803 1c01 	strb.w	r1, [r3, #-1]
 8007f14:	f103 32ff 	add.w	r2, r3, #4294967295
 8007f18:	4629      	mov	r1, r5
 8007f1a:	dc09      	bgt.n	8007f30 <__exponent+0x4c>
 8007f1c:	3130      	adds	r1, #48	; 0x30
 8007f1e:	3b02      	subs	r3, #2
 8007f20:	f802 1c01 	strb.w	r1, [r2, #-1]
 8007f24:	42bb      	cmp	r3, r7
 8007f26:	4622      	mov	r2, r4
 8007f28:	d304      	bcc.n	8007f34 <__exponent+0x50>
 8007f2a:	1a10      	subs	r0, r2, r0
 8007f2c:	b003      	add	sp, #12
 8007f2e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007f30:	4613      	mov	r3, r2
 8007f32:	e7e7      	b.n	8007f04 <__exponent+0x20>
 8007f34:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007f38:	f804 2b01 	strb.w	r2, [r4], #1
 8007f3c:	e7f2      	b.n	8007f24 <__exponent+0x40>
 8007f3e:	2330      	movs	r3, #48	; 0x30
 8007f40:	4419      	add	r1, r3
 8007f42:	7083      	strb	r3, [r0, #2]
 8007f44:	1d02      	adds	r2, r0, #4
 8007f46:	70c1      	strb	r1, [r0, #3]
 8007f48:	e7ef      	b.n	8007f2a <__exponent+0x46>
	...

08007f4c <_printf_float>:
 8007f4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f50:	b08d      	sub	sp, #52	; 0x34
 8007f52:	460c      	mov	r4, r1
 8007f54:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8007f58:	4616      	mov	r6, r2
 8007f5a:	461f      	mov	r7, r3
 8007f5c:	4605      	mov	r5, r0
 8007f5e:	f001 fd65 	bl	8009a2c <_localeconv_r>
 8007f62:	6803      	ldr	r3, [r0, #0]
 8007f64:	9304      	str	r3, [sp, #16]
 8007f66:	4618      	mov	r0, r3
 8007f68:	f7f8 f932 	bl	80001d0 <strlen>
 8007f6c:	2300      	movs	r3, #0
 8007f6e:	930a      	str	r3, [sp, #40]	; 0x28
 8007f70:	f8d8 3000 	ldr.w	r3, [r8]
 8007f74:	9005      	str	r0, [sp, #20]
 8007f76:	3307      	adds	r3, #7
 8007f78:	f023 0307 	bic.w	r3, r3, #7
 8007f7c:	f103 0208 	add.w	r2, r3, #8
 8007f80:	f894 a018 	ldrb.w	sl, [r4, #24]
 8007f84:	f8d4 b000 	ldr.w	fp, [r4]
 8007f88:	f8c8 2000 	str.w	r2, [r8]
 8007f8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f90:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8007f94:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8007f98:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8007f9c:	9307      	str	r3, [sp, #28]
 8007f9e:	f8cd 8018 	str.w	r8, [sp, #24]
 8007fa2:	f04f 32ff 	mov.w	r2, #4294967295
 8007fa6:	4ba7      	ldr	r3, [pc, #668]	; (8008244 <_printf_float+0x2f8>)
 8007fa8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007fac:	f7f8 fdbe 	bl	8000b2c <__aeabi_dcmpun>
 8007fb0:	bb70      	cbnz	r0, 8008010 <_printf_float+0xc4>
 8007fb2:	f04f 32ff 	mov.w	r2, #4294967295
 8007fb6:	4ba3      	ldr	r3, [pc, #652]	; (8008244 <_printf_float+0x2f8>)
 8007fb8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007fbc:	f7f8 fd98 	bl	8000af0 <__aeabi_dcmple>
 8007fc0:	bb30      	cbnz	r0, 8008010 <_printf_float+0xc4>
 8007fc2:	2200      	movs	r2, #0
 8007fc4:	2300      	movs	r3, #0
 8007fc6:	4640      	mov	r0, r8
 8007fc8:	4649      	mov	r1, r9
 8007fca:	f7f8 fd87 	bl	8000adc <__aeabi_dcmplt>
 8007fce:	b110      	cbz	r0, 8007fd6 <_printf_float+0x8a>
 8007fd0:	232d      	movs	r3, #45	; 0x2d
 8007fd2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007fd6:	4a9c      	ldr	r2, [pc, #624]	; (8008248 <_printf_float+0x2fc>)
 8007fd8:	4b9c      	ldr	r3, [pc, #624]	; (800824c <_printf_float+0x300>)
 8007fda:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8007fde:	bf8c      	ite	hi
 8007fe0:	4690      	movhi	r8, r2
 8007fe2:	4698      	movls	r8, r3
 8007fe4:	2303      	movs	r3, #3
 8007fe6:	f02b 0204 	bic.w	r2, fp, #4
 8007fea:	6123      	str	r3, [r4, #16]
 8007fec:	6022      	str	r2, [r4, #0]
 8007fee:	f04f 0900 	mov.w	r9, #0
 8007ff2:	9700      	str	r7, [sp, #0]
 8007ff4:	4633      	mov	r3, r6
 8007ff6:	aa0b      	add	r2, sp, #44	; 0x2c
 8007ff8:	4621      	mov	r1, r4
 8007ffa:	4628      	mov	r0, r5
 8007ffc:	f000 f9e6 	bl	80083cc <_printf_common>
 8008000:	3001      	adds	r0, #1
 8008002:	f040 808d 	bne.w	8008120 <_printf_float+0x1d4>
 8008006:	f04f 30ff 	mov.w	r0, #4294967295
 800800a:	b00d      	add	sp, #52	; 0x34
 800800c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008010:	4642      	mov	r2, r8
 8008012:	464b      	mov	r3, r9
 8008014:	4640      	mov	r0, r8
 8008016:	4649      	mov	r1, r9
 8008018:	f7f8 fd88 	bl	8000b2c <__aeabi_dcmpun>
 800801c:	b110      	cbz	r0, 8008024 <_printf_float+0xd8>
 800801e:	4a8c      	ldr	r2, [pc, #560]	; (8008250 <_printf_float+0x304>)
 8008020:	4b8c      	ldr	r3, [pc, #560]	; (8008254 <_printf_float+0x308>)
 8008022:	e7da      	b.n	8007fda <_printf_float+0x8e>
 8008024:	6861      	ldr	r1, [r4, #4]
 8008026:	1c4b      	adds	r3, r1, #1
 8008028:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 800802c:	a80a      	add	r0, sp, #40	; 0x28
 800802e:	d13e      	bne.n	80080ae <_printf_float+0x162>
 8008030:	2306      	movs	r3, #6
 8008032:	6063      	str	r3, [r4, #4]
 8008034:	2300      	movs	r3, #0
 8008036:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800803a:	ab09      	add	r3, sp, #36	; 0x24
 800803c:	9300      	str	r3, [sp, #0]
 800803e:	ec49 8b10 	vmov	d0, r8, r9
 8008042:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8008046:	6022      	str	r2, [r4, #0]
 8008048:	f8cd a004 	str.w	sl, [sp, #4]
 800804c:	6861      	ldr	r1, [r4, #4]
 800804e:	4628      	mov	r0, r5
 8008050:	f7ff fee7 	bl	8007e22 <__cvt>
 8008054:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8008058:	2b47      	cmp	r3, #71	; 0x47
 800805a:	4680      	mov	r8, r0
 800805c:	d109      	bne.n	8008072 <_printf_float+0x126>
 800805e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008060:	1cd8      	adds	r0, r3, #3
 8008062:	db02      	blt.n	800806a <_printf_float+0x11e>
 8008064:	6862      	ldr	r2, [r4, #4]
 8008066:	4293      	cmp	r3, r2
 8008068:	dd47      	ble.n	80080fa <_printf_float+0x1ae>
 800806a:	f1aa 0a02 	sub.w	sl, sl, #2
 800806e:	fa5f fa8a 	uxtb.w	sl, sl
 8008072:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8008076:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008078:	d824      	bhi.n	80080c4 <_printf_float+0x178>
 800807a:	3901      	subs	r1, #1
 800807c:	4652      	mov	r2, sl
 800807e:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8008082:	9109      	str	r1, [sp, #36]	; 0x24
 8008084:	f7ff ff2e 	bl	8007ee4 <__exponent>
 8008088:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800808a:	1813      	adds	r3, r2, r0
 800808c:	2a01      	cmp	r2, #1
 800808e:	4681      	mov	r9, r0
 8008090:	6123      	str	r3, [r4, #16]
 8008092:	dc02      	bgt.n	800809a <_printf_float+0x14e>
 8008094:	6822      	ldr	r2, [r4, #0]
 8008096:	07d1      	lsls	r1, r2, #31
 8008098:	d501      	bpl.n	800809e <_printf_float+0x152>
 800809a:	3301      	adds	r3, #1
 800809c:	6123      	str	r3, [r4, #16]
 800809e:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80080a2:	2b00      	cmp	r3, #0
 80080a4:	d0a5      	beq.n	8007ff2 <_printf_float+0xa6>
 80080a6:	232d      	movs	r3, #45	; 0x2d
 80080a8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80080ac:	e7a1      	b.n	8007ff2 <_printf_float+0xa6>
 80080ae:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 80080b2:	f000 8177 	beq.w	80083a4 <_printf_float+0x458>
 80080b6:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 80080ba:	d1bb      	bne.n	8008034 <_printf_float+0xe8>
 80080bc:	2900      	cmp	r1, #0
 80080be:	d1b9      	bne.n	8008034 <_printf_float+0xe8>
 80080c0:	2301      	movs	r3, #1
 80080c2:	e7b6      	b.n	8008032 <_printf_float+0xe6>
 80080c4:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 80080c8:	d119      	bne.n	80080fe <_printf_float+0x1b2>
 80080ca:	2900      	cmp	r1, #0
 80080cc:	6863      	ldr	r3, [r4, #4]
 80080ce:	dd0c      	ble.n	80080ea <_printf_float+0x19e>
 80080d0:	6121      	str	r1, [r4, #16]
 80080d2:	b913      	cbnz	r3, 80080da <_printf_float+0x18e>
 80080d4:	6822      	ldr	r2, [r4, #0]
 80080d6:	07d2      	lsls	r2, r2, #31
 80080d8:	d502      	bpl.n	80080e0 <_printf_float+0x194>
 80080da:	3301      	adds	r3, #1
 80080dc:	440b      	add	r3, r1
 80080de:	6123      	str	r3, [r4, #16]
 80080e0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80080e2:	65a3      	str	r3, [r4, #88]	; 0x58
 80080e4:	f04f 0900 	mov.w	r9, #0
 80080e8:	e7d9      	b.n	800809e <_printf_float+0x152>
 80080ea:	b913      	cbnz	r3, 80080f2 <_printf_float+0x1a6>
 80080ec:	6822      	ldr	r2, [r4, #0]
 80080ee:	07d0      	lsls	r0, r2, #31
 80080f0:	d501      	bpl.n	80080f6 <_printf_float+0x1aa>
 80080f2:	3302      	adds	r3, #2
 80080f4:	e7f3      	b.n	80080de <_printf_float+0x192>
 80080f6:	2301      	movs	r3, #1
 80080f8:	e7f1      	b.n	80080de <_printf_float+0x192>
 80080fa:	f04f 0a67 	mov.w	sl, #103	; 0x67
 80080fe:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8008102:	4293      	cmp	r3, r2
 8008104:	db05      	blt.n	8008112 <_printf_float+0x1c6>
 8008106:	6822      	ldr	r2, [r4, #0]
 8008108:	6123      	str	r3, [r4, #16]
 800810a:	07d1      	lsls	r1, r2, #31
 800810c:	d5e8      	bpl.n	80080e0 <_printf_float+0x194>
 800810e:	3301      	adds	r3, #1
 8008110:	e7e5      	b.n	80080de <_printf_float+0x192>
 8008112:	2b00      	cmp	r3, #0
 8008114:	bfd4      	ite	le
 8008116:	f1c3 0302 	rsble	r3, r3, #2
 800811a:	2301      	movgt	r3, #1
 800811c:	4413      	add	r3, r2
 800811e:	e7de      	b.n	80080de <_printf_float+0x192>
 8008120:	6823      	ldr	r3, [r4, #0]
 8008122:	055a      	lsls	r2, r3, #21
 8008124:	d407      	bmi.n	8008136 <_printf_float+0x1ea>
 8008126:	6923      	ldr	r3, [r4, #16]
 8008128:	4642      	mov	r2, r8
 800812a:	4631      	mov	r1, r6
 800812c:	4628      	mov	r0, r5
 800812e:	47b8      	blx	r7
 8008130:	3001      	adds	r0, #1
 8008132:	d12b      	bne.n	800818c <_printf_float+0x240>
 8008134:	e767      	b.n	8008006 <_printf_float+0xba>
 8008136:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800813a:	f240 80dc 	bls.w	80082f6 <_printf_float+0x3aa>
 800813e:	2200      	movs	r2, #0
 8008140:	2300      	movs	r3, #0
 8008142:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008146:	f7f8 fcbf 	bl	8000ac8 <__aeabi_dcmpeq>
 800814a:	2800      	cmp	r0, #0
 800814c:	d033      	beq.n	80081b6 <_printf_float+0x26a>
 800814e:	2301      	movs	r3, #1
 8008150:	4a41      	ldr	r2, [pc, #260]	; (8008258 <_printf_float+0x30c>)
 8008152:	4631      	mov	r1, r6
 8008154:	4628      	mov	r0, r5
 8008156:	47b8      	blx	r7
 8008158:	3001      	adds	r0, #1
 800815a:	f43f af54 	beq.w	8008006 <_printf_float+0xba>
 800815e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008162:	429a      	cmp	r2, r3
 8008164:	db02      	blt.n	800816c <_printf_float+0x220>
 8008166:	6823      	ldr	r3, [r4, #0]
 8008168:	07d8      	lsls	r0, r3, #31
 800816a:	d50f      	bpl.n	800818c <_printf_float+0x240>
 800816c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008170:	4631      	mov	r1, r6
 8008172:	4628      	mov	r0, r5
 8008174:	47b8      	blx	r7
 8008176:	3001      	adds	r0, #1
 8008178:	f43f af45 	beq.w	8008006 <_printf_float+0xba>
 800817c:	f04f 0800 	mov.w	r8, #0
 8008180:	f104 091a 	add.w	r9, r4, #26
 8008184:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008186:	3b01      	subs	r3, #1
 8008188:	4543      	cmp	r3, r8
 800818a:	dc09      	bgt.n	80081a0 <_printf_float+0x254>
 800818c:	6823      	ldr	r3, [r4, #0]
 800818e:	079b      	lsls	r3, r3, #30
 8008190:	f100 8103 	bmi.w	800839a <_printf_float+0x44e>
 8008194:	68e0      	ldr	r0, [r4, #12]
 8008196:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008198:	4298      	cmp	r0, r3
 800819a:	bfb8      	it	lt
 800819c:	4618      	movlt	r0, r3
 800819e:	e734      	b.n	800800a <_printf_float+0xbe>
 80081a0:	2301      	movs	r3, #1
 80081a2:	464a      	mov	r2, r9
 80081a4:	4631      	mov	r1, r6
 80081a6:	4628      	mov	r0, r5
 80081a8:	47b8      	blx	r7
 80081aa:	3001      	adds	r0, #1
 80081ac:	f43f af2b 	beq.w	8008006 <_printf_float+0xba>
 80081b0:	f108 0801 	add.w	r8, r8, #1
 80081b4:	e7e6      	b.n	8008184 <_printf_float+0x238>
 80081b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80081b8:	2b00      	cmp	r3, #0
 80081ba:	dc2b      	bgt.n	8008214 <_printf_float+0x2c8>
 80081bc:	2301      	movs	r3, #1
 80081be:	4a26      	ldr	r2, [pc, #152]	; (8008258 <_printf_float+0x30c>)
 80081c0:	4631      	mov	r1, r6
 80081c2:	4628      	mov	r0, r5
 80081c4:	47b8      	blx	r7
 80081c6:	3001      	adds	r0, #1
 80081c8:	f43f af1d 	beq.w	8008006 <_printf_float+0xba>
 80081cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80081ce:	b923      	cbnz	r3, 80081da <_printf_float+0x28e>
 80081d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80081d2:	b913      	cbnz	r3, 80081da <_printf_float+0x28e>
 80081d4:	6823      	ldr	r3, [r4, #0]
 80081d6:	07d9      	lsls	r1, r3, #31
 80081d8:	d5d8      	bpl.n	800818c <_printf_float+0x240>
 80081da:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80081de:	4631      	mov	r1, r6
 80081e0:	4628      	mov	r0, r5
 80081e2:	47b8      	blx	r7
 80081e4:	3001      	adds	r0, #1
 80081e6:	f43f af0e 	beq.w	8008006 <_printf_float+0xba>
 80081ea:	f04f 0900 	mov.w	r9, #0
 80081ee:	f104 0a1a 	add.w	sl, r4, #26
 80081f2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80081f4:	425b      	negs	r3, r3
 80081f6:	454b      	cmp	r3, r9
 80081f8:	dc01      	bgt.n	80081fe <_printf_float+0x2b2>
 80081fa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80081fc:	e794      	b.n	8008128 <_printf_float+0x1dc>
 80081fe:	2301      	movs	r3, #1
 8008200:	4652      	mov	r2, sl
 8008202:	4631      	mov	r1, r6
 8008204:	4628      	mov	r0, r5
 8008206:	47b8      	blx	r7
 8008208:	3001      	adds	r0, #1
 800820a:	f43f aefc 	beq.w	8008006 <_printf_float+0xba>
 800820e:	f109 0901 	add.w	r9, r9, #1
 8008212:	e7ee      	b.n	80081f2 <_printf_float+0x2a6>
 8008214:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008216:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008218:	429a      	cmp	r2, r3
 800821a:	bfa8      	it	ge
 800821c:	461a      	movge	r2, r3
 800821e:	2a00      	cmp	r2, #0
 8008220:	4691      	mov	r9, r2
 8008222:	dd07      	ble.n	8008234 <_printf_float+0x2e8>
 8008224:	4613      	mov	r3, r2
 8008226:	4631      	mov	r1, r6
 8008228:	4642      	mov	r2, r8
 800822a:	4628      	mov	r0, r5
 800822c:	47b8      	blx	r7
 800822e:	3001      	adds	r0, #1
 8008230:	f43f aee9 	beq.w	8008006 <_printf_float+0xba>
 8008234:	f104 031a 	add.w	r3, r4, #26
 8008238:	f04f 0b00 	mov.w	fp, #0
 800823c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008240:	9306      	str	r3, [sp, #24]
 8008242:	e015      	b.n	8008270 <_printf_float+0x324>
 8008244:	7fefffff 	.word	0x7fefffff
 8008248:	0800a6f4 	.word	0x0800a6f4
 800824c:	0800a6f0 	.word	0x0800a6f0
 8008250:	0800a6fc 	.word	0x0800a6fc
 8008254:	0800a6f8 	.word	0x0800a6f8
 8008258:	0800a700 	.word	0x0800a700
 800825c:	2301      	movs	r3, #1
 800825e:	9a06      	ldr	r2, [sp, #24]
 8008260:	4631      	mov	r1, r6
 8008262:	4628      	mov	r0, r5
 8008264:	47b8      	blx	r7
 8008266:	3001      	adds	r0, #1
 8008268:	f43f aecd 	beq.w	8008006 <_printf_float+0xba>
 800826c:	f10b 0b01 	add.w	fp, fp, #1
 8008270:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8008274:	ebaa 0309 	sub.w	r3, sl, r9
 8008278:	455b      	cmp	r3, fp
 800827a:	dcef      	bgt.n	800825c <_printf_float+0x310>
 800827c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008280:	429a      	cmp	r2, r3
 8008282:	44d0      	add	r8, sl
 8008284:	db15      	blt.n	80082b2 <_printf_float+0x366>
 8008286:	6823      	ldr	r3, [r4, #0]
 8008288:	07da      	lsls	r2, r3, #31
 800828a:	d412      	bmi.n	80082b2 <_printf_float+0x366>
 800828c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800828e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008290:	eba3 020a 	sub.w	r2, r3, sl
 8008294:	eba3 0a01 	sub.w	sl, r3, r1
 8008298:	4592      	cmp	sl, r2
 800829a:	bfa8      	it	ge
 800829c:	4692      	movge	sl, r2
 800829e:	f1ba 0f00 	cmp.w	sl, #0
 80082a2:	dc0e      	bgt.n	80082c2 <_printf_float+0x376>
 80082a4:	f04f 0800 	mov.w	r8, #0
 80082a8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80082ac:	f104 091a 	add.w	r9, r4, #26
 80082b0:	e019      	b.n	80082e6 <_printf_float+0x39a>
 80082b2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80082b6:	4631      	mov	r1, r6
 80082b8:	4628      	mov	r0, r5
 80082ba:	47b8      	blx	r7
 80082bc:	3001      	adds	r0, #1
 80082be:	d1e5      	bne.n	800828c <_printf_float+0x340>
 80082c0:	e6a1      	b.n	8008006 <_printf_float+0xba>
 80082c2:	4653      	mov	r3, sl
 80082c4:	4642      	mov	r2, r8
 80082c6:	4631      	mov	r1, r6
 80082c8:	4628      	mov	r0, r5
 80082ca:	47b8      	blx	r7
 80082cc:	3001      	adds	r0, #1
 80082ce:	d1e9      	bne.n	80082a4 <_printf_float+0x358>
 80082d0:	e699      	b.n	8008006 <_printf_float+0xba>
 80082d2:	2301      	movs	r3, #1
 80082d4:	464a      	mov	r2, r9
 80082d6:	4631      	mov	r1, r6
 80082d8:	4628      	mov	r0, r5
 80082da:	47b8      	blx	r7
 80082dc:	3001      	adds	r0, #1
 80082de:	f43f ae92 	beq.w	8008006 <_printf_float+0xba>
 80082e2:	f108 0801 	add.w	r8, r8, #1
 80082e6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80082ea:	1a9b      	subs	r3, r3, r2
 80082ec:	eba3 030a 	sub.w	r3, r3, sl
 80082f0:	4543      	cmp	r3, r8
 80082f2:	dcee      	bgt.n	80082d2 <_printf_float+0x386>
 80082f4:	e74a      	b.n	800818c <_printf_float+0x240>
 80082f6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80082f8:	2a01      	cmp	r2, #1
 80082fa:	dc01      	bgt.n	8008300 <_printf_float+0x3b4>
 80082fc:	07db      	lsls	r3, r3, #31
 80082fe:	d53a      	bpl.n	8008376 <_printf_float+0x42a>
 8008300:	2301      	movs	r3, #1
 8008302:	4642      	mov	r2, r8
 8008304:	4631      	mov	r1, r6
 8008306:	4628      	mov	r0, r5
 8008308:	47b8      	blx	r7
 800830a:	3001      	adds	r0, #1
 800830c:	f43f ae7b 	beq.w	8008006 <_printf_float+0xba>
 8008310:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008314:	4631      	mov	r1, r6
 8008316:	4628      	mov	r0, r5
 8008318:	47b8      	blx	r7
 800831a:	3001      	adds	r0, #1
 800831c:	f108 0801 	add.w	r8, r8, #1
 8008320:	f43f ae71 	beq.w	8008006 <_printf_float+0xba>
 8008324:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008326:	2200      	movs	r2, #0
 8008328:	f103 3aff 	add.w	sl, r3, #4294967295
 800832c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008330:	2300      	movs	r3, #0
 8008332:	f7f8 fbc9 	bl	8000ac8 <__aeabi_dcmpeq>
 8008336:	b9c8      	cbnz	r0, 800836c <_printf_float+0x420>
 8008338:	4653      	mov	r3, sl
 800833a:	4642      	mov	r2, r8
 800833c:	4631      	mov	r1, r6
 800833e:	4628      	mov	r0, r5
 8008340:	47b8      	blx	r7
 8008342:	3001      	adds	r0, #1
 8008344:	d10e      	bne.n	8008364 <_printf_float+0x418>
 8008346:	e65e      	b.n	8008006 <_printf_float+0xba>
 8008348:	2301      	movs	r3, #1
 800834a:	4652      	mov	r2, sl
 800834c:	4631      	mov	r1, r6
 800834e:	4628      	mov	r0, r5
 8008350:	47b8      	blx	r7
 8008352:	3001      	adds	r0, #1
 8008354:	f43f ae57 	beq.w	8008006 <_printf_float+0xba>
 8008358:	f108 0801 	add.w	r8, r8, #1
 800835c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800835e:	3b01      	subs	r3, #1
 8008360:	4543      	cmp	r3, r8
 8008362:	dcf1      	bgt.n	8008348 <_printf_float+0x3fc>
 8008364:	464b      	mov	r3, r9
 8008366:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800836a:	e6de      	b.n	800812a <_printf_float+0x1de>
 800836c:	f04f 0800 	mov.w	r8, #0
 8008370:	f104 0a1a 	add.w	sl, r4, #26
 8008374:	e7f2      	b.n	800835c <_printf_float+0x410>
 8008376:	2301      	movs	r3, #1
 8008378:	e7df      	b.n	800833a <_printf_float+0x3ee>
 800837a:	2301      	movs	r3, #1
 800837c:	464a      	mov	r2, r9
 800837e:	4631      	mov	r1, r6
 8008380:	4628      	mov	r0, r5
 8008382:	47b8      	blx	r7
 8008384:	3001      	adds	r0, #1
 8008386:	f43f ae3e 	beq.w	8008006 <_printf_float+0xba>
 800838a:	f108 0801 	add.w	r8, r8, #1
 800838e:	68e3      	ldr	r3, [r4, #12]
 8008390:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008392:	1a9b      	subs	r3, r3, r2
 8008394:	4543      	cmp	r3, r8
 8008396:	dcf0      	bgt.n	800837a <_printf_float+0x42e>
 8008398:	e6fc      	b.n	8008194 <_printf_float+0x248>
 800839a:	f04f 0800 	mov.w	r8, #0
 800839e:	f104 0919 	add.w	r9, r4, #25
 80083a2:	e7f4      	b.n	800838e <_printf_float+0x442>
 80083a4:	2900      	cmp	r1, #0
 80083a6:	f43f ae8b 	beq.w	80080c0 <_printf_float+0x174>
 80083aa:	2300      	movs	r3, #0
 80083ac:	e9cd 0302 	strd	r0, r3, [sp, #8]
 80083b0:	ab09      	add	r3, sp, #36	; 0x24
 80083b2:	9300      	str	r3, [sp, #0]
 80083b4:	ec49 8b10 	vmov	d0, r8, r9
 80083b8:	6022      	str	r2, [r4, #0]
 80083ba:	f8cd a004 	str.w	sl, [sp, #4]
 80083be:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80083c2:	4628      	mov	r0, r5
 80083c4:	f7ff fd2d 	bl	8007e22 <__cvt>
 80083c8:	4680      	mov	r8, r0
 80083ca:	e648      	b.n	800805e <_printf_float+0x112>

080083cc <_printf_common>:
 80083cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80083d0:	4691      	mov	r9, r2
 80083d2:	461f      	mov	r7, r3
 80083d4:	688a      	ldr	r2, [r1, #8]
 80083d6:	690b      	ldr	r3, [r1, #16]
 80083d8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80083dc:	4293      	cmp	r3, r2
 80083de:	bfb8      	it	lt
 80083e0:	4613      	movlt	r3, r2
 80083e2:	f8c9 3000 	str.w	r3, [r9]
 80083e6:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80083ea:	4606      	mov	r6, r0
 80083ec:	460c      	mov	r4, r1
 80083ee:	b112      	cbz	r2, 80083f6 <_printf_common+0x2a>
 80083f0:	3301      	adds	r3, #1
 80083f2:	f8c9 3000 	str.w	r3, [r9]
 80083f6:	6823      	ldr	r3, [r4, #0]
 80083f8:	0699      	lsls	r1, r3, #26
 80083fa:	bf42      	ittt	mi
 80083fc:	f8d9 3000 	ldrmi.w	r3, [r9]
 8008400:	3302      	addmi	r3, #2
 8008402:	f8c9 3000 	strmi.w	r3, [r9]
 8008406:	6825      	ldr	r5, [r4, #0]
 8008408:	f015 0506 	ands.w	r5, r5, #6
 800840c:	d107      	bne.n	800841e <_printf_common+0x52>
 800840e:	f104 0a19 	add.w	sl, r4, #25
 8008412:	68e3      	ldr	r3, [r4, #12]
 8008414:	f8d9 2000 	ldr.w	r2, [r9]
 8008418:	1a9b      	subs	r3, r3, r2
 800841a:	42ab      	cmp	r3, r5
 800841c:	dc28      	bgt.n	8008470 <_printf_common+0xa4>
 800841e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8008422:	6822      	ldr	r2, [r4, #0]
 8008424:	3300      	adds	r3, #0
 8008426:	bf18      	it	ne
 8008428:	2301      	movne	r3, #1
 800842a:	0692      	lsls	r2, r2, #26
 800842c:	d42d      	bmi.n	800848a <_printf_common+0xbe>
 800842e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008432:	4639      	mov	r1, r7
 8008434:	4630      	mov	r0, r6
 8008436:	47c0      	blx	r8
 8008438:	3001      	adds	r0, #1
 800843a:	d020      	beq.n	800847e <_printf_common+0xb2>
 800843c:	6823      	ldr	r3, [r4, #0]
 800843e:	68e5      	ldr	r5, [r4, #12]
 8008440:	f8d9 2000 	ldr.w	r2, [r9]
 8008444:	f003 0306 	and.w	r3, r3, #6
 8008448:	2b04      	cmp	r3, #4
 800844a:	bf08      	it	eq
 800844c:	1aad      	subeq	r5, r5, r2
 800844e:	68a3      	ldr	r3, [r4, #8]
 8008450:	6922      	ldr	r2, [r4, #16]
 8008452:	bf0c      	ite	eq
 8008454:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008458:	2500      	movne	r5, #0
 800845a:	4293      	cmp	r3, r2
 800845c:	bfc4      	itt	gt
 800845e:	1a9b      	subgt	r3, r3, r2
 8008460:	18ed      	addgt	r5, r5, r3
 8008462:	f04f 0900 	mov.w	r9, #0
 8008466:	341a      	adds	r4, #26
 8008468:	454d      	cmp	r5, r9
 800846a:	d11a      	bne.n	80084a2 <_printf_common+0xd6>
 800846c:	2000      	movs	r0, #0
 800846e:	e008      	b.n	8008482 <_printf_common+0xb6>
 8008470:	2301      	movs	r3, #1
 8008472:	4652      	mov	r2, sl
 8008474:	4639      	mov	r1, r7
 8008476:	4630      	mov	r0, r6
 8008478:	47c0      	blx	r8
 800847a:	3001      	adds	r0, #1
 800847c:	d103      	bne.n	8008486 <_printf_common+0xba>
 800847e:	f04f 30ff 	mov.w	r0, #4294967295
 8008482:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008486:	3501      	adds	r5, #1
 8008488:	e7c3      	b.n	8008412 <_printf_common+0x46>
 800848a:	18e1      	adds	r1, r4, r3
 800848c:	1c5a      	adds	r2, r3, #1
 800848e:	2030      	movs	r0, #48	; 0x30
 8008490:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008494:	4422      	add	r2, r4
 8008496:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800849a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800849e:	3302      	adds	r3, #2
 80084a0:	e7c5      	b.n	800842e <_printf_common+0x62>
 80084a2:	2301      	movs	r3, #1
 80084a4:	4622      	mov	r2, r4
 80084a6:	4639      	mov	r1, r7
 80084a8:	4630      	mov	r0, r6
 80084aa:	47c0      	blx	r8
 80084ac:	3001      	adds	r0, #1
 80084ae:	d0e6      	beq.n	800847e <_printf_common+0xb2>
 80084b0:	f109 0901 	add.w	r9, r9, #1
 80084b4:	e7d8      	b.n	8008468 <_printf_common+0x9c>
	...

080084b8 <_printf_i>:
 80084b8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80084bc:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 80084c0:	460c      	mov	r4, r1
 80084c2:	7e09      	ldrb	r1, [r1, #24]
 80084c4:	b085      	sub	sp, #20
 80084c6:	296e      	cmp	r1, #110	; 0x6e
 80084c8:	4617      	mov	r7, r2
 80084ca:	4606      	mov	r6, r0
 80084cc:	4698      	mov	r8, r3
 80084ce:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80084d0:	f000 80b3 	beq.w	800863a <_printf_i+0x182>
 80084d4:	d822      	bhi.n	800851c <_printf_i+0x64>
 80084d6:	2963      	cmp	r1, #99	; 0x63
 80084d8:	d036      	beq.n	8008548 <_printf_i+0x90>
 80084da:	d80a      	bhi.n	80084f2 <_printf_i+0x3a>
 80084dc:	2900      	cmp	r1, #0
 80084de:	f000 80b9 	beq.w	8008654 <_printf_i+0x19c>
 80084e2:	2958      	cmp	r1, #88	; 0x58
 80084e4:	f000 8083 	beq.w	80085ee <_printf_i+0x136>
 80084e8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80084ec:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 80084f0:	e032      	b.n	8008558 <_printf_i+0xa0>
 80084f2:	2964      	cmp	r1, #100	; 0x64
 80084f4:	d001      	beq.n	80084fa <_printf_i+0x42>
 80084f6:	2969      	cmp	r1, #105	; 0x69
 80084f8:	d1f6      	bne.n	80084e8 <_printf_i+0x30>
 80084fa:	6820      	ldr	r0, [r4, #0]
 80084fc:	6813      	ldr	r3, [r2, #0]
 80084fe:	0605      	lsls	r5, r0, #24
 8008500:	f103 0104 	add.w	r1, r3, #4
 8008504:	d52a      	bpl.n	800855c <_printf_i+0xa4>
 8008506:	681b      	ldr	r3, [r3, #0]
 8008508:	6011      	str	r1, [r2, #0]
 800850a:	2b00      	cmp	r3, #0
 800850c:	da03      	bge.n	8008516 <_printf_i+0x5e>
 800850e:	222d      	movs	r2, #45	; 0x2d
 8008510:	425b      	negs	r3, r3
 8008512:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8008516:	486f      	ldr	r0, [pc, #444]	; (80086d4 <_printf_i+0x21c>)
 8008518:	220a      	movs	r2, #10
 800851a:	e039      	b.n	8008590 <_printf_i+0xd8>
 800851c:	2973      	cmp	r1, #115	; 0x73
 800851e:	f000 809d 	beq.w	800865c <_printf_i+0x1a4>
 8008522:	d808      	bhi.n	8008536 <_printf_i+0x7e>
 8008524:	296f      	cmp	r1, #111	; 0x6f
 8008526:	d020      	beq.n	800856a <_printf_i+0xb2>
 8008528:	2970      	cmp	r1, #112	; 0x70
 800852a:	d1dd      	bne.n	80084e8 <_printf_i+0x30>
 800852c:	6823      	ldr	r3, [r4, #0]
 800852e:	f043 0320 	orr.w	r3, r3, #32
 8008532:	6023      	str	r3, [r4, #0]
 8008534:	e003      	b.n	800853e <_printf_i+0x86>
 8008536:	2975      	cmp	r1, #117	; 0x75
 8008538:	d017      	beq.n	800856a <_printf_i+0xb2>
 800853a:	2978      	cmp	r1, #120	; 0x78
 800853c:	d1d4      	bne.n	80084e8 <_printf_i+0x30>
 800853e:	2378      	movs	r3, #120	; 0x78
 8008540:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008544:	4864      	ldr	r0, [pc, #400]	; (80086d8 <_printf_i+0x220>)
 8008546:	e055      	b.n	80085f4 <_printf_i+0x13c>
 8008548:	6813      	ldr	r3, [r2, #0]
 800854a:	1d19      	adds	r1, r3, #4
 800854c:	681b      	ldr	r3, [r3, #0]
 800854e:	6011      	str	r1, [r2, #0]
 8008550:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008554:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008558:	2301      	movs	r3, #1
 800855a:	e08c      	b.n	8008676 <_printf_i+0x1be>
 800855c:	681b      	ldr	r3, [r3, #0]
 800855e:	6011      	str	r1, [r2, #0]
 8008560:	f010 0f40 	tst.w	r0, #64	; 0x40
 8008564:	bf18      	it	ne
 8008566:	b21b      	sxthne	r3, r3
 8008568:	e7cf      	b.n	800850a <_printf_i+0x52>
 800856a:	6813      	ldr	r3, [r2, #0]
 800856c:	6825      	ldr	r5, [r4, #0]
 800856e:	1d18      	adds	r0, r3, #4
 8008570:	6010      	str	r0, [r2, #0]
 8008572:	0628      	lsls	r0, r5, #24
 8008574:	d501      	bpl.n	800857a <_printf_i+0xc2>
 8008576:	681b      	ldr	r3, [r3, #0]
 8008578:	e002      	b.n	8008580 <_printf_i+0xc8>
 800857a:	0668      	lsls	r0, r5, #25
 800857c:	d5fb      	bpl.n	8008576 <_printf_i+0xbe>
 800857e:	881b      	ldrh	r3, [r3, #0]
 8008580:	4854      	ldr	r0, [pc, #336]	; (80086d4 <_printf_i+0x21c>)
 8008582:	296f      	cmp	r1, #111	; 0x6f
 8008584:	bf14      	ite	ne
 8008586:	220a      	movne	r2, #10
 8008588:	2208      	moveq	r2, #8
 800858a:	2100      	movs	r1, #0
 800858c:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008590:	6865      	ldr	r5, [r4, #4]
 8008592:	60a5      	str	r5, [r4, #8]
 8008594:	2d00      	cmp	r5, #0
 8008596:	f2c0 8095 	blt.w	80086c4 <_printf_i+0x20c>
 800859a:	6821      	ldr	r1, [r4, #0]
 800859c:	f021 0104 	bic.w	r1, r1, #4
 80085a0:	6021      	str	r1, [r4, #0]
 80085a2:	2b00      	cmp	r3, #0
 80085a4:	d13d      	bne.n	8008622 <_printf_i+0x16a>
 80085a6:	2d00      	cmp	r5, #0
 80085a8:	f040 808e 	bne.w	80086c8 <_printf_i+0x210>
 80085ac:	4665      	mov	r5, ip
 80085ae:	2a08      	cmp	r2, #8
 80085b0:	d10b      	bne.n	80085ca <_printf_i+0x112>
 80085b2:	6823      	ldr	r3, [r4, #0]
 80085b4:	07db      	lsls	r3, r3, #31
 80085b6:	d508      	bpl.n	80085ca <_printf_i+0x112>
 80085b8:	6923      	ldr	r3, [r4, #16]
 80085ba:	6862      	ldr	r2, [r4, #4]
 80085bc:	429a      	cmp	r2, r3
 80085be:	bfde      	ittt	le
 80085c0:	2330      	movle	r3, #48	; 0x30
 80085c2:	f805 3c01 	strble.w	r3, [r5, #-1]
 80085c6:	f105 35ff 	addle.w	r5, r5, #4294967295
 80085ca:	ebac 0305 	sub.w	r3, ip, r5
 80085ce:	6123      	str	r3, [r4, #16]
 80085d0:	f8cd 8000 	str.w	r8, [sp]
 80085d4:	463b      	mov	r3, r7
 80085d6:	aa03      	add	r2, sp, #12
 80085d8:	4621      	mov	r1, r4
 80085da:	4630      	mov	r0, r6
 80085dc:	f7ff fef6 	bl	80083cc <_printf_common>
 80085e0:	3001      	adds	r0, #1
 80085e2:	d14d      	bne.n	8008680 <_printf_i+0x1c8>
 80085e4:	f04f 30ff 	mov.w	r0, #4294967295
 80085e8:	b005      	add	sp, #20
 80085ea:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80085ee:	4839      	ldr	r0, [pc, #228]	; (80086d4 <_printf_i+0x21c>)
 80085f0:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 80085f4:	6813      	ldr	r3, [r2, #0]
 80085f6:	6821      	ldr	r1, [r4, #0]
 80085f8:	1d1d      	adds	r5, r3, #4
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	6015      	str	r5, [r2, #0]
 80085fe:	060a      	lsls	r2, r1, #24
 8008600:	d50b      	bpl.n	800861a <_printf_i+0x162>
 8008602:	07ca      	lsls	r2, r1, #31
 8008604:	bf44      	itt	mi
 8008606:	f041 0120 	orrmi.w	r1, r1, #32
 800860a:	6021      	strmi	r1, [r4, #0]
 800860c:	b91b      	cbnz	r3, 8008616 <_printf_i+0x15e>
 800860e:	6822      	ldr	r2, [r4, #0]
 8008610:	f022 0220 	bic.w	r2, r2, #32
 8008614:	6022      	str	r2, [r4, #0]
 8008616:	2210      	movs	r2, #16
 8008618:	e7b7      	b.n	800858a <_printf_i+0xd2>
 800861a:	064d      	lsls	r5, r1, #25
 800861c:	bf48      	it	mi
 800861e:	b29b      	uxthmi	r3, r3
 8008620:	e7ef      	b.n	8008602 <_printf_i+0x14a>
 8008622:	4665      	mov	r5, ip
 8008624:	fbb3 f1f2 	udiv	r1, r3, r2
 8008628:	fb02 3311 	mls	r3, r2, r1, r3
 800862c:	5cc3      	ldrb	r3, [r0, r3]
 800862e:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8008632:	460b      	mov	r3, r1
 8008634:	2900      	cmp	r1, #0
 8008636:	d1f5      	bne.n	8008624 <_printf_i+0x16c>
 8008638:	e7b9      	b.n	80085ae <_printf_i+0xf6>
 800863a:	6813      	ldr	r3, [r2, #0]
 800863c:	6825      	ldr	r5, [r4, #0]
 800863e:	6961      	ldr	r1, [r4, #20]
 8008640:	1d18      	adds	r0, r3, #4
 8008642:	6010      	str	r0, [r2, #0]
 8008644:	0628      	lsls	r0, r5, #24
 8008646:	681b      	ldr	r3, [r3, #0]
 8008648:	d501      	bpl.n	800864e <_printf_i+0x196>
 800864a:	6019      	str	r1, [r3, #0]
 800864c:	e002      	b.n	8008654 <_printf_i+0x19c>
 800864e:	066a      	lsls	r2, r5, #25
 8008650:	d5fb      	bpl.n	800864a <_printf_i+0x192>
 8008652:	8019      	strh	r1, [r3, #0]
 8008654:	2300      	movs	r3, #0
 8008656:	6123      	str	r3, [r4, #16]
 8008658:	4665      	mov	r5, ip
 800865a:	e7b9      	b.n	80085d0 <_printf_i+0x118>
 800865c:	6813      	ldr	r3, [r2, #0]
 800865e:	1d19      	adds	r1, r3, #4
 8008660:	6011      	str	r1, [r2, #0]
 8008662:	681d      	ldr	r5, [r3, #0]
 8008664:	6862      	ldr	r2, [r4, #4]
 8008666:	2100      	movs	r1, #0
 8008668:	4628      	mov	r0, r5
 800866a:	f7f7 fdb9 	bl	80001e0 <memchr>
 800866e:	b108      	cbz	r0, 8008674 <_printf_i+0x1bc>
 8008670:	1b40      	subs	r0, r0, r5
 8008672:	6060      	str	r0, [r4, #4]
 8008674:	6863      	ldr	r3, [r4, #4]
 8008676:	6123      	str	r3, [r4, #16]
 8008678:	2300      	movs	r3, #0
 800867a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800867e:	e7a7      	b.n	80085d0 <_printf_i+0x118>
 8008680:	6923      	ldr	r3, [r4, #16]
 8008682:	462a      	mov	r2, r5
 8008684:	4639      	mov	r1, r7
 8008686:	4630      	mov	r0, r6
 8008688:	47c0      	blx	r8
 800868a:	3001      	adds	r0, #1
 800868c:	d0aa      	beq.n	80085e4 <_printf_i+0x12c>
 800868e:	6823      	ldr	r3, [r4, #0]
 8008690:	079b      	lsls	r3, r3, #30
 8008692:	d413      	bmi.n	80086bc <_printf_i+0x204>
 8008694:	68e0      	ldr	r0, [r4, #12]
 8008696:	9b03      	ldr	r3, [sp, #12]
 8008698:	4298      	cmp	r0, r3
 800869a:	bfb8      	it	lt
 800869c:	4618      	movlt	r0, r3
 800869e:	e7a3      	b.n	80085e8 <_printf_i+0x130>
 80086a0:	2301      	movs	r3, #1
 80086a2:	464a      	mov	r2, r9
 80086a4:	4639      	mov	r1, r7
 80086a6:	4630      	mov	r0, r6
 80086a8:	47c0      	blx	r8
 80086aa:	3001      	adds	r0, #1
 80086ac:	d09a      	beq.n	80085e4 <_printf_i+0x12c>
 80086ae:	3501      	adds	r5, #1
 80086b0:	68e3      	ldr	r3, [r4, #12]
 80086b2:	9a03      	ldr	r2, [sp, #12]
 80086b4:	1a9b      	subs	r3, r3, r2
 80086b6:	42ab      	cmp	r3, r5
 80086b8:	dcf2      	bgt.n	80086a0 <_printf_i+0x1e8>
 80086ba:	e7eb      	b.n	8008694 <_printf_i+0x1dc>
 80086bc:	2500      	movs	r5, #0
 80086be:	f104 0919 	add.w	r9, r4, #25
 80086c2:	e7f5      	b.n	80086b0 <_printf_i+0x1f8>
 80086c4:	2b00      	cmp	r3, #0
 80086c6:	d1ac      	bne.n	8008622 <_printf_i+0x16a>
 80086c8:	7803      	ldrb	r3, [r0, #0]
 80086ca:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80086ce:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80086d2:	e76c      	b.n	80085ae <_printf_i+0xf6>
 80086d4:	0800a702 	.word	0x0800a702
 80086d8:	0800a713 	.word	0x0800a713

080086dc <iprintf>:
 80086dc:	b40f      	push	{r0, r1, r2, r3}
 80086de:	4b0a      	ldr	r3, [pc, #40]	; (8008708 <iprintf+0x2c>)
 80086e0:	b513      	push	{r0, r1, r4, lr}
 80086e2:	681c      	ldr	r4, [r3, #0]
 80086e4:	b124      	cbz	r4, 80086f0 <iprintf+0x14>
 80086e6:	69a3      	ldr	r3, [r4, #24]
 80086e8:	b913      	cbnz	r3, 80086f0 <iprintf+0x14>
 80086ea:	4620      	mov	r0, r4
 80086ec:	f001 f914 	bl	8009918 <__sinit>
 80086f0:	ab05      	add	r3, sp, #20
 80086f2:	9a04      	ldr	r2, [sp, #16]
 80086f4:	68a1      	ldr	r1, [r4, #8]
 80086f6:	9301      	str	r3, [sp, #4]
 80086f8:	4620      	mov	r0, r4
 80086fa:	f001 fdd7 	bl	800a2ac <_vfiprintf_r>
 80086fe:	b002      	add	sp, #8
 8008700:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008704:	b004      	add	sp, #16
 8008706:	4770      	bx	lr
 8008708:	20000888 	.word	0x20000888

0800870c <_puts_r>:
 800870c:	b570      	push	{r4, r5, r6, lr}
 800870e:	460e      	mov	r6, r1
 8008710:	4605      	mov	r5, r0
 8008712:	b118      	cbz	r0, 800871c <_puts_r+0x10>
 8008714:	6983      	ldr	r3, [r0, #24]
 8008716:	b90b      	cbnz	r3, 800871c <_puts_r+0x10>
 8008718:	f001 f8fe 	bl	8009918 <__sinit>
 800871c:	69ab      	ldr	r3, [r5, #24]
 800871e:	68ac      	ldr	r4, [r5, #8]
 8008720:	b913      	cbnz	r3, 8008728 <_puts_r+0x1c>
 8008722:	4628      	mov	r0, r5
 8008724:	f001 f8f8 	bl	8009918 <__sinit>
 8008728:	4b23      	ldr	r3, [pc, #140]	; (80087b8 <_puts_r+0xac>)
 800872a:	429c      	cmp	r4, r3
 800872c:	d117      	bne.n	800875e <_puts_r+0x52>
 800872e:	686c      	ldr	r4, [r5, #4]
 8008730:	89a3      	ldrh	r3, [r4, #12]
 8008732:	071b      	lsls	r3, r3, #28
 8008734:	d51d      	bpl.n	8008772 <_puts_r+0x66>
 8008736:	6923      	ldr	r3, [r4, #16]
 8008738:	b1db      	cbz	r3, 8008772 <_puts_r+0x66>
 800873a:	3e01      	subs	r6, #1
 800873c:	68a3      	ldr	r3, [r4, #8]
 800873e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8008742:	3b01      	subs	r3, #1
 8008744:	60a3      	str	r3, [r4, #8]
 8008746:	b9e9      	cbnz	r1, 8008784 <_puts_r+0x78>
 8008748:	2b00      	cmp	r3, #0
 800874a:	da2e      	bge.n	80087aa <_puts_r+0x9e>
 800874c:	4622      	mov	r2, r4
 800874e:	210a      	movs	r1, #10
 8008750:	4628      	mov	r0, r5
 8008752:	f000 f8ed 	bl	8008930 <__swbuf_r>
 8008756:	3001      	adds	r0, #1
 8008758:	d011      	beq.n	800877e <_puts_r+0x72>
 800875a:	200a      	movs	r0, #10
 800875c:	e011      	b.n	8008782 <_puts_r+0x76>
 800875e:	4b17      	ldr	r3, [pc, #92]	; (80087bc <_puts_r+0xb0>)
 8008760:	429c      	cmp	r4, r3
 8008762:	d101      	bne.n	8008768 <_puts_r+0x5c>
 8008764:	68ac      	ldr	r4, [r5, #8]
 8008766:	e7e3      	b.n	8008730 <_puts_r+0x24>
 8008768:	4b15      	ldr	r3, [pc, #84]	; (80087c0 <_puts_r+0xb4>)
 800876a:	429c      	cmp	r4, r3
 800876c:	bf08      	it	eq
 800876e:	68ec      	ldreq	r4, [r5, #12]
 8008770:	e7de      	b.n	8008730 <_puts_r+0x24>
 8008772:	4621      	mov	r1, r4
 8008774:	4628      	mov	r0, r5
 8008776:	f000 f92d 	bl	80089d4 <__swsetup_r>
 800877a:	2800      	cmp	r0, #0
 800877c:	d0dd      	beq.n	800873a <_puts_r+0x2e>
 800877e:	f04f 30ff 	mov.w	r0, #4294967295
 8008782:	bd70      	pop	{r4, r5, r6, pc}
 8008784:	2b00      	cmp	r3, #0
 8008786:	da04      	bge.n	8008792 <_puts_r+0x86>
 8008788:	69a2      	ldr	r2, [r4, #24]
 800878a:	429a      	cmp	r2, r3
 800878c:	dc06      	bgt.n	800879c <_puts_r+0x90>
 800878e:	290a      	cmp	r1, #10
 8008790:	d004      	beq.n	800879c <_puts_r+0x90>
 8008792:	6823      	ldr	r3, [r4, #0]
 8008794:	1c5a      	adds	r2, r3, #1
 8008796:	6022      	str	r2, [r4, #0]
 8008798:	7019      	strb	r1, [r3, #0]
 800879a:	e7cf      	b.n	800873c <_puts_r+0x30>
 800879c:	4622      	mov	r2, r4
 800879e:	4628      	mov	r0, r5
 80087a0:	f000 f8c6 	bl	8008930 <__swbuf_r>
 80087a4:	3001      	adds	r0, #1
 80087a6:	d1c9      	bne.n	800873c <_puts_r+0x30>
 80087a8:	e7e9      	b.n	800877e <_puts_r+0x72>
 80087aa:	6823      	ldr	r3, [r4, #0]
 80087ac:	200a      	movs	r0, #10
 80087ae:	1c5a      	adds	r2, r3, #1
 80087b0:	6022      	str	r2, [r4, #0]
 80087b2:	7018      	strb	r0, [r3, #0]
 80087b4:	e7e5      	b.n	8008782 <_puts_r+0x76>
 80087b6:	bf00      	nop
 80087b8:	0800a754 	.word	0x0800a754
 80087bc:	0800a774 	.word	0x0800a774
 80087c0:	0800a734 	.word	0x0800a734

080087c4 <puts>:
 80087c4:	4b02      	ldr	r3, [pc, #8]	; (80087d0 <puts+0xc>)
 80087c6:	4601      	mov	r1, r0
 80087c8:	6818      	ldr	r0, [r3, #0]
 80087ca:	f7ff bf9f 	b.w	800870c <_puts_r>
 80087ce:	bf00      	nop
 80087d0:	20000888 	.word	0x20000888

080087d4 <setvbuf>:
 80087d4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80087d8:	461d      	mov	r5, r3
 80087da:	4b51      	ldr	r3, [pc, #324]	; (8008920 <setvbuf+0x14c>)
 80087dc:	681e      	ldr	r6, [r3, #0]
 80087de:	4604      	mov	r4, r0
 80087e0:	460f      	mov	r7, r1
 80087e2:	4690      	mov	r8, r2
 80087e4:	b126      	cbz	r6, 80087f0 <setvbuf+0x1c>
 80087e6:	69b3      	ldr	r3, [r6, #24]
 80087e8:	b913      	cbnz	r3, 80087f0 <setvbuf+0x1c>
 80087ea:	4630      	mov	r0, r6
 80087ec:	f001 f894 	bl	8009918 <__sinit>
 80087f0:	4b4c      	ldr	r3, [pc, #304]	; (8008924 <setvbuf+0x150>)
 80087f2:	429c      	cmp	r4, r3
 80087f4:	d152      	bne.n	800889c <setvbuf+0xc8>
 80087f6:	6874      	ldr	r4, [r6, #4]
 80087f8:	f1b8 0f02 	cmp.w	r8, #2
 80087fc:	d006      	beq.n	800880c <setvbuf+0x38>
 80087fe:	f1b8 0f01 	cmp.w	r8, #1
 8008802:	f200 8089 	bhi.w	8008918 <setvbuf+0x144>
 8008806:	2d00      	cmp	r5, #0
 8008808:	f2c0 8086 	blt.w	8008918 <setvbuf+0x144>
 800880c:	4621      	mov	r1, r4
 800880e:	4630      	mov	r0, r6
 8008810:	f001 f818 	bl	8009844 <_fflush_r>
 8008814:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008816:	b141      	cbz	r1, 800882a <setvbuf+0x56>
 8008818:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800881c:	4299      	cmp	r1, r3
 800881e:	d002      	beq.n	8008826 <setvbuf+0x52>
 8008820:	4630      	mov	r0, r6
 8008822:	f001 fc71 	bl	800a108 <_free_r>
 8008826:	2300      	movs	r3, #0
 8008828:	6363      	str	r3, [r4, #52]	; 0x34
 800882a:	2300      	movs	r3, #0
 800882c:	61a3      	str	r3, [r4, #24]
 800882e:	6063      	str	r3, [r4, #4]
 8008830:	89a3      	ldrh	r3, [r4, #12]
 8008832:	061b      	lsls	r3, r3, #24
 8008834:	d503      	bpl.n	800883e <setvbuf+0x6a>
 8008836:	6921      	ldr	r1, [r4, #16]
 8008838:	4630      	mov	r0, r6
 800883a:	f001 fc65 	bl	800a108 <_free_r>
 800883e:	89a3      	ldrh	r3, [r4, #12]
 8008840:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 8008844:	f023 0303 	bic.w	r3, r3, #3
 8008848:	f1b8 0f02 	cmp.w	r8, #2
 800884c:	81a3      	strh	r3, [r4, #12]
 800884e:	d05d      	beq.n	800890c <setvbuf+0x138>
 8008850:	ab01      	add	r3, sp, #4
 8008852:	466a      	mov	r2, sp
 8008854:	4621      	mov	r1, r4
 8008856:	4630      	mov	r0, r6
 8008858:	f001 f8f6 	bl	8009a48 <__swhatbuf_r>
 800885c:	89a3      	ldrh	r3, [r4, #12]
 800885e:	4318      	orrs	r0, r3
 8008860:	81a0      	strh	r0, [r4, #12]
 8008862:	bb2d      	cbnz	r5, 80088b0 <setvbuf+0xdc>
 8008864:	9d00      	ldr	r5, [sp, #0]
 8008866:	4628      	mov	r0, r5
 8008868:	f001 f952 	bl	8009b10 <malloc>
 800886c:	4607      	mov	r7, r0
 800886e:	2800      	cmp	r0, #0
 8008870:	d14e      	bne.n	8008910 <setvbuf+0x13c>
 8008872:	f8dd 9000 	ldr.w	r9, [sp]
 8008876:	45a9      	cmp	r9, r5
 8008878:	d13c      	bne.n	80088f4 <setvbuf+0x120>
 800887a:	f04f 30ff 	mov.w	r0, #4294967295
 800887e:	89a3      	ldrh	r3, [r4, #12]
 8008880:	f043 0302 	orr.w	r3, r3, #2
 8008884:	81a3      	strh	r3, [r4, #12]
 8008886:	2300      	movs	r3, #0
 8008888:	60a3      	str	r3, [r4, #8]
 800888a:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800888e:	6023      	str	r3, [r4, #0]
 8008890:	6123      	str	r3, [r4, #16]
 8008892:	2301      	movs	r3, #1
 8008894:	6163      	str	r3, [r4, #20]
 8008896:	b003      	add	sp, #12
 8008898:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800889c:	4b22      	ldr	r3, [pc, #136]	; (8008928 <setvbuf+0x154>)
 800889e:	429c      	cmp	r4, r3
 80088a0:	d101      	bne.n	80088a6 <setvbuf+0xd2>
 80088a2:	68b4      	ldr	r4, [r6, #8]
 80088a4:	e7a8      	b.n	80087f8 <setvbuf+0x24>
 80088a6:	4b21      	ldr	r3, [pc, #132]	; (800892c <setvbuf+0x158>)
 80088a8:	429c      	cmp	r4, r3
 80088aa:	bf08      	it	eq
 80088ac:	68f4      	ldreq	r4, [r6, #12]
 80088ae:	e7a3      	b.n	80087f8 <setvbuf+0x24>
 80088b0:	2f00      	cmp	r7, #0
 80088b2:	d0d8      	beq.n	8008866 <setvbuf+0x92>
 80088b4:	69b3      	ldr	r3, [r6, #24]
 80088b6:	b913      	cbnz	r3, 80088be <setvbuf+0xea>
 80088b8:	4630      	mov	r0, r6
 80088ba:	f001 f82d 	bl	8009918 <__sinit>
 80088be:	f1b8 0f01 	cmp.w	r8, #1
 80088c2:	bf08      	it	eq
 80088c4:	89a3      	ldrheq	r3, [r4, #12]
 80088c6:	6027      	str	r7, [r4, #0]
 80088c8:	bf04      	itt	eq
 80088ca:	f043 0301 	orreq.w	r3, r3, #1
 80088ce:	81a3      	strheq	r3, [r4, #12]
 80088d0:	89a3      	ldrh	r3, [r4, #12]
 80088d2:	f013 0008 	ands.w	r0, r3, #8
 80088d6:	e9c4 7504 	strd	r7, r5, [r4, #16]
 80088da:	d01b      	beq.n	8008914 <setvbuf+0x140>
 80088dc:	f013 0001 	ands.w	r0, r3, #1
 80088e0:	bf18      	it	ne
 80088e2:	426d      	negne	r5, r5
 80088e4:	f04f 0300 	mov.w	r3, #0
 80088e8:	bf1d      	ittte	ne
 80088ea:	60a3      	strne	r3, [r4, #8]
 80088ec:	61a5      	strne	r5, [r4, #24]
 80088ee:	4618      	movne	r0, r3
 80088f0:	60a5      	streq	r5, [r4, #8]
 80088f2:	e7d0      	b.n	8008896 <setvbuf+0xc2>
 80088f4:	4648      	mov	r0, r9
 80088f6:	f001 f90b 	bl	8009b10 <malloc>
 80088fa:	4607      	mov	r7, r0
 80088fc:	2800      	cmp	r0, #0
 80088fe:	d0bc      	beq.n	800887a <setvbuf+0xa6>
 8008900:	89a3      	ldrh	r3, [r4, #12]
 8008902:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008906:	81a3      	strh	r3, [r4, #12]
 8008908:	464d      	mov	r5, r9
 800890a:	e7d3      	b.n	80088b4 <setvbuf+0xe0>
 800890c:	2000      	movs	r0, #0
 800890e:	e7b6      	b.n	800887e <setvbuf+0xaa>
 8008910:	46a9      	mov	r9, r5
 8008912:	e7f5      	b.n	8008900 <setvbuf+0x12c>
 8008914:	60a0      	str	r0, [r4, #8]
 8008916:	e7be      	b.n	8008896 <setvbuf+0xc2>
 8008918:	f04f 30ff 	mov.w	r0, #4294967295
 800891c:	e7bb      	b.n	8008896 <setvbuf+0xc2>
 800891e:	bf00      	nop
 8008920:	20000888 	.word	0x20000888
 8008924:	0800a754 	.word	0x0800a754
 8008928:	0800a774 	.word	0x0800a774
 800892c:	0800a734 	.word	0x0800a734

08008930 <__swbuf_r>:
 8008930:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008932:	460e      	mov	r6, r1
 8008934:	4614      	mov	r4, r2
 8008936:	4605      	mov	r5, r0
 8008938:	b118      	cbz	r0, 8008942 <__swbuf_r+0x12>
 800893a:	6983      	ldr	r3, [r0, #24]
 800893c:	b90b      	cbnz	r3, 8008942 <__swbuf_r+0x12>
 800893e:	f000 ffeb 	bl	8009918 <__sinit>
 8008942:	4b21      	ldr	r3, [pc, #132]	; (80089c8 <__swbuf_r+0x98>)
 8008944:	429c      	cmp	r4, r3
 8008946:	d12a      	bne.n	800899e <__swbuf_r+0x6e>
 8008948:	686c      	ldr	r4, [r5, #4]
 800894a:	69a3      	ldr	r3, [r4, #24]
 800894c:	60a3      	str	r3, [r4, #8]
 800894e:	89a3      	ldrh	r3, [r4, #12]
 8008950:	071a      	lsls	r2, r3, #28
 8008952:	d52e      	bpl.n	80089b2 <__swbuf_r+0x82>
 8008954:	6923      	ldr	r3, [r4, #16]
 8008956:	b363      	cbz	r3, 80089b2 <__swbuf_r+0x82>
 8008958:	6923      	ldr	r3, [r4, #16]
 800895a:	6820      	ldr	r0, [r4, #0]
 800895c:	1ac0      	subs	r0, r0, r3
 800895e:	6963      	ldr	r3, [r4, #20]
 8008960:	b2f6      	uxtb	r6, r6
 8008962:	4283      	cmp	r3, r0
 8008964:	4637      	mov	r7, r6
 8008966:	dc04      	bgt.n	8008972 <__swbuf_r+0x42>
 8008968:	4621      	mov	r1, r4
 800896a:	4628      	mov	r0, r5
 800896c:	f000 ff6a 	bl	8009844 <_fflush_r>
 8008970:	bb28      	cbnz	r0, 80089be <__swbuf_r+0x8e>
 8008972:	68a3      	ldr	r3, [r4, #8]
 8008974:	3b01      	subs	r3, #1
 8008976:	60a3      	str	r3, [r4, #8]
 8008978:	6823      	ldr	r3, [r4, #0]
 800897a:	1c5a      	adds	r2, r3, #1
 800897c:	6022      	str	r2, [r4, #0]
 800897e:	701e      	strb	r6, [r3, #0]
 8008980:	6963      	ldr	r3, [r4, #20]
 8008982:	3001      	adds	r0, #1
 8008984:	4283      	cmp	r3, r0
 8008986:	d004      	beq.n	8008992 <__swbuf_r+0x62>
 8008988:	89a3      	ldrh	r3, [r4, #12]
 800898a:	07db      	lsls	r3, r3, #31
 800898c:	d519      	bpl.n	80089c2 <__swbuf_r+0x92>
 800898e:	2e0a      	cmp	r6, #10
 8008990:	d117      	bne.n	80089c2 <__swbuf_r+0x92>
 8008992:	4621      	mov	r1, r4
 8008994:	4628      	mov	r0, r5
 8008996:	f000 ff55 	bl	8009844 <_fflush_r>
 800899a:	b190      	cbz	r0, 80089c2 <__swbuf_r+0x92>
 800899c:	e00f      	b.n	80089be <__swbuf_r+0x8e>
 800899e:	4b0b      	ldr	r3, [pc, #44]	; (80089cc <__swbuf_r+0x9c>)
 80089a0:	429c      	cmp	r4, r3
 80089a2:	d101      	bne.n	80089a8 <__swbuf_r+0x78>
 80089a4:	68ac      	ldr	r4, [r5, #8]
 80089a6:	e7d0      	b.n	800894a <__swbuf_r+0x1a>
 80089a8:	4b09      	ldr	r3, [pc, #36]	; (80089d0 <__swbuf_r+0xa0>)
 80089aa:	429c      	cmp	r4, r3
 80089ac:	bf08      	it	eq
 80089ae:	68ec      	ldreq	r4, [r5, #12]
 80089b0:	e7cb      	b.n	800894a <__swbuf_r+0x1a>
 80089b2:	4621      	mov	r1, r4
 80089b4:	4628      	mov	r0, r5
 80089b6:	f000 f80d 	bl	80089d4 <__swsetup_r>
 80089ba:	2800      	cmp	r0, #0
 80089bc:	d0cc      	beq.n	8008958 <__swbuf_r+0x28>
 80089be:	f04f 37ff 	mov.w	r7, #4294967295
 80089c2:	4638      	mov	r0, r7
 80089c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80089c6:	bf00      	nop
 80089c8:	0800a754 	.word	0x0800a754
 80089cc:	0800a774 	.word	0x0800a774
 80089d0:	0800a734 	.word	0x0800a734

080089d4 <__swsetup_r>:
 80089d4:	4b32      	ldr	r3, [pc, #200]	; (8008aa0 <__swsetup_r+0xcc>)
 80089d6:	b570      	push	{r4, r5, r6, lr}
 80089d8:	681d      	ldr	r5, [r3, #0]
 80089da:	4606      	mov	r6, r0
 80089dc:	460c      	mov	r4, r1
 80089de:	b125      	cbz	r5, 80089ea <__swsetup_r+0x16>
 80089e0:	69ab      	ldr	r3, [r5, #24]
 80089e2:	b913      	cbnz	r3, 80089ea <__swsetup_r+0x16>
 80089e4:	4628      	mov	r0, r5
 80089e6:	f000 ff97 	bl	8009918 <__sinit>
 80089ea:	4b2e      	ldr	r3, [pc, #184]	; (8008aa4 <__swsetup_r+0xd0>)
 80089ec:	429c      	cmp	r4, r3
 80089ee:	d10f      	bne.n	8008a10 <__swsetup_r+0x3c>
 80089f0:	686c      	ldr	r4, [r5, #4]
 80089f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80089f6:	b29a      	uxth	r2, r3
 80089f8:	0715      	lsls	r5, r2, #28
 80089fa:	d42c      	bmi.n	8008a56 <__swsetup_r+0x82>
 80089fc:	06d0      	lsls	r0, r2, #27
 80089fe:	d411      	bmi.n	8008a24 <__swsetup_r+0x50>
 8008a00:	2209      	movs	r2, #9
 8008a02:	6032      	str	r2, [r6, #0]
 8008a04:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008a08:	81a3      	strh	r3, [r4, #12]
 8008a0a:	f04f 30ff 	mov.w	r0, #4294967295
 8008a0e:	e03e      	b.n	8008a8e <__swsetup_r+0xba>
 8008a10:	4b25      	ldr	r3, [pc, #148]	; (8008aa8 <__swsetup_r+0xd4>)
 8008a12:	429c      	cmp	r4, r3
 8008a14:	d101      	bne.n	8008a1a <__swsetup_r+0x46>
 8008a16:	68ac      	ldr	r4, [r5, #8]
 8008a18:	e7eb      	b.n	80089f2 <__swsetup_r+0x1e>
 8008a1a:	4b24      	ldr	r3, [pc, #144]	; (8008aac <__swsetup_r+0xd8>)
 8008a1c:	429c      	cmp	r4, r3
 8008a1e:	bf08      	it	eq
 8008a20:	68ec      	ldreq	r4, [r5, #12]
 8008a22:	e7e6      	b.n	80089f2 <__swsetup_r+0x1e>
 8008a24:	0751      	lsls	r1, r2, #29
 8008a26:	d512      	bpl.n	8008a4e <__swsetup_r+0x7a>
 8008a28:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008a2a:	b141      	cbz	r1, 8008a3e <__swsetup_r+0x6a>
 8008a2c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008a30:	4299      	cmp	r1, r3
 8008a32:	d002      	beq.n	8008a3a <__swsetup_r+0x66>
 8008a34:	4630      	mov	r0, r6
 8008a36:	f001 fb67 	bl	800a108 <_free_r>
 8008a3a:	2300      	movs	r3, #0
 8008a3c:	6363      	str	r3, [r4, #52]	; 0x34
 8008a3e:	89a3      	ldrh	r3, [r4, #12]
 8008a40:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008a44:	81a3      	strh	r3, [r4, #12]
 8008a46:	2300      	movs	r3, #0
 8008a48:	6063      	str	r3, [r4, #4]
 8008a4a:	6923      	ldr	r3, [r4, #16]
 8008a4c:	6023      	str	r3, [r4, #0]
 8008a4e:	89a3      	ldrh	r3, [r4, #12]
 8008a50:	f043 0308 	orr.w	r3, r3, #8
 8008a54:	81a3      	strh	r3, [r4, #12]
 8008a56:	6923      	ldr	r3, [r4, #16]
 8008a58:	b94b      	cbnz	r3, 8008a6e <__swsetup_r+0x9a>
 8008a5a:	89a3      	ldrh	r3, [r4, #12]
 8008a5c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008a60:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008a64:	d003      	beq.n	8008a6e <__swsetup_r+0x9a>
 8008a66:	4621      	mov	r1, r4
 8008a68:	4630      	mov	r0, r6
 8008a6a:	f001 f811 	bl	8009a90 <__smakebuf_r>
 8008a6e:	89a2      	ldrh	r2, [r4, #12]
 8008a70:	f012 0301 	ands.w	r3, r2, #1
 8008a74:	d00c      	beq.n	8008a90 <__swsetup_r+0xbc>
 8008a76:	2300      	movs	r3, #0
 8008a78:	60a3      	str	r3, [r4, #8]
 8008a7a:	6963      	ldr	r3, [r4, #20]
 8008a7c:	425b      	negs	r3, r3
 8008a7e:	61a3      	str	r3, [r4, #24]
 8008a80:	6923      	ldr	r3, [r4, #16]
 8008a82:	b953      	cbnz	r3, 8008a9a <__swsetup_r+0xc6>
 8008a84:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008a88:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8008a8c:	d1ba      	bne.n	8008a04 <__swsetup_r+0x30>
 8008a8e:	bd70      	pop	{r4, r5, r6, pc}
 8008a90:	0792      	lsls	r2, r2, #30
 8008a92:	bf58      	it	pl
 8008a94:	6963      	ldrpl	r3, [r4, #20]
 8008a96:	60a3      	str	r3, [r4, #8]
 8008a98:	e7f2      	b.n	8008a80 <__swsetup_r+0xac>
 8008a9a:	2000      	movs	r0, #0
 8008a9c:	e7f7      	b.n	8008a8e <__swsetup_r+0xba>
 8008a9e:	bf00      	nop
 8008aa0:	20000888 	.word	0x20000888
 8008aa4:	0800a754 	.word	0x0800a754
 8008aa8:	0800a774 	.word	0x0800a774
 8008aac:	0800a734 	.word	0x0800a734

08008ab0 <quorem>:
 8008ab0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ab4:	6903      	ldr	r3, [r0, #16]
 8008ab6:	690c      	ldr	r4, [r1, #16]
 8008ab8:	42a3      	cmp	r3, r4
 8008aba:	4680      	mov	r8, r0
 8008abc:	f2c0 8082 	blt.w	8008bc4 <quorem+0x114>
 8008ac0:	3c01      	subs	r4, #1
 8008ac2:	f101 0714 	add.w	r7, r1, #20
 8008ac6:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8008aca:	f100 0614 	add.w	r6, r0, #20
 8008ace:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8008ad2:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8008ad6:	eb06 030c 	add.w	r3, r6, ip
 8008ada:	3501      	adds	r5, #1
 8008adc:	eb07 090c 	add.w	r9, r7, ip
 8008ae0:	9301      	str	r3, [sp, #4]
 8008ae2:	fbb0 f5f5 	udiv	r5, r0, r5
 8008ae6:	b395      	cbz	r5, 8008b4e <quorem+0x9e>
 8008ae8:	f04f 0a00 	mov.w	sl, #0
 8008aec:	4638      	mov	r0, r7
 8008aee:	46b6      	mov	lr, r6
 8008af0:	46d3      	mov	fp, sl
 8008af2:	f850 2b04 	ldr.w	r2, [r0], #4
 8008af6:	b293      	uxth	r3, r2
 8008af8:	fb05 a303 	mla	r3, r5, r3, sl
 8008afc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008b00:	b29b      	uxth	r3, r3
 8008b02:	ebab 0303 	sub.w	r3, fp, r3
 8008b06:	0c12      	lsrs	r2, r2, #16
 8008b08:	f8de b000 	ldr.w	fp, [lr]
 8008b0c:	fb05 a202 	mla	r2, r5, r2, sl
 8008b10:	fa13 f38b 	uxtah	r3, r3, fp
 8008b14:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8008b18:	fa1f fb82 	uxth.w	fp, r2
 8008b1c:	f8de 2000 	ldr.w	r2, [lr]
 8008b20:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8008b24:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008b28:	b29b      	uxth	r3, r3
 8008b2a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008b2e:	4581      	cmp	r9, r0
 8008b30:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8008b34:	f84e 3b04 	str.w	r3, [lr], #4
 8008b38:	d2db      	bcs.n	8008af2 <quorem+0x42>
 8008b3a:	f856 300c 	ldr.w	r3, [r6, ip]
 8008b3e:	b933      	cbnz	r3, 8008b4e <quorem+0x9e>
 8008b40:	9b01      	ldr	r3, [sp, #4]
 8008b42:	3b04      	subs	r3, #4
 8008b44:	429e      	cmp	r6, r3
 8008b46:	461a      	mov	r2, r3
 8008b48:	d330      	bcc.n	8008bac <quorem+0xfc>
 8008b4a:	f8c8 4010 	str.w	r4, [r8, #16]
 8008b4e:	4640      	mov	r0, r8
 8008b50:	f001 fa06 	bl	8009f60 <__mcmp>
 8008b54:	2800      	cmp	r0, #0
 8008b56:	db25      	blt.n	8008ba4 <quorem+0xf4>
 8008b58:	3501      	adds	r5, #1
 8008b5a:	4630      	mov	r0, r6
 8008b5c:	f04f 0c00 	mov.w	ip, #0
 8008b60:	f857 2b04 	ldr.w	r2, [r7], #4
 8008b64:	f8d0 e000 	ldr.w	lr, [r0]
 8008b68:	b293      	uxth	r3, r2
 8008b6a:	ebac 0303 	sub.w	r3, ip, r3
 8008b6e:	0c12      	lsrs	r2, r2, #16
 8008b70:	fa13 f38e 	uxtah	r3, r3, lr
 8008b74:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8008b78:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008b7c:	b29b      	uxth	r3, r3
 8008b7e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008b82:	45b9      	cmp	r9, r7
 8008b84:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8008b88:	f840 3b04 	str.w	r3, [r0], #4
 8008b8c:	d2e8      	bcs.n	8008b60 <quorem+0xb0>
 8008b8e:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8008b92:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8008b96:	b92a      	cbnz	r2, 8008ba4 <quorem+0xf4>
 8008b98:	3b04      	subs	r3, #4
 8008b9a:	429e      	cmp	r6, r3
 8008b9c:	461a      	mov	r2, r3
 8008b9e:	d30b      	bcc.n	8008bb8 <quorem+0x108>
 8008ba0:	f8c8 4010 	str.w	r4, [r8, #16]
 8008ba4:	4628      	mov	r0, r5
 8008ba6:	b003      	add	sp, #12
 8008ba8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008bac:	6812      	ldr	r2, [r2, #0]
 8008bae:	3b04      	subs	r3, #4
 8008bb0:	2a00      	cmp	r2, #0
 8008bb2:	d1ca      	bne.n	8008b4a <quorem+0x9a>
 8008bb4:	3c01      	subs	r4, #1
 8008bb6:	e7c5      	b.n	8008b44 <quorem+0x94>
 8008bb8:	6812      	ldr	r2, [r2, #0]
 8008bba:	3b04      	subs	r3, #4
 8008bbc:	2a00      	cmp	r2, #0
 8008bbe:	d1ef      	bne.n	8008ba0 <quorem+0xf0>
 8008bc0:	3c01      	subs	r4, #1
 8008bc2:	e7ea      	b.n	8008b9a <quorem+0xea>
 8008bc4:	2000      	movs	r0, #0
 8008bc6:	e7ee      	b.n	8008ba6 <quorem+0xf6>

08008bc8 <_dtoa_r>:
 8008bc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008bcc:	ec57 6b10 	vmov	r6, r7, d0
 8008bd0:	b097      	sub	sp, #92	; 0x5c
 8008bd2:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8008bd4:	9106      	str	r1, [sp, #24]
 8008bd6:	4604      	mov	r4, r0
 8008bd8:	920b      	str	r2, [sp, #44]	; 0x2c
 8008bda:	9312      	str	r3, [sp, #72]	; 0x48
 8008bdc:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8008be0:	e9cd 6700 	strd	r6, r7, [sp]
 8008be4:	b93d      	cbnz	r5, 8008bf6 <_dtoa_r+0x2e>
 8008be6:	2010      	movs	r0, #16
 8008be8:	f000 ff92 	bl	8009b10 <malloc>
 8008bec:	6260      	str	r0, [r4, #36]	; 0x24
 8008bee:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8008bf2:	6005      	str	r5, [r0, #0]
 8008bf4:	60c5      	str	r5, [r0, #12]
 8008bf6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008bf8:	6819      	ldr	r1, [r3, #0]
 8008bfa:	b151      	cbz	r1, 8008c12 <_dtoa_r+0x4a>
 8008bfc:	685a      	ldr	r2, [r3, #4]
 8008bfe:	604a      	str	r2, [r1, #4]
 8008c00:	2301      	movs	r3, #1
 8008c02:	4093      	lsls	r3, r2
 8008c04:	608b      	str	r3, [r1, #8]
 8008c06:	4620      	mov	r0, r4
 8008c08:	f000 ffc9 	bl	8009b9e <_Bfree>
 8008c0c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008c0e:	2200      	movs	r2, #0
 8008c10:	601a      	str	r2, [r3, #0]
 8008c12:	1e3b      	subs	r3, r7, #0
 8008c14:	bfbb      	ittet	lt
 8008c16:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8008c1a:	9301      	strlt	r3, [sp, #4]
 8008c1c:	2300      	movge	r3, #0
 8008c1e:	2201      	movlt	r2, #1
 8008c20:	bfac      	ite	ge
 8008c22:	f8c8 3000 	strge.w	r3, [r8]
 8008c26:	f8c8 2000 	strlt.w	r2, [r8]
 8008c2a:	4baf      	ldr	r3, [pc, #700]	; (8008ee8 <_dtoa_r+0x320>)
 8008c2c:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8008c30:	ea33 0308 	bics.w	r3, r3, r8
 8008c34:	d114      	bne.n	8008c60 <_dtoa_r+0x98>
 8008c36:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008c38:	f242 730f 	movw	r3, #9999	; 0x270f
 8008c3c:	6013      	str	r3, [r2, #0]
 8008c3e:	9b00      	ldr	r3, [sp, #0]
 8008c40:	b923      	cbnz	r3, 8008c4c <_dtoa_r+0x84>
 8008c42:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8008c46:	2800      	cmp	r0, #0
 8008c48:	f000 8542 	beq.w	80096d0 <_dtoa_r+0xb08>
 8008c4c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008c4e:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 8008efc <_dtoa_r+0x334>
 8008c52:	2b00      	cmp	r3, #0
 8008c54:	f000 8544 	beq.w	80096e0 <_dtoa_r+0xb18>
 8008c58:	f10b 0303 	add.w	r3, fp, #3
 8008c5c:	f000 bd3e 	b.w	80096dc <_dtoa_r+0xb14>
 8008c60:	e9dd 6700 	ldrd	r6, r7, [sp]
 8008c64:	2200      	movs	r2, #0
 8008c66:	2300      	movs	r3, #0
 8008c68:	4630      	mov	r0, r6
 8008c6a:	4639      	mov	r1, r7
 8008c6c:	f7f7 ff2c 	bl	8000ac8 <__aeabi_dcmpeq>
 8008c70:	4681      	mov	r9, r0
 8008c72:	b168      	cbz	r0, 8008c90 <_dtoa_r+0xc8>
 8008c74:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008c76:	2301      	movs	r3, #1
 8008c78:	6013      	str	r3, [r2, #0]
 8008c7a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008c7c:	2b00      	cmp	r3, #0
 8008c7e:	f000 8524 	beq.w	80096ca <_dtoa_r+0xb02>
 8008c82:	4b9a      	ldr	r3, [pc, #616]	; (8008eec <_dtoa_r+0x324>)
 8008c84:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008c86:	f103 3bff 	add.w	fp, r3, #4294967295
 8008c8a:	6013      	str	r3, [r2, #0]
 8008c8c:	f000 bd28 	b.w	80096e0 <_dtoa_r+0xb18>
 8008c90:	aa14      	add	r2, sp, #80	; 0x50
 8008c92:	a915      	add	r1, sp, #84	; 0x54
 8008c94:	ec47 6b10 	vmov	d0, r6, r7
 8008c98:	4620      	mov	r0, r4
 8008c9a:	f001 f9d8 	bl	800a04e <__d2b>
 8008c9e:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8008ca2:	9004      	str	r0, [sp, #16]
 8008ca4:	2d00      	cmp	r5, #0
 8008ca6:	d07c      	beq.n	8008da2 <_dtoa_r+0x1da>
 8008ca8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8008cac:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8008cb0:	46b2      	mov	sl, r6
 8008cb2:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 8008cb6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8008cba:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 8008cbe:	2200      	movs	r2, #0
 8008cc0:	4b8b      	ldr	r3, [pc, #556]	; (8008ef0 <_dtoa_r+0x328>)
 8008cc2:	4650      	mov	r0, sl
 8008cc4:	4659      	mov	r1, fp
 8008cc6:	f7f7 fadf 	bl	8000288 <__aeabi_dsub>
 8008cca:	a381      	add	r3, pc, #516	; (adr r3, 8008ed0 <_dtoa_r+0x308>)
 8008ccc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008cd0:	f7f7 fc92 	bl	80005f8 <__aeabi_dmul>
 8008cd4:	a380      	add	r3, pc, #512	; (adr r3, 8008ed8 <_dtoa_r+0x310>)
 8008cd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008cda:	f7f7 fad7 	bl	800028c <__adddf3>
 8008cde:	4606      	mov	r6, r0
 8008ce0:	4628      	mov	r0, r5
 8008ce2:	460f      	mov	r7, r1
 8008ce4:	f7f7 fc1e 	bl	8000524 <__aeabi_i2d>
 8008ce8:	a37d      	add	r3, pc, #500	; (adr r3, 8008ee0 <_dtoa_r+0x318>)
 8008cea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008cee:	f7f7 fc83 	bl	80005f8 <__aeabi_dmul>
 8008cf2:	4602      	mov	r2, r0
 8008cf4:	460b      	mov	r3, r1
 8008cf6:	4630      	mov	r0, r6
 8008cf8:	4639      	mov	r1, r7
 8008cfa:	f7f7 fac7 	bl	800028c <__adddf3>
 8008cfe:	4606      	mov	r6, r0
 8008d00:	460f      	mov	r7, r1
 8008d02:	f7f7 ff29 	bl	8000b58 <__aeabi_d2iz>
 8008d06:	2200      	movs	r2, #0
 8008d08:	4682      	mov	sl, r0
 8008d0a:	2300      	movs	r3, #0
 8008d0c:	4630      	mov	r0, r6
 8008d0e:	4639      	mov	r1, r7
 8008d10:	f7f7 fee4 	bl	8000adc <__aeabi_dcmplt>
 8008d14:	b148      	cbz	r0, 8008d2a <_dtoa_r+0x162>
 8008d16:	4650      	mov	r0, sl
 8008d18:	f7f7 fc04 	bl	8000524 <__aeabi_i2d>
 8008d1c:	4632      	mov	r2, r6
 8008d1e:	463b      	mov	r3, r7
 8008d20:	f7f7 fed2 	bl	8000ac8 <__aeabi_dcmpeq>
 8008d24:	b908      	cbnz	r0, 8008d2a <_dtoa_r+0x162>
 8008d26:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008d2a:	f1ba 0f16 	cmp.w	sl, #22
 8008d2e:	d859      	bhi.n	8008de4 <_dtoa_r+0x21c>
 8008d30:	4970      	ldr	r1, [pc, #448]	; (8008ef4 <_dtoa_r+0x32c>)
 8008d32:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8008d36:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008d3a:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008d3e:	f7f7 feeb 	bl	8000b18 <__aeabi_dcmpgt>
 8008d42:	2800      	cmp	r0, #0
 8008d44:	d050      	beq.n	8008de8 <_dtoa_r+0x220>
 8008d46:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008d4a:	2300      	movs	r3, #0
 8008d4c:	930f      	str	r3, [sp, #60]	; 0x3c
 8008d4e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008d50:	1b5d      	subs	r5, r3, r5
 8008d52:	f1b5 0801 	subs.w	r8, r5, #1
 8008d56:	bf49      	itett	mi
 8008d58:	f1c5 0301 	rsbmi	r3, r5, #1
 8008d5c:	2300      	movpl	r3, #0
 8008d5e:	9305      	strmi	r3, [sp, #20]
 8008d60:	f04f 0800 	movmi.w	r8, #0
 8008d64:	bf58      	it	pl
 8008d66:	9305      	strpl	r3, [sp, #20]
 8008d68:	f1ba 0f00 	cmp.w	sl, #0
 8008d6c:	db3e      	blt.n	8008dec <_dtoa_r+0x224>
 8008d6e:	2300      	movs	r3, #0
 8008d70:	44d0      	add	r8, sl
 8008d72:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8008d76:	9307      	str	r3, [sp, #28]
 8008d78:	9b06      	ldr	r3, [sp, #24]
 8008d7a:	2b09      	cmp	r3, #9
 8008d7c:	f200 8090 	bhi.w	8008ea0 <_dtoa_r+0x2d8>
 8008d80:	2b05      	cmp	r3, #5
 8008d82:	bfc4      	itt	gt
 8008d84:	3b04      	subgt	r3, #4
 8008d86:	9306      	strgt	r3, [sp, #24]
 8008d88:	9b06      	ldr	r3, [sp, #24]
 8008d8a:	f1a3 0302 	sub.w	r3, r3, #2
 8008d8e:	bfcc      	ite	gt
 8008d90:	2500      	movgt	r5, #0
 8008d92:	2501      	movle	r5, #1
 8008d94:	2b03      	cmp	r3, #3
 8008d96:	f200 808f 	bhi.w	8008eb8 <_dtoa_r+0x2f0>
 8008d9a:	e8df f003 	tbb	[pc, r3]
 8008d9e:	7f7d      	.short	0x7f7d
 8008da0:	7131      	.short	0x7131
 8008da2:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 8008da6:	441d      	add	r5, r3
 8008da8:	f205 4032 	addw	r0, r5, #1074	; 0x432
 8008dac:	2820      	cmp	r0, #32
 8008dae:	dd13      	ble.n	8008dd8 <_dtoa_r+0x210>
 8008db0:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8008db4:	9b00      	ldr	r3, [sp, #0]
 8008db6:	fa08 f800 	lsl.w	r8, r8, r0
 8008dba:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8008dbe:	fa23 f000 	lsr.w	r0, r3, r0
 8008dc2:	ea48 0000 	orr.w	r0, r8, r0
 8008dc6:	f7f7 fb9d 	bl	8000504 <__aeabi_ui2d>
 8008dca:	2301      	movs	r3, #1
 8008dcc:	4682      	mov	sl, r0
 8008dce:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 8008dd2:	3d01      	subs	r5, #1
 8008dd4:	9313      	str	r3, [sp, #76]	; 0x4c
 8008dd6:	e772      	b.n	8008cbe <_dtoa_r+0xf6>
 8008dd8:	9b00      	ldr	r3, [sp, #0]
 8008dda:	f1c0 0020 	rsb	r0, r0, #32
 8008dde:	fa03 f000 	lsl.w	r0, r3, r0
 8008de2:	e7f0      	b.n	8008dc6 <_dtoa_r+0x1fe>
 8008de4:	2301      	movs	r3, #1
 8008de6:	e7b1      	b.n	8008d4c <_dtoa_r+0x184>
 8008de8:	900f      	str	r0, [sp, #60]	; 0x3c
 8008dea:	e7b0      	b.n	8008d4e <_dtoa_r+0x186>
 8008dec:	9b05      	ldr	r3, [sp, #20]
 8008dee:	eba3 030a 	sub.w	r3, r3, sl
 8008df2:	9305      	str	r3, [sp, #20]
 8008df4:	f1ca 0300 	rsb	r3, sl, #0
 8008df8:	9307      	str	r3, [sp, #28]
 8008dfa:	2300      	movs	r3, #0
 8008dfc:	930e      	str	r3, [sp, #56]	; 0x38
 8008dfe:	e7bb      	b.n	8008d78 <_dtoa_r+0x1b0>
 8008e00:	2301      	movs	r3, #1
 8008e02:	930a      	str	r3, [sp, #40]	; 0x28
 8008e04:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008e06:	2b00      	cmp	r3, #0
 8008e08:	dd59      	ble.n	8008ebe <_dtoa_r+0x2f6>
 8008e0a:	9302      	str	r3, [sp, #8]
 8008e0c:	4699      	mov	r9, r3
 8008e0e:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8008e10:	2200      	movs	r2, #0
 8008e12:	6072      	str	r2, [r6, #4]
 8008e14:	2204      	movs	r2, #4
 8008e16:	f102 0014 	add.w	r0, r2, #20
 8008e1a:	4298      	cmp	r0, r3
 8008e1c:	6871      	ldr	r1, [r6, #4]
 8008e1e:	d953      	bls.n	8008ec8 <_dtoa_r+0x300>
 8008e20:	4620      	mov	r0, r4
 8008e22:	f000 fe88 	bl	8009b36 <_Balloc>
 8008e26:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008e28:	6030      	str	r0, [r6, #0]
 8008e2a:	f1b9 0f0e 	cmp.w	r9, #14
 8008e2e:	f8d3 b000 	ldr.w	fp, [r3]
 8008e32:	f200 80e6 	bhi.w	8009002 <_dtoa_r+0x43a>
 8008e36:	2d00      	cmp	r5, #0
 8008e38:	f000 80e3 	beq.w	8009002 <_dtoa_r+0x43a>
 8008e3c:	ed9d 7b00 	vldr	d7, [sp]
 8008e40:	f1ba 0f00 	cmp.w	sl, #0
 8008e44:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8008e48:	dd74      	ble.n	8008f34 <_dtoa_r+0x36c>
 8008e4a:	4a2a      	ldr	r2, [pc, #168]	; (8008ef4 <_dtoa_r+0x32c>)
 8008e4c:	f00a 030f 	and.w	r3, sl, #15
 8008e50:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8008e54:	ed93 7b00 	vldr	d7, [r3]
 8008e58:	ea4f 162a 	mov.w	r6, sl, asr #4
 8008e5c:	06f0      	lsls	r0, r6, #27
 8008e5e:	ed8d 7b08 	vstr	d7, [sp, #32]
 8008e62:	d565      	bpl.n	8008f30 <_dtoa_r+0x368>
 8008e64:	4b24      	ldr	r3, [pc, #144]	; (8008ef8 <_dtoa_r+0x330>)
 8008e66:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008e6a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008e6e:	f7f7 fced 	bl	800084c <__aeabi_ddiv>
 8008e72:	e9cd 0100 	strd	r0, r1, [sp]
 8008e76:	f006 060f 	and.w	r6, r6, #15
 8008e7a:	2503      	movs	r5, #3
 8008e7c:	4f1e      	ldr	r7, [pc, #120]	; (8008ef8 <_dtoa_r+0x330>)
 8008e7e:	e04c      	b.n	8008f1a <_dtoa_r+0x352>
 8008e80:	2301      	movs	r3, #1
 8008e82:	930a      	str	r3, [sp, #40]	; 0x28
 8008e84:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008e86:	4453      	add	r3, sl
 8008e88:	f103 0901 	add.w	r9, r3, #1
 8008e8c:	9302      	str	r3, [sp, #8]
 8008e8e:	464b      	mov	r3, r9
 8008e90:	2b01      	cmp	r3, #1
 8008e92:	bfb8      	it	lt
 8008e94:	2301      	movlt	r3, #1
 8008e96:	e7ba      	b.n	8008e0e <_dtoa_r+0x246>
 8008e98:	2300      	movs	r3, #0
 8008e9a:	e7b2      	b.n	8008e02 <_dtoa_r+0x23a>
 8008e9c:	2300      	movs	r3, #0
 8008e9e:	e7f0      	b.n	8008e82 <_dtoa_r+0x2ba>
 8008ea0:	2501      	movs	r5, #1
 8008ea2:	2300      	movs	r3, #0
 8008ea4:	9306      	str	r3, [sp, #24]
 8008ea6:	950a      	str	r5, [sp, #40]	; 0x28
 8008ea8:	f04f 33ff 	mov.w	r3, #4294967295
 8008eac:	9302      	str	r3, [sp, #8]
 8008eae:	4699      	mov	r9, r3
 8008eb0:	2200      	movs	r2, #0
 8008eb2:	2312      	movs	r3, #18
 8008eb4:	920b      	str	r2, [sp, #44]	; 0x2c
 8008eb6:	e7aa      	b.n	8008e0e <_dtoa_r+0x246>
 8008eb8:	2301      	movs	r3, #1
 8008eba:	930a      	str	r3, [sp, #40]	; 0x28
 8008ebc:	e7f4      	b.n	8008ea8 <_dtoa_r+0x2e0>
 8008ebe:	2301      	movs	r3, #1
 8008ec0:	9302      	str	r3, [sp, #8]
 8008ec2:	4699      	mov	r9, r3
 8008ec4:	461a      	mov	r2, r3
 8008ec6:	e7f5      	b.n	8008eb4 <_dtoa_r+0x2ec>
 8008ec8:	3101      	adds	r1, #1
 8008eca:	6071      	str	r1, [r6, #4]
 8008ecc:	0052      	lsls	r2, r2, #1
 8008ece:	e7a2      	b.n	8008e16 <_dtoa_r+0x24e>
 8008ed0:	636f4361 	.word	0x636f4361
 8008ed4:	3fd287a7 	.word	0x3fd287a7
 8008ed8:	8b60c8b3 	.word	0x8b60c8b3
 8008edc:	3fc68a28 	.word	0x3fc68a28
 8008ee0:	509f79fb 	.word	0x509f79fb
 8008ee4:	3fd34413 	.word	0x3fd34413
 8008ee8:	7ff00000 	.word	0x7ff00000
 8008eec:	0800a701 	.word	0x0800a701
 8008ef0:	3ff80000 	.word	0x3ff80000
 8008ef4:	0800a7c0 	.word	0x0800a7c0
 8008ef8:	0800a798 	.word	0x0800a798
 8008efc:	0800a72d 	.word	0x0800a72d
 8008f00:	07f1      	lsls	r1, r6, #31
 8008f02:	d508      	bpl.n	8008f16 <_dtoa_r+0x34e>
 8008f04:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8008f08:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008f0c:	f7f7 fb74 	bl	80005f8 <__aeabi_dmul>
 8008f10:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8008f14:	3501      	adds	r5, #1
 8008f16:	1076      	asrs	r6, r6, #1
 8008f18:	3708      	adds	r7, #8
 8008f1a:	2e00      	cmp	r6, #0
 8008f1c:	d1f0      	bne.n	8008f00 <_dtoa_r+0x338>
 8008f1e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8008f22:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008f26:	f7f7 fc91 	bl	800084c <__aeabi_ddiv>
 8008f2a:	e9cd 0100 	strd	r0, r1, [sp]
 8008f2e:	e01a      	b.n	8008f66 <_dtoa_r+0x39e>
 8008f30:	2502      	movs	r5, #2
 8008f32:	e7a3      	b.n	8008e7c <_dtoa_r+0x2b4>
 8008f34:	f000 80a0 	beq.w	8009078 <_dtoa_r+0x4b0>
 8008f38:	f1ca 0600 	rsb	r6, sl, #0
 8008f3c:	4b9f      	ldr	r3, [pc, #636]	; (80091bc <_dtoa_r+0x5f4>)
 8008f3e:	4fa0      	ldr	r7, [pc, #640]	; (80091c0 <_dtoa_r+0x5f8>)
 8008f40:	f006 020f 	and.w	r2, r6, #15
 8008f44:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008f48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f4c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008f50:	f7f7 fb52 	bl	80005f8 <__aeabi_dmul>
 8008f54:	e9cd 0100 	strd	r0, r1, [sp]
 8008f58:	1136      	asrs	r6, r6, #4
 8008f5a:	2300      	movs	r3, #0
 8008f5c:	2502      	movs	r5, #2
 8008f5e:	2e00      	cmp	r6, #0
 8008f60:	d17f      	bne.n	8009062 <_dtoa_r+0x49a>
 8008f62:	2b00      	cmp	r3, #0
 8008f64:	d1e1      	bne.n	8008f2a <_dtoa_r+0x362>
 8008f66:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008f68:	2b00      	cmp	r3, #0
 8008f6a:	f000 8087 	beq.w	800907c <_dtoa_r+0x4b4>
 8008f6e:	e9dd 6700 	ldrd	r6, r7, [sp]
 8008f72:	2200      	movs	r2, #0
 8008f74:	4b93      	ldr	r3, [pc, #588]	; (80091c4 <_dtoa_r+0x5fc>)
 8008f76:	4630      	mov	r0, r6
 8008f78:	4639      	mov	r1, r7
 8008f7a:	f7f7 fdaf 	bl	8000adc <__aeabi_dcmplt>
 8008f7e:	2800      	cmp	r0, #0
 8008f80:	d07c      	beq.n	800907c <_dtoa_r+0x4b4>
 8008f82:	f1b9 0f00 	cmp.w	r9, #0
 8008f86:	d079      	beq.n	800907c <_dtoa_r+0x4b4>
 8008f88:	9b02      	ldr	r3, [sp, #8]
 8008f8a:	2b00      	cmp	r3, #0
 8008f8c:	dd35      	ble.n	8008ffa <_dtoa_r+0x432>
 8008f8e:	f10a 33ff 	add.w	r3, sl, #4294967295
 8008f92:	9308      	str	r3, [sp, #32]
 8008f94:	4639      	mov	r1, r7
 8008f96:	2200      	movs	r2, #0
 8008f98:	4b8b      	ldr	r3, [pc, #556]	; (80091c8 <_dtoa_r+0x600>)
 8008f9a:	4630      	mov	r0, r6
 8008f9c:	f7f7 fb2c 	bl	80005f8 <__aeabi_dmul>
 8008fa0:	e9cd 0100 	strd	r0, r1, [sp]
 8008fa4:	9f02      	ldr	r7, [sp, #8]
 8008fa6:	3501      	adds	r5, #1
 8008fa8:	4628      	mov	r0, r5
 8008faa:	f7f7 fabb 	bl	8000524 <__aeabi_i2d>
 8008fae:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008fb2:	f7f7 fb21 	bl	80005f8 <__aeabi_dmul>
 8008fb6:	2200      	movs	r2, #0
 8008fb8:	4b84      	ldr	r3, [pc, #528]	; (80091cc <_dtoa_r+0x604>)
 8008fba:	f7f7 f967 	bl	800028c <__adddf3>
 8008fbe:	4605      	mov	r5, r0
 8008fc0:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8008fc4:	2f00      	cmp	r7, #0
 8008fc6:	d15d      	bne.n	8009084 <_dtoa_r+0x4bc>
 8008fc8:	2200      	movs	r2, #0
 8008fca:	4b81      	ldr	r3, [pc, #516]	; (80091d0 <_dtoa_r+0x608>)
 8008fcc:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008fd0:	f7f7 f95a 	bl	8000288 <__aeabi_dsub>
 8008fd4:	462a      	mov	r2, r5
 8008fd6:	4633      	mov	r3, r6
 8008fd8:	e9cd 0100 	strd	r0, r1, [sp]
 8008fdc:	f7f7 fd9c 	bl	8000b18 <__aeabi_dcmpgt>
 8008fe0:	2800      	cmp	r0, #0
 8008fe2:	f040 8288 	bne.w	80094f6 <_dtoa_r+0x92e>
 8008fe6:	462a      	mov	r2, r5
 8008fe8:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8008fec:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008ff0:	f7f7 fd74 	bl	8000adc <__aeabi_dcmplt>
 8008ff4:	2800      	cmp	r0, #0
 8008ff6:	f040 827c 	bne.w	80094f2 <_dtoa_r+0x92a>
 8008ffa:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008ffe:	e9cd 2300 	strd	r2, r3, [sp]
 8009002:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009004:	2b00      	cmp	r3, #0
 8009006:	f2c0 8150 	blt.w	80092aa <_dtoa_r+0x6e2>
 800900a:	f1ba 0f0e 	cmp.w	sl, #14
 800900e:	f300 814c 	bgt.w	80092aa <_dtoa_r+0x6e2>
 8009012:	4b6a      	ldr	r3, [pc, #424]	; (80091bc <_dtoa_r+0x5f4>)
 8009014:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8009018:	ed93 7b00 	vldr	d7, [r3]
 800901c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800901e:	2b00      	cmp	r3, #0
 8009020:	ed8d 7b02 	vstr	d7, [sp, #8]
 8009024:	f280 80d8 	bge.w	80091d8 <_dtoa_r+0x610>
 8009028:	f1b9 0f00 	cmp.w	r9, #0
 800902c:	f300 80d4 	bgt.w	80091d8 <_dtoa_r+0x610>
 8009030:	f040 825e 	bne.w	80094f0 <_dtoa_r+0x928>
 8009034:	2200      	movs	r2, #0
 8009036:	4b66      	ldr	r3, [pc, #408]	; (80091d0 <_dtoa_r+0x608>)
 8009038:	ec51 0b17 	vmov	r0, r1, d7
 800903c:	f7f7 fadc 	bl	80005f8 <__aeabi_dmul>
 8009040:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009044:	f7f7 fd5e 	bl	8000b04 <__aeabi_dcmpge>
 8009048:	464f      	mov	r7, r9
 800904a:	464e      	mov	r6, r9
 800904c:	2800      	cmp	r0, #0
 800904e:	f040 8234 	bne.w	80094ba <_dtoa_r+0x8f2>
 8009052:	2331      	movs	r3, #49	; 0x31
 8009054:	f10b 0501 	add.w	r5, fp, #1
 8009058:	f88b 3000 	strb.w	r3, [fp]
 800905c:	f10a 0a01 	add.w	sl, sl, #1
 8009060:	e22f      	b.n	80094c2 <_dtoa_r+0x8fa>
 8009062:	07f2      	lsls	r2, r6, #31
 8009064:	d505      	bpl.n	8009072 <_dtoa_r+0x4aa>
 8009066:	e9d7 2300 	ldrd	r2, r3, [r7]
 800906a:	f7f7 fac5 	bl	80005f8 <__aeabi_dmul>
 800906e:	3501      	adds	r5, #1
 8009070:	2301      	movs	r3, #1
 8009072:	1076      	asrs	r6, r6, #1
 8009074:	3708      	adds	r7, #8
 8009076:	e772      	b.n	8008f5e <_dtoa_r+0x396>
 8009078:	2502      	movs	r5, #2
 800907a:	e774      	b.n	8008f66 <_dtoa_r+0x39e>
 800907c:	f8cd a020 	str.w	sl, [sp, #32]
 8009080:	464f      	mov	r7, r9
 8009082:	e791      	b.n	8008fa8 <_dtoa_r+0x3e0>
 8009084:	4b4d      	ldr	r3, [pc, #308]	; (80091bc <_dtoa_r+0x5f4>)
 8009086:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800908a:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 800908e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009090:	2b00      	cmp	r3, #0
 8009092:	d047      	beq.n	8009124 <_dtoa_r+0x55c>
 8009094:	4602      	mov	r2, r0
 8009096:	460b      	mov	r3, r1
 8009098:	2000      	movs	r0, #0
 800909a:	494e      	ldr	r1, [pc, #312]	; (80091d4 <_dtoa_r+0x60c>)
 800909c:	f7f7 fbd6 	bl	800084c <__aeabi_ddiv>
 80090a0:	462a      	mov	r2, r5
 80090a2:	4633      	mov	r3, r6
 80090a4:	f7f7 f8f0 	bl	8000288 <__aeabi_dsub>
 80090a8:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80090ac:	465d      	mov	r5, fp
 80090ae:	e9dd 0100 	ldrd	r0, r1, [sp]
 80090b2:	f7f7 fd51 	bl	8000b58 <__aeabi_d2iz>
 80090b6:	4606      	mov	r6, r0
 80090b8:	f7f7 fa34 	bl	8000524 <__aeabi_i2d>
 80090bc:	4602      	mov	r2, r0
 80090be:	460b      	mov	r3, r1
 80090c0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80090c4:	f7f7 f8e0 	bl	8000288 <__aeabi_dsub>
 80090c8:	3630      	adds	r6, #48	; 0x30
 80090ca:	f805 6b01 	strb.w	r6, [r5], #1
 80090ce:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80090d2:	e9cd 0100 	strd	r0, r1, [sp]
 80090d6:	f7f7 fd01 	bl	8000adc <__aeabi_dcmplt>
 80090da:	2800      	cmp	r0, #0
 80090dc:	d163      	bne.n	80091a6 <_dtoa_r+0x5de>
 80090de:	e9dd 2300 	ldrd	r2, r3, [sp]
 80090e2:	2000      	movs	r0, #0
 80090e4:	4937      	ldr	r1, [pc, #220]	; (80091c4 <_dtoa_r+0x5fc>)
 80090e6:	f7f7 f8cf 	bl	8000288 <__aeabi_dsub>
 80090ea:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80090ee:	f7f7 fcf5 	bl	8000adc <__aeabi_dcmplt>
 80090f2:	2800      	cmp	r0, #0
 80090f4:	f040 80b7 	bne.w	8009266 <_dtoa_r+0x69e>
 80090f8:	eba5 030b 	sub.w	r3, r5, fp
 80090fc:	429f      	cmp	r7, r3
 80090fe:	f77f af7c 	ble.w	8008ffa <_dtoa_r+0x432>
 8009102:	2200      	movs	r2, #0
 8009104:	4b30      	ldr	r3, [pc, #192]	; (80091c8 <_dtoa_r+0x600>)
 8009106:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800910a:	f7f7 fa75 	bl	80005f8 <__aeabi_dmul>
 800910e:	2200      	movs	r2, #0
 8009110:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8009114:	4b2c      	ldr	r3, [pc, #176]	; (80091c8 <_dtoa_r+0x600>)
 8009116:	e9dd 0100 	ldrd	r0, r1, [sp]
 800911a:	f7f7 fa6d 	bl	80005f8 <__aeabi_dmul>
 800911e:	e9cd 0100 	strd	r0, r1, [sp]
 8009122:	e7c4      	b.n	80090ae <_dtoa_r+0x4e6>
 8009124:	462a      	mov	r2, r5
 8009126:	4633      	mov	r3, r6
 8009128:	f7f7 fa66 	bl	80005f8 <__aeabi_dmul>
 800912c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8009130:	eb0b 0507 	add.w	r5, fp, r7
 8009134:	465e      	mov	r6, fp
 8009136:	e9dd 0100 	ldrd	r0, r1, [sp]
 800913a:	f7f7 fd0d 	bl	8000b58 <__aeabi_d2iz>
 800913e:	4607      	mov	r7, r0
 8009140:	f7f7 f9f0 	bl	8000524 <__aeabi_i2d>
 8009144:	3730      	adds	r7, #48	; 0x30
 8009146:	4602      	mov	r2, r0
 8009148:	460b      	mov	r3, r1
 800914a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800914e:	f7f7 f89b 	bl	8000288 <__aeabi_dsub>
 8009152:	f806 7b01 	strb.w	r7, [r6], #1
 8009156:	42ae      	cmp	r6, r5
 8009158:	e9cd 0100 	strd	r0, r1, [sp]
 800915c:	f04f 0200 	mov.w	r2, #0
 8009160:	d126      	bne.n	80091b0 <_dtoa_r+0x5e8>
 8009162:	4b1c      	ldr	r3, [pc, #112]	; (80091d4 <_dtoa_r+0x60c>)
 8009164:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8009168:	f7f7 f890 	bl	800028c <__adddf3>
 800916c:	4602      	mov	r2, r0
 800916e:	460b      	mov	r3, r1
 8009170:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009174:	f7f7 fcd0 	bl	8000b18 <__aeabi_dcmpgt>
 8009178:	2800      	cmp	r0, #0
 800917a:	d174      	bne.n	8009266 <_dtoa_r+0x69e>
 800917c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8009180:	2000      	movs	r0, #0
 8009182:	4914      	ldr	r1, [pc, #80]	; (80091d4 <_dtoa_r+0x60c>)
 8009184:	f7f7 f880 	bl	8000288 <__aeabi_dsub>
 8009188:	4602      	mov	r2, r0
 800918a:	460b      	mov	r3, r1
 800918c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009190:	f7f7 fca4 	bl	8000adc <__aeabi_dcmplt>
 8009194:	2800      	cmp	r0, #0
 8009196:	f43f af30 	beq.w	8008ffa <_dtoa_r+0x432>
 800919a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800919e:	2b30      	cmp	r3, #48	; 0x30
 80091a0:	f105 32ff 	add.w	r2, r5, #4294967295
 80091a4:	d002      	beq.n	80091ac <_dtoa_r+0x5e4>
 80091a6:	f8dd a020 	ldr.w	sl, [sp, #32]
 80091aa:	e04a      	b.n	8009242 <_dtoa_r+0x67a>
 80091ac:	4615      	mov	r5, r2
 80091ae:	e7f4      	b.n	800919a <_dtoa_r+0x5d2>
 80091b0:	4b05      	ldr	r3, [pc, #20]	; (80091c8 <_dtoa_r+0x600>)
 80091b2:	f7f7 fa21 	bl	80005f8 <__aeabi_dmul>
 80091b6:	e9cd 0100 	strd	r0, r1, [sp]
 80091ba:	e7bc      	b.n	8009136 <_dtoa_r+0x56e>
 80091bc:	0800a7c0 	.word	0x0800a7c0
 80091c0:	0800a798 	.word	0x0800a798
 80091c4:	3ff00000 	.word	0x3ff00000
 80091c8:	40240000 	.word	0x40240000
 80091cc:	401c0000 	.word	0x401c0000
 80091d0:	40140000 	.word	0x40140000
 80091d4:	3fe00000 	.word	0x3fe00000
 80091d8:	e9dd 6700 	ldrd	r6, r7, [sp]
 80091dc:	465d      	mov	r5, fp
 80091de:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80091e2:	4630      	mov	r0, r6
 80091e4:	4639      	mov	r1, r7
 80091e6:	f7f7 fb31 	bl	800084c <__aeabi_ddiv>
 80091ea:	f7f7 fcb5 	bl	8000b58 <__aeabi_d2iz>
 80091ee:	4680      	mov	r8, r0
 80091f0:	f7f7 f998 	bl	8000524 <__aeabi_i2d>
 80091f4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80091f8:	f7f7 f9fe 	bl	80005f8 <__aeabi_dmul>
 80091fc:	4602      	mov	r2, r0
 80091fe:	460b      	mov	r3, r1
 8009200:	4630      	mov	r0, r6
 8009202:	4639      	mov	r1, r7
 8009204:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8009208:	f7f7 f83e 	bl	8000288 <__aeabi_dsub>
 800920c:	f805 6b01 	strb.w	r6, [r5], #1
 8009210:	eba5 060b 	sub.w	r6, r5, fp
 8009214:	45b1      	cmp	r9, r6
 8009216:	4602      	mov	r2, r0
 8009218:	460b      	mov	r3, r1
 800921a:	d139      	bne.n	8009290 <_dtoa_r+0x6c8>
 800921c:	f7f7 f836 	bl	800028c <__adddf3>
 8009220:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009224:	4606      	mov	r6, r0
 8009226:	460f      	mov	r7, r1
 8009228:	f7f7 fc76 	bl	8000b18 <__aeabi_dcmpgt>
 800922c:	b9c8      	cbnz	r0, 8009262 <_dtoa_r+0x69a>
 800922e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009232:	4630      	mov	r0, r6
 8009234:	4639      	mov	r1, r7
 8009236:	f7f7 fc47 	bl	8000ac8 <__aeabi_dcmpeq>
 800923a:	b110      	cbz	r0, 8009242 <_dtoa_r+0x67a>
 800923c:	f018 0f01 	tst.w	r8, #1
 8009240:	d10f      	bne.n	8009262 <_dtoa_r+0x69a>
 8009242:	9904      	ldr	r1, [sp, #16]
 8009244:	4620      	mov	r0, r4
 8009246:	f000 fcaa 	bl	8009b9e <_Bfree>
 800924a:	2300      	movs	r3, #0
 800924c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800924e:	702b      	strb	r3, [r5, #0]
 8009250:	f10a 0301 	add.w	r3, sl, #1
 8009254:	6013      	str	r3, [r2, #0]
 8009256:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009258:	2b00      	cmp	r3, #0
 800925a:	f000 8241 	beq.w	80096e0 <_dtoa_r+0xb18>
 800925e:	601d      	str	r5, [r3, #0]
 8009260:	e23e      	b.n	80096e0 <_dtoa_r+0xb18>
 8009262:	f8cd a020 	str.w	sl, [sp, #32]
 8009266:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800926a:	2a39      	cmp	r2, #57	; 0x39
 800926c:	f105 33ff 	add.w	r3, r5, #4294967295
 8009270:	d108      	bne.n	8009284 <_dtoa_r+0x6bc>
 8009272:	459b      	cmp	fp, r3
 8009274:	d10a      	bne.n	800928c <_dtoa_r+0x6c4>
 8009276:	9b08      	ldr	r3, [sp, #32]
 8009278:	3301      	adds	r3, #1
 800927a:	9308      	str	r3, [sp, #32]
 800927c:	2330      	movs	r3, #48	; 0x30
 800927e:	f88b 3000 	strb.w	r3, [fp]
 8009282:	465b      	mov	r3, fp
 8009284:	781a      	ldrb	r2, [r3, #0]
 8009286:	3201      	adds	r2, #1
 8009288:	701a      	strb	r2, [r3, #0]
 800928a:	e78c      	b.n	80091a6 <_dtoa_r+0x5de>
 800928c:	461d      	mov	r5, r3
 800928e:	e7ea      	b.n	8009266 <_dtoa_r+0x69e>
 8009290:	2200      	movs	r2, #0
 8009292:	4b9b      	ldr	r3, [pc, #620]	; (8009500 <_dtoa_r+0x938>)
 8009294:	f7f7 f9b0 	bl	80005f8 <__aeabi_dmul>
 8009298:	2200      	movs	r2, #0
 800929a:	2300      	movs	r3, #0
 800929c:	4606      	mov	r6, r0
 800929e:	460f      	mov	r7, r1
 80092a0:	f7f7 fc12 	bl	8000ac8 <__aeabi_dcmpeq>
 80092a4:	2800      	cmp	r0, #0
 80092a6:	d09a      	beq.n	80091de <_dtoa_r+0x616>
 80092a8:	e7cb      	b.n	8009242 <_dtoa_r+0x67a>
 80092aa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80092ac:	2a00      	cmp	r2, #0
 80092ae:	f000 808b 	beq.w	80093c8 <_dtoa_r+0x800>
 80092b2:	9a06      	ldr	r2, [sp, #24]
 80092b4:	2a01      	cmp	r2, #1
 80092b6:	dc6e      	bgt.n	8009396 <_dtoa_r+0x7ce>
 80092b8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80092ba:	2a00      	cmp	r2, #0
 80092bc:	d067      	beq.n	800938e <_dtoa_r+0x7c6>
 80092be:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80092c2:	9f07      	ldr	r7, [sp, #28]
 80092c4:	9d05      	ldr	r5, [sp, #20]
 80092c6:	9a05      	ldr	r2, [sp, #20]
 80092c8:	2101      	movs	r1, #1
 80092ca:	441a      	add	r2, r3
 80092cc:	4620      	mov	r0, r4
 80092ce:	9205      	str	r2, [sp, #20]
 80092d0:	4498      	add	r8, r3
 80092d2:	f000 fd04 	bl	8009cde <__i2b>
 80092d6:	4606      	mov	r6, r0
 80092d8:	2d00      	cmp	r5, #0
 80092da:	dd0c      	ble.n	80092f6 <_dtoa_r+0x72e>
 80092dc:	f1b8 0f00 	cmp.w	r8, #0
 80092e0:	dd09      	ble.n	80092f6 <_dtoa_r+0x72e>
 80092e2:	4545      	cmp	r5, r8
 80092e4:	9a05      	ldr	r2, [sp, #20]
 80092e6:	462b      	mov	r3, r5
 80092e8:	bfa8      	it	ge
 80092ea:	4643      	movge	r3, r8
 80092ec:	1ad2      	subs	r2, r2, r3
 80092ee:	9205      	str	r2, [sp, #20]
 80092f0:	1aed      	subs	r5, r5, r3
 80092f2:	eba8 0803 	sub.w	r8, r8, r3
 80092f6:	9b07      	ldr	r3, [sp, #28]
 80092f8:	b1eb      	cbz	r3, 8009336 <_dtoa_r+0x76e>
 80092fa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80092fc:	2b00      	cmp	r3, #0
 80092fe:	d067      	beq.n	80093d0 <_dtoa_r+0x808>
 8009300:	b18f      	cbz	r7, 8009326 <_dtoa_r+0x75e>
 8009302:	4631      	mov	r1, r6
 8009304:	463a      	mov	r2, r7
 8009306:	4620      	mov	r0, r4
 8009308:	f000 fd88 	bl	8009e1c <__pow5mult>
 800930c:	9a04      	ldr	r2, [sp, #16]
 800930e:	4601      	mov	r1, r0
 8009310:	4606      	mov	r6, r0
 8009312:	4620      	mov	r0, r4
 8009314:	f000 fcec 	bl	8009cf0 <__multiply>
 8009318:	9904      	ldr	r1, [sp, #16]
 800931a:	9008      	str	r0, [sp, #32]
 800931c:	4620      	mov	r0, r4
 800931e:	f000 fc3e 	bl	8009b9e <_Bfree>
 8009322:	9b08      	ldr	r3, [sp, #32]
 8009324:	9304      	str	r3, [sp, #16]
 8009326:	9b07      	ldr	r3, [sp, #28]
 8009328:	1bda      	subs	r2, r3, r7
 800932a:	d004      	beq.n	8009336 <_dtoa_r+0x76e>
 800932c:	9904      	ldr	r1, [sp, #16]
 800932e:	4620      	mov	r0, r4
 8009330:	f000 fd74 	bl	8009e1c <__pow5mult>
 8009334:	9004      	str	r0, [sp, #16]
 8009336:	2101      	movs	r1, #1
 8009338:	4620      	mov	r0, r4
 800933a:	f000 fcd0 	bl	8009cde <__i2b>
 800933e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009340:	4607      	mov	r7, r0
 8009342:	2b00      	cmp	r3, #0
 8009344:	f000 81d0 	beq.w	80096e8 <_dtoa_r+0xb20>
 8009348:	461a      	mov	r2, r3
 800934a:	4601      	mov	r1, r0
 800934c:	4620      	mov	r0, r4
 800934e:	f000 fd65 	bl	8009e1c <__pow5mult>
 8009352:	9b06      	ldr	r3, [sp, #24]
 8009354:	2b01      	cmp	r3, #1
 8009356:	4607      	mov	r7, r0
 8009358:	dc40      	bgt.n	80093dc <_dtoa_r+0x814>
 800935a:	9b00      	ldr	r3, [sp, #0]
 800935c:	2b00      	cmp	r3, #0
 800935e:	d139      	bne.n	80093d4 <_dtoa_r+0x80c>
 8009360:	9b01      	ldr	r3, [sp, #4]
 8009362:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009366:	2b00      	cmp	r3, #0
 8009368:	d136      	bne.n	80093d8 <_dtoa_r+0x810>
 800936a:	9b01      	ldr	r3, [sp, #4]
 800936c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009370:	0d1b      	lsrs	r3, r3, #20
 8009372:	051b      	lsls	r3, r3, #20
 8009374:	b12b      	cbz	r3, 8009382 <_dtoa_r+0x7ba>
 8009376:	9b05      	ldr	r3, [sp, #20]
 8009378:	3301      	adds	r3, #1
 800937a:	9305      	str	r3, [sp, #20]
 800937c:	f108 0801 	add.w	r8, r8, #1
 8009380:	2301      	movs	r3, #1
 8009382:	9307      	str	r3, [sp, #28]
 8009384:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009386:	2b00      	cmp	r3, #0
 8009388:	d12a      	bne.n	80093e0 <_dtoa_r+0x818>
 800938a:	2001      	movs	r0, #1
 800938c:	e030      	b.n	80093f0 <_dtoa_r+0x828>
 800938e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009390:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8009394:	e795      	b.n	80092c2 <_dtoa_r+0x6fa>
 8009396:	9b07      	ldr	r3, [sp, #28]
 8009398:	f109 37ff 	add.w	r7, r9, #4294967295
 800939c:	42bb      	cmp	r3, r7
 800939e:	bfbf      	itttt	lt
 80093a0:	9b07      	ldrlt	r3, [sp, #28]
 80093a2:	9707      	strlt	r7, [sp, #28]
 80093a4:	1afa      	sublt	r2, r7, r3
 80093a6:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 80093a8:	bfbb      	ittet	lt
 80093aa:	189b      	addlt	r3, r3, r2
 80093ac:	930e      	strlt	r3, [sp, #56]	; 0x38
 80093ae:	1bdf      	subge	r7, r3, r7
 80093b0:	2700      	movlt	r7, #0
 80093b2:	f1b9 0f00 	cmp.w	r9, #0
 80093b6:	bfb5      	itete	lt
 80093b8:	9b05      	ldrlt	r3, [sp, #20]
 80093ba:	9d05      	ldrge	r5, [sp, #20]
 80093bc:	eba3 0509 	sublt.w	r5, r3, r9
 80093c0:	464b      	movge	r3, r9
 80093c2:	bfb8      	it	lt
 80093c4:	2300      	movlt	r3, #0
 80093c6:	e77e      	b.n	80092c6 <_dtoa_r+0x6fe>
 80093c8:	9f07      	ldr	r7, [sp, #28]
 80093ca:	9d05      	ldr	r5, [sp, #20]
 80093cc:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 80093ce:	e783      	b.n	80092d8 <_dtoa_r+0x710>
 80093d0:	9a07      	ldr	r2, [sp, #28]
 80093d2:	e7ab      	b.n	800932c <_dtoa_r+0x764>
 80093d4:	2300      	movs	r3, #0
 80093d6:	e7d4      	b.n	8009382 <_dtoa_r+0x7ba>
 80093d8:	9b00      	ldr	r3, [sp, #0]
 80093da:	e7d2      	b.n	8009382 <_dtoa_r+0x7ba>
 80093dc:	2300      	movs	r3, #0
 80093de:	9307      	str	r3, [sp, #28]
 80093e0:	693b      	ldr	r3, [r7, #16]
 80093e2:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 80093e6:	6918      	ldr	r0, [r3, #16]
 80093e8:	f000 fc2b 	bl	8009c42 <__hi0bits>
 80093ec:	f1c0 0020 	rsb	r0, r0, #32
 80093f0:	4440      	add	r0, r8
 80093f2:	f010 001f 	ands.w	r0, r0, #31
 80093f6:	d047      	beq.n	8009488 <_dtoa_r+0x8c0>
 80093f8:	f1c0 0320 	rsb	r3, r0, #32
 80093fc:	2b04      	cmp	r3, #4
 80093fe:	dd3b      	ble.n	8009478 <_dtoa_r+0x8b0>
 8009400:	9b05      	ldr	r3, [sp, #20]
 8009402:	f1c0 001c 	rsb	r0, r0, #28
 8009406:	4403      	add	r3, r0
 8009408:	9305      	str	r3, [sp, #20]
 800940a:	4405      	add	r5, r0
 800940c:	4480      	add	r8, r0
 800940e:	9b05      	ldr	r3, [sp, #20]
 8009410:	2b00      	cmp	r3, #0
 8009412:	dd05      	ble.n	8009420 <_dtoa_r+0x858>
 8009414:	461a      	mov	r2, r3
 8009416:	9904      	ldr	r1, [sp, #16]
 8009418:	4620      	mov	r0, r4
 800941a:	f000 fd4d 	bl	8009eb8 <__lshift>
 800941e:	9004      	str	r0, [sp, #16]
 8009420:	f1b8 0f00 	cmp.w	r8, #0
 8009424:	dd05      	ble.n	8009432 <_dtoa_r+0x86a>
 8009426:	4639      	mov	r1, r7
 8009428:	4642      	mov	r2, r8
 800942a:	4620      	mov	r0, r4
 800942c:	f000 fd44 	bl	8009eb8 <__lshift>
 8009430:	4607      	mov	r7, r0
 8009432:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009434:	b353      	cbz	r3, 800948c <_dtoa_r+0x8c4>
 8009436:	4639      	mov	r1, r7
 8009438:	9804      	ldr	r0, [sp, #16]
 800943a:	f000 fd91 	bl	8009f60 <__mcmp>
 800943e:	2800      	cmp	r0, #0
 8009440:	da24      	bge.n	800948c <_dtoa_r+0x8c4>
 8009442:	2300      	movs	r3, #0
 8009444:	220a      	movs	r2, #10
 8009446:	9904      	ldr	r1, [sp, #16]
 8009448:	4620      	mov	r0, r4
 800944a:	f000 fbbf 	bl	8009bcc <__multadd>
 800944e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009450:	9004      	str	r0, [sp, #16]
 8009452:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009456:	2b00      	cmp	r3, #0
 8009458:	f000 814d 	beq.w	80096f6 <_dtoa_r+0xb2e>
 800945c:	2300      	movs	r3, #0
 800945e:	4631      	mov	r1, r6
 8009460:	220a      	movs	r2, #10
 8009462:	4620      	mov	r0, r4
 8009464:	f000 fbb2 	bl	8009bcc <__multadd>
 8009468:	9b02      	ldr	r3, [sp, #8]
 800946a:	2b00      	cmp	r3, #0
 800946c:	4606      	mov	r6, r0
 800946e:	dc4f      	bgt.n	8009510 <_dtoa_r+0x948>
 8009470:	9b06      	ldr	r3, [sp, #24]
 8009472:	2b02      	cmp	r3, #2
 8009474:	dd4c      	ble.n	8009510 <_dtoa_r+0x948>
 8009476:	e011      	b.n	800949c <_dtoa_r+0x8d4>
 8009478:	d0c9      	beq.n	800940e <_dtoa_r+0x846>
 800947a:	9a05      	ldr	r2, [sp, #20]
 800947c:	331c      	adds	r3, #28
 800947e:	441a      	add	r2, r3
 8009480:	9205      	str	r2, [sp, #20]
 8009482:	441d      	add	r5, r3
 8009484:	4498      	add	r8, r3
 8009486:	e7c2      	b.n	800940e <_dtoa_r+0x846>
 8009488:	4603      	mov	r3, r0
 800948a:	e7f6      	b.n	800947a <_dtoa_r+0x8b2>
 800948c:	f1b9 0f00 	cmp.w	r9, #0
 8009490:	dc38      	bgt.n	8009504 <_dtoa_r+0x93c>
 8009492:	9b06      	ldr	r3, [sp, #24]
 8009494:	2b02      	cmp	r3, #2
 8009496:	dd35      	ble.n	8009504 <_dtoa_r+0x93c>
 8009498:	f8cd 9008 	str.w	r9, [sp, #8]
 800949c:	9b02      	ldr	r3, [sp, #8]
 800949e:	b963      	cbnz	r3, 80094ba <_dtoa_r+0x8f2>
 80094a0:	4639      	mov	r1, r7
 80094a2:	2205      	movs	r2, #5
 80094a4:	4620      	mov	r0, r4
 80094a6:	f000 fb91 	bl	8009bcc <__multadd>
 80094aa:	4601      	mov	r1, r0
 80094ac:	4607      	mov	r7, r0
 80094ae:	9804      	ldr	r0, [sp, #16]
 80094b0:	f000 fd56 	bl	8009f60 <__mcmp>
 80094b4:	2800      	cmp	r0, #0
 80094b6:	f73f adcc 	bgt.w	8009052 <_dtoa_r+0x48a>
 80094ba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80094bc:	465d      	mov	r5, fp
 80094be:	ea6f 0a03 	mvn.w	sl, r3
 80094c2:	f04f 0900 	mov.w	r9, #0
 80094c6:	4639      	mov	r1, r7
 80094c8:	4620      	mov	r0, r4
 80094ca:	f000 fb68 	bl	8009b9e <_Bfree>
 80094ce:	2e00      	cmp	r6, #0
 80094d0:	f43f aeb7 	beq.w	8009242 <_dtoa_r+0x67a>
 80094d4:	f1b9 0f00 	cmp.w	r9, #0
 80094d8:	d005      	beq.n	80094e6 <_dtoa_r+0x91e>
 80094da:	45b1      	cmp	r9, r6
 80094dc:	d003      	beq.n	80094e6 <_dtoa_r+0x91e>
 80094de:	4649      	mov	r1, r9
 80094e0:	4620      	mov	r0, r4
 80094e2:	f000 fb5c 	bl	8009b9e <_Bfree>
 80094e6:	4631      	mov	r1, r6
 80094e8:	4620      	mov	r0, r4
 80094ea:	f000 fb58 	bl	8009b9e <_Bfree>
 80094ee:	e6a8      	b.n	8009242 <_dtoa_r+0x67a>
 80094f0:	2700      	movs	r7, #0
 80094f2:	463e      	mov	r6, r7
 80094f4:	e7e1      	b.n	80094ba <_dtoa_r+0x8f2>
 80094f6:	f8dd a020 	ldr.w	sl, [sp, #32]
 80094fa:	463e      	mov	r6, r7
 80094fc:	e5a9      	b.n	8009052 <_dtoa_r+0x48a>
 80094fe:	bf00      	nop
 8009500:	40240000 	.word	0x40240000
 8009504:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009506:	f8cd 9008 	str.w	r9, [sp, #8]
 800950a:	2b00      	cmp	r3, #0
 800950c:	f000 80fa 	beq.w	8009704 <_dtoa_r+0xb3c>
 8009510:	2d00      	cmp	r5, #0
 8009512:	dd05      	ble.n	8009520 <_dtoa_r+0x958>
 8009514:	4631      	mov	r1, r6
 8009516:	462a      	mov	r2, r5
 8009518:	4620      	mov	r0, r4
 800951a:	f000 fccd 	bl	8009eb8 <__lshift>
 800951e:	4606      	mov	r6, r0
 8009520:	9b07      	ldr	r3, [sp, #28]
 8009522:	2b00      	cmp	r3, #0
 8009524:	d04c      	beq.n	80095c0 <_dtoa_r+0x9f8>
 8009526:	6871      	ldr	r1, [r6, #4]
 8009528:	4620      	mov	r0, r4
 800952a:	f000 fb04 	bl	8009b36 <_Balloc>
 800952e:	6932      	ldr	r2, [r6, #16]
 8009530:	3202      	adds	r2, #2
 8009532:	4605      	mov	r5, r0
 8009534:	0092      	lsls	r2, r2, #2
 8009536:	f106 010c 	add.w	r1, r6, #12
 800953a:	300c      	adds	r0, #12
 800953c:	f000 faf0 	bl	8009b20 <memcpy>
 8009540:	2201      	movs	r2, #1
 8009542:	4629      	mov	r1, r5
 8009544:	4620      	mov	r0, r4
 8009546:	f000 fcb7 	bl	8009eb8 <__lshift>
 800954a:	9b00      	ldr	r3, [sp, #0]
 800954c:	f8cd b014 	str.w	fp, [sp, #20]
 8009550:	f003 0301 	and.w	r3, r3, #1
 8009554:	46b1      	mov	r9, r6
 8009556:	9307      	str	r3, [sp, #28]
 8009558:	4606      	mov	r6, r0
 800955a:	4639      	mov	r1, r7
 800955c:	9804      	ldr	r0, [sp, #16]
 800955e:	f7ff faa7 	bl	8008ab0 <quorem>
 8009562:	4649      	mov	r1, r9
 8009564:	4605      	mov	r5, r0
 8009566:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800956a:	9804      	ldr	r0, [sp, #16]
 800956c:	f000 fcf8 	bl	8009f60 <__mcmp>
 8009570:	4632      	mov	r2, r6
 8009572:	9000      	str	r0, [sp, #0]
 8009574:	4639      	mov	r1, r7
 8009576:	4620      	mov	r0, r4
 8009578:	f000 fd0c 	bl	8009f94 <__mdiff>
 800957c:	68c3      	ldr	r3, [r0, #12]
 800957e:	4602      	mov	r2, r0
 8009580:	bb03      	cbnz	r3, 80095c4 <_dtoa_r+0x9fc>
 8009582:	4601      	mov	r1, r0
 8009584:	9008      	str	r0, [sp, #32]
 8009586:	9804      	ldr	r0, [sp, #16]
 8009588:	f000 fcea 	bl	8009f60 <__mcmp>
 800958c:	9a08      	ldr	r2, [sp, #32]
 800958e:	4603      	mov	r3, r0
 8009590:	4611      	mov	r1, r2
 8009592:	4620      	mov	r0, r4
 8009594:	9308      	str	r3, [sp, #32]
 8009596:	f000 fb02 	bl	8009b9e <_Bfree>
 800959a:	9b08      	ldr	r3, [sp, #32]
 800959c:	b9a3      	cbnz	r3, 80095c8 <_dtoa_r+0xa00>
 800959e:	9a06      	ldr	r2, [sp, #24]
 80095a0:	b992      	cbnz	r2, 80095c8 <_dtoa_r+0xa00>
 80095a2:	9a07      	ldr	r2, [sp, #28]
 80095a4:	b982      	cbnz	r2, 80095c8 <_dtoa_r+0xa00>
 80095a6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80095aa:	d029      	beq.n	8009600 <_dtoa_r+0xa38>
 80095ac:	9b00      	ldr	r3, [sp, #0]
 80095ae:	2b00      	cmp	r3, #0
 80095b0:	dd01      	ble.n	80095b6 <_dtoa_r+0x9ee>
 80095b2:	f105 0831 	add.w	r8, r5, #49	; 0x31
 80095b6:	9b05      	ldr	r3, [sp, #20]
 80095b8:	1c5d      	adds	r5, r3, #1
 80095ba:	f883 8000 	strb.w	r8, [r3]
 80095be:	e782      	b.n	80094c6 <_dtoa_r+0x8fe>
 80095c0:	4630      	mov	r0, r6
 80095c2:	e7c2      	b.n	800954a <_dtoa_r+0x982>
 80095c4:	2301      	movs	r3, #1
 80095c6:	e7e3      	b.n	8009590 <_dtoa_r+0x9c8>
 80095c8:	9a00      	ldr	r2, [sp, #0]
 80095ca:	2a00      	cmp	r2, #0
 80095cc:	db04      	blt.n	80095d8 <_dtoa_r+0xa10>
 80095ce:	d125      	bne.n	800961c <_dtoa_r+0xa54>
 80095d0:	9a06      	ldr	r2, [sp, #24]
 80095d2:	bb1a      	cbnz	r2, 800961c <_dtoa_r+0xa54>
 80095d4:	9a07      	ldr	r2, [sp, #28]
 80095d6:	bb0a      	cbnz	r2, 800961c <_dtoa_r+0xa54>
 80095d8:	2b00      	cmp	r3, #0
 80095da:	ddec      	ble.n	80095b6 <_dtoa_r+0x9ee>
 80095dc:	2201      	movs	r2, #1
 80095de:	9904      	ldr	r1, [sp, #16]
 80095e0:	4620      	mov	r0, r4
 80095e2:	f000 fc69 	bl	8009eb8 <__lshift>
 80095e6:	4639      	mov	r1, r7
 80095e8:	9004      	str	r0, [sp, #16]
 80095ea:	f000 fcb9 	bl	8009f60 <__mcmp>
 80095ee:	2800      	cmp	r0, #0
 80095f0:	dc03      	bgt.n	80095fa <_dtoa_r+0xa32>
 80095f2:	d1e0      	bne.n	80095b6 <_dtoa_r+0x9ee>
 80095f4:	f018 0f01 	tst.w	r8, #1
 80095f8:	d0dd      	beq.n	80095b6 <_dtoa_r+0x9ee>
 80095fa:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80095fe:	d1d8      	bne.n	80095b2 <_dtoa_r+0x9ea>
 8009600:	9b05      	ldr	r3, [sp, #20]
 8009602:	9a05      	ldr	r2, [sp, #20]
 8009604:	1c5d      	adds	r5, r3, #1
 8009606:	2339      	movs	r3, #57	; 0x39
 8009608:	7013      	strb	r3, [r2, #0]
 800960a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800960e:	2b39      	cmp	r3, #57	; 0x39
 8009610:	f105 32ff 	add.w	r2, r5, #4294967295
 8009614:	d04f      	beq.n	80096b6 <_dtoa_r+0xaee>
 8009616:	3301      	adds	r3, #1
 8009618:	7013      	strb	r3, [r2, #0]
 800961a:	e754      	b.n	80094c6 <_dtoa_r+0x8fe>
 800961c:	9a05      	ldr	r2, [sp, #20]
 800961e:	2b00      	cmp	r3, #0
 8009620:	f102 0501 	add.w	r5, r2, #1
 8009624:	dd06      	ble.n	8009634 <_dtoa_r+0xa6c>
 8009626:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800962a:	d0e9      	beq.n	8009600 <_dtoa_r+0xa38>
 800962c:	f108 0801 	add.w	r8, r8, #1
 8009630:	9b05      	ldr	r3, [sp, #20]
 8009632:	e7c2      	b.n	80095ba <_dtoa_r+0x9f2>
 8009634:	9a02      	ldr	r2, [sp, #8]
 8009636:	f805 8c01 	strb.w	r8, [r5, #-1]
 800963a:	eba5 030b 	sub.w	r3, r5, fp
 800963e:	4293      	cmp	r3, r2
 8009640:	d021      	beq.n	8009686 <_dtoa_r+0xabe>
 8009642:	2300      	movs	r3, #0
 8009644:	220a      	movs	r2, #10
 8009646:	9904      	ldr	r1, [sp, #16]
 8009648:	4620      	mov	r0, r4
 800964a:	f000 fabf 	bl	8009bcc <__multadd>
 800964e:	45b1      	cmp	r9, r6
 8009650:	9004      	str	r0, [sp, #16]
 8009652:	f04f 0300 	mov.w	r3, #0
 8009656:	f04f 020a 	mov.w	r2, #10
 800965a:	4649      	mov	r1, r9
 800965c:	4620      	mov	r0, r4
 800965e:	d105      	bne.n	800966c <_dtoa_r+0xaa4>
 8009660:	f000 fab4 	bl	8009bcc <__multadd>
 8009664:	4681      	mov	r9, r0
 8009666:	4606      	mov	r6, r0
 8009668:	9505      	str	r5, [sp, #20]
 800966a:	e776      	b.n	800955a <_dtoa_r+0x992>
 800966c:	f000 faae 	bl	8009bcc <__multadd>
 8009670:	4631      	mov	r1, r6
 8009672:	4681      	mov	r9, r0
 8009674:	2300      	movs	r3, #0
 8009676:	220a      	movs	r2, #10
 8009678:	4620      	mov	r0, r4
 800967a:	f000 faa7 	bl	8009bcc <__multadd>
 800967e:	4606      	mov	r6, r0
 8009680:	e7f2      	b.n	8009668 <_dtoa_r+0xaa0>
 8009682:	f04f 0900 	mov.w	r9, #0
 8009686:	2201      	movs	r2, #1
 8009688:	9904      	ldr	r1, [sp, #16]
 800968a:	4620      	mov	r0, r4
 800968c:	f000 fc14 	bl	8009eb8 <__lshift>
 8009690:	4639      	mov	r1, r7
 8009692:	9004      	str	r0, [sp, #16]
 8009694:	f000 fc64 	bl	8009f60 <__mcmp>
 8009698:	2800      	cmp	r0, #0
 800969a:	dcb6      	bgt.n	800960a <_dtoa_r+0xa42>
 800969c:	d102      	bne.n	80096a4 <_dtoa_r+0xadc>
 800969e:	f018 0f01 	tst.w	r8, #1
 80096a2:	d1b2      	bne.n	800960a <_dtoa_r+0xa42>
 80096a4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80096a8:	2b30      	cmp	r3, #48	; 0x30
 80096aa:	f105 32ff 	add.w	r2, r5, #4294967295
 80096ae:	f47f af0a 	bne.w	80094c6 <_dtoa_r+0x8fe>
 80096b2:	4615      	mov	r5, r2
 80096b4:	e7f6      	b.n	80096a4 <_dtoa_r+0xadc>
 80096b6:	4593      	cmp	fp, r2
 80096b8:	d105      	bne.n	80096c6 <_dtoa_r+0xafe>
 80096ba:	2331      	movs	r3, #49	; 0x31
 80096bc:	f10a 0a01 	add.w	sl, sl, #1
 80096c0:	f88b 3000 	strb.w	r3, [fp]
 80096c4:	e6ff      	b.n	80094c6 <_dtoa_r+0x8fe>
 80096c6:	4615      	mov	r5, r2
 80096c8:	e79f      	b.n	800960a <_dtoa_r+0xa42>
 80096ca:	f8df b064 	ldr.w	fp, [pc, #100]	; 8009730 <_dtoa_r+0xb68>
 80096ce:	e007      	b.n	80096e0 <_dtoa_r+0xb18>
 80096d0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80096d2:	f8df b060 	ldr.w	fp, [pc, #96]	; 8009734 <_dtoa_r+0xb6c>
 80096d6:	b11b      	cbz	r3, 80096e0 <_dtoa_r+0xb18>
 80096d8:	f10b 0308 	add.w	r3, fp, #8
 80096dc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80096de:	6013      	str	r3, [r2, #0]
 80096e0:	4658      	mov	r0, fp
 80096e2:	b017      	add	sp, #92	; 0x5c
 80096e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80096e8:	9b06      	ldr	r3, [sp, #24]
 80096ea:	2b01      	cmp	r3, #1
 80096ec:	f77f ae35 	ble.w	800935a <_dtoa_r+0x792>
 80096f0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80096f2:	9307      	str	r3, [sp, #28]
 80096f4:	e649      	b.n	800938a <_dtoa_r+0x7c2>
 80096f6:	9b02      	ldr	r3, [sp, #8]
 80096f8:	2b00      	cmp	r3, #0
 80096fa:	dc03      	bgt.n	8009704 <_dtoa_r+0xb3c>
 80096fc:	9b06      	ldr	r3, [sp, #24]
 80096fe:	2b02      	cmp	r3, #2
 8009700:	f73f aecc 	bgt.w	800949c <_dtoa_r+0x8d4>
 8009704:	465d      	mov	r5, fp
 8009706:	4639      	mov	r1, r7
 8009708:	9804      	ldr	r0, [sp, #16]
 800970a:	f7ff f9d1 	bl	8008ab0 <quorem>
 800970e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8009712:	f805 8b01 	strb.w	r8, [r5], #1
 8009716:	9a02      	ldr	r2, [sp, #8]
 8009718:	eba5 030b 	sub.w	r3, r5, fp
 800971c:	429a      	cmp	r2, r3
 800971e:	ddb0      	ble.n	8009682 <_dtoa_r+0xaba>
 8009720:	2300      	movs	r3, #0
 8009722:	220a      	movs	r2, #10
 8009724:	9904      	ldr	r1, [sp, #16]
 8009726:	4620      	mov	r0, r4
 8009728:	f000 fa50 	bl	8009bcc <__multadd>
 800972c:	9004      	str	r0, [sp, #16]
 800972e:	e7ea      	b.n	8009706 <_dtoa_r+0xb3e>
 8009730:	0800a700 	.word	0x0800a700
 8009734:	0800a724 	.word	0x0800a724

08009738 <__sflush_r>:
 8009738:	898a      	ldrh	r2, [r1, #12]
 800973a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800973e:	4605      	mov	r5, r0
 8009740:	0710      	lsls	r0, r2, #28
 8009742:	460c      	mov	r4, r1
 8009744:	d458      	bmi.n	80097f8 <__sflush_r+0xc0>
 8009746:	684b      	ldr	r3, [r1, #4]
 8009748:	2b00      	cmp	r3, #0
 800974a:	dc05      	bgt.n	8009758 <__sflush_r+0x20>
 800974c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800974e:	2b00      	cmp	r3, #0
 8009750:	dc02      	bgt.n	8009758 <__sflush_r+0x20>
 8009752:	2000      	movs	r0, #0
 8009754:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009758:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800975a:	2e00      	cmp	r6, #0
 800975c:	d0f9      	beq.n	8009752 <__sflush_r+0x1a>
 800975e:	2300      	movs	r3, #0
 8009760:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009764:	682f      	ldr	r7, [r5, #0]
 8009766:	6a21      	ldr	r1, [r4, #32]
 8009768:	602b      	str	r3, [r5, #0]
 800976a:	d032      	beq.n	80097d2 <__sflush_r+0x9a>
 800976c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800976e:	89a3      	ldrh	r3, [r4, #12]
 8009770:	075a      	lsls	r2, r3, #29
 8009772:	d505      	bpl.n	8009780 <__sflush_r+0x48>
 8009774:	6863      	ldr	r3, [r4, #4]
 8009776:	1ac0      	subs	r0, r0, r3
 8009778:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800977a:	b10b      	cbz	r3, 8009780 <__sflush_r+0x48>
 800977c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800977e:	1ac0      	subs	r0, r0, r3
 8009780:	2300      	movs	r3, #0
 8009782:	4602      	mov	r2, r0
 8009784:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009786:	6a21      	ldr	r1, [r4, #32]
 8009788:	4628      	mov	r0, r5
 800978a:	47b0      	blx	r6
 800978c:	1c43      	adds	r3, r0, #1
 800978e:	89a3      	ldrh	r3, [r4, #12]
 8009790:	d106      	bne.n	80097a0 <__sflush_r+0x68>
 8009792:	6829      	ldr	r1, [r5, #0]
 8009794:	291d      	cmp	r1, #29
 8009796:	d848      	bhi.n	800982a <__sflush_r+0xf2>
 8009798:	4a29      	ldr	r2, [pc, #164]	; (8009840 <__sflush_r+0x108>)
 800979a:	40ca      	lsrs	r2, r1
 800979c:	07d6      	lsls	r6, r2, #31
 800979e:	d544      	bpl.n	800982a <__sflush_r+0xf2>
 80097a0:	2200      	movs	r2, #0
 80097a2:	6062      	str	r2, [r4, #4]
 80097a4:	04d9      	lsls	r1, r3, #19
 80097a6:	6922      	ldr	r2, [r4, #16]
 80097a8:	6022      	str	r2, [r4, #0]
 80097aa:	d504      	bpl.n	80097b6 <__sflush_r+0x7e>
 80097ac:	1c42      	adds	r2, r0, #1
 80097ae:	d101      	bne.n	80097b4 <__sflush_r+0x7c>
 80097b0:	682b      	ldr	r3, [r5, #0]
 80097b2:	b903      	cbnz	r3, 80097b6 <__sflush_r+0x7e>
 80097b4:	6560      	str	r0, [r4, #84]	; 0x54
 80097b6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80097b8:	602f      	str	r7, [r5, #0]
 80097ba:	2900      	cmp	r1, #0
 80097bc:	d0c9      	beq.n	8009752 <__sflush_r+0x1a>
 80097be:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80097c2:	4299      	cmp	r1, r3
 80097c4:	d002      	beq.n	80097cc <__sflush_r+0x94>
 80097c6:	4628      	mov	r0, r5
 80097c8:	f000 fc9e 	bl	800a108 <_free_r>
 80097cc:	2000      	movs	r0, #0
 80097ce:	6360      	str	r0, [r4, #52]	; 0x34
 80097d0:	e7c0      	b.n	8009754 <__sflush_r+0x1c>
 80097d2:	2301      	movs	r3, #1
 80097d4:	4628      	mov	r0, r5
 80097d6:	47b0      	blx	r6
 80097d8:	1c41      	adds	r1, r0, #1
 80097da:	d1c8      	bne.n	800976e <__sflush_r+0x36>
 80097dc:	682b      	ldr	r3, [r5, #0]
 80097de:	2b00      	cmp	r3, #0
 80097e0:	d0c5      	beq.n	800976e <__sflush_r+0x36>
 80097e2:	2b1d      	cmp	r3, #29
 80097e4:	d001      	beq.n	80097ea <__sflush_r+0xb2>
 80097e6:	2b16      	cmp	r3, #22
 80097e8:	d101      	bne.n	80097ee <__sflush_r+0xb6>
 80097ea:	602f      	str	r7, [r5, #0]
 80097ec:	e7b1      	b.n	8009752 <__sflush_r+0x1a>
 80097ee:	89a3      	ldrh	r3, [r4, #12]
 80097f0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80097f4:	81a3      	strh	r3, [r4, #12]
 80097f6:	e7ad      	b.n	8009754 <__sflush_r+0x1c>
 80097f8:	690f      	ldr	r7, [r1, #16]
 80097fa:	2f00      	cmp	r7, #0
 80097fc:	d0a9      	beq.n	8009752 <__sflush_r+0x1a>
 80097fe:	0793      	lsls	r3, r2, #30
 8009800:	680e      	ldr	r6, [r1, #0]
 8009802:	bf08      	it	eq
 8009804:	694b      	ldreq	r3, [r1, #20]
 8009806:	600f      	str	r7, [r1, #0]
 8009808:	bf18      	it	ne
 800980a:	2300      	movne	r3, #0
 800980c:	eba6 0807 	sub.w	r8, r6, r7
 8009810:	608b      	str	r3, [r1, #8]
 8009812:	f1b8 0f00 	cmp.w	r8, #0
 8009816:	dd9c      	ble.n	8009752 <__sflush_r+0x1a>
 8009818:	4643      	mov	r3, r8
 800981a:	463a      	mov	r2, r7
 800981c:	6a21      	ldr	r1, [r4, #32]
 800981e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009820:	4628      	mov	r0, r5
 8009822:	47b0      	blx	r6
 8009824:	2800      	cmp	r0, #0
 8009826:	dc06      	bgt.n	8009836 <__sflush_r+0xfe>
 8009828:	89a3      	ldrh	r3, [r4, #12]
 800982a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800982e:	81a3      	strh	r3, [r4, #12]
 8009830:	f04f 30ff 	mov.w	r0, #4294967295
 8009834:	e78e      	b.n	8009754 <__sflush_r+0x1c>
 8009836:	4407      	add	r7, r0
 8009838:	eba8 0800 	sub.w	r8, r8, r0
 800983c:	e7e9      	b.n	8009812 <__sflush_r+0xda>
 800983e:	bf00      	nop
 8009840:	20400001 	.word	0x20400001

08009844 <_fflush_r>:
 8009844:	b538      	push	{r3, r4, r5, lr}
 8009846:	690b      	ldr	r3, [r1, #16]
 8009848:	4605      	mov	r5, r0
 800984a:	460c      	mov	r4, r1
 800984c:	b1db      	cbz	r3, 8009886 <_fflush_r+0x42>
 800984e:	b118      	cbz	r0, 8009858 <_fflush_r+0x14>
 8009850:	6983      	ldr	r3, [r0, #24]
 8009852:	b90b      	cbnz	r3, 8009858 <_fflush_r+0x14>
 8009854:	f000 f860 	bl	8009918 <__sinit>
 8009858:	4b0c      	ldr	r3, [pc, #48]	; (800988c <_fflush_r+0x48>)
 800985a:	429c      	cmp	r4, r3
 800985c:	d109      	bne.n	8009872 <_fflush_r+0x2e>
 800985e:	686c      	ldr	r4, [r5, #4]
 8009860:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009864:	b17b      	cbz	r3, 8009886 <_fflush_r+0x42>
 8009866:	4621      	mov	r1, r4
 8009868:	4628      	mov	r0, r5
 800986a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800986e:	f7ff bf63 	b.w	8009738 <__sflush_r>
 8009872:	4b07      	ldr	r3, [pc, #28]	; (8009890 <_fflush_r+0x4c>)
 8009874:	429c      	cmp	r4, r3
 8009876:	d101      	bne.n	800987c <_fflush_r+0x38>
 8009878:	68ac      	ldr	r4, [r5, #8]
 800987a:	e7f1      	b.n	8009860 <_fflush_r+0x1c>
 800987c:	4b05      	ldr	r3, [pc, #20]	; (8009894 <_fflush_r+0x50>)
 800987e:	429c      	cmp	r4, r3
 8009880:	bf08      	it	eq
 8009882:	68ec      	ldreq	r4, [r5, #12]
 8009884:	e7ec      	b.n	8009860 <_fflush_r+0x1c>
 8009886:	2000      	movs	r0, #0
 8009888:	bd38      	pop	{r3, r4, r5, pc}
 800988a:	bf00      	nop
 800988c:	0800a754 	.word	0x0800a754
 8009890:	0800a774 	.word	0x0800a774
 8009894:	0800a734 	.word	0x0800a734

08009898 <std>:
 8009898:	2300      	movs	r3, #0
 800989a:	b510      	push	{r4, lr}
 800989c:	4604      	mov	r4, r0
 800989e:	e9c0 3300 	strd	r3, r3, [r0]
 80098a2:	6083      	str	r3, [r0, #8]
 80098a4:	8181      	strh	r1, [r0, #12]
 80098a6:	6643      	str	r3, [r0, #100]	; 0x64
 80098a8:	81c2      	strh	r2, [r0, #14]
 80098aa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80098ae:	6183      	str	r3, [r0, #24]
 80098b0:	4619      	mov	r1, r3
 80098b2:	2208      	movs	r2, #8
 80098b4:	305c      	adds	r0, #92	; 0x5c
 80098b6:	f7fe faac 	bl	8007e12 <memset>
 80098ba:	4b05      	ldr	r3, [pc, #20]	; (80098d0 <std+0x38>)
 80098bc:	6263      	str	r3, [r4, #36]	; 0x24
 80098be:	4b05      	ldr	r3, [pc, #20]	; (80098d4 <std+0x3c>)
 80098c0:	62a3      	str	r3, [r4, #40]	; 0x28
 80098c2:	4b05      	ldr	r3, [pc, #20]	; (80098d8 <std+0x40>)
 80098c4:	62e3      	str	r3, [r4, #44]	; 0x2c
 80098c6:	4b05      	ldr	r3, [pc, #20]	; (80098dc <std+0x44>)
 80098c8:	6224      	str	r4, [r4, #32]
 80098ca:	6323      	str	r3, [r4, #48]	; 0x30
 80098cc:	bd10      	pop	{r4, pc}
 80098ce:	bf00      	nop
 80098d0:	0800a4f9 	.word	0x0800a4f9
 80098d4:	0800a51b 	.word	0x0800a51b
 80098d8:	0800a553 	.word	0x0800a553
 80098dc:	0800a577 	.word	0x0800a577

080098e0 <_cleanup_r>:
 80098e0:	4901      	ldr	r1, [pc, #4]	; (80098e8 <_cleanup_r+0x8>)
 80098e2:	f000 b885 	b.w	80099f0 <_fwalk_reent>
 80098e6:	bf00      	nop
 80098e8:	08009845 	.word	0x08009845

080098ec <__sfmoreglue>:
 80098ec:	b570      	push	{r4, r5, r6, lr}
 80098ee:	1e4a      	subs	r2, r1, #1
 80098f0:	2568      	movs	r5, #104	; 0x68
 80098f2:	4355      	muls	r5, r2
 80098f4:	460e      	mov	r6, r1
 80098f6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80098fa:	f000 fc53 	bl	800a1a4 <_malloc_r>
 80098fe:	4604      	mov	r4, r0
 8009900:	b140      	cbz	r0, 8009914 <__sfmoreglue+0x28>
 8009902:	2100      	movs	r1, #0
 8009904:	e9c0 1600 	strd	r1, r6, [r0]
 8009908:	300c      	adds	r0, #12
 800990a:	60a0      	str	r0, [r4, #8]
 800990c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8009910:	f7fe fa7f 	bl	8007e12 <memset>
 8009914:	4620      	mov	r0, r4
 8009916:	bd70      	pop	{r4, r5, r6, pc}

08009918 <__sinit>:
 8009918:	6983      	ldr	r3, [r0, #24]
 800991a:	b510      	push	{r4, lr}
 800991c:	4604      	mov	r4, r0
 800991e:	bb33      	cbnz	r3, 800996e <__sinit+0x56>
 8009920:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8009924:	6503      	str	r3, [r0, #80]	; 0x50
 8009926:	4b12      	ldr	r3, [pc, #72]	; (8009970 <__sinit+0x58>)
 8009928:	4a12      	ldr	r2, [pc, #72]	; (8009974 <__sinit+0x5c>)
 800992a:	681b      	ldr	r3, [r3, #0]
 800992c:	6282      	str	r2, [r0, #40]	; 0x28
 800992e:	4298      	cmp	r0, r3
 8009930:	bf04      	itt	eq
 8009932:	2301      	moveq	r3, #1
 8009934:	6183      	streq	r3, [r0, #24]
 8009936:	f000 f81f 	bl	8009978 <__sfp>
 800993a:	6060      	str	r0, [r4, #4]
 800993c:	4620      	mov	r0, r4
 800993e:	f000 f81b 	bl	8009978 <__sfp>
 8009942:	60a0      	str	r0, [r4, #8]
 8009944:	4620      	mov	r0, r4
 8009946:	f000 f817 	bl	8009978 <__sfp>
 800994a:	2200      	movs	r2, #0
 800994c:	60e0      	str	r0, [r4, #12]
 800994e:	2104      	movs	r1, #4
 8009950:	6860      	ldr	r0, [r4, #4]
 8009952:	f7ff ffa1 	bl	8009898 <std>
 8009956:	2201      	movs	r2, #1
 8009958:	2109      	movs	r1, #9
 800995a:	68a0      	ldr	r0, [r4, #8]
 800995c:	f7ff ff9c 	bl	8009898 <std>
 8009960:	2202      	movs	r2, #2
 8009962:	2112      	movs	r1, #18
 8009964:	68e0      	ldr	r0, [r4, #12]
 8009966:	f7ff ff97 	bl	8009898 <std>
 800996a:	2301      	movs	r3, #1
 800996c:	61a3      	str	r3, [r4, #24]
 800996e:	bd10      	pop	{r4, pc}
 8009970:	0800a6ec 	.word	0x0800a6ec
 8009974:	080098e1 	.word	0x080098e1

08009978 <__sfp>:
 8009978:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800997a:	4b1b      	ldr	r3, [pc, #108]	; (80099e8 <__sfp+0x70>)
 800997c:	681e      	ldr	r6, [r3, #0]
 800997e:	69b3      	ldr	r3, [r6, #24]
 8009980:	4607      	mov	r7, r0
 8009982:	b913      	cbnz	r3, 800998a <__sfp+0x12>
 8009984:	4630      	mov	r0, r6
 8009986:	f7ff ffc7 	bl	8009918 <__sinit>
 800998a:	3648      	adds	r6, #72	; 0x48
 800998c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8009990:	3b01      	subs	r3, #1
 8009992:	d503      	bpl.n	800999c <__sfp+0x24>
 8009994:	6833      	ldr	r3, [r6, #0]
 8009996:	b133      	cbz	r3, 80099a6 <__sfp+0x2e>
 8009998:	6836      	ldr	r6, [r6, #0]
 800999a:	e7f7      	b.n	800998c <__sfp+0x14>
 800999c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80099a0:	b16d      	cbz	r5, 80099be <__sfp+0x46>
 80099a2:	3468      	adds	r4, #104	; 0x68
 80099a4:	e7f4      	b.n	8009990 <__sfp+0x18>
 80099a6:	2104      	movs	r1, #4
 80099a8:	4638      	mov	r0, r7
 80099aa:	f7ff ff9f 	bl	80098ec <__sfmoreglue>
 80099ae:	6030      	str	r0, [r6, #0]
 80099b0:	2800      	cmp	r0, #0
 80099b2:	d1f1      	bne.n	8009998 <__sfp+0x20>
 80099b4:	230c      	movs	r3, #12
 80099b6:	603b      	str	r3, [r7, #0]
 80099b8:	4604      	mov	r4, r0
 80099ba:	4620      	mov	r0, r4
 80099bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80099be:	4b0b      	ldr	r3, [pc, #44]	; (80099ec <__sfp+0x74>)
 80099c0:	6665      	str	r5, [r4, #100]	; 0x64
 80099c2:	e9c4 5500 	strd	r5, r5, [r4]
 80099c6:	60a5      	str	r5, [r4, #8]
 80099c8:	e9c4 3503 	strd	r3, r5, [r4, #12]
 80099cc:	e9c4 5505 	strd	r5, r5, [r4, #20]
 80099d0:	2208      	movs	r2, #8
 80099d2:	4629      	mov	r1, r5
 80099d4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80099d8:	f7fe fa1b 	bl	8007e12 <memset>
 80099dc:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80099e0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80099e4:	e7e9      	b.n	80099ba <__sfp+0x42>
 80099e6:	bf00      	nop
 80099e8:	0800a6ec 	.word	0x0800a6ec
 80099ec:	ffff0001 	.word	0xffff0001

080099f0 <_fwalk_reent>:
 80099f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80099f4:	4680      	mov	r8, r0
 80099f6:	4689      	mov	r9, r1
 80099f8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80099fc:	2600      	movs	r6, #0
 80099fe:	b914      	cbnz	r4, 8009a06 <_fwalk_reent+0x16>
 8009a00:	4630      	mov	r0, r6
 8009a02:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009a06:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8009a0a:	3f01      	subs	r7, #1
 8009a0c:	d501      	bpl.n	8009a12 <_fwalk_reent+0x22>
 8009a0e:	6824      	ldr	r4, [r4, #0]
 8009a10:	e7f5      	b.n	80099fe <_fwalk_reent+0xe>
 8009a12:	89ab      	ldrh	r3, [r5, #12]
 8009a14:	2b01      	cmp	r3, #1
 8009a16:	d907      	bls.n	8009a28 <_fwalk_reent+0x38>
 8009a18:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009a1c:	3301      	adds	r3, #1
 8009a1e:	d003      	beq.n	8009a28 <_fwalk_reent+0x38>
 8009a20:	4629      	mov	r1, r5
 8009a22:	4640      	mov	r0, r8
 8009a24:	47c8      	blx	r9
 8009a26:	4306      	orrs	r6, r0
 8009a28:	3568      	adds	r5, #104	; 0x68
 8009a2a:	e7ee      	b.n	8009a0a <_fwalk_reent+0x1a>

08009a2c <_localeconv_r>:
 8009a2c:	4b04      	ldr	r3, [pc, #16]	; (8009a40 <_localeconv_r+0x14>)
 8009a2e:	681b      	ldr	r3, [r3, #0]
 8009a30:	6a18      	ldr	r0, [r3, #32]
 8009a32:	4b04      	ldr	r3, [pc, #16]	; (8009a44 <_localeconv_r+0x18>)
 8009a34:	2800      	cmp	r0, #0
 8009a36:	bf08      	it	eq
 8009a38:	4618      	moveq	r0, r3
 8009a3a:	30f0      	adds	r0, #240	; 0xf0
 8009a3c:	4770      	bx	lr
 8009a3e:	bf00      	nop
 8009a40:	20000888 	.word	0x20000888
 8009a44:	200008ec 	.word	0x200008ec

08009a48 <__swhatbuf_r>:
 8009a48:	b570      	push	{r4, r5, r6, lr}
 8009a4a:	460e      	mov	r6, r1
 8009a4c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009a50:	2900      	cmp	r1, #0
 8009a52:	b096      	sub	sp, #88	; 0x58
 8009a54:	4614      	mov	r4, r2
 8009a56:	461d      	mov	r5, r3
 8009a58:	da07      	bge.n	8009a6a <__swhatbuf_r+0x22>
 8009a5a:	2300      	movs	r3, #0
 8009a5c:	602b      	str	r3, [r5, #0]
 8009a5e:	89b3      	ldrh	r3, [r6, #12]
 8009a60:	061a      	lsls	r2, r3, #24
 8009a62:	d410      	bmi.n	8009a86 <__swhatbuf_r+0x3e>
 8009a64:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009a68:	e00e      	b.n	8009a88 <__swhatbuf_r+0x40>
 8009a6a:	466a      	mov	r2, sp
 8009a6c:	f000 fdaa 	bl	800a5c4 <_fstat_r>
 8009a70:	2800      	cmp	r0, #0
 8009a72:	dbf2      	blt.n	8009a5a <__swhatbuf_r+0x12>
 8009a74:	9a01      	ldr	r2, [sp, #4]
 8009a76:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8009a7a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8009a7e:	425a      	negs	r2, r3
 8009a80:	415a      	adcs	r2, r3
 8009a82:	602a      	str	r2, [r5, #0]
 8009a84:	e7ee      	b.n	8009a64 <__swhatbuf_r+0x1c>
 8009a86:	2340      	movs	r3, #64	; 0x40
 8009a88:	2000      	movs	r0, #0
 8009a8a:	6023      	str	r3, [r4, #0]
 8009a8c:	b016      	add	sp, #88	; 0x58
 8009a8e:	bd70      	pop	{r4, r5, r6, pc}

08009a90 <__smakebuf_r>:
 8009a90:	898b      	ldrh	r3, [r1, #12]
 8009a92:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009a94:	079d      	lsls	r5, r3, #30
 8009a96:	4606      	mov	r6, r0
 8009a98:	460c      	mov	r4, r1
 8009a9a:	d507      	bpl.n	8009aac <__smakebuf_r+0x1c>
 8009a9c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009aa0:	6023      	str	r3, [r4, #0]
 8009aa2:	6123      	str	r3, [r4, #16]
 8009aa4:	2301      	movs	r3, #1
 8009aa6:	6163      	str	r3, [r4, #20]
 8009aa8:	b002      	add	sp, #8
 8009aaa:	bd70      	pop	{r4, r5, r6, pc}
 8009aac:	ab01      	add	r3, sp, #4
 8009aae:	466a      	mov	r2, sp
 8009ab0:	f7ff ffca 	bl	8009a48 <__swhatbuf_r>
 8009ab4:	9900      	ldr	r1, [sp, #0]
 8009ab6:	4605      	mov	r5, r0
 8009ab8:	4630      	mov	r0, r6
 8009aba:	f000 fb73 	bl	800a1a4 <_malloc_r>
 8009abe:	b948      	cbnz	r0, 8009ad4 <__smakebuf_r+0x44>
 8009ac0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009ac4:	059a      	lsls	r2, r3, #22
 8009ac6:	d4ef      	bmi.n	8009aa8 <__smakebuf_r+0x18>
 8009ac8:	f023 0303 	bic.w	r3, r3, #3
 8009acc:	f043 0302 	orr.w	r3, r3, #2
 8009ad0:	81a3      	strh	r3, [r4, #12]
 8009ad2:	e7e3      	b.n	8009a9c <__smakebuf_r+0xc>
 8009ad4:	4b0d      	ldr	r3, [pc, #52]	; (8009b0c <__smakebuf_r+0x7c>)
 8009ad6:	62b3      	str	r3, [r6, #40]	; 0x28
 8009ad8:	89a3      	ldrh	r3, [r4, #12]
 8009ada:	6020      	str	r0, [r4, #0]
 8009adc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009ae0:	81a3      	strh	r3, [r4, #12]
 8009ae2:	9b00      	ldr	r3, [sp, #0]
 8009ae4:	6163      	str	r3, [r4, #20]
 8009ae6:	9b01      	ldr	r3, [sp, #4]
 8009ae8:	6120      	str	r0, [r4, #16]
 8009aea:	b15b      	cbz	r3, 8009b04 <__smakebuf_r+0x74>
 8009aec:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009af0:	4630      	mov	r0, r6
 8009af2:	f000 fd79 	bl	800a5e8 <_isatty_r>
 8009af6:	b128      	cbz	r0, 8009b04 <__smakebuf_r+0x74>
 8009af8:	89a3      	ldrh	r3, [r4, #12]
 8009afa:	f023 0303 	bic.w	r3, r3, #3
 8009afe:	f043 0301 	orr.w	r3, r3, #1
 8009b02:	81a3      	strh	r3, [r4, #12]
 8009b04:	89a3      	ldrh	r3, [r4, #12]
 8009b06:	431d      	orrs	r5, r3
 8009b08:	81a5      	strh	r5, [r4, #12]
 8009b0a:	e7cd      	b.n	8009aa8 <__smakebuf_r+0x18>
 8009b0c:	080098e1 	.word	0x080098e1

08009b10 <malloc>:
 8009b10:	4b02      	ldr	r3, [pc, #8]	; (8009b1c <malloc+0xc>)
 8009b12:	4601      	mov	r1, r0
 8009b14:	6818      	ldr	r0, [r3, #0]
 8009b16:	f000 bb45 	b.w	800a1a4 <_malloc_r>
 8009b1a:	bf00      	nop
 8009b1c:	20000888 	.word	0x20000888

08009b20 <memcpy>:
 8009b20:	b510      	push	{r4, lr}
 8009b22:	1e43      	subs	r3, r0, #1
 8009b24:	440a      	add	r2, r1
 8009b26:	4291      	cmp	r1, r2
 8009b28:	d100      	bne.n	8009b2c <memcpy+0xc>
 8009b2a:	bd10      	pop	{r4, pc}
 8009b2c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009b30:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009b34:	e7f7      	b.n	8009b26 <memcpy+0x6>

08009b36 <_Balloc>:
 8009b36:	b570      	push	{r4, r5, r6, lr}
 8009b38:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8009b3a:	4604      	mov	r4, r0
 8009b3c:	460e      	mov	r6, r1
 8009b3e:	b93d      	cbnz	r5, 8009b50 <_Balloc+0x1a>
 8009b40:	2010      	movs	r0, #16
 8009b42:	f7ff ffe5 	bl	8009b10 <malloc>
 8009b46:	6260      	str	r0, [r4, #36]	; 0x24
 8009b48:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8009b4c:	6005      	str	r5, [r0, #0]
 8009b4e:	60c5      	str	r5, [r0, #12]
 8009b50:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8009b52:	68eb      	ldr	r3, [r5, #12]
 8009b54:	b183      	cbz	r3, 8009b78 <_Balloc+0x42>
 8009b56:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009b58:	68db      	ldr	r3, [r3, #12]
 8009b5a:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8009b5e:	b9b8      	cbnz	r0, 8009b90 <_Balloc+0x5a>
 8009b60:	2101      	movs	r1, #1
 8009b62:	fa01 f506 	lsl.w	r5, r1, r6
 8009b66:	1d6a      	adds	r2, r5, #5
 8009b68:	0092      	lsls	r2, r2, #2
 8009b6a:	4620      	mov	r0, r4
 8009b6c:	f000 fabe 	bl	800a0ec <_calloc_r>
 8009b70:	b160      	cbz	r0, 8009b8c <_Balloc+0x56>
 8009b72:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8009b76:	e00e      	b.n	8009b96 <_Balloc+0x60>
 8009b78:	2221      	movs	r2, #33	; 0x21
 8009b7a:	2104      	movs	r1, #4
 8009b7c:	4620      	mov	r0, r4
 8009b7e:	f000 fab5 	bl	800a0ec <_calloc_r>
 8009b82:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009b84:	60e8      	str	r0, [r5, #12]
 8009b86:	68db      	ldr	r3, [r3, #12]
 8009b88:	2b00      	cmp	r3, #0
 8009b8a:	d1e4      	bne.n	8009b56 <_Balloc+0x20>
 8009b8c:	2000      	movs	r0, #0
 8009b8e:	bd70      	pop	{r4, r5, r6, pc}
 8009b90:	6802      	ldr	r2, [r0, #0]
 8009b92:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8009b96:	2300      	movs	r3, #0
 8009b98:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009b9c:	e7f7      	b.n	8009b8e <_Balloc+0x58>

08009b9e <_Bfree>:
 8009b9e:	b570      	push	{r4, r5, r6, lr}
 8009ba0:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8009ba2:	4606      	mov	r6, r0
 8009ba4:	460d      	mov	r5, r1
 8009ba6:	b93c      	cbnz	r4, 8009bb8 <_Bfree+0x1a>
 8009ba8:	2010      	movs	r0, #16
 8009baa:	f7ff ffb1 	bl	8009b10 <malloc>
 8009bae:	6270      	str	r0, [r6, #36]	; 0x24
 8009bb0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009bb4:	6004      	str	r4, [r0, #0]
 8009bb6:	60c4      	str	r4, [r0, #12]
 8009bb8:	b13d      	cbz	r5, 8009bca <_Bfree+0x2c>
 8009bba:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8009bbc:	686a      	ldr	r2, [r5, #4]
 8009bbe:	68db      	ldr	r3, [r3, #12]
 8009bc0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009bc4:	6029      	str	r1, [r5, #0]
 8009bc6:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8009bca:	bd70      	pop	{r4, r5, r6, pc}

08009bcc <__multadd>:
 8009bcc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009bd0:	690d      	ldr	r5, [r1, #16]
 8009bd2:	461f      	mov	r7, r3
 8009bd4:	4606      	mov	r6, r0
 8009bd6:	460c      	mov	r4, r1
 8009bd8:	f101 0c14 	add.w	ip, r1, #20
 8009bdc:	2300      	movs	r3, #0
 8009bde:	f8dc 0000 	ldr.w	r0, [ip]
 8009be2:	b281      	uxth	r1, r0
 8009be4:	fb02 7101 	mla	r1, r2, r1, r7
 8009be8:	0c0f      	lsrs	r7, r1, #16
 8009bea:	0c00      	lsrs	r0, r0, #16
 8009bec:	fb02 7000 	mla	r0, r2, r0, r7
 8009bf0:	b289      	uxth	r1, r1
 8009bf2:	3301      	adds	r3, #1
 8009bf4:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8009bf8:	429d      	cmp	r5, r3
 8009bfa:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8009bfe:	f84c 1b04 	str.w	r1, [ip], #4
 8009c02:	dcec      	bgt.n	8009bde <__multadd+0x12>
 8009c04:	b1d7      	cbz	r7, 8009c3c <__multadd+0x70>
 8009c06:	68a3      	ldr	r3, [r4, #8]
 8009c08:	42ab      	cmp	r3, r5
 8009c0a:	dc12      	bgt.n	8009c32 <__multadd+0x66>
 8009c0c:	6861      	ldr	r1, [r4, #4]
 8009c0e:	4630      	mov	r0, r6
 8009c10:	3101      	adds	r1, #1
 8009c12:	f7ff ff90 	bl	8009b36 <_Balloc>
 8009c16:	6922      	ldr	r2, [r4, #16]
 8009c18:	3202      	adds	r2, #2
 8009c1a:	f104 010c 	add.w	r1, r4, #12
 8009c1e:	4680      	mov	r8, r0
 8009c20:	0092      	lsls	r2, r2, #2
 8009c22:	300c      	adds	r0, #12
 8009c24:	f7ff ff7c 	bl	8009b20 <memcpy>
 8009c28:	4621      	mov	r1, r4
 8009c2a:	4630      	mov	r0, r6
 8009c2c:	f7ff ffb7 	bl	8009b9e <_Bfree>
 8009c30:	4644      	mov	r4, r8
 8009c32:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009c36:	3501      	adds	r5, #1
 8009c38:	615f      	str	r7, [r3, #20]
 8009c3a:	6125      	str	r5, [r4, #16]
 8009c3c:	4620      	mov	r0, r4
 8009c3e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08009c42 <__hi0bits>:
 8009c42:	0c02      	lsrs	r2, r0, #16
 8009c44:	0412      	lsls	r2, r2, #16
 8009c46:	4603      	mov	r3, r0
 8009c48:	b9b2      	cbnz	r2, 8009c78 <__hi0bits+0x36>
 8009c4a:	0403      	lsls	r3, r0, #16
 8009c4c:	2010      	movs	r0, #16
 8009c4e:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8009c52:	bf04      	itt	eq
 8009c54:	021b      	lsleq	r3, r3, #8
 8009c56:	3008      	addeq	r0, #8
 8009c58:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8009c5c:	bf04      	itt	eq
 8009c5e:	011b      	lsleq	r3, r3, #4
 8009c60:	3004      	addeq	r0, #4
 8009c62:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8009c66:	bf04      	itt	eq
 8009c68:	009b      	lsleq	r3, r3, #2
 8009c6a:	3002      	addeq	r0, #2
 8009c6c:	2b00      	cmp	r3, #0
 8009c6e:	db06      	blt.n	8009c7e <__hi0bits+0x3c>
 8009c70:	005b      	lsls	r3, r3, #1
 8009c72:	d503      	bpl.n	8009c7c <__hi0bits+0x3a>
 8009c74:	3001      	adds	r0, #1
 8009c76:	4770      	bx	lr
 8009c78:	2000      	movs	r0, #0
 8009c7a:	e7e8      	b.n	8009c4e <__hi0bits+0xc>
 8009c7c:	2020      	movs	r0, #32
 8009c7e:	4770      	bx	lr

08009c80 <__lo0bits>:
 8009c80:	6803      	ldr	r3, [r0, #0]
 8009c82:	f013 0207 	ands.w	r2, r3, #7
 8009c86:	4601      	mov	r1, r0
 8009c88:	d00b      	beq.n	8009ca2 <__lo0bits+0x22>
 8009c8a:	07da      	lsls	r2, r3, #31
 8009c8c:	d423      	bmi.n	8009cd6 <__lo0bits+0x56>
 8009c8e:	0798      	lsls	r0, r3, #30
 8009c90:	bf49      	itett	mi
 8009c92:	085b      	lsrmi	r3, r3, #1
 8009c94:	089b      	lsrpl	r3, r3, #2
 8009c96:	2001      	movmi	r0, #1
 8009c98:	600b      	strmi	r3, [r1, #0]
 8009c9a:	bf5c      	itt	pl
 8009c9c:	600b      	strpl	r3, [r1, #0]
 8009c9e:	2002      	movpl	r0, #2
 8009ca0:	4770      	bx	lr
 8009ca2:	b298      	uxth	r0, r3
 8009ca4:	b9a8      	cbnz	r0, 8009cd2 <__lo0bits+0x52>
 8009ca6:	0c1b      	lsrs	r3, r3, #16
 8009ca8:	2010      	movs	r0, #16
 8009caa:	f013 0fff 	tst.w	r3, #255	; 0xff
 8009cae:	bf04      	itt	eq
 8009cb0:	0a1b      	lsreq	r3, r3, #8
 8009cb2:	3008      	addeq	r0, #8
 8009cb4:	071a      	lsls	r2, r3, #28
 8009cb6:	bf04      	itt	eq
 8009cb8:	091b      	lsreq	r3, r3, #4
 8009cba:	3004      	addeq	r0, #4
 8009cbc:	079a      	lsls	r2, r3, #30
 8009cbe:	bf04      	itt	eq
 8009cc0:	089b      	lsreq	r3, r3, #2
 8009cc2:	3002      	addeq	r0, #2
 8009cc4:	07da      	lsls	r2, r3, #31
 8009cc6:	d402      	bmi.n	8009cce <__lo0bits+0x4e>
 8009cc8:	085b      	lsrs	r3, r3, #1
 8009cca:	d006      	beq.n	8009cda <__lo0bits+0x5a>
 8009ccc:	3001      	adds	r0, #1
 8009cce:	600b      	str	r3, [r1, #0]
 8009cd0:	4770      	bx	lr
 8009cd2:	4610      	mov	r0, r2
 8009cd4:	e7e9      	b.n	8009caa <__lo0bits+0x2a>
 8009cd6:	2000      	movs	r0, #0
 8009cd8:	4770      	bx	lr
 8009cda:	2020      	movs	r0, #32
 8009cdc:	4770      	bx	lr

08009cde <__i2b>:
 8009cde:	b510      	push	{r4, lr}
 8009ce0:	460c      	mov	r4, r1
 8009ce2:	2101      	movs	r1, #1
 8009ce4:	f7ff ff27 	bl	8009b36 <_Balloc>
 8009ce8:	2201      	movs	r2, #1
 8009cea:	6144      	str	r4, [r0, #20]
 8009cec:	6102      	str	r2, [r0, #16]
 8009cee:	bd10      	pop	{r4, pc}

08009cf0 <__multiply>:
 8009cf0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009cf4:	4614      	mov	r4, r2
 8009cf6:	690a      	ldr	r2, [r1, #16]
 8009cf8:	6923      	ldr	r3, [r4, #16]
 8009cfa:	429a      	cmp	r2, r3
 8009cfc:	bfb8      	it	lt
 8009cfe:	460b      	movlt	r3, r1
 8009d00:	4688      	mov	r8, r1
 8009d02:	bfbc      	itt	lt
 8009d04:	46a0      	movlt	r8, r4
 8009d06:	461c      	movlt	r4, r3
 8009d08:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8009d0c:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8009d10:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009d14:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8009d18:	eb07 0609 	add.w	r6, r7, r9
 8009d1c:	42b3      	cmp	r3, r6
 8009d1e:	bfb8      	it	lt
 8009d20:	3101      	addlt	r1, #1
 8009d22:	f7ff ff08 	bl	8009b36 <_Balloc>
 8009d26:	f100 0514 	add.w	r5, r0, #20
 8009d2a:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8009d2e:	462b      	mov	r3, r5
 8009d30:	2200      	movs	r2, #0
 8009d32:	4573      	cmp	r3, lr
 8009d34:	d316      	bcc.n	8009d64 <__multiply+0x74>
 8009d36:	f104 0214 	add.w	r2, r4, #20
 8009d3a:	f108 0114 	add.w	r1, r8, #20
 8009d3e:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8009d42:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8009d46:	9300      	str	r3, [sp, #0]
 8009d48:	9b00      	ldr	r3, [sp, #0]
 8009d4a:	9201      	str	r2, [sp, #4]
 8009d4c:	4293      	cmp	r3, r2
 8009d4e:	d80c      	bhi.n	8009d6a <__multiply+0x7a>
 8009d50:	2e00      	cmp	r6, #0
 8009d52:	dd03      	ble.n	8009d5c <__multiply+0x6c>
 8009d54:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8009d58:	2b00      	cmp	r3, #0
 8009d5a:	d05d      	beq.n	8009e18 <__multiply+0x128>
 8009d5c:	6106      	str	r6, [r0, #16]
 8009d5e:	b003      	add	sp, #12
 8009d60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009d64:	f843 2b04 	str.w	r2, [r3], #4
 8009d68:	e7e3      	b.n	8009d32 <__multiply+0x42>
 8009d6a:	f8b2 b000 	ldrh.w	fp, [r2]
 8009d6e:	f1bb 0f00 	cmp.w	fp, #0
 8009d72:	d023      	beq.n	8009dbc <__multiply+0xcc>
 8009d74:	4689      	mov	r9, r1
 8009d76:	46ac      	mov	ip, r5
 8009d78:	f04f 0800 	mov.w	r8, #0
 8009d7c:	f859 4b04 	ldr.w	r4, [r9], #4
 8009d80:	f8dc a000 	ldr.w	sl, [ip]
 8009d84:	b2a3      	uxth	r3, r4
 8009d86:	fa1f fa8a 	uxth.w	sl, sl
 8009d8a:	fb0b a303 	mla	r3, fp, r3, sl
 8009d8e:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8009d92:	f8dc 4000 	ldr.w	r4, [ip]
 8009d96:	4443      	add	r3, r8
 8009d98:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8009d9c:	fb0b 840a 	mla	r4, fp, sl, r8
 8009da0:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8009da4:	46e2      	mov	sl, ip
 8009da6:	b29b      	uxth	r3, r3
 8009da8:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8009dac:	454f      	cmp	r7, r9
 8009dae:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8009db2:	f84a 3b04 	str.w	r3, [sl], #4
 8009db6:	d82b      	bhi.n	8009e10 <__multiply+0x120>
 8009db8:	f8cc 8004 	str.w	r8, [ip, #4]
 8009dbc:	9b01      	ldr	r3, [sp, #4]
 8009dbe:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8009dc2:	3204      	adds	r2, #4
 8009dc4:	f1ba 0f00 	cmp.w	sl, #0
 8009dc8:	d020      	beq.n	8009e0c <__multiply+0x11c>
 8009dca:	682b      	ldr	r3, [r5, #0]
 8009dcc:	4689      	mov	r9, r1
 8009dce:	46a8      	mov	r8, r5
 8009dd0:	f04f 0b00 	mov.w	fp, #0
 8009dd4:	f8b9 c000 	ldrh.w	ip, [r9]
 8009dd8:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8009ddc:	fb0a 440c 	mla	r4, sl, ip, r4
 8009de0:	445c      	add	r4, fp
 8009de2:	46c4      	mov	ip, r8
 8009de4:	b29b      	uxth	r3, r3
 8009de6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8009dea:	f84c 3b04 	str.w	r3, [ip], #4
 8009dee:	f859 3b04 	ldr.w	r3, [r9], #4
 8009df2:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8009df6:	0c1b      	lsrs	r3, r3, #16
 8009df8:	fb0a b303 	mla	r3, sl, r3, fp
 8009dfc:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8009e00:	454f      	cmp	r7, r9
 8009e02:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8009e06:	d805      	bhi.n	8009e14 <__multiply+0x124>
 8009e08:	f8c8 3004 	str.w	r3, [r8, #4]
 8009e0c:	3504      	adds	r5, #4
 8009e0e:	e79b      	b.n	8009d48 <__multiply+0x58>
 8009e10:	46d4      	mov	ip, sl
 8009e12:	e7b3      	b.n	8009d7c <__multiply+0x8c>
 8009e14:	46e0      	mov	r8, ip
 8009e16:	e7dd      	b.n	8009dd4 <__multiply+0xe4>
 8009e18:	3e01      	subs	r6, #1
 8009e1a:	e799      	b.n	8009d50 <__multiply+0x60>

08009e1c <__pow5mult>:
 8009e1c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009e20:	4615      	mov	r5, r2
 8009e22:	f012 0203 	ands.w	r2, r2, #3
 8009e26:	4606      	mov	r6, r0
 8009e28:	460f      	mov	r7, r1
 8009e2a:	d007      	beq.n	8009e3c <__pow5mult+0x20>
 8009e2c:	3a01      	subs	r2, #1
 8009e2e:	4c21      	ldr	r4, [pc, #132]	; (8009eb4 <__pow5mult+0x98>)
 8009e30:	2300      	movs	r3, #0
 8009e32:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009e36:	f7ff fec9 	bl	8009bcc <__multadd>
 8009e3a:	4607      	mov	r7, r0
 8009e3c:	10ad      	asrs	r5, r5, #2
 8009e3e:	d035      	beq.n	8009eac <__pow5mult+0x90>
 8009e40:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8009e42:	b93c      	cbnz	r4, 8009e54 <__pow5mult+0x38>
 8009e44:	2010      	movs	r0, #16
 8009e46:	f7ff fe63 	bl	8009b10 <malloc>
 8009e4a:	6270      	str	r0, [r6, #36]	; 0x24
 8009e4c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009e50:	6004      	str	r4, [r0, #0]
 8009e52:	60c4      	str	r4, [r0, #12]
 8009e54:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8009e58:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009e5c:	b94c      	cbnz	r4, 8009e72 <__pow5mult+0x56>
 8009e5e:	f240 2171 	movw	r1, #625	; 0x271
 8009e62:	4630      	mov	r0, r6
 8009e64:	f7ff ff3b 	bl	8009cde <__i2b>
 8009e68:	2300      	movs	r3, #0
 8009e6a:	f8c8 0008 	str.w	r0, [r8, #8]
 8009e6e:	4604      	mov	r4, r0
 8009e70:	6003      	str	r3, [r0, #0]
 8009e72:	f04f 0800 	mov.w	r8, #0
 8009e76:	07eb      	lsls	r3, r5, #31
 8009e78:	d50a      	bpl.n	8009e90 <__pow5mult+0x74>
 8009e7a:	4639      	mov	r1, r7
 8009e7c:	4622      	mov	r2, r4
 8009e7e:	4630      	mov	r0, r6
 8009e80:	f7ff ff36 	bl	8009cf0 <__multiply>
 8009e84:	4639      	mov	r1, r7
 8009e86:	4681      	mov	r9, r0
 8009e88:	4630      	mov	r0, r6
 8009e8a:	f7ff fe88 	bl	8009b9e <_Bfree>
 8009e8e:	464f      	mov	r7, r9
 8009e90:	106d      	asrs	r5, r5, #1
 8009e92:	d00b      	beq.n	8009eac <__pow5mult+0x90>
 8009e94:	6820      	ldr	r0, [r4, #0]
 8009e96:	b938      	cbnz	r0, 8009ea8 <__pow5mult+0x8c>
 8009e98:	4622      	mov	r2, r4
 8009e9a:	4621      	mov	r1, r4
 8009e9c:	4630      	mov	r0, r6
 8009e9e:	f7ff ff27 	bl	8009cf0 <__multiply>
 8009ea2:	6020      	str	r0, [r4, #0]
 8009ea4:	f8c0 8000 	str.w	r8, [r0]
 8009ea8:	4604      	mov	r4, r0
 8009eaa:	e7e4      	b.n	8009e76 <__pow5mult+0x5a>
 8009eac:	4638      	mov	r0, r7
 8009eae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009eb2:	bf00      	nop
 8009eb4:	0800a888 	.word	0x0800a888

08009eb8 <__lshift>:
 8009eb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009ebc:	460c      	mov	r4, r1
 8009ebe:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009ec2:	6923      	ldr	r3, [r4, #16]
 8009ec4:	6849      	ldr	r1, [r1, #4]
 8009ec6:	eb0a 0903 	add.w	r9, sl, r3
 8009eca:	68a3      	ldr	r3, [r4, #8]
 8009ecc:	4607      	mov	r7, r0
 8009ece:	4616      	mov	r6, r2
 8009ed0:	f109 0501 	add.w	r5, r9, #1
 8009ed4:	42ab      	cmp	r3, r5
 8009ed6:	db32      	blt.n	8009f3e <__lshift+0x86>
 8009ed8:	4638      	mov	r0, r7
 8009eda:	f7ff fe2c 	bl	8009b36 <_Balloc>
 8009ede:	2300      	movs	r3, #0
 8009ee0:	4680      	mov	r8, r0
 8009ee2:	f100 0114 	add.w	r1, r0, #20
 8009ee6:	461a      	mov	r2, r3
 8009ee8:	4553      	cmp	r3, sl
 8009eea:	db2b      	blt.n	8009f44 <__lshift+0x8c>
 8009eec:	6920      	ldr	r0, [r4, #16]
 8009eee:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009ef2:	f104 0314 	add.w	r3, r4, #20
 8009ef6:	f016 021f 	ands.w	r2, r6, #31
 8009efa:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009efe:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009f02:	d025      	beq.n	8009f50 <__lshift+0x98>
 8009f04:	f1c2 0e20 	rsb	lr, r2, #32
 8009f08:	2000      	movs	r0, #0
 8009f0a:	681e      	ldr	r6, [r3, #0]
 8009f0c:	468a      	mov	sl, r1
 8009f0e:	4096      	lsls	r6, r2
 8009f10:	4330      	orrs	r0, r6
 8009f12:	f84a 0b04 	str.w	r0, [sl], #4
 8009f16:	f853 0b04 	ldr.w	r0, [r3], #4
 8009f1a:	459c      	cmp	ip, r3
 8009f1c:	fa20 f00e 	lsr.w	r0, r0, lr
 8009f20:	d814      	bhi.n	8009f4c <__lshift+0x94>
 8009f22:	6048      	str	r0, [r1, #4]
 8009f24:	b108      	cbz	r0, 8009f2a <__lshift+0x72>
 8009f26:	f109 0502 	add.w	r5, r9, #2
 8009f2a:	3d01      	subs	r5, #1
 8009f2c:	4638      	mov	r0, r7
 8009f2e:	f8c8 5010 	str.w	r5, [r8, #16]
 8009f32:	4621      	mov	r1, r4
 8009f34:	f7ff fe33 	bl	8009b9e <_Bfree>
 8009f38:	4640      	mov	r0, r8
 8009f3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009f3e:	3101      	adds	r1, #1
 8009f40:	005b      	lsls	r3, r3, #1
 8009f42:	e7c7      	b.n	8009ed4 <__lshift+0x1c>
 8009f44:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8009f48:	3301      	adds	r3, #1
 8009f4a:	e7cd      	b.n	8009ee8 <__lshift+0x30>
 8009f4c:	4651      	mov	r1, sl
 8009f4e:	e7dc      	b.n	8009f0a <__lshift+0x52>
 8009f50:	3904      	subs	r1, #4
 8009f52:	f853 2b04 	ldr.w	r2, [r3], #4
 8009f56:	f841 2f04 	str.w	r2, [r1, #4]!
 8009f5a:	459c      	cmp	ip, r3
 8009f5c:	d8f9      	bhi.n	8009f52 <__lshift+0x9a>
 8009f5e:	e7e4      	b.n	8009f2a <__lshift+0x72>

08009f60 <__mcmp>:
 8009f60:	6903      	ldr	r3, [r0, #16]
 8009f62:	690a      	ldr	r2, [r1, #16]
 8009f64:	1a9b      	subs	r3, r3, r2
 8009f66:	b530      	push	{r4, r5, lr}
 8009f68:	d10c      	bne.n	8009f84 <__mcmp+0x24>
 8009f6a:	0092      	lsls	r2, r2, #2
 8009f6c:	3014      	adds	r0, #20
 8009f6e:	3114      	adds	r1, #20
 8009f70:	1884      	adds	r4, r0, r2
 8009f72:	4411      	add	r1, r2
 8009f74:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009f78:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009f7c:	4295      	cmp	r5, r2
 8009f7e:	d003      	beq.n	8009f88 <__mcmp+0x28>
 8009f80:	d305      	bcc.n	8009f8e <__mcmp+0x2e>
 8009f82:	2301      	movs	r3, #1
 8009f84:	4618      	mov	r0, r3
 8009f86:	bd30      	pop	{r4, r5, pc}
 8009f88:	42a0      	cmp	r0, r4
 8009f8a:	d3f3      	bcc.n	8009f74 <__mcmp+0x14>
 8009f8c:	e7fa      	b.n	8009f84 <__mcmp+0x24>
 8009f8e:	f04f 33ff 	mov.w	r3, #4294967295
 8009f92:	e7f7      	b.n	8009f84 <__mcmp+0x24>

08009f94 <__mdiff>:
 8009f94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009f98:	460d      	mov	r5, r1
 8009f9a:	4607      	mov	r7, r0
 8009f9c:	4611      	mov	r1, r2
 8009f9e:	4628      	mov	r0, r5
 8009fa0:	4614      	mov	r4, r2
 8009fa2:	f7ff ffdd 	bl	8009f60 <__mcmp>
 8009fa6:	1e06      	subs	r6, r0, #0
 8009fa8:	d108      	bne.n	8009fbc <__mdiff+0x28>
 8009faa:	4631      	mov	r1, r6
 8009fac:	4638      	mov	r0, r7
 8009fae:	f7ff fdc2 	bl	8009b36 <_Balloc>
 8009fb2:	2301      	movs	r3, #1
 8009fb4:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8009fb8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009fbc:	bfa4      	itt	ge
 8009fbe:	4623      	movge	r3, r4
 8009fc0:	462c      	movge	r4, r5
 8009fc2:	4638      	mov	r0, r7
 8009fc4:	6861      	ldr	r1, [r4, #4]
 8009fc6:	bfa6      	itte	ge
 8009fc8:	461d      	movge	r5, r3
 8009fca:	2600      	movge	r6, #0
 8009fcc:	2601      	movlt	r6, #1
 8009fce:	f7ff fdb2 	bl	8009b36 <_Balloc>
 8009fd2:	692b      	ldr	r3, [r5, #16]
 8009fd4:	60c6      	str	r6, [r0, #12]
 8009fd6:	6926      	ldr	r6, [r4, #16]
 8009fd8:	f105 0914 	add.w	r9, r5, #20
 8009fdc:	f104 0214 	add.w	r2, r4, #20
 8009fe0:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8009fe4:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8009fe8:	f100 0514 	add.w	r5, r0, #20
 8009fec:	f04f 0e00 	mov.w	lr, #0
 8009ff0:	f852 ab04 	ldr.w	sl, [r2], #4
 8009ff4:	f859 4b04 	ldr.w	r4, [r9], #4
 8009ff8:	fa1e f18a 	uxtah	r1, lr, sl
 8009ffc:	b2a3      	uxth	r3, r4
 8009ffe:	1ac9      	subs	r1, r1, r3
 800a000:	0c23      	lsrs	r3, r4, #16
 800a002:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800a006:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800a00a:	b289      	uxth	r1, r1
 800a00c:	ea4f 4e23 	mov.w	lr, r3, asr #16
 800a010:	45c8      	cmp	r8, r9
 800a012:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800a016:	4694      	mov	ip, r2
 800a018:	f845 3b04 	str.w	r3, [r5], #4
 800a01c:	d8e8      	bhi.n	8009ff0 <__mdiff+0x5c>
 800a01e:	45bc      	cmp	ip, r7
 800a020:	d304      	bcc.n	800a02c <__mdiff+0x98>
 800a022:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800a026:	b183      	cbz	r3, 800a04a <__mdiff+0xb6>
 800a028:	6106      	str	r6, [r0, #16]
 800a02a:	e7c5      	b.n	8009fb8 <__mdiff+0x24>
 800a02c:	f85c 1b04 	ldr.w	r1, [ip], #4
 800a030:	fa1e f381 	uxtah	r3, lr, r1
 800a034:	141a      	asrs	r2, r3, #16
 800a036:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800a03a:	b29b      	uxth	r3, r3
 800a03c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a040:	ea4f 4e22 	mov.w	lr, r2, asr #16
 800a044:	f845 3b04 	str.w	r3, [r5], #4
 800a048:	e7e9      	b.n	800a01e <__mdiff+0x8a>
 800a04a:	3e01      	subs	r6, #1
 800a04c:	e7e9      	b.n	800a022 <__mdiff+0x8e>

0800a04e <__d2b>:
 800a04e:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a052:	460e      	mov	r6, r1
 800a054:	2101      	movs	r1, #1
 800a056:	ec59 8b10 	vmov	r8, r9, d0
 800a05a:	4615      	mov	r5, r2
 800a05c:	f7ff fd6b 	bl	8009b36 <_Balloc>
 800a060:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800a064:	4607      	mov	r7, r0
 800a066:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a06a:	bb34      	cbnz	r4, 800a0ba <__d2b+0x6c>
 800a06c:	9301      	str	r3, [sp, #4]
 800a06e:	f1b8 0300 	subs.w	r3, r8, #0
 800a072:	d027      	beq.n	800a0c4 <__d2b+0x76>
 800a074:	a802      	add	r0, sp, #8
 800a076:	f840 3d08 	str.w	r3, [r0, #-8]!
 800a07a:	f7ff fe01 	bl	8009c80 <__lo0bits>
 800a07e:	9900      	ldr	r1, [sp, #0]
 800a080:	b1f0      	cbz	r0, 800a0c0 <__d2b+0x72>
 800a082:	9a01      	ldr	r2, [sp, #4]
 800a084:	f1c0 0320 	rsb	r3, r0, #32
 800a088:	fa02 f303 	lsl.w	r3, r2, r3
 800a08c:	430b      	orrs	r3, r1
 800a08e:	40c2      	lsrs	r2, r0
 800a090:	617b      	str	r3, [r7, #20]
 800a092:	9201      	str	r2, [sp, #4]
 800a094:	9b01      	ldr	r3, [sp, #4]
 800a096:	61bb      	str	r3, [r7, #24]
 800a098:	2b00      	cmp	r3, #0
 800a09a:	bf14      	ite	ne
 800a09c:	2102      	movne	r1, #2
 800a09e:	2101      	moveq	r1, #1
 800a0a0:	6139      	str	r1, [r7, #16]
 800a0a2:	b1c4      	cbz	r4, 800a0d6 <__d2b+0x88>
 800a0a4:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800a0a8:	4404      	add	r4, r0
 800a0aa:	6034      	str	r4, [r6, #0]
 800a0ac:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800a0b0:	6028      	str	r0, [r5, #0]
 800a0b2:	4638      	mov	r0, r7
 800a0b4:	b003      	add	sp, #12
 800a0b6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a0ba:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a0be:	e7d5      	b.n	800a06c <__d2b+0x1e>
 800a0c0:	6179      	str	r1, [r7, #20]
 800a0c2:	e7e7      	b.n	800a094 <__d2b+0x46>
 800a0c4:	a801      	add	r0, sp, #4
 800a0c6:	f7ff fddb 	bl	8009c80 <__lo0bits>
 800a0ca:	9b01      	ldr	r3, [sp, #4]
 800a0cc:	617b      	str	r3, [r7, #20]
 800a0ce:	2101      	movs	r1, #1
 800a0d0:	6139      	str	r1, [r7, #16]
 800a0d2:	3020      	adds	r0, #32
 800a0d4:	e7e5      	b.n	800a0a2 <__d2b+0x54>
 800a0d6:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800a0da:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800a0de:	6030      	str	r0, [r6, #0]
 800a0e0:	6918      	ldr	r0, [r3, #16]
 800a0e2:	f7ff fdae 	bl	8009c42 <__hi0bits>
 800a0e6:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800a0ea:	e7e1      	b.n	800a0b0 <__d2b+0x62>

0800a0ec <_calloc_r>:
 800a0ec:	b538      	push	{r3, r4, r5, lr}
 800a0ee:	fb02 f401 	mul.w	r4, r2, r1
 800a0f2:	4621      	mov	r1, r4
 800a0f4:	f000 f856 	bl	800a1a4 <_malloc_r>
 800a0f8:	4605      	mov	r5, r0
 800a0fa:	b118      	cbz	r0, 800a104 <_calloc_r+0x18>
 800a0fc:	4622      	mov	r2, r4
 800a0fe:	2100      	movs	r1, #0
 800a100:	f7fd fe87 	bl	8007e12 <memset>
 800a104:	4628      	mov	r0, r5
 800a106:	bd38      	pop	{r3, r4, r5, pc}

0800a108 <_free_r>:
 800a108:	b538      	push	{r3, r4, r5, lr}
 800a10a:	4605      	mov	r5, r0
 800a10c:	2900      	cmp	r1, #0
 800a10e:	d045      	beq.n	800a19c <_free_r+0x94>
 800a110:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a114:	1f0c      	subs	r4, r1, #4
 800a116:	2b00      	cmp	r3, #0
 800a118:	bfb8      	it	lt
 800a11a:	18e4      	addlt	r4, r4, r3
 800a11c:	f000 fa98 	bl	800a650 <__malloc_lock>
 800a120:	4a1f      	ldr	r2, [pc, #124]	; (800a1a0 <_free_r+0x98>)
 800a122:	6813      	ldr	r3, [r2, #0]
 800a124:	4610      	mov	r0, r2
 800a126:	b933      	cbnz	r3, 800a136 <_free_r+0x2e>
 800a128:	6063      	str	r3, [r4, #4]
 800a12a:	6014      	str	r4, [r2, #0]
 800a12c:	4628      	mov	r0, r5
 800a12e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a132:	f000 ba8e 	b.w	800a652 <__malloc_unlock>
 800a136:	42a3      	cmp	r3, r4
 800a138:	d90c      	bls.n	800a154 <_free_r+0x4c>
 800a13a:	6821      	ldr	r1, [r4, #0]
 800a13c:	1862      	adds	r2, r4, r1
 800a13e:	4293      	cmp	r3, r2
 800a140:	bf04      	itt	eq
 800a142:	681a      	ldreq	r2, [r3, #0]
 800a144:	685b      	ldreq	r3, [r3, #4]
 800a146:	6063      	str	r3, [r4, #4]
 800a148:	bf04      	itt	eq
 800a14a:	1852      	addeq	r2, r2, r1
 800a14c:	6022      	streq	r2, [r4, #0]
 800a14e:	6004      	str	r4, [r0, #0]
 800a150:	e7ec      	b.n	800a12c <_free_r+0x24>
 800a152:	4613      	mov	r3, r2
 800a154:	685a      	ldr	r2, [r3, #4]
 800a156:	b10a      	cbz	r2, 800a15c <_free_r+0x54>
 800a158:	42a2      	cmp	r2, r4
 800a15a:	d9fa      	bls.n	800a152 <_free_r+0x4a>
 800a15c:	6819      	ldr	r1, [r3, #0]
 800a15e:	1858      	adds	r0, r3, r1
 800a160:	42a0      	cmp	r0, r4
 800a162:	d10b      	bne.n	800a17c <_free_r+0x74>
 800a164:	6820      	ldr	r0, [r4, #0]
 800a166:	4401      	add	r1, r0
 800a168:	1858      	adds	r0, r3, r1
 800a16a:	4282      	cmp	r2, r0
 800a16c:	6019      	str	r1, [r3, #0]
 800a16e:	d1dd      	bne.n	800a12c <_free_r+0x24>
 800a170:	6810      	ldr	r0, [r2, #0]
 800a172:	6852      	ldr	r2, [r2, #4]
 800a174:	605a      	str	r2, [r3, #4]
 800a176:	4401      	add	r1, r0
 800a178:	6019      	str	r1, [r3, #0]
 800a17a:	e7d7      	b.n	800a12c <_free_r+0x24>
 800a17c:	d902      	bls.n	800a184 <_free_r+0x7c>
 800a17e:	230c      	movs	r3, #12
 800a180:	602b      	str	r3, [r5, #0]
 800a182:	e7d3      	b.n	800a12c <_free_r+0x24>
 800a184:	6820      	ldr	r0, [r4, #0]
 800a186:	1821      	adds	r1, r4, r0
 800a188:	428a      	cmp	r2, r1
 800a18a:	bf04      	itt	eq
 800a18c:	6811      	ldreq	r1, [r2, #0]
 800a18e:	6852      	ldreq	r2, [r2, #4]
 800a190:	6062      	str	r2, [r4, #4]
 800a192:	bf04      	itt	eq
 800a194:	1809      	addeq	r1, r1, r0
 800a196:	6021      	streq	r1, [r4, #0]
 800a198:	605c      	str	r4, [r3, #4]
 800a19a:	e7c7      	b.n	800a12c <_free_r+0x24>
 800a19c:	bd38      	pop	{r3, r4, r5, pc}
 800a19e:	bf00      	nop
 800a1a0:	20000ad0 	.word	0x20000ad0

0800a1a4 <_malloc_r>:
 800a1a4:	b570      	push	{r4, r5, r6, lr}
 800a1a6:	1ccd      	adds	r5, r1, #3
 800a1a8:	f025 0503 	bic.w	r5, r5, #3
 800a1ac:	3508      	adds	r5, #8
 800a1ae:	2d0c      	cmp	r5, #12
 800a1b0:	bf38      	it	cc
 800a1b2:	250c      	movcc	r5, #12
 800a1b4:	2d00      	cmp	r5, #0
 800a1b6:	4606      	mov	r6, r0
 800a1b8:	db01      	blt.n	800a1be <_malloc_r+0x1a>
 800a1ba:	42a9      	cmp	r1, r5
 800a1bc:	d903      	bls.n	800a1c6 <_malloc_r+0x22>
 800a1be:	230c      	movs	r3, #12
 800a1c0:	6033      	str	r3, [r6, #0]
 800a1c2:	2000      	movs	r0, #0
 800a1c4:	bd70      	pop	{r4, r5, r6, pc}
 800a1c6:	f000 fa43 	bl	800a650 <__malloc_lock>
 800a1ca:	4a21      	ldr	r2, [pc, #132]	; (800a250 <_malloc_r+0xac>)
 800a1cc:	6814      	ldr	r4, [r2, #0]
 800a1ce:	4621      	mov	r1, r4
 800a1d0:	b991      	cbnz	r1, 800a1f8 <_malloc_r+0x54>
 800a1d2:	4c20      	ldr	r4, [pc, #128]	; (800a254 <_malloc_r+0xb0>)
 800a1d4:	6823      	ldr	r3, [r4, #0]
 800a1d6:	b91b      	cbnz	r3, 800a1e0 <_malloc_r+0x3c>
 800a1d8:	4630      	mov	r0, r6
 800a1da:	f000 f97d 	bl	800a4d8 <_sbrk_r>
 800a1de:	6020      	str	r0, [r4, #0]
 800a1e0:	4629      	mov	r1, r5
 800a1e2:	4630      	mov	r0, r6
 800a1e4:	f000 f978 	bl	800a4d8 <_sbrk_r>
 800a1e8:	1c43      	adds	r3, r0, #1
 800a1ea:	d124      	bne.n	800a236 <_malloc_r+0x92>
 800a1ec:	230c      	movs	r3, #12
 800a1ee:	6033      	str	r3, [r6, #0]
 800a1f0:	4630      	mov	r0, r6
 800a1f2:	f000 fa2e 	bl	800a652 <__malloc_unlock>
 800a1f6:	e7e4      	b.n	800a1c2 <_malloc_r+0x1e>
 800a1f8:	680b      	ldr	r3, [r1, #0]
 800a1fa:	1b5b      	subs	r3, r3, r5
 800a1fc:	d418      	bmi.n	800a230 <_malloc_r+0x8c>
 800a1fe:	2b0b      	cmp	r3, #11
 800a200:	d90f      	bls.n	800a222 <_malloc_r+0x7e>
 800a202:	600b      	str	r3, [r1, #0]
 800a204:	50cd      	str	r5, [r1, r3]
 800a206:	18cc      	adds	r4, r1, r3
 800a208:	4630      	mov	r0, r6
 800a20a:	f000 fa22 	bl	800a652 <__malloc_unlock>
 800a20e:	f104 000b 	add.w	r0, r4, #11
 800a212:	1d23      	adds	r3, r4, #4
 800a214:	f020 0007 	bic.w	r0, r0, #7
 800a218:	1ac3      	subs	r3, r0, r3
 800a21a:	d0d3      	beq.n	800a1c4 <_malloc_r+0x20>
 800a21c:	425a      	negs	r2, r3
 800a21e:	50e2      	str	r2, [r4, r3]
 800a220:	e7d0      	b.n	800a1c4 <_malloc_r+0x20>
 800a222:	428c      	cmp	r4, r1
 800a224:	684b      	ldr	r3, [r1, #4]
 800a226:	bf16      	itet	ne
 800a228:	6063      	strne	r3, [r4, #4]
 800a22a:	6013      	streq	r3, [r2, #0]
 800a22c:	460c      	movne	r4, r1
 800a22e:	e7eb      	b.n	800a208 <_malloc_r+0x64>
 800a230:	460c      	mov	r4, r1
 800a232:	6849      	ldr	r1, [r1, #4]
 800a234:	e7cc      	b.n	800a1d0 <_malloc_r+0x2c>
 800a236:	1cc4      	adds	r4, r0, #3
 800a238:	f024 0403 	bic.w	r4, r4, #3
 800a23c:	42a0      	cmp	r0, r4
 800a23e:	d005      	beq.n	800a24c <_malloc_r+0xa8>
 800a240:	1a21      	subs	r1, r4, r0
 800a242:	4630      	mov	r0, r6
 800a244:	f000 f948 	bl	800a4d8 <_sbrk_r>
 800a248:	3001      	adds	r0, #1
 800a24a:	d0cf      	beq.n	800a1ec <_malloc_r+0x48>
 800a24c:	6025      	str	r5, [r4, #0]
 800a24e:	e7db      	b.n	800a208 <_malloc_r+0x64>
 800a250:	20000ad0 	.word	0x20000ad0
 800a254:	20000ad4 	.word	0x20000ad4

0800a258 <__sfputc_r>:
 800a258:	6893      	ldr	r3, [r2, #8]
 800a25a:	3b01      	subs	r3, #1
 800a25c:	2b00      	cmp	r3, #0
 800a25e:	b410      	push	{r4}
 800a260:	6093      	str	r3, [r2, #8]
 800a262:	da08      	bge.n	800a276 <__sfputc_r+0x1e>
 800a264:	6994      	ldr	r4, [r2, #24]
 800a266:	42a3      	cmp	r3, r4
 800a268:	db01      	blt.n	800a26e <__sfputc_r+0x16>
 800a26a:	290a      	cmp	r1, #10
 800a26c:	d103      	bne.n	800a276 <__sfputc_r+0x1e>
 800a26e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a272:	f7fe bb5d 	b.w	8008930 <__swbuf_r>
 800a276:	6813      	ldr	r3, [r2, #0]
 800a278:	1c58      	adds	r0, r3, #1
 800a27a:	6010      	str	r0, [r2, #0]
 800a27c:	7019      	strb	r1, [r3, #0]
 800a27e:	4608      	mov	r0, r1
 800a280:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a284:	4770      	bx	lr

0800a286 <__sfputs_r>:
 800a286:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a288:	4606      	mov	r6, r0
 800a28a:	460f      	mov	r7, r1
 800a28c:	4614      	mov	r4, r2
 800a28e:	18d5      	adds	r5, r2, r3
 800a290:	42ac      	cmp	r4, r5
 800a292:	d101      	bne.n	800a298 <__sfputs_r+0x12>
 800a294:	2000      	movs	r0, #0
 800a296:	e007      	b.n	800a2a8 <__sfputs_r+0x22>
 800a298:	463a      	mov	r2, r7
 800a29a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a29e:	4630      	mov	r0, r6
 800a2a0:	f7ff ffda 	bl	800a258 <__sfputc_r>
 800a2a4:	1c43      	adds	r3, r0, #1
 800a2a6:	d1f3      	bne.n	800a290 <__sfputs_r+0xa>
 800a2a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a2ac <_vfiprintf_r>:
 800a2ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a2b0:	460c      	mov	r4, r1
 800a2b2:	b09d      	sub	sp, #116	; 0x74
 800a2b4:	4617      	mov	r7, r2
 800a2b6:	461d      	mov	r5, r3
 800a2b8:	4606      	mov	r6, r0
 800a2ba:	b118      	cbz	r0, 800a2c4 <_vfiprintf_r+0x18>
 800a2bc:	6983      	ldr	r3, [r0, #24]
 800a2be:	b90b      	cbnz	r3, 800a2c4 <_vfiprintf_r+0x18>
 800a2c0:	f7ff fb2a 	bl	8009918 <__sinit>
 800a2c4:	4b7c      	ldr	r3, [pc, #496]	; (800a4b8 <_vfiprintf_r+0x20c>)
 800a2c6:	429c      	cmp	r4, r3
 800a2c8:	d158      	bne.n	800a37c <_vfiprintf_r+0xd0>
 800a2ca:	6874      	ldr	r4, [r6, #4]
 800a2cc:	89a3      	ldrh	r3, [r4, #12]
 800a2ce:	0718      	lsls	r0, r3, #28
 800a2d0:	d55e      	bpl.n	800a390 <_vfiprintf_r+0xe4>
 800a2d2:	6923      	ldr	r3, [r4, #16]
 800a2d4:	2b00      	cmp	r3, #0
 800a2d6:	d05b      	beq.n	800a390 <_vfiprintf_r+0xe4>
 800a2d8:	2300      	movs	r3, #0
 800a2da:	9309      	str	r3, [sp, #36]	; 0x24
 800a2dc:	2320      	movs	r3, #32
 800a2de:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a2e2:	2330      	movs	r3, #48	; 0x30
 800a2e4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a2e8:	9503      	str	r5, [sp, #12]
 800a2ea:	f04f 0b01 	mov.w	fp, #1
 800a2ee:	46b8      	mov	r8, r7
 800a2f0:	4645      	mov	r5, r8
 800a2f2:	f815 3b01 	ldrb.w	r3, [r5], #1
 800a2f6:	b10b      	cbz	r3, 800a2fc <_vfiprintf_r+0x50>
 800a2f8:	2b25      	cmp	r3, #37	; 0x25
 800a2fa:	d154      	bne.n	800a3a6 <_vfiprintf_r+0xfa>
 800a2fc:	ebb8 0a07 	subs.w	sl, r8, r7
 800a300:	d00b      	beq.n	800a31a <_vfiprintf_r+0x6e>
 800a302:	4653      	mov	r3, sl
 800a304:	463a      	mov	r2, r7
 800a306:	4621      	mov	r1, r4
 800a308:	4630      	mov	r0, r6
 800a30a:	f7ff ffbc 	bl	800a286 <__sfputs_r>
 800a30e:	3001      	adds	r0, #1
 800a310:	f000 80c2 	beq.w	800a498 <_vfiprintf_r+0x1ec>
 800a314:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a316:	4453      	add	r3, sl
 800a318:	9309      	str	r3, [sp, #36]	; 0x24
 800a31a:	f898 3000 	ldrb.w	r3, [r8]
 800a31e:	2b00      	cmp	r3, #0
 800a320:	f000 80ba 	beq.w	800a498 <_vfiprintf_r+0x1ec>
 800a324:	2300      	movs	r3, #0
 800a326:	f04f 32ff 	mov.w	r2, #4294967295
 800a32a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a32e:	9304      	str	r3, [sp, #16]
 800a330:	9307      	str	r3, [sp, #28]
 800a332:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a336:	931a      	str	r3, [sp, #104]	; 0x68
 800a338:	46a8      	mov	r8, r5
 800a33a:	2205      	movs	r2, #5
 800a33c:	f818 1b01 	ldrb.w	r1, [r8], #1
 800a340:	485e      	ldr	r0, [pc, #376]	; (800a4bc <_vfiprintf_r+0x210>)
 800a342:	f7f5 ff4d 	bl	80001e0 <memchr>
 800a346:	9b04      	ldr	r3, [sp, #16]
 800a348:	bb78      	cbnz	r0, 800a3aa <_vfiprintf_r+0xfe>
 800a34a:	06d9      	lsls	r1, r3, #27
 800a34c:	bf44      	itt	mi
 800a34e:	2220      	movmi	r2, #32
 800a350:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800a354:	071a      	lsls	r2, r3, #28
 800a356:	bf44      	itt	mi
 800a358:	222b      	movmi	r2, #43	; 0x2b
 800a35a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800a35e:	782a      	ldrb	r2, [r5, #0]
 800a360:	2a2a      	cmp	r2, #42	; 0x2a
 800a362:	d02a      	beq.n	800a3ba <_vfiprintf_r+0x10e>
 800a364:	9a07      	ldr	r2, [sp, #28]
 800a366:	46a8      	mov	r8, r5
 800a368:	2000      	movs	r0, #0
 800a36a:	250a      	movs	r5, #10
 800a36c:	4641      	mov	r1, r8
 800a36e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a372:	3b30      	subs	r3, #48	; 0x30
 800a374:	2b09      	cmp	r3, #9
 800a376:	d969      	bls.n	800a44c <_vfiprintf_r+0x1a0>
 800a378:	b360      	cbz	r0, 800a3d4 <_vfiprintf_r+0x128>
 800a37a:	e024      	b.n	800a3c6 <_vfiprintf_r+0x11a>
 800a37c:	4b50      	ldr	r3, [pc, #320]	; (800a4c0 <_vfiprintf_r+0x214>)
 800a37e:	429c      	cmp	r4, r3
 800a380:	d101      	bne.n	800a386 <_vfiprintf_r+0xda>
 800a382:	68b4      	ldr	r4, [r6, #8]
 800a384:	e7a2      	b.n	800a2cc <_vfiprintf_r+0x20>
 800a386:	4b4f      	ldr	r3, [pc, #316]	; (800a4c4 <_vfiprintf_r+0x218>)
 800a388:	429c      	cmp	r4, r3
 800a38a:	bf08      	it	eq
 800a38c:	68f4      	ldreq	r4, [r6, #12]
 800a38e:	e79d      	b.n	800a2cc <_vfiprintf_r+0x20>
 800a390:	4621      	mov	r1, r4
 800a392:	4630      	mov	r0, r6
 800a394:	f7fe fb1e 	bl	80089d4 <__swsetup_r>
 800a398:	2800      	cmp	r0, #0
 800a39a:	d09d      	beq.n	800a2d8 <_vfiprintf_r+0x2c>
 800a39c:	f04f 30ff 	mov.w	r0, #4294967295
 800a3a0:	b01d      	add	sp, #116	; 0x74
 800a3a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a3a6:	46a8      	mov	r8, r5
 800a3a8:	e7a2      	b.n	800a2f0 <_vfiprintf_r+0x44>
 800a3aa:	4a44      	ldr	r2, [pc, #272]	; (800a4bc <_vfiprintf_r+0x210>)
 800a3ac:	1a80      	subs	r0, r0, r2
 800a3ae:	fa0b f000 	lsl.w	r0, fp, r0
 800a3b2:	4318      	orrs	r0, r3
 800a3b4:	9004      	str	r0, [sp, #16]
 800a3b6:	4645      	mov	r5, r8
 800a3b8:	e7be      	b.n	800a338 <_vfiprintf_r+0x8c>
 800a3ba:	9a03      	ldr	r2, [sp, #12]
 800a3bc:	1d11      	adds	r1, r2, #4
 800a3be:	6812      	ldr	r2, [r2, #0]
 800a3c0:	9103      	str	r1, [sp, #12]
 800a3c2:	2a00      	cmp	r2, #0
 800a3c4:	db01      	blt.n	800a3ca <_vfiprintf_r+0x11e>
 800a3c6:	9207      	str	r2, [sp, #28]
 800a3c8:	e004      	b.n	800a3d4 <_vfiprintf_r+0x128>
 800a3ca:	4252      	negs	r2, r2
 800a3cc:	f043 0302 	orr.w	r3, r3, #2
 800a3d0:	9207      	str	r2, [sp, #28]
 800a3d2:	9304      	str	r3, [sp, #16]
 800a3d4:	f898 3000 	ldrb.w	r3, [r8]
 800a3d8:	2b2e      	cmp	r3, #46	; 0x2e
 800a3da:	d10e      	bne.n	800a3fa <_vfiprintf_r+0x14e>
 800a3dc:	f898 3001 	ldrb.w	r3, [r8, #1]
 800a3e0:	2b2a      	cmp	r3, #42	; 0x2a
 800a3e2:	d138      	bne.n	800a456 <_vfiprintf_r+0x1aa>
 800a3e4:	9b03      	ldr	r3, [sp, #12]
 800a3e6:	1d1a      	adds	r2, r3, #4
 800a3e8:	681b      	ldr	r3, [r3, #0]
 800a3ea:	9203      	str	r2, [sp, #12]
 800a3ec:	2b00      	cmp	r3, #0
 800a3ee:	bfb8      	it	lt
 800a3f0:	f04f 33ff 	movlt.w	r3, #4294967295
 800a3f4:	f108 0802 	add.w	r8, r8, #2
 800a3f8:	9305      	str	r3, [sp, #20]
 800a3fa:	4d33      	ldr	r5, [pc, #204]	; (800a4c8 <_vfiprintf_r+0x21c>)
 800a3fc:	f898 1000 	ldrb.w	r1, [r8]
 800a400:	2203      	movs	r2, #3
 800a402:	4628      	mov	r0, r5
 800a404:	f7f5 feec 	bl	80001e0 <memchr>
 800a408:	b140      	cbz	r0, 800a41c <_vfiprintf_r+0x170>
 800a40a:	2340      	movs	r3, #64	; 0x40
 800a40c:	1b40      	subs	r0, r0, r5
 800a40e:	fa03 f000 	lsl.w	r0, r3, r0
 800a412:	9b04      	ldr	r3, [sp, #16]
 800a414:	4303      	orrs	r3, r0
 800a416:	f108 0801 	add.w	r8, r8, #1
 800a41a:	9304      	str	r3, [sp, #16]
 800a41c:	f898 1000 	ldrb.w	r1, [r8]
 800a420:	482a      	ldr	r0, [pc, #168]	; (800a4cc <_vfiprintf_r+0x220>)
 800a422:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a426:	2206      	movs	r2, #6
 800a428:	f108 0701 	add.w	r7, r8, #1
 800a42c:	f7f5 fed8 	bl	80001e0 <memchr>
 800a430:	2800      	cmp	r0, #0
 800a432:	d037      	beq.n	800a4a4 <_vfiprintf_r+0x1f8>
 800a434:	4b26      	ldr	r3, [pc, #152]	; (800a4d0 <_vfiprintf_r+0x224>)
 800a436:	bb1b      	cbnz	r3, 800a480 <_vfiprintf_r+0x1d4>
 800a438:	9b03      	ldr	r3, [sp, #12]
 800a43a:	3307      	adds	r3, #7
 800a43c:	f023 0307 	bic.w	r3, r3, #7
 800a440:	3308      	adds	r3, #8
 800a442:	9303      	str	r3, [sp, #12]
 800a444:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a446:	444b      	add	r3, r9
 800a448:	9309      	str	r3, [sp, #36]	; 0x24
 800a44a:	e750      	b.n	800a2ee <_vfiprintf_r+0x42>
 800a44c:	fb05 3202 	mla	r2, r5, r2, r3
 800a450:	2001      	movs	r0, #1
 800a452:	4688      	mov	r8, r1
 800a454:	e78a      	b.n	800a36c <_vfiprintf_r+0xc0>
 800a456:	2300      	movs	r3, #0
 800a458:	f108 0801 	add.w	r8, r8, #1
 800a45c:	9305      	str	r3, [sp, #20]
 800a45e:	4619      	mov	r1, r3
 800a460:	250a      	movs	r5, #10
 800a462:	4640      	mov	r0, r8
 800a464:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a468:	3a30      	subs	r2, #48	; 0x30
 800a46a:	2a09      	cmp	r2, #9
 800a46c:	d903      	bls.n	800a476 <_vfiprintf_r+0x1ca>
 800a46e:	2b00      	cmp	r3, #0
 800a470:	d0c3      	beq.n	800a3fa <_vfiprintf_r+0x14e>
 800a472:	9105      	str	r1, [sp, #20]
 800a474:	e7c1      	b.n	800a3fa <_vfiprintf_r+0x14e>
 800a476:	fb05 2101 	mla	r1, r5, r1, r2
 800a47a:	2301      	movs	r3, #1
 800a47c:	4680      	mov	r8, r0
 800a47e:	e7f0      	b.n	800a462 <_vfiprintf_r+0x1b6>
 800a480:	ab03      	add	r3, sp, #12
 800a482:	9300      	str	r3, [sp, #0]
 800a484:	4622      	mov	r2, r4
 800a486:	4b13      	ldr	r3, [pc, #76]	; (800a4d4 <_vfiprintf_r+0x228>)
 800a488:	a904      	add	r1, sp, #16
 800a48a:	4630      	mov	r0, r6
 800a48c:	f7fd fd5e 	bl	8007f4c <_printf_float>
 800a490:	f1b0 3fff 	cmp.w	r0, #4294967295
 800a494:	4681      	mov	r9, r0
 800a496:	d1d5      	bne.n	800a444 <_vfiprintf_r+0x198>
 800a498:	89a3      	ldrh	r3, [r4, #12]
 800a49a:	065b      	lsls	r3, r3, #25
 800a49c:	f53f af7e 	bmi.w	800a39c <_vfiprintf_r+0xf0>
 800a4a0:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a4a2:	e77d      	b.n	800a3a0 <_vfiprintf_r+0xf4>
 800a4a4:	ab03      	add	r3, sp, #12
 800a4a6:	9300      	str	r3, [sp, #0]
 800a4a8:	4622      	mov	r2, r4
 800a4aa:	4b0a      	ldr	r3, [pc, #40]	; (800a4d4 <_vfiprintf_r+0x228>)
 800a4ac:	a904      	add	r1, sp, #16
 800a4ae:	4630      	mov	r0, r6
 800a4b0:	f7fe f802 	bl	80084b8 <_printf_i>
 800a4b4:	e7ec      	b.n	800a490 <_vfiprintf_r+0x1e4>
 800a4b6:	bf00      	nop
 800a4b8:	0800a754 	.word	0x0800a754
 800a4bc:	0800a894 	.word	0x0800a894
 800a4c0:	0800a774 	.word	0x0800a774
 800a4c4:	0800a734 	.word	0x0800a734
 800a4c8:	0800a89a 	.word	0x0800a89a
 800a4cc:	0800a89e 	.word	0x0800a89e
 800a4d0:	08007f4d 	.word	0x08007f4d
 800a4d4:	0800a287 	.word	0x0800a287

0800a4d8 <_sbrk_r>:
 800a4d8:	b538      	push	{r3, r4, r5, lr}
 800a4da:	4c06      	ldr	r4, [pc, #24]	; (800a4f4 <_sbrk_r+0x1c>)
 800a4dc:	2300      	movs	r3, #0
 800a4de:	4605      	mov	r5, r0
 800a4e0:	4608      	mov	r0, r1
 800a4e2:	6023      	str	r3, [r4, #0]
 800a4e4:	f7f8 fee8 	bl	80032b8 <_sbrk>
 800a4e8:	1c43      	adds	r3, r0, #1
 800a4ea:	d102      	bne.n	800a4f2 <_sbrk_r+0x1a>
 800a4ec:	6823      	ldr	r3, [r4, #0]
 800a4ee:	b103      	cbz	r3, 800a4f2 <_sbrk_r+0x1a>
 800a4f0:	602b      	str	r3, [r5, #0]
 800a4f2:	bd38      	pop	{r3, r4, r5, pc}
 800a4f4:	20001280 	.word	0x20001280

0800a4f8 <__sread>:
 800a4f8:	b510      	push	{r4, lr}
 800a4fa:	460c      	mov	r4, r1
 800a4fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a500:	f000 f8a8 	bl	800a654 <_read_r>
 800a504:	2800      	cmp	r0, #0
 800a506:	bfab      	itete	ge
 800a508:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800a50a:	89a3      	ldrhlt	r3, [r4, #12]
 800a50c:	181b      	addge	r3, r3, r0
 800a50e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a512:	bfac      	ite	ge
 800a514:	6563      	strge	r3, [r4, #84]	; 0x54
 800a516:	81a3      	strhlt	r3, [r4, #12]
 800a518:	bd10      	pop	{r4, pc}

0800a51a <__swrite>:
 800a51a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a51e:	461f      	mov	r7, r3
 800a520:	898b      	ldrh	r3, [r1, #12]
 800a522:	05db      	lsls	r3, r3, #23
 800a524:	4605      	mov	r5, r0
 800a526:	460c      	mov	r4, r1
 800a528:	4616      	mov	r6, r2
 800a52a:	d505      	bpl.n	800a538 <__swrite+0x1e>
 800a52c:	2302      	movs	r3, #2
 800a52e:	2200      	movs	r2, #0
 800a530:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a534:	f000 f868 	bl	800a608 <_lseek_r>
 800a538:	89a3      	ldrh	r3, [r4, #12]
 800a53a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a53e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a542:	81a3      	strh	r3, [r4, #12]
 800a544:	4632      	mov	r2, r6
 800a546:	463b      	mov	r3, r7
 800a548:	4628      	mov	r0, r5
 800a54a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a54e:	f000 b817 	b.w	800a580 <_write_r>

0800a552 <__sseek>:
 800a552:	b510      	push	{r4, lr}
 800a554:	460c      	mov	r4, r1
 800a556:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a55a:	f000 f855 	bl	800a608 <_lseek_r>
 800a55e:	1c43      	adds	r3, r0, #1
 800a560:	89a3      	ldrh	r3, [r4, #12]
 800a562:	bf15      	itete	ne
 800a564:	6560      	strne	r0, [r4, #84]	; 0x54
 800a566:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a56a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a56e:	81a3      	strheq	r3, [r4, #12]
 800a570:	bf18      	it	ne
 800a572:	81a3      	strhne	r3, [r4, #12]
 800a574:	bd10      	pop	{r4, pc}

0800a576 <__sclose>:
 800a576:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a57a:	f000 b813 	b.w	800a5a4 <_close_r>
	...

0800a580 <_write_r>:
 800a580:	b538      	push	{r3, r4, r5, lr}
 800a582:	4c07      	ldr	r4, [pc, #28]	; (800a5a0 <_write_r+0x20>)
 800a584:	4605      	mov	r5, r0
 800a586:	4608      	mov	r0, r1
 800a588:	4611      	mov	r1, r2
 800a58a:	2200      	movs	r2, #0
 800a58c:	6022      	str	r2, [r4, #0]
 800a58e:	461a      	mov	r2, r3
 800a590:	f7f6 fcc6 	bl	8000f20 <_write>
 800a594:	1c43      	adds	r3, r0, #1
 800a596:	d102      	bne.n	800a59e <_write_r+0x1e>
 800a598:	6823      	ldr	r3, [r4, #0]
 800a59a:	b103      	cbz	r3, 800a59e <_write_r+0x1e>
 800a59c:	602b      	str	r3, [r5, #0]
 800a59e:	bd38      	pop	{r3, r4, r5, pc}
 800a5a0:	20001280 	.word	0x20001280

0800a5a4 <_close_r>:
 800a5a4:	b538      	push	{r3, r4, r5, lr}
 800a5a6:	4c06      	ldr	r4, [pc, #24]	; (800a5c0 <_close_r+0x1c>)
 800a5a8:	2300      	movs	r3, #0
 800a5aa:	4605      	mov	r5, r0
 800a5ac:	4608      	mov	r0, r1
 800a5ae:	6023      	str	r3, [r4, #0]
 800a5b0:	f7f6 fce0 	bl	8000f74 <_close>
 800a5b4:	1c43      	adds	r3, r0, #1
 800a5b6:	d102      	bne.n	800a5be <_close_r+0x1a>
 800a5b8:	6823      	ldr	r3, [r4, #0]
 800a5ba:	b103      	cbz	r3, 800a5be <_close_r+0x1a>
 800a5bc:	602b      	str	r3, [r5, #0]
 800a5be:	bd38      	pop	{r3, r4, r5, pc}
 800a5c0:	20001280 	.word	0x20001280

0800a5c4 <_fstat_r>:
 800a5c4:	b538      	push	{r3, r4, r5, lr}
 800a5c6:	4c07      	ldr	r4, [pc, #28]	; (800a5e4 <_fstat_r+0x20>)
 800a5c8:	2300      	movs	r3, #0
 800a5ca:	4605      	mov	r5, r0
 800a5cc:	4608      	mov	r0, r1
 800a5ce:	4611      	mov	r1, r2
 800a5d0:	6023      	str	r3, [r4, #0]
 800a5d2:	f7f6 fd1f 	bl	8001014 <_fstat>
 800a5d6:	1c43      	adds	r3, r0, #1
 800a5d8:	d102      	bne.n	800a5e0 <_fstat_r+0x1c>
 800a5da:	6823      	ldr	r3, [r4, #0]
 800a5dc:	b103      	cbz	r3, 800a5e0 <_fstat_r+0x1c>
 800a5de:	602b      	str	r3, [r5, #0]
 800a5e0:	bd38      	pop	{r3, r4, r5, pc}
 800a5e2:	bf00      	nop
 800a5e4:	20001280 	.word	0x20001280

0800a5e8 <_isatty_r>:
 800a5e8:	b538      	push	{r3, r4, r5, lr}
 800a5ea:	4c06      	ldr	r4, [pc, #24]	; (800a604 <_isatty_r+0x1c>)
 800a5ec:	2300      	movs	r3, #0
 800a5ee:	4605      	mov	r5, r0
 800a5f0:	4608      	mov	r0, r1
 800a5f2:	6023      	str	r3, [r4, #0]
 800a5f4:	f7f6 fc7e 	bl	8000ef4 <_isatty>
 800a5f8:	1c43      	adds	r3, r0, #1
 800a5fa:	d102      	bne.n	800a602 <_isatty_r+0x1a>
 800a5fc:	6823      	ldr	r3, [r4, #0]
 800a5fe:	b103      	cbz	r3, 800a602 <_isatty_r+0x1a>
 800a600:	602b      	str	r3, [r5, #0]
 800a602:	bd38      	pop	{r3, r4, r5, pc}
 800a604:	20001280 	.word	0x20001280

0800a608 <_lseek_r>:
 800a608:	b538      	push	{r3, r4, r5, lr}
 800a60a:	4c07      	ldr	r4, [pc, #28]	; (800a628 <_lseek_r+0x20>)
 800a60c:	4605      	mov	r5, r0
 800a60e:	4608      	mov	r0, r1
 800a610:	4611      	mov	r1, r2
 800a612:	2200      	movs	r2, #0
 800a614:	6022      	str	r2, [r4, #0]
 800a616:	461a      	mov	r2, r3
 800a618:	f7f6 fcc3 	bl	8000fa2 <_lseek>
 800a61c:	1c43      	adds	r3, r0, #1
 800a61e:	d102      	bne.n	800a626 <_lseek_r+0x1e>
 800a620:	6823      	ldr	r3, [r4, #0]
 800a622:	b103      	cbz	r3, 800a626 <_lseek_r+0x1e>
 800a624:	602b      	str	r3, [r5, #0]
 800a626:	bd38      	pop	{r3, r4, r5, pc}
 800a628:	20001280 	.word	0x20001280

0800a62c <__ascii_mbtowc>:
 800a62c:	b082      	sub	sp, #8
 800a62e:	b901      	cbnz	r1, 800a632 <__ascii_mbtowc+0x6>
 800a630:	a901      	add	r1, sp, #4
 800a632:	b142      	cbz	r2, 800a646 <__ascii_mbtowc+0x1a>
 800a634:	b14b      	cbz	r3, 800a64a <__ascii_mbtowc+0x1e>
 800a636:	7813      	ldrb	r3, [r2, #0]
 800a638:	600b      	str	r3, [r1, #0]
 800a63a:	7812      	ldrb	r2, [r2, #0]
 800a63c:	1c10      	adds	r0, r2, #0
 800a63e:	bf18      	it	ne
 800a640:	2001      	movne	r0, #1
 800a642:	b002      	add	sp, #8
 800a644:	4770      	bx	lr
 800a646:	4610      	mov	r0, r2
 800a648:	e7fb      	b.n	800a642 <__ascii_mbtowc+0x16>
 800a64a:	f06f 0001 	mvn.w	r0, #1
 800a64e:	e7f8      	b.n	800a642 <__ascii_mbtowc+0x16>

0800a650 <__malloc_lock>:
 800a650:	4770      	bx	lr

0800a652 <__malloc_unlock>:
 800a652:	4770      	bx	lr

0800a654 <_read_r>:
 800a654:	b538      	push	{r3, r4, r5, lr}
 800a656:	4c07      	ldr	r4, [pc, #28]	; (800a674 <_read_r+0x20>)
 800a658:	4605      	mov	r5, r0
 800a65a:	4608      	mov	r0, r1
 800a65c:	4611      	mov	r1, r2
 800a65e:	2200      	movs	r2, #0
 800a660:	6022      	str	r2, [r4, #0]
 800a662:	461a      	mov	r2, r3
 800a664:	f7f6 fcae 	bl	8000fc4 <_read>
 800a668:	1c43      	adds	r3, r0, #1
 800a66a:	d102      	bne.n	800a672 <_read_r+0x1e>
 800a66c:	6823      	ldr	r3, [r4, #0]
 800a66e:	b103      	cbz	r3, 800a672 <_read_r+0x1e>
 800a670:	602b      	str	r3, [r5, #0]
 800a672:	bd38      	pop	{r3, r4, r5, pc}
 800a674:	20001280 	.word	0x20001280

0800a678 <__ascii_wctomb>:
 800a678:	b149      	cbz	r1, 800a68e <__ascii_wctomb+0x16>
 800a67a:	2aff      	cmp	r2, #255	; 0xff
 800a67c:	bf85      	ittet	hi
 800a67e:	238a      	movhi	r3, #138	; 0x8a
 800a680:	6003      	strhi	r3, [r0, #0]
 800a682:	700a      	strbls	r2, [r1, #0]
 800a684:	f04f 30ff 	movhi.w	r0, #4294967295
 800a688:	bf98      	it	ls
 800a68a:	2001      	movls	r0, #1
 800a68c:	4770      	bx	lr
 800a68e:	4608      	mov	r0, r1
 800a690:	4770      	bx	lr
	...

0800a694 <_init>:
 800a694:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a696:	bf00      	nop
 800a698:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a69a:	bc08      	pop	{r3}
 800a69c:	469e      	mov	lr, r3
 800a69e:	4770      	bx	lr

0800a6a0 <_fini>:
 800a6a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a6a2:	bf00      	nop
 800a6a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a6a6:	bc08      	pop	{r3}
 800a6a8:	469e      	mov	lr, r3
 800a6aa:	4770      	bx	lr
