<def f='llvm/llvm/include/llvm/MC/MCParser/MCTargetAsmParser.h' l='436' ll='439' type='unsigned int llvm::MCTargetAsmParser::validateTargetOperandClass(llvm::MCParsedAsmOperand &amp; Op, unsigned int Kind)'/>
<doc f='llvm/llvm/include/llvm/MC/MCParser/MCTargetAsmParser.h' l='432'>/// Allow a target to add special case operand matching for things that
  /// tblgen doesn&apos;t/can&apos;t handle effectively. For example, literal
  /// immediates on ARM. TableGen expects a token operand, but the parser
  /// will recognize them as immediates.</doc>
<ovr f='llvm/llvm/lib/Target/AArch64/AsmParser/AArch64AsmParser.cpp' l='6098' c='_ZN12_GLOBAL__N_116AArch64AsmParser26validateTargetOperandClassERN4llvm18MCParsedAsmOperandEj'/>
<ovr f='llvm/llvm/lib/Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp' l='7680' c='_ZN12_GLOBAL__N_115AMDGPUAsmParser26validateTargetOperandClassERN4llvm18MCParsedAsmOperandEj'/>
<ovr f='llvm/llvm/lib/Target/ARM/AsmParser/ARMAsmParser.cpp' l='12151' c='_ZN12_GLOBAL__N_112ARMAsmParser26validateTargetOperandClassERN4llvm18MCParsedAsmOperandEj'/>
<ovr f='llvm/llvm/lib/Target/AVR/AsmParser/AVRAsmParser.cpp' l='713' c='_ZN12_GLOBAL__N_112AVRAsmParser26validateTargetOperandClassERN4llvm18MCParsedAsmOperandEj'/>
<use f='llvm/build/lib/Target/BPF/BPFGenAsmMatcher.inc' l='1073' u='c' c='_ZN12_GLOBAL__N_112BPFAsmParser20MatchInstructionImplERKN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEERNS15248850'/>
<ovr f='llvm/llvm/lib/Target/Hexagon/AsmParser/HexagonAsmParser.cpp' l='1247' c='_ZN12_GLOBAL__N_116HexagonAsmParser26validateTargetOperandClassERN4llvm18MCParsedAsmOperandEj'/>
<use f='llvm/build/lib/Target/Lanai/LanaiGenAsmMatcher.inc' l='1120' u='c' c='_ZN12_GLOBAL__N_114LanaiAsmParser20MatchInstructionImplERKN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEERN15386795'/>
<ovr f='llvm/llvm/lib/Target/MSP430/AsmParser/MSP430AsmParser.cpp' l='579' c='_ZN12_GLOBAL__N_115MSP430AsmParser26validateTargetOperandClassERN4llvm18MCParsedAsmOperandEj'/>
<use f='llvm/build/lib/Target/Mips/MipsGenAsmMatcher.inc' l='8207' u='c' c='_ZN12_GLOBAL__N_113MipsAsmParser20MatchInstructionImplERKN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEERNS10152851'/>
<ovr f='llvm/llvm/lib/Target/PowerPC/AsmParser/PPCAsmParser.cpp' l='1730' c='_ZN12_GLOBAL__N_112PPCAsmParser26validateTargetOperandClassERN4llvm18MCParsedAsmOperandEj'/>
<ovr f='llvm/llvm/lib/Target/RISCV/AsmParser/RISCVAsmParser.cpp' l='897' c='_ZN12_GLOBAL__N_114RISCVAsmParser26validateTargetOperandClassERN4llvm18MCParsedAsmOperandEj'/>
<ovr f='llvm/llvm/lib/Target/Sparc/AsmParser/SparcAsmParser.cpp' l='1446' c='_ZN12_GLOBAL__N_114SparcAsmParser26validateTargetOperandClassERN4llvm18MCParsedAsmOperandEj'/>
<use f='llvm/build/lib/Target/SystemZ/SystemZGenAsmMatcher.inc' l='6049' u='c' c='_ZN12_GLOBAL__N_116SystemZAsmParser20MatchInstructionImplERKN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEE5528548'/>
<use f='llvm/build/lib/Target/WebAssembly/WebAssemblyGenAsmMatcher.inc' l='1389' u='c' c='_ZN12_GLOBAL__N_120WebAssemblyAsmParser20MatchInstructionImplERKN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_2021993'/>
<use f='llvm/build/lib/Target/X86/X86GenAsmMatcher.inc' l='37299' u='c' c='_ZN12_GLOBAL__N_112X86AsmParser20MatchInstructionImplERKN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEERNS113147637'/>
