
VPR FPGA Placement and Routing.
Version: Version 5.0.2
Compiled: Dec 11 2020.
Original VPR by V. Betz.
Timing-driven placement enhancements by A. Marquardt.
Single-drivers enhancements by Andy Ye with additions by.
Mark Fang, Jason Luu, Ted Campbell
Heterogeneous stucture support by Jason Luu and Ted Campbell.
This code is licensed only for non-commercial use.

Auto-sizing FPGA, try x = 24 y = 24
Auto-sizing FPGA, try x = 48 y = 48
Auto-sizing FPGA, try x = 96 y = 96
Auto-sizing FPGA, try x = 48 y = 48
Auto-sizing FPGA, try x = 72 y = 72
Auto-sizing FPGA, try x = 60 y = 60
Auto-sizing FPGA, try x = 66 y = 66
Auto-sizing FPGA, try x = 69 y = 69
Auto-sizing FPGA, try x = 70 y = 70
Auto-sizing FPGA, try x = 71 y = 71
Auto-sizing FPGA, try x = 71 y = 71
FPGA auto-sized to, x = 72 y = 72

Resource Usage:
Netlist      0	blocks of type <EMPTY>
Architecture 4	blocks of type <EMPTY>
Netlist      285	blocks of type .io
Architecture 288	blocks of type .io
Netlist      287	blocks of type .clb
Architecture 5184	blocks of type .clb

Timing analysis: ON

Operation:  ROUTE_ONLY

PlacerOpts.place_freq:  PLACE_NEVER

RouterOpts.route_type:  DETAILED
RouterOpts.router_algorithm:  TIMING_DRIVEN
RouterOpts.base_cost_type:  DELAY_NORMALIZED
RouterOpts.fixed_channel_width:  NO_FIXED_CHANNEL_WIDTH
RouterOpts.acc_fac:  1.000000
RouterOpts.bb_factor:  3
RouterOpts.bend_cost:  0.000000
RouterOpts.first_iter_pres_fac:  0.500000
RouterOpts.initial_pres_fac:  0.500000
RouterOpts.pres_fac_mult:  1.300000
RouterOpts.max_router_iterations:  50
RouterOpts.astar_fac:  1.200000
RouterOpts.criticality_exp:  1.000000
RouterOpts.max_criticality:  0.990000

RoutingArch.directionality:  UNI_DIRECTIONAL
RoutingArch.switch_block_type:  WILTON
RoutingArch.Fs:  3

The circuit will be mapped into a 72 x 72 array of clbs.

Netlist num_nets:  412
Netlist num_blocks:  572
Netlist inputs pins:  125
Netlist output pins:  160

1 73 0
73 72 0
1 71 0
45 72 0
0 71 0
44 0 0
44 1 0
27 0 0
38 0 0
73 67 0
72 22 0
19 3 0
21 1 0
59 3 0
0 40 0
2 8 0
2 9 0
1 24 0
1 11 0
59 4 0
1 8 0
1 7 0
1 12 0
0 57 0
1 17 0
1 19 0
27 3 0
28 1 0
2 7 0
26 4 0
0 52 0
27 2 0
26 1 0
25 8 0
23 3 0
22 2 0
23 2 0
24 6 0
25 4 0
53 2 0
1 44 0
1 13 0
22 3 0
25 5 0
24 4 0
28 3 0
32 1 0
29 2 0
22 4 0
30 2 0
24 5 0
25 2 0
25 3 0
25 17 0
0 17 0
19 1 0
21 2 0
19 0 0
18 0 0
0 9 0
0 8 0
15 2 0
43 21 0
72 64 0
60 1 0
65 3 0
63 3 0
71 0 0
50 0 0
27 1 0
73 51 0
72 0 0
73 69 0
73 66 0
39 0 0
28 5 0
64 2 0
67 32 0
48 73 0
72 32 0
0 15 0
45 73 0
3 12 0
11 2 0
11 3 0
3 3 0
4 3 0
73 71 0
26 3 0
40 0 0
0 13 0
5 4 0
57 3 0
0 10 0
7 4 0
0 6 0
8 6 0
23 0 0
9 6 0
10 4 0
66 10 0
58 4 0
69 9 0
1 1 0
68 13 0
25 0 0
72 9 0
6 1 0
73 6 0
0 25 0
5 5 0
57 4 0
61 1 0
1 43 0
59 1 0
0 18 0
72 11 0
66 7 0
64 1 0
16 0 0
73 61 0
19 2 0
73 15 0
68 8 0
68 9 0
69 12 0
70 10 0
73 17 0
20 1 0
57 1 0
66 4 0
63 1 0
64 0 0
62 1 0
69 14 0
20 3 0
61 2 0
30 1 0
62 0 0
0 65 0
73 63 0
4 2 0
72 12 0
19 4 0
7 1 0
67 9 0
73 8 0
66 6 0
55 3 0
55 4 0
66 0 0
0 31 0
68 12 0
65 1 0
71 9 0
67 14 0
29 0 0
70 14 0
0 7 0
70 12 0
13 0 0
12 2 0
67 10 0
67 6 0
24 7 0
54 1 0
66 1 0
0 43 0
22 0 0
16 2 0
53 32 0
9 7 0
49 3 0
5 6 0
72 18 0
12 3 0
3 0 0
1 23 0
0 47 0
72 19 0
7 6 0
0 3 0
56 1 0
73 58 0
28 2 0
73 24 0
73 11 0
65 9 0
0 28 0
72 15 0
1 6 0
25 7 0
9 5 0
69 8 0
61 0 0
71 17 0
70 13 0
5 7 0
11 6 0
54 9 0
18 1 0
71 14 0
73 10 0
10 6 0
72 16 0
73 14 0
73 18 0
24 3 0
73 21 0
56 3 0
4 5 0
10 5 0
69 10 0
6 4 0
29 3 0
12 0 0
13 3 0
70 8 0
11 0 0
0 30 0
70 21 0
10 2 0
0 20 0
6 6 0
1 29 0
72 7 0
70 6 0
73 65 0
1 21 0
73 20 0
67 12 0
66 9 0
73 7 0
3 5 0
68 11 0
8 8 0
4 6 0
72 10 0
5 0 0
54 0 0
70 15 0
71 11 0
62 4 0
72 17 0
71 8 0
72 5 0
62 2 0
69 13 0
70 11 0
73 23 0
2 11 0
70 9 0
23 1 0
9 2 0
73 4 0
65 10 0
71 15 0
66 5 0
67 7 0
1 15 0
67 13 0
63 4 0
73 12 0
73 22 0
73 9 0
50 73 0
69 11 0
73 13 0
7 0 0
71 13 0
9 0 0
9 4 0
67 5 0
9 3 0
66 11 0
1 10 0
0 21 0
4 1 0
8 3 0
17 0 0
20 2 0
2 0 0
51 0 0
8 0 0
10 0 0
2 2 0
29 1 0
0 1 0
0 2 0
2 1 0
4 0 0
68 7 0
22 1 0
6 0 0
24 1 0
10 3 0
12 5 0
58 2 0
67 8 0
6 5 0
5 1 0
5 3 0
55 1 0
7 3 0
28 0 0
5 2 0
3 2 0
58 72 0
0 12 0
11 4 0
66 2 0
68 10 0
0 32 0
26 2 0
0 59 0
71 7 0
72 8 0
71 10 0
53 3 0
70 7 0
73 16 0
58 73 0
11 5 0
71 18 0
65 0 0
54 2 0
67 11 0
0 5 0
51 1 0
31 1 0
4 7 0
73 19 0
8 4 0
60 3 0
24 2 0
63 0 0
15 0 0
57 2 0
0 70 0
6 3 0
61 3 0
60 2 0
53 0 0
11 1 0
59 0 0
25 1 0
57 0 0
72 14 0
55 0 0
36 0 0
45 0 0
48 0 0
20 0 0
59 2 0
72 68 0
50 1 0
3 4 0
49 0 0
72 13 0
1 25 0
73 31 0
52 1 0
0 46 0
0 27 0
58 3 0
62 8 0
48 1 0
53 1 0
2 73 0
58 1 0
0 29 0
1 39 0
49 1 0
61 4 0
73 57 0
73 32 0
0 22 0
1 2 0
56 2 0
1 4 0
4 4 0
62 3 0
71 12 0
67 1 0
2 6 0
65 2 0
1 28 0
0 44 0
55 2 0
1 31 0
0 19 0
1 26 0
63 2 0
31 0 0
67 73 0
1 0 0
0 4 0
0 26 0
73 39 0
60 0 0
0 48 0
0 23 0
2 4 0
8 2 0
0 66 0
14 0 0
2 3 0
8 1 0
3 1 0
6 2 0
57 73 0
12 1 0
1 30 0
65 7 0
8 5 0
0 11 0
10 1 0
9 1 0
0 14 0
13 2 0
0 63 0
68 0 0
14 1 0
7 5 0
7 2 0
0 72 0
46 73 0
37 0 0
73 34 0
21 73 0
30 0 0
59 73 0
0 51 0
0 42 0
60 73 0
0 50 0
0 58 0
0 45 0
33 73 0
47 0 0
0 35 0
49 73 0
43 0 0
26 73 0
23 73 0
24 73 0
53 73 0
42 73 0
46 0 0
0 60 0
43 73 0
32 73 0
38 73 0
47 73 0
41 0 0
52 73 0
22 73 0
34 73 0
40 73 0
39 73 0
26 0 0
37 73 0
17 73 0
51 73 0
73 64 0
73 1 0
73 5 0
73 62 0
35 0 0
36 73 0
73 56 0
73 53 0
73 45 0
11 73 0
3 73 0
73 70 0
66 73 0
73 49 0
73 42 0
0 61 0
21 0 0
70 0 0
64 73 0
73 33 0
73 3 0
33 0 0
20 73 0
73 48 0
67 0 0
73 28 0
25 73 0
16 73 0
55 73 0
54 73 0
0 55 0
73 54 0
35 73 0
73 40 0
73 52 0
44 73 0
4 73 0
18 73 0
56 73 0
19 73 0
8 73 0
30 73 0
0 37 0
10 73 0
73 25 0
41 73 0
14 73 0
73 46 0
6 73 0
0 54 0
73 29 0
0 68 0
69 73 0
0 16 0
0 36 0
73 30 0
73 36 0
68 73 0
0 33 0
73 26 0
24 0 0
9 73 0
73 35 0
0 62 0
73 41 0
73 44 0
0 64 0
29 73 0
42 0 0
34 0 0
13 73 0
5 73 0
65 73 0
61 73 0
73 38 0
27 73 0
73 27 0
7 73 0
73 47 0
62 73 0
73 60 0
31 73 0
0 49 0
28 73 0
32 0 0
73 59 0
73 2 0
73 68 0
0 56 0
56 0 0
63 73 0
69 0 0
0 67 0
52 0 0
73 37 0
0 41 0
58 0 0
0 24 0
73 55 0
0 39 0
0 34 0
0 53 0
73 50 0
0 69 0
0 38 0
73 43 0
12 73 0
15 73 0
low, high, current -1 -1 8
Confirming Router Algorithm: TIMING_DRIVEN.
T_crit: 1.02536e-08.
T_crit: 1.02536e-08.
T_crit: 1.02536e-08.
T_crit: 1.02536e-08.
T_crit: 1.02536e-08.
T_crit: 1.02536e-08.
T_crit: 1.02536e-08.
T_crit: 1.02536e-08.
T_crit: 1.02536e-08.
T_crit: 1.02536e-08.
T_crit: 1.02536e-08.
T_crit: 1.02536e-08.
T_crit: 1.02536e-08.
T_crit: 1.02536e-08.
T_crit: 1.02536e-08.
T_crit: 1.02536e-08.
T_crit: 1.02536e-08.
T_crit: 1.02536e-08.
T_crit: 1.02536e-08.
T_crit: 1.02536e-08.
T_crit: 1.02536e-08.
T_crit: 1.02536e-08.
T_crit: 1.02536e-08.
T_crit: 1.02536e-08.
T_crit: 1.02536e-08.
T_crit: 1.02536e-08.
T_crit: 1.02536e-08.
T_crit: 1.02536e-08.
T_crit: 1.02536e-08.
T_crit: 1.02536e-08.
T_crit: 1.09849e-08.
T_crit: 1.02536e-08.
T_crit: 1.07429e-08.
T_crit: 1.07429e-08.
T_crit: 1.05336e-08.
T_crit: 1.13657e-08.
T_crit: 1.13657e-08.
T_crit: 1.13657e-08.
T_crit: 1.13657e-08.
T_crit: 1.15667e-08.
T_crit: 1.12636e-08.
T_crit: 1.10568e-08.
T_crit: 1.07429e-08.
T_crit: 1.07429e-08.
T_crit: 1.0671e-08.
T_crit: 1.10555e-08.
T_crit: 1.09509e-08.
T_crit: 1.09509e-08.
T_crit: 1.17843e-08.
T_crit: 1.17843e-08.
Routing failed.
low, high, current 8 -1 16
Confirming Router Algorithm: TIMING_DRIVEN.
T_crit: 1.02536e-08.
T_crit: 1.03583e-08.
T_crit: 1.02536e-08.
T_crit: 1.02536e-08.
T_crit: 1.02536e-08.
T_crit: 1.02536e-08.
T_crit: 1.02536e-08.
T_crit: 1.02536e-08.
T_crit: 1.02536e-08.
T_crit: 1.02536e-08.
T_crit: 1.02536e-08.
Successfully routed after 12 routing iterations.
Completed net delay value cross check successfully.
low, high, current 8 16 12
Confirming Router Algorithm: TIMING_DRIVEN.
T_crit: 1.03304e-08.
T_crit: 1.04351e-08.
T_crit: 1.03304e-08.
T_crit: 1.04351e-08.
T_crit: 1.05448e-08.
T_crit: 1.05448e-08.
T_crit: 1.05448e-08.
T_crit: 1.05448e-08.
T_crit: 1.05448e-08.
T_crit: 1.05448e-08.
T_crit: 1.05448e-08.
T_crit: 1.05448e-08.
T_crit: 1.03589e-08.
Successfully routed after 14 routing iterations.
Completed net delay value cross check successfully.
low, high, current 8 12 10
Warning (check_all_tracks_reach_pins):  track 8 does not 
	connect to any FB IPINs.
Warning (check_all_tracks_reach_pins):  track 9 does not 
	connect to any FB IPINs.
Confirming Router Algorithm: TIMING_DRIVEN.
T_crit: 1.03129e-08.
T_crit: 1.04163e-08.
T_crit: 1.03116e-08.
T_crit: 1.01843e-08.
T_crit: 1.03116e-08.
T_crit: 1.03116e-08.
T_crit: 1.03116e-08.
T_crit: 1.02082e-08.
T_crit: 1.02082e-08.
T_crit: 1.02082e-08.
T_crit: 1.02082e-08.
T_crit: 1.02082e-08.
T_crit: 1.02082e-08.
T_crit: 1.02082e-08.
T_crit: 1.02082e-08.
T_crit: 1.02082e-08.
T_crit: 1.02082e-08.
T_crit: 1.02082e-08.
T_crit: 1.02082e-08.
T_crit: 1.02986e-08.
T_crit: 1.02082e-08.
T_crit: 1.02082e-08.
T_crit: 1.02082e-08.
T_crit: 1.02082e-08.
T_crit: 1.02082e-08.
T_crit: 1.02082e-08.
T_crit: 1.02082e-08.
T_crit: 1.02082e-08.
T_crit: 1.02082e-08.
T_crit: 1.02082e-08.
T_crit: 1.02082e-08.
T_crit: 1.02082e-08.
T_crit: 1.02082e-08.
T_crit: 1.02082e-08.
T_crit: 1.02082e-08.
T_crit: 1.02082e-08.
T_crit: 1.02082e-08.
T_crit: 1.02082e-08.
T_crit: 1.02082e-08.
T_crit: 1.02082e-08.
T_crit: 1.02082e-08.
T_crit: 1.02082e-08.
T_crit: 1.02082e-08.
T_crit: 1.02082e-08.
T_crit: 1.02082e-08.
T_crit: 1.02082e-08.
T_crit: 1.02082e-08.
T_crit: 1.02082e-08.
T_crit: 1.02082e-08.
T_crit: 1.02082e-08.
Routing failed.

Checking to ensure routing is legal ...
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: 747041089
Best routing used a channel width factor of 12.


Average number of bends per net: 4.38350  Maximum # of bends: 75


The number of routed nets (nonglobal): 412
Wirelength results (all in units of 1 clb segments):
	Total wirelength: 13529   Average net length: 32.8374
	Maximum net length: 428

Wirelength results in terms of physical segments:
	Total wiring segments used: 6906   Av. wire segments per net: 16.7621
	Maximum segments used by a net: 217


X - Directed channels:

j	max occ	av_occ		capacity
0	12	7.79167  	12
1	12	5.47222  	12
2	11	5.05556  	12
3	11	4.26389  	12
4	10	2.59722  	12
5	9	2.59722  	12
6	7	2.04167  	12
7	9	1.56944  	12
8	8	1.86111  	12
9	10	1.12500  	12
10	8	0.819444 	12
11	10	1.19444  	12
12	9	0.986111 	12
13	9	0.791667 	12
14	8	0.569444 	12
15	5	0.680556 	12
16	8	0.541667 	12
17	6	0.430556 	12
18	5	0.402778 	12
19	4	0.430556 	12
20	5	0.430556 	12
21	3	0.208333 	12
22	3	0.180556 	12
23	5	0.277778 	12
24	4	0.180556 	12
25	4	0.236111 	12
26	2	0.0555556	12
27	3	0.0972222	12
28	4	0.125000 	12
29	4	0.361111 	12
30	4	1.16667  	12
31	4	0.666667 	12
32	2	0.208333 	12
33	1	0.0416667	12
34	2	0.152778 	12
35	2	0.291667 	12
36	3	0.138889 	12
37	2	0.180556 	12
38	4	0.263889 	12
39	2	0.0833333	12
40	2	0.180556 	12
41	3	0.194444 	12
42	2	0.0833333	12
43	4	0.138889 	12
44	3	0.180556 	12
45	1	0.125000 	12
46	3	0.0833333	12
47	2	0.0972222	12
48	3	0.208333 	12
49	2	0.166667 	12
50	1	0.0416667	12
51	3	0.0833333	12
52	0	0.00000  	12
53	2	0.111111 	12
54	2	0.0833333	12
55	2	0.166667 	12
56	2	0.0972222	12
57	2	0.0555556	12
58	1	0.0416667	12
59	2	0.0833333	12
60	0	0.00000  	12
61	2	0.180556 	12
62	0	0.00000  	12
63	1	0.0277778	12
64	2	0.472222 	12
65	1	0.0277778	12
66	2	0.0555556	12
67	3	0.125000 	12
68	1	0.111111 	12
69	3	0.430556 	12
70	5	1.84722  	12
71	3	0.861111 	12
72	6	2.83333  	12

Y - Directed channels:

i	max occ	av_occ		capacity
0	10	6.45833  	12
1	12	7.20833  	12
2	12	6.38889  	12
3	7	3.48611  	12
4	7	2.66667  	12
5	10	3.90278  	12
6	9	0.680556 	12
7	8	1.09722  	12
8	8	2.55556  	12
9	8	2.50000  	12
10	9	1.61111  	12
11	9	2.41667  	12
12	8	1.36111  	12
13	7	0.347222 	12
14	5	2.12500  	12
15	4	1.13889  	12
16	3	0.986111 	12
17	2	0.0833333	12
18	4	2.00000  	12
19	6	0.375000 	12
20	5	2.06944  	12
21	5	2.23611  	12
22	6	1.23611  	12
23	7	2.27778  	12
24	7	1.50000  	12
25	6	1.93056  	12
26	5	2.52778  	12
27	8	3.12500  	12
28	5	2.15278  	12
29	5	2.09722  	12
30	5	2.01389  	12
31	2	0.0972222	12
32	2	0.0555556	12
33	4	2.04167  	12
34	2	0.0972222	12
35	1	0.0138889	12
36	2	1.00000  	12
37	1	0.944444 	12
38	1	0.0277778	12
39	3	0.125000 	12
40	2	0.972222 	12
41	1	0.0138889	12
42	2	1.13889  	12
43	3	1.97222  	12
44	2	0.736111 	12
45	1	0.0277778	12
46	1	0.0694444	12
47	2	0.0555556	12
48	4	1.18056  	12
49	3	1.02778  	12
50	2	0.0694444	12
51	3	0.0972222	12
52	6	1.47222  	12
53	6	1.83333  	12
54	6	0.888889 	12
55	7	1.11111  	12
56	10	1.29167  	12
57	5	1.40278  	12
58	8	1.72222  	12
59	6	0.333333 	12
60	8	2.26389  	12
61	6	1.33333  	12
62	8	1.51389  	12
63	8	2.05556  	12
64	6	1.20833  	12
65	7	2.77778  	12
66	12	3.25000  	12
67	11	3.20833  	12
68	11	3.66667  	12
69	12	3.25000  	12
70	12	3.48611  	12
71	12	3.86111  	12
72	11	5.88889  	12

Total Tracks in X-direction: 876  in Y-direction: 876

Logic Area (in minimum width transistor areas):
Total Logic Area: 1.5552e+08  Per 1x1 logic tile: 30000

Routing area (in minimum width transistor areas):
Total Routing Area: 8.64188e+06  Per logic tile: 1667.03

Segment usage by type (index):
Segment type       Fractional utilization
------------       ----------------------
       0                  0.108

Segment usage by length:
Segment length       Fractional utilization
--------------       ----------------------
        2                   0.108

Critical Path: 1.03589e-08 (s)

Time elapsed (PLACE&ROUTE): 13153.714000 ms


Time elapsed (Fernando): 13153.738000 ms

