<?xml version="1.0" encoding="utf-8"?><?workdir /C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\temp\temp20181123111806622\Other?><?workdir-uri file:/C:/Git/XDocs-DITA-OT-185/XDocs-DITA-OT-185/DITA-OT1.8.5/temp/temp20181123111806622/Other/?><?path2project ..\?><?path2project-uri ../?><topic xmlns:ditaarch="http://dita.oasis-open.org/architecture/2005/" id="PCI_Express_Host_CPU_Control_Interface_aiu913pm6" xml:lang="en-US" ditaarch:DITAArchVersion="1.2" domains="(topic hi-d)                             (topic ut-d)                             (topic indexing-d)                            (topic hazard-d)                            (topic abbrev-d)                            (topic pr-d)                             (topic sw-d)                            (topic ui-d)                            (topic struct-d)                            (topic firmware-d)                            (topic pmcrevhis-d)                            a(props  sp-version)                            a(props  pmc_switch)                            a(props   pmc_package)                            a(props   pmc_phy)                            a(props   ddr-width)                            a(props   package)                            a(props   fw_package)                            a(props   pcie-drive-ports )                            a(props   pcie-host-ports)                            a(props   raid-support )                            a(props   sas-ports )                             a(props   media)                            a(props   component)   " class="- topic/topic " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\PCI_Express_Host_CPU_Control_Interface_aiu913pm6.xml" xtrc="topic:1;2:142">
  <title class="- topic/title " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\PCI_Express_Host_CPU_Control_Interface_aiu913pm6.xml" xtrc="title:1;3:10">PCI Express Host CPU Control Interface</title>

  <body class="- topic/body " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\PCI_Express_Host_CPU_Control_Interface_aiu913pm6.xml" xtrc="body:1;5:9">
    <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\PCI_Express_Host_CPU_Control_Interface_aiu913pm6.xml" xtrc="p:1;6:8">The <ph audience="DIGIG5_NOKIA DIGIG5_ROW" class="- topic/ph " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\PCI_Express_Host_CPU_Control_Interface_aiu913pm6.xml" xtrc="ph:1;6:51">DIGI-G5</ph><ph audience="META-600G" class="- topic/ph " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\PCI_Express_Host_CPU_Control_Interface_aiu913pm6.xml" xtrc="ph:2;6:88">META-600G</ph> provides a PCI Express (PCIe) Gen 2
    interface for connectivity to the external host CPU to support the
    software programming model required to use the device. The interface
    supports a x1 mode with a single-lane running at 5 GT/s.</p>

    <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\PCI_Express_Host_CPU_Control_Interface_aiu913pm6.xml" xtrc="p:2;11:8">Gen2 x1 lane operation is required for SDK performance.</p>

    <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\PCI_Express_Host_CPU_Control_Interface_aiu913pm6.xml" xtrc="p:3;13:8">The PCIe endpoint module is responsible for address translation in both
    the inbound and outbound directions between 64-bit PCIe addresses and the
    32-bit device internal address map. Generation of PCIe INTx, MSI, or MSIx
    notifications based on requests from the interrupt aggregation logic or
    firmware running on the embedded processor are supported.</p>

    <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\PCI_Express_Host_CPU_Control_Interface_aiu913pm6.xml" xtrc="p:4;19:8">In the inbound direction, one address translation window is associated
    with the PCIe BAR which has a size of 64 MB for the device.</p>

    <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\PCI_Express_Host_CPU_Control_Interface_aiu913pm6.xml" xtrc="p:5;22:8">The device does not support I/O mapped access and I/O accesses are not
    used by the device firmware or the device software driver.</p>

    <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\PCI_Express_Host_CPU_Control_Interface_aiu913pm6.xml" xtrc="p:6;25:8">The device does not support the PCIe remote loopback state. The PCIe
    protocol supports a remote loopback state where a master device can place
    the link into the loopback state by transmitting TS1 ordered sets with the
    loopback bit asserted. The remote loopback function is intended for test
    and debug and is not required for during normal operation.</p>
  </body>
</topic>