/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire [4:0] _05_;
  wire [5:0] _06_;
  wire [4:0] _07_;
  wire [39:0] celloutsig_0_0z;
  wire [8:0] celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire [32:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [5:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [10:0] celloutsig_0_18z;
  reg [7:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [4:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [7:0] celloutsig_0_27z;
  wire [2:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [6:0] celloutsig_0_32z;
  wire [5:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [10:0] celloutsig_0_37z;
  wire [21:0] celloutsig_0_3z;
  wire [3:0] celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire [4:0] celloutsig_0_44z;
  wire [6:0] celloutsig_0_45z;
  wire [4:0] celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire [9:0] celloutsig_0_49z;
  wire [8:0] celloutsig_0_4z;
  wire [6:0] celloutsig_0_50z;
  wire [18:0] celloutsig_0_52z;
  wire celloutsig_0_53z;
  wire [7:0] celloutsig_0_54z;
  wire celloutsig_0_55z;
  wire [6:0] celloutsig_0_56z;
  wire celloutsig_0_57z;
  wire celloutsig_0_58z;
  wire [12:0] celloutsig_0_5z;
  wire [2:0] celloutsig_0_63z;
  wire celloutsig_0_64z;
  reg [9:0] celloutsig_0_6z;
  wire celloutsig_0_70z;
  wire celloutsig_0_72z;
  wire celloutsig_0_78z;
  wire celloutsig_0_7z;
  wire [6:0] celloutsig_0_80z;
  wire celloutsig_0_83z;
  wire [20:0] celloutsig_0_84z;
  wire [23:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [8:0] celloutsig_1_0z;
  wire [3:0] celloutsig_1_10z;
  wire [8:0] celloutsig_1_11z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [9:0] celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire [17:0] celloutsig_1_8z;
  wire [2:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_35z = celloutsig_0_22z ? celloutsig_0_14z : celloutsig_0_31z;
  assign celloutsig_0_1z = in_data[18] ? in_data[39] : celloutsig_0_0z[10];
  assign celloutsig_0_14z = _00_ ? celloutsig_0_13z : celloutsig_0_5z[3];
  assign celloutsig_0_29z = celloutsig_0_22z ? celloutsig_0_9z : _01_;
  assign celloutsig_0_47z = ~(celloutsig_0_43z | _02_);
  assign celloutsig_1_14z = ~(celloutsig_1_4z | celloutsig_1_1z);
  assign celloutsig_0_9z = ~(celloutsig_0_6z[4] | celloutsig_0_5z[10]);
  assign celloutsig_1_19z = ~celloutsig_1_14z;
  assign celloutsig_0_13z = ~_03_;
  assign celloutsig_0_57z = ~((celloutsig_0_5z[4] | celloutsig_0_53z) & (celloutsig_0_52z[1] | celloutsig_0_0z[17]));
  assign celloutsig_1_15z = ~((celloutsig_1_1z | celloutsig_1_10z[3]) & (in_data[131] | celloutsig_1_0z[7]));
  assign celloutsig_0_31z = celloutsig_0_11z[1] | celloutsig_0_7z;
  assign celloutsig_0_43z = celloutsig_0_1z ^ _04_;
  assign celloutsig_0_53z = celloutsig_0_32z[4] ^ celloutsig_0_50z[0];
  assign celloutsig_0_55z = celloutsig_0_29z ^ celloutsig_0_27z[1];
  assign celloutsig_0_70z = celloutsig_0_25z[4] ^ celloutsig_0_32z[6];
  assign celloutsig_1_3z = celloutsig_1_0z[8] ^ celloutsig_1_1z;
  reg [4:0] _25_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[32])
    if (!clkin_data[32]) _25_ <= 5'h00;
    else _25_ <= { celloutsig_0_4z[8:5], celloutsig_0_30z };
  assign { _05_[4], _04_, _05_[2], _02_, _05_[0] } = _25_;
  reg [4:0] _26_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _26_ <= 5'h00;
    else _26_ <= { celloutsig_0_4z[5:2], celloutsig_0_23z };
  assign { _07_[4:3], _01_, _07_[1:0] } = _26_;
  reg [5:0] _27_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _27_ <= 6'h00;
    else _27_ <= { in_data[18:14], celloutsig_0_1z };
  assign { _06_[5:4], _00_, _03_, _06_[1:0] } = _27_;
  assign celloutsig_0_0z = in_data[72:33] & in_data[80:41];
  assign celloutsig_0_37z = { celloutsig_0_0z[36:27], celloutsig_0_29z } & { celloutsig_0_25z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_31z, celloutsig_0_9z, celloutsig_0_22z, celloutsig_0_34z };
  assign celloutsig_0_80z = { celloutsig_0_44z[2:1], _07_[4:3], _01_, _07_[1:0] } & { celloutsig_0_28z[0], celloutsig_0_33z };
  assign celloutsig_0_84z = { celloutsig_0_80z[6:2], celloutsig_0_11z, celloutsig_0_64z, celloutsig_0_78z, celloutsig_0_54z, celloutsig_0_58z, celloutsig_0_17z, celloutsig_0_7z } & { celloutsig_0_49z[7:5], celloutsig_0_18z, celloutsig_0_6z[0], celloutsig_0_57z, celloutsig_0_28z, celloutsig_0_53z, celloutsig_0_70z };
  assign celloutsig_0_15z = celloutsig_0_12z[21:16] & { celloutsig_0_4z[7:3], celloutsig_0_9z };
  assign celloutsig_0_18z = celloutsig_0_12z[27:17] & { celloutsig_0_6z[4:0], _06_[5:4], _00_, _03_, _06_[1:0] };
  assign celloutsig_0_52z = celloutsig_0_8z[21:3] / { 1'h1, celloutsig_0_15z, celloutsig_0_23z, celloutsig_0_18z };
  assign celloutsig_0_11z = celloutsig_0_6z[4:2] / { 1'h1, celloutsig_0_4z[1:0] };
  assign celloutsig_0_64z = { celloutsig_0_4z[6:3], celloutsig_0_9z } == { celloutsig_0_11z[1:0], celloutsig_0_30z, celloutsig_0_13z, celloutsig_0_57z };
  assign celloutsig_1_1z = celloutsig_1_0z[4:0] == in_data[127:123];
  assign celloutsig_0_17z = celloutsig_0_8z[13:7] === celloutsig_0_0z[6:0];
  assign celloutsig_0_20z = { celloutsig_0_18z[6:1], celloutsig_0_18z, celloutsig_0_1z } === { celloutsig_0_10z[8:4], celloutsig_0_16z, celloutsig_0_17z, celloutsig_0_18z };
  assign celloutsig_0_22z = celloutsig_0_8z[5:0] === celloutsig_0_5z[10:5];
  assign celloutsig_0_78z = { celloutsig_0_4z[4], celloutsig_0_64z, celloutsig_0_47z } > { celloutsig_0_63z[1:0], celloutsig_0_30z };
  assign celloutsig_0_48z = celloutsig_0_45z[5:1] < { celloutsig_0_18z[7:4], celloutsig_0_31z };
  assign celloutsig_0_72z = { celloutsig_0_50z[5], celloutsig_0_9z, celloutsig_0_64z, celloutsig_0_30z, celloutsig_0_1z, celloutsig_0_16z } < { celloutsig_0_0z[26:22], celloutsig_0_64z };
  assign celloutsig_1_18z = { celloutsig_1_8z[16:12], celloutsig_1_15z } < { celloutsig_1_11z[7:3], celloutsig_1_14z };
  assign celloutsig_1_8z = { celloutsig_1_2z[1:0], celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_6z[0] } % { 1'h1, in_data[118:108], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_0_10z = in_data[77:69] % { 1'h1, celloutsig_0_5z[11:4] };
  assign celloutsig_0_28z = in_data[85:83] % { 1'h1, celloutsig_0_9z, celloutsig_0_9z };
  assign celloutsig_0_44z = celloutsig_0_1z ? { celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_11z } : { celloutsig_0_33z[5:2], celloutsig_0_17z };
  assign celloutsig_1_5z = celloutsig_1_0z[6] ? { celloutsig_1_0z[4:2], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_2z } : { in_data[112], celloutsig_1_0z[8:7], 1'h0, celloutsig_1_0z[5:0] };
  assign celloutsig_0_58z = { celloutsig_0_49z[7:4], celloutsig_0_9z, celloutsig_0_16z, _05_[4], _04_, _05_[2], _02_, _05_[0] } != { celloutsig_0_56z[0], celloutsig_0_20z, celloutsig_0_45z, celloutsig_0_48z, celloutsig_0_55z };
  assign celloutsig_0_7z = { celloutsig_0_3z[12:9], celloutsig_0_1z } != { _06_[4], _00_, _03_, _06_[1:0] };
  assign celloutsig_0_26z = { celloutsig_0_23z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_17z, celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_14z } != { celloutsig_0_12z[21:17], celloutsig_0_17z, celloutsig_0_20z };
  assign celloutsig_0_32z = ~ celloutsig_0_18z[10:4];
  assign celloutsig_0_50z = ~ { celloutsig_0_0z[18:17], celloutsig_0_44z };
  assign celloutsig_0_54z = ~ { celloutsig_0_25z[2], celloutsig_0_35z, celloutsig_0_1z, celloutsig_0_44z };
  assign celloutsig_0_56z = ~ celloutsig_0_37z[7:1];
  assign celloutsig_1_0z = ~ in_data[150:142];
  assign celloutsig_1_11z = ~ { celloutsig_1_0z[3:1], celloutsig_1_3z, celloutsig_1_10z, celloutsig_1_6z[0] };
  assign celloutsig_0_12z = ~ { in_data[76:66], celloutsig_0_3z };
  assign celloutsig_0_25z = ~ celloutsig_0_3z[10:6];
  assign celloutsig_0_27z = ~ { celloutsig_0_3z[9:3], celloutsig_0_26z };
  assign celloutsig_0_16z = | celloutsig_0_3z[20:7];
  assign celloutsig_0_34z = | { celloutsig_0_28z[1], celloutsig_0_14z, celloutsig_0_13z };
  assign celloutsig_0_23z = | { celloutsig_0_19z, celloutsig_0_17z, celloutsig_0_9z };
  assign celloutsig_1_4z = ~^ { in_data[181:174], celloutsig_1_2z };
  assign celloutsig_0_30z = ~^ { celloutsig_0_19z[3], _06_[5:4], _00_, _03_, _06_[1:0], celloutsig_0_23z };
  assign celloutsig_0_5z = celloutsig_0_3z[18:6] >> { celloutsig_0_3z[11], _06_[5:4], _00_, _03_, _06_[1:0], _06_[5:4], _00_, _03_, _06_[1:0] };
  assign celloutsig_1_6z = { celloutsig_1_2z[1], celloutsig_1_3z, celloutsig_1_4z } >> celloutsig_1_0z[3:1];
  assign celloutsig_0_3z = in_data[89:68] << { celloutsig_0_0z[15:6], _06_[5:4], _00_, _03_, _06_[1:0], _06_[5:4], _00_, _03_, _06_[1:0] };
  assign celloutsig_0_8z = celloutsig_0_0z[25:2] << { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_0_46z = celloutsig_0_0z[31:27] >> { _05_[4], _04_, _05_[2], _02_, _05_[0] };
  assign celloutsig_0_4z = { celloutsig_0_3z[17:15], _06_[5:4], _00_, _03_, _06_[1:0] } <<< in_data[55:47];
  assign celloutsig_0_63z = celloutsig_0_8z[9:7] <<< celloutsig_0_11z;
  assign celloutsig_0_33z = { celloutsig_0_0z[19:15], celloutsig_0_31z } >>> { celloutsig_0_0z[31:30], celloutsig_0_22z, celloutsig_0_28z };
  assign celloutsig_0_45z = celloutsig_0_4z[8:2] >>> { celloutsig_0_33z[5:3], celloutsig_0_28z, celloutsig_0_17z };
  assign celloutsig_1_2z = in_data[111:109] >>> in_data[150:148];
  assign celloutsig_1_10z = celloutsig_1_5z[5:2] >>> { celloutsig_1_9z[2], celloutsig_1_6z };
  assign celloutsig_0_42z = celloutsig_0_8z[12:9] ~^ { celloutsig_0_1z, celloutsig_0_11z };
  assign celloutsig_0_49z = { celloutsig_0_4z, celloutsig_0_20z } ~^ { celloutsig_0_46z[3:2], celloutsig_0_31z, celloutsig_0_9z, celloutsig_0_34z, celloutsig_0_42z, celloutsig_0_1z };
  always_latch
    if (clkin_data[32]) celloutsig_0_6z = 10'h000;
    else if (celloutsig_1_18z) celloutsig_0_6z = in_data[19:10];
  always_latch
    if (clkin_data[64]) celloutsig_0_19z = 8'h00;
    else if (clkin_data[96]) celloutsig_0_19z = celloutsig_0_4z[8:1];
  assign celloutsig_0_83z = ~((_06_[5] & celloutsig_0_9z) | (celloutsig_0_14z & celloutsig_0_72z));
  assign celloutsig_1_9z[2] = ~ celloutsig_1_4z;
  assign { _05_[3], _05_[1] } = { _04_, _02_ };
  assign _06_[3:2] = { _00_, _03_ };
  assign _07_[2] = _01_;
  assign celloutsig_1_9z[1:0] = { celloutsig_1_9z[2], celloutsig_1_9z[2] };
  assign { out_data[128], out_data[96], out_data[32], out_data[20:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_83z, celloutsig_0_84z };
endmodule
