// Seed: 1794307897
module module_0 (
    input tri0 id_0,
    input uwire id_1,
    input supply0 id_2,
    input wire id_3,
    input tri0 id_4,
    input wire id_5,
    output tri0 id_6,
    output supply1 id_7,
    input wor id_8,
    output tri1 id_9,
    input uwire id_10,
    output wor id_11,
    input wor id_12,
    input wire id_13,
    input tri id_14,
    input supply1 id_15,
    input supply1 id_16,
    input tri0 id_17,
    input supply1 id_18,
    output tri id_19,
    output tri1 id_20,
    output wire id_21
);
  wire id_23;
endmodule
module module_1 (
    output supply0 id_0,
    input supply0 id_1,
    input wand id_2,
    input uwire id_3,
    output logic id_4,
    output supply0 id_5
);
  always @(posedge id_1 < id_3 or posedge id_1) begin
    id_4 <= 1'h0;
    id_4 <= 1'd0;
  end
  timeprecision 1ps; module_0(
      id_2,
      id_2,
      id_2,
      id_1,
      id_2,
      id_3,
      id_5,
      id_5,
      id_2,
      id_5,
      id_3,
      id_0,
      id_1,
      id_3,
      id_3,
      id_2,
      id_1,
      id_3,
      id_2,
      id_0,
      id_5,
      id_0
  );
endmodule
