<!DOCTYPE html>
<html>
<head>
	<meta charset="UTF-8"/>
	<link rel="stylesheet" type="text/css" href="style.css"/>
	<title>INVPCID—Invalidate Process-Context Identifier</title>
</head>
<body>
<h1 id="invpcid-invalidate-process-context-identifier">INVPCID—Invalidate Process-Context Identifier</h1>
<table>
<tr>
	<td>Opcode/Instruction</td>
	<td>Op/En</td>
	<td>64/32bit Mode</td>
	<td>CPUID Feature Flag</td>
	<td>Description</td>
</tr>
<tr>
	<td>66 0F 38 82 /r INVPCID r32, m128</td>
	<td>RM</td>
	<td>NE/V</td>
	<td>INVPCID</td>
	<td>Invalidates entries in the TLBs and paging-structure caches based on invalidation type in r32 and descriptor in m128.</td>
</tr>
<tr>
	<td>66 0F 38 82 /r INVPCID r64, m128</td>
	<td>RM</td>
	<td>V/NE</td>
	<td>INVPCID</td>
	<td>Invalidates entries in the TLBs and paging-structure caches based on invalidation type in r64 and descriptor in m128.</td>
</tr>
</table>
<h2 id="instruction-operand-encoding">Instruction Operand Encoding</h2>
<table>
<tr>
	<td>Op/En</td>
	<td>Operand 1</td>
	<td>Operand 2</td>
	<td>Operand 3</td>
	<td>Operand 4</td>
</tr>
<tr>
	<td>RM</td>
	<td>ModRM:reg (R)</td>
	<td>ModRM:r/m (R)</td>
	<td>NA</td>
	<td>NA</td>
</tr>
</table>
<h2 id="description">Description</h2>
<p>Invalidates mappings in the translation lookaside buffers (TLBs) and paging-structure caches based on processcontext identifier (PCID). (See Section 4.10, “Caching Translation Information,” in <em>Intel 64 and IA-32 Architecture</em> <em>Software Developer’s Manual, Volume 3A</em>.) Invalidation is based on the INVPCID type specified in the register operand and the INVPCID descriptor specified in the memory operand.</p>
<p>Outside 64-bit mode, the register operand is always 32 bits, regardless of the value of CS.D. In 64-bit mode the register operand has 64 bits.</p>
<p>There are four INVPCID types currently defined:</p>
<ul>
	<li>Individual-address invalidation: If the INVPCID type is 0, the logical processor invalidates mappings—except global translations—for the linear address and PCID specified in the INVPCID descriptor. In some cases, the instruction may invalidate global translations or mappings for other linear addresses (or other PCIDs) as well.</li>
	<li>Single-context invalidation: If the INVPCID type is 1, the logical processor invalidates all mappings—except global translations—associated with the PCID specified in the INVPCID descriptor. In some cases, the instruction may invalidate global translations or mappings for other PCIDs as well.</li>
	<li>All-context invalidation, including global translations: If the INVPCID type is 2, the logical processor invalidates all mappings—including global translations—associated with any PCID.</li>
	<li>All-context invalidation: If the INVPCID type is 3, the logical processor invalidates all mappings—except global translations—associated with any PCID. In some case, the instruction may invalidate global translations as well.</li>
</ul>
<p>The INVPCID descriptor comprises 128 bits and consists of a PCID and a linear address as shown in Figure 3-23. For INVPCID type 0, the processor uses the full 64 bits of the linear address even outside 64-bit mode; the linear address is not used for other INVPCID types.</p>
<table>
<tr>
	<td>127 Linear Address</td>
	<td>6463 Reserved (must be zero) Figure 3-23.</td>
	<td>1211 PCID INVPCID Descriptor</td>
	<td>0</td>
</tr>
</table>
<p>If CR4.PCIDE = 0, a logical processor does not cache information for any PCID other than 000H. In this case, executions with INVPCID types 0 and 1 are allowed only if the PCID specified in the INVPCID descriptor is 000H;</p>
<p>executions with INVPCID types 2 and 3 invalidate mappings only for PCID 000H. Note that CR4.PCIDE must be 0 outside 64-bit mode (see Chapter 4.10.1, “Process-Context Identifiers (PCIDs)‚” of the <em>Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 3A</em>).</p>
<h2 id="operation">Operation</h2>
<pre>INVPCID_TYPE ← value of register operand;
INVPCID_DESC ← value of memory operand;
CASE INVPCID_TYPE OF
  0:
     PCID ← INVPCID_DESC[11:0];
     L_ADDR ← INVPCID_DESC[127:64];
     Invalidate mappings for L_ADDR associated with PCID except global translations;
     BREAK;
  1:
     PCID ← INVPCID_DESC[11:0];
     Invalidate all mappings associated with PCID except global translations;
     BREAK;
  2:
     Invalidate all mappings for all PCIDs, including global translations;
     BREAK;
  3:
     Invalidate all mappings for all PCIDs except global translations;
     BREAK;
ESAC;
</pre>
<h2 id="intel-c-c-compiler-intrinsic-equivalent">Intel C/C++ Compiler Intrinsic Equivalent</h2>
<table>
<tr>
	<td>INVPCID:</td>
	<td>void _invpcid(unsigned __int32 type, void * descriptor);</td>
</tr>
</table>
<h2 id="simd-floating-point-exceptions">SIMD Floating-Point Exceptions</h2>
<p>None</p>
<h2 id="protected-mode-exceptions">Protected Mode Exceptions</h2>
<table>
<tr>
	<td>#GP(0)</td>
	<td>If the current privilege level is not 0. If the memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. If the DS, ES, FS, or GS register contains an unusable segment. If the source operand is located in an execute-only code segment. If an invalid type is specified in the register operand, i.e., INVPCID_TYPE &gt; 3. If bits 63:12 of INVPCID_DESC are not all zero. If INVPCID_TYPE is either 0 or 1 and INVPCID_DESC[11:0] is not zero. If INVPCID_TYPE is 0 and the linear address in INVPCID_DESC[127:64] is not canonical.</td>
</tr>
<tr>
	<td>#PF(fault-code)</td>
	<td>If a page fault occurs in accessing the memory operand.</td>
</tr>
<tr>
	<td>#SS(0)</td>
	<td>If the memory operand effective address is outside the SS segment limit. If the SS register contains an unusable segment.</td>
</tr>
<tr>
	<td>#UD</td>
	<td>If if CPUID.(EAX=07H, ECX=0H):EBX.INVPCID (bit 10) = 0. If the LOCK prefix is used.</td>
</tr>
</table>
<h2 id="real-address-mode-exceptions">Real-Address Mode Exceptions</h2>
<table>
<tr>
	<td>#GP</td>
	<td>If an invalid type is specified in the register operand, i.e., INVPCID_TYPE &gt; 3. If bits 63:12 of INVPCID_DESC are not all zero.</td>
</tr>
</table>
<p>If INVPCID_TYPE is either 0 or 1 and INVPCID_DESC[11:0] is not zero. If INVPCID_TYPE is 0 and the linear address in INVPCID_DESC[127:64] is not canonical.</p>
<table>
<tr>
	<td>#UD</td>
	<td>If CPUID.(EAX=07H, ECX=0H):EBX.INVPCID (bit 10) = 0. If the LOCK prefix is used.</td>
</tr>
</table>
<h2 id="virtual-8086-mode-exceptions">Virtual-8086 Mode Exceptions</h2>
<table>
<tr>
	<td>#GP(0)</td>
	<td>The INVPCID instruction is not recognized in virtual-8086 mode.</td>
</tr>
</table>
<h2 id="compatibility-mode-exceptions">Compatibility Mode Exceptions</h2>
<p>Same exceptions as in protected mode.</p>
<h2 id="64-bit-mode-exceptions">64-Bit Mode Exceptions</h2>
<table>
<tr>
	<td>#GP(0)</td>
	<td>If the current privilege level is not 0. If the memory operand is in the CS, DS, ES, FS, or GS segments and the memory address is in a non-canonical form. If an invalid type is specified in the register operand, i.e., INVPCID_TYPE &gt; 3. If bits 63:12 of INVPCID_DESC are not all zero. If CR4.PCIDE=0, INVPCID_TYPE is either 0 or 1, and INVPCID_DESC[11:0] is not zero. If INVPCID_TYPE is 0 and the linear address in INVPCID_DESC[127:64] is not canonical.</td>
</tr>
<tr>
	<td>#PF(fault-code)</td>
	<td>If a page fault occurs in accessing the memory operand.</td>
</tr>
<tr>
	<td>#SS(0)</td>
	<td>If the memory destination operand is in the SS segment and the memory address is in a noncanonical form.</td>
</tr>
<tr>
	<td>#UD</td>
	<td>If the LOCK prefix is used. If CPUID.(EAX=07H, ECX=0H):EBX.INVPCID (bit 10) = 0.</td>
</tr>
</table>
</body>
</html>
