// Seed: 2734347490
module module_0;
  wire id_2;
  wire id_3;
endmodule
program module_1 (
    input  tri   id_0,
    input  tri1  id_1,
    output wire  id_2,
    output tri1  id_3,
    input  uwire id_4,
    input  tri0  id_5
);
  tri1 id_7;
  xor primCall (id_2, id_4, id_5, id_7, id_8, id_9);
  for (id_8 = id_0; 1 - 1; id_3 = id_7) begin : LABEL_0
    id_9 :
    assert property (@(posedge id_7.id_7 or id_7) id_1)
      #1 begin : LABEL_0
        @(posedge id_7 or posedge -1) id_2 = -1;
      end
    wire id_10;
  end
  id_11(
      .id_0(1),
      .id_1(id_2 << id_7),
      .id_2(-1),
      .id_3(-1),
      .id_4(-1),
      .id_5((id_7)),
      .id_6(),
      .id_7(-1'b0),
      .id_8(-1)
  );
  module_0 modCall_1 ();
endmodule
