$date
	Sat Aug  1 19:21:02 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tabla04pos $end
$var wire 1 ! Y $end
$var wire 1 " o1 $end
$var wire 1 # o2 $end
$var wire 1 $ o3 $end
$var wire 1 % o4 $end
$var wire 1 & o5 $end
$var wire 1 ' o6 $end
$var wire 1 ( o7 $end
$var wire 1 ) o8 $end
$var wire 1 * o9 $end
$var reg 1 + A $end
$var reg 1 , B $end
$var reg 1 - C $end
$var reg 1 . D $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0.
0-
0,
0+
1*
1)
1(
1'
1&
1%
1$
1#
1"
1!
$end
#1
0!
0"
1.
#2
1!
1"
0.
1-
#3
1.
#4
0!
1$
0#
0.
0-
1,
#5
0!
0$
1#
1.
#6
1!
1$
0.
1-
#7
1.
#8
1!
1&
1%
0.
0-
0,
1+
#9
0!
0%
1.
#10
1!
1%
0.
1-
#11
0!
0&
1.
#12
1(
0'
1&
0.
0-
1,
#13
0!
0(
1'
1.
#14
0)
1(
0.
1-
#15
0!
0*
1)
1.
#16
