
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2024.2-SP1.2 <build 187561>)
| Date         : Wed Feb 11 11:23:24 2026
| Design       : Tieta_Feiteng_1001_top
| Device       : PGC7KD
| Speed Grade  : -6
| Package      : MBG400
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                                                 
************************************************************************************************************************************************
                                                                                          Clock   Non-clock                                     
 Clock                    Period       Waveform            Type                           Loads       Loads  Sources                            
------------------------------------------------------------------------------------------------------------------------------------------------
 i_CLK_PAL_IN_25M         40.0000      {0.0000 20.0000}    Declared                           0           2  {i_CLK_PAL_IN_25M}                 
   clk_50m                20.0000      {0.0000 10.0000}    Generated (i_CLK_PAL_IN_25M)    1835           0  {pll_inst/u_pll_e2/goppll/CLKOUT0} 
   clk_25m                40.0000      {0.0000 20.0000}    Generated (i_CLK_PAL_IN_25M)       2           0  {pll_inst/u_pll_e2/goppll/CLKOUT1} 
================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 clk_50m                    50.0000 MHz     92.1829 MHz        20.0000        10.8480          9.152
 clk_25m                    25.0000 MHz    692.5208 MHz        40.0000         1.4440         38.556
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_50m                clk_50m                      9.152       0.000              0           5919
 clk_25m                clk_25m                     38.556       0.000              0              1
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_50m                clk_50m                      0.394       0.000              0           5919
 clk_25m                clk_25m                      0.875       0.000              0              1
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_50m                clk_50m                     14.600       0.000              0           1787
 clk_50m                clk_25m                     16.095       0.000              0              2
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_50m                clk_50m                      0.679       0.000              0           1787
 clk_50m                clk_25m                      1.494       0.000              0              2
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_50m                                             9.380       0.000              0           1835
 clk_25m                                            19.380       0.000              0              2
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_50m                clk_50m                     13.386       0.000              0           5919
 clk_25m                clk_25m                     39.055       0.000              0              1
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_50m                clk_50m                      0.257       0.000              0           5919
 clk_25m                clk_25m                      0.519       0.000              0              1
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_50m                clk_50m                     16.617       0.000              0           1787
 clk_50m                clk_25m                     17.601       0.000              0              2
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_50m                clk_50m                      0.426       0.000              0           1787
 clk_50m                clk_25m                      1.010       0.000              0              2
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_50m                                             9.530       0.000              0           1835
 clk_25m                                            19.530       0.000              0              2
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : countp[0]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : countp[29]/opit_0_inv_AQ/Cin
Path Group  : clk_50m
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.085  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.349
  Launch Clock Delay      :  8.151
  Clock Pessimism Removal :  1.717

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    1.150       1.192 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.192         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.144       1.336 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000       1.336         ntioldly_22      
 IOL_70_244/Y                      td                    0.388       1.724 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        4.314       6.038         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.073       6.111 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       6.111         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.461       6.572 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.810       7.382         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.354       7.736 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1835)     0.415       8.151         ntclkbufg_0      
 CLMS_93_55/CLK                                                            r       countp[0]/opit_0_inv_MUX4TO1Q/CLK

 CLMS_93_55/Q0                     tco                   0.372       8.523 f       countp[0]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=5)        0.830       9.353         countp[0]        
 CLMS_93_37/Y2                     td                    0.571       9.924 f       N800_mux7_5/gateop_perm/Z
                                   net (fanout=2)        0.417      10.341         _N11383          
 CLMS_99_37/Y1                     td                    0.241      10.582 f       N800_mux8/gateop_perm/Z
                                   net (fanout=1)        0.602      11.184         _N616            
 CLMS_93_43/Y0                     td                    0.355      11.539 f       N800_mux12_1/gateop_perm/Z
                                   net (fanout=1)        0.408      11.947         _N624            
 CLMS_93_49/Y3                     td                    0.594      12.541 r       N800_mux16/gateop_perm/Z
                                   net (fanout=1)        0.369      12.910         _N632            
 CLMA_93_54/Y0                     td                    0.379      13.289 r       N800_mux19/gateop_perm/Z
                                   net (fanout=1)        0.143      13.432         _N638            
 CLMA_93_54/Y2                     td                    0.571      14.003 f       N800_mux24/gateop_perm/Z
                                   net (fanout=1)        0.418      14.421         _N648            
 CLMS_99_61/Y0                     td                    0.564      14.985 f       N800_mux28_3/gateop_perm/Z
                                   net (fanout=3)        0.593      15.578         _N656            
 CLMS_93_61/Y2                     td                    0.251      15.829 f       N1570[4]_0/gateop/F
                                   net (fanout=29)       0.950      16.779         _N9716           
                                   td                    0.569      17.348 r       countp[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      17.348         _N1722           
 CLMA_99_30/COUT                   td                    0.087      17.435 r       countp[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      17.435         _N1724           
                                   td                    0.087      17.522 r       countp[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      17.522         _N1726           
 CLMA_99_36/COUT                   td                    0.087      17.609 r       countp[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      17.609         _N1728           
                                   td                    0.087      17.696 r       countp[10]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      17.696         _N1730           
 CLMA_99_42/COUT                   td                    0.087      17.783 r       countp[12]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      17.783         _N1732           
                                   td                    0.087      17.870 r       countp[14]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      17.870         _N1734           
 CLMA_99_48/COUT                   td                    0.087      17.957 r       countp[16]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      17.957         _N1736           
                                   td                    0.087      18.044 r       countp[18]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      18.044         _N1738           
 CLMA_99_54/COUT                   td                    0.087      18.131 r       countp[20]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      18.131         _N1740           
                                   td                    0.087      18.218 r       countp[22]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      18.218         _N1742           
 CLMA_99_60/COUT                   td                    0.087      18.305 r       countp[24]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      18.305         _N1744           
                                   td                    0.087      18.392 r       countp[26]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      18.392         _N1746           
 CLMA_99_66/COUT                   td                    0.087      18.479 r       countp[28]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      18.479         _N1748           
 CLMA_99_72/CIN                                                            r       countp[29]/opit_0_inv_AQ/Cin

 Data arrival time                                                  18.479         Logic Levels: 15 
                                                                                   Logic: 5.598ns(54.202%), Route: 4.730ns(45.798%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 K19                                                     0.000      20.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042      20.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.937      20.979 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.979         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.110      21.089 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000      21.089         ntioldly_22      
 IOL_70_244/Y                      td                    0.324      21.413 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        3.307      24.720         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.055      24.775 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000      24.775         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.344      25.119 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.634      25.753         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.266      26.019 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1835)     0.330      26.349         ntclkbufg_0      
 CLMA_99_72/CLK                                                            r       countp[29]/opit_0_inv_AQ/CLK
 clock pessimism                                         1.717      28.066                          
 clock uncertainty                                      -0.150      27.916                          

 Setup time                                             -0.285      27.631                          

 Data required time                                                 27.631                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.631                          
 Data arrival time                                                  18.479                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.152                          
====================================================================================================

====================================================================================================

Startpoint  : countp[0]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : countp[28]/opit_0_inv_A2Q21/Cin
Path Group  : clk_50m
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.084  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.350
  Launch Clock Delay      :  8.151
  Clock Pessimism Removal :  1.717

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    1.150       1.192 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.192         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.144       1.336 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000       1.336         ntioldly_22      
 IOL_70_244/Y                      td                    0.388       1.724 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        4.314       6.038         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.073       6.111 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       6.111         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.461       6.572 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.810       7.382         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.354       7.736 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1835)     0.415       8.151         ntclkbufg_0      
 CLMS_93_55/CLK                                                            r       countp[0]/opit_0_inv_MUX4TO1Q/CLK

 CLMS_93_55/Q0                     tco                   0.372       8.523 f       countp[0]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=5)        0.830       9.353         countp[0]        
 CLMS_93_37/Y2                     td                    0.571       9.924 f       N800_mux7_5/gateop_perm/Z
                                   net (fanout=2)        0.417      10.341         _N11383          
 CLMS_99_37/Y1                     td                    0.241      10.582 f       N800_mux8/gateop_perm/Z
                                   net (fanout=1)        0.602      11.184         _N616            
 CLMS_93_43/Y0                     td                    0.355      11.539 f       N800_mux12_1/gateop_perm/Z
                                   net (fanout=1)        0.408      11.947         _N624            
 CLMS_93_49/Y3                     td                    0.594      12.541 r       N800_mux16/gateop_perm/Z
                                   net (fanout=1)        0.369      12.910         _N632            
 CLMA_93_54/Y0                     td                    0.379      13.289 r       N800_mux19/gateop_perm/Z
                                   net (fanout=1)        0.143      13.432         _N638            
 CLMA_93_54/Y2                     td                    0.571      14.003 f       N800_mux24/gateop_perm/Z
                                   net (fanout=1)        0.418      14.421         _N648            
 CLMS_99_61/Y0                     td                    0.564      14.985 f       N800_mux28_3/gateop_perm/Z
                                   net (fanout=3)        0.593      15.578         _N656            
 CLMS_93_61/Y2                     td                    0.251      15.829 f       N1570[4]_0/gateop/F
                                   net (fanout=29)       0.950      16.779         _N9716           
                                   td                    0.569      17.348 r       countp[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      17.348         _N1722           
 CLMA_99_30/COUT                   td                    0.087      17.435 r       countp[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      17.435         _N1724           
                                   td                    0.087      17.522 r       countp[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      17.522         _N1726           
 CLMA_99_36/COUT                   td                    0.087      17.609 r       countp[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      17.609         _N1728           
                                   td                    0.087      17.696 r       countp[10]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      17.696         _N1730           
 CLMA_99_42/COUT                   td                    0.087      17.783 r       countp[12]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      17.783         _N1732           
                                   td                    0.087      17.870 r       countp[14]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      17.870         _N1734           
 CLMA_99_48/COUT                   td                    0.087      17.957 r       countp[16]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      17.957         _N1736           
                                   td                    0.087      18.044 r       countp[18]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      18.044         _N1738           
 CLMA_99_54/COUT                   td                    0.087      18.131 r       countp[20]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      18.131         _N1740           
                                   td                    0.087      18.218 r       countp[22]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      18.218         _N1742           
 CLMA_99_60/COUT                   td                    0.087      18.305 r       countp[24]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      18.305         _N1744           
                                   td                    0.087      18.392 r       countp[26]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      18.392         _N1746           
                                                                           r       countp[28]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  18.392         Logic Levels: 14 
                                                                                   Logic: 5.511ns(53.813%), Route: 4.730ns(46.187%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 K19                                                     0.000      20.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042      20.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.937      20.979 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.979         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.110      21.089 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000      21.089         ntioldly_22      
 IOL_70_244/Y                      td                    0.324      21.413 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        3.307      24.720         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.055      24.775 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000      24.775         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.344      25.119 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.634      25.753         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.266      26.019 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1835)     0.331      26.350         ntclkbufg_0      
 CLMA_99_66/CLK                                                            r       countp[28]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         1.717      28.067                          
 clock uncertainty                                      -0.150      27.917                          

 Setup time                                             -0.285      27.632                          

 Data required time                                                 27.632                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.632                          
 Data arrival time                                                  18.392                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.240                          
====================================================================================================

====================================================================================================

Startpoint  : countp[0]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : countp[26]/opit_0_inv_A2Q21/Cin
Path Group  : clk_50m
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.084  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.350
  Launch Clock Delay      :  8.151
  Clock Pessimism Removal :  1.717

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    1.150       1.192 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.192         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.144       1.336 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000       1.336         ntioldly_22      
 IOL_70_244/Y                      td                    0.388       1.724 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        4.314       6.038         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.073       6.111 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       6.111         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.461       6.572 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.810       7.382         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.354       7.736 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1835)     0.415       8.151         ntclkbufg_0      
 CLMS_93_55/CLK                                                            r       countp[0]/opit_0_inv_MUX4TO1Q/CLK

 CLMS_93_55/Q0                     tco                   0.372       8.523 f       countp[0]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=5)        0.830       9.353         countp[0]        
 CLMS_93_37/Y2                     td                    0.571       9.924 f       N800_mux7_5/gateop_perm/Z
                                   net (fanout=2)        0.417      10.341         _N11383          
 CLMS_99_37/Y1                     td                    0.241      10.582 f       N800_mux8/gateop_perm/Z
                                   net (fanout=1)        0.602      11.184         _N616            
 CLMS_93_43/Y0                     td                    0.355      11.539 f       N800_mux12_1/gateop_perm/Z
                                   net (fanout=1)        0.408      11.947         _N624            
 CLMS_93_49/Y3                     td                    0.594      12.541 r       N800_mux16/gateop_perm/Z
                                   net (fanout=1)        0.369      12.910         _N632            
 CLMA_93_54/Y0                     td                    0.379      13.289 r       N800_mux19/gateop_perm/Z
                                   net (fanout=1)        0.143      13.432         _N638            
 CLMA_93_54/Y2                     td                    0.571      14.003 f       N800_mux24/gateop_perm/Z
                                   net (fanout=1)        0.418      14.421         _N648            
 CLMS_99_61/Y0                     td                    0.564      14.985 f       N800_mux28_3/gateop_perm/Z
                                   net (fanout=3)        0.593      15.578         _N656            
 CLMS_93_61/Y2                     td                    0.251      15.829 f       N1570[4]_0/gateop/F
                                   net (fanout=29)       0.950      16.779         _N9716           
                                   td                    0.569      17.348 r       countp[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      17.348         _N1722           
 CLMA_99_30/COUT                   td                    0.087      17.435 r       countp[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      17.435         _N1724           
                                   td                    0.087      17.522 r       countp[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      17.522         _N1726           
 CLMA_99_36/COUT                   td                    0.087      17.609 r       countp[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      17.609         _N1728           
                                   td                    0.087      17.696 r       countp[10]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      17.696         _N1730           
 CLMA_99_42/COUT                   td                    0.087      17.783 r       countp[12]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      17.783         _N1732           
                                   td                    0.087      17.870 r       countp[14]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      17.870         _N1734           
 CLMA_99_48/COUT                   td                    0.087      17.957 r       countp[16]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      17.957         _N1736           
                                   td                    0.087      18.044 r       countp[18]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      18.044         _N1738           
 CLMA_99_54/COUT                   td                    0.087      18.131 r       countp[20]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      18.131         _N1740           
                                   td                    0.087      18.218 r       countp[22]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      18.218         _N1742           
 CLMA_99_60/COUT                   td                    0.087      18.305 r       countp[24]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      18.305         _N1744           
 CLMA_99_66/CIN                                                            r       countp[26]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  18.305         Logic Levels: 14 
                                                                                   Logic: 5.424ns(53.417%), Route: 4.730ns(46.583%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 K19                                                     0.000      20.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042      20.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.937      20.979 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.979         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.110      21.089 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000      21.089         ntioldly_22      
 IOL_70_244/Y                      td                    0.324      21.413 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        3.307      24.720         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.055      24.775 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000      24.775         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.344      25.119 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.634      25.753         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.266      26.019 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1835)     0.331      26.350         ntclkbufg_0      
 CLMA_99_66/CLK                                                            r       countp[26]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         1.717      28.067                          
 clock uncertainty                                      -0.150      27.917                          

 Setup time                                             -0.285      27.632                          

 Data required time                                                 27.632                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.632                          
 Data arrival time                                                  18.305                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.327                          
====================================================================================================

====================================================================================================

Startpoint  : inst_scpld_to_mcpld_s2p/po[25]/opit_0_inv/CLK
Endpoint    : scpld_to_mcpld_data_filter[21]/opit_0_inv/D
Path Group  : clk_50m
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.045  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.143
  Launch Clock Delay      :  6.345
  Clock Pessimism Removal :  -1.753

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.937       0.979 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.979         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.110       1.089 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000       1.089         ntioldly_22      
 IOL_70_244/Y                      td                    0.324       1.413 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        3.307       4.720         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.055       4.775 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       4.775         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.344       5.119 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.634       5.753         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.266       6.019 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1835)     0.326       6.345         ntclkbufg_0      
 CLMS_51_180/CLK                                                           r       inst_scpld_to_mcpld_s2p/po[25]/opit_0_inv/CLK

 CLMS_51_180/Q2                    tco                   0.338       6.683 f       inst_scpld_to_mcpld_s2p/po[25]/opit_0_inv/Q
                                   net (fanout=1)        0.161       6.844         scpld_to_mcpld_s2p_data[25]
 CLMS_51_181/M2                                                            f       scpld_to_mcpld_data_filter[21]/opit_0_inv/D

 Data arrival time                                                   6.844         Logic Levels: 0  
                                                                                   Logic: 0.338ns(67.735%), Route: 0.161ns(32.265%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    1.150       1.192 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.192         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.144       1.336 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000       1.336         ntioldly_22      
 IOL_70_244/Y                      td                    0.388       1.724 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        4.314       6.038         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.073       6.111 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       6.111         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.461       6.572 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.810       7.382         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.354       7.736 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1835)     0.407       8.143         ntclkbufg_0      
 CLMS_51_181/CLK                                                           r       scpld_to_mcpld_data_filter[21]/opit_0_inv/CLK
 clock pessimism                                        -1.753       6.390                          
 clock uncertainty                                       0.000       6.390                          

 Hold time                                               0.060       6.450                          

 Data required time                                                  6.450                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.450                          
 Data arrival time                                                   6.844                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.394                          
====================================================================================================

====================================================================================================

Startpoint  : inst_scpld_to_mcpld_s2p/po[42]/opit_0_inv/CLK
Endpoint    : scpld_to_mcpld_data_filter[38]/opit_0_inv/D
Path Group  : clk_50m
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.045  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.144
  Launch Clock Delay      :  6.346
  Clock Pessimism Removal :  -1.753

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.937       0.979 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.979         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.110       1.089 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000       1.089         ntioldly_22      
 IOL_70_244/Y                      td                    0.324       1.413 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        3.307       4.720         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.055       4.775 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       4.775         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.344       5.119 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.634       5.753         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.266       6.019 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1835)     0.327       6.346         ntclkbufg_0      
 CLMA_57_180/CLK                                                           r       inst_scpld_to_mcpld_s2p/po[42]/opit_0_inv/CLK

 CLMA_57_180/Q2                    tco                   0.338       6.684 f       inst_scpld_to_mcpld_s2p/po[42]/opit_0_inv/Q
                                   net (fanout=1)        0.161       6.845         scpld_to_mcpld_s2p_data[42]
 CLMS_57_181/M3                                                            f       scpld_to_mcpld_data_filter[38]/opit_0_inv/D

 Data arrival time                                                   6.845         Logic Levels: 0  
                                                                                   Logic: 0.338ns(67.735%), Route: 0.161ns(32.265%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    1.150       1.192 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.192         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.144       1.336 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000       1.336         ntioldly_22      
 IOL_70_244/Y                      td                    0.388       1.724 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        4.314       6.038         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.073       6.111 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       6.111         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.461       6.572 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.810       7.382         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.354       7.736 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1835)     0.408       8.144         ntclkbufg_0      
 CLMS_57_181/CLK                                                           r       scpld_to_mcpld_data_filter[38]/opit_0_inv/CLK
 clock pessimism                                        -1.753       6.391                          
 clock uncertainty                                       0.000       6.391                          

 Hold time                                               0.037       6.428                          

 Data required time                                                  6.428                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.428                          
 Data arrival time                                                   6.845                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.417                          
====================================================================================================

====================================================================================================

Startpoint  : inst_scpld_to_mcpld_s2p/po_r[399]/opit_0_inv_L5Q_perm/CLK
Endpoint    : inst_scpld_to_mcpld_s2p/po[399]/opit_0_inv/D
Path Group  : clk_50m
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.136
  Launch Clock Delay      :  6.339
  Clock Pessimism Removal :  -1.753

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.937       0.979 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.979         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.110       1.089 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000       1.089         ntioldly_22      
 IOL_70_244/Y                      td                    0.324       1.413 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        3.307       4.720         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.055       4.775 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       4.775         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.344       5.119 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.634       5.753         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.266       6.019 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1835)     0.320       6.339         ntclkbufg_0      
 CLMA_39_144/CLK                                                           r       inst_scpld_to_mcpld_s2p/po_r[399]/opit_0_inv_L5Q_perm/CLK

 CLMA_39_144/Q2                    tco                   0.338       6.677 f       inst_scpld_to_mcpld_s2p/po_r[399]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.170       6.847         inst_scpld_to_mcpld_s2p/po_r [399]
 CLMS_39_145/M3                                                            f       inst_scpld_to_mcpld_s2p/po[399]/opit_0_inv/D

 Data arrival time                                                   6.847         Logic Levels: 0  
                                                                                   Logic: 0.338ns(66.535%), Route: 0.170ns(33.465%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    1.150       1.192 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.192         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.144       1.336 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000       1.336         ntioldly_22      
 IOL_70_244/Y                      td                    0.388       1.724 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        4.314       6.038         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.073       6.111 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       6.111         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.461       6.572 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.810       7.382         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.354       7.736 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1835)     0.400       8.136         ntclkbufg_0      
 CLMS_39_145/CLK                                                           r       inst_scpld_to_mcpld_s2p/po[399]/opit_0_inv/CLK
 clock pessimism                                        -1.753       6.383                          
 clock uncertainty                                       0.000       6.383                          

 Hold time                                               0.037       6.420                          

 Data required time                                                  6.420                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.420                          
 Data arrival time                                                   6.847                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.427                          
====================================================================================================

====================================================================================================

Startpoint  : r_pwm_D_fan_pre_limit[0][4]/opit_0_inv/CLK
Endpoint    : r_pwm_D_fan_limit_use[0][4]/opit_0_inv/D
Path Group  : clk_25m
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.357
  Launch Clock Delay      :  8.155
  Clock Pessimism Removal :  1.797

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    1.150       1.192 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.192         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.144       1.336 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000       1.336         ntioldly_22      
 IOL_70_244/Y                      td                    0.388       1.724 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        4.314       6.038         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.073       6.111 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       6.111         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOS                   td                    0.461       6.572 r       pll_inst/u_pll_e2/goppll/CLKOUT1
                                   net (fanout=1)        0.810       7.382         clk_25m          
 USCMDC_79_153/CLK_OUT             td                    0.354       7.736 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.419       8.155         ntclkbufg_1      
 CLMS_57_13/CLK                                                            r       r_pwm_D_fan_pre_limit[0][4]/opit_0_inv/CLK

 CLMS_57_13/Q0                     tco                   0.372       8.527 f       r_pwm_D_fan_pre_limit[0][4]/opit_0_inv/Q
                                   net (fanout=1)        0.865       9.392         r_pwm_D_fan_pre_limit[0] [4]
 CLMS_57_13/M2                                                             f       r_pwm_D_fan_limit_use[0][4]/opit_0_inv/D

 Data arrival time                                                   9.392         Logic Levels: 0  
                                                                                   Logic: 0.372ns(30.073%), Route: 0.865ns(69.927%)
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                            40.000      40.000 r                        
 K19                                                     0.000      40.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042      40.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.937      40.979 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.979         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.110      41.089 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000      41.089         ntioldly_22      
 IOL_70_244/Y                      td                    0.324      41.413 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        3.307      44.720         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.055      44.775 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000      44.775         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOS                   td                    0.344      45.119 r       pll_inst/u_pll_e2/goppll/CLKOUT1
                                   net (fanout=1)        0.634      45.753         clk_25m          
 USCMDC_79_153/CLK_OUT             td                    0.266      46.019 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.338      46.357         ntclkbufg_1      
 CLMS_57_13/CLK                                                            r       r_pwm_D_fan_limit_use[0][4]/opit_0_inv/CLK
 clock pessimism                                         1.797      48.154                          
 clock uncertainty                                      -0.150      48.004                          

 Setup time                                             -0.056      47.948                          

 Data required time                                                 47.948                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 47.948                          
 Data arrival time                                                   9.392                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        38.556                          
====================================================================================================

====================================================================================================

Startpoint  : r_pwm_D_fan_pre_limit[0][4]/opit_0_inv/CLK
Endpoint    : r_pwm_D_fan_limit_use[0][4]/opit_0_inv/D
Path Group  : clk_25m
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.155
  Launch Clock Delay      :  6.357
  Clock Pessimism Removal :  -1.797

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.937       0.979 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.979         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.110       1.089 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000       1.089         ntioldly_22      
 IOL_70_244/Y                      td                    0.324       1.413 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        3.307       4.720         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.055       4.775 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       4.775         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOS                   td                    0.344       5.119 r       pll_inst/u_pll_e2/goppll/CLKOUT1
                                   net (fanout=1)        0.634       5.753         clk_25m          
 USCMDC_79_153/CLK_OUT             td                    0.266       6.019 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.338       6.357         ntclkbufg_1      
 CLMS_57_13/CLK                                                            r       r_pwm_D_fan_pre_limit[0][4]/opit_0_inv/CLK

 CLMS_57_13/Q0                     tco                   0.336       6.693 r       r_pwm_D_fan_pre_limit[0][4]/opit_0_inv/Q
                                   net (fanout=1)        0.541       7.234         r_pwm_D_fan_pre_limit[0] [4]
 CLMS_57_13/M2                                                             r       r_pwm_D_fan_limit_use[0][4]/opit_0_inv/D

 Data arrival time                                                   7.234         Logic Levels: 0  
                                                                                   Logic: 0.336ns(38.312%), Route: 0.541ns(61.688%)
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    1.150       1.192 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.192         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.144       1.336 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000       1.336         ntioldly_22      
 IOL_70_244/Y                      td                    0.388       1.724 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        4.314       6.038         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.073       6.111 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       6.111         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOS                   td                    0.461       6.572 r       pll_inst/u_pll_e2/goppll/CLKOUT1
                                   net (fanout=1)        0.810       7.382         clk_25m          
 USCMDC_79_153/CLK_OUT             td                    0.354       7.736 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.419       8.155         ntclkbufg_1      
 CLMS_57_13/CLK                                                            r       r_pwm_D_fan_limit_use[0][4]/opit_0_inv/CLK
 clock pessimism                                        -1.797       6.358                          
 clock uncertainty                                       0.000       6.358                          

 Hold time                                               0.001       6.359                          

 Data required time                                                  6.359                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.359                          
 Data arrival time                                                   7.234                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.875                          
====================================================================================================

====================================================================================================

Startpoint  : pon_reset_inst/reset1_reg[2]/opit_0/CLK
Endpoint    : bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/o_I2C_ADDR_OUT[0]/opit_0_L5Q_perm/RS
Path Group  : clk_50m
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.072  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.352
  Launch Clock Delay      :  8.141
  Clock Pessimism Removal :  1.717

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    1.150       1.192 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.192         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.144       1.336 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000       1.336         ntioldly_22      
 IOL_70_244/Y                      td                    0.388       1.724 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        4.314       6.038         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.073       6.111 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       6.111         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.461       6.572 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.810       7.382         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.354       7.736 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1835)     0.405       8.141         ntclkbufg_0      
 CLMA_99_96/CLK                                                            r       pon_reset_inst/reset1_reg[2]/opit_0/CLK

 CLMA_99_96/Q3                     tco                   0.373       8.514 f       pon_reset_inst/reset1_reg[2]/opit_0/Q
                                   net (fanout=774)      2.166      10.680         pon_reset_n      
 CLMS_15_55/Y1                     td                    0.503      11.183 f       bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/N0_1/gateop_perm/Z
                                   net (fanout=45)       1.513      12.696         bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/w_rst
 CLMS_33_42/RS                                                             f       bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/o_I2C_ADDR_OUT[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                  12.696         Logic Levels: 1  
                                                                                   Logic: 0.876ns(19.232%), Route: 3.679ns(80.768%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 K19                                                     0.000      20.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042      20.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.937      20.979 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.979         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.110      21.089 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000      21.089         ntioldly_22      
 IOL_70_244/Y                      td                    0.324      21.413 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        3.307      24.720         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.055      24.775 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000      24.775         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.344      25.119 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.634      25.753         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.266      26.019 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1835)     0.333      26.352         ntclkbufg_0      
 CLMS_33_42/CLK                                                            r       bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/o_I2C_ADDR_OUT[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.717      28.069                          
 clock uncertainty                                      -0.150      27.919                          

 Recovery time                                          -0.623      27.296                          

 Data required time                                                 27.296                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.296                          
 Data arrival time                                                  12.696                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.600                          
====================================================================================================

====================================================================================================

Startpoint  : pon_reset_inst/reset1_reg[2]/opit_0/CLK
Endpoint    : bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/o_I2C_ADDR_OUT[1]/opit_0_L5Q_perm/RS
Path Group  : clk_50m
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.072  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.352
  Launch Clock Delay      :  8.141
  Clock Pessimism Removal :  1.717

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    1.150       1.192 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.192         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.144       1.336 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000       1.336         ntioldly_22      
 IOL_70_244/Y                      td                    0.388       1.724 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        4.314       6.038         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.073       6.111 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       6.111         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.461       6.572 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.810       7.382         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.354       7.736 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1835)     0.405       8.141         ntclkbufg_0      
 CLMA_99_96/CLK                                                            r       pon_reset_inst/reset1_reg[2]/opit_0/CLK

 CLMA_99_96/Q3                     tco                   0.373       8.514 f       pon_reset_inst/reset1_reg[2]/opit_0/Q
                                   net (fanout=774)      2.166      10.680         pon_reset_n      
 CLMS_15_55/Y1                     td                    0.503      11.183 f       bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/N0_1/gateop_perm/Z
                                   net (fanout=45)       1.513      12.696         bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/w_rst
 CLMS_33_43/RS                                                             f       bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/o_I2C_ADDR_OUT[1]/opit_0_L5Q_perm/RS

 Data arrival time                                                  12.696         Logic Levels: 1  
                                                                                   Logic: 0.876ns(19.232%), Route: 3.679ns(80.768%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 K19                                                     0.000      20.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042      20.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.937      20.979 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.979         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.110      21.089 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000      21.089         ntioldly_22      
 IOL_70_244/Y                      td                    0.324      21.413 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        3.307      24.720         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.055      24.775 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000      24.775         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.344      25.119 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.634      25.753         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.266      26.019 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1835)     0.333      26.352         ntclkbufg_0      
 CLMS_33_43/CLK                                                            r       bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/o_I2C_ADDR_OUT[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.717      28.069                          
 clock uncertainty                                      -0.150      27.919                          

 Recovery time                                          -0.623      27.296                          

 Data required time                                                 27.296                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.296                          
 Data arrival time                                                  12.696                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.600                          
====================================================================================================

====================================================================================================

Startpoint  : pon_reset_inst/reset1_reg[2]/opit_0/CLK
Endpoint    : bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/o_I2C_ADDR_OUT[2]/opit_0_L5Q_perm/RS
Path Group  : clk_50m
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.072  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.352
  Launch Clock Delay      :  8.141
  Clock Pessimism Removal :  1.717

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    1.150       1.192 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.192         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.144       1.336 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000       1.336         ntioldly_22      
 IOL_70_244/Y                      td                    0.388       1.724 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        4.314       6.038         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.073       6.111 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       6.111         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.461       6.572 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.810       7.382         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.354       7.736 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1835)     0.405       8.141         ntclkbufg_0      
 CLMA_99_96/CLK                                                            r       pon_reset_inst/reset1_reg[2]/opit_0/CLK

 CLMA_99_96/Q3                     tco                   0.373       8.514 f       pon_reset_inst/reset1_reg[2]/opit_0/Q
                                   net (fanout=774)      2.166      10.680         pon_reset_n      
 CLMS_15_55/Y1                     td                    0.503      11.183 f       bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/N0_1/gateop_perm/Z
                                   net (fanout=45)       1.513      12.696         bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/w_rst
 CLMS_33_42/RS                                                             f       bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/o_I2C_ADDR_OUT[2]/opit_0_L5Q_perm/RS

 Data arrival time                                                  12.696         Logic Levels: 1  
                                                                                   Logic: 0.876ns(19.232%), Route: 3.679ns(80.768%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 K19                                                     0.000      20.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042      20.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.937      20.979 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.979         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.110      21.089 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000      21.089         ntioldly_22      
 IOL_70_244/Y                      td                    0.324      21.413 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        3.307      24.720         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.055      24.775 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000      24.775         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.344      25.119 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.634      25.753         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.266      26.019 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1835)     0.333      26.352         ntclkbufg_0      
 CLMS_33_42/CLK                                                            r       bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/o_I2C_ADDR_OUT[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.717      28.069                          
 clock uncertainty                                      -0.150      27.919                          

 Recovery time                                          -0.623      27.296                          

 Data required time                                                 27.296                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.296                          
 Data arrival time                                                  12.696                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.600                          
====================================================================================================

====================================================================================================

Startpoint  : pon_reset_inst/reset1_reg[2]/opit_0/CLK
Endpoint    : counts[0]/opit_0_inv_L5Q_perm/RS
Path Group  : clk_50m
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.141
  Launch Clock Delay      :  6.344
  Clock Pessimism Removal :  -1.717

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.937       0.979 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.979         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.110       1.089 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000       1.089         ntioldly_22      
 IOL_70_244/Y                      td                    0.324       1.413 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        3.307       4.720         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.055       4.775 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       4.775         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.344       5.119 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.634       5.753         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.266       6.019 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1835)     0.325       6.344         ntclkbufg_0      
 CLMA_99_96/CLK                                                            r       pon_reset_inst/reset1_reg[2]/opit_0/CLK

 CLMA_99_96/Q3                     tco                   0.336       6.680 r       pon_reset_inst/reset1_reg[2]/opit_0/Q
                                   net (fanout=774)      0.266       6.946         pon_reset_n      
 CLMS_93_97/RSCO                   td                    0.157       7.103 f       power_button_inst/force_off_count[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.103         ntR113           
 CLMS_93_103/RSCI                                                          f       counts[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.103         Logic Levels: 1  
                                                                                   Logic: 0.493ns(64.954%), Route: 0.266ns(35.046%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    1.150       1.192 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.192         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.144       1.336 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000       1.336         ntioldly_22      
 IOL_70_244/Y                      td                    0.388       1.724 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        4.314       6.038         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.073       6.111 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       6.111         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.461       6.572 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.810       7.382         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.354       7.736 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1835)     0.405       8.141         ntclkbufg_0      
 CLMS_93_103/CLK                                                           r       counts[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.717       6.424                          
 clock uncertainty                                       0.000       6.424                          

 Removal time                                            0.000       6.424                          

 Data required time                                                  6.424                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.424                          
 Data arrival time                                                   7.103                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.679                          
====================================================================================================

====================================================================================================

Startpoint  : pon_reset_inst/reset1_reg[2]/opit_0/CLK
Endpoint    : cpu_power_off/opit_0_inv_L5Q_perm/RS
Path Group  : clk_50m
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.141
  Launch Clock Delay      :  6.344
  Clock Pessimism Removal :  -1.717

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.937       0.979 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.979         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.110       1.089 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000       1.089         ntioldly_22      
 IOL_70_244/Y                      td                    0.324       1.413 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        3.307       4.720         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.055       4.775 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       4.775         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.344       5.119 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.634       5.753         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.266       6.019 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1835)     0.325       6.344         ntclkbufg_0      
 CLMA_99_96/CLK                                                            r       pon_reset_inst/reset1_reg[2]/opit_0/CLK

 CLMA_99_96/Q3                     tco                   0.336       6.680 r       pon_reset_inst/reset1_reg[2]/opit_0/Q
                                   net (fanout=774)      0.266       6.946         pon_reset_n      
 CLMS_93_97/RSCO                   td                    0.157       7.103 f       power_button_inst/force_off_count[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.103         ntR113           
 CLMS_93_103/RSCI                                                          f       cpu_power_off/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.103         Logic Levels: 1  
                                                                                   Logic: 0.493ns(64.954%), Route: 0.266ns(35.046%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    1.150       1.192 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.192         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.144       1.336 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000       1.336         ntioldly_22      
 IOL_70_244/Y                      td                    0.388       1.724 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        4.314       6.038         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.073       6.111 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       6.111         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.461       6.572 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.810       7.382         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.354       7.736 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1835)     0.405       8.141         ntclkbufg_0      
 CLMS_93_103/CLK                                                           r       cpu_power_off/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.717       6.424                          
 clock uncertainty                                       0.000       6.424                          

 Removal time                                            0.000       6.424                          

 Data required time                                                  6.424                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.424                          
 Data arrival time                                                   7.103                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.679                          
====================================================================================================

====================================================================================================

Startpoint  : pon_reset_inst/reset1_reg[2]/opit_0/CLK
Endpoint    : cpu_reboot/opit_0_inv_L5Q_perm/RS
Path Group  : clk_50m
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.141
  Launch Clock Delay      :  6.344
  Clock Pessimism Removal :  -1.717

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.937       0.979 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.979         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.110       1.089 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000       1.089         ntioldly_22      
 IOL_70_244/Y                      td                    0.324       1.413 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        3.307       4.720         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.055       4.775 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       4.775         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.344       5.119 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.634       5.753         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.266       6.019 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1835)     0.325       6.344         ntclkbufg_0      
 CLMA_99_96/CLK                                                            r       pon_reset_inst/reset1_reg[2]/opit_0/CLK

 CLMA_99_96/Q3                     tco                   0.336       6.680 r       pon_reset_inst/reset1_reg[2]/opit_0/Q
                                   net (fanout=774)      0.266       6.946         pon_reset_n      
 CLMS_93_97/RSCO                   td                    0.157       7.103 f       power_button_inst/force_off_count[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.103         ntR113           
 CLMS_93_103/RSCI                                                          f       cpu_reboot/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.103         Logic Levels: 1  
                                                                                   Logic: 0.493ns(64.954%), Route: 0.266ns(35.046%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    1.150       1.192 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.192         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.144       1.336 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000       1.336         ntioldly_22      
 IOL_70_244/Y                      td                    0.388       1.724 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        4.314       6.038         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.073       6.111 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       6.111         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.461       6.572 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.810       7.382         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.354       7.736 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1835)     0.405       8.141         ntclkbufg_0      
 CLMS_93_103/CLK                                                           r       cpu_reboot/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.717       6.424                          
 clock uncertainty                                       0.000       6.424                          

 Removal time                                            0.000       6.424                          

 Data required time                                                  6.424                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.424                          
 Data arrival time                                                   7.103                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.679                          
====================================================================================================

====================================================================================================

Startpoint  : pon_reset_inst/reset1_reg[2]/opit_0/CLK
Endpoint    : r_pwm_D_fan_limit_use[0][4]/opit_0_inv/RS
Path Group  : clk_25m
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.448  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.357
  Launch Clock Delay      :  8.141
  Clock Pessimism Removal :  1.336

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 K19                                                     0.000      20.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042      20.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    1.150      21.192 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.192         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.144      21.336 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000      21.336         ntioldly_22      
 IOL_70_244/Y                      td                    0.388      21.724 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        4.314      26.038         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.073      26.111 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000      26.111         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.461      26.572 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.810      27.382         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.354      27.736 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1835)     0.405      28.141         ntclkbufg_0      
 CLMA_99_96/CLK                                                            r       pon_reset_inst/reset1_reg[2]/opit_0/CLK

 CLMA_99_96/Q3                     tco                   0.373      28.514 f       pon_reset_inst/reset1_reg[2]/opit_0/Q
                                   net (fanout=774)      2.311      30.825         pon_reset_n      
 CLMS_57_13/RS                                                             f       r_pwm_D_fan_limit_use[0][4]/opit_0_inv/RS

 Data arrival time                                                  30.825         Logic Levels: 0  
                                                                                   Logic: 0.373ns(13.897%), Route: 2.311ns(86.103%)
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                            40.000      40.000 r                        
 K19                                                     0.000      40.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042      40.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.937      40.979 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.979         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.110      41.089 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000      41.089         ntioldly_22      
 IOL_70_244/Y                      td                    0.324      41.413 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        3.307      44.720         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.055      44.775 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000      44.775         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOS                   td                    0.344      45.119 r       pll_inst/u_pll_e2/goppll/CLKOUT1
                                   net (fanout=1)        0.634      45.753         clk_25m          
 USCMDC_79_153/CLK_OUT             td                    0.266      46.019 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.338      46.357         ntclkbufg_1      
 CLMS_57_13/CLK                                                            r       r_pwm_D_fan_limit_use[0][4]/opit_0_inv/CLK
 clock pessimism                                         1.336      47.693                          
 clock uncertainty                                      -0.150      47.543                          

 Recovery time                                          -0.623      46.920                          

 Data required time                                                 46.920                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 46.920                          
 Data arrival time                                                  30.825                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.095                          
====================================================================================================

====================================================================================================

Startpoint  : pon_reset_inst/reset1_reg[2]/opit_0/CLK
Endpoint    : r_pwm_D_fan_pre_limit[0][4]/opit_0_inv/RS
Path Group  : clk_25m
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.448  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.357
  Launch Clock Delay      :  8.141
  Clock Pessimism Removal :  1.336

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 K19                                                     0.000      20.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042      20.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    1.150      21.192 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.192         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.144      21.336 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000      21.336         ntioldly_22      
 IOL_70_244/Y                      td                    0.388      21.724 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        4.314      26.038         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.073      26.111 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000      26.111         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.461      26.572 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.810      27.382         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.354      27.736 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1835)     0.405      28.141         ntclkbufg_0      
 CLMA_99_96/CLK                                                            r       pon_reset_inst/reset1_reg[2]/opit_0/CLK

 CLMA_99_96/Q3                     tco                   0.373      28.514 f       pon_reset_inst/reset1_reg[2]/opit_0/Q
                                   net (fanout=774)      2.311      30.825         pon_reset_n      
 CLMS_57_13/RS                                                             f       r_pwm_D_fan_pre_limit[0][4]/opit_0_inv/RS

 Data arrival time                                                  30.825         Logic Levels: 0  
                                                                                   Logic: 0.373ns(13.897%), Route: 2.311ns(86.103%)
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                            40.000      40.000 r                        
 K19                                                     0.000      40.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042      40.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.937      40.979 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.979         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.110      41.089 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000      41.089         ntioldly_22      
 IOL_70_244/Y                      td                    0.324      41.413 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        3.307      44.720         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.055      44.775 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000      44.775         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOS                   td                    0.344      45.119 r       pll_inst/u_pll_e2/goppll/CLKOUT1
                                   net (fanout=1)        0.634      45.753         clk_25m          
 USCMDC_79_153/CLK_OUT             td                    0.266      46.019 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.338      46.357         ntclkbufg_1      
 CLMS_57_13/CLK                                                            r       r_pwm_D_fan_pre_limit[0][4]/opit_0_inv/CLK
 clock pessimism                                         1.336      47.693                          
 clock uncertainty                                      -0.150      47.543                          

 Recovery time                                          -0.623      46.920                          

 Data required time                                                 46.920                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 46.920                          
 Data arrival time                                                  30.825                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.095                          
====================================================================================================

====================================================================================================

Startpoint  : pon_reset_inst/reset1_reg[2]/opit_0/CLK
Endpoint    : r_pwm_D_fan_limit_use[0][4]/opit_0_inv/RS
Path Group  : clk_25m
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.475  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.155
  Launch Clock Delay      :  6.344
  Clock Pessimism Removal :  -1.336

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            40.000      40.000 r                        
 K19                                                     0.000      40.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042      40.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.937      40.979 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.979         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.110      41.089 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000      41.089         ntioldly_22      
 IOL_70_244/Y                      td                    0.324      41.413 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        3.307      44.720         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.055      44.775 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000      44.775         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.344      45.119 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.634      45.753         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.266      46.019 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1835)     0.325      46.344         ntclkbufg_0      
 CLMA_99_96/CLK                                                            r       pon_reset_inst/reset1_reg[2]/opit_0/CLK

 CLMA_99_96/Q3                     tco                   0.336      46.680 r       pon_reset_inst/reset1_reg[2]/opit_0/Q
                                   net (fanout=774)      1.559      48.239         pon_reset_n      
 CLMS_57_13/RS                                                             r       r_pwm_D_fan_limit_use[0][4]/opit_0_inv/RS

 Data arrival time                                                  48.239         Logic Levels: 0  
                                                                                   Logic: 0.336ns(17.731%), Route: 1.559ns(82.269%)
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                            40.000      40.000 r                        
 K19                                                     0.000      40.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042      40.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    1.150      41.192 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.192         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.144      41.336 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000      41.336         ntioldly_22      
 IOL_70_244/Y                      td                    0.388      41.724 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        4.314      46.038         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.073      46.111 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000      46.111         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOS                   td                    0.461      46.572 r       pll_inst/u_pll_e2/goppll/CLKOUT1
                                   net (fanout=1)        0.810      47.382         clk_25m          
 USCMDC_79_153/CLK_OUT             td                    0.354      47.736 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.419      48.155         ntclkbufg_1      
 CLMS_57_13/CLK                                                            r       r_pwm_D_fan_limit_use[0][4]/opit_0_inv/CLK
 clock pessimism                                        -1.336      46.819                          
 clock uncertainty                                       0.150      46.969                          

 Removal time                                           -0.224      46.745                          

 Data required time                                                 46.745                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 46.745                          
 Data arrival time                                                  48.239                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.494                          
====================================================================================================

====================================================================================================

Startpoint  : pon_reset_inst/reset1_reg[2]/opit_0/CLK
Endpoint    : r_pwm_D_fan_pre_limit[0][4]/opit_0_inv/RS
Path Group  : clk_25m
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.475  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.155
  Launch Clock Delay      :  6.344
  Clock Pessimism Removal :  -1.336

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            40.000      40.000 r                        
 K19                                                     0.000      40.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042      40.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.937      40.979 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.979         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.110      41.089 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000      41.089         ntioldly_22      
 IOL_70_244/Y                      td                    0.324      41.413 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        3.307      44.720         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.055      44.775 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000      44.775         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.344      45.119 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.634      45.753         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.266      46.019 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1835)     0.325      46.344         ntclkbufg_0      
 CLMA_99_96/CLK                                                            r       pon_reset_inst/reset1_reg[2]/opit_0/CLK

 CLMA_99_96/Q3                     tco                   0.336      46.680 r       pon_reset_inst/reset1_reg[2]/opit_0/Q
                                   net (fanout=774)      1.559      48.239         pon_reset_n      
 CLMS_57_13/RS                                                             r       r_pwm_D_fan_pre_limit[0][4]/opit_0_inv/RS

 Data arrival time                                                  48.239         Logic Levels: 0  
                                                                                   Logic: 0.336ns(17.731%), Route: 1.559ns(82.269%)
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                            40.000      40.000 r                        
 K19                                                     0.000      40.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042      40.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    1.150      41.192 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.192         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.144      41.336 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000      41.336         ntioldly_22      
 IOL_70_244/Y                      td                    0.388      41.724 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        4.314      46.038         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.073      46.111 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000      46.111         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOS                   td                    0.461      46.572 r       pll_inst/u_pll_e2/goppll/CLKOUT1
                                   net (fanout=1)        0.810      47.382         clk_25m          
 USCMDC_79_153/CLK_OUT             td                    0.354      47.736 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.419      48.155         ntclkbufg_1      
 CLMS_57_13/CLK                                                            r       r_pwm_D_fan_pre_limit[0][4]/opit_0_inv/CLK
 clock pessimism                                        -1.336      46.819                          
 clock uncertainty                                       0.150      46.969                          

 Removal time                                           -0.224      46.745                          

 Data required time                                                 46.745                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 46.745                          
 Data arrival time                                                  48.239                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.494                          
====================================================================================================

====================================================================================================

Startpoint  : pwrseq_slave_inst/reg_cpu0_ddr_vdd_en_r/opit_0_inv_L5Q_perm/CLK
Endpoint    : o_PAL_CPU0_DDR_VDD_EN_R (port)
Path Group  : (none)
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    1.150       1.192 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.192         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.144       1.336 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000       1.336         ntioldly_22      
 IOL_70_244/Y                      td                    0.388       1.724 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        4.314       6.038         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.073       6.111 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       6.111         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.461       6.572 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.810       7.382         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.354       7.736 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1835)     0.414       8.150         ntclkbufg_0      
 CLMA_57_42/CLK                                                            r       pwrseq_slave_inst/reg_cpu0_ddr_vdd_en_r/opit_0_inv_L5Q_perm/CLK

 CLMA_57_42/Q0                     tco                   0.372       8.522 f       pwrseq_slave_inst/reg_cpu0_ddr_vdd_en_r/opit_0_inv_L5Q_perm/Q
                                   net (fanout=31)       3.097      11.619         pwrseq_slave_inst/reg_cpu0_ddr_vdd_en_r
 CLMA_15_144/Y3                    td                    0.364      11.983 f       pwrseq_slave_inst/N198/gateop_perm/Z
                                   net (fanout=2)        1.248      13.231         nt_o_PAL_CPU0_DDR_VDD_EN_R
 IOL_10_205/DQ                     td                    0.451      13.682 f       o_PAL_CPU0_DDR_VDD_EN_R_obuf/opit_1/O
                                   net (fanout=1)        0.000      13.682         o_PAL_CPU0_DDR_VDD_EN_R_obuf/ntO
 IOBD_0_204/PAD                    td                    4.117      17.799 f       o_PAL_CPU0_DDR_VDD_EN_R_obuf/opit_0/O
                                   net (fanout=1)        0.071      17.870         o_PAL_CPU0_DDR_VDD_EN_R
 A18                                                                       f       o_PAL_CPU0_DDR_VDD_EN_R (port)

 Data arrival time                                                  17.870         Logic Levels: 3  
                                                                                   Logic: 5.304ns(54.568%), Route: 4.416ns(45.432%)
====================================================================================================

====================================================================================================

Startpoint  : pwrseq_slave_inst/reg_cpu0_ddr_vdd_en_r/opit_0_inv_L5Q_perm/CLK
Endpoint    : o_PAL_CPU0_PLL_P1V8_EN_R (port)
Path Group  : (none)
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    1.150       1.192 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.192         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.144       1.336 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000       1.336         ntioldly_22      
 IOL_70_244/Y                      td                    0.388       1.724 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        4.314       6.038         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.073       6.111 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       6.111         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.461       6.572 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.810       7.382         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.354       7.736 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1835)     0.414       8.150         ntclkbufg_0      
 CLMA_57_42/CLK                                                            r       pwrseq_slave_inst/reg_cpu0_ddr_vdd_en_r/opit_0_inv_L5Q_perm/CLK

 CLMA_57_42/Q0                     tco                   0.372       8.522 f       pwrseq_slave_inst/reg_cpu0_ddr_vdd_en_r/opit_0_inv_L5Q_perm/Q
                                   net (fanout=31)       3.136      11.658         pwrseq_slave_inst/reg_cpu0_ddr_vdd_en_r
 CLMA_15_150/Y1                    td                    0.241      11.899 f       pwrseq_slave_inst/N194/gateop_perm/Z
                                   net (fanout=2)        1.309      13.208         nt_o_PAL_CPU0_PLL_P1V8_EN_R
 IOL_10_224/DQ                     td                    0.451      13.659 f       o_PAL_CPU0_PLL_P1V8_EN_R_obuf/opit_1/O
                                   net (fanout=1)        0.000      13.659         o_PAL_CPU0_PLL_P1V8_EN_R_obuf/ntO
 IOBS_0_223/PAD                    td                    4.117      17.776 f       o_PAL_CPU0_PLL_P1V8_EN_R_obuf/opit_0/O
                                   net (fanout=1)        0.078      17.854         o_PAL_CPU0_PLL_P1V8_EN_R
 A20                                                                       f       o_PAL_CPU0_PLL_P1V8_EN_R (port)

 Data arrival time                                                  17.854         Logic Levels: 3  
                                                                                   Logic: 5.181ns(53.390%), Route: 4.523ns(46.610%)
====================================================================================================

====================================================================================================

Startpoint  : pwrseq_slave_inst/reg_cpu0_d0_vp_p0v9_en_r/opit_0_inv_L5Q_perm/CLK
Endpoint    : o_PAL_CPU0_D1_VPH_1V8_EN (port)
Path Group  : (none)
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    1.150       1.192 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.192         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.144       1.336 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000       1.336         ntioldly_22      
 IOL_70_244/Y                      td                    0.388       1.724 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        4.314       6.038         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.073       6.111 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       6.111         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.461       6.572 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.810       7.382         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.354       7.736 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1835)     0.411       8.147         ntclkbufg_0      
 CLMS_51_49/CLK                                                            r       pwrseq_slave_inst/reg_cpu0_d0_vp_p0v9_en_r/opit_0_inv_L5Q_perm/CLK

 CLMS_51_49/Q0                     tco                   0.372       8.519 f       pwrseq_slave_inst/reg_cpu0_d0_vp_p0v9_en_r/opit_0_inv_L5Q_perm/Q
                                   net (fanout=41)       3.325      11.844         pwrseq_slave_inst/reg_cpu0_d0_vp_p0v9_en_r
 CLMS_111_139/Y1                   td                    0.348      12.192 f       pwrseq_slave_inst/N220/gateop/Z
                                   net (fanout=2)        2.211      14.403         nt_o_PAL_CPU0_D1_VPH_1V8_EN
 IOL_136_243/DQ                    td                    0.451      14.854 f       o_PAL_CPU0_D1_VPH_1V8_EN_obuf/opit_1/O
                                   net (fanout=1)        0.000      14.854         o_PAL_CPU0_D1_VPH_1V8_EN_obuf/ntO
 IOBS_133_246/PAD                  td                    2.518      17.372 f       o_PAL_CPU0_D1_VPH_1V8_EN_obuf/opit_0/O
                                   net (fanout=1)        0.064      17.436         o_PAL_CPU0_D1_VPH_1V8_EN
 P16                                                                       f       o_PAL_CPU0_D1_VPH_1V8_EN (port)

 Data arrival time                                                  17.436         Logic Levels: 3  
                                                                                   Logic: 3.689ns(39.714%), Route: 5.600ns(60.286%)
====================================================================================================

====================================================================================================

Startpoint  : i_PAL_PGD_P12V_STBY_DROOP (port)
Endpoint    : db_inst_cpu_rail/cnt[12][0]/opit_0_inv_L5Q_perm/L3
Path Group  : (none)
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 P4                                                      0.000       0.000 r       i_PAL_PGD_P12V_STBY_DROOP (port)
                                   net (fanout=1)        0.042       0.042         i_PAL_PGD_P12V_STBY_DROOP
 IOBS_109_0/DIN                    td                    0.937       0.979 r       i_PAL_PGD_P12V_STBY_DROOP_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.979         i_PAL_PGD_P12V_STBY_DROOP_ibuf/ntD
 IOLDLYS_111_9/Z                   td                    0.110       1.089 r       gopIOLDLYS_165/IDLY_OUT
                                   net (fanout=1)        0.000       1.089         ntioldly_163     
 IOL_112_9/Y                       td                    0.324       1.413 r       i_PAL_PGD_P12V_STBY_DROOP_ibuf/opit_1/OUT
                                   net (fanout=4)        0.523       1.936         nt_i_PAL_PGD_P12V_STBY_DROOP
 CLMS_111_13/A3                                                            r       db_inst_cpu_rail/cnt[12][0]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   1.936         Logic Levels: 3  
                                                                                   Logic: 1.371ns(70.816%), Route: 0.565ns(29.184%)
====================================================================================================

====================================================================================================

Startpoint  : i_PAL_PGD_P12V_STBY_DROOP (port)
Endpoint    : db_inst_cpu_rail/cnt[12][1]/opit_0_inv_L5Q_perm/L2
Path Group  : (none)
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 P4                                                      0.000       0.000 r       i_PAL_PGD_P12V_STBY_DROOP (port)
                                   net (fanout=1)        0.042       0.042         i_PAL_PGD_P12V_STBY_DROOP
 IOBS_109_0/DIN                    td                    0.937       0.979 r       i_PAL_PGD_P12V_STBY_DROOP_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.979         i_PAL_PGD_P12V_STBY_DROOP_ibuf/ntD
 IOLDLYS_111_9/Z                   td                    0.110       1.089 r       gopIOLDLYS_165/IDLY_OUT
                                   net (fanout=1)        0.000       1.089         ntioldly_163     
 IOL_112_9/Y                       td                    0.324       1.413 r       i_PAL_PGD_P12V_STBY_DROOP_ibuf/opit_1/OUT
                                   net (fanout=4)        0.523       1.936         nt_i_PAL_PGD_P12V_STBY_DROOP
 CLMS_111_13/B2                                                            r       db_inst_cpu_rail/cnt[12][1]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   1.936         Logic Levels: 3  
                                                                                   Logic: 1.371ns(70.816%), Route: 0.565ns(29.184%)
====================================================================================================

====================================================================================================

Startpoint  : i_PAL_PGD_P12V_STBY_DROOP (port)
Endpoint    : db_inst_cpu_rail/mInst[12].nxt_s1[12]/opit_0_inv/D
Path Group  : (none)
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 P4                                                      0.000       0.000 r       i_PAL_PGD_P12V_STBY_DROOP (port)
                                   net (fanout=1)        0.042       0.042         i_PAL_PGD_P12V_STBY_DROOP
 IOBS_109_0/DIN                    td                    0.937       0.979 r       i_PAL_PGD_P12V_STBY_DROOP_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.979         i_PAL_PGD_P12V_STBY_DROOP_ibuf/ntD
 IOLDLYS_111_9/Z                   td                    0.110       1.089 r       gopIOLDLYS_165/IDLY_OUT
                                   net (fanout=1)        0.000       1.089         ntioldly_163     
 IOL_112_9/Y                       td                    0.324       1.413 r       i_PAL_PGD_P12V_STBY_DROOP_ibuf/opit_1/OUT
                                   net (fanout=4)        0.524       1.937         nt_i_PAL_PGD_P12V_STBY_DROOP
 CLMS_117_19/M1                                                            r       db_inst_cpu_rail/mInst[12].nxt_s1[12]/opit_0_inv/D

 Data arrival time                                                   1.937         Logic Levels: 3  
                                                                                   Logic: 1.371ns(70.780%), Route: 0.566ns(29.220%)
====================================================================================================

{clk_50m} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.380       10.000          0.620           High Pulse Width  CLMS_117_97/CLK         Edge_Detect_u3/r_signal_c/opit_0_inv/CLK
 9.380       10.000          0.620           Low Pulse Width   CLMS_117_97/CLK         Edge_Detect_u3/r_signal_c/opit_0_inv/CLK
 9.380       10.000          0.620           Low Pulse Width   CLMS_117_97/CLK         Edge_Detect_u3/r_signal_d/opit_0_inv/CLK
====================================================================================================

{clk_25m} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 19.380      20.000          0.620           High Pulse Width  CLMS_57_13/CLK          r_pwm_D_fan_limit_use[0][4]/opit_0_inv/CLK
 19.380      20.000          0.620           Low Pulse Width   CLMS_57_13/CLK          r_pwm_D_fan_limit_use[0][4]/opit_0_inv/CLK
 19.380      20.000          0.620           High Pulse Width  CLMS_57_13/CLK          r_pwm_D_fan_pre_limit[0][4]/opit_0_inv/CLK
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : countp[0]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : countp[29]/opit_0_inv_AQ/Cin
Path Group  : clk_50m
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.052
  Launch Clock Delay      :  4.716
  Clock Pessimism Removal :  0.633

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.720       0.762 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.762         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.090       0.852 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000       0.852         ntioldly_22      
 IOL_70_244/Y                      td                    0.243       1.095 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        2.321       3.416         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.045       3.461 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       3.461         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.288       3.749 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.507       4.256         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.221       4.477 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1835)     0.239       4.716         ntclkbufg_0      
 CLMS_93_55/CLK                                                            r       countp[0]/opit_0_inv_MUX4TO1Q/CLK

 CLMS_93_55/Q0                     tco                   0.220       4.936 f       countp[0]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=5)        0.521       5.457         countp[0]        
 CLMS_93_37/Y2                     td                    0.338       5.795 f       N800_mux7_5/gateop_perm/Z
                                   net (fanout=2)        0.261       6.056         _N11383          
 CLMS_99_37/Y1                     td                    0.143       6.199 f       N800_mux8/gateop_perm/Z
                                   net (fanout=1)        0.376       6.575         _N616            
 CLMS_93_43/Y0                     td                    0.209       6.784 f       N800_mux12_1/gateop_perm/Z
                                   net (fanout=1)        0.255       7.039         _N624            
 CLMS_93_49/Y3                     td                    0.322       7.361 f       N800_mux16/gateop_perm/Z
                                   net (fanout=1)        0.257       7.618         _N632            
 CLMA_93_54/Y0                     td                    0.214       7.832 f       N800_mux19/gateop_perm/Z
                                   net (fanout=1)        0.099       7.931         _N638            
 CLMA_93_54/Y2                     td                    0.338       8.269 f       N800_mux24/gateop_perm/Z
                                   net (fanout=1)        0.261       8.530         _N648            
 CLMS_99_61/Y0                     td                    0.333       8.863 f       N800_mux28_3/gateop_perm/Z
                                   net (fanout=3)        0.369       9.232         _N656            
 CLMS_93_61/Y2                     td                    0.148       9.380 f       N1570[4]_0/gateop/F
                                   net (fanout=29)       0.675      10.055         _N9716           
                                   td                    0.364      10.419 f       countp[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.419         _N1726           
 CLMA_99_36/COUT                   td                    0.051      10.470 r       countp[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.470         _N1728           
                                   td                    0.051      10.521 r       countp[10]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.521         _N1730           
 CLMA_99_42/COUT                   td                    0.051      10.572 r       countp[12]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.572         _N1732           
                                   td                    0.051      10.623 r       countp[14]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.623         _N1734           
 CLMA_99_48/COUT                   td                    0.051      10.674 r       countp[16]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.674         _N1736           
                                   td                    0.051      10.725 r       countp[18]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.725         _N1738           
 CLMA_99_54/COUT                   td                    0.051      10.776 r       countp[20]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.776         _N1740           
                                   td                    0.051      10.827 r       countp[22]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.827         _N1742           
 CLMA_99_60/COUT                   td                    0.051      10.878 r       countp[24]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.878         _N1744           
                                   td                    0.051      10.929 r       countp[26]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.929         _N1746           
 CLMA_99_66/COUT                   td                    0.051      10.980 r       countp[28]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.980         _N1748           
 CLMA_99_72/CIN                                                            r       countp[29]/opit_0_inv_AQ/Cin

 Data arrival time                                                  10.980         Logic Levels: 14 
                                                                                   Logic: 3.190ns(50.926%), Route: 3.074ns(49.074%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 K19                                                     0.000      20.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042      20.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.639      20.681 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.681         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.075      20.756 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000      20.756         ntioldly_22      
 IOL_70_244/Y                      td                    0.221      20.977 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        1.983      22.960         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.037      22.997 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000      22.997         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.234      23.231 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.432      23.663         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.181      23.844 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1835)     0.208      24.052         ntclkbufg_0      
 CLMA_99_72/CLK                                                            r       countp[29]/opit_0_inv_AQ/CLK
 clock pessimism                                         0.633      24.685                          
 clock uncertainty                                      -0.150      24.535                          

 Setup time                                             -0.169      24.366                          

 Data required time                                                 24.366                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.366                          
 Data arrival time                                                  10.980                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.386                          
====================================================================================================

====================================================================================================

Startpoint  : countp[0]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : countp[28]/opit_0_inv_A2Q21/Cin
Path Group  : clk_50m
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.053
  Launch Clock Delay      :  4.716
  Clock Pessimism Removal :  0.633

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.720       0.762 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.762         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.090       0.852 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000       0.852         ntioldly_22      
 IOL_70_244/Y                      td                    0.243       1.095 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        2.321       3.416         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.045       3.461 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       3.461         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.288       3.749 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.507       4.256         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.221       4.477 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1835)     0.239       4.716         ntclkbufg_0      
 CLMS_93_55/CLK                                                            r       countp[0]/opit_0_inv_MUX4TO1Q/CLK

 CLMS_93_55/Q0                     tco                   0.220       4.936 f       countp[0]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=5)        0.521       5.457         countp[0]        
 CLMS_93_37/Y2                     td                    0.338       5.795 f       N800_mux7_5/gateop_perm/Z
                                   net (fanout=2)        0.261       6.056         _N11383          
 CLMS_99_37/Y1                     td                    0.143       6.199 f       N800_mux8/gateop_perm/Z
                                   net (fanout=1)        0.376       6.575         _N616            
 CLMS_93_43/Y0                     td                    0.209       6.784 f       N800_mux12_1/gateop_perm/Z
                                   net (fanout=1)        0.255       7.039         _N624            
 CLMS_93_49/Y3                     td                    0.322       7.361 f       N800_mux16/gateop_perm/Z
                                   net (fanout=1)        0.257       7.618         _N632            
 CLMA_93_54/Y0                     td                    0.214       7.832 f       N800_mux19/gateop_perm/Z
                                   net (fanout=1)        0.099       7.931         _N638            
 CLMA_93_54/Y2                     td                    0.338       8.269 f       N800_mux24/gateop_perm/Z
                                   net (fanout=1)        0.261       8.530         _N648            
 CLMS_99_61/Y0                     td                    0.333       8.863 f       N800_mux28_3/gateop_perm/Z
                                   net (fanout=3)        0.369       9.232         _N656            
 CLMS_93_61/Y2                     td                    0.148       9.380 f       N1570[4]_0/gateop/F
                                   net (fanout=29)       0.675      10.055         _N9716           
                                   td                    0.364      10.419 f       countp[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.419         _N1726           
 CLMA_99_36/COUT                   td                    0.051      10.470 r       countp[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.470         _N1728           
                                   td                    0.051      10.521 r       countp[10]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.521         _N1730           
 CLMA_99_42/COUT                   td                    0.051      10.572 r       countp[12]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.572         _N1732           
                                   td                    0.051      10.623 r       countp[14]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.623         _N1734           
 CLMA_99_48/COUT                   td                    0.051      10.674 r       countp[16]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.674         _N1736           
                                   td                    0.051      10.725 r       countp[18]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.725         _N1738           
 CLMA_99_54/COUT                   td                    0.051      10.776 r       countp[20]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.776         _N1740           
                                   td                    0.051      10.827 r       countp[22]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.827         _N1742           
 CLMA_99_60/COUT                   td                    0.051      10.878 r       countp[24]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.878         _N1744           
                                   td                    0.051      10.929 r       countp[26]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.929         _N1746           
                                                                           r       countp[28]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  10.929         Logic Levels: 13 
                                                                                   Logic: 3.139ns(50.523%), Route: 3.074ns(49.477%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 K19                                                     0.000      20.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042      20.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.639      20.681 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.681         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.075      20.756 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000      20.756         ntioldly_22      
 IOL_70_244/Y                      td                    0.221      20.977 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        1.983      22.960         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.037      22.997 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000      22.997         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.234      23.231 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.432      23.663         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.181      23.844 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1835)     0.209      24.053         ntclkbufg_0      
 CLMA_99_66/CLK                                                            r       countp[28]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.633      24.686                          
 clock uncertainty                                      -0.150      24.536                          

 Setup time                                             -0.169      24.367                          

 Data required time                                                 24.367                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.367                          
 Data arrival time                                                  10.929                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.438                          
====================================================================================================

====================================================================================================

Startpoint  : countp[0]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : countp[26]/opit_0_inv_A2Q21/Cin
Path Group  : clk_50m
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.053
  Launch Clock Delay      :  4.716
  Clock Pessimism Removal :  0.633

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.720       0.762 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.762         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.090       0.852 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000       0.852         ntioldly_22      
 IOL_70_244/Y                      td                    0.243       1.095 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        2.321       3.416         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.045       3.461 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       3.461         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.288       3.749 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.507       4.256         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.221       4.477 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1835)     0.239       4.716         ntclkbufg_0      
 CLMS_93_55/CLK                                                            r       countp[0]/opit_0_inv_MUX4TO1Q/CLK

 CLMS_93_55/Q0                     tco                   0.220       4.936 f       countp[0]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=5)        0.521       5.457         countp[0]        
 CLMS_93_37/Y2                     td                    0.338       5.795 f       N800_mux7_5/gateop_perm/Z
                                   net (fanout=2)        0.261       6.056         _N11383          
 CLMS_99_37/Y1                     td                    0.143       6.199 f       N800_mux8/gateop_perm/Z
                                   net (fanout=1)        0.376       6.575         _N616            
 CLMS_93_43/Y0                     td                    0.209       6.784 f       N800_mux12_1/gateop_perm/Z
                                   net (fanout=1)        0.255       7.039         _N624            
 CLMS_93_49/Y3                     td                    0.322       7.361 f       N800_mux16/gateop_perm/Z
                                   net (fanout=1)        0.257       7.618         _N632            
 CLMA_93_54/Y0                     td                    0.214       7.832 f       N800_mux19/gateop_perm/Z
                                   net (fanout=1)        0.099       7.931         _N638            
 CLMA_93_54/Y2                     td                    0.338       8.269 f       N800_mux24/gateop_perm/Z
                                   net (fanout=1)        0.261       8.530         _N648            
 CLMS_99_61/Y0                     td                    0.333       8.863 f       N800_mux28_3/gateop_perm/Z
                                   net (fanout=3)        0.369       9.232         _N656            
 CLMS_93_61/Y2                     td                    0.148       9.380 f       N1570[4]_0/gateop/F
                                   net (fanout=29)       0.675      10.055         _N9716           
                                   td                    0.364      10.419 f       countp[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.419         _N1726           
 CLMA_99_36/COUT                   td                    0.051      10.470 r       countp[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.470         _N1728           
                                   td                    0.051      10.521 r       countp[10]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.521         _N1730           
 CLMA_99_42/COUT                   td                    0.051      10.572 r       countp[12]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.572         _N1732           
                                   td                    0.051      10.623 r       countp[14]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.623         _N1734           
 CLMA_99_48/COUT                   td                    0.051      10.674 r       countp[16]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.674         _N1736           
                                   td                    0.051      10.725 r       countp[18]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.725         _N1738           
 CLMA_99_54/COUT                   td                    0.051      10.776 r       countp[20]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.776         _N1740           
                                   td                    0.051      10.827 r       countp[22]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.827         _N1742           
 CLMA_99_60/COUT                   td                    0.051      10.878 r       countp[24]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.878         _N1744           
 CLMA_99_66/CIN                                                            r       countp[26]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  10.878         Logic Levels: 13 
                                                                                   Logic: 3.088ns(50.114%), Route: 3.074ns(49.886%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 K19                                                     0.000      20.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042      20.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.639      20.681 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.681         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.075      20.756 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000      20.756         ntioldly_22      
 IOL_70_244/Y                      td                    0.221      20.977 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        1.983      22.960         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.037      22.997 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000      22.997         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.234      23.231 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.432      23.663         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.181      23.844 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1835)     0.209      24.053         ntclkbufg_0      
 CLMA_99_66/CLK                                                            r       countp[26]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.633      24.686                          
 clock uncertainty                                      -0.150      24.536                          

 Setup time                                             -0.169      24.367                          

 Data required time                                                 24.367                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.367                          
 Data arrival time                                                  10.878                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.489                          
====================================================================================================

====================================================================================================

Startpoint  : inst_scpld_to_mcpld_s2p/po[25]/opit_0_inv/CLK
Endpoint    : scpld_to_mcpld_data_filter[21]/opit_0_inv/D
Path Group  : clk_50m
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.011  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.710
  Launch Clock Delay      :  4.050
  Clock Pessimism Removal :  -0.649

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.639       0.681 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.681         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.075       0.756 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000       0.756         ntioldly_22      
 IOL_70_244/Y                      td                    0.221       0.977 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        1.983       2.960         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.037       2.997 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       2.997         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.234       3.231 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.432       3.663         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.181       3.844 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1835)     0.206       4.050         ntclkbufg_0      
 CLMS_51_180/CLK                                                           r       inst_scpld_to_mcpld_s2p/po[25]/opit_0_inv/CLK

 CLMS_51_180/Q2                    tco                   0.202       4.252 r       inst_scpld_to_mcpld_s2p/po[25]/opit_0_inv/Q
                                   net (fanout=1)        0.069       4.321         scpld_to_mcpld_s2p_data[25]
 CLMS_51_181/M2                                                            r       scpld_to_mcpld_data_filter[21]/opit_0_inv/D

 Data arrival time                                                   4.321         Logic Levels: 0  
                                                                                   Logic: 0.202ns(74.539%), Route: 0.069ns(25.461%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.720       0.762 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.762         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.090       0.852 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000       0.852         ntioldly_22      
 IOL_70_244/Y                      td                    0.243       1.095 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        2.321       3.416         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.045       3.461 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       3.461         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.288       3.749 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.507       4.256         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.221       4.477 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1835)     0.233       4.710         ntclkbufg_0      
 CLMS_51_181/CLK                                                           r       scpld_to_mcpld_data_filter[21]/opit_0_inv/CLK
 clock pessimism                                        -0.649       4.061                          
 clock uncertainty                                       0.000       4.061                          

 Hold time                                               0.003       4.064                          

 Data required time                                                  4.064                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.064                          
 Data arrival time                                                   4.321                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.257                          
====================================================================================================

====================================================================================================

Startpoint  : inst_scpld_to_mcpld_s2p/po[42]/opit_0_inv/CLK
Endpoint    : scpld_to_mcpld_data_filter[38]/opit_0_inv/D
Path Group  : clk_50m
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.011  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.711
  Launch Clock Delay      :  4.051
  Clock Pessimism Removal :  -0.649

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.639       0.681 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.681         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.075       0.756 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000       0.756         ntioldly_22      
 IOL_70_244/Y                      td                    0.221       0.977 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        1.983       2.960         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.037       2.997 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       2.997         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.234       3.231 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.432       3.663         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.181       3.844 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1835)     0.207       4.051         ntclkbufg_0      
 CLMA_57_180/CLK                                                           r       inst_scpld_to_mcpld_s2p/po[42]/opit_0_inv/CLK

 CLMA_57_180/Q2                    tco                   0.202       4.253 r       inst_scpld_to_mcpld_s2p/po[42]/opit_0_inv/Q
                                   net (fanout=1)        0.069       4.322         scpld_to_mcpld_s2p_data[42]
 CLMS_57_181/M3                                                            r       scpld_to_mcpld_data_filter[38]/opit_0_inv/D

 Data arrival time                                                   4.322         Logic Levels: 0  
                                                                                   Logic: 0.202ns(74.539%), Route: 0.069ns(25.461%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.720       0.762 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.762         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.090       0.852 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000       0.852         ntioldly_22      
 IOL_70_244/Y                      td                    0.243       1.095 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        2.321       3.416         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.045       3.461 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       3.461         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.288       3.749 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.507       4.256         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.221       4.477 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1835)     0.234       4.711         ntclkbufg_0      
 CLMS_57_181/CLK                                                           r       scpld_to_mcpld_data_filter[38]/opit_0_inv/CLK
 clock pessimism                                        -0.649       4.062                          
 clock uncertainty                                       0.000       4.062                          

 Hold time                                              -0.007       4.055                          

 Data required time                                                  4.055                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.055                          
 Data arrival time                                                   4.322                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.267                          
====================================================================================================

====================================================================================================

Startpoint  : bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_r1_sda_dly[1]/opit_0/CLK
Endpoint    : bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_r1_sda_dly[2]/opit_0/D
Path Group  : clk_50m
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.718
  Launch Clock Delay      :  4.058
  Clock Pessimism Removal :  -0.660

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.639       0.681 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.681         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.075       0.756 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000       0.756         ntioldly_22      
 IOL_70_244/Y                      td                    0.221       0.977 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        1.983       2.960         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.037       2.997 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       2.997         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.234       3.231 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.432       3.663         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.181       3.844 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1835)     0.214       4.058         ntclkbufg_0      
 CLMA_15_42/CLK                                                            r       bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_r1_sda_dly[1]/opit_0/CLK

 CLMA_15_42/Q1                     tco                   0.202       4.260 r       bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_r1_sda_dly[1]/opit_0/Q
                                   net (fanout=1)        0.070       4.330         bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_r1_sda_dly [1]
 CLMA_15_42/M1                                                             r       bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_r1_sda_dly[2]/opit_0/D

 Data arrival time                                                   4.330         Logic Levels: 0  
                                                                                   Logic: 0.202ns(74.265%), Route: 0.070ns(25.735%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.720       0.762 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.762         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.090       0.852 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000       0.852         ntioldly_22      
 IOL_70_244/Y                      td                    0.243       1.095 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        2.321       3.416         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.045       3.461 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       3.461         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.288       3.749 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.507       4.256         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.221       4.477 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1835)     0.241       4.718         ntclkbufg_0      
 CLMA_15_42/CLK                                                            r       bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_r1_sda_dly[2]/opit_0/CLK
 clock pessimism                                        -0.660       4.058                          
 clock uncertainty                                       0.000       4.058                          

 Hold time                                               0.004       4.062                          

 Data required time                                                  4.062                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.062                          
 Data arrival time                                                   4.330                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.268                          
====================================================================================================

====================================================================================================

Startpoint  : r_pwm_D_fan_pre_limit[0][4]/opit_0_inv/CLK
Endpoint    : r_pwm_D_fan_limit_use[0][4]/opit_0_inv/D
Path Group  : clk_25m
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.060
  Launch Clock Delay      :  4.720
  Clock Pessimism Removal :  0.660

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.720       0.762 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.762         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.090       0.852 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000       0.852         ntioldly_22      
 IOL_70_244/Y                      td                    0.243       1.095 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        2.321       3.416         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.045       3.461 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       3.461         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOS                   td                    0.288       3.749 r       pll_inst/u_pll_e2/goppll/CLKOUT1
                                   net (fanout=1)        0.507       4.256         clk_25m          
 USCMDC_79_153/CLK_OUT             td                    0.221       4.477 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.243       4.720         ntclkbufg_1      
 CLMS_57_13/CLK                                                            r       r_pwm_D_fan_pre_limit[0][4]/opit_0_inv/CLK

 CLMS_57_13/Q0                     tco                   0.220       4.940 f       r_pwm_D_fan_pre_limit[0][4]/opit_0_inv/Q
                                   net (fanout=1)        0.542       5.482         r_pwm_D_fan_pre_limit[0] [4]
 CLMS_57_13/M2                                                             f       r_pwm_D_fan_limit_use[0][4]/opit_0_inv/D

 Data arrival time                                                   5.482         Logic Levels: 0  
                                                                                   Logic: 0.220ns(28.871%), Route: 0.542ns(71.129%)
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                            40.000      40.000 r                        
 K19                                                     0.000      40.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042      40.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.639      40.681 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.681         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.075      40.756 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000      40.756         ntioldly_22      
 IOL_70_244/Y                      td                    0.221      40.977 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        1.983      42.960         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.037      42.997 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000      42.997         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOS                   td                    0.234      43.231 r       pll_inst/u_pll_e2/goppll/CLKOUT1
                                   net (fanout=1)        0.432      43.663         clk_25m          
 USCMDC_79_153/CLK_OUT             td                    0.181      43.844 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.216      44.060         ntclkbufg_1      
 CLMS_57_13/CLK                                                            r       r_pwm_D_fan_limit_use[0][4]/opit_0_inv/CLK
 clock pessimism                                         0.660      44.720                          
 clock uncertainty                                      -0.150      44.570                          

 Setup time                                             -0.033      44.537                          

 Data required time                                                 44.537                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.537                          
 Data arrival time                                                   5.482                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        39.055                          
====================================================================================================

====================================================================================================

Startpoint  : r_pwm_D_fan_pre_limit[0][4]/opit_0_inv/CLK
Endpoint    : r_pwm_D_fan_limit_use[0][4]/opit_0_inv/D
Path Group  : clk_25m
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.720
  Launch Clock Delay      :  4.060
  Clock Pessimism Removal :  -0.660

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.639       0.681 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.681         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.075       0.756 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000       0.756         ntioldly_22      
 IOL_70_244/Y                      td                    0.221       0.977 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        1.983       2.960         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.037       2.997 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       2.997         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOS                   td                    0.234       3.231 r       pll_inst/u_pll_e2/goppll/CLKOUT1
                                   net (fanout=1)        0.432       3.663         clk_25m          
 USCMDC_79_153/CLK_OUT             td                    0.181       3.844 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.216       4.060         ntclkbufg_1      
 CLMS_57_13/CLK                                                            r       r_pwm_D_fan_pre_limit[0][4]/opit_0_inv/CLK

 CLMS_57_13/Q0                     tco                   0.200       4.260 r       r_pwm_D_fan_pre_limit[0][4]/opit_0_inv/Q
                                   net (fanout=1)        0.322       4.582         r_pwm_D_fan_pre_limit[0] [4]
 CLMS_57_13/M2                                                             r       r_pwm_D_fan_limit_use[0][4]/opit_0_inv/D

 Data arrival time                                                   4.582         Logic Levels: 0  
                                                                                   Logic: 0.200ns(38.314%), Route: 0.322ns(61.686%)
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.720       0.762 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.762         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.090       0.852 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000       0.852         ntioldly_22      
 IOL_70_244/Y                      td                    0.243       1.095 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        2.321       3.416         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.045       3.461 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       3.461         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOS                   td                    0.288       3.749 r       pll_inst/u_pll_e2/goppll/CLKOUT1
                                   net (fanout=1)        0.507       4.256         clk_25m          
 USCMDC_79_153/CLK_OUT             td                    0.221       4.477 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.243       4.720         ntclkbufg_1      
 CLMS_57_13/CLK                                                            r       r_pwm_D_fan_limit_use[0][4]/opit_0_inv/CLK
 clock pessimism                                        -0.660       4.060                          
 clock uncertainty                                       0.000       4.060                          

 Hold time                                               0.003       4.063                          

 Data required time                                                  4.063                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.063                          
 Data arrival time                                                   4.582                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.519                          
====================================================================================================

====================================================================================================

Startpoint  : pon_reset_inst/reset1_reg[2]/opit_0/CLK
Endpoint    : bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/o_I2C_ADDR_OUT[0]/opit_0_L5Q_perm/RS
Path Group  : clk_50m
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.021  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.055
  Launch Clock Delay      :  4.709
  Clock Pessimism Removal :  0.633

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.720       0.762 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.762         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.090       0.852 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000       0.852         ntioldly_22      
 IOL_70_244/Y                      td                    0.243       1.095 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        2.321       3.416         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.045       3.461 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       3.461         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.288       3.749 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.507       4.256         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.221       4.477 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1835)     0.232       4.709         ntclkbufg_0      
 CLMA_99_96/CLK                                                            r       pon_reset_inst/reset1_reg[2]/opit_0/CLK

 CLMA_99_96/Q3                     tco                   0.221       4.930 f       pon_reset_inst/reset1_reg[2]/opit_0/Q
                                   net (fanout=774)      1.381       6.311         pon_reset_n      
 CLMS_15_55/Y1                     td                    0.297       6.608 f       bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/N0_1/gateop_perm/Z
                                   net (fanout=45)       0.944       7.552         bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/w_rst
 CLMS_33_42/RS                                                             f       bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/o_I2C_ADDR_OUT[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                   7.552         Logic Levels: 1  
                                                                                   Logic: 0.518ns(18.220%), Route: 2.325ns(81.780%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 K19                                                     0.000      20.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042      20.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.639      20.681 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.681         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.075      20.756 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000      20.756         ntioldly_22      
 IOL_70_244/Y                      td                    0.221      20.977 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        1.983      22.960         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.037      22.997 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000      22.997         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.234      23.231 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.432      23.663         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.181      23.844 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1835)     0.211      24.055         ntclkbufg_0      
 CLMS_33_42/CLK                                                            r       bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/o_I2C_ADDR_OUT[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.633      24.688                          
 clock uncertainty                                      -0.150      24.538                          

 Recovery time                                          -0.369      24.169                          

 Data required time                                                 24.169                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.169                          
 Data arrival time                                                   7.552                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.617                          
====================================================================================================

====================================================================================================

Startpoint  : pon_reset_inst/reset1_reg[2]/opit_0/CLK
Endpoint    : bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/o_I2C_ADDR_OUT[1]/opit_0_L5Q_perm/RS
Path Group  : clk_50m
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.021  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.055
  Launch Clock Delay      :  4.709
  Clock Pessimism Removal :  0.633

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.720       0.762 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.762         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.090       0.852 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000       0.852         ntioldly_22      
 IOL_70_244/Y                      td                    0.243       1.095 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        2.321       3.416         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.045       3.461 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       3.461         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.288       3.749 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.507       4.256         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.221       4.477 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1835)     0.232       4.709         ntclkbufg_0      
 CLMA_99_96/CLK                                                            r       pon_reset_inst/reset1_reg[2]/opit_0/CLK

 CLMA_99_96/Q3                     tco                   0.221       4.930 f       pon_reset_inst/reset1_reg[2]/opit_0/Q
                                   net (fanout=774)      1.381       6.311         pon_reset_n      
 CLMS_15_55/Y1                     td                    0.297       6.608 f       bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/N0_1/gateop_perm/Z
                                   net (fanout=45)       0.944       7.552         bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/w_rst
 CLMS_33_43/RS                                                             f       bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/o_I2C_ADDR_OUT[1]/opit_0_L5Q_perm/RS

 Data arrival time                                                   7.552         Logic Levels: 1  
                                                                                   Logic: 0.518ns(18.220%), Route: 2.325ns(81.780%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 K19                                                     0.000      20.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042      20.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.639      20.681 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.681         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.075      20.756 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000      20.756         ntioldly_22      
 IOL_70_244/Y                      td                    0.221      20.977 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        1.983      22.960         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.037      22.997 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000      22.997         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.234      23.231 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.432      23.663         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.181      23.844 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1835)     0.211      24.055         ntclkbufg_0      
 CLMS_33_43/CLK                                                            r       bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/o_I2C_ADDR_OUT[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.633      24.688                          
 clock uncertainty                                      -0.150      24.538                          

 Recovery time                                          -0.369      24.169                          

 Data required time                                                 24.169                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.169                          
 Data arrival time                                                   7.552                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.617                          
====================================================================================================

====================================================================================================

Startpoint  : pon_reset_inst/reset1_reg[2]/opit_0/CLK
Endpoint    : bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/o_I2C_ADDR_OUT[2]/opit_0_L5Q_perm/RS
Path Group  : clk_50m
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.021  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.055
  Launch Clock Delay      :  4.709
  Clock Pessimism Removal :  0.633

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.720       0.762 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.762         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.090       0.852 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000       0.852         ntioldly_22      
 IOL_70_244/Y                      td                    0.243       1.095 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        2.321       3.416         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.045       3.461 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       3.461         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.288       3.749 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.507       4.256         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.221       4.477 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1835)     0.232       4.709         ntclkbufg_0      
 CLMA_99_96/CLK                                                            r       pon_reset_inst/reset1_reg[2]/opit_0/CLK

 CLMA_99_96/Q3                     tco                   0.221       4.930 f       pon_reset_inst/reset1_reg[2]/opit_0/Q
                                   net (fanout=774)      1.381       6.311         pon_reset_n      
 CLMS_15_55/Y1                     td                    0.297       6.608 f       bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/N0_1/gateop_perm/Z
                                   net (fanout=45)       0.944       7.552         bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/w_rst
 CLMS_33_42/RS                                                             f       bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/o_I2C_ADDR_OUT[2]/opit_0_L5Q_perm/RS

 Data arrival time                                                   7.552         Logic Levels: 1  
                                                                                   Logic: 0.518ns(18.220%), Route: 2.325ns(81.780%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 K19                                                     0.000      20.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042      20.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.639      20.681 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.681         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.075      20.756 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000      20.756         ntioldly_22      
 IOL_70_244/Y                      td                    0.221      20.977 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        1.983      22.960         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.037      22.997 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000      22.997         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.234      23.231 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.432      23.663         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.181      23.844 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1835)     0.211      24.055         ntclkbufg_0      
 CLMS_33_42/CLK                                                            r       bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/o_I2C_ADDR_OUT[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.633      24.688                          
 clock uncertainty                                      -0.150      24.538                          

 Recovery time                                          -0.369      24.169                          

 Data required time                                                 24.169                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.169                          
 Data arrival time                                                   7.552                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.617                          
====================================================================================================

====================================================================================================

Startpoint  : pon_reset_inst/reset1_reg[2]/opit_0/CLK
Endpoint    : counts[0]/opit_0_inv_L5Q_perm/RS
Path Group  : clk_50m
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.709
  Launch Clock Delay      :  4.049
  Clock Pessimism Removal :  -0.633

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.639       0.681 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.681         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.075       0.756 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000       0.756         ntioldly_22      
 IOL_70_244/Y                      td                    0.221       0.977 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        1.983       2.960         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.037       2.997 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       2.997         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.234       3.231 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.432       3.663         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.181       3.844 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1835)     0.205       4.049         ntclkbufg_0      
 CLMA_99_96/CLK                                                            r       pon_reset_inst/reset1_reg[2]/opit_0/CLK

 CLMA_99_96/Q3                     tco                   0.200       4.249 r       pon_reset_inst/reset1_reg[2]/opit_0/Q
                                   net (fanout=774)      0.160       4.409         pon_reset_n      
 CLMS_93_97/RSCO                   td                    0.093       4.502 f       power_button_inst/force_off_count[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.502         ntR113           
 CLMS_93_103/RSCI                                                          f       counts[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.502         Logic Levels: 1  
                                                                                   Logic: 0.293ns(64.680%), Route: 0.160ns(35.320%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.720       0.762 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.762         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.090       0.852 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000       0.852         ntioldly_22      
 IOL_70_244/Y                      td                    0.243       1.095 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        2.321       3.416         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.045       3.461 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       3.461         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.288       3.749 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.507       4.256         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.221       4.477 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1835)     0.232       4.709         ntclkbufg_0      
 CLMS_93_103/CLK                                                           r       counts[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.633       4.076                          
 clock uncertainty                                       0.000       4.076                          

 Removal time                                            0.000       4.076                          

 Data required time                                                  4.076                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.076                          
 Data arrival time                                                   4.502                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.426                          
====================================================================================================

====================================================================================================

Startpoint  : pon_reset_inst/reset1_reg[2]/opit_0/CLK
Endpoint    : cpu_power_off/opit_0_inv_L5Q_perm/RS
Path Group  : clk_50m
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.709
  Launch Clock Delay      :  4.049
  Clock Pessimism Removal :  -0.633

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.639       0.681 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.681         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.075       0.756 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000       0.756         ntioldly_22      
 IOL_70_244/Y                      td                    0.221       0.977 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        1.983       2.960         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.037       2.997 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       2.997         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.234       3.231 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.432       3.663         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.181       3.844 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1835)     0.205       4.049         ntclkbufg_0      
 CLMA_99_96/CLK                                                            r       pon_reset_inst/reset1_reg[2]/opit_0/CLK

 CLMA_99_96/Q3                     tco                   0.200       4.249 r       pon_reset_inst/reset1_reg[2]/opit_0/Q
                                   net (fanout=774)      0.160       4.409         pon_reset_n      
 CLMS_93_97/RSCO                   td                    0.093       4.502 f       power_button_inst/force_off_count[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.502         ntR113           
 CLMS_93_103/RSCI                                                          f       cpu_power_off/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.502         Logic Levels: 1  
                                                                                   Logic: 0.293ns(64.680%), Route: 0.160ns(35.320%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.720       0.762 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.762         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.090       0.852 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000       0.852         ntioldly_22      
 IOL_70_244/Y                      td                    0.243       1.095 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        2.321       3.416         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.045       3.461 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       3.461         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.288       3.749 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.507       4.256         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.221       4.477 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1835)     0.232       4.709         ntclkbufg_0      
 CLMS_93_103/CLK                                                           r       cpu_power_off/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.633       4.076                          
 clock uncertainty                                       0.000       4.076                          

 Removal time                                            0.000       4.076                          

 Data required time                                                  4.076                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.076                          
 Data arrival time                                                   4.502                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.426                          
====================================================================================================

====================================================================================================

Startpoint  : pon_reset_inst/reset1_reg[2]/opit_0/CLK
Endpoint    : cpu_reboot/opit_0_inv_L5Q_perm/RS
Path Group  : clk_50m
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.709
  Launch Clock Delay      :  4.049
  Clock Pessimism Removal :  -0.633

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.639       0.681 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.681         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.075       0.756 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000       0.756         ntioldly_22      
 IOL_70_244/Y                      td                    0.221       0.977 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        1.983       2.960         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.037       2.997 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       2.997         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.234       3.231 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.432       3.663         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.181       3.844 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1835)     0.205       4.049         ntclkbufg_0      
 CLMA_99_96/CLK                                                            r       pon_reset_inst/reset1_reg[2]/opit_0/CLK

 CLMA_99_96/Q3                     tco                   0.200       4.249 r       pon_reset_inst/reset1_reg[2]/opit_0/Q
                                   net (fanout=774)      0.160       4.409         pon_reset_n      
 CLMS_93_97/RSCO                   td                    0.093       4.502 f       power_button_inst/force_off_count[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.502         ntR113           
 CLMS_93_103/RSCI                                                          f       cpu_reboot/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.502         Logic Levels: 1  
                                                                                   Logic: 0.293ns(64.680%), Route: 0.160ns(35.320%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.720       0.762 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.762         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.090       0.852 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000       0.852         ntioldly_22      
 IOL_70_244/Y                      td                    0.243       1.095 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        2.321       3.416         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.045       3.461 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       3.461         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.288       3.749 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.507       4.256         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.221       4.477 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1835)     0.232       4.709         ntclkbufg_0      
 CLMS_93_103/CLK                                                           r       cpu_reboot/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.633       4.076                          
 clock uncertainty                                       0.000       4.076                          

 Removal time                                            0.000       4.076                          

 Data required time                                                  4.076                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.076                          
 Data arrival time                                                   4.502                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.426                          
====================================================================================================

====================================================================================================

Startpoint  : pon_reset_inst/reset1_reg[2]/opit_0/CLK
Endpoint    : r_pwm_D_fan_limit_use[0][4]/opit_0_inv/RS
Path Group  : clk_25m
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.185  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.060
  Launch Clock Delay      :  4.709
  Clock Pessimism Removal :  0.464

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 K19                                                     0.000      20.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042      20.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.720      20.762 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.762         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.090      20.852 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000      20.852         ntioldly_22      
 IOL_70_244/Y                      td                    0.243      21.095 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        2.321      23.416         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.045      23.461 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000      23.461         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.288      23.749 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.507      24.256         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.221      24.477 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1835)     0.232      24.709         ntclkbufg_0      
 CLMA_99_96/CLK                                                            r       pon_reset_inst/reset1_reg[2]/opit_0/CLK

 CLMA_99_96/Q3                     tco                   0.221      24.930 f       pon_reset_inst/reset1_reg[2]/opit_0/Q
                                   net (fanout=774)      1.474      26.404         pon_reset_n      
 CLMS_57_13/RS                                                             f       r_pwm_D_fan_limit_use[0][4]/opit_0_inv/RS

 Data arrival time                                                  26.404         Logic Levels: 0  
                                                                                   Logic: 0.221ns(13.038%), Route: 1.474ns(86.962%)
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                            40.000      40.000 r                        
 K19                                                     0.000      40.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042      40.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.639      40.681 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.681         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.075      40.756 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000      40.756         ntioldly_22      
 IOL_70_244/Y                      td                    0.221      40.977 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        1.983      42.960         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.037      42.997 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000      42.997         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOS                   td                    0.234      43.231 r       pll_inst/u_pll_e2/goppll/CLKOUT1
                                   net (fanout=1)        0.432      43.663         clk_25m          
 USCMDC_79_153/CLK_OUT             td                    0.181      43.844 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.216      44.060         ntclkbufg_1      
 CLMS_57_13/CLK                                                            r       r_pwm_D_fan_limit_use[0][4]/opit_0_inv/CLK
 clock pessimism                                         0.464      44.524                          
 clock uncertainty                                      -0.150      44.374                          

 Recovery time                                          -0.369      44.005                          

 Data required time                                                 44.005                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.005                          
 Data arrival time                                                  26.404                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.601                          
====================================================================================================

====================================================================================================

Startpoint  : pon_reset_inst/reset1_reg[2]/opit_0/CLK
Endpoint    : r_pwm_D_fan_pre_limit[0][4]/opit_0_inv/RS
Path Group  : clk_25m
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.185  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.060
  Launch Clock Delay      :  4.709
  Clock Pessimism Removal :  0.464

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 K19                                                     0.000      20.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042      20.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.720      20.762 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.762         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.090      20.852 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000      20.852         ntioldly_22      
 IOL_70_244/Y                      td                    0.243      21.095 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        2.321      23.416         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.045      23.461 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000      23.461         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.288      23.749 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.507      24.256         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.221      24.477 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1835)     0.232      24.709         ntclkbufg_0      
 CLMA_99_96/CLK                                                            r       pon_reset_inst/reset1_reg[2]/opit_0/CLK

 CLMA_99_96/Q3                     tco                   0.221      24.930 f       pon_reset_inst/reset1_reg[2]/opit_0/Q
                                   net (fanout=774)      1.474      26.404         pon_reset_n      
 CLMS_57_13/RS                                                             f       r_pwm_D_fan_pre_limit[0][4]/opit_0_inv/RS

 Data arrival time                                                  26.404         Logic Levels: 0  
                                                                                   Logic: 0.221ns(13.038%), Route: 1.474ns(86.962%)
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                            40.000      40.000 r                        
 K19                                                     0.000      40.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042      40.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.639      40.681 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.681         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.075      40.756 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000      40.756         ntioldly_22      
 IOL_70_244/Y                      td                    0.221      40.977 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        1.983      42.960         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.037      42.997 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000      42.997         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOS                   td                    0.234      43.231 r       pll_inst/u_pll_e2/goppll/CLKOUT1
                                   net (fanout=1)        0.432      43.663         clk_25m          
 USCMDC_79_153/CLK_OUT             td                    0.181      43.844 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.216      44.060         ntclkbufg_1      
 CLMS_57_13/CLK                                                            r       r_pwm_D_fan_pre_limit[0][4]/opit_0_inv/CLK
 clock pessimism                                         0.464      44.524                          
 clock uncertainty                                      -0.150      44.374                          

 Recovery time                                          -0.369      44.005                          

 Data required time                                                 44.005                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.005                          
 Data arrival time                                                  26.404                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.601                          
====================================================================================================

====================================================================================================

Startpoint  : pon_reset_inst/reset1_reg[2]/opit_0/CLK
Endpoint    : r_pwm_D_fan_limit_use[0][4]/opit_0_inv/RS
Path Group  : clk_25m
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.207  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.720
  Launch Clock Delay      :  4.049
  Clock Pessimism Removal :  -0.464

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            40.000      40.000 r                        
 K19                                                     0.000      40.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042      40.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.639      40.681 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.681         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.075      40.756 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000      40.756         ntioldly_22      
 IOL_70_244/Y                      td                    0.221      40.977 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        1.983      42.960         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.037      42.997 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000      42.997         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.234      43.231 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.432      43.663         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.181      43.844 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1835)     0.205      44.049         ntclkbufg_0      
 CLMA_99_96/CLK                                                            r       pon_reset_inst/reset1_reg[2]/opit_0/CLK

 CLMA_99_96/Q3                     tco                   0.200      44.249 r       pon_reset_inst/reset1_reg[2]/opit_0/Q
                                   net (fanout=774)      0.951      45.200         pon_reset_n      
 CLMS_57_13/RS                                                             r       r_pwm_D_fan_limit_use[0][4]/opit_0_inv/RS

 Data arrival time                                                  45.200         Logic Levels: 0  
                                                                                   Logic: 0.200ns(17.376%), Route: 0.951ns(82.624%)
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                            40.000      40.000 r                        
 K19                                                     0.000      40.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042      40.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.720      40.762 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.762         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.090      40.852 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000      40.852         ntioldly_22      
 IOL_70_244/Y                      td                    0.243      41.095 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        2.321      43.416         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.045      43.461 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000      43.461         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOS                   td                    0.288      43.749 r       pll_inst/u_pll_e2/goppll/CLKOUT1
                                   net (fanout=1)        0.507      44.256         clk_25m          
 USCMDC_79_153/CLK_OUT             td                    0.221      44.477 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.243      44.720         ntclkbufg_1      
 CLMS_57_13/CLK                                                            r       r_pwm_D_fan_limit_use[0][4]/opit_0_inv/CLK
 clock pessimism                                        -0.464      44.256                          
 clock uncertainty                                       0.150      44.406                          

 Removal time                                           -0.216      44.190                          

 Data required time                                                 44.190                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.190                          
 Data arrival time                                                  45.200                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.010                          
====================================================================================================

====================================================================================================

Startpoint  : pon_reset_inst/reset1_reg[2]/opit_0/CLK
Endpoint    : r_pwm_D_fan_pre_limit[0][4]/opit_0_inv/RS
Path Group  : clk_25m
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.207  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.720
  Launch Clock Delay      :  4.049
  Clock Pessimism Removal :  -0.464

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            40.000      40.000 r                        
 K19                                                     0.000      40.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042      40.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.639      40.681 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.681         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.075      40.756 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000      40.756         ntioldly_22      
 IOL_70_244/Y                      td                    0.221      40.977 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        1.983      42.960         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.037      42.997 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000      42.997         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.234      43.231 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.432      43.663         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.181      43.844 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1835)     0.205      44.049         ntclkbufg_0      
 CLMA_99_96/CLK                                                            r       pon_reset_inst/reset1_reg[2]/opit_0/CLK

 CLMA_99_96/Q3                     tco                   0.200      44.249 r       pon_reset_inst/reset1_reg[2]/opit_0/Q
                                   net (fanout=774)      0.951      45.200         pon_reset_n      
 CLMS_57_13/RS                                                             r       r_pwm_D_fan_pre_limit[0][4]/opit_0_inv/RS

 Data arrival time                                                  45.200         Logic Levels: 0  
                                                                                   Logic: 0.200ns(17.376%), Route: 0.951ns(82.624%)
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                            40.000      40.000 r                        
 K19                                                     0.000      40.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042      40.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.720      40.762 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.762         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.090      40.852 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000      40.852         ntioldly_22      
 IOL_70_244/Y                      td                    0.243      41.095 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        2.321      43.416         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.045      43.461 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000      43.461         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOS                   td                    0.288      43.749 r       pll_inst/u_pll_e2/goppll/CLKOUT1
                                   net (fanout=1)        0.507      44.256         clk_25m          
 USCMDC_79_153/CLK_OUT             td                    0.221      44.477 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.243      44.720         ntclkbufg_1      
 CLMS_57_13/CLK                                                            r       r_pwm_D_fan_pre_limit[0][4]/opit_0_inv/CLK
 clock pessimism                                        -0.464      44.256                          
 clock uncertainty                                       0.150      44.406                          

 Removal time                                           -0.216      44.190                          

 Data required time                                                 44.190                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.190                          
 Data arrival time                                                  45.200                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.010                          
====================================================================================================

====================================================================================================

Startpoint  : pwrseq_slave_inst/reg_cpu0_ddr_vdd_en_r/opit_0_inv_L5Q_perm/CLK
Endpoint    : o_PAL_CPU0_DDR_VDD_EN_R (port)
Path Group  : (none)
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.720       0.762 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.762         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.090       0.852 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000       0.852         ntioldly_22      
 IOL_70_244/Y                      td                    0.243       1.095 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        2.321       3.416         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.045       3.461 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       3.461         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.288       3.749 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.507       4.256         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.221       4.477 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1835)     0.238       4.715         ntclkbufg_0      
 CLMA_57_42/CLK                                                            r       pwrseq_slave_inst/reg_cpu0_ddr_vdd_en_r/opit_0_inv_L5Q_perm/CLK

 CLMA_57_42/Q0                     tco                   0.220       4.935 f       pwrseq_slave_inst/reg_cpu0_ddr_vdd_en_r/opit_0_inv_L5Q_perm/Q
                                   net (fanout=31)       1.962       6.897         pwrseq_slave_inst/reg_cpu0_ddr_vdd_en_r
 CLMA_15_144/Y3                    td                    0.216       7.113 f       pwrseq_slave_inst/N198/gateop_perm/Z
                                   net (fanout=2)        0.783       7.896         nt_o_PAL_CPU0_DDR_VDD_EN_R
 IOL_10_205/DQ                     td                    0.282       8.178 f       o_PAL_CPU0_DDR_VDD_EN_R_obuf/opit_1/O
                                   net (fanout=1)        0.000       8.178         o_PAL_CPU0_DDR_VDD_EN_R_obuf/ntO
 IOBD_0_204/PAD                    td                    2.577      10.755 f       o_PAL_CPU0_DDR_VDD_EN_R_obuf/opit_0/O
                                   net (fanout=1)        0.071      10.826         o_PAL_CPU0_DDR_VDD_EN_R
 A18                                                                       f       o_PAL_CPU0_DDR_VDD_EN_R (port)

 Data arrival time                                                  10.826         Logic Levels: 3  
                                                                                   Logic: 3.295ns(53.919%), Route: 2.816ns(46.081%)
====================================================================================================

====================================================================================================

Startpoint  : pwrseq_slave_inst/reg_cpu0_ddr_vdd_en_r/opit_0_inv_L5Q_perm/CLK
Endpoint    : o_PAL_CPU0_PLL_P1V8_EN_R (port)
Path Group  : (none)
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.720       0.762 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.762         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.090       0.852 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000       0.852         ntioldly_22      
 IOL_70_244/Y                      td                    0.243       1.095 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        2.321       3.416         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.045       3.461 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       3.461         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.288       3.749 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.507       4.256         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.221       4.477 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1835)     0.238       4.715         ntclkbufg_0      
 CLMA_57_42/CLK                                                            r       pwrseq_slave_inst/reg_cpu0_ddr_vdd_en_r/opit_0_inv_L5Q_perm/CLK

 CLMA_57_42/Q0                     tco                   0.220       4.935 f       pwrseq_slave_inst/reg_cpu0_ddr_vdd_en_r/opit_0_inv_L5Q_perm/Q
                                   net (fanout=31)       1.988       6.923         pwrseq_slave_inst/reg_cpu0_ddr_vdd_en_r
 CLMA_15_150/Y1                    td                    0.143       7.066 f       pwrseq_slave_inst/N194/gateop_perm/Z
                                   net (fanout=2)        0.821       7.887         nt_o_PAL_CPU0_PLL_P1V8_EN_R
 IOL_10_224/DQ                     td                    0.282       8.169 f       o_PAL_CPU0_PLL_P1V8_EN_R_obuf/opit_1/O
                                   net (fanout=1)        0.000       8.169         o_PAL_CPU0_PLL_P1V8_EN_R_obuf/ntO
 IOBS_0_223/PAD                    td                    2.577      10.746 f       o_PAL_CPU0_PLL_P1V8_EN_R_obuf/opit_0/O
                                   net (fanout=1)        0.078      10.824         o_PAL_CPU0_PLL_P1V8_EN_R
 A20                                                                       f       o_PAL_CPU0_PLL_P1V8_EN_R (port)

 Data arrival time                                                  10.824         Logic Levels: 3  
                                                                                   Logic: 3.222ns(52.742%), Route: 2.887ns(47.258%)
====================================================================================================

====================================================================================================

Startpoint  : pwrseq_slave_inst/reg_cpu0_d0_vp_p0v9_en_r/opit_0_inv_L5Q_perm/CLK
Endpoint    : o_PAL_CPU0_D1_VPH_1V8_EN (port)
Path Group  : (none)
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.720       0.762 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.762         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.090       0.852 r       gopIOLDLYS_24/IDLY_OUT
                                   net (fanout=1)        0.000       0.852         ntioldly_22      
 IOL_70_244/Y                      td                    0.243       1.095 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        2.321       3.416         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.045       3.461 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       3.461         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.288       3.749 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.507       4.256         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.221       4.477 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1835)     0.236       4.713         ntclkbufg_0      
 CLMS_51_49/CLK                                                            r       pwrseq_slave_inst/reg_cpu0_d0_vp_p0v9_en_r/opit_0_inv_L5Q_perm/CLK

 CLMS_51_49/Q0                     tco                   0.220       4.933 f       pwrseq_slave_inst/reg_cpu0_d0_vp_p0v9_en_r/opit_0_inv_L5Q_perm/Q
                                   net (fanout=41)       2.108       7.041         pwrseq_slave_inst/reg_cpu0_d0_vp_p0v9_en_r
 CLMS_111_139/Y1                   td                    0.206       7.247 f       pwrseq_slave_inst/N220/gateop/Z
                                   net (fanout=2)        1.413       8.660         nt_o_PAL_CPU0_D1_VPH_1V8_EN
 IOL_136_243/DQ                    td                    0.282       8.942 f       o_PAL_CPU0_D1_VPH_1V8_EN_obuf/opit_1/O
                                   net (fanout=1)        0.000       8.942         o_PAL_CPU0_D1_VPH_1V8_EN_obuf/ntO
 IOBS_133_246/PAD                  td                    1.576      10.518 f       o_PAL_CPU0_D1_VPH_1V8_EN_obuf/opit_0/O
                                   net (fanout=1)        0.064      10.582         o_PAL_CPU0_D1_VPH_1V8_EN
 P16                                                                       f       o_PAL_CPU0_D1_VPH_1V8_EN (port)

 Data arrival time                                                  10.582         Logic Levels: 3  
                                                                                   Logic: 2.284ns(38.916%), Route: 3.585ns(61.084%)
====================================================================================================

====================================================================================================

Startpoint  : i_PAL_PGD_P12V_STBY_DROOP (port)
Endpoint    : db_inst_cpu_rail/mInst[12].nxt_s1[12]/opit_0_inv/D
Path Group  : (none)
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 P4                                                      0.000       0.000 r       i_PAL_PGD_P12V_STBY_DROOP (port)
                                   net (fanout=1)        0.042       0.042         i_PAL_PGD_P12V_STBY_DROOP
 IOBS_109_0/DIN                    td                    0.639       0.681 r       i_PAL_PGD_P12V_STBY_DROOP_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.681         i_PAL_PGD_P12V_STBY_DROOP_ibuf/ntD
 IOLDLYS_111_9/Z                   td                    0.075       0.756 r       gopIOLDLYS_165/IDLY_OUT
                                   net (fanout=1)        0.000       0.756         ntioldly_163     
 IOL_112_9/Y                       td                    0.221       0.977 r       i_PAL_PGD_P12V_STBY_DROOP_ibuf/opit_1/OUT
                                   net (fanout=4)        0.322       1.299         nt_i_PAL_PGD_P12V_STBY_DROOP
 CLMS_117_19/M1                                                            r       db_inst_cpu_rail/mInst[12].nxt_s1[12]/opit_0_inv/D

 Data arrival time                                                   1.299         Logic Levels: 3  
                                                                                   Logic: 0.935ns(71.978%), Route: 0.364ns(28.022%)
====================================================================================================

====================================================================================================

Startpoint  : i_PAL_PGD_P12V_STBY_DROOP (port)
Endpoint    : db_inst_cpu_rail/cnt[12][0]/opit_0_inv_L5Q_perm/L3
Path Group  : (none)
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 P4                                                      0.000       0.000 r       i_PAL_PGD_P12V_STBY_DROOP (port)
                                   net (fanout=1)        0.042       0.042         i_PAL_PGD_P12V_STBY_DROOP
 IOBS_109_0/DIN                    td                    0.639       0.681 r       i_PAL_PGD_P12V_STBY_DROOP_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.681         i_PAL_PGD_P12V_STBY_DROOP_ibuf/ntD
 IOLDLYS_111_9/Z                   td                    0.075       0.756 r       gopIOLDLYS_165/IDLY_OUT
                                   net (fanout=1)        0.000       0.756         ntioldly_163     
 IOL_112_9/Y                       td                    0.221       0.977 r       i_PAL_PGD_P12V_STBY_DROOP_ibuf/opit_1/OUT
                                   net (fanout=4)        0.324       1.301         nt_i_PAL_PGD_P12V_STBY_DROOP
 CLMS_111_13/A3                                                            r       db_inst_cpu_rail/cnt[12][0]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   1.301         Logic Levels: 3  
                                                                                   Logic: 0.935ns(71.868%), Route: 0.366ns(28.132%)
====================================================================================================

====================================================================================================

Startpoint  : i_PAL_PGD_P12V_STBY_DROOP (port)
Endpoint    : db_inst_cpu_rail/cnt[12][1]/opit_0_inv_L5Q_perm/L2
Path Group  : (none)
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 P4                                                      0.000       0.000 r       i_PAL_PGD_P12V_STBY_DROOP (port)
                                   net (fanout=1)        0.042       0.042         i_PAL_PGD_P12V_STBY_DROOP
 IOBS_109_0/DIN                    td                    0.639       0.681 r       i_PAL_PGD_P12V_STBY_DROOP_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.681         i_PAL_PGD_P12V_STBY_DROOP_ibuf/ntD
 IOLDLYS_111_9/Z                   td                    0.075       0.756 r       gopIOLDLYS_165/IDLY_OUT
                                   net (fanout=1)        0.000       0.756         ntioldly_163     
 IOL_112_9/Y                       td                    0.221       0.977 r       i_PAL_PGD_P12V_STBY_DROOP_ibuf/opit_1/OUT
                                   net (fanout=4)        0.324       1.301         nt_i_PAL_PGD_P12V_STBY_DROOP
 CLMS_111_13/B2                                                            r       db_inst_cpu_rail/cnt[12][1]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   1.301         Logic Levels: 3  
                                                                                   Logic: 0.935ns(71.868%), Route: 0.366ns(28.132%)
====================================================================================================

{clk_50m} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.530       10.000          0.470           High Pulse Width  CLMS_117_97/CLK         Edge_Detect_u3/r_signal_c/opit_0_inv/CLK
 9.530       10.000          0.470           High Pulse Width  CLMS_117_97/CLK         Edge_Detect_u3/r_signal_d/opit_0_inv/CLK
 9.530       10.000          0.470           High Pulse Width  CLMS_33_72/CLK          UID_Function_u0/Edge_Detect_U0/r_signal_a/opit_0_inv/CLK
====================================================================================================

{clk_25m} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 19.530      20.000          0.470           High Pulse Width  CLMS_57_13/CLK          r_pwm_D_fan_limit_use[0][4]/opit_0_inv/CLK
 19.530      20.000          0.470           High Pulse Width  CLMS_57_13/CLK          r_pwm_D_fan_pre_limit[0][4]/opit_0_inv/CLK
 19.531      20.000          0.469           Low Pulse Width   CLMS_57_13/CLK          r_pwm_D_fan_limit_use[0][4]/opit_0_inv/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+--------------------------------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                                          
+--------------------------------------------------------------------------------------------------------------------------------------------------+
| Input      | C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/prj/Tieta_M/place_route/Tieta_Feiteng_1001_top_pnr.adf             
| Output     | C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/prj/Tieta_M/report_timing/Tieta_Feiteng_1001_top_rtp.adf           
|            | C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/prj/Tieta_M/report_timing/Tieta_Feiteng_1001_top_exception.rtr     
|            | C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/prj/Tieta_M/report_timing/Tieta_Feiteng_1001_top.rtr               
|            | C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/prj/Tieta_M/report_timing/rtr.db                                   
+--------------------------------------------------------------------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 348 MB
Total CPU time to report_timing completion : 0h:0m:3s
Process Total CPU time to report_timing completion : 0h:0m:4s
Total real time to report_timing completion : 0h:0m:5s
