"C:\Program Files\ModelSim\win64/vlib" D:/fpga/24_ddr3_vivado/prj/ddr3.cache/compile_simlib/modelsim/axi_dwidth_converter_v2_1_17
"C:\Program Files\ModelSim\win64/vmap" axi_dwidth_converter_v2_1_17 D:/fpga/24_ddr3_vivado/prj/ddr3.cache/compile_simlib/modelsim/axi_dwidth_converter_v2_1_17
"C:\Program Files\ModelSim\win64/vlog"  -64 +incdir+c:\Users\fei_l\AppData\Roaming\Xilinx\Vivado\.cxl.ip/incl -work axi_dwidth_converter_v2_1_17 -f D:\fpga\24_ddr3_vivado\prj\ddr3.cache\compile_simlib\modelsim/axi_dwidth_converter_v2_1_17/.cxl.verilog.axi_dwidth_converter_v2_1_17.axi_dwidth_converter_v2_1_17.nt64.cmf
