<?xml version='1.0' encoding='ISO-8859-1' ?>
<!-- Autogenerated Book-level XML file. -->
<!-- Created by Topicgen v1.1.4 -->
<!-- Using LegacyStandardAnalyzer -->
<!-- Creation Date: 2023-11-01 08:54:02 -->
<manual text="Virtuoso UltraSim Simulator User Guide" description="This manual is intended for integrated circuit (IC) designers who want to use the Virtuoso UltraSim simulator to analyze the timing, power, noise, and reliability of circuit designs." href="UltraSim_UserTOC.html" pdfref="UltraSim_User.pdf" type="User Guide" >
   <topic  href="UltraSim_About.html" text="Preface" >
      <topic  href="UltraSim_About.html#22441" text="Licensing in Virtuoso UltraSim Simulator" >
         <topic  href="UltraSim_About.html#24127" text="Virtuoso UltraSim Licenses" />
         <topic  href="UltraSim_About.html#25596" text="License Checkout Order" />
         <topic  href="UltraSim_About.html#23801" text="Suspending and Resuming Licenses" />
         <topic  href="UltraSim_About.html#24000" text="Tracking Token Licenses" />
      </topic>
      <topic  href="UltraSim_About.html#22447" text="Related Documents for Virtuoso UltraSim Simulator" />
      <topic  href="UltraSim_About.html#10374" text="Typographic and Syntax Conventions" />
   </topic>
   <topic  href="UltraSim_Chap1.html#32895" text="Introduction to Virtuoso UltraSim Simulator" >
      <topic  href="UltraSim_Chap1.html#32101" text="Virtuoso UltraSim Simulator Features" >
         <topic  href="UltraSim_Chap1.html#35358" text="Related Documents for Extended Analyses" />
      </topic>
      <topic  href="UltraSim_Chap1.html#35360" text="Virtuoso UltraSim Simulator in IC Design Flow" />
      <topic  href="UltraSim_Chap1.html#35562" text="Command Line Format" >
         <topic  href="UltraSim_Chap1.html#33133" text="Running the Virtuoso UltraSim Simulator" />
         <topic  href="UltraSim_Chap1.html#35716" text="Virtuoso UltraSim Simulator Options" />
         <topic  href="UltraSim_Chap1.html#33585" text="Virtuoso UltraSim 64&#45;Bit Software" />
      </topic>
      <topic  href="UltraSim_Chap1.html#35864" text="Virtuoso UltraSim Simulator Configuration File" />
      <topic  href="UltraSim_Chap1.html#40070" text="Setting Virtuoso UltraSim Simulator Options" />
      <topic  href="UltraSim_Chap1.html#35880" text="Virtuoso UltraSim Simulator Input&#47;Output Files" >
         <topic  href="UltraSim_Chap1.html#31230" text="Waveform Name Syntax" />
      </topic>
      <topic  href="UltraSim_Chap1.html#7422" text="Virtuoso UltraSim Return Codes" />
      <topic  href="UltraSim_Chap1.html#7696" text="Error and Warning Messages" />
      <topic  href="UltraSim_Chap1.html#42685" text="UltraSim Workshop" />
   </topic>
   <topic  href="UltraSim_Chap2.html#116233" text="Netlist File Formats" >
      <topic  href="UltraSim_Chap2.html#141320" text="Supported Netlist File Formats" >
         <topic  href="UltraSim_Chap2.html#145365" text="Spectre" />
         <topic  href="UltraSim_Chap2.html#126038" text="HSPICE" />
         <topic  href="UltraSim_Chap2.html#140456" text="Mixed Spectre and HSPICE " />
         <topic  href="UltraSim_Chap2.html#141560" text="Structural Verilog" />
      </topic>
      <topic  href="UltraSim_Chap2.html#141609" text="Compressed Netlist File" />
      <topic  href="UltraSim_Chap2.html#133522" text="Supported Spectre Model Features" >
         <topic  href="UltraSim_Chap2.html#125005" text="Spectre" />
         <topic  href="UltraSim_Chap2.html#119134" text="Verilog&#45;A" />
      </topic>
      <topic  href="UltraSim_Chap2.html#141749" text="Supported HSPICE Model Features" >
         <topic  href="UltraSim_Chap2.html#141689" text="Syntax Rules" />
         <topic  href="UltraSim_Chap2.html#141727" text="Unit Prefix Symbols" />
      </topic>
      <topic  href="UltraSim_Chap2.html#7480" text="Supported HSPICE Devices and Elements" >
         <topic  href="UltraSim_Chap2.html#94294" text="Bipolar Junction Transistor" />
         <topic  href="UltraSim_Chap2.html#16007" text="Capacitor" />
         <topic  href="UltraSim_Chap2.html#131917" text="Current&#45;Controlled Current Source (F&#45;Element)" />
         <topic  href="UltraSim_Chap2.html#131951" text="Current&#45;Controlled Voltage Source (H&#45;Element)" />
         <topic  href="UltraSim_Chap2.html#12293" text="Diode" />
         <topic  href="UltraSim_Chap2.html#112000" text="Independent Sources" />
         <topic  href="UltraSim_Chap2.html#123549" text="JFET and MESFET" />
         <topic  href="UltraSim_Chap2.html#21767" text="Lossless Transmission Line (T&#45;Element)" />
         <topic  href="UltraSim_Chap2.html#132613" text="Lossy Transmission Line (W&#45;Element)" />
         <topic  href="UltraSim_Chap2.html#21976" text="MOSFET" />
         <topic  href="UltraSim_Chap2.html#123014" text="Mutual Inductor" />
         <topic  href="UltraSim_Chap2.html#123012" text="Resistor" />
         <topic  href="UltraSim_Chap2.html#31311" text="Self Inductor" />
         <topic  href="UltraSim_Chap2.html#134466" text="Voltage&#45;Controlled Current Sources (G&#45;Elements)" />
         <topic  href="UltraSim_Chap2.html#142567" text="Voltage&#45;Controlled Voltage Source (E&#45;Elements)" />
      </topic>
      <topic  href="UltraSim_Chap2.html#141771" text="Supported HSPICE Sources" >
         <topic  href="UltraSim_Chap2.html#10574" text="dc" />
         <topic  href="UltraSim_Chap2.html#123131" text="exp" />
         <topic  href="UltraSim_Chap2.html#10584" text="pwl" />
         <topic  href="UltraSim_Chap2.html#23490" text="pwlz" />
         <topic  href="UltraSim_Chap2.html#16900" text="pulse" />
         <topic  href="UltraSim_Chap2.html#32549" text="sin" />
         <topic  href="UltraSim_Chap2.html#136782" text="pattern" />
      </topic>
      <topic  href="UltraSim_Chap2.html#99465" text="Supported SPICE Format Simulation and Control Statements" >
         <topic  href="UltraSim_Chap2.html#13101" text=".alter" />
         <topic  href="UltraSim_Chap2.html#130423" text=".connect" />
         <topic  href="UltraSim_Chap2.html#30264" text=".data" />
         <topic  href="UltraSim_Chap2.html#30289" text=".end" />
         <topic  href="UltraSim_Chap2.html#13559" text=".endl" />
         <topic  href="UltraSim_Chap2.html#13562" text=".ends or .eom" />
         <topic  href="UltraSim_Chap2.html#13565" text=".global" />
         <topic  href="UltraSim_Chap2.html#13566" text=".ic" />
         <topic  href="UltraSim_Chap2.html#122276" text=".include" />
         <topic  href="UltraSim_Chap2.html#30829" text=".lib" />
         <topic  href="UltraSim_Chap2.html#130850" text=".nodeset" />
         <topic  href="UltraSim_Chap2.html#145110" text=".op" />
         <topic  href="UltraSim_Chap2.html#144977" text=".options" />
         <topic  href="UltraSim_Chap2.html#17636" text=".param" />
         <topic  href="UltraSim_Chap2.html#29264" text=".subckt or .macro" />
         <topic  href="UltraSim_Chap2.html#13572" text=".temp" />
         <topic  href="UltraSim_Chap2.html#29431" text=".tran" />
      </topic>
      <topic  href="UltraSim_Chap2.html#35962" text="Supported SPICE Format Simulation Output Statements" >
         <topic  href="UltraSim_Chap2.html#35964" text=".lprobe and .lprint" />
         <topic  href="UltraSim_Chap2.html#137743" text=".malias" />
         <topic  href="UltraSim_Chap2.html#137945" text=".measure" />
         <topic  href="UltraSim_Chap2.html#143603" text=".probe, .print" />
      </topic>
      <topic  href="UltraSim_Chap2.html#30781" text="Supported SPICE Format Expressions" >
         <topic  href="UltraSim_Chap2.html#120519" text="Built&#45;In Functions" />
         <topic  href="UltraSim_Chap2.html#140060" text="Constants" />
         <topic  href="UltraSim_Chap2.html#123424" text="Operators" />
      </topic>
   </topic>
   <topic  href="UltraSim_Chap3.html#225566" text="Simulation Options" >
      <topic  href="UltraSim_Chap3.html#225604" text="Setting Virtuoso UltraSim Simulator Options in Netlist File" />
      <topic  href="UltraSim_Chap3.html#225667" text="Simulation Modes and Accuracy Settings" >
         <topic  href="UltraSim_Chap3.html#225672" text="Simulation Modes" />
         <topic  href="UltraSim_Chap3.html#226375" text="Supported Representative Models Summary" />
         <topic  href="UltraSim_Chap3.html#226467" text="Accuracy Settings" />
         <topic  href="UltraSim_Chap3.html#226663" text="Recommended Simulation Modes and Accuracy Settings" />
      </topic>
      <topic  href="UltraSim_Chap3.html#226854" text="High&#45;Sensitivity Analog Option" >
         <topic  href="UltraSim_Chap3.html#226858" text="analog" />
      </topic>
      <topic  href="UltraSim_Chap3.html#236757" text="Analog Autodetection" />
      <topic  href="UltraSim_Chap3.html#226907" text="DC Operating Simulation Control Options" >
         <topic  href="UltraSim_Chap3.html#226910" text="Operating Point Calculation Method" />
         <topic  href="UltraSim_Chap3.html#226962" text="DC Operating Point Calculation Exit and Report Options" />
         <topic  href="UltraSim_Chap3.html#246793" text="Integration Method" />
         <topic  href="UltraSim_Chap3.html#227112" text="Simulation Tolerances" />
         <topic  href="UltraSim_Chap3.html#227368" text="Simulation Convergence Options" />
         <topic  href="UltraSim_Chap3.html#227421" text="Save and Restart" />
         <topic  href="UltraSim_Chap3.html#227487" text="Strobing Control Options" />
      </topic>
      <topic  href="UltraSim_Chap3.html#227532" text="Modeling Options" >
         <topic  href="UltraSim_Chap3.html#227535" text="MOSFET Modeling" />
         <topic  href="UltraSim_Chap3.html#227752" text="Analog Representative Model for Generic MOSFET Devices" />
         <topic  href="UltraSim_Chap3.html#227773" text="Diode Modeling" />
         <topic  href="UltraSim_Chap3.html#227841" text="minr" />
         <topic  href="UltraSim_Chap3.html#227851" text="Operating Voltage Range" />
         <topic  href="UltraSim_Chap3.html#227881" text="Treatment of Analog Capacitors" />
         <topic  href="UltraSim_Chap3.html#227947" text="Inductor Shorting" />
      </topic>
      <topic  href="UltraSim_Chap3.html#228003" text="Waveform File Format and Resolution Options" >
         <topic  href="UltraSim_Chap3.html#228005" text="Waveform Format" />
         <topic  href="UltraSim_Chap3.html#228054" text="Updating Waveform Files" />
         <topic  href="UltraSim_Chap3.html#228087" text="Waveform File Size" />
         <topic  href="UltraSim_Chap3.html#228116" text="Waveform File Resolution" />
         <topic  href="UltraSim_Chap3.html#238068" text="Node Name Format Control" />
      </topic>
      <topic  href="UltraSim_Chap3.html#228333" text="Miscellaneous Options" >
         <topic  href="UltraSim_Chap3.html#228412" text="Model Library Specification" />
         <topic  href="UltraSim_Chap3.html#228444" text="Warning Settings" />
         <topic  href="UltraSim_Chap3.html#228544" text="Simulation Start Time Option" />
         <topic  href="UltraSim_Chap3.html#228573" text="Simulation Progress Report Control Options" />
         <topic  href="UltraSim_Chap3.html#228600" text="Model Building Progress Report" />
         <topic  href="UltraSim_Chap3.html#234862" text="Local Options Report" />
         <topic  href="UltraSim_Chap3.html#236599" text="Node Topology Report" />
         <topic  href="UltraSim_Chap3.html#228626" text="Resolving Floating Nodes" />
         <topic  href="UltraSim_Chap3.html#228640" text="Flattening Circuit Hierarchy Option" />
         <topic  href="UltraSim_Chap3.html#228645" text="hier" />
         <topic  href="UltraSim_Chap3.html#228675" text="Device Binning" />
         <topic  href="UltraSim_Chap3.html#237200" text="Element Compaction" />
         <topic  href="UltraSim_Chap3.html#228709" text="Threshold Voltages for Digital Signal Printing and Measurements" />
         <topic  href="UltraSim_Chap3.html#228768" text="Hierarchical Delimiter in Netlist Files" />
         <topic  href="UltraSim_Chap3.html#228808" text="MOSFET Gate Leakage Modeling with Verilog&#45;A" />
         <topic  href="UltraSim_Chap3.html#228837" text="Automatic Detection of Parasitic Bipolar Transistors" />
         <topic  href="UltraSim_Chap3.html#228872" text="Duplicate Subcircuit Handling" />
         <topic  href="UltraSim_Chap3.html#247258" text="Duplicate Port Handling" />
         <topic  href="UltraSim_Chap3.html#247798" text="Duplicate Instance Handling" />
         <topic  href="UltraSim_Chap3.html#228884" text="Bus Signal Notation" />
         <topic  href="UltraSim_Chap3.html#247253" text="Bus Node Mapping for Verilog Netlist File" />
         <topic  href="UltraSim_Chap3.html#228963" text="Structural Verilog Dummy Node Connectivity" />
         <topic  href="UltraSim_Chap3.html#229016" text="skip Option" />
         <topic  href="UltraSim_Chap3.html#237307" text="probe_preserve Option" />
         <topic  href="UltraSim_Chap3.html#251410" text="default_chk_substrate Option" />
         <topic  href="UltraSim_Chap3.html#229049" text="Print File Options" />
         <topic  href="UltraSim_Chap3.html#239743" text="Disabling .print Command" />
         <topic  href="UltraSim_Chap3.html#237785" text="Controlling Text Wrapping of Circuit Check Reports" />
         <topic  href="UltraSim_Chap3.html#249370" text="Limiting the Number of Errors Generated by Design Checking Commands" />
         <topic  href="UltraSim_Chap3.html#241686" text="Limiting the Number of Errors Generated by Power Checking Commands" />
         <topic  href="UltraSim_Chap3.html#251632" text="Limiting the Number or Errors Generated by the Timing Analysis Commands" />
         <topic  href="UltraSim_Chap3.html#250042" text="Modifying the Report Format of Violation Conditions for Design Checking Commands" />
         <topic  href="UltraSim_Chap3.html#250035" text="Changing Resistor, Capacitor, or MOSFET Device Values" />
         <topic  href="UltraSim_Chap3.html#238652" text=".reconnect" />
         <topic  href="UltraSim_Chap3.html#239435" text="UMI or CMI Models for Source Elements" />
         <topic  href="UltraSim_Chap3.html#241491" text="Transistor Subcircuit Definition or verilogA Model Selection" />
      </topic>
      <topic  href="UltraSim_Chap3.html#229139" text="Simulator Options: Default Values" />
   </topic>
   <topic  href="UltraSim_Chap4.html#1046880" text="Post&#45;Layout Simulation Options" >
      <topic  href="UltraSim_Chap4.html#1038896" text="RC Reduction Options" >
         <topic  href="UltraSim_Chap4.html#1041090" text="ccut" />
         <topic  href="UltraSim_Chap4.html#1038936" text="cgnd" />
         <topic  href="UltraSim_Chap4.html#1038949" text="cgndr" />
         <topic  href="UltraSim_Chap4.html#1044548" text="rcr_fmax" />
         <topic  href="UltraSim_Chap4.html#1045977" text="rcut" />
         <topic  href="UltraSim_Chap4.html#1044558" text="rshort" />
         <topic  href="UltraSim_Chap4.html#1044571" text="rvshort" />
         <topic  href="UltraSim_Chap4.html#1041136" text="postl" />
      </topic>
      <topic  href="UltraSim_Chap4.html#1045485" text="Excluding Resistors and Capacitors from RC Reduction" >
         <topic  href="UltraSim_Chap4.html#1046638" text="preserve" />
      </topic>
      <topic  href="UltraSim_Chap4.html#1039193" text="Stitching Files" >
         <topic  href="UltraSim_Chap4.html#1041309" text="capfile" />
         <topic  href="UltraSim_Chap4.html#1041333" text="dpf" />
         <topic  href="UltraSim_Chap4.html#1041296" text="spf" />
         <topic  href="UltraSim_Chap4.html#1049302" text="spef" />
      </topic>
      <topic  href="UltraSim_Chap4.html#1039466" text="Parsing Options for Parasitic Files" >
         <topic  href="UltraSim_Chap4.html#1041567" text="cmin" />
         <topic  href="UltraSim_Chap4.html#1041574" text="cmingnd" />
         <topic  href="UltraSim_Chap4.html#1041581" text="cmingndratio" />
         <topic  href="UltraSim_Chap4.html#1048721" text="dpfautoscale" />
         <topic  href="UltraSim_Chap4.html#1048710" text="dpfscale" />
         <topic  href="UltraSim_Chap4.html#1055699" text="dpfskipinst" />
         <topic  href="UltraSim_Chap4.html#1055899" text="dpfskipinstfile" />
         <topic  href="UltraSim_Chap4.html#1056065" text="dpfskipsubckt" />
         <topic  href="UltraSim_Chap4.html#1056257" text="dpfskipsubcktfile" />
         <topic  href="UltraSim_Chap4.html#1049092" text="rmax" />
         <topic  href="UltraSim_Chap4.html#1050542" text="rmaxlayer" />
         <topic  href="UltraSim_Chap4.html#1049973" text="rmin" />
         <topic  href="UltraSim_Chap4.html#1050418" text="rminlayer" />
         <topic  href="UltraSim_Chap4.html#1049990" text="rvmin" />
         <topic  href="UltraSim_Chap4.html#1049969" text="speftriplet" />
         <topic  href="UltraSim_Chap4.html#1052976" text="spfaliasterm" />
         <topic  href="UltraSim_Chap4.html#1048510" text="spfbusdelim" />
         <topic  href="UltraSim_Chap4.html#1045283" text="spfcaponly" />
         <topic  href="UltraSim_Chap4.html#1055438" text="spfccreport" />
         <topic  href="UltraSim_Chap4.html#1055623" text="spfcrossccap" />
         <topic  href="UltraSim_Chap4.html#1054672" text="spfconn" />
         <topic  href="UltraSim_Chap4.html#1052806" text="spfdeletepin" />
         <topic  href="UltraSim_Chap4.html#1041460" text="spffingerdelim" />
         <topic  href="UltraSim_Chap4.html#1041529" text="spfhierdelim" />
         <topic  href="UltraSim_Chap4.html#1041616" text="spfinstancesection" />
         <topic  href="UltraSim_Chap4.html#1054878" text="spfipin" />
         <topic  href="UltraSim_Chap4.html#1051892" text="spfkeepcoupling" />
         <topic  href="UltraSim_Chap4.html#1052179" text="spfkeepbackslash" />
         <topic  href="UltraSim_Chap4.html#1054381" text="spfnegvalue" />
         <topic  href="UltraSim_Chap4.html#1053744" text="spfnetpin" />
         <topic  href="UltraSim_Chap4.html#1054168" text="spfparadiodes" />
         <topic  href="UltraSim_Chap4.html#1053889" text="spfrcreduction" />
         <topic  href="UltraSim_Chap4.html#1045336" text="spfrecover" />
         <topic  href="UltraSim_Chap4.html#1041380" text="spfscalec" />
         <topic  href="UltraSim_Chap4.html#1058183" text="spfscalecrossc" />
         <topic  href="UltraSim_Chap4.html#1058386" text="spfscaler" />
         <topic  href="UltraSim_Chap4.html#1050009" text="spfserres" />
         <topic  href="UltraSim_Chap4.html#1050253" text="spfserresmod" />
         <topic  href="UltraSim_Chap4.html#1056969" text="spfskipncap" />
         <topic  href="UltraSim_Chap4.html#1050091" text="spfsplitfinger" />
         <topic  href="UltraSim_Chap4.html#1048545" text="spfswapterm" />
         <topic  href="UltraSim_Chap4.html#1048677" text="spfxtorintop" />
         <topic  href="UltraSim_Chap4.html#1039523" text="spfxtorprefix" />
      </topic>
      <topic  href="UltraSim_Chap4.html#1039726" text="Selective RC Backannotation" >
         <topic  href="UltraSim_Chap4.html#1041888" text="spfactivenet" />
         <topic  href="UltraSim_Chap4.html#1041909" text="spfactivenetfile" />
         <topic  href="UltraSim_Chap4.html#1041761" text="spfchlevel" />
         <topic  href="UltraSim_Chap4.html#1041931" text="spfcnet" />
         <topic  href="UltraSim_Chap4.html#1041946" text="spfcnetfile" />
         <topic  href="UltraSim_Chap4.html#1041723" text="spfhlevel" />
         <topic  href="UltraSim_Chap4.html#1044343" text="spfnetcmin" />
         <topic  href="UltraSim_Chap4.html#1053832" text="spfrcnet" />
         <topic  href="UltraSim_Chap4.html#1051270" text="spfrcnetfile" />
         <topic  href="UltraSim_Chap4.html#1039784" text="spfskipnet" />
         <topic  href="UltraSim_Chap4.html#1039794" text="spfskipnetfile" />
         <topic  href="UltraSim_Chap4.html#1041873" text="spfskippwnet" />
         <topic  href="UltraSim_Chap4.html#1041858" text="spfskipsignet" />
      </topic>
      <topic  href="UltraSim_Chap4.html#1039873" text="Error&#47;Warning Message Control Options for Stitching" >
         <topic  href="UltraSim_Chap4.html#1051416" text="spferrorreport" />
         <topic  href="UltraSim_Chap4.html#1051480" text="spfmsglimit" />
      </topic>
      <topic  href="UltraSim_Chap4.html#1040035" text="Stitching Statistical Reports" />
      <topic  href="UltraSim_Chap4.html#1040131" text="Frequently Asked Questions" >
         <topic  href="UltraSim_Chap4.html#1040133" text="How can I minimize memory consumption?" />
         <topic  href="UltraSim_Chap4.html#1040161" text="How can I reduce the time it takes to run a DC simulation?" />
      </topic>
   </topic>
   <topic  href="UltraSim_Chap5.html#1035250" text="Voltage Regulator Simulation" >
      <topic  href="UltraSim_Chap5.html#1035698" text="Overview of Voltage Regulator Simulation" >
         <topic  href="UltraSim_Chap5.html#1035779" text="usim_vr" />
      </topic>
   </topic>
   <topic  href="UltraSim_Chap6.html#1035250" text="Power Network Solver" >
      <topic  href="UltraSim_Chap6.html#1040004" text="Detecting and Analyzing Power Networks" >
         <topic  href="UltraSim_Chap6.html#1038708" text="usim_pn" />
         <topic  href="UltraSim_Chap6.html#1039198" text="pn_level" />
         <topic  href="UltraSim_Chap6.html#1038700" text="pn_max_res" />
         <topic  href="UltraSim_Chap6.html#1039402" text="pn" />
      </topic>
      <topic  href="UltraSim_Chap6.html#1038702" text="UltraSim Power Network Solver" />
   </topic>
   <topic  href="UltraSim_Chap7.html#1035250" text="Interactive Simulation Debugging" >
      <topic  href="UltraSim_Chap7.html#1035473" text="Overview of Interactive Simulation Debugging" />
      <topic  href="UltraSim_Chap7.html#1035512" text="General Commands" >
         <topic  href="UltraSim_Chap7.html#1035514" text="alias" />
         <topic  href="UltraSim_Chap7.html#1038744" text="exec" />
         <topic  href="UltraSim_Chap7.html#1035529" text="exit" />
         <topic  href="UltraSim_Chap7.html#1035538" text="help" />
         <topic  href="UltraSim_Chap7.html#1039408" text="history" />
         <topic  href="UltraSim_Chap7.html#1035545" text="runcmd" />
      </topic>
      <topic  href="UltraSim_Chap7.html#1035553" text="Log File Commands" >
         <topic  href="UltraSim_Chap7.html#1035563" text="close" />
         <topic  href="UltraSim_Chap7.html#1035569" text="flush" />
         <topic  href="UltraSim_Chap7.html#1037252" text="open" />
      </topic>
      <topic  href="UltraSim_Chap7.html#1035573" text="Analysis Commands" >
         <topic  href="UltraSim_Chap7.html#1035575" text="conn" />
         <topic  href="UltraSim_Chap7.html#1038435" text="describe" />
         <topic  href="UltraSim_Chap7.html#1038554" text="elem_i" />
         <topic  href="UltraSim_Chap7.html#1038842" text="exi" />
         <topic  href="UltraSim_Chap7.html#1038611" text="exitdc" />
         <topic  href="UltraSim_Chap7.html#1035688" text="force" />
         <topic  href="UltraSim_Chap7.html#1035699" text="forcev" />
         <topic  href="UltraSim_Chap7.html#1035706" text="hier_tree" />
         <topic  href="UltraSim_Chap7.html#1035755" text="index" />
         <topic  href="UltraSim_Chap7.html#1035765" text="match" />
         <topic  href="UltraSim_Chap7.html#1035784" text="meas" />
         <topic  href="UltraSim_Chap7.html#1035787" text="name" />
         <topic  href="UltraSim_Chap7.html#1035797" text="nextelem" />
         <topic  href="UltraSim_Chap7.html#1035807" text="node" />
         <topic  href="UltraSim_Chap7.html#1039016" text="nodecon" />
         <topic  href="UltraSim_Chap7.html#1035831" text="op" />
         <topic  href="UltraSim_Chap7.html#1035838" text="probe" />
         <topic  href="UltraSim_Chap7.html#1035848" text="release" />
         <topic  href="UltraSim_Chap7.html#1041047" text="restart" />
         <topic  href="UltraSim_Chap7.html#1041064" text="run" />
         <topic  href="UltraSim_Chap7.html#1040659" text="save" />
         <topic  href="UltraSim_Chap7.html#1040757" text="spfname" />
         <topic  href="UltraSim_Chap7.html#1039884" text="stop" />
         <topic  href="UltraSim_Chap7.html#1035915" text="time" />
         <topic  href="UltraSim_Chap7.html#1035922" text="value" />
         <topic  href="UltraSim_Chap7.html#1038769" text="vni" />
      </topic>
   </topic>
   <topic  href="UltraSim_Chap8.html#64431" text="Virtuoso UltraSim Advanced Analysis" >
      <topic  href="UltraSim_Chap8.html#51462" text="Dynamic Checks" >
         <topic  href="UltraSim_Chap8.html#43812" text="Active Node Checking" />
         <topic  href="UltraSim_Chap8.html#44198" text="Design Checking" />
         <topic  href="UltraSim_Chap8.html#44369" text="Dynamic Power Checking" />
         <topic  href="UltraSim_Chap8.html#20284" text="Node Activity Analysis" />
         <topic  href="UltraSim_Chap8.html#72701" text="Node Glitch Analysis" />
         <topic  href="UltraSim_Chap8.html#72864" text="Power Analysis" />
         <topic  href="UltraSim_Chap8.html#57382" text="Wasted and Capacitive Current Analysis" />
         <topic  href="UltraSim_Chap8.html#35588" text="Power Checking" />
         <topic  href="UltraSim_Chap8.html#43845" text="Timing Analysis" />
         <topic  href="UltraSim_Chap8.html#49490" text="Bisection Timing Optimization" />
      </topic>
      <topic  href="UltraSim_Chap8.html#51508" text="Static Checks" >
         <topic  href="UltraSim_Chap8.html#51710" text="Netlist File Parameter Check" />
         <topic  href="UltraSim_Chap8.html#51841" text="Print Parameters in Subcircuit" />
         <topic  href="UltraSim_Chap8.html#68932" text="Resistor and Capacitor Statistical Checks" />
         <topic  href="UltraSim_Chap8.html#58088" text="Substrate Forward&#45;Bias Check" />
         <topic  href="UltraSim_Chap8.html#58289" text="Static MOS Voltage Check" />
         <topic  href="UltraSim_Chap8.html#83264" text="Static Diode Voltage Check" />
         <topic  href="UltraSim_Chap8.html#88393" text="Static Resistance and Capacitance Voltage Check" />
         <topic  href="UltraSim_Chap8.html#80403" text="Static NMOS and PMOS Bulk Forward&#45;Bias Checks" />
         <topic  href="UltraSim_Chap8.html#58298" text="Detect Conducting NMOSFETs and PMOSFETs" />
         <topic  href="UltraSim_Chap8.html#71725" text="Detect NMOS Connected to VDD" />
         <topic  href="UltraSim_Chap8.html#71959" text="Detect PMOS Connected to GND" />
         <topic  href="UltraSim_Chap8.html#71732" text="Static Maximum Leakage Path Check" />
         <topic  href="UltraSim_Chap8.html#69898" text="Static High Impedance Check" />
         <topic  href="UltraSim_Chap8.html#76210" text="Static RC Delay Path Check" />
         <topic  href="UltraSim_Chap8.html#75105" text="Static ERC Check" />
         <topic  href="UltraSim_Chap8.html#72120" text="Static DC Path Check" />
         <topic  href="UltraSim_Chap8.html#51543" text="info Analysis" />
         <topic  href="UltraSim_Chap8.html#51635" text="Partition and Node Connectivity Analysis" />
         <topic  href="UltraSim_Chap8.html#46581" text="Warning Message Limit Categories" />
      </topic>
   </topic>
   <topic  href="UltraSim_Chap10.html#1035250" text="Static Power Grid Calculator" >
      <topic  href="UltraSim_Chap10.html#1036348" text="Analyzing Parasitic Effects on Power Net Wiring" >
         <topic  href="UltraSim_Chap10.html#1035764" text="ultrasim &#45;r" />
         <topic  href="UltraSim_Chap10.html#1035837" text="Filtering Routine" />
      </topic>
   </topic>
   <topic  href="UltraSim_Chap12.html#64747" text="Virtuoso UltraSim Reliability Simulation" >
      <topic  href="UltraSim_Chap12.html#68750" text="Hot Carrier Injection Models" >
         <topic  href="UltraSim_Chap12.html#34595" text="MOSFET Substrate and Gate Current Model" />
         <topic  href="UltraSim_Chap12.html#65258" text="Hot Carrier Lifetime and Aging Model" />
         <topic  href="UltraSim_Chap12.html#30887" text="DC Lifetime and Aging Model" />
         <topic  href="UltraSim_Chap12.html#65255" text="AC Lifetime and Aging Model" />
      </topic>
      <topic  href="UltraSim_Chap12.html#69273" text="Negative&#47;Positive Bias Temperature Instability Model (NBTI&#47;PBTI)" />
      <topic  href="UltraSim_Chap12.html#30120" text="Aged Model" />
      <topic  href="UltraSim_Chap12.html#31995" text="AgeMOS" />
      <topic  href="UltraSim_Chap12.html#38162" text="Reliability Control Statements" >
         <topic  href="UltraSim_Chap12.html#66960" text=".age" />
         <topic  href="UltraSim_Chap12.html#69305" text=".agemethod" />
         <topic  href="UltraSim_Chap12.html#59983" text=".ageproc" />
         <topic  href="UltraSim_Chap12.html#65789" text=".deltad" />
         <topic  href="UltraSim_Chap12.html#38341" text=".hci_only" />
         <topic  href="UltraSim_Chap12.html#70181" text=".maskdev" />
         <topic  href="UltraSim_Chap12.html#65819" text=".minage" />
         <topic  href="UltraSim_Chap12.html#60197" text=".nbti_only" />
         <topic  href="UltraSim_Chap12.html#70095" text=".pbti_only" />
      </topic>
      <topic  href="UltraSim_Chap12.html#65188" text="Virtuoso UltraSim Simulator Option" >
         <topic  href="UltraSim_Chap12.html#65190" text="deg_mod" />
      </topic>
      <topic  href="UltraSim_Chap12.html#68250" text="Reliability Shared Library" >
         <topic  href="UltraSim_Chap12.html#68313" text="uri_lib" />
      </topic>
      <topic  href="UltraSim_Chap12.html#30139" text="Virtuoso UltraSim Simulator Output File" />
   </topic>
   <topic  href="UltraSim_Chap13.html#52472" text="Digital Vector File Format" >
      <topic  href="UltraSim_Chap13.html#55178" text="General Definition" />
      <topic  href="UltraSim_Chap13.html#55179" text="Vector Patterns" >
         <topic  href="UltraSim_Chap13.html#55479" text="radix" />
         <topic  href="UltraSim_Chap13.html#55514" text="io" />
         <topic  href="UltraSim_Chap13.html#55544" text="vname" />
         <topic  href="UltraSim_Chap13.html#56846" text="hier" />
         <topic  href="UltraSim_Chap13.html#58540" text="tunit" />
         <topic  href="UltraSim_Chap13.html#57521" text="chk_ignore" />
         <topic  href="UltraSim_Chap13.html#55617" text="chk_window" />
         <topic  href="UltraSim_Chap13.html#55724" text="enable" />
         <topic  href="UltraSim_Chap13.html#55755" text="period" />
      </topic>
      <topic  href="UltraSim_Chap13.html#55184" text="Signal Characteristics" >
         <topic  href="UltraSim_Chap13.html#55804" text="Timing" />
         <topic  href="UltraSim_Chap13.html#55867" text="idelay" />
         <topic  href="UltraSim_Chap13.html#55889" text="odelay" />
         <topic  href="UltraSim_Chap13.html#57349" text="tdelay" />
         <topic  href="UltraSim_Chap13.html#55914" text="slope" />
         <topic  href="UltraSim_Chap13.html#55960" text="tfall" />
         <topic  href="UltraSim_Chap13.html#55976" text="trise" />
         <topic  href="UltraSim_Chap13.html#55805" text="Voltage Threshold" />
         <topic  href="UltraSim_Chap13.html#56016" text="vih" />
         <topic  href="UltraSim_Chap13.html#56047" text="vil" />
         <topic  href="UltraSim_Chap13.html#56072" text="voh" />
         <topic  href="UltraSim_Chap13.html#56084" text="vol" />
         <topic  href="UltraSim_Chap13.html#57733" text="avoh" />
         <topic  href="UltraSim_Chap13.html#57735" text="avol" />
         <topic  href="UltraSim_Chap13.html#56096" text="vref" />
         <topic  href="UltraSim_Chap13.html#56112" text="vth" />
         <topic  href="UltraSim_Chap13.html#55806" text="Driving Ability" />
         <topic  href="UltraSim_Chap13.html#56159" text="hlz" />
         <topic  href="UltraSim_Chap13.html#56185" text="outz" />
         <topic  href="UltraSim_Chap13.html#56197" text="triz" />
      </topic>
      <topic  href="UltraSim_Chap13.html#10936" text="Tabular Data" >
         <topic  href="UltraSim_Chap13.html#52687" text="Absolute Time Mode" />
         <topic  href="UltraSim_Chap13.html#46419" text="Period Time Mode" />
         <topic  href="UltraSim_Chap13.html#10062" text="Valid Values" />
      </topic>
      <topic  href="UltraSim_Chap13.html#7798" text="Vector Signal States" >
         <topic  href="UltraSim_Chap13.html#56342" text="Input" />
         <topic  href="UltraSim_Chap13.html#9988" text="Output" />
      </topic>
      <topic  href="UltraSim_Chap13.html#10110" text="Digital Vector Waveform to Analog Waveform Conversion" />
      <topic  href="UltraSim_Chap13.html#58057" text="Expected Output and Comparison Result Waveforms for Digital Vector Files" />
      <topic  href="UltraSim_Chap13.html#55310" text="Example of a Digital Vector File" />
      <topic  href="UltraSim_Chap13.html#55400" text="Frequently Asked Questions" >
         <topic  href="UltraSim_Chap13.html#55401" text="Can I replace the bidirectional signal with an input and output vector?" />
         <topic  href="UltraSim_Chap13.html#55431" text="How do I verify the input stimuli?" />
         <topic  href="UltraSim_Chap13.html#55447" text="How do I verify the vector check?" />
      </topic>
   </topic>
   <topic  href="UltraSim_Chap14.html#53364" text="Verilog Value Change Dump Stimuli" >
      <topic  href="UltraSim_Chap14.html#16360" text="Processing the Value Change Dump File" />
      <topic  href="UltraSim_Chap14.html#58402" text="VCD Commands" >
         <topic  href="UltraSim_Chap14.html#58417" text="VCD File Format" />
         <topic  href="UltraSim_Chap14.html#11815" text="Definition Commands" />
         <topic  href="UltraSim_Chap14.html#11174" text="$date" />
         <topic  href="UltraSim_Chap14.html#11220" text="$enddefinitions" />
         <topic  href="UltraSim_Chap14.html#11362" text="$scope" />
         <topic  href="UltraSim_Chap14.html#11240" text="$timescale" />
         <topic  href="UltraSim_Chap14.html#11241" text="$upscope" />
         <topic  href="UltraSim_Chap14.html#11242" text="$var" />
         <topic  href="UltraSim_Chap14.html#48418" text="$version" />
         <topic  href="UltraSim_Chap14.html#11221" text="Data Commands" />
         <topic  href="UltraSim_Chap14.html#12969" text="data" />
         <topic  href="UltraSim_Chap14.html#54322" text="time_value" />
      </topic>
      <topic  href="UltraSim_Chap14.html#10995" text="Signal Information File" >
         <topic  href="UltraSim_Chap14.html#59484" text="Signal Information File Format" />
         <topic  href="UltraSim_Chap14.html#58607" text="Signal Matches" />
         <topic  href="UltraSim_Chap14.html#58687" text=".alias" />
         <topic  href="UltraSim_Chap14.html#58808" text=".scope" />
         <topic  href="UltraSim_Chap14.html#58834" text=".in" />
         <topic  href="UltraSim_Chap14.html#59522" text=".out" />
         <topic  href="UltraSim_Chap14.html#58905" text=".bi" />
         <topic  href="UltraSim_Chap14.html#60731" text=".chk_ignore" />
         <topic  href="UltraSim_Chap14.html#58949" text=".chkwindow" />
         <topic  href="UltraSim_Chap14.html#58612" text="Signal Timing" />
         <topic  href="UltraSim_Chap14.html#59079" text=".idelay" />
         <topic  href="UltraSim_Chap14.html#59105" text=".odelay" />
         <topic  href="UltraSim_Chap14.html#59144" text=".tdelay" />
         <topic  href="UltraSim_Chap14.html#59173" text=".tfall" />
         <topic  href="UltraSim_Chap14.html#59203" text=".trise" />
         <topic  href="UltraSim_Chap14.html#58613" text="Voltage Threshold" />
         <topic  href="UltraSim_Chap14.html#59257" text=".vih" />
         <topic  href="UltraSim_Chap14.html#59272" text=".vil" />
         <topic  href="UltraSim_Chap14.html#59287" text=".voh" />
         <topic  href="UltraSim_Chap14.html#59302" text=".vol" />
         <topic  href="UltraSim_Chap14.html#58614" text="Driving Ability" />
         <topic  href="UltraSim_Chap14.html#59134" text=".outz" />
         <topic  href="UltraSim_Chap14.html#54504" text=".triz" />
         <topic  href="UltraSim_Chap14.html#59858" text="Hierarchical Signal Name Mapping" />
      </topic>
      <topic  href="UltraSim_Chap14.html#54749" text="Enhanced VCD Commands" >
         <topic  href="UltraSim_Chap14.html#55852" text="Signal Strength Levels" />
         <topic  href="UltraSim_Chap14.html#55871" text="Value Change Data Syntax" />
         <topic  href="UltraSim_Chap14.html#55936" text="Port Direction and Value Mapping" />
         <topic  href="UltraSim_Chap14.html#56255" text="Enhanced VCD Format Example" />
      </topic>
      <topic  href="UltraSim_Chap14.html#61399" text="Expected Output and Comparison Result Waveforms for Value Change Dump Files" />
      <topic  href="UltraSim_Chap14.html#56294" text="Frequently Asked Questions" >
         <topic  href="UltraSim_Chap14.html#61248" text="Is it necessary to modify the VCD&#47;EVCD file to match the signals?" />
         <topic  href="UltraSim_Chap14.html#59385" text="How can I verify the input stimuli?" />
         <topic  href="UltraSim_Chap14.html#59415" text="How do I verify the output vector check?" />
         <topic  href="UltraSim_Chap14.html#59422" text="Why should I use hierarchical signal name mapping?" />
         <topic  href="UltraSim_Chap14.html#60536" text="What is the difference between CPU and user time?" />
      </topic>
   </topic>
   <topic  href="UltraSim_Chap15.html#1035250" text="Flash Core Cell Models" >
      <topic  href="UltraSim_Chap15.html#1036651" text="Device" />
      <topic  href="UltraSim_Chap15.html#1035495" text="Models" />
   </topic>
   <topic  href="UltraSim_Chap16.html#1035250" text="VST&#47;VAVO&#47;VAEO Interfaces" >
      <topic  href="UltraSim_Chap16.html#1035477" text="VST Interface" />
      <topic  href="UltraSim_Chap16.html#1035479" text="VAVO&#47;VAEO Interface" />
   </topic>
   <topic  href="UltraSim_UserIX.html" text="Index" />
</manual>
