<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - coverage.info - drivers/gpu/drm/amd/amdgpu/dce_v11_0.c</title>
  <link rel="stylesheet" type="text/css" href="../../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../../index.html">top level</a> - <a href="index.html">drivers/gpu/drm/amd/amdgpu</a> - dce_v11_0.c<span style="font-size: 80%;"> (source / <a href="dce_v11_0.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">coverage.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">1602</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2022-12-09 01:23:36</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">97</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr><td><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /*</a>
<a name="2"><span class="lineNum">       2 </span>            :  * Copyright 2014 Advanced Micro Devices, Inc.</a>
<a name="3"><span class="lineNum">       3 </span>            :  *</a>
<a name="4"><span class="lineNum">       4 </span>            :  * Permission is hereby granted, free of charge, to any person obtaining a</a>
<a name="5"><span class="lineNum">       5 </span>            :  * copy of this software and associated documentation files (the &quot;Software&quot;),</a>
<a name="6"><span class="lineNum">       6 </span>            :  * to deal in the Software without restriction, including without limitation</a>
<a name="7"><span class="lineNum">       7 </span>            :  * the rights to use, copy, modify, merge, publish, distribute, sublicense,</a>
<a name="8"><span class="lineNum">       8 </span>            :  * and/or sell copies of the Software, and to permit persons to whom the</a>
<a name="9"><span class="lineNum">       9 </span>            :  * Software is furnished to do so, subject to the following conditions:</a>
<a name="10"><span class="lineNum">      10 </span>            :  *</a>
<a name="11"><span class="lineNum">      11 </span>            :  * The above copyright notice and this permission notice shall be included in</a>
<a name="12"><span class="lineNum">      12 </span>            :  * all copies or substantial portions of the Software.</a>
<a name="13"><span class="lineNum">      13 </span>            :  *</a>
<a name="14"><span class="lineNum">      14 </span>            :  * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</a>
<a name="15"><span class="lineNum">      15 </span>            :  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</a>
<a name="16"><span class="lineNum">      16 </span>            :  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL</a>
<a name="17"><span class="lineNum">      17 </span>            :  * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR</a>
<a name="18"><span class="lineNum">      18 </span>            :  * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,</a>
<a name="19"><span class="lineNum">      19 </span>            :  * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR</a>
<a name="20"><span class="lineNum">      20 </span>            :  * OTHER DEALINGS IN THE SOFTWARE.</a>
<a name="21"><span class="lineNum">      21 </span>            :  *</a>
<a name="22"><span class="lineNum">      22 </span>            :  */</a>
<a name="23"><span class="lineNum">      23 </span>            : </a>
<a name="24"><span class="lineNum">      24 </span>            : #include &lt;drm/drm_fourcc.h&gt;</a>
<a name="25"><span class="lineNum">      25 </span>            : #include &lt;drm/drm_vblank.h&gt;</a>
<a name="26"><span class="lineNum">      26 </span>            : </a>
<a name="27"><span class="lineNum">      27 </span>            : #include &quot;amdgpu.h&quot;</a>
<a name="28"><span class="lineNum">      28 </span>            : #include &quot;amdgpu_pm.h&quot;</a>
<a name="29"><span class="lineNum">      29 </span>            : #include &quot;amdgpu_i2c.h&quot;</a>
<a name="30"><span class="lineNum">      30 </span>            : #include &quot;vid.h&quot;</a>
<a name="31"><span class="lineNum">      31 </span>            : #include &quot;atom.h&quot;</a>
<a name="32"><span class="lineNum">      32 </span>            : #include &quot;amdgpu_atombios.h&quot;</a>
<a name="33"><span class="lineNum">      33 </span>            : #include &quot;atombios_crtc.h&quot;</a>
<a name="34"><span class="lineNum">      34 </span>            : #include &quot;atombios_encoders.h&quot;</a>
<a name="35"><span class="lineNum">      35 </span>            : #include &quot;amdgpu_pll.h&quot;</a>
<a name="36"><span class="lineNum">      36 </span>            : #include &quot;amdgpu_connectors.h&quot;</a>
<a name="37"><span class="lineNum">      37 </span>            : #include &quot;amdgpu_display.h&quot;</a>
<a name="38"><span class="lineNum">      38 </span>            : #include &quot;dce_v11_0.h&quot;</a>
<a name="39"><span class="lineNum">      39 </span>            : </a>
<a name="40"><span class="lineNum">      40 </span>            : #include &quot;dce/dce_11_0_d.h&quot;</a>
<a name="41"><span class="lineNum">      41 </span>            : #include &quot;dce/dce_11_0_sh_mask.h&quot;</a>
<a name="42"><span class="lineNum">      42 </span>            : #include &quot;dce/dce_11_0_enum.h&quot;</a>
<a name="43"><span class="lineNum">      43 </span>            : #include &quot;oss/oss_3_0_d.h&quot;</a>
<a name="44"><span class="lineNum">      44 </span>            : #include &quot;oss/oss_3_0_sh_mask.h&quot;</a>
<a name="45"><span class="lineNum">      45 </span>            : #include &quot;gmc/gmc_8_1_d.h&quot;</a>
<a name="46"><span class="lineNum">      46 </span>            : #include &quot;gmc/gmc_8_1_sh_mask.h&quot;</a>
<a name="47"><span class="lineNum">      47 </span>            : </a>
<a name="48"><span class="lineNum">      48 </span>            : #include &quot;ivsrcid/ivsrcid_vislands30.h&quot;</a>
<a name="49"><span class="lineNum">      49 </span>            : </a>
<a name="50"><span class="lineNum">      50 </span>            : static void dce_v11_0_set_display_funcs(struct amdgpu_device *adev);</a>
<a name="51"><span class="lineNum">      51 </span>            : static void dce_v11_0_set_irq_funcs(struct amdgpu_device *adev);</a>
<a name="52"><span class="lineNum">      52 </span>            : </a>
<a name="53"><span class="lineNum">      53 </span>            : static const u32 crtc_offsets[] =</a>
<a name="54"><span class="lineNum">      54 </span>            : {</a>
<a name="55"><span class="lineNum">      55 </span>            :         CRTC0_REGISTER_OFFSET,</a>
<a name="56"><span class="lineNum">      56 </span>            :         CRTC1_REGISTER_OFFSET,</a>
<a name="57"><span class="lineNum">      57 </span>            :         CRTC2_REGISTER_OFFSET,</a>
<a name="58"><span class="lineNum">      58 </span>            :         CRTC3_REGISTER_OFFSET,</a>
<a name="59"><span class="lineNum">      59 </span>            :         CRTC4_REGISTER_OFFSET,</a>
<a name="60"><span class="lineNum">      60 </span>            :         CRTC5_REGISTER_OFFSET,</a>
<a name="61"><span class="lineNum">      61 </span>            :         CRTC6_REGISTER_OFFSET</a>
<a name="62"><span class="lineNum">      62 </span>            : };</a>
<a name="63"><span class="lineNum">      63 </span>            : </a>
<a name="64"><span class="lineNum">      64 </span>            : static const u32 hpd_offsets[] =</a>
<a name="65"><span class="lineNum">      65 </span>            : {</a>
<a name="66"><span class="lineNum">      66 </span>            :         HPD0_REGISTER_OFFSET,</a>
<a name="67"><span class="lineNum">      67 </span>            :         HPD1_REGISTER_OFFSET,</a>
<a name="68"><span class="lineNum">      68 </span>            :         HPD2_REGISTER_OFFSET,</a>
<a name="69"><span class="lineNum">      69 </span>            :         HPD3_REGISTER_OFFSET,</a>
<a name="70"><span class="lineNum">      70 </span>            :         HPD4_REGISTER_OFFSET,</a>
<a name="71"><span class="lineNum">      71 </span>            :         HPD5_REGISTER_OFFSET</a>
<a name="72"><span class="lineNum">      72 </span>            : };</a>
<a name="73"><span class="lineNum">      73 </span>            : </a>
<a name="74"><span class="lineNum">      74 </span>            : static const uint32_t dig_offsets[] = {</a>
<a name="75"><span class="lineNum">      75 </span>            :         DIG0_REGISTER_OFFSET,</a>
<a name="76"><span class="lineNum">      76 </span>            :         DIG1_REGISTER_OFFSET,</a>
<a name="77"><span class="lineNum">      77 </span>            :         DIG2_REGISTER_OFFSET,</a>
<a name="78"><span class="lineNum">      78 </span>            :         DIG3_REGISTER_OFFSET,</a>
<a name="79"><span class="lineNum">      79 </span>            :         DIG4_REGISTER_OFFSET,</a>
<a name="80"><span class="lineNum">      80 </span>            :         DIG5_REGISTER_OFFSET,</a>
<a name="81"><span class="lineNum">      81 </span>            :         DIG6_REGISTER_OFFSET,</a>
<a name="82"><span class="lineNum">      82 </span>            :         DIG7_REGISTER_OFFSET,</a>
<a name="83"><span class="lineNum">      83 </span>            :         DIG8_REGISTER_OFFSET</a>
<a name="84"><span class="lineNum">      84 </span>            : };</a>
<a name="85"><span class="lineNum">      85 </span>            : </a>
<a name="86"><span class="lineNum">      86 </span>            : static const struct {</a>
<a name="87"><span class="lineNum">      87 </span>            :         uint32_t        reg;</a>
<a name="88"><span class="lineNum">      88 </span>            :         uint32_t        vblank;</a>
<a name="89"><span class="lineNum">      89 </span>            :         uint32_t        vline;</a>
<a name="90"><span class="lineNum">      90 </span>            :         uint32_t        hpd;</a>
<a name="91"><span class="lineNum">      91 </span>            : </a>
<a name="92"><span class="lineNum">      92 </span>            : } interrupt_status_offsets[] = { {</a>
<a name="93"><span class="lineNum">      93 </span>            :         .reg = mmDISP_INTERRUPT_STATUS,</a>
<a name="94"><span class="lineNum">      94 </span>            :         .vblank = DISP_INTERRUPT_STATUS__LB_D1_VBLANK_INTERRUPT_MASK,</a>
<a name="95"><span class="lineNum">      95 </span>            :         .vline = DISP_INTERRUPT_STATUS__LB_D1_VLINE_INTERRUPT_MASK,</a>
<a name="96"><span class="lineNum">      96 </span>            :         .hpd = DISP_INTERRUPT_STATUS__DC_HPD1_INTERRUPT_MASK</a>
<a name="97"><span class="lineNum">      97 </span>            : }, {</a>
<a name="98"><span class="lineNum">      98 </span>            :         .reg = mmDISP_INTERRUPT_STATUS_CONTINUE,</a>
<a name="99"><span class="lineNum">      99 </span>            :         .vblank = DISP_INTERRUPT_STATUS_CONTINUE__LB_D2_VBLANK_INTERRUPT_MASK,</a>
<a name="100"><span class="lineNum">     100 </span>            :         .vline = DISP_INTERRUPT_STATUS_CONTINUE__LB_D2_VLINE_INTERRUPT_MASK,</a>
<a name="101"><span class="lineNum">     101 </span>            :         .hpd = DISP_INTERRUPT_STATUS_CONTINUE__DC_HPD2_INTERRUPT_MASK</a>
<a name="102"><span class="lineNum">     102 </span>            : }, {</a>
<a name="103"><span class="lineNum">     103 </span>            :         .reg = mmDISP_INTERRUPT_STATUS_CONTINUE2,</a>
<a name="104"><span class="lineNum">     104 </span>            :         .vblank = DISP_INTERRUPT_STATUS_CONTINUE2__LB_D3_VBLANK_INTERRUPT_MASK,</a>
<a name="105"><span class="lineNum">     105 </span>            :         .vline = DISP_INTERRUPT_STATUS_CONTINUE2__LB_D3_VLINE_INTERRUPT_MASK,</a>
<a name="106"><span class="lineNum">     106 </span>            :         .hpd = DISP_INTERRUPT_STATUS_CONTINUE2__DC_HPD3_INTERRUPT_MASK</a>
<a name="107"><span class="lineNum">     107 </span>            : }, {</a>
<a name="108"><span class="lineNum">     108 </span>            :         .reg = mmDISP_INTERRUPT_STATUS_CONTINUE3,</a>
<a name="109"><span class="lineNum">     109 </span>            :         .vblank = DISP_INTERRUPT_STATUS_CONTINUE3__LB_D4_VBLANK_INTERRUPT_MASK,</a>
<a name="110"><span class="lineNum">     110 </span>            :         .vline = DISP_INTERRUPT_STATUS_CONTINUE3__LB_D4_VLINE_INTERRUPT_MASK,</a>
<a name="111"><span class="lineNum">     111 </span>            :         .hpd = DISP_INTERRUPT_STATUS_CONTINUE3__DC_HPD4_INTERRUPT_MASK</a>
<a name="112"><span class="lineNum">     112 </span>            : }, {</a>
<a name="113"><span class="lineNum">     113 </span>            :         .reg = mmDISP_INTERRUPT_STATUS_CONTINUE4,</a>
<a name="114"><span class="lineNum">     114 </span>            :         .vblank = DISP_INTERRUPT_STATUS_CONTINUE4__LB_D5_VBLANK_INTERRUPT_MASK,</a>
<a name="115"><span class="lineNum">     115 </span>            :         .vline = DISP_INTERRUPT_STATUS_CONTINUE4__LB_D5_VLINE_INTERRUPT_MASK,</a>
<a name="116"><span class="lineNum">     116 </span>            :         .hpd = DISP_INTERRUPT_STATUS_CONTINUE4__DC_HPD5_INTERRUPT_MASK</a>
<a name="117"><span class="lineNum">     117 </span>            : }, {</a>
<a name="118"><span class="lineNum">     118 </span>            :         .reg = mmDISP_INTERRUPT_STATUS_CONTINUE5,</a>
<a name="119"><span class="lineNum">     119 </span>            :         .vblank = DISP_INTERRUPT_STATUS_CONTINUE5__LB_D6_VBLANK_INTERRUPT_MASK,</a>
<a name="120"><span class="lineNum">     120 </span>            :         .vline = DISP_INTERRUPT_STATUS_CONTINUE5__LB_D6_VLINE_INTERRUPT_MASK,</a>
<a name="121"><span class="lineNum">     121 </span>            :         .hpd = DISP_INTERRUPT_STATUS_CONTINUE5__DC_HPD6_INTERRUPT_MASK</a>
<a name="122"><span class="lineNum">     122 </span>            : } };</a>
<a name="123"><span class="lineNum">     123 </span>            : </a>
<a name="124"><span class="lineNum">     124 </span>            : static const u32 cz_golden_settings_a11[] =</a>
<a name="125"><span class="lineNum">     125 </span>            : {</a>
<a name="126"><span class="lineNum">     126 </span>            :         mmCRTC_DOUBLE_BUFFER_CONTROL, 0x00010101, 0x00010000,</a>
<a name="127"><span class="lineNum">     127 </span>            :         mmFBC_MISC, 0x1f311fff, 0x14300000,</a>
<a name="128"><span class="lineNum">     128 </span>            : };</a>
<a name="129"><span class="lineNum">     129 </span>            : </a>
<a name="130"><span class="lineNum">     130 </span>            : static const u32 cz_mgcg_cgcg_init[] =</a>
<a name="131"><span class="lineNum">     131 </span>            : {</a>
<a name="132"><span class="lineNum">     132 </span>            :         mmXDMA_CLOCK_GATING_CNTL, 0xffffffff, 0x00000100,</a>
<a name="133"><span class="lineNum">     133 </span>            :         mmXDMA_MEM_POWER_CNTL, 0x00000101, 0x00000000,</a>
<a name="134"><span class="lineNum">     134 </span>            : };</a>
<a name="135"><span class="lineNum">     135 </span>            : </a>
<a name="136"><span class="lineNum">     136 </span>            : static const u32 stoney_golden_settings_a11[] =</a>
<a name="137"><span class="lineNum">     137 </span>            : {</a>
<a name="138"><span class="lineNum">     138 </span>            :         mmCRTC_DOUBLE_BUFFER_CONTROL, 0x00010101, 0x00010000,</a>
<a name="139"><span class="lineNum">     139 </span>            :         mmFBC_MISC, 0x1f311fff, 0x14302000,</a>
<a name="140"><span class="lineNum">     140 </span>            : };</a>
<a name="141"><span class="lineNum">     141 </span>            : </a>
<a name="142"><span class="lineNum">     142 </span>            : static const u32 polaris11_golden_settings_a11[] =</a>
<a name="143"><span class="lineNum">     143 </span>            : {</a>
<a name="144"><span class="lineNum">     144 </span>            :         mmDCI_CLK_CNTL, 0x00000080, 0x00000000,</a>
<a name="145"><span class="lineNum">     145 </span>            :         mmFBC_DEBUG_COMP, 0x000000f0, 0x00000070,</a>
<a name="146"><span class="lineNum">     146 </span>            :         mmFBC_DEBUG1, 0xffffffff, 0x00000008,</a>
<a name="147"><span class="lineNum">     147 </span>            :         mmFBC_MISC, 0x9f313fff, 0x14302008,</a>
<a name="148"><span class="lineNum">     148 </span>            :         mmHDMI_CONTROL, 0x313f031f, 0x00000011,</a>
<a name="149"><span class="lineNum">     149 </span>            : };</a>
<a name="150"><span class="lineNum">     150 </span>            : </a>
<a name="151"><span class="lineNum">     151 </span>            : static const u32 polaris10_golden_settings_a11[] =</a>
<a name="152"><span class="lineNum">     152 </span>            : {</a>
<a name="153"><span class="lineNum">     153 </span>            :         mmDCI_CLK_CNTL, 0x00000080, 0x00000000,</a>
<a name="154"><span class="lineNum">     154 </span>            :         mmFBC_DEBUG_COMP, 0x000000f0, 0x00000070,</a>
<a name="155"><span class="lineNum">     155 </span>            :         mmFBC_MISC, 0x9f313fff, 0x14302008,</a>
<a name="156"><span class="lineNum">     156 </span>            :         mmHDMI_CONTROL, 0x313f031f, 0x00000011,</a>
<a name="157"><span class="lineNum">     157 </span>            : };</a>
<a name="158"><span class="lineNum">     158 </span>            : </a>
<a name="159"><span class="lineNum">     159 </span><span class="lineNoCov">          0 : static void dce_v11_0_init_golden_registers(struct amdgpu_device *adev)</span></a>
<a name="160"><span class="lineNum">     160 </span>            : {</a>
<a name="161"><span class="lineNum">     161 </span><span class="lineNoCov">          0 :         switch (adev-&gt;asic_type) {</span></a>
<a name="162"><span class="lineNum">     162 </span>            :         case CHIP_CARRIZO:</a>
<a name="163"><span class="lineNum">     163 </span><span class="lineNoCov">          0 :                 amdgpu_device_program_register_sequence(adev,</span></a>
<a name="164"><span class="lineNum">     164 </span>            :                                                         cz_mgcg_cgcg_init,</a>
<a name="165"><span class="lineNum">     165 </span>            :                                                         ARRAY_SIZE(cz_mgcg_cgcg_init));</a>
<a name="166"><span class="lineNum">     166 </span><span class="lineNoCov">          0 :                 amdgpu_device_program_register_sequence(adev,</span></a>
<a name="167"><span class="lineNum">     167 </span>            :                                                         cz_golden_settings_a11,</a>
<a name="168"><span class="lineNum">     168 </span>            :                                                         ARRAY_SIZE(cz_golden_settings_a11));</a>
<a name="169"><span class="lineNum">     169 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="170"><span class="lineNum">     170 </span>            :         case CHIP_STONEY:</a>
<a name="171"><span class="lineNum">     171 </span><span class="lineNoCov">          0 :                 amdgpu_device_program_register_sequence(adev,</span></a>
<a name="172"><span class="lineNum">     172 </span>            :                                                         stoney_golden_settings_a11,</a>
<a name="173"><span class="lineNum">     173 </span>            :                                                         ARRAY_SIZE(stoney_golden_settings_a11));</a>
<a name="174"><span class="lineNum">     174 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="175"><span class="lineNum">     175 </span>            :         case CHIP_POLARIS11:</a>
<a name="176"><span class="lineNum">     176 </span>            :         case CHIP_POLARIS12:</a>
<a name="177"><span class="lineNum">     177 </span><span class="lineNoCov">          0 :                 amdgpu_device_program_register_sequence(adev,</span></a>
<a name="178"><span class="lineNum">     178 </span>            :                                                         polaris11_golden_settings_a11,</a>
<a name="179"><span class="lineNum">     179 </span>            :                                                         ARRAY_SIZE(polaris11_golden_settings_a11));</a>
<a name="180"><span class="lineNum">     180 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="181"><span class="lineNum">     181 </span>            :         case CHIP_POLARIS10:</a>
<a name="182"><span class="lineNum">     182 </span>            :         case CHIP_VEGAM:</a>
<a name="183"><span class="lineNum">     183 </span><span class="lineNoCov">          0 :                 amdgpu_device_program_register_sequence(adev,</span></a>
<a name="184"><span class="lineNum">     184 </span>            :                                                         polaris10_golden_settings_a11,</a>
<a name="185"><span class="lineNum">     185 </span>            :                                                         ARRAY_SIZE(polaris10_golden_settings_a11));</a>
<a name="186"><span class="lineNum">     186 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="187"><span class="lineNum">     187 </span>            :         default:</a>
<a name="188"><span class="lineNum">     188 </span>            :                 break;</a>
<a name="189"><span class="lineNum">     189 </span>            :         }</a>
<a name="190"><span class="lineNum">     190 </span><span class="lineNoCov">          0 : }</span></a>
<a name="191"><span class="lineNum">     191 </span>            : </a>
<a name="192"><span class="lineNum">     192 </span><span class="lineNoCov">          0 : static u32 dce_v11_0_audio_endpt_rreg(struct amdgpu_device *adev,</span></a>
<a name="193"><span class="lineNum">     193 </span>            :                                      u32 block_offset, u32 reg)</a>
<a name="194"><span class="lineNum">     194 </span>            : {</a>
<a name="195"><span class="lineNum">     195 </span>            :         unsigned long flags;</a>
<a name="196"><span class="lineNum">     196 </span>            :         u32 r;</a>
<a name="197"><span class="lineNum">     197 </span>            : </a>
<a name="198"><span class="lineNum">     198 </span><span class="lineNoCov">          0 :         spin_lock_irqsave(&amp;adev-&gt;audio_endpt_idx_lock, flags);</span></a>
<a name="199"><span class="lineNum">     199 </span><span class="lineNoCov">          0 :         WREG32(mmAZALIA_F0_CODEC_ENDPOINT_INDEX + block_offset, reg);</span></a>
<a name="200"><span class="lineNum">     200 </span><span class="lineNoCov">          0 :         r = RREG32(mmAZALIA_F0_CODEC_ENDPOINT_DATA + block_offset);</span></a>
<a name="201"><span class="lineNum">     201 </span><span class="lineNoCov">          0 :         spin_unlock_irqrestore(&amp;adev-&gt;audio_endpt_idx_lock, flags);</span></a>
<a name="202"><span class="lineNum">     202 </span>            : </a>
<a name="203"><span class="lineNum">     203 </span><span class="lineNoCov">          0 :         return r;</span></a>
<a name="204"><span class="lineNum">     204 </span>            : }</a>
<a name="205"><span class="lineNum">     205 </span>            : </a>
<a name="206"><span class="lineNum">     206 </span><span class="lineNoCov">          0 : static void dce_v11_0_audio_endpt_wreg(struct amdgpu_device *adev,</span></a>
<a name="207"><span class="lineNum">     207 </span>            :                                       u32 block_offset, u32 reg, u32 v)</a>
<a name="208"><span class="lineNum">     208 </span>            : {</a>
<a name="209"><span class="lineNum">     209 </span>            :         unsigned long flags;</a>
<a name="210"><span class="lineNum">     210 </span>            : </a>
<a name="211"><span class="lineNum">     211 </span><span class="lineNoCov">          0 :         spin_lock_irqsave(&amp;adev-&gt;audio_endpt_idx_lock, flags);</span></a>
<a name="212"><span class="lineNum">     212 </span><span class="lineNoCov">          0 :         WREG32(mmAZALIA_F0_CODEC_ENDPOINT_INDEX + block_offset, reg);</span></a>
<a name="213"><span class="lineNum">     213 </span><span class="lineNoCov">          0 :         WREG32(mmAZALIA_F0_CODEC_ENDPOINT_DATA + block_offset, v);</span></a>
<a name="214"><span class="lineNum">     214 </span><span class="lineNoCov">          0 :         spin_unlock_irqrestore(&amp;adev-&gt;audio_endpt_idx_lock, flags);</span></a>
<a name="215"><span class="lineNum">     215 </span><span class="lineNoCov">          0 : }</span></a>
<a name="216"><span class="lineNum">     216 </span>            : </a>
<a name="217"><span class="lineNum">     217 </span><span class="lineNoCov">          0 : static u32 dce_v11_0_vblank_get_counter(struct amdgpu_device *adev, int crtc)</span></a>
<a name="218"><span class="lineNum">     218 </span>            : {</a>
<a name="219"><span class="lineNum">     219 </span><span class="lineNoCov">          0 :         if (crtc &lt; 0 || crtc &gt;= adev-&gt;mode_info.num_crtc)</span></a>
<a name="220"><span class="lineNum">     220 </span>            :                 return 0;</a>
<a name="221"><span class="lineNum">     221 </span>            :         else</a>
<a name="222"><span class="lineNum">     222 </span><span class="lineNoCov">          0 :                 return RREG32(mmCRTC_STATUS_FRAME_COUNT + crtc_offsets[crtc]);</span></a>
<a name="223"><span class="lineNum">     223 </span>            : }</a>
<a name="224"><span class="lineNum">     224 </span>            : </a>
<a name="225"><span class="lineNum">     225 </span>            : static void dce_v11_0_pageflip_interrupt_init(struct amdgpu_device *adev)</a>
<a name="226"><span class="lineNum">     226 </span>            : {</a>
<a name="227"><span class="lineNum">     227 </span>            :         unsigned i;</a>
<a name="228"><span class="lineNum">     228 </span>            : </a>
<a name="229"><span class="lineNum">     229 </span>            :         /* Enable pflip interrupts */</a>
<a name="230"><span class="lineNum">     230 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; adev-&gt;mode_info.num_crtc; i++)</span></a>
<a name="231"><span class="lineNum">     231 </span><span class="lineNoCov">          0 :                 amdgpu_irq_get(adev, &amp;adev-&gt;pageflip_irq, i);</span></a>
<a name="232"><span class="lineNum">     232 </span>            : }</a>
<a name="233"><span class="lineNum">     233 </span>            : </a>
<a name="234"><span class="lineNum">     234 </span>            : static void dce_v11_0_pageflip_interrupt_fini(struct amdgpu_device *adev)</a>
<a name="235"><span class="lineNum">     235 </span>            : {</a>
<a name="236"><span class="lineNum">     236 </span>            :         unsigned i;</a>
<a name="237"><span class="lineNum">     237 </span>            : </a>
<a name="238"><span class="lineNum">     238 </span>            :         /* Disable pflip interrupts */</a>
<a name="239"><span class="lineNum">     239 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; adev-&gt;mode_info.num_crtc; i++)</span></a>
<a name="240"><span class="lineNum">     240 </span><span class="lineNoCov">          0 :                 amdgpu_irq_put(adev, &amp;adev-&gt;pageflip_irq, i);</span></a>
<a name="241"><span class="lineNum">     241 </span>            : }</a>
<a name="242"><span class="lineNum">     242 </span>            : </a>
<a name="243"><span class="lineNum">     243 </span>            : /**</a>
<a name="244"><span class="lineNum">     244 </span>            :  * dce_v11_0_page_flip - pageflip callback.</a>
<a name="245"><span class="lineNum">     245 </span>            :  *</a>
<a name="246"><span class="lineNum">     246 </span>            :  * @adev: amdgpu_device pointer</a>
<a name="247"><span class="lineNum">     247 </span>            :  * @crtc_id: crtc to cleanup pageflip on</a>
<a name="248"><span class="lineNum">     248 </span>            :  * @crtc_base: new address of the crtc (GPU MC address)</a>
<a name="249"><span class="lineNum">     249 </span>            :  * @async: asynchronous flip</a>
<a name="250"><span class="lineNum">     250 </span>            :  *</a>
<a name="251"><span class="lineNum">     251 </span>            :  * Triggers the actual pageflip by updating the primary</a>
<a name="252"><span class="lineNum">     252 </span>            :  * surface base address.</a>
<a name="253"><span class="lineNum">     253 </span>            :  */</a>
<a name="254"><span class="lineNum">     254 </span><span class="lineNoCov">          0 : static void dce_v11_0_page_flip(struct amdgpu_device *adev,</span></a>
<a name="255"><span class="lineNum">     255 </span>            :                                 int crtc_id, u64 crtc_base, bool async)</a>
<a name="256"><span class="lineNum">     256 </span>            : {</a>
<a name="257"><span class="lineNum">     257 </span><span class="lineNoCov">          0 :         struct amdgpu_crtc *amdgpu_crtc = adev-&gt;mode_info.crtcs[crtc_id];</span></a>
<a name="258"><span class="lineNum">     258 </span><span class="lineNoCov">          0 :         struct drm_framebuffer *fb = amdgpu_crtc-&gt;base.primary-&gt;fb;</span></a>
<a name="259"><span class="lineNum">     259 </span>            :         u32 tmp;</a>
<a name="260"><span class="lineNum">     260 </span>            : </a>
<a name="261"><span class="lineNum">     261 </span>            :         /* flip immediate for async, default is vsync */</a>
<a name="262"><span class="lineNum">     262 </span><span class="lineNoCov">          0 :         tmp = RREG32(mmGRPH_FLIP_CONTROL + amdgpu_crtc-&gt;crtc_offset);</span></a>
<a name="263"><span class="lineNum">     263 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, GRPH_FLIP_CONTROL,</span></a>
<a name="264"><span class="lineNum">     264 </span>            :                             GRPH_SURFACE_UPDATE_IMMEDIATE_EN, async ? 1 : 0);</a>
<a name="265"><span class="lineNum">     265 </span><span class="lineNoCov">          0 :         WREG32(mmGRPH_FLIP_CONTROL + amdgpu_crtc-&gt;crtc_offset, tmp);</span></a>
<a name="266"><span class="lineNum">     266 </span>            :         /* update pitch */</a>
<a name="267"><span class="lineNum">     267 </span><span class="lineNoCov">          0 :         WREG32(mmGRPH_PITCH + amdgpu_crtc-&gt;crtc_offset,</span></a>
<a name="268"><span class="lineNum">     268 </span>            :                fb-&gt;pitches[0] / fb-&gt;format-&gt;cpp[0]);</a>
<a name="269"><span class="lineNum">     269 </span>            :         /* update the scanout addresses */</a>
<a name="270"><span class="lineNum">     270 </span><span class="lineNoCov">          0 :         WREG32(mmGRPH_PRIMARY_SURFACE_ADDRESS_HIGH + amdgpu_crtc-&gt;crtc_offset,</span></a>
<a name="271"><span class="lineNum">     271 </span>            :                upper_32_bits(crtc_base));</a>
<a name="272"><span class="lineNum">     272 </span>            :         /* writing to the low address triggers the update */</a>
<a name="273"><span class="lineNum">     273 </span><span class="lineNoCov">          0 :         WREG32(mmGRPH_PRIMARY_SURFACE_ADDRESS + amdgpu_crtc-&gt;crtc_offset,</span></a>
<a name="274"><span class="lineNum">     274 </span>            :                lower_32_bits(crtc_base));</a>
<a name="275"><span class="lineNum">     275 </span>            :         /* post the write */</a>
<a name="276"><span class="lineNum">     276 </span><span class="lineNoCov">          0 :         RREG32(mmGRPH_PRIMARY_SURFACE_ADDRESS + amdgpu_crtc-&gt;crtc_offset);</span></a>
<a name="277"><span class="lineNum">     277 </span><span class="lineNoCov">          0 : }</span></a>
<a name="278"><span class="lineNum">     278 </span>            : </a>
<a name="279"><span class="lineNum">     279 </span><span class="lineNoCov">          0 : static int dce_v11_0_crtc_get_scanoutpos(struct amdgpu_device *adev, int crtc,</span></a>
<a name="280"><span class="lineNum">     280 </span>            :                                         u32 *vbl, u32 *position)</a>
<a name="281"><span class="lineNum">     281 </span>            : {</a>
<a name="282"><span class="lineNum">     282 </span><span class="lineNoCov">          0 :         if ((crtc &lt; 0) || (crtc &gt;= adev-&gt;mode_info.num_crtc))</span></a>
<a name="283"><span class="lineNum">     283 </span>            :                 return -EINVAL;</a>
<a name="284"><span class="lineNum">     284 </span>            : </a>
<a name="285"><span class="lineNum">     285 </span><span class="lineNoCov">          0 :         *vbl = RREG32(mmCRTC_V_BLANK_START_END + crtc_offsets[crtc]);</span></a>
<a name="286"><span class="lineNum">     286 </span><span class="lineNoCov">          0 :         *position = RREG32(mmCRTC_STATUS_POSITION + crtc_offsets[crtc]);</span></a>
<a name="287"><span class="lineNum">     287 </span>            : </a>
<a name="288"><span class="lineNum">     288 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="289"><span class="lineNum">     289 </span>            : }</a>
<a name="290"><span class="lineNum">     290 </span>            : </a>
<a name="291"><span class="lineNum">     291 </span>            : /**</a>
<a name="292"><span class="lineNum">     292 </span>            :  * dce_v11_0_hpd_sense - hpd sense callback.</a>
<a name="293"><span class="lineNum">     293 </span>            :  *</a>
<a name="294"><span class="lineNum">     294 </span>            :  * @adev: amdgpu_device pointer</a>
<a name="295"><span class="lineNum">     295 </span>            :  * @hpd: hpd (hotplug detect) pin</a>
<a name="296"><span class="lineNum">     296 </span>            :  *</a>
<a name="297"><span class="lineNum">     297 </span>            :  * Checks if a digital monitor is connected (evergreen+).</a>
<a name="298"><span class="lineNum">     298 </span>            :  * Returns true if connected, false if not connected.</a>
<a name="299"><span class="lineNum">     299 </span>            :  */</a>
<a name="300"><span class="lineNum">     300 </span><span class="lineNoCov">          0 : static bool dce_v11_0_hpd_sense(struct amdgpu_device *adev,</span></a>
<a name="301"><span class="lineNum">     301 </span>            :                                enum amdgpu_hpd_id hpd)</a>
<a name="302"><span class="lineNum">     302 </span>            : {</a>
<a name="303"><span class="lineNum">     303 </span><span class="lineNoCov">          0 :         bool connected = false;</span></a>
<a name="304"><span class="lineNum">     304 </span>            : </a>
<a name="305"><span class="lineNum">     305 </span><span class="lineNoCov">          0 :         if (hpd &gt;= adev-&gt;mode_info.num_hpd)</span></a>
<a name="306"><span class="lineNum">     306 </span>            :                 return connected;</a>
<a name="307"><span class="lineNum">     307 </span>            : </a>
<a name="308"><span class="lineNum">     308 </span><span class="lineNoCov">          0 :         if (RREG32(mmDC_HPD_INT_STATUS + hpd_offsets[hpd]) &amp;</span></a>
<a name="309"><span class="lineNum">     309 </span>            :             DC_HPD_INT_STATUS__DC_HPD_SENSE_MASK)</a>
<a name="310"><span class="lineNum">     310 </span><span class="lineNoCov">          0 :                 connected = true;</span></a>
<a name="311"><span class="lineNum">     311 </span>            : </a>
<a name="312"><span class="lineNum">     312 </span>            :         return connected;</a>
<a name="313"><span class="lineNum">     313 </span>            : }</a>
<a name="314"><span class="lineNum">     314 </span>            : </a>
<a name="315"><span class="lineNum">     315 </span>            : /**</a>
<a name="316"><span class="lineNum">     316 </span>            :  * dce_v11_0_hpd_set_polarity - hpd set polarity callback.</a>
<a name="317"><span class="lineNum">     317 </span>            :  *</a>
<a name="318"><span class="lineNum">     318 </span>            :  * @adev: amdgpu_device pointer</a>
<a name="319"><span class="lineNum">     319 </span>            :  * @hpd: hpd (hotplug detect) pin</a>
<a name="320"><span class="lineNum">     320 </span>            :  *</a>
<a name="321"><span class="lineNum">     321 </span>            :  * Set the polarity of the hpd pin (evergreen+).</a>
<a name="322"><span class="lineNum">     322 </span>            :  */</a>
<a name="323"><span class="lineNum">     323 </span><span class="lineNoCov">          0 : static void dce_v11_0_hpd_set_polarity(struct amdgpu_device *adev,</span></a>
<a name="324"><span class="lineNum">     324 </span>            :                                       enum amdgpu_hpd_id hpd)</a>
<a name="325"><span class="lineNum">     325 </span>            : {</a>
<a name="326"><span class="lineNum">     326 </span>            :         u32 tmp;</a>
<a name="327"><span class="lineNum">     327 </span><span class="lineNoCov">          0 :         bool connected = dce_v11_0_hpd_sense(adev, hpd);</span></a>
<a name="328"><span class="lineNum">     328 </span>            : </a>
<a name="329"><span class="lineNum">     329 </span><span class="lineNoCov">          0 :         if (hpd &gt;= adev-&gt;mode_info.num_hpd)</span></a>
<a name="330"><span class="lineNum">     330 </span>            :                 return;</a>
<a name="331"><span class="lineNum">     331 </span>            : </a>
<a name="332"><span class="lineNum">     332 </span><span class="lineNoCov">          0 :         tmp = RREG32(mmDC_HPD_INT_CONTROL + hpd_offsets[hpd]);</span></a>
<a name="333"><span class="lineNum">     333 </span><span class="lineNoCov">          0 :         if (connected)</span></a>
<a name="334"><span class="lineNum">     334 </span><span class="lineNoCov">          0 :                 tmp = REG_SET_FIELD(tmp, DC_HPD_INT_CONTROL, DC_HPD_INT_POLARITY, 0);</span></a>
<a name="335"><span class="lineNum">     335 </span>            :         else</a>
<a name="336"><span class="lineNum">     336 </span><span class="lineNoCov">          0 :                 tmp = REG_SET_FIELD(tmp, DC_HPD_INT_CONTROL, DC_HPD_INT_POLARITY, 1);</span></a>
<a name="337"><span class="lineNum">     337 </span><span class="lineNoCov">          0 :         WREG32(mmDC_HPD_INT_CONTROL + hpd_offsets[hpd], tmp);</span></a>
<a name="338"><span class="lineNum">     338 </span>            : }</a>
<a name="339"><span class="lineNum">     339 </span>            : </a>
<a name="340"><span class="lineNum">     340 </span>            : /**</a>
<a name="341"><span class="lineNum">     341 </span>            :  * dce_v11_0_hpd_init - hpd setup callback.</a>
<a name="342"><span class="lineNum">     342 </span>            :  *</a>
<a name="343"><span class="lineNum">     343 </span>            :  * @adev: amdgpu_device pointer</a>
<a name="344"><span class="lineNum">     344 </span>            :  *</a>
<a name="345"><span class="lineNum">     345 </span>            :  * Setup the hpd pins used by the card (evergreen+).</a>
<a name="346"><span class="lineNum">     346 </span>            :  * Enable the pin, set the polarity, and enable the hpd interrupts.</a>
<a name="347"><span class="lineNum">     347 </span>            :  */</a>
<a name="348"><span class="lineNum">     348 </span><span class="lineNoCov">          0 : static void dce_v11_0_hpd_init(struct amdgpu_device *adev)</span></a>
<a name="349"><span class="lineNum">     349 </span>            : {</a>
<a name="350"><span class="lineNum">     350 </span><span class="lineNoCov">          0 :         struct drm_device *dev = adev_to_drm(adev);</span></a>
<a name="351"><span class="lineNum">     351 </span>            :         struct drm_connector *connector;</a>
<a name="352"><span class="lineNum">     352 </span>            :         struct drm_connector_list_iter iter;</a>
<a name="353"><span class="lineNum">     353 </span>            :         u32 tmp;</a>
<a name="354"><span class="lineNum">     354 </span>            : </a>
<a name="355"><span class="lineNum">     355 </span><span class="lineNoCov">          0 :         drm_connector_list_iter_begin(dev, &amp;iter);</span></a>
<a name="356"><span class="lineNum">     356 </span><span class="lineNoCov">          0 :         drm_for_each_connector_iter(connector, &amp;iter) {</span></a>
<a name="357"><span class="lineNum">     357 </span><span class="lineNoCov">          0 :                 struct amdgpu_connector *amdgpu_connector = to_amdgpu_connector(connector);</span></a>
<a name="358"><span class="lineNum">     358 </span>            : </a>
<a name="359"><span class="lineNum">     359 </span><span class="lineNoCov">          0 :                 if (amdgpu_connector-&gt;hpd.hpd &gt;= adev-&gt;mode_info.num_hpd)</span></a>
<a name="360"><span class="lineNum">     360 </span><span class="lineNoCov">          0 :                         continue;</span></a>
<a name="361"><span class="lineNum">     361 </span>            : </a>
<a name="362"><span class="lineNum">     362 </span><span class="lineNoCov">          0 :                 if (connector-&gt;connector_type == DRM_MODE_CONNECTOR_eDP ||</span></a>
<a name="363"><span class="lineNum">     363 </span>            :                     connector-&gt;connector_type == DRM_MODE_CONNECTOR_LVDS) {</a>
<a name="364"><span class="lineNum">     364 </span>            :                         /* don't try to enable hpd on eDP or LVDS avoid breaking the</a>
<a name="365"><span class="lineNum">     365 </span>            :                          * aux dp channel on imac and help (but not completely fix)</a>
<a name="366"><span class="lineNum">     366 </span>            :                          * https://bugzilla.redhat.com/show_bug.cgi?id=726143</a>
<a name="367"><span class="lineNum">     367 </span>            :                          * also avoid interrupt storms during dpms.</a>
<a name="368"><span class="lineNum">     368 </span>            :                          */</a>
<a name="369"><span class="lineNum">     369 </span><span class="lineNoCov">          0 :                         tmp = RREG32(mmDC_HPD_INT_CONTROL + hpd_offsets[amdgpu_connector-&gt;hpd.hpd]);</span></a>
<a name="370"><span class="lineNum">     370 </span><span class="lineNoCov">          0 :                         tmp = REG_SET_FIELD(tmp, DC_HPD_INT_CONTROL, DC_HPD_INT_EN, 0);</span></a>
<a name="371"><span class="lineNum">     371 </span><span class="lineNoCov">          0 :                         WREG32(mmDC_HPD_INT_CONTROL + hpd_offsets[amdgpu_connector-&gt;hpd.hpd], tmp);</span></a>
<a name="372"><span class="lineNum">     372 </span><span class="lineNoCov">          0 :                         continue;</span></a>
<a name="373"><span class="lineNum">     373 </span>            :                 }</a>
<a name="374"><span class="lineNum">     374 </span>            : </a>
<a name="375"><span class="lineNum">     375 </span><span class="lineNoCov">          0 :                 tmp = RREG32(mmDC_HPD_CONTROL + hpd_offsets[amdgpu_connector-&gt;hpd.hpd]);</span></a>
<a name="376"><span class="lineNum">     376 </span><span class="lineNoCov">          0 :                 tmp = REG_SET_FIELD(tmp, DC_HPD_CONTROL, DC_HPD_EN, 1);</span></a>
<a name="377"><span class="lineNum">     377 </span><span class="lineNoCov">          0 :                 WREG32(mmDC_HPD_CONTROL + hpd_offsets[amdgpu_connector-&gt;hpd.hpd], tmp);</span></a>
<a name="378"><span class="lineNum">     378 </span>            : </a>
<a name="379"><span class="lineNum">     379 </span><span class="lineNoCov">          0 :                 tmp = RREG32(mmDC_HPD_TOGGLE_FILT_CNTL + hpd_offsets[amdgpu_connector-&gt;hpd.hpd]);</span></a>
<a name="380"><span class="lineNum">     380 </span><span class="lineNoCov">          0 :                 tmp = REG_SET_FIELD(tmp, DC_HPD_TOGGLE_FILT_CNTL,</span></a>
<a name="381"><span class="lineNum">     381 </span>            :                                     DC_HPD_CONNECT_INT_DELAY,</a>
<a name="382"><span class="lineNum">     382 </span>            :                                     AMDGPU_HPD_CONNECT_INT_DELAY_IN_MS);</a>
<a name="383"><span class="lineNum">     383 </span><span class="lineNoCov">          0 :                 tmp = REG_SET_FIELD(tmp, DC_HPD_TOGGLE_FILT_CNTL,</span></a>
<a name="384"><span class="lineNum">     384 </span>            :                                     DC_HPD_DISCONNECT_INT_DELAY,</a>
<a name="385"><span class="lineNum">     385 </span>            :                                     AMDGPU_HPD_DISCONNECT_INT_DELAY_IN_MS);</a>
<a name="386"><span class="lineNum">     386 </span><span class="lineNoCov">          0 :                 WREG32(mmDC_HPD_TOGGLE_FILT_CNTL + hpd_offsets[amdgpu_connector-&gt;hpd.hpd], tmp);</span></a>
<a name="387"><span class="lineNum">     387 </span>            : </a>
<a name="388"><span class="lineNum">     388 </span><span class="lineNoCov">          0 :                 dce_v11_0_hpd_set_polarity(adev, amdgpu_connector-&gt;hpd.hpd);</span></a>
<a name="389"><span class="lineNum">     389 </span><span class="lineNoCov">          0 :                 amdgpu_irq_get(adev, &amp;adev-&gt;hpd_irq, amdgpu_connector-&gt;hpd.hpd);</span></a>
<a name="390"><span class="lineNum">     390 </span>            :         }</a>
<a name="391"><span class="lineNum">     391 </span><span class="lineNoCov">          0 :         drm_connector_list_iter_end(&amp;iter);</span></a>
<a name="392"><span class="lineNum">     392 </span><span class="lineNoCov">          0 : }</span></a>
<a name="393"><span class="lineNum">     393 </span>            : </a>
<a name="394"><span class="lineNum">     394 </span>            : /**</a>
<a name="395"><span class="lineNum">     395 </span>            :  * dce_v11_0_hpd_fini - hpd tear down callback.</a>
<a name="396"><span class="lineNum">     396 </span>            :  *</a>
<a name="397"><span class="lineNum">     397 </span>            :  * @adev: amdgpu_device pointer</a>
<a name="398"><span class="lineNum">     398 </span>            :  *</a>
<a name="399"><span class="lineNum">     399 </span>            :  * Tear down the hpd pins used by the card (evergreen+).</a>
<a name="400"><span class="lineNum">     400 </span>            :  * Disable the hpd interrupts.</a>
<a name="401"><span class="lineNum">     401 </span>            :  */</a>
<a name="402"><span class="lineNum">     402 </span><span class="lineNoCov">          0 : static void dce_v11_0_hpd_fini(struct amdgpu_device *adev)</span></a>
<a name="403"><span class="lineNum">     403 </span>            : {</a>
<a name="404"><span class="lineNum">     404 </span><span class="lineNoCov">          0 :         struct drm_device *dev = adev_to_drm(adev);</span></a>
<a name="405"><span class="lineNum">     405 </span>            :         struct drm_connector *connector;</a>
<a name="406"><span class="lineNum">     406 </span>            :         struct drm_connector_list_iter iter;</a>
<a name="407"><span class="lineNum">     407 </span>            :         u32 tmp;</a>
<a name="408"><span class="lineNum">     408 </span>            : </a>
<a name="409"><span class="lineNum">     409 </span><span class="lineNoCov">          0 :         drm_connector_list_iter_begin(dev, &amp;iter);</span></a>
<a name="410"><span class="lineNum">     410 </span><span class="lineNoCov">          0 :         drm_for_each_connector_iter(connector, &amp;iter) {</span></a>
<a name="411"><span class="lineNum">     411 </span><span class="lineNoCov">          0 :                 struct amdgpu_connector *amdgpu_connector = to_amdgpu_connector(connector);</span></a>
<a name="412"><span class="lineNum">     412 </span>            : </a>
<a name="413"><span class="lineNum">     413 </span><span class="lineNoCov">          0 :                 if (amdgpu_connector-&gt;hpd.hpd &gt;= adev-&gt;mode_info.num_hpd)</span></a>
<a name="414"><span class="lineNum">     414 </span><span class="lineNoCov">          0 :                         continue;</span></a>
<a name="415"><span class="lineNum">     415 </span>            : </a>
<a name="416"><span class="lineNum">     416 </span><span class="lineNoCov">          0 :                 tmp = RREG32(mmDC_HPD_CONTROL + hpd_offsets[amdgpu_connector-&gt;hpd.hpd]);</span></a>
<a name="417"><span class="lineNum">     417 </span><span class="lineNoCov">          0 :                 tmp = REG_SET_FIELD(tmp, DC_HPD_CONTROL, DC_HPD_EN, 0);</span></a>
<a name="418"><span class="lineNum">     418 </span><span class="lineNoCov">          0 :                 WREG32(mmDC_HPD_CONTROL + hpd_offsets[amdgpu_connector-&gt;hpd.hpd], tmp);</span></a>
<a name="419"><span class="lineNum">     419 </span>            : </a>
<a name="420"><span class="lineNum">     420 </span><span class="lineNoCov">          0 :                 amdgpu_irq_put(adev, &amp;adev-&gt;hpd_irq, amdgpu_connector-&gt;hpd.hpd);</span></a>
<a name="421"><span class="lineNum">     421 </span>            :         }</a>
<a name="422"><span class="lineNum">     422 </span><span class="lineNoCov">          0 :         drm_connector_list_iter_end(&amp;iter);</span></a>
<a name="423"><span class="lineNum">     423 </span><span class="lineNoCov">          0 : }</span></a>
<a name="424"><span class="lineNum">     424 </span>            : </a>
<a name="425"><span class="lineNum">     425 </span><span class="lineNoCov">          0 : static u32 dce_v11_0_hpd_get_gpio_reg(struct amdgpu_device *adev)</span></a>
<a name="426"><span class="lineNum">     426 </span>            : {</a>
<a name="427"><span class="lineNum">     427 </span><span class="lineNoCov">          0 :         return mmDC_GPIO_HPD_A;</span></a>
<a name="428"><span class="lineNum">     428 </span>            : }</a>
<a name="429"><span class="lineNum">     429 </span>            : </a>
<a name="430"><span class="lineNum">     430 </span><span class="lineNoCov">          0 : static bool dce_v11_0_is_display_hung(struct amdgpu_device *adev)</span></a>
<a name="431"><span class="lineNum">     431 </span>            : {</a>
<a name="432"><span class="lineNum">     432 </span><span class="lineNoCov">          0 :         u32 crtc_hung = 0;</span></a>
<a name="433"><span class="lineNum">     433 </span>            :         u32 crtc_status[6];</a>
<a name="434"><span class="lineNum">     434 </span>            :         u32 i, j, tmp;</a>
<a name="435"><span class="lineNum">     435 </span>            : </a>
<a name="436"><span class="lineNum">     436 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; adev-&gt;mode_info.num_crtc; i++) {</span></a>
<a name="437"><span class="lineNum">     437 </span><span class="lineNoCov">          0 :                 tmp = RREG32(mmCRTC_CONTROL + crtc_offsets[i]);</span></a>
<a name="438"><span class="lineNum">     438 </span><span class="lineNoCov">          0 :                 if (REG_GET_FIELD(tmp, CRTC_CONTROL, CRTC_MASTER_EN)) {</span></a>
<a name="439"><span class="lineNum">     439 </span><span class="lineNoCov">          0 :                         crtc_status[i] = RREG32(mmCRTC_STATUS_HV_COUNT + crtc_offsets[i]);</span></a>
<a name="440"><span class="lineNum">     440 </span><span class="lineNoCov">          0 :                         crtc_hung |= (1 &lt;&lt; i);</span></a>
<a name="441"><span class="lineNum">     441 </span>            :                 }</a>
<a name="442"><span class="lineNum">     442 </span>            :         }</a>
<a name="443"><span class="lineNum">     443 </span>            : </a>
<a name="444"><span class="lineNum">     444 </span><span class="lineNoCov">          0 :         for (j = 0; j &lt; 10; j++) {</span></a>
<a name="445"><span class="lineNum">     445 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; adev-&gt;mode_info.num_crtc; i++) {</span></a>
<a name="446"><span class="lineNum">     446 </span><span class="lineNoCov">          0 :                         if (crtc_hung &amp; (1 &lt;&lt; i)) {</span></a>
<a name="447"><span class="lineNum">     447 </span><span class="lineNoCov">          0 :                                 tmp = RREG32(mmCRTC_STATUS_HV_COUNT + crtc_offsets[i]);</span></a>
<a name="448"><span class="lineNum">     448 </span><span class="lineNoCov">          0 :                                 if (tmp != crtc_status[i])</span></a>
<a name="449"><span class="lineNum">     449 </span><span class="lineNoCov">          0 :                                         crtc_hung &amp;= ~(1 &lt;&lt; i);</span></a>
<a name="450"><span class="lineNum">     450 </span>            :                         }</a>
<a name="451"><span class="lineNum">     451 </span>            :                 }</a>
<a name="452"><span class="lineNum">     452 </span><span class="lineNoCov">          0 :                 if (crtc_hung == 0)</span></a>
<a name="453"><span class="lineNum">     453 </span>            :                         return false;</a>
<a name="454"><span class="lineNum">     454 </span><span class="lineNoCov">          0 :                 udelay(100);</span></a>
<a name="455"><span class="lineNum">     455 </span>            :         }</a>
<a name="456"><span class="lineNum">     456 </span>            : </a>
<a name="457"><span class="lineNum">     457 </span>            :         return true;</a>
<a name="458"><span class="lineNum">     458 </span>            : }</a>
<a name="459"><span class="lineNum">     459 </span>            : </a>
<a name="460"><span class="lineNum">     460 </span><span class="lineNoCov">          0 : static void dce_v11_0_set_vga_render_state(struct amdgpu_device *adev,</span></a>
<a name="461"><span class="lineNum">     461 </span>            :                                            bool render)</a>
<a name="462"><span class="lineNum">     462 </span>            : {</a>
<a name="463"><span class="lineNum">     463 </span>            :         u32 tmp;</a>
<a name="464"><span class="lineNum">     464 </span>            : </a>
<a name="465"><span class="lineNum">     465 </span>            :         /* Lockout access through VGA aperture*/</a>
<a name="466"><span class="lineNum">     466 </span><span class="lineNoCov">          0 :         tmp = RREG32(mmVGA_HDP_CONTROL);</span></a>
<a name="467"><span class="lineNum">     467 </span><span class="lineNoCov">          0 :         if (render)</span></a>
<a name="468"><span class="lineNum">     468 </span><span class="lineNoCov">          0 :                 tmp = REG_SET_FIELD(tmp, VGA_HDP_CONTROL, VGA_MEMORY_DISABLE, 0);</span></a>
<a name="469"><span class="lineNum">     469 </span>            :         else</a>
<a name="470"><span class="lineNum">     470 </span><span class="lineNoCov">          0 :                 tmp = REG_SET_FIELD(tmp, VGA_HDP_CONTROL, VGA_MEMORY_DISABLE, 1);</span></a>
<a name="471"><span class="lineNum">     471 </span><span class="lineNoCov">          0 :         WREG32(mmVGA_HDP_CONTROL, tmp);</span></a>
<a name="472"><span class="lineNum">     472 </span>            : </a>
<a name="473"><span class="lineNum">     473 </span>            :         /* disable VGA render */</a>
<a name="474"><span class="lineNum">     474 </span><span class="lineNoCov">          0 :         tmp = RREG32(mmVGA_RENDER_CONTROL);</span></a>
<a name="475"><span class="lineNum">     475 </span><span class="lineNoCov">          0 :         if (render)</span></a>
<a name="476"><span class="lineNum">     476 </span><span class="lineNoCov">          0 :                 tmp = REG_SET_FIELD(tmp, VGA_RENDER_CONTROL, VGA_VSTATUS_CNTL, 1);</span></a>
<a name="477"><span class="lineNum">     477 </span>            :         else</a>
<a name="478"><span class="lineNum">     478 </span><span class="lineNoCov">          0 :                 tmp = REG_SET_FIELD(tmp, VGA_RENDER_CONTROL, VGA_VSTATUS_CNTL, 0);</span></a>
<a name="479"><span class="lineNum">     479 </span><span class="lineNoCov">          0 :         WREG32(mmVGA_RENDER_CONTROL, tmp);</span></a>
<a name="480"><span class="lineNum">     480 </span><span class="lineNoCov">          0 : }</span></a>
<a name="481"><span class="lineNum">     481 </span>            : </a>
<a name="482"><span class="lineNum">     482 </span>            : static int dce_v11_0_get_num_crtc (struct amdgpu_device *adev)</a>
<a name="483"><span class="lineNum">     483 </span>            : {</a>
<a name="484"><span class="lineNum">     484 </span><span class="lineNoCov">          0 :         int num_crtc = 0;</span></a>
<a name="485"><span class="lineNum">     485 </span>            : </a>
<a name="486"><span class="lineNum">     486 </span>            :         switch (adev-&gt;asic_type) {</a>
<a name="487"><span class="lineNum">     487 </span>            :         case CHIP_CARRIZO:</a>
<a name="488"><span class="lineNum">     488 </span>            :                 num_crtc = 3;</a>
<a name="489"><span class="lineNum">     489 </span>            :                 break;</a>
<a name="490"><span class="lineNum">     490 </span>            :         case CHIP_STONEY:</a>
<a name="491"><span class="lineNum">     491 </span>            :                 num_crtc = 2;</a>
<a name="492"><span class="lineNum">     492 </span>            :                 break;</a>
<a name="493"><span class="lineNum">     493 </span>            :         case CHIP_POLARIS10:</a>
<a name="494"><span class="lineNum">     494 </span>            :         case CHIP_VEGAM:</a>
<a name="495"><span class="lineNum">     495 </span>            :                 num_crtc = 6;</a>
<a name="496"><span class="lineNum">     496 </span>            :                 break;</a>
<a name="497"><span class="lineNum">     497 </span>            :         case CHIP_POLARIS11:</a>
<a name="498"><span class="lineNum">     498 </span>            :         case CHIP_POLARIS12:</a>
<a name="499"><span class="lineNum">     499 </span>            :                 num_crtc = 5;</a>
<a name="500"><span class="lineNum">     500 </span>            :                 break;</a>
<a name="501"><span class="lineNum">     501 </span>            :         default:</a>
<a name="502"><span class="lineNum">     502 </span>            :                 num_crtc = 0;</a>
<a name="503"><span class="lineNum">     503 </span>            :         }</a>
<a name="504"><span class="lineNum">     504 </span>            :         return num_crtc;</a>
<a name="505"><span class="lineNum">     505 </span>            : }</a>
<a name="506"><span class="lineNum">     506 </span>            : </a>
<a name="507"><span class="lineNum">     507 </span><span class="lineNoCov">          0 : void dce_v11_0_disable_dce(struct amdgpu_device *adev)</span></a>
<a name="508"><span class="lineNum">     508 </span>            : {</a>
<a name="509"><span class="lineNum">     509 </span>            :         /*Disable VGA render and enabled crtc, if has DCE engine*/</a>
<a name="510"><span class="lineNum">     510 </span><span class="lineNoCov">          0 :         if (amdgpu_atombios_has_dce_engine_info(adev)) {</span></a>
<a name="511"><span class="lineNum">     511 </span>            :                 u32 tmp;</a>
<a name="512"><span class="lineNum">     512 </span>            :                 int crtc_enabled, i;</a>
<a name="513"><span class="lineNum">     513 </span>            : </a>
<a name="514"><span class="lineNum">     514 </span><span class="lineNoCov">          0 :                 dce_v11_0_set_vga_render_state(adev, false);</span></a>
<a name="515"><span class="lineNum">     515 </span>            : </a>
<a name="516"><span class="lineNum">     516 </span>            :                 /*Disable crtc*/</a>
<a name="517"><span class="lineNum">     517 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; dce_v11_0_get_num_crtc(adev); i++) {</span></a>
<a name="518"><span class="lineNum">     518 </span><span class="lineNoCov">          0 :                         crtc_enabled = REG_GET_FIELD(RREG32(mmCRTC_CONTROL + crtc_offsets[i]),</span></a>
<a name="519"><span class="lineNum">     519 </span>            :                                                                          CRTC_CONTROL, CRTC_MASTER_EN);</a>
<a name="520"><span class="lineNum">     520 </span><span class="lineNoCov">          0 :                         if (crtc_enabled) {</span></a>
<a name="521"><span class="lineNum">     521 </span><span class="lineNoCov">          0 :                                 WREG32(mmCRTC_UPDATE_LOCK + crtc_offsets[i], 1);</span></a>
<a name="522"><span class="lineNum">     522 </span><span class="lineNoCov">          0 :                                 tmp = RREG32(mmCRTC_CONTROL + crtc_offsets[i]);</span></a>
<a name="523"><span class="lineNum">     523 </span><span class="lineNoCov">          0 :                                 tmp = REG_SET_FIELD(tmp, CRTC_CONTROL, CRTC_MASTER_EN, 0);</span></a>
<a name="524"><span class="lineNum">     524 </span><span class="lineNoCov">          0 :                                 WREG32(mmCRTC_CONTROL + crtc_offsets[i], tmp);</span></a>
<a name="525"><span class="lineNum">     525 </span><span class="lineNoCov">          0 :                                 WREG32(mmCRTC_UPDATE_LOCK + crtc_offsets[i], 0);</span></a>
<a name="526"><span class="lineNum">     526 </span>            :                         }</a>
<a name="527"><span class="lineNum">     527 </span>            :                 }</a>
<a name="528"><span class="lineNum">     528 </span>            :         }</a>
<a name="529"><span class="lineNum">     529 </span><span class="lineNoCov">          0 : }</span></a>
<a name="530"><span class="lineNum">     530 </span>            : </a>
<a name="531"><span class="lineNum">     531 </span><span class="lineNoCov">          0 : static void dce_v11_0_program_fmt(struct drm_encoder *encoder)</span></a>
<a name="532"><span class="lineNum">     532 </span>            : {</a>
<a name="533"><span class="lineNum">     533 </span><span class="lineNoCov">          0 :         struct drm_device *dev = encoder-&gt;dev;</span></a>
<a name="534"><span class="lineNum">     534 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = drm_to_adev(dev);</span></a>
<a name="535"><span class="lineNum">     535 </span><span class="lineNoCov">          0 :         struct amdgpu_encoder *amdgpu_encoder = to_amdgpu_encoder(encoder);</span></a>
<a name="536"><span class="lineNum">     536 </span><span class="lineNoCov">          0 :         struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(encoder-&gt;crtc);</span></a>
<a name="537"><span class="lineNum">     537 </span><span class="lineNoCov">          0 :         struct drm_connector *connector = amdgpu_get_connector_for_encoder(encoder);</span></a>
<a name="538"><span class="lineNum">     538 </span><span class="lineNoCov">          0 :         int bpc = 0;</span></a>
<a name="539"><span class="lineNum">     539 </span><span class="lineNoCov">          0 :         u32 tmp = 0;</span></a>
<a name="540"><span class="lineNum">     540 </span><span class="lineNoCov">          0 :         enum amdgpu_connector_dither dither = AMDGPU_FMT_DITHER_DISABLE;</span></a>
<a name="541"><span class="lineNum">     541 </span>            : </a>
<a name="542"><span class="lineNum">     542 </span><span class="lineNoCov">          0 :         if (connector) {</span></a>
<a name="543"><span class="lineNum">     543 </span><span class="lineNoCov">          0 :                 struct amdgpu_connector *amdgpu_connector = to_amdgpu_connector(connector);</span></a>
<a name="544"><span class="lineNum">     544 </span><span class="lineNoCov">          0 :                 bpc = amdgpu_connector_get_monitor_bpc(connector);</span></a>
<a name="545"><span class="lineNum">     545 </span><span class="lineNoCov">          0 :                 dither = amdgpu_connector-&gt;dither;</span></a>
<a name="546"><span class="lineNum">     546 </span>            :         }</a>
<a name="547"><span class="lineNum">     547 </span>            : </a>
<a name="548"><span class="lineNum">     548 </span>            :         /* LVDS/eDP FMT is set up by atom */</a>
<a name="549"><span class="lineNum">     549 </span><span class="lineNoCov">          0 :         if (amdgpu_encoder-&gt;devices &amp; ATOM_DEVICE_LCD_SUPPORT)</span></a>
<a name="550"><span class="lineNum">     550 </span>            :                 return;</a>
<a name="551"><span class="lineNum">     551 </span>            : </a>
<a name="552"><span class="lineNum">     552 </span>            :         /* not needed for analog */</a>
<a name="553"><span class="lineNum">     553 </span><span class="lineNoCov">          0 :         if ((amdgpu_encoder-&gt;encoder_id == ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DAC1) ||</span></a>
<a name="554"><span class="lineNum">     554 </span>            :             (amdgpu_encoder-&gt;encoder_id == ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DAC2))</a>
<a name="555"><span class="lineNum">     555 </span>            :                 return;</a>
<a name="556"><span class="lineNum">     556 </span>            : </a>
<a name="557"><span class="lineNum">     557 </span><span class="lineNoCov">          0 :         if (bpc == 0)</span></a>
<a name="558"><span class="lineNum">     558 </span>            :                 return;</a>
<a name="559"><span class="lineNum">     559 </span>            : </a>
<a name="560"><span class="lineNum">     560 </span><span class="lineNoCov">          0 :         switch (bpc) {</span></a>
<a name="561"><span class="lineNum">     561 </span>            :         case 6:</a>
<a name="562"><span class="lineNum">     562 </span><span class="lineNoCov">          0 :                 if (dither == AMDGPU_FMT_DITHER_ENABLE) {</span></a>
<a name="563"><span class="lineNum">     563 </span>            :                         /* XXX sort out optimal dither settings */</a>
<a name="564"><span class="lineNum">     564 </span>            :                         tmp = REG_SET_FIELD(tmp, FMT_BIT_DEPTH_CONTROL, FMT_FRAME_RANDOM_ENABLE, 1);</a>
<a name="565"><span class="lineNum">     565 </span>            :                         tmp = REG_SET_FIELD(tmp, FMT_BIT_DEPTH_CONTROL, FMT_HIGHPASS_RANDOM_ENABLE, 1);</a>
<a name="566"><span class="lineNum">     566 </span>            :                         tmp = REG_SET_FIELD(tmp, FMT_BIT_DEPTH_CONTROL, FMT_SPATIAL_DITHER_EN, 1);</a>
<a name="567"><span class="lineNum">     567 </span>            :                         tmp = REG_SET_FIELD(tmp, FMT_BIT_DEPTH_CONTROL, FMT_SPATIAL_DITHER_DEPTH, 0);</a>
<a name="568"><span class="lineNum">     568 </span>            :                 } else {</a>
<a name="569"><span class="lineNum">     569 </span><span class="lineNoCov">          0 :                         tmp = REG_SET_FIELD(tmp, FMT_BIT_DEPTH_CONTROL, FMT_TRUNCATE_EN, 1);</span></a>
<a name="570"><span class="lineNum">     570 </span><span class="lineNoCov">          0 :                         tmp = REG_SET_FIELD(tmp, FMT_BIT_DEPTH_CONTROL, FMT_TRUNCATE_DEPTH, 0);</span></a>
<a name="571"><span class="lineNum">     571 </span>            :                 }</a>
<a name="572"><span class="lineNum">     572 </span>            :                 break;</a>
<a name="573"><span class="lineNum">     573 </span>            :         case 8:</a>
<a name="574"><span class="lineNum">     574 </span><span class="lineNoCov">          0 :                 if (dither == AMDGPU_FMT_DITHER_ENABLE) {</span></a>
<a name="575"><span class="lineNum">     575 </span>            :                         /* XXX sort out optimal dither settings */</a>
<a name="576"><span class="lineNum">     576 </span>            :                         tmp = REG_SET_FIELD(tmp, FMT_BIT_DEPTH_CONTROL, FMT_FRAME_RANDOM_ENABLE, 1);</a>
<a name="577"><span class="lineNum">     577 </span>            :                         tmp = REG_SET_FIELD(tmp, FMT_BIT_DEPTH_CONTROL, FMT_HIGHPASS_RANDOM_ENABLE, 1);</a>
<a name="578"><span class="lineNum">     578 </span>            :                         tmp = REG_SET_FIELD(tmp, FMT_BIT_DEPTH_CONTROL, FMT_RGB_RANDOM_ENABLE, 1);</a>
<a name="579"><span class="lineNum">     579 </span>            :                         tmp = REG_SET_FIELD(tmp, FMT_BIT_DEPTH_CONTROL, FMT_SPATIAL_DITHER_EN, 1);</a>
<a name="580"><span class="lineNum">     580 </span>            :                         tmp = REG_SET_FIELD(tmp, FMT_BIT_DEPTH_CONTROL, FMT_SPATIAL_DITHER_DEPTH, 1);</a>
<a name="581"><span class="lineNum">     581 </span>            :                 } else {</a>
<a name="582"><span class="lineNum">     582 </span><span class="lineNoCov">          0 :                         tmp = REG_SET_FIELD(tmp, FMT_BIT_DEPTH_CONTROL, FMT_TRUNCATE_EN, 1);</span></a>
<a name="583"><span class="lineNum">     583 </span><span class="lineNoCov">          0 :                         tmp = REG_SET_FIELD(tmp, FMT_BIT_DEPTH_CONTROL, FMT_TRUNCATE_DEPTH, 1);</span></a>
<a name="584"><span class="lineNum">     584 </span>            :                 }</a>
<a name="585"><span class="lineNum">     585 </span>            :                 break;</a>
<a name="586"><span class="lineNum">     586 </span>            :         case 10:</a>
<a name="587"><span class="lineNum">     587 </span><span class="lineNoCov">          0 :                 if (dither == AMDGPU_FMT_DITHER_ENABLE) {</span></a>
<a name="588"><span class="lineNum">     588 </span>            :                         /* XXX sort out optimal dither settings */</a>
<a name="589"><span class="lineNum">     589 </span>            :                         tmp = REG_SET_FIELD(tmp, FMT_BIT_DEPTH_CONTROL, FMT_FRAME_RANDOM_ENABLE, 1);</a>
<a name="590"><span class="lineNum">     590 </span>            :                         tmp = REG_SET_FIELD(tmp, FMT_BIT_DEPTH_CONTROL, FMT_HIGHPASS_RANDOM_ENABLE, 1);</a>
<a name="591"><span class="lineNum">     591 </span>            :                         tmp = REG_SET_FIELD(tmp, FMT_BIT_DEPTH_CONTROL, FMT_RGB_RANDOM_ENABLE, 1);</a>
<a name="592"><span class="lineNum">     592 </span>            :                         tmp = REG_SET_FIELD(tmp, FMT_BIT_DEPTH_CONTROL, FMT_SPATIAL_DITHER_EN, 1);</a>
<a name="593"><span class="lineNum">     593 </span>            :                         tmp = REG_SET_FIELD(tmp, FMT_BIT_DEPTH_CONTROL, FMT_SPATIAL_DITHER_DEPTH, 2);</a>
<a name="594"><span class="lineNum">     594 </span>            :                 } else {</a>
<a name="595"><span class="lineNum">     595 </span><span class="lineNoCov">          0 :                         tmp = REG_SET_FIELD(tmp, FMT_BIT_DEPTH_CONTROL, FMT_TRUNCATE_EN, 1);</span></a>
<a name="596"><span class="lineNum">     596 </span><span class="lineNoCov">          0 :                         tmp = REG_SET_FIELD(tmp, FMT_BIT_DEPTH_CONTROL, FMT_TRUNCATE_DEPTH, 2);</span></a>
<a name="597"><span class="lineNum">     597 </span>            :                 }</a>
<a name="598"><span class="lineNum">     598 </span>            :                 break;</a>
<a name="599"><span class="lineNum">     599 </span>            :         default:</a>
<a name="600"><span class="lineNum">     600 </span>            :                 /* not needed */</a>
<a name="601"><span class="lineNum">     601 </span>            :                 break;</a>
<a name="602"><span class="lineNum">     602 </span>            :         }</a>
<a name="603"><span class="lineNum">     603 </span>            : </a>
<a name="604"><span class="lineNum">     604 </span><span class="lineNoCov">          0 :         WREG32(mmFMT_BIT_DEPTH_CONTROL + amdgpu_crtc-&gt;crtc_offset, tmp);</span></a>
<a name="605"><span class="lineNum">     605 </span>            : }</a>
<a name="606"><span class="lineNum">     606 </span>            : </a>
<a name="607"><span class="lineNum">     607 </span>            : </a>
<a name="608"><span class="lineNum">     608 </span>            : /* display watermark setup */</a>
<a name="609"><span class="lineNum">     609 </span>            : /**</a>
<a name="610"><span class="lineNum">     610 </span>            :  * dce_v11_0_line_buffer_adjust - Set up the line buffer</a>
<a name="611"><span class="lineNum">     611 </span>            :  *</a>
<a name="612"><span class="lineNum">     612 </span>            :  * @adev: amdgpu_device pointer</a>
<a name="613"><span class="lineNum">     613 </span>            :  * @amdgpu_crtc: the selected display controller</a>
<a name="614"><span class="lineNum">     614 </span>            :  * @mode: the current display mode on the selected display</a>
<a name="615"><span class="lineNum">     615 </span>            :  * controller</a>
<a name="616"><span class="lineNum">     616 </span>            :  *</a>
<a name="617"><span class="lineNum">     617 </span>            :  * Setup up the line buffer allocation for</a>
<a name="618"><span class="lineNum">     618 </span>            :  * the selected display controller (CIK).</a>
<a name="619"><span class="lineNum">     619 </span>            :  * Returns the line buffer size in pixels.</a>
<a name="620"><span class="lineNum">     620 </span>            :  */</a>
<a name="621"><span class="lineNum">     621 </span><span class="lineNoCov">          0 : static u32 dce_v11_0_line_buffer_adjust(struct amdgpu_device *adev,</span></a>
<a name="622"><span class="lineNum">     622 </span>            :                                        struct amdgpu_crtc *amdgpu_crtc,</a>
<a name="623"><span class="lineNum">     623 </span>            :                                        struct drm_display_mode *mode)</a>
<a name="624"><span class="lineNum">     624 </span>            : {</a>
<a name="625"><span class="lineNum">     625 </span>            :         u32 tmp, buffer_alloc, i, mem_cfg;</a>
<a name="626"><span class="lineNum">     626 </span><span class="lineNoCov">          0 :         u32 pipe_offset = amdgpu_crtc-&gt;crtc_id;</span></a>
<a name="627"><span class="lineNum">     627 </span>            :         /*</a>
<a name="628"><span class="lineNum">     628 </span>            :          * Line Buffer Setup</a>
<a name="629"><span class="lineNum">     629 </span>            :          * There are 6 line buffers, one for each display controllers.</a>
<a name="630"><span class="lineNum">     630 </span>            :          * There are 3 partitions per LB. Select the number of partitions</a>
<a name="631"><span class="lineNum">     631 </span>            :          * to enable based on the display width.  For display widths larger</a>
<a name="632"><span class="lineNum">     632 </span>            :          * than 4096, you need use to use 2 display controllers and combine</a>
<a name="633"><span class="lineNum">     633 </span>            :          * them using the stereo blender.</a>
<a name="634"><span class="lineNum">     634 </span>            :          */</a>
<a name="635"><span class="lineNum">     635 </span><span class="lineNoCov">          0 :         if (amdgpu_crtc-&gt;base.enabled &amp;&amp; mode) {</span></a>
<a name="636"><span class="lineNum">     636 </span><span class="lineNoCov">          0 :                 if (mode-&gt;crtc_hdisplay &lt; 1920) {</span></a>
<a name="637"><span class="lineNum">     637 </span>            :                         mem_cfg = 1;</a>
<a name="638"><span class="lineNum">     638 </span>            :                         buffer_alloc = 2;</a>
<a name="639"><span class="lineNum">     639 </span><span class="lineNoCov">          0 :                 } else if (mode-&gt;crtc_hdisplay &lt; 2560) {</span></a>
<a name="640"><span class="lineNum">     640 </span>            :                         mem_cfg = 2;</a>
<a name="641"><span class="lineNum">     641 </span>            :                         buffer_alloc = 2;</a>
<a name="642"><span class="lineNum">     642 </span><span class="lineNoCov">          0 :                 } else if (mode-&gt;crtc_hdisplay &lt; 4096) {</span></a>
<a name="643"><span class="lineNum">     643 </span><span class="lineNoCov">          0 :                         mem_cfg = 0;</span></a>
<a name="644"><span class="lineNum">     644 </span><span class="lineNoCov">          0 :                         buffer_alloc = (adev-&gt;flags &amp; AMD_IS_APU) ? 2 : 4;</span></a>
<a name="645"><span class="lineNum">     645 </span>            :                 } else {</a>
<a name="646"><span class="lineNum">     646 </span><span class="lineNoCov">          0 :                         DRM_DEBUG_KMS(&quot;Mode too big for LB!\n&quot;);</span></a>
<a name="647"><span class="lineNum">     647 </span><span class="lineNoCov">          0 :                         mem_cfg = 0;</span></a>
<a name="648"><span class="lineNum">     648 </span><span class="lineNoCov">          0 :                         buffer_alloc = (adev-&gt;flags &amp; AMD_IS_APU) ? 2 : 4;</span></a>
<a name="649"><span class="lineNum">     649 </span>            :                 }</a>
<a name="650"><span class="lineNum">     650 </span>            :         } else {</a>
<a name="651"><span class="lineNum">     651 </span>            :                 mem_cfg = 1;</a>
<a name="652"><span class="lineNum">     652 </span>            :                 buffer_alloc = 0;</a>
<a name="653"><span class="lineNum">     653 </span>            :         }</a>
<a name="654"><span class="lineNum">     654 </span>            : </a>
<a name="655"><span class="lineNum">     655 </span><span class="lineNoCov">          0 :         tmp = RREG32(mmLB_MEMORY_CTRL + amdgpu_crtc-&gt;crtc_offset);</span></a>
<a name="656"><span class="lineNum">     656 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, LB_MEMORY_CTRL, LB_MEMORY_CONFIG, mem_cfg);</span></a>
<a name="657"><span class="lineNum">     657 </span><span class="lineNoCov">          0 :         WREG32(mmLB_MEMORY_CTRL + amdgpu_crtc-&gt;crtc_offset, tmp);</span></a>
<a name="658"><span class="lineNum">     658 </span>            : </a>
<a name="659"><span class="lineNum">     659 </span><span class="lineNoCov">          0 :         tmp = RREG32(mmPIPE0_DMIF_BUFFER_CONTROL + pipe_offset);</span></a>
<a name="660"><span class="lineNum">     660 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, PIPE0_DMIF_BUFFER_CONTROL, DMIF_BUFFERS_ALLOCATED, buffer_alloc);</span></a>
<a name="661"><span class="lineNum">     661 </span><span class="lineNoCov">          0 :         WREG32(mmPIPE0_DMIF_BUFFER_CONTROL + pipe_offset, tmp);</span></a>
<a name="662"><span class="lineNum">     662 </span>            : </a>
<a name="663"><span class="lineNum">     663 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; adev-&gt;usec_timeout; i++) {</span></a>
<a name="664"><span class="lineNum">     664 </span><span class="lineNoCov">          0 :                 tmp = RREG32(mmPIPE0_DMIF_BUFFER_CONTROL + pipe_offset);</span></a>
<a name="665"><span class="lineNum">     665 </span><span class="lineNoCov">          0 :                 if (REG_GET_FIELD(tmp, PIPE0_DMIF_BUFFER_CONTROL, DMIF_BUFFERS_ALLOCATION_COMPLETED))</span></a>
<a name="666"><span class="lineNum">     666 </span>            :                         break;</a>
<a name="667"><span class="lineNum">     667 </span><span class="lineNoCov">          0 :                 udelay(1);</span></a>
<a name="668"><span class="lineNum">     668 </span>            :         }</a>
<a name="669"><span class="lineNum">     669 </span>            : </a>
<a name="670"><span class="lineNum">     670 </span><span class="lineNoCov">          0 :         if (amdgpu_crtc-&gt;base.enabled &amp;&amp; mode) {</span></a>
<a name="671"><span class="lineNum">     671 </span><span class="lineNoCov">          0 :                 switch (mem_cfg) {</span></a>
<a name="672"><span class="lineNum">     672 </span>            :                 case 0:</a>
<a name="673"><span class="lineNum">     673 </span>            :                 default:</a>
<a name="674"><span class="lineNum">     674 </span>            :                         return 4096 * 2;</a>
<a name="675"><span class="lineNum">     675 </span>            :                 case 1:</a>
<a name="676"><span class="lineNum">     676 </span><span class="lineNoCov">          0 :                         return 1920 * 2;</span></a>
<a name="677"><span class="lineNum">     677 </span>            :                 case 2:</a>
<a name="678"><span class="lineNum">     678 </span><span class="lineNoCov">          0 :                         return 2560 * 2;</span></a>
<a name="679"><span class="lineNum">     679 </span>            :                 }</a>
<a name="680"><span class="lineNum">     680 </span>            :         }</a>
<a name="681"><span class="lineNum">     681 </span>            : </a>
<a name="682"><span class="lineNum">     682 </span>            :         /* controller not enabled, so no lb used */</a>
<a name="683"><span class="lineNum">     683 </span>            :         return 0;</a>
<a name="684"><span class="lineNum">     684 </span>            : }</a>
<a name="685"><span class="lineNum">     685 </span>            : </a>
<a name="686"><span class="lineNum">     686 </span>            : /**</a>
<a name="687"><span class="lineNum">     687 </span>            :  * cik_get_number_of_dram_channels - get the number of dram channels</a>
<a name="688"><span class="lineNum">     688 </span>            :  *</a>
<a name="689"><span class="lineNum">     689 </span>            :  * @adev: amdgpu_device pointer</a>
<a name="690"><span class="lineNum">     690 </span>            :  *</a>
<a name="691"><span class="lineNum">     691 </span>            :  * Look up the number of video ram channels (CIK).</a>
<a name="692"><span class="lineNum">     692 </span>            :  * Used for display watermark bandwidth calculations</a>
<a name="693"><span class="lineNum">     693 </span>            :  * Returns the number of dram channels</a>
<a name="694"><span class="lineNum">     694 </span>            :  */</a>
<a name="695"><span class="lineNum">     695 </span><span class="lineNoCov">          0 : static u32 cik_get_number_of_dram_channels(struct amdgpu_device *adev)</span></a>
<a name="696"><span class="lineNum">     696 </span>            : {</a>
<a name="697"><span class="lineNum">     697 </span><span class="lineNoCov">          0 :         u32 tmp = RREG32(mmMC_SHARED_CHMAP);</span></a>
<a name="698"><span class="lineNum">     698 </span>            : </a>
<a name="699"><span class="lineNum">     699 </span><span class="lineNoCov">          0 :         switch (REG_GET_FIELD(tmp, MC_SHARED_CHMAP, NOOFCHAN)) {</span></a>
<a name="700"><span class="lineNum">     700 </span>            :         case 0:</a>
<a name="701"><span class="lineNum">     701 </span>            :         default:</a>
<a name="702"><span class="lineNum">     702 </span>            :                 return 1;</a>
<a name="703"><span class="lineNum">     703 </span>            :         case 1:</a>
<a name="704"><span class="lineNum">     704 </span>            :                 return 2;</a>
<a name="705"><span class="lineNum">     705 </span>            :         case 2:</a>
<a name="706"><span class="lineNum">     706 </span>            :                 return 4;</a>
<a name="707"><span class="lineNum">     707 </span>            :         case 3:</a>
<a name="708"><span class="lineNum">     708 </span>            :                 return 8;</a>
<a name="709"><span class="lineNum">     709 </span>            :         case 4:</a>
<a name="710"><span class="lineNum">     710 </span>            :                 return 3;</a>
<a name="711"><span class="lineNum">     711 </span>            :         case 5:</a>
<a name="712"><span class="lineNum">     712 </span>            :                 return 6;</a>
<a name="713"><span class="lineNum">     713 </span>            :         case 6:</a>
<a name="714"><span class="lineNum">     714 </span>            :                 return 10;</a>
<a name="715"><span class="lineNum">     715 </span>            :         case 7:</a>
<a name="716"><span class="lineNum">     716 </span>            :                 return 12;</a>
<a name="717"><span class="lineNum">     717 </span>            :         case 8:</a>
<a name="718"><span class="lineNum">     718 </span>            :                 return 16;</a>
<a name="719"><span class="lineNum">     719 </span>            :         }</a>
<a name="720"><span class="lineNum">     720 </span>            : }</a>
<a name="721"><span class="lineNum">     721 </span>            : </a>
<a name="722"><span class="lineNum">     722 </span>            : struct dce10_wm_params {</a>
<a name="723"><span class="lineNum">     723 </span>            :         u32 dram_channels; /* number of dram channels */</a>
<a name="724"><span class="lineNum">     724 </span>            :         u32 yclk;          /* bandwidth per dram data pin in kHz */</a>
<a name="725"><span class="lineNum">     725 </span>            :         u32 sclk;          /* engine clock in kHz */</a>
<a name="726"><span class="lineNum">     726 </span>            :         u32 disp_clk;      /* display clock in kHz */</a>
<a name="727"><span class="lineNum">     727 </span>            :         u32 src_width;     /* viewport width */</a>
<a name="728"><span class="lineNum">     728 </span>            :         u32 active_time;   /* active display time in ns */</a>
<a name="729"><span class="lineNum">     729 </span>            :         u32 blank_time;    /* blank time in ns */</a>
<a name="730"><span class="lineNum">     730 </span>            :         bool interlaced;    /* mode is interlaced */</a>
<a name="731"><span class="lineNum">     731 </span>            :         fixed20_12 vsc;    /* vertical scale ratio */</a>
<a name="732"><span class="lineNum">     732 </span>            :         u32 num_heads;     /* number of active crtcs */</a>
<a name="733"><span class="lineNum">     733 </span>            :         u32 bytes_per_pixel; /* bytes per pixel display + overlay */</a>
<a name="734"><span class="lineNum">     734 </span>            :         u32 lb_size;       /* line buffer allocated to pipe */</a>
<a name="735"><span class="lineNum">     735 </span>            :         u32 vtaps;         /* vertical scaler taps */</a>
<a name="736"><span class="lineNum">     736 </span>            : };</a>
<a name="737"><span class="lineNum">     737 </span>            : </a>
<a name="738"><span class="lineNum">     738 </span>            : /**</a>
<a name="739"><span class="lineNum">     739 </span>            :  * dce_v11_0_dram_bandwidth - get the dram bandwidth</a>
<a name="740"><span class="lineNum">     740 </span>            :  *</a>
<a name="741"><span class="lineNum">     741 </span>            :  * @wm: watermark calculation data</a>
<a name="742"><span class="lineNum">     742 </span>            :  *</a>
<a name="743"><span class="lineNum">     743 </span>            :  * Calculate the raw dram bandwidth (CIK).</a>
<a name="744"><span class="lineNum">     744 </span>            :  * Used for display watermark bandwidth calculations</a>
<a name="745"><span class="lineNum">     745 </span>            :  * Returns the dram bandwidth in MBytes/s</a>
<a name="746"><span class="lineNum">     746 </span>            :  */</a>
<a name="747"><span class="lineNum">     747 </span>            : static u32 dce_v11_0_dram_bandwidth(struct dce10_wm_params *wm)</a>
<a name="748"><span class="lineNum">     748 </span>            : {</a>
<a name="749"><span class="lineNum">     749 </span>            :         /* Calculate raw DRAM Bandwidth */</a>
<a name="750"><span class="lineNum">     750 </span>            :         fixed20_12 dram_efficiency; /* 0.7 */</a>
<a name="751"><span class="lineNum">     751 </span>            :         fixed20_12 yclk, dram_channels, bandwidth;</a>
<a name="752"><span class="lineNum">     752 </span>            :         fixed20_12 a;</a>
<a name="753"><span class="lineNum">     753 </span>            : </a>
<a name="754"><span class="lineNum">     754 </span><span class="lineNoCov">          0 :         a.full = dfixed_const(1000);</span></a>
<a name="755"><span class="lineNum">     755 </span><span class="lineNoCov">          0 :         yclk.full = dfixed_const(wm-&gt;yclk);</span></a>
<a name="756"><span class="lineNum">     756 </span><span class="lineNoCov">          0 :         yclk.full = dfixed_div(yclk, a);</span></a>
<a name="757"><span class="lineNum">     757 </span><span class="lineNoCov">          0 :         dram_channels.full = dfixed_const(wm-&gt;dram_channels * 4);</span></a>
<a name="758"><span class="lineNum">     758 </span><span class="lineNoCov">          0 :         a.full = dfixed_const(10);</span></a>
<a name="759"><span class="lineNum">     759 </span><span class="lineNoCov">          0 :         dram_efficiency.full = dfixed_const(7);</span></a>
<a name="760"><span class="lineNum">     760 </span><span class="lineNoCov">          0 :         dram_efficiency.full = dfixed_div(dram_efficiency, a);</span></a>
<a name="761"><span class="lineNum">     761 </span><span class="lineNoCov">          0 :         bandwidth.full = dfixed_mul(dram_channels, yclk);</span></a>
<a name="762"><span class="lineNum">     762 </span><span class="lineNoCov">          0 :         bandwidth.full = dfixed_mul(bandwidth, dram_efficiency);</span></a>
<a name="763"><span class="lineNum">     763 </span>            : </a>
<a name="764"><span class="lineNum">     764 </span><span class="lineNoCov">          0 :         return dfixed_trunc(bandwidth);</span></a>
<a name="765"><span class="lineNum">     765 </span>            : }</a>
<a name="766"><span class="lineNum">     766 </span>            : </a>
<a name="767"><span class="lineNum">     767 </span>            : /**</a>
<a name="768"><span class="lineNum">     768 </span>            :  * dce_v11_0_dram_bandwidth_for_display - get the dram bandwidth for display</a>
<a name="769"><span class="lineNum">     769 </span>            :  *</a>
<a name="770"><span class="lineNum">     770 </span>            :  * @wm: watermark calculation data</a>
<a name="771"><span class="lineNum">     771 </span>            :  *</a>
<a name="772"><span class="lineNum">     772 </span>            :  * Calculate the dram bandwidth used for display (CIK).</a>
<a name="773"><span class="lineNum">     773 </span>            :  * Used for display watermark bandwidth calculations</a>
<a name="774"><span class="lineNum">     774 </span>            :  * Returns the dram bandwidth for display in MBytes/s</a>
<a name="775"><span class="lineNum">     775 </span>            :  */</a>
<a name="776"><span class="lineNum">     776 </span>            : static u32 dce_v11_0_dram_bandwidth_for_display(struct dce10_wm_params *wm)</a>
<a name="777"><span class="lineNum">     777 </span>            : {</a>
<a name="778"><span class="lineNum">     778 </span>            :         /* Calculate DRAM Bandwidth and the part allocated to display. */</a>
<a name="779"><span class="lineNum">     779 </span>            :         fixed20_12 disp_dram_allocation; /* 0.3 to 0.7 */</a>
<a name="780"><span class="lineNum">     780 </span>            :         fixed20_12 yclk, dram_channels, bandwidth;</a>
<a name="781"><span class="lineNum">     781 </span>            :         fixed20_12 a;</a>
<a name="782"><span class="lineNum">     782 </span>            : </a>
<a name="783"><span class="lineNum">     783 </span><span class="lineNoCov">          0 :         a.full = dfixed_const(1000);</span></a>
<a name="784"><span class="lineNum">     784 </span><span class="lineNoCov">          0 :         yclk.full = dfixed_const(wm-&gt;yclk);</span></a>
<a name="785"><span class="lineNum">     785 </span><span class="lineNoCov">          0 :         yclk.full = dfixed_div(yclk, a);</span></a>
<a name="786"><span class="lineNum">     786 </span><span class="lineNoCov">          0 :         dram_channels.full = dfixed_const(wm-&gt;dram_channels * 4);</span></a>
<a name="787"><span class="lineNum">     787 </span><span class="lineNoCov">          0 :         a.full = dfixed_const(10);</span></a>
<a name="788"><span class="lineNum">     788 </span><span class="lineNoCov">          0 :         disp_dram_allocation.full = dfixed_const(3); /* XXX worse case value 0.3 */</span></a>
<a name="789"><span class="lineNum">     789 </span><span class="lineNoCov">          0 :         disp_dram_allocation.full = dfixed_div(disp_dram_allocation, a);</span></a>
<a name="790"><span class="lineNum">     790 </span><span class="lineNoCov">          0 :         bandwidth.full = dfixed_mul(dram_channels, yclk);</span></a>
<a name="791"><span class="lineNum">     791 </span><span class="lineNoCov">          0 :         bandwidth.full = dfixed_mul(bandwidth, disp_dram_allocation);</span></a>
<a name="792"><span class="lineNum">     792 </span>            : </a>
<a name="793"><span class="lineNum">     793 </span><span class="lineNoCov">          0 :         return dfixed_trunc(bandwidth);</span></a>
<a name="794"><span class="lineNum">     794 </span>            : }</a>
<a name="795"><span class="lineNum">     795 </span>            : </a>
<a name="796"><span class="lineNum">     796 </span>            : /**</a>
<a name="797"><span class="lineNum">     797 </span>            :  * dce_v11_0_data_return_bandwidth - get the data return bandwidth</a>
<a name="798"><span class="lineNum">     798 </span>            :  *</a>
<a name="799"><span class="lineNum">     799 </span>            :  * @wm: watermark calculation data</a>
<a name="800"><span class="lineNum">     800 </span>            :  *</a>
<a name="801"><span class="lineNum">     801 </span>            :  * Calculate the data return bandwidth used for display (CIK).</a>
<a name="802"><span class="lineNum">     802 </span>            :  * Used for display watermark bandwidth calculations</a>
<a name="803"><span class="lineNum">     803 </span>            :  * Returns the data return bandwidth in MBytes/s</a>
<a name="804"><span class="lineNum">     804 </span>            :  */</a>
<a name="805"><span class="lineNum">     805 </span>            : static u32 dce_v11_0_data_return_bandwidth(struct dce10_wm_params *wm)</a>
<a name="806"><span class="lineNum">     806 </span>            : {</a>
<a name="807"><span class="lineNum">     807 </span>            :         /* Calculate the display Data return Bandwidth */</a>
<a name="808"><span class="lineNum">     808 </span>            :         fixed20_12 return_efficiency; /* 0.8 */</a>
<a name="809"><span class="lineNum">     809 </span>            :         fixed20_12 sclk, bandwidth;</a>
<a name="810"><span class="lineNum">     810 </span>            :         fixed20_12 a;</a>
<a name="811"><span class="lineNum">     811 </span>            : </a>
<a name="812"><span class="lineNum">     812 </span><span class="lineNoCov">          0 :         a.full = dfixed_const(1000);</span></a>
<a name="813"><span class="lineNum">     813 </span><span class="lineNoCov">          0 :         sclk.full = dfixed_const(wm-&gt;sclk);</span></a>
<a name="814"><span class="lineNum">     814 </span><span class="lineNoCov">          0 :         sclk.full = dfixed_div(sclk, a);</span></a>
<a name="815"><span class="lineNum">     815 </span><span class="lineNoCov">          0 :         a.full = dfixed_const(10);</span></a>
<a name="816"><span class="lineNum">     816 </span><span class="lineNoCov">          0 :         return_efficiency.full = dfixed_const(8);</span></a>
<a name="817"><span class="lineNum">     817 </span><span class="lineNoCov">          0 :         return_efficiency.full = dfixed_div(return_efficiency, a);</span></a>
<a name="818"><span class="lineNum">     818 </span><span class="lineNoCov">          0 :         a.full = dfixed_const(32);</span></a>
<a name="819"><span class="lineNum">     819 </span><span class="lineNoCov">          0 :         bandwidth.full = dfixed_mul(a, sclk);</span></a>
<a name="820"><span class="lineNum">     820 </span><span class="lineNoCov">          0 :         bandwidth.full = dfixed_mul(bandwidth, return_efficiency);</span></a>
<a name="821"><span class="lineNum">     821 </span>            : </a>
<a name="822"><span class="lineNum">     822 </span><span class="lineNoCov">          0 :         return dfixed_trunc(bandwidth);</span></a>
<a name="823"><span class="lineNum">     823 </span>            : }</a>
<a name="824"><span class="lineNum">     824 </span>            : </a>
<a name="825"><span class="lineNum">     825 </span>            : /**</a>
<a name="826"><span class="lineNum">     826 </span>            :  * dce_v11_0_dmif_request_bandwidth - get the dmif bandwidth</a>
<a name="827"><span class="lineNum">     827 </span>            :  *</a>
<a name="828"><span class="lineNum">     828 </span>            :  * @wm: watermark calculation data</a>
<a name="829"><span class="lineNum">     829 </span>            :  *</a>
<a name="830"><span class="lineNum">     830 </span>            :  * Calculate the dmif bandwidth used for display (CIK).</a>
<a name="831"><span class="lineNum">     831 </span>            :  * Used for display watermark bandwidth calculations</a>
<a name="832"><span class="lineNum">     832 </span>            :  * Returns the dmif bandwidth in MBytes/s</a>
<a name="833"><span class="lineNum">     833 </span>            :  */</a>
<a name="834"><span class="lineNum">     834 </span>            : static u32 dce_v11_0_dmif_request_bandwidth(struct dce10_wm_params *wm)</a>
<a name="835"><span class="lineNum">     835 </span>            : {</a>
<a name="836"><span class="lineNum">     836 </span>            :         /* Calculate the DMIF Request Bandwidth */</a>
<a name="837"><span class="lineNum">     837 </span>            :         fixed20_12 disp_clk_request_efficiency; /* 0.8 */</a>
<a name="838"><span class="lineNum">     838 </span>            :         fixed20_12 disp_clk, bandwidth;</a>
<a name="839"><span class="lineNum">     839 </span>            :         fixed20_12 a, b;</a>
<a name="840"><span class="lineNum">     840 </span>            : </a>
<a name="841"><span class="lineNum">     841 </span><span class="lineNoCov">          0 :         a.full = dfixed_const(1000);</span></a>
<a name="842"><span class="lineNum">     842 </span><span class="lineNoCov">          0 :         disp_clk.full = dfixed_const(wm-&gt;disp_clk);</span></a>
<a name="843"><span class="lineNum">     843 </span><span class="lineNoCov">          0 :         disp_clk.full = dfixed_div(disp_clk, a);</span></a>
<a name="844"><span class="lineNum">     844 </span><span class="lineNoCov">          0 :         a.full = dfixed_const(32);</span></a>
<a name="845"><span class="lineNum">     845 </span><span class="lineNoCov">          0 :         b.full = dfixed_mul(a, disp_clk);</span></a>
<a name="846"><span class="lineNum">     846 </span>            : </a>
<a name="847"><span class="lineNum">     847 </span><span class="lineNoCov">          0 :         a.full = dfixed_const(10);</span></a>
<a name="848"><span class="lineNum">     848 </span><span class="lineNoCov">          0 :         disp_clk_request_efficiency.full = dfixed_const(8);</span></a>
<a name="849"><span class="lineNum">     849 </span><span class="lineNoCov">          0 :         disp_clk_request_efficiency.full = dfixed_div(disp_clk_request_efficiency, a);</span></a>
<a name="850"><span class="lineNum">     850 </span>            : </a>
<a name="851"><span class="lineNum">     851 </span><span class="lineNoCov">          0 :         bandwidth.full = dfixed_mul(b, disp_clk_request_efficiency);</span></a>
<a name="852"><span class="lineNum">     852 </span>            : </a>
<a name="853"><span class="lineNum">     853 </span><span class="lineNoCov">          0 :         return dfixed_trunc(bandwidth);</span></a>
<a name="854"><span class="lineNum">     854 </span>            : }</a>
<a name="855"><span class="lineNum">     855 </span>            : </a>
<a name="856"><span class="lineNum">     856 </span>            : /**</a>
<a name="857"><span class="lineNum">     857 </span>            :  * dce_v11_0_available_bandwidth - get the min available bandwidth</a>
<a name="858"><span class="lineNum">     858 </span>            :  *</a>
<a name="859"><span class="lineNum">     859 </span>            :  * @wm: watermark calculation data</a>
<a name="860"><span class="lineNum">     860 </span>            :  *</a>
<a name="861"><span class="lineNum">     861 </span>            :  * Calculate the min available bandwidth used for display (CIK).</a>
<a name="862"><span class="lineNum">     862 </span>            :  * Used for display watermark bandwidth calculations</a>
<a name="863"><span class="lineNum">     863 </span>            :  * Returns the min available bandwidth in MBytes/s</a>
<a name="864"><span class="lineNum">     864 </span>            :  */</a>
<a name="865"><span class="lineNum">     865 </span><span class="lineNoCov">          0 : static u32 dce_v11_0_available_bandwidth(struct dce10_wm_params *wm)</span></a>
<a name="866"><span class="lineNum">     866 </span>            : {</a>
<a name="867"><span class="lineNum">     867 </span>            :         /* Calculate the Available bandwidth. Display can use this temporarily but not in average. */</a>
<a name="868"><span class="lineNum">     868 </span><span class="lineNoCov">          0 :         u32 dram_bandwidth = dce_v11_0_dram_bandwidth(wm);</span></a>
<a name="869"><span class="lineNum">     869 </span><span class="lineNoCov">          0 :         u32 data_return_bandwidth = dce_v11_0_data_return_bandwidth(wm);</span></a>
<a name="870"><span class="lineNum">     870 </span><span class="lineNoCov">          0 :         u32 dmif_req_bandwidth = dce_v11_0_dmif_request_bandwidth(wm);</span></a>
<a name="871"><span class="lineNum">     871 </span>            : </a>
<a name="872"><span class="lineNum">     872 </span><span class="lineNoCov">          0 :         return min(dram_bandwidth, min(data_return_bandwidth, dmif_req_bandwidth));</span></a>
<a name="873"><span class="lineNum">     873 </span>            : }</a>
<a name="874"><span class="lineNum">     874 </span>            : </a>
<a name="875"><span class="lineNum">     875 </span>            : /**</a>
<a name="876"><span class="lineNum">     876 </span>            :  * dce_v11_0_average_bandwidth - get the average available bandwidth</a>
<a name="877"><span class="lineNum">     877 </span>            :  *</a>
<a name="878"><span class="lineNum">     878 </span>            :  * @wm: watermark calculation data</a>
<a name="879"><span class="lineNum">     879 </span>            :  *</a>
<a name="880"><span class="lineNum">     880 </span>            :  * Calculate the average available bandwidth used for display (CIK).</a>
<a name="881"><span class="lineNum">     881 </span>            :  * Used for display watermark bandwidth calculations</a>
<a name="882"><span class="lineNum">     882 </span>            :  * Returns the average available bandwidth in MBytes/s</a>
<a name="883"><span class="lineNum">     883 </span>            :  */</a>
<a name="884"><span class="lineNum">     884 </span><span class="lineNoCov">          0 : static u32 dce_v11_0_average_bandwidth(struct dce10_wm_params *wm)</span></a>
<a name="885"><span class="lineNum">     885 </span>            : {</a>
<a name="886"><span class="lineNum">     886 </span>            :         /* Calculate the display mode Average Bandwidth</a>
<a name="887"><span class="lineNum">     887 </span>            :          * DisplayMode should contain the source and destination dimensions,</a>
<a name="888"><span class="lineNum">     888 </span>            :          * timing, etc.</a>
<a name="889"><span class="lineNum">     889 </span>            :          */</a>
<a name="890"><span class="lineNum">     890 </span>            :         fixed20_12 bpp;</a>
<a name="891"><span class="lineNum">     891 </span>            :         fixed20_12 line_time;</a>
<a name="892"><span class="lineNum">     892 </span>            :         fixed20_12 src_width;</a>
<a name="893"><span class="lineNum">     893 </span>            :         fixed20_12 bandwidth;</a>
<a name="894"><span class="lineNum">     894 </span>            :         fixed20_12 a;</a>
<a name="895"><span class="lineNum">     895 </span>            : </a>
<a name="896"><span class="lineNum">     896 </span><span class="lineNoCov">          0 :         a.full = dfixed_const(1000);</span></a>
<a name="897"><span class="lineNum">     897 </span><span class="lineNoCov">          0 :         line_time.full = dfixed_const(wm-&gt;active_time + wm-&gt;blank_time);</span></a>
<a name="898"><span class="lineNum">     898 </span><span class="lineNoCov">          0 :         line_time.full = dfixed_div(line_time, a);</span></a>
<a name="899"><span class="lineNum">     899 </span><span class="lineNoCov">          0 :         bpp.full = dfixed_const(wm-&gt;bytes_per_pixel);</span></a>
<a name="900"><span class="lineNum">     900 </span><span class="lineNoCov">          0 :         src_width.full = dfixed_const(wm-&gt;src_width);</span></a>
<a name="901"><span class="lineNum">     901 </span><span class="lineNoCov">          0 :         bandwidth.full = dfixed_mul(src_width, bpp);</span></a>
<a name="902"><span class="lineNum">     902 </span><span class="lineNoCov">          0 :         bandwidth.full = dfixed_mul(bandwidth, wm-&gt;vsc);</span></a>
<a name="903"><span class="lineNum">     903 </span><span class="lineNoCov">          0 :         bandwidth.full = dfixed_div(bandwidth, line_time);</span></a>
<a name="904"><span class="lineNum">     904 </span>            : </a>
<a name="905"><span class="lineNum">     905 </span><span class="lineNoCov">          0 :         return dfixed_trunc(bandwidth);</span></a>
<a name="906"><span class="lineNum">     906 </span>            : }</a>
<a name="907"><span class="lineNum">     907 </span>            : </a>
<a name="908"><span class="lineNum">     908 </span>            : /**</a>
<a name="909"><span class="lineNum">     909 </span>            :  * dce_v11_0_latency_watermark - get the latency watermark</a>
<a name="910"><span class="lineNum">     910 </span>            :  *</a>
<a name="911"><span class="lineNum">     911 </span>            :  * @wm: watermark calculation data</a>
<a name="912"><span class="lineNum">     912 </span>            :  *</a>
<a name="913"><span class="lineNum">     913 </span>            :  * Calculate the latency watermark (CIK).</a>
<a name="914"><span class="lineNum">     914 </span>            :  * Used for display watermark bandwidth calculations</a>
<a name="915"><span class="lineNum">     915 </span>            :  * Returns the latency watermark in ns</a>
<a name="916"><span class="lineNum">     916 </span>            :  */</a>
<a name="917"><span class="lineNum">     917 </span><span class="lineNoCov">          0 : static u32 dce_v11_0_latency_watermark(struct dce10_wm_params *wm)</span></a>
<a name="918"><span class="lineNum">     918 </span>            : {</a>
<a name="919"><span class="lineNum">     919 </span>            :         /* First calculate the latency in ns */</a>
<a name="920"><span class="lineNum">     920 </span><span class="lineNoCov">          0 :         u32 mc_latency = 2000; /* 2000 ns. */</span></a>
<a name="921"><span class="lineNum">     921 </span><span class="lineNoCov">          0 :         u32 available_bandwidth = dce_v11_0_available_bandwidth(wm);</span></a>
<a name="922"><span class="lineNum">     922 </span><span class="lineNoCov">          0 :         u32 worst_chunk_return_time = (512 * 8 * 1000) / available_bandwidth;</span></a>
<a name="923"><span class="lineNum">     923 </span><span class="lineNoCov">          0 :         u32 cursor_line_pair_return_time = (128 * 4 * 1000) / available_bandwidth;</span></a>
<a name="924"><span class="lineNum">     924 </span><span class="lineNoCov">          0 :         u32 dc_latency = 40000000 / wm-&gt;disp_clk; /* dc pipe latency */</span></a>
<a name="925"><span class="lineNum">     925 </span><span class="lineNoCov">          0 :         u32 other_heads_data_return_time = ((wm-&gt;num_heads + 1) * worst_chunk_return_time) +</span></a>
<a name="926"><span class="lineNum">     926 </span><span class="lineNoCov">          0 :                 (wm-&gt;num_heads * cursor_line_pair_return_time);</span></a>
<a name="927"><span class="lineNum">     927 </span><span class="lineNoCov">          0 :         u32 latency = mc_latency + other_heads_data_return_time + dc_latency;</span></a>
<a name="928"><span class="lineNum">     928 </span>            :         u32 max_src_lines_per_dst_line, lb_fill_bw, line_fill_time;</a>
<a name="929"><span class="lineNum">     929 </span><span class="lineNoCov">          0 :         u32 tmp, dmif_size = 12288;</span></a>
<a name="930"><span class="lineNum">     930 </span>            :         fixed20_12 a, b, c;</a>
<a name="931"><span class="lineNum">     931 </span>            : </a>
<a name="932"><span class="lineNum">     932 </span><span class="lineNoCov">          0 :         if (wm-&gt;num_heads == 0)</span></a>
<a name="933"><span class="lineNum">     933 </span>            :                 return 0;</a>
<a name="934"><span class="lineNum">     934 </span>            : </a>
<a name="935"><span class="lineNum">     935 </span><span class="lineNoCov">          0 :         a.full = dfixed_const(2);</span></a>
<a name="936"><span class="lineNum">     936 </span><span class="lineNoCov">          0 :         b.full = dfixed_const(1);</span></a>
<a name="937"><span class="lineNum">     937 </span><span class="lineNoCov">          0 :         if ((wm-&gt;vsc.full &gt; a.full) ||</span></a>
<a name="938"><span class="lineNum">     938 </span><span class="lineNoCov">          0 :             ((wm-&gt;vsc.full &gt; b.full) &amp;&amp; (wm-&gt;vtaps &gt;= 3)) ||</span></a>
<a name="939"><span class="lineNum">     939 </span><span class="lineNoCov">          0 :             (wm-&gt;vtaps &gt;= 5) ||</span></a>
<a name="940"><span class="lineNum">     940 </span><span class="lineNoCov">          0 :             ((wm-&gt;vsc.full &gt;= a.full) &amp;&amp; wm-&gt;interlaced))</span></a>
<a name="941"><span class="lineNum">     941 </span>            :                 max_src_lines_per_dst_line = 4;</a>
<a name="942"><span class="lineNum">     942 </span>            :         else</a>
<a name="943"><span class="lineNum">     943 </span><span class="lineNoCov">          0 :                 max_src_lines_per_dst_line = 2;</span></a>
<a name="944"><span class="lineNum">     944 </span>            : </a>
<a name="945"><span class="lineNum">     945 </span><span class="lineNoCov">          0 :         a.full = dfixed_const(available_bandwidth);</span></a>
<a name="946"><span class="lineNum">     946 </span><span class="lineNoCov">          0 :         b.full = dfixed_const(wm-&gt;num_heads);</span></a>
<a name="947"><span class="lineNum">     947 </span><span class="lineNoCov">          0 :         a.full = dfixed_div(a, b);</span></a>
<a name="948"><span class="lineNum">     948 </span><span class="lineNoCov">          0 :         tmp = div_u64((u64) dmif_size * (u64) wm-&gt;disp_clk, mc_latency + 512);</span></a>
<a name="949"><span class="lineNum">     949 </span><span class="lineNoCov">          0 :         tmp = min(dfixed_trunc(a), tmp);</span></a>
<a name="950"><span class="lineNum">     950 </span>            : </a>
<a name="951"><span class="lineNum">     951 </span><span class="lineNoCov">          0 :         lb_fill_bw = min(tmp, wm-&gt;disp_clk * wm-&gt;bytes_per_pixel / 1000);</span></a>
<a name="952"><span class="lineNum">     952 </span>            : </a>
<a name="953"><span class="lineNum">     953 </span><span class="lineNoCov">          0 :         a.full = dfixed_const(max_src_lines_per_dst_line * wm-&gt;src_width * wm-&gt;bytes_per_pixel);</span></a>
<a name="954"><span class="lineNum">     954 </span><span class="lineNoCov">          0 :         b.full = dfixed_const(1000);</span></a>
<a name="955"><span class="lineNum">     955 </span><span class="lineNoCov">          0 :         c.full = dfixed_const(lb_fill_bw);</span></a>
<a name="956"><span class="lineNum">     956 </span><span class="lineNoCov">          0 :         b.full = dfixed_div(c, b);</span></a>
<a name="957"><span class="lineNum">     957 </span><span class="lineNoCov">          0 :         a.full = dfixed_div(a, b);</span></a>
<a name="958"><span class="lineNum">     958 </span><span class="lineNoCov">          0 :         line_fill_time = dfixed_trunc(a);</span></a>
<a name="959"><span class="lineNum">     959 </span>            : </a>
<a name="960"><span class="lineNum">     960 </span><span class="lineNoCov">          0 :         if (line_fill_time &lt; wm-&gt;active_time)</span></a>
<a name="961"><span class="lineNum">     961 </span>            :                 return latency;</a>
<a name="962"><span class="lineNum">     962 </span>            :         else</a>
<a name="963"><span class="lineNum">     963 </span><span class="lineNoCov">          0 :                 return latency + (line_fill_time - wm-&gt;active_time);</span></a>
<a name="964"><span class="lineNum">     964 </span>            : </a>
<a name="965"><span class="lineNum">     965 </span>            : }</a>
<a name="966"><span class="lineNum">     966 </span>            : </a>
<a name="967"><span class="lineNum">     967 </span>            : /**</a>
<a name="968"><span class="lineNum">     968 </span>            :  * dce_v11_0_average_bandwidth_vs_dram_bandwidth_for_display - check</a>
<a name="969"><span class="lineNum">     969 </span>            :  * average and available dram bandwidth</a>
<a name="970"><span class="lineNum">     970 </span>            :  *</a>
<a name="971"><span class="lineNum">     971 </span>            :  * @wm: watermark calculation data</a>
<a name="972"><span class="lineNum">     972 </span>            :  *</a>
<a name="973"><span class="lineNum">     973 </span>            :  * Check if the display average bandwidth fits in the display</a>
<a name="974"><span class="lineNum">     974 </span>            :  * dram bandwidth (CIK).</a>
<a name="975"><span class="lineNum">     975 </span>            :  * Used for display watermark bandwidth calculations</a>
<a name="976"><span class="lineNum">     976 </span>            :  * Returns true if the display fits, false if not.</a>
<a name="977"><span class="lineNum">     977 </span>            :  */</a>
<a name="978"><span class="lineNum">     978 </span><span class="lineNoCov">          0 : static bool dce_v11_0_average_bandwidth_vs_dram_bandwidth_for_display(struct dce10_wm_params *wm)</span></a>
<a name="979"><span class="lineNum">     979 </span>            : {</a>
<a name="980"><span class="lineNum">     980 </span><span class="lineNoCov">          0 :         if (dce_v11_0_average_bandwidth(wm) &lt;=</span></a>
<a name="981"><span class="lineNum">     981 </span><span class="lineNoCov">          0 :             (dce_v11_0_dram_bandwidth_for_display(wm) / wm-&gt;num_heads))</span></a>
<a name="982"><span class="lineNum">     982 </span>            :                 return true;</a>
<a name="983"><span class="lineNum">     983 </span>            :         else</a>
<a name="984"><span class="lineNum">     984 </span><span class="lineNoCov">          0 :                 return false;</span></a>
<a name="985"><span class="lineNum">     985 </span>            : }</a>
<a name="986"><span class="lineNum">     986 </span>            : </a>
<a name="987"><span class="lineNum">     987 </span>            : /**</a>
<a name="988"><span class="lineNum">     988 </span>            :  * dce_v11_0_average_bandwidth_vs_available_bandwidth - check</a>
<a name="989"><span class="lineNum">     989 </span>            :  * average and available bandwidth</a>
<a name="990"><span class="lineNum">     990 </span>            :  *</a>
<a name="991"><span class="lineNum">     991 </span>            :  * @wm: watermark calculation data</a>
<a name="992"><span class="lineNum">     992 </span>            :  *</a>
<a name="993"><span class="lineNum">     993 </span>            :  * Check if the display average bandwidth fits in the display</a>
<a name="994"><span class="lineNum">     994 </span>            :  * available bandwidth (CIK).</a>
<a name="995"><span class="lineNum">     995 </span>            :  * Used for display watermark bandwidth calculations</a>
<a name="996"><span class="lineNum">     996 </span>            :  * Returns true if the display fits, false if not.</a>
<a name="997"><span class="lineNum">     997 </span>            :  */</a>
<a name="998"><span class="lineNum">     998 </span><span class="lineNoCov">          0 : static bool dce_v11_0_average_bandwidth_vs_available_bandwidth(struct dce10_wm_params *wm)</span></a>
<a name="999"><span class="lineNum">     999 </span>            : {</a>
<a name="1000"><span class="lineNum">    1000 </span><span class="lineNoCov">          0 :         if (dce_v11_0_average_bandwidth(wm) &lt;=</span></a>
<a name="1001"><span class="lineNum">    1001 </span><span class="lineNoCov">          0 :             (dce_v11_0_available_bandwidth(wm) / wm-&gt;num_heads))</span></a>
<a name="1002"><span class="lineNum">    1002 </span>            :                 return true;</a>
<a name="1003"><span class="lineNum">    1003 </span>            :         else</a>
<a name="1004"><span class="lineNum">    1004 </span><span class="lineNoCov">          0 :                 return false;</span></a>
<a name="1005"><span class="lineNum">    1005 </span>            : }</a>
<a name="1006"><span class="lineNum">    1006 </span>            : </a>
<a name="1007"><span class="lineNum">    1007 </span>            : /**</a>
<a name="1008"><span class="lineNum">    1008 </span>            :  * dce_v11_0_check_latency_hiding - check latency hiding</a>
<a name="1009"><span class="lineNum">    1009 </span>            :  *</a>
<a name="1010"><span class="lineNum">    1010 </span>            :  * @wm: watermark calculation data</a>
<a name="1011"><span class="lineNum">    1011 </span>            :  *</a>
<a name="1012"><span class="lineNum">    1012 </span>            :  * Check latency hiding (CIK).</a>
<a name="1013"><span class="lineNum">    1013 </span>            :  * Used for display watermark bandwidth calculations</a>
<a name="1014"><span class="lineNum">    1014 </span>            :  * Returns true if the display fits, false if not.</a>
<a name="1015"><span class="lineNum">    1015 </span>            :  */</a>
<a name="1016"><span class="lineNum">    1016 </span><span class="lineNoCov">          0 : static bool dce_v11_0_check_latency_hiding(struct dce10_wm_params *wm)</span></a>
<a name="1017"><span class="lineNum">    1017 </span>            : {</a>
<a name="1018"><span class="lineNum">    1018 </span><span class="lineNoCov">          0 :         u32 lb_partitions = wm-&gt;lb_size / wm-&gt;src_width;</span></a>
<a name="1019"><span class="lineNum">    1019 </span><span class="lineNoCov">          0 :         u32 line_time = wm-&gt;active_time + wm-&gt;blank_time;</span></a>
<a name="1020"><span class="lineNum">    1020 </span>            :         u32 latency_tolerant_lines;</a>
<a name="1021"><span class="lineNum">    1021 </span>            :         u32 latency_hiding;</a>
<a name="1022"><span class="lineNum">    1022 </span>            :         fixed20_12 a;</a>
<a name="1023"><span class="lineNum">    1023 </span>            : </a>
<a name="1024"><span class="lineNum">    1024 </span><span class="lineNoCov">          0 :         a.full = dfixed_const(1);</span></a>
<a name="1025"><span class="lineNum">    1025 </span><span class="lineNoCov">          0 :         if (wm-&gt;vsc.full &gt; a.full)</span></a>
<a name="1026"><span class="lineNum">    1026 </span>            :                 latency_tolerant_lines = 1;</a>
<a name="1027"><span class="lineNum">    1027 </span>            :         else {</a>
<a name="1028"><span class="lineNum">    1028 </span><span class="lineNoCov">          0 :                 if (lb_partitions &lt;= (wm-&gt;vtaps + 1))</span></a>
<a name="1029"><span class="lineNum">    1029 </span>            :                         latency_tolerant_lines = 1;</a>
<a name="1030"><span class="lineNum">    1030 </span>            :                 else</a>
<a name="1031"><span class="lineNum">    1031 </span><span class="lineNoCov">          0 :                         latency_tolerant_lines = 2;</span></a>
<a name="1032"><span class="lineNum">    1032 </span>            :         }</a>
<a name="1033"><span class="lineNum">    1033 </span>            : </a>
<a name="1034"><span class="lineNum">    1034 </span><span class="lineNoCov">          0 :         latency_hiding = (latency_tolerant_lines * line_time + wm-&gt;blank_time);</span></a>
<a name="1035"><span class="lineNum">    1035 </span>            : </a>
<a name="1036"><span class="lineNum">    1036 </span><span class="lineNoCov">          0 :         if (dce_v11_0_latency_watermark(wm) &lt;= latency_hiding)</span></a>
<a name="1037"><span class="lineNum">    1037 </span>            :                 return true;</a>
<a name="1038"><span class="lineNum">    1038 </span>            :         else</a>
<a name="1039"><span class="lineNum">    1039 </span><span class="lineNoCov">          0 :                 return false;</span></a>
<a name="1040"><span class="lineNum">    1040 </span>            : }</a>
<a name="1041"><span class="lineNum">    1041 </span>            : </a>
<a name="1042"><span class="lineNum">    1042 </span>            : /**</a>
<a name="1043"><span class="lineNum">    1043 </span>            :  * dce_v11_0_program_watermarks - program display watermarks</a>
<a name="1044"><span class="lineNum">    1044 </span>            :  *</a>
<a name="1045"><span class="lineNum">    1045 </span>            :  * @adev: amdgpu_device pointer</a>
<a name="1046"><span class="lineNum">    1046 </span>            :  * @amdgpu_crtc: the selected display controller</a>
<a name="1047"><span class="lineNum">    1047 </span>            :  * @lb_size: line buffer size</a>
<a name="1048"><span class="lineNum">    1048 </span>            :  * @num_heads: number of display controllers in use</a>
<a name="1049"><span class="lineNum">    1049 </span>            :  *</a>
<a name="1050"><span class="lineNum">    1050 </span>            :  * Calculate and program the display watermarks for the</a>
<a name="1051"><span class="lineNum">    1051 </span>            :  * selected display controller (CIK).</a>
<a name="1052"><span class="lineNum">    1052 </span>            :  */</a>
<a name="1053"><span class="lineNum">    1053 </span><span class="lineNoCov">          0 : static void dce_v11_0_program_watermarks(struct amdgpu_device *adev,</span></a>
<a name="1054"><span class="lineNum">    1054 </span>            :                                         struct amdgpu_crtc *amdgpu_crtc,</a>
<a name="1055"><span class="lineNum">    1055 </span>            :                                         u32 lb_size, u32 num_heads)</a>
<a name="1056"><span class="lineNum">    1056 </span>            : {</a>
<a name="1057"><span class="lineNum">    1057 </span><span class="lineNoCov">          0 :         struct drm_display_mode *mode = &amp;amdgpu_crtc-&gt;base.mode;</span></a>
<a name="1058"><span class="lineNum">    1058 </span>            :         struct dce10_wm_params wm_low, wm_high;</a>
<a name="1059"><span class="lineNum">    1059 </span>            :         u32 active_time;</a>
<a name="1060"><span class="lineNum">    1060 </span><span class="lineNoCov">          0 :         u32 line_time = 0;</span></a>
<a name="1061"><span class="lineNum">    1061 </span><span class="lineNoCov">          0 :         u32 latency_watermark_a = 0, latency_watermark_b = 0;</span></a>
<a name="1062"><span class="lineNum">    1062 </span><span class="lineNoCov">          0 :         u32 tmp, wm_mask, lb_vblank_lead_lines = 0;</span></a>
<a name="1063"><span class="lineNum">    1063 </span>            : </a>
<a name="1064"><span class="lineNum">    1064 </span><span class="lineNoCov">          0 :         if (amdgpu_crtc-&gt;base.enabled &amp;&amp; num_heads &amp;&amp; mode) {</span></a>
<a name="1065"><span class="lineNum">    1065 </span><span class="lineNoCov">          0 :                 active_time = (u32) div_u64((u64)mode-&gt;crtc_hdisplay * 1000000,</span></a>
<a name="1066"><span class="lineNum">    1066 </span><span class="lineNoCov">          0 :                                             (u32)mode-&gt;clock);</span></a>
<a name="1067"><span class="lineNum">    1067 </span><span class="lineNoCov">          0 :                 line_time = (u32) div_u64((u64)mode-&gt;crtc_htotal * 1000000,</span></a>
<a name="1068"><span class="lineNum">    1068 </span>            :                                           (u32)mode-&gt;clock);</a>
<a name="1069"><span class="lineNum">    1069 </span><span class="lineNoCov">          0 :                 line_time = min(line_time, (u32)65535);</span></a>
<a name="1070"><span class="lineNum">    1070 </span>            : </a>
<a name="1071"><span class="lineNum">    1071 </span>            :                 /* watermark for high clocks */</a>
<a name="1072"><span class="lineNum">    1072 </span><span class="lineNoCov">          0 :                 if (adev-&gt;pm.dpm_enabled) {</span></a>
<a name="1073"><span class="lineNum">    1073 </span><span class="lineNoCov">          0 :                         wm_high.yclk =</span></a>
<a name="1074"><span class="lineNum">    1074 </span><span class="lineNoCov">          0 :                                 amdgpu_dpm_get_mclk(adev, false) * 10;</span></a>
<a name="1075"><span class="lineNum">    1075 </span><span class="lineNoCov">          0 :                         wm_high.sclk =</span></a>
<a name="1076"><span class="lineNum">    1076 </span><span class="lineNoCov">          0 :                                 amdgpu_dpm_get_sclk(adev, false) * 10;</span></a>
<a name="1077"><span class="lineNum">    1077 </span>            :                 } else {</a>
<a name="1078"><span class="lineNum">    1078 </span><span class="lineNoCov">          0 :                         wm_high.yclk = adev-&gt;pm.current_mclk * 10;</span></a>
<a name="1079"><span class="lineNum">    1079 </span><span class="lineNoCov">          0 :                         wm_high.sclk = adev-&gt;pm.current_sclk * 10;</span></a>
<a name="1080"><span class="lineNum">    1080 </span>            :                 }</a>
<a name="1081"><span class="lineNum">    1081 </span>            : </a>
<a name="1082"><span class="lineNum">    1082 </span><span class="lineNoCov">          0 :                 wm_high.disp_clk = mode-&gt;clock;</span></a>
<a name="1083"><span class="lineNum">    1083 </span><span class="lineNoCov">          0 :                 wm_high.src_width = mode-&gt;crtc_hdisplay;</span></a>
<a name="1084"><span class="lineNum">    1084 </span><span class="lineNoCov">          0 :                 wm_high.active_time = active_time;</span></a>
<a name="1085"><span class="lineNum">    1085 </span><span class="lineNoCov">          0 :                 wm_high.blank_time = line_time - wm_high.active_time;</span></a>
<a name="1086"><span class="lineNum">    1086 </span><span class="lineNoCov">          0 :                 wm_high.interlaced = false;</span></a>
<a name="1087"><span class="lineNum">    1087 </span><span class="lineNoCov">          0 :                 if (mode-&gt;flags &amp; DRM_MODE_FLAG_INTERLACE)</span></a>
<a name="1088"><span class="lineNum">    1088 </span><span class="lineNoCov">          0 :                         wm_high.interlaced = true;</span></a>
<a name="1089"><span class="lineNum">    1089 </span><span class="lineNoCov">          0 :                 wm_high.vsc = amdgpu_crtc-&gt;vsc;</span></a>
<a name="1090"><span class="lineNum">    1090 </span><span class="lineNoCov">          0 :                 wm_high.vtaps = 1;</span></a>
<a name="1091"><span class="lineNum">    1091 </span><span class="lineNoCov">          0 :                 if (amdgpu_crtc-&gt;rmx_type != RMX_OFF)</span></a>
<a name="1092"><span class="lineNum">    1092 </span><span class="lineNoCov">          0 :                         wm_high.vtaps = 2;</span></a>
<a name="1093"><span class="lineNum">    1093 </span><span class="lineNoCov">          0 :                 wm_high.bytes_per_pixel = 4; /* XXX: get this from fb config */</span></a>
<a name="1094"><span class="lineNum">    1094 </span><span class="lineNoCov">          0 :                 wm_high.lb_size = lb_size;</span></a>
<a name="1095"><span class="lineNum">    1095 </span><span class="lineNoCov">          0 :                 wm_high.dram_channels = cik_get_number_of_dram_channels(adev);</span></a>
<a name="1096"><span class="lineNum">    1096 </span><span class="lineNoCov">          0 :                 wm_high.num_heads = num_heads;</span></a>
<a name="1097"><span class="lineNum">    1097 </span>            : </a>
<a name="1098"><span class="lineNum">    1098 </span>            :                 /* set for high clocks */</a>
<a name="1099"><span class="lineNum">    1099 </span><span class="lineNoCov">          0 :                 latency_watermark_a = min(dce_v11_0_latency_watermark(&amp;wm_high), (u32)65535);</span></a>
<a name="1100"><span class="lineNum">    1100 </span>            : </a>
<a name="1101"><span class="lineNum">    1101 </span>            :                 /* possibly force display priority to high */</a>
<a name="1102"><span class="lineNum">    1102 </span>            :                 /* should really do this at mode validation time... */</a>
<a name="1103"><span class="lineNum">    1103 </span><span class="lineNoCov">          0 :                 if (!dce_v11_0_average_bandwidth_vs_dram_bandwidth_for_display(&amp;wm_high) ||</span></a>
<a name="1104"><span class="lineNum">    1104 </span><span class="lineNoCov">          0 :                     !dce_v11_0_average_bandwidth_vs_available_bandwidth(&amp;wm_high) ||</span></a>
<a name="1105"><span class="lineNum">    1105 </span><span class="lineNoCov">          0 :                     !dce_v11_0_check_latency_hiding(&amp;wm_high) ||</span></a>
<a name="1106"><span class="lineNum">    1106 </span><span class="lineNoCov">          0 :                     (adev-&gt;mode_info.disp_priority == 2)) {</span></a>
<a name="1107"><span class="lineNum">    1107 </span><span class="lineNoCov">          0 :                         DRM_DEBUG_KMS(&quot;force priority to high\n&quot;);</span></a>
<a name="1108"><span class="lineNum">    1108 </span>            :                 }</a>
<a name="1109"><span class="lineNum">    1109 </span>            : </a>
<a name="1110"><span class="lineNum">    1110 </span>            :                 /* watermark for low clocks */</a>
<a name="1111"><span class="lineNum">    1111 </span><span class="lineNoCov">          0 :                 if (adev-&gt;pm.dpm_enabled) {</span></a>
<a name="1112"><span class="lineNum">    1112 </span><span class="lineNoCov">          0 :                         wm_low.yclk =</span></a>
<a name="1113"><span class="lineNum">    1113 </span><span class="lineNoCov">          0 :                                 amdgpu_dpm_get_mclk(adev, true) * 10;</span></a>
<a name="1114"><span class="lineNum">    1114 </span><span class="lineNoCov">          0 :                         wm_low.sclk =</span></a>
<a name="1115"><span class="lineNum">    1115 </span><span class="lineNoCov">          0 :                                 amdgpu_dpm_get_sclk(adev, true) * 10;</span></a>
<a name="1116"><span class="lineNum">    1116 </span>            :                 } else {</a>
<a name="1117"><span class="lineNum">    1117 </span><span class="lineNoCov">          0 :                         wm_low.yclk = adev-&gt;pm.current_mclk * 10;</span></a>
<a name="1118"><span class="lineNum">    1118 </span><span class="lineNoCov">          0 :                         wm_low.sclk = adev-&gt;pm.current_sclk * 10;</span></a>
<a name="1119"><span class="lineNum">    1119 </span>            :                 }</a>
<a name="1120"><span class="lineNum">    1120 </span>            : </a>
<a name="1121"><span class="lineNum">    1121 </span><span class="lineNoCov">          0 :                 wm_low.disp_clk = mode-&gt;clock;</span></a>
<a name="1122"><span class="lineNum">    1122 </span><span class="lineNoCov">          0 :                 wm_low.src_width = mode-&gt;crtc_hdisplay;</span></a>
<a name="1123"><span class="lineNum">    1123 </span><span class="lineNoCov">          0 :                 wm_low.active_time = active_time;</span></a>
<a name="1124"><span class="lineNum">    1124 </span><span class="lineNoCov">          0 :                 wm_low.blank_time = line_time - wm_low.active_time;</span></a>
<a name="1125"><span class="lineNum">    1125 </span><span class="lineNoCov">          0 :                 wm_low.interlaced = false;</span></a>
<a name="1126"><span class="lineNum">    1126 </span><span class="lineNoCov">          0 :                 if (mode-&gt;flags &amp; DRM_MODE_FLAG_INTERLACE)</span></a>
<a name="1127"><span class="lineNum">    1127 </span><span class="lineNoCov">          0 :                         wm_low.interlaced = true;</span></a>
<a name="1128"><span class="lineNum">    1128 </span><span class="lineNoCov">          0 :                 wm_low.vsc = amdgpu_crtc-&gt;vsc;</span></a>
<a name="1129"><span class="lineNum">    1129 </span><span class="lineNoCov">          0 :                 wm_low.vtaps = 1;</span></a>
<a name="1130"><span class="lineNum">    1130 </span><span class="lineNoCov">          0 :                 if (amdgpu_crtc-&gt;rmx_type != RMX_OFF)</span></a>
<a name="1131"><span class="lineNum">    1131 </span><span class="lineNoCov">          0 :                         wm_low.vtaps = 2;</span></a>
<a name="1132"><span class="lineNum">    1132 </span><span class="lineNoCov">          0 :                 wm_low.bytes_per_pixel = 4; /* XXX: get this from fb config */</span></a>
<a name="1133"><span class="lineNum">    1133 </span><span class="lineNoCov">          0 :                 wm_low.lb_size = lb_size;</span></a>
<a name="1134"><span class="lineNum">    1134 </span><span class="lineNoCov">          0 :                 wm_low.dram_channels = cik_get_number_of_dram_channels(adev);</span></a>
<a name="1135"><span class="lineNum">    1135 </span><span class="lineNoCov">          0 :                 wm_low.num_heads = num_heads;</span></a>
<a name="1136"><span class="lineNum">    1136 </span>            : </a>
<a name="1137"><span class="lineNum">    1137 </span>            :                 /* set for low clocks */</a>
<a name="1138"><span class="lineNum">    1138 </span><span class="lineNoCov">          0 :                 latency_watermark_b = min(dce_v11_0_latency_watermark(&amp;wm_low), (u32)65535);</span></a>
<a name="1139"><span class="lineNum">    1139 </span>            : </a>
<a name="1140"><span class="lineNum">    1140 </span>            :                 /* possibly force display priority to high */</a>
<a name="1141"><span class="lineNum">    1141 </span>            :                 /* should really do this at mode validation time... */</a>
<a name="1142"><span class="lineNum">    1142 </span><span class="lineNoCov">          0 :                 if (!dce_v11_0_average_bandwidth_vs_dram_bandwidth_for_display(&amp;wm_low) ||</span></a>
<a name="1143"><span class="lineNum">    1143 </span><span class="lineNoCov">          0 :                     !dce_v11_0_average_bandwidth_vs_available_bandwidth(&amp;wm_low) ||</span></a>
<a name="1144"><span class="lineNum">    1144 </span><span class="lineNoCov">          0 :                     !dce_v11_0_check_latency_hiding(&amp;wm_low) ||</span></a>
<a name="1145"><span class="lineNum">    1145 </span><span class="lineNoCov">          0 :                     (adev-&gt;mode_info.disp_priority == 2)) {</span></a>
<a name="1146"><span class="lineNum">    1146 </span><span class="lineNoCov">          0 :                         DRM_DEBUG_KMS(&quot;force priority to high\n&quot;);</span></a>
<a name="1147"><span class="lineNum">    1147 </span>            :                 }</a>
<a name="1148"><span class="lineNum">    1148 </span><span class="lineNoCov">          0 :                 lb_vblank_lead_lines = DIV_ROUND_UP(lb_size, mode-&gt;crtc_hdisplay);</span></a>
<a name="1149"><span class="lineNum">    1149 </span>            :         }</a>
<a name="1150"><span class="lineNum">    1150 </span>            : </a>
<a name="1151"><span class="lineNum">    1151 </span>            :         /* select wm A */</a>
<a name="1152"><span class="lineNum">    1152 </span><span class="lineNoCov">          0 :         wm_mask = RREG32(mmDPG_WATERMARK_MASK_CONTROL + amdgpu_crtc-&gt;crtc_offset);</span></a>
<a name="1153"><span class="lineNum">    1153 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(wm_mask, DPG_WATERMARK_MASK_CONTROL, URGENCY_WATERMARK_MASK, 1);</span></a>
<a name="1154"><span class="lineNum">    1154 </span><span class="lineNoCov">          0 :         WREG32(mmDPG_WATERMARK_MASK_CONTROL + amdgpu_crtc-&gt;crtc_offset, tmp);</span></a>
<a name="1155"><span class="lineNum">    1155 </span><span class="lineNoCov">          0 :         tmp = RREG32(mmDPG_PIPE_URGENCY_CONTROL + amdgpu_crtc-&gt;crtc_offset);</span></a>
<a name="1156"><span class="lineNum">    1156 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, DPG_PIPE_URGENCY_CONTROL, URGENCY_LOW_WATERMARK, latency_watermark_a);</span></a>
<a name="1157"><span class="lineNum">    1157 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, DPG_PIPE_URGENCY_CONTROL, URGENCY_HIGH_WATERMARK, line_time);</span></a>
<a name="1158"><span class="lineNum">    1158 </span><span class="lineNoCov">          0 :         WREG32(mmDPG_PIPE_URGENCY_CONTROL + amdgpu_crtc-&gt;crtc_offset, tmp);</span></a>
<a name="1159"><span class="lineNum">    1159 </span>            :         /* select wm B */</a>
<a name="1160"><span class="lineNum">    1160 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(wm_mask, DPG_WATERMARK_MASK_CONTROL, URGENCY_WATERMARK_MASK, 2);</span></a>
<a name="1161"><span class="lineNum">    1161 </span><span class="lineNoCov">          0 :         WREG32(mmDPG_WATERMARK_MASK_CONTROL + amdgpu_crtc-&gt;crtc_offset, tmp);</span></a>
<a name="1162"><span class="lineNum">    1162 </span><span class="lineNoCov">          0 :         tmp = RREG32(mmDPG_PIPE_URGENCY_CONTROL + amdgpu_crtc-&gt;crtc_offset);</span></a>
<a name="1163"><span class="lineNum">    1163 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, DPG_PIPE_URGENCY_CONTROL, URGENCY_LOW_WATERMARK, latency_watermark_b);</span></a>
<a name="1164"><span class="lineNum">    1164 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, DPG_PIPE_URGENCY_CONTROL, URGENCY_HIGH_WATERMARK, line_time);</span></a>
<a name="1165"><span class="lineNum">    1165 </span><span class="lineNoCov">          0 :         WREG32(mmDPG_PIPE_URGENCY_CONTROL + amdgpu_crtc-&gt;crtc_offset, tmp);</span></a>
<a name="1166"><span class="lineNum">    1166 </span>            :         /* restore original selection */</a>
<a name="1167"><span class="lineNum">    1167 </span><span class="lineNoCov">          0 :         WREG32(mmDPG_WATERMARK_MASK_CONTROL + amdgpu_crtc-&gt;crtc_offset, wm_mask);</span></a>
<a name="1168"><span class="lineNum">    1168 </span>            : </a>
<a name="1169"><span class="lineNum">    1169 </span>            :         /* save values for DPM */</a>
<a name="1170"><span class="lineNum">    1170 </span><span class="lineNoCov">          0 :         amdgpu_crtc-&gt;line_time = line_time;</span></a>
<a name="1171"><span class="lineNum">    1171 </span><span class="lineNoCov">          0 :         amdgpu_crtc-&gt;wm_high = latency_watermark_a;</span></a>
<a name="1172"><span class="lineNum">    1172 </span><span class="lineNoCov">          0 :         amdgpu_crtc-&gt;wm_low = latency_watermark_b;</span></a>
<a name="1173"><span class="lineNum">    1173 </span>            :         /* Save number of lines the linebuffer leads before the scanout */</a>
<a name="1174"><span class="lineNum">    1174 </span><span class="lineNoCov">          0 :         amdgpu_crtc-&gt;lb_vblank_lead_lines = lb_vblank_lead_lines;</span></a>
<a name="1175"><span class="lineNum">    1175 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1176"><span class="lineNum">    1176 </span>            : </a>
<a name="1177"><span class="lineNum">    1177 </span>            : /**</a>
<a name="1178"><span class="lineNum">    1178 </span>            :  * dce_v11_0_bandwidth_update - program display watermarks</a>
<a name="1179"><span class="lineNum">    1179 </span>            :  *</a>
<a name="1180"><span class="lineNum">    1180 </span>            :  * @adev: amdgpu_device pointer</a>
<a name="1181"><span class="lineNum">    1181 </span>            :  *</a>
<a name="1182"><span class="lineNum">    1182 </span>            :  * Calculate and program the display watermarks and line</a>
<a name="1183"><span class="lineNum">    1183 </span>            :  * buffer allocation (CIK).</a>
<a name="1184"><span class="lineNum">    1184 </span>            :  */</a>
<a name="1185"><span class="lineNum">    1185 </span><span class="lineNoCov">          0 : static void dce_v11_0_bandwidth_update(struct amdgpu_device *adev)</span></a>
<a name="1186"><span class="lineNum">    1186 </span>            : {</a>
<a name="1187"><span class="lineNum">    1187 </span><span class="lineNoCov">          0 :         struct drm_display_mode *mode = NULL;</span></a>
<a name="1188"><span class="lineNum">    1188 </span><span class="lineNoCov">          0 :         u32 num_heads = 0, lb_size;</span></a>
<a name="1189"><span class="lineNum">    1189 </span>            :         int i;</a>
<a name="1190"><span class="lineNum">    1190 </span>            : </a>
<a name="1191"><span class="lineNum">    1191 </span><span class="lineNoCov">          0 :         amdgpu_display_update_priority(adev);</span></a>
<a name="1192"><span class="lineNum">    1192 </span>            : </a>
<a name="1193"><span class="lineNum">    1193 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; adev-&gt;mode_info.num_crtc; i++) {</span></a>
<a name="1194"><span class="lineNum">    1194 </span><span class="lineNoCov">          0 :                 if (adev-&gt;mode_info.crtcs[i]-&gt;base.enabled)</span></a>
<a name="1195"><span class="lineNum">    1195 </span><span class="lineNoCov">          0 :                         num_heads++;</span></a>
<a name="1196"><span class="lineNum">    1196 </span>            :         }</a>
<a name="1197"><span class="lineNum">    1197 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; adev-&gt;mode_info.num_crtc; i++) {</span></a>
<a name="1198"><span class="lineNum">    1198 </span><span class="lineNoCov">          0 :                 mode = &amp;adev-&gt;mode_info.crtcs[i]-&gt;base.mode;</span></a>
<a name="1199"><span class="lineNum">    1199 </span><span class="lineNoCov">          0 :                 lb_size = dce_v11_0_line_buffer_adjust(adev, adev-&gt;mode_info.crtcs[i], mode);</span></a>
<a name="1200"><span class="lineNum">    1200 </span><span class="lineNoCov">          0 :                 dce_v11_0_program_watermarks(adev, adev-&gt;mode_info.crtcs[i],</span></a>
<a name="1201"><span class="lineNum">    1201 </span>            :                                             lb_size, num_heads);</a>
<a name="1202"><span class="lineNum">    1202 </span>            :         }</a>
<a name="1203"><span class="lineNum">    1203 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1204"><span class="lineNum">    1204 </span>            : </a>
<a name="1205"><span class="lineNum">    1205 </span>            : static void dce_v11_0_audio_get_connected_pins(struct amdgpu_device *adev)</a>
<a name="1206"><span class="lineNum">    1206 </span>            : {</a>
<a name="1207"><span class="lineNum">    1207 </span>            :         int i;</a>
<a name="1208"><span class="lineNum">    1208 </span>            :         u32 offset, tmp;</a>
<a name="1209"><span class="lineNum">    1209 </span>            : </a>
<a name="1210"><span class="lineNum">    1210 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; adev-&gt;mode_info.audio.num_pins; i++) {</span></a>
<a name="1211"><span class="lineNum">    1211 </span><span class="lineNoCov">          0 :                 offset = adev-&gt;mode_info.audio.pin[i].offset;</span></a>
<a name="1212"><span class="lineNum">    1212 </span><span class="lineNoCov">          0 :                 tmp = RREG32_AUDIO_ENDPT(offset,</span></a>
<a name="1213"><span class="lineNum">    1213 </span>            :                                          ixAZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT);</a>
<a name="1214"><span class="lineNum">    1214 </span><span class="lineNoCov">          0 :                 if (((tmp &amp;</span></a>
<a name="1215"><span class="lineNum">    1215 </span><span class="lineNoCov">          0 :                 AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__PORT_CONNECTIVITY_MASK) &gt;&gt;</span></a>
<a name="1216"><span class="lineNum">    1216 </span>            :                 AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__PORT_CONNECTIVITY__SHIFT) == 1)</a>
<a name="1217"><span class="lineNum">    1217 </span><span class="lineNoCov">          0 :                         adev-&gt;mode_info.audio.pin[i].connected = false;</span></a>
<a name="1218"><span class="lineNum">    1218 </span>            :                 else</a>
<a name="1219"><span class="lineNum">    1219 </span><span class="lineNoCov">          0 :                         adev-&gt;mode_info.audio.pin[i].connected = true;</span></a>
<a name="1220"><span class="lineNum">    1220 </span>            :         }</a>
<a name="1221"><span class="lineNum">    1221 </span>            : }</a>
<a name="1222"><span class="lineNum">    1222 </span>            : </a>
<a name="1223"><span class="lineNum">    1223 </span><span class="lineNoCov">          0 : static struct amdgpu_audio_pin *dce_v11_0_audio_get_pin(struct amdgpu_device *adev)</span></a>
<a name="1224"><span class="lineNum">    1224 </span>            : {</a>
<a name="1225"><span class="lineNum">    1225 </span>            :         int i;</a>
<a name="1226"><span class="lineNum">    1226 </span>            : </a>
<a name="1227"><span class="lineNum">    1227 </span>            :         dce_v11_0_audio_get_connected_pins(adev);</a>
<a name="1228"><span class="lineNum">    1228 </span>            : </a>
<a name="1229"><span class="lineNum">    1229 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; adev-&gt;mode_info.audio.num_pins; i++) {</span></a>
<a name="1230"><span class="lineNum">    1230 </span><span class="lineNoCov">          0 :                 if (adev-&gt;mode_info.audio.pin[i].connected)</span></a>
<a name="1231"><span class="lineNum">    1231 </span><span class="lineNoCov">          0 :                         return &amp;adev-&gt;mode_info.audio.pin[i];</span></a>
<a name="1232"><span class="lineNum">    1232 </span>            :         }</a>
<a name="1233"><span class="lineNum">    1233 </span><span class="lineNoCov">          0 :         DRM_ERROR(&quot;No connected audio pins found!\n&quot;);</span></a>
<a name="1234"><span class="lineNum">    1234 </span><span class="lineNoCov">          0 :         return NULL;</span></a>
<a name="1235"><span class="lineNum">    1235 </span>            : }</a>
<a name="1236"><span class="lineNum">    1236 </span>            : </a>
<a name="1237"><span class="lineNum">    1237 </span><span class="lineNoCov">          0 : static void dce_v11_0_afmt_audio_select_pin(struct drm_encoder *encoder)</span></a>
<a name="1238"><span class="lineNum">    1238 </span>            : {</a>
<a name="1239"><span class="lineNum">    1239 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = drm_to_adev(encoder-&gt;dev);</span></a>
<a name="1240"><span class="lineNum">    1240 </span><span class="lineNoCov">          0 :         struct amdgpu_encoder *amdgpu_encoder = to_amdgpu_encoder(encoder);</span></a>
<a name="1241"><span class="lineNum">    1241 </span><span class="lineNoCov">          0 :         struct amdgpu_encoder_atom_dig *dig = amdgpu_encoder-&gt;enc_priv;</span></a>
<a name="1242"><span class="lineNum">    1242 </span>            :         u32 tmp;</a>
<a name="1243"><span class="lineNum">    1243 </span>            : </a>
<a name="1244"><span class="lineNum">    1244 </span><span class="lineNoCov">          0 :         if (!dig || !dig-&gt;afmt || !dig-&gt;afmt-&gt;pin)</span></a>
<a name="1245"><span class="lineNum">    1245 </span>            :                 return;</a>
<a name="1246"><span class="lineNum">    1246 </span>            : </a>
<a name="1247"><span class="lineNum">    1247 </span><span class="lineNoCov">          0 :         tmp = RREG32(mmAFMT_AUDIO_SRC_CONTROL + dig-&gt;afmt-&gt;offset);</span></a>
<a name="1248"><span class="lineNum">    1248 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, AFMT_AUDIO_SRC_CONTROL, AFMT_AUDIO_SRC_SELECT, dig-&gt;afmt-&gt;pin-&gt;id);</span></a>
<a name="1249"><span class="lineNum">    1249 </span><span class="lineNoCov">          0 :         WREG32(mmAFMT_AUDIO_SRC_CONTROL + dig-&gt;afmt-&gt;offset, tmp);</span></a>
<a name="1250"><span class="lineNum">    1250 </span>            : }</a>
<a name="1251"><span class="lineNum">    1251 </span>            : </a>
<a name="1252"><span class="lineNum">    1252 </span><span class="lineNoCov">          0 : static void dce_v11_0_audio_write_latency_fields(struct drm_encoder *encoder,</span></a>
<a name="1253"><span class="lineNum">    1253 </span>            :                                                 struct drm_display_mode *mode)</a>
<a name="1254"><span class="lineNum">    1254 </span>            : {</a>
<a name="1255"><span class="lineNum">    1255 </span><span class="lineNoCov">          0 :         struct drm_device *dev = encoder-&gt;dev;</span></a>
<a name="1256"><span class="lineNum">    1256 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = drm_to_adev(dev);</span></a>
<a name="1257"><span class="lineNum">    1257 </span><span class="lineNoCov">          0 :         struct amdgpu_encoder *amdgpu_encoder = to_amdgpu_encoder(encoder);</span></a>
<a name="1258"><span class="lineNum">    1258 </span><span class="lineNoCov">          0 :         struct amdgpu_encoder_atom_dig *dig = amdgpu_encoder-&gt;enc_priv;</span></a>
<a name="1259"><span class="lineNum">    1259 </span>            :         struct drm_connector *connector;</a>
<a name="1260"><span class="lineNum">    1260 </span>            :         struct drm_connector_list_iter iter;</a>
<a name="1261"><span class="lineNum">    1261 </span><span class="lineNoCov">          0 :         struct amdgpu_connector *amdgpu_connector = NULL;</span></a>
<a name="1262"><span class="lineNum">    1262 </span>            :         u32 tmp;</a>
<a name="1263"><span class="lineNum">    1263 </span><span class="lineNoCov">          0 :         int interlace = 0;</span></a>
<a name="1264"><span class="lineNum">    1264 </span>            : </a>
<a name="1265"><span class="lineNum">    1265 </span><span class="lineNoCov">          0 :         if (!dig || !dig-&gt;afmt || !dig-&gt;afmt-&gt;pin)</span></a>
<a name="1266"><span class="lineNum">    1266 </span><span class="lineNoCov">          0 :                 return;</span></a>
<a name="1267"><span class="lineNum">    1267 </span>            : </a>
<a name="1268"><span class="lineNum">    1268 </span><span class="lineNoCov">          0 :         drm_connector_list_iter_begin(dev, &amp;iter);</span></a>
<a name="1269"><span class="lineNum">    1269 </span><span class="lineNoCov">          0 :         drm_for_each_connector_iter(connector, &amp;iter) {</span></a>
<a name="1270"><span class="lineNum">    1270 </span><span class="lineNoCov">          0 :                 if (connector-&gt;encoder == encoder) {</span></a>
<a name="1271"><span class="lineNum">    1271 </span>            :                         amdgpu_connector = to_amdgpu_connector(connector);</a>
<a name="1272"><span class="lineNum">    1272 </span>            :                         break;</a>
<a name="1273"><span class="lineNum">    1273 </span>            :                 }</a>
<a name="1274"><span class="lineNum">    1274 </span>            :         }</a>
<a name="1275"><span class="lineNum">    1275 </span><span class="lineNoCov">          0 :         drm_connector_list_iter_end(&amp;iter);</span></a>
<a name="1276"><span class="lineNum">    1276 </span>            : </a>
<a name="1277"><span class="lineNum">    1277 </span><span class="lineNoCov">          0 :         if (!amdgpu_connector) {</span></a>
<a name="1278"><span class="lineNum">    1278 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;Couldn't find encoder's connector\n&quot;);</span></a>
<a name="1279"><span class="lineNum">    1279 </span>            :                 return;</a>
<a name="1280"><span class="lineNum">    1280 </span>            :         }</a>
<a name="1281"><span class="lineNum">    1281 </span>            : </a>
<a name="1282"><span class="lineNum">    1282 </span><span class="lineNoCov">          0 :         if (mode-&gt;flags &amp; DRM_MODE_FLAG_INTERLACE)</span></a>
<a name="1283"><span class="lineNum">    1283 </span><span class="lineNoCov">          0 :                 interlace = 1;</span></a>
<a name="1284"><span class="lineNum">    1284 </span><span class="lineNoCov">          0 :         if (connector-&gt;latency_present[interlace]) {</span></a>
<a name="1285"><span class="lineNum">    1285 </span><span class="lineNoCov">          0 :                 tmp = REG_SET_FIELD(0, AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC,</span></a>
<a name="1286"><span class="lineNum">    1286 </span>            :                                     VIDEO_LIPSYNC, connector-&gt;video_latency[interlace]);</a>
<a name="1287"><span class="lineNum">    1287 </span><span class="lineNoCov">          0 :                 tmp = REG_SET_FIELD(0, AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC,</span></a>
<a name="1288"><span class="lineNum">    1288 </span>            :                                     AUDIO_LIPSYNC, connector-&gt;audio_latency[interlace]);</a>
<a name="1289"><span class="lineNum">    1289 </span>            :         } else {</a>
<a name="1290"><span class="lineNum">    1290 </span>            :                 tmp = REG_SET_FIELD(0, AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC,</a>
<a name="1291"><span class="lineNum">    1291 </span>            :                                     VIDEO_LIPSYNC, 0);</a>
<a name="1292"><span class="lineNum">    1292 </span>            :                 tmp = REG_SET_FIELD(0, AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC,</a>
<a name="1293"><span class="lineNum">    1293 </span>            :                                     AUDIO_LIPSYNC, 0);</a>
<a name="1294"><span class="lineNum">    1294 </span>            :         }</a>
<a name="1295"><span class="lineNum">    1295 </span><span class="lineNoCov">          0 :         WREG32_AUDIO_ENDPT(dig-&gt;afmt-&gt;pin-&gt;offset,</span></a>
<a name="1296"><span class="lineNum">    1296 </span>            :                            ixAZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC, tmp);</a>
<a name="1297"><span class="lineNum">    1297 </span>            : }</a>
<a name="1298"><span class="lineNum">    1298 </span>            : </a>
<a name="1299"><span class="lineNum">    1299 </span><span class="lineNoCov">          0 : static void dce_v11_0_audio_write_speaker_allocation(struct drm_encoder *encoder)</span></a>
<a name="1300"><span class="lineNum">    1300 </span>            : {</a>
<a name="1301"><span class="lineNum">    1301 </span><span class="lineNoCov">          0 :         struct drm_device *dev = encoder-&gt;dev;</span></a>
<a name="1302"><span class="lineNum">    1302 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = drm_to_adev(dev);</span></a>
<a name="1303"><span class="lineNum">    1303 </span><span class="lineNoCov">          0 :         struct amdgpu_encoder *amdgpu_encoder = to_amdgpu_encoder(encoder);</span></a>
<a name="1304"><span class="lineNum">    1304 </span><span class="lineNoCov">          0 :         struct amdgpu_encoder_atom_dig *dig = amdgpu_encoder-&gt;enc_priv;</span></a>
<a name="1305"><span class="lineNum">    1305 </span>            :         struct drm_connector *connector;</a>
<a name="1306"><span class="lineNum">    1306 </span>            :         struct drm_connector_list_iter iter;</a>
<a name="1307"><span class="lineNum">    1307 </span><span class="lineNoCov">          0 :         struct amdgpu_connector *amdgpu_connector = NULL;</span></a>
<a name="1308"><span class="lineNum">    1308 </span>            :         u32 tmp;</a>
<a name="1309"><span class="lineNum">    1309 </span><span class="lineNoCov">          0 :         u8 *sadb = NULL;</span></a>
<a name="1310"><span class="lineNum">    1310 </span>            :         int sad_count;</a>
<a name="1311"><span class="lineNum">    1311 </span>            : </a>
<a name="1312"><span class="lineNum">    1312 </span><span class="lineNoCov">          0 :         if (!dig || !dig-&gt;afmt || !dig-&gt;afmt-&gt;pin)</span></a>
<a name="1313"><span class="lineNum">    1313 </span><span class="lineNoCov">          0 :                 return;</span></a>
<a name="1314"><span class="lineNum">    1314 </span>            : </a>
<a name="1315"><span class="lineNum">    1315 </span><span class="lineNoCov">          0 :         drm_connector_list_iter_begin(dev, &amp;iter);</span></a>
<a name="1316"><span class="lineNum">    1316 </span><span class="lineNoCov">          0 :         drm_for_each_connector_iter(connector, &amp;iter) {</span></a>
<a name="1317"><span class="lineNum">    1317 </span><span class="lineNoCov">          0 :                 if (connector-&gt;encoder == encoder) {</span></a>
<a name="1318"><span class="lineNum">    1318 </span>            :                         amdgpu_connector = to_amdgpu_connector(connector);</a>
<a name="1319"><span class="lineNum">    1319 </span>            :                         break;</a>
<a name="1320"><span class="lineNum">    1320 </span>            :                 }</a>
<a name="1321"><span class="lineNum">    1321 </span>            :         }</a>
<a name="1322"><span class="lineNum">    1322 </span><span class="lineNoCov">          0 :         drm_connector_list_iter_end(&amp;iter);</span></a>
<a name="1323"><span class="lineNum">    1323 </span>            : </a>
<a name="1324"><span class="lineNum">    1324 </span><span class="lineNoCov">          0 :         if (!amdgpu_connector) {</span></a>
<a name="1325"><span class="lineNum">    1325 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;Couldn't find encoder's connector\n&quot;);</span></a>
<a name="1326"><span class="lineNum">    1326 </span><span class="lineNoCov">          0 :                 return;</span></a>
<a name="1327"><span class="lineNum">    1327 </span>            :         }</a>
<a name="1328"><span class="lineNum">    1328 </span>            : </a>
<a name="1329"><span class="lineNum">    1329 </span><span class="lineNoCov">          0 :         sad_count = drm_edid_to_speaker_allocation(amdgpu_connector_edid(connector), &amp;sadb);</span></a>
<a name="1330"><span class="lineNum">    1330 </span><span class="lineNoCov">          0 :         if (sad_count &lt; 0) {</span></a>
<a name="1331"><span class="lineNum">    1331 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;Couldn't read Speaker Allocation Data Block: %d\n&quot;, sad_count);</span></a>
<a name="1332"><span class="lineNum">    1332 </span><span class="lineNoCov">          0 :                 sad_count = 0;</span></a>
<a name="1333"><span class="lineNum">    1333 </span>            :         }</a>
<a name="1334"><span class="lineNum">    1334 </span>            : </a>
<a name="1335"><span class="lineNum">    1335 </span>            :         /* program the speaker allocation */</a>
<a name="1336"><span class="lineNum">    1336 </span><span class="lineNoCov">          0 :         tmp = RREG32_AUDIO_ENDPT(dig-&gt;afmt-&gt;pin-&gt;offset,</span></a>
<a name="1337"><span class="lineNum">    1337 </span>            :                                  ixAZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER);</a>
<a name="1338"><span class="lineNum">    1338 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER,</span></a>
<a name="1339"><span class="lineNum">    1339 </span>            :                             DP_CONNECTION, 0);</a>
<a name="1340"><span class="lineNum">    1340 </span>            :         /* set HDMI mode */</a>
<a name="1341"><span class="lineNum">    1341 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER,</span></a>
<a name="1342"><span class="lineNum">    1342 </span>            :                             HDMI_CONNECTION, 1);</a>
<a name="1343"><span class="lineNum">    1343 </span><span class="lineNoCov">          0 :         if (sad_count)</span></a>
<a name="1344"><span class="lineNum">    1344 </span><span class="lineNoCov">          0 :                 tmp = REG_SET_FIELD(tmp, AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER,</span></a>
<a name="1345"><span class="lineNum">    1345 </span>            :                                     SPEAKER_ALLOCATION, sadb[0]);</a>
<a name="1346"><span class="lineNum">    1346 </span>            :         else</a>
<a name="1347"><span class="lineNum">    1347 </span><span class="lineNoCov">          0 :                 tmp = REG_SET_FIELD(tmp, AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER,</span></a>
<a name="1348"><span class="lineNum">    1348 </span>            :                                     SPEAKER_ALLOCATION, 5); /* stereo */</a>
<a name="1349"><span class="lineNum">    1349 </span><span class="lineNoCov">          0 :         WREG32_AUDIO_ENDPT(dig-&gt;afmt-&gt;pin-&gt;offset,</span></a>
<a name="1350"><span class="lineNum">    1350 </span>            :                            ixAZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER, tmp);</a>
<a name="1351"><span class="lineNum">    1351 </span>            : </a>
<a name="1352"><span class="lineNum">    1352 </span><span class="lineNoCov">          0 :         kfree(sadb);</span></a>
<a name="1353"><span class="lineNum">    1353 </span>            : }</a>
<a name="1354"><span class="lineNum">    1354 </span>            : </a>
<a name="1355"><span class="lineNum">    1355 </span><span class="lineNoCov">          0 : static void dce_v11_0_audio_write_sad_regs(struct drm_encoder *encoder)</span></a>
<a name="1356"><span class="lineNum">    1356 </span>            : {</a>
<a name="1357"><span class="lineNum">    1357 </span><span class="lineNoCov">          0 :         struct drm_device *dev = encoder-&gt;dev;</span></a>
<a name="1358"><span class="lineNum">    1358 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = drm_to_adev(dev);</span></a>
<a name="1359"><span class="lineNum">    1359 </span><span class="lineNoCov">          0 :         struct amdgpu_encoder *amdgpu_encoder = to_amdgpu_encoder(encoder);</span></a>
<a name="1360"><span class="lineNum">    1360 </span><span class="lineNoCov">          0 :         struct amdgpu_encoder_atom_dig *dig = amdgpu_encoder-&gt;enc_priv;</span></a>
<a name="1361"><span class="lineNum">    1361 </span>            :         struct drm_connector *connector;</a>
<a name="1362"><span class="lineNum">    1362 </span>            :         struct drm_connector_list_iter iter;</a>
<a name="1363"><span class="lineNum">    1363 </span><span class="lineNoCov">          0 :         struct amdgpu_connector *amdgpu_connector = NULL;</span></a>
<a name="1364"><span class="lineNum">    1364 </span>            :         struct cea_sad *sads;</a>
<a name="1365"><span class="lineNum">    1365 </span>            :         int i, sad_count;</a>
<a name="1366"><span class="lineNum">    1366 </span>            : </a>
<a name="1367"><span class="lineNum">    1367 </span>            :         static const u16 eld_reg_to_type[][2] = {</a>
<a name="1368"><span class="lineNum">    1368 </span>            :                 { ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0, HDMI_AUDIO_CODING_TYPE_PCM },</a>
<a name="1369"><span class="lineNum">    1369 </span>            :                 { ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1, HDMI_AUDIO_CODING_TYPE_AC3 },</a>
<a name="1370"><span class="lineNum">    1370 </span>            :                 { ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2, HDMI_AUDIO_CODING_TYPE_MPEG1 },</a>
<a name="1371"><span class="lineNum">    1371 </span>            :                 { ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3, HDMI_AUDIO_CODING_TYPE_MP3 },</a>
<a name="1372"><span class="lineNum">    1372 </span>            :                 { ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4, HDMI_AUDIO_CODING_TYPE_MPEG2 },</a>
<a name="1373"><span class="lineNum">    1373 </span>            :                 { ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5, HDMI_AUDIO_CODING_TYPE_AAC_LC },</a>
<a name="1374"><span class="lineNum">    1374 </span>            :                 { ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6, HDMI_AUDIO_CODING_TYPE_DTS },</a>
<a name="1375"><span class="lineNum">    1375 </span>            :                 { ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7, HDMI_AUDIO_CODING_TYPE_ATRAC },</a>
<a name="1376"><span class="lineNum">    1376 </span>            :                 { ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9, HDMI_AUDIO_CODING_TYPE_EAC3 },</a>
<a name="1377"><span class="lineNum">    1377 </span>            :                 { ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10, HDMI_AUDIO_CODING_TYPE_DTS_HD },</a>
<a name="1378"><span class="lineNum">    1378 </span>            :                 { ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11, HDMI_AUDIO_CODING_TYPE_MLP },</a>
<a name="1379"><span class="lineNum">    1379 </span>            :                 { ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13, HDMI_AUDIO_CODING_TYPE_WMA_PRO },</a>
<a name="1380"><span class="lineNum">    1380 </span>            :         };</a>
<a name="1381"><span class="lineNum">    1381 </span>            : </a>
<a name="1382"><span class="lineNum">    1382 </span><span class="lineNoCov">          0 :         if (!dig || !dig-&gt;afmt || !dig-&gt;afmt-&gt;pin)</span></a>
<a name="1383"><span class="lineNum">    1383 </span><span class="lineNoCov">          0 :                 return;</span></a>
<a name="1384"><span class="lineNum">    1384 </span>            : </a>
<a name="1385"><span class="lineNum">    1385 </span><span class="lineNoCov">          0 :         drm_connector_list_iter_begin(dev, &amp;iter);</span></a>
<a name="1386"><span class="lineNum">    1386 </span><span class="lineNoCov">          0 :         drm_for_each_connector_iter(connector, &amp;iter) {</span></a>
<a name="1387"><span class="lineNum">    1387 </span><span class="lineNoCov">          0 :                 if (connector-&gt;encoder == encoder) {</span></a>
<a name="1388"><span class="lineNum">    1388 </span>            :                         amdgpu_connector = to_amdgpu_connector(connector);</a>
<a name="1389"><span class="lineNum">    1389 </span>            :                         break;</a>
<a name="1390"><span class="lineNum">    1390 </span>            :                 }</a>
<a name="1391"><span class="lineNum">    1391 </span>            :         }</a>
<a name="1392"><span class="lineNum">    1392 </span><span class="lineNoCov">          0 :         drm_connector_list_iter_end(&amp;iter);</span></a>
<a name="1393"><span class="lineNum">    1393 </span>            : </a>
<a name="1394"><span class="lineNum">    1394 </span><span class="lineNoCov">          0 :         if (!amdgpu_connector) {</span></a>
<a name="1395"><span class="lineNum">    1395 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;Couldn't find encoder's connector\n&quot;);</span></a>
<a name="1396"><span class="lineNum">    1396 </span><span class="lineNoCov">          0 :                 return;</span></a>
<a name="1397"><span class="lineNum">    1397 </span>            :         }</a>
<a name="1398"><span class="lineNum">    1398 </span>            : </a>
<a name="1399"><span class="lineNum">    1399 </span><span class="lineNoCov">          0 :         sad_count = drm_edid_to_sad(amdgpu_connector_edid(connector), &amp;sads);</span></a>
<a name="1400"><span class="lineNum">    1400 </span><span class="lineNoCov">          0 :         if (sad_count &lt; 0)</span></a>
<a name="1401"><span class="lineNum">    1401 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;Couldn't read SADs: %d\n&quot;, sad_count);</span></a>
<a name="1402"><span class="lineNum">    1402 </span><span class="lineNoCov">          0 :         if (sad_count &lt;= 0)</span></a>
<a name="1403"><span class="lineNum">    1403 </span>            :                 return;</a>
<a name="1404"><span class="lineNum">    1404 </span><span class="lineNoCov">          0 :         BUG_ON(!sads);</span></a>
<a name="1405"><span class="lineNum">    1405 </span>            : </a>
<a name="1406"><span class="lineNum">    1406 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; ARRAY_SIZE(eld_reg_to_type); i++) {</span></a>
<a name="1407"><span class="lineNum">    1407 </span>            :                 u32 tmp = 0;</a>
<a name="1408"><span class="lineNum">    1408 </span>            :                 u8 stereo_freqs = 0;</a>
<a name="1409"><span class="lineNum">    1409 </span>            :                 int max_channels = -1;</a>
<a name="1410"><span class="lineNum">    1410 </span>            :                 int j;</a>
<a name="1411"><span class="lineNum">    1411 </span>            : </a>
<a name="1412"><span class="lineNum">    1412 </span><span class="lineNoCov">          0 :                 for (j = 0; j &lt; sad_count; j++) {</span></a>
<a name="1413"><span class="lineNum">    1413 </span><span class="lineNoCov">          0 :                         struct cea_sad *sad = &amp;sads[j];</span></a>
<a name="1414"><span class="lineNum">    1414 </span>            : </a>
<a name="1415"><span class="lineNum">    1415 </span><span class="lineNoCov">          0 :                         if (sad-&gt;format == eld_reg_to_type[i][1]) {</span></a>
<a name="1416"><span class="lineNum">    1416 </span><span class="lineNoCov">          0 :                                 if (sad-&gt;channels &gt; max_channels) {</span></a>
<a name="1417"><span class="lineNum">    1417 </span><span class="lineNoCov">          0 :                                         tmp = REG_SET_FIELD(tmp, AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0,</span></a>
<a name="1418"><span class="lineNum">    1418 </span>            :                                                             MAX_CHANNELS, sad-&gt;channels);</a>
<a name="1419"><span class="lineNum">    1419 </span><span class="lineNoCov">          0 :                                         tmp = REG_SET_FIELD(tmp, AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0,</span></a>
<a name="1420"><span class="lineNum">    1420 </span>            :                                                             DESCRIPTOR_BYTE_2, sad-&gt;byte2);</a>
<a name="1421"><span class="lineNum">    1421 </span><span class="lineNoCov">          0 :                                         tmp = REG_SET_FIELD(tmp, AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0,</span></a>
<a name="1422"><span class="lineNum">    1422 </span>            :                                                             SUPPORTED_FREQUENCIES, sad-&gt;freq);</a>
<a name="1423"><span class="lineNum">    1423 </span><span class="lineNoCov">          0 :                                         max_channels = sad-&gt;channels;</span></a>
<a name="1424"><span class="lineNum">    1424 </span>            :                                 }</a>
<a name="1425"><span class="lineNum">    1425 </span>            : </a>
<a name="1426"><span class="lineNum">    1426 </span><span class="lineNoCov">          0 :                                 if (sad-&gt;format == HDMI_AUDIO_CODING_TYPE_PCM)</span></a>
<a name="1427"><span class="lineNum">    1427 </span><span class="lineNoCov">          0 :                                         stereo_freqs |= sad-&gt;freq;</span></a>
<a name="1428"><span class="lineNum">    1428 </span>            :                                 else</a>
<a name="1429"><span class="lineNum">    1429 </span>            :                                         break;</a>
<a name="1430"><span class="lineNum">    1430 </span>            :                         }</a>
<a name="1431"><span class="lineNum">    1431 </span>            :                 }</a>
<a name="1432"><span class="lineNum">    1432 </span>            : </a>
<a name="1433"><span class="lineNum">    1433 </span><span class="lineNoCov">          0 :                 tmp = REG_SET_FIELD(tmp, AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0,</span></a>
<a name="1434"><span class="lineNum">    1434 </span>            :                                     SUPPORTED_FREQUENCIES_STEREO, stereo_freqs);</a>
<a name="1435"><span class="lineNum">    1435 </span><span class="lineNoCov">          0 :                 WREG32_AUDIO_ENDPT(dig-&gt;afmt-&gt;pin-&gt;offset, eld_reg_to_type[i][0], tmp);</span></a>
<a name="1436"><span class="lineNum">    1436 </span>            :         }</a>
<a name="1437"><span class="lineNum">    1437 </span>            : </a>
<a name="1438"><span class="lineNum">    1438 </span><span class="lineNoCov">          0 :         kfree(sads);</span></a>
<a name="1439"><span class="lineNum">    1439 </span>            : }</a>
<a name="1440"><span class="lineNum">    1440 </span>            : </a>
<a name="1441"><span class="lineNum">    1441 </span>            : static void dce_v11_0_audio_enable(struct amdgpu_device *adev,</a>
<a name="1442"><span class="lineNum">    1442 </span>            :                                   struct amdgpu_audio_pin *pin,</a>
<a name="1443"><span class="lineNum">    1443 </span>            :                                   bool enable)</a>
<a name="1444"><span class="lineNum">    1444 </span>            : {</a>
<a name="1445"><span class="lineNum">    1445 </span><span class="lineNoCov">          0 :         if (!pin)</span></a>
<a name="1446"><span class="lineNum">    1446 </span>            :                 return;</a>
<a name="1447"><span class="lineNum">    1447 </span>            : </a>
<a name="1448"><span class="lineNum">    1448 </span><span class="lineNoCov">          0 :         WREG32_AUDIO_ENDPT(pin-&gt;offset, ixAZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL,</span></a>
<a name="1449"><span class="lineNum">    1449 </span>            :                            enable ? AZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL__AUDIO_ENABLED_MASK : 0);</a>
<a name="1450"><span class="lineNum">    1450 </span>            : }</a>
<a name="1451"><span class="lineNum">    1451 </span>            : </a>
<a name="1452"><span class="lineNum">    1452 </span>            : static const u32 pin_offsets[] =</a>
<a name="1453"><span class="lineNum">    1453 </span>            : {</a>
<a name="1454"><span class="lineNum">    1454 </span>            :         AUD0_REGISTER_OFFSET,</a>
<a name="1455"><span class="lineNum">    1455 </span>            :         AUD1_REGISTER_OFFSET,</a>
<a name="1456"><span class="lineNum">    1456 </span>            :         AUD2_REGISTER_OFFSET,</a>
<a name="1457"><span class="lineNum">    1457 </span>            :         AUD3_REGISTER_OFFSET,</a>
<a name="1458"><span class="lineNum">    1458 </span>            :         AUD4_REGISTER_OFFSET,</a>
<a name="1459"><span class="lineNum">    1459 </span>            :         AUD5_REGISTER_OFFSET,</a>
<a name="1460"><span class="lineNum">    1460 </span>            :         AUD6_REGISTER_OFFSET,</a>
<a name="1461"><span class="lineNum">    1461 </span>            :         AUD7_REGISTER_OFFSET,</a>
<a name="1462"><span class="lineNum">    1462 </span>            : };</a>
<a name="1463"><span class="lineNum">    1463 </span>            : </a>
<a name="1464"><span class="lineNum">    1464 </span><span class="lineNoCov">          0 : static int dce_v11_0_audio_init(struct amdgpu_device *adev)</span></a>
<a name="1465"><span class="lineNum">    1465 </span>            : {</a>
<a name="1466"><span class="lineNum">    1466 </span>            :         int i;</a>
<a name="1467"><span class="lineNum">    1467 </span>            : </a>
<a name="1468"><span class="lineNum">    1468 </span><span class="lineNoCov">          0 :         if (!amdgpu_audio)</span></a>
<a name="1469"><span class="lineNum">    1469 </span>            :                 return 0;</a>
<a name="1470"><span class="lineNum">    1470 </span>            : </a>
<a name="1471"><span class="lineNum">    1471 </span><span class="lineNoCov">          0 :         adev-&gt;mode_info.audio.enabled = true;</span></a>
<a name="1472"><span class="lineNum">    1472 </span>            : </a>
<a name="1473"><span class="lineNum">    1473 </span><span class="lineNoCov">          0 :         switch (adev-&gt;asic_type) {</span></a>
<a name="1474"><span class="lineNum">    1474 </span>            :         case CHIP_CARRIZO:</a>
<a name="1475"><span class="lineNum">    1475 </span>            :         case CHIP_STONEY:</a>
<a name="1476"><span class="lineNum">    1476 </span><span class="lineNoCov">          0 :                 adev-&gt;mode_info.audio.num_pins = 7;</span></a>
<a name="1477"><span class="lineNum">    1477 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="1478"><span class="lineNum">    1478 </span>            :         case CHIP_POLARIS10:</a>
<a name="1479"><span class="lineNum">    1479 </span>            :         case CHIP_VEGAM:</a>
<a name="1480"><span class="lineNum">    1480 </span><span class="lineNoCov">          0 :                 adev-&gt;mode_info.audio.num_pins = 8;</span></a>
<a name="1481"><span class="lineNum">    1481 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="1482"><span class="lineNum">    1482 </span>            :         case CHIP_POLARIS11:</a>
<a name="1483"><span class="lineNum">    1483 </span>            :         case CHIP_POLARIS12:</a>
<a name="1484"><span class="lineNum">    1484 </span><span class="lineNoCov">          0 :                 adev-&gt;mode_info.audio.num_pins = 6;</span></a>
<a name="1485"><span class="lineNum">    1485 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="1486"><span class="lineNum">    1486 </span>            :         default:</a>
<a name="1487"><span class="lineNum">    1487 </span>            :                 return -EINVAL;</a>
<a name="1488"><span class="lineNum">    1488 </span>            :         }</a>
<a name="1489"><span class="lineNum">    1489 </span>            : </a>
<a name="1490"><span class="lineNum">    1490 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; adev-&gt;mode_info.audio.num_pins; i++) {</span></a>
<a name="1491"><span class="lineNum">    1491 </span><span class="lineNoCov">          0 :                 adev-&gt;mode_info.audio.pin[i].channels = -1;</span></a>
<a name="1492"><span class="lineNum">    1492 </span><span class="lineNoCov">          0 :                 adev-&gt;mode_info.audio.pin[i].rate = -1;</span></a>
<a name="1493"><span class="lineNum">    1493 </span><span class="lineNoCov">          0 :                 adev-&gt;mode_info.audio.pin[i].bits_per_sample = -1;</span></a>
<a name="1494"><span class="lineNum">    1494 </span><span class="lineNoCov">          0 :                 adev-&gt;mode_info.audio.pin[i].status_bits = 0;</span></a>
<a name="1495"><span class="lineNum">    1495 </span><span class="lineNoCov">          0 :                 adev-&gt;mode_info.audio.pin[i].category_code = 0;</span></a>
<a name="1496"><span class="lineNum">    1496 </span><span class="lineNoCov">          0 :                 adev-&gt;mode_info.audio.pin[i].connected = false;</span></a>
<a name="1497"><span class="lineNum">    1497 </span><span class="lineNoCov">          0 :                 adev-&gt;mode_info.audio.pin[i].offset = pin_offsets[i];</span></a>
<a name="1498"><span class="lineNum">    1498 </span><span class="lineNoCov">          0 :                 adev-&gt;mode_info.audio.pin[i].id = i;</span></a>
<a name="1499"><span class="lineNum">    1499 </span>            :                 /* disable audio.  it will be set up later */</a>
<a name="1500"><span class="lineNum">    1500 </span>            :                 /* XXX remove once we switch to ip funcs */</a>
<a name="1501"><span class="lineNum">    1501 </span><span class="lineNoCov">          0 :                 dce_v11_0_audio_enable(adev, &amp;adev-&gt;mode_info.audio.pin[i], false);</span></a>
<a name="1502"><span class="lineNum">    1502 </span>            :         }</a>
<a name="1503"><span class="lineNum">    1503 </span>            : </a>
<a name="1504"><span class="lineNum">    1504 </span>            :         return 0;</a>
<a name="1505"><span class="lineNum">    1505 </span>            : }</a>
<a name="1506"><span class="lineNum">    1506 </span>            : </a>
<a name="1507"><span class="lineNum">    1507 </span><span class="lineNoCov">          0 : static void dce_v11_0_audio_fini(struct amdgpu_device *adev)</span></a>
<a name="1508"><span class="lineNum">    1508 </span>            : {</a>
<a name="1509"><span class="lineNum">    1509 </span>            :         int i;</a>
<a name="1510"><span class="lineNum">    1510 </span>            : </a>
<a name="1511"><span class="lineNum">    1511 </span><span class="lineNoCov">          0 :         if (!amdgpu_audio)</span></a>
<a name="1512"><span class="lineNum">    1512 </span>            :                 return;</a>
<a name="1513"><span class="lineNum">    1513 </span>            : </a>
<a name="1514"><span class="lineNum">    1514 </span><span class="lineNoCov">          0 :         if (!adev-&gt;mode_info.audio.enabled)</span></a>
<a name="1515"><span class="lineNum">    1515 </span>            :                 return;</a>
<a name="1516"><span class="lineNum">    1516 </span>            : </a>
<a name="1517"><span class="lineNum">    1517 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; adev-&gt;mode_info.audio.num_pins; i++)</span></a>
<a name="1518"><span class="lineNum">    1518 </span><span class="lineNoCov">          0 :                 dce_v11_0_audio_enable(adev, &amp;adev-&gt;mode_info.audio.pin[i], false);</span></a>
<a name="1519"><span class="lineNum">    1519 </span>            : </a>
<a name="1520"><span class="lineNum">    1520 </span><span class="lineNoCov">          0 :         adev-&gt;mode_info.audio.enabled = false;</span></a>
<a name="1521"><span class="lineNum">    1521 </span>            : }</a>
<a name="1522"><span class="lineNum">    1522 </span>            : </a>
<a name="1523"><span class="lineNum">    1523 </span>            : /*</a>
<a name="1524"><span class="lineNum">    1524 </span>            :  * update the N and CTS parameters for a given pixel clock rate</a>
<a name="1525"><span class="lineNum">    1525 </span>            :  */</a>
<a name="1526"><span class="lineNum">    1526 </span><span class="lineNoCov">          0 : static void dce_v11_0_afmt_update_ACR(struct drm_encoder *encoder, uint32_t clock)</span></a>
<a name="1527"><span class="lineNum">    1527 </span>            : {</a>
<a name="1528"><span class="lineNum">    1528 </span><span class="lineNoCov">          0 :         struct drm_device *dev = encoder-&gt;dev;</span></a>
<a name="1529"><span class="lineNum">    1529 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = drm_to_adev(dev);</span></a>
<a name="1530"><span class="lineNum">    1530 </span><span class="lineNoCov">          0 :         struct amdgpu_afmt_acr acr = amdgpu_afmt_acr(clock);</span></a>
<a name="1531"><span class="lineNum">    1531 </span><span class="lineNoCov">          0 :         struct amdgpu_encoder *amdgpu_encoder = to_amdgpu_encoder(encoder);</span></a>
<a name="1532"><span class="lineNum">    1532 </span><span class="lineNoCov">          0 :         struct amdgpu_encoder_atom_dig *dig = amdgpu_encoder-&gt;enc_priv;</span></a>
<a name="1533"><span class="lineNum">    1533 </span>            :         u32 tmp;</a>
<a name="1534"><span class="lineNum">    1534 </span>            : </a>
<a name="1535"><span class="lineNum">    1535 </span><span class="lineNoCov">          0 :         tmp = RREG32(mmHDMI_ACR_32_0 + dig-&gt;afmt-&gt;offset);</span></a>
<a name="1536"><span class="lineNum">    1536 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, HDMI_ACR_32_0, HDMI_ACR_CTS_32, acr.cts_32khz);</span></a>
<a name="1537"><span class="lineNum">    1537 </span><span class="lineNoCov">          0 :         WREG32(mmHDMI_ACR_32_0 + dig-&gt;afmt-&gt;offset, tmp);</span></a>
<a name="1538"><span class="lineNum">    1538 </span><span class="lineNoCov">          0 :         tmp = RREG32(mmHDMI_ACR_32_1 + dig-&gt;afmt-&gt;offset);</span></a>
<a name="1539"><span class="lineNum">    1539 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, HDMI_ACR_32_1, HDMI_ACR_N_32, acr.n_32khz);</span></a>
<a name="1540"><span class="lineNum">    1540 </span><span class="lineNoCov">          0 :         WREG32(mmHDMI_ACR_32_1 + dig-&gt;afmt-&gt;offset, tmp);</span></a>
<a name="1541"><span class="lineNum">    1541 </span>            : </a>
<a name="1542"><span class="lineNum">    1542 </span><span class="lineNoCov">          0 :         tmp = RREG32(mmHDMI_ACR_44_0 + dig-&gt;afmt-&gt;offset);</span></a>
<a name="1543"><span class="lineNum">    1543 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, HDMI_ACR_44_0, HDMI_ACR_CTS_44, acr.cts_44_1khz);</span></a>
<a name="1544"><span class="lineNum">    1544 </span><span class="lineNoCov">          0 :         WREG32(mmHDMI_ACR_44_0 + dig-&gt;afmt-&gt;offset, tmp);</span></a>
<a name="1545"><span class="lineNum">    1545 </span><span class="lineNoCov">          0 :         tmp = RREG32(mmHDMI_ACR_44_1 + dig-&gt;afmt-&gt;offset);</span></a>
<a name="1546"><span class="lineNum">    1546 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, HDMI_ACR_44_1, HDMI_ACR_N_44, acr.n_44_1khz);</span></a>
<a name="1547"><span class="lineNum">    1547 </span><span class="lineNoCov">          0 :         WREG32(mmHDMI_ACR_44_1 + dig-&gt;afmt-&gt;offset, tmp);</span></a>
<a name="1548"><span class="lineNum">    1548 </span>            : </a>
<a name="1549"><span class="lineNum">    1549 </span><span class="lineNoCov">          0 :         tmp = RREG32(mmHDMI_ACR_48_0 + dig-&gt;afmt-&gt;offset);</span></a>
<a name="1550"><span class="lineNum">    1550 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, HDMI_ACR_48_0, HDMI_ACR_CTS_48, acr.cts_48khz);</span></a>
<a name="1551"><span class="lineNum">    1551 </span><span class="lineNoCov">          0 :         WREG32(mmHDMI_ACR_48_0 + dig-&gt;afmt-&gt;offset, tmp);</span></a>
<a name="1552"><span class="lineNum">    1552 </span><span class="lineNoCov">          0 :         tmp = RREG32(mmHDMI_ACR_48_1 + dig-&gt;afmt-&gt;offset);</span></a>
<a name="1553"><span class="lineNum">    1553 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, HDMI_ACR_48_1, HDMI_ACR_N_48, acr.n_48khz);</span></a>
<a name="1554"><span class="lineNum">    1554 </span><span class="lineNoCov">          0 :         WREG32(mmHDMI_ACR_48_1 + dig-&gt;afmt-&gt;offset, tmp);</span></a>
<a name="1555"><span class="lineNum">    1555 </span>            : </a>
<a name="1556"><span class="lineNum">    1556 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1557"><span class="lineNum">    1557 </span>            : </a>
<a name="1558"><span class="lineNum">    1558 </span>            : /*</a>
<a name="1559"><span class="lineNum">    1559 </span>            :  * build a HDMI Video Info Frame</a>
<a name="1560"><span class="lineNum">    1560 </span>            :  */</a>
<a name="1561"><span class="lineNum">    1561 </span><span class="lineNoCov">          0 : static void dce_v11_0_afmt_update_avi_infoframe(struct drm_encoder *encoder,</span></a>
<a name="1562"><span class="lineNum">    1562 </span>            :                                                void *buffer, size_t size)</a>
<a name="1563"><span class="lineNum">    1563 </span>            : {</a>
<a name="1564"><span class="lineNum">    1564 </span><span class="lineNoCov">          0 :         struct drm_device *dev = encoder-&gt;dev;</span></a>
<a name="1565"><span class="lineNum">    1565 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = drm_to_adev(dev);</span></a>
<a name="1566"><span class="lineNum">    1566 </span><span class="lineNoCov">          0 :         struct amdgpu_encoder *amdgpu_encoder = to_amdgpu_encoder(encoder);</span></a>
<a name="1567"><span class="lineNum">    1567 </span><span class="lineNoCov">          0 :         struct amdgpu_encoder_atom_dig *dig = amdgpu_encoder-&gt;enc_priv;</span></a>
<a name="1568"><span class="lineNum">    1568 </span><span class="lineNoCov">          0 :         uint8_t *frame = buffer + 3;</span></a>
<a name="1569"><span class="lineNum">    1569 </span><span class="lineNoCov">          0 :         uint8_t *header = buffer;</span></a>
<a name="1570"><span class="lineNum">    1570 </span>            : </a>
<a name="1571"><span class="lineNum">    1571 </span><span class="lineNoCov">          0 :         WREG32(mmAFMT_AVI_INFO0 + dig-&gt;afmt-&gt;offset,</span></a>
<a name="1572"><span class="lineNum">    1572 </span>            :                 frame[0x0] | (frame[0x1] &lt;&lt; 8) | (frame[0x2] &lt;&lt; 16) | (frame[0x3] &lt;&lt; 24));</a>
<a name="1573"><span class="lineNum">    1573 </span><span class="lineNoCov">          0 :         WREG32(mmAFMT_AVI_INFO1 + dig-&gt;afmt-&gt;offset,</span></a>
<a name="1574"><span class="lineNum">    1574 </span>            :                 frame[0x4] | (frame[0x5] &lt;&lt; 8) | (frame[0x6] &lt;&lt; 16) | (frame[0x7] &lt;&lt; 24));</a>
<a name="1575"><span class="lineNum">    1575 </span><span class="lineNoCov">          0 :         WREG32(mmAFMT_AVI_INFO2 + dig-&gt;afmt-&gt;offset,</span></a>
<a name="1576"><span class="lineNum">    1576 </span>            :                 frame[0x8] | (frame[0x9] &lt;&lt; 8) | (frame[0xA] &lt;&lt; 16) | (frame[0xB] &lt;&lt; 24));</a>
<a name="1577"><span class="lineNum">    1577 </span><span class="lineNoCov">          0 :         WREG32(mmAFMT_AVI_INFO3 + dig-&gt;afmt-&gt;offset,</span></a>
<a name="1578"><span class="lineNum">    1578 </span>            :                 frame[0xC] | (frame[0xD] &lt;&lt; 8) | (header[1] &lt;&lt; 24));</a>
<a name="1579"><span class="lineNum">    1579 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1580"><span class="lineNum">    1580 </span>            : </a>
<a name="1581"><span class="lineNum">    1581 </span><span class="lineNoCov">          0 : static void dce_v11_0_audio_set_dto(struct drm_encoder *encoder, u32 clock)</span></a>
<a name="1582"><span class="lineNum">    1582 </span>            : {</a>
<a name="1583"><span class="lineNum">    1583 </span><span class="lineNoCov">          0 :         struct drm_device *dev = encoder-&gt;dev;</span></a>
<a name="1584"><span class="lineNum">    1584 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = drm_to_adev(dev);</span></a>
<a name="1585"><span class="lineNum">    1585 </span><span class="lineNoCov">          0 :         struct amdgpu_encoder *amdgpu_encoder = to_amdgpu_encoder(encoder);</span></a>
<a name="1586"><span class="lineNum">    1586 </span><span class="lineNoCov">          0 :         struct amdgpu_encoder_atom_dig *dig = amdgpu_encoder-&gt;enc_priv;</span></a>
<a name="1587"><span class="lineNum">    1587 </span><span class="lineNoCov">          0 :         struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(encoder-&gt;crtc);</span></a>
<a name="1588"><span class="lineNum">    1588 </span><span class="lineNoCov">          0 :         u32 dto_phase = 24 * 1000;</span></a>
<a name="1589"><span class="lineNum">    1589 </span><span class="lineNoCov">          0 :         u32 dto_modulo = clock;</span></a>
<a name="1590"><span class="lineNum">    1590 </span>            :         u32 tmp;</a>
<a name="1591"><span class="lineNum">    1591 </span>            : </a>
<a name="1592"><span class="lineNum">    1592 </span><span class="lineNoCov">          0 :         if (!dig || !dig-&gt;afmt)</span></a>
<a name="1593"><span class="lineNum">    1593 </span>            :                 return;</a>
<a name="1594"><span class="lineNum">    1594 </span>            : </a>
<a name="1595"><span class="lineNum">    1595 </span>            :         /* XXX two dtos; generally use dto0 for hdmi */</a>
<a name="1596"><span class="lineNum">    1596 </span>            :         /* Express [24MHz / target pixel clock] as an exact rational</a>
<a name="1597"><span class="lineNum">    1597 </span>            :          * number (coefficient of two integer numbers.  DCCG_AUDIO_DTOx_PHASE</a>
<a name="1598"><span class="lineNum">    1598 </span>            :          * is the numerator, DCCG_AUDIO_DTOx_MODULE is the denominator</a>
<a name="1599"><span class="lineNum">    1599 </span>            :          */</a>
<a name="1600"><span class="lineNum">    1600 </span><span class="lineNoCov">          0 :         tmp = RREG32(mmDCCG_AUDIO_DTO_SOURCE);</span></a>
<a name="1601"><span class="lineNum">    1601 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, DCCG_AUDIO_DTO_SOURCE, DCCG_AUDIO_DTO0_SOURCE_SEL,</span></a>
<a name="1602"><span class="lineNum">    1602 </span>            :                             amdgpu_crtc-&gt;crtc_id);</a>
<a name="1603"><span class="lineNum">    1603 </span><span class="lineNoCov">          0 :         WREG32(mmDCCG_AUDIO_DTO_SOURCE, tmp);</span></a>
<a name="1604"><span class="lineNum">    1604 </span><span class="lineNoCov">          0 :         WREG32(mmDCCG_AUDIO_DTO0_PHASE, dto_phase);</span></a>
<a name="1605"><span class="lineNum">    1605 </span><span class="lineNoCov">          0 :         WREG32(mmDCCG_AUDIO_DTO0_MODULE, dto_modulo);</span></a>
<a name="1606"><span class="lineNum">    1606 </span>            : }</a>
<a name="1607"><span class="lineNum">    1607 </span>            : </a>
<a name="1608"><span class="lineNum">    1608 </span>            : /*</a>
<a name="1609"><span class="lineNum">    1609 </span>            :  * update the info frames with the data from the current display mode</a>
<a name="1610"><span class="lineNum">    1610 </span>            :  */</a>
<a name="1611"><span class="lineNum">    1611 </span><span class="lineNoCov">          0 : static void dce_v11_0_afmt_setmode(struct drm_encoder *encoder,</span></a>
<a name="1612"><span class="lineNum">    1612 </span>            :                                   struct drm_display_mode *mode)</a>
<a name="1613"><span class="lineNum">    1613 </span>            : {</a>
<a name="1614"><span class="lineNum">    1614 </span><span class="lineNoCov">          0 :         struct drm_device *dev = encoder-&gt;dev;</span></a>
<a name="1615"><span class="lineNum">    1615 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = drm_to_adev(dev);</span></a>
<a name="1616"><span class="lineNum">    1616 </span><span class="lineNoCov">          0 :         struct amdgpu_encoder *amdgpu_encoder = to_amdgpu_encoder(encoder);</span></a>
<a name="1617"><span class="lineNum">    1617 </span><span class="lineNoCov">          0 :         struct amdgpu_encoder_atom_dig *dig = amdgpu_encoder-&gt;enc_priv;</span></a>
<a name="1618"><span class="lineNum">    1618 </span><span class="lineNoCov">          0 :         struct drm_connector *connector = amdgpu_get_connector_for_encoder(encoder);</span></a>
<a name="1619"><span class="lineNum">    1619 </span>            :         u8 buffer[HDMI_INFOFRAME_HEADER_SIZE + HDMI_AVI_INFOFRAME_SIZE];</a>
<a name="1620"><span class="lineNum">    1620 </span>            :         struct hdmi_avi_infoframe frame;</a>
<a name="1621"><span class="lineNum">    1621 </span>            :         ssize_t err;</a>
<a name="1622"><span class="lineNum">    1622 </span>            :         u32 tmp;</a>
<a name="1623"><span class="lineNum">    1623 </span><span class="lineNoCov">          0 :         int bpc = 8;</span></a>
<a name="1624"><span class="lineNum">    1624 </span>            : </a>
<a name="1625"><span class="lineNum">    1625 </span><span class="lineNoCov">          0 :         if (!dig || !dig-&gt;afmt)</span></a>
<a name="1626"><span class="lineNum">    1626 </span><span class="lineNoCov">          0 :                 return;</span></a>
<a name="1627"><span class="lineNum">    1627 </span>            : </a>
<a name="1628"><span class="lineNum">    1628 </span>            :         /* Silent, r600_hdmi_enable will raise WARN for us */</a>
<a name="1629"><span class="lineNum">    1629 </span><span class="lineNoCov">          0 :         if (!dig-&gt;afmt-&gt;enabled)</span></a>
<a name="1630"><span class="lineNum">    1630 </span>            :                 return;</a>
<a name="1631"><span class="lineNum">    1631 </span>            : </a>
<a name="1632"><span class="lineNum">    1632 </span>            :         /* hdmi deep color mode general control packets setup, if bpc &gt; 8 */</a>
<a name="1633"><span class="lineNum">    1633 </span><span class="lineNoCov">          0 :         if (encoder-&gt;crtc) {</span></a>
<a name="1634"><span class="lineNum">    1634 </span><span class="lineNoCov">          0 :                 struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(encoder-&gt;crtc);</span></a>
<a name="1635"><span class="lineNum">    1635 </span><span class="lineNoCov">          0 :                 bpc = amdgpu_crtc-&gt;bpc;</span></a>
<a name="1636"><span class="lineNum">    1636 </span>            :         }</a>
<a name="1637"><span class="lineNum">    1637 </span>            : </a>
<a name="1638"><span class="lineNum">    1638 </span>            :         /* disable audio prior to setting up hw */</a>
<a name="1639"><span class="lineNum">    1639 </span><span class="lineNoCov">          0 :         dig-&gt;afmt-&gt;pin = dce_v11_0_audio_get_pin(adev);</span></a>
<a name="1640"><span class="lineNum">    1640 </span><span class="lineNoCov">          0 :         dce_v11_0_audio_enable(adev, dig-&gt;afmt-&gt;pin, false);</span></a>
<a name="1641"><span class="lineNum">    1641 </span>            : </a>
<a name="1642"><span class="lineNum">    1642 </span><span class="lineNoCov">          0 :         dce_v11_0_audio_set_dto(encoder, mode-&gt;clock);</span></a>
<a name="1643"><span class="lineNum">    1643 </span>            : </a>
<a name="1644"><span class="lineNum">    1644 </span><span class="lineNoCov">          0 :         tmp = RREG32(mmHDMI_VBI_PACKET_CONTROL + dig-&gt;afmt-&gt;offset);</span></a>
<a name="1645"><span class="lineNum">    1645 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, HDMI_VBI_PACKET_CONTROL, HDMI_NULL_SEND, 1);</span></a>
<a name="1646"><span class="lineNum">    1646 </span><span class="lineNoCov">          0 :         WREG32(mmHDMI_VBI_PACKET_CONTROL + dig-&gt;afmt-&gt;offset, tmp); /* send null packets when required */</span></a>
<a name="1647"><span class="lineNum">    1647 </span>            : </a>
<a name="1648"><span class="lineNum">    1648 </span><span class="lineNoCov">          0 :         WREG32(mmAFMT_AUDIO_CRC_CONTROL + dig-&gt;afmt-&gt;offset, 0x1000);</span></a>
<a name="1649"><span class="lineNum">    1649 </span>            : </a>
<a name="1650"><span class="lineNum">    1650 </span><span class="lineNoCov">          0 :         tmp = RREG32(mmHDMI_CONTROL + dig-&gt;afmt-&gt;offset);</span></a>
<a name="1651"><span class="lineNum">    1651 </span><span class="lineNoCov">          0 :         switch (bpc) {</span></a>
<a name="1652"><span class="lineNum">    1652 </span>            :         case 0:</a>
<a name="1653"><span class="lineNum">    1653 </span>            :         case 6:</a>
<a name="1654"><span class="lineNum">    1654 </span>            :         case 8:</a>
<a name="1655"><span class="lineNum">    1655 </span>            :         case 16:</a>
<a name="1656"><span class="lineNum">    1656 </span>            :         default:</a>
<a name="1657"><span class="lineNum">    1657 </span><span class="lineNoCov">          0 :                 tmp = REG_SET_FIELD(tmp, HDMI_CONTROL, HDMI_DEEP_COLOR_ENABLE, 0);</span></a>
<a name="1658"><span class="lineNum">    1658 </span><span class="lineNoCov">          0 :                 tmp = REG_SET_FIELD(tmp, HDMI_CONTROL, HDMI_DEEP_COLOR_DEPTH, 0);</span></a>
<a name="1659"><span class="lineNum">    1659 </span><span class="lineNoCov">          0 :                 DRM_DEBUG(&quot;%s: Disabling hdmi deep color for %d bpc.\n&quot;,</span></a>
<a name="1660"><span class="lineNum">    1660 </span>            :                           connector-&gt;name, bpc);</a>
<a name="1661"><span class="lineNum">    1661 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="1662"><span class="lineNum">    1662 </span>            :         case 10:</a>
<a name="1663"><span class="lineNum">    1663 </span><span class="lineNoCov">          0 :                 tmp = REG_SET_FIELD(tmp, HDMI_CONTROL, HDMI_DEEP_COLOR_ENABLE, 1);</span></a>
<a name="1664"><span class="lineNum">    1664 </span><span class="lineNoCov">          0 :                 tmp = REG_SET_FIELD(tmp, HDMI_CONTROL, HDMI_DEEP_COLOR_DEPTH, 1);</span></a>
<a name="1665"><span class="lineNum">    1665 </span><span class="lineNoCov">          0 :                 DRM_DEBUG(&quot;%s: Enabling hdmi deep color 30 for 10 bpc.\n&quot;,</span></a>
<a name="1666"><span class="lineNum">    1666 </span>            :                           connector-&gt;name);</a>
<a name="1667"><span class="lineNum">    1667 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="1668"><span class="lineNum">    1668 </span>            :         case 12:</a>
<a name="1669"><span class="lineNum">    1669 </span><span class="lineNoCov">          0 :                 tmp = REG_SET_FIELD(tmp, HDMI_CONTROL, HDMI_DEEP_COLOR_ENABLE, 1);</span></a>
<a name="1670"><span class="lineNum">    1670 </span><span class="lineNoCov">          0 :                 tmp = REG_SET_FIELD(tmp, HDMI_CONTROL, HDMI_DEEP_COLOR_DEPTH, 2);</span></a>
<a name="1671"><span class="lineNum">    1671 </span><span class="lineNoCov">          0 :                 DRM_DEBUG(&quot;%s: Enabling hdmi deep color 36 for 12 bpc.\n&quot;,</span></a>
<a name="1672"><span class="lineNum">    1672 </span>            :                           connector-&gt;name);</a>
<a name="1673"><span class="lineNum">    1673 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="1674"><span class="lineNum">    1674 </span>            :         }</a>
<a name="1675"><span class="lineNum">    1675 </span><span class="lineNoCov">          0 :         WREG32(mmHDMI_CONTROL + dig-&gt;afmt-&gt;offset, tmp);</span></a>
<a name="1676"><span class="lineNum">    1676 </span>            : </a>
<a name="1677"><span class="lineNum">    1677 </span><span class="lineNoCov">          0 :         tmp = RREG32(mmHDMI_VBI_PACKET_CONTROL + dig-&gt;afmt-&gt;offset);</span></a>
<a name="1678"><span class="lineNum">    1678 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, HDMI_VBI_PACKET_CONTROL, HDMI_NULL_SEND, 1); /* send null packets when required */</span></a>
<a name="1679"><span class="lineNum">    1679 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, HDMI_VBI_PACKET_CONTROL, HDMI_GC_SEND, 1); /* send general control packets */</span></a>
<a name="1680"><span class="lineNum">    1680 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, HDMI_VBI_PACKET_CONTROL, HDMI_GC_CONT, 1); /* send general control packets every frame */</span></a>
<a name="1681"><span class="lineNum">    1681 </span><span class="lineNoCov">          0 :         WREG32(mmHDMI_VBI_PACKET_CONTROL + dig-&gt;afmt-&gt;offset, tmp);</span></a>
<a name="1682"><span class="lineNum">    1682 </span>            : </a>
<a name="1683"><span class="lineNum">    1683 </span><span class="lineNoCov">          0 :         tmp = RREG32(mmHDMI_INFOFRAME_CONTROL0 + dig-&gt;afmt-&gt;offset);</span></a>
<a name="1684"><span class="lineNum">    1684 </span>            :         /* enable audio info frames (frames won't be set until audio is enabled) */</a>
<a name="1685"><span class="lineNum">    1685 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, HDMI_INFOFRAME_CONTROL0, HDMI_AUDIO_INFO_SEND, 1);</span></a>
<a name="1686"><span class="lineNum">    1686 </span>            :         /* required for audio info values to be updated */</a>
<a name="1687"><span class="lineNum">    1687 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, HDMI_INFOFRAME_CONTROL0, HDMI_AUDIO_INFO_CONT, 1);</span></a>
<a name="1688"><span class="lineNum">    1688 </span><span class="lineNoCov">          0 :         WREG32(mmHDMI_INFOFRAME_CONTROL0 + dig-&gt;afmt-&gt;offset, tmp);</span></a>
<a name="1689"><span class="lineNum">    1689 </span>            : </a>
<a name="1690"><span class="lineNum">    1690 </span><span class="lineNoCov">          0 :         tmp = RREG32(mmAFMT_INFOFRAME_CONTROL0 + dig-&gt;afmt-&gt;offset);</span></a>
<a name="1691"><span class="lineNum">    1691 </span>            :         /* required for audio info values to be updated */</a>
<a name="1692"><span class="lineNum">    1692 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, AFMT_INFOFRAME_CONTROL0, AFMT_AUDIO_INFO_UPDATE, 1);</span></a>
<a name="1693"><span class="lineNum">    1693 </span><span class="lineNoCov">          0 :         WREG32(mmAFMT_INFOFRAME_CONTROL0 + dig-&gt;afmt-&gt;offset, tmp);</span></a>
<a name="1694"><span class="lineNum">    1694 </span>            : </a>
<a name="1695"><span class="lineNum">    1695 </span><span class="lineNoCov">          0 :         tmp = RREG32(mmHDMI_INFOFRAME_CONTROL1 + dig-&gt;afmt-&gt;offset);</span></a>
<a name="1696"><span class="lineNum">    1696 </span>            :         /* anything other than 0 */</a>
<a name="1697"><span class="lineNum">    1697 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, HDMI_INFOFRAME_CONTROL1, HDMI_AUDIO_INFO_LINE, 2);</span></a>
<a name="1698"><span class="lineNum">    1698 </span><span class="lineNoCov">          0 :         WREG32(mmHDMI_INFOFRAME_CONTROL1 + dig-&gt;afmt-&gt;offset, tmp);</span></a>
<a name="1699"><span class="lineNum">    1699 </span>            : </a>
<a name="1700"><span class="lineNum">    1700 </span><span class="lineNoCov">          0 :         WREG32(mmHDMI_GC + dig-&gt;afmt-&gt;offset, 0); /* unset HDMI_GC_AVMUTE */</span></a>
<a name="1701"><span class="lineNum">    1701 </span>            : </a>
<a name="1702"><span class="lineNum">    1702 </span><span class="lineNoCov">          0 :         tmp = RREG32(mmHDMI_AUDIO_PACKET_CONTROL + dig-&gt;afmt-&gt;offset);</span></a>
<a name="1703"><span class="lineNum">    1703 </span>            :         /* set the default audio delay */</a>
<a name="1704"><span class="lineNum">    1704 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, HDMI_AUDIO_PACKET_CONTROL, HDMI_AUDIO_DELAY_EN, 1);</span></a>
<a name="1705"><span class="lineNum">    1705 </span>            :         /* should be suffient for all audio modes and small enough for all hblanks */</a>
<a name="1706"><span class="lineNum">    1706 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, HDMI_AUDIO_PACKET_CONTROL, HDMI_AUDIO_PACKETS_PER_LINE, 3);</span></a>
<a name="1707"><span class="lineNum">    1707 </span><span class="lineNoCov">          0 :         WREG32(mmHDMI_AUDIO_PACKET_CONTROL + dig-&gt;afmt-&gt;offset, tmp);</span></a>
<a name="1708"><span class="lineNum">    1708 </span>            : </a>
<a name="1709"><span class="lineNum">    1709 </span><span class="lineNoCov">          0 :         tmp = RREG32(mmAFMT_AUDIO_PACKET_CONTROL + dig-&gt;afmt-&gt;offset);</span></a>
<a name="1710"><span class="lineNum">    1710 </span>            :         /* allow 60958 channel status fields to be updated */</a>
<a name="1711"><span class="lineNum">    1711 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, AFMT_AUDIO_PACKET_CONTROL, AFMT_60958_CS_UPDATE, 1);</span></a>
<a name="1712"><span class="lineNum">    1712 </span><span class="lineNoCov">          0 :         WREG32(mmAFMT_AUDIO_PACKET_CONTROL + dig-&gt;afmt-&gt;offset, tmp);</span></a>
<a name="1713"><span class="lineNum">    1713 </span>            : </a>
<a name="1714"><span class="lineNum">    1714 </span><span class="lineNoCov">          0 :         tmp = RREG32(mmHDMI_ACR_PACKET_CONTROL + dig-&gt;afmt-&gt;offset);</span></a>
<a name="1715"><span class="lineNum">    1715 </span><span class="lineNoCov">          0 :         if (bpc &gt; 8)</span></a>
<a name="1716"><span class="lineNum">    1716 </span>            :                 /* clear SW CTS value */</a>
<a name="1717"><span class="lineNum">    1717 </span><span class="lineNoCov">          0 :                 tmp = REG_SET_FIELD(tmp, HDMI_ACR_PACKET_CONTROL, HDMI_ACR_SOURCE, 0);</span></a>
<a name="1718"><span class="lineNum">    1718 </span>            :         else</a>
<a name="1719"><span class="lineNum">    1719 </span>            :                 /* select SW CTS value */</a>
<a name="1720"><span class="lineNum">    1720 </span><span class="lineNoCov">          0 :                 tmp = REG_SET_FIELD(tmp, HDMI_ACR_PACKET_CONTROL, HDMI_ACR_SOURCE, 1);</span></a>
<a name="1721"><span class="lineNum">    1721 </span>            :         /* allow hw to sent ACR packets when required */</a>
<a name="1722"><span class="lineNum">    1722 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, HDMI_ACR_PACKET_CONTROL, HDMI_ACR_AUTO_SEND, 1);</span></a>
<a name="1723"><span class="lineNum">    1723 </span><span class="lineNoCov">          0 :         WREG32(mmHDMI_ACR_PACKET_CONTROL + dig-&gt;afmt-&gt;offset, tmp);</span></a>
<a name="1724"><span class="lineNum">    1724 </span>            : </a>
<a name="1725"><span class="lineNum">    1725 </span><span class="lineNoCov">          0 :         dce_v11_0_afmt_update_ACR(encoder, mode-&gt;clock);</span></a>
<a name="1726"><span class="lineNum">    1726 </span>            : </a>
<a name="1727"><span class="lineNum">    1727 </span><span class="lineNoCov">          0 :         tmp = RREG32(mmAFMT_60958_0 + dig-&gt;afmt-&gt;offset);</span></a>
<a name="1728"><span class="lineNum">    1728 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, AFMT_60958_0, AFMT_60958_CS_CHANNEL_NUMBER_L, 1);</span></a>
<a name="1729"><span class="lineNum">    1729 </span><span class="lineNoCov">          0 :         WREG32(mmAFMT_60958_0 + dig-&gt;afmt-&gt;offset, tmp);</span></a>
<a name="1730"><span class="lineNum">    1730 </span>            : </a>
<a name="1731"><span class="lineNum">    1731 </span><span class="lineNoCov">          0 :         tmp = RREG32(mmAFMT_60958_1 + dig-&gt;afmt-&gt;offset);</span></a>
<a name="1732"><span class="lineNum">    1732 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, AFMT_60958_1, AFMT_60958_CS_CHANNEL_NUMBER_R, 2);</span></a>
<a name="1733"><span class="lineNum">    1733 </span><span class="lineNoCov">          0 :         WREG32(mmAFMT_60958_1 + dig-&gt;afmt-&gt;offset, tmp);</span></a>
<a name="1734"><span class="lineNum">    1734 </span>            : </a>
<a name="1735"><span class="lineNum">    1735 </span><span class="lineNoCov">          0 :         tmp = RREG32(mmAFMT_60958_2 + dig-&gt;afmt-&gt;offset);</span></a>
<a name="1736"><span class="lineNum">    1736 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, AFMT_60958_2, AFMT_60958_CS_CHANNEL_NUMBER_2, 3);</span></a>
<a name="1737"><span class="lineNum">    1737 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, AFMT_60958_2, AFMT_60958_CS_CHANNEL_NUMBER_3, 4);</span></a>
<a name="1738"><span class="lineNum">    1738 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, AFMT_60958_2, AFMT_60958_CS_CHANNEL_NUMBER_4, 5);</span></a>
<a name="1739"><span class="lineNum">    1739 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, AFMT_60958_2, AFMT_60958_CS_CHANNEL_NUMBER_5, 6);</span></a>
<a name="1740"><span class="lineNum">    1740 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, AFMT_60958_2, AFMT_60958_CS_CHANNEL_NUMBER_6, 7);</span></a>
<a name="1741"><span class="lineNum">    1741 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, AFMT_60958_2, AFMT_60958_CS_CHANNEL_NUMBER_7, 8);</span></a>
<a name="1742"><span class="lineNum">    1742 </span><span class="lineNoCov">          0 :         WREG32(mmAFMT_60958_2 + dig-&gt;afmt-&gt;offset, tmp);</span></a>
<a name="1743"><span class="lineNum">    1743 </span>            : </a>
<a name="1744"><span class="lineNum">    1744 </span><span class="lineNoCov">          0 :         dce_v11_0_audio_write_speaker_allocation(encoder);</span></a>
<a name="1745"><span class="lineNum">    1745 </span>            : </a>
<a name="1746"><span class="lineNum">    1746 </span><span class="lineNoCov">          0 :         WREG32(mmAFMT_AUDIO_PACKET_CONTROL2 + dig-&gt;afmt-&gt;offset,</span></a>
<a name="1747"><span class="lineNum">    1747 </span>            :                (0xff &lt;&lt; AFMT_AUDIO_PACKET_CONTROL2__AFMT_AUDIO_CHANNEL_ENABLE__SHIFT));</a>
<a name="1748"><span class="lineNum">    1748 </span>            : </a>
<a name="1749"><span class="lineNum">    1749 </span><span class="lineNoCov">          0 :         dce_v11_0_afmt_audio_select_pin(encoder);</span></a>
<a name="1750"><span class="lineNum">    1750 </span><span class="lineNoCov">          0 :         dce_v11_0_audio_write_sad_regs(encoder);</span></a>
<a name="1751"><span class="lineNum">    1751 </span><span class="lineNoCov">          0 :         dce_v11_0_audio_write_latency_fields(encoder, mode);</span></a>
<a name="1752"><span class="lineNum">    1752 </span>            : </a>
<a name="1753"><span class="lineNum">    1753 </span><span class="lineNoCov">          0 :         err = drm_hdmi_avi_infoframe_from_display_mode(&amp;frame, connector, mode);</span></a>
<a name="1754"><span class="lineNum">    1754 </span><span class="lineNoCov">          0 :         if (err &lt; 0) {</span></a>
<a name="1755"><span class="lineNum">    1755 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;failed to setup AVI infoframe: %zd\n&quot;, err);</span></a>
<a name="1756"><span class="lineNum">    1756 </span><span class="lineNoCov">          0 :                 return;</span></a>
<a name="1757"><span class="lineNum">    1757 </span>            :         }</a>
<a name="1758"><span class="lineNum">    1758 </span>            : </a>
<a name="1759"><span class="lineNum">    1759 </span><span class="lineNoCov">          0 :         err = hdmi_avi_infoframe_pack(&amp;frame, buffer, sizeof(buffer));</span></a>
<a name="1760"><span class="lineNum">    1760 </span><span class="lineNoCov">          0 :         if (err &lt; 0) {</span></a>
<a name="1761"><span class="lineNum">    1761 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;failed to pack AVI infoframe: %zd\n&quot;, err);</span></a>
<a name="1762"><span class="lineNum">    1762 </span><span class="lineNoCov">          0 :                 return;</span></a>
<a name="1763"><span class="lineNum">    1763 </span>            :         }</a>
<a name="1764"><span class="lineNum">    1764 </span>            : </a>
<a name="1765"><span class="lineNum">    1765 </span><span class="lineNoCov">          0 :         dce_v11_0_afmt_update_avi_infoframe(encoder, buffer, sizeof(buffer));</span></a>
<a name="1766"><span class="lineNum">    1766 </span>            : </a>
<a name="1767"><span class="lineNum">    1767 </span><span class="lineNoCov">          0 :         tmp = RREG32(mmHDMI_INFOFRAME_CONTROL0 + dig-&gt;afmt-&gt;offset);</span></a>
<a name="1768"><span class="lineNum">    1768 </span>            :         /* enable AVI info frames */</a>
<a name="1769"><span class="lineNum">    1769 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, HDMI_INFOFRAME_CONTROL0, HDMI_AVI_INFO_SEND, 1);</span></a>
<a name="1770"><span class="lineNum">    1770 </span>            :         /* required for audio info values to be updated */</a>
<a name="1771"><span class="lineNum">    1771 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, HDMI_INFOFRAME_CONTROL0, HDMI_AVI_INFO_CONT, 1);</span></a>
<a name="1772"><span class="lineNum">    1772 </span><span class="lineNoCov">          0 :         WREG32(mmHDMI_INFOFRAME_CONTROL0 + dig-&gt;afmt-&gt;offset, tmp);</span></a>
<a name="1773"><span class="lineNum">    1773 </span>            : </a>
<a name="1774"><span class="lineNum">    1774 </span><span class="lineNoCov">          0 :         tmp = RREG32(mmHDMI_INFOFRAME_CONTROL1 + dig-&gt;afmt-&gt;offset);</span></a>
<a name="1775"><span class="lineNum">    1775 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, HDMI_INFOFRAME_CONTROL1, HDMI_AVI_INFO_LINE, 2);</span></a>
<a name="1776"><span class="lineNum">    1776 </span><span class="lineNoCov">          0 :         WREG32(mmHDMI_INFOFRAME_CONTROL1 + dig-&gt;afmt-&gt;offset, tmp);</span></a>
<a name="1777"><span class="lineNum">    1777 </span>            : </a>
<a name="1778"><span class="lineNum">    1778 </span><span class="lineNoCov">          0 :         tmp = RREG32(mmAFMT_AUDIO_PACKET_CONTROL + dig-&gt;afmt-&gt;offset);</span></a>
<a name="1779"><span class="lineNum">    1779 </span>            :         /* send audio packets */</a>
<a name="1780"><span class="lineNum">    1780 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, AFMT_AUDIO_PACKET_CONTROL, AFMT_AUDIO_SAMPLE_SEND, 1);</span></a>
<a name="1781"><span class="lineNum">    1781 </span><span class="lineNoCov">          0 :         WREG32(mmAFMT_AUDIO_PACKET_CONTROL + dig-&gt;afmt-&gt;offset, tmp);</span></a>
<a name="1782"><span class="lineNum">    1782 </span>            : </a>
<a name="1783"><span class="lineNum">    1783 </span><span class="lineNoCov">          0 :         WREG32(mmAFMT_RAMP_CONTROL0 + dig-&gt;afmt-&gt;offset, 0x00FFFFFF);</span></a>
<a name="1784"><span class="lineNum">    1784 </span><span class="lineNoCov">          0 :         WREG32(mmAFMT_RAMP_CONTROL1 + dig-&gt;afmt-&gt;offset, 0x007FFFFF);</span></a>
<a name="1785"><span class="lineNum">    1785 </span><span class="lineNoCov">          0 :         WREG32(mmAFMT_RAMP_CONTROL2 + dig-&gt;afmt-&gt;offset, 0x00000001);</span></a>
<a name="1786"><span class="lineNum">    1786 </span><span class="lineNoCov">          0 :         WREG32(mmAFMT_RAMP_CONTROL3 + dig-&gt;afmt-&gt;offset, 0x00000001);</span></a>
<a name="1787"><span class="lineNum">    1787 </span>            : </a>
<a name="1788"><span class="lineNum">    1788 </span>            :         /* enable audio after to setting up hw */</a>
<a name="1789"><span class="lineNum">    1789 </span><span class="lineNoCov">          0 :         dce_v11_0_audio_enable(adev, dig-&gt;afmt-&gt;pin, true);</span></a>
<a name="1790"><span class="lineNum">    1790 </span>            : }</a>
<a name="1791"><span class="lineNum">    1791 </span>            : </a>
<a name="1792"><span class="lineNum">    1792 </span><span class="lineNoCov">          0 : static void dce_v11_0_afmt_enable(struct drm_encoder *encoder, bool enable)</span></a>
<a name="1793"><span class="lineNum">    1793 </span>            : {</a>
<a name="1794"><span class="lineNum">    1794 </span><span class="lineNoCov">          0 :         struct drm_device *dev = encoder-&gt;dev;</span></a>
<a name="1795"><span class="lineNum">    1795 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = drm_to_adev(dev);</span></a>
<a name="1796"><span class="lineNum">    1796 </span><span class="lineNoCov">          0 :         struct amdgpu_encoder *amdgpu_encoder = to_amdgpu_encoder(encoder);</span></a>
<a name="1797"><span class="lineNum">    1797 </span><span class="lineNoCov">          0 :         struct amdgpu_encoder_atom_dig *dig = amdgpu_encoder-&gt;enc_priv;</span></a>
<a name="1798"><span class="lineNum">    1798 </span>            : </a>
<a name="1799"><span class="lineNum">    1799 </span><span class="lineNoCov">          0 :         if (!dig || !dig-&gt;afmt)</span></a>
<a name="1800"><span class="lineNum">    1800 </span>            :                 return;</a>
<a name="1801"><span class="lineNum">    1801 </span>            : </a>
<a name="1802"><span class="lineNum">    1802 </span>            :         /* Silent, r600_hdmi_enable will raise WARN for us */</a>
<a name="1803"><span class="lineNum">    1803 </span><span class="lineNoCov">          0 :         if (enable &amp;&amp; dig-&gt;afmt-&gt;enabled)</span></a>
<a name="1804"><span class="lineNum">    1804 </span>            :                 return;</a>
<a name="1805"><span class="lineNum">    1805 </span><span class="lineNoCov">          0 :         if (!enable &amp;&amp; !dig-&gt;afmt-&gt;enabled)</span></a>
<a name="1806"><span class="lineNum">    1806 </span>            :                 return;</a>
<a name="1807"><span class="lineNum">    1807 </span>            : </a>
<a name="1808"><span class="lineNum">    1808 </span><span class="lineNoCov">          0 :         if (!enable &amp;&amp; dig-&gt;afmt-&gt;pin) {</span></a>
<a name="1809"><span class="lineNum">    1809 </span><span class="lineNoCov">          0 :                 dce_v11_0_audio_enable(adev, dig-&gt;afmt-&gt;pin, false);</span></a>
<a name="1810"><span class="lineNum">    1810 </span><span class="lineNoCov">          0 :                 dig-&gt;afmt-&gt;pin = NULL;</span></a>
<a name="1811"><span class="lineNum">    1811 </span>            :         }</a>
<a name="1812"><span class="lineNum">    1812 </span>            : </a>
<a name="1813"><span class="lineNum">    1813 </span><span class="lineNoCov">          0 :         dig-&gt;afmt-&gt;enabled = enable;</span></a>
<a name="1814"><span class="lineNum">    1814 </span>            : </a>
<a name="1815"><span class="lineNum">    1815 </span><span class="lineNoCov">          0 :         DRM_DEBUG(&quot;%sabling AFMT interface @ 0x%04X for encoder 0x%x\n&quot;,</span></a>
<a name="1816"><span class="lineNum">    1816 </span>            :                   enable ? &quot;En&quot; : &quot;Dis&quot;, dig-&gt;afmt-&gt;offset, amdgpu_encoder-&gt;encoder_id);</a>
<a name="1817"><span class="lineNum">    1817 </span>            : }</a>
<a name="1818"><span class="lineNum">    1818 </span>            : </a>
<a name="1819"><span class="lineNum">    1819 </span><span class="lineNoCov">          0 : static int dce_v11_0_afmt_init(struct amdgpu_device *adev)</span></a>
<a name="1820"><span class="lineNum">    1820 </span>            : {</a>
<a name="1821"><span class="lineNum">    1821 </span>            :         int i;</a>
<a name="1822"><span class="lineNum">    1822 </span>            : </a>
<a name="1823"><span class="lineNum">    1823 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; adev-&gt;mode_info.num_dig; i++)</span></a>
<a name="1824"><span class="lineNum">    1824 </span><span class="lineNoCov">          0 :                 adev-&gt;mode_info.afmt[i] = NULL;</span></a>
<a name="1825"><span class="lineNum">    1825 </span>            : </a>
<a name="1826"><span class="lineNum">    1826 </span>            :         /* DCE11 has audio blocks tied to DIG encoders */</a>
<a name="1827"><span class="lineNum">    1827 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; adev-&gt;mode_info.num_dig; i++) {</span></a>
<a name="1828"><span class="lineNum">    1828 </span><span class="lineNoCov">          0 :                 adev-&gt;mode_info.afmt[i] = kzalloc(sizeof(struct amdgpu_afmt), GFP_KERNEL);</span></a>
<a name="1829"><span class="lineNum">    1829 </span><span class="lineNoCov">          0 :                 if (adev-&gt;mode_info.afmt[i]) {</span></a>
<a name="1830"><span class="lineNum">    1830 </span><span class="lineNoCov">          0 :                         adev-&gt;mode_info.afmt[i]-&gt;offset = dig_offsets[i];</span></a>
<a name="1831"><span class="lineNum">    1831 </span><span class="lineNoCov">          0 :                         adev-&gt;mode_info.afmt[i]-&gt;id = i;</span></a>
<a name="1832"><span class="lineNum">    1832 </span>            :                 } else {</a>
<a name="1833"><span class="lineNum">    1833 </span>            :                         int j;</a>
<a name="1834"><span class="lineNum">    1834 </span><span class="lineNoCov">          0 :                         for (j = 0; j &lt; i; j++) {</span></a>
<a name="1835"><span class="lineNum">    1835 </span><span class="lineNoCov">          0 :                                 kfree(adev-&gt;mode_info.afmt[j]);</span></a>
<a name="1836"><span class="lineNum">    1836 </span><span class="lineNoCov">          0 :                                 adev-&gt;mode_info.afmt[j] = NULL;</span></a>
<a name="1837"><span class="lineNum">    1837 </span>            :                         }</a>
<a name="1838"><span class="lineNum">    1838 </span>            :                         return -ENOMEM;</a>
<a name="1839"><span class="lineNum">    1839 </span>            :                 }</a>
<a name="1840"><span class="lineNum">    1840 </span>            :         }</a>
<a name="1841"><span class="lineNum">    1841 </span>            :         return 0;</a>
<a name="1842"><span class="lineNum">    1842 </span>            : }</a>
<a name="1843"><span class="lineNum">    1843 </span>            : </a>
<a name="1844"><span class="lineNum">    1844 </span>            : static void dce_v11_0_afmt_fini(struct amdgpu_device *adev)</a>
<a name="1845"><span class="lineNum">    1845 </span>            : {</a>
<a name="1846"><span class="lineNum">    1846 </span>            :         int i;</a>
<a name="1847"><span class="lineNum">    1847 </span>            : </a>
<a name="1848"><span class="lineNum">    1848 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; adev-&gt;mode_info.num_dig; i++) {</span></a>
<a name="1849"><span class="lineNum">    1849 </span><span class="lineNoCov">          0 :                 kfree(adev-&gt;mode_info.afmt[i]);</span></a>
<a name="1850"><span class="lineNum">    1850 </span><span class="lineNoCov">          0 :                 adev-&gt;mode_info.afmt[i] = NULL;</span></a>
<a name="1851"><span class="lineNum">    1851 </span>            :         }</a>
<a name="1852"><span class="lineNum">    1852 </span>            : }</a>
<a name="1853"><span class="lineNum">    1853 </span>            : </a>
<a name="1854"><span class="lineNum">    1854 </span>            : static const u32 vga_control_regs[6] =</a>
<a name="1855"><span class="lineNum">    1855 </span>            : {</a>
<a name="1856"><span class="lineNum">    1856 </span>            :         mmD1VGA_CONTROL,</a>
<a name="1857"><span class="lineNum">    1857 </span>            :         mmD2VGA_CONTROL,</a>
<a name="1858"><span class="lineNum">    1858 </span>            :         mmD3VGA_CONTROL,</a>
<a name="1859"><span class="lineNum">    1859 </span>            :         mmD4VGA_CONTROL,</a>
<a name="1860"><span class="lineNum">    1860 </span>            :         mmD5VGA_CONTROL,</a>
<a name="1861"><span class="lineNum">    1861 </span>            :         mmD6VGA_CONTROL,</a>
<a name="1862"><span class="lineNum">    1862 </span>            : };</a>
<a name="1863"><span class="lineNum">    1863 </span>            : </a>
<a name="1864"><span class="lineNum">    1864 </span><span class="lineNoCov">          0 : static void dce_v11_0_vga_enable(struct drm_crtc *crtc, bool enable)</span></a>
<a name="1865"><span class="lineNum">    1865 </span>            : {</a>
<a name="1866"><span class="lineNum">    1866 </span><span class="lineNoCov">          0 :         struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(crtc);</span></a>
<a name="1867"><span class="lineNum">    1867 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;dev;</span></a>
<a name="1868"><span class="lineNum">    1868 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = drm_to_adev(dev);</span></a>
<a name="1869"><span class="lineNum">    1869 </span>            :         u32 vga_control;</a>
<a name="1870"><span class="lineNum">    1870 </span>            : </a>
<a name="1871"><span class="lineNum">    1871 </span><span class="lineNoCov">          0 :         vga_control = RREG32(vga_control_regs[amdgpu_crtc-&gt;crtc_id]) &amp; ~1;</span></a>
<a name="1872"><span class="lineNum">    1872 </span><span class="lineNoCov">          0 :         if (enable)</span></a>
<a name="1873"><span class="lineNum">    1873 </span><span class="lineNoCov">          0 :                 WREG32(vga_control_regs[amdgpu_crtc-&gt;crtc_id], vga_control | 1);</span></a>
<a name="1874"><span class="lineNum">    1874 </span>            :         else</a>
<a name="1875"><span class="lineNum">    1875 </span><span class="lineNoCov">          0 :                 WREG32(vga_control_regs[amdgpu_crtc-&gt;crtc_id], vga_control);</span></a>
<a name="1876"><span class="lineNum">    1876 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1877"><span class="lineNum">    1877 </span>            : </a>
<a name="1878"><span class="lineNum">    1878 </span><span class="lineNoCov">          0 : static void dce_v11_0_grph_enable(struct drm_crtc *crtc, bool enable)</span></a>
<a name="1879"><span class="lineNum">    1879 </span>            : {</a>
<a name="1880"><span class="lineNum">    1880 </span><span class="lineNoCov">          0 :         struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(crtc);</span></a>
<a name="1881"><span class="lineNum">    1881 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;dev;</span></a>
<a name="1882"><span class="lineNum">    1882 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = drm_to_adev(dev);</span></a>
<a name="1883"><span class="lineNum">    1883 </span>            : </a>
<a name="1884"><span class="lineNum">    1884 </span><span class="lineNoCov">          0 :         if (enable)</span></a>
<a name="1885"><span class="lineNum">    1885 </span><span class="lineNoCov">          0 :                 WREG32(mmGRPH_ENABLE + amdgpu_crtc-&gt;crtc_offset, 1);</span></a>
<a name="1886"><span class="lineNum">    1886 </span>            :         else</a>
<a name="1887"><span class="lineNum">    1887 </span><span class="lineNoCov">          0 :                 WREG32(mmGRPH_ENABLE + amdgpu_crtc-&gt;crtc_offset, 0);</span></a>
<a name="1888"><span class="lineNum">    1888 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1889"><span class="lineNum">    1889 </span>            : </a>
<a name="1890"><span class="lineNum">    1890 </span><span class="lineNoCov">          0 : static int dce_v11_0_crtc_do_set_base(struct drm_crtc *crtc,</span></a>
<a name="1891"><span class="lineNum">    1891 </span>            :                                      struct drm_framebuffer *fb,</a>
<a name="1892"><span class="lineNum">    1892 </span>            :                                      int x, int y, int atomic)</a>
<a name="1893"><span class="lineNum">    1893 </span>            : {</a>
<a name="1894"><span class="lineNum">    1894 </span><span class="lineNoCov">          0 :         struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(crtc);</span></a>
<a name="1895"><span class="lineNum">    1895 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;dev;</span></a>
<a name="1896"><span class="lineNum">    1896 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = drm_to_adev(dev);</span></a>
<a name="1897"><span class="lineNum">    1897 </span>            :         struct drm_framebuffer *target_fb;</a>
<a name="1898"><span class="lineNum">    1898 </span>            :         struct drm_gem_object *obj;</a>
<a name="1899"><span class="lineNum">    1899 </span>            :         struct amdgpu_bo *abo;</a>
<a name="1900"><span class="lineNum">    1900 </span>            :         uint64_t fb_location, tiling_flags;</a>
<a name="1901"><span class="lineNum">    1901 </span>            :         uint32_t fb_format, fb_pitch_pixels;</a>
<a name="1902"><span class="lineNum">    1902 </span><span class="lineNoCov">          0 :         u32 fb_swap = REG_SET_FIELD(0, GRPH_SWAP_CNTL, GRPH_ENDIAN_SWAP, ENDIAN_NONE);</span></a>
<a name="1903"><span class="lineNum">    1903 </span>            :         u32 pipe_config;</a>
<a name="1904"><span class="lineNum">    1904 </span>            :         u32 tmp, viewport_w, viewport_h;</a>
<a name="1905"><span class="lineNum">    1905 </span>            :         int r;</a>
<a name="1906"><span class="lineNum">    1906 </span><span class="lineNoCov">          0 :         bool bypass_lut = false;</span></a>
<a name="1907"><span class="lineNum">    1907 </span>            : </a>
<a name="1908"><span class="lineNum">    1908 </span>            :         /* no fb bound */</a>
<a name="1909"><span class="lineNum">    1909 </span><span class="lineNoCov">          0 :         if (!atomic &amp;&amp; !crtc-&gt;primary-&gt;fb) {</span></a>
<a name="1910"><span class="lineNum">    1910 </span><span class="lineNoCov">          0 :                 DRM_DEBUG_KMS(&quot;No FB bound\n&quot;);</span></a>
<a name="1911"><span class="lineNum">    1911 </span><span class="lineNoCov">          0 :                 return 0;</span></a>
<a name="1912"><span class="lineNum">    1912 </span>            :         }</a>
<a name="1913"><span class="lineNum">    1913 </span>            : </a>
<a name="1914"><span class="lineNum">    1914 </span><span class="lineNoCov">          0 :         if (atomic)</span></a>
<a name="1915"><span class="lineNum">    1915 </span>            :                 target_fb = fb;</a>
<a name="1916"><span class="lineNum">    1916 </span>            :         else</a>
<a name="1917"><span class="lineNum">    1917 </span><span class="lineNoCov">          0 :                 target_fb = crtc-&gt;primary-&gt;fb;</span></a>
<a name="1918"><span class="lineNum">    1918 </span>            : </a>
<a name="1919"><span class="lineNum">    1919 </span>            :         /* If atomic, assume fb object is pinned &amp; idle &amp; fenced and</a>
<a name="1920"><span class="lineNum">    1920 </span>            :          * just update base pointers</a>
<a name="1921"><span class="lineNum">    1921 </span>            :          */</a>
<a name="1922"><span class="lineNum">    1922 </span><span class="lineNoCov">          0 :         obj = target_fb-&gt;obj[0];</span></a>
<a name="1923"><span class="lineNum">    1923 </span><span class="lineNoCov">          0 :         abo = gem_to_amdgpu_bo(obj);</span></a>
<a name="1924"><span class="lineNum">    1924 </span><span class="lineNoCov">          0 :         r = amdgpu_bo_reserve(abo, false);</span></a>
<a name="1925"><span class="lineNum">    1925 </span><span class="lineNoCov">          0 :         if (unlikely(r != 0))</span></a>
<a name="1926"><span class="lineNum">    1926 </span>            :                 return r;</a>
<a name="1927"><span class="lineNum">    1927 </span>            : </a>
<a name="1928"><span class="lineNum">    1928 </span><span class="lineNoCov">          0 :         if (!atomic) {</span></a>
<a name="1929"><span class="lineNum">    1929 </span><span class="lineNoCov">          0 :                 r = amdgpu_bo_pin(abo, AMDGPU_GEM_DOMAIN_VRAM);</span></a>
<a name="1930"><span class="lineNum">    1930 </span><span class="lineNoCov">          0 :                 if (unlikely(r != 0)) {</span></a>
<a name="1931"><span class="lineNum">    1931 </span><span class="lineNoCov">          0 :                         amdgpu_bo_unreserve(abo);</span></a>
<a name="1932"><span class="lineNum">    1932 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span></a>
<a name="1933"><span class="lineNum">    1933 </span>            :                 }</a>
<a name="1934"><span class="lineNum">    1934 </span>            :         }</a>
<a name="1935"><span class="lineNum">    1935 </span><span class="lineNoCov">          0 :         fb_location = amdgpu_bo_gpu_offset(abo);</span></a>
<a name="1936"><span class="lineNum">    1936 </span>            : </a>
<a name="1937"><span class="lineNum">    1937 </span><span class="lineNoCov">          0 :         amdgpu_bo_get_tiling_flags(abo, &amp;tiling_flags);</span></a>
<a name="1938"><span class="lineNum">    1938 </span><span class="lineNoCov">          0 :         amdgpu_bo_unreserve(abo);</span></a>
<a name="1939"><span class="lineNum">    1939 </span>            : </a>
<a name="1940"><span class="lineNum">    1940 </span><span class="lineNoCov">          0 :         pipe_config = AMDGPU_TILING_GET(tiling_flags, PIPE_CONFIG);</span></a>
<a name="1941"><span class="lineNum">    1941 </span>            : </a>
<a name="1942"><span class="lineNum">    1942 </span><span class="lineNoCov">          0 :         switch (target_fb-&gt;format-&gt;format) {</span></a>
<a name="1943"><span class="lineNum">    1943 </span>            :         case DRM_FORMAT_C8:</a>
<a name="1944"><span class="lineNum">    1944 </span>            :                 fb_format = REG_SET_FIELD(0, GRPH_CONTROL, GRPH_DEPTH, 0);</a>
<a name="1945"><span class="lineNum">    1945 </span>            :                 fb_format = REG_SET_FIELD(fb_format, GRPH_CONTROL, GRPH_FORMAT, 0);</a>
<a name="1946"><span class="lineNum">    1946 </span>            :                 break;</a>
<a name="1947"><span class="lineNum">    1947 </span>            :         case DRM_FORMAT_XRGB4444:</a>
<a name="1948"><span class="lineNum">    1948 </span>            :         case DRM_FORMAT_ARGB4444:</a>
<a name="1949"><span class="lineNum">    1949 </span><span class="lineNoCov">          0 :                 fb_format = REG_SET_FIELD(0, GRPH_CONTROL, GRPH_DEPTH, 1);</span></a>
<a name="1950"><span class="lineNum">    1950 </span><span class="lineNoCov">          0 :                 fb_format = REG_SET_FIELD(fb_format, GRPH_CONTROL, GRPH_FORMAT, 2);</span></a>
<a name="1951"><span class="lineNum">    1951 </span>            : #ifdef __BIG_ENDIAN</a>
<a name="1952"><span class="lineNum">    1952 </span>            :                 fb_swap = REG_SET_FIELD(fb_swap, GRPH_SWAP_CNTL, GRPH_ENDIAN_SWAP,</a>
<a name="1953"><span class="lineNum">    1953 </span>            :                                         ENDIAN_8IN16);</a>
<a name="1954"><span class="lineNum">    1954 </span>            : #endif</a>
<a name="1955"><span class="lineNum">    1955 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="1956"><span class="lineNum">    1956 </span>            :         case DRM_FORMAT_XRGB1555:</a>
<a name="1957"><span class="lineNum">    1957 </span>            :         case DRM_FORMAT_ARGB1555:</a>
<a name="1958"><span class="lineNum">    1958 </span><span class="lineNoCov">          0 :                 fb_format = REG_SET_FIELD(0, GRPH_CONTROL, GRPH_DEPTH, 1);</span></a>
<a name="1959"><span class="lineNum">    1959 </span><span class="lineNoCov">          0 :                 fb_format = REG_SET_FIELD(fb_format, GRPH_CONTROL, GRPH_FORMAT, 0);</span></a>
<a name="1960"><span class="lineNum">    1960 </span>            : #ifdef __BIG_ENDIAN</a>
<a name="1961"><span class="lineNum">    1961 </span>            :                 fb_swap = REG_SET_FIELD(fb_swap, GRPH_SWAP_CNTL, GRPH_ENDIAN_SWAP,</a>
<a name="1962"><span class="lineNum">    1962 </span>            :                                         ENDIAN_8IN16);</a>
<a name="1963"><span class="lineNum">    1963 </span>            : #endif</a>
<a name="1964"><span class="lineNum">    1964 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="1965"><span class="lineNum">    1965 </span>            :         case DRM_FORMAT_BGRX5551:</a>
<a name="1966"><span class="lineNum">    1966 </span>            :         case DRM_FORMAT_BGRA5551:</a>
<a name="1967"><span class="lineNum">    1967 </span><span class="lineNoCov">          0 :                 fb_format = REG_SET_FIELD(0, GRPH_CONTROL, GRPH_DEPTH, 1);</span></a>
<a name="1968"><span class="lineNum">    1968 </span><span class="lineNoCov">          0 :                 fb_format = REG_SET_FIELD(fb_format, GRPH_CONTROL, GRPH_FORMAT, 5);</span></a>
<a name="1969"><span class="lineNum">    1969 </span>            : #ifdef __BIG_ENDIAN</a>
<a name="1970"><span class="lineNum">    1970 </span>            :                 fb_swap = REG_SET_FIELD(fb_swap, GRPH_SWAP_CNTL, GRPH_ENDIAN_SWAP,</a>
<a name="1971"><span class="lineNum">    1971 </span>            :                                         ENDIAN_8IN16);</a>
<a name="1972"><span class="lineNum">    1972 </span>            : #endif</a>
<a name="1973"><span class="lineNum">    1973 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="1974"><span class="lineNum">    1974 </span>            :         case DRM_FORMAT_RGB565:</a>
<a name="1975"><span class="lineNum">    1975 </span><span class="lineNoCov">          0 :                 fb_format = REG_SET_FIELD(0, GRPH_CONTROL, GRPH_DEPTH, 1);</span></a>
<a name="1976"><span class="lineNum">    1976 </span><span class="lineNoCov">          0 :                 fb_format = REG_SET_FIELD(fb_format, GRPH_CONTROL, GRPH_FORMAT, 1);</span></a>
<a name="1977"><span class="lineNum">    1977 </span>            : #ifdef __BIG_ENDIAN</a>
<a name="1978"><span class="lineNum">    1978 </span>            :                 fb_swap = REG_SET_FIELD(fb_swap, GRPH_SWAP_CNTL, GRPH_ENDIAN_SWAP,</a>
<a name="1979"><span class="lineNum">    1979 </span>            :                                         ENDIAN_8IN16);</a>
<a name="1980"><span class="lineNum">    1980 </span>            : #endif</a>
<a name="1981"><span class="lineNum">    1981 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="1982"><span class="lineNum">    1982 </span>            :         case DRM_FORMAT_XRGB8888:</a>
<a name="1983"><span class="lineNum">    1983 </span>            :         case DRM_FORMAT_ARGB8888:</a>
<a name="1984"><span class="lineNum">    1984 </span><span class="lineNoCov">          0 :                 fb_format = REG_SET_FIELD(0, GRPH_CONTROL, GRPH_DEPTH, 2);</span></a>
<a name="1985"><span class="lineNum">    1985 </span><span class="lineNoCov">          0 :                 fb_format = REG_SET_FIELD(fb_format, GRPH_CONTROL, GRPH_FORMAT, 0);</span></a>
<a name="1986"><span class="lineNum">    1986 </span>            : #ifdef __BIG_ENDIAN</a>
<a name="1987"><span class="lineNum">    1987 </span>            :                 fb_swap = REG_SET_FIELD(fb_swap, GRPH_SWAP_CNTL, GRPH_ENDIAN_SWAP,</a>
<a name="1988"><span class="lineNum">    1988 </span>            :                                         ENDIAN_8IN32);</a>
<a name="1989"><span class="lineNum">    1989 </span>            : #endif</a>
<a name="1990"><span class="lineNum">    1990 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="1991"><span class="lineNum">    1991 </span>            :         case DRM_FORMAT_XRGB2101010:</a>
<a name="1992"><span class="lineNum">    1992 </span>            :         case DRM_FORMAT_ARGB2101010:</a>
<a name="1993"><span class="lineNum">    1993 </span><span class="lineNoCov">          0 :                 fb_format = REG_SET_FIELD(0, GRPH_CONTROL, GRPH_DEPTH, 2);</span></a>
<a name="1994"><span class="lineNum">    1994 </span><span class="lineNoCov">          0 :                 fb_format = REG_SET_FIELD(fb_format, GRPH_CONTROL, GRPH_FORMAT, 1);</span></a>
<a name="1995"><span class="lineNum">    1995 </span>            : #ifdef __BIG_ENDIAN</a>
<a name="1996"><span class="lineNum">    1996 </span>            :                 fb_swap = REG_SET_FIELD(fb_swap, GRPH_SWAP_CNTL, GRPH_ENDIAN_SWAP,</a>
<a name="1997"><span class="lineNum">    1997 </span>            :                                         ENDIAN_8IN32);</a>
<a name="1998"><span class="lineNum">    1998 </span>            : #endif</a>
<a name="1999"><span class="lineNum">    1999 </span>            :                 /* Greater 8 bpc fb needs to bypass hw-lut to retain precision */</a>
<a name="2000"><span class="lineNum">    2000 </span><span class="lineNoCov">          0 :                 bypass_lut = true;</span></a>
<a name="2001"><span class="lineNum">    2001 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="2002"><span class="lineNum">    2002 </span>            :         case DRM_FORMAT_BGRX1010102:</a>
<a name="2003"><span class="lineNum">    2003 </span>            :         case DRM_FORMAT_BGRA1010102:</a>
<a name="2004"><span class="lineNum">    2004 </span><span class="lineNoCov">          0 :                 fb_format = REG_SET_FIELD(0, GRPH_CONTROL, GRPH_DEPTH, 2);</span></a>
<a name="2005"><span class="lineNum">    2005 </span><span class="lineNoCov">          0 :                 fb_format = REG_SET_FIELD(fb_format, GRPH_CONTROL, GRPH_FORMAT, 4);</span></a>
<a name="2006"><span class="lineNum">    2006 </span>            : #ifdef __BIG_ENDIAN</a>
<a name="2007"><span class="lineNum">    2007 </span>            :                 fb_swap = REG_SET_FIELD(fb_swap, GRPH_SWAP_CNTL, GRPH_ENDIAN_SWAP,</a>
<a name="2008"><span class="lineNum">    2008 </span>            :                                         ENDIAN_8IN32);</a>
<a name="2009"><span class="lineNum">    2009 </span>            : #endif</a>
<a name="2010"><span class="lineNum">    2010 </span>            :                 /* Greater 8 bpc fb needs to bypass hw-lut to retain precision */</a>
<a name="2011"><span class="lineNum">    2011 </span><span class="lineNoCov">          0 :                 bypass_lut = true;</span></a>
<a name="2012"><span class="lineNum">    2012 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="2013"><span class="lineNum">    2013 </span>            :         case DRM_FORMAT_XBGR8888:</a>
<a name="2014"><span class="lineNum">    2014 </span>            :         case DRM_FORMAT_ABGR8888:</a>
<a name="2015"><span class="lineNum">    2015 </span><span class="lineNoCov">          0 :                 fb_format = REG_SET_FIELD(0, GRPH_CONTROL, GRPH_DEPTH, 2);</span></a>
<a name="2016"><span class="lineNum">    2016 </span><span class="lineNoCov">          0 :                 fb_format = REG_SET_FIELD(fb_format, GRPH_CONTROL, GRPH_FORMAT, 0);</span></a>
<a name="2017"><span class="lineNum">    2017 </span><span class="lineNoCov">          0 :                 fb_swap = REG_SET_FIELD(fb_swap, GRPH_SWAP_CNTL, GRPH_RED_CROSSBAR, 2);</span></a>
<a name="2018"><span class="lineNum">    2018 </span><span class="lineNoCov">          0 :                 fb_swap = REG_SET_FIELD(fb_swap, GRPH_SWAP_CNTL, GRPH_BLUE_CROSSBAR, 2);</span></a>
<a name="2019"><span class="lineNum">    2019 </span>            : #ifdef __BIG_ENDIAN</a>
<a name="2020"><span class="lineNum">    2020 </span>            :                 fb_swap = REG_SET_FIELD(fb_swap, GRPH_SWAP_CNTL, GRPH_ENDIAN_SWAP,</a>
<a name="2021"><span class="lineNum">    2021 </span>            :                                         ENDIAN_8IN32);</a>
<a name="2022"><span class="lineNum">    2022 </span>            : #endif</a>
<a name="2023"><span class="lineNum">    2023 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="2024"><span class="lineNum">    2024 </span>            :         default:</a>
<a name="2025"><span class="lineNum">    2025 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;Unsupported screen format %p4cc\n&quot;,</span></a>
<a name="2026"><span class="lineNum">    2026 </span>            :                           &amp;target_fb-&gt;format-&gt;format);</a>
<a name="2027"><span class="lineNum">    2027 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span></a>
<a name="2028"><span class="lineNum">    2028 </span>            :         }</a>
<a name="2029"><span class="lineNum">    2029 </span>            : </a>
<a name="2030"><span class="lineNum">    2030 </span><span class="lineNoCov">          0 :         if (AMDGPU_TILING_GET(tiling_flags, ARRAY_MODE) == ARRAY_2D_TILED_THIN1) {</span></a>
<a name="2031"><span class="lineNum">    2031 </span>            :                 unsigned bankw, bankh, mtaspect, tile_split, num_banks;</a>
<a name="2032"><span class="lineNum">    2032 </span>            : </a>
<a name="2033"><span class="lineNum">    2033 </span><span class="lineNoCov">          0 :                 bankw = AMDGPU_TILING_GET(tiling_flags, BANK_WIDTH);</span></a>
<a name="2034"><span class="lineNum">    2034 </span><span class="lineNoCov">          0 :                 bankh = AMDGPU_TILING_GET(tiling_flags, BANK_HEIGHT);</span></a>
<a name="2035"><span class="lineNum">    2035 </span><span class="lineNoCov">          0 :                 mtaspect = AMDGPU_TILING_GET(tiling_flags, MACRO_TILE_ASPECT);</span></a>
<a name="2036"><span class="lineNum">    2036 </span><span class="lineNoCov">          0 :                 tile_split = AMDGPU_TILING_GET(tiling_flags, TILE_SPLIT);</span></a>
<a name="2037"><span class="lineNum">    2037 </span><span class="lineNoCov">          0 :                 num_banks = AMDGPU_TILING_GET(tiling_flags, NUM_BANKS);</span></a>
<a name="2038"><span class="lineNum">    2038 </span>            : </a>
<a name="2039"><span class="lineNum">    2039 </span><span class="lineNoCov">          0 :                 fb_format = REG_SET_FIELD(fb_format, GRPH_CONTROL, GRPH_NUM_BANKS, num_banks);</span></a>
<a name="2040"><span class="lineNum">    2040 </span><span class="lineNoCov">          0 :                 fb_format = REG_SET_FIELD(fb_format, GRPH_CONTROL, GRPH_ARRAY_MODE,</span></a>
<a name="2041"><span class="lineNum">    2041 </span>            :                                           ARRAY_2D_TILED_THIN1);</a>
<a name="2042"><span class="lineNum">    2042 </span><span class="lineNoCov">          0 :                 fb_format = REG_SET_FIELD(fb_format, GRPH_CONTROL, GRPH_TILE_SPLIT,</span></a>
<a name="2043"><span class="lineNum">    2043 </span>            :                                           tile_split);</a>
<a name="2044"><span class="lineNum">    2044 </span><span class="lineNoCov">          0 :                 fb_format = REG_SET_FIELD(fb_format, GRPH_CONTROL, GRPH_BANK_WIDTH, bankw);</span></a>
<a name="2045"><span class="lineNum">    2045 </span><span class="lineNoCov">          0 :                 fb_format = REG_SET_FIELD(fb_format, GRPH_CONTROL, GRPH_BANK_HEIGHT, bankh);</span></a>
<a name="2046"><span class="lineNum">    2046 </span><span class="lineNoCov">          0 :                 fb_format = REG_SET_FIELD(fb_format, GRPH_CONTROL, GRPH_MACRO_TILE_ASPECT,</span></a>
<a name="2047"><span class="lineNum">    2047 </span>            :                                           mtaspect);</a>
<a name="2048"><span class="lineNum">    2048 </span><span class="lineNoCov">          0 :                 fb_format = REG_SET_FIELD(fb_format, GRPH_CONTROL, GRPH_MICRO_TILE_MODE,</span></a>
<a name="2049"><span class="lineNum">    2049 </span>            :                                           ADDR_SURF_MICRO_TILING_DISPLAY);</a>
<a name="2050"><span class="lineNum">    2050 </span><span class="lineNoCov">          0 :         } else if (AMDGPU_TILING_GET(tiling_flags, ARRAY_MODE) == ARRAY_1D_TILED_THIN1) {</span></a>
<a name="2051"><span class="lineNum">    2051 </span><span class="lineNoCov">          0 :                 fb_format = REG_SET_FIELD(fb_format, GRPH_CONTROL, GRPH_ARRAY_MODE,</span></a>
<a name="2052"><span class="lineNum">    2052 </span>            :                                           ARRAY_1D_TILED_THIN1);</a>
<a name="2053"><span class="lineNum">    2053 </span>            :         }</a>
<a name="2054"><span class="lineNum">    2054 </span>            : </a>
<a name="2055"><span class="lineNum">    2055 </span><span class="lineNoCov">          0 :         fb_format = REG_SET_FIELD(fb_format, GRPH_CONTROL, GRPH_PIPE_CONFIG,</span></a>
<a name="2056"><span class="lineNum">    2056 </span>            :                                   pipe_config);</a>
<a name="2057"><span class="lineNum">    2057 </span>            : </a>
<a name="2058"><span class="lineNum">    2058 </span><span class="lineNoCov">          0 :         dce_v11_0_vga_enable(crtc, false);</span></a>
<a name="2059"><span class="lineNum">    2059 </span>            : </a>
<a name="2060"><span class="lineNum">    2060 </span>            :         /* Make sure surface address is updated at vertical blank rather than</a>
<a name="2061"><span class="lineNum">    2061 </span>            :          * horizontal blank</a>
<a name="2062"><span class="lineNum">    2062 </span>            :          */</a>
<a name="2063"><span class="lineNum">    2063 </span><span class="lineNoCov">          0 :         tmp = RREG32(mmGRPH_FLIP_CONTROL + amdgpu_crtc-&gt;crtc_offset);</span></a>
<a name="2064"><span class="lineNum">    2064 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, GRPH_FLIP_CONTROL,</span></a>
<a name="2065"><span class="lineNum">    2065 </span>            :                             GRPH_SURFACE_UPDATE_H_RETRACE_EN, 0);</a>
<a name="2066"><span class="lineNum">    2066 </span><span class="lineNoCov">          0 :         WREG32(mmGRPH_FLIP_CONTROL + amdgpu_crtc-&gt;crtc_offset, tmp);</span></a>
<a name="2067"><span class="lineNum">    2067 </span>            : </a>
<a name="2068"><span class="lineNum">    2068 </span><span class="lineNoCov">          0 :         WREG32(mmGRPH_PRIMARY_SURFACE_ADDRESS_HIGH + amdgpu_crtc-&gt;crtc_offset,</span></a>
<a name="2069"><span class="lineNum">    2069 </span>            :                upper_32_bits(fb_location));</a>
<a name="2070"><span class="lineNum">    2070 </span><span class="lineNoCov">          0 :         WREG32(mmGRPH_SECONDARY_SURFACE_ADDRESS_HIGH + amdgpu_crtc-&gt;crtc_offset,</span></a>
<a name="2071"><span class="lineNum">    2071 </span>            :                upper_32_bits(fb_location));</a>
<a name="2072"><span class="lineNum">    2072 </span><span class="lineNoCov">          0 :         WREG32(mmGRPH_PRIMARY_SURFACE_ADDRESS + amdgpu_crtc-&gt;crtc_offset,</span></a>
<a name="2073"><span class="lineNum">    2073 </span>            :                (u32)fb_location &amp; GRPH_PRIMARY_SURFACE_ADDRESS__GRPH_PRIMARY_SURFACE_ADDRESS_MASK);</a>
<a name="2074"><span class="lineNum">    2074 </span><span class="lineNoCov">          0 :         WREG32(mmGRPH_SECONDARY_SURFACE_ADDRESS + amdgpu_crtc-&gt;crtc_offset,</span></a>
<a name="2075"><span class="lineNum">    2075 </span>            :                (u32) fb_location &amp; GRPH_SECONDARY_SURFACE_ADDRESS__GRPH_SECONDARY_SURFACE_ADDRESS_MASK);</a>
<a name="2076"><span class="lineNum">    2076 </span><span class="lineNoCov">          0 :         WREG32(mmGRPH_CONTROL + amdgpu_crtc-&gt;crtc_offset, fb_format);</span></a>
<a name="2077"><span class="lineNum">    2077 </span><span class="lineNoCov">          0 :         WREG32(mmGRPH_SWAP_CNTL + amdgpu_crtc-&gt;crtc_offset, fb_swap);</span></a>
<a name="2078"><span class="lineNum">    2078 </span>            : </a>
<a name="2079"><span class="lineNum">    2079 </span>            :         /*</a>
<a name="2080"><span class="lineNum">    2080 </span>            :          * The LUT only has 256 slots for indexing by a 8 bpc fb. Bypass the LUT</a>
<a name="2081"><span class="lineNum">    2081 </span>            :          * for &gt; 8 bpc scanout to avoid truncation of fb indices to 8 msb's, to</a>
<a name="2082"><span class="lineNum">    2082 </span>            :          * retain the full precision throughout the pipeline.</a>
<a name="2083"><span class="lineNum">    2083 </span>            :          */</a>
<a name="2084"><span class="lineNum">    2084 </span><span class="lineNoCov">          0 :         tmp = RREG32(mmGRPH_LUT_10BIT_BYPASS + amdgpu_crtc-&gt;crtc_offset);</span></a>
<a name="2085"><span class="lineNum">    2085 </span><span class="lineNoCov">          0 :         if (bypass_lut)</span></a>
<a name="2086"><span class="lineNum">    2086 </span><span class="lineNoCov">          0 :                 tmp = REG_SET_FIELD(tmp, GRPH_LUT_10BIT_BYPASS, GRPH_LUT_10BIT_BYPASS_EN, 1);</span></a>
<a name="2087"><span class="lineNum">    2087 </span>            :         else</a>
<a name="2088"><span class="lineNum">    2088 </span><span class="lineNoCov">          0 :                 tmp = REG_SET_FIELD(tmp, GRPH_LUT_10BIT_BYPASS, GRPH_LUT_10BIT_BYPASS_EN, 0);</span></a>
<a name="2089"><span class="lineNum">    2089 </span><span class="lineNoCov">          0 :         WREG32(mmGRPH_LUT_10BIT_BYPASS + amdgpu_crtc-&gt;crtc_offset, tmp);</span></a>
<a name="2090"><span class="lineNum">    2090 </span>            : </a>
<a name="2091"><span class="lineNum">    2091 </span><span class="lineNoCov">          0 :         if (bypass_lut)</span></a>
<a name="2092"><span class="lineNum">    2092 </span><span class="lineNoCov">          0 :                 DRM_DEBUG_KMS(&quot;Bypassing hardware LUT due to 10 bit fb scanout.\n&quot;);</span></a>
<a name="2093"><span class="lineNum">    2093 </span>            : </a>
<a name="2094"><span class="lineNum">    2094 </span><span class="lineNoCov">          0 :         WREG32(mmGRPH_SURFACE_OFFSET_X + amdgpu_crtc-&gt;crtc_offset, 0);</span></a>
<a name="2095"><span class="lineNum">    2095 </span><span class="lineNoCov">          0 :         WREG32(mmGRPH_SURFACE_OFFSET_Y + amdgpu_crtc-&gt;crtc_offset, 0);</span></a>
<a name="2096"><span class="lineNum">    2096 </span><span class="lineNoCov">          0 :         WREG32(mmGRPH_X_START + amdgpu_crtc-&gt;crtc_offset, 0);</span></a>
<a name="2097"><span class="lineNum">    2097 </span><span class="lineNoCov">          0 :         WREG32(mmGRPH_Y_START + amdgpu_crtc-&gt;crtc_offset, 0);</span></a>
<a name="2098"><span class="lineNum">    2098 </span><span class="lineNoCov">          0 :         WREG32(mmGRPH_X_END + amdgpu_crtc-&gt;crtc_offset, target_fb-&gt;width);</span></a>
<a name="2099"><span class="lineNum">    2099 </span><span class="lineNoCov">          0 :         WREG32(mmGRPH_Y_END + amdgpu_crtc-&gt;crtc_offset, target_fb-&gt;height);</span></a>
<a name="2100"><span class="lineNum">    2100 </span>            : </a>
<a name="2101"><span class="lineNum">    2101 </span><span class="lineNoCov">          0 :         fb_pitch_pixels = target_fb-&gt;pitches[0] / target_fb-&gt;format-&gt;cpp[0];</span></a>
<a name="2102"><span class="lineNum">    2102 </span><span class="lineNoCov">          0 :         WREG32(mmGRPH_PITCH + amdgpu_crtc-&gt;crtc_offset, fb_pitch_pixels);</span></a>
<a name="2103"><span class="lineNum">    2103 </span>            : </a>
<a name="2104"><span class="lineNum">    2104 </span><span class="lineNoCov">          0 :         dce_v11_0_grph_enable(crtc, true);</span></a>
<a name="2105"><span class="lineNum">    2105 </span>            : </a>
<a name="2106"><span class="lineNum">    2106 </span><span class="lineNoCov">          0 :         WREG32(mmLB_DESKTOP_HEIGHT + amdgpu_crtc-&gt;crtc_offset,</span></a>
<a name="2107"><span class="lineNum">    2107 </span>            :                target_fb-&gt;height);</a>
<a name="2108"><span class="lineNum">    2108 </span>            : </a>
<a name="2109"><span class="lineNum">    2109 </span><span class="lineNoCov">          0 :         x &amp;= ~3;</span></a>
<a name="2110"><span class="lineNum">    2110 </span><span class="lineNoCov">          0 :         y &amp;= ~1;</span></a>
<a name="2111"><span class="lineNum">    2111 </span><span class="lineNoCov">          0 :         WREG32(mmVIEWPORT_START + amdgpu_crtc-&gt;crtc_offset,</span></a>
<a name="2112"><span class="lineNum">    2112 </span>            :                (x &lt;&lt; 16) | y);</a>
<a name="2113"><span class="lineNum">    2113 </span><span class="lineNoCov">          0 :         viewport_w = crtc-&gt;mode.hdisplay;</span></a>
<a name="2114"><span class="lineNum">    2114 </span><span class="lineNoCov">          0 :         viewport_h = (crtc-&gt;mode.vdisplay + 1) &amp; ~1;</span></a>
<a name="2115"><span class="lineNum">    2115 </span><span class="lineNoCov">          0 :         WREG32(mmVIEWPORT_SIZE + amdgpu_crtc-&gt;crtc_offset,</span></a>
<a name="2116"><span class="lineNum">    2116 </span>            :                (viewport_w &lt;&lt; 16) | viewport_h);</a>
<a name="2117"><span class="lineNum">    2117 </span>            : </a>
<a name="2118"><span class="lineNum">    2118 </span>            :         /* set pageflip to happen anywhere in vblank interval */</a>
<a name="2119"><span class="lineNum">    2119 </span><span class="lineNoCov">          0 :         WREG32(mmCRTC_MASTER_UPDATE_MODE + amdgpu_crtc-&gt;crtc_offset, 0);</span></a>
<a name="2120"><span class="lineNum">    2120 </span>            : </a>
<a name="2121"><span class="lineNum">    2121 </span><span class="lineNoCov">          0 :         if (!atomic &amp;&amp; fb &amp;&amp; fb != crtc-&gt;primary-&gt;fb) {</span></a>
<a name="2122"><span class="lineNum">    2122 </span><span class="lineNoCov">          0 :                 abo = gem_to_amdgpu_bo(fb-&gt;obj[0]);</span></a>
<a name="2123"><span class="lineNum">    2123 </span><span class="lineNoCov">          0 :                 r = amdgpu_bo_reserve(abo, true);</span></a>
<a name="2124"><span class="lineNum">    2124 </span><span class="lineNoCov">          0 :                 if (unlikely(r != 0))</span></a>
<a name="2125"><span class="lineNum">    2125 </span>            :                         return r;</a>
<a name="2126"><span class="lineNum">    2126 </span><span class="lineNoCov">          0 :                 amdgpu_bo_unpin(abo);</span></a>
<a name="2127"><span class="lineNum">    2127 </span>            :                 amdgpu_bo_unreserve(abo);</a>
<a name="2128"><span class="lineNum">    2128 </span>            :         }</a>
<a name="2129"><span class="lineNum">    2129 </span>            : </a>
<a name="2130"><span class="lineNum">    2130 </span>            :         /* Bytes per pixel may have changed */</a>
<a name="2131"><span class="lineNum">    2131 </span><span class="lineNoCov">          0 :         dce_v11_0_bandwidth_update(adev);</span></a>
<a name="2132"><span class="lineNum">    2132 </span>            : </a>
<a name="2133"><span class="lineNum">    2133 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="2134"><span class="lineNum">    2134 </span>            : }</a>
<a name="2135"><span class="lineNum">    2135 </span>            : </a>
<a name="2136"><span class="lineNum">    2136 </span><span class="lineNoCov">          0 : static void dce_v11_0_set_interleave(struct drm_crtc *crtc,</span></a>
<a name="2137"><span class="lineNum">    2137 </span>            :                                      struct drm_display_mode *mode)</a>
<a name="2138"><span class="lineNum">    2138 </span>            : {</a>
<a name="2139"><span class="lineNum">    2139 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;dev;</span></a>
<a name="2140"><span class="lineNum">    2140 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = drm_to_adev(dev);</span></a>
<a name="2141"><span class="lineNum">    2141 </span><span class="lineNoCov">          0 :         struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(crtc);</span></a>
<a name="2142"><span class="lineNum">    2142 </span>            :         u32 tmp;</a>
<a name="2143"><span class="lineNum">    2143 </span>            : </a>
<a name="2144"><span class="lineNum">    2144 </span><span class="lineNoCov">          0 :         tmp = RREG32(mmLB_DATA_FORMAT + amdgpu_crtc-&gt;crtc_offset);</span></a>
<a name="2145"><span class="lineNum">    2145 </span><span class="lineNoCov">          0 :         if (mode-&gt;flags &amp; DRM_MODE_FLAG_INTERLACE)</span></a>
<a name="2146"><span class="lineNum">    2146 </span><span class="lineNoCov">          0 :                 tmp = REG_SET_FIELD(tmp, LB_DATA_FORMAT, INTERLEAVE_EN, 1);</span></a>
<a name="2147"><span class="lineNum">    2147 </span>            :         else</a>
<a name="2148"><span class="lineNum">    2148 </span><span class="lineNoCov">          0 :                 tmp = REG_SET_FIELD(tmp, LB_DATA_FORMAT, INTERLEAVE_EN, 0);</span></a>
<a name="2149"><span class="lineNum">    2149 </span><span class="lineNoCov">          0 :         WREG32(mmLB_DATA_FORMAT + amdgpu_crtc-&gt;crtc_offset, tmp);</span></a>
<a name="2150"><span class="lineNum">    2150 </span><span class="lineNoCov">          0 : }</span></a>
<a name="2151"><span class="lineNum">    2151 </span>            : </a>
<a name="2152"><span class="lineNum">    2152 </span><span class="lineNoCov">          0 : static void dce_v11_0_crtc_load_lut(struct drm_crtc *crtc)</span></a>
<a name="2153"><span class="lineNum">    2153 </span>            : {</a>
<a name="2154"><span class="lineNum">    2154 </span><span class="lineNoCov">          0 :         struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(crtc);</span></a>
<a name="2155"><span class="lineNum">    2155 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;dev;</span></a>
<a name="2156"><span class="lineNum">    2156 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = drm_to_adev(dev);</span></a>
<a name="2157"><span class="lineNum">    2157 </span>            :         u16 *r, *g, *b;</a>
<a name="2158"><span class="lineNum">    2158 </span>            :         int i;</a>
<a name="2159"><span class="lineNum">    2159 </span>            :         u32 tmp;</a>
<a name="2160"><span class="lineNum">    2160 </span>            : </a>
<a name="2161"><span class="lineNum">    2161 </span><span class="lineNoCov">          0 :         DRM_DEBUG_KMS(&quot;%d\n&quot;, amdgpu_crtc-&gt;crtc_id);</span></a>
<a name="2162"><span class="lineNum">    2162 </span>            : </a>
<a name="2163"><span class="lineNum">    2163 </span><span class="lineNoCov">          0 :         tmp = RREG32(mmINPUT_CSC_CONTROL + amdgpu_crtc-&gt;crtc_offset);</span></a>
<a name="2164"><span class="lineNum">    2164 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, INPUT_CSC_CONTROL, INPUT_CSC_GRPH_MODE, 0);</span></a>
<a name="2165"><span class="lineNum">    2165 </span><span class="lineNoCov">          0 :         WREG32(mmINPUT_CSC_CONTROL + amdgpu_crtc-&gt;crtc_offset, tmp);</span></a>
<a name="2166"><span class="lineNum">    2166 </span>            : </a>
<a name="2167"><span class="lineNum">    2167 </span><span class="lineNoCov">          0 :         tmp = RREG32(mmPRESCALE_GRPH_CONTROL + amdgpu_crtc-&gt;crtc_offset);</span></a>
<a name="2168"><span class="lineNum">    2168 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, PRESCALE_GRPH_CONTROL, GRPH_PRESCALE_BYPASS, 1);</span></a>
<a name="2169"><span class="lineNum">    2169 </span><span class="lineNoCov">          0 :         WREG32(mmPRESCALE_GRPH_CONTROL + amdgpu_crtc-&gt;crtc_offset, tmp);</span></a>
<a name="2170"><span class="lineNum">    2170 </span>            : </a>
<a name="2171"><span class="lineNum">    2171 </span><span class="lineNoCov">          0 :         tmp = RREG32(mmINPUT_GAMMA_CONTROL + amdgpu_crtc-&gt;crtc_offset);</span></a>
<a name="2172"><span class="lineNum">    2172 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, INPUT_GAMMA_CONTROL, GRPH_INPUT_GAMMA_MODE, 0);</span></a>
<a name="2173"><span class="lineNum">    2173 </span><span class="lineNoCov">          0 :         WREG32(mmINPUT_GAMMA_CONTROL + amdgpu_crtc-&gt;crtc_offset, tmp);</span></a>
<a name="2174"><span class="lineNum">    2174 </span>            : </a>
<a name="2175"><span class="lineNum">    2175 </span><span class="lineNoCov">          0 :         WREG32(mmDC_LUT_CONTROL + amdgpu_crtc-&gt;crtc_offset, 0);</span></a>
<a name="2176"><span class="lineNum">    2176 </span>            : </a>
<a name="2177"><span class="lineNum">    2177 </span><span class="lineNoCov">          0 :         WREG32(mmDC_LUT_BLACK_OFFSET_BLUE + amdgpu_crtc-&gt;crtc_offset, 0);</span></a>
<a name="2178"><span class="lineNum">    2178 </span><span class="lineNoCov">          0 :         WREG32(mmDC_LUT_BLACK_OFFSET_GREEN + amdgpu_crtc-&gt;crtc_offset, 0);</span></a>
<a name="2179"><span class="lineNum">    2179 </span><span class="lineNoCov">          0 :         WREG32(mmDC_LUT_BLACK_OFFSET_RED + amdgpu_crtc-&gt;crtc_offset, 0);</span></a>
<a name="2180"><span class="lineNum">    2180 </span>            : </a>
<a name="2181"><span class="lineNum">    2181 </span><span class="lineNoCov">          0 :         WREG32(mmDC_LUT_WHITE_OFFSET_BLUE + amdgpu_crtc-&gt;crtc_offset, 0xffff);</span></a>
<a name="2182"><span class="lineNum">    2182 </span><span class="lineNoCov">          0 :         WREG32(mmDC_LUT_WHITE_OFFSET_GREEN + amdgpu_crtc-&gt;crtc_offset, 0xffff);</span></a>
<a name="2183"><span class="lineNum">    2183 </span><span class="lineNoCov">          0 :         WREG32(mmDC_LUT_WHITE_OFFSET_RED + amdgpu_crtc-&gt;crtc_offset, 0xffff);</span></a>
<a name="2184"><span class="lineNum">    2184 </span>            : </a>
<a name="2185"><span class="lineNum">    2185 </span><span class="lineNoCov">          0 :         WREG32(mmDC_LUT_RW_MODE + amdgpu_crtc-&gt;crtc_offset, 0);</span></a>
<a name="2186"><span class="lineNum">    2186 </span><span class="lineNoCov">          0 :         WREG32(mmDC_LUT_WRITE_EN_MASK + amdgpu_crtc-&gt;crtc_offset, 0x00000007);</span></a>
<a name="2187"><span class="lineNum">    2187 </span>            : </a>
<a name="2188"><span class="lineNum">    2188 </span><span class="lineNoCov">          0 :         WREG32(mmDC_LUT_RW_INDEX + amdgpu_crtc-&gt;crtc_offset, 0);</span></a>
<a name="2189"><span class="lineNum">    2189 </span><span class="lineNoCov">          0 :         r = crtc-&gt;gamma_store;</span></a>
<a name="2190"><span class="lineNum">    2190 </span><span class="lineNoCov">          0 :         g = r + crtc-&gt;gamma_size;</span></a>
<a name="2191"><span class="lineNum">    2191 </span><span class="lineNoCov">          0 :         b = g + crtc-&gt;gamma_size;</span></a>
<a name="2192"><span class="lineNum">    2192 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; 256; i++) {</span></a>
<a name="2193"><span class="lineNum">    2193 </span><span class="lineNoCov">          0 :                 WREG32(mmDC_LUT_30_COLOR + amdgpu_crtc-&gt;crtc_offset,</span></a>
<a name="2194"><span class="lineNum">    2194 </span>            :                        ((*r++ &amp; 0xffc0) &lt;&lt; 14) |</a>
<a name="2195"><span class="lineNum">    2195 </span>            :                        ((*g++ &amp; 0xffc0) &lt;&lt; 4) |</a>
<a name="2196"><span class="lineNum">    2196 </span>            :                        (*b++ &gt;&gt; 6));</a>
<a name="2197"><span class="lineNum">    2197 </span>            :         }</a>
<a name="2198"><span class="lineNum">    2198 </span>            : </a>
<a name="2199"><span class="lineNum">    2199 </span><span class="lineNoCov">          0 :         tmp = RREG32(mmDEGAMMA_CONTROL + amdgpu_crtc-&gt;crtc_offset);</span></a>
<a name="2200"><span class="lineNum">    2200 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, DEGAMMA_CONTROL, GRPH_DEGAMMA_MODE, 0);</span></a>
<a name="2201"><span class="lineNum">    2201 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, DEGAMMA_CONTROL, CURSOR_DEGAMMA_MODE, 0);</span></a>
<a name="2202"><span class="lineNum">    2202 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, DEGAMMA_CONTROL, CURSOR2_DEGAMMA_MODE, 0);</span></a>
<a name="2203"><span class="lineNum">    2203 </span><span class="lineNoCov">          0 :         WREG32(mmDEGAMMA_CONTROL + amdgpu_crtc-&gt;crtc_offset, tmp);</span></a>
<a name="2204"><span class="lineNum">    2204 </span>            : </a>
<a name="2205"><span class="lineNum">    2205 </span><span class="lineNoCov">          0 :         tmp = RREG32(mmGAMUT_REMAP_CONTROL + amdgpu_crtc-&gt;crtc_offset);</span></a>
<a name="2206"><span class="lineNum">    2206 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, GAMUT_REMAP_CONTROL, GRPH_GAMUT_REMAP_MODE, 0);</span></a>
<a name="2207"><span class="lineNum">    2207 </span><span class="lineNoCov">          0 :         WREG32(mmGAMUT_REMAP_CONTROL + amdgpu_crtc-&gt;crtc_offset, tmp);</span></a>
<a name="2208"><span class="lineNum">    2208 </span>            : </a>
<a name="2209"><span class="lineNum">    2209 </span><span class="lineNoCov">          0 :         tmp = RREG32(mmREGAMMA_CONTROL + amdgpu_crtc-&gt;crtc_offset);</span></a>
<a name="2210"><span class="lineNum">    2210 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, REGAMMA_CONTROL, GRPH_REGAMMA_MODE, 0);</span></a>
<a name="2211"><span class="lineNum">    2211 </span><span class="lineNoCov">          0 :         WREG32(mmREGAMMA_CONTROL + amdgpu_crtc-&gt;crtc_offset, tmp);</span></a>
<a name="2212"><span class="lineNum">    2212 </span>            : </a>
<a name="2213"><span class="lineNum">    2213 </span><span class="lineNoCov">          0 :         tmp = RREG32(mmOUTPUT_CSC_CONTROL + amdgpu_crtc-&gt;crtc_offset);</span></a>
<a name="2214"><span class="lineNum">    2214 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, OUTPUT_CSC_CONTROL, OUTPUT_CSC_GRPH_MODE, 0);</span></a>
<a name="2215"><span class="lineNum">    2215 </span><span class="lineNoCov">          0 :         WREG32(mmOUTPUT_CSC_CONTROL + amdgpu_crtc-&gt;crtc_offset, tmp);</span></a>
<a name="2216"><span class="lineNum">    2216 </span>            : </a>
<a name="2217"><span class="lineNum">    2217 </span>            :         /* XXX match this to the depth of the crtc fmt block, move to modeset? */</a>
<a name="2218"><span class="lineNum">    2218 </span><span class="lineNoCov">          0 :         WREG32(mmDENORM_CONTROL + amdgpu_crtc-&gt;crtc_offset, 0);</span></a>
<a name="2219"><span class="lineNum">    2219 </span>            :         /* XXX this only needs to be programmed once per crtc at startup,</a>
<a name="2220"><span class="lineNum">    2220 </span>            :          * not sure where the best place for it is</a>
<a name="2221"><span class="lineNum">    2221 </span>            :          */</a>
<a name="2222"><span class="lineNum">    2222 </span><span class="lineNoCov">          0 :         tmp = RREG32(mmALPHA_CONTROL + amdgpu_crtc-&gt;crtc_offset);</span></a>
<a name="2223"><span class="lineNum">    2223 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, ALPHA_CONTROL, CURSOR_ALPHA_BLND_ENA, 1);</span></a>
<a name="2224"><span class="lineNum">    2224 </span><span class="lineNoCov">          0 :         WREG32(mmALPHA_CONTROL + amdgpu_crtc-&gt;crtc_offset, tmp);</span></a>
<a name="2225"><span class="lineNum">    2225 </span><span class="lineNoCov">          0 : }</span></a>
<a name="2226"><span class="lineNum">    2226 </span>            : </a>
<a name="2227"><span class="lineNum">    2227 </span><span class="lineNoCov">          0 : static int dce_v11_0_pick_dig_encoder(struct drm_encoder *encoder)</span></a>
<a name="2228"><span class="lineNum">    2228 </span>            : {</a>
<a name="2229"><span class="lineNum">    2229 </span><span class="lineNoCov">          0 :         struct amdgpu_encoder *amdgpu_encoder = to_amdgpu_encoder(encoder);</span></a>
<a name="2230"><span class="lineNum">    2230 </span><span class="lineNoCov">          0 :         struct amdgpu_encoder_atom_dig *dig = amdgpu_encoder-&gt;enc_priv;</span></a>
<a name="2231"><span class="lineNum">    2231 </span>            : </a>
<a name="2232"><span class="lineNum">    2232 </span><span class="lineNoCov">          0 :         switch (amdgpu_encoder-&gt;encoder_id) {</span></a>
<a name="2233"><span class="lineNum">    2233 </span>            :         case ENCODER_OBJECT_ID_INTERNAL_UNIPHY:</a>
<a name="2234"><span class="lineNum">    2234 </span><span class="lineNoCov">          0 :                 if (dig-&gt;linkb)</span></a>
<a name="2235"><span class="lineNum">    2235 </span>            :                         return 1;</a>
<a name="2236"><span class="lineNum">    2236 </span>            :                 else</a>
<a name="2237"><span class="lineNum">    2237 </span><span class="lineNoCov">          0 :                         return 0;</span></a>
<a name="2238"><span class="lineNum">    2238 </span>            :         case ENCODER_OBJECT_ID_INTERNAL_UNIPHY1:</a>
<a name="2239"><span class="lineNum">    2239 </span><span class="lineNoCov">          0 :                 if (dig-&gt;linkb)</span></a>
<a name="2240"><span class="lineNum">    2240 </span>            :                         return 3;</a>
<a name="2241"><span class="lineNum">    2241 </span>            :                 else</a>
<a name="2242"><span class="lineNum">    2242 </span><span class="lineNoCov">          0 :                         return 2;</span></a>
<a name="2243"><span class="lineNum">    2243 </span>            :         case ENCODER_OBJECT_ID_INTERNAL_UNIPHY2:</a>
<a name="2244"><span class="lineNum">    2244 </span><span class="lineNoCov">          0 :                 if (dig-&gt;linkb)</span></a>
<a name="2245"><span class="lineNum">    2245 </span>            :                         return 5;</a>
<a name="2246"><span class="lineNum">    2246 </span>            :                 else</a>
<a name="2247"><span class="lineNum">    2247 </span><span class="lineNoCov">          0 :                         return 4;</span></a>
<a name="2248"><span class="lineNum">    2248 </span>            :         case ENCODER_OBJECT_ID_INTERNAL_UNIPHY3:</a>
<a name="2249"><span class="lineNum">    2249 </span>            :                 return 6;</a>
<a name="2250"><span class="lineNum">    2250 </span>            :         default:</a>
<a name="2251"><span class="lineNum">    2251 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;invalid encoder_id: 0x%x\n&quot;, amdgpu_encoder-&gt;encoder_id);</span></a>
<a name="2252"><span class="lineNum">    2252 </span><span class="lineNoCov">          0 :                 return 0;</span></a>
<a name="2253"><span class="lineNum">    2253 </span>            :         }</a>
<a name="2254"><span class="lineNum">    2254 </span>            : }</a>
<a name="2255"><span class="lineNum">    2255 </span>            : </a>
<a name="2256"><span class="lineNum">    2256 </span>            : /**</a>
<a name="2257"><span class="lineNum">    2257 </span>            :  * dce_v11_0_pick_pll - Allocate a PPLL for use by the crtc.</a>
<a name="2258"><span class="lineNum">    2258 </span>            :  *</a>
<a name="2259"><span class="lineNum">    2259 </span>            :  * @crtc: drm crtc</a>
<a name="2260"><span class="lineNum">    2260 </span>            :  *</a>
<a name="2261"><span class="lineNum">    2261 </span>            :  * Returns the PPLL (Pixel PLL) to be used by the crtc.  For DP monitors</a>
<a name="2262"><span class="lineNum">    2262 </span>            :  * a single PPLL can be used for all DP crtcs/encoders.  For non-DP</a>
<a name="2263"><span class="lineNum">    2263 </span>            :  * monitors a dedicated PPLL must be used.  If a particular board has</a>
<a name="2264"><span class="lineNum">    2264 </span>            :  * an external DP PLL, return ATOM_PPLL_INVALID to skip PLL programming</a>
<a name="2265"><span class="lineNum">    2265 </span>            :  * as there is no need to program the PLL itself.  If we are not able to</a>
<a name="2266"><span class="lineNum">    2266 </span>            :  * allocate a PLL, return ATOM_PPLL_INVALID to skip PLL programming to</a>
<a name="2267"><span class="lineNum">    2267 </span>            :  * avoid messing up an existing monitor.</a>
<a name="2268"><span class="lineNum">    2268 </span>            :  *</a>
<a name="2269"><span class="lineNum">    2269 </span>            :  * Asic specific PLL information</a>
<a name="2270"><span class="lineNum">    2270 </span>            :  *</a>
<a name="2271"><span class="lineNum">    2271 </span>            :  * DCE 10.x</a>
<a name="2272"><span class="lineNum">    2272 </span>            :  * Tonga</a>
<a name="2273"><span class="lineNum">    2273 </span>            :  * - PPLL1, PPLL2 are available for all UNIPHY (both DP and non-DP)</a>
<a name="2274"><span class="lineNum">    2274 </span>            :  * CI</a>
<a name="2275"><span class="lineNum">    2275 </span>            :  * - PPLL0, PPLL1, PPLL2 are available for all UNIPHY (both DP and non-DP) and DAC</a>
<a name="2276"><span class="lineNum">    2276 </span>            :  *</a>
<a name="2277"><span class="lineNum">    2277 </span>            :  */</a>
<a name="2278"><span class="lineNum">    2278 </span><span class="lineNoCov">          0 : static u32 dce_v11_0_pick_pll(struct drm_crtc *crtc)</span></a>
<a name="2279"><span class="lineNum">    2279 </span>            : {</a>
<a name="2280"><span class="lineNum">    2280 </span><span class="lineNoCov">          0 :         struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(crtc);</span></a>
<a name="2281"><span class="lineNum">    2281 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;dev;</span></a>
<a name="2282"><span class="lineNum">    2282 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = drm_to_adev(dev);</span></a>
<a name="2283"><span class="lineNum">    2283 </span>            :         u32 pll_in_use;</a>
<a name="2284"><span class="lineNum">    2284 </span>            :         int pll;</a>
<a name="2285"><span class="lineNum">    2285 </span>            : </a>
<a name="2286"><span class="lineNum">    2286 </span><span class="lineNoCov">          0 :         if ((adev-&gt;asic_type == CHIP_POLARIS10) ||</span></a>
<a name="2287"><span class="lineNum">    2287 </span>            :             (adev-&gt;asic_type == CHIP_POLARIS11) ||</a>
<a name="2288"><span class="lineNum">    2288 </span><span class="lineNoCov">          0 :             (adev-&gt;asic_type == CHIP_POLARIS12) ||</span></a>
<a name="2289"><span class="lineNum">    2289 </span>            :             (adev-&gt;asic_type == CHIP_VEGAM)) {</a>
<a name="2290"><span class="lineNum">    2290 </span><span class="lineNoCov">          0 :                 struct amdgpu_encoder *amdgpu_encoder =</span></a>
<a name="2291"><span class="lineNum">    2291 </span><span class="lineNoCov">          0 :                         to_amdgpu_encoder(amdgpu_crtc-&gt;encoder);</span></a>
<a name="2292"><span class="lineNum">    2292 </span><span class="lineNoCov">          0 :                 struct amdgpu_encoder_atom_dig *dig = amdgpu_encoder-&gt;enc_priv;</span></a>
<a name="2293"><span class="lineNum">    2293 </span>            : </a>
<a name="2294"><span class="lineNum">    2294 </span><span class="lineNoCov">          0 :                 if (ENCODER_MODE_IS_DP(amdgpu_atombios_encoder_get_encoder_mode(amdgpu_crtc-&gt;encoder)))</span></a>
<a name="2295"><span class="lineNum">    2295 </span>            :                         return ATOM_DP_DTO;</a>
<a name="2296"><span class="lineNum">    2296 </span>            : </a>
<a name="2297"><span class="lineNum">    2297 </span><span class="lineNoCov">          0 :                 switch (amdgpu_encoder-&gt;encoder_id) {</span></a>
<a name="2298"><span class="lineNum">    2298 </span>            :                 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY:</a>
<a name="2299"><span class="lineNum">    2299 </span><span class="lineNoCov">          0 :                         if (dig-&gt;linkb)</span></a>
<a name="2300"><span class="lineNum">    2300 </span>            :                                 return ATOM_COMBOPHY_PLL1;</a>
<a name="2301"><span class="lineNum">    2301 </span>            :                         else</a>
<a name="2302"><span class="lineNum">    2302 </span><span class="lineNoCov">          0 :                                 return ATOM_COMBOPHY_PLL0;</span></a>
<a name="2303"><span class="lineNum">    2303 </span>            :                 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY1:</a>
<a name="2304"><span class="lineNum">    2304 </span><span class="lineNoCov">          0 :                         if (dig-&gt;linkb)</span></a>
<a name="2305"><span class="lineNum">    2305 </span>            :                                 return ATOM_COMBOPHY_PLL3;</a>
<a name="2306"><span class="lineNum">    2306 </span>            :                         else</a>
<a name="2307"><span class="lineNum">    2307 </span><span class="lineNoCov">          0 :                                 return ATOM_COMBOPHY_PLL2;</span></a>
<a name="2308"><span class="lineNum">    2308 </span>            :                 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY2:</a>
<a name="2309"><span class="lineNum">    2309 </span><span class="lineNoCov">          0 :                         if (dig-&gt;linkb)</span></a>
<a name="2310"><span class="lineNum">    2310 </span>            :                                 return ATOM_COMBOPHY_PLL5;</a>
<a name="2311"><span class="lineNum">    2311 </span>            :                         else</a>
<a name="2312"><span class="lineNum">    2312 </span><span class="lineNoCov">          0 :                                 return ATOM_COMBOPHY_PLL4;</span></a>
<a name="2313"><span class="lineNum">    2313 </span>            :                 default:</a>
<a name="2314"><span class="lineNum">    2314 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;invalid encoder_id: 0x%x\n&quot;, amdgpu_encoder-&gt;encoder_id);</span></a>
<a name="2315"><span class="lineNum">    2315 </span><span class="lineNoCov">          0 :                         return ATOM_PPLL_INVALID;</span></a>
<a name="2316"><span class="lineNum">    2316 </span>            :                 }</a>
<a name="2317"><span class="lineNum">    2317 </span>            :         }</a>
<a name="2318"><span class="lineNum">    2318 </span>            : </a>
<a name="2319"><span class="lineNum">    2319 </span><span class="lineNoCov">          0 :         if (ENCODER_MODE_IS_DP(amdgpu_atombios_encoder_get_encoder_mode(amdgpu_crtc-&gt;encoder))) {</span></a>
<a name="2320"><span class="lineNum">    2320 </span><span class="lineNoCov">          0 :                 if (adev-&gt;clock.dp_extclk)</span></a>
<a name="2321"><span class="lineNum">    2321 </span>            :                         /* skip PPLL programming if using ext clock */</a>
<a name="2322"><span class="lineNum">    2322 </span>            :                         return ATOM_PPLL_INVALID;</a>
<a name="2323"><span class="lineNum">    2323 </span>            :                 else {</a>
<a name="2324"><span class="lineNum">    2324 </span>            :                         /* use the same PPLL for all DP monitors */</a>
<a name="2325"><span class="lineNum">    2325 </span><span class="lineNoCov">          0 :                         pll = amdgpu_pll_get_shared_dp_ppll(crtc);</span></a>
<a name="2326"><span class="lineNum">    2326 </span><span class="lineNoCov">          0 :                         if (pll != ATOM_PPLL_INVALID)</span></a>
<a name="2327"><span class="lineNum">    2327 </span><span class="lineNoCov">          0 :                                 return pll;</span></a>
<a name="2328"><span class="lineNum">    2328 </span>            :                 }</a>
<a name="2329"><span class="lineNum">    2329 </span>            :         } else {</a>
<a name="2330"><span class="lineNum">    2330 </span>            :                 /* use the same PPLL for all monitors with the same clock */</a>
<a name="2331"><span class="lineNum">    2331 </span><span class="lineNoCov">          0 :                 pll = amdgpu_pll_get_shared_nondp_ppll(crtc);</span></a>
<a name="2332"><span class="lineNum">    2332 </span><span class="lineNoCov">          0 :                 if (pll != ATOM_PPLL_INVALID)</span></a>
<a name="2333"><span class="lineNum">    2333 </span><span class="lineNoCov">          0 :                         return pll;</span></a>
<a name="2334"><span class="lineNum">    2334 </span>            :         }</a>
<a name="2335"><span class="lineNum">    2335 </span>            : </a>
<a name="2336"><span class="lineNum">    2336 </span>            :         /* XXX need to determine what plls are available on each DCE11 part */</a>
<a name="2337"><span class="lineNum">    2337 </span><span class="lineNoCov">          0 :         pll_in_use = amdgpu_pll_get_use_mask(crtc);</span></a>
<a name="2338"><span class="lineNum">    2338 </span><span class="lineNoCov">          0 :         if (adev-&gt;flags &amp; AMD_IS_APU) {</span></a>
<a name="2339"><span class="lineNum">    2339 </span><span class="lineNoCov">          0 :                 if (!(pll_in_use &amp; (1 &lt;&lt; ATOM_PPLL1)))</span></a>
<a name="2340"><span class="lineNum">    2340 </span>            :                         return ATOM_PPLL1;</a>
<a name="2341"><span class="lineNum">    2341 </span><span class="lineNoCov">          0 :                 if (!(pll_in_use &amp; (1 &lt;&lt; ATOM_PPLL0)))</span></a>
<a name="2342"><span class="lineNum">    2342 </span>            :                         return ATOM_PPLL0;</a>
<a name="2343"><span class="lineNum">    2343 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;unable to allocate a PPLL\n&quot;);</span></a>
<a name="2344"><span class="lineNum">    2344 </span><span class="lineNoCov">          0 :                 return ATOM_PPLL_INVALID;</span></a>
<a name="2345"><span class="lineNum">    2345 </span>            :         } else {</a>
<a name="2346"><span class="lineNum">    2346 </span><span class="lineNoCov">          0 :                 if (!(pll_in_use &amp; (1 &lt;&lt; ATOM_PPLL2)))</span></a>
<a name="2347"><span class="lineNum">    2347 </span>            :                         return ATOM_PPLL2;</a>
<a name="2348"><span class="lineNum">    2348 </span><span class="lineNoCov">          0 :                 if (!(pll_in_use &amp; (1 &lt;&lt; ATOM_PPLL1)))</span></a>
<a name="2349"><span class="lineNum">    2349 </span>            :                         return ATOM_PPLL1;</a>
<a name="2350"><span class="lineNum">    2350 </span><span class="lineNoCov">          0 :                 if (!(pll_in_use &amp; (1 &lt;&lt; ATOM_PPLL0)))</span></a>
<a name="2351"><span class="lineNum">    2351 </span>            :                         return ATOM_PPLL0;</a>
<a name="2352"><span class="lineNum">    2352 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;unable to allocate a PPLL\n&quot;);</span></a>
<a name="2353"><span class="lineNum">    2353 </span><span class="lineNoCov">          0 :                 return ATOM_PPLL_INVALID;</span></a>
<a name="2354"><span class="lineNum">    2354 </span>            :         }</a>
<a name="2355"><span class="lineNum">    2355 </span>            :         return ATOM_PPLL_INVALID;</a>
<a name="2356"><span class="lineNum">    2356 </span>            : }</a>
<a name="2357"><span class="lineNum">    2357 </span>            : </a>
<a name="2358"><span class="lineNum">    2358 </span><span class="lineNoCov">          0 : static void dce_v11_0_lock_cursor(struct drm_crtc *crtc, bool lock)</span></a>
<a name="2359"><span class="lineNum">    2359 </span>            : {</a>
<a name="2360"><span class="lineNum">    2360 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = drm_to_adev(crtc-&gt;dev);</span></a>
<a name="2361"><span class="lineNum">    2361 </span><span class="lineNoCov">          0 :         struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(crtc);</span></a>
<a name="2362"><span class="lineNum">    2362 </span>            :         uint32_t cur_lock;</a>
<a name="2363"><span class="lineNum">    2363 </span>            : </a>
<a name="2364"><span class="lineNum">    2364 </span><span class="lineNoCov">          0 :         cur_lock = RREG32(mmCUR_UPDATE + amdgpu_crtc-&gt;crtc_offset);</span></a>
<a name="2365"><span class="lineNum">    2365 </span><span class="lineNoCov">          0 :         if (lock)</span></a>
<a name="2366"><span class="lineNum">    2366 </span><span class="lineNoCov">          0 :                 cur_lock = REG_SET_FIELD(cur_lock, CUR_UPDATE, CURSOR_UPDATE_LOCK, 1);</span></a>
<a name="2367"><span class="lineNum">    2367 </span>            :         else</a>
<a name="2368"><span class="lineNum">    2368 </span><span class="lineNoCov">          0 :                 cur_lock = REG_SET_FIELD(cur_lock, CUR_UPDATE, CURSOR_UPDATE_LOCK, 0);</span></a>
<a name="2369"><span class="lineNum">    2369 </span><span class="lineNoCov">          0 :         WREG32(mmCUR_UPDATE + amdgpu_crtc-&gt;crtc_offset, cur_lock);</span></a>
<a name="2370"><span class="lineNum">    2370 </span><span class="lineNoCov">          0 : }</span></a>
<a name="2371"><span class="lineNum">    2371 </span>            : </a>
<a name="2372"><span class="lineNum">    2372 </span><span class="lineNoCov">          0 : static void dce_v11_0_hide_cursor(struct drm_crtc *crtc)</span></a>
<a name="2373"><span class="lineNum">    2373 </span>            : {</a>
<a name="2374"><span class="lineNum">    2374 </span><span class="lineNoCov">          0 :         struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(crtc);</span></a>
<a name="2375"><span class="lineNum">    2375 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = drm_to_adev(crtc-&gt;dev);</span></a>
<a name="2376"><span class="lineNum">    2376 </span>            :         u32 tmp;</a>
<a name="2377"><span class="lineNum">    2377 </span>            : </a>
<a name="2378"><span class="lineNum">    2378 </span><span class="lineNoCov">          0 :         tmp = RREG32(mmCUR_CONTROL + amdgpu_crtc-&gt;crtc_offset);</span></a>
<a name="2379"><span class="lineNum">    2379 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, CUR_CONTROL, CURSOR_EN, 0);</span></a>
<a name="2380"><span class="lineNum">    2380 </span><span class="lineNoCov">          0 :         WREG32(mmCUR_CONTROL + amdgpu_crtc-&gt;crtc_offset, tmp);</span></a>
<a name="2381"><span class="lineNum">    2381 </span><span class="lineNoCov">          0 : }</span></a>
<a name="2382"><span class="lineNum">    2382 </span>            : </a>
<a name="2383"><span class="lineNum">    2383 </span><span class="lineNoCov">          0 : static void dce_v11_0_show_cursor(struct drm_crtc *crtc)</span></a>
<a name="2384"><span class="lineNum">    2384 </span>            : {</a>
<a name="2385"><span class="lineNum">    2385 </span><span class="lineNoCov">          0 :         struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(crtc);</span></a>
<a name="2386"><span class="lineNum">    2386 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = drm_to_adev(crtc-&gt;dev);</span></a>
<a name="2387"><span class="lineNum">    2387 </span>            :         u32 tmp;</a>
<a name="2388"><span class="lineNum">    2388 </span>            : </a>
<a name="2389"><span class="lineNum">    2389 </span><span class="lineNoCov">          0 :         WREG32(mmCUR_SURFACE_ADDRESS_HIGH + amdgpu_crtc-&gt;crtc_offset,</span></a>
<a name="2390"><span class="lineNum">    2390 </span>            :                upper_32_bits(amdgpu_crtc-&gt;cursor_addr));</a>
<a name="2391"><span class="lineNum">    2391 </span><span class="lineNoCov">          0 :         WREG32(mmCUR_SURFACE_ADDRESS + amdgpu_crtc-&gt;crtc_offset,</span></a>
<a name="2392"><span class="lineNum">    2392 </span>            :                lower_32_bits(amdgpu_crtc-&gt;cursor_addr));</a>
<a name="2393"><span class="lineNum">    2393 </span>            : </a>
<a name="2394"><span class="lineNum">    2394 </span><span class="lineNoCov">          0 :         tmp = RREG32(mmCUR_CONTROL + amdgpu_crtc-&gt;crtc_offset);</span></a>
<a name="2395"><span class="lineNum">    2395 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, CUR_CONTROL, CURSOR_EN, 1);</span></a>
<a name="2396"><span class="lineNum">    2396 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, CUR_CONTROL, CURSOR_MODE, 2);</span></a>
<a name="2397"><span class="lineNum">    2397 </span><span class="lineNoCov">          0 :         WREG32(mmCUR_CONTROL + amdgpu_crtc-&gt;crtc_offset, tmp);</span></a>
<a name="2398"><span class="lineNum">    2398 </span><span class="lineNoCov">          0 : }</span></a>
<a name="2399"><span class="lineNum">    2399 </span>            : </a>
<a name="2400"><span class="lineNum">    2400 </span><span class="lineNoCov">          0 : static int dce_v11_0_cursor_move_locked(struct drm_crtc *crtc,</span></a>
<a name="2401"><span class="lineNum">    2401 </span>            :                                         int x, int y)</a>
<a name="2402"><span class="lineNum">    2402 </span>            : {</a>
<a name="2403"><span class="lineNum">    2403 </span><span class="lineNoCov">          0 :         struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(crtc);</span></a>
<a name="2404"><span class="lineNum">    2404 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = drm_to_adev(crtc-&gt;dev);</span></a>
<a name="2405"><span class="lineNum">    2405 </span><span class="lineNoCov">          0 :         int xorigin = 0, yorigin = 0;</span></a>
<a name="2406"><span class="lineNum">    2406 </span>            : </a>
<a name="2407"><span class="lineNum">    2407 </span><span class="lineNoCov">          0 :         amdgpu_crtc-&gt;cursor_x = x;</span></a>
<a name="2408"><span class="lineNum">    2408 </span><span class="lineNoCov">          0 :         amdgpu_crtc-&gt;cursor_y = y;</span></a>
<a name="2409"><span class="lineNum">    2409 </span>            : </a>
<a name="2410"><span class="lineNum">    2410 </span>            :         /* avivo cursor are offset into the total surface */</a>
<a name="2411"><span class="lineNum">    2411 </span><span class="lineNoCov">          0 :         x += crtc-&gt;x;</span></a>
<a name="2412"><span class="lineNum">    2412 </span><span class="lineNoCov">          0 :         y += crtc-&gt;y;</span></a>
<a name="2413"><span class="lineNum">    2413 </span><span class="lineNoCov">          0 :         DRM_DEBUG(&quot;x %d y %d c-&gt;x %d c-&gt;y %d\n&quot;, x, y, crtc-&gt;x, crtc-&gt;y);</span></a>
<a name="2414"><span class="lineNum">    2414 </span>            : </a>
<a name="2415"><span class="lineNum">    2415 </span><span class="lineNoCov">          0 :         if (x &lt; 0) {</span></a>
<a name="2416"><span class="lineNum">    2416 </span><span class="lineNoCov">          0 :                 xorigin = min(-x, amdgpu_crtc-&gt;max_cursor_width - 1);</span></a>
<a name="2417"><span class="lineNum">    2417 </span><span class="lineNoCov">          0 :                 x = 0;</span></a>
<a name="2418"><span class="lineNum">    2418 </span>            :         }</a>
<a name="2419"><span class="lineNum">    2419 </span><span class="lineNoCov">          0 :         if (y &lt; 0) {</span></a>
<a name="2420"><span class="lineNum">    2420 </span><span class="lineNoCov">          0 :                 yorigin = min(-y, amdgpu_crtc-&gt;max_cursor_height - 1);</span></a>
<a name="2421"><span class="lineNum">    2421 </span><span class="lineNoCov">          0 :                 y = 0;</span></a>
<a name="2422"><span class="lineNum">    2422 </span>            :         }</a>
<a name="2423"><span class="lineNum">    2423 </span>            : </a>
<a name="2424"><span class="lineNum">    2424 </span><span class="lineNoCov">          0 :         WREG32(mmCUR_POSITION + amdgpu_crtc-&gt;crtc_offset, (x &lt;&lt; 16) | y);</span></a>
<a name="2425"><span class="lineNum">    2425 </span><span class="lineNoCov">          0 :         WREG32(mmCUR_HOT_SPOT + amdgpu_crtc-&gt;crtc_offset, (xorigin &lt;&lt; 16) | yorigin);</span></a>
<a name="2426"><span class="lineNum">    2426 </span><span class="lineNoCov">          0 :         WREG32(mmCUR_SIZE + amdgpu_crtc-&gt;crtc_offset,</span></a>
<a name="2427"><span class="lineNum">    2427 </span>            :                ((amdgpu_crtc-&gt;cursor_width - 1) &lt;&lt; 16) | (amdgpu_crtc-&gt;cursor_height - 1));</a>
<a name="2428"><span class="lineNum">    2428 </span>            : </a>
<a name="2429"><span class="lineNum">    2429 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="2430"><span class="lineNum">    2430 </span>            : }</a>
<a name="2431"><span class="lineNum">    2431 </span>            : </a>
<a name="2432"><span class="lineNum">    2432 </span><span class="lineNoCov">          0 : static int dce_v11_0_crtc_cursor_move(struct drm_crtc *crtc,</span></a>
<a name="2433"><span class="lineNum">    2433 </span>            :                                       int x, int y)</a>
<a name="2434"><span class="lineNum">    2434 </span>            : {</a>
<a name="2435"><span class="lineNum">    2435 </span>            :         int ret;</a>
<a name="2436"><span class="lineNum">    2436 </span>            : </a>
<a name="2437"><span class="lineNum">    2437 </span><span class="lineNoCov">          0 :         dce_v11_0_lock_cursor(crtc, true);</span></a>
<a name="2438"><span class="lineNum">    2438 </span><span class="lineNoCov">          0 :         ret = dce_v11_0_cursor_move_locked(crtc, x, y);</span></a>
<a name="2439"><span class="lineNum">    2439 </span><span class="lineNoCov">          0 :         dce_v11_0_lock_cursor(crtc, false);</span></a>
<a name="2440"><span class="lineNum">    2440 </span>            : </a>
<a name="2441"><span class="lineNum">    2441 </span><span class="lineNoCov">          0 :         return ret;</span></a>
<a name="2442"><span class="lineNum">    2442 </span>            : }</a>
<a name="2443"><span class="lineNum">    2443 </span>            : </a>
<a name="2444"><span class="lineNum">    2444 </span><span class="lineNoCov">          0 : static int dce_v11_0_crtc_cursor_set2(struct drm_crtc *crtc,</span></a>
<a name="2445"><span class="lineNum">    2445 </span>            :                                       struct drm_file *file_priv,</a>
<a name="2446"><span class="lineNum">    2446 </span>            :                                       uint32_t handle,</a>
<a name="2447"><span class="lineNum">    2447 </span>            :                                       uint32_t width,</a>
<a name="2448"><span class="lineNum">    2448 </span>            :                                       uint32_t height,</a>
<a name="2449"><span class="lineNum">    2449 </span>            :                                       int32_t hot_x,</a>
<a name="2450"><span class="lineNum">    2450 </span>            :                                       int32_t hot_y)</a>
<a name="2451"><span class="lineNum">    2451 </span>            : {</a>
<a name="2452"><span class="lineNum">    2452 </span><span class="lineNoCov">          0 :         struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(crtc);</span></a>
<a name="2453"><span class="lineNum">    2453 </span>            :         struct drm_gem_object *obj;</a>
<a name="2454"><span class="lineNum">    2454 </span>            :         struct amdgpu_bo *aobj;</a>
<a name="2455"><span class="lineNum">    2455 </span>            :         int ret;</a>
<a name="2456"><span class="lineNum">    2456 </span>            : </a>
<a name="2457"><span class="lineNum">    2457 </span><span class="lineNoCov">          0 :         if (!handle) {</span></a>
<a name="2458"><span class="lineNum">    2458 </span>            :                 /* turn off cursor */</a>
<a name="2459"><span class="lineNum">    2459 </span><span class="lineNoCov">          0 :                 dce_v11_0_hide_cursor(crtc);</span></a>
<a name="2460"><span class="lineNum">    2460 </span><span class="lineNoCov">          0 :                 obj = NULL;</span></a>
<a name="2461"><span class="lineNum">    2461 </span><span class="lineNoCov">          0 :                 goto unpin;</span></a>
<a name="2462"><span class="lineNum">    2462 </span>            :         }</a>
<a name="2463"><span class="lineNum">    2463 </span>            : </a>
<a name="2464"><span class="lineNum">    2464 </span><span class="lineNoCov">          0 :         if ((width &gt; amdgpu_crtc-&gt;max_cursor_width) ||</span></a>
<a name="2465"><span class="lineNum">    2465 </span><span class="lineNoCov">          0 :             (height &gt; amdgpu_crtc-&gt;max_cursor_height)) {</span></a>
<a name="2466"><span class="lineNum">    2466 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;bad cursor width or height %d x %d\n&quot;, width, height);</span></a>
<a name="2467"><span class="lineNum">    2467 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span></a>
<a name="2468"><span class="lineNum">    2468 </span>            :         }</a>
<a name="2469"><span class="lineNum">    2469 </span>            : </a>
<a name="2470"><span class="lineNum">    2470 </span><span class="lineNoCov">          0 :         obj = drm_gem_object_lookup(file_priv, handle);</span></a>
<a name="2471"><span class="lineNum">    2471 </span><span class="lineNoCov">          0 :         if (!obj) {</span></a>
<a name="2472"><span class="lineNum">    2472 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;Cannot find cursor object %x for crtc %d\n&quot;, handle, amdgpu_crtc-&gt;crtc_id);</span></a>
<a name="2473"><span class="lineNum">    2473 </span><span class="lineNoCov">          0 :                 return -ENOENT;</span></a>
<a name="2474"><span class="lineNum">    2474 </span>            :         }</a>
<a name="2475"><span class="lineNum">    2475 </span>            : </a>
<a name="2476"><span class="lineNum">    2476 </span><span class="lineNoCov">          0 :         aobj = gem_to_amdgpu_bo(obj);</span></a>
<a name="2477"><span class="lineNum">    2477 </span><span class="lineNoCov">          0 :         ret = amdgpu_bo_reserve(aobj, false);</span></a>
<a name="2478"><span class="lineNum">    2478 </span><span class="lineNoCov">          0 :         if (ret != 0) {</span></a>
<a name="2479"><span class="lineNum">    2479 </span><span class="lineNoCov">          0 :                 drm_gem_object_put(obj);</span></a>
<a name="2480"><span class="lineNum">    2480 </span><span class="lineNoCov">          0 :                 return ret;</span></a>
<a name="2481"><span class="lineNum">    2481 </span>            :         }</a>
<a name="2482"><span class="lineNum">    2482 </span>            : </a>
<a name="2483"><span class="lineNum">    2483 </span><span class="lineNoCov">          0 :         ret = amdgpu_bo_pin(aobj, AMDGPU_GEM_DOMAIN_VRAM);</span></a>
<a name="2484"><span class="lineNum">    2484 </span><span class="lineNoCov">          0 :         amdgpu_bo_unreserve(aobj);</span></a>
<a name="2485"><span class="lineNum">    2485 </span><span class="lineNoCov">          0 :         if (ret) {</span></a>
<a name="2486"><span class="lineNum">    2486 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;Failed to pin new cursor BO (%d)\n&quot;, ret);</span></a>
<a name="2487"><span class="lineNum">    2487 </span><span class="lineNoCov">          0 :                 drm_gem_object_put(obj);</span></a>
<a name="2488"><span class="lineNum">    2488 </span><span class="lineNoCov">          0 :                 return ret;</span></a>
<a name="2489"><span class="lineNum">    2489 </span>            :         }</a>
<a name="2490"><span class="lineNum">    2490 </span><span class="lineNoCov">          0 :         amdgpu_crtc-&gt;cursor_addr = amdgpu_bo_gpu_offset(aobj);</span></a>
<a name="2491"><span class="lineNum">    2491 </span>            : </a>
<a name="2492"><span class="lineNum">    2492 </span><span class="lineNoCov">          0 :         dce_v11_0_lock_cursor(crtc, true);</span></a>
<a name="2493"><span class="lineNum">    2493 </span>            : </a>
<a name="2494"><span class="lineNum">    2494 </span><span class="lineNoCov">          0 :         if (width != amdgpu_crtc-&gt;cursor_width ||</span></a>
<a name="2495"><span class="lineNum">    2495 </span><span class="lineNoCov">          0 :             height != amdgpu_crtc-&gt;cursor_height ||</span></a>
<a name="2496"><span class="lineNum">    2496 </span><span class="lineNoCov">          0 :             hot_x != amdgpu_crtc-&gt;cursor_hot_x ||</span></a>
<a name="2497"><span class="lineNum">    2497 </span><span class="lineNoCov">          0 :             hot_y != amdgpu_crtc-&gt;cursor_hot_y) {</span></a>
<a name="2498"><span class="lineNum">    2498 </span>            :                 int x, y;</a>
<a name="2499"><span class="lineNum">    2499 </span>            : </a>
<a name="2500"><span class="lineNum">    2500 </span><span class="lineNoCov">          0 :                 x = amdgpu_crtc-&gt;cursor_x + amdgpu_crtc-&gt;cursor_hot_x - hot_x;</span></a>
<a name="2501"><span class="lineNum">    2501 </span><span class="lineNoCov">          0 :                 y = amdgpu_crtc-&gt;cursor_y + amdgpu_crtc-&gt;cursor_hot_y - hot_y;</span></a>
<a name="2502"><span class="lineNum">    2502 </span>            : </a>
<a name="2503"><span class="lineNum">    2503 </span><span class="lineNoCov">          0 :                 dce_v11_0_cursor_move_locked(crtc, x, y);</span></a>
<a name="2504"><span class="lineNum">    2504 </span>            : </a>
<a name="2505"><span class="lineNum">    2505 </span><span class="lineNoCov">          0 :                 amdgpu_crtc-&gt;cursor_width = width;</span></a>
<a name="2506"><span class="lineNum">    2506 </span><span class="lineNoCov">          0 :                 amdgpu_crtc-&gt;cursor_height = height;</span></a>
<a name="2507"><span class="lineNum">    2507 </span><span class="lineNoCov">          0 :                 amdgpu_crtc-&gt;cursor_hot_x = hot_x;</span></a>
<a name="2508"><span class="lineNum">    2508 </span><span class="lineNoCov">          0 :                 amdgpu_crtc-&gt;cursor_hot_y = hot_y;</span></a>
<a name="2509"><span class="lineNum">    2509 </span>            :         }</a>
<a name="2510"><span class="lineNum">    2510 </span>            : </a>
<a name="2511"><span class="lineNum">    2511 </span><span class="lineNoCov">          0 :         dce_v11_0_show_cursor(crtc);</span></a>
<a name="2512"><span class="lineNum">    2512 </span><span class="lineNoCov">          0 :         dce_v11_0_lock_cursor(crtc, false);</span></a>
<a name="2513"><span class="lineNum">    2513 </span>            : </a>
<a name="2514"><span class="lineNum">    2514 </span>            : unpin:</a>
<a name="2515"><span class="lineNum">    2515 </span><span class="lineNoCov">          0 :         if (amdgpu_crtc-&gt;cursor_bo) {</span></a>
<a name="2516"><span class="lineNum">    2516 </span><span class="lineNoCov">          0 :                 struct amdgpu_bo *aobj = gem_to_amdgpu_bo(amdgpu_crtc-&gt;cursor_bo);</span></a>
<a name="2517"><span class="lineNum">    2517 </span><span class="lineNoCov">          0 :                 ret = amdgpu_bo_reserve(aobj, true);</span></a>
<a name="2518"><span class="lineNum">    2518 </span><span class="lineNoCov">          0 :                 if (likely(ret == 0)) {</span></a>
<a name="2519"><span class="lineNum">    2519 </span><span class="lineNoCov">          0 :                         amdgpu_bo_unpin(aobj);</span></a>
<a name="2520"><span class="lineNum">    2520 </span>            :                         amdgpu_bo_unreserve(aobj);</a>
<a name="2521"><span class="lineNum">    2521 </span>            :                 }</a>
<a name="2522"><span class="lineNum">    2522 </span><span class="lineNoCov">          0 :                 drm_gem_object_put(amdgpu_crtc-&gt;cursor_bo);</span></a>
<a name="2523"><span class="lineNum">    2523 </span>            :         }</a>
<a name="2524"><span class="lineNum">    2524 </span>            : </a>
<a name="2525"><span class="lineNum">    2525 </span><span class="lineNoCov">          0 :         amdgpu_crtc-&gt;cursor_bo = obj;</span></a>
<a name="2526"><span class="lineNum">    2526 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="2527"><span class="lineNum">    2527 </span>            : }</a>
<a name="2528"><span class="lineNum">    2528 </span>            : </a>
<a name="2529"><span class="lineNum">    2529 </span><span class="lineNoCov">          0 : static void dce_v11_0_cursor_reset(struct drm_crtc *crtc)</span></a>
<a name="2530"><span class="lineNum">    2530 </span>            : {</a>
<a name="2531"><span class="lineNum">    2531 </span><span class="lineNoCov">          0 :         struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(crtc);</span></a>
<a name="2532"><span class="lineNum">    2532 </span>            : </a>
<a name="2533"><span class="lineNum">    2533 </span><span class="lineNoCov">          0 :         if (amdgpu_crtc-&gt;cursor_bo) {</span></a>
<a name="2534"><span class="lineNum">    2534 </span><span class="lineNoCov">          0 :                 dce_v11_0_lock_cursor(crtc, true);</span></a>
<a name="2535"><span class="lineNum">    2535 </span>            : </a>
<a name="2536"><span class="lineNum">    2536 </span><span class="lineNoCov">          0 :                 dce_v11_0_cursor_move_locked(crtc, amdgpu_crtc-&gt;cursor_x,</span></a>
<a name="2537"><span class="lineNum">    2537 </span>            :                                              amdgpu_crtc-&gt;cursor_y);</a>
<a name="2538"><span class="lineNum">    2538 </span>            : </a>
<a name="2539"><span class="lineNum">    2539 </span><span class="lineNoCov">          0 :                 dce_v11_0_show_cursor(crtc);</span></a>
<a name="2540"><span class="lineNum">    2540 </span>            : </a>
<a name="2541"><span class="lineNum">    2541 </span><span class="lineNoCov">          0 :                 dce_v11_0_lock_cursor(crtc, false);</span></a>
<a name="2542"><span class="lineNum">    2542 </span>            :         }</a>
<a name="2543"><span class="lineNum">    2543 </span><span class="lineNoCov">          0 : }</span></a>
<a name="2544"><span class="lineNum">    2544 </span>            : </a>
<a name="2545"><span class="lineNum">    2545 </span><span class="lineNoCov">          0 : static int dce_v11_0_crtc_gamma_set(struct drm_crtc *crtc, u16 *red, u16 *green,</span></a>
<a name="2546"><span class="lineNum">    2546 </span>            :                                     u16 *blue, uint32_t size,</a>
<a name="2547"><span class="lineNum">    2547 </span>            :                                     struct drm_modeset_acquire_ctx *ctx)</a>
<a name="2548"><span class="lineNum">    2548 </span>            : {</a>
<a name="2549"><span class="lineNum">    2549 </span><span class="lineNoCov">          0 :         dce_v11_0_crtc_load_lut(crtc);</span></a>
<a name="2550"><span class="lineNum">    2550 </span>            : </a>
<a name="2551"><span class="lineNum">    2551 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="2552"><span class="lineNum">    2552 </span>            : }</a>
<a name="2553"><span class="lineNum">    2553 </span>            : </a>
<a name="2554"><span class="lineNum">    2554 </span><span class="lineNoCov">          0 : static void dce_v11_0_crtc_destroy(struct drm_crtc *crtc)</span></a>
<a name="2555"><span class="lineNum">    2555 </span>            : {</a>
<a name="2556"><span class="lineNum">    2556 </span><span class="lineNoCov">          0 :         struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(crtc);</span></a>
<a name="2557"><span class="lineNum">    2557 </span>            : </a>
<a name="2558"><span class="lineNum">    2558 </span><span class="lineNoCov">          0 :         drm_crtc_cleanup(crtc);</span></a>
<a name="2559"><span class="lineNum">    2559 </span><span class="lineNoCov">          0 :         kfree(amdgpu_crtc);</span></a>
<a name="2560"><span class="lineNum">    2560 </span><span class="lineNoCov">          0 : }</span></a>
<a name="2561"><span class="lineNum">    2561 </span>            : </a>
<a name="2562"><span class="lineNum">    2562 </span>            : static const struct drm_crtc_funcs dce_v11_0_crtc_funcs = {</a>
<a name="2563"><span class="lineNum">    2563 </span>            :         .cursor_set2 = dce_v11_0_crtc_cursor_set2,</a>
<a name="2564"><span class="lineNum">    2564 </span>            :         .cursor_move = dce_v11_0_crtc_cursor_move,</a>
<a name="2565"><span class="lineNum">    2565 </span>            :         .gamma_set = dce_v11_0_crtc_gamma_set,</a>
<a name="2566"><span class="lineNum">    2566 </span>            :         .set_config = amdgpu_display_crtc_set_config,</a>
<a name="2567"><span class="lineNum">    2567 </span>            :         .destroy = dce_v11_0_crtc_destroy,</a>
<a name="2568"><span class="lineNum">    2568 </span>            :         .page_flip_target = amdgpu_display_crtc_page_flip_target,</a>
<a name="2569"><span class="lineNum">    2569 </span>            :         .get_vblank_counter = amdgpu_get_vblank_counter_kms,</a>
<a name="2570"><span class="lineNum">    2570 </span>            :         .enable_vblank = amdgpu_enable_vblank_kms,</a>
<a name="2571"><span class="lineNum">    2571 </span>            :         .disable_vblank = amdgpu_disable_vblank_kms,</a>
<a name="2572"><span class="lineNum">    2572 </span>            :         .get_vblank_timestamp = drm_crtc_vblank_helper_get_vblank_timestamp,</a>
<a name="2573"><span class="lineNum">    2573 </span>            : };</a>
<a name="2574"><span class="lineNum">    2574 </span>            : </a>
<a name="2575"><span class="lineNum">    2575 </span><span class="lineNoCov">          0 : static void dce_v11_0_crtc_dpms(struct drm_crtc *crtc, int mode)</span></a>
<a name="2576"><span class="lineNum">    2576 </span>            : {</a>
<a name="2577"><span class="lineNum">    2577 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;dev;</span></a>
<a name="2578"><span class="lineNum">    2578 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = drm_to_adev(dev);</span></a>
<a name="2579"><span class="lineNum">    2579 </span><span class="lineNoCov">          0 :         struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(crtc);</span></a>
<a name="2580"><span class="lineNum">    2580 </span>            :         unsigned type;</a>
<a name="2581"><span class="lineNum">    2581 </span>            : </a>
<a name="2582"><span class="lineNum">    2582 </span><span class="lineNoCov">          0 :         switch (mode) {</span></a>
<a name="2583"><span class="lineNum">    2583 </span>            :         case DRM_MODE_DPMS_ON:</a>
<a name="2584"><span class="lineNum">    2584 </span><span class="lineNoCov">          0 :                 amdgpu_crtc-&gt;enabled = true;</span></a>
<a name="2585"><span class="lineNum">    2585 </span><span class="lineNoCov">          0 :                 amdgpu_atombios_crtc_enable(crtc, ATOM_ENABLE);</span></a>
<a name="2586"><span class="lineNum">    2586 </span><span class="lineNoCov">          0 :                 dce_v11_0_vga_enable(crtc, true);</span></a>
<a name="2587"><span class="lineNum">    2587 </span><span class="lineNoCov">          0 :                 amdgpu_atombios_crtc_blank(crtc, ATOM_DISABLE);</span></a>
<a name="2588"><span class="lineNum">    2588 </span><span class="lineNoCov">          0 :                 dce_v11_0_vga_enable(crtc, false);</span></a>
<a name="2589"><span class="lineNum">    2589 </span>            :                 /* Make sure VBLANK and PFLIP interrupts are still enabled */</a>
<a name="2590"><span class="lineNum">    2590 </span><span class="lineNoCov">          0 :                 type = amdgpu_display_crtc_idx_to_irq_type(adev,</span></a>
<a name="2591"><span class="lineNum">    2591 </span>            :                                                 amdgpu_crtc-&gt;crtc_id);</a>
<a name="2592"><span class="lineNum">    2592 </span><span class="lineNoCov">          0 :                 amdgpu_irq_update(adev, &amp;adev-&gt;crtc_irq, type);</span></a>
<a name="2593"><span class="lineNum">    2593 </span><span class="lineNoCov">          0 :                 amdgpu_irq_update(adev, &amp;adev-&gt;pageflip_irq, type);</span></a>
<a name="2594"><span class="lineNum">    2594 </span><span class="lineNoCov">          0 :                 drm_crtc_vblank_on(crtc);</span></a>
<a name="2595"><span class="lineNum">    2595 </span><span class="lineNoCov">          0 :                 dce_v11_0_crtc_load_lut(crtc);</span></a>
<a name="2596"><span class="lineNum">    2596 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="2597"><span class="lineNum">    2597 </span>            :         case DRM_MODE_DPMS_STANDBY:</a>
<a name="2598"><span class="lineNum">    2598 </span>            :         case DRM_MODE_DPMS_SUSPEND:</a>
<a name="2599"><span class="lineNum">    2599 </span>            :         case DRM_MODE_DPMS_OFF:</a>
<a name="2600"><span class="lineNum">    2600 </span><span class="lineNoCov">          0 :                 drm_crtc_vblank_off(crtc);</span></a>
<a name="2601"><span class="lineNum">    2601 </span><span class="lineNoCov">          0 :                 if (amdgpu_crtc-&gt;enabled) {</span></a>
<a name="2602"><span class="lineNum">    2602 </span><span class="lineNoCov">          0 :                         dce_v11_0_vga_enable(crtc, true);</span></a>
<a name="2603"><span class="lineNum">    2603 </span><span class="lineNoCov">          0 :                         amdgpu_atombios_crtc_blank(crtc, ATOM_ENABLE);</span></a>
<a name="2604"><span class="lineNum">    2604 </span><span class="lineNoCov">          0 :                         dce_v11_0_vga_enable(crtc, false);</span></a>
<a name="2605"><span class="lineNum">    2605 </span>            :                 }</a>
<a name="2606"><span class="lineNum">    2606 </span><span class="lineNoCov">          0 :                 amdgpu_atombios_crtc_enable(crtc, ATOM_DISABLE);</span></a>
<a name="2607"><span class="lineNum">    2607 </span><span class="lineNoCov">          0 :                 amdgpu_crtc-&gt;enabled = false;</span></a>
<a name="2608"><span class="lineNum">    2608 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="2609"><span class="lineNum">    2609 </span>            :         }</a>
<a name="2610"><span class="lineNum">    2610 </span>            :         /* adjust pm to dpms */</a>
<a name="2611"><span class="lineNum">    2611 </span><span class="lineNoCov">          0 :         amdgpu_dpm_compute_clocks(adev);</span></a>
<a name="2612"><span class="lineNum">    2612 </span><span class="lineNoCov">          0 : }</span></a>
<a name="2613"><span class="lineNum">    2613 </span>            : </a>
<a name="2614"><span class="lineNum">    2614 </span><span class="lineNoCov">          0 : static void dce_v11_0_crtc_prepare(struct drm_crtc *crtc)</span></a>
<a name="2615"><span class="lineNum">    2615 </span>            : {</a>
<a name="2616"><span class="lineNum">    2616 </span>            :         /* disable crtc pair power gating before programming */</a>
<a name="2617"><span class="lineNum">    2617 </span><span class="lineNoCov">          0 :         amdgpu_atombios_crtc_powergate(crtc, ATOM_DISABLE);</span></a>
<a name="2618"><span class="lineNum">    2618 </span><span class="lineNoCov">          0 :         amdgpu_atombios_crtc_lock(crtc, ATOM_ENABLE);</span></a>
<a name="2619"><span class="lineNum">    2619 </span><span class="lineNoCov">          0 :         dce_v11_0_crtc_dpms(crtc, DRM_MODE_DPMS_OFF);</span></a>
<a name="2620"><span class="lineNum">    2620 </span><span class="lineNoCov">          0 : }</span></a>
<a name="2621"><span class="lineNum">    2621 </span>            : </a>
<a name="2622"><span class="lineNum">    2622 </span><span class="lineNoCov">          0 : static void dce_v11_0_crtc_commit(struct drm_crtc *crtc)</span></a>
<a name="2623"><span class="lineNum">    2623 </span>            : {</a>
<a name="2624"><span class="lineNum">    2624 </span><span class="lineNoCov">          0 :         dce_v11_0_crtc_dpms(crtc, DRM_MODE_DPMS_ON);</span></a>
<a name="2625"><span class="lineNum">    2625 </span><span class="lineNoCov">          0 :         amdgpu_atombios_crtc_lock(crtc, ATOM_DISABLE);</span></a>
<a name="2626"><span class="lineNum">    2626 </span><span class="lineNoCov">          0 : }</span></a>
<a name="2627"><span class="lineNum">    2627 </span>            : </a>
<a name="2628"><span class="lineNum">    2628 </span><span class="lineNoCov">          0 : static void dce_v11_0_crtc_disable(struct drm_crtc *crtc)</span></a>
<a name="2629"><span class="lineNum">    2629 </span>            : {</a>
<a name="2630"><span class="lineNum">    2630 </span><span class="lineNoCov">          0 :         struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(crtc);</span></a>
<a name="2631"><span class="lineNum">    2631 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;dev;</span></a>
<a name="2632"><span class="lineNum">    2632 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = drm_to_adev(dev);</span></a>
<a name="2633"><span class="lineNum">    2633 </span>            :         struct amdgpu_atom_ss ss;</a>
<a name="2634"><span class="lineNum">    2634 </span>            :         int i;</a>
<a name="2635"><span class="lineNum">    2635 </span>            : </a>
<a name="2636"><span class="lineNum">    2636 </span><span class="lineNoCov">          0 :         dce_v11_0_crtc_dpms(crtc, DRM_MODE_DPMS_OFF);</span></a>
<a name="2637"><span class="lineNum">    2637 </span><span class="lineNoCov">          0 :         if (crtc-&gt;primary-&gt;fb) {</span></a>
<a name="2638"><span class="lineNum">    2638 </span>            :                 int r;</a>
<a name="2639"><span class="lineNum">    2639 </span>            :                 struct amdgpu_bo *abo;</a>
<a name="2640"><span class="lineNum">    2640 </span>            : </a>
<a name="2641"><span class="lineNum">    2641 </span><span class="lineNoCov">          0 :                 abo = gem_to_amdgpu_bo(crtc-&gt;primary-&gt;fb-&gt;obj[0]);</span></a>
<a name="2642"><span class="lineNum">    2642 </span><span class="lineNoCov">          0 :                 r = amdgpu_bo_reserve(abo, true);</span></a>
<a name="2643"><span class="lineNum">    2643 </span><span class="lineNoCov">          0 :                 if (unlikely(r))</span></a>
<a name="2644"><span class="lineNum">    2644 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;failed to reserve abo before unpin\n&quot;);</span></a>
<a name="2645"><span class="lineNum">    2645 </span>            :                 else {</a>
<a name="2646"><span class="lineNum">    2646 </span><span class="lineNoCov">          0 :                         amdgpu_bo_unpin(abo);</span></a>
<a name="2647"><span class="lineNum">    2647 </span>            :                         amdgpu_bo_unreserve(abo);</a>
<a name="2648"><span class="lineNum">    2648 </span>            :                 }</a>
<a name="2649"><span class="lineNum">    2649 </span>            :         }</a>
<a name="2650"><span class="lineNum">    2650 </span>            :         /* disable the GRPH */</a>
<a name="2651"><span class="lineNum">    2651 </span><span class="lineNoCov">          0 :         dce_v11_0_grph_enable(crtc, false);</span></a>
<a name="2652"><span class="lineNum">    2652 </span>            : </a>
<a name="2653"><span class="lineNum">    2653 </span><span class="lineNoCov">          0 :         amdgpu_atombios_crtc_powergate(crtc, ATOM_ENABLE);</span></a>
<a name="2654"><span class="lineNum">    2654 </span>            : </a>
<a name="2655"><span class="lineNum">    2655 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; adev-&gt;mode_info.num_crtc; i++) {</span></a>
<a name="2656"><span class="lineNum">    2656 </span><span class="lineNoCov">          0 :                 if (adev-&gt;mode_info.crtcs[i] &amp;&amp;</span></a>
<a name="2657"><span class="lineNum">    2657 </span><span class="lineNoCov">          0 :                     adev-&gt;mode_info.crtcs[i]-&gt;enabled &amp;&amp;</span></a>
<a name="2658"><span class="lineNum">    2658 </span><span class="lineNoCov">          0 :                     i != amdgpu_crtc-&gt;crtc_id &amp;&amp;</span></a>
<a name="2659"><span class="lineNum">    2659 </span><span class="lineNoCov">          0 :                     amdgpu_crtc-&gt;pll_id == adev-&gt;mode_info.crtcs[i]-&gt;pll_id) {</span></a>
<a name="2660"><span class="lineNum">    2660 </span>            :                         /* one other crtc is using this pll don't turn</a>
<a name="2661"><span class="lineNum">    2661 </span>            :                          * off the pll</a>
<a name="2662"><span class="lineNum">    2662 </span>            :                          */</a>
<a name="2663"><span class="lineNum">    2663 </span>            :                         goto done;</a>
<a name="2664"><span class="lineNum">    2664 </span>            :                 }</a>
<a name="2665"><span class="lineNum">    2665 </span>            :         }</a>
<a name="2666"><span class="lineNum">    2666 </span>            : </a>
<a name="2667"><span class="lineNum">    2667 </span><span class="lineNoCov">          0 :         switch (amdgpu_crtc-&gt;pll_id) {</span></a>
<a name="2668"><span class="lineNum">    2668 </span>            :         case ATOM_PPLL0:</a>
<a name="2669"><span class="lineNum">    2669 </span>            :         case ATOM_PPLL1:</a>
<a name="2670"><span class="lineNum">    2670 </span>            :         case ATOM_PPLL2:</a>
<a name="2671"><span class="lineNum">    2671 </span>            :                 /* disable the ppll */</a>
<a name="2672"><span class="lineNum">    2672 </span><span class="lineNoCov">          0 :                 amdgpu_atombios_crtc_program_pll(crtc, amdgpu_crtc-&gt;crtc_id, amdgpu_crtc-&gt;pll_id,</span></a>
<a name="2673"><span class="lineNum">    2673 </span>            :                                                  0, 0, ATOM_DISABLE, 0, 0, 0, 0, 0, false, &amp;ss);</a>
<a name="2674"><span class="lineNum">    2674 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="2675"><span class="lineNum">    2675 </span>            :         case ATOM_COMBOPHY_PLL0:</a>
<a name="2676"><span class="lineNum">    2676 </span>            :         case ATOM_COMBOPHY_PLL1:</a>
<a name="2677"><span class="lineNum">    2677 </span>            :         case ATOM_COMBOPHY_PLL2:</a>
<a name="2678"><span class="lineNum">    2678 </span>            :         case ATOM_COMBOPHY_PLL3:</a>
<a name="2679"><span class="lineNum">    2679 </span>            :         case ATOM_COMBOPHY_PLL4:</a>
<a name="2680"><span class="lineNum">    2680 </span>            :         case ATOM_COMBOPHY_PLL5:</a>
<a name="2681"><span class="lineNum">    2681 </span>            :                 /* disable the ppll */</a>
<a name="2682"><span class="lineNum">    2682 </span><span class="lineNoCov">          0 :                 amdgpu_atombios_crtc_program_pll(crtc, ATOM_CRTC_INVALID, amdgpu_crtc-&gt;pll_id,</span></a>
<a name="2683"><span class="lineNum">    2683 </span>            :                                                  0, 0, ATOM_DISABLE, 0, 0, 0, 0, 0, false, &amp;ss);</a>
<a name="2684"><span class="lineNum">    2684 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="2685"><span class="lineNum">    2685 </span>            :         default:</a>
<a name="2686"><span class="lineNum">    2686 </span>            :                 break;</a>
<a name="2687"><span class="lineNum">    2687 </span>            :         }</a>
<a name="2688"><span class="lineNum">    2688 </span>            : done:</a>
<a name="2689"><span class="lineNum">    2689 </span><span class="lineNoCov">          0 :         amdgpu_crtc-&gt;pll_id = ATOM_PPLL_INVALID;</span></a>
<a name="2690"><span class="lineNum">    2690 </span><span class="lineNoCov">          0 :         amdgpu_crtc-&gt;adjusted_clock = 0;</span></a>
<a name="2691"><span class="lineNum">    2691 </span><span class="lineNoCov">          0 :         amdgpu_crtc-&gt;encoder = NULL;</span></a>
<a name="2692"><span class="lineNum">    2692 </span><span class="lineNoCov">          0 :         amdgpu_crtc-&gt;connector = NULL;</span></a>
<a name="2693"><span class="lineNum">    2693 </span><span class="lineNoCov">          0 : }</span></a>
<a name="2694"><span class="lineNum">    2694 </span>            : </a>
<a name="2695"><span class="lineNum">    2695 </span><span class="lineNoCov">          0 : static int dce_v11_0_crtc_mode_set(struct drm_crtc *crtc,</span></a>
<a name="2696"><span class="lineNum">    2696 </span>            :                                   struct drm_display_mode *mode,</a>
<a name="2697"><span class="lineNum">    2697 </span>            :                                   struct drm_display_mode *adjusted_mode,</a>
<a name="2698"><span class="lineNum">    2698 </span>            :                                   int x, int y, struct drm_framebuffer *old_fb)</a>
<a name="2699"><span class="lineNum">    2699 </span>            : {</a>
<a name="2700"><span class="lineNum">    2700 </span><span class="lineNoCov">          0 :         struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(crtc);</span></a>
<a name="2701"><span class="lineNum">    2701 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;dev;</span></a>
<a name="2702"><span class="lineNum">    2702 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = drm_to_adev(dev);</span></a>
<a name="2703"><span class="lineNum">    2703 </span>            : </a>
<a name="2704"><span class="lineNum">    2704 </span><span class="lineNoCov">          0 :         if (!amdgpu_crtc-&gt;adjusted_clock)</span></a>
<a name="2705"><span class="lineNum">    2705 </span>            :                 return -EINVAL;</a>
<a name="2706"><span class="lineNum">    2706 </span>            : </a>
<a name="2707"><span class="lineNum">    2707 </span><span class="lineNoCov">          0 :         if ((adev-&gt;asic_type == CHIP_POLARIS10) ||</span></a>
<a name="2708"><span class="lineNum">    2708 </span>            :             (adev-&gt;asic_type == CHIP_POLARIS11) ||</a>
<a name="2709"><span class="lineNum">    2709 </span><span class="lineNoCov">          0 :             (adev-&gt;asic_type == CHIP_POLARIS12) ||</span></a>
<a name="2710"><span class="lineNum">    2710 </span>            :             (adev-&gt;asic_type == CHIP_VEGAM)) {</a>
<a name="2711"><span class="lineNum">    2711 </span><span class="lineNoCov">          0 :                 struct amdgpu_encoder *amdgpu_encoder =</span></a>
<a name="2712"><span class="lineNum">    2712 </span><span class="lineNoCov">          0 :                         to_amdgpu_encoder(amdgpu_crtc-&gt;encoder);</span></a>
<a name="2713"><span class="lineNum">    2713 </span><span class="lineNoCov">          0 :                 int encoder_mode =</span></a>
<a name="2714"><span class="lineNum">    2714 </span>            :                         amdgpu_atombios_encoder_get_encoder_mode(amdgpu_crtc-&gt;encoder);</a>
<a name="2715"><span class="lineNum">    2715 </span>            : </a>
<a name="2716"><span class="lineNum">    2716 </span>            :                 /* SetPixelClock calculates the plls and ss values now */</a>
<a name="2717"><span class="lineNum">    2717 </span><span class="lineNoCov">          0 :                 amdgpu_atombios_crtc_program_pll(crtc, amdgpu_crtc-&gt;crtc_id,</span></a>
<a name="2718"><span class="lineNum">    2718 </span><span class="lineNoCov">          0 :                                                  amdgpu_crtc-&gt;pll_id,</span></a>
<a name="2719"><span class="lineNum">    2719 </span>            :                                                  encoder_mode, amdgpu_encoder-&gt;encoder_id,</a>
<a name="2720"><span class="lineNum">    2720 </span><span class="lineNoCov">          0 :                                                  adjusted_mode-&gt;clock, 0, 0, 0, 0,</span></a>
<a name="2721"><span class="lineNum">    2721 </span><span class="lineNoCov">          0 :                                                  amdgpu_crtc-&gt;bpc, amdgpu_crtc-&gt;ss_enabled, &amp;amdgpu_crtc-&gt;ss);</span></a>
<a name="2722"><span class="lineNum">    2722 </span>            :         } else {</a>
<a name="2723"><span class="lineNum">    2723 </span><span class="lineNoCov">          0 :                 amdgpu_atombios_crtc_set_pll(crtc, adjusted_mode);</span></a>
<a name="2724"><span class="lineNum">    2724 </span>            :         }</a>
<a name="2725"><span class="lineNum">    2725 </span><span class="lineNoCov">          0 :         amdgpu_atombios_crtc_set_dtd_timing(crtc, adjusted_mode);</span></a>
<a name="2726"><span class="lineNum">    2726 </span><span class="lineNoCov">          0 :         dce_v11_0_crtc_do_set_base(crtc, old_fb, x, y, 0);</span></a>
<a name="2727"><span class="lineNum">    2727 </span><span class="lineNoCov">          0 :         amdgpu_atombios_crtc_overscan_setup(crtc, mode, adjusted_mode);</span></a>
<a name="2728"><span class="lineNum">    2728 </span><span class="lineNoCov">          0 :         amdgpu_atombios_crtc_scaler_setup(crtc);</span></a>
<a name="2729"><span class="lineNum">    2729 </span><span class="lineNoCov">          0 :         dce_v11_0_cursor_reset(crtc);</span></a>
<a name="2730"><span class="lineNum">    2730 </span>            :         /* update the hw version fpr dpm */</a>
<a name="2731"><span class="lineNum">    2731 </span><span class="lineNoCov">          0 :         amdgpu_crtc-&gt;hw_mode = *adjusted_mode;</span></a>
<a name="2732"><span class="lineNum">    2732 </span>            : </a>
<a name="2733"><span class="lineNum">    2733 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="2734"><span class="lineNum">    2734 </span>            : }</a>
<a name="2735"><span class="lineNum">    2735 </span>            : </a>
<a name="2736"><span class="lineNum">    2736 </span><span class="lineNoCov">          0 : static bool dce_v11_0_crtc_mode_fixup(struct drm_crtc *crtc,</span></a>
<a name="2737"><span class="lineNum">    2737 </span>            :                                      const struct drm_display_mode *mode,</a>
<a name="2738"><span class="lineNum">    2738 </span>            :                                      struct drm_display_mode *adjusted_mode)</a>
<a name="2739"><span class="lineNum">    2739 </span>            : {</a>
<a name="2740"><span class="lineNum">    2740 </span><span class="lineNoCov">          0 :         struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(crtc);</span></a>
<a name="2741"><span class="lineNum">    2741 </span><span class="lineNoCov">          0 :         struct drm_device *dev = crtc-&gt;dev;</span></a>
<a name="2742"><span class="lineNum">    2742 </span>            :         struct drm_encoder *encoder;</a>
<a name="2743"><span class="lineNum">    2743 </span>            : </a>
<a name="2744"><span class="lineNum">    2744 </span>            :         /* assign the encoder to the amdgpu crtc to avoid repeated lookups later */</a>
<a name="2745"><span class="lineNum">    2745 </span><span class="lineNoCov">          0 :         list_for_each_entry(encoder, &amp;dev-&gt;mode_config.encoder_list, head) {</span></a>
<a name="2746"><span class="lineNum">    2746 </span><span class="lineNoCov">          0 :                 if (encoder-&gt;crtc == crtc) {</span></a>
<a name="2747"><span class="lineNum">    2747 </span><span class="lineNoCov">          0 :                         amdgpu_crtc-&gt;encoder = encoder;</span></a>
<a name="2748"><span class="lineNum">    2748 </span><span class="lineNoCov">          0 :                         amdgpu_crtc-&gt;connector = amdgpu_get_connector_for_encoder(encoder);</span></a>
<a name="2749"><span class="lineNum">    2749 </span><span class="lineNoCov">          0 :                         break;</span></a>
<a name="2750"><span class="lineNum">    2750 </span>            :                 }</a>
<a name="2751"><span class="lineNum">    2751 </span>            :         }</a>
<a name="2752"><span class="lineNum">    2752 </span><span class="lineNoCov">          0 :         if ((amdgpu_crtc-&gt;encoder == NULL) || (amdgpu_crtc-&gt;connector == NULL)) {</span></a>
<a name="2753"><span class="lineNum">    2753 </span><span class="lineNoCov">          0 :                 amdgpu_crtc-&gt;encoder = NULL;</span></a>
<a name="2754"><span class="lineNum">    2754 </span><span class="lineNoCov">          0 :                 amdgpu_crtc-&gt;connector = NULL;</span></a>
<a name="2755"><span class="lineNum">    2755 </span><span class="lineNoCov">          0 :                 return false;</span></a>
<a name="2756"><span class="lineNum">    2756 </span>            :         }</a>
<a name="2757"><span class="lineNum">    2757 </span><span class="lineNoCov">          0 :         if (!amdgpu_display_crtc_scaling_mode_fixup(crtc, mode, adjusted_mode))</span></a>
<a name="2758"><span class="lineNum">    2758 </span>            :                 return false;</a>
<a name="2759"><span class="lineNum">    2759 </span><span class="lineNoCov">          0 :         if (amdgpu_atombios_crtc_prepare_pll(crtc, adjusted_mode))</span></a>
<a name="2760"><span class="lineNum">    2760 </span>            :                 return false;</a>
<a name="2761"><span class="lineNum">    2761 </span>            :         /* pick pll */</a>
<a name="2762"><span class="lineNum">    2762 </span><span class="lineNoCov">          0 :         amdgpu_crtc-&gt;pll_id = dce_v11_0_pick_pll(crtc);</span></a>
<a name="2763"><span class="lineNum">    2763 </span>            :         /* if we can't get a PPLL for a non-DP encoder, fail */</a>
<a name="2764"><span class="lineNum">    2764 </span><span class="lineNoCov">          0 :         if ((amdgpu_crtc-&gt;pll_id == ATOM_PPLL_INVALID) &amp;&amp;</span></a>
<a name="2765"><span class="lineNum">    2765 </span><span class="lineNoCov">          0 :             !ENCODER_MODE_IS_DP(amdgpu_atombios_encoder_get_encoder_mode(amdgpu_crtc-&gt;encoder)))</span></a>
<a name="2766"><span class="lineNum">    2766 </span>            :                 return false;</a>
<a name="2767"><span class="lineNum">    2767 </span>            : </a>
<a name="2768"><span class="lineNum">    2768 </span>            :         return true;</a>
<a name="2769"><span class="lineNum">    2769 </span>            : }</a>
<a name="2770"><span class="lineNum">    2770 </span>            : </a>
<a name="2771"><span class="lineNum">    2771 </span><span class="lineNoCov">          0 : static int dce_v11_0_crtc_set_base(struct drm_crtc *crtc, int x, int y,</span></a>
<a name="2772"><span class="lineNum">    2772 </span>            :                                   struct drm_framebuffer *old_fb)</a>
<a name="2773"><span class="lineNum">    2773 </span>            : {</a>
<a name="2774"><span class="lineNum">    2774 </span><span class="lineNoCov">          0 :         return dce_v11_0_crtc_do_set_base(crtc, old_fb, x, y, 0);</span></a>
<a name="2775"><span class="lineNum">    2775 </span>            : }</a>
<a name="2776"><span class="lineNum">    2776 </span>            : </a>
<a name="2777"><span class="lineNum">    2777 </span><span class="lineNoCov">          0 : static int dce_v11_0_crtc_set_base_atomic(struct drm_crtc *crtc,</span></a>
<a name="2778"><span class="lineNum">    2778 </span>            :                                          struct drm_framebuffer *fb,</a>
<a name="2779"><span class="lineNum">    2779 </span>            :                                          int x, int y, enum mode_set_atomic state)</a>
<a name="2780"><span class="lineNum">    2780 </span>            : {</a>
<a name="2781"><span class="lineNum">    2781 </span><span class="lineNoCov">          0 :         return dce_v11_0_crtc_do_set_base(crtc, fb, x, y, 1);</span></a>
<a name="2782"><span class="lineNum">    2782 </span>            : }</a>
<a name="2783"><span class="lineNum">    2783 </span>            : </a>
<a name="2784"><span class="lineNum">    2784 </span>            : static const struct drm_crtc_helper_funcs dce_v11_0_crtc_helper_funcs = {</a>
<a name="2785"><span class="lineNum">    2785 </span>            :         .dpms = dce_v11_0_crtc_dpms,</a>
<a name="2786"><span class="lineNum">    2786 </span>            :         .mode_fixup = dce_v11_0_crtc_mode_fixup,</a>
<a name="2787"><span class="lineNum">    2787 </span>            :         .mode_set = dce_v11_0_crtc_mode_set,</a>
<a name="2788"><span class="lineNum">    2788 </span>            :         .mode_set_base = dce_v11_0_crtc_set_base,</a>
<a name="2789"><span class="lineNum">    2789 </span>            :         .mode_set_base_atomic = dce_v11_0_crtc_set_base_atomic,</a>
<a name="2790"><span class="lineNum">    2790 </span>            :         .prepare = dce_v11_0_crtc_prepare,</a>
<a name="2791"><span class="lineNum">    2791 </span>            :         .commit = dce_v11_0_crtc_commit,</a>
<a name="2792"><span class="lineNum">    2792 </span>            :         .disable = dce_v11_0_crtc_disable,</a>
<a name="2793"><span class="lineNum">    2793 </span>            :         .get_scanout_position = amdgpu_crtc_get_scanout_position,</a>
<a name="2794"><span class="lineNum">    2794 </span>            : };</a>
<a name="2795"><span class="lineNum">    2795 </span>            : </a>
<a name="2796"><span class="lineNum">    2796 </span><span class="lineNoCov">          0 : static int dce_v11_0_crtc_init(struct amdgpu_device *adev, int index)</span></a>
<a name="2797"><span class="lineNum">    2797 </span>            : {</a>
<a name="2798"><span class="lineNum">    2798 </span>            :         struct amdgpu_crtc *amdgpu_crtc;</a>
<a name="2799"><span class="lineNum">    2799 </span>            : </a>
<a name="2800"><span class="lineNum">    2800 </span><span class="lineNoCov">          0 :         amdgpu_crtc = kzalloc(sizeof(struct amdgpu_crtc) +</span></a>
<a name="2801"><span class="lineNum">    2801 </span>            :                               (AMDGPUFB_CONN_LIMIT * sizeof(struct drm_connector *)), GFP_KERNEL);</a>
<a name="2802"><span class="lineNum">    2802 </span><span class="lineNoCov">          0 :         if (amdgpu_crtc == NULL)</span></a>
<a name="2803"><span class="lineNum">    2803 </span>            :                 return -ENOMEM;</a>
<a name="2804"><span class="lineNum">    2804 </span>            : </a>
<a name="2805"><span class="lineNum">    2805 </span><span class="lineNoCov">          0 :         drm_crtc_init(adev_to_drm(adev), &amp;amdgpu_crtc-&gt;base, &amp;dce_v11_0_crtc_funcs);</span></a>
<a name="2806"><span class="lineNum">    2806 </span>            : </a>
<a name="2807"><span class="lineNum">    2807 </span><span class="lineNoCov">          0 :         drm_mode_crtc_set_gamma_size(&amp;amdgpu_crtc-&gt;base, 256);</span></a>
<a name="2808"><span class="lineNum">    2808 </span><span class="lineNoCov">          0 :         amdgpu_crtc-&gt;crtc_id = index;</span></a>
<a name="2809"><span class="lineNum">    2809 </span><span class="lineNoCov">          0 :         adev-&gt;mode_info.crtcs[index] = amdgpu_crtc;</span></a>
<a name="2810"><span class="lineNum">    2810 </span>            : </a>
<a name="2811"><span class="lineNum">    2811 </span><span class="lineNoCov">          0 :         amdgpu_crtc-&gt;max_cursor_width = 128;</span></a>
<a name="2812"><span class="lineNum">    2812 </span><span class="lineNoCov">          0 :         amdgpu_crtc-&gt;max_cursor_height = 128;</span></a>
<a name="2813"><span class="lineNum">    2813 </span><span class="lineNoCov">          0 :         adev_to_drm(adev)-&gt;mode_config.cursor_width = amdgpu_crtc-&gt;max_cursor_width;</span></a>
<a name="2814"><span class="lineNum">    2814 </span><span class="lineNoCov">          0 :         adev_to_drm(adev)-&gt;mode_config.cursor_height = amdgpu_crtc-&gt;max_cursor_height;</span></a>
<a name="2815"><span class="lineNum">    2815 </span>            : </a>
<a name="2816"><span class="lineNum">    2816 </span><span class="lineNoCov">          0 :         switch (amdgpu_crtc-&gt;crtc_id) {</span></a>
<a name="2817"><span class="lineNum">    2817 </span>            :         case 0:</a>
<a name="2818"><span class="lineNum">    2818 </span>            :         default:</a>
<a name="2819"><span class="lineNum">    2819 </span><span class="lineNoCov">          0 :                 amdgpu_crtc-&gt;crtc_offset = CRTC0_REGISTER_OFFSET;</span></a>
<a name="2820"><span class="lineNum">    2820 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="2821"><span class="lineNum">    2821 </span>            :         case 1:</a>
<a name="2822"><span class="lineNum">    2822 </span><span class="lineNoCov">          0 :                 amdgpu_crtc-&gt;crtc_offset = CRTC1_REGISTER_OFFSET;</span></a>
<a name="2823"><span class="lineNum">    2823 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="2824"><span class="lineNum">    2824 </span>            :         case 2:</a>
<a name="2825"><span class="lineNum">    2825 </span><span class="lineNoCov">          0 :                 amdgpu_crtc-&gt;crtc_offset = CRTC2_REGISTER_OFFSET;</span></a>
<a name="2826"><span class="lineNum">    2826 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="2827"><span class="lineNum">    2827 </span>            :         case 3:</a>
<a name="2828"><span class="lineNum">    2828 </span><span class="lineNoCov">          0 :                 amdgpu_crtc-&gt;crtc_offset = CRTC3_REGISTER_OFFSET;</span></a>
<a name="2829"><span class="lineNum">    2829 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="2830"><span class="lineNum">    2830 </span>            :         case 4:</a>
<a name="2831"><span class="lineNum">    2831 </span><span class="lineNoCov">          0 :                 amdgpu_crtc-&gt;crtc_offset = CRTC4_REGISTER_OFFSET;</span></a>
<a name="2832"><span class="lineNum">    2832 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="2833"><span class="lineNum">    2833 </span>            :         case 5:</a>
<a name="2834"><span class="lineNum">    2834 </span><span class="lineNoCov">          0 :                 amdgpu_crtc-&gt;crtc_offset = CRTC5_REGISTER_OFFSET;</span></a>
<a name="2835"><span class="lineNum">    2835 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="2836"><span class="lineNum">    2836 </span>            :         }</a>
<a name="2837"><span class="lineNum">    2837 </span>            : </a>
<a name="2838"><span class="lineNum">    2838 </span><span class="lineNoCov">          0 :         amdgpu_crtc-&gt;pll_id = ATOM_PPLL_INVALID;</span></a>
<a name="2839"><span class="lineNum">    2839 </span><span class="lineNoCov">          0 :         amdgpu_crtc-&gt;adjusted_clock = 0;</span></a>
<a name="2840"><span class="lineNum">    2840 </span><span class="lineNoCov">          0 :         amdgpu_crtc-&gt;encoder = NULL;</span></a>
<a name="2841"><span class="lineNum">    2841 </span><span class="lineNoCov">          0 :         amdgpu_crtc-&gt;connector = NULL;</span></a>
<a name="2842"><span class="lineNum">    2842 </span><span class="lineNoCov">          0 :         drm_crtc_helper_add(&amp;amdgpu_crtc-&gt;base, &amp;dce_v11_0_crtc_helper_funcs);</span></a>
<a name="2843"><span class="lineNum">    2843 </span>            : </a>
<a name="2844"><span class="lineNum">    2844 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="2845"><span class="lineNum">    2845 </span>            : }</a>
<a name="2846"><span class="lineNum">    2846 </span>            : </a>
<a name="2847"><span class="lineNum">    2847 </span><span class="lineNoCov">          0 : static int dce_v11_0_early_init(void *handle)</span></a>
<a name="2848"><span class="lineNum">    2848 </span>            : {</a>
<a name="2849"><span class="lineNum">    2849 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = (struct amdgpu_device *)handle;</span></a>
<a name="2850"><span class="lineNum">    2850 </span>            : </a>
<a name="2851"><span class="lineNum">    2851 </span><span class="lineNoCov">          0 :         adev-&gt;audio_endpt_rreg = &amp;dce_v11_0_audio_endpt_rreg;</span></a>
<a name="2852"><span class="lineNum">    2852 </span><span class="lineNoCov">          0 :         adev-&gt;audio_endpt_wreg = &amp;dce_v11_0_audio_endpt_wreg;</span></a>
<a name="2853"><span class="lineNum">    2853 </span>            : </a>
<a name="2854"><span class="lineNum">    2854 </span><span class="lineNoCov">          0 :         dce_v11_0_set_display_funcs(adev);</span></a>
<a name="2855"><span class="lineNum">    2855 </span>            : </a>
<a name="2856"><span class="lineNum">    2856 </span><span class="lineNoCov">          0 :         adev-&gt;mode_info.num_crtc = dce_v11_0_get_num_crtc(adev);</span></a>
<a name="2857"><span class="lineNum">    2857 </span>            : </a>
<a name="2858"><span class="lineNum">    2858 </span><span class="lineNoCov">          0 :         switch (adev-&gt;asic_type) {</span></a>
<a name="2859"><span class="lineNum">    2859 </span>            :         case CHIP_CARRIZO:</a>
<a name="2860"><span class="lineNum">    2860 </span><span class="lineNoCov">          0 :                 adev-&gt;mode_info.num_hpd = 6;</span></a>
<a name="2861"><span class="lineNum">    2861 </span><span class="lineNoCov">          0 :                 adev-&gt;mode_info.num_dig = 9;</span></a>
<a name="2862"><span class="lineNum">    2862 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="2863"><span class="lineNum">    2863 </span>            :         case CHIP_STONEY:</a>
<a name="2864"><span class="lineNum">    2864 </span><span class="lineNoCov">          0 :                 adev-&gt;mode_info.num_hpd = 6;</span></a>
<a name="2865"><span class="lineNum">    2865 </span><span class="lineNoCov">          0 :                 adev-&gt;mode_info.num_dig = 9;</span></a>
<a name="2866"><span class="lineNum">    2866 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="2867"><span class="lineNum">    2867 </span>            :         case CHIP_POLARIS10:</a>
<a name="2868"><span class="lineNum">    2868 </span>            :         case CHIP_VEGAM:</a>
<a name="2869"><span class="lineNum">    2869 </span><span class="lineNoCov">          0 :                 adev-&gt;mode_info.num_hpd = 6;</span></a>
<a name="2870"><span class="lineNum">    2870 </span><span class="lineNoCov">          0 :                 adev-&gt;mode_info.num_dig = 6;</span></a>
<a name="2871"><span class="lineNum">    2871 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="2872"><span class="lineNum">    2872 </span>            :         case CHIP_POLARIS11:</a>
<a name="2873"><span class="lineNum">    2873 </span>            :         case CHIP_POLARIS12:</a>
<a name="2874"><span class="lineNum">    2874 </span><span class="lineNoCov">          0 :                 adev-&gt;mode_info.num_hpd = 5;</span></a>
<a name="2875"><span class="lineNum">    2875 </span><span class="lineNoCov">          0 :                 adev-&gt;mode_info.num_dig = 5;</span></a>
<a name="2876"><span class="lineNum">    2876 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="2877"><span class="lineNum">    2877 </span>            :         default:</a>
<a name="2878"><span class="lineNum">    2878 </span>            :                 /* FIXME: not supported yet */</a>
<a name="2879"><span class="lineNum">    2879 </span>            :                 return -EINVAL;</a>
<a name="2880"><span class="lineNum">    2880 </span>            :         }</a>
<a name="2881"><span class="lineNum">    2881 </span>            : </a>
<a name="2882"><span class="lineNum">    2882 </span><span class="lineNoCov">          0 :         dce_v11_0_set_irq_funcs(adev);</span></a>
<a name="2883"><span class="lineNum">    2883 </span>            : </a>
<a name="2884"><span class="lineNum">    2884 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="2885"><span class="lineNum">    2885 </span>            : }</a>
<a name="2886"><span class="lineNum">    2886 </span>            : </a>
<a name="2887"><span class="lineNum">    2887 </span><span class="lineNoCov">          0 : static int dce_v11_0_sw_init(void *handle)</span></a>
<a name="2888"><span class="lineNum">    2888 </span>            : {</a>
<a name="2889"><span class="lineNum">    2889 </span>            :         int r, i;</a>
<a name="2890"><span class="lineNum">    2890 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = (struct amdgpu_device *)handle;</span></a>
<a name="2891"><span class="lineNum">    2891 </span>            : </a>
<a name="2892"><span class="lineNum">    2892 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; adev-&gt;mode_info.num_crtc; i++) {</span></a>
<a name="2893"><span class="lineNum">    2893 </span><span class="lineNoCov">          0 :                 r = amdgpu_irq_add_id(adev, AMDGPU_IRQ_CLIENTID_LEGACY, i + 1, &amp;adev-&gt;crtc_irq);</span></a>
<a name="2894"><span class="lineNum">    2894 </span><span class="lineNoCov">          0 :                 if (r)</span></a>
<a name="2895"><span class="lineNum">    2895 </span>            :                         return r;</a>
<a name="2896"><span class="lineNum">    2896 </span>            :         }</a>
<a name="2897"><span class="lineNum">    2897 </span>            : </a>
<a name="2898"><span class="lineNum">    2898 </span><span class="lineNoCov">          0 :         for (i = VISLANDS30_IV_SRCID_D1_GRPH_PFLIP; i &lt; 20; i += 2) {</span></a>
<a name="2899"><span class="lineNum">    2899 </span><span class="lineNoCov">          0 :                 r = amdgpu_irq_add_id(adev, AMDGPU_IRQ_CLIENTID_LEGACY, i, &amp;adev-&gt;pageflip_irq);</span></a>
<a name="2900"><span class="lineNum">    2900 </span><span class="lineNoCov">          0 :                 if (r)</span></a>
<a name="2901"><span class="lineNum">    2901 </span>            :                         return r;</a>
<a name="2902"><span class="lineNum">    2902 </span>            :         }</a>
<a name="2903"><span class="lineNum">    2903 </span>            : </a>
<a name="2904"><span class="lineNum">    2904 </span>            :         /* HPD hotplug */</a>
<a name="2905"><span class="lineNum">    2905 </span><span class="lineNoCov">          0 :         r = amdgpu_irq_add_id(adev, AMDGPU_IRQ_CLIENTID_LEGACY, VISLANDS30_IV_SRCID_HOTPLUG_DETECT_A, &amp;adev-&gt;hpd_irq);</span></a>
<a name="2906"><span class="lineNum">    2906 </span><span class="lineNoCov">          0 :         if (r)</span></a>
<a name="2907"><span class="lineNum">    2907 </span>            :                 return r;</a>
<a name="2908"><span class="lineNum">    2908 </span>            : </a>
<a name="2909"><span class="lineNum">    2909 </span><span class="lineNoCov">          0 :         adev_to_drm(adev)-&gt;mode_config.funcs = &amp;amdgpu_mode_funcs;</span></a>
<a name="2910"><span class="lineNum">    2910 </span>            : </a>
<a name="2911"><span class="lineNum">    2911 </span><span class="lineNoCov">          0 :         adev_to_drm(adev)-&gt;mode_config.async_page_flip = true;</span></a>
<a name="2912"><span class="lineNum">    2912 </span>            : </a>
<a name="2913"><span class="lineNum">    2913 </span><span class="lineNoCov">          0 :         adev_to_drm(adev)-&gt;mode_config.max_width = 16384;</span></a>
<a name="2914"><span class="lineNum">    2914 </span><span class="lineNoCov">          0 :         adev_to_drm(adev)-&gt;mode_config.max_height = 16384;</span></a>
<a name="2915"><span class="lineNum">    2915 </span>            : </a>
<a name="2916"><span class="lineNum">    2916 </span><span class="lineNoCov">          0 :         adev_to_drm(adev)-&gt;mode_config.preferred_depth = 24;</span></a>
<a name="2917"><span class="lineNum">    2917 </span><span class="lineNoCov">          0 :         adev_to_drm(adev)-&gt;mode_config.prefer_shadow = 1;</span></a>
<a name="2918"><span class="lineNum">    2918 </span>            : </a>
<a name="2919"><span class="lineNum">    2919 </span><span class="lineNoCov">          0 :         adev_to_drm(adev)-&gt;mode_config.fb_modifiers_not_supported = true;</span></a>
<a name="2920"><span class="lineNum">    2920 </span>            : </a>
<a name="2921"><span class="lineNum">    2921 </span><span class="lineNoCov">          0 :         adev_to_drm(adev)-&gt;mode_config.fb_base = adev-&gt;gmc.aper_base;</span></a>
<a name="2922"><span class="lineNum">    2922 </span>            : </a>
<a name="2923"><span class="lineNum">    2923 </span><span class="lineNoCov">          0 :         r = amdgpu_display_modeset_create_props(adev);</span></a>
<a name="2924"><span class="lineNum">    2924 </span><span class="lineNoCov">          0 :         if (r)</span></a>
<a name="2925"><span class="lineNum">    2925 </span>            :                 return r;</a>
<a name="2926"><span class="lineNum">    2926 </span>            : </a>
<a name="2927"><span class="lineNum">    2927 </span><span class="lineNoCov">          0 :         adev_to_drm(adev)-&gt;mode_config.max_width = 16384;</span></a>
<a name="2928"><span class="lineNum">    2928 </span><span class="lineNoCov">          0 :         adev_to_drm(adev)-&gt;mode_config.max_height = 16384;</span></a>
<a name="2929"><span class="lineNum">    2929 </span>            : </a>
<a name="2930"><span class="lineNum">    2930 </span>            : </a>
<a name="2931"><span class="lineNum">    2931 </span>            :         /* allocate crtcs */</a>
<a name="2932"><span class="lineNum">    2932 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; adev-&gt;mode_info.num_crtc; i++) {</span></a>
<a name="2933"><span class="lineNum">    2933 </span><span class="lineNoCov">          0 :                 r = dce_v11_0_crtc_init(adev, i);</span></a>
<a name="2934"><span class="lineNum">    2934 </span><span class="lineNoCov">          0 :                 if (r)</span></a>
<a name="2935"><span class="lineNum">    2935 </span>            :                         return r;</a>
<a name="2936"><span class="lineNum">    2936 </span>            :         }</a>
<a name="2937"><span class="lineNum">    2937 </span>            : </a>
<a name="2938"><span class="lineNum">    2938 </span><span class="lineNoCov">          0 :         if (amdgpu_atombios_get_connector_info_from_object_table(adev))</span></a>
<a name="2939"><span class="lineNum">    2939 </span><span class="lineNoCov">          0 :                 amdgpu_display_print_display_setup(adev_to_drm(adev));</span></a>
<a name="2940"><span class="lineNum">    2940 </span>            :         else</a>
<a name="2941"><span class="lineNum">    2941 </span>            :                 return -EINVAL;</a>
<a name="2942"><span class="lineNum">    2942 </span>            : </a>
<a name="2943"><span class="lineNum">    2943 </span>            :         /* setup afmt */</a>
<a name="2944"><span class="lineNum">    2944 </span><span class="lineNoCov">          0 :         r = dce_v11_0_afmt_init(adev);</span></a>
<a name="2945"><span class="lineNum">    2945 </span><span class="lineNoCov">          0 :         if (r)</span></a>
<a name="2946"><span class="lineNum">    2946 </span>            :                 return r;</a>
<a name="2947"><span class="lineNum">    2947 </span>            : </a>
<a name="2948"><span class="lineNum">    2948 </span><span class="lineNoCov">          0 :         r = dce_v11_0_audio_init(adev);</span></a>
<a name="2949"><span class="lineNum">    2949 </span><span class="lineNoCov">          0 :         if (r)</span></a>
<a name="2950"><span class="lineNum">    2950 </span>            :                 return r;</a>
<a name="2951"><span class="lineNum">    2951 </span>            : </a>
<a name="2952"><span class="lineNum">    2952 </span><span class="lineNoCov">          0 :         drm_kms_helper_poll_init(adev_to_drm(adev));</span></a>
<a name="2953"><span class="lineNum">    2953 </span>            : </a>
<a name="2954"><span class="lineNum">    2954 </span><span class="lineNoCov">          0 :         adev-&gt;mode_info.mode_config_initialized = true;</span></a>
<a name="2955"><span class="lineNum">    2955 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="2956"><span class="lineNum">    2956 </span>            : }</a>
<a name="2957"><span class="lineNum">    2957 </span>            : </a>
<a name="2958"><span class="lineNum">    2958 </span><span class="lineNoCov">          0 : static int dce_v11_0_sw_fini(void *handle)</span></a>
<a name="2959"><span class="lineNum">    2959 </span>            : {</a>
<a name="2960"><span class="lineNum">    2960 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = (struct amdgpu_device *)handle;</span></a>
<a name="2961"><span class="lineNum">    2961 </span>            : </a>
<a name="2962"><span class="lineNum">    2962 </span><span class="lineNoCov">          0 :         kfree(adev-&gt;mode_info.bios_hardcoded_edid);</span></a>
<a name="2963"><span class="lineNum">    2963 </span>            : </a>
<a name="2964"><span class="lineNum">    2964 </span><span class="lineNoCov">          0 :         drm_kms_helper_poll_fini(adev_to_drm(adev));</span></a>
<a name="2965"><span class="lineNum">    2965 </span>            : </a>
<a name="2966"><span class="lineNum">    2966 </span><span class="lineNoCov">          0 :         dce_v11_0_audio_fini(adev);</span></a>
<a name="2967"><span class="lineNum">    2967 </span>            : </a>
<a name="2968"><span class="lineNum">    2968 </span><span class="lineNoCov">          0 :         dce_v11_0_afmt_fini(adev);</span></a>
<a name="2969"><span class="lineNum">    2969 </span>            : </a>
<a name="2970"><span class="lineNum">    2970 </span><span class="lineNoCov">          0 :         drm_mode_config_cleanup(adev_to_drm(adev));</span></a>
<a name="2971"><span class="lineNum">    2971 </span><span class="lineNoCov">          0 :         adev-&gt;mode_info.mode_config_initialized = false;</span></a>
<a name="2972"><span class="lineNum">    2972 </span>            : </a>
<a name="2973"><span class="lineNum">    2973 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="2974"><span class="lineNum">    2974 </span>            : }</a>
<a name="2975"><span class="lineNum">    2975 </span>            : </a>
<a name="2976"><span class="lineNum">    2976 </span><span class="lineNoCov">          0 : static int dce_v11_0_hw_init(void *handle)</span></a>
<a name="2977"><span class="lineNum">    2977 </span>            : {</a>
<a name="2978"><span class="lineNum">    2978 </span>            :         int i;</a>
<a name="2979"><span class="lineNum">    2979 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = (struct amdgpu_device *)handle;</span></a>
<a name="2980"><span class="lineNum">    2980 </span>            : </a>
<a name="2981"><span class="lineNum">    2981 </span><span class="lineNoCov">          0 :         dce_v11_0_init_golden_registers(adev);</span></a>
<a name="2982"><span class="lineNum">    2982 </span>            : </a>
<a name="2983"><span class="lineNum">    2983 </span>            :         /* disable vga render */</a>
<a name="2984"><span class="lineNum">    2984 </span><span class="lineNoCov">          0 :         dce_v11_0_set_vga_render_state(adev, false);</span></a>
<a name="2985"><span class="lineNum">    2985 </span>            :         /* init dig PHYs, disp eng pll */</a>
<a name="2986"><span class="lineNum">    2986 </span><span class="lineNoCov">          0 :         amdgpu_atombios_crtc_powergate_init(adev);</span></a>
<a name="2987"><span class="lineNum">    2987 </span><span class="lineNoCov">          0 :         amdgpu_atombios_encoder_init_dig(adev);</span></a>
<a name="2988"><span class="lineNum">    2988 </span><span class="lineNoCov">          0 :         if ((adev-&gt;asic_type == CHIP_POLARIS10) ||</span></a>
<a name="2989"><span class="lineNum">    2989 </span>            :             (adev-&gt;asic_type == CHIP_POLARIS11) ||</a>
<a name="2990"><span class="lineNum">    2990 </span><span class="lineNoCov">          0 :             (adev-&gt;asic_type == CHIP_POLARIS12) ||</span></a>
<a name="2991"><span class="lineNum">    2991 </span>            :             (adev-&gt;asic_type == CHIP_VEGAM)) {</a>
<a name="2992"><span class="lineNum">    2992 </span><span class="lineNoCov">          0 :                 amdgpu_atombios_crtc_set_dce_clock(adev, adev-&gt;clock.default_dispclk,</span></a>
<a name="2993"><span class="lineNum">    2993 </span>            :                                                    DCE_CLOCK_TYPE_DISPCLK, ATOM_GCK_DFS);</a>
<a name="2994"><span class="lineNum">    2994 </span><span class="lineNoCov">          0 :                 amdgpu_atombios_crtc_set_dce_clock(adev, 0,</span></a>
<a name="2995"><span class="lineNum">    2995 </span>            :                                                    DCE_CLOCK_TYPE_DPREFCLK, ATOM_GCK_DFS);</a>
<a name="2996"><span class="lineNum">    2996 </span>            :         } else {</a>
<a name="2997"><span class="lineNum">    2997 </span><span class="lineNoCov">          0 :                 amdgpu_atombios_crtc_set_disp_eng_pll(adev, adev-&gt;clock.default_dispclk);</span></a>
<a name="2998"><span class="lineNum">    2998 </span>            :         }</a>
<a name="2999"><span class="lineNum">    2999 </span>            : </a>
<a name="3000"><span class="lineNum">    3000 </span>            :         /* initialize hpd */</a>
<a name="3001"><span class="lineNum">    3001 </span><span class="lineNoCov">          0 :         dce_v11_0_hpd_init(adev);</span></a>
<a name="3002"><span class="lineNum">    3002 </span>            : </a>
<a name="3003"><span class="lineNum">    3003 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; adev-&gt;mode_info.audio.num_pins; i++) {</span></a>
<a name="3004"><span class="lineNum">    3004 </span><span class="lineNoCov">          0 :                 dce_v11_0_audio_enable(adev, &amp;adev-&gt;mode_info.audio.pin[i], false);</span></a>
<a name="3005"><span class="lineNum">    3005 </span>            :         }</a>
<a name="3006"><span class="lineNum">    3006 </span>            : </a>
<a name="3007"><span class="lineNum">    3007 </span><span class="lineNoCov">          0 :         dce_v11_0_pageflip_interrupt_init(adev);</span></a>
<a name="3008"><span class="lineNum">    3008 </span>            : </a>
<a name="3009"><span class="lineNum">    3009 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="3010"><span class="lineNum">    3010 </span>            : }</a>
<a name="3011"><span class="lineNum">    3011 </span>            : </a>
<a name="3012"><span class="lineNum">    3012 </span><span class="lineNoCov">          0 : static int dce_v11_0_hw_fini(void *handle)</span></a>
<a name="3013"><span class="lineNum">    3013 </span>            : {</a>
<a name="3014"><span class="lineNum">    3014 </span>            :         int i;</a>
<a name="3015"><span class="lineNum">    3015 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = (struct amdgpu_device *)handle;</span></a>
<a name="3016"><span class="lineNum">    3016 </span>            : </a>
<a name="3017"><span class="lineNum">    3017 </span><span class="lineNoCov">          0 :         dce_v11_0_hpd_fini(adev);</span></a>
<a name="3018"><span class="lineNum">    3018 </span>            : </a>
<a name="3019"><span class="lineNum">    3019 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; adev-&gt;mode_info.audio.num_pins; i++) {</span></a>
<a name="3020"><span class="lineNum">    3020 </span><span class="lineNoCov">          0 :                 dce_v11_0_audio_enable(adev, &amp;adev-&gt;mode_info.audio.pin[i], false);</span></a>
<a name="3021"><span class="lineNum">    3021 </span>            :         }</a>
<a name="3022"><span class="lineNum">    3022 </span>            : </a>
<a name="3023"><span class="lineNum">    3023 </span><span class="lineNoCov">          0 :         dce_v11_0_pageflip_interrupt_fini(adev);</span></a>
<a name="3024"><span class="lineNum">    3024 </span>            : </a>
<a name="3025"><span class="lineNum">    3025 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="3026"><span class="lineNum">    3026 </span>            : }</a>
<a name="3027"><span class="lineNum">    3027 </span>            : </a>
<a name="3028"><span class="lineNum">    3028 </span><span class="lineNoCov">          0 : static int dce_v11_0_suspend(void *handle)</span></a>
<a name="3029"><span class="lineNum">    3029 </span>            : {</a>
<a name="3030"><span class="lineNum">    3030 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = (struct amdgpu_device *)handle;</span></a>
<a name="3031"><span class="lineNum">    3031 </span>            :         int r;</a>
<a name="3032"><span class="lineNum">    3032 </span>            : </a>
<a name="3033"><span class="lineNum">    3033 </span><span class="lineNoCov">          0 :         r = amdgpu_display_suspend_helper(adev);</span></a>
<a name="3034"><span class="lineNum">    3034 </span><span class="lineNoCov">          0 :         if (r)</span></a>
<a name="3035"><span class="lineNum">    3035 </span>            :                 return r;</a>
<a name="3036"><span class="lineNum">    3036 </span>            : </a>
<a name="3037"><span class="lineNum">    3037 </span><span class="lineNoCov">          0 :         adev-&gt;mode_info.bl_level =</span></a>
<a name="3038"><span class="lineNum">    3038 </span><span class="lineNoCov">          0 :                 amdgpu_atombios_encoder_get_backlight_level_from_reg(adev);</span></a>
<a name="3039"><span class="lineNum">    3039 </span>            : </a>
<a name="3040"><span class="lineNum">    3040 </span><span class="lineNoCov">          0 :         return dce_v11_0_hw_fini(handle);</span></a>
<a name="3041"><span class="lineNum">    3041 </span>            : }</a>
<a name="3042"><span class="lineNum">    3042 </span>            : </a>
<a name="3043"><span class="lineNum">    3043 </span><span class="lineNoCov">          0 : static int dce_v11_0_resume(void *handle)</span></a>
<a name="3044"><span class="lineNum">    3044 </span>            : {</a>
<a name="3045"><span class="lineNum">    3045 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = (struct amdgpu_device *)handle;</span></a>
<a name="3046"><span class="lineNum">    3046 </span>            :         int ret;</a>
<a name="3047"><span class="lineNum">    3047 </span>            : </a>
<a name="3048"><span class="lineNum">    3048 </span><span class="lineNoCov">          0 :         amdgpu_atombios_encoder_set_backlight_level_to_reg(adev,</span></a>
<a name="3049"><span class="lineNum">    3049 </span><span class="lineNoCov">          0 :                                                            adev-&gt;mode_info.bl_level);</span></a>
<a name="3050"><span class="lineNum">    3050 </span>            : </a>
<a name="3051"><span class="lineNum">    3051 </span><span class="lineNoCov">          0 :         ret = dce_v11_0_hw_init(handle);</span></a>
<a name="3052"><span class="lineNum">    3052 </span>            : </a>
<a name="3053"><span class="lineNum">    3053 </span>            :         /* turn on the BL */</a>
<a name="3054"><span class="lineNum">    3054 </span><span class="lineNoCov">          0 :         if (adev-&gt;mode_info.bl_encoder) {</span></a>
<a name="3055"><span class="lineNum">    3055 </span><span class="lineNoCov">          0 :                 u8 bl_level = amdgpu_display_backlight_get_level(adev,</span></a>
<a name="3056"><span class="lineNum">    3056 </span>            :                                                                   adev-&gt;mode_info.bl_encoder);</a>
<a name="3057"><span class="lineNum">    3057 </span><span class="lineNoCov">          0 :                 amdgpu_display_backlight_set_level(adev, adev-&gt;mode_info.bl_encoder,</span></a>
<a name="3058"><span class="lineNum">    3058 </span>            :                                                     bl_level);</a>
<a name="3059"><span class="lineNum">    3059 </span>            :         }</a>
<a name="3060"><span class="lineNum">    3060 </span><span class="lineNoCov">          0 :         if (ret)</span></a>
<a name="3061"><span class="lineNum">    3061 </span>            :                 return ret;</a>
<a name="3062"><span class="lineNum">    3062 </span>            : </a>
<a name="3063"><span class="lineNum">    3063 </span><span class="lineNoCov">          0 :         return amdgpu_display_resume_helper(adev);</span></a>
<a name="3064"><span class="lineNum">    3064 </span>            : }</a>
<a name="3065"><span class="lineNum">    3065 </span>            : </a>
<a name="3066"><span class="lineNum">    3066 </span><span class="lineNoCov">          0 : static bool dce_v11_0_is_idle(void *handle)</span></a>
<a name="3067"><span class="lineNum">    3067 </span>            : {</a>
<a name="3068"><span class="lineNum">    3068 </span><span class="lineNoCov">          0 :         return true;</span></a>
<a name="3069"><span class="lineNum">    3069 </span>            : }</a>
<a name="3070"><span class="lineNum">    3070 </span>            : </a>
<a name="3071"><span class="lineNum">    3071 </span><span class="lineNoCov">          0 : static int dce_v11_0_wait_for_idle(void *handle)</span></a>
<a name="3072"><span class="lineNum">    3072 </span>            : {</a>
<a name="3073"><span class="lineNum">    3073 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="3074"><span class="lineNum">    3074 </span>            : }</a>
<a name="3075"><span class="lineNum">    3075 </span>            : </a>
<a name="3076"><span class="lineNum">    3076 </span><span class="lineNoCov">          0 : static int dce_v11_0_soft_reset(void *handle)</span></a>
<a name="3077"><span class="lineNum">    3077 </span>            : {</a>
<a name="3078"><span class="lineNum">    3078 </span><span class="lineNoCov">          0 :         u32 srbm_soft_reset = 0, tmp;</span></a>
<a name="3079"><span class="lineNum">    3079 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = (struct amdgpu_device *)handle;</span></a>
<a name="3080"><span class="lineNum">    3080 </span>            : </a>
<a name="3081"><span class="lineNum">    3081 </span><span class="lineNoCov">          0 :         if (dce_v11_0_is_display_hung(adev))</span></a>
<a name="3082"><span class="lineNum">    3082 </span><span class="lineNoCov">          0 :                 srbm_soft_reset |= SRBM_SOFT_RESET__SOFT_RESET_DC_MASK;</span></a>
<a name="3083"><span class="lineNum">    3083 </span>            : </a>
<a name="3084"><span class="lineNum">    3084 </span><span class="lineNoCov">          0 :         if (srbm_soft_reset) {</span></a>
<a name="3085"><span class="lineNum">    3085 </span><span class="lineNoCov">          0 :                 tmp = RREG32(mmSRBM_SOFT_RESET);</span></a>
<a name="3086"><span class="lineNum">    3086 </span><span class="lineNoCov">          0 :                 tmp |= srbm_soft_reset;</span></a>
<a name="3087"><span class="lineNum">    3087 </span><span class="lineNoCov">          0 :                 dev_info(adev-&gt;dev, &quot;SRBM_SOFT_RESET=0x%08X\n&quot;, tmp);</span></a>
<a name="3088"><span class="lineNum">    3088 </span><span class="lineNoCov">          0 :                 WREG32(mmSRBM_SOFT_RESET, tmp);</span></a>
<a name="3089"><span class="lineNum">    3089 </span><span class="lineNoCov">          0 :                 tmp = RREG32(mmSRBM_SOFT_RESET);</span></a>
<a name="3090"><span class="lineNum">    3090 </span>            : </a>
<a name="3091"><span class="lineNum">    3091 </span><span class="lineNoCov">          0 :                 udelay(50);</span></a>
<a name="3092"><span class="lineNum">    3092 </span>            : </a>
<a name="3093"><span class="lineNum">    3093 </span><span class="lineNoCov">          0 :                 tmp &amp;= ~srbm_soft_reset;</span></a>
<a name="3094"><span class="lineNum">    3094 </span><span class="lineNoCov">          0 :                 WREG32(mmSRBM_SOFT_RESET, tmp);</span></a>
<a name="3095"><span class="lineNum">    3095 </span><span class="lineNoCov">          0 :                 tmp = RREG32(mmSRBM_SOFT_RESET);</span></a>
<a name="3096"><span class="lineNum">    3096 </span>            : </a>
<a name="3097"><span class="lineNum">    3097 </span>            :                 /* Wait a little for things to settle down */</a>
<a name="3098"><span class="lineNum">    3098 </span>            :                 udelay(50);</a>
<a name="3099"><span class="lineNum">    3099 </span>            :         }</a>
<a name="3100"><span class="lineNum">    3100 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="3101"><span class="lineNum">    3101 </span>            : }</a>
<a name="3102"><span class="lineNum">    3102 </span>            : </a>
<a name="3103"><span class="lineNum">    3103 </span><span class="lineNoCov">          0 : static void dce_v11_0_set_crtc_vblank_interrupt_state(struct amdgpu_device *adev,</span></a>
<a name="3104"><span class="lineNum">    3104 </span>            :                                                      int crtc,</a>
<a name="3105"><span class="lineNum">    3105 </span>            :                                                      enum amdgpu_interrupt_state state)</a>
<a name="3106"><span class="lineNum">    3106 </span>            : {</a>
<a name="3107"><span class="lineNum">    3107 </span>            :         u32 lb_interrupt_mask;</a>
<a name="3108"><span class="lineNum">    3108 </span>            : </a>
<a name="3109"><span class="lineNum">    3109 </span><span class="lineNoCov">          0 :         if (crtc &gt;= adev-&gt;mode_info.num_crtc) {</span></a>
<a name="3110"><span class="lineNum">    3110 </span><span class="lineNoCov">          0 :                 DRM_DEBUG(&quot;invalid crtc %d\n&quot;, crtc);</span></a>
<a name="3111"><span class="lineNum">    3111 </span><span class="lineNoCov">          0 :                 return;</span></a>
<a name="3112"><span class="lineNum">    3112 </span>            :         }</a>
<a name="3113"><span class="lineNum">    3113 </span>            : </a>
<a name="3114"><span class="lineNum">    3114 </span><span class="lineNoCov">          0 :         switch (state) {</span></a>
<a name="3115"><span class="lineNum">    3115 </span>            :         case AMDGPU_IRQ_STATE_DISABLE:</a>
<a name="3116"><span class="lineNum">    3116 </span><span class="lineNoCov">          0 :                 lb_interrupt_mask = RREG32(mmLB_INTERRUPT_MASK + crtc_offsets[crtc]);</span></a>
<a name="3117"><span class="lineNum">    3117 </span><span class="lineNoCov">          0 :                 lb_interrupt_mask = REG_SET_FIELD(lb_interrupt_mask, LB_INTERRUPT_MASK,</span></a>
<a name="3118"><span class="lineNum">    3118 </span>            :                                                   VBLANK_INTERRUPT_MASK, 0);</a>
<a name="3119"><span class="lineNum">    3119 </span><span class="lineNoCov">          0 :                 WREG32(mmLB_INTERRUPT_MASK + crtc_offsets[crtc], lb_interrupt_mask);</span></a>
<a name="3120"><span class="lineNum">    3120 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="3121"><span class="lineNum">    3121 </span>            :         case AMDGPU_IRQ_STATE_ENABLE:</a>
<a name="3122"><span class="lineNum">    3122 </span><span class="lineNoCov">          0 :                 lb_interrupt_mask = RREG32(mmLB_INTERRUPT_MASK + crtc_offsets[crtc]);</span></a>
<a name="3123"><span class="lineNum">    3123 </span><span class="lineNoCov">          0 :                 lb_interrupt_mask = REG_SET_FIELD(lb_interrupt_mask, LB_INTERRUPT_MASK,</span></a>
<a name="3124"><span class="lineNum">    3124 </span>            :                                                   VBLANK_INTERRUPT_MASK, 1);</a>
<a name="3125"><span class="lineNum">    3125 </span><span class="lineNoCov">          0 :                 WREG32(mmLB_INTERRUPT_MASK + crtc_offsets[crtc], lb_interrupt_mask);</span></a>
<a name="3126"><span class="lineNum">    3126 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="3127"><span class="lineNum">    3127 </span>            :         default:</a>
<a name="3128"><span class="lineNum">    3128 </span>            :                 break;</a>
<a name="3129"><span class="lineNum">    3129 </span>            :         }</a>
<a name="3130"><span class="lineNum">    3130 </span>            : }</a>
<a name="3131"><span class="lineNum">    3131 </span>            : </a>
<a name="3132"><span class="lineNum">    3132 </span><span class="lineNoCov">          0 : static void dce_v11_0_set_crtc_vline_interrupt_state(struct amdgpu_device *adev,</span></a>
<a name="3133"><span class="lineNum">    3133 </span>            :                                                     int crtc,</a>
<a name="3134"><span class="lineNum">    3134 </span>            :                                                     enum amdgpu_interrupt_state state)</a>
<a name="3135"><span class="lineNum">    3135 </span>            : {</a>
<a name="3136"><span class="lineNum">    3136 </span>            :         u32 lb_interrupt_mask;</a>
<a name="3137"><span class="lineNum">    3137 </span>            : </a>
<a name="3138"><span class="lineNum">    3138 </span><span class="lineNoCov">          0 :         if (crtc &gt;= adev-&gt;mode_info.num_crtc) {</span></a>
<a name="3139"><span class="lineNum">    3139 </span><span class="lineNoCov">          0 :                 DRM_DEBUG(&quot;invalid crtc %d\n&quot;, crtc);</span></a>
<a name="3140"><span class="lineNum">    3140 </span><span class="lineNoCov">          0 :                 return;</span></a>
<a name="3141"><span class="lineNum">    3141 </span>            :         }</a>
<a name="3142"><span class="lineNum">    3142 </span>            : </a>
<a name="3143"><span class="lineNum">    3143 </span><span class="lineNoCov">          0 :         switch (state) {</span></a>
<a name="3144"><span class="lineNum">    3144 </span>            :         case AMDGPU_IRQ_STATE_DISABLE:</a>
<a name="3145"><span class="lineNum">    3145 </span><span class="lineNoCov">          0 :                 lb_interrupt_mask = RREG32(mmLB_INTERRUPT_MASK + crtc_offsets[crtc]);</span></a>
<a name="3146"><span class="lineNum">    3146 </span><span class="lineNoCov">          0 :                 lb_interrupt_mask = REG_SET_FIELD(lb_interrupt_mask, LB_INTERRUPT_MASK,</span></a>
<a name="3147"><span class="lineNum">    3147 </span>            :                                                   VLINE_INTERRUPT_MASK, 0);</a>
<a name="3148"><span class="lineNum">    3148 </span><span class="lineNoCov">          0 :                 WREG32(mmLB_INTERRUPT_MASK + crtc_offsets[crtc], lb_interrupt_mask);</span></a>
<a name="3149"><span class="lineNum">    3149 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="3150"><span class="lineNum">    3150 </span>            :         case AMDGPU_IRQ_STATE_ENABLE:</a>
<a name="3151"><span class="lineNum">    3151 </span><span class="lineNoCov">          0 :                 lb_interrupt_mask = RREG32(mmLB_INTERRUPT_MASK + crtc_offsets[crtc]);</span></a>
<a name="3152"><span class="lineNum">    3152 </span><span class="lineNoCov">          0 :                 lb_interrupt_mask = REG_SET_FIELD(lb_interrupt_mask, LB_INTERRUPT_MASK,</span></a>
<a name="3153"><span class="lineNum">    3153 </span>            :                                                   VLINE_INTERRUPT_MASK, 1);</a>
<a name="3154"><span class="lineNum">    3154 </span><span class="lineNoCov">          0 :                 WREG32(mmLB_INTERRUPT_MASK + crtc_offsets[crtc], lb_interrupt_mask);</span></a>
<a name="3155"><span class="lineNum">    3155 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="3156"><span class="lineNum">    3156 </span>            :         default:</a>
<a name="3157"><span class="lineNum">    3157 </span>            :                 break;</a>
<a name="3158"><span class="lineNum">    3158 </span>            :         }</a>
<a name="3159"><span class="lineNum">    3159 </span>            : }</a>
<a name="3160"><span class="lineNum">    3160 </span>            : </a>
<a name="3161"><span class="lineNum">    3161 </span><span class="lineNoCov">          0 : static int dce_v11_0_set_hpd_irq_state(struct amdgpu_device *adev,</span></a>
<a name="3162"><span class="lineNum">    3162 </span>            :                                         struct amdgpu_irq_src *source,</a>
<a name="3163"><span class="lineNum">    3163 </span>            :                                         unsigned hpd,</a>
<a name="3164"><span class="lineNum">    3164 </span>            :                                         enum amdgpu_interrupt_state state)</a>
<a name="3165"><span class="lineNum">    3165 </span>            : {</a>
<a name="3166"><span class="lineNum">    3166 </span>            :         u32 tmp;</a>
<a name="3167"><span class="lineNum">    3167 </span>            : </a>
<a name="3168"><span class="lineNum">    3168 </span><span class="lineNoCov">          0 :         if (hpd &gt;= adev-&gt;mode_info.num_hpd) {</span></a>
<a name="3169"><span class="lineNum">    3169 </span><span class="lineNoCov">          0 :                 DRM_DEBUG(&quot;invalid hdp %d\n&quot;, hpd);</span></a>
<a name="3170"><span class="lineNum">    3170 </span><span class="lineNoCov">          0 :                 return 0;</span></a>
<a name="3171"><span class="lineNum">    3171 </span>            :         }</a>
<a name="3172"><span class="lineNum">    3172 </span>            : </a>
<a name="3173"><span class="lineNum">    3173 </span><span class="lineNoCov">          0 :         switch (state) {</span></a>
<a name="3174"><span class="lineNum">    3174 </span>            :         case AMDGPU_IRQ_STATE_DISABLE:</a>
<a name="3175"><span class="lineNum">    3175 </span><span class="lineNoCov">          0 :                 tmp = RREG32(mmDC_HPD_INT_CONTROL + hpd_offsets[hpd]);</span></a>
<a name="3176"><span class="lineNum">    3176 </span><span class="lineNoCov">          0 :                 tmp = REG_SET_FIELD(tmp, DC_HPD_INT_CONTROL, DC_HPD_INT_EN, 0);</span></a>
<a name="3177"><span class="lineNum">    3177 </span><span class="lineNoCov">          0 :                 WREG32(mmDC_HPD_INT_CONTROL + hpd_offsets[hpd], tmp);</span></a>
<a name="3178"><span class="lineNum">    3178 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="3179"><span class="lineNum">    3179 </span>            :         case AMDGPU_IRQ_STATE_ENABLE:</a>
<a name="3180"><span class="lineNum">    3180 </span><span class="lineNoCov">          0 :                 tmp = RREG32(mmDC_HPD_INT_CONTROL + hpd_offsets[hpd]);</span></a>
<a name="3181"><span class="lineNum">    3181 </span><span class="lineNoCov">          0 :                 tmp = REG_SET_FIELD(tmp, DC_HPD_INT_CONTROL, DC_HPD_INT_EN, 1);</span></a>
<a name="3182"><span class="lineNum">    3182 </span><span class="lineNoCov">          0 :                 WREG32(mmDC_HPD_INT_CONTROL + hpd_offsets[hpd], tmp);</span></a>
<a name="3183"><span class="lineNum">    3183 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="3184"><span class="lineNum">    3184 </span>            :         default:</a>
<a name="3185"><span class="lineNum">    3185 </span>            :                 break;</a>
<a name="3186"><span class="lineNum">    3186 </span>            :         }</a>
<a name="3187"><span class="lineNum">    3187 </span>            : </a>
<a name="3188"><span class="lineNum">    3188 </span>            :         return 0;</a>
<a name="3189"><span class="lineNum">    3189 </span>            : }</a>
<a name="3190"><span class="lineNum">    3190 </span>            : </a>
<a name="3191"><span class="lineNum">    3191 </span><span class="lineNoCov">          0 : static int dce_v11_0_set_crtc_irq_state(struct amdgpu_device *adev,</span></a>
<a name="3192"><span class="lineNum">    3192 </span>            :                                         struct amdgpu_irq_src *source,</a>
<a name="3193"><span class="lineNum">    3193 </span>            :                                         unsigned type,</a>
<a name="3194"><span class="lineNum">    3194 </span>            :                                         enum amdgpu_interrupt_state state)</a>
<a name="3195"><span class="lineNum">    3195 </span>            : {</a>
<a name="3196"><span class="lineNum">    3196 </span><span class="lineNoCov">          0 :         switch (type) {</span></a>
<a name="3197"><span class="lineNum">    3197 </span>            :         case AMDGPU_CRTC_IRQ_VBLANK1:</a>
<a name="3198"><span class="lineNum">    3198 </span><span class="lineNoCov">          0 :                 dce_v11_0_set_crtc_vblank_interrupt_state(adev, 0, state);</span></a>
<a name="3199"><span class="lineNum">    3199 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="3200"><span class="lineNum">    3200 </span>            :         case AMDGPU_CRTC_IRQ_VBLANK2:</a>
<a name="3201"><span class="lineNum">    3201 </span><span class="lineNoCov">          0 :                 dce_v11_0_set_crtc_vblank_interrupt_state(adev, 1, state);</span></a>
<a name="3202"><span class="lineNum">    3202 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="3203"><span class="lineNum">    3203 </span>            :         case AMDGPU_CRTC_IRQ_VBLANK3:</a>
<a name="3204"><span class="lineNum">    3204 </span><span class="lineNoCov">          0 :                 dce_v11_0_set_crtc_vblank_interrupt_state(adev, 2, state);</span></a>
<a name="3205"><span class="lineNum">    3205 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="3206"><span class="lineNum">    3206 </span>            :         case AMDGPU_CRTC_IRQ_VBLANK4:</a>
<a name="3207"><span class="lineNum">    3207 </span><span class="lineNoCov">          0 :                 dce_v11_0_set_crtc_vblank_interrupt_state(adev, 3, state);</span></a>
<a name="3208"><span class="lineNum">    3208 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="3209"><span class="lineNum">    3209 </span>            :         case AMDGPU_CRTC_IRQ_VBLANK5:</a>
<a name="3210"><span class="lineNum">    3210 </span><span class="lineNoCov">          0 :                 dce_v11_0_set_crtc_vblank_interrupt_state(adev, 4, state);</span></a>
<a name="3211"><span class="lineNum">    3211 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="3212"><span class="lineNum">    3212 </span>            :         case AMDGPU_CRTC_IRQ_VBLANK6:</a>
<a name="3213"><span class="lineNum">    3213 </span><span class="lineNoCov">          0 :                 dce_v11_0_set_crtc_vblank_interrupt_state(adev, 5, state);</span></a>
<a name="3214"><span class="lineNum">    3214 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="3215"><span class="lineNum">    3215 </span>            :         case AMDGPU_CRTC_IRQ_VLINE1:</a>
<a name="3216"><span class="lineNum">    3216 </span><span class="lineNoCov">          0 :                 dce_v11_0_set_crtc_vline_interrupt_state(adev, 0, state);</span></a>
<a name="3217"><span class="lineNum">    3217 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="3218"><span class="lineNum">    3218 </span>            :         case AMDGPU_CRTC_IRQ_VLINE2:</a>
<a name="3219"><span class="lineNum">    3219 </span><span class="lineNoCov">          0 :                 dce_v11_0_set_crtc_vline_interrupt_state(adev, 1, state);</span></a>
<a name="3220"><span class="lineNum">    3220 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="3221"><span class="lineNum">    3221 </span>            :         case AMDGPU_CRTC_IRQ_VLINE3:</a>
<a name="3222"><span class="lineNum">    3222 </span><span class="lineNoCov">          0 :                 dce_v11_0_set_crtc_vline_interrupt_state(adev, 2, state);</span></a>
<a name="3223"><span class="lineNum">    3223 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="3224"><span class="lineNum">    3224 </span>            :         case AMDGPU_CRTC_IRQ_VLINE4:</a>
<a name="3225"><span class="lineNum">    3225 </span><span class="lineNoCov">          0 :                 dce_v11_0_set_crtc_vline_interrupt_state(adev, 3, state);</span></a>
<a name="3226"><span class="lineNum">    3226 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="3227"><span class="lineNum">    3227 </span>            :         case AMDGPU_CRTC_IRQ_VLINE5:</a>
<a name="3228"><span class="lineNum">    3228 </span><span class="lineNoCov">          0 :                 dce_v11_0_set_crtc_vline_interrupt_state(adev, 4, state);</span></a>
<a name="3229"><span class="lineNum">    3229 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="3230"><span class="lineNum">    3230 </span>            :          case AMDGPU_CRTC_IRQ_VLINE6:</a>
<a name="3231"><span class="lineNum">    3231 </span><span class="lineNoCov">          0 :                 dce_v11_0_set_crtc_vline_interrupt_state(adev, 5, state);</span></a>
<a name="3232"><span class="lineNum">    3232 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="3233"><span class="lineNum">    3233 </span>            :         default:</a>
<a name="3234"><span class="lineNum">    3234 </span>            :                 break;</a>
<a name="3235"><span class="lineNum">    3235 </span>            :         }</a>
<a name="3236"><span class="lineNum">    3236 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="3237"><span class="lineNum">    3237 </span>            : }</a>
<a name="3238"><span class="lineNum">    3238 </span>            : </a>
<a name="3239"><span class="lineNum">    3239 </span><span class="lineNoCov">          0 : static int dce_v11_0_set_pageflip_irq_state(struct amdgpu_device *adev,</span></a>
<a name="3240"><span class="lineNum">    3240 </span>            :                                             struct amdgpu_irq_src *src,</a>
<a name="3241"><span class="lineNum">    3241 </span>            :                                             unsigned type,</a>
<a name="3242"><span class="lineNum">    3242 </span>            :                                             enum amdgpu_interrupt_state state)</a>
<a name="3243"><span class="lineNum">    3243 </span>            : {</a>
<a name="3244"><span class="lineNum">    3244 </span>            :         u32 reg;</a>
<a name="3245"><span class="lineNum">    3245 </span>            : </a>
<a name="3246"><span class="lineNum">    3246 </span><span class="lineNoCov">          0 :         if (type &gt;= adev-&gt;mode_info.num_crtc) {</span></a>
<a name="3247"><span class="lineNum">    3247 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;invalid pageflip crtc %d\n&quot;, type);</span></a>
<a name="3248"><span class="lineNum">    3248 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span></a>
<a name="3249"><span class="lineNum">    3249 </span>            :         }</a>
<a name="3250"><span class="lineNum">    3250 </span>            : </a>
<a name="3251"><span class="lineNum">    3251 </span><span class="lineNoCov">          0 :         reg = RREG32(mmGRPH_INTERRUPT_CONTROL + crtc_offsets[type]);</span></a>
<a name="3252"><span class="lineNum">    3252 </span><span class="lineNoCov">          0 :         if (state == AMDGPU_IRQ_STATE_DISABLE)</span></a>
<a name="3253"><span class="lineNum">    3253 </span><span class="lineNoCov">          0 :                 WREG32(mmGRPH_INTERRUPT_CONTROL + crtc_offsets[type],</span></a>
<a name="3254"><span class="lineNum">    3254 </span>            :                        reg &amp; ~GRPH_INTERRUPT_CONTROL__GRPH_PFLIP_INT_MASK_MASK);</a>
<a name="3255"><span class="lineNum">    3255 </span>            :         else</a>
<a name="3256"><span class="lineNum">    3256 </span><span class="lineNoCov">          0 :                 WREG32(mmGRPH_INTERRUPT_CONTROL + crtc_offsets[type],</span></a>
<a name="3257"><span class="lineNum">    3257 </span>            :                        reg | GRPH_INTERRUPT_CONTROL__GRPH_PFLIP_INT_MASK_MASK);</a>
<a name="3258"><span class="lineNum">    3258 </span>            : </a>
<a name="3259"><span class="lineNum">    3259 </span>            :         return 0;</a>
<a name="3260"><span class="lineNum">    3260 </span>            : }</a>
<a name="3261"><span class="lineNum">    3261 </span>            : </a>
<a name="3262"><span class="lineNum">    3262 </span><span class="lineNoCov">          0 : static int dce_v11_0_pageflip_irq(struct amdgpu_device *adev,</span></a>
<a name="3263"><span class="lineNum">    3263 </span>            :                                   struct amdgpu_irq_src *source,</a>
<a name="3264"><span class="lineNum">    3264 </span>            :                                   struct amdgpu_iv_entry *entry)</a>
<a name="3265"><span class="lineNum">    3265 </span>            : {</a>
<a name="3266"><span class="lineNum">    3266 </span>            :         unsigned long flags;</a>
<a name="3267"><span class="lineNum">    3267 </span>            :         unsigned crtc_id;</a>
<a name="3268"><span class="lineNum">    3268 </span>            :         struct amdgpu_crtc *amdgpu_crtc;</a>
<a name="3269"><span class="lineNum">    3269 </span>            :         struct amdgpu_flip_work *works;</a>
<a name="3270"><span class="lineNum">    3270 </span>            : </a>
<a name="3271"><span class="lineNum">    3271 </span><span class="lineNoCov">          0 :         crtc_id = (entry-&gt;src_id - 8) &gt;&gt; 1;</span></a>
<a name="3272"><span class="lineNum">    3272 </span><span class="lineNoCov">          0 :         amdgpu_crtc = adev-&gt;mode_info.crtcs[crtc_id];</span></a>
<a name="3273"><span class="lineNum">    3273 </span>            : </a>
<a name="3274"><span class="lineNum">    3274 </span><span class="lineNoCov">          0 :         if (crtc_id &gt;= adev-&gt;mode_info.num_crtc) {</span></a>
<a name="3275"><span class="lineNum">    3275 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;invalid pageflip crtc %d\n&quot;, crtc_id);</span></a>
<a name="3276"><span class="lineNum">    3276 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span></a>
<a name="3277"><span class="lineNum">    3277 </span>            :         }</a>
<a name="3278"><span class="lineNum">    3278 </span>            : </a>
<a name="3279"><span class="lineNum">    3279 </span><span class="lineNoCov">          0 :         if (RREG32(mmGRPH_INTERRUPT_STATUS + crtc_offsets[crtc_id]) &amp;</span></a>
<a name="3280"><span class="lineNum">    3280 </span>            :             GRPH_INTERRUPT_STATUS__GRPH_PFLIP_INT_OCCURRED_MASK)</a>
<a name="3281"><span class="lineNum">    3281 </span><span class="lineNoCov">          0 :                 WREG32(mmGRPH_INTERRUPT_STATUS + crtc_offsets[crtc_id],</span></a>
<a name="3282"><span class="lineNum">    3282 </span>            :                        GRPH_INTERRUPT_STATUS__GRPH_PFLIP_INT_CLEAR_MASK);</a>
<a name="3283"><span class="lineNum">    3283 </span>            : </a>
<a name="3284"><span class="lineNum">    3284 </span>            :         /* IRQ could occur when in initial stage */</a>
<a name="3285"><span class="lineNum">    3285 </span><span class="lineNoCov">          0 :         if(amdgpu_crtc == NULL)</span></a>
<a name="3286"><span class="lineNum">    3286 </span>            :                 return 0;</a>
<a name="3287"><span class="lineNum">    3287 </span>            : </a>
<a name="3288"><span class="lineNum">    3288 </span><span class="lineNoCov">          0 :         spin_lock_irqsave(&amp;adev_to_drm(adev)-&gt;event_lock, flags);</span></a>
<a name="3289"><span class="lineNum">    3289 </span><span class="lineNoCov">          0 :         works = amdgpu_crtc-&gt;pflip_works;</span></a>
<a name="3290"><span class="lineNum">    3290 </span><span class="lineNoCov">          0 :         if (amdgpu_crtc-&gt;pflip_status != AMDGPU_FLIP_SUBMITTED){</span></a>
<a name="3291"><span class="lineNum">    3291 </span><span class="lineNoCov">          0 :                 DRM_DEBUG_DRIVER(&quot;amdgpu_crtc-&gt;pflip_status = %d != &quot;</span></a>
<a name="3292"><span class="lineNum">    3292 </span>            :                                                  &quot;AMDGPU_FLIP_SUBMITTED(%d)\n&quot;,</a>
<a name="3293"><span class="lineNum">    3293 </span>            :                                                  amdgpu_crtc-&gt;pflip_status,</a>
<a name="3294"><span class="lineNum">    3294 </span>            :                                                  AMDGPU_FLIP_SUBMITTED);</a>
<a name="3295"><span class="lineNum">    3295 </span><span class="lineNoCov">          0 :                 spin_unlock_irqrestore(&amp;adev_to_drm(adev)-&gt;event_lock, flags);</span></a>
<a name="3296"><span class="lineNum">    3296 </span><span class="lineNoCov">          0 :                 return 0;</span></a>
<a name="3297"><span class="lineNum">    3297 </span>            :         }</a>
<a name="3298"><span class="lineNum">    3298 </span>            : </a>
<a name="3299"><span class="lineNum">    3299 </span>            :         /* page flip completed. clean up */</a>
<a name="3300"><span class="lineNum">    3300 </span><span class="lineNoCov">          0 :         amdgpu_crtc-&gt;pflip_status = AMDGPU_FLIP_NONE;</span></a>
<a name="3301"><span class="lineNum">    3301 </span><span class="lineNoCov">          0 :         amdgpu_crtc-&gt;pflip_works = NULL;</span></a>
<a name="3302"><span class="lineNum">    3302 </span>            : </a>
<a name="3303"><span class="lineNum">    3303 </span>            :         /* wakeup usersapce */</a>
<a name="3304"><span class="lineNum">    3304 </span><span class="lineNoCov">          0 :         if(works-&gt;event)</span></a>
<a name="3305"><span class="lineNum">    3305 </span><span class="lineNoCov">          0 :                 drm_crtc_send_vblank_event(&amp;amdgpu_crtc-&gt;base, works-&gt;event);</span></a>
<a name="3306"><span class="lineNum">    3306 </span>            : </a>
<a name="3307"><span class="lineNum">    3307 </span><span class="lineNoCov">          0 :         spin_unlock_irqrestore(&amp;adev_to_drm(adev)-&gt;event_lock, flags);</span></a>
<a name="3308"><span class="lineNum">    3308 </span>            : </a>
<a name="3309"><span class="lineNum">    3309 </span><span class="lineNoCov">          0 :         drm_crtc_vblank_put(&amp;amdgpu_crtc-&gt;base);</span></a>
<a name="3310"><span class="lineNum">    3310 </span><span class="lineNoCov">          0 :         schedule_work(&amp;works-&gt;unpin_work);</span></a>
<a name="3311"><span class="lineNum">    3311 </span>            : </a>
<a name="3312"><span class="lineNum">    3312 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="3313"><span class="lineNum">    3313 </span>            : }</a>
<a name="3314"><span class="lineNum">    3314 </span>            : </a>
<a name="3315"><span class="lineNum">    3315 </span><span class="lineNoCov">          0 : static void dce_v11_0_hpd_int_ack(struct amdgpu_device *adev,</span></a>
<a name="3316"><span class="lineNum">    3316 </span>            :                                   int hpd)</a>
<a name="3317"><span class="lineNum">    3317 </span>            : {</a>
<a name="3318"><span class="lineNum">    3318 </span>            :         u32 tmp;</a>
<a name="3319"><span class="lineNum">    3319 </span>            : </a>
<a name="3320"><span class="lineNum">    3320 </span><span class="lineNoCov">          0 :         if (hpd &gt;= adev-&gt;mode_info.num_hpd) {</span></a>
<a name="3321"><span class="lineNum">    3321 </span><span class="lineNoCov">          0 :                 DRM_DEBUG(&quot;invalid hdp %d\n&quot;, hpd);</span></a>
<a name="3322"><span class="lineNum">    3322 </span><span class="lineNoCov">          0 :                 return;</span></a>
<a name="3323"><span class="lineNum">    3323 </span>            :         }</a>
<a name="3324"><span class="lineNum">    3324 </span>            : </a>
<a name="3325"><span class="lineNum">    3325 </span><span class="lineNoCov">          0 :         tmp = RREG32(mmDC_HPD_INT_CONTROL + hpd_offsets[hpd]);</span></a>
<a name="3326"><span class="lineNum">    3326 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, DC_HPD_INT_CONTROL, DC_HPD_INT_ACK, 1);</span></a>
<a name="3327"><span class="lineNum">    3327 </span><span class="lineNoCov">          0 :         WREG32(mmDC_HPD_INT_CONTROL + hpd_offsets[hpd], tmp);</span></a>
<a name="3328"><span class="lineNum">    3328 </span>            : }</a>
<a name="3329"><span class="lineNum">    3329 </span>            : </a>
<a name="3330"><span class="lineNum">    3330 </span><span class="lineNoCov">          0 : static void dce_v11_0_crtc_vblank_int_ack(struct amdgpu_device *adev,</span></a>
<a name="3331"><span class="lineNum">    3331 </span>            :                                           int crtc)</a>
<a name="3332"><span class="lineNum">    3332 </span>            : {</a>
<a name="3333"><span class="lineNum">    3333 </span>            :         u32 tmp;</a>
<a name="3334"><span class="lineNum">    3334 </span>            : </a>
<a name="3335"><span class="lineNum">    3335 </span><span class="lineNoCov">          0 :         if (crtc &lt; 0 || crtc &gt;= adev-&gt;mode_info.num_crtc) {</span></a>
<a name="3336"><span class="lineNum">    3336 </span><span class="lineNoCov">          0 :                 DRM_DEBUG(&quot;invalid crtc %d\n&quot;, crtc);</span></a>
<a name="3337"><span class="lineNum">    3337 </span><span class="lineNoCov">          0 :                 return;</span></a>
<a name="3338"><span class="lineNum">    3338 </span>            :         }</a>
<a name="3339"><span class="lineNum">    3339 </span>            : </a>
<a name="3340"><span class="lineNum">    3340 </span><span class="lineNoCov">          0 :         tmp = RREG32(mmLB_VBLANK_STATUS + crtc_offsets[crtc]);</span></a>
<a name="3341"><span class="lineNum">    3341 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, LB_VBLANK_STATUS, VBLANK_ACK, 1);</span></a>
<a name="3342"><span class="lineNum">    3342 </span><span class="lineNoCov">          0 :         WREG32(mmLB_VBLANK_STATUS + crtc_offsets[crtc], tmp);</span></a>
<a name="3343"><span class="lineNum">    3343 </span>            : }</a>
<a name="3344"><span class="lineNum">    3344 </span>            : </a>
<a name="3345"><span class="lineNum">    3345 </span><span class="lineNoCov">          0 : static void dce_v11_0_crtc_vline_int_ack(struct amdgpu_device *adev,</span></a>
<a name="3346"><span class="lineNum">    3346 </span>            :                                          int crtc)</a>
<a name="3347"><span class="lineNum">    3347 </span>            : {</a>
<a name="3348"><span class="lineNum">    3348 </span>            :         u32 tmp;</a>
<a name="3349"><span class="lineNum">    3349 </span>            : </a>
<a name="3350"><span class="lineNum">    3350 </span><span class="lineNoCov">          0 :         if (crtc &lt; 0 || crtc &gt;= adev-&gt;mode_info.num_crtc) {</span></a>
<a name="3351"><span class="lineNum">    3351 </span><span class="lineNoCov">          0 :                 DRM_DEBUG(&quot;invalid crtc %d\n&quot;, crtc);</span></a>
<a name="3352"><span class="lineNum">    3352 </span><span class="lineNoCov">          0 :                 return;</span></a>
<a name="3353"><span class="lineNum">    3353 </span>            :         }</a>
<a name="3354"><span class="lineNum">    3354 </span>            : </a>
<a name="3355"><span class="lineNum">    3355 </span><span class="lineNoCov">          0 :         tmp = RREG32(mmLB_VLINE_STATUS + crtc_offsets[crtc]);</span></a>
<a name="3356"><span class="lineNum">    3356 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, LB_VLINE_STATUS, VLINE_ACK, 1);</span></a>
<a name="3357"><span class="lineNum">    3357 </span><span class="lineNoCov">          0 :         WREG32(mmLB_VLINE_STATUS + crtc_offsets[crtc], tmp);</span></a>
<a name="3358"><span class="lineNum">    3358 </span>            : }</a>
<a name="3359"><span class="lineNum">    3359 </span>            : </a>
<a name="3360"><span class="lineNum">    3360 </span><span class="lineNoCov">          0 : static int dce_v11_0_crtc_irq(struct amdgpu_device *adev,</span></a>
<a name="3361"><span class="lineNum">    3361 </span>            :                                 struct amdgpu_irq_src *source,</a>
<a name="3362"><span class="lineNum">    3362 </span>            :                                 struct amdgpu_iv_entry *entry)</a>
<a name="3363"><span class="lineNum">    3363 </span>            : {</a>
<a name="3364"><span class="lineNum">    3364 </span><span class="lineNoCov">          0 :         unsigned crtc = entry-&gt;src_id - 1;</span></a>
<a name="3365"><span class="lineNum">    3365 </span><span class="lineNoCov">          0 :         uint32_t disp_int = RREG32(interrupt_status_offsets[crtc].reg);</span></a>
<a name="3366"><span class="lineNum">    3366 </span><span class="lineNoCov">          0 :         unsigned int irq_type = amdgpu_display_crtc_idx_to_irq_type(adev,</span></a>
<a name="3367"><span class="lineNum">    3367 </span>            :                                                                     crtc);</a>
<a name="3368"><span class="lineNum">    3368 </span>            : </a>
<a name="3369"><span class="lineNum">    3369 </span><span class="lineNoCov">          0 :         switch (entry-&gt;src_data[0]) {</span></a>
<a name="3370"><span class="lineNum">    3370 </span>            :         case 0: /* vblank */</a>
<a name="3371"><span class="lineNum">    3371 </span><span class="lineNoCov">          0 :                 if (disp_int &amp; interrupt_status_offsets[crtc].vblank)</span></a>
<a name="3372"><span class="lineNum">    3372 </span><span class="lineNoCov">          0 :                         dce_v11_0_crtc_vblank_int_ack(adev, crtc);</span></a>
<a name="3373"><span class="lineNum">    3373 </span>            :                 else</a>
<a name="3374"><span class="lineNum">    3374 </span><span class="lineNoCov">          0 :                         DRM_DEBUG(&quot;IH: IH event w/o asserted irq bit?\n&quot;);</span></a>
<a name="3375"><span class="lineNum">    3375 </span>            : </a>
<a name="3376"><span class="lineNum">    3376 </span><span class="lineNoCov">          0 :                 if (amdgpu_irq_enabled(adev, source, irq_type)) {</span></a>
<a name="3377"><span class="lineNum">    3377 </span><span class="lineNoCov">          0 :                         drm_handle_vblank(adev_to_drm(adev), crtc);</span></a>
<a name="3378"><span class="lineNum">    3378 </span>            :                 }</a>
<a name="3379"><span class="lineNum">    3379 </span><span class="lineNoCov">          0 :                 DRM_DEBUG(&quot;IH: D%d vblank\n&quot;, crtc + 1);</span></a>
<a name="3380"><span class="lineNum">    3380 </span>            : </a>
<a name="3381"><span class="lineNum">    3381 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="3382"><span class="lineNum">    3382 </span>            :         case 1: /* vline */</a>
<a name="3383"><span class="lineNum">    3383 </span><span class="lineNoCov">          0 :                 if (disp_int &amp; interrupt_status_offsets[crtc].vline)</span></a>
<a name="3384"><span class="lineNum">    3384 </span><span class="lineNoCov">          0 :                         dce_v11_0_crtc_vline_int_ack(adev, crtc);</span></a>
<a name="3385"><span class="lineNum">    3385 </span>            :                 else</a>
<a name="3386"><span class="lineNum">    3386 </span><span class="lineNoCov">          0 :                         DRM_DEBUG(&quot;IH: IH event w/o asserted irq bit?\n&quot;);</span></a>
<a name="3387"><span class="lineNum">    3387 </span>            : </a>
<a name="3388"><span class="lineNum">    3388 </span><span class="lineNoCov">          0 :                 DRM_DEBUG(&quot;IH: D%d vline\n&quot;, crtc + 1);</span></a>
<a name="3389"><span class="lineNum">    3389 </span>            : </a>
<a name="3390"><span class="lineNum">    3390 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="3391"><span class="lineNum">    3391 </span>            :         default:</a>
<a name="3392"><span class="lineNum">    3392 </span><span class="lineNoCov">          0 :                 DRM_DEBUG(&quot;Unhandled interrupt: %d %d\n&quot;, entry-&gt;src_id, entry-&gt;src_data[0]);</span></a>
<a name="3393"><span class="lineNum">    3393 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="3394"><span class="lineNum">    3394 </span>            :         }</a>
<a name="3395"><span class="lineNum">    3395 </span>            : </a>
<a name="3396"><span class="lineNum">    3396 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="3397"><span class="lineNum">    3397 </span>            : }</a>
<a name="3398"><span class="lineNum">    3398 </span>            : </a>
<a name="3399"><span class="lineNum">    3399 </span><span class="lineNoCov">          0 : static int dce_v11_0_hpd_irq(struct amdgpu_device *adev,</span></a>
<a name="3400"><span class="lineNum">    3400 </span>            :                              struct amdgpu_irq_src *source,</a>
<a name="3401"><span class="lineNum">    3401 </span>            :                              struct amdgpu_iv_entry *entry)</a>
<a name="3402"><span class="lineNum">    3402 </span>            : {</a>
<a name="3403"><span class="lineNum">    3403 </span>            :         uint32_t disp_int, mask;</a>
<a name="3404"><span class="lineNum">    3404 </span>            :         unsigned hpd;</a>
<a name="3405"><span class="lineNum">    3405 </span>            : </a>
<a name="3406"><span class="lineNum">    3406 </span><span class="lineNoCov">          0 :         if (entry-&gt;src_data[0] &gt;= adev-&gt;mode_info.num_hpd) {</span></a>
<a name="3407"><span class="lineNum">    3407 </span><span class="lineNoCov">          0 :                 DRM_DEBUG(&quot;Unhandled interrupt: %d %d\n&quot;, entry-&gt;src_id, entry-&gt;src_data[0]);</span></a>
<a name="3408"><span class="lineNum">    3408 </span><span class="lineNoCov">          0 :                 return 0;</span></a>
<a name="3409"><span class="lineNum">    3409 </span>            :         }</a>
<a name="3410"><span class="lineNum">    3410 </span>            : </a>
<a name="3411"><span class="lineNum">    3411 </span><span class="lineNoCov">          0 :         hpd = entry-&gt;src_data[0];</span></a>
<a name="3412"><span class="lineNum">    3412 </span><span class="lineNoCov">          0 :         disp_int = RREG32(interrupt_status_offsets[hpd].reg);</span></a>
<a name="3413"><span class="lineNum">    3413 </span><span class="lineNoCov">          0 :         mask = interrupt_status_offsets[hpd].hpd;</span></a>
<a name="3414"><span class="lineNum">    3414 </span>            : </a>
<a name="3415"><span class="lineNum">    3415 </span><span class="lineNoCov">          0 :         if (disp_int &amp; mask) {</span></a>
<a name="3416"><span class="lineNum">    3416 </span><span class="lineNoCov">          0 :                 dce_v11_0_hpd_int_ack(adev, hpd);</span></a>
<a name="3417"><span class="lineNum">    3417 </span><span class="lineNoCov">          0 :                 schedule_work(&amp;adev-&gt;hotplug_work);</span></a>
<a name="3418"><span class="lineNum">    3418 </span><span class="lineNoCov">          0 :                 DRM_DEBUG(&quot;IH: HPD%d\n&quot;, hpd + 1);</span></a>
<a name="3419"><span class="lineNum">    3419 </span>            :         }</a>
<a name="3420"><span class="lineNum">    3420 </span>            : </a>
<a name="3421"><span class="lineNum">    3421 </span>            :         return 0;</a>
<a name="3422"><span class="lineNum">    3422 </span>            : }</a>
<a name="3423"><span class="lineNum">    3423 </span>            : </a>
<a name="3424"><span class="lineNum">    3424 </span><span class="lineNoCov">          0 : static int dce_v11_0_set_clockgating_state(void *handle,</span></a>
<a name="3425"><span class="lineNum">    3425 </span>            :                                           enum amd_clockgating_state state)</a>
<a name="3426"><span class="lineNum">    3426 </span>            : {</a>
<a name="3427"><span class="lineNum">    3427 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="3428"><span class="lineNum">    3428 </span>            : }</a>
<a name="3429"><span class="lineNum">    3429 </span>            : </a>
<a name="3430"><span class="lineNum">    3430 </span><span class="lineNoCov">          0 : static int dce_v11_0_set_powergating_state(void *handle,</span></a>
<a name="3431"><span class="lineNum">    3431 </span>            :                                           enum amd_powergating_state state)</a>
<a name="3432"><span class="lineNum">    3432 </span>            : {</a>
<a name="3433"><span class="lineNum">    3433 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="3434"><span class="lineNum">    3434 </span>            : }</a>
<a name="3435"><span class="lineNum">    3435 </span>            : </a>
<a name="3436"><span class="lineNum">    3436 </span>            : static const struct amd_ip_funcs dce_v11_0_ip_funcs = {</a>
<a name="3437"><span class="lineNum">    3437 </span>            :         .name = &quot;dce_v11_0&quot;,</a>
<a name="3438"><span class="lineNum">    3438 </span>            :         .early_init = dce_v11_0_early_init,</a>
<a name="3439"><span class="lineNum">    3439 </span>            :         .late_init = NULL,</a>
<a name="3440"><span class="lineNum">    3440 </span>            :         .sw_init = dce_v11_0_sw_init,</a>
<a name="3441"><span class="lineNum">    3441 </span>            :         .sw_fini = dce_v11_0_sw_fini,</a>
<a name="3442"><span class="lineNum">    3442 </span>            :         .hw_init = dce_v11_0_hw_init,</a>
<a name="3443"><span class="lineNum">    3443 </span>            :         .hw_fini = dce_v11_0_hw_fini,</a>
<a name="3444"><span class="lineNum">    3444 </span>            :         .suspend = dce_v11_0_suspend,</a>
<a name="3445"><span class="lineNum">    3445 </span>            :         .resume = dce_v11_0_resume,</a>
<a name="3446"><span class="lineNum">    3446 </span>            :         .is_idle = dce_v11_0_is_idle,</a>
<a name="3447"><span class="lineNum">    3447 </span>            :         .wait_for_idle = dce_v11_0_wait_for_idle,</a>
<a name="3448"><span class="lineNum">    3448 </span>            :         .soft_reset = dce_v11_0_soft_reset,</a>
<a name="3449"><span class="lineNum">    3449 </span>            :         .set_clockgating_state = dce_v11_0_set_clockgating_state,</a>
<a name="3450"><span class="lineNum">    3450 </span>            :         .set_powergating_state = dce_v11_0_set_powergating_state,</a>
<a name="3451"><span class="lineNum">    3451 </span>            : };</a>
<a name="3452"><span class="lineNum">    3452 </span>            : </a>
<a name="3453"><span class="lineNum">    3453 </span>            : static void</a>
<a name="3454"><span class="lineNum">    3454 </span><span class="lineNoCov">          0 : dce_v11_0_encoder_mode_set(struct drm_encoder *encoder,</span></a>
<a name="3455"><span class="lineNum">    3455 </span>            :                           struct drm_display_mode *mode,</a>
<a name="3456"><span class="lineNum">    3456 </span>            :                           struct drm_display_mode *adjusted_mode)</a>
<a name="3457"><span class="lineNum">    3457 </span>            : {</a>
<a name="3458"><span class="lineNum">    3458 </span><span class="lineNoCov">          0 :         struct amdgpu_encoder *amdgpu_encoder = to_amdgpu_encoder(encoder);</span></a>
<a name="3459"><span class="lineNum">    3459 </span>            : </a>
<a name="3460"><span class="lineNum">    3460 </span><span class="lineNoCov">          0 :         amdgpu_encoder-&gt;pixel_clock = adjusted_mode-&gt;clock;</span></a>
<a name="3461"><span class="lineNum">    3461 </span>            : </a>
<a name="3462"><span class="lineNum">    3462 </span>            :         /* need to call this here rather than in prepare() since we need some crtc info */</a>
<a name="3463"><span class="lineNum">    3463 </span><span class="lineNoCov">          0 :         amdgpu_atombios_encoder_dpms(encoder, DRM_MODE_DPMS_OFF);</span></a>
<a name="3464"><span class="lineNum">    3464 </span>            : </a>
<a name="3465"><span class="lineNum">    3465 </span>            :         /* set scaler clears this on some chips */</a>
<a name="3466"><span class="lineNum">    3466 </span><span class="lineNoCov">          0 :         dce_v11_0_set_interleave(encoder-&gt;crtc, mode);</span></a>
<a name="3467"><span class="lineNum">    3467 </span>            : </a>
<a name="3468"><span class="lineNum">    3468 </span><span class="lineNoCov">          0 :         if (amdgpu_atombios_encoder_get_encoder_mode(encoder) == ATOM_ENCODER_MODE_HDMI) {</span></a>
<a name="3469"><span class="lineNum">    3469 </span><span class="lineNoCov">          0 :                 dce_v11_0_afmt_enable(encoder, true);</span></a>
<a name="3470"><span class="lineNum">    3470 </span><span class="lineNoCov">          0 :                 dce_v11_0_afmt_setmode(encoder, adjusted_mode);</span></a>
<a name="3471"><span class="lineNum">    3471 </span>            :         }</a>
<a name="3472"><span class="lineNum">    3472 </span><span class="lineNoCov">          0 : }</span></a>
<a name="3473"><span class="lineNum">    3473 </span>            : </a>
<a name="3474"><span class="lineNum">    3474 </span><span class="lineNoCov">          0 : static void dce_v11_0_encoder_prepare(struct drm_encoder *encoder)</span></a>
<a name="3475"><span class="lineNum">    3475 </span>            : {</a>
<a name="3476"><span class="lineNum">    3476 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = drm_to_adev(encoder-&gt;dev);</span></a>
<a name="3477"><span class="lineNum">    3477 </span><span class="lineNoCov">          0 :         struct amdgpu_encoder *amdgpu_encoder = to_amdgpu_encoder(encoder);</span></a>
<a name="3478"><span class="lineNum">    3478 </span><span class="lineNoCov">          0 :         struct drm_connector *connector = amdgpu_get_connector_for_encoder(encoder);</span></a>
<a name="3479"><span class="lineNum">    3479 </span>            : </a>
<a name="3480"><span class="lineNum">    3480 </span><span class="lineNoCov">          0 :         if ((amdgpu_encoder-&gt;active_device &amp;</span></a>
<a name="3481"><span class="lineNum">    3481 </span><span class="lineNoCov">          0 :              (ATOM_DEVICE_DFP_SUPPORT | ATOM_DEVICE_LCD_SUPPORT)) ||</span></a>
<a name="3482"><span class="lineNum">    3482 </span><span class="lineNoCov">          0 :             (amdgpu_encoder_get_dp_bridge_encoder_id(encoder) !=</span></a>
<a name="3483"><span class="lineNum">    3483 </span>            :              ENCODER_OBJECT_ID_NONE)) {</a>
<a name="3484"><span class="lineNum">    3484 </span><span class="lineNoCov">          0 :                 struct amdgpu_encoder_atom_dig *dig = amdgpu_encoder-&gt;enc_priv;</span></a>
<a name="3485"><span class="lineNum">    3485 </span><span class="lineNoCov">          0 :                 if (dig) {</span></a>
<a name="3486"><span class="lineNum">    3486 </span><span class="lineNoCov">          0 :                         dig-&gt;dig_encoder = dce_v11_0_pick_dig_encoder(encoder);</span></a>
<a name="3487"><span class="lineNum">    3487 </span><span class="lineNoCov">          0 :                         if (amdgpu_encoder-&gt;active_device &amp; ATOM_DEVICE_DFP_SUPPORT)</span></a>
<a name="3488"><span class="lineNum">    3488 </span><span class="lineNoCov">          0 :                                 dig-&gt;afmt = adev-&gt;mode_info.afmt[dig-&gt;dig_encoder];</span></a>
<a name="3489"><span class="lineNum">    3489 </span>            :                 }</a>
<a name="3490"><span class="lineNum">    3490 </span>            :         }</a>
<a name="3491"><span class="lineNum">    3491 </span>            : </a>
<a name="3492"><span class="lineNum">    3492 </span><span class="lineNoCov">          0 :         amdgpu_atombios_scratch_regs_lock(adev, true);</span></a>
<a name="3493"><span class="lineNum">    3493 </span>            : </a>
<a name="3494"><span class="lineNum">    3494 </span><span class="lineNoCov">          0 :         if (connector) {</span></a>
<a name="3495"><span class="lineNum">    3495 </span><span class="lineNoCov">          0 :                 struct amdgpu_connector *amdgpu_connector = to_amdgpu_connector(connector);</span></a>
<a name="3496"><span class="lineNum">    3496 </span>            : </a>
<a name="3497"><span class="lineNum">    3497 </span>            :                 /* select the clock/data port if it uses a router */</a>
<a name="3498"><span class="lineNum">    3498 </span><span class="lineNoCov">          0 :                 if (amdgpu_connector-&gt;router.cd_valid)</span></a>
<a name="3499"><span class="lineNum">    3499 </span><span class="lineNoCov">          0 :                         amdgpu_i2c_router_select_cd_port(amdgpu_connector);</span></a>
<a name="3500"><span class="lineNum">    3500 </span>            : </a>
<a name="3501"><span class="lineNum">    3501 </span>            :                 /* turn eDP panel on for mode set */</a>
<a name="3502"><span class="lineNum">    3502 </span><span class="lineNoCov">          0 :                 if (connector-&gt;connector_type == DRM_MODE_CONNECTOR_eDP)</span></a>
<a name="3503"><span class="lineNum">    3503 </span><span class="lineNoCov">          0 :                         amdgpu_atombios_encoder_set_edp_panel_power(connector,</span></a>
<a name="3504"><span class="lineNum">    3504 </span>            :                                                              ATOM_TRANSMITTER_ACTION_POWER_ON);</a>
<a name="3505"><span class="lineNum">    3505 </span>            :         }</a>
<a name="3506"><span class="lineNum">    3506 </span>            : </a>
<a name="3507"><span class="lineNum">    3507 </span>            :         /* this is needed for the pll/ss setup to work correctly in some cases */</a>
<a name="3508"><span class="lineNum">    3508 </span><span class="lineNoCov">          0 :         amdgpu_atombios_encoder_set_crtc_source(encoder);</span></a>
<a name="3509"><span class="lineNum">    3509 </span>            :         /* set up the FMT blocks */</a>
<a name="3510"><span class="lineNum">    3510 </span><span class="lineNoCov">          0 :         dce_v11_0_program_fmt(encoder);</span></a>
<a name="3511"><span class="lineNum">    3511 </span><span class="lineNoCov">          0 : }</span></a>
<a name="3512"><span class="lineNum">    3512 </span>            : </a>
<a name="3513"><span class="lineNum">    3513 </span><span class="lineNoCov">          0 : static void dce_v11_0_encoder_commit(struct drm_encoder *encoder)</span></a>
<a name="3514"><span class="lineNum">    3514 </span>            : {</a>
<a name="3515"><span class="lineNum">    3515 </span><span class="lineNoCov">          0 :         struct drm_device *dev = encoder-&gt;dev;</span></a>
<a name="3516"><span class="lineNum">    3516 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = drm_to_adev(dev);</span></a>
<a name="3517"><span class="lineNum">    3517 </span>            : </a>
<a name="3518"><span class="lineNum">    3518 </span>            :         /* need to call this here as we need the crtc set up */</a>
<a name="3519"><span class="lineNum">    3519 </span><span class="lineNoCov">          0 :         amdgpu_atombios_encoder_dpms(encoder, DRM_MODE_DPMS_ON);</span></a>
<a name="3520"><span class="lineNum">    3520 </span><span class="lineNoCov">          0 :         amdgpu_atombios_scratch_regs_lock(adev, false);</span></a>
<a name="3521"><span class="lineNum">    3521 </span><span class="lineNoCov">          0 : }</span></a>
<a name="3522"><span class="lineNum">    3522 </span>            : </a>
<a name="3523"><span class="lineNum">    3523 </span><span class="lineNoCov">          0 : static void dce_v11_0_encoder_disable(struct drm_encoder *encoder)</span></a>
<a name="3524"><span class="lineNum">    3524 </span>            : {</a>
<a name="3525"><span class="lineNum">    3525 </span><span class="lineNoCov">          0 :         struct amdgpu_encoder *amdgpu_encoder = to_amdgpu_encoder(encoder);</span></a>
<a name="3526"><span class="lineNum">    3526 </span>            :         struct amdgpu_encoder_atom_dig *dig;</a>
<a name="3527"><span class="lineNum">    3527 </span>            : </a>
<a name="3528"><span class="lineNum">    3528 </span><span class="lineNoCov">          0 :         amdgpu_atombios_encoder_dpms(encoder, DRM_MODE_DPMS_OFF);</span></a>
<a name="3529"><span class="lineNum">    3529 </span>            : </a>
<a name="3530"><span class="lineNum">    3530 </span><span class="lineNoCov">          0 :         if (amdgpu_atombios_encoder_is_digital(encoder)) {</span></a>
<a name="3531"><span class="lineNum">    3531 </span><span class="lineNoCov">          0 :                 if (amdgpu_atombios_encoder_get_encoder_mode(encoder) == ATOM_ENCODER_MODE_HDMI)</span></a>
<a name="3532"><span class="lineNum">    3532 </span><span class="lineNoCov">          0 :                         dce_v11_0_afmt_enable(encoder, false);</span></a>
<a name="3533"><span class="lineNum">    3533 </span><span class="lineNoCov">          0 :                 dig = amdgpu_encoder-&gt;enc_priv;</span></a>
<a name="3534"><span class="lineNum">    3534 </span><span class="lineNoCov">          0 :                 dig-&gt;dig_encoder = -1;</span></a>
<a name="3535"><span class="lineNum">    3535 </span>            :         }</a>
<a name="3536"><span class="lineNum">    3536 </span><span class="lineNoCov">          0 :         amdgpu_encoder-&gt;active_device = 0;</span></a>
<a name="3537"><span class="lineNum">    3537 </span><span class="lineNoCov">          0 : }</span></a>
<a name="3538"><span class="lineNum">    3538 </span>            : </a>
<a name="3539"><span class="lineNum">    3539 </span>            : /* these are handled by the primary encoders */</a>
<a name="3540"><span class="lineNum">    3540 </span><span class="lineNoCov">          0 : static void dce_v11_0_ext_prepare(struct drm_encoder *encoder)</span></a>
<a name="3541"><span class="lineNum">    3541 </span>            : {</a>
<a name="3542"><span class="lineNum">    3542 </span>            : </a>
<a name="3543"><span class="lineNum">    3543 </span><span class="lineNoCov">          0 : }</span></a>
<a name="3544"><span class="lineNum">    3544 </span>            : </a>
<a name="3545"><span class="lineNum">    3545 </span><span class="lineNoCov">          0 : static void dce_v11_0_ext_commit(struct drm_encoder *encoder)</span></a>
<a name="3546"><span class="lineNum">    3546 </span>            : {</a>
<a name="3547"><span class="lineNum">    3547 </span>            : </a>
<a name="3548"><span class="lineNum">    3548 </span><span class="lineNoCov">          0 : }</span></a>
<a name="3549"><span class="lineNum">    3549 </span>            : </a>
<a name="3550"><span class="lineNum">    3550 </span>            : static void</a>
<a name="3551"><span class="lineNum">    3551 </span><span class="lineNoCov">          0 : dce_v11_0_ext_mode_set(struct drm_encoder *encoder,</span></a>
<a name="3552"><span class="lineNum">    3552 </span>            :                       struct drm_display_mode *mode,</a>
<a name="3553"><span class="lineNum">    3553 </span>            :                       struct drm_display_mode *adjusted_mode)</a>
<a name="3554"><span class="lineNum">    3554 </span>            : {</a>
<a name="3555"><span class="lineNum">    3555 </span>            : </a>
<a name="3556"><span class="lineNum">    3556 </span><span class="lineNoCov">          0 : }</span></a>
<a name="3557"><span class="lineNum">    3557 </span>            : </a>
<a name="3558"><span class="lineNum">    3558 </span><span class="lineNoCov">          0 : static void dce_v11_0_ext_disable(struct drm_encoder *encoder)</span></a>
<a name="3559"><span class="lineNum">    3559 </span>            : {</a>
<a name="3560"><span class="lineNum">    3560 </span>            : </a>
<a name="3561"><span class="lineNum">    3561 </span><span class="lineNoCov">          0 : }</span></a>
<a name="3562"><span class="lineNum">    3562 </span>            : </a>
<a name="3563"><span class="lineNum">    3563 </span>            : static void</a>
<a name="3564"><span class="lineNum">    3564 </span><span class="lineNoCov">          0 : dce_v11_0_ext_dpms(struct drm_encoder *encoder, int mode)</span></a>
<a name="3565"><span class="lineNum">    3565 </span>            : {</a>
<a name="3566"><span class="lineNum">    3566 </span>            : </a>
<a name="3567"><span class="lineNum">    3567 </span><span class="lineNoCov">          0 : }</span></a>
<a name="3568"><span class="lineNum">    3568 </span>            : </a>
<a name="3569"><span class="lineNum">    3569 </span>            : static const struct drm_encoder_helper_funcs dce_v11_0_ext_helper_funcs = {</a>
<a name="3570"><span class="lineNum">    3570 </span>            :         .dpms = dce_v11_0_ext_dpms,</a>
<a name="3571"><span class="lineNum">    3571 </span>            :         .prepare = dce_v11_0_ext_prepare,</a>
<a name="3572"><span class="lineNum">    3572 </span>            :         .mode_set = dce_v11_0_ext_mode_set,</a>
<a name="3573"><span class="lineNum">    3573 </span>            :         .commit = dce_v11_0_ext_commit,</a>
<a name="3574"><span class="lineNum">    3574 </span>            :         .disable = dce_v11_0_ext_disable,</a>
<a name="3575"><span class="lineNum">    3575 </span>            :         /* no detect for TMDS/LVDS yet */</a>
<a name="3576"><span class="lineNum">    3576 </span>            : };</a>
<a name="3577"><span class="lineNum">    3577 </span>            : </a>
<a name="3578"><span class="lineNum">    3578 </span>            : static const struct drm_encoder_helper_funcs dce_v11_0_dig_helper_funcs = {</a>
<a name="3579"><span class="lineNum">    3579 </span>            :         .dpms = amdgpu_atombios_encoder_dpms,</a>
<a name="3580"><span class="lineNum">    3580 </span>            :         .mode_fixup = amdgpu_atombios_encoder_mode_fixup,</a>
<a name="3581"><span class="lineNum">    3581 </span>            :         .prepare = dce_v11_0_encoder_prepare,</a>
<a name="3582"><span class="lineNum">    3582 </span>            :         .mode_set = dce_v11_0_encoder_mode_set,</a>
<a name="3583"><span class="lineNum">    3583 </span>            :         .commit = dce_v11_0_encoder_commit,</a>
<a name="3584"><span class="lineNum">    3584 </span>            :         .disable = dce_v11_0_encoder_disable,</a>
<a name="3585"><span class="lineNum">    3585 </span>            :         .detect = amdgpu_atombios_encoder_dig_detect,</a>
<a name="3586"><span class="lineNum">    3586 </span>            : };</a>
<a name="3587"><span class="lineNum">    3587 </span>            : </a>
<a name="3588"><span class="lineNum">    3588 </span>            : static const struct drm_encoder_helper_funcs dce_v11_0_dac_helper_funcs = {</a>
<a name="3589"><span class="lineNum">    3589 </span>            :         .dpms = amdgpu_atombios_encoder_dpms,</a>
<a name="3590"><span class="lineNum">    3590 </span>            :         .mode_fixup = amdgpu_atombios_encoder_mode_fixup,</a>
<a name="3591"><span class="lineNum">    3591 </span>            :         .prepare = dce_v11_0_encoder_prepare,</a>
<a name="3592"><span class="lineNum">    3592 </span>            :         .mode_set = dce_v11_0_encoder_mode_set,</a>
<a name="3593"><span class="lineNum">    3593 </span>            :         .commit = dce_v11_0_encoder_commit,</a>
<a name="3594"><span class="lineNum">    3594 </span>            :         .detect = amdgpu_atombios_encoder_dac_detect,</a>
<a name="3595"><span class="lineNum">    3595 </span>            : };</a>
<a name="3596"><span class="lineNum">    3596 </span>            : </a>
<a name="3597"><span class="lineNum">    3597 </span><span class="lineNoCov">          0 : static void dce_v11_0_encoder_destroy(struct drm_encoder *encoder)</span></a>
<a name="3598"><span class="lineNum">    3598 </span>            : {</a>
<a name="3599"><span class="lineNum">    3599 </span><span class="lineNoCov">          0 :         struct amdgpu_encoder *amdgpu_encoder = to_amdgpu_encoder(encoder);</span></a>
<a name="3600"><span class="lineNum">    3600 </span><span class="lineNoCov">          0 :         if (amdgpu_encoder-&gt;devices &amp; (ATOM_DEVICE_LCD_SUPPORT))</span></a>
<a name="3601"><span class="lineNum">    3601 </span><span class="lineNoCov">          0 :                 amdgpu_atombios_encoder_fini_backlight(amdgpu_encoder);</span></a>
<a name="3602"><span class="lineNum">    3602 </span><span class="lineNoCov">          0 :         kfree(amdgpu_encoder-&gt;enc_priv);</span></a>
<a name="3603"><span class="lineNum">    3603 </span><span class="lineNoCov">          0 :         drm_encoder_cleanup(encoder);</span></a>
<a name="3604"><span class="lineNum">    3604 </span><span class="lineNoCov">          0 :         kfree(amdgpu_encoder);</span></a>
<a name="3605"><span class="lineNum">    3605 </span><span class="lineNoCov">          0 : }</span></a>
<a name="3606"><span class="lineNum">    3606 </span>            : </a>
<a name="3607"><span class="lineNum">    3607 </span>            : static const struct drm_encoder_funcs dce_v11_0_encoder_funcs = {</a>
<a name="3608"><span class="lineNum">    3608 </span>            :         .destroy = dce_v11_0_encoder_destroy,</a>
<a name="3609"><span class="lineNum">    3609 </span>            : };</a>
<a name="3610"><span class="lineNum">    3610 </span>            : </a>
<a name="3611"><span class="lineNum">    3611 </span><span class="lineNoCov">          0 : static void dce_v11_0_encoder_add(struct amdgpu_device *adev,</span></a>
<a name="3612"><span class="lineNum">    3612 </span>            :                                  uint32_t encoder_enum,</a>
<a name="3613"><span class="lineNum">    3613 </span>            :                                  uint32_t supported_device,</a>
<a name="3614"><span class="lineNum">    3614 </span>            :                                  u16 caps)</a>
<a name="3615"><span class="lineNum">    3615 </span>            : {</a>
<a name="3616"><span class="lineNum">    3616 </span><span class="lineNoCov">          0 :         struct drm_device *dev = adev_to_drm(adev);</span></a>
<a name="3617"><span class="lineNum">    3617 </span>            :         struct drm_encoder *encoder;</a>
<a name="3618"><span class="lineNum">    3618 </span>            :         struct amdgpu_encoder *amdgpu_encoder;</a>
<a name="3619"><span class="lineNum">    3619 </span>            : </a>
<a name="3620"><span class="lineNum">    3620 </span>            :         /* see if we already added it */</a>
<a name="3621"><span class="lineNum">    3621 </span><span class="lineNoCov">          0 :         list_for_each_entry(encoder, &amp;dev-&gt;mode_config.encoder_list, head) {</span></a>
<a name="3622"><span class="lineNum">    3622 </span><span class="lineNoCov">          0 :                 amdgpu_encoder = to_amdgpu_encoder(encoder);</span></a>
<a name="3623"><span class="lineNum">    3623 </span><span class="lineNoCov">          0 :                 if (amdgpu_encoder-&gt;encoder_enum == encoder_enum) {</span></a>
<a name="3624"><span class="lineNum">    3624 </span><span class="lineNoCov">          0 :                         amdgpu_encoder-&gt;devices |= supported_device;</span></a>
<a name="3625"><span class="lineNum">    3625 </span><span class="lineNoCov">          0 :                         return;</span></a>
<a name="3626"><span class="lineNum">    3626 </span>            :                 }</a>
<a name="3627"><span class="lineNum">    3627 </span>            : </a>
<a name="3628"><span class="lineNum">    3628 </span>            :         }</a>
<a name="3629"><span class="lineNum">    3629 </span>            : </a>
<a name="3630"><span class="lineNum">    3630 </span>            :         /* add a new one */</a>
<a name="3631"><span class="lineNum">    3631 </span><span class="lineNoCov">          0 :         amdgpu_encoder = kzalloc(sizeof(struct amdgpu_encoder), GFP_KERNEL);</span></a>
<a name="3632"><span class="lineNum">    3632 </span><span class="lineNoCov">          0 :         if (!amdgpu_encoder)</span></a>
<a name="3633"><span class="lineNum">    3633 </span>            :                 return;</a>
<a name="3634"><span class="lineNum">    3634 </span>            : </a>
<a name="3635"><span class="lineNum">    3635 </span><span class="lineNoCov">          0 :         encoder = &amp;amdgpu_encoder-&gt;base;</span></a>
<a name="3636"><span class="lineNum">    3636 </span><span class="lineNoCov">          0 :         switch (adev-&gt;mode_info.num_crtc) {</span></a>
<a name="3637"><span class="lineNum">    3637 </span>            :         case 1:</a>
<a name="3638"><span class="lineNum">    3638 </span><span class="lineNoCov">          0 :                 encoder-&gt;possible_crtcs = 0x1;</span></a>
<a name="3639"><span class="lineNum">    3639 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="3640"><span class="lineNum">    3640 </span>            :         case 2:</a>
<a name="3641"><span class="lineNum">    3641 </span>            :         default:</a>
<a name="3642"><span class="lineNum">    3642 </span><span class="lineNoCov">          0 :                 encoder-&gt;possible_crtcs = 0x3;</span></a>
<a name="3643"><span class="lineNum">    3643 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="3644"><span class="lineNum">    3644 </span>            :         case 3:</a>
<a name="3645"><span class="lineNum">    3645 </span><span class="lineNoCov">          0 :                 encoder-&gt;possible_crtcs = 0x7;</span></a>
<a name="3646"><span class="lineNum">    3646 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="3647"><span class="lineNum">    3647 </span>            :         case 4:</a>
<a name="3648"><span class="lineNum">    3648 </span><span class="lineNoCov">          0 :                 encoder-&gt;possible_crtcs = 0xf;</span></a>
<a name="3649"><span class="lineNum">    3649 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="3650"><span class="lineNum">    3650 </span>            :         case 5:</a>
<a name="3651"><span class="lineNum">    3651 </span><span class="lineNoCov">          0 :                 encoder-&gt;possible_crtcs = 0x1f;</span></a>
<a name="3652"><span class="lineNum">    3652 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="3653"><span class="lineNum">    3653 </span>            :         case 6:</a>
<a name="3654"><span class="lineNum">    3654 </span><span class="lineNoCov">          0 :                 encoder-&gt;possible_crtcs = 0x3f;</span></a>
<a name="3655"><span class="lineNum">    3655 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="3656"><span class="lineNum">    3656 </span>            :         }</a>
<a name="3657"><span class="lineNum">    3657 </span>            : </a>
<a name="3658"><span class="lineNum">    3658 </span><span class="lineNoCov">          0 :         amdgpu_encoder-&gt;enc_priv = NULL;</span></a>
<a name="3659"><span class="lineNum">    3659 </span>            : </a>
<a name="3660"><span class="lineNum">    3660 </span><span class="lineNoCov">          0 :         amdgpu_encoder-&gt;encoder_enum = encoder_enum;</span></a>
<a name="3661"><span class="lineNum">    3661 </span><span class="lineNoCov">          0 :         amdgpu_encoder-&gt;encoder_id = (encoder_enum &amp; OBJECT_ID_MASK) &gt;&gt; OBJECT_ID_SHIFT;</span></a>
<a name="3662"><span class="lineNum">    3662 </span><span class="lineNoCov">          0 :         amdgpu_encoder-&gt;devices = supported_device;</span></a>
<a name="3663"><span class="lineNum">    3663 </span><span class="lineNoCov">          0 :         amdgpu_encoder-&gt;rmx_type = RMX_OFF;</span></a>
<a name="3664"><span class="lineNum">    3664 </span><span class="lineNoCov">          0 :         amdgpu_encoder-&gt;underscan_type = UNDERSCAN_OFF;</span></a>
<a name="3665"><span class="lineNum">    3665 </span><span class="lineNoCov">          0 :         amdgpu_encoder-&gt;is_ext_encoder = false;</span></a>
<a name="3666"><span class="lineNum">    3666 </span><span class="lineNoCov">          0 :         amdgpu_encoder-&gt;caps = caps;</span></a>
<a name="3667"><span class="lineNum">    3667 </span>            : </a>
<a name="3668"><span class="lineNum">    3668 </span>            :         switch (amdgpu_encoder-&gt;encoder_id) {</a>
<a name="3669"><span class="lineNum">    3669 </span>            :         case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DAC1:</a>
<a name="3670"><span class="lineNum">    3670 </span>            :         case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DAC2:</a>
<a name="3671"><span class="lineNum">    3671 </span><span class="lineNoCov">          0 :                 drm_encoder_init(dev, encoder, &amp;dce_v11_0_encoder_funcs,</span></a>
<a name="3672"><span class="lineNum">    3672 </span>            :                                  DRM_MODE_ENCODER_DAC, NULL);</a>
<a name="3673"><span class="lineNum">    3673 </span><span class="lineNoCov">          0 :                 drm_encoder_helper_add(encoder, &amp;dce_v11_0_dac_helper_funcs);</span></a>
<a name="3674"><span class="lineNum">    3674 </span>            :                 break;</a>
<a name="3675"><span class="lineNum">    3675 </span>            :         case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DVO1:</a>
<a name="3676"><span class="lineNum">    3676 </span>            :         case ENCODER_OBJECT_ID_INTERNAL_UNIPHY:</a>
<a name="3677"><span class="lineNum">    3677 </span>            :         case ENCODER_OBJECT_ID_INTERNAL_UNIPHY1:</a>
<a name="3678"><span class="lineNum">    3678 </span>            :         case ENCODER_OBJECT_ID_INTERNAL_UNIPHY2:</a>
<a name="3679"><span class="lineNum">    3679 </span>            :         case ENCODER_OBJECT_ID_INTERNAL_UNIPHY3:</a>
<a name="3680"><span class="lineNum">    3680 </span><span class="lineNoCov">          0 :                 if (amdgpu_encoder-&gt;devices &amp; (ATOM_DEVICE_LCD_SUPPORT)) {</span></a>
<a name="3681"><span class="lineNum">    3681 </span><span class="lineNoCov">          0 :                         amdgpu_encoder-&gt;rmx_type = RMX_FULL;</span></a>
<a name="3682"><span class="lineNum">    3682 </span><span class="lineNoCov">          0 :                         drm_encoder_init(dev, encoder, &amp;dce_v11_0_encoder_funcs,</span></a>
<a name="3683"><span class="lineNum">    3683 </span>            :                                          DRM_MODE_ENCODER_LVDS, NULL);</a>
<a name="3684"><span class="lineNum">    3684 </span><span class="lineNoCov">          0 :                         amdgpu_encoder-&gt;enc_priv = amdgpu_atombios_encoder_get_lcd_info(amdgpu_encoder);</span></a>
<a name="3685"><span class="lineNum">    3685 </span><span class="lineNoCov">          0 :                 } else if (amdgpu_encoder-&gt;devices &amp; (ATOM_DEVICE_CRT_SUPPORT)) {</span></a>
<a name="3686"><span class="lineNum">    3686 </span><span class="lineNoCov">          0 :                         drm_encoder_init(dev, encoder, &amp;dce_v11_0_encoder_funcs,</span></a>
<a name="3687"><span class="lineNum">    3687 </span>            :                                          DRM_MODE_ENCODER_DAC, NULL);</a>
<a name="3688"><span class="lineNum">    3688 </span><span class="lineNoCov">          0 :                         amdgpu_encoder-&gt;enc_priv = amdgpu_atombios_encoder_get_dig_info(amdgpu_encoder);</span></a>
<a name="3689"><span class="lineNum">    3689 </span>            :                 } else {</a>
<a name="3690"><span class="lineNum">    3690 </span><span class="lineNoCov">          0 :                         drm_encoder_init(dev, encoder, &amp;dce_v11_0_encoder_funcs,</span></a>
<a name="3691"><span class="lineNum">    3691 </span>            :                                          DRM_MODE_ENCODER_TMDS, NULL);</a>
<a name="3692"><span class="lineNum">    3692 </span><span class="lineNoCov">          0 :                         amdgpu_encoder-&gt;enc_priv = amdgpu_atombios_encoder_get_dig_info(amdgpu_encoder);</span></a>
<a name="3693"><span class="lineNum">    3693 </span>            :                 }</a>
<a name="3694"><span class="lineNum">    3694 </span><span class="lineNoCov">          0 :                 drm_encoder_helper_add(encoder, &amp;dce_v11_0_dig_helper_funcs);</span></a>
<a name="3695"><span class="lineNum">    3695 </span>            :                 break;</a>
<a name="3696"><span class="lineNum">    3696 </span>            :         case ENCODER_OBJECT_ID_SI170B:</a>
<a name="3697"><span class="lineNum">    3697 </span>            :         case ENCODER_OBJECT_ID_CH7303:</a>
<a name="3698"><span class="lineNum">    3698 </span>            :         case ENCODER_OBJECT_ID_EXTERNAL_SDVOA:</a>
<a name="3699"><span class="lineNum">    3699 </span>            :         case ENCODER_OBJECT_ID_EXTERNAL_SDVOB:</a>
<a name="3700"><span class="lineNum">    3700 </span>            :         case ENCODER_OBJECT_ID_TITFP513:</a>
<a name="3701"><span class="lineNum">    3701 </span>            :         case ENCODER_OBJECT_ID_VT1623:</a>
<a name="3702"><span class="lineNum">    3702 </span>            :         case ENCODER_OBJECT_ID_HDMI_SI1930:</a>
<a name="3703"><span class="lineNum">    3703 </span>            :         case ENCODER_OBJECT_ID_TRAVIS:</a>
<a name="3704"><span class="lineNum">    3704 </span>            :         case ENCODER_OBJECT_ID_NUTMEG:</a>
<a name="3705"><span class="lineNum">    3705 </span>            :                 /* these are handled by the primary encoders */</a>
<a name="3706"><span class="lineNum">    3706 </span><span class="lineNoCov">          0 :                 amdgpu_encoder-&gt;is_ext_encoder = true;</span></a>
<a name="3707"><span class="lineNum">    3707 </span><span class="lineNoCov">          0 :                 if (amdgpu_encoder-&gt;devices &amp; (ATOM_DEVICE_LCD_SUPPORT))</span></a>
<a name="3708"><span class="lineNum">    3708 </span><span class="lineNoCov">          0 :                         drm_encoder_init(dev, encoder, &amp;dce_v11_0_encoder_funcs,</span></a>
<a name="3709"><span class="lineNum">    3709 </span>            :                                          DRM_MODE_ENCODER_LVDS, NULL);</a>
<a name="3710"><span class="lineNum">    3710 </span><span class="lineNoCov">          0 :                 else if (amdgpu_encoder-&gt;devices &amp; (ATOM_DEVICE_CRT_SUPPORT))</span></a>
<a name="3711"><span class="lineNum">    3711 </span><span class="lineNoCov">          0 :                         drm_encoder_init(dev, encoder, &amp;dce_v11_0_encoder_funcs,</span></a>
<a name="3712"><span class="lineNum">    3712 </span>            :                                          DRM_MODE_ENCODER_DAC, NULL);</a>
<a name="3713"><span class="lineNum">    3713 </span>            :                 else</a>
<a name="3714"><span class="lineNum">    3714 </span><span class="lineNoCov">          0 :                         drm_encoder_init(dev, encoder, &amp;dce_v11_0_encoder_funcs,</span></a>
<a name="3715"><span class="lineNum">    3715 </span>            :                                          DRM_MODE_ENCODER_TMDS, NULL);</a>
<a name="3716"><span class="lineNum">    3716 </span><span class="lineNoCov">          0 :                 drm_encoder_helper_add(encoder, &amp;dce_v11_0_ext_helper_funcs);</span></a>
<a name="3717"><span class="lineNum">    3717 </span>            :                 break;</a>
<a name="3718"><span class="lineNum">    3718 </span>            :         }</a>
<a name="3719"><span class="lineNum">    3719 </span>            : }</a>
<a name="3720"><span class="lineNum">    3720 </span>            : </a>
<a name="3721"><span class="lineNum">    3721 </span>            : static const struct amdgpu_display_funcs dce_v11_0_display_funcs = {</a>
<a name="3722"><span class="lineNum">    3722 </span>            :         .bandwidth_update = &amp;dce_v11_0_bandwidth_update,</a>
<a name="3723"><span class="lineNum">    3723 </span>            :         .vblank_get_counter = &amp;dce_v11_0_vblank_get_counter,</a>
<a name="3724"><span class="lineNum">    3724 </span>            :         .backlight_set_level = &amp;amdgpu_atombios_encoder_set_backlight_level,</a>
<a name="3725"><span class="lineNum">    3725 </span>            :         .backlight_get_level = &amp;amdgpu_atombios_encoder_get_backlight_level,</a>
<a name="3726"><span class="lineNum">    3726 </span>            :         .hpd_sense = &amp;dce_v11_0_hpd_sense,</a>
<a name="3727"><span class="lineNum">    3727 </span>            :         .hpd_set_polarity = &amp;dce_v11_0_hpd_set_polarity,</a>
<a name="3728"><span class="lineNum">    3728 </span>            :         .hpd_get_gpio_reg = &amp;dce_v11_0_hpd_get_gpio_reg,</a>
<a name="3729"><span class="lineNum">    3729 </span>            :         .page_flip = &amp;dce_v11_0_page_flip,</a>
<a name="3730"><span class="lineNum">    3730 </span>            :         .page_flip_get_scanoutpos = &amp;dce_v11_0_crtc_get_scanoutpos,</a>
<a name="3731"><span class="lineNum">    3731 </span>            :         .add_encoder = &amp;dce_v11_0_encoder_add,</a>
<a name="3732"><span class="lineNum">    3732 </span>            :         .add_connector = &amp;amdgpu_connector_add,</a>
<a name="3733"><span class="lineNum">    3733 </span>            : };</a>
<a name="3734"><span class="lineNum">    3734 </span>            : </a>
<a name="3735"><span class="lineNum">    3735 </span>            : static void dce_v11_0_set_display_funcs(struct amdgpu_device *adev)</a>
<a name="3736"><span class="lineNum">    3736 </span>            : {</a>
<a name="3737"><span class="lineNum">    3737 </span><span class="lineNoCov">          0 :         adev-&gt;mode_info.funcs = &amp;dce_v11_0_display_funcs;</span></a>
<a name="3738"><span class="lineNum">    3738 </span>            : }</a>
<a name="3739"><span class="lineNum">    3739 </span>            : </a>
<a name="3740"><span class="lineNum">    3740 </span>            : static const struct amdgpu_irq_src_funcs dce_v11_0_crtc_irq_funcs = {</a>
<a name="3741"><span class="lineNum">    3741 </span>            :         .set = dce_v11_0_set_crtc_irq_state,</a>
<a name="3742"><span class="lineNum">    3742 </span>            :         .process = dce_v11_0_crtc_irq,</a>
<a name="3743"><span class="lineNum">    3743 </span>            : };</a>
<a name="3744"><span class="lineNum">    3744 </span>            : </a>
<a name="3745"><span class="lineNum">    3745 </span>            : static const struct amdgpu_irq_src_funcs dce_v11_0_pageflip_irq_funcs = {</a>
<a name="3746"><span class="lineNum">    3746 </span>            :         .set = dce_v11_0_set_pageflip_irq_state,</a>
<a name="3747"><span class="lineNum">    3747 </span>            :         .process = dce_v11_0_pageflip_irq,</a>
<a name="3748"><span class="lineNum">    3748 </span>            : };</a>
<a name="3749"><span class="lineNum">    3749 </span>            : </a>
<a name="3750"><span class="lineNum">    3750 </span>            : static const struct amdgpu_irq_src_funcs dce_v11_0_hpd_irq_funcs = {</a>
<a name="3751"><span class="lineNum">    3751 </span>            :         .set = dce_v11_0_set_hpd_irq_state,</a>
<a name="3752"><span class="lineNum">    3752 </span>            :         .process = dce_v11_0_hpd_irq,</a>
<a name="3753"><span class="lineNum">    3753 </span>            : };</a>
<a name="3754"><span class="lineNum">    3754 </span>            : </a>
<a name="3755"><span class="lineNum">    3755 </span>            : static void dce_v11_0_set_irq_funcs(struct amdgpu_device *adev)</a>
<a name="3756"><span class="lineNum">    3756 </span>            : {</a>
<a name="3757"><span class="lineNum">    3757 </span><span class="lineNoCov">          0 :         if (adev-&gt;mode_info.num_crtc &gt; 0)</span></a>
<a name="3758"><span class="lineNum">    3758 </span><span class="lineNoCov">          0 :                 adev-&gt;crtc_irq.num_types = AMDGPU_CRTC_IRQ_VLINE1 + adev-&gt;mode_info.num_crtc;</span></a>
<a name="3759"><span class="lineNum">    3759 </span>            :         else</a>
<a name="3760"><span class="lineNum">    3760 </span><span class="lineNoCov">          0 :                 adev-&gt;crtc_irq.num_types = 0;</span></a>
<a name="3761"><span class="lineNum">    3761 </span><span class="lineNoCov">          0 :         adev-&gt;crtc_irq.funcs = &amp;dce_v11_0_crtc_irq_funcs;</span></a>
<a name="3762"><span class="lineNum">    3762 </span>            : </a>
<a name="3763"><span class="lineNum">    3763 </span><span class="lineNoCov">          0 :         adev-&gt;pageflip_irq.num_types = adev-&gt;mode_info.num_crtc;</span></a>
<a name="3764"><span class="lineNum">    3764 </span><span class="lineNoCov">          0 :         adev-&gt;pageflip_irq.funcs = &amp;dce_v11_0_pageflip_irq_funcs;</span></a>
<a name="3765"><span class="lineNum">    3765 </span>            : </a>
<a name="3766"><span class="lineNum">    3766 </span><span class="lineNoCov">          0 :         adev-&gt;hpd_irq.num_types = adev-&gt;mode_info.num_hpd;</span></a>
<a name="3767"><span class="lineNum">    3767 </span><span class="lineNoCov">          0 :         adev-&gt;hpd_irq.funcs = &amp;dce_v11_0_hpd_irq_funcs;</span></a>
<a name="3768"><span class="lineNum">    3768 </span>            : }</a>
<a name="3769"><span class="lineNum">    3769 </span>            : </a>
<a name="3770"><span class="lineNum">    3770 </span>            : const struct amdgpu_ip_block_version dce_v11_0_ip_block =</a>
<a name="3771"><span class="lineNum">    3771 </span>            : {</a>
<a name="3772"><span class="lineNum">    3772 </span>            :         .type = AMD_IP_BLOCK_TYPE_DCE,</a>
<a name="3773"><span class="lineNum">    3773 </span>            :         .major = 11,</a>
<a name="3774"><span class="lineNum">    3774 </span>            :         .minor = 0,</a>
<a name="3775"><span class="lineNum">    3775 </span>            :         .rev = 0,</a>
<a name="3776"><span class="lineNum">    3776 </span>            :         .funcs = &amp;dce_v11_0_ip_funcs,</a>
<a name="3777"><span class="lineNum">    3777 </span>            : };</a>
<a name="3778"><span class="lineNum">    3778 </span>            : </a>
<a name="3779"><span class="lineNum">    3779 </span>            : const struct amdgpu_ip_block_version dce_v11_2_ip_block =</a>
<a name="3780"><span class="lineNum">    3780 </span>            : {</a>
<a name="3781"><span class="lineNum">    3781 </span>            :         .type = AMD_IP_BLOCK_TYPE_DCE,</a>
<a name="3782"><span class="lineNum">    3782 </span>            :         .major = 11,</a>
<a name="3783"><span class="lineNum">    3783 </span>            :         .minor = 2,</a>
<a name="3784"><span class="lineNum">    3784 </span>            :         .rev = 0,</a>
<a name="3785"><span class="lineNum">    3785 </span>            :         .funcs = &amp;dce_v11_0_ip_funcs,</a>
<a name="3786"><span class="lineNum">    3786 </span>            : };</a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.14</a></td></tr>
  </table>
  <br>

</body>
</html>
