{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 24 11:16:58 2015 " "Info: Processing started: Fri Apr 24 11:16:58 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project -c Project " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-SYN " "Info: Found design unit 1: counter-SYN" {  } { { "Counter.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/Counter.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Info: Found entity 1: Counter" {  } { { "Counter.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/Counter.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my box files/school/csce230 project/projectpart4complete_restored/processor_old.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file my box files/school/csce230 project/projectpart4complete_restored/processor_old.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 processor_old " "Info: Found entity 1: processor_old" {  } { { "My Box Files/School/CSCE230 Project/ProjectPart4Complete_restored/processor_old.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/My Box Files/School/CSCE230 Project/ProjectPart4Complete_restored/processor_old.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline files/instrmem.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pipeline files/instrmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instrmem-SYN " "Info: Found design unit 1: instrmem-SYN" {  } { { "Pipeline Files/instrMem.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/Pipeline Files/instrMem.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 instrMem " "Info: Found entity 1: instrMem" {  } { { "Pipeline Files/instrMem.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/Pipeline Files/instrMem.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline files/hazarddetectionunit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pipeline files/hazarddetectionunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HazardDetectionUnit-arch " "Info: Found design unit 1: HazardDetectionUnit-arch" {  } { { "Pipeline Files/HazardDetectionUnit.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/Pipeline Files/HazardDetectionUnit.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 HazardDetectionUnit " "Info: Found entity 1: HazardDetectionUnit" {  } { { "Pipeline Files/HazardDetectionUnit.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/Pipeline Files/HazardDetectionUnit.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline files/forwardingunit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pipeline files/forwardingunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ForwardingUnit-arch " "Info: Found design unit 1: ForwardingUnit-arch" {  } { { "Pipeline Files/ForwardingUnit.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/Pipeline Files/ForwardingUnit.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ForwardingUnit " "Info: Found entity 1: ForwardingUnit" {  } { { "Pipeline Files/ForwardingUnit.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/Pipeline Files/ForwardingUnit.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline files/control_unit_230.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pipeline files/control_unit_230.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unit_230-control_unit_230_arch " "Info: Found design unit 1: control_unit_230-control_unit_230_arch" {  } { { "Pipeline Files/control_unit_230.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/Pipeline Files/control_unit_230.vhd" 34 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 control_unit_230 " "Info: Found entity 1: control_unit_230" {  } { { "Pipeline Files/control_unit_230.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/Pipeline Files/control_unit_230.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iomem/reg_16.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file iomem/reg_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_16-SYN " "Info: Found design unit 1: reg_16-SYN" {  } { { "IOmem/Reg_16.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/IOmem/Reg_16.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Reg_16 " "Info: Found entity 1: Reg_16" {  } { { "IOmem/Reg_16.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/IOmem/Reg_16.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iomem/io_memoryinterface.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file iomem/io_memoryinterface.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 IO_MemoryInterface " "Info: Found entity 1: IO_MemoryInterface" {  } { { "IOmem/IO_MemoryInterface.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/IOmem/IO_MemoryInterface.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_1bit.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file reg_1bit.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 REG_1BIT " "Info: Found entity 1: REG_1BIT" {  } { { "REG_1BIT.tdf" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/REG_1BIT.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-SYN " "Info: Found design unit 1: adder-SYN" {  } { { "Adder.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/Adder.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Info: Found entity 1: Adder" {  } { { "Adder.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/Adder.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "const.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file const.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 const-SYN " "Info: Found design unit 1: const-SYN" {  } { { "Const.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/Const.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Const " "Info: Found entity 1: Const" {  } { { "Const.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/Const.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "immediate.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file immediate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 immediate-arch " "Info: Found design unit 1: immediate-arch" {  } { { "immediate.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/immediate.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 immediate " "Info: Found entity 1: immediate" {  } { { "immediate.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/immediate.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionaddressgenerator.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file instructionaddressgenerator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionAddressGenerator " "Info: Found entity 1: InstructionAddressGenerator" {  } { { "InstructionAddressGenerator.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/InstructionAddressGenerator.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mainmemory.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mainmemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mainmemory-SYN " "Info: Found design unit 1: mainmemory-SYN" {  } { { "MainMemory.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/MainMemory.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MainMemory " "Info: Found entity 1: MainMemory" {  } { { "MainMemory.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/MainMemory.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoryinterface.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file memoryinterface.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MemoryInterface " "Info: Found entity 1: MemoryInterface" {  } { { "MemoryInterface.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/MemoryInterface.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxinc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file muxinc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxinc-SYN " "Info: Found design unit 1: muxinc-SYN" {  } { { "MuxINC.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/MuxINC.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MuxINC " "Info: Found entity 1: MuxINC" {  } { { "MuxINC.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/MuxINC.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxpc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file muxpc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxpc-SYN " "Info: Found design unit 1: muxpc-SYN" {  } { { "MuxPC.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/MuxPC.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MuxPC " "Info: Found entity 1: MuxPC" {  } { { "MuxPC.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/MuxPC.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-SYN " "Info: Found design unit 1: pc-SYN" {  } { { "PC.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/PC.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Info: Found entity 1: PC" {  } { { "PC.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/PC.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_temp.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pc_temp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc_temp-SYN " "Info: Found design unit 1: pc_temp-SYN" {  } { { "PC_Temp.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/PC_Temp.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PC_Temp " "Info: Found entity 1: PC_Temp" {  } { { "PC_Temp.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/PC_Temp.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_24.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reg_24.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_24-SYN " "Info: Found design unit 1: reg_24-SYN" {  } { { "Reg_24.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/Reg_24.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Reg_24 " "Info: Found entity 1: Reg_24" {  } { { "Reg_24.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/Reg_24.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register/decode_4to16.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file register/decode_4to16.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 DECODE_4TO16 " "Info: Found entity 1: DECODE_4TO16" {  } { { "Register/DECODE_4TO16.tdf" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/Register/DECODE_4TO16.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register/dff_16bit.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file register/dff_16bit.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 DFF_16BIT " "Info: Found entity 1: DFF_16BIT" {  } { { "Register/DFF_16BIT.tdf" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/Register/DFF_16BIT.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register/mux_16bit_16to1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file register/mux_16bit_16to1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_16BIT_16TO1 " "Info: Found entity 1: MUX_16BIT_16TO1" {  } { { "Register/MUX_16BIT_16TO1.tdf" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/Register/MUX_16BIT_16TO1.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register/regfile.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file register/regfile.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Info: Found entity 1: regfile" {  } { { "Register/regfile.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/Register/regfile.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register/zero.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file register/zero.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ZERO " "Info: Found entity 1: ZERO" {  } { { "Register/ZERO.tdf" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/Register/ZERO.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/alu.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file alu/alu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info: Found entity 1: ALU" {  } { { "ALU/ALU.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/ALU/ALU.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/and16bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file alu/and16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and16bit-SYN " "Info: Found design unit 1: and16bit-SYN" {  } { { "ALU/AND16BIT.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/ALU/AND16BIT.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 AND16BIT " "Info: Found entity 1: AND16BIT" {  } { { "ALU/AND16BIT.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/ALU/AND16BIT.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/fa1bit.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file alu/fa1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FA1BIT " "Info: Found entity 1: FA1BIT" {  } { { "ALU/FA1BIT.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/ALU/FA1BIT.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/fa16bit.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file alu/fa16bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FA16BIT " "Info: Found entity 1: FA16BIT" {  } { { "ALU/FA16BIT.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/ALU/FA16BIT.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/inv16bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file alu/inv16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inv16bit-SYN " "Info: Found design unit 1: inv16bit-SYN" {  } { { "ALU/INV16BIT.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/ALU/INV16BIT.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 INV16BIT " "Info: Found entity 1: INV16BIT" {  } { { "ALU/INV16BIT.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/ALU/INV16BIT.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/mux2_1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file alu/mux2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2_1-SYN " "Info: Found design unit 1: mux2_1-SYN" {  } { { "ALU/MUX2_1.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/ALU/MUX2_1.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MUX2_1 " "Info: Found entity 1: MUX2_1" {  } { { "ALU/MUX2_1.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/ALU/MUX2_1.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/mux4_1_16bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file alu/mux4_1_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4_1_16bit-SYN " "Info: Found design unit 1: mux4_1_16bit-SYN" {  } { { "ALU/MUX4_1_16bit.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/ALU/MUX4_1_16bit.vhd" 55 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MUX4_1_16bit " "Info: Found entity 1: MUX4_1_16bit" {  } { { "ALU/MUX4_1_16bit.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/ALU/MUX4_1_16bit.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/or16bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file alu/or16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or16bit-SYN " "Info: Found design unit 1: or16bit-SYN" {  } { { "ALU/OR16BIT.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/ALU/OR16BIT.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 OR16BIT " "Info: Found entity 1: OR16BIT" {  } { { "ALU/OR16BIT.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/ALU/OR16BIT.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/xor16bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file alu/xor16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xor16bit-SYN " "Info: Found design unit 1: xor16bit-SYN" {  } { { "ALU/XOR16BIT.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/ALU/XOR16BIT.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 XOR16BIT " "Info: Found entity 1: XOR16BIT" {  } { { "ALU/XOR16BIT.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/ALU/XOR16BIT.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "MUX_3TO1.vhd " "Warning: Can't analyze file -- file MUX_3TO1.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file processor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Info: Found entity 1: processor" {  } { { "processor.bdf" "" { Schematic "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/processor.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2_24bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux_2_24bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2_24bit-SYN " "Info: Found design unit 1: mux_2_24bit-SYN" {  } { { "MUX_2_24BIT.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/MUX_2_24BIT.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MUX_2_24BIT " "Info: Found entity 1: MUX_2_24BIT" {  } { { "MUX_2_24BIT.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/MUX_2_24BIT.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "const_one.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file const_one.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 const_one-SYN " "Info: Found design unit 1: const_one-SYN" {  } { { "CONST_ONE.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/CONST_ONE.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CONST_ONE " "Info: Found entity 1: CONST_ONE" {  } { { "CONST_ONE.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/CONST_ONE.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2_15bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux_2_15bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2_15bit-SYN " "Info: Found design unit 1: mux_2_15bit-SYN" {  } { { "MUX_2_15BIT.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/MUX_2_15BIT.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MUX_2_15BIT " "Info: Found entity 1: MUX_2_15BIT" {  } { { "MUX_2_15BIT.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/MUX_2_15BIT.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instrcache.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file instrcache.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instrCache-behavior " "Info: Found design unit 1: instrCache-behavior" {  } { { "instrCache.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/instrCache.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 instrCache " "Info: Found entity 1: instrCache" {  } { { "instrCache.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/instrCache.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datacache.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file datacache.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dataCache-behavior " "Info: Found design unit 1: dataCache-behavior" {  } { { "dataCache.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/dataCache.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 dataCache " "Info: Found entity 1: dataCache" {  } { { "dataCache.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/dataCache.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16to1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux16to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux16to1-SYN " "Info: Found design unit 1: mux16to1-SYN" {  } { { "MUX16to1.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/MUX16to1.vhd" 67 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MUX16to1 " "Info: Found entity 1: MUX16to1" {  } { { "MUX16to1.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/MUX16to1.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_ERROR_INDEXED_NAME_TYPE_MISMATCH" "entry dataCache.vhd(69) " "Error (10381): VHDL Type Mismatch error at dataCache.vhd(69): indexed name returns a value whose type does not match \"entry\", the type of the target expression" {  } { { "dataCache.vhd" "" { Text "C:/Users/dshriver/Documents/Github/csce430/project_pipelined/dataCache.vhd" 69 0 0 } }  } 0 10381 "VHDL Type Mismatch error at %2!s!: indexed name returns a value whose type does not match \"%1!s!\", the type of the target expression" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "303 " "Error: Peak virtual memory: 303 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Fri Apr 24 11:17:01 2015 " "Error: Processing ended: Fri Apr 24 11:17:01 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Error: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Error: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Error: Quartus II Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 0 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
