// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Resize_opr_linear (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        p_src_rows_V_read,
        p_src_cols_V_read,
        p_src_data_stream_V_dout,
        p_src_data_stream_V_empty_n,
        p_src_data_stream_V_read,
        p_dst_rows_V_read,
        p_dst_cols_V_read,
        p_dst_data_stream_V_din,
        p_dst_data_stream_V_full_n,
        p_dst_data_stream_V_write
);

parameter    ap_ST_fsm_state1 = 56'd1;
parameter    ap_ST_fsm_state2 = 56'd2;
parameter    ap_ST_fsm_state3 = 56'd4;
parameter    ap_ST_fsm_state4 = 56'd8;
parameter    ap_ST_fsm_state5 = 56'd16;
parameter    ap_ST_fsm_state6 = 56'd32;
parameter    ap_ST_fsm_state7 = 56'd64;
parameter    ap_ST_fsm_state8 = 56'd128;
parameter    ap_ST_fsm_state9 = 56'd256;
parameter    ap_ST_fsm_state10 = 56'd512;
parameter    ap_ST_fsm_state11 = 56'd1024;
parameter    ap_ST_fsm_state12 = 56'd2048;
parameter    ap_ST_fsm_state13 = 56'd4096;
parameter    ap_ST_fsm_state14 = 56'd8192;
parameter    ap_ST_fsm_state15 = 56'd16384;
parameter    ap_ST_fsm_state16 = 56'd32768;
parameter    ap_ST_fsm_state17 = 56'd65536;
parameter    ap_ST_fsm_state18 = 56'd131072;
parameter    ap_ST_fsm_state19 = 56'd262144;
parameter    ap_ST_fsm_state20 = 56'd524288;
parameter    ap_ST_fsm_state21 = 56'd1048576;
parameter    ap_ST_fsm_state22 = 56'd2097152;
parameter    ap_ST_fsm_state23 = 56'd4194304;
parameter    ap_ST_fsm_state24 = 56'd8388608;
parameter    ap_ST_fsm_state25 = 56'd16777216;
parameter    ap_ST_fsm_state26 = 56'd33554432;
parameter    ap_ST_fsm_state27 = 56'd67108864;
parameter    ap_ST_fsm_state28 = 56'd134217728;
parameter    ap_ST_fsm_state29 = 56'd268435456;
parameter    ap_ST_fsm_state30 = 56'd536870912;
parameter    ap_ST_fsm_state31 = 56'd1073741824;
parameter    ap_ST_fsm_state32 = 56'd2147483648;
parameter    ap_ST_fsm_state33 = 56'd4294967296;
parameter    ap_ST_fsm_state34 = 56'd8589934592;
parameter    ap_ST_fsm_state35 = 56'd17179869184;
parameter    ap_ST_fsm_state36 = 56'd34359738368;
parameter    ap_ST_fsm_state37 = 56'd68719476736;
parameter    ap_ST_fsm_state38 = 56'd137438953472;
parameter    ap_ST_fsm_state39 = 56'd274877906944;
parameter    ap_ST_fsm_state40 = 56'd549755813888;
parameter    ap_ST_fsm_state41 = 56'd1099511627776;
parameter    ap_ST_fsm_state42 = 56'd2199023255552;
parameter    ap_ST_fsm_state43 = 56'd4398046511104;
parameter    ap_ST_fsm_state44 = 56'd8796093022208;
parameter    ap_ST_fsm_state45 = 56'd17592186044416;
parameter    ap_ST_fsm_state46 = 56'd35184372088832;
parameter    ap_ST_fsm_state47 = 56'd70368744177664;
parameter    ap_ST_fsm_state48 = 56'd140737488355328;
parameter    ap_ST_fsm_state49 = 56'd281474976710656;
parameter    ap_ST_fsm_state50 = 56'd562949953421312;
parameter    ap_ST_fsm_state51 = 56'd1125899906842624;
parameter    ap_ST_fsm_state52 = 56'd2251799813685248;
parameter    ap_ST_fsm_state53 = 56'd4503599627370496;
parameter    ap_ST_fsm_state54 = 56'd9007199254740992;
parameter    ap_ST_fsm_pp0_stage0 = 56'd18014398509481984;
parameter    ap_ST_fsm_state99 = 56'd36028797018963968;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [15:0] p_src_rows_V_read;
input  [15:0] p_src_cols_V_read;
input  [7:0] p_src_data_stream_V_dout;
input   p_src_data_stream_V_empty_n;
output   p_src_data_stream_V_read;
input  [15:0] p_dst_rows_V_read;
input  [15:0] p_dst_cols_V_read;
output  [7:0] p_dst_data_stream_V_din;
input   p_dst_data_stream_V_full_n;
output   p_dst_data_stream_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg p_src_data_stream_V_read;
reg p_dst_data_stream_V_write;

(* fsm_encoding = "none" *) reg   [55:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    p_src_data_stream_V_blk_n;
reg    ap_enable_reg_pp0_iter38;
wire    ap_block_pp0_stage0;
reg   [0:0] tmp_30_reg_1929;
reg   [0:0] tmp_30_reg_1929_pp0_iter37_reg;
reg   [0:0] col_rd_2_reg_2043;
reg   [0:0] row_rd_5_reg_2039;
reg   [0:0] tmp_54_reg_2068;
reg   [0:0] tmp_55_reg_2072;
reg    p_dst_data_stream_V_blk_n;
reg    ap_enable_reg_pp0_iter43;
reg   [0:0] brmerge_demorgan_reg_2080;
reg   [0:0] brmerge_demorgan_reg_2080_pp0_iter42_reg;
reg   [14:0] p_Val2_12_reg_316;
wire   [47:0] grp_fu_390_p2;
reg   [47:0] tmp_6_reg_1801;
wire    ap_CS_fsm_state52;
wire  signed [31:0] row_rate_V_fu_447_p1;
reg  signed [31:0] row_rate_V_reg_1807;
wire   [47:0] grp_fu_416_p2;
reg   [47:0] tmp_8_reg_1814;
wire  signed [31:0] col_rate_V_fu_451_p1;
reg  signed [31:0] col_rate_V_reg_1820;
reg   [30:0] p_lshr_reg_1827;
reg   [30:0] p_lshr1_reg_1832;
wire   [15:0] rows_fu_652_p3;
reg   [15:0] rows_reg_1837;
wire    ap_CS_fsm_state53;
wire   [15:0] cols_fu_668_p3;
reg   [15:0] cols_reg_1842;
wire   [16:0] tmp_20_fu_675_p2;
reg   [16:0] tmp_20_reg_1847;
wire   [15:0] sx_fu_681_p2;
reg   [15:0] sx_reg_1854;
wire   [16:0] tmp_21_fu_686_p2;
reg   [16:0] tmp_21_reg_1859;
wire   [15:0] sy_fu_692_p2;
reg   [15:0] sy_reg_1865;
wire   [0:0] tmp_22_fu_697_p2;
reg   [0:0] tmp_22_reg_1870;
wire   [0:0] tmp_23_fu_702_p2;
reg   [0:0] tmp_23_reg_1875;
wire  signed [31:0] tmp_69_cast_fu_715_p1;
reg  signed [31:0] tmp_69_cast_reg_1882;
wire  signed [31:0] tmp_71_cast_fu_727_p1;
reg  signed [31:0] tmp_71_cast_reg_1887;
wire   [0:0] tmp_26_fu_735_p2;
wire    ap_CS_fsm_state54;
wire   [14:0] i_fu_740_p2;
reg   [14:0] i_reg_1896;
wire   [15:0] tmp_27_fu_746_p2;
reg   [15:0] tmp_27_reg_1901;
wire   [0:0] tmp_28_fu_752_p2;
reg   [0:0] tmp_28_reg_1907;
wire   [0:0] row_wr_2_fu_758_p2;
reg   [0:0] row_wr_2_reg_1913;
wire   [31:0] tmp_59_cast_fu_772_p1;
reg   [31:0] tmp_59_cast_reg_1918;
wire   [15:0] i_op_assign_cast_fu_776_p1;
reg   [15:0] i_op_assign_cast_reg_1923;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state55_pp0_stage0_iter0;
wire    ap_block_state56_pp0_stage0_iter1;
wire    ap_block_state57_pp0_stage0_iter2;
wire    ap_block_state58_pp0_stage0_iter3;
wire    ap_block_state59_pp0_stage0_iter4;
wire    ap_block_state60_pp0_stage0_iter5;
wire    ap_block_state61_pp0_stage0_iter6;
wire    ap_block_state62_pp0_stage0_iter7;
wire    ap_block_state63_pp0_stage0_iter8;
wire    ap_block_state64_pp0_stage0_iter9;
wire    ap_block_state65_pp0_stage0_iter10;
wire    ap_block_state66_pp0_stage0_iter11;
wire    ap_block_state67_pp0_stage0_iter12;
wire    ap_block_state68_pp0_stage0_iter13;
wire    ap_block_state69_pp0_stage0_iter14;
wire    ap_block_state70_pp0_stage0_iter15;
wire    ap_block_state71_pp0_stage0_iter16;
wire    ap_block_state72_pp0_stage0_iter17;
wire    ap_block_state73_pp0_stage0_iter18;
wire    ap_block_state74_pp0_stage0_iter19;
wire    ap_block_state75_pp0_stage0_iter20;
wire    ap_block_state76_pp0_stage0_iter21;
wire    ap_block_state77_pp0_stage0_iter22;
wire    ap_block_state78_pp0_stage0_iter23;
wire    ap_block_state79_pp0_stage0_iter24;
wire    ap_block_state80_pp0_stage0_iter25;
wire    ap_block_state81_pp0_stage0_iter26;
wire    ap_block_state82_pp0_stage0_iter27;
wire    ap_block_state83_pp0_stage0_iter28;
wire    ap_block_state84_pp0_stage0_iter29;
wire    ap_block_state85_pp0_stage0_iter30;
wire    ap_block_state86_pp0_stage0_iter31;
wire    ap_block_state87_pp0_stage0_iter32;
wire    ap_block_state88_pp0_stage0_iter33;
wire    ap_block_state89_pp0_stage0_iter34;
wire    ap_block_state90_pp0_stage0_iter35;
wire    ap_block_state91_pp0_stage0_iter36;
wire    ap_block_state92_pp0_stage0_iter37;
reg    ap_predicate_op508_read_state93;
reg    ap_block_state93_pp0_stage0_iter38;
wire    ap_block_state94_pp0_stage0_iter39;
wire    ap_block_state95_pp0_stage0_iter40;
wire    ap_block_state96_pp0_stage0_iter41;
wire    ap_block_state97_pp0_stage0_iter42;
reg    ap_block_state98_pp0_stage0_iter43;
reg    ap_block_pp0_stage0_11001;
reg   [15:0] i_op_assign_cast_reg_1923_pp0_iter1_reg;
reg   [15:0] i_op_assign_cast_reg_1923_pp0_iter2_reg;
reg   [15:0] i_op_assign_cast_reg_1923_pp0_iter3_reg;
reg   [15:0] i_op_assign_cast_reg_1923_pp0_iter4_reg;
reg   [15:0] i_op_assign_cast_reg_1923_pp0_iter5_reg;
reg   [15:0] i_op_assign_cast_reg_1923_pp0_iter6_reg;
reg   [15:0] i_op_assign_cast_reg_1923_pp0_iter7_reg;
reg   [15:0] i_op_assign_cast_reg_1923_pp0_iter8_reg;
reg   [15:0] i_op_assign_cast_reg_1923_pp0_iter9_reg;
reg   [15:0] i_op_assign_cast_reg_1923_pp0_iter10_reg;
reg   [15:0] i_op_assign_cast_reg_1923_pp0_iter11_reg;
reg   [15:0] i_op_assign_cast_reg_1923_pp0_iter12_reg;
reg   [15:0] i_op_assign_cast_reg_1923_pp0_iter13_reg;
reg   [15:0] i_op_assign_cast_reg_1923_pp0_iter14_reg;
reg   [15:0] i_op_assign_cast_reg_1923_pp0_iter15_reg;
reg   [15:0] i_op_assign_cast_reg_1923_pp0_iter16_reg;
reg   [15:0] i_op_assign_cast_reg_1923_pp0_iter17_reg;
reg   [15:0] i_op_assign_cast_reg_1923_pp0_iter18_reg;
reg   [15:0] i_op_assign_cast_reg_1923_pp0_iter19_reg;
reg   [15:0] i_op_assign_cast_reg_1923_pp0_iter20_reg;
reg   [15:0] i_op_assign_cast_reg_1923_pp0_iter21_reg;
reg   [15:0] i_op_assign_cast_reg_1923_pp0_iter22_reg;
reg   [15:0] i_op_assign_cast_reg_1923_pp0_iter23_reg;
reg   [15:0] i_op_assign_cast_reg_1923_pp0_iter24_reg;
reg   [15:0] i_op_assign_cast_reg_1923_pp0_iter25_reg;
reg   [15:0] i_op_assign_cast_reg_1923_pp0_iter26_reg;
reg   [15:0] i_op_assign_cast_reg_1923_pp0_iter27_reg;
reg   [15:0] i_op_assign_cast_reg_1923_pp0_iter28_reg;
reg   [15:0] i_op_assign_cast_reg_1923_pp0_iter29_reg;
reg   [15:0] i_op_assign_cast_reg_1923_pp0_iter30_reg;
reg   [15:0] i_op_assign_cast_reg_1923_pp0_iter31_reg;
reg   [15:0] i_op_assign_cast_reg_1923_pp0_iter32_reg;
reg   [15:0] i_op_assign_cast_reg_1923_pp0_iter33_reg;
reg   [15:0] i_op_assign_cast_reg_1923_pp0_iter34_reg;
reg   [15:0] i_op_assign_cast_reg_1923_pp0_iter35_reg;
reg   [15:0] i_op_assign_cast_reg_1923_pp0_iter36_reg;
wire   [0:0] tmp_30_fu_780_p2;
reg   [0:0] tmp_30_reg_1929_pp0_iter1_reg;
reg   [0:0] tmp_30_reg_1929_pp0_iter2_reg;
reg   [0:0] tmp_30_reg_1929_pp0_iter3_reg;
reg   [0:0] tmp_30_reg_1929_pp0_iter4_reg;
reg   [0:0] tmp_30_reg_1929_pp0_iter5_reg;
reg   [0:0] tmp_30_reg_1929_pp0_iter6_reg;
reg   [0:0] tmp_30_reg_1929_pp0_iter7_reg;
reg   [0:0] tmp_30_reg_1929_pp0_iter8_reg;
reg   [0:0] tmp_30_reg_1929_pp0_iter9_reg;
reg   [0:0] tmp_30_reg_1929_pp0_iter10_reg;
reg   [0:0] tmp_30_reg_1929_pp0_iter11_reg;
reg   [0:0] tmp_30_reg_1929_pp0_iter12_reg;
reg   [0:0] tmp_30_reg_1929_pp0_iter13_reg;
reg   [0:0] tmp_30_reg_1929_pp0_iter14_reg;
reg   [0:0] tmp_30_reg_1929_pp0_iter15_reg;
reg   [0:0] tmp_30_reg_1929_pp0_iter16_reg;
reg   [0:0] tmp_30_reg_1929_pp0_iter17_reg;
reg   [0:0] tmp_30_reg_1929_pp0_iter18_reg;
reg   [0:0] tmp_30_reg_1929_pp0_iter19_reg;
reg   [0:0] tmp_30_reg_1929_pp0_iter20_reg;
reg   [0:0] tmp_30_reg_1929_pp0_iter21_reg;
reg   [0:0] tmp_30_reg_1929_pp0_iter22_reg;
reg   [0:0] tmp_30_reg_1929_pp0_iter23_reg;
reg   [0:0] tmp_30_reg_1929_pp0_iter24_reg;
reg   [0:0] tmp_30_reg_1929_pp0_iter25_reg;
reg   [0:0] tmp_30_reg_1929_pp0_iter26_reg;
reg   [0:0] tmp_30_reg_1929_pp0_iter27_reg;
reg   [0:0] tmp_30_reg_1929_pp0_iter28_reg;
reg   [0:0] tmp_30_reg_1929_pp0_iter29_reg;
reg   [0:0] tmp_30_reg_1929_pp0_iter30_reg;
reg   [0:0] tmp_30_reg_1929_pp0_iter31_reg;
reg   [0:0] tmp_30_reg_1929_pp0_iter32_reg;
reg   [0:0] tmp_30_reg_1929_pp0_iter33_reg;
reg   [0:0] tmp_30_reg_1929_pp0_iter34_reg;
reg   [0:0] tmp_30_reg_1929_pp0_iter35_reg;
reg   [0:0] tmp_30_reg_1929_pp0_iter36_reg;
wire   [14:0] j_fu_785_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [0:0] tmp_51_fu_812_p2;
reg   [0:0] tmp_51_reg_1943;
reg   [0:0] tmp_51_reg_1943_pp0_iter1_reg;
reg   [0:0] tmp_51_reg_1943_pp0_iter2_reg;
reg   [0:0] tmp_51_reg_1943_pp0_iter3_reg;
reg   [0:0] tmp_51_reg_1943_pp0_iter4_reg;
reg   [0:0] tmp_51_reg_1943_pp0_iter5_reg;
reg   [0:0] tmp_51_reg_1943_pp0_iter6_reg;
reg   [0:0] tmp_51_reg_1943_pp0_iter7_reg;
reg   [0:0] tmp_51_reg_1943_pp0_iter8_reg;
reg   [0:0] tmp_51_reg_1943_pp0_iter9_reg;
reg   [0:0] tmp_51_reg_1943_pp0_iter10_reg;
reg   [0:0] tmp_51_reg_1943_pp0_iter11_reg;
reg   [0:0] tmp_51_reg_1943_pp0_iter12_reg;
reg   [0:0] tmp_51_reg_1943_pp0_iter13_reg;
reg   [0:0] tmp_51_reg_1943_pp0_iter14_reg;
reg   [0:0] tmp_51_reg_1943_pp0_iter15_reg;
reg   [0:0] tmp_51_reg_1943_pp0_iter16_reg;
reg   [0:0] tmp_51_reg_1943_pp0_iter17_reg;
reg   [0:0] tmp_51_reg_1943_pp0_iter18_reg;
reg   [0:0] tmp_51_reg_1943_pp0_iter19_reg;
reg   [0:0] tmp_51_reg_1943_pp0_iter20_reg;
reg   [0:0] tmp_51_reg_1943_pp0_iter21_reg;
reg   [0:0] tmp_51_reg_1943_pp0_iter22_reg;
reg   [0:0] tmp_51_reg_1943_pp0_iter23_reg;
reg   [0:0] tmp_51_reg_1943_pp0_iter24_reg;
reg   [0:0] tmp_51_reg_1943_pp0_iter25_reg;
reg   [0:0] tmp_51_reg_1943_pp0_iter26_reg;
reg   [0:0] tmp_51_reg_1943_pp0_iter27_reg;
reg   [0:0] tmp_51_reg_1943_pp0_iter28_reg;
reg   [0:0] tmp_51_reg_1943_pp0_iter29_reg;
reg   [0:0] tmp_51_reg_1943_pp0_iter30_reg;
reg   [0:0] tmp_51_reg_1943_pp0_iter31_reg;
reg   [0:0] tmp_51_reg_1943_pp0_iter32_reg;
reg   [0:0] tmp_51_reg_1943_pp0_iter33_reg;
reg   [0:0] tmp_51_reg_1943_pp0_iter34_reg;
reg   [0:0] tmp_51_reg_1943_pp0_iter35_reg;
reg   [0:0] tmp_51_reg_1943_pp0_iter36_reg;
wire   [0:0] col_wr_1_fu_818_p2;
reg   [0:0] col_wr_1_reg_1955;
reg   [0:0] col_wr_1_reg_1955_pp0_iter1_reg;
reg   [0:0] col_wr_1_reg_1955_pp0_iter2_reg;
reg   [0:0] col_wr_1_reg_1955_pp0_iter3_reg;
reg   [0:0] col_wr_1_reg_1955_pp0_iter4_reg;
reg   [0:0] col_wr_1_reg_1955_pp0_iter5_reg;
reg   [0:0] col_wr_1_reg_1955_pp0_iter6_reg;
reg   [0:0] col_wr_1_reg_1955_pp0_iter7_reg;
reg   [0:0] col_wr_1_reg_1955_pp0_iter8_reg;
reg   [0:0] col_wr_1_reg_1955_pp0_iter9_reg;
reg   [0:0] col_wr_1_reg_1955_pp0_iter10_reg;
reg   [0:0] col_wr_1_reg_1955_pp0_iter11_reg;
reg   [0:0] col_wr_1_reg_1955_pp0_iter12_reg;
reg   [0:0] col_wr_1_reg_1955_pp0_iter13_reg;
reg   [0:0] col_wr_1_reg_1955_pp0_iter14_reg;
reg   [0:0] col_wr_1_reg_1955_pp0_iter15_reg;
reg   [0:0] col_wr_1_reg_1955_pp0_iter16_reg;
reg   [0:0] col_wr_1_reg_1955_pp0_iter17_reg;
reg   [0:0] col_wr_1_reg_1955_pp0_iter18_reg;
reg   [0:0] col_wr_1_reg_1955_pp0_iter19_reg;
reg   [0:0] col_wr_1_reg_1955_pp0_iter20_reg;
reg   [0:0] col_wr_1_reg_1955_pp0_iter21_reg;
reg   [0:0] col_wr_1_reg_1955_pp0_iter22_reg;
reg   [0:0] col_wr_1_reg_1955_pp0_iter23_reg;
reg   [0:0] col_wr_1_reg_1955_pp0_iter24_reg;
reg   [0:0] col_wr_1_reg_1955_pp0_iter25_reg;
reg   [0:0] col_wr_1_reg_1955_pp0_iter26_reg;
reg   [0:0] col_wr_1_reg_1955_pp0_iter27_reg;
reg   [0:0] col_wr_1_reg_1955_pp0_iter28_reg;
reg   [0:0] col_wr_1_reg_1955_pp0_iter29_reg;
reg   [0:0] col_wr_1_reg_1955_pp0_iter30_reg;
reg   [0:0] col_wr_1_reg_1955_pp0_iter31_reg;
reg   [0:0] col_wr_1_reg_1955_pp0_iter32_reg;
reg   [0:0] col_wr_1_reg_1955_pp0_iter33_reg;
reg   [0:0] col_wr_1_reg_1955_pp0_iter34_reg;
reg   [0:0] col_wr_1_reg_1955_pp0_iter35_reg;
reg   [0:0] col_wr_1_reg_1955_pp0_iter36_reg;
wire   [15:0] tmp_63_fu_824_p1;
wire   [15:0] tmp_35_fu_828_p2;
wire   [15:0] tmp_64_fu_833_p1;
wire   [31:0] p_Val2_s_fu_841_p2;
reg   [31:0] p_Val2_s_reg_1975;
wire   [31:0] p_Val2_1_fu_850_p2;
reg   [31:0] p_Val2_1_reg_1980;
wire  signed [31:0] p_Val2_3_fu_855_p2;
reg  signed [31:0] p_Val2_3_reg_1985;
wire  signed [31:0] p_Val2_2_fu_859_p2;
reg  signed [31:0] p_Val2_2_reg_1990;
wire  signed [15:0] sx_2_fu_905_p3;
reg  signed [15:0] sx_2_reg_1995;
wire  signed [15:0] sy_3_fu_955_p3;
reg  signed [15:0] sy_3_reg_2002;
wire   [0:0] tmp_41_fu_998_p2;
reg   [0:0] tmp_41_reg_2009;
wire   [17:0] tmp_69_fu_1004_p1;
reg   [17:0] tmp_69_reg_2014;
wire   [0:0] tmp_46_fu_1028_p2;
reg   [0:0] tmp_46_reg_2019;
wire   [17:0] tmp_70_fu_1034_p1;
reg   [17:0] tmp_70_reg_2024;
wire   [0:0] tmp_48_fu_1041_p2;
reg   [0:0] tmp_48_reg_2029;
wire   [0:0] tmp_50_fu_1055_p2;
reg   [0:0] tmp_50_reg_2034;
wire   [0:0] row_rd_5_fu_1128_p3;
wire   [0:0] col_rd_2_fu_1185_p2;
wire  signed [63:0] tmp_53_fu_1201_p1;
reg  signed [63:0] tmp_53_reg_2047;
wire   [10:0] k_buf_val_val_0_0_ad_gep_fu_281_p3;
reg   [10:0] k_buf_val_val_0_0_ad_reg_2062;
wire   [0:0] tmp_54_fu_1212_p2;
wire   [0:0] tmp_55_fu_1221_p2;
wire   [0:0] tmp_56_fu_1230_p2;
reg   [0:0] tmp_56_reg_2076;
wire   [0:0] brmerge_demorgan_fu_1246_p2;
reg   [0:0] brmerge_demorgan_reg_2080_pp0_iter38_reg;
reg   [0:0] brmerge_demorgan_reg_2080_pp0_iter39_reg;
reg   [0:0] brmerge_demorgan_reg_2080_pp0_iter40_reg;
reg   [0:0] brmerge_demorgan_reg_2080_pp0_iter41_reg;
wire   [19:0] u1_V_fu_1303_p2;
reg   [19:0] u1_V_reg_2084;
wire  signed [19:0] v1_V_fu_1309_p2;
reg  signed [19:0] v1_V_reg_2089;
reg  signed [19:0] v1_V_reg_2089_pp0_iter39_reg;
wire  signed [19:0] p_u_V_fu_1315_p3;
reg  signed [19:0] p_u_V_reg_2095;
reg  signed [19:0] p_u_V_reg_2095_pp0_iter39_reg;
wire   [19:0] v_V_fu_1322_p3;
reg   [19:0] v_V_reg_2101;
reg   [19:0] v_V_reg_2101_pp0_iter39_reg;
wire  signed [27:0] r_V_fu_1660_p2;
reg  signed [27:0] r_V_reg_2106;
wire  signed [27:0] r_V_1_fu_1666_p2;
reg  signed [27:0] r_V_1_reg_2111;
wire  signed [27:0] r_V_2_fu_1672_p2;
reg  signed [27:0] r_V_2_reg_2116;
reg  signed [27:0] r_V_2_reg_2116_pp0_iter40_reg;
wire  signed [27:0] r_V_3_fu_1678_p2;
reg  signed [27:0] r_V_3_reg_2122;
wire   [47:0] p_Val2_17_fu_1404_p2;
reg   [47:0] p_Val2_17_reg_2128;
wire   [47:0] p_Val2_20_fu_1416_p2;
reg   [47:0] p_Val2_20_reg_2133;
wire  signed [47:0] OP2_V_6_fu_1425_p1;
reg  signed [47:0] OP2_V_6_reg_2138;
wire   [47:0] p_Val2_25_fu_1434_p2;
reg   [47:0] p_Val2_25_reg_2144;
wire   [28:0] p_Val2_27_fu_1440_p2;
reg   [28:0] p_Val2_27_reg_2149;
wire   [47:0] p_Val2_23_fu_1446_p2;
reg   [47:0] p_Val2_23_reg_2154;
wire   [47:0] p_Val2_24_fu_1453_p2;
reg   [47:0] p_Val2_24_reg_2159;
wire   [48:0] tmp22_fu_1465_p2;
reg   [48:0] tmp22_reg_2164;
wire   [47:0] tmp23_fu_1474_p2;
reg   [47:0] tmp23_reg_2169;
wire   [0:0] signbit_fu_1495_p3;
reg   [0:0] signbit_reg_2174;
wire   [7:0] p_Val2_29_fu_1533_p2;
reg   [7:0] p_Val2_29_reg_2180;
wire   [0:0] p_38_i_i_i_fu_1589_p2;
reg   [0:0] p_38_i_i_i_reg_2186;
wire   [0:0] p_39_demorgan_i_i_i_fu_1595_p2;
reg   [0:0] p_39_demorgan_i_i_i_reg_2192;
reg    ap_block_pp0_stage0_subdone;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_enable_reg_pp0_iter25;
reg    ap_enable_reg_pp0_iter26;
reg    ap_enable_reg_pp0_iter27;
reg    ap_enable_reg_pp0_iter28;
reg    ap_enable_reg_pp0_iter29;
reg    ap_enable_reg_pp0_iter30;
reg    ap_enable_reg_pp0_iter31;
reg    ap_enable_reg_pp0_iter32;
reg    ap_enable_reg_pp0_iter33;
reg    ap_enable_reg_pp0_iter34;
reg    ap_enable_reg_pp0_iter35;
reg    ap_enable_reg_pp0_iter36;
reg    ap_enable_reg_pp0_iter37;
reg    ap_enable_reg_pp0_iter39;
reg    ap_condition_pp0_exit_iter38_state93;
reg    ap_enable_reg_pp0_iter40;
reg    ap_enable_reg_pp0_iter41;
reg    ap_enable_reg_pp0_iter42;
reg   [10:0] k_buf_val_val_0_0_address0;
reg    k_buf_val_val_0_0_ce0;
wire   [7:0] k_buf_val_val_0_0_q0;
reg    k_buf_val_val_0_0_ce1;
reg    k_buf_val_val_0_0_we1;
reg   [7:0] k_buf_val_val_0_0_d1;
wire   [10:0] k_buf_val_val_1_0_address0;
reg    k_buf_val_val_1_0_ce0;
wire   [7:0] k_buf_val_val_1_0_q0;
wire   [10:0] k_buf_val_val_1_0_address1;
reg    k_buf_val_val_1_0_ce1;
reg    k_buf_val_val_1_0_we1;
reg   [14:0] p_Val2_11_reg_305;
wire    ap_CS_fsm_state99;
wire   [15:0] ap_phi_reg_pp0_iter0_dy_reg_327;
reg   [15:0] ap_phi_reg_pp0_iter1_dy_reg_327;
reg   [15:0] ap_phi_reg_pp0_iter2_dy_reg_327;
reg   [15:0] ap_phi_reg_pp0_iter3_dy_reg_327;
reg   [15:0] ap_phi_reg_pp0_iter4_dy_reg_327;
reg   [15:0] ap_phi_reg_pp0_iter5_dy_reg_327;
reg   [15:0] ap_phi_reg_pp0_iter6_dy_reg_327;
reg   [15:0] ap_phi_reg_pp0_iter7_dy_reg_327;
reg   [15:0] ap_phi_reg_pp0_iter8_dy_reg_327;
reg   [15:0] ap_phi_reg_pp0_iter9_dy_reg_327;
reg   [15:0] ap_phi_reg_pp0_iter10_dy_reg_327;
reg   [15:0] ap_phi_reg_pp0_iter11_dy_reg_327;
reg   [15:0] ap_phi_reg_pp0_iter12_dy_reg_327;
reg   [15:0] ap_phi_reg_pp0_iter13_dy_reg_327;
reg   [15:0] ap_phi_reg_pp0_iter14_dy_reg_327;
reg   [15:0] ap_phi_reg_pp0_iter15_dy_reg_327;
reg   [15:0] ap_phi_reg_pp0_iter16_dy_reg_327;
reg   [15:0] ap_phi_reg_pp0_iter17_dy_reg_327;
reg   [15:0] ap_phi_reg_pp0_iter18_dy_reg_327;
reg   [15:0] ap_phi_reg_pp0_iter19_dy_reg_327;
reg   [15:0] ap_phi_reg_pp0_iter20_dy_reg_327;
reg   [15:0] ap_phi_reg_pp0_iter21_dy_reg_327;
reg   [15:0] ap_phi_reg_pp0_iter22_dy_reg_327;
reg   [15:0] ap_phi_reg_pp0_iter23_dy_reg_327;
reg   [15:0] ap_phi_reg_pp0_iter24_dy_reg_327;
reg   [15:0] ap_phi_reg_pp0_iter25_dy_reg_327;
reg   [15:0] ap_phi_reg_pp0_iter26_dy_reg_327;
reg   [15:0] ap_phi_reg_pp0_iter27_dy_reg_327;
reg   [15:0] ap_phi_reg_pp0_iter28_dy_reg_327;
reg   [15:0] ap_phi_reg_pp0_iter29_dy_reg_327;
reg   [15:0] ap_phi_reg_pp0_iter30_dy_reg_327;
reg   [15:0] ap_phi_reg_pp0_iter31_dy_reg_327;
reg   [15:0] ap_phi_reg_pp0_iter32_dy_reg_327;
reg   [15:0] ap_phi_reg_pp0_iter33_dy_reg_327;
reg   [15:0] ap_phi_reg_pp0_iter34_dy_reg_327;
reg   [15:0] ap_phi_reg_pp0_iter35_dy_reg_327;
wire   [15:0] ap_phi_reg_pp0_iter0_dx_reg_336;
reg   [15:0] ap_phi_reg_pp0_iter1_dx_reg_336;
reg   [15:0] ap_phi_reg_pp0_iter2_dx_reg_336;
reg   [15:0] ap_phi_reg_pp0_iter3_dx_reg_336;
reg   [15:0] ap_phi_reg_pp0_iter4_dx_reg_336;
reg   [15:0] ap_phi_reg_pp0_iter5_dx_reg_336;
reg   [15:0] ap_phi_reg_pp0_iter6_dx_reg_336;
reg   [15:0] ap_phi_reg_pp0_iter7_dx_reg_336;
reg   [15:0] ap_phi_reg_pp0_iter8_dx_reg_336;
reg   [15:0] ap_phi_reg_pp0_iter9_dx_reg_336;
reg   [15:0] ap_phi_reg_pp0_iter10_dx_reg_336;
reg   [15:0] ap_phi_reg_pp0_iter11_dx_reg_336;
reg   [15:0] ap_phi_reg_pp0_iter12_dx_reg_336;
reg   [15:0] ap_phi_reg_pp0_iter13_dx_reg_336;
reg   [15:0] ap_phi_reg_pp0_iter14_dx_reg_336;
reg   [15:0] ap_phi_reg_pp0_iter15_dx_reg_336;
reg   [15:0] ap_phi_reg_pp0_iter16_dx_reg_336;
reg   [15:0] ap_phi_reg_pp0_iter17_dx_reg_336;
reg   [15:0] ap_phi_reg_pp0_iter18_dx_reg_336;
reg   [15:0] ap_phi_reg_pp0_iter19_dx_reg_336;
reg   [15:0] ap_phi_reg_pp0_iter20_dx_reg_336;
reg   [15:0] ap_phi_reg_pp0_iter21_dx_reg_336;
reg   [15:0] ap_phi_reg_pp0_iter22_dx_reg_336;
reg   [15:0] ap_phi_reg_pp0_iter23_dx_reg_336;
reg   [15:0] ap_phi_reg_pp0_iter24_dx_reg_336;
reg   [15:0] ap_phi_reg_pp0_iter25_dx_reg_336;
reg   [15:0] ap_phi_reg_pp0_iter26_dx_reg_336;
reg   [15:0] ap_phi_reg_pp0_iter27_dx_reg_336;
reg   [15:0] ap_phi_reg_pp0_iter28_dx_reg_336;
reg   [15:0] ap_phi_reg_pp0_iter29_dx_reg_336;
reg   [15:0] ap_phi_reg_pp0_iter30_dx_reg_336;
reg   [15:0] ap_phi_reg_pp0_iter31_dx_reg_336;
reg   [15:0] ap_phi_reg_pp0_iter32_dx_reg_336;
reg   [15:0] ap_phi_reg_pp0_iter33_dx_reg_336;
reg   [15:0] ap_phi_reg_pp0_iter34_dx_reg_336;
reg   [15:0] ap_phi_reg_pp0_iter35_dx_reg_336;
reg   [7:0] ap_phi_mux_win_val_val_1_0_0_2_phi_fu_348_p10;
wire   [7:0] ap_phi_reg_pp0_iter38_win_val_val_1_0_0_2_reg_345;
reg    ap_block_pp0_stage0_01001;
reg   [0:0] row_wr_fu_172;
wire   [0:0] row_wr_3_fu_1142_p3;
reg   [0:0] row_rd_fu_176;
reg   [15:0] pre_fx_fu_180;
wire   [15:0] pre_fx_5_fu_1173_p3;
reg   [15:0] pre_fy_fu_184;
wire   [15:0] pre_fy_5_fu_1103_p3;
reg   [15:0] x_fu_188;
wire  signed [15:0] x_2_fu_1084_p3;
wire   [15:0] x_1_fu_1235_p2;
reg   [7:0] win_val_0_val_1_0_fu_192;
reg   [7:0] win_val_0_val_1_0_1_fu_196;
reg   [7:0] win_val_1_val_1_0_fu_200;
reg   [7:0] win_val_1_val_1_0_1_fu_204;
reg   [7:0] tmp_fu_208;
wire  signed [15:0] tmp_4_fu_378_p1;
wire  signed [31:0] tmp_2_fu_370_p3;
wire   [47:0] grp_fu_390_p0;
wire  signed [15:0] tmp_1_fu_404_p1;
wire  signed [31:0] tmp_s_fu_396_p3;
wire   [47:0] grp_fu_416_p0;
wire   [31:0] p_neg_fu_455_p2;
wire   [31:0] p_neg1_fu_471_p2;
wire  signed [15:0] tmp_23_cast_fu_487_p0;
wire  signed [15:0] tmp_30_cast_fu_490_p0;
wire   [31:0] tmp_9_fu_500_p1;
wire   [30:0] p_lshr_f_fu_509_p4;
wire   [0:0] tmp_37_fu_493_p3;
wire   [31:0] p_neg_t_fu_503_p2;
wire   [31:0] tmp_7_fu_518_p1;
wire   [31:0] tmp_10_fu_522_p3;
wire  signed [32:0] tmp_38_cast_fu_530_p1;
wire   [32:0] p_Val2_4_fu_534_p2;
wire   [0:0] tmp_44_fu_550_p3;
wire   [19:0] p_Val2_5_fu_540_p4;
wire   [19:0] tmp_11_fu_558_p1;
wire   [31:0] tmp_12_fu_575_p1;
wire   [30:0] p_lshr_f1_fu_584_p4;
wire   [0:0] tmp_49_fu_568_p3;
wire   [31:0] p_neg_t1_fu_578_p2;
wire   [31:0] tmp_13_fu_593_p1;
wire   [31:0] tmp_14_fu_597_p3;
wire  signed [32:0] tmp_42_cast_fu_605_p1;
wire   [32:0] p_Val2_8_fu_609_p2;
wire   [0:0] tmp_62_fu_625_p3;
wire   [19:0] p_Val2_9_fu_615_p4;
wire   [19:0] tmp_15_fu_633_p1;
wire  signed [15:0] tmp_16_fu_643_p0;
wire   [0:0] tmp_16_fu_643_p2;
wire  signed [15:0] rows_fu_652_p1;
wire   [15:0] tmp_17_fu_647_p2;
wire  signed [15:0] tmp_18_fu_659_p0;
wire   [0:0] tmp_18_fu_659_p2;
wire  signed [15:0] cols_fu_668_p1;
wire   [15:0] tmp_19_fu_663_p2;
wire  signed [16:0] tmp_30_cast_fu_490_p1;
wire  signed [15:0] sx_fu_681_p1;
wire  signed [16:0] tmp_23_cast_fu_487_p1;
wire  signed [15:0] sy_fu_692_p1;
wire   [19:0] p_Val2_13_fu_562_p2;
wire   [25:0] tmp_24_fu_707_p3;
wire   [19:0] p_Val2_14_fu_637_p2;
wire   [25:0] tmp_25_fu_719_p3;
wire   [15:0] i_op_assign_15_cast_fu_731_p1;
wire   [30:0] tmp_29_fu_764_p3;
wire   [30:0] grp_fu_791_p0;
wire   [30:0] tmp_33_fu_795_p3;
wire   [30:0] grp_fu_807_p0;
wire   [15:0] grp_fu_791_p2;
wire   [15:0] grp_fu_807_p2;
wire  signed [15:0] p_Val2_s_fu_841_p1;
wire  signed [15:0] p_Val2_1_fu_850_p1;
wire   [15:0] tmp_66_fu_881_p1;
wire   [15:0] ret_V_fu_863_p4;
wire   [0:0] tmp_36_fu_885_p2;
wire   [15:0] ret_V_1_fu_891_p2;
wire   [0:0] tmp_65_fu_873_p3;
wire   [15:0] p_6_fu_897_p3;
wire   [15:0] tmp_68_fu_931_p1;
wire   [15:0] ret_V_2_fu_913_p4;
wire   [0:0] tmp_38_fu_935_p2;
wire   [15:0] ret_V_3_fu_941_p2;
wire   [0:0] tmp_67_fu_923_p3;
wire   [15:0] p_7_fu_947_p3;
wire   [31:0] tmp_40_fu_981_p3;
wire  signed [32:0] tmp_39_fu_978_p1;
wire  signed [32:0] tmp_76_cast_fu_988_p1;
wire   [32:0] r_V_6_fu_992_p2;
wire   [31:0] tmp_45_fu_1011_p3;
wire  signed [32:0] tmp_43_fu_1008_p1;
wire  signed [32:0] tmp_82_cast_fu_1018_p1;
wire   [32:0] r_V_7_fu_1022_p2;
wire  signed [16:0] tmp_86_cast_fu_1038_p1;
wire  signed [16:0] tmp_88_cast_fu_1052_p1;
wire  signed [15:0] sy_4_fu_1060_p3;
wire   [0:0] sel_tmp5_fu_1091_p2;
wire   [15:0] pre_fy_1_sy_fu_1077_p3;
wire   [15:0] sel_tmp6_fu_1095_p3;
wire   [0:0] not_1_fu_1071_p2;
wire   [0:0] tmp20_fu_1117_p2;
wire   [0:0] sel_tmp_fu_1123_p2;
wire   [0:0] row_wr_1_fu_1066_p2;
wire   [0:0] row_wr_4_fu_1135_p3;
wire  signed [15:0] pre_fx_1_fu_1046_p3;
wire   [15:0] tmp_52_fu_1149_p2;
wire   [15:0] pre_fx_2_fu_1110_p3;
wire   [15:0] pre_fx_2_sx_fu_1166_p3;
wire   [0:0] not_s_fu_1160_p2;
wire   [0:0] tmp21_fu_1180_p2;
wire   [0:0] col_wr_fu_1154_p2;
wire  signed [16:0] tmp_96_cast_fu_1208_p1;
wire  signed [16:0] tmp_98_cast_fu_1217_p1;
wire  signed [16:0] tmp_100_cast_fu_1226_p1;
wire   [0:0] col_wr_2_fu_1190_p3;
wire   [19:0] tmp_42_fu_1275_p3;
wire   [19:0] tmp_47_fu_1289_p3;
wire   [19:0] u_V_fu_1282_p3;
wire   [19:0] v_V_2_fu_1296_p3;
wire  signed [27:0] p_Val2_17_fu_1404_p0;
wire  signed [19:0] p_Val2_17_fu_1404_p1;
wire  signed [27:0] p_Val2_20_fu_1416_p0;
wire  signed [19:0] p_Val2_20_fu_1416_p1;
wire  signed [27:0] p_Val2_25_fu_1434_p0;
wire  signed [19:0] p_Val2_25_fu_1434_p1;
wire  signed [28:0] OP1_V_7_cast_fu_1422_p1;
wire  signed [28:0] OP1_V_9_cast_fu_1431_p1;
wire  signed [27:0] p_Val2_24_fu_1453_p0;
wire  signed [19:0] p_Val2_24_fu_1453_p1;
wire   [48:0] tmp_65_cast_fu_1458_p1;
wire   [48:0] tmp_1518_cast_cast_fu_1462_p1;
wire  signed [19:0] tmp23_fu_1474_p0;
wire  signed [28:0] tmp23_fu_1474_p1;
wire   [49:0] tmp29_cast_fu_1482_p1;
wire   [49:0] tmp_58_fu_1479_p1;
wire   [47:0] p_Val2_44_cast_fu_1491_p2;
wire   [49:0] p_Val2_26_fu_1485_p2;
wire   [0:0] tmp_73_fu_1513_p3;
wire   [7:0] p_Val2_28_fu_1503_p4;
wire   [7:0] tmp_1_i_i_fu_1521_p1;
wire   [0:0] tmp_75_fu_1539_p3;
wire   [0:0] tmp_74_fu_1525_p3;
wire   [0:0] tmp_2_i_i_fu_1547_p2;
wire   [3:0] p_Result_6_i_i_fu_1559_p4;
wire   [0:0] carry_fu_1553_p2;
wire   [0:0] Range1_all_ones_fu_1569_p2;
wire   [0:0] Range1_all_zeros_fu_1575_p2;
wire   [0:0] deleted_zeros_fu_1581_p3;
wire   [0:0] tmp_3_i_i_fu_1601_p2;
wire   [0:0] signbit_not_fu_1611_p2;
wire   [0:0] neg_src_not_i_i_fu_1616_p2;
wire   [0:0] p_39_demorgan_i_not_i_fu_1626_p2;
wire   [0:0] brmerge_i_i_not_i_i_fu_1621_p2;
wire   [0:0] neg_src_fu_1606_p2;
wire   [0:0] brmerge_i_i_fu_1631_p2;
wire   [7:0] p_mux_i_i_fu_1637_p3;
wire   [7:0] p_i_i_fu_1644_p3;
wire  signed [19:0] r_V_fu_1660_p0;
wire  signed [27:0] OP2_V_fu_1373_p1;
wire   [7:0] r_V_fu_1660_p1;
wire   [7:0] r_V_1_fu_1666_p1;
wire  signed [19:0] r_V_2_fu_1672_p0;
wire   [7:0] r_V_2_fu_1672_p1;
wire   [7:0] r_V_3_fu_1678_p1;
reg    grp_fu_390_ap_start;
wire    grp_fu_390_ap_done;
reg    grp_fu_416_ap_start;
wire    grp_fu_416_ap_done;
reg    grp_fu_791_ce;
reg    grp_fu_807_ce;
reg   [55:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire   [31:0] grp_fu_807_p00;
wire   [27:0] r_V_1_fu_1666_p10;
wire   [27:0] r_V_2_fu_1672_p10;
wire   [27:0] r_V_3_fu_1678_p10;
wire   [27:0] r_V_fu_1660_p10;
reg    ap_condition_357;
reg    ap_condition_2544;
reg    ap_condition_914;

// power-on initialization
initial begin
#0 ap_CS_fsm = 56'd1;
#0 ap_enable_reg_pp0_iter38 = 1'b0;
#0 ap_enable_reg_pp0_iter43 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 ap_enable_reg_pp0_iter25 = 1'b0;
#0 ap_enable_reg_pp0_iter26 = 1'b0;
#0 ap_enable_reg_pp0_iter27 = 1'b0;
#0 ap_enable_reg_pp0_iter28 = 1'b0;
#0 ap_enable_reg_pp0_iter29 = 1'b0;
#0 ap_enable_reg_pp0_iter30 = 1'b0;
#0 ap_enable_reg_pp0_iter31 = 1'b0;
#0 ap_enable_reg_pp0_iter32 = 1'b0;
#0 ap_enable_reg_pp0_iter33 = 1'b0;
#0 ap_enable_reg_pp0_iter34 = 1'b0;
#0 ap_enable_reg_pp0_iter35 = 1'b0;
#0 ap_enable_reg_pp0_iter36 = 1'b0;
#0 ap_enable_reg_pp0_iter37 = 1'b0;
#0 ap_enable_reg_pp0_iter39 = 1'b0;
#0 ap_enable_reg_pp0_iter40 = 1'b0;
#0 ap_enable_reg_pp0_iter41 = 1'b0;
#0 ap_enable_reg_pp0_iter42 = 1'b0;
end

Resize_opr_linearbkb #(
    .DataWidth( 8 ),
    .AddressRange( 1921 ),
    .AddressWidth( 11 ))
k_buf_val_val_0_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_val_val_0_0_address0),
    .ce0(k_buf_val_val_0_0_ce0),
    .q0(k_buf_val_val_0_0_q0),
    .address1(k_buf_val_val_0_0_ad_reg_2062),
    .ce1(k_buf_val_val_0_0_ce1),
    .we1(k_buf_val_val_0_0_we1),
    .d1(k_buf_val_val_0_0_d1)
);

Resize_opr_linearbkb #(
    .DataWidth( 8 ),
    .AddressRange( 1921 ),
    .AddressWidth( 11 ))
k_buf_val_val_1_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_val_val_1_0_address0),
    .ce0(k_buf_val_val_1_0_ce0),
    .q0(k_buf_val_val_1_0_q0),
    .address1(k_buf_val_val_1_0_address1),
    .ce1(k_buf_val_val_1_0_ce1),
    .we1(k_buf_val_val_1_0_we1),
    .d1(k_buf_val_val_0_0_q0)
);

resize_hls_axis_sdEe #(
    .ID( 1 ),
    .NUM_STAGE( 52 ),
    .din0_WIDTH( 48 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
resize_hls_axis_sdEe_U41(
    .clk(ap_clk),
    .reset(ap_rst),
    .start(grp_fu_390_ap_start),
    .done(grp_fu_390_ap_done),
    .din0(grp_fu_390_p0),
    .din1(tmp_2_fu_370_p3),
    .ce(1'b1),
    .dout(grp_fu_390_p2)
);

resize_hls_axis_sdEe #(
    .ID( 1 ),
    .NUM_STAGE( 52 ),
    .din0_WIDTH( 48 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
resize_hls_axis_sdEe_U42(
    .clk(ap_clk),
    .reset(ap_rst),
    .start(grp_fu_416_ap_start),
    .done(grp_fu_416_ap_done),
    .din0(grp_fu_416_p0),
    .din1(tmp_s_fu_396_p3),
    .ce(1'b1),
    .dout(grp_fu_416_p2)
);

resize_hls_axis_ueOg #(
    .ID( 1 ),
    .NUM_STAGE( 35 ),
    .din0_WIDTH( 31 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 16 ))
resize_hls_axis_ueOg_U43(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_791_p0),
    .din1(row_rate_V_reg_1807),
    .ce(grp_fu_791_ce),
    .dout(grp_fu_791_p2)
);

resize_hls_axis_ueOg #(
    .ID( 1 ),
    .NUM_STAGE( 35 ),
    .din0_WIDTH( 31 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 16 ))
resize_hls_axis_ueOg_U44(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_807_p0),
    .din1(col_rate_V_reg_1820),
    .ce(grp_fu_807_ce),
    .dout(grp_fu_807_p2)
);

resize_hls_axis_mfYi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 28 ))
resize_hls_axis_mfYi_U45(
    .din0(r_V_fu_1660_p0),
    .din1(r_V_fu_1660_p1),
    .dout(r_V_fu_1660_p2)
);

resize_hls_axis_mfYi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 28 ))
resize_hls_axis_mfYi_U46(
    .din0(v1_V_reg_2089),
    .din1(r_V_1_fu_1666_p1),
    .dout(r_V_1_fu_1666_p2)
);

resize_hls_axis_mfYi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 28 ))
resize_hls_axis_mfYi_U47(
    .din0(r_V_2_fu_1672_p0),
    .din1(r_V_2_fu_1672_p1),
    .dout(r_V_2_fu_1672_p2)
);

resize_hls_axis_mfYi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 28 ))
resize_hls_axis_mfYi_U48(
    .din0(p_u_V_reg_2095),
    .din1(r_V_3_fu_1678_p1),
    .dout(r_V_3_fu_1678_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (tmp_30_fu_780_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((tmp_26_fu_735_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state54))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter25 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter26 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter27 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter28 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter29 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter30 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter30 <= ap_enable_reg_pp0_iter29;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter31 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter31 <= ap_enable_reg_pp0_iter30;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter32 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter32 <= ap_enable_reg_pp0_iter31;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter33 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter33 <= ap_enable_reg_pp0_iter32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter34 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter34 <= ap_enable_reg_pp0_iter33;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter35 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter35 <= ap_enable_reg_pp0_iter34;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter36 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter36 <= ap_enable_reg_pp0_iter35;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter37 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter37 <= ap_enable_reg_pp0_iter36;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter38 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter38 <= ap_enable_reg_pp0_iter37;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter39 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter38_state93)) begin
                ap_enable_reg_pp0_iter39 <= ap_enable_reg_pp0_iter37;
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter39 <= ap_enable_reg_pp0_iter38;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter40 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter40 <= ap_enable_reg_pp0_iter39;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter41 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter41 <= ap_enable_reg_pp0_iter40;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter42 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter42 <= ap_enable_reg_pp0_iter41;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter43 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter43 <= ap_enable_reg_pp0_iter42;
        end else if (((tmp_26_fu_735_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state54))) begin
            ap_enable_reg_pp0_iter43 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_357)) begin
        if (((tmp_30_fu_780_p2 == 1'd1) & (tmp_22_reg_1870 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_dy_reg_327 <= tmp_27_reg_1901;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_dy_reg_327 <= ap_phi_reg_pp0_iter0_dy_reg_327;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter34 == 1'b1))) begin
        if (((tmp_30_reg_1929_pp0_iter33_reg == 1'd1) & (tmp_23_reg_1875 == 1'd0))) begin
            ap_phi_reg_pp0_iter35_dx_reg_336 <= tmp_35_fu_828_p2;
        end else if (((tmp_30_reg_1929_pp0_iter33_reg == 1'd1) & (tmp_23_reg_1875 == 1'd1))) begin
            ap_phi_reg_pp0_iter35_dx_reg_336 <= tmp_64_fu_833_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter35_dx_reg_336 <= ap_phi_reg_pp0_iter34_dx_reg_336;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter34 == 1'b1))) begin
        if (((tmp_30_reg_1929_pp0_iter33_reg == 1'd1) & (tmp_22_reg_1870 == 1'd1))) begin
            ap_phi_reg_pp0_iter35_dy_reg_327 <= tmp_63_fu_824_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter35_dy_reg_327 <= ap_phi_reg_pp0_iter34_dy_reg_327;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state99)) begin
        p_Val2_11_reg_305 <= i_reg_1896;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        p_Val2_11_reg_305 <= 15'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_30_fu_780_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_Val2_12_reg_316 <= j_fu_785_p2;
    end else if (((tmp_26_fu_735_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state54))) begin
        p_Val2_12_reg_316 <= 15'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_30_reg_1929_pp0_iter36_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1))) begin
        pre_fx_fu_180 <= pre_fx_5_fu_1173_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        pre_fx_fu_180 <= 16'd65526;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_30_reg_1929_pp0_iter36_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1))) begin
        pre_fy_fu_184 <= pre_fy_5_fu_1103_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        pre_fy_fu_184 <= 16'd65526;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_30_reg_1929_pp0_iter36_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1))) begin
        row_rd_fu_176 <= row_rd_5_fu_1128_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        row_rd_fu_176 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_30_reg_1929_pp0_iter36_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1))) begin
        row_wr_fu_172 <= row_wr_3_fu_1142_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        row_wr_fu_172 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_op508_read_state93 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter38 == 1'b1))) begin
        win_val_0_val_1_0_fu_192 <= p_src_data_stream_V_dout;
    end else if ((((col_rd_2_reg_2043 == 1'd1) & (tmp_30_reg_1929_pp0_iter37_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter38 == 1'b1) & (row_rd_5_reg_2039 == 1'd0)) | ((row_rd_5_reg_2039 == 1'd1) & (col_rd_2_reg_2043 == 1'd1) & (tmp_30_reg_1929_pp0_iter37_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter38 == 1'b1) & (tmp_54_reg_2068 == 1'd0)))) begin
        win_val_0_val_1_0_fu_192 <= k_buf_val_val_0_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((col_rd_2_fu_1185_p2 == 1'd1) & (tmp_30_reg_1929_pp0_iter36_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1))) begin
        x_fu_188 <= x_1_fu_1235_p2;
    end else if (((tmp_30_reg_1929_pp0_iter36_reg == 1'd1) & (col_rd_2_fu_1185_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1))) begin
        x_fu_188 <= x_2_fu_1084_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        x_fu_188 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((brmerge_demorgan_reg_2080_pp0_iter39_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        OP2_V_6_reg_2138[47 : 2] <= OP2_V_6_fu_1425_p1[47 : 2];
        p_Val2_17_reg_2128[47 : 2] <= p_Val2_17_fu_1404_p2[47 : 2];
        p_Val2_20_reg_2133[47 : 2] <= p_Val2_20_fu_1416_p2[47 : 2];
        p_Val2_25_reg_2144[47 : 2] <= p_Val2_25_fu_1434_p2[47 : 2];
        p_Val2_27_reg_2149 <= p_Val2_27_fu_1440_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        ap_phi_reg_pp0_iter10_dx_reg_336 <= ap_phi_reg_pp0_iter9_dx_reg_336;
        ap_phi_reg_pp0_iter10_dy_reg_327 <= ap_phi_reg_pp0_iter9_dy_reg_327;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        ap_phi_reg_pp0_iter11_dx_reg_336 <= ap_phi_reg_pp0_iter10_dx_reg_336;
        ap_phi_reg_pp0_iter11_dy_reg_327 <= ap_phi_reg_pp0_iter10_dy_reg_327;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        ap_phi_reg_pp0_iter12_dx_reg_336 <= ap_phi_reg_pp0_iter11_dx_reg_336;
        ap_phi_reg_pp0_iter12_dy_reg_327 <= ap_phi_reg_pp0_iter11_dy_reg_327;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        ap_phi_reg_pp0_iter13_dx_reg_336 <= ap_phi_reg_pp0_iter12_dx_reg_336;
        ap_phi_reg_pp0_iter13_dy_reg_327 <= ap_phi_reg_pp0_iter12_dy_reg_327;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        ap_phi_reg_pp0_iter14_dx_reg_336 <= ap_phi_reg_pp0_iter13_dx_reg_336;
        ap_phi_reg_pp0_iter14_dy_reg_327 <= ap_phi_reg_pp0_iter13_dy_reg_327;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        ap_phi_reg_pp0_iter15_dx_reg_336 <= ap_phi_reg_pp0_iter14_dx_reg_336;
        ap_phi_reg_pp0_iter15_dy_reg_327 <= ap_phi_reg_pp0_iter14_dy_reg_327;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter15 == 1'b1))) begin
        ap_phi_reg_pp0_iter16_dx_reg_336 <= ap_phi_reg_pp0_iter15_dx_reg_336;
        ap_phi_reg_pp0_iter16_dy_reg_327 <= ap_phi_reg_pp0_iter15_dy_reg_327;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter16 == 1'b1))) begin
        ap_phi_reg_pp0_iter17_dx_reg_336 <= ap_phi_reg_pp0_iter16_dx_reg_336;
        ap_phi_reg_pp0_iter17_dy_reg_327 <= ap_phi_reg_pp0_iter16_dy_reg_327;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter17 == 1'b1))) begin
        ap_phi_reg_pp0_iter18_dx_reg_336 <= ap_phi_reg_pp0_iter17_dx_reg_336;
        ap_phi_reg_pp0_iter18_dy_reg_327 <= ap_phi_reg_pp0_iter17_dy_reg_327;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter18 == 1'b1))) begin
        ap_phi_reg_pp0_iter19_dx_reg_336 <= ap_phi_reg_pp0_iter18_dx_reg_336;
        ap_phi_reg_pp0_iter19_dy_reg_327 <= ap_phi_reg_pp0_iter18_dy_reg_327;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_dx_reg_336 <= ap_phi_reg_pp0_iter0_dx_reg_336;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter19 == 1'b1))) begin
        ap_phi_reg_pp0_iter20_dx_reg_336 <= ap_phi_reg_pp0_iter19_dx_reg_336;
        ap_phi_reg_pp0_iter20_dy_reg_327 <= ap_phi_reg_pp0_iter19_dy_reg_327;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter20 == 1'b1))) begin
        ap_phi_reg_pp0_iter21_dx_reg_336 <= ap_phi_reg_pp0_iter20_dx_reg_336;
        ap_phi_reg_pp0_iter21_dy_reg_327 <= ap_phi_reg_pp0_iter20_dy_reg_327;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter21 == 1'b1))) begin
        ap_phi_reg_pp0_iter22_dx_reg_336 <= ap_phi_reg_pp0_iter21_dx_reg_336;
        ap_phi_reg_pp0_iter22_dy_reg_327 <= ap_phi_reg_pp0_iter21_dy_reg_327;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter22 == 1'b1))) begin
        ap_phi_reg_pp0_iter23_dx_reg_336 <= ap_phi_reg_pp0_iter22_dx_reg_336;
        ap_phi_reg_pp0_iter23_dy_reg_327 <= ap_phi_reg_pp0_iter22_dy_reg_327;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter23 == 1'b1))) begin
        ap_phi_reg_pp0_iter24_dx_reg_336 <= ap_phi_reg_pp0_iter23_dx_reg_336;
        ap_phi_reg_pp0_iter24_dy_reg_327 <= ap_phi_reg_pp0_iter23_dy_reg_327;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter24 == 1'b1))) begin
        ap_phi_reg_pp0_iter25_dx_reg_336 <= ap_phi_reg_pp0_iter24_dx_reg_336;
        ap_phi_reg_pp0_iter25_dy_reg_327 <= ap_phi_reg_pp0_iter24_dy_reg_327;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter25 == 1'b1))) begin
        ap_phi_reg_pp0_iter26_dx_reg_336 <= ap_phi_reg_pp0_iter25_dx_reg_336;
        ap_phi_reg_pp0_iter26_dy_reg_327 <= ap_phi_reg_pp0_iter25_dy_reg_327;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter26 == 1'b1))) begin
        ap_phi_reg_pp0_iter27_dx_reg_336 <= ap_phi_reg_pp0_iter26_dx_reg_336;
        ap_phi_reg_pp0_iter27_dy_reg_327 <= ap_phi_reg_pp0_iter26_dy_reg_327;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter27 == 1'b1))) begin
        ap_phi_reg_pp0_iter28_dx_reg_336 <= ap_phi_reg_pp0_iter27_dx_reg_336;
        ap_phi_reg_pp0_iter28_dy_reg_327 <= ap_phi_reg_pp0_iter27_dy_reg_327;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter28 == 1'b1))) begin
        ap_phi_reg_pp0_iter29_dx_reg_336 <= ap_phi_reg_pp0_iter28_dx_reg_336;
        ap_phi_reg_pp0_iter29_dy_reg_327 <= ap_phi_reg_pp0_iter28_dy_reg_327;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_dx_reg_336 <= ap_phi_reg_pp0_iter1_dx_reg_336;
        ap_phi_reg_pp0_iter2_dy_reg_327 <= ap_phi_reg_pp0_iter1_dy_reg_327;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter29 == 1'b1))) begin
        ap_phi_reg_pp0_iter30_dx_reg_336 <= ap_phi_reg_pp0_iter29_dx_reg_336;
        ap_phi_reg_pp0_iter30_dy_reg_327 <= ap_phi_reg_pp0_iter29_dy_reg_327;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter30 == 1'b1))) begin
        ap_phi_reg_pp0_iter31_dx_reg_336 <= ap_phi_reg_pp0_iter30_dx_reg_336;
        ap_phi_reg_pp0_iter31_dy_reg_327 <= ap_phi_reg_pp0_iter30_dy_reg_327;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter31 == 1'b1))) begin
        ap_phi_reg_pp0_iter32_dx_reg_336 <= ap_phi_reg_pp0_iter31_dx_reg_336;
        ap_phi_reg_pp0_iter32_dy_reg_327 <= ap_phi_reg_pp0_iter31_dy_reg_327;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter32 == 1'b1))) begin
        ap_phi_reg_pp0_iter33_dx_reg_336 <= ap_phi_reg_pp0_iter32_dx_reg_336;
        ap_phi_reg_pp0_iter33_dy_reg_327 <= ap_phi_reg_pp0_iter32_dy_reg_327;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter33 == 1'b1))) begin
        ap_phi_reg_pp0_iter34_dx_reg_336 <= ap_phi_reg_pp0_iter33_dx_reg_336;
        ap_phi_reg_pp0_iter34_dy_reg_327 <= ap_phi_reg_pp0_iter33_dy_reg_327;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_dx_reg_336 <= ap_phi_reg_pp0_iter2_dx_reg_336;
        ap_phi_reg_pp0_iter3_dy_reg_327 <= ap_phi_reg_pp0_iter2_dy_reg_327;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_dx_reg_336 <= ap_phi_reg_pp0_iter3_dx_reg_336;
        ap_phi_reg_pp0_iter4_dy_reg_327 <= ap_phi_reg_pp0_iter3_dy_reg_327;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_reg_pp0_iter5_dx_reg_336 <= ap_phi_reg_pp0_iter4_dx_reg_336;
        ap_phi_reg_pp0_iter5_dy_reg_327 <= ap_phi_reg_pp0_iter4_dy_reg_327;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_dx_reg_336 <= ap_phi_reg_pp0_iter5_dx_reg_336;
        ap_phi_reg_pp0_iter6_dy_reg_327 <= ap_phi_reg_pp0_iter5_dy_reg_327;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_reg_pp0_iter7_dx_reg_336 <= ap_phi_reg_pp0_iter6_dx_reg_336;
        ap_phi_reg_pp0_iter7_dy_reg_327 <= ap_phi_reg_pp0_iter6_dy_reg_327;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_phi_reg_pp0_iter8_dx_reg_336 <= ap_phi_reg_pp0_iter7_dx_reg_336;
        ap_phi_reg_pp0_iter8_dy_reg_327 <= ap_phi_reg_pp0_iter7_dy_reg_327;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        ap_phi_reg_pp0_iter9_dx_reg_336 <= ap_phi_reg_pp0_iter8_dx_reg_336;
        ap_phi_reg_pp0_iter9_dy_reg_327 <= ap_phi_reg_pp0_iter8_dy_reg_327;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_30_reg_1929_pp0_iter36_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        brmerge_demorgan_reg_2080 <= brmerge_demorgan_fu_1246_p2;
        col_rd_2_reg_2043 <= col_rd_2_fu_1185_p2;
        row_rd_5_reg_2039 <= row_rd_5_fu_1128_p3;
        tmp_41_reg_2009 <= tmp_41_fu_998_p2;
        tmp_46_reg_2019 <= tmp_46_fu_1028_p2;
        tmp_48_reg_2029 <= tmp_48_fu_1041_p2;
        tmp_50_reg_2034 <= tmp_50_fu_1055_p2;
        tmp_69_reg_2014 <= tmp_69_fu_1004_p1;
        tmp_70_reg_2024 <= tmp_70_fu_1034_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        brmerge_demorgan_reg_2080_pp0_iter38_reg <= brmerge_demorgan_reg_2080;
        brmerge_demorgan_reg_2080_pp0_iter39_reg <= brmerge_demorgan_reg_2080_pp0_iter38_reg;
        brmerge_demorgan_reg_2080_pp0_iter40_reg <= brmerge_demorgan_reg_2080_pp0_iter39_reg;
        brmerge_demorgan_reg_2080_pp0_iter41_reg <= brmerge_demorgan_reg_2080_pp0_iter40_reg;
        brmerge_demorgan_reg_2080_pp0_iter42_reg <= brmerge_demorgan_reg_2080_pp0_iter41_reg;
        col_wr_1_reg_1955_pp0_iter10_reg <= col_wr_1_reg_1955_pp0_iter9_reg;
        col_wr_1_reg_1955_pp0_iter11_reg <= col_wr_1_reg_1955_pp0_iter10_reg;
        col_wr_1_reg_1955_pp0_iter12_reg <= col_wr_1_reg_1955_pp0_iter11_reg;
        col_wr_1_reg_1955_pp0_iter13_reg <= col_wr_1_reg_1955_pp0_iter12_reg;
        col_wr_1_reg_1955_pp0_iter14_reg <= col_wr_1_reg_1955_pp0_iter13_reg;
        col_wr_1_reg_1955_pp0_iter15_reg <= col_wr_1_reg_1955_pp0_iter14_reg;
        col_wr_1_reg_1955_pp0_iter16_reg <= col_wr_1_reg_1955_pp0_iter15_reg;
        col_wr_1_reg_1955_pp0_iter17_reg <= col_wr_1_reg_1955_pp0_iter16_reg;
        col_wr_1_reg_1955_pp0_iter18_reg <= col_wr_1_reg_1955_pp0_iter17_reg;
        col_wr_1_reg_1955_pp0_iter19_reg <= col_wr_1_reg_1955_pp0_iter18_reg;
        col_wr_1_reg_1955_pp0_iter20_reg <= col_wr_1_reg_1955_pp0_iter19_reg;
        col_wr_1_reg_1955_pp0_iter21_reg <= col_wr_1_reg_1955_pp0_iter20_reg;
        col_wr_1_reg_1955_pp0_iter22_reg <= col_wr_1_reg_1955_pp0_iter21_reg;
        col_wr_1_reg_1955_pp0_iter23_reg <= col_wr_1_reg_1955_pp0_iter22_reg;
        col_wr_1_reg_1955_pp0_iter24_reg <= col_wr_1_reg_1955_pp0_iter23_reg;
        col_wr_1_reg_1955_pp0_iter25_reg <= col_wr_1_reg_1955_pp0_iter24_reg;
        col_wr_1_reg_1955_pp0_iter26_reg <= col_wr_1_reg_1955_pp0_iter25_reg;
        col_wr_1_reg_1955_pp0_iter27_reg <= col_wr_1_reg_1955_pp0_iter26_reg;
        col_wr_1_reg_1955_pp0_iter28_reg <= col_wr_1_reg_1955_pp0_iter27_reg;
        col_wr_1_reg_1955_pp0_iter29_reg <= col_wr_1_reg_1955_pp0_iter28_reg;
        col_wr_1_reg_1955_pp0_iter2_reg <= col_wr_1_reg_1955_pp0_iter1_reg;
        col_wr_1_reg_1955_pp0_iter30_reg <= col_wr_1_reg_1955_pp0_iter29_reg;
        col_wr_1_reg_1955_pp0_iter31_reg <= col_wr_1_reg_1955_pp0_iter30_reg;
        col_wr_1_reg_1955_pp0_iter32_reg <= col_wr_1_reg_1955_pp0_iter31_reg;
        col_wr_1_reg_1955_pp0_iter33_reg <= col_wr_1_reg_1955_pp0_iter32_reg;
        col_wr_1_reg_1955_pp0_iter34_reg <= col_wr_1_reg_1955_pp0_iter33_reg;
        col_wr_1_reg_1955_pp0_iter35_reg <= col_wr_1_reg_1955_pp0_iter34_reg;
        col_wr_1_reg_1955_pp0_iter36_reg <= col_wr_1_reg_1955_pp0_iter35_reg;
        col_wr_1_reg_1955_pp0_iter3_reg <= col_wr_1_reg_1955_pp0_iter2_reg;
        col_wr_1_reg_1955_pp0_iter4_reg <= col_wr_1_reg_1955_pp0_iter3_reg;
        col_wr_1_reg_1955_pp0_iter5_reg <= col_wr_1_reg_1955_pp0_iter4_reg;
        col_wr_1_reg_1955_pp0_iter6_reg <= col_wr_1_reg_1955_pp0_iter5_reg;
        col_wr_1_reg_1955_pp0_iter7_reg <= col_wr_1_reg_1955_pp0_iter6_reg;
        col_wr_1_reg_1955_pp0_iter8_reg <= col_wr_1_reg_1955_pp0_iter7_reg;
        col_wr_1_reg_1955_pp0_iter9_reg <= col_wr_1_reg_1955_pp0_iter8_reg;
        i_op_assign_cast_reg_1923_pp0_iter10_reg[14 : 0] <= i_op_assign_cast_reg_1923_pp0_iter9_reg[14 : 0];
        i_op_assign_cast_reg_1923_pp0_iter11_reg[14 : 0] <= i_op_assign_cast_reg_1923_pp0_iter10_reg[14 : 0];
        i_op_assign_cast_reg_1923_pp0_iter12_reg[14 : 0] <= i_op_assign_cast_reg_1923_pp0_iter11_reg[14 : 0];
        i_op_assign_cast_reg_1923_pp0_iter13_reg[14 : 0] <= i_op_assign_cast_reg_1923_pp0_iter12_reg[14 : 0];
        i_op_assign_cast_reg_1923_pp0_iter14_reg[14 : 0] <= i_op_assign_cast_reg_1923_pp0_iter13_reg[14 : 0];
        i_op_assign_cast_reg_1923_pp0_iter15_reg[14 : 0] <= i_op_assign_cast_reg_1923_pp0_iter14_reg[14 : 0];
        i_op_assign_cast_reg_1923_pp0_iter16_reg[14 : 0] <= i_op_assign_cast_reg_1923_pp0_iter15_reg[14 : 0];
        i_op_assign_cast_reg_1923_pp0_iter17_reg[14 : 0] <= i_op_assign_cast_reg_1923_pp0_iter16_reg[14 : 0];
        i_op_assign_cast_reg_1923_pp0_iter18_reg[14 : 0] <= i_op_assign_cast_reg_1923_pp0_iter17_reg[14 : 0];
        i_op_assign_cast_reg_1923_pp0_iter19_reg[14 : 0] <= i_op_assign_cast_reg_1923_pp0_iter18_reg[14 : 0];
        i_op_assign_cast_reg_1923_pp0_iter20_reg[14 : 0] <= i_op_assign_cast_reg_1923_pp0_iter19_reg[14 : 0];
        i_op_assign_cast_reg_1923_pp0_iter21_reg[14 : 0] <= i_op_assign_cast_reg_1923_pp0_iter20_reg[14 : 0];
        i_op_assign_cast_reg_1923_pp0_iter22_reg[14 : 0] <= i_op_assign_cast_reg_1923_pp0_iter21_reg[14 : 0];
        i_op_assign_cast_reg_1923_pp0_iter23_reg[14 : 0] <= i_op_assign_cast_reg_1923_pp0_iter22_reg[14 : 0];
        i_op_assign_cast_reg_1923_pp0_iter24_reg[14 : 0] <= i_op_assign_cast_reg_1923_pp0_iter23_reg[14 : 0];
        i_op_assign_cast_reg_1923_pp0_iter25_reg[14 : 0] <= i_op_assign_cast_reg_1923_pp0_iter24_reg[14 : 0];
        i_op_assign_cast_reg_1923_pp0_iter26_reg[14 : 0] <= i_op_assign_cast_reg_1923_pp0_iter25_reg[14 : 0];
        i_op_assign_cast_reg_1923_pp0_iter27_reg[14 : 0] <= i_op_assign_cast_reg_1923_pp0_iter26_reg[14 : 0];
        i_op_assign_cast_reg_1923_pp0_iter28_reg[14 : 0] <= i_op_assign_cast_reg_1923_pp0_iter27_reg[14 : 0];
        i_op_assign_cast_reg_1923_pp0_iter29_reg[14 : 0] <= i_op_assign_cast_reg_1923_pp0_iter28_reg[14 : 0];
        i_op_assign_cast_reg_1923_pp0_iter2_reg[14 : 0] <= i_op_assign_cast_reg_1923_pp0_iter1_reg[14 : 0];
        i_op_assign_cast_reg_1923_pp0_iter30_reg[14 : 0] <= i_op_assign_cast_reg_1923_pp0_iter29_reg[14 : 0];
        i_op_assign_cast_reg_1923_pp0_iter31_reg[14 : 0] <= i_op_assign_cast_reg_1923_pp0_iter30_reg[14 : 0];
        i_op_assign_cast_reg_1923_pp0_iter32_reg[14 : 0] <= i_op_assign_cast_reg_1923_pp0_iter31_reg[14 : 0];
        i_op_assign_cast_reg_1923_pp0_iter33_reg[14 : 0] <= i_op_assign_cast_reg_1923_pp0_iter32_reg[14 : 0];
        i_op_assign_cast_reg_1923_pp0_iter34_reg[14 : 0] <= i_op_assign_cast_reg_1923_pp0_iter33_reg[14 : 0];
        i_op_assign_cast_reg_1923_pp0_iter35_reg[14 : 0] <= i_op_assign_cast_reg_1923_pp0_iter34_reg[14 : 0];
        i_op_assign_cast_reg_1923_pp0_iter36_reg[14 : 0] <= i_op_assign_cast_reg_1923_pp0_iter35_reg[14 : 0];
        i_op_assign_cast_reg_1923_pp0_iter3_reg[14 : 0] <= i_op_assign_cast_reg_1923_pp0_iter2_reg[14 : 0];
        i_op_assign_cast_reg_1923_pp0_iter4_reg[14 : 0] <= i_op_assign_cast_reg_1923_pp0_iter3_reg[14 : 0];
        i_op_assign_cast_reg_1923_pp0_iter5_reg[14 : 0] <= i_op_assign_cast_reg_1923_pp0_iter4_reg[14 : 0];
        i_op_assign_cast_reg_1923_pp0_iter6_reg[14 : 0] <= i_op_assign_cast_reg_1923_pp0_iter5_reg[14 : 0];
        i_op_assign_cast_reg_1923_pp0_iter7_reg[14 : 0] <= i_op_assign_cast_reg_1923_pp0_iter6_reg[14 : 0];
        i_op_assign_cast_reg_1923_pp0_iter8_reg[14 : 0] <= i_op_assign_cast_reg_1923_pp0_iter7_reg[14 : 0];
        i_op_assign_cast_reg_1923_pp0_iter9_reg[14 : 0] <= i_op_assign_cast_reg_1923_pp0_iter8_reg[14 : 0];
        p_u_V_reg_2095_pp0_iter39_reg[19 : 2] <= p_u_V_reg_2095[19 : 2];
        r_V_2_reg_2116_pp0_iter40_reg <= r_V_2_reg_2116;
        tmp_30_reg_1929_pp0_iter10_reg <= tmp_30_reg_1929_pp0_iter9_reg;
        tmp_30_reg_1929_pp0_iter11_reg <= tmp_30_reg_1929_pp0_iter10_reg;
        tmp_30_reg_1929_pp0_iter12_reg <= tmp_30_reg_1929_pp0_iter11_reg;
        tmp_30_reg_1929_pp0_iter13_reg <= tmp_30_reg_1929_pp0_iter12_reg;
        tmp_30_reg_1929_pp0_iter14_reg <= tmp_30_reg_1929_pp0_iter13_reg;
        tmp_30_reg_1929_pp0_iter15_reg <= tmp_30_reg_1929_pp0_iter14_reg;
        tmp_30_reg_1929_pp0_iter16_reg <= tmp_30_reg_1929_pp0_iter15_reg;
        tmp_30_reg_1929_pp0_iter17_reg <= tmp_30_reg_1929_pp0_iter16_reg;
        tmp_30_reg_1929_pp0_iter18_reg <= tmp_30_reg_1929_pp0_iter17_reg;
        tmp_30_reg_1929_pp0_iter19_reg <= tmp_30_reg_1929_pp0_iter18_reg;
        tmp_30_reg_1929_pp0_iter20_reg <= tmp_30_reg_1929_pp0_iter19_reg;
        tmp_30_reg_1929_pp0_iter21_reg <= tmp_30_reg_1929_pp0_iter20_reg;
        tmp_30_reg_1929_pp0_iter22_reg <= tmp_30_reg_1929_pp0_iter21_reg;
        tmp_30_reg_1929_pp0_iter23_reg <= tmp_30_reg_1929_pp0_iter22_reg;
        tmp_30_reg_1929_pp0_iter24_reg <= tmp_30_reg_1929_pp0_iter23_reg;
        tmp_30_reg_1929_pp0_iter25_reg <= tmp_30_reg_1929_pp0_iter24_reg;
        tmp_30_reg_1929_pp0_iter26_reg <= tmp_30_reg_1929_pp0_iter25_reg;
        tmp_30_reg_1929_pp0_iter27_reg <= tmp_30_reg_1929_pp0_iter26_reg;
        tmp_30_reg_1929_pp0_iter28_reg <= tmp_30_reg_1929_pp0_iter27_reg;
        tmp_30_reg_1929_pp0_iter29_reg <= tmp_30_reg_1929_pp0_iter28_reg;
        tmp_30_reg_1929_pp0_iter2_reg <= tmp_30_reg_1929_pp0_iter1_reg;
        tmp_30_reg_1929_pp0_iter30_reg <= tmp_30_reg_1929_pp0_iter29_reg;
        tmp_30_reg_1929_pp0_iter31_reg <= tmp_30_reg_1929_pp0_iter30_reg;
        tmp_30_reg_1929_pp0_iter32_reg <= tmp_30_reg_1929_pp0_iter31_reg;
        tmp_30_reg_1929_pp0_iter33_reg <= tmp_30_reg_1929_pp0_iter32_reg;
        tmp_30_reg_1929_pp0_iter34_reg <= tmp_30_reg_1929_pp0_iter33_reg;
        tmp_30_reg_1929_pp0_iter35_reg <= tmp_30_reg_1929_pp0_iter34_reg;
        tmp_30_reg_1929_pp0_iter36_reg <= tmp_30_reg_1929_pp0_iter35_reg;
        tmp_30_reg_1929_pp0_iter37_reg <= tmp_30_reg_1929_pp0_iter36_reg;
        tmp_30_reg_1929_pp0_iter3_reg <= tmp_30_reg_1929_pp0_iter2_reg;
        tmp_30_reg_1929_pp0_iter4_reg <= tmp_30_reg_1929_pp0_iter3_reg;
        tmp_30_reg_1929_pp0_iter5_reg <= tmp_30_reg_1929_pp0_iter4_reg;
        tmp_30_reg_1929_pp0_iter6_reg <= tmp_30_reg_1929_pp0_iter5_reg;
        tmp_30_reg_1929_pp0_iter7_reg <= tmp_30_reg_1929_pp0_iter6_reg;
        tmp_30_reg_1929_pp0_iter8_reg <= tmp_30_reg_1929_pp0_iter7_reg;
        tmp_30_reg_1929_pp0_iter9_reg <= tmp_30_reg_1929_pp0_iter8_reg;
        tmp_51_reg_1943_pp0_iter10_reg <= tmp_51_reg_1943_pp0_iter9_reg;
        tmp_51_reg_1943_pp0_iter11_reg <= tmp_51_reg_1943_pp0_iter10_reg;
        tmp_51_reg_1943_pp0_iter12_reg <= tmp_51_reg_1943_pp0_iter11_reg;
        tmp_51_reg_1943_pp0_iter13_reg <= tmp_51_reg_1943_pp0_iter12_reg;
        tmp_51_reg_1943_pp0_iter14_reg <= tmp_51_reg_1943_pp0_iter13_reg;
        tmp_51_reg_1943_pp0_iter15_reg <= tmp_51_reg_1943_pp0_iter14_reg;
        tmp_51_reg_1943_pp0_iter16_reg <= tmp_51_reg_1943_pp0_iter15_reg;
        tmp_51_reg_1943_pp0_iter17_reg <= tmp_51_reg_1943_pp0_iter16_reg;
        tmp_51_reg_1943_pp0_iter18_reg <= tmp_51_reg_1943_pp0_iter17_reg;
        tmp_51_reg_1943_pp0_iter19_reg <= tmp_51_reg_1943_pp0_iter18_reg;
        tmp_51_reg_1943_pp0_iter20_reg <= tmp_51_reg_1943_pp0_iter19_reg;
        tmp_51_reg_1943_pp0_iter21_reg <= tmp_51_reg_1943_pp0_iter20_reg;
        tmp_51_reg_1943_pp0_iter22_reg <= tmp_51_reg_1943_pp0_iter21_reg;
        tmp_51_reg_1943_pp0_iter23_reg <= tmp_51_reg_1943_pp0_iter22_reg;
        tmp_51_reg_1943_pp0_iter24_reg <= tmp_51_reg_1943_pp0_iter23_reg;
        tmp_51_reg_1943_pp0_iter25_reg <= tmp_51_reg_1943_pp0_iter24_reg;
        tmp_51_reg_1943_pp0_iter26_reg <= tmp_51_reg_1943_pp0_iter25_reg;
        tmp_51_reg_1943_pp0_iter27_reg <= tmp_51_reg_1943_pp0_iter26_reg;
        tmp_51_reg_1943_pp0_iter28_reg <= tmp_51_reg_1943_pp0_iter27_reg;
        tmp_51_reg_1943_pp0_iter29_reg <= tmp_51_reg_1943_pp0_iter28_reg;
        tmp_51_reg_1943_pp0_iter2_reg <= tmp_51_reg_1943_pp0_iter1_reg;
        tmp_51_reg_1943_pp0_iter30_reg <= tmp_51_reg_1943_pp0_iter29_reg;
        tmp_51_reg_1943_pp0_iter31_reg <= tmp_51_reg_1943_pp0_iter30_reg;
        tmp_51_reg_1943_pp0_iter32_reg <= tmp_51_reg_1943_pp0_iter31_reg;
        tmp_51_reg_1943_pp0_iter33_reg <= tmp_51_reg_1943_pp0_iter32_reg;
        tmp_51_reg_1943_pp0_iter34_reg <= tmp_51_reg_1943_pp0_iter33_reg;
        tmp_51_reg_1943_pp0_iter35_reg <= tmp_51_reg_1943_pp0_iter34_reg;
        tmp_51_reg_1943_pp0_iter36_reg <= tmp_51_reg_1943_pp0_iter35_reg;
        tmp_51_reg_1943_pp0_iter3_reg <= tmp_51_reg_1943_pp0_iter2_reg;
        tmp_51_reg_1943_pp0_iter4_reg <= tmp_51_reg_1943_pp0_iter3_reg;
        tmp_51_reg_1943_pp0_iter5_reg <= tmp_51_reg_1943_pp0_iter4_reg;
        tmp_51_reg_1943_pp0_iter6_reg <= tmp_51_reg_1943_pp0_iter5_reg;
        tmp_51_reg_1943_pp0_iter7_reg <= tmp_51_reg_1943_pp0_iter6_reg;
        tmp_51_reg_1943_pp0_iter8_reg <= tmp_51_reg_1943_pp0_iter7_reg;
        tmp_51_reg_1943_pp0_iter9_reg <= tmp_51_reg_1943_pp0_iter8_reg;
        v1_V_reg_2089_pp0_iter39_reg[19 : 2] <= v1_V_reg_2089[19 : 2];
        v_V_reg_2101_pp0_iter39_reg[19 : 2] <= v_V_reg_2101[19 : 2];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state52)) begin
        col_rate_V_reg_1820 <= col_rate_V_fu_451_p1;
        p_lshr1_reg_1832 <= {{p_neg1_fu_471_p2[31:1]}};
        p_lshr_reg_1827 <= {{p_neg_fu_455_p2[31:1]}};
        row_rate_V_reg_1807 <= row_rate_V_fu_447_p1;
        tmp_6_reg_1801 <= grp_fu_390_p2;
        tmp_8_reg_1814 <= grp_fu_416_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_30_fu_780_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_23_reg_1875 == 1'd0))) begin
        col_wr_1_reg_1955 <= col_wr_1_fu_818_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        col_wr_1_reg_1955_pp0_iter1_reg <= col_wr_1_reg_1955;
        i_op_assign_cast_reg_1923[14 : 0] <= i_op_assign_cast_fu_776_p1[14 : 0];
        i_op_assign_cast_reg_1923_pp0_iter1_reg[14 : 0] <= i_op_assign_cast_reg_1923[14 : 0];
        tmp_30_reg_1929 <= tmp_30_fu_780_p2;
        tmp_30_reg_1929_pp0_iter1_reg <= tmp_30_reg_1929;
        tmp_51_reg_1943_pp0_iter1_reg <= tmp_51_reg_1943;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        cols_reg_1842 <= cols_fu_668_p3;
        rows_reg_1837 <= rows_fu_652_p3;
        sx_reg_1854 <= sx_fu_681_p2;
        sy_reg_1865 <= sy_fu_692_p2;
        tmp_20_reg_1847 <= tmp_20_fu_675_p2;
        tmp_21_reg_1859 <= tmp_21_fu_686_p2;
        tmp_22_reg_1870 <= tmp_22_fu_697_p2;
        tmp_23_reg_1875 <= tmp_23_fu_702_p2;
        tmp_69_cast_reg_1882[31 : 6] <= tmp_69_cast_fu_715_p1[31 : 6];
        tmp_71_cast_reg_1887[31 : 6] <= tmp_71_cast_fu_727_p1[31 : 6];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        i_reg_1896 <= i_fu_740_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((col_rd_2_fu_1185_p2 == 1'd1) & (row_rd_5_fu_1128_p3 == 1'd1) & (tmp_30_reg_1929_pp0_iter36_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_val_val_0_0_ad_reg_2062 <= tmp_53_fu_1201_p1;
        tmp_54_reg_2068 <= tmp_54_fu_1212_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((brmerge_demorgan_reg_2080_pp0_iter41_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_38_i_i_i_reg_2186 <= p_38_i_i_i_fu_1589_p2;
        p_39_demorgan_i_i_i_reg_2192 <= p_39_demorgan_i_i_i_fu_1595_p2;
        p_Val2_29_reg_2180 <= p_Val2_29_fu_1533_p2;
        signbit_reg_2174 <= p_Val2_44_cast_fu_1491_p2[32'd47];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_30_reg_1929_pp0_iter34_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_Val2_1_reg_1980 <= p_Val2_1_fu_850_p2;
        p_Val2_s_reg_1975 <= p_Val2_s_fu_841_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((brmerge_demorgan_reg_2080_pp0_iter40_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_Val2_23_reg_2154[47 : 2] <= p_Val2_23_fu_1446_p2[47 : 2];
        p_Val2_24_reg_2159[47 : 2] <= p_Val2_24_fu_1453_p2[47 : 2];
        tmp22_reg_2164[48 : 2] <= tmp22_fu_1465_p2[48 : 2];
        tmp23_reg_2169 <= tmp23_fu_1474_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_30_reg_1929_pp0_iter35_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_Val2_2_reg_1990 <= p_Val2_2_fu_859_p2;
        p_Val2_3_reg_1985 <= p_Val2_3_fu_855_p2;
        sx_2_reg_1995 <= sx_2_fu_905_p3;
        sy_3_reg_2002 <= sy_3_fu_955_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_30_reg_1929_pp0_iter37_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_u_V_reg_2095[19 : 2] <= p_u_V_fu_1315_p3[19 : 2];
        u1_V_reg_2084[19 : 2] <= u1_V_fu_1303_p2[19 : 2];
        v1_V_reg_2089[19 : 2] <= v1_V_fu_1309_p2[19 : 2];
        v_V_reg_2101[19 : 2] <= v_V_fu_1322_p3[19 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((brmerge_demorgan_reg_2080_pp0_iter38_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        r_V_1_reg_2111 <= r_V_1_fu_1666_p2;
        r_V_2_reg_2116 <= r_V_2_fu_1672_p2;
        r_V_3_reg_2122 <= r_V_3_fu_1678_p2;
        r_V_reg_2106 <= r_V_fu_1660_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_26_fu_735_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state54))) begin
        row_wr_2_reg_1913 <= row_wr_2_fu_758_p2;
        tmp_27_reg_1901 <= tmp_27_fu_746_p2;
        tmp_28_reg_1907 <= tmp_28_fu_752_p2;
        tmp_59_cast_reg_1918[30 : 16] <= tmp_59_cast_fu_772_p1[30 : 16];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_30_fu_780_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_51_reg_1943 <= tmp_51_fu_812_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((col_rd_2_fu_1185_p2 == 1'd1) & (tmp_30_reg_1929_pp0_iter36_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_53_reg_2047 <= tmp_53_fu_1201_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_54_fu_1212_p2 == 1'd1) & (col_rd_2_fu_1185_p2 == 1'd1) & (row_rd_5_fu_1128_p3 == 1'd1) & (tmp_30_reg_1929_pp0_iter36_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_55_reg_2072 <= tmp_55_fu_1221_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (((col_rd_2_fu_1185_p2 == 1'd1) & (row_rd_5_fu_1128_p3 == 1'd1) & (tmp_30_reg_1929_pp0_iter36_reg == 1'd1) & (tmp_55_fu_1221_p2 == 1'd0)) | ((col_rd_2_fu_1185_p2 == 1'd1) & (row_rd_5_fu_1128_p3 == 1'd1) & (tmp_30_reg_1929_pp0_iter36_reg == 1'd1) & (tmp_54_fu_1212_p2 == 1'd0))))) begin
        tmp_56_reg_2076 <= tmp_56_fu_1230_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_op508_read_state93 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter38 == 1'b1))) begin
        tmp_fu_208 <= p_src_data_stream_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((col_rd_2_reg_2043 == 1'd1) & (tmp_30_reg_1929_pp0_iter37_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter38 == 1'b1))) begin
        win_val_0_val_1_0_1_fu_196 <= win_val_0_val_1_0_fu_192;
        win_val_1_val_1_0_1_fu_204 <= win_val_1_val_1_0_fu_200;
        win_val_1_val_1_0_fu_200 <= ap_phi_mux_win_val_val_1_0_0_2_phi_fu_348_p10;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter38 == 1'b1) & (ap_enable_reg_pp0_iter37 == 1'b0))) begin
        ap_condition_pp0_exit_iter38_state93 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter38_state93 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) | ((1'b1 == ap_CS_fsm_state54) & (tmp_26_fu_735_p2 == 1'd0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter38 == 1'b0) & (ap_enable_reg_pp0_iter42 == 1'b0) & (ap_enable_reg_pp0_iter41 == 1'b0) & (ap_enable_reg_pp0_iter40 == 1'b0) & (ap_enable_reg_pp0_iter39 == 1'b0) & (ap_enable_reg_pp0_iter37 == 1'b0) & (ap_enable_reg_pp0_iter36 == 1'b0) & (ap_enable_reg_pp0_iter35 == 1'b0) & (ap_enable_reg_pp0_iter34 == 1'b0) & (ap_enable_reg_pp0_iter33 == 1'b0) & (ap_enable_reg_pp0_iter32 == 1'b0) & (ap_enable_reg_pp0_iter31 == 1'b0) & (ap_enable_reg_pp0_iter30 == 1'b0) & (ap_enable_reg_pp0_iter29 == 1'b0) & (ap_enable_reg_pp0_iter28 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0) & (ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter43 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((((row_rd_5_reg_2039 == 1'd1) & (col_rd_2_reg_2043 == 1'd1) & (tmp_30_reg_1929_pp0_iter37_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter38 == 1'b1) & (tmp_54_reg_2068 == 1'd0)) | ((tmp_54_reg_2068 == 1'd1) & (row_rd_5_reg_2039 == 1'd1) & (col_rd_2_reg_2043 == 1'd1) & (tmp_30_reg_1929_pp0_iter37_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (tmp_56_reg_2076 == 1'd0) & (ap_enable_reg_pp0_iter38 == 1'b1) & (tmp_55_reg_2072 == 1'd0)) | ((tmp_56_reg_2076 == 1'd1) & (tmp_54_reg_2068 == 1'd1) & (row_rd_5_reg_2039 == 1'd1) & (col_rd_2_reg_2043 == 1'd1) & (tmp_30_reg_1929_pp0_iter37_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter38 == 1'b1) & (tmp_55_reg_2072 == 1'd0)) | ((tmp_55_reg_2072 == 1'd1) & (tmp_54_reg_2068 == 1'd1) & (row_rd_5_reg_2039 == 1'd1) & (col_rd_2_reg_2043 == 1'd1) & (tmp_30_reg_1929_pp0_iter37_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter38 == 1'b1)))) begin
        ap_phi_mux_win_val_val_1_0_0_2_phi_fu_348_p10 = k_buf_val_val_0_0_q0;
    end else if (((col_rd_2_reg_2043 == 1'd1) & (tmp_30_reg_1929_pp0_iter37_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter38 == 1'b1) & (row_rd_5_reg_2039 == 1'd0))) begin
        ap_phi_mux_win_val_val_1_0_0_2_phi_fu_348_p10 = k_buf_val_val_1_0_q0;
    end else begin
        ap_phi_mux_win_val_val_1_0_0_2_phi_fu_348_p10 = ap_phi_reg_pp0_iter38_win_val_val_1_0_0_2_reg_345;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state54) & (tmp_26_fu_735_p2 == 1'd0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        grp_fu_390_ap_start = 1'b1;
    end else begin
        grp_fu_390_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        grp_fu_416_ap_start = 1'b1;
    end else begin
        grp_fu_416_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_791_ce = 1'b1;
    end else begin
        grp_fu_791_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_807_ce = 1'b1;
    end else begin
        grp_fu_807_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2544)) begin
        if ((row_rd_5_fu_1128_p3 == 1'd1)) begin
            k_buf_val_val_0_0_address0 = k_buf_val_val_0_0_ad_gep_fu_281_p3;
        end else if ((row_rd_5_fu_1128_p3 == 1'd0)) begin
            k_buf_val_val_0_0_address0 = tmp_53_fu_1201_p1;
        end else begin
            k_buf_val_val_0_0_address0 = 'bx;
        end
    end else begin
        k_buf_val_val_0_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((col_rd_2_fu_1185_p2 == 1'd1) & (row_rd_5_fu_1128_p3 == 1'd1) & (tmp_30_reg_1929_pp0_iter36_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1)) | ((col_rd_2_fu_1185_p2 == 1'd1) & (tmp_30_reg_1929_pp0_iter36_reg == 1'd1) & (row_rd_5_fu_1128_p3 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1)))) begin
        k_buf_val_val_0_0_ce0 = 1'b1;
    end else begin
        k_buf_val_val_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_54_reg_2068 == 1'd1) & (row_rd_5_reg_2039 == 1'd1) & (col_rd_2_reg_2043 == 1'd1) & (tmp_30_reg_1929_pp0_iter37_reg == 1'd1) & (tmp_56_reg_2076 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter38 == 1'b1) & (tmp_55_reg_2072 == 1'd0)) | ((ap_predicate_op508_read_state93 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter38 == 1'b1)))) begin
        k_buf_val_val_0_0_ce1 = 1'b1;
    end else begin
        k_buf_val_val_0_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter38 == 1'b1))) begin
        if ((ap_predicate_op508_read_state93 == 1'b1)) begin
            k_buf_val_val_0_0_d1 = p_src_data_stream_V_dout;
        end else if ((1'b1 == ap_condition_914)) begin
            k_buf_val_val_0_0_d1 = tmp_fu_208;
        end else begin
            k_buf_val_val_0_0_d1 = 'bx;
        end
    end else begin
        k_buf_val_val_0_0_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_54_reg_2068 == 1'd1) & (row_rd_5_reg_2039 == 1'd1) & (col_rd_2_reg_2043 == 1'd1) & (tmp_30_reg_1929_pp0_iter37_reg == 1'd1) & (tmp_56_reg_2076 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter38 == 1'b1) & (tmp_55_reg_2072 == 1'd0)) | ((ap_predicate_op508_read_state93 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter38 == 1'b1)))) begin
        k_buf_val_val_0_0_we1 = 1'b1;
    end else begin
        k_buf_val_val_0_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1))) begin
        k_buf_val_val_1_0_ce0 = 1'b1;
    end else begin
        k_buf_val_val_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter38 == 1'b1))) begin
        k_buf_val_val_1_0_ce1 = 1'b1;
    end else begin
        k_buf_val_val_1_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((row_rd_5_reg_2039 == 1'd1) & (col_rd_2_reg_2043 == 1'd1) & (tmp_30_reg_1929_pp0_iter37_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter38 == 1'b1))) begin
        k_buf_val_val_1_0_we1 = 1'b1;
    end else begin
        k_buf_val_val_1_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((brmerge_demorgan_reg_2080_pp0_iter42_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter43 == 1'b1))) begin
        p_dst_data_stream_V_blk_n = p_dst_data_stream_V_full_n;
    end else begin
        p_dst_data_stream_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((brmerge_demorgan_reg_2080_pp0_iter42_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter43 == 1'b1))) begin
        p_dst_data_stream_V_write = 1'b1;
    end else begin
        p_dst_data_stream_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_55_reg_2072 == 1'd1) & (tmp_54_reg_2068 == 1'd1) & (row_rd_5_reg_2039 == 1'd1) & (col_rd_2_reg_2043 == 1'd1) & (tmp_30_reg_1929_pp0_iter37_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter38 == 1'b1))) begin
        p_src_data_stream_V_blk_n = p_src_data_stream_V_empty_n;
    end else begin
        p_src_data_stream_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op508_read_state93 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter38 == 1'b1))) begin
        p_src_data_stream_V_read = 1'b1;
    end else begin
        p_src_data_stream_V_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            if (((1'b1 == ap_CS_fsm_state54) & (tmp_26_fu_735_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter39 == 1'b0) & (ap_enable_reg_pp0_iter37 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter38 == 1'b1)) & ~((ap_enable_reg_pp0_iter42 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter43 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter39 == 1'b0) & (ap_enable_reg_pp0_iter37 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter38 == 1'b1)) | ((ap_enable_reg_pp0_iter42 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter43 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state99;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state99 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign OP1_V_7_cast_fu_1422_p1 = r_V_2_reg_2116;

assign OP1_V_9_cast_fu_1431_p1 = r_V_3_reg_2122;

assign OP2_V_6_fu_1425_p1 = $signed(v_V_reg_2101_pp0_iter39_reg);

assign OP2_V_fu_1373_p1 = $signed(u1_V_reg_2084);

assign Range1_all_ones_fu_1569_p2 = ((p_Result_6_i_i_fu_1559_p4 == 4'd15) ? 1'b1 : 1'b0);

assign Range1_all_zeros_fu_1575_p2 = ((p_Result_6_i_i_fu_1559_p4 == 4'd0) ? 1'b1 : 1'b0);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd54];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state52 = ap_CS_fsm[32'd51];

assign ap_CS_fsm_state53 = ap_CS_fsm[32'd52];

assign ap_CS_fsm_state54 = ap_CS_fsm[32'd53];

assign ap_CS_fsm_state99 = ap_CS_fsm[32'd55];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_predicate_op508_read_state93 == 1'b1) & (p_src_data_stream_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter38 == 1'b1)) | ((brmerge_demorgan_reg_2080_pp0_iter42_reg == 1'd1) & (p_dst_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter43 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_predicate_op508_read_state93 == 1'b1) & (p_src_data_stream_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter38 == 1'b1)) | ((brmerge_demorgan_reg_2080_pp0_iter42_reg == 1'd1) & (p_dst_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter43 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_predicate_op508_read_state93 == 1'b1) & (p_src_data_stream_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter38 == 1'b1)) | ((brmerge_demorgan_reg_2080_pp0_iter42_reg == 1'd1) & (p_dst_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter43 == 1'b1)));
end

assign ap_block_state55_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state56_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state57_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state58_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state59_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state60_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state61_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state62_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state63_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state64_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state65_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state66_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state67_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state68_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state69_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state70_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state71_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state72_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state73_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state74_pp0_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state75_pp0_stage0_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state76_pp0_stage0_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state77_pp0_stage0_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state78_pp0_stage0_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state79_pp0_stage0_iter24 = ~(1'b1 == 1'b1);

assign ap_block_state80_pp0_stage0_iter25 = ~(1'b1 == 1'b1);

assign ap_block_state81_pp0_stage0_iter26 = ~(1'b1 == 1'b1);

assign ap_block_state82_pp0_stage0_iter27 = ~(1'b1 == 1'b1);

assign ap_block_state83_pp0_stage0_iter28 = ~(1'b1 == 1'b1);

assign ap_block_state84_pp0_stage0_iter29 = ~(1'b1 == 1'b1);

assign ap_block_state85_pp0_stage0_iter30 = ~(1'b1 == 1'b1);

assign ap_block_state86_pp0_stage0_iter31 = ~(1'b1 == 1'b1);

assign ap_block_state87_pp0_stage0_iter32 = ~(1'b1 == 1'b1);

assign ap_block_state88_pp0_stage0_iter33 = ~(1'b1 == 1'b1);

assign ap_block_state89_pp0_stage0_iter34 = ~(1'b1 == 1'b1);

assign ap_block_state90_pp0_stage0_iter35 = ~(1'b1 == 1'b1);

assign ap_block_state91_pp0_stage0_iter36 = ~(1'b1 == 1'b1);

assign ap_block_state92_pp0_stage0_iter37 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state93_pp0_stage0_iter38 = ((ap_predicate_op508_read_state93 == 1'b1) & (p_src_data_stream_V_empty_n == 1'b0));
end

assign ap_block_state94_pp0_stage0_iter39 = ~(1'b1 == 1'b1);

assign ap_block_state95_pp0_stage0_iter40 = ~(1'b1 == 1'b1);

assign ap_block_state96_pp0_stage0_iter41 = ~(1'b1 == 1'b1);

assign ap_block_state97_pp0_stage0_iter42 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state98_pp0_stage0_iter43 = ((brmerge_demorgan_reg_2080_pp0_iter42_reg == 1'd1) & (p_dst_data_stream_V_full_n == 1'b0));
end

always @ (*) begin
    ap_condition_2544 = ((col_rd_2_fu_1185_p2 == 1'd1) & (tmp_30_reg_1929_pp0_iter36_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter37 == 1'b1));
end

always @ (*) begin
    ap_condition_357 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_914 = ((tmp_54_reg_2068 == 1'd1) & (row_rd_5_reg_2039 == 1'd1) & (col_rd_2_reg_2043 == 1'd1) & (tmp_30_reg_1929_pp0_iter37_reg == 1'd1) & (tmp_56_reg_2076 == 1'd0) & (tmp_55_reg_2072 == 1'd0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_dx_reg_336 = 'bx;

assign ap_phi_reg_pp0_iter0_dy_reg_327 = 'bx;

assign ap_phi_reg_pp0_iter38_win_val_val_1_0_0_2_reg_345 = 'bx;

always @ (*) begin
    ap_predicate_op508_read_state93 = ((tmp_55_reg_2072 == 1'd1) & (tmp_54_reg_2068 == 1'd1) & (row_rd_5_reg_2039 == 1'd1) & (col_rd_2_reg_2043 == 1'd1) & (tmp_30_reg_1929_pp0_iter37_reg == 1'd1));
end

assign brmerge_demorgan_fu_1246_p2 = (row_wr_3_fu_1142_p3 & col_wr_2_fu_1190_p3);

assign brmerge_i_i_fu_1631_p2 = (p_39_demorgan_i_not_i_fu_1626_p2 | neg_src_not_i_i_fu_1616_p2);

assign brmerge_i_i_not_i_i_fu_1621_p2 = (p_39_demorgan_i_i_i_reg_2192 & neg_src_not_i_i_fu_1616_p2);

assign carry_fu_1553_p2 = (tmp_74_fu_1525_p3 & tmp_2_i_i_fu_1547_p2);

assign col_rate_V_fu_451_p1 = grp_fu_416_p2[31:0];

assign col_rd_2_fu_1185_p2 = (tmp_51_reg_1943_pp0_iter36_reg | tmp21_fu_1180_p2);

assign col_wr_1_fu_818_p2 = ((p_Val2_12_reg_316 != 15'd0) ? 1'b1 : 1'b0);

assign col_wr_2_fu_1190_p3 = ((tmp_23_reg_1875[0:0] === 1'b1) ? col_wr_fu_1154_p2 : col_wr_1_reg_1955_pp0_iter36_reg);

assign col_wr_fu_1154_p2 = ((pre_fx_1_fu_1046_p3 == tmp_52_fu_1149_p2) ? 1'b1 : 1'b0);

assign cols_fu_668_p1 = p_src_cols_V_read;

assign cols_fu_668_p3 = ((tmp_18_fu_659_p2[0:0] === 1'b1) ? cols_fu_668_p1 : tmp_19_fu_663_p2);

assign deleted_zeros_fu_1581_p3 = ((carry_fu_1553_p2[0:0] === 1'b1) ? Range1_all_ones_fu_1569_p2 : Range1_all_zeros_fu_1575_p2);

assign grp_fu_390_p0 = {{tmp_4_fu_378_p1}, {32'd0}};

assign grp_fu_416_p0 = {{tmp_1_fu_404_p1}, {32'd0}};

assign grp_fu_791_p0 = tmp_59_cast_reg_1918;

assign grp_fu_807_p0 = grp_fu_807_p00;

assign grp_fu_807_p00 = tmp_33_fu_795_p3;

assign i_fu_740_p2 = (p_Val2_11_reg_305 + 15'd1);

assign i_op_assign_15_cast_fu_731_p1 = p_Val2_11_reg_305;

assign i_op_assign_cast_fu_776_p1 = p_Val2_12_reg_316;

assign j_fu_785_p2 = (p_Val2_12_reg_316 + 15'd1);

assign k_buf_val_val_0_0_ad_gep_fu_281_p3 = tmp_53_fu_1201_p1;

assign k_buf_val_val_1_0_address0 = tmp_53_fu_1201_p1;

assign k_buf_val_val_1_0_address1 = tmp_53_reg_2047;

assign neg_src_fu_1606_p2 = (tmp_3_i_i_fu_1601_p2 & signbit_reg_2174);

assign neg_src_not_i_i_fu_1616_p2 = (signbit_not_fu_1611_p2 | p_38_i_i_i_reg_2186);

assign not_1_fu_1071_p2 = ((sy_4_fu_1060_p3 != pre_fy_fu_184) ? 1'b1 : 1'b0);

assign not_s_fu_1160_p2 = ((pre_fx_1_fu_1046_p3 != pre_fx_2_fu_1110_p3) ? 1'b1 : 1'b0);

assign p_38_i_i_i_fu_1589_p2 = (carry_fu_1553_p2 & Range1_all_ones_fu_1569_p2);

assign p_39_demorgan_i_i_i_fu_1595_p2 = (signbit_fu_1495_p3 | deleted_zeros_fu_1581_p3);

assign p_39_demorgan_i_not_i_fu_1626_p2 = (p_39_demorgan_i_i_i_reg_2192 ^ 1'd1);

assign p_6_fu_897_p3 = ((tmp_36_fu_885_p2[0:0] === 1'b1) ? ret_V_fu_863_p4 : ret_V_1_fu_891_p2);

assign p_7_fu_947_p3 = ((tmp_38_fu_935_p2[0:0] === 1'b1) ? ret_V_2_fu_913_p4 : ret_V_3_fu_941_p2);

assign p_Result_6_i_i_fu_1559_p4 = {{p_Val2_44_cast_fu_1491_p2[47:44]}};

assign p_Val2_13_fu_562_p2 = (p_Val2_5_fu_540_p4 + tmp_11_fu_558_p1);

assign p_Val2_14_fu_637_p2 = (p_Val2_9_fu_615_p4 + tmp_15_fu_633_p1);

assign p_Val2_17_fu_1404_p0 = r_V_reg_2106;

assign p_Val2_17_fu_1404_p1 = v1_V_reg_2089_pp0_iter39_reg;

assign p_Val2_17_fu_1404_p2 = ($signed(p_Val2_17_fu_1404_p0) * $signed(p_Val2_17_fu_1404_p1));

assign p_Val2_1_fu_850_p1 = ap_phi_reg_pp0_iter35_dx_reg_336;

assign p_Val2_1_fu_850_p2 = ($signed(col_rate_V_reg_1820) * $signed(p_Val2_1_fu_850_p1));

assign p_Val2_20_fu_1416_p0 = r_V_1_reg_2111;

assign p_Val2_20_fu_1416_p1 = p_u_V_reg_2095_pp0_iter39_reg;

assign p_Val2_20_fu_1416_p2 = ($signed(p_Val2_20_fu_1416_p0) * $signed(p_Val2_20_fu_1416_p1));

assign p_Val2_23_fu_1446_p2 = (p_Val2_20_reg_2133 + p_Val2_17_reg_2128);

assign p_Val2_24_fu_1453_p0 = r_V_2_reg_2116_pp0_iter40_reg;

assign p_Val2_24_fu_1453_p1 = OP2_V_6_reg_2138;

assign p_Val2_24_fu_1453_p2 = ($signed(p_Val2_24_fu_1453_p0) * $signed(p_Val2_24_fu_1453_p1));

assign p_Val2_25_fu_1434_p0 = r_V_3_reg_2122;

assign p_Val2_25_fu_1434_p1 = v_V_reg_2101_pp0_iter39_reg;

assign p_Val2_25_fu_1434_p2 = ($signed(p_Val2_25_fu_1434_p0) * $signed(p_Val2_25_fu_1434_p1));

assign p_Val2_26_fu_1485_p2 = (tmp29_cast_fu_1482_p1 + tmp_58_fu_1479_p1);

assign p_Val2_27_fu_1440_p2 = ($signed(OP1_V_7_cast_fu_1422_p1) + $signed(OP1_V_9_cast_fu_1431_p1));

assign p_Val2_28_fu_1503_p4 = {{p_Val2_26_fu_1485_p2[43:36]}};

assign p_Val2_29_fu_1533_p2 = (p_Val2_28_fu_1503_p4 + tmp_1_i_i_fu_1521_p1);

assign p_Val2_2_fu_859_p2 = ($signed(p_Val2_1_reg_1980) + $signed(tmp_71_cast_reg_1887));

assign p_Val2_3_fu_855_p2 = ($signed(p_Val2_s_reg_1975) + $signed(tmp_69_cast_reg_1882));

assign p_Val2_44_cast_fu_1491_p2 = (tmp23_reg_2169 + p_Val2_23_reg_2154);

assign p_Val2_4_fu_534_p2 = ($signed(33'd8589901824) + $signed(tmp_38_cast_fu_530_p1));

assign p_Val2_5_fu_540_p4 = {{p_Val2_4_fu_534_p2[25:6]}};

assign p_Val2_8_fu_609_p2 = ($signed(33'd8589901824) + $signed(tmp_42_cast_fu_605_p1));

assign p_Val2_9_fu_615_p4 = {{p_Val2_8_fu_609_p2[25:6]}};

assign p_Val2_s_fu_841_p1 = ap_phi_reg_pp0_iter35_dy_reg_327;

assign p_Val2_s_fu_841_p2 = ($signed(row_rate_V_reg_1807) * $signed(p_Val2_s_fu_841_p1));

assign p_dst_data_stream_V_din = ((brmerge_i_i_fu_1631_p2[0:0] === 1'b1) ? p_mux_i_i_fu_1637_p3 : p_i_i_fu_1644_p3);

assign p_i_i_fu_1644_p3 = ((neg_src_fu_1606_p2[0:0] === 1'b1) ? 8'd0 : p_Val2_29_reg_2180);

assign p_lshr_f1_fu_584_p4 = {{tmp_8_reg_1814[31:1]}};

assign p_lshr_f_fu_509_p4 = {{tmp_6_reg_1801[31:1]}};

assign p_mux_i_i_fu_1637_p3 = ((brmerge_i_i_not_i_i_fu_1621_p2[0:0] === 1'b1) ? p_Val2_29_reg_2180 : 8'd255);

assign p_neg1_fu_471_p2 = ($signed(32'd0) - $signed(col_rate_V_fu_451_p1));

assign p_neg_fu_455_p2 = ($signed(32'd0) - $signed(row_rate_V_fu_447_p1));

assign p_neg_t1_fu_578_p2 = (32'd0 - tmp_12_fu_575_p1);

assign p_neg_t_fu_503_p2 = (32'd0 - tmp_9_fu_500_p1);

assign p_u_V_fu_1315_p3 = ((tmp_48_reg_2029[0:0] === 1'b1) ? 20'd0 : u_V_fu_1282_p3);

assign pre_fx_1_fu_1046_p3 = ((tmp_48_fu_1041_p2[0:0] === 1'b1) ? sx_reg_1854 : sx_2_reg_1995);

assign pre_fx_2_fu_1110_p3 = ((tmp_51_reg_1943_pp0_iter36_reg[0:0] === 1'b1) ? 16'd65526 : pre_fx_fu_180);

assign pre_fx_2_sx_fu_1166_p3 = ((tmp_51_reg_1943_pp0_iter36_reg[0:0] === 1'b1) ? 16'd65526 : pre_fx_1_fu_1046_p3);

assign pre_fx_5_fu_1173_p3 = ((tmp_23_reg_1875[0:0] === 1'b1) ? pre_fx_2_fu_1110_p3 : pre_fx_2_sx_fu_1166_p3);

assign pre_fy_1_sy_fu_1077_p3 = ((tmp_28_reg_1907[0:0] === 1'b1) ? pre_fy_fu_184 : sy_4_fu_1060_p3);

assign pre_fy_5_fu_1103_p3 = ((tmp_51_reg_1943_pp0_iter36_reg[0:0] === 1'b1) ? sel_tmp6_fu_1095_p3 : pre_fy_fu_184);

assign r_V_1_fu_1666_p1 = r_V_1_fu_1666_p10;

assign r_V_1_fu_1666_p10 = win_val_1_val_1_0_fu_200;

assign r_V_2_fu_1672_p0 = OP2_V_fu_1373_p1;

assign r_V_2_fu_1672_p1 = r_V_2_fu_1672_p10;

assign r_V_2_fu_1672_p10 = win_val_0_val_1_0_1_fu_196;

assign r_V_3_fu_1678_p1 = r_V_3_fu_1678_p10;

assign r_V_3_fu_1678_p10 = win_val_0_val_1_0_fu_192;

assign r_V_6_fu_992_p2 = ($signed(tmp_39_fu_978_p1) - $signed(tmp_76_cast_fu_988_p1));

assign r_V_7_fu_1022_p2 = ($signed(tmp_43_fu_1008_p1) - $signed(tmp_82_cast_fu_1018_p1));

assign r_V_fu_1660_p0 = OP2_V_fu_1373_p1;

assign r_V_fu_1660_p1 = r_V_fu_1660_p10;

assign r_V_fu_1660_p10 = win_val_1_val_1_0_1_fu_204;

assign ret_V_1_fu_891_p2 = (16'd1 + ret_V_fu_863_p4);

assign ret_V_2_fu_913_p4 = {{p_Val2_3_fu_855_p2[31:16]}};

assign ret_V_3_fu_941_p2 = (16'd1 + ret_V_2_fu_913_p4);

assign ret_V_fu_863_p4 = {{p_Val2_2_fu_859_p2[31:16]}};

assign row_rate_V_fu_447_p1 = grp_fu_390_p2[31:0];

assign row_rd_5_fu_1128_p3 = ((tmp_51_reg_1943_pp0_iter36_reg[0:0] === 1'b1) ? sel_tmp_fu_1123_p2 : row_rd_fu_176);

assign row_wr_1_fu_1066_p2 = ((sy_4_fu_1060_p3 == tmp_27_reg_1901) ? 1'b1 : 1'b0);

assign row_wr_2_fu_758_p2 = ((p_Val2_11_reg_305 != 15'd0) ? 1'b1 : 1'b0);

assign row_wr_3_fu_1142_p3 = ((tmp_51_reg_1943_pp0_iter36_reg[0:0] === 1'b1) ? row_wr_4_fu_1135_p3 : row_wr_fu_172);

assign row_wr_4_fu_1135_p3 = ((sel_tmp5_fu_1091_p2[0:0] === 1'b1) ? row_wr_1_fu_1066_p2 : row_wr_2_reg_1913);

assign rows_fu_652_p1 = p_src_rows_V_read;

assign rows_fu_652_p3 = ((tmp_16_fu_643_p2[0:0] === 1'b1) ? rows_fu_652_p1 : tmp_17_fu_647_p2);

assign sel_tmp5_fu_1091_p2 = (tmp_51_reg_1943_pp0_iter36_reg & tmp_22_reg_1870);

assign sel_tmp6_fu_1095_p3 = ((sel_tmp5_fu_1091_p2[0:0] === 1'b1) ? pre_fy_fu_184 : pre_fy_1_sy_fu_1077_p3);

assign sel_tmp_fu_1123_p2 = (tmp_28_reg_1907 | tmp20_fu_1117_p2);

assign signbit_fu_1495_p3 = p_Val2_44_cast_fu_1491_p2[32'd47];

assign signbit_not_fu_1611_p2 = (signbit_reg_2174 ^ 1'd1);

assign sx_2_fu_905_p3 = ((tmp_65_fu_873_p3[0:0] === 1'b1) ? p_6_fu_897_p3 : ret_V_fu_863_p4);

assign sx_fu_681_p1 = p_src_cols_V_read;

assign sx_fu_681_p2 = ($signed(16'd65535) + $signed(sx_fu_681_p1));

assign sy_3_fu_955_p3 = ((tmp_67_fu_923_p3[0:0] === 1'b1) ? p_7_fu_947_p3 : ret_V_2_fu_913_p4);

assign sy_4_fu_1060_p3 = ((tmp_50_fu_1055_p2[0:0] === 1'b1) ? sy_reg_1865 : sy_3_reg_2002);

assign sy_fu_692_p1 = p_src_rows_V_read;

assign sy_fu_692_p2 = ($signed(16'd65535) + $signed(sy_fu_692_p1));

assign tmp20_fu_1117_p2 = (sel_tmp5_fu_1091_p2 | not_1_fu_1071_p2);

assign tmp21_fu_1180_p2 = (tmp_23_reg_1875 | not_s_fu_1160_p2);

assign tmp22_fu_1465_p2 = (tmp_65_cast_fu_1458_p1 + tmp_1518_cast_cast_fu_1462_p1);

assign tmp23_fu_1474_p0 = OP2_V_6_reg_2138;

assign tmp23_fu_1474_p1 = p_Val2_27_reg_2149;

assign tmp23_fu_1474_p2 = ($signed(tmp23_fu_1474_p0) * $signed(tmp23_fu_1474_p1));

assign tmp29_cast_fu_1482_p1 = tmp22_reg_2164;

assign tmp_100_cast_fu_1226_p1 = pre_fx_1_fu_1046_p3;

assign tmp_10_fu_522_p3 = ((tmp_37_fu_493_p3[0:0] === 1'b1) ? p_neg_t_fu_503_p2 : tmp_7_fu_518_p1);

assign tmp_11_fu_558_p1 = tmp_44_fu_550_p3;

assign tmp_12_fu_575_p1 = p_lshr1_reg_1832;

assign tmp_13_fu_593_p1 = p_lshr_f1_fu_584_p4;

assign tmp_14_fu_597_p3 = ((tmp_49_fu_568_p3[0:0] === 1'b1) ? p_neg_t1_fu_578_p2 : tmp_13_fu_593_p1);

assign tmp_1518_cast_cast_fu_1462_p1 = p_Val2_25_reg_2144;

assign tmp_15_fu_633_p1 = tmp_62_fu_625_p3;

assign tmp_16_fu_643_p0 = p_src_rows_V_read;

assign tmp_16_fu_643_p2 = (($signed(tmp_16_fu_643_p0) > $signed(p_dst_rows_V_read)) ? 1'b1 : 1'b0);

assign tmp_17_fu_647_p2 = (16'd1 + p_dst_rows_V_read);

assign tmp_18_fu_659_p0 = p_src_cols_V_read;

assign tmp_18_fu_659_p2 = (($signed(tmp_18_fu_659_p0) > $signed(p_dst_cols_V_read)) ? 1'b1 : 1'b0);

assign tmp_19_fu_663_p2 = (16'd1 + p_dst_cols_V_read);

assign tmp_1_fu_404_p1 = p_src_cols_V_read;

assign tmp_1_i_i_fu_1521_p1 = tmp_73_fu_1513_p3;

assign tmp_20_fu_675_p2 = ($signed(17'd131071) + $signed(tmp_30_cast_fu_490_p1));

assign tmp_21_fu_686_p2 = ($signed(17'd131071) + $signed(tmp_23_cast_fu_487_p1));

assign tmp_22_fu_697_p2 = (($signed(row_rate_V_reg_1807) > $signed(32'd65536)) ? 1'b1 : 1'b0);

assign tmp_23_cast_fu_487_p0 = p_src_rows_V_read;

assign tmp_23_cast_fu_487_p1 = tmp_23_cast_fu_487_p0;

assign tmp_23_fu_702_p2 = (($signed(col_rate_V_reg_1820) > $signed(32'd65536)) ? 1'b1 : 1'b0);

assign tmp_24_fu_707_p3 = {{p_Val2_13_fu_562_p2}, {6'd0}};

assign tmp_25_fu_719_p3 = {{p_Val2_14_fu_637_p2}, {6'd0}};

assign tmp_26_fu_735_p2 = (($signed(i_op_assign_15_cast_fu_731_p1) < $signed(rows_reg_1837)) ? 1'b1 : 1'b0);

assign tmp_27_fu_746_p2 = ($signed(i_op_assign_15_cast_fu_731_p1) + $signed(16'd65535));

assign tmp_28_fu_752_p2 = ((p_Val2_11_reg_305 == 15'd0) ? 1'b1 : 1'b0);

assign tmp_29_fu_764_p3 = {{p_Val2_11_reg_305}, {16'd0}};

assign tmp_2_fu_370_p3 = {{p_dst_rows_V_read}, {16'd0}};

assign tmp_2_i_i_fu_1547_p2 = (tmp_75_fu_1539_p3 ^ 1'd1);

assign tmp_30_cast_fu_490_p0 = p_src_cols_V_read;

assign tmp_30_cast_fu_490_p1 = tmp_30_cast_fu_490_p0;

assign tmp_30_fu_780_p2 = (($signed(i_op_assign_cast_fu_776_p1) < $signed(cols_reg_1842)) ? 1'b1 : 1'b0);

assign tmp_33_fu_795_p3 = {{p_Val2_12_reg_316}, {16'd0}};

assign tmp_35_fu_828_p2 = ($signed(i_op_assign_cast_reg_1923_pp0_iter33_reg) + $signed(16'd65535));

assign tmp_36_fu_885_p2 = ((tmp_66_fu_881_p1 == 16'd0) ? 1'b1 : 1'b0);

assign tmp_37_fu_493_p3 = tmp_6_reg_1801[32'd31];

assign tmp_38_cast_fu_530_p1 = $signed(tmp_10_fu_522_p3);

assign tmp_38_fu_935_p2 = ((tmp_68_fu_931_p1 == 16'd0) ? 1'b1 : 1'b0);

assign tmp_39_fu_978_p1 = p_Val2_2_reg_1990;

assign tmp_3_i_i_fu_1601_p2 = (p_38_i_i_i_reg_2186 ^ 1'd1);

assign tmp_40_fu_981_p3 = {{sx_2_reg_1995}, {16'd0}};

assign tmp_41_fu_998_p2 = (($signed(r_V_6_fu_992_p2) > $signed(33'd0)) ? 1'b1 : 1'b0);

assign tmp_42_cast_fu_605_p1 = $signed(tmp_14_fu_597_p3);

assign tmp_42_fu_1275_p3 = {{tmp_69_reg_2014}, {2'd0}};

assign tmp_43_fu_1008_p1 = p_Val2_3_reg_1985;

assign tmp_44_fu_550_p3 = p_Val2_4_fu_534_p2[32'd5];

assign tmp_45_fu_1011_p3 = {{sy_3_reg_2002}, {16'd0}};

assign tmp_46_fu_1028_p2 = (($signed(r_V_7_fu_1022_p2) > $signed(33'd0)) ? 1'b1 : 1'b0);

assign tmp_47_fu_1289_p3 = {{tmp_70_reg_2024}, {2'd0}};

assign tmp_48_fu_1041_p2 = (($signed(tmp_86_cast_fu_1038_p1) > $signed(tmp_20_reg_1847)) ? 1'b1 : 1'b0);

assign tmp_49_fu_568_p3 = tmp_8_reg_1814[32'd31];

assign tmp_4_fu_378_p1 = p_src_rows_V_read;

assign tmp_50_fu_1055_p2 = (($signed(tmp_88_cast_fu_1052_p1) > $signed(tmp_21_reg_1859)) ? 1'b1 : 1'b0);

assign tmp_51_fu_812_p2 = ((p_Val2_12_reg_316 == 15'd0) ? 1'b1 : 1'b0);

assign tmp_52_fu_1149_p2 = ($signed(16'd65535) + $signed(i_op_assign_cast_reg_1923_pp0_iter36_reg));

assign tmp_53_fu_1201_p1 = x_2_fu_1084_p3;

assign tmp_54_fu_1212_p2 = (($signed(tmp_96_cast_fu_1208_p1) < $signed(tmp_21_reg_1859)) ? 1'b1 : 1'b0);

assign tmp_55_fu_1221_p2 = (($signed(tmp_98_cast_fu_1217_p1) < $signed(tmp_20_reg_1847)) ? 1'b1 : 1'b0);

assign tmp_56_fu_1230_p2 = (($signed(tmp_100_cast_fu_1226_p1) < $signed(tmp_20_reg_1847)) ? 1'b1 : 1'b0);

assign tmp_58_fu_1479_p1 = p_Val2_24_reg_2159;

assign tmp_59_cast_fu_772_p1 = tmp_29_fu_764_p3;

assign tmp_62_fu_625_p3 = p_Val2_8_fu_609_p2[32'd5];

assign tmp_63_fu_824_p1 = grp_fu_791_p2[15:0];

assign tmp_64_fu_833_p1 = grp_fu_807_p2[15:0];

assign tmp_65_cast_fu_1458_p1 = p_Val2_23_fu_1446_p2;

assign tmp_65_fu_873_p3 = p_Val2_2_fu_859_p2[32'd31];

assign tmp_66_fu_881_p1 = p_Val2_2_fu_859_p2[15:0];

assign tmp_67_fu_923_p3 = p_Val2_3_fu_855_p2[32'd31];

assign tmp_68_fu_931_p1 = p_Val2_3_fu_855_p2[15:0];

assign tmp_69_cast_fu_715_p1 = $signed(tmp_24_fu_707_p3);

assign tmp_69_fu_1004_p1 = r_V_6_fu_992_p2[17:0];

assign tmp_70_fu_1034_p1 = r_V_7_fu_1022_p2[17:0];

assign tmp_71_cast_fu_727_p1 = $signed(tmp_25_fu_719_p3);

assign tmp_73_fu_1513_p3 = p_Val2_44_cast_fu_1491_p2[32'd35];

assign tmp_74_fu_1525_p3 = p_Val2_44_cast_fu_1491_p2[32'd43];

assign tmp_75_fu_1539_p3 = p_Val2_29_fu_1533_p2[32'd7];

assign tmp_76_cast_fu_988_p1 = $signed(tmp_40_fu_981_p3);

assign tmp_7_fu_518_p1 = p_lshr_f_fu_509_p4;

assign tmp_82_cast_fu_1018_p1 = $signed(tmp_45_fu_1011_p3);

assign tmp_86_cast_fu_1038_p1 = sx_2_reg_1995;

assign tmp_88_cast_fu_1052_p1 = sy_3_reg_2002;

assign tmp_96_cast_fu_1208_p1 = sy_4_fu_1060_p3;

assign tmp_98_cast_fu_1217_p1 = pre_fx_1_fu_1046_p3;

assign tmp_9_fu_500_p1 = p_lshr_reg_1827;

assign tmp_s_fu_396_p3 = {{p_dst_cols_V_read}, {16'd0}};

assign u1_V_fu_1303_p2 = (20'd262144 - u_V_fu_1282_p3);

assign u_V_fu_1282_p3 = ((tmp_41_reg_2009[0:0] === 1'b1) ? tmp_42_fu_1275_p3 : 20'd0);

assign v1_V_fu_1309_p2 = (20'd262144 - v_V_2_fu_1296_p3);

assign v_V_2_fu_1296_p3 = ((tmp_46_reg_2019[0:0] === 1'b1) ? tmp_47_fu_1289_p3 : 20'd0);

assign v_V_fu_1322_p3 = ((tmp_50_reg_2034[0:0] === 1'b1) ? 20'd0 : v_V_2_fu_1296_p3);

assign x_1_fu_1235_p2 = ($signed(x_2_fu_1084_p3) + $signed(16'd1));

assign x_2_fu_1084_p3 = ((tmp_51_reg_1943_pp0_iter36_reg[0:0] === 1'b1) ? 16'd0 : x_fu_188);

always @ (posedge ap_clk) begin
    tmp_69_cast_reg_1882[5:0] <= 6'b000000;
    tmp_71_cast_reg_1887[5:0] <= 6'b000000;
    tmp_59_cast_reg_1918[15:0] <= 16'b0000000000000000;
    tmp_59_cast_reg_1918[31] <= 1'b0;
    i_op_assign_cast_reg_1923[15] <= 1'b0;
    i_op_assign_cast_reg_1923_pp0_iter1_reg[15] <= 1'b0;
    i_op_assign_cast_reg_1923_pp0_iter2_reg[15] <= 1'b0;
    i_op_assign_cast_reg_1923_pp0_iter3_reg[15] <= 1'b0;
    i_op_assign_cast_reg_1923_pp0_iter4_reg[15] <= 1'b0;
    i_op_assign_cast_reg_1923_pp0_iter5_reg[15] <= 1'b0;
    i_op_assign_cast_reg_1923_pp0_iter6_reg[15] <= 1'b0;
    i_op_assign_cast_reg_1923_pp0_iter7_reg[15] <= 1'b0;
    i_op_assign_cast_reg_1923_pp0_iter8_reg[15] <= 1'b0;
    i_op_assign_cast_reg_1923_pp0_iter9_reg[15] <= 1'b0;
    i_op_assign_cast_reg_1923_pp0_iter10_reg[15] <= 1'b0;
    i_op_assign_cast_reg_1923_pp0_iter11_reg[15] <= 1'b0;
    i_op_assign_cast_reg_1923_pp0_iter12_reg[15] <= 1'b0;
    i_op_assign_cast_reg_1923_pp0_iter13_reg[15] <= 1'b0;
    i_op_assign_cast_reg_1923_pp0_iter14_reg[15] <= 1'b0;
    i_op_assign_cast_reg_1923_pp0_iter15_reg[15] <= 1'b0;
    i_op_assign_cast_reg_1923_pp0_iter16_reg[15] <= 1'b0;
    i_op_assign_cast_reg_1923_pp0_iter17_reg[15] <= 1'b0;
    i_op_assign_cast_reg_1923_pp0_iter18_reg[15] <= 1'b0;
    i_op_assign_cast_reg_1923_pp0_iter19_reg[15] <= 1'b0;
    i_op_assign_cast_reg_1923_pp0_iter20_reg[15] <= 1'b0;
    i_op_assign_cast_reg_1923_pp0_iter21_reg[15] <= 1'b0;
    i_op_assign_cast_reg_1923_pp0_iter22_reg[15] <= 1'b0;
    i_op_assign_cast_reg_1923_pp0_iter23_reg[15] <= 1'b0;
    i_op_assign_cast_reg_1923_pp0_iter24_reg[15] <= 1'b0;
    i_op_assign_cast_reg_1923_pp0_iter25_reg[15] <= 1'b0;
    i_op_assign_cast_reg_1923_pp0_iter26_reg[15] <= 1'b0;
    i_op_assign_cast_reg_1923_pp0_iter27_reg[15] <= 1'b0;
    i_op_assign_cast_reg_1923_pp0_iter28_reg[15] <= 1'b0;
    i_op_assign_cast_reg_1923_pp0_iter29_reg[15] <= 1'b0;
    i_op_assign_cast_reg_1923_pp0_iter30_reg[15] <= 1'b0;
    i_op_assign_cast_reg_1923_pp0_iter31_reg[15] <= 1'b0;
    i_op_assign_cast_reg_1923_pp0_iter32_reg[15] <= 1'b0;
    i_op_assign_cast_reg_1923_pp0_iter33_reg[15] <= 1'b0;
    i_op_assign_cast_reg_1923_pp0_iter34_reg[15] <= 1'b0;
    i_op_assign_cast_reg_1923_pp0_iter35_reg[15] <= 1'b0;
    i_op_assign_cast_reg_1923_pp0_iter36_reg[15] <= 1'b0;
    u1_V_reg_2084[1:0] <= 2'b00;
    v1_V_reg_2089[1:0] <= 2'b00;
    v1_V_reg_2089_pp0_iter39_reg[1:0] <= 2'b00;
    p_u_V_reg_2095[1:0] <= 2'b00;
    p_u_V_reg_2095_pp0_iter39_reg[1:0] <= 2'b00;
    v_V_reg_2101[1:0] <= 2'b00;
    v_V_reg_2101_pp0_iter39_reg[1:0] <= 2'b00;
    p_Val2_17_reg_2128[1:0] <= 2'b00;
    p_Val2_20_reg_2133[1:0] <= 2'b00;
    OP2_V_6_reg_2138[1:0] <= 2'b00;
    p_Val2_25_reg_2144[1:0] <= 2'b00;
    p_Val2_23_reg_2154[1:0] <= 2'b00;
    p_Val2_24_reg_2159[1:0] <= 2'b00;
    tmp22_reg_2164[1:0] <= 2'b00;
end

endmodule //Resize_opr_linear
