{
  "1":
  {
    "nodes":
    [
      {
        "name":"kernelV1.B0"
        , "id":2
        , "start":"0"
        , "end":"2"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Feedback"
            , "id":13
            , "start":"1"
            , "end":"2"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"Unknown variable"
                , "Max Fanout":"1"
                , "Start Cycle":"1"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                  , "line":160
                }
              ]
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"16X Partially unrolled kernelV1.B1"
        , "id":3
        , "start":"2"
        , "end":"37"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 0"
            , "id":14
            , "start":"2"
            , "end":"17"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_body_i_zts8kernelv1s_c0_enter8_zts8kernelv1_90_1gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"0"
                , "Cluster Latency":"15"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"Feedback"
                , "id":548
                , "start":"11"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Feedback FIFO Depth":"5"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":146
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":549
                , "start":"11"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"9"
                    , "Start Cycle":"9"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":551
                , "start":"11"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"9"
                    , "Start Cycle":"9"
                    , "Latency":"2"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"'i'"
                , "id":552
                , "start":"6"
                , "end":"6"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'i'"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"32"
                    , "Max Fanout":"6"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":146
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":553
                , "start":"13"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Or"
                    , "Constant Operand":"2 (0x2)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":146
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":554
                , "start":"6"
                , "end":"6"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Or"
                    , "Constant Operand":"3 (0x3)"
                    , "Max Fanout":"3"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":146
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":555
                , "start":"6"
                , "end":"7"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"4"
                    , "Start Cycle":"4"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":146
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":556
                , "start":"7"
                , "end":"7"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":146
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":557
                , "start":"6"
                , "end":"6"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Or"
                    , "Constant Operand":"4 (0x4)"
                    , "Max Fanout":"3"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":146
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":558
                , "start":"6"
                , "end":"7"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"3"
                    , "Start Cycle":"4"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":146
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":559
                , "start":"7"
                , "end":"7"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"2"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":146
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":560
                , "start":"7"
                , "end":"7"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":146
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":653
                , "start":"7"
                , "end":"7"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":654
                , "start":"7"
                , "end":"7"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":561
                , "start":"6"
                , "end":"6"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Or"
                    , "Constant Operand":"5 (0x5)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":146
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":563
                , "start":"6"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"9"
                    , "Start Cycle":"4"
                    , "Latency":"6"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":562
                , "start":"6"
                , "end":"7"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"3"
                    , "Start Cycle":"4"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":146
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":564
                , "start":"7"
                , "end":"7"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":146
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":565
                , "start":"7"
                , "end":"8"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"5"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":146
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":566
                , "start":"8"
                , "end":"8"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":146
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":569
                , "start":"12"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":652
                , "start":"7"
                , "end":"7"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":655
                , "start":"7"
                , "end":"8"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":570
                , "start":"6"
                , "end":"6"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Or"
                    , "Constant Operand":"6 (0x6)"
                    , "Max Fanout":"3"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":146
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":571
                , "start":"6"
                , "end":"7"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":146
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":572
                , "start":"7"
                , "end":"8"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":146
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":573
                , "start":"8"
                , "end":"8"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":146
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":574
                , "start":"8"
                , "end":"8"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":146
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":651
                , "start":"8"
                , "end":"8"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":656
                , "start":"8"
                , "end":"8"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":575
                , "start":"7"
                , "end":"7"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Or"
                    , "Constant Operand":"7 (0x7)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":146
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":577
                , "start":"7"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"9"
                    , "Start Cycle":"5"
                    , "Latency":"5"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":576
                , "start":"7"
                , "end":"8"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"3"
                    , "Start Cycle":"5"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":146
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":578
                , "start":"8"
                , "end":"8"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":146
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":579
                , "start":"8"
                , "end":"8"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":146
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":580
                , "start":"8"
                , "end":"8"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":146
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":583
                , "start":"12"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":650
                , "start":"8"
                , "end":"8"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":657
                , "start":"8"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":584
                , "start":"7"
                , "end":"7"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Or"
                    , "Constant Operand":"8 (0x8)"
                    , "Max Fanout":"11"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":146
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":585
                , "start":"7"
                , "end":"8"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"3"
                    , "Start Cycle":"5"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":146
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":586
                , "start":"8"
                , "end":"8"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":146
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":587
                , "start":"8"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"6"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":146
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":588
                , "start":"9"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":146
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":649
                , "start":"8"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":658
                , "start":"9"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":589
                , "start":"7"
                , "end":"7"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Or"
                    , "Constant Operand":"9 (0x9)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":146
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":591
                , "start":"7"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"9"
                    , "Start Cycle":"5"
                    , "Latency":"5"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":590
                , "start":"7"
                , "end":"8"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"2"
                    , "Start Cycle":"5"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":146
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":592
                , "start":"8"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":146
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":593
                , "start":"9"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":146
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":594
                , "start":"9"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":146
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":597
                , "start":"12"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":648
                , "start":"9"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":659
                , "start":"9"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":598
                , "start":"8"
                , "end":"8"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Or"
                    , "Constant Operand":"10 (0xA)"
                    , "Max Fanout":"11"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":146
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":599
                , "start":"8"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"3"
                    , "Start Cycle":"6"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":146
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":600
                , "start":"9"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":146
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":601
                , "start":"9"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":146
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":602
                , "start":"9"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":146
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":647
                , "start":"9"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":660
                , "start":"9"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":603
                , "start":"8"
                , "end":"8"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Or"
                    , "Constant Operand":"11 (0xB)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":146
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":605
                , "start":"8"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"9"
                    , "Start Cycle":"6"
                    , "Latency":"4"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":604
                , "start":"8"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"3"
                    , "Start Cycle":"6"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":146
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":606
                , "start":"9"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":146
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":607
                , "start":"9"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"7"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":146
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":608
                , "start":"10"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":146
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":611
                , "start":"13"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":646
                , "start":"9"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":661
                , "start":"10"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":612
                , "start":"8"
                , "end":"8"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Or"
                    , "Constant Operand":"12 (0xC)"
                    , "Max Fanout":"11"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":146
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":613
                , "start":"8"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":146
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":614
                , "start":"9"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":146
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":615
                , "start":"10"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":146
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":616
                , "start":"10"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":146
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":645
                , "start":"10"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":662
                , "start":"10"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":617
                , "start":"9"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Or"
                    , "Constant Operand":"13 (0xD)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":146
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":619
                , "start":"9"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"9"
                    , "Start Cycle":"7"
                    , "Latency":"3"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":618
                , "start":"9"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"3"
                    , "Start Cycle":"7"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":146
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":620
                , "start":"10"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":146
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":621
                , "start":"10"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":146
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":622
                , "start":"10"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":146
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":625
                , "start":"12"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":644
                , "start":"10"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":663
                , "start":"10"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":626
                , "start":"9"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Or"
                    , "Constant Operand":"14 (0xE)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":146
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":627
                , "start":"9"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"3"
                    , "Start Cycle":"7"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":146
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":628
                , "start":"10"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":146
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":629
                , "start":"10"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"8"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":146
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":630
                , "start":"11"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"9"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":146
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":643
                , "start":"10"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":664
                , "start":"11"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":631
                , "start":"10"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Or"
                    , "Constant Operand":"15 (0xF)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":146
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":633
                , "start":"10"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"9"
                    , "Start Cycle":"8"
                    , "Latency":"2"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":632
                , "start":"10"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"2"
                    , "Start Cycle":"8"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":146
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":634
                , "start":"11"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":146
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":635
                , "start":"12"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":146
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":636
                , "start":"12"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":146
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":639
                , "start":"13"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":642
                , "start":"11"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":665
                , "start":"11"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":640
                , "start":"6"
                , "end":"6"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"16 (0x10)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":146
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":641
                , "start":"7"
                , "end":"8"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":146
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":666
                , "start":"11"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"9"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"ST"
                , "id":550
                , "start":"11"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Store"
                    , "Width":"32 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"7"
                    , "Start Cycle":"9"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":147
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":567
                , "start":"12"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":146
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"ST"
                , "id":568
                , "start":"12"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Store"
                    , "Width":"32 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":147
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":581
                , "start":"12"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":146
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"ST"
                , "id":582
                , "start":"12"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Store"
                    , "Width":"32 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":147
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":595
                , "start":"12"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":146
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"ST"
                , "id":596
                , "start":"12"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Store"
                    , "Width":"32 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":147
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":609
                , "start":"12"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":146
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"ST"
                , "id":610
                , "start":"12"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Store"
                    , "Width":"32 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":147
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":623
                , "start":"12"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":146
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"ST"
                , "id":624
                , "start":"12"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Store"
                    , "Width":"32 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":147
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":637
                , "start":"12"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":146
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"ST"
                , "id":638
                , "start":"12"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Store"
                    , "Width":"32 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":147
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":541
                , "start":"13"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"584"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"ST"
            , "id":15
            , "start":"17"
            , "end":"24"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Store"
                , "Width":"32 bits"
                , "LSU Style":"Pipelined"
                , "Stall-free":"No"
                , "Global Memory":"No"
                , "Max Fanout":"2"
                , "Start Cycle":"15"
                , "Latency":"7"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                  , "line":148
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Cluster 1"
            , "id":16
            , "start":"24"
            , "end":"30"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c1_in_for_body_i_zts8kernelv1s_c1_enter_zts8kernelv1_90_5gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"22"
                , "Cluster Latency":"6"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"bit.shuffle"
                , "id":712
                , "start":"25"
                , "end":"25"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"bit.shuffle"
                    , "Max Fanout":"12"
                    , "Start Cycle":"23"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":709
                , "start":"24"
                , "end":"25"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"31"
                    , "Start Cycle":"22"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"ST"
                , "id":710
                , "start":"25"
                , "end":"26"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Store"
                    , "Width":"32 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"23"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":147
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":711
                , "start":"24"
                , "end":"25"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"31"
                    , "Start Cycle":"22"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"ST"
                , "id":713
                , "start":"25"
                , "end":"26"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Store"
                    , "Width":"64 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"23"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":148
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"bit.shuffle"
                , "id":707
                , "start":"25"
                , "end":"25"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"bit.shuffle"
                    , "Max Fanout":"12"
                    , "Start Cycle":"23"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":704
                , "start":"24"
                , "end":"25"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"31"
                    , "Start Cycle":"22"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"ST"
                , "id":705
                , "start":"25"
                , "end":"26"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Store"
                    , "Width":"32 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"23"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":147
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":706
                , "start":"24"
                , "end":"25"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"31"
                    , "Start Cycle":"22"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"ST"
                , "id":708
                , "start":"25"
                , "end":"26"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Store"
                    , "Width":"64 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"23"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":148
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"bit.shuffle"
                , "id":702
                , "start":"25"
                , "end":"25"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"bit.shuffle"
                    , "Max Fanout":"12"
                    , "Start Cycle":"23"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":699
                , "start":"24"
                , "end":"25"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"31"
                    , "Start Cycle":"22"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"ST"
                , "id":700
                , "start":"25"
                , "end":"26"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Store"
                    , "Width":"32 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"23"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":147
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":701
                , "start":"24"
                , "end":"25"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"31"
                    , "Start Cycle":"22"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"ST"
                , "id":703
                , "start":"25"
                , "end":"26"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Store"
                    , "Width":"64 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"23"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":148
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"bit.shuffle"
                , "id":697
                , "start":"25"
                , "end":"25"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"bit.shuffle"
                    , "Max Fanout":"12"
                    , "Start Cycle":"23"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":694
                , "start":"24"
                , "end":"25"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"31"
                    , "Start Cycle":"22"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"ST"
                , "id":695
                , "start":"25"
                , "end":"26"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Store"
                    , "Width":"32 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"23"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":147
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":696
                , "start":"24"
                , "end":"25"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"31"
                    , "Start Cycle":"22"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"ST"
                , "id":698
                , "start":"25"
                , "end":"26"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Store"
                    , "Width":"64 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"23"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":148
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"bit.shuffle"
                , "id":692
                , "start":"25"
                , "end":"25"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"bit.shuffle"
                    , "Max Fanout":"12"
                    , "Start Cycle":"23"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":689
                , "start":"24"
                , "end":"25"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"31"
                    , "Start Cycle":"22"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"ST"
                , "id":690
                , "start":"25"
                , "end":"26"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Store"
                    , "Width":"32 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"23"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":147
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":691
                , "start":"24"
                , "end":"25"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"31"
                    , "Start Cycle":"22"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"ST"
                , "id":693
                , "start":"25"
                , "end":"26"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Store"
                    , "Width":"64 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"23"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":148
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"bit.shuffle"
                , "id":687
                , "start":"25"
                , "end":"25"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"bit.shuffle"
                    , "Max Fanout":"12"
                    , "Start Cycle":"23"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":684
                , "start":"24"
                , "end":"25"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"31"
                    , "Start Cycle":"22"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"ST"
                , "id":685
                , "start":"25"
                , "end":"26"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Store"
                    , "Width":"32 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"23"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":147
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":686
                , "start":"24"
                , "end":"25"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"31"
                    , "Start Cycle":"22"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"ST"
                , "id":688
                , "start":"25"
                , "end":"26"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Store"
                    , "Width":"64 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"23"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":148
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":681
                , "start":"24"
                , "end":"25"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"31"
                    , "Start Cycle":"22"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"ST"
                , "id":682
                , "start":"25"
                , "end":"26"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Store"
                    , "Width":"32 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"23"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":147
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":683
                , "start":"24"
                , "end":"26"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"31"
                    , "Start Cycle":"22"
                    , "Latency":"2"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":677
                , "start":"24"
                , "end":"25"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"31"
                    , "Start Cycle":"22"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"ST"
                , "id":678
                , "start":"25"
                , "end":"26"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Store"
                    , "Width":"32 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"23"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":147
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":679
                , "start":"24"
                , "end":"25"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"31"
                    , "Start Cycle":"22"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"ST"
                , "id":680
                , "start":"25"
                , "end":"26"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Store"
                    , "Width":"32 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"23"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":148
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":672
                , "start":"24"
                , "end":"24"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Or"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"22"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":146
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":673
                , "start":"24"
                , "end":"25"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"31"
                    , "Start Cycle":"22"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"ST"
                , "id":674
                , "start":"25"
                , "end":"26"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Store"
                    , "Width":"32 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"23"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":147
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":675
                , "start":"24"
                , "end":"25"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"31"
                    , "Start Cycle":"22"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"ST"
                , "id":676
                , "start":"25"
                , "end":"26"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Store"
                    , "Width":"32 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"23"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":148
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":670
                , "start":"26"
                , "end":"30"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"24"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"72"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"ST"
            , "id":17
            , "start":"30"
            , "end":"37"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Store"
                , "Width":"32 bits"
                , "LSU Style":"Pipelined"
                , "Stall-free":"No"
                , "Global Memory":"No"
                , "Max Fanout":"1"
                , "Start Cycle":"28"
                , "Latency":"7"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                  , "line":148
                }
              ]
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"kernelV1.B10"
        , "id":12
        , "start":"37"
        , "end":"45"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 35"
            , "id":539
            , "start":"37"
            , "end":"45"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_body_i_unifiedlatchblock_switch_zts8kernelv1s_c0_enter552_zts8kernelv1_6644_0gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"0"
                , "Cluster Latency":"8"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"arg_iterations"
                , "id":991
                , "start":"37"
                , "end":"38"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_iterations'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":992
                , "start":"38"
                , "end":"38"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"1"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":169
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Src"
                , "id":999
                , "start":"37"
                , "end":"38"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Source"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":169
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"arg_iterations"
                , "id":993
                , "start":"37"
                , "end":"38"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_iterations'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":994
                , "start":"38"
                , "end":"39"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"1"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":169
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"arg_iterations"
                , "id":995
                , "start":"37"
                , "end":"39"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_iterations'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"2"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":996
                , "start":"39"
                , "end":"40"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":169
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":997
                , "start":"40"
                , "end":"40"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Integer Add"
                    , "Constant Operand":"-1 (0xFFFFFFFFFFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":169
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":998
                , "start":"41"
                , "end":"41"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"65-bit Integer Add"
                    , "Constant Operand":"-1 (0x1FFFFFFFFFFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":169
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Src"
                , "id":1000
                , "start":"37"
                , "end":"41"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Source"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"4"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":169
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":989
                , "start":"41"
                , "end":"45"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"8"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
        ]
      }
      , {
        "name":"kernelV1.B3"
        , "id":5
        , "start":"45"
        , "end":"896"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 2"
            , "id":18
            , "start":"45"
            , "end":"54"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_body14_i_zts8kernelv1s_c0_enter3497_zts8kernelv1_1137_1gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"0"
                , "Cluster Latency":"9"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"Global variable"
                , "id":726
                , "start":"49"
                , "end":"49"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Global variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":169
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"<<"
                , "id":727
                , "start":"49"
                , "end":"50"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Left Shift"
                    , "Constant Operand":"4 (0x4)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                      , "line":522
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Global variable"
                , "id":734
                , "start":"49"
                , "end":"50"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Global variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"32"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":169
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":735
                , "start":"50"
                , "end":"50"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":169
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":722
                , "start":"49"
                , "end":"50"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"16"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":169
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":723
                , "start":"50"
                , "end":"50"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"16-bit Integer Add"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":169
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":724
                , "start":"49"
                , "end":"49"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":169
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":725
                , "start":"49"
                , "end":"50"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"65-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":169
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":733
                , "start":"50"
                , "end":"50"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"65-bit Integer Add"
                    , "Constant Operand":"-1 (0x1FFFFFFFFFFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":169
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"arg_arr_d"
                , "id":728
                , "start":"45"
                , "end":"50"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_arr_d'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"5"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":729
                , "start":"50"
                , "end":"50"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"4"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":730
                , "start":"50"
                , "end":"50"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":169
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":715
                , "start":"50"
                , "end":"54"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"136"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"LD"
            , "id":20
            , "start":"54"
            , "end":"892"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Load"
                , "Width":"512 bits"
                , "LSU Style":"Burst-coalesced non-aligned"
                , "Stall-free":"No"
                , "Global Memory":"Yes"
                , "Max Fanout":"16"
                , "Start Cycle":"9"
                , "Latency":"838"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":522
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Cluster 3"
            , "id":21
            , "start":"892"
            , "end":"896"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c1_in_for_body14_i_zts8kernelv1s_c1_enter365_zts8kernelv1_1137_6gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"847"
                , "Cluster Latency":"4"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"Exit"
                , "id":739
                , "start":"892"
                , "end":"896"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"847"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"520"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"wg.limiter.enter"
            , "id":19
            , "start":"895"
            , "end":"896"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"wg.limiter.enter"
                , "Max Fanout":"1"
                , "Start Cycle":"850"
                , "Latency":"1"
              }
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"kernelV1.B5"
        , "id":7
        , "start":"896"
        , "end":"917"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 5"
            , "id":32
            , "start":"896"
            , "end":"917"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_body19_i_zts8kernelv1s_c0_enter3759_zts8kernelv1_1482_8gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"0"
                , "Cluster Latency":"21"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"'p'"
                , "id":752
                , "start":"900"
                , "end":"900"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'p'"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"32"
                    , "Max Fanout":"3"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":177
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":753
                , "start":"900"
                , "end":"900"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit And"
                    , "Constant Operand":"7 (0x7)"
                    , "Max Fanout":"8"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":759
                , "start":"900"
                , "end":"900"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"3 (0x3)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":770
                , "start":"900"
                , "end":"900"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":177
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":774
                , "start":"913"
                , "end":"913"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"32"
                    , "Max Fanout":"2"
                    , "Start Cycle":"17"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":169
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":754
                , "start":"901"
                , "end":"901"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"32"
                    , "Max Fanout":"4"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                      , "line":522
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":755
                , "start":"901"
                , "end":"901"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"224"
                    , "Max Fanout":"31"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"case"
                , "id":756
                , "start":"901"
                , "end":"902"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"case"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":757
                , "start":"901"
                , "end":"901"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"256"
                    , "Max Fanout":"31"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"case"
                , "id":758
                , "start":"901"
                , "end":"902"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"case"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"case"
                , "id":760
                , "start":"902"
                , "end":"902"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"case"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":240
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"*"
                , "id":761
                , "start":"902"
                , "end":"909"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Multiply"
                    , "Constant Operand":"1300000077 (0x4D7C6D4D)"
                    , "Max Fanout":"18"
                    , "Start Cycle":"6"
                    , "Latency":"7"
                    , "Implementation Preference":"Default DSP usage"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/../helper/helper_kernel.cpp"
                      , "line":12
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"unsigned 32-bit x unsigned 10-bit to 42-bit Integer Multiply"
                , "id":762
                , "start":"910"
                , "end":"913"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"unsigned 32-bit x unsigned 10-bit to 42-bit Integer Multiply"
                    , "Max Fanout":"18"
                    , "Start Cycle":"14"
                    , "Latency":"3"
                    , "Implementation Preference":"Default DSP usage"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/../helper/helper_kernel.cpp"
                      , "line":12
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":763
                , "start":"913"
                , "end":"913"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Logical Right Shift"
                    , "Constant Operand":"32 (0x20)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"17"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/../helper/helper_kernel.cpp"
                      , "line":12
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":778
                , "start":"913"
                , "end":"913"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"32"
                    , "Max Fanout":"2"
                    , "Start Cycle":"17"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":764
                , "start":"900"
                , "end":"900"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":169
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":745
                , "start":"913"
                , "end":"917"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"1"
                    , "Start Cycle":"17"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"1280"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
        ]
      }
      , {
        "name":"kernelV1.B6"
        , "id":8
        , "start":"917"
        , "end":"974"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"FFwd Dest"
            , "id":63
            , "start":"919"
            , "end":"920"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"FFwd Destination"
                , "Max Fanout":"1"
                , "Start Cycle":"2"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                  , "line":169
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"FFwd Dest"
            , "id":62
            , "start":"919"
            , "end":"920"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"FFwd Destination"
                , "Max Fanout":"1"
                , "Start Cycle":"2"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                  , "line":169
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"FFwd Dest"
            , "id":61
            , "start":"919"
            , "end":"920"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"FFwd Destination"
                , "Max Fanout":"1"
                , "Start Cycle":"2"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                  , "line":169
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"FFwd Dest"
            , "id":60
            , "start":"919"
            , "end":"920"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"FFwd Destination"
                , "Max Fanout":"1"
                , "Start Cycle":"2"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                  , "line":169
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"FFwd Dest"
            , "id":59
            , "start":"919"
            , "end":"920"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"FFwd Destination"
                , "Max Fanout":"1"
                , "Start Cycle":"2"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                  , "line":169
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"FFwd Dest"
            , "id":58
            , "start":"919"
            , "end":"920"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"FFwd Destination"
                , "Max Fanout":"1"
                , "Start Cycle":"2"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                  , "line":169
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"FFwd Dest"
            , "id":57
            , "start":"919"
            , "end":"920"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"FFwd Destination"
                , "Max Fanout":"1"
                , "Start Cycle":"2"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                  , "line":169
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"FFwd Dest"
            , "id":56
            , "start":"919"
            , "end":"920"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"FFwd Destination"
                , "Max Fanout":"1"
                , "Start Cycle":"2"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                  , "line":169
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"FFwd Dest"
            , "id":55
            , "start":"919"
            , "end":"920"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"FFwd Destination"
                , "Max Fanout":"1"
                , "Start Cycle":"2"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                  , "line":169
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"FFwd Dest"
            , "id":54
            , "start":"919"
            , "end":"920"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"FFwd Destination"
                , "Max Fanout":"1"
                , "Start Cycle":"2"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                  , "line":169
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"FFwd Dest"
            , "id":53
            , "start":"919"
            , "end":"920"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"FFwd Destination"
                , "Max Fanout":"1"
                , "Start Cycle":"2"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                  , "line":169
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"FFwd Dest"
            , "id":52
            , "start":"919"
            , "end":"920"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"FFwd Destination"
                , "Max Fanout":"1"
                , "Start Cycle":"2"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                  , "line":169
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"FFwd Dest"
            , "id":51
            , "start":"919"
            , "end":"920"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"FFwd Destination"
                , "Max Fanout":"1"
                , "Start Cycle":"2"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                  , "line":169
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"FFwd Dest"
            , "id":50
            , "start":"919"
            , "end":"920"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"FFwd Destination"
                , "Max Fanout":"1"
                , "Start Cycle":"2"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                  , "line":169
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"FFwd Dest"
            , "id":49
            , "start":"919"
            , "end":"920"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"FFwd Destination"
                , "Max Fanout":"1"
                , "Start Cycle":"2"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                  , "line":169
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"FFwd Dest"
            , "id":48
            , "start":"919"
            , "end":"920"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"FFwd Destination"
                , "Max Fanout":"1"
                , "Start Cycle":"2"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                  , "line":169
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"FFwd Dest"
            , "id":47
            , "start":"919"
            , "end":"920"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"FFwd Destination"
                , "Max Fanout":"1"
                , "Start Cycle":"2"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                  , "line":169
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"FFwd Dest"
            , "id":46
            , "start":"919"
            , "end":"920"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"FFwd Destination"
                , "Max Fanout":"1"
                , "Start Cycle":"2"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                  , "line":169
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"FFwd Dest"
            , "id":45
            , "start":"919"
            , "end":"920"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"FFwd Destination"
                , "Max Fanout":"1"
                , "Start Cycle":"2"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                  , "line":169
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"countVec"
            , "id":90
            , "start":"934"
            , "end":"935"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"countVec"
                , "Max Fanout":"11"
                , "Start Cycle":"17"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":251
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"hashVec"
            , "id":89
            , "start":"919"
            , "end":"920"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"hashVec"
                , "Max Fanout":"16"
                , "Start Cycle":"2"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                  , "line":240
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"'hash_key'"
            , "id":65
            , "start":"919"
            , "end":"920"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"'hash_key'"
                , "Max Fanout":"17"
                , "Start Cycle":"2"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                  , "line":183
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Cluster 6"
            , "id":87
            , "start":"920"
            , "end":"935"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c3_in_while_cond_i_zts8kernelv1s_c3_enter10_zts8kernelv1_1828_52"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"3"
                , "Cluster Latency":"15"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"Ptr. Comp."
                , "id":782
                , "start":"920"
                , "end":"931"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"11"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":780
                , "start":"931"
                , "end":"935"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"14"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"72"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"Ptr. Comp."
            , "id":86
            , "start":"920"
            , "end":"920"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Pointer Computation"
                , "Max Fanout":"34"
                , "Start Cycle":"3"
                , "Latency":"0"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"LD"
            , "id":122
            , "start":"920"
            , "end":"928"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Load"
                , "Width":"32 bits"
                , "LSU Style":"Pipelined"
                , "Stall-free":"No"
                , "Global Memory":"No"
                , "Max Fanout":"2"
                , "Start Cycle":"3"
                , "Latency":"8"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":168
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":154
            , "start":"928"
            , "end":"929"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"1"
                , "Start Cycle":"11"
                , "Latency":"1"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"+"
            , "id":67
            , "start":"925"
            , "end":"925"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Add"
                , "Constant Operand":"-803 (0xFFFFFCDD)"
                , "Max Fanout":"1"
                , "Start Cycle":"8"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                  , "line":190
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":84
            , "start":"926"
            , "end":"927"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"1"
                , "Start Cycle":"9"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                  , "line":191
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":91
            , "start":"927"
            , "end":"928"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"15"
                , "Start Cycle":"10"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                  , "line":191
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":123
            , "start":"928"
            , "end":"929"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"2"
                , "Start Cycle":"11"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":570
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":186
            , "start":"929"
            , "end":"929"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"12"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":203
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Xor"
            , "id":217
            , "start":"935"
            , "end":"935"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Xor"
                , "Constant Operand":"1 (0x1)"
                , "Max Fanout":"1"
                , "Start Cycle":"18"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":452
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":124
            , "start":"928"
            , "end":"929"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"2"
                , "Start Cycle":"11"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":570
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":125
            , "start":"928"
            , "end":"929"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"2"
                , "Start Cycle":"11"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":570
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":126
            , "start":"928"
            , "end":"929"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"2"
                , "Start Cycle":"11"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":570
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":127
            , "start":"928"
            , "end":"929"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"2"
                , "Start Cycle":"11"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":570
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":128
            , "start":"928"
            , "end":"929"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"2"
                , "Start Cycle":"11"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":570
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":129
            , "start":"928"
            , "end":"929"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"2"
                , "Start Cycle":"11"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":570
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":130
            , "start":"928"
            , "end":"929"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"2"
                , "Start Cycle":"11"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":570
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":131
            , "start":"928"
            , "end":"929"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"2"
                , "Start Cycle":"11"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":570
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":132
            , "start":"928"
            , "end":"929"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"2"
                , "Start Cycle":"11"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":570
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":133
            , "start":"928"
            , "end":"929"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"2"
                , "Start Cycle":"11"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":570
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":134
            , "start":"928"
            , "end":"929"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"2"
                , "Start Cycle":"11"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":570
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":135
            , "start":"928"
            , "end":"929"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"2"
                , "Start Cycle":"11"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":570
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":136
            , "start":"928"
            , "end":"929"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"2"
                , "Start Cycle":"11"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":570
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":137
            , "start":"928"
            , "end":"929"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"2"
                , "Start Cycle":"11"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":570
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":85
            , "start":"927"
            , "end":"928"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"2"
                , "Start Cycle":"10"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":570
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"+"
            , "id":68
            , "start":"920"
            , "end":"920"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Add"
                , "Constant Operand":"1 (0x1)"
                , "Max Fanout":"1"
                , "Start Cycle":"3"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":168
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Cluster 7"
            , "id":93
            , "start":"920"
            , "end":"946"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c4_in_while_cond_i_zts8kernelv1s_c4_enter_zts8kernelv1_1828_75"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"3"
                , "Cluster Latency":"26"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"Ptr. Comp."
                , "id":785
                , "start":"920"
                , "end":"942"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"22"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":783
                , "start":"942"
                , "end":"946"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"25"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"72"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"Ptr. Comp."
            , "id":92
            , "start":"920"
            , "end":"920"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Pointer Computation"
                , "Max Fanout":"34"
                , "Start Cycle":"3"
                , "Latency":"0"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"LD"
            , "id":138
            , "start":"920"
            , "end":"928"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Load"
                , "Width":"32 bits"
                , "LSU Style":"Pipelined"
                , "Stall-free":"No"
                , "Global Memory":"No"
                , "Max Fanout":"2"
                , "Start Cycle":"3"
                , "Latency":"8"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":168
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":156
            , "start":"928"
            , "end":"929"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"1"
                , "Start Cycle":"11"
                , "Latency":"1"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":188
            , "start":"929"
            , "end":"929"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"12"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":203
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":219
            , "start":"929"
            , "end":"929"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"2"
                , "Start Cycle":"12"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":273
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Xor"
            , "id":235
            , "start":"930"
            , "end":"930"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Xor"
                , "Constant Operand":"1 (0x1)"
                , "Max Fanout":"1"
                , "Start Cycle":"13"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":273
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"+"
            , "id":69
            , "start":"920"
            , "end":"920"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Add"
                , "Constant Operand":"2 (0x2)"
                , "Max Fanout":"1"
                , "Start Cycle":"3"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":168
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Cluster 8"
            , "id":95
            , "start":"920"
            , "end":"946"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c5_in_while_cond_i_zts8kernelv1s_c5_enter_zts8kernelv1_1828_79"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"3"
                , "Cluster Latency":"26"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"Ptr. Comp."
                , "id":788
                , "start":"920"
                , "end":"942"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"22"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":786
                , "start":"942"
                , "end":"946"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"25"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"72"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"Ptr. Comp."
            , "id":94
            , "start":"920"
            , "end":"920"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Pointer Computation"
                , "Max Fanout":"34"
                , "Start Cycle":"3"
                , "Latency":"0"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"LD"
            , "id":139
            , "start":"920"
            , "end":"928"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Load"
                , "Width":"32 bits"
                , "LSU Style":"Pipelined"
                , "Stall-free":"No"
                , "Global Memory":"No"
                , "Max Fanout":"2"
                , "Start Cycle":"3"
                , "Latency":"8"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":168
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":158
            , "start":"928"
            , "end":"929"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"1"
                , "Start Cycle":"11"
                , "Latency":"1"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":190
            , "start":"929"
            , "end":"929"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"12"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":203
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":234
            , "start":"929"
            , "end":"930"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"2"
                , "Start Cycle":"12"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":273
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Xor"
            , "id":243
            , "start":"930"
            , "end":"930"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Xor"
                , "Constant Operand":"1 (0x1)"
                , "Max Fanout":"2"
                , "Start Cycle":"13"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":273
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":250
            , "start":"930"
            , "end":"930"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"1"
                , "Start Cycle":"13"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":273
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"+"
            , "id":70
            , "start":"920"
            , "end":"920"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Add"
                , "Constant Operand":"3 (0x3)"
                , "Max Fanout":"1"
                , "Start Cycle":"3"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":168
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Cluster 9"
            , "id":97
            , "start":"920"
            , "end":"946"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c6_in_while_cond_i_zts8kernelv1s_c6_enter_zts8kernelv1_1828_83"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"3"
                , "Cluster Latency":"26"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"Ptr. Comp."
                , "id":791
                , "start":"920"
                , "end":"942"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"22"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":789
                , "start":"942"
                , "end":"946"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"25"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"72"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"Ptr. Comp."
            , "id":96
            , "start":"920"
            , "end":"920"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Pointer Computation"
                , "Max Fanout":"34"
                , "Start Cycle":"3"
                , "Latency":"0"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"LD"
            , "id":140
            , "start":"920"
            , "end":"928"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Load"
                , "Width":"32 bits"
                , "LSU Style":"Pipelined"
                , "Stall-free":"No"
                , "Global Memory":"No"
                , "Max Fanout":"2"
                , "Start Cycle":"3"
                , "Latency":"8"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":168
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":160
            , "start":"928"
            , "end":"929"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"1"
                , "Start Cycle":"11"
                , "Latency":"1"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":192
            , "start":"929"
            , "end":"930"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"12"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":203
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":242
            , "start":"930"
            , "end":"930"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"3"
                , "Start Cycle":"13"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":273
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":248
            , "start":"932"
            , "end":"932"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"15"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":452
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Xor"
            , "id":249
            , "start":"930"
            , "end":"930"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Xor"
                , "Constant Operand":"1 (0x1)"
                , "Max Fanout":"2"
                , "Start Cycle":"13"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":273
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":254
            , "start":"930"
            , "end":"931"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"1"
                , "Start Cycle":"13"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":273
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":255
            , "start":"930"
            , "end":"931"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"1"
                , "Start Cycle":"13"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":273
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"+"
            , "id":71
            , "start":"920"
            , "end":"920"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Add"
                , "Constant Operand":"4 (0x4)"
                , "Max Fanout":"1"
                , "Start Cycle":"3"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":168
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Cluster 10"
            , "id":99
            , "start":"920"
            , "end":"950"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c7_in_while_cond_i_zts8kernelv1s_c7_enter_zts8kernelv1_1828_87"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"3"
                , "Cluster Latency":"30"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"Ptr. Comp."
                , "id":794
                , "start":"920"
                , "end":"946"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"26"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":792
                , "start":"946"
                , "end":"950"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"29"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"72"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"Ptr. Comp."
            , "id":98
            , "start":"920"
            , "end":"920"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Pointer Computation"
                , "Max Fanout":"34"
                , "Start Cycle":"3"
                , "Latency":"0"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"LD"
            , "id":141
            , "start":"920"
            , "end":"928"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Load"
                , "Width":"32 bits"
                , "LSU Style":"Pipelined"
                , "Stall-free":"No"
                , "Global Memory":"No"
                , "Max Fanout":"2"
                , "Start Cycle":"3"
                , "Latency":"8"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":168
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":162
            , "start":"928"
            , "end":"929"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"1"
                , "Start Cycle":"11"
                , "Latency":"1"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":194
            , "start":"929"
            , "end":"930"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"12"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":203
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":247
            , "start":"930"
            , "end":"930"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"2"
                , "Start Cycle":"13"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":273
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Xor"
            , "id":253
            , "start":"931"
            , "end":"931"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Xor"
                , "Constant Operand":"1 (0x1)"
                , "Max Fanout":"2"
                , "Start Cycle":"14"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":273
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":262
            , "start":"931"
            , "end":"931"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"1"
                , "Start Cycle":"14"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":273
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":263
            , "start":"931"
            , "end":"931"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"1"
                , "Start Cycle":"14"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":273
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"+"
            , "id":72
            , "start":"920"
            , "end":"920"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Add"
                , "Constant Operand":"5 (0x5)"
                , "Max Fanout":"1"
                , "Start Cycle":"3"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":168
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Cluster 11"
            , "id":101
            , "start":"920"
            , "end":"950"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c8_in_while_cond_i_zts8kernelv1s_c8_enter_zts8kernelv1_1828_91"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"3"
                , "Cluster Latency":"30"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"Ptr. Comp."
                , "id":797
                , "start":"920"
                , "end":"946"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"26"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":795
                , "start":"946"
                , "end":"950"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"29"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"72"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"Ptr. Comp."
            , "id":100
            , "start":"920"
            , "end":"920"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Pointer Computation"
                , "Max Fanout":"34"
                , "Start Cycle":"3"
                , "Latency":"0"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"LD"
            , "id":142
            , "start":"920"
            , "end":"928"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Load"
                , "Width":"32 bits"
                , "LSU Style":"Pipelined"
                , "Stall-free":"No"
                , "Global Memory":"No"
                , "Max Fanout":"2"
                , "Start Cycle":"3"
                , "Latency":"8"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":168
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":164
            , "start":"928"
            , "end":"929"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"1"
                , "Start Cycle":"11"
                , "Latency":"1"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":196
            , "start":"929"
            , "end":"930"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"12"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":203
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":252
            , "start":"930"
            , "end":"931"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"3"
                , "Start Cycle":"13"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":273
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":260
            , "start":"932"
            , "end":"932"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"15"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":452
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":268
            , "start":"932"
            , "end":"932"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"15"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":452
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Xor"
            , "id":261
            , "start":"931"
            , "end":"931"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Xor"
                , "Constant Operand":"1 (0x1)"
                , "Max Fanout":"2"
                , "Start Cycle":"14"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":273
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":269
            , "start":"931"
            , "end":"931"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"1"
                , "Start Cycle":"14"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":273
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":270
            , "start":"931"
            , "end":"931"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"1"
                , "Start Cycle":"14"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":273
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"+"
            , "id":73
            , "start":"920"
            , "end":"920"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Add"
                , "Constant Operand":"6 (0x6)"
                , "Max Fanout":"1"
                , "Start Cycle":"3"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":168
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Cluster 12"
            , "id":103
            , "start":"920"
            , "end":"950"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c9_in_while_cond_i_zts8kernelv1s_c9_enter_zts8kernelv1_1828_95"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"3"
                , "Cluster Latency":"30"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"Ptr. Comp."
                , "id":800
                , "start":"920"
                , "end":"946"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"26"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":798
                , "start":"946"
                , "end":"950"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"29"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"72"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"Ptr. Comp."
            , "id":102
            , "start":"920"
            , "end":"920"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Pointer Computation"
                , "Max Fanout":"34"
                , "Start Cycle":"3"
                , "Latency":"0"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"LD"
            , "id":143
            , "start":"920"
            , "end":"928"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Load"
                , "Width":"32 bits"
                , "LSU Style":"Pipelined"
                , "Stall-free":"No"
                , "Global Memory":"No"
                , "Max Fanout":"2"
                , "Start Cycle":"3"
                , "Latency":"8"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":168
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":166
            , "start":"928"
            , "end":"929"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"1"
                , "Start Cycle":"11"
                , "Latency":"1"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":198
            , "start":"929"
            , "end":"930"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"12"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":203
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":259
            , "start":"931"
            , "end":"931"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"3"
                , "Start Cycle":"14"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":273
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Xor"
            , "id":267
            , "start":"931"
            , "end":"931"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Xor"
                , "Constant Operand":"1 (0x1)"
                , "Max Fanout":"2"
                , "Start Cycle":"14"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":273
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":291
            , "start":"931"
            , "end":"932"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"1"
                , "Start Cycle":"14"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":273
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":292
            , "start":"931"
            , "end":"932"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"1"
                , "Start Cycle":"14"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":273
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"+"
            , "id":74
            , "start":"920"
            , "end":"920"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Add"
                , "Constant Operand":"7 (0x7)"
                , "Max Fanout":"1"
                , "Start Cycle":"3"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":168
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Cluster 13"
            , "id":105
            , "start":"920"
            , "end":"950"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c10_in_while_cond_i_zts8kernelv1s_c10_enter_zts8kernelv1_1828_99"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"3"
                , "Cluster Latency":"30"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"Ptr. Comp."
                , "id":803
                , "start":"920"
                , "end":"946"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"26"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":801
                , "start":"946"
                , "end":"950"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"29"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"72"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"Ptr. Comp."
            , "id":104
            , "start":"920"
            , "end":"920"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Pointer Computation"
                , "Max Fanout":"34"
                , "Start Cycle":"3"
                , "Latency":"0"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"LD"
            , "id":144
            , "start":"920"
            , "end":"928"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Load"
                , "Width":"32 bits"
                , "LSU Style":"Pipelined"
                , "Stall-free":"No"
                , "Global Memory":"No"
                , "Max Fanout":"2"
                , "Start Cycle":"3"
                , "Latency":"8"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":168
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":168
            , "start":"928"
            , "end":"929"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"1"
                , "Start Cycle":"11"
                , "Latency":"1"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":200
            , "start":"929"
            , "end":"930"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"12"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":203
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":266
            , "start":"931"
            , "end":"931"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"3"
                , "Start Cycle":"14"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":273
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":289
            , "start":"932"
            , "end":"932"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"15"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":452
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Xor"
            , "id":290
            , "start":"932"
            , "end":"932"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Xor"
                , "Constant Operand":"1 (0x1)"
                , "Max Fanout":"2"
                , "Start Cycle":"15"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":273
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":313
            , "start":"932"
            , "end":"932"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"1"
                , "Start Cycle":"15"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":452
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":314
            , "start":"932"
            , "end":"932"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"1"
                , "Start Cycle":"15"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":452
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"+"
            , "id":75
            , "start":"920"
            , "end":"920"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Add"
                , "Constant Operand":"8 (0x8)"
                , "Max Fanout":"1"
                , "Start Cycle":"3"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":168
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Cluster 14"
            , "id":107
            , "start":"920"
            , "end":"950"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c11_in_while_cond_i_zts8kernelv1s_c11_enter_zts8kernelv1_1828_103"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"3"
                , "Cluster Latency":"30"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"Ptr. Comp."
                , "id":806
                , "start":"920"
                , "end":"946"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"26"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":804
                , "start":"946"
                , "end":"950"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"29"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"72"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"Ptr. Comp."
            , "id":106
            , "start":"920"
            , "end":"920"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Pointer Computation"
                , "Max Fanout":"34"
                , "Start Cycle":"3"
                , "Latency":"0"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"LD"
            , "id":145
            , "start":"920"
            , "end":"928"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Load"
                , "Width":"32 bits"
                , "LSU Style":"Pipelined"
                , "Stall-free":"No"
                , "Global Memory":"No"
                , "Max Fanout":"2"
                , "Start Cycle":"3"
                , "Latency":"8"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":168
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":170
            , "start":"928"
            , "end":"929"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"1"
                , "Start Cycle":"11"
                , "Latency":"1"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":202
            , "start":"929"
            , "end":"930"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"12"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":203
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":288
            , "start":"931"
            , "end":"932"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"4"
                , "Start Cycle":"14"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":452
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Xor"
            , "id":312
            , "start":"932"
            , "end":"932"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Xor"
                , "Constant Operand":"1 (0x1)"
                , "Max Fanout":"2"
                , "Start Cycle":"15"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":452
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":321
            , "start":"932"
            , "end":"932"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"1"
                , "Start Cycle":"15"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":452
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":322
            , "start":"932"
            , "end":"932"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"1"
                , "Start Cycle":"15"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":452
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"And"
            , "id":311
            , "start":"932"
            , "end":"932"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit And"
                , "Max Fanout":"1"
                , "Start Cycle":"15"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":452
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"+"
            , "id":76
            , "start":"920"
            , "end":"920"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Add"
                , "Constant Operand":"9 (0x9)"
                , "Max Fanout":"1"
                , "Start Cycle":"3"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":168
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Cluster 15"
            , "id":109
            , "start":"920"
            , "end":"950"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c12_in_while_cond_i_zts8kernelv1s_c12_enter_zts8kernelv1_1828_107"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"3"
                , "Cluster Latency":"30"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"Ptr. Comp."
                , "id":809
                , "start":"920"
                , "end":"946"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"26"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":807
                , "start":"946"
                , "end":"950"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"29"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"72"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"Ptr. Comp."
            , "id":108
            , "start":"920"
            , "end":"920"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Pointer Computation"
                , "Max Fanout":"34"
                , "Start Cycle":"3"
                , "Latency":"0"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"LD"
            , "id":146
            , "start":"920"
            , "end":"928"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Load"
                , "Width":"32 bits"
                , "LSU Style":"Pipelined"
                , "Stall-free":"No"
                , "Global Memory":"No"
                , "Max Fanout":"2"
                , "Start Cycle":"3"
                , "Latency":"8"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":168
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":172
            , "start":"928"
            , "end":"929"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"1"
                , "Start Cycle":"11"
                , "Latency":"1"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":204
            , "start":"929"
            , "end":"930"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"12"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":203
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":310
            , "start":"932"
            , "end":"932"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"3"
                , "Start Cycle":"15"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":452
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":319
            , "start":"932"
            , "end":"932"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"15"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":452
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":330
            , "start":"932"
            , "end":"932"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"15"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":452
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":338
            , "start":"932"
            , "end":"934"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"15"
                , "Latency":"2"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":452
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Xor"
            , "id":320
            , "start":"932"
            , "end":"932"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Xor"
                , "Constant Operand":"1 (0x1)"
                , "Max Fanout":"2"
                , "Start Cycle":"15"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":452
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":331
            , "start":"932"
            , "end":"933"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"1"
                , "Start Cycle":"15"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":452
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":332
            , "start":"932"
            , "end":"933"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"1"
                , "Start Cycle":"15"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":452
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":224
            , "start":"930"
            , "end":"930"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"1"
                , "Start Cycle":"13"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":273
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"+"
            , "id":77
            , "start":"920"
            , "end":"920"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Add"
                , "Constant Operand":"10 (0xA)"
                , "Max Fanout":"1"
                , "Start Cycle":"3"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":168
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Cluster 16"
            , "id":111
            , "start":"920"
            , "end":"950"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c13_in_while_cond_i_zts8kernelv1s_c13_enter_zts8kernelv1_1828_111"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"3"
                , "Cluster Latency":"30"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"Ptr. Comp."
                , "id":812
                , "start":"920"
                , "end":"946"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"26"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":810
                , "start":"946"
                , "end":"950"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"29"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"72"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"Ptr. Comp."
            , "id":110
            , "start":"920"
            , "end":"920"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Pointer Computation"
                , "Max Fanout":"34"
                , "Start Cycle":"3"
                , "Latency":"0"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"LD"
            , "id":147
            , "start":"920"
            , "end":"928"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Load"
                , "Width":"32 bits"
                , "LSU Style":"Pipelined"
                , "Stall-free":"No"
                , "Global Memory":"No"
                , "Max Fanout":"2"
                , "Start Cycle":"3"
                , "Latency":"8"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":168
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":174
            , "start":"928"
            , "end":"929"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"1"
                , "Start Cycle":"11"
                , "Latency":"1"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":206
            , "start":"929"
            , "end":"930"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"12"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":203
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":318
            , "start":"932"
            , "end":"932"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"2"
                , "Start Cycle":"15"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":452
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Xor"
            , "id":329
            , "start":"933"
            , "end":"933"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Xor"
                , "Constant Operand":"1 (0x1)"
                , "Max Fanout":"2"
                , "Start Cycle":"16"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":452
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":339
            , "start":"933"
            , "end":"933"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"1"
                , "Start Cycle":"16"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":452
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"+"
            , "id":78
            , "start":"920"
            , "end":"920"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Add"
                , "Constant Operand":"11 (0xB)"
                , "Max Fanout":"1"
                , "Start Cycle":"3"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":168
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Cluster 17"
            , "id":113
            , "start":"920"
            , "end":"950"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c14_in_while_cond_i_zts8kernelv1s_c14_enter_zts8kernelv1_1828_115"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"3"
                , "Cluster Latency":"30"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"Ptr. Comp."
                , "id":815
                , "start":"920"
                , "end":"946"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"26"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":813
                , "start":"946"
                , "end":"950"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"29"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"72"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"Ptr. Comp."
            , "id":112
            , "start":"920"
            , "end":"920"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Pointer Computation"
                , "Max Fanout":"34"
                , "Start Cycle":"3"
                , "Latency":"0"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"LD"
            , "id":148
            , "start":"920"
            , "end":"928"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Load"
                , "Width":"32 bits"
                , "LSU Style":"Pipelined"
                , "Stall-free":"No"
                , "Global Memory":"No"
                , "Max Fanout":"2"
                , "Start Cycle":"3"
                , "Latency":"8"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":168
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":176
            , "start":"928"
            , "end":"929"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"1"
                , "Start Cycle":"11"
                , "Latency":"1"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":208
            , "start":"929"
            , "end":"930"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"12"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":203
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":328
            , "start":"932"
            , "end":"933"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"3"
                , "Start Cycle":"15"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":452
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":336
            , "start":"933"
            , "end":"933"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"16"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":452
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Xor"
            , "id":337
            , "start":"933"
            , "end":"933"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Xor"
                , "Constant Operand":"1 (0x1)"
                , "Max Fanout":"2"
                , "Start Cycle":"16"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":452
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":346
            , "start":"933"
            , "end":"933"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"1"
                , "Start Cycle":"16"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":452
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":347
            , "start":"933"
            , "end":"934"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"1"
                , "Start Cycle":"16"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":452
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":226
            , "start":"930"
            , "end":"930"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"1"
                , "Start Cycle":"13"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":273
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":239
            , "start":"930"
            , "end":"930"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"1"
                , "Start Cycle":"13"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":273
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"+"
            , "id":79
            , "start":"920"
            , "end":"920"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Add"
                , "Constant Operand":"12 (0xC)"
                , "Max Fanout":"1"
                , "Start Cycle":"3"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":168
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Cluster 18"
            , "id":115
            , "start":"920"
            , "end":"950"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c15_in_while_cond_i_zts8kernelv1s_c15_enter_zts8kernelv1_1828_119"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"3"
                , "Cluster Latency":"30"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"Ptr. Comp."
                , "id":818
                , "start":"920"
                , "end":"946"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"26"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":816
                , "start":"946"
                , "end":"950"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"29"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"72"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"Ptr. Comp."
            , "id":114
            , "start":"920"
            , "end":"920"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Pointer Computation"
                , "Max Fanout":"34"
                , "Start Cycle":"3"
                , "Latency":"0"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"LD"
            , "id":149
            , "start":"920"
            , "end":"928"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Load"
                , "Width":"32 bits"
                , "LSU Style":"Pipelined"
                , "Stall-free":"No"
                , "Global Memory":"No"
                , "Max Fanout":"2"
                , "Start Cycle":"3"
                , "Latency":"8"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":168
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":178
            , "start":"928"
            , "end":"929"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"1"
                , "Start Cycle":"11"
                , "Latency":"1"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":210
            , "start":"929"
            , "end":"930"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"12"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":203
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":335
            , "start":"933"
            , "end":"933"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"4"
                , "Start Cycle":"16"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":452
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Xor"
            , "id":343
            , "start":"933"
            , "end":"933"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Xor"
                , "Constant Operand":"1 (0x1)"
                , "Max Fanout":"2"
                , "Start Cycle":"16"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":452
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":352
            , "start":"934"
            , "end":"935"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"1"
                , "Start Cycle":"17"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":452
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"And"
            , "id":351
            , "start":"933"
            , "end":"933"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit And"
                , "Max Fanout":"1"
                , "Start Cycle":"16"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":452
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"And"
            , "id":344
            , "start":"933"
            , "end":"933"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit And"
                , "Max Fanout":"1"
                , "Start Cycle":"16"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":452
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"And"
            , "id":350
            , "start":"933"
            , "end":"934"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit And"
                , "Max Fanout":"1"
                , "Start Cycle":"16"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":452
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"+"
            , "id":80
            , "start":"920"
            , "end":"920"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Add"
                , "Constant Operand":"13 (0xD)"
                , "Max Fanout":"1"
                , "Start Cycle":"3"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":168
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Cluster 19"
            , "id":117
            , "start":"920"
            , "end":"950"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c16_in_while_cond_i_zts8kernelv1s_c16_enter_zts8kernelv1_1828_123"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"3"
                , "Cluster Latency":"30"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"Ptr. Comp."
                , "id":821
                , "start":"920"
                , "end":"946"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"26"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":819
                , "start":"946"
                , "end":"950"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"29"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"72"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"Ptr. Comp."
            , "id":116
            , "start":"920"
            , "end":"920"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Pointer Computation"
                , "Max Fanout":"34"
                , "Start Cycle":"3"
                , "Latency":"0"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"LD"
            , "id":150
            , "start":"920"
            , "end":"928"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Load"
                , "Width":"32 bits"
                , "LSU Style":"Pipelined"
                , "Stall-free":"No"
                , "Global Memory":"No"
                , "Max Fanout":"2"
                , "Start Cycle":"3"
                , "Latency":"8"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":168
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":180
            , "start":"928"
            , "end":"929"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"1"
                , "Start Cycle":"11"
                , "Latency":"1"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":212
            , "start":"929"
            , "end":"930"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"12"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":203
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":229
            , "start":"933"
            , "end":"933"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"16"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":452
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":345
            , "start":"933"
            , "end":"934"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"16"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":452
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":228
            , "start":"930"
            , "end":"930"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"1"
                , "Start Cycle":"13"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":273
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"+"
            , "id":81
            , "start":"920"
            , "end":"920"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Add"
                , "Constant Operand":"14 (0xE)"
                , "Max Fanout":"1"
                , "Start Cycle":"3"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":168
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Cluster 20"
            , "id":119
            , "start":"920"
            , "end":"950"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c17_in_while_cond_i_zts8kernelv1s_c17_enter_zts8kernelv1_1828_127"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"3"
                , "Cluster Latency":"30"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"Ptr. Comp."
                , "id":824
                , "start":"920"
                , "end":"946"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"26"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":822
                , "start":"946"
                , "end":"950"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"29"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"72"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"Ptr. Comp."
            , "id":118
            , "start":"920"
            , "end":"920"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Pointer Computation"
                , "Max Fanout":"34"
                , "Start Cycle":"3"
                , "Latency":"0"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"LD"
            , "id":151
            , "start":"920"
            , "end":"928"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Load"
                , "Width":"32 bits"
                , "LSU Style":"Pipelined"
                , "Stall-free":"No"
                , "Global Memory":"No"
                , "Max Fanout":"2"
                , "Start Cycle":"3"
                , "Latency":"8"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":168
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":182
            , "start":"928"
            , "end":"929"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"1"
                , "Start Cycle":"11"
                , "Latency":"1"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":214
            , "start":"929"
            , "end":"930"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"12"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":203
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":230
            , "start":"933"
            , "end":"933"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"1"
                , "Start Cycle":"16"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":203
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"And"
            , "id":349
            , "start":"933"
            , "end":"933"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit And"
                , "Max Fanout":"1"
                , "Start Cycle":"16"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":203
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":353
            , "start":"933"
            , "end":"934"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"1"
                , "Start Cycle":"16"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":452
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"+"
            , "id":82
            , "start":"920"
            , "end":"920"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Add"
                , "Constant Operand":"15 (0xF)"
                , "Max Fanout":"1"
                , "Start Cycle":"3"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":168
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Cluster 21"
            , "id":121
            , "start":"920"
            , "end":"946"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c18_in_while_cond_i_zts8kernelv1s_c18_enter_zts8kernelv1_1828_131"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"3"
                , "Cluster Latency":"26"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"Ptr. Comp."
                , "id":827
                , "start":"920"
                , "end":"942"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"22"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":825
                , "start":"942"
                , "end":"946"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"25"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"72"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"Ptr. Comp."
            , "id":120
            , "start":"920"
            , "end":"920"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Pointer Computation"
                , "Max Fanout":"34"
                , "Start Cycle":"3"
                , "Latency":"0"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"LD"
            , "id":152
            , "start":"920"
            , "end":"928"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Load"
                , "Width":"32 bits"
                , "LSU Style":"Pipelined"
                , "Stall-free":"No"
                , "Global Memory":"No"
                , "Max Fanout":"2"
                , "Start Cycle":"3"
                , "Latency":"8"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":168
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":184
            , "start":"928"
            , "end":"929"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"1"
                , "Start Cycle":"11"
                , "Latency":"1"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":216
            , "start":"929"
            , "end":"930"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"12"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":203
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":233
            , "start":"934"
            , "end":"934"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"17"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":203
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":348
            , "start":"934"
            , "end":"934"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"17"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":203
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":354
            , "start":"934"
            , "end":"934"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"17"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":452
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":355
            , "start":"934"
            , "end":"935"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"17"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":452
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":356
            , "start":"935"
            , "end":"940"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"18"
                , "Latency":"5"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":452
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"+"
            , "id":357
            , "start":"940"
            , "end":"940"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Add"
                , "Max Fanout":"1"
                , "Start Cycle":"23"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                  , "line":240
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Ptr. Comp."
            , "id":358
            , "start":"946"
            , "end":"946"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Pointer Computation"
                , "Max Fanout":"34"
                , "Start Cycle":"29"
                , "Latency":"0"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":232
            , "start":"930"
            , "end":"930"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"1"
                , "Start Cycle":"13"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":273
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":241
            , "start":"930"
            , "end":"930"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"1"
                , "Start Cycle":"13"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":273
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":246
            , "start":"930"
            , "end":"931"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"1"
                , "Start Cycle":"13"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":273
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":287
            , "start":"931"
            , "end":"932"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"14"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":273
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"+"
            , "id":83
            , "start":"938"
            , "end":"938"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Add"
                , "Constant Operand":"16 (0x10)"
                , "Max Fanout":"1"
                , "Start Cycle":"21"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                  , "line":190
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":88
            , "start":"939"
            , "end":"940"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"1"
                , "Start Cycle":"22"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                  , "line":246
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Feedback"
            , "id":66
            , "start":"918"
            , "end":"919"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"Unknown variable"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"1"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Feedback"
            , "id":64
            , "start":"918"
            , "end":"919"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"Unknown variable"
                , "Max Fanout":"17"
                , "Start Cycle":"1"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                  , "line":240
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":153
            , "start":"928"
            , "end":"929"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"1"
                , "Start Cycle":"11"
                , "Latency":"1"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":185
            , "start":"929"
            , "end":"929"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"12"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":203
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":155
            , "start":"928"
            , "end":"929"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"1"
                , "Start Cycle":"11"
                , "Latency":"1"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":187
            , "start":"929"
            , "end":"929"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"12"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":203
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":218
            , "start":"929"
            , "end":"929"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"1"
                , "Start Cycle":"12"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":273
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":157
            , "start":"928"
            , "end":"929"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"1"
                , "Start Cycle":"11"
                , "Latency":"1"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":189
            , "start":"929"
            , "end":"929"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"12"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":203
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":159
            , "start":"928"
            , "end":"929"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"1"
                , "Start Cycle":"11"
                , "Latency":"1"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":191
            , "start":"929"
            , "end":"929"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"12"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":203
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":220
            , "start":"929"
            , "end":"929"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"1"
                , "Start Cycle":"12"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":273
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":236
            , "start":"929"
            , "end":"930"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"1"
                , "Start Cycle":"12"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":273
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":161
            , "start":"928"
            , "end":"929"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"1"
                , "Start Cycle":"11"
                , "Latency":"1"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":193
            , "start":"929"
            , "end":"929"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"12"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":203
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":163
            , "start":"928"
            , "end":"929"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"1"
                , "Start Cycle":"11"
                , "Latency":"1"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":195
            , "start":"929"
            , "end":"929"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"12"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":203
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":221
            , "start":"929"
            , "end":"929"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"1"
                , "Start Cycle":"12"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":273
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":165
            , "start":"928"
            , "end":"929"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"1"
                , "Start Cycle":"11"
                , "Latency":"1"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":197
            , "start":"929"
            , "end":"929"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"12"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":203
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":167
            , "start":"928"
            , "end":"929"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"1"
                , "Start Cycle":"11"
                , "Latency":"1"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":199
            , "start":"929"
            , "end":"929"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"12"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":203
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":222
            , "start":"929"
            , "end":"929"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"1"
                , "Start Cycle":"12"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":273
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":237
            , "start":"929"
            , "end":"930"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"1"
                , "Start Cycle":"12"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":273
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":244
            , "start":"930"
            , "end":"930"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"1"
                , "Start Cycle":"13"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":273
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":169
            , "start":"928"
            , "end":"929"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"1"
                , "Start Cycle":"11"
                , "Latency":"1"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":201
            , "start":"929"
            , "end":"929"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"12"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":203
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":171
            , "start":"928"
            , "end":"929"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"1"
                , "Start Cycle":"11"
                , "Latency":"1"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":203
            , "start":"929"
            , "end":"929"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"12"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":203
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":223
            , "start":"929"
            , "end":"929"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"1"
                , "Start Cycle":"12"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":273
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":173
            , "start":"928"
            , "end":"929"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"1"
                , "Start Cycle":"11"
                , "Latency":"1"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":205
            , "start":"929"
            , "end":"929"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"12"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":203
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":175
            , "start":"928"
            , "end":"929"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"1"
                , "Start Cycle":"11"
                , "Latency":"1"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":207
            , "start":"929"
            , "end":"929"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"12"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":203
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":225
            , "start":"929"
            , "end":"929"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"1"
                , "Start Cycle":"12"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":273
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":238
            , "start":"929"
            , "end":"930"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"1"
                , "Start Cycle":"12"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":273
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":177
            , "start":"928"
            , "end":"929"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"1"
                , "Start Cycle":"11"
                , "Latency":"1"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":209
            , "start":"929"
            , "end":"929"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"12"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":203
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":179
            , "start":"928"
            , "end":"929"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"1"
                , "Start Cycle":"11"
                , "Latency":"1"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":211
            , "start":"929"
            , "end":"929"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"12"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":203
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":227
            , "start":"929"
            , "end":"929"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"1"
                , "Start Cycle":"12"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":273
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":181
            , "start":"928"
            , "end":"929"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"1"
                , "Start Cycle":"11"
                , "Latency":"1"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":213
            , "start":"929"
            , "end":"929"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"12"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":203
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":183
            , "start":"928"
            , "end":"929"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"1"
                , "Start Cycle":"11"
                , "Latency":"1"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":215
            , "start":"929"
            , "end":"929"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"12"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":203
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":231
            , "start":"929"
            , "end":"929"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"1"
                , "Start Cycle":"12"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":273
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":240
            , "start":"929"
            , "end":"930"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"1"
                , "Start Cycle":"12"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":273
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":245
            , "start":"930"
            , "end":"930"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"1"
                , "Start Cycle":"13"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":273
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":251
            , "start":"930"
            , "end":"930"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"3"
                , "Start Cycle":"13"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":273
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Cluster 23"
            , "id":258
            , "start":"954"
            , "end":"958"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c22_in_while_cond_i_zts8kernelv1s_c22_enter_zts8kernelv1_1828_319"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"37"
                , "Cluster Latency":"4"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"And"
                , "id":892
                , "start":"954"
                , "end":"954"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"1"
                    , "Start Cycle":"37"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                      , "line":203
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":890
                , "start":"954"
                , "end":"958"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"37"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"16"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"Cluster 22"
            , "id":257
            , "start":"930"
            , "end":"935"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_while_cond_i_zts8kernelv1s_c0_enter424_zts8kernelv1_1828_316"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"13"
                , "Cluster Latency":"5"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"Select"
                , "id":886
                , "start":"930"
                , "end":"931"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"13"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                      , "line":203
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":887
                , "start":"931"
                , "end":"931"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                      , "line":251
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":882
                , "start":"930"
                , "end":"931"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"13"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                      , "line":203
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":883
                , "start":"931"
                , "end":"931"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                      , "line":251
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":878
                , "start":"930"
                , "end":"931"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"13"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                      , "line":203
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":879
                , "start":"931"
                , "end":"931"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                      , "line":251
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":874
                , "start":"930"
                , "end":"931"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"13"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                      , "line":203
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":875
                , "start":"931"
                , "end":"931"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                      , "line":251
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":870
                , "start":"930"
                , "end":"931"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"13"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                      , "line":203
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":871
                , "start":"931"
                , "end":"931"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                      , "line":251
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":866
                , "start":"930"
                , "end":"931"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"13"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                      , "line":203
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":867
                , "start":"931"
                , "end":"931"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                      , "line":251
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":862
                , "start":"930"
                , "end":"931"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"13"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                      , "line":203
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":863
                , "start":"931"
                , "end":"931"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                      , "line":251
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":858
                , "start":"930"
                , "end":"931"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"13"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                      , "line":203
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":859
                , "start":"931"
                , "end":"931"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                      , "line":251
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":854
                , "start":"930"
                , "end":"931"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"13"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                      , "line":203
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":855
                , "start":"931"
                , "end":"931"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                      , "line":251
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":850
                , "start":"930"
                , "end":"931"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"13"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                      , "line":203
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":851
                , "start":"931"
                , "end":"931"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                      , "line":251
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":846
                , "start":"930"
                , "end":"931"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"13"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                      , "line":203
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":847
                , "start":"931"
                , "end":"931"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                      , "line":251
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":842
                , "start":"930"
                , "end":"931"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"13"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                      , "line":203
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":843
                , "start":"931"
                , "end":"931"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                      , "line":251
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":838
                , "start":"930"
                , "end":"931"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"13"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                      , "line":203
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":839
                , "start":"931"
                , "end":"931"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                      , "line":251
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":834
                , "start":"930"
                , "end":"931"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"13"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                      , "line":203
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":835
                , "start":"931"
                , "end":"931"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                      , "line":251
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":830
                , "start":"930"
                , "end":"931"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"13"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                      , "line":203
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":831
                , "start":"931"
                , "end":"931"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                      , "line":168
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":832
                , "start":"931"
                , "end":"931"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":169
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":833
                , "start":"931"
                , "end":"931"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                      , "line":168
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":836
                , "start":"931"
                , "end":"931"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":169
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":837
                , "start":"931"
                , "end":"931"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                      , "line":251
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":840
                , "start":"931"
                , "end":"931"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":169
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":841
                , "start":"931"
                , "end":"931"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                      , "line":251
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":844
                , "start":"931"
                , "end":"931"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":169
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":845
                , "start":"931"
                , "end":"931"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                      , "line":251
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":848
                , "start":"931"
                , "end":"931"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":169
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":849
                , "start":"931"
                , "end":"931"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                      , "line":251
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":852
                , "start":"931"
                , "end":"931"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":169
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":853
                , "start":"931"
                , "end":"931"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                      , "line":251
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":856
                , "start":"931"
                , "end":"931"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":169
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":857
                , "start":"931"
                , "end":"931"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                      , "line":251
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":860
                , "start":"931"
                , "end":"931"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":169
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":861
                , "start":"931"
                , "end":"931"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                      , "line":251
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":864
                , "start":"931"
                , "end":"931"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":169
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":865
                , "start":"931"
                , "end":"931"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                      , "line":251
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":868
                , "start":"931"
                , "end":"931"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":169
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":869
                , "start":"931"
                , "end":"931"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                      , "line":251
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":872
                , "start":"931"
                , "end":"931"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":169
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":873
                , "start":"931"
                , "end":"931"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                      , "line":251
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":876
                , "start":"931"
                , "end":"931"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":169
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":877
                , "start":"931"
                , "end":"931"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                      , "line":251
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":880
                , "start":"931"
                , "end":"931"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":169
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":881
                , "start":"931"
                , "end":"931"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                      , "line":251
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":884
                , "start":"931"
                , "end":"931"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":169
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":885
                , "start":"931"
                , "end":"931"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                      , "line":251
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":888
                , "start":"931"
                , "end":"931"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":169
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":889
                , "start":"931"
                , "end":"931"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                      , "line":251
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":828
                , "start":"931"
                , "end":"935"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"14"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"128"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"LD"
            , "id":265
            , "start":"935"
            , "end":"943"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Load"
                , "Width":"32 bits"
                , "LSU Style":"Pipelined"
                , "Stall-free":"No"
                , "Global Memory":"No"
                , "Max Fanout":"1"
                , "Start Cycle":"18"
                , "Latency":"8"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":168
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"+"
            , "id":286
            , "start":"943"
            , "end":"943"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Add"
                , "Max Fanout":"1"
                , "Start Cycle":"26"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":223
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"ST"
            , "id":308
            , "start":"943"
            , "end":"950"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Store"
                , "Width":"32 bits"
                , "LSU Style":"Pipelined"
                , "Stall-free":"No"
                , "Global Memory":"No"
                , "Max Fanout":"1"
                , "Start Cycle":"26"
                , "Latency":"7"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":251
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Xor"
            , "id":256
            , "start":"932"
            , "end":"932"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Xor"
                , "Constant Operand":"1 (0x1)"
                , "Max Fanout":"2"
                , "Start Cycle":"15"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":168
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Cluster 24"
            , "id":264
            , "start":"932"
            , "end":"936"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c24_in_while_cond_i_zts8kernelv1s_c24_enter_zts8kernelv1_1828_327"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"15"
                , "Cluster Latency":"4"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"Or"
                , "id":895
                , "start":"932"
                , "end":"932"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Max Fanout":"1"
                    , "Start Cycle":"15"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                      , "line":168
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":893
                , "start":"932"
                , "end":"936"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"15"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"16"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"LD"
            , "id":285
            , "start":"946"
            , "end":"954"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Load"
                , "Width":"32 bits"
                , "LSU Style":"Pipelined"
                , "Stall-free":"No"
                , "Global Memory":"No"
                , "Max Fanout":"1"
                , "Start Cycle":"29"
                , "Latency":"8"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":168
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"+"
            , "id":307
            , "start":"954"
            , "end":"954"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Add"
                , "Max Fanout":"1"
                , "Start Cycle":"37"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":223
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"LD"
            , "id":284
            , "start":"950"
            , "end":"958"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Load"
                , "Width":"32 bits"
                , "LSU Style":"Pipelined"
                , "Stall-free":"No"
                , "Global Memory":"No"
                , "Max Fanout":"1"
                , "Start Cycle":"33"
                , "Latency":"8"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":168
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"+"
            , "id":306
            , "start":"958"
            , "end":"958"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Add"
                , "Max Fanout":"1"
                , "Start Cycle":"41"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":223
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"LD"
            , "id":283
            , "start":"950"
            , "end":"958"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Load"
                , "Width":"32 bits"
                , "LSU Style":"Pipelined"
                , "Stall-free":"No"
                , "Global Memory":"No"
                , "Max Fanout":"1"
                , "Start Cycle":"33"
                , "Latency":"8"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":168
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"+"
            , "id":305
            , "start":"958"
            , "end":"958"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Add"
                , "Max Fanout":"1"
                , "Start Cycle":"41"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":223
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"LD"
            , "id":282
            , "start":"950"
            , "end":"958"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Load"
                , "Width":"32 bits"
                , "LSU Style":"Pipelined"
                , "Stall-free":"No"
                , "Global Memory":"No"
                , "Max Fanout":"1"
                , "Start Cycle":"33"
                , "Latency":"8"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":168
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"+"
            , "id":304
            , "start":"958"
            , "end":"958"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Add"
                , "Max Fanout":"1"
                , "Start Cycle":"41"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":223
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"LD"
            , "id":281
            , "start":"950"
            , "end":"958"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Load"
                , "Width":"32 bits"
                , "LSU Style":"Pipelined"
                , "Stall-free":"No"
                , "Global Memory":"No"
                , "Max Fanout":"1"
                , "Start Cycle":"33"
                , "Latency":"8"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":168
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"+"
            , "id":303
            , "start":"958"
            , "end":"958"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Add"
                , "Max Fanout":"1"
                , "Start Cycle":"41"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":223
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"LD"
            , "id":280
            , "start":"950"
            , "end":"958"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Load"
                , "Width":"32 bits"
                , "LSU Style":"Pipelined"
                , "Stall-free":"No"
                , "Global Memory":"No"
                , "Max Fanout":"1"
                , "Start Cycle":"33"
                , "Latency":"8"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":168
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"+"
            , "id":302
            , "start":"958"
            , "end":"958"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Add"
                , "Max Fanout":"1"
                , "Start Cycle":"41"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":223
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"LD"
            , "id":279
            , "start":"950"
            , "end":"958"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Load"
                , "Width":"32 bits"
                , "LSU Style":"Pipelined"
                , "Stall-free":"No"
                , "Global Memory":"No"
                , "Max Fanout":"1"
                , "Start Cycle":"33"
                , "Latency":"8"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":168
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"+"
            , "id":301
            , "start":"958"
            , "end":"958"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Add"
                , "Max Fanout":"1"
                , "Start Cycle":"41"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":223
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"LD"
            , "id":278
            , "start":"950"
            , "end":"958"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Load"
                , "Width":"32 bits"
                , "LSU Style":"Pipelined"
                , "Stall-free":"No"
                , "Global Memory":"No"
                , "Max Fanout":"1"
                , "Start Cycle":"33"
                , "Latency":"8"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":168
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"+"
            , "id":300
            , "start":"958"
            , "end":"958"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Add"
                , "Max Fanout":"1"
                , "Start Cycle":"41"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":223
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"LD"
            , "id":277
            , "start":"950"
            , "end":"958"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Load"
                , "Width":"32 bits"
                , "LSU Style":"Pipelined"
                , "Stall-free":"No"
                , "Global Memory":"No"
                , "Max Fanout":"1"
                , "Start Cycle":"33"
                , "Latency":"8"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":168
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"+"
            , "id":299
            , "start":"958"
            , "end":"958"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Add"
                , "Max Fanout":"1"
                , "Start Cycle":"41"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":223
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"LD"
            , "id":276
            , "start":"950"
            , "end":"958"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Load"
                , "Width":"32 bits"
                , "LSU Style":"Pipelined"
                , "Stall-free":"No"
                , "Global Memory":"No"
                , "Max Fanout":"1"
                , "Start Cycle":"33"
                , "Latency":"8"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":168
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"+"
            , "id":298
            , "start":"958"
            , "end":"958"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Add"
                , "Max Fanout":"1"
                , "Start Cycle":"41"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":223
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"LD"
            , "id":275
            , "start":"950"
            , "end":"958"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Load"
                , "Width":"32 bits"
                , "LSU Style":"Pipelined"
                , "Stall-free":"No"
                , "Global Memory":"No"
                , "Max Fanout":"1"
                , "Start Cycle":"33"
                , "Latency":"8"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":168
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"+"
            , "id":297
            , "start":"958"
            , "end":"958"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Add"
                , "Max Fanout":"1"
                , "Start Cycle":"41"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":223
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"LD"
            , "id":274
            , "start":"950"
            , "end":"958"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Load"
                , "Width":"32 bits"
                , "LSU Style":"Pipelined"
                , "Stall-free":"No"
                , "Global Memory":"No"
                , "Max Fanout":"1"
                , "Start Cycle":"33"
                , "Latency":"8"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":168
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"+"
            , "id":296
            , "start":"958"
            , "end":"958"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Add"
                , "Max Fanout":"1"
                , "Start Cycle":"41"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":223
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"LD"
            , "id":273
            , "start":"946"
            , "end":"954"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Load"
                , "Width":"32 bits"
                , "LSU Style":"Pipelined"
                , "Stall-free":"No"
                , "Global Memory":"No"
                , "Max Fanout":"1"
                , "Start Cycle":"29"
                , "Latency":"8"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":168
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Cluster 27"
            , "id":295
            , "start":"954"
            , "end":"958"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c23_in_while_cond_i_zts8kernelv1s_c23_enter_zts8kernelv1_1828_364"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"37"
                , "Cluster Latency":"4"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"+"
                , "id":904
                , "start":"954"
                , "end":"954"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"37"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                      , "line":223
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":902
                , "start":"954"
                , "end":"958"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"37"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"40"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"LD"
            , "id":272
            , "start":"946"
            , "end":"954"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Load"
                , "Width":"32 bits"
                , "LSU Style":"Pipelined"
                , "Stall-free":"No"
                , "Global Memory":"No"
                , "Max Fanout":"1"
                , "Start Cycle":"29"
                , "Latency":"8"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":168
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Cluster 26"
            , "id":294
            , "start":"954"
            , "end":"958"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c21_in_while_cond_i_zts8kernelv1s_c21_enter_zts8kernelv1_1828_361"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"37"
                , "Cluster Latency":"4"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"+"
                , "id":901
                , "start":"954"
                , "end":"954"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"37"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                      , "line":223
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":899
                , "start":"954"
                , "end":"958"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"37"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"40"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"LD"
            , "id":271
            , "start":"946"
            , "end":"954"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Load"
                , "Width":"32 bits"
                , "LSU Style":"Pipelined"
                , "Stall-free":"No"
                , "Global Memory":"No"
                , "Max Fanout":"1"
                , "Start Cycle":"29"
                , "Latency":"8"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":168
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Cluster 25"
            , "id":293
            , "start":"954"
            , "end":"958"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c20_in_while_cond_i_zts8kernelv1s_c20_enter_zts8kernelv1_1828_358"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"37"
                , "Cluster Latency":"4"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"+"
                , "id":898
                , "start":"954"
                , "end":"954"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"37"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                      , "line":223
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":896
                , "start":"954"
                , "end":"958"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"37"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"40"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"Select"
            , "id":309
            , "start":"932"
            , "end":"932"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"3"
                , "Start Cycle":"15"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":273
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Cluster 30"
            , "id":359
            , "start":"946"
            , "end":"950"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c19_in_while_cond_i_zts8kernelv1s_c19_enter_zts8kernelv1_1828_439"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"29"
                , "Cluster Latency":"4"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"Ptr. Comp."
                , "id":927
                , "start":"946"
                , "end":"946"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"2"
                    , "Start Cycle":"29"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":928
                , "start":"946"
                , "end":"946"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"29"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":925
                , "start":"946"
                , "end":"950"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"29"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"136"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"Select"
            , "id":316
            , "start":"959"
            , "end":"960"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"42"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                  , "line":241
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Cluster 28"
            , "id":324
            , "start":"961"
            , "end":"966"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c1_in_while_cond_i_zts8kernelv1s_c1_enter465_zts8kernelv1_1828_395"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"44"
                , "Cluster Latency":"5"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"Xor"
                , "id":907
                , "start":"962"
                , "end":"962"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"45"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":241
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":908
                , "start":"962"
                , "end":"962"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "Max Fanout":"1"
                    , "Start Cycle":"45"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":169
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":909
                , "start":"962"
                , "end":"962"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Max Fanout":"1"
                    , "Start Cycle":"45"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":241
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":905
                , "start":"962"
                , "end":"966"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"45"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"16"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"Select"
            , "id":317
            , "start":"932"
            , "end":"932"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"15"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                  , "line":183
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Cluster 29"
            , "id":334
            , "start":"932"
            , "end":"940"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c2_in_while_cond_i_zts8kernelv1s_c2_enter_zts8kernelv1_1828_407"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"15"
                , "Cluster Latency":"8"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"Feedback"
                , "id":920
                , "start":"933"
                , "end":"933"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":918
                , "start":"933"
                , "end":"933"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":916
                , "start":"933"
                , "end":"933"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                      , "line":522
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":922
                , "start":"933"
                , "end":"933"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":169
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":914
                , "start":"933"
                , "end":"933"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":169
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":910
                , "start":"936"
                , "end":"940"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"19"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"64"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"Select"
            , "id":325
            , "start":"940"
            , "end":"940"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"23"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                  , "line":183
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":326
            , "start":"940"
            , "end":"940"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"1"
                , "Start Cycle":"23"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                  , "line":246
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":333
            , "start":"940"
            , "end":"940"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"23"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                  , "line":183
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Xor"
            , "id":315
            , "start":"946"
            , "end":"946"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Xor"
                , "Constant Operand":"1 (0x1)"
                , "Max Fanout":"1"
                , "Start Cycle":"29"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                  , "line":240
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":323
            , "start":"946"
            , "end":"946"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"2"
                , "Start Cycle":"29"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                  , "line":240
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"ST"
            , "id":360
            , "start":"946"
            , "end":"953"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Store"
                , "Width":"32 bits"
                , "LSU Style":"Pipelined"
                , "Stall-free":"No"
                , "Global Memory":"No"
                , "Max Fanout":"1"
                , "Start Cycle":"29"
                , "Latency":"7"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                  , "line":240
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"LD"
            , "id":361
            , "start":"950"
            , "end":"958"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Load"
                , "Width":"32 bits"
                , "LSU Style":"Pipelined"
                , "Stall-free":"No"
                , "Global Memory":"No"
                , "Max Fanout":"2"
                , "Start Cycle":"33"
                , "Latency":"8"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                  , "line":241
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"ST"
            , "id":377
            , "start":"958"
            , "end":"965"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Store"
                , "Width":"32 bits"
                , "LSU Style":"Pipelined"
                , "Stall-free":"No"
                , "Global Memory":"No"
                , "Max Fanout":"1"
                , "Start Cycle":"41"
                , "Latency":"7"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":251
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"ST"
            , "id":376
            , "start":"958"
            , "end":"965"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Store"
                , "Width":"32 bits"
                , "LSU Style":"Pipelined"
                , "Stall-free":"No"
                , "Global Memory":"No"
                , "Max Fanout":"1"
                , "Start Cycle":"41"
                , "Latency":"7"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":251
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"ST"
            , "id":375
            , "start":"958"
            , "end":"965"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Store"
                , "Width":"32 bits"
                , "LSU Style":"Pipelined"
                , "Stall-free":"No"
                , "Global Memory":"No"
                , "Max Fanout":"1"
                , "Start Cycle":"41"
                , "Latency":"7"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":251
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"ST"
            , "id":374
            , "start":"958"
            , "end":"965"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Store"
                , "Width":"32 bits"
                , "LSU Style":"Pipelined"
                , "Stall-free":"No"
                , "Global Memory":"No"
                , "Max Fanout":"1"
                , "Start Cycle":"41"
                , "Latency":"7"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":251
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"ST"
            , "id":373
            , "start":"958"
            , "end":"965"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Store"
                , "Width":"32 bits"
                , "LSU Style":"Pipelined"
                , "Stall-free":"No"
                , "Global Memory":"No"
                , "Max Fanout":"1"
                , "Start Cycle":"41"
                , "Latency":"7"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":251
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"ST"
            , "id":372
            , "start":"958"
            , "end":"965"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Store"
                , "Width":"32 bits"
                , "LSU Style":"Pipelined"
                , "Stall-free":"No"
                , "Global Memory":"No"
                , "Max Fanout":"1"
                , "Start Cycle":"41"
                , "Latency":"7"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":251
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"ST"
            , "id":371
            , "start":"958"
            , "end":"965"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Store"
                , "Width":"32 bits"
                , "LSU Style":"Pipelined"
                , "Stall-free":"No"
                , "Global Memory":"No"
                , "Max Fanout":"1"
                , "Start Cycle":"41"
                , "Latency":"7"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":251
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"ST"
            , "id":370
            , "start":"958"
            , "end":"965"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Store"
                , "Width":"32 bits"
                , "LSU Style":"Pipelined"
                , "Stall-free":"No"
                , "Global Memory":"No"
                , "Max Fanout":"1"
                , "Start Cycle":"41"
                , "Latency":"7"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":251
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"ST"
            , "id":369
            , "start":"958"
            , "end":"965"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Store"
                , "Width":"32 bits"
                , "LSU Style":"Pipelined"
                , "Stall-free":"No"
                , "Global Memory":"No"
                , "Max Fanout":"1"
                , "Start Cycle":"41"
                , "Latency":"7"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":251
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"ST"
            , "id":368
            , "start":"958"
            , "end":"965"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Store"
                , "Width":"32 bits"
                , "LSU Style":"Pipelined"
                , "Stall-free":"No"
                , "Global Memory":"No"
                , "Max Fanout":"1"
                , "Start Cycle":"41"
                , "Latency":"7"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":251
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"ST"
            , "id":367
            , "start":"958"
            , "end":"965"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Store"
                , "Width":"32 bits"
                , "LSU Style":"Pipelined"
                , "Stall-free":"No"
                , "Global Memory":"No"
                , "Max Fanout":"1"
                , "Start Cycle":"41"
                , "Latency":"7"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":251
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"ST"
            , "id":366
            , "start":"958"
            , "end":"965"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Store"
                , "Width":"32 bits"
                , "LSU Style":"Pipelined"
                , "Stall-free":"No"
                , "Global Memory":"No"
                , "Max Fanout":"1"
                , "Start Cycle":"41"
                , "Latency":"7"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":251
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":379
            , "start":"965"
            , "end":"965"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"1"
                , "Start Cycle":"48"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":251
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":380
            , "start":"965"
            , "end":"965"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"1"
                , "Start Cycle":"48"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":251
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":381
            , "start":"965"
            , "end":"966"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"1"
                , "Start Cycle":"48"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":251
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"ST"
            , "id":365
            , "start":"958"
            , "end":"965"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Store"
                , "Width":"32 bits"
                , "LSU Style":"Pipelined"
                , "Stall-free":"No"
                , "Global Memory":"No"
                , "Max Fanout":"1"
                , "Start Cycle":"41"
                , "Latency":"7"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":251
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"ST"
            , "id":364
            , "start":"958"
            , "end":"965"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Store"
                , "Width":"32 bits"
                , "LSU Style":"Pipelined"
                , "Stall-free":"No"
                , "Global Memory":"No"
                , "Max Fanout":"1"
                , "Start Cycle":"41"
                , "Latency":"7"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":251
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":382
            , "start":"966"
            , "end":"966"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"1"
                , "Start Cycle":"49"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":251
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"+"
            , "id":363
            , "start":"958"
            , "end":"958"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Add"
                , "Constant Operand":"1 (0x1)"
                , "Max Fanout":"1"
                , "Start Cycle":"41"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                  , "line":241
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":378
            , "start":"959"
            , "end":"960"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"42"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":251
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"ST"
            , "id":383
            , "start":"966"
            , "end":"973"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Store"
                , "Width":"32 bits"
                , "LSU Style":"Pipelined"
                , "Stall-free":"No"
                , "Global Memory":"No"
                , "Max Fanout":"1"
                , "Start Cycle":"49"
                , "Latency":"7"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
                  , "line":251
                }
              ]
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"kernelV1.B7"
        , "id":9
        , "start":"974"
        , "end":"974"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
      }
      , {
        "name":"kernelV1.B4"
        , "id":6
        , "start":"974"
        , "end":"980"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 4"
            , "id":24
            , "start":"974"
            , "end":"980"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_cond_cleanup18_i_zts8kernelv1s_c0_enter371_zts8kernelv1_1427_1gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"0"
                , "Cluster Latency":"6"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"wg.limiter.exit"
                , "id":743
                , "start":"975"
                , "end":"976"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"wg.limiter.exit"
                    , "Max Fanout":"1"
                    , "Start Cycle":"1"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":741
                , "start":"976"
                , "end":"980"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"8"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
        ]
      }
      , {
        "name":"kernelV1.B2"
        , "id":4
        , "start":"980"
        , "end":"980"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
      }
      , {
        "name":"16X Partially unrolled kernelV1.B8"
        , "id":10
        , "start":"980"
        , "end":"1210"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"arg_countVec_d"
            , "id":390
            , "start":"982"
            , "end":"982"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Input Synchronization for 'arg_countVec_d'"
                , "Max Fanout":"1"
                , "Start Cycle":"2"
                , "Latency":"0"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"arg_hashVec_d"
            , "id":389
            , "start":"982"
            , "end":"982"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Input Synchronization for 'arg_hashVec_d'"
                , "Max Fanout":"1"
                , "Start Cycle":"2"
                , "Latency":"0"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Feedback"
            , "id":391
            , "start":"981"
            , "end":"982"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"Unknown variable"
                , "Max Fanout":"2"
                , "Start Cycle":"1"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                  , "line":261
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Ptr. Comp."
            , "id":397
            , "start":"982"
            , "end":"984"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Pointer Computation"
                , "Max Fanout":"14"
                , "Start Cycle":"2"
                , "Latency":"2"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"LD"
            , "id":417
            , "start":"984"
            , "end":"992"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Load"
                , "Width":"32 bits"
                , "LSU Style":"Pipelined never-stall"
                , "Stall-free":"Yes"
                , "Global Memory":"No"
                , "Max Fanout":"1"
                , "Start Cycle":"4"
                , "Latency":"8"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                  , "line":262
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Ptr. Comp."
            , "id":398
            , "start":"982"
            , "end":"982"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Pointer Computation"
                , "Max Fanout":"14"
                , "Start Cycle":"2"
                , "Latency":"0"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Ptr. Comp."
            , "id":399
            , "start":"982"
            , "end":"984"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Pointer Computation"
                , "Max Fanout":"14"
                , "Start Cycle":"2"
                , "Latency":"2"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"LD"
            , "id":418
            , "start":"984"
            , "end":"992"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Load"
                , "Width":"32 bits"
                , "LSU Style":"Pipelined"
                , "Stall-free":"No"
                , "Global Memory":"No"
                , "Max Fanout":"1"
                , "Start Cycle":"4"
                , "Latency":"8"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                  , "line":263
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Ptr. Comp."
            , "id":400
            , "start":"982"
            , "end":"992"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Pointer Computation"
                , "Max Fanout":"14"
                , "Start Cycle":"2"
                , "Latency":"10"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"'i'"
            , "id":396
            , "start":"981"
            , "end":"982"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"'i'"
                , "Max Fanout":"7"
                , "Start Cycle":"1"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                  , "line":261
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":403
            , "start":"982"
            , "end":"982"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Or"
                , "Constant Operand":"3 (0x3)"
                , "Max Fanout":"2"
                , "Start Cycle":"2"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                  , "line":261
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":419
            , "start":"982"
            , "end":"982"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"2"
                , "Start Cycle":"2"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                  , "line":261
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Xor"
            , "id":434
            , "start":"982"
            , "end":"982"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Xor"
                , "Constant Operand":"1 (0x1)"
                , "Max Fanout":"2"
                , "Start Cycle":"2"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                  , "line":261
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Cluster 33"
            , "id":453
            , "start":"982"
            , "end":"992"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c1_in_for_body68_i_zts8kernelv1s_c1_enter487_zts8kernelv1_4930_78"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"2"
                , "Cluster Latency":"10"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"Ptr. Comp."
                , "id":938
                , "start":"983"
                , "end":"983"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"8"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"LD"
                , "id":939
                , "start":"983"
                , "end":"988"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Load"
                    , "Width":"32 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"5"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":262
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":942
                , "start":"983"
                , "end":"988"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"8"
                    , "Start Cycle":"3"
                    , "Latency":"5"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"arg_hashVec_d"
                , "id":940
                , "start":"980"
                , "end":"988"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_hashVec_d'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"8"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":941
                , "start":"983"
                , "end":"988"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"8"
                    , "Start Cycle":"3"
                    , "Latency":"5"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"arg_countVec_d"
                , "id":943
                , "start":"980"
                , "end":"988"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_countVec_d'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"8"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":944
                , "start":"983"
                , "end":"988"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"8"
                    , "Start Cycle":"3"
                    , "Latency":"5"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":936
                , "start":"988"
                , "end":"992"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"8"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"296"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"LD"
            , "id":459
            , "start":"992"
            , "end":"1000"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Load"
                , "Width":"32 bits"
                , "LSU Style":"Pipelined"
                , "Stall-free":"No"
                , "Global Memory":"No"
                , "Max Fanout":"1"
                , "Start Cycle":"12"
                , "Latency":"8"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                  , "line":263
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":404
            , "start":"1009"
            , "end":"1009"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Or"
                , "Constant Operand":"4 (0x4)"
                , "Max Fanout":"2"
                , "Start Cycle":"29"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                  , "line":261
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":420
            , "start":"1009"
            , "end":"1010"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"2"
                , "Start Cycle":"29"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                  , "line":261
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"And"
            , "id":435
            , "start":"1014"
            , "end":"1015"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit And"
                , "Max Fanout":"3"
                , "Start Cycle":"34"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                  , "line":261
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Xor"
            , "id":455
            , "start":"1015"
            , "end":"1015"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Xor"
                , "Constant Operand":"1 (0x1)"
                , "Max Fanout":"2"
                , "Start Cycle":"35"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                  , "line":261
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":454
            , "start":"1014"
            , "end":"1015"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"34"
                , "Latency":"1"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":460
            , "start":"1015"
            , "end":"1015"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"35"
                , "Latency":"0"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":405
            , "start":"1009"
            , "end":"1009"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Or"
                , "Constant Operand":"5 (0x5)"
                , "Max Fanout":"2"
                , "Start Cycle":"29"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                  , "line":261
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Ptr. Comp."
            , "id":436
            , "start":"1009"
            , "end":"1012"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Pointer Computation"
                , "Max Fanout":"14"
                , "Start Cycle":"29"
                , "Latency":"3"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":421
            , "start":"1009"
            , "end":"1010"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"2"
                , "Start Cycle":"29"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                  , "line":261
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"And"
            , "id":437
            , "start":"1010"
            , "end":"1011"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit And"
                , "Max Fanout":"1"
                , "Start Cycle":"30"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                  , "line":261
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":456
            , "start":"1011"
            , "end":"1011"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"31"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                  , "line":261
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Xor"
            , "id":462
            , "start":"1012"
            , "end":"1012"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Xor"
                , "Constant Operand":"1 (0x1)"
                , "Max Fanout":"2"
                , "Start Cycle":"32"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                  , "line":261
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"And"
            , "id":467
            , "start":"1020"
            , "end":"1020"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit And"
                , "Max Fanout":"1"
                , "Start Cycle":"40"
                , "Latency":"0"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"LD"
            , "id":468
            , "start":"1012"
            , "end":"1020"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Load"
                , "Width":"32 bits"
                , "LSU Style":"Pipelined never-stall"
                , "Stall-free":"Yes"
                , "Global Memory":"No"
                , "Max Fanout":"1"
                , "Start Cycle":"32"
                , "Latency":"8"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                  , "line":262
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":461
            , "start":"1015"
            , "end":"1015"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"35"
                , "Latency":"0"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":466
            , "start":"1015"
            , "end":"1015"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"35"
                , "Latency":"0"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":406
            , "start":"1010"
            , "end":"1010"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Or"
                , "Constant Operand":"6 (0x6)"
                , "Max Fanout":"2"
                , "Start Cycle":"30"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                  , "line":261
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":422
            , "start":"1010"
            , "end":"1011"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"2"
                , "Start Cycle":"30"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                  , "line":261
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"And"
            , "id":438
            , "start":"1015"
            , "end":"1015"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit And"
                , "Max Fanout":"1"
                , "Start Cycle":"35"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                  , "line":261
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":457
            , "start":"1015"
            , "end":"1016"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"3"
                , "Start Cycle":"35"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                  , "line":261
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Xor"
            , "id":464
            , "start":"1016"
            , "end":"1016"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Xor"
                , "Constant Operand":"1 (0x1)"
                , "Max Fanout":"2"
                , "Start Cycle":"36"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                  , "line":261
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":469
            , "start":"1015"
            , "end":"1015"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"35"
                , "Latency":"0"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":476
            , "start":"1015"
            , "end":"1016"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"35"
                , "Latency":"1"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":407
            , "start":"1010"
            , "end":"1010"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Or"
                , "Constant Operand":"7 (0x7)"
                , "Max Fanout":"2"
                , "Start Cycle":"30"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                  , "line":261
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Ptr. Comp."
            , "id":439
            , "start":"1010"
            , "end":"1012"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Pointer Computation"
                , "Max Fanout":"14"
                , "Start Cycle":"30"
                , "Latency":"2"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":423
            , "start":"1010"
            , "end":"1011"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"2"
                , "Start Cycle":"30"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                  , "line":261
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"And"
            , "id":440
            , "start":"1011"
            , "end":"1011"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit And"
                , "Max Fanout":"1"
                , "Start Cycle":"31"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                  , "line":261
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":463
            , "start":"1011"
            , "end":"1011"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"31"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                  , "line":261
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Xor"
            , "id":470
            , "start":"1012"
            , "end":"1012"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Xor"
                , "Constant Operand":"1 (0x1)"
                , "Max Fanout":"2"
                , "Start Cycle":"32"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                  , "line":261
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"And"
            , "id":477
            , "start":"1020"
            , "end":"1020"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit And"
                , "Max Fanout":"1"
                , "Start Cycle":"40"
                , "Latency":"0"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"LD"
            , "id":478
            , "start":"1012"
            , "end":"1020"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Load"
                , "Width":"32 bits"
                , "LSU Style":"Pipelined never-stall"
                , "Stall-free":"Yes"
                , "Global Memory":"No"
                , "Max Fanout":"1"
                , "Start Cycle":"32"
                , "Latency":"8"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                  , "line":262
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":472
            , "start":"1019"
            , "end":"1019"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"1"
                , "Start Cycle":"39"
                , "Latency":"0"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":473
            , "start":"1016"
            , "end":"1016"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"36"
                , "Latency":"0"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":486
            , "start":"1016"
            , "end":"1016"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"36"
                , "Latency":"0"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":408
            , "start":"1010"
            , "end":"1010"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Or"
                , "Constant Operand":"8 (0x8)"
                , "Max Fanout":"2"
                , "Start Cycle":"30"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                  , "line":261
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":424
            , "start":"1010"
            , "end":"1011"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"2"
                , "Start Cycle":"30"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                  , "line":261
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"And"
            , "id":441
            , "start":"1016"
            , "end":"1016"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit And"
                , "Max Fanout":"1"
                , "Start Cycle":"36"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                  , "line":261
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":465
            , "start":"1016"
            , "end":"1017"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"3"
                , "Start Cycle":"36"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                  , "line":261
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Xor"
            , "id":474
            , "start":"1017"
            , "end":"1017"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Xor"
                , "Constant Operand":"1 (0x1)"
                , "Max Fanout":"2"
                , "Start Cycle":"37"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                  , "line":261
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":479
            , "start":"1016"
            , "end":"1016"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"36"
                , "Latency":"0"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":497
            , "start":"1016"
            , "end":"1017"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"36"
                , "Latency":"1"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":409
            , "start":"1010"
            , "end":"1010"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Or"
                , "Constant Operand":"9 (0x9)"
                , "Max Fanout":"2"
                , "Start Cycle":"30"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                  , "line":261
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Ptr. Comp."
            , "id":442
            , "start":"1010"
            , "end":"1012"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Pointer Computation"
                , "Max Fanout":"14"
                , "Start Cycle":"30"
                , "Latency":"2"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":425
            , "start":"1010"
            , "end":"1011"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"2"
                , "Start Cycle":"30"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                  , "line":261
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"And"
            , "id":443
            , "start":"1011"
            , "end":"1011"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit And"
                , "Max Fanout":"1"
                , "Start Cycle":"31"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                  , "line":261
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":471
            , "start":"1011"
            , "end":"1012"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"3"
                , "Start Cycle":"31"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                  , "line":261
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Xor"
            , "id":480
            , "start":"1012"
            , "end":"1012"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Xor"
                , "Constant Operand":"1 (0x1)"
                , "Max Fanout":"2"
                , "Start Cycle":"32"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                  , "line":261
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"And"
            , "id":487
            , "start":"1020"
            , "end":"1020"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit And"
                , "Max Fanout":"1"
                , "Start Cycle":"40"
                , "Latency":"0"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"LD"
            , "id":488
            , "start":"1012"
            , "end":"1020"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Load"
                , "Width":"32 bits"
                , "LSU Style":"Pipelined never-stall"
                , "Stall-free":"Yes"
                , "Global Memory":"No"
                , "Max Fanout":"1"
                , "Start Cycle":"32"
                , "Latency":"8"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                  , "line":262
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":482
            , "start":"1019"
            , "end":"1019"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"1"
                , "Start Cycle":"39"
                , "Latency":"0"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":493
            , "start":"1019"
            , "end":"1019"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"1"
                , "Start Cycle":"39"
                , "Latency":"0"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":483
            , "start":"1017"
            , "end":"1017"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"37"
                , "Latency":"0"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":506
            , "start":"1017"
            , "end":"1017"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"37"
                , "Latency":"0"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":410
            , "start":"1010"
            , "end":"1010"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Or"
                , "Constant Operand":"10 (0xA)"
                , "Max Fanout":"2"
                , "Start Cycle":"30"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                  , "line":261
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":426
            , "start":"1010"
            , "end":"1011"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"2"
                , "Start Cycle":"30"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                  , "line":261
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"And"
            , "id":444
            , "start":"1017"
            , "end":"1017"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit And"
                , "Max Fanout":"1"
                , "Start Cycle":"37"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                  , "line":261
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":475
            , "start":"1017"
            , "end":"1018"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"3"
                , "Start Cycle":"37"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                  , "line":261
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Xor"
            , "id":484
            , "start":"1018"
            , "end":"1018"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Xor"
                , "Constant Operand":"1 (0x1)"
                , "Max Fanout":"2"
                , "Start Cycle":"38"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                  , "line":261
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":489
            , "start":"1017"
            , "end":"1017"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"37"
                , "Latency":"0"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":514
            , "start":"1017"
            , "end":"1018"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"37"
                , "Latency":"1"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":411
            , "start":"1010"
            , "end":"1010"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Or"
                , "Constant Operand":"11 (0xB)"
                , "Max Fanout":"2"
                , "Start Cycle":"30"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                  , "line":261
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Ptr. Comp."
            , "id":445
            , "start":"1010"
            , "end":"1012"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Pointer Computation"
                , "Max Fanout":"14"
                , "Start Cycle":"30"
                , "Latency":"2"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":427
            , "start":"1010"
            , "end":"1011"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"2"
                , "Start Cycle":"30"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                  , "line":261
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"And"
            , "id":446
            , "start":"1011"
            , "end":"1012"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit And"
                , "Max Fanout":"1"
                , "Start Cycle":"31"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                  , "line":261
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":481
            , "start":"1012"
            , "end":"1012"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"3"
                , "Start Cycle":"32"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                  , "line":261
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Xor"
            , "id":490
            , "start":"1012"
            , "end":"1012"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Xor"
                , "Constant Operand":"1 (0x1)"
                , "Max Fanout":"2"
                , "Start Cycle":"32"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                  , "line":261
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"And"
            , "id":498
            , "start":"1020"
            , "end":"1020"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit And"
                , "Max Fanout":"1"
                , "Start Cycle":"40"
                , "Latency":"0"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"LD"
            , "id":499
            , "start":"1012"
            , "end":"1020"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Load"
                , "Width":"32 bits"
                , "LSU Style":"Pipelined never-stall"
                , "Stall-free":"Yes"
                , "Global Memory":"No"
                , "Max Fanout":"1"
                , "Start Cycle":"32"
                , "Latency":"8"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                  , "line":262
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":492
            , "start":"1019"
            , "end":"1019"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"1"
                , "Start Cycle":"39"
                , "Latency":"0"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":494
            , "start":"1018"
            , "end":"1018"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"38"
                , "Latency":"0"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":518
            , "start":"1018"
            , "end":"1018"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"38"
                , "Latency":"0"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":412
            , "start":"1011"
            , "end":"1011"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Or"
                , "Constant Operand":"12 (0xC)"
                , "Max Fanout":"2"
                , "Start Cycle":"31"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                  , "line":261
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":428
            , "start":"1011"
            , "end":"1012"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"2"
                , "Start Cycle":"31"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                  , "line":261
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"And"
            , "id":447
            , "start":"1018"
            , "end":"1018"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit And"
                , "Max Fanout":"1"
                , "Start Cycle":"38"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                  , "line":261
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":485
            , "start":"1018"
            , "end":"1019"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"3"
                , "Start Cycle":"38"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                  , "line":261
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Xor"
            , "id":495
            , "start":"1019"
            , "end":"1019"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Xor"
                , "Constant Operand":"1 (0x1)"
                , "Max Fanout":"2"
                , "Start Cycle":"39"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                  , "line":261
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":500
            , "start":"1018"
            , "end":"1018"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"38"
                , "Latency":"0"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":520
            , "start":"1018"
            , "end":"1019"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"38"
                , "Latency":"1"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":413
            , "start":"1011"
            , "end":"1011"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Or"
                , "Constant Operand":"13 (0xD)"
                , "Max Fanout":"2"
                , "Start Cycle":"31"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                  , "line":261
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Ptr. Comp."
            , "id":448
            , "start":"1011"
            , "end":"1012"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Pointer Computation"
                , "Max Fanout":"14"
                , "Start Cycle":"31"
                , "Latency":"1"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":429
            , "start":"1011"
            , "end":"1012"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"2"
                , "Start Cycle":"31"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                  , "line":261
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"And"
            , "id":449
            , "start":"1012"
            , "end":"1012"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit And"
                , "Max Fanout":"1"
                , "Start Cycle":"32"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                  , "line":261
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":491
            , "start":"1012"
            , "end":"1012"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"3"
                , "Start Cycle":"32"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                  , "line":261
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Xor"
            , "id":501
            , "start":"1012"
            , "end":"1012"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Xor"
                , "Constant Operand":"1 (0x1)"
                , "Max Fanout":"2"
                , "Start Cycle":"32"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                  , "line":261
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"And"
            , "id":507
            , "start":"1020"
            , "end":"1020"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit And"
                , "Max Fanout":"1"
                , "Start Cycle":"40"
                , "Latency":"0"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"LD"
            , "id":508
            , "start":"1012"
            , "end":"1020"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Load"
                , "Width":"32 bits"
                , "LSU Style":"Pipelined never-stall"
                , "Stall-free":"Yes"
                , "Global Memory":"No"
                , "Max Fanout":"1"
                , "Start Cycle":"32"
                , "Latency":"8"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                  , "line":262
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":503
            , "start":"1019"
            , "end":"1019"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"1"
                , "Start Cycle":"39"
                , "Latency":"0"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":512
            , "start":"1019"
            , "end":"1019"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"1"
                , "Start Cycle":"39"
                , "Latency":"0"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":517
            , "start":"1019"
            , "end":"1020"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"1"
                , "Start Cycle":"39"
                , "Latency":"1"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":504
            , "start":"1019"
            , "end":"1019"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"39"
                , "Latency":"0"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":522
            , "start":"1019"
            , "end":"1019"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"39"
                , "Latency":"0"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":414
            , "start":"1011"
            , "end":"1011"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Or"
                , "Constant Operand":"14 (0xE)"
                , "Max Fanout":"2"
                , "Start Cycle":"31"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                  , "line":261
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":430
            , "start":"1011"
            , "end":"1012"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"2"
                , "Start Cycle":"31"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                  , "line":261
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"And"
            , "id":450
            , "start":"1019"
            , "end":"1020"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit And"
                , "Max Fanout":"1"
                , "Start Cycle":"39"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                  , "line":261
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":496
            , "start":"1020"
            , "end":"1020"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"3"
                , "Start Cycle":"40"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                  , "line":261
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Xor"
            , "id":505
            , "start":"1020"
            , "end":"1020"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Xor"
                , "Constant Operand":"1 (0x1)"
                , "Max Fanout":"3"
                , "Start Cycle":"40"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                  , "line":261
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":509
            , "start":"1019"
            , "end":"1019"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"39"
                , "Latency":"0"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":524
            , "start":"1019"
            , "end":"1020"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"39"
                , "Latency":"1"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":415
            , "start":"1011"
            , "end":"1011"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Or"
                , "Constant Operand":"15 (0xF)"
                , "Max Fanout":"2"
                , "Start Cycle":"31"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                  , "line":261
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Ptr. Comp."
            , "id":451
            , "start":"1011"
            , "end":"1012"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Pointer Computation"
                , "Max Fanout":"14"
                , "Start Cycle":"31"
                , "Latency":"1"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":431
            , "start":"1011"
            , "end":"1012"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"2"
                , "Start Cycle":"31"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                  , "line":261
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"And"
            , "id":452
            , "start":"1012"
            , "end":"1012"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit And"
                , "Max Fanout":"1"
                , "Start Cycle":"32"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                  , "line":261
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":502
            , "start":"1012"
            , "end":"1012"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"2"
                , "Start Cycle":"32"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                  , "line":261
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Xor"
            , "id":510
            , "start":"1012"
            , "end":"1012"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Xor"
                , "Constant Operand":"1 (0x1)"
                , "Max Fanout":"2"
                , "Start Cycle":"32"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                  , "line":261
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"And"
            , "id":515
            , "start":"1020"
            , "end":"1020"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit And"
                , "Max Fanout":"1"
                , "Start Cycle":"40"
                , "Latency":"0"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"LD"
            , "id":516
            , "start":"1012"
            , "end":"1020"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Load"
                , "Width":"32 bits"
                , "LSU Style":"Pipelined never-stall"
                , "Stall-free":"Yes"
                , "Global Memory":"No"
                , "Max Fanout":"1"
                , "Start Cycle":"32"
                , "Latency":"8"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                  , "line":262
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":511
            , "start":"1020"
            , "end":"1020"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"1"
                , "Start Cycle":"40"
                , "Latency":"0"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Or"
            , "id":519
            , "start":"1020"
            , "end":"1020"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Or"
                , "Max Fanout":"1"
                , "Start Cycle":"40"
                , "Latency":"0"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Xor"
            , "id":521
            , "start":"1020"
            , "end":"1020"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Xor"
                , "Constant Operand":"1 (0x1)"
                , "Max Fanout":"1"
                , "Start Cycle":"40"
                , "Latency":"0"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Cluster 34"
            , "id":523
            , "start":"1020"
            , "end":"1030"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_body68_i_zts8kernelv1s_c0_enter514_zts8kernelv1_4930_150"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"40"
                , "Cluster Latency":"10"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"bit.shuffle"
                , "id":985
                , "start":"1026"
                , "end":"1026"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"bit.shuffle"
                    , "Max Fanout":"13"
                    , "Start Cycle":"46"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":981
                , "start":"1020"
                , "end":"1021"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"35"
                    , "Start Cycle":"40"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"LD"
                , "id":982
                , "start":"1021"
                , "end":"1026"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Load"
                    , "Width":"32 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"41"
                    , "Latency":"5"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":262
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":983
                , "start":"1020"
                , "end":"1021"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"35"
                    , "Start Cycle":"40"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"LD"
                , "id":984
                , "start":"1021"
                , "end":"1026"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Load"
                    , "Width":"64 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"41"
                    , "Latency":"5"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":263
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":977
                , "start":"1020"
                , "end":"1021"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"35"
                    , "Start Cycle":"40"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"LD"
                , "id":978
                , "start":"1021"
                , "end":"1026"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Load"
                    , "Width":"32 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"41"
                    , "Latency":"5"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":262
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":979
                , "start":"1020"
                , "end":"1021"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"35"
                    , "Start Cycle":"40"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"LD"
                , "id":980
                , "start":"1021"
                , "end":"1026"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Load"
                    , "Width":"64 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"41"
                    , "Latency":"5"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":263
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":973
                , "start":"1020"
                , "end":"1021"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"35"
                    , "Start Cycle":"40"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"LD"
                , "id":974
                , "start":"1021"
                , "end":"1026"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Load"
                    , "Width":"32 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"41"
                    , "Latency":"5"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":262
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":975
                , "start":"1020"
                , "end":"1021"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"35"
                    , "Start Cycle":"40"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"LD"
                , "id":976
                , "start":"1021"
                , "end":"1026"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Load"
                    , "Width":"64 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"41"
                    , "Latency":"5"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":263
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":969
                , "start":"1020"
                , "end":"1021"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"35"
                    , "Start Cycle":"40"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"LD"
                , "id":970
                , "start":"1021"
                , "end":"1026"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Load"
                    , "Width":"32 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"41"
                    , "Latency":"5"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":262
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":971
                , "start":"1020"
                , "end":"1021"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"35"
                    , "Start Cycle":"40"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"LD"
                , "id":972
                , "start":"1021"
                , "end":"1026"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Load"
                    , "Width":"64 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"41"
                    , "Latency":"5"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":263
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":965
                , "start":"1020"
                , "end":"1021"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"35"
                    , "Start Cycle":"40"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"LD"
                , "id":966
                , "start":"1021"
                , "end":"1026"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Load"
                    , "Width":"32 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"41"
                    , "Latency":"5"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":262
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":967
                , "start":"1020"
                , "end":"1021"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"35"
                    , "Start Cycle":"40"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"LD"
                , "id":968
                , "start":"1021"
                , "end":"1026"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Load"
                    , "Width":"64 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"41"
                    , "Latency":"5"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":263
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":961
                , "start":"1020"
                , "end":"1021"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"35"
                    , "Start Cycle":"40"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"LD"
                , "id":962
                , "start":"1021"
                , "end":"1026"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Load"
                    , "Width":"32 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"41"
                    , "Latency":"5"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":262
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":963
                , "start":"1020"
                , "end":"1021"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"35"
                    , "Start Cycle":"40"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"LD"
                , "id":964
                , "start":"1021"
                , "end":"1026"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Load"
                    , "Width":"64 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"41"
                    , "Latency":"5"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":263
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":986
                , "start":"1020"
                , "end":"1021"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"1"
                    , "Start Cycle":"40"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":956
                , "start":"1021"
                , "end":"1021"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Or"
                    , "Constant Operand":"2 (0x2)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"41"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":261
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":957
                , "start":"1021"
                , "end":"1021"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"35"
                    , "Start Cycle":"41"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"LD"
                , "id":958
                , "start":"1021"
                , "end":"1026"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Load"
                    , "Width":"32 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"41"
                    , "Latency":"5"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":262
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":959
                , "start":"1021"
                , "end":"1021"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"35"
                    , "Start Cycle":"41"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"LD"
                , "id":960
                , "start":"1021"
                , "end":"1026"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Load"
                    , "Width":"32 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"41"
                    , "Latency":"5"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":263
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":947
                , "start":"1021"
                , "end":"1021"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Or"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"41"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":261
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":948
                , "start":"1021"
                , "end":"1021"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"35"
                    , "Start Cycle":"41"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"LD"
                , "id":949
                , "start":"1021"
                , "end":"1026"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Load"
                    , "Width":"32 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"41"
                    , "Latency":"5"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":262
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":952
                , "start":"1021"
                , "end":"1021"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"35"
                    , "Start Cycle":"41"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"LD"
                , "id":953
                , "start":"1021"
                , "end":"1026"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Load"
                    , "Width":"32 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"41"
                    , "Latency":"5"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":263
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"arg_hashVec_d"
                , "id":950
                , "start":"980"
                , "end":"1026"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_hashVec_d'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"46"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":951
                , "start":"1021"
                , "end":"1026"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"35"
                    , "Start Cycle":"41"
                    , "Latency":"5"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"arg_countVec_d"
                , "id":954
                , "start":"980"
                , "end":"1026"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_countVec_d'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"46"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":955
                , "start":"1021"
                , "end":"1026"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"35"
                    , "Start Cycle":"41"
                    , "Latency":"5"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":945
                , "start":"1026"
                , "end":"1030"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"46"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"1488"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"Select"
            , "id":513
            , "start":"1020"
            , "end":"1020"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"40"
                , "Latency":"0"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":529
            , "start":"1020"
            , "end":"1021"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"40"
                , "Latency":"1"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"+"
            , "id":416
            , "start":"1020"
            , "end":"1020"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Add"
                , "Constant Operand":"16 (0x10)"
                , "Max Fanout":"1"
                , "Start Cycle":"40"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                  , "line":261
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":432
            , "start":"1021"
            , "end":"1022"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Integer Compare"
                , "Max Fanout":"1"
                , "Start Cycle":"41"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                  , "line":261
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":530
            , "start":"1022"
            , "end":"1022"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"3"
                , "Start Cycle":"42"
                , "Latency":"0"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Global variable"
            , "id":394
            , "start":"987"
            , "end":"988"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"Global variable"
                , "Max Fanout":"1"
                , "Start Cycle":"7"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                  , "line":263
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Global variable"
            , "id":392
            , "start":"987"
            , "end":"988"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"Global variable"
                , "Max Fanout":"1"
                , "Start Cycle":"7"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                  , "line":262
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Global variable"
            , "id":395
            , "start":"987"
            , "end":"988"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"Global variable"
                , "Max Fanout":"1"
                , "Start Cycle":"7"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                  , "line":263
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Cluster 32"
            , "id":402
            , "start":"988"
            , "end":"992"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c3_in_for_body68_i_zts8kernelv1s_c3_enter479_zts8kernelv1_4930_17"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"8"
                , "Cluster Latency":"4"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"Or"
                , "id":935
                , "start":"988"
                , "end":"988"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":263
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":933
                , "start":"988"
                , "end":"992"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"8"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"16"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"ST"
            , "id":433
            , "start":"992"
            , "end":"1030"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Store"
                , "Width":"32 bits"
                , "LSU Style":"Burst-coalesced"
                , "Stall-free":"No"
                , "Global Memory":"Yes"
                , "Max Fanout":"2"
                , "Start Cycle":"12"
                , "Latency":"38"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                  , "line":263
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"ST"
            , "id":526
            , "start":"1030"
            , "end":"1209"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Store"
                , "Width":"64 bits"
                , "LSU Style":"Burst-coalesced non-aligned"
                , "Stall-free":"No"
                , "Global Memory":"Yes"
                , "Max Fanout":"1"
                , "Start Cycle":"50"
                , "Latency":"179"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                  , "line":263
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"ST"
            , "id":528
            , "start":"1030"
            , "end":"1159"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Store"
                , "Width":"512 bits"
                , "LSU Style":"Burst-coalesced non-aligned"
                , "Stall-free":"No"
                , "Global Memory":"Yes"
                , "Max Fanout":"1"
                , "Start Cycle":"50"
                , "Latency":"129"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                  , "line":263
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Global variable"
            , "id":393
            , "start":"987"
            , "end":"988"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"Global variable"
                , "Max Fanout":"1"
                , "Start Cycle":"7"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                  , "line":262
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Cluster 31"
            , "id":401
            , "start":"988"
            , "end":"992"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c2_in_for_body68_i_zts8kernelv1s_c2_enter4726_zts8kernelv1_4930_14"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"8"
                , "Cluster Latency":"4"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"Or"
                , "id":932
                , "start":"988"
                , "end":"988"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                      , "line":262
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":930
                , "start":"988"
                , "end":"992"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"8"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"16"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"ST"
            , "id":458
            , "start":"992"
            , "end":"1030"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Store"
                , "Width":"32 bits"
                , "LSU Style":"Burst-coalesced"
                , "Stall-free":"No"
                , "Global Memory":"Yes"
                , "Max Fanout":"2"
                , "Start Cycle":"12"
                , "Latency":"38"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                  , "line":262
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"ST"
            , "id":525
            , "start":"1030"
            , "end":"1209"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Store"
                , "Width":"64 bits"
                , "LSU Style":"Burst-coalesced non-aligned"
                , "Stall-free":"No"
                , "Global Memory":"Yes"
                , "Max Fanout":"1"
                , "Start Cycle":"50"
                , "Latency":"179"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                  , "line":262
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"ST"
            , "id":527
            , "start":"1030"
            , "end":"1159"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Store"
                , "Width":"512 bits"
                , "LSU Style":"Burst-coalesced non-aligned"
                , "Stall-free":"No"
                , "Global Memory":"Yes"
                , "Max Fanout":"1"
                , "Start Cycle":"50"
                , "Latency":"129"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
                  , "line":262
                }
              ]
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"kernelV1.B9"
        , "id":11
        , "start":"1210"
        , "end":"1211"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
      }
    ]
    , "links":
    [
      {
        "from":2
        , "to":3
      }
      , {
        "from":3
        , "to":12
      }
      , {
        "from":14
        , "to":15
      }
      , {
        "from":14
        , "to":17
      }
      , {
        "from":14
        , "to":16
      }
      , {
        "from":548
        , "to":551
      }
      , {
        "from":548
        , "to":549
      }
      , {
        "from":549
        , "to":550
      }
      , {
        "from":551
        , "to":541
      }
      , {
        "from":552
        , "to":640
      }
      , {
        "from":552
        , "to":631
      }
      , {
        "from":552
        , "to":626
      }
      , {
        "from":552
        , "to":617
      }
      , {
        "from":552
        , "to":612
      }
      , {
        "from":552
        , "to":603
      }
      , {
        "from":552
        , "to":598
      }
      , {
        "from":552
        , "to":589
      }
      , {
        "from":552
        , "to":584
      }
      , {
        "from":552
        , "to":575
      }
      , {
        "from":552
        , "to":570
      }
      , {
        "from":552
        , "to":561
      }
      , {
        "from":552
        , "to":557
      }
      , {
        "from":552
        , "to":554
      }
      , {
        "from":552
        , "to":553
      }
      , {
        "from":552
        , "to":541
      }
      , {
        "from":553
        , "to":541
      }
      , {
        "from":554
        , "to":555
      }
      , {
        "from":554
        , "to":541
      }
      , {
        "from":555
        , "to":654
      }
      , {
        "from":555
        , "to":565
      }
      , {
        "from":555
        , "to":559
      }
      , {
        "from":555
        , "to":556
      }
      , {
        "from":556
        , "to":653
      }
      , {
        "from":556
        , "to":541
      }
      , {
        "from":557
        , "to":558
      }
      , {
        "from":557
        , "to":541
      }
      , {
        "from":558
        , "to":653
      }
      , {
        "from":558
        , "to":564
      }
      , {
        "from":558
        , "to":559
      }
      , {
        "from":559
        , "to":573
      }
      , {
        "from":559
        , "to":560
      }
      , {
        "from":559
        , "to":541
      }
      , {
        "from":560
        , "to":569
      }
      , {
        "from":560
        , "to":652
      }
      , {
        "from":560
        , "to":541
      }
      , {
        "from":653
        , "to":654
      }
      , {
        "from":654
        , "to":655
      }
      , {
        "from":561
        , "to":562
      }
      , {
        "from":561
        , "to":563
      }
      , {
        "from":563
        , "to":568
      }
      , {
        "from":562
        , "to":652
      }
      , {
        "from":562
        , "to":572
      }
      , {
        "from":562
        , "to":564
      }
      , {
        "from":564
        , "to":565
      }
      , {
        "from":565
        , "to":579
      }
      , {
        "from":565
        , "to":566
      }
      , {
        "from":565
        , "to":541
      }
      , {
        "from":566
        , "to":567
      }
      , {
        "from":566
        , "to":569
      }
      , {
        "from":566
        , "to":651
      }
      , {
        "from":569
        , "to":541
      }
      , {
        "from":652
        , "to":655
      }
      , {
        "from":655
        , "to":656
      }
      , {
        "from":570
        , "to":571
      }
      , {
        "from":570
        , "to":541
      }
      , {
        "from":571
        , "to":651
      }
      , {
        "from":571
        , "to":578
      }
      , {
        "from":571
        , "to":572
      }
      , {
        "from":572
        , "to":573
      }
      , {
        "from":573
        , "to":587
      }
      , {
        "from":573
        , "to":574
      }
      , {
        "from":573
        , "to":541
      }
      , {
        "from":574
        , "to":583
      }
      , {
        "from":574
        , "to":650
      }
      , {
        "from":574
        , "to":541
      }
      , {
        "from":651
        , "to":656
      }
      , {
        "from":656
        , "to":657
      }
      , {
        "from":575
        , "to":576
      }
      , {
        "from":575
        , "to":577
      }
      , {
        "from":577
        , "to":582
      }
      , {
        "from":576
        , "to":650
      }
      , {
        "from":576
        , "to":586
      }
      , {
        "from":576
        , "to":578
      }
      , {
        "from":578
        , "to":579
      }
      , {
        "from":579
        , "to":593
      }
      , {
        "from":579
        , "to":580
      }
      , {
        "from":579
        , "to":541
      }
      , {
        "from":580
        , "to":581
      }
      , {
        "from":580
        , "to":583
      }
      , {
        "from":580
        , "to":649
      }
      , {
        "from":583
        , "to":541
      }
      , {
        "from":650
        , "to":657
      }
      , {
        "from":657
        , "to":658
      }
      , {
        "from":584
        , "to":585
      }
      , {
        "from":584
        , "to":541
      }
      , {
        "from":585
        , "to":649
      }
      , {
        "from":585
        , "to":592
      }
      , {
        "from":585
        , "to":586
      }
      , {
        "from":586
        , "to":587
      }
      , {
        "from":587
        , "to":601
      }
      , {
        "from":587
        , "to":588
      }
      , {
        "from":587
        , "to":541
      }
      , {
        "from":588
        , "to":597
      }
      , {
        "from":588
        , "to":648
      }
      , {
        "from":588
        , "to":541
      }
      , {
        "from":649
        , "to":658
      }
      , {
        "from":658
        , "to":659
      }
      , {
        "from":589
        , "to":590
      }
      , {
        "from":589
        , "to":591
      }
      , {
        "from":591
        , "to":596
      }
      , {
        "from":590
        , "to":648
      }
      , {
        "from":590
        , "to":600
      }
      , {
        "from":590
        , "to":592
      }
      , {
        "from":592
        , "to":593
      }
      , {
        "from":593
        , "to":607
      }
      , {
        "from":593
        , "to":594
      }
      , {
        "from":593
        , "to":541
      }
      , {
        "from":594
        , "to":595
      }
      , {
        "from":594
        , "to":597
      }
      , {
        "from":594
        , "to":647
      }
      , {
        "from":597
        , "to":541
      }
      , {
        "from":648
        , "to":659
      }
      , {
        "from":659
        , "to":660
      }
      , {
        "from":598
        , "to":599
      }
      , {
        "from":598
        , "to":541
      }
      , {
        "from":599
        , "to":647
      }
      , {
        "from":599
        , "to":606
      }
      , {
        "from":599
        , "to":600
      }
      , {
        "from":600
        , "to":601
      }
      , {
        "from":601
        , "to":615
      }
      , {
        "from":601
        , "to":602
      }
      , {
        "from":601
        , "to":541
      }
      , {
        "from":602
        , "to":611
      }
      , {
        "from":602
        , "to":646
      }
      , {
        "from":602
        , "to":541
      }
      , {
        "from":647
        , "to":660
      }
      , {
        "from":660
        , "to":661
      }
      , {
        "from":603
        , "to":604
      }
      , {
        "from":603
        , "to":605
      }
      , {
        "from":605
        , "to":610
      }
      , {
        "from":604
        , "to":646
      }
      , {
        "from":604
        , "to":614
      }
      , {
        "from":604
        , "to":606
      }
      , {
        "from":606
        , "to":607
      }
      , {
        "from":607
        , "to":621
      }
      , {
        "from":607
        , "to":608
      }
      , {
        "from":607
        , "to":541
      }
      , {
        "from":608
        , "to":609
      }
      , {
        "from":608
        , "to":611
      }
      , {
        "from":608
        , "to":645
      }
      , {
        "from":611
        , "to":541
      }
      , {
        "from":646
        , "to":661
      }
      , {
        "from":661
        , "to":662
      }
      , {
        "from":612
        , "to":613
      }
      , {
        "from":612
        , "to":541
      }
      , {
        "from":613
        , "to":645
      }
      , {
        "from":613
        , "to":620
      }
      , {
        "from":613
        , "to":614
      }
      , {
        "from":614
        , "to":615
      }
      , {
        "from":615
        , "to":629
      }
      , {
        "from":615
        , "to":616
      }
      , {
        "from":615
        , "to":541
      }
      , {
        "from":616
        , "to":625
      }
      , {
        "from":616
        , "to":644
      }
      , {
        "from":616
        , "to":541
      }
      , {
        "from":645
        , "to":662
      }
      , {
        "from":662
        , "to":663
      }
      , {
        "from":617
        , "to":618
      }
      , {
        "from":617
        , "to":619
      }
      , {
        "from":619
        , "to":624
      }
      , {
        "from":618
        , "to":644
      }
      , {
        "from":618
        , "to":628
      }
      , {
        "from":618
        , "to":620
      }
      , {
        "from":620
        , "to":621
      }
      , {
        "from":621
        , "to":635
      }
      , {
        "from":621
        , "to":622
      }
      , {
        "from":621
        , "to":541
      }
      , {
        "from":622
        , "to":623
      }
      , {
        "from":622
        , "to":625
      }
      , {
        "from":622
        , "to":643
      }
      , {
        "from":625
        , "to":541
      }
      , {
        "from":644
        , "to":663
      }
      , {
        "from":663
        , "to":664
      }
      , {
        "from":626
        , "to":627
      }
      , {
        "from":626
        , "to":541
      }
      , {
        "from":627
        , "to":643
      }
      , {
        "from":627
        , "to":634
      }
      , {
        "from":627
        , "to":628
      }
      , {
        "from":628
        , "to":629
      }
      , {
        "from":629
        , "to":630
      }
      , {
        "from":629
        , "to":541
      }
      , {
        "from":630
        , "to":639
      }
      , {
        "from":630
        , "to":642
      }
      , {
        "from":630
        , "to":541
      }
      , {
        "from":643
        , "to":664
      }
      , {
        "from":664
        , "to":665
      }
      , {
        "from":631
        , "to":632
      }
      , {
        "from":631
        , "to":633
      }
      , {
        "from":633
        , "to":638
      }
      , {
        "from":632
        , "to":642
      }
      , {
        "from":632
        , "to":634
      }
      , {
        "from":634
        , "to":635
      }
      , {
        "from":635
        , "to":636
      }
      , {
        "from":635
        , "to":541
      }
      , {
        "from":636
        , "to":637
      }
      , {
        "from":636
        , "to":639
      }
      , {
        "from":639
        , "to":541
      }
      , {
        "from":642
        , "to":665
      }
      , {
        "from":665
        , "to":666
      }
      , {
        "from":640
        , "to":641
      }
      , {
        "from":641
        , "to":666
      }
      , {
        "from":666
        , "to":541
      }
      , {
        "from":550
        , "to":638
      }
      , {
        "from":550
        , "to":624
      }
      , {
        "from":550
        , "to":610
      }
      , {
        "from":550
        , "to":596
      }
      , {
        "from":550
        , "to":582
      }
      , {
        "from":550
        , "to":568
      }
      , {
        "from":550
        , "to":541
      }
      , {
        "from":567
        , "to":568
      }
      , {
        "from":581
        , "to":582
      }
      , {
        "from":595
        , "to":596
      }
      , {
        "from":609
        , "to":610
      }
      , {
        "from":623
        , "to":624
      }
      , {
        "from":637
        , "to":638
      }
      , {
        "from":15
        , "to":17
      }
      , {
        "from":15
        , "to":16
      }
      , {
        "from":16
        , "to":17
      }
      , {
        "from":712
        , "to":713
      }
      , {
        "from":709
        , "to":710
      }
      , {
        "from":711
        , "to":713
      }
      , {
        "from":707
        , "to":708
      }
      , {
        "from":704
        , "to":705
      }
      , {
        "from":706
        , "to":708
      }
      , {
        "from":702
        , "to":703
      }
      , {
        "from":699
        , "to":700
      }
      , {
        "from":701
        , "to":703
      }
      , {
        "from":697
        , "to":698
      }
      , {
        "from":694
        , "to":695
      }
      , {
        "from":696
        , "to":698
      }
      , {
        "from":692
        , "to":693
      }
      , {
        "from":689
        , "to":690
      }
      , {
        "from":691
        , "to":693
      }
      , {
        "from":687
        , "to":688
      }
      , {
        "from":684
        , "to":685
      }
      , {
        "from":686
        , "to":688
      }
      , {
        "from":681
        , "to":682
      }
      , {
        "from":683
        , "to":670
      }
      , {
        "from":677
        , "to":678
      }
      , {
        "from":679
        , "to":680
      }
      , {
        "from":672
        , "to":675
      }
      , {
        "from":672
        , "to":673
      }
      , {
        "from":673
        , "to":674
      }
      , {
        "from":675
        , "to":676
      }
      , {
        "from":12
        , "to":5
      }
      , {
        "from":991
        , "to":992
      }
      , {
        "from":992
        , "to":999
      }
      , {
        "from":993
        , "to":994
      }
      , {
        "from":994
        , "to":996
      }
      , {
        "from":995
        , "to":996
      }
      , {
        "from":996
        , "to":997
      }
      , {
        "from":997
        , "to":998
      }
      , {
        "from":998
        , "to":1000
      }
      , {
        "from":5
        , "to":7
      }
      , {
        "from":18
        , "to":19
      }
      , {
        "from":18
        , "to":20
      }
      , {
        "from":726
        , "to":727
      }
      , {
        "from":727
        , "to":729
      }
      , {
        "from":734
        , "to":735
      }
      , {
        "from":722
        , "to":723
      }
      , {
        "from":722
        , "to":715
      }
      , {
        "from":724
        , "to":725
      }
      , {
        "from":725
        , "to":733
      }
      , {
        "from":725
        , "to":715
      }
      , {
        "from":728
        , "to":729
      }
      , {
        "from":730
        , "to":715
      }
      , {
        "from":20
        , "to":21
      }
      , {
        "from":7
        , "to":8
      }
      , {
        "from":752
        , "to":770
      }
      , {
        "from":752
        , "to":759
      }
      , {
        "from":752
        , "to":753
      }
      , {
        "from":753
        , "to":758
      }
      , {
        "from":753
        , "to":756
      }
      , {
        "from":759
        , "to":760
      }
      , {
        "from":774
        , "to":745
      }
      , {
        "from":754
        , "to":760
      }
      , {
        "from":754
        , "to":758
      }
      , {
        "from":754
        , "to":756
      }
      , {
        "from":754
        , "to":745
      }
      , {
        "from":755
        , "to":756
      }
      , {
        "from":755
        , "to":745
      }
      , {
        "from":756
        , "to":760
      }
      , {
        "from":757
        , "to":758
      }
      , {
        "from":757
        , "to":745
      }
      , {
        "from":758
        , "to":760
      }
      , {
        "from":760
        , "to":761
      }
      , {
        "from":760
        , "to":745
      }
      , {
        "from":761
        , "to":762
      }
      , {
        "from":762
        , "to":763
      }
      , {
        "from":763
        , "to":745
      }
      , {
        "from":778
        , "to":745
      }
      , {
        "from":8
        , "to":9
      }
      , {
        "from":62
        , "to":323
      }
      , {
        "from":61
        , "to":264
      }
      , {
        "from":60
        , "to":152
      }
      , {
        "from":59
        , "to":151
      }
      , {
        "from":58
        , "to":150
      }
      , {
        "from":57
        , "to":149
      }
      , {
        "from":56
        , "to":148
      }
      , {
        "from":55
        , "to":147
      }
      , {
        "from":54
        , "to":146
      }
      , {
        "from":53
        , "to":145
      }
      , {
        "from":52
        , "to":144
      }
      , {
        "from":51
        , "to":143
      }
      , {
        "from":50
        , "to":142
      }
      , {
        "from":49
        , "to":141
      }
      , {
        "from":48
        , "to":140
      }
      , {
        "from":47
        , "to":139
      }
      , {
        "from":46
        , "to":138
      }
      , {
        "from":45
        , "to":122
      }
      , {
        "from":90
        , "to":265
      }
      , {
        "from":90
        , "to":285
      }
      , {
        "from":90
        , "to":284
      }
      , {
        "from":90
        , "to":283
      }
      , {
        "from":90
        , "to":282
      }
      , {
        "from":90
        , "to":281
      }
      , {
        "from":90
        , "to":280
      }
      , {
        "from":90
        , "to":279
      }
      , {
        "from":90
        , "to":278
      }
      , {
        "from":90
        , "to":277
      }
      , {
        "from":90
        , "to":276
      }
      , {
        "from":90
        , "to":275
      }
      , {
        "from":90
        , "to":274
      }
      , {
        "from":90
        , "to":273
      }
      , {
        "from":90
        , "to":272
      }
      , {
        "from":90
        , "to":271
      }
      , {
        "from":89
        , "to":152
      }
      , {
        "from":89
        , "to":151
      }
      , {
        "from":89
        , "to":150
      }
      , {
        "from":89
        , "to":149
      }
      , {
        "from":89
        , "to":148
      }
      , {
        "from":89
        , "to":147
      }
      , {
        "from":89
        , "to":146
      }
      , {
        "from":89
        , "to":145
      }
      , {
        "from":89
        , "to":144
      }
      , {
        "from":89
        , "to":143
      }
      , {
        "from":89
        , "to":142
      }
      , {
        "from":89
        , "to":141
      }
      , {
        "from":89
        , "to":140
      }
      , {
        "from":89
        , "to":139
      }
      , {
        "from":89
        , "to":138
      }
      , {
        "from":89
        , "to":122
      }
      , {
        "from":65
        , "to":325
      }
      , {
        "from":65
        , "to":357
      }
      , {
        "from":65
        , "to":83
      }
      , {
        "from":65
        , "to":82
      }
      , {
        "from":65
        , "to":81
      }
      , {
        "from":65
        , "to":80
      }
      , {
        "from":65
        , "to":79
      }
      , {
        "from":65
        , "to":78
      }
      , {
        "from":65
        , "to":77
      }
      , {
        "from":65
        , "to":76
      }
      , {
        "from":65
        , "to":75
      }
      , {
        "from":65
        , "to":74
      }
      , {
        "from":65
        , "to":73
      }
      , {
        "from":65
        , "to":72
      }
      , {
        "from":65
        , "to":71
      }
      , {
        "from":65
        , "to":70
      }
      , {
        "from":65
        , "to":69
      }
      , {
        "from":65
        , "to":68
      }
      , {
        "from":65
        , "to":67
      }
      , {
        "from":65
        , "to":86
      }
      , {
        "from":65
        , "to":87
      }
      , {
        "from":87
        , "to":265
      }
      , {
        "from":87
        , "to":308
      }
      , {
        "from":782
        , "to":780
      }
      , {
        "from":86
        , "to":122
      }
      , {
        "from":122
        , "to":154
      }
      , {
        "from":122
        , "to":153
      }
      , {
        "from":154
        , "to":186
      }
      , {
        "from":67
        , "to":85
      }
      , {
        "from":67
        , "to":91
      }
      , {
        "from":67
        , "to":84
      }
      , {
        "from":84
        , "to":91
      }
      , {
        "from":91
        , "to":137
      }
      , {
        "from":91
        , "to":136
      }
      , {
        "from":91
        , "to":135
      }
      , {
        "from":91
        , "to":134
      }
      , {
        "from":91
        , "to":133
      }
      , {
        "from":91
        , "to":132
      }
      , {
        "from":91
        , "to":131
      }
      , {
        "from":91
        , "to":130
      }
      , {
        "from":91
        , "to":129
      }
      , {
        "from":91
        , "to":128
      }
      , {
        "from":91
        , "to":127
      }
      , {
        "from":91
        , "to":126
      }
      , {
        "from":91
        , "to":125
      }
      , {
        "from":91
        , "to":124
      }
      , {
        "from":91
        , "to":123
      }
      , {
        "from":123
        , "to":186
      }
      , {
        "from":123
        , "to":185
      }
      , {
        "from":186
        , "to":217
      }
      , {
        "from":186
        , "to":219
      }
      , {
        "from":217
        , "to":356
      }
      , {
        "from":124
        , "to":188
      }
      , {
        "from":124
        , "to":187
      }
      , {
        "from":125
        , "to":190
      }
      , {
        "from":125
        , "to":189
      }
      , {
        "from":126
        , "to":192
      }
      , {
        "from":126
        , "to":191
      }
      , {
        "from":127
        , "to":194
      }
      , {
        "from":127
        , "to":193
      }
      , {
        "from":128
        , "to":196
      }
      , {
        "from":128
        , "to":195
      }
      , {
        "from":129
        , "to":198
      }
      , {
        "from":129
        , "to":197
      }
      , {
        "from":130
        , "to":200
      }
      , {
        "from":130
        , "to":199
      }
      , {
        "from":131
        , "to":202
      }
      , {
        "from":131
        , "to":201
      }
      , {
        "from":132
        , "to":204
      }
      , {
        "from":132
        , "to":203
      }
      , {
        "from":133
        , "to":206
      }
      , {
        "from":133
        , "to":205
      }
      , {
        "from":134
        , "to":208
      }
      , {
        "from":134
        , "to":207
      }
      , {
        "from":135
        , "to":210
      }
      , {
        "from":135
        , "to":209
      }
      , {
        "from":136
        , "to":212
      }
      , {
        "from":136
        , "to":211
      }
      , {
        "from":137
        , "to":214
      }
      , {
        "from":137
        , "to":213
      }
      , {
        "from":85
        , "to":216
      }
      , {
        "from":85
        , "to":215
      }
      , {
        "from":68
        , "to":92
      }
      , {
        "from":68
        , "to":93
      }
      , {
        "from":93
        , "to":271
      }
      , {
        "from":93
        , "to":364
      }
      , {
        "from":785
        , "to":783
      }
      , {
        "from":92
        , "to":138
      }
      , {
        "from":138
        , "to":156
      }
      , {
        "from":138
        , "to":155
      }
      , {
        "from":156
        , "to":188
      }
      , {
        "from":188
        , "to":219
      }
      , {
        "from":219
        , "to":235
      }
      , {
        "from":219
        , "to":234
      }
      , {
        "from":235
        , "to":250
      }
      , {
        "from":69
        , "to":94
      }
      , {
        "from":69
        , "to":95
      }
      , {
        "from":95
        , "to":272
      }
      , {
        "from":95
        , "to":365
      }
      , {
        "from":788
        , "to":786
      }
      , {
        "from":94
        , "to":139
      }
      , {
        "from":139
        , "to":158
      }
      , {
        "from":139
        , "to":157
      }
      , {
        "from":158
        , "to":190
      }
      , {
        "from":190
        , "to":234
      }
      , {
        "from":234
        , "to":243
      }
      , {
        "from":234
        , "to":242
      }
      , {
        "from":243
        , "to":250
      }
      , {
        "from":243
        , "to":254
      }
      , {
        "from":250
        , "to":255
      }
      , {
        "from":70
        , "to":96
      }
      , {
        "from":70
        , "to":97
      }
      , {
        "from":97
        , "to":273
      }
      , {
        "from":97
        , "to":366
      }
      , {
        "from":791
        , "to":789
      }
      , {
        "from":96
        , "to":140
      }
      , {
        "from":140
        , "to":160
      }
      , {
        "from":140
        , "to":159
      }
      , {
        "from":160
        , "to":192
      }
      , {
        "from":192
        , "to":242
      }
      , {
        "from":242
        , "to":249
      }
      , {
        "from":242
        , "to":248
      }
      , {
        "from":242
        , "to":247
      }
      , {
        "from":248
        , "to":268
      }
      , {
        "from":249
        , "to":255
      }
      , {
        "from":249
        , "to":254
      }
      , {
        "from":254
        , "to":262
      }
      , {
        "from":255
        , "to":263
      }
      , {
        "from":71
        , "to":98
      }
      , {
        "from":71
        , "to":99
      }
      , {
        "from":99
        , "to":274
      }
      , {
        "from":99
        , "to":367
      }
      , {
        "from":794
        , "to":792
      }
      , {
        "from":98
        , "to":141
      }
      , {
        "from":141
        , "to":162
      }
      , {
        "from":141
        , "to":161
      }
      , {
        "from":162
        , "to":194
      }
      , {
        "from":194
        , "to":247
      }
      , {
        "from":247
        , "to":268
      }
      , {
        "from":247
        , "to":253
      }
      , {
        "from":247
        , "to":252
      }
      , {
        "from":253
        , "to":263
      }
      , {
        "from":253
        , "to":262
      }
      , {
        "from":262
        , "to":269
      }
      , {
        "from":263
        , "to":270
      }
      , {
        "from":72
        , "to":100
      }
      , {
        "from":72
        , "to":101
      }
      , {
        "from":101
        , "to":275
      }
      , {
        "from":101
        , "to":368
      }
      , {
        "from":797
        , "to":795
      }
      , {
        "from":100
        , "to":142
      }
      , {
        "from":142
        , "to":164
      }
      , {
        "from":142
        , "to":163
      }
      , {
        "from":164
        , "to":196
      }
      , {
        "from":196
        , "to":252
      }
      , {
        "from":252
        , "to":261
      }
      , {
        "from":252
        , "to":260
      }
      , {
        "from":252
        , "to":259
      }
      , {
        "from":260
        , "to":268
      }
      , {
        "from":268
        , "to":338
      }
      , {
        "from":261
        , "to":270
      }
      , {
        "from":261
        , "to":269
      }
      , {
        "from":269
        , "to":291
      }
      , {
        "from":270
        , "to":292
      }
      , {
        "from":73
        , "to":102
      }
      , {
        "from":73
        , "to":103
      }
      , {
        "from":103
        , "to":276
      }
      , {
        "from":103
        , "to":369
      }
      , {
        "from":800
        , "to":798
      }
      , {
        "from":102
        , "to":143
      }
      , {
        "from":143
        , "to":166
      }
      , {
        "from":143
        , "to":165
      }
      , {
        "from":166
        , "to":198
      }
      , {
        "from":198
        , "to":259
      }
      , {
        "from":259
        , "to":311
      }
      , {
        "from":259
        , "to":267
      }
      , {
        "from":259
        , "to":266
      }
      , {
        "from":267
        , "to":292
      }
      , {
        "from":267
        , "to":291
      }
      , {
        "from":291
        , "to":313
      }
      , {
        "from":292
        , "to":314
      }
      , {
        "from":74
        , "to":104
      }
      , {
        "from":74
        , "to":105
      }
      , {
        "from":105
        , "to":277
      }
      , {
        "from":105
        , "to":370
      }
      , {
        "from":803
        , "to":801
      }
      , {
        "from":104
        , "to":144
      }
      , {
        "from":144
        , "to":168
      }
      , {
        "from":144
        , "to":167
      }
      , {
        "from":168
        , "to":200
      }
      , {
        "from":200
        , "to":266
      }
      , {
        "from":266
        , "to":290
      }
      , {
        "from":266
        , "to":289
      }
      , {
        "from":266
        , "to":288
      }
      , {
        "from":266
        , "to":287
      }
      , {
        "from":289
        , "to":330
      }
      , {
        "from":290
        , "to":314
      }
      , {
        "from":290
        , "to":313
      }
      , {
        "from":313
        , "to":321
      }
      , {
        "from":314
        , "to":322
      }
      , {
        "from":75
        , "to":106
      }
      , {
        "from":75
        , "to":107
      }
      , {
        "from":107
        , "to":278
      }
      , {
        "from":107
        , "to":371
      }
      , {
        "from":806
        , "to":804
      }
      , {
        "from":106
        , "to":145
      }
      , {
        "from":145
        , "to":170
      }
      , {
        "from":145
        , "to":169
      }
      , {
        "from":170
        , "to":202
      }
      , {
        "from":202
        , "to":224
      }
      , {
        "from":202
        , "to":288
      }
      , {
        "from":288
        , "to":330
      }
      , {
        "from":288
        , "to":311
      }
      , {
        "from":288
        , "to":312
      }
      , {
        "from":288
        , "to":310
      }
      , {
        "from":312
        , "to":322
      }
      , {
        "from":312
        , "to":321
      }
      , {
        "from":321
        , "to":331
      }
      , {
        "from":322
        , "to":332
      }
      , {
        "from":311
        , "to":338
      }
      , {
        "from":76
        , "to":108
      }
      , {
        "from":76
        , "to":109
      }
      , {
        "from":109
        , "to":279
      }
      , {
        "from":109
        , "to":372
      }
      , {
        "from":809
        , "to":807
      }
      , {
        "from":108
        , "to":146
      }
      , {
        "from":146
        , "to":172
      }
      , {
        "from":146
        , "to":171
      }
      , {
        "from":172
        , "to":204
      }
      , {
        "from":204
        , "to":224
      }
      , {
        "from":204
        , "to":310
      }
      , {
        "from":310
        , "to":320
      }
      , {
        "from":310
        , "to":319
      }
      , {
        "from":310
        , "to":318
      }
      , {
        "from":319
        , "to":330
      }
      , {
        "from":330
        , "to":338
      }
      , {
        "from":338
        , "to":355
      }
      , {
        "from":320
        , "to":332
      }
      , {
        "from":320
        , "to":331
      }
      , {
        "from":331
        , "to":344
      }
      , {
        "from":332
        , "to":339
      }
      , {
        "from":224
        , "to":239
      }
      , {
        "from":77
        , "to":110
      }
      , {
        "from":77
        , "to":111
      }
      , {
        "from":111
        , "to":280
      }
      , {
        "from":111
        , "to":373
      }
      , {
        "from":812
        , "to":810
      }
      , {
        "from":110
        , "to":147
      }
      , {
        "from":147
        , "to":174
      }
      , {
        "from":147
        , "to":173
      }
      , {
        "from":174
        , "to":206
      }
      , {
        "from":206
        , "to":226
      }
      , {
        "from":206
        , "to":318
      }
      , {
        "from":318
        , "to":350
      }
      , {
        "from":318
        , "to":329
      }
      , {
        "from":318
        , "to":328
      }
      , {
        "from":329
        , "to":339
      }
      , {
        "from":329
        , "to":346
      }
      , {
        "from":339
        , "to":347
      }
      , {
        "from":78
        , "to":112
      }
      , {
        "from":78
        , "to":113
      }
      , {
        "from":113
        , "to":281
      }
      , {
        "from":113
        , "to":374
      }
      , {
        "from":815
        , "to":813
      }
      , {
        "from":112
        , "to":148
      }
      , {
        "from":148
        , "to":176
      }
      , {
        "from":148
        , "to":175
      }
      , {
        "from":176
        , "to":208
      }
      , {
        "from":208
        , "to":226
      }
      , {
        "from":208
        , "to":328
      }
      , {
        "from":328
        , "to":337
      }
      , {
        "from":328
        , "to":336
      }
      , {
        "from":328
        , "to":335
      }
      , {
        "from":336
        , "to":345
      }
      , {
        "from":337
        , "to":347
      }
      , {
        "from":337
        , "to":346
      }
      , {
        "from":346
        , "to":351
      }
      , {
        "from":347
        , "to":352
      }
      , {
        "from":226
        , "to":239
      }
      , {
        "from":239
        , "to":246
      }
      , {
        "from":79
        , "to":114
      }
      , {
        "from":79
        , "to":115
      }
      , {
        "from":115
        , "to":282
      }
      , {
        "from":115
        , "to":375
      }
      , {
        "from":818
        , "to":816
      }
      , {
        "from":114
        , "to":149
      }
      , {
        "from":149
        , "to":178
      }
      , {
        "from":149
        , "to":177
      }
      , {
        "from":178
        , "to":210
      }
      , {
        "from":210
        , "to":228
      }
      , {
        "from":210
        , "to":335
      }
      , {
        "from":335
        , "to":344
      }
      , {
        "from":335
        , "to":351
      }
      , {
        "from":335
        , "to":345
      }
      , {
        "from":335
        , "to":343
      }
      , {
        "from":343
        , "to":352
      }
      , {
        "from":343
        , "to":349
      }
      , {
        "from":343
        , "to":348
      }
      , {
        "from":352
        , "to":356
      }
      , {
        "from":351
        , "to":353
      }
      , {
        "from":344
        , "to":350
      }
      , {
        "from":350
        , "to":355
      }
      , {
        "from":80
        , "to":116
      }
      , {
        "from":80
        , "to":117
      }
      , {
        "from":117
        , "to":283
      }
      , {
        "from":117
        , "to":376
      }
      , {
        "from":821
        , "to":819
      }
      , {
        "from":116
        , "to":150
      }
      , {
        "from":150
        , "to":180
      }
      , {
        "from":150
        , "to":179
      }
      , {
        "from":180
        , "to":212
      }
      , {
        "from":212
        , "to":228
      }
      , {
        "from":212
        , "to":230
      }
      , {
        "from":212
        , "to":229
      }
      , {
        "from":229
        , "to":345
      }
      , {
        "from":345
        , "to":354
      }
      , {
        "from":228
        , "to":241
      }
      , {
        "from":81
        , "to":118
      }
      , {
        "from":81
        , "to":119
      }
      , {
        "from":119
        , "to":284
      }
      , {
        "from":119
        , "to":377
      }
      , {
        "from":824
        , "to":822
      }
      , {
        "from":118
        , "to":151
      }
      , {
        "from":151
        , "to":182
      }
      , {
        "from":151
        , "to":181
      }
      , {
        "from":182
        , "to":214
      }
      , {
        "from":214
        , "to":232
      }
      , {
        "from":214
        , "to":230
      }
      , {
        "from":230
        , "to":349
      }
      , {
        "from":349
        , "to":353
      }
      , {
        "from":353
        , "to":354
      }
      , {
        "from":82
        , "to":120
      }
      , {
        "from":82
        , "to":121
      }
      , {
        "from":121
        , "to":285
      }
      , {
        "from":121
        , "to":359
      }
      , {
        "from":827
        , "to":825
      }
      , {
        "from":120
        , "to":152
      }
      , {
        "from":152
        , "to":184
      }
      , {
        "from":152
        , "to":183
      }
      , {
        "from":184
        , "to":216
      }
      , {
        "from":216
        , "to":232
      }
      , {
        "from":216
        , "to":233
      }
      , {
        "from":233
        , "to":348
      }
      , {
        "from":348
        , "to":354
      }
      , {
        "from":354
        , "to":355
      }
      , {
        "from":355
        , "to":356
      }
      , {
        "from":356
        , "to":357
      }
      , {
        "from":357
        , "to":358
      }
      , {
        "from":357
        , "to":359
      }
      , {
        "from":358
        , "to":360
      }
      , {
        "from":232
        , "to":241
      }
      , {
        "from":241
        , "to":246
      }
      , {
        "from":246
        , "to":287
      }
      , {
        "from":287
        , "to":309
      }
      , {
        "from":83
        , "to":333
      }
      , {
        "from":83
        , "to":88
      }
      , {
        "from":88
        , "to":326
      }
      , {
        "from":66
        , "to":334
      }
      , {
        "from":64
        , "to":360
      }
      , {
        "from":64
        , "to":183
      }
      , {
        "from":64
        , "to":181
      }
      , {
        "from":64
        , "to":179
      }
      , {
        "from":64
        , "to":177
      }
      , {
        "from":64
        , "to":175
      }
      , {
        "from":64
        , "to":173
      }
      , {
        "from":64
        , "to":171
      }
      , {
        "from":64
        , "to":169
      }
      , {
        "from":64
        , "to":167
      }
      , {
        "from":64
        , "to":165
      }
      , {
        "from":64
        , "to":163
      }
      , {
        "from":64
        , "to":161
      }
      , {
        "from":64
        , "to":159
      }
      , {
        "from":64
        , "to":157
      }
      , {
        "from":64
        , "to":155
      }
      , {
        "from":64
        , "to":153
      }
      , {
        "from":153
        , "to":185
      }
      , {
        "from":185
        , "to":218
      }
      , {
        "from":185
        , "to":286
      }
      , {
        "from":185
        , "to":257
      }
      , {
        "from":155
        , "to":187
      }
      , {
        "from":187
        , "to":218
      }
      , {
        "from":187
        , "to":257
      }
      , {
        "from":187
        , "to":293
      }
      , {
        "from":218
        , "to":236
      }
      , {
        "from":157
        , "to":189
      }
      , {
        "from":189
        , "to":220
      }
      , {
        "from":189
        , "to":257
      }
      , {
        "from":189
        , "to":294
      }
      , {
        "from":159
        , "to":191
      }
      , {
        "from":191
        , "to":220
      }
      , {
        "from":191
        , "to":257
      }
      , {
        "from":191
        , "to":295
      }
      , {
        "from":220
        , "to":236
      }
      , {
        "from":236
        , "to":244
      }
      , {
        "from":161
        , "to":193
      }
      , {
        "from":193
        , "to":221
      }
      , {
        "from":193
        , "to":296
      }
      , {
        "from":193
        , "to":257
      }
      , {
        "from":163
        , "to":195
      }
      , {
        "from":195
        , "to":221
      }
      , {
        "from":195
        , "to":297
      }
      , {
        "from":195
        , "to":257
      }
      , {
        "from":221
        , "to":237
      }
      , {
        "from":165
        , "to":197
      }
      , {
        "from":197
        , "to":222
      }
      , {
        "from":197
        , "to":298
      }
      , {
        "from":197
        , "to":257
      }
      , {
        "from":167
        , "to":199
      }
      , {
        "from":199
        , "to":222
      }
      , {
        "from":199
        , "to":299
      }
      , {
        "from":199
        , "to":257
      }
      , {
        "from":222
        , "to":237
      }
      , {
        "from":237
        , "to":244
      }
      , {
        "from":244
        , "to":251
      }
      , {
        "from":169
        , "to":201
      }
      , {
        "from":201
        , "to":223
      }
      , {
        "from":201
        , "to":300
      }
      , {
        "from":201
        , "to":257
      }
      , {
        "from":171
        , "to":203
      }
      , {
        "from":203
        , "to":223
      }
      , {
        "from":203
        , "to":301
      }
      , {
        "from":203
        , "to":257
      }
      , {
        "from":223
        , "to":238
      }
      , {
        "from":173
        , "to":205
      }
      , {
        "from":205
        , "to":225
      }
      , {
        "from":205
        , "to":302
      }
      , {
        "from":205
        , "to":257
      }
      , {
        "from":175
        , "to":207
      }
      , {
        "from":207
        , "to":225
      }
      , {
        "from":207
        , "to":303
      }
      , {
        "from":207
        , "to":257
      }
      , {
        "from":225
        , "to":238
      }
      , {
        "from":238
        , "to":245
      }
      , {
        "from":177
        , "to":209
      }
      , {
        "from":209
        , "to":227
      }
      , {
        "from":209
        , "to":304
      }
      , {
        "from":209
        , "to":257
      }
      , {
        "from":179
        , "to":211
      }
      , {
        "from":211
        , "to":227
      }
      , {
        "from":211
        , "to":305
      }
      , {
        "from":211
        , "to":257
      }
      , {
        "from":227
        , "to":240
      }
      , {
        "from":181
        , "to":213
      }
      , {
        "from":213
        , "to":231
      }
      , {
        "from":213
        , "to":306
      }
      , {
        "from":213
        , "to":257
      }
      , {
        "from":183
        , "to":215
      }
      , {
        "from":215
        , "to":231
      }
      , {
        "from":215
        , "to":307
      }
      , {
        "from":215
        , "to":258
      }
      , {
        "from":231
        , "to":240
      }
      , {
        "from":240
        , "to":245
      }
      , {
        "from":245
        , "to":251
      }
      , {
        "from":251
        , "to":256
      }
      , {
        "from":251
        , "to":317
      }
      , {
        "from":251
        , "to":257
      }
      , {
        "from":251
        , "to":258
      }
      , {
        "from":258
        , "to":316
      }
      , {
        "from":892
        , "to":890
      }
      , {
        "from":257
        , "to":265
      }
      , {
        "from":257
        , "to":308
      }
      , {
        "from":257
        , "to":364
      }
      , {
        "from":257
        , "to":365
      }
      , {
        "from":257
        , "to":366
      }
      , {
        "from":257
        , "to":367
      }
      , {
        "from":257
        , "to":368
      }
      , {
        "from":257
        , "to":369
      }
      , {
        "from":257
        , "to":370
      }
      , {
        "from":257
        , "to":371
      }
      , {
        "from":257
        , "to":372
      }
      , {
        "from":257
        , "to":373
      }
      , {
        "from":257
        , "to":374
      }
      , {
        "from":257
        , "to":375
      }
      , {
        "from":257
        , "to":376
      }
      , {
        "from":257
        , "to":377
      }
      , {
        "from":886
        , "to":887
      }
      , {
        "from":887
        , "to":889
      }
      , {
        "from":882
        , "to":883
      }
      , {
        "from":883
        , "to":885
      }
      , {
        "from":878
        , "to":879
      }
      , {
        "from":879
        , "to":881
      }
      , {
        "from":874
        , "to":875
      }
      , {
        "from":875
        , "to":877
      }
      , {
        "from":870
        , "to":871
      }
      , {
        "from":871
        , "to":873
      }
      , {
        "from":866
        , "to":867
      }
      , {
        "from":867
        , "to":869
      }
      , {
        "from":862
        , "to":863
      }
      , {
        "from":863
        , "to":865
      }
      , {
        "from":858
        , "to":859
      }
      , {
        "from":859
        , "to":861
      }
      , {
        "from":854
        , "to":855
      }
      , {
        "from":855
        , "to":857
      }
      , {
        "from":850
        , "to":851
      }
      , {
        "from":851
        , "to":853
      }
      , {
        "from":846
        , "to":847
      }
      , {
        "from":847
        , "to":849
      }
      , {
        "from":842
        , "to":843
      }
      , {
        "from":843
        , "to":845
      }
      , {
        "from":838
        , "to":839
      }
      , {
        "from":839
        , "to":841
      }
      , {
        "from":834
        , "to":835
      }
      , {
        "from":835
        , "to":837
      }
      , {
        "from":830
        , "to":831
      }
      , {
        "from":831
        , "to":833
      }
      , {
        "from":832
        , "to":833
      }
      , {
        "from":833
        , "to":828
      }
      , {
        "from":836
        , "to":837
      }
      , {
        "from":837
        , "to":828
      }
      , {
        "from":840
        , "to":841
      }
      , {
        "from":841
        , "to":828
      }
      , {
        "from":844
        , "to":845
      }
      , {
        "from":845
        , "to":828
      }
      , {
        "from":848
        , "to":849
      }
      , {
        "from":849
        , "to":828
      }
      , {
        "from":852
        , "to":853
      }
      , {
        "from":853
        , "to":828
      }
      , {
        "from":856
        , "to":857
      }
      , {
        "from":857
        , "to":828
      }
      , {
        "from":860
        , "to":861
      }
      , {
        "from":861
        , "to":828
      }
      , {
        "from":864
        , "to":865
      }
      , {
        "from":865
        , "to":828
      }
      , {
        "from":868
        , "to":869
      }
      , {
        "from":869
        , "to":828
      }
      , {
        "from":872
        , "to":873
      }
      , {
        "from":873
        , "to":828
      }
      , {
        "from":876
        , "to":877
      }
      , {
        "from":877
        , "to":828
      }
      , {
        "from":880
        , "to":881
      }
      , {
        "from":881
        , "to":828
      }
      , {
        "from":884
        , "to":885
      }
      , {
        "from":885
        , "to":828
      }
      , {
        "from":888
        , "to":889
      }
      , {
        "from":889
        , "to":828
      }
      , {
        "from":265
        , "to":286
      }
      , {
        "from":286
        , "to":308
      }
      , {
        "from":308
        , "to":361
      }
      , {
        "from":256
        , "to":309
      }
      , {
        "from":256
        , "to":264
      }
      , {
        "from":264
        , "to":271
      }
      , {
        "from":264
        , "to":272
      }
      , {
        "from":264
        , "to":273
      }
      , {
        "from":264
        , "to":274
      }
      , {
        "from":264
        , "to":275
      }
      , {
        "from":264
        , "to":276
      }
      , {
        "from":264
        , "to":277
      }
      , {
        "from":264
        , "to":278
      }
      , {
        "from":264
        , "to":279
      }
      , {
        "from":264
        , "to":280
      }
      , {
        "from":264
        , "to":281
      }
      , {
        "from":264
        , "to":282
      }
      , {
        "from":264
        , "to":283
      }
      , {
        "from":264
        , "to":284
      }
      , {
        "from":264
        , "to":285
      }
      , {
        "from":895
        , "to":893
      }
      , {
        "from":285
        , "to":307
      }
      , {
        "from":307
        , "to":378
      }
      , {
        "from":284
        , "to":306
      }
      , {
        "from":306
        , "to":377
      }
      , {
        "from":283
        , "to":305
      }
      , {
        "from":305
        , "to":376
      }
      , {
        "from":282
        , "to":304
      }
      , {
        "from":304
        , "to":375
      }
      , {
        "from":281
        , "to":303
      }
      , {
        "from":303
        , "to":374
      }
      , {
        "from":280
        , "to":302
      }
      , {
        "from":302
        , "to":373
      }
      , {
        "from":279
        , "to":301
      }
      , {
        "from":301
        , "to":372
      }
      , {
        "from":278
        , "to":300
      }
      , {
        "from":300
        , "to":371
      }
      , {
        "from":277
        , "to":299
      }
      , {
        "from":299
        , "to":370
      }
      , {
        "from":276
        , "to":298
      }
      , {
        "from":298
        , "to":369
      }
      , {
        "from":275
        , "to":297
      }
      , {
        "from":297
        , "to":368
      }
      , {
        "from":274
        , "to":296
      }
      , {
        "from":296
        , "to":367
      }
      , {
        "from":273
        , "to":295
      }
      , {
        "from":295
        , "to":366
      }
      , {
        "from":904
        , "to":902
      }
      , {
        "from":272
        , "to":294
      }
      , {
        "from":294
        , "to":365
      }
      , {
        "from":901
        , "to":899
      }
      , {
        "from":271
        , "to":293
      }
      , {
        "from":293
        , "to":364
      }
      , {
        "from":898
        , "to":896
      }
      , {
        "from":309
        , "to":315
      }
      , {
        "from":309
        , "to":317
      }
      , {
        "from":309
        , "to":378
      }
      , {
        "from":309
        , "to":316
      }
      , {
        "from":309
        , "to":359
      }
      , {
        "from":359
        , "to":361
      }
      , {
        "from":359
        , "to":383
      }
      , {
        "from":927
        , "to":928
      }
      , {
        "from":927
        , "to":925
      }
      , {
        "from":928
        , "to":925
      }
      , {
        "from":316
        , "to":324
      }
      , {
        "from":324
        , "to":383
      }
      , {
        "from":907
        , "to":909
      }
      , {
        "from":908
        , "to":909
      }
      , {
        "from":909
        , "to":905
      }
      , {
        "from":317
        , "to":326
      }
      , {
        "from":317
        , "to":325
      }
      , {
        "from":922
        , "to":910
      }
      , {
        "from":914
        , "to":910
      }
      , {
        "from":325
        , "to":333
      }
      , {
        "from":326
        , "to":333
      }
      , {
        "from":315
        , "to":323
      }
      , {
        "from":323
        , "to":361
      }
      , {
        "from":323
        , "to":360
      }
      , {
        "from":361
        , "to":363
      }
      , {
        "from":361
        , "to":364
      }
      , {
        "from":361
        , "to":365
      }
      , {
        "from":361
        , "to":366
      }
      , {
        "from":361
        , "to":367
      }
      , {
        "from":361
        , "to":368
      }
      , {
        "from":361
        , "to":369
      }
      , {
        "from":361
        , "to":370
      }
      , {
        "from":361
        , "to":371
      }
      , {
        "from":361
        , "to":372
      }
      , {
        "from":361
        , "to":373
      }
      , {
        "from":361
        , "to":374
      }
      , {
        "from":361
        , "to":375
      }
      , {
        "from":361
        , "to":376
      }
      , {
        "from":361
        , "to":377
      }
      , {
        "from":377
        , "to":382
      }
      , {
        "from":376
        , "to":382
      }
      , {
        "from":375
        , "to":382
      }
      , {
        "from":374
        , "to":382
      }
      , {
        "from":373
        , "to":381
      }
      , {
        "from":372
        , "to":381
      }
      , {
        "from":371
        , "to":381
      }
      , {
        "from":370
        , "to":381
      }
      , {
        "from":369
        , "to":380
      }
      , {
        "from":368
        , "to":380
      }
      , {
        "from":367
        , "to":379
      }
      , {
        "from":366
        , "to":379
      }
      , {
        "from":379
        , "to":380
      }
      , {
        "from":380
        , "to":381
      }
      , {
        "from":381
        , "to":382
      }
      , {
        "from":365
        , "to":382
      }
      , {
        "from":364
        , "to":382
      }
      , {
        "from":382
        , "to":383
      }
      , {
        "from":363
        , "to":378
      }
      , {
        "from":378
        , "to":383
      }
      , {
        "from":9
        , "to":7
      }
      , {
        "from":9
        , "to":6
      }
      , {
        "from":6
        , "to":5
      }
      , {
        "from":6
        , "to":4
      }
      , {
        "from":4
        , "to":10
      }
      , {
        "from":10
        , "to":11
      }
      , {
        "from":390
        , "to":400
      }
      , {
        "from":389
        , "to":398
      }
      , {
        "from":391
        , "to":400
      }
      , {
        "from":391
        , "to":399
      }
      , {
        "from":391
        , "to":398
      }
      , {
        "from":391
        , "to":397
      }
      , {
        "from":397
        , "to":417
      }
      , {
        "from":417
        , "to":458
      }
      , {
        "from":398
        , "to":453
      }
      , {
        "from":399
        , "to":418
      }
      , {
        "from":418
        , "to":433
      }
      , {
        "from":396
        , "to":416
      }
      , {
        "from":396
        , "to":415
      }
      , {
        "from":396
        , "to":414
      }
      , {
        "from":396
        , "to":413
      }
      , {
        "from":396
        , "to":412
      }
      , {
        "from":396
        , "to":411
      }
      , {
        "from":396
        , "to":410
      }
      , {
        "from":396
        , "to":409
      }
      , {
        "from":396
        , "to":408
      }
      , {
        "from":396
        , "to":407
      }
      , {
        "from":396
        , "to":406
      }
      , {
        "from":396
        , "to":405
      }
      , {
        "from":396
        , "to":404
      }
      , {
        "from":396
        , "to":403
      }
      , {
        "from":396
        , "to":523
      }
      , {
        "from":403
        , "to":419
      }
      , {
        "from":403
        , "to":453
      }
      , {
        "from":419
        , "to":460
      }
      , {
        "from":419
        , "to":456
      }
      , {
        "from":419
        , "to":435
      }
      , {
        "from":419
        , "to":434
      }
      , {
        "from":419
        , "to":523
      }
      , {
        "from":434
        , "to":459
      }
      , {
        "from":434
        , "to":454
      }
      , {
        "from":434
        , "to":453
      }
      , {
        "from":434
        , "to":523
      }
      , {
        "from":453
        , "to":458
      }
      , {
        "from":453
        , "to":459
      }
      , {
        "from":453
        , "to":523
      }
      , {
        "from":938
        , "to":939
      }
      , {
        "from":939
        , "to":936
      }
      , {
        "from":942
        , "to":936
      }
      , {
        "from":940
        , "to":941
      }
      , {
        "from":941
        , "to":936
      }
      , {
        "from":943
        , "to":944
      }
      , {
        "from":944
        , "to":936
      }
      , {
        "from":459
        , "to":523
      }
      , {
        "from":404
        , "to":420
      }
      , {
        "from":404
        , "to":523
      }
      , {
        "from":420
        , "to":454
      }
      , {
        "from":420
        , "to":437
      }
      , {
        "from":420
        , "to":435
      }
      , {
        "from":435
        , "to":457
      }
      , {
        "from":435
        , "to":455
      }
      , {
        "from":435
        , "to":523
      }
      , {
        "from":455
        , "to":467
      }
      , {
        "from":455
        , "to":461
      }
      , {
        "from":455
        , "to":523
      }
      , {
        "from":454
        , "to":460
      }
      , {
        "from":460
        , "to":466
      }
      , {
        "from":405
        , "to":421
      }
      , {
        "from":405
        , "to":436
      }
      , {
        "from":436
        , "to":468
      }
      , {
        "from":421
        , "to":461
      }
      , {
        "from":421
        , "to":438
      }
      , {
        "from":421
        , "to":437
      }
      , {
        "from":437
        , "to":456
      }
      , {
        "from":456
        , "to":463
      }
      , {
        "from":456
        , "to":462
      }
      , {
        "from":456
        , "to":523
      }
      , {
        "from":462
        , "to":468
      }
      , {
        "from":462
        , "to":467
      }
      , {
        "from":462
        , "to":469
      }
      , {
        "from":467
        , "to":523
      }
      , {
        "from":468
        , "to":523
      }
      , {
        "from":461
        , "to":466
      }
      , {
        "from":466
        , "to":476
      }
      , {
        "from":406
        , "to":422
      }
      , {
        "from":406
        , "to":523
      }
      , {
        "from":422
        , "to":469
      }
      , {
        "from":422
        , "to":440
      }
      , {
        "from":422
        , "to":438
      }
      , {
        "from":438
        , "to":457
      }
      , {
        "from":457
        , "to":472
      }
      , {
        "from":457
        , "to":465
      }
      , {
        "from":457
        , "to":464
      }
      , {
        "from":457
        , "to":523
      }
      , {
        "from":464
        , "to":477
      }
      , {
        "from":464
        , "to":473
      }
      , {
        "from":464
        , "to":523
      }
      , {
        "from":469
        , "to":476
      }
      , {
        "from":476
        , "to":486
      }
      , {
        "from":407
        , "to":423
      }
      , {
        "from":407
        , "to":439
      }
      , {
        "from":439
        , "to":478
      }
      , {
        "from":423
        , "to":473
      }
      , {
        "from":423
        , "to":441
      }
      , {
        "from":423
        , "to":440
      }
      , {
        "from":440
        , "to":463
      }
      , {
        "from":463
        , "to":472
      }
      , {
        "from":463
        , "to":471
      }
      , {
        "from":463
        , "to":470
      }
      , {
        "from":463
        , "to":523
      }
      , {
        "from":470
        , "to":478
      }
      , {
        "from":470
        , "to":477
      }
      , {
        "from":470
        , "to":479
      }
      , {
        "from":477
        , "to":523
      }
      , {
        "from":478
        , "to":523
      }
      , {
        "from":472
        , "to":493
      }
      , {
        "from":473
        , "to":486
      }
      , {
        "from":486
        , "to":497
      }
      , {
        "from":408
        , "to":424
      }
      , {
        "from":408
        , "to":523
      }
      , {
        "from":424
        , "to":479
      }
      , {
        "from":424
        , "to":443
      }
      , {
        "from":424
        , "to":441
      }
      , {
        "from":441
        , "to":465
      }
      , {
        "from":465
        , "to":482
      }
      , {
        "from":465
        , "to":475
      }
      , {
        "from":465
        , "to":474
      }
      , {
        "from":465
        , "to":523
      }
      , {
        "from":474
        , "to":487
      }
      , {
        "from":474
        , "to":483
      }
      , {
        "from":474
        , "to":523
      }
      , {
        "from":479
        , "to":497
      }
      , {
        "from":497
        , "to":506
      }
      , {
        "from":409
        , "to":425
      }
      , {
        "from":409
        , "to":442
      }
      , {
        "from":442
        , "to":488
      }
      , {
        "from":425
        , "to":483
      }
      , {
        "from":425
        , "to":444
      }
      , {
        "from":425
        , "to":443
      }
      , {
        "from":443
        , "to":471
      }
      , {
        "from":471
        , "to":482
      }
      , {
        "from":471
        , "to":481
      }
      , {
        "from":471
        , "to":480
      }
      , {
        "from":471
        , "to":523
      }
      , {
        "from":480
        , "to":488
      }
      , {
        "from":480
        , "to":487
      }
      , {
        "from":480
        , "to":489
      }
      , {
        "from":487
        , "to":523
      }
      , {
        "from":488
        , "to":523
      }
      , {
        "from":482
        , "to":493
      }
      , {
        "from":493
        , "to":517
      }
      , {
        "from":483
        , "to":506
      }
      , {
        "from":506
        , "to":514
      }
      , {
        "from":410
        , "to":426
      }
      , {
        "from":410
        , "to":523
      }
      , {
        "from":426
        , "to":489
      }
      , {
        "from":426
        , "to":446
      }
      , {
        "from":426
        , "to":444
      }
      , {
        "from":444
        , "to":475
      }
      , {
        "from":475
        , "to":492
      }
      , {
        "from":475
        , "to":485
      }
      , {
        "from":475
        , "to":484
      }
      , {
        "from":475
        , "to":523
      }
      , {
        "from":484
        , "to":498
      }
      , {
        "from":484
        , "to":494
      }
      , {
        "from":484
        , "to":523
      }
      , {
        "from":489
        , "to":514
      }
      , {
        "from":514
        , "to":518
      }
      , {
        "from":411
        , "to":427
      }
      , {
        "from":411
        , "to":445
      }
      , {
        "from":445
        , "to":499
      }
      , {
        "from":427
        , "to":494
      }
      , {
        "from":427
        , "to":447
      }
      , {
        "from":427
        , "to":446
      }
      , {
        "from":446
        , "to":481
      }
      , {
        "from":481
        , "to":492
      }
      , {
        "from":481
        , "to":491
      }
      , {
        "from":481
        , "to":490
      }
      , {
        "from":481
        , "to":523
      }
      , {
        "from":490
        , "to":499
      }
      , {
        "from":490
        , "to":498
      }
      , {
        "from":490
        , "to":500
      }
      , {
        "from":498
        , "to":523
      }
      , {
        "from":499
        , "to":523
      }
      , {
        "from":492
        , "to":512
      }
      , {
        "from":494
        , "to":518
      }
      , {
        "from":518
        , "to":520
      }
      , {
        "from":412
        , "to":428
      }
      , {
        "from":412
        , "to":523
      }
      , {
        "from":428
        , "to":500
      }
      , {
        "from":428
        , "to":449
      }
      , {
        "from":428
        , "to":447
      }
      , {
        "from":447
        , "to":485
      }
      , {
        "from":485
        , "to":503
      }
      , {
        "from":485
        , "to":496
      }
      , {
        "from":485
        , "to":495
      }
      , {
        "from":485
        , "to":523
      }
      , {
        "from":495
        , "to":507
      }
      , {
        "from":495
        , "to":504
      }
      , {
        "from":495
        , "to":523
      }
      , {
        "from":500
        , "to":520
      }
      , {
        "from":520
        , "to":522
      }
      , {
        "from":413
        , "to":429
      }
      , {
        "from":413
        , "to":448
      }
      , {
        "from":448
        , "to":508
      }
      , {
        "from":429
        , "to":504
      }
      , {
        "from":429
        , "to":450
      }
      , {
        "from":429
        , "to":449
      }
      , {
        "from":449
        , "to":491
      }
      , {
        "from":491
        , "to":503
      }
      , {
        "from":491
        , "to":502
      }
      , {
        "from":491
        , "to":501
      }
      , {
        "from":491
        , "to":523
      }
      , {
        "from":501
        , "to":508
      }
      , {
        "from":501
        , "to":507
      }
      , {
        "from":501
        , "to":509
      }
      , {
        "from":507
        , "to":523
      }
      , {
        "from":508
        , "to":523
      }
      , {
        "from":503
        , "to":512
      }
      , {
        "from":512
        , "to":517
      }
      , {
        "from":517
        , "to":519
      }
      , {
        "from":504
        , "to":522
      }
      , {
        "from":522
        , "to":524
      }
      , {
        "from":414
        , "to":430
      }
      , {
        "from":414
        , "to":523
      }
      , {
        "from":430
        , "to":509
      }
      , {
        "from":430
        , "to":452
      }
      , {
        "from":430
        , "to":450
      }
      , {
        "from":450
        , "to":496
      }
      , {
        "from":496
        , "to":511
      }
      , {
        "from":496
        , "to":505
      }
      , {
        "from":496
        , "to":523
      }
      , {
        "from":505
        , "to":515
      }
      , {
        "from":505
        , "to":513
      }
      , {
        "from":505
        , "to":523
      }
      , {
        "from":509
        , "to":524
      }
      , {
        "from":524
        , "to":529
      }
      , {
        "from":415
        , "to":431
      }
      , {
        "from":415
        , "to":451
      }
      , {
        "from":451
        , "to":516
      }
      , {
        "from":431
        , "to":513
      }
      , {
        "from":431
        , "to":452
      }
      , {
        "from":452
        , "to":502
      }
      , {
        "from":502
        , "to":511
      }
      , {
        "from":502
        , "to":510
      }
      , {
        "from":502
        , "to":523
      }
      , {
        "from":510
        , "to":516
      }
      , {
        "from":510
        , "to":515
      }
      , {
        "from":515
        , "to":523
      }
      , {
        "from":516
        , "to":523
      }
      , {
        "from":511
        , "to":519
      }
      , {
        "from":519
        , "to":521
      }
      , {
        "from":521
        , "to":523
      }
      , {
        "from":523
        , "to":525
      }
      , {
        "from":523
        , "to":526
      }
      , {
        "from":523
        , "to":528
      }
      , {
        "from":523
        , "to":527
      }
      , {
        "from":985
        , "to":945
      }
      , {
        "from":981
        , "to":982
      }
      , {
        "from":982
        , "to":945
      }
      , {
        "from":983
        , "to":984
      }
      , {
        "from":984
        , "to":945
      }
      , {
        "from":977
        , "to":978
      }
      , {
        "from":978
        , "to":945
      }
      , {
        "from":979
        , "to":980
      }
      , {
        "from":980
        , "to":945
      }
      , {
        "from":973
        , "to":974
      }
      , {
        "from":974
        , "to":945
      }
      , {
        "from":975
        , "to":976
      }
      , {
        "from":976
        , "to":945
      }
      , {
        "from":969
        , "to":970
      }
      , {
        "from":970
        , "to":945
      }
      , {
        "from":971
        , "to":972
      }
      , {
        "from":972
        , "to":945
      }
      , {
        "from":965
        , "to":966
      }
      , {
        "from":966
        , "to":945
      }
      , {
        "from":967
        , "to":968
      }
      , {
        "from":968
        , "to":945
      }
      , {
        "from":961
        , "to":962
      }
      , {
        "from":962
        , "to":945
      }
      , {
        "from":963
        , "to":964
      }
      , {
        "from":964
        , "to":945
      }
      , {
        "from":986
        , "to":945
      }
      , {
        "from":956
        , "to":959
      }
      , {
        "from":956
        , "to":957
      }
      , {
        "from":957
        , "to":958
      }
      , {
        "from":958
        , "to":945
      }
      , {
        "from":959
        , "to":960
      }
      , {
        "from":960
        , "to":945
      }
      , {
        "from":947
        , "to":955
      }
      , {
        "from":947
        , "to":952
      }
      , {
        "from":947
        , "to":951
      }
      , {
        "from":947
        , "to":948
      }
      , {
        "from":948
        , "to":949
      }
      , {
        "from":949
        , "to":945
      }
      , {
        "from":952
        , "to":953
      }
      , {
        "from":953
        , "to":945
      }
      , {
        "from":950
        , "to":951
      }
      , {
        "from":954
        , "to":955
      }
      , {
        "from":513
        , "to":529
      }
      , {
        "from":529
        , "to":530
      }
      , {
        "from":416
        , "to":432
      }
      , {
        "from":432
        , "to":530
      }
      , {
        "from":394
        , "to":402
      }
      , {
        "from":392
        , "to":401
      }
      , {
        "from":395
        , "to":402
      }
      , {
        "from":402
        , "to":433
      }
      , {
        "from":935
        , "to":933
      }
      , {
        "from":433
        , "to":528
      }
      , {
        "from":433
        , "to":526
      }
      , {
        "from":393
        , "to":401
      }
      , {
        "from":401
        , "to":458
      }
      , {
        "from":932
        , "to":930
      }
      , {
        "from":458
        , "to":527
      }
      , {
        "from":458
        , "to":525
      }
    ]
  }
}
