<HTML>
<HEAD><TITLE>Synthesis and Ngdbuild Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Syn"></A><B><U><big>Synthesis and Ngdbuild  Report</big></U></B>
synthesis:  version Diamond (64-bit) 3.12.1.454

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
Wed Apr 27 14:43:24 2022


Command Line:  synthesis -f REU_impl1_lattice.synproj -gui -msgset //Mac/iCloud/Repos/GW4302/cpld-gr/promote.xml 

Synthesis options:
The -a option is MachXO2.
The -s option is 4.
The -t option is TQFP100.
The -d option is LCMXO2-640HC.
Using package TQFP100.
Using performance grade 4.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-640HC

### Package : TQFP100

### Speed   : 4

##########################################################

                                                          

INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Balanced
Top-level module name = REU.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p //Mac/iCloud/Repos/GW4302/cpld-gr (searchpath added)
-p C:/lscc/diamond/3.12/ispfpga/xo2c00/data (searchpath added)
-p //Mac/iCloud/Repos/GW4302/cpld-gr/impl1 (searchpath added)
-p //Mac/iCloud/Repos/GW4302/cpld-gr (searchpath added)
Verilog design file = //Mac/iCloud/Repos/GW4302/cpld-gr/RAM.v
Verilog design file = //Mac/iCloud/Repos/GW4302/cpld-gr/Reg.v
Verilog design file = //Mac/iCloud/Repos/GW4302/cpld-gr/REU.v
NGD file = REU_impl1.ngd
-sdc option: SDC file input is //Mac/iCloud/Repos/GW4302/cpld-gr/REU.ldc.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file //mac/icloud/repos/gw4302/cpld-gr/ram.v. VERI-1482
Analyzing Verilog file //mac/icloud/repos/gw4302/cpld-gr/reg.v. VERI-1482
Analyzing Verilog file //mac/icloud/repos/gw4302/cpld-gr/reu.v. VERI-1482
Analyzing Verilog file C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Top module name (Verilog): REU
INFO - synthesis: //mac/icloud/repos/gw4302/cpld-gr/reu.v(1): compiling module REU. VERI-1018
INFO - synthesis: //mac/icloud/repos/gw4302/cpld-gr/reg.v(1): compiling module GeoReg. VERI-1018
INFO - synthesis: //mac/icloud/repos/gw4302/cpld-gr/ram.v(1): compiling module RAM. VERI-1018
INFO - synthesis: C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1793): compiling module OSCH(NOM_FREQ="26.60"). VERI-1018
INFO - synthesis: C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1601): compiling module ODDRXE. VERI-1018
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c640.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.39.
WARNING - synthesis: There are no design constraints in the file //Mac/iCloud/Repos/GW4302/cpld-gr/REU.ldc
Top-level module name = REU.
WARNING - synthesis: There are no design constraints in the file //Mac/iCloud/Repos/GW4302/cpld-gr/REU.ldc
WARNING - synthesis: I/O Port C8M 's net has no driver and is unused.
WARNING - synthesis: I/O Port BA 's net has no driver and is unused.
######## Converting I/O port A[15] to input.
######## Converting I/O port A[14] to input.
######## Converting I/O port A[13] to input.
######## Converting I/O port A[12] to input.
######## Converting I/O port A[11] to input.
######## Converting I/O port A[10] to input.
######## Converting I/O port A[9] to input.
######## Converting I/O port A[8] to input.
######## Converting I/O port A[7] to input.
######## Converting I/O port A[6] to input.
######## Converting I/O port A[5] to input.
######## Converting I/O port A[4] to input.
######## Converting I/O port A[3] to input.
######## Converting I/O port A[2] to input.
######## Converting I/O port A[1] to input.
######## Converting I/O port A[0] to input.
WARNING - synthesis: I/O Port RCLK 's net has no driver and is unused.
######## Missing driver on net RCLK. Patching with GND.
WARNING - synthesis: Bit 12 of Register \ram/RA is stuck at Zero
WARNING - synthesis: Bit 11 of Register \ram/RA is stuck at Zero



WARNING - synthesis: I/O Port C8M 's net has no driver and is unused.
WARNING - synthesis: I/O Port BA 's net has no driver and is unused.
WARNING - synthesis: I/O Port A[15] 's net has no driver and is unused.
WARNING - synthesis: I/O Port A[14] 's net has no driver and is unused.
WARNING - synthesis: I/O Port A[13] 's net has no driver and is unused.
WARNING - synthesis: I/O Port A[12] 's net has no driver and is unused.
WARNING - synthesis: I/O Port A[11] 's net has no driver and is unused.
WARNING - synthesis: I/O Port A[10] 's net has no driver and is unused.
WARNING - synthesis: I/O Port A[9] 's net has no driver and is unused.
WARNING - synthesis: I/O Port A[8] 's net has no driver and is unused.
GSR will not be inferred because no asynchronous signal was found in the netlist.
WARNING - synthesis: There are no design constraints in the file REU_for_lpf.sdc
Writing LPF file REU_impl1.lpf.
Results of NGD DRC are available in REU_drc.log.
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/or5g00/data/orc5glib.ngl'...
WARNING - synthesis: logical net 'C8M' has no load.
WARNING - synthesis: input pad net 'C8M' has no legal load.
WARNING - synthesis: logical net 'BA' has no load.
WARNING - synthesis: input pad net 'BA' has no legal load.
WARNING - synthesis: logical net 'A[15]' has no load.
WARNING - synthesis: input pad net 'A[15]' has no legal load.
WARNING - synthesis: logical net 'A[14]' has no load.
WARNING - synthesis: input pad net 'A[14]' has no legal load.
WARNING - synthesis: logical net 'A[13]' has no load.
WARNING - synthesis: input pad net 'A[13]' has no legal load.
WARNING - synthesis: logical net 'A[12]' has no load.
WARNING - synthesis: input pad net 'A[12]' has no legal load.
WARNING - synthesis: logical net 'A[11]' has no load.
WARNING - synthesis: input pad net 'A[11]' has no legal load.
WARNING - synthesis: logical net 'A[10]' has no load.
WARNING - synthesis: input pad net 'A[10]' has no legal load.
WARNING - synthesis: logical net 'A[9]' has no load.
WARNING - synthesis: input pad net 'A[9]' has no legal load.
WARNING - synthesis: logical net 'A[8]' has no load.
WARNING - synthesis: input pad net 'A[8]' has no legal load.
WARNING - synthesis: DRC complete with 20 warnings.
All blocks are expanded and NGD expansion is successful.
Writing NGD file REU_impl1.ngd.

################### Begin Area Report (REU)######################
Number of register bits => 58 of 877 (6 % )
BB => 16
FD1P3AX => 10
FD1P3IX => 15
FD1S3AX => 16
FD1S3IX => 13
FD1S3JX => 4
GSR => 1
IB => 13
INV => 2
LUT4 => 44
OB => 31
OSCH => 1
PFUMX => 1
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : ram/FCLK, loads : 34
  Net : PHI2_c, loads : 5
Clock Enable Nets
Number of Clock Enables: 6
Top 6 highest fanout Clock Enables:
  Net : ram/RDD_7__N_83, loads : 8
  Net : georeg/PHI2_N_15_enable_9, loads : 8
  Net : georeg/PHI2_N_15_enable_14, loads : 6
  Net : ram/PORDone_N_80, loads : 1
  Net : ram/FCLK_enable_1, loads : 1
  Net : ram/FCLK_enable_2, loads : 1
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : ram/S_0, loads : 23
  Net : ram/S_1, loads : 17
  Net : ram/S_2, loads : 15
  Net : PHI2_N_15, loads : 14
  Net : georeg/n688, loads : 14
  Net : ram/FCLK_N_55, loads : 10
  Net : nIO1_c, loads : 9
  Net : ram/n684, loads : 9
  Net : georeg/PHI2_N_15_enable_9, loads : 8
  Net : ram/RDD_7__N_83, loads : 8
################### End Clock Report ##################

<A name="lse_trs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk501 [get_nets PHI2_c]                |  200.000 MHz|  118.511 MHz|     2 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk500 [get_nets \ram/FCLK]             |  200.000 MHz|   82.102 MHz|     3 *
                                        |             |             |
--------------------------------------------------------------------------------


2 constraints not met.


Peak Memory Usage: 61.309  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 0.578  secs
--------------------------------------------------------------



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
