
*** Running vivado
    with args -log design_1_AXI_DNA_v1_0_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_AXI_DNA_v1_0_0_0.tcl


****** Vivado v2018.2.1 (64-bit)
  **** SW Build 2288692 on Thu Jul 26 18:23:50 MDT 2018
  **** IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/home/alex/.Xilinx/Vivado/Vivado_init.tcl'
source design_1_AXI_DNA_v1_0_0_0.tcl -notrace
Command: synth_design -top design_1_AXI_DNA_v1_0_0_0 -part xczu3eg-sbva484-1-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 22125 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1339.559 ; gain = 89.820 ; free physical = 1110 ; free virtual = 6771
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_AXI_DNA_v1_0_0_0' [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/bd/design_1/ip/design_1_AXI_DNA_v1_0_0_0/synth/design_1_AXI_DNA_v1_0_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'AXI_DNA_v1_0' [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/new/read_dna.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'AXI_DNA_v1_0_S00_AXI' [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/new/read_dna_axi.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/new/read_dna_axi.v:373]
INFO: [Synth 8-638] synthesizing module 'DNA_Module' [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/new/read_dna_primitive.vhd:23]
	Parameter SIM_DNA_VALUE bound to: 96'b100000000000000000000000000000001011111011101111000000000000000000000000000000000000000000000010 
	Parameter SIM_DNA_VALUE bound to: 96'b100000000000000000000000000000001011111011101111000000000000000000000000000000000000000000000010 
INFO: [Synth 8-3491] module 'DNA_PORTE2' declared at '/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3048' bound to instance 'DNA_PORTE2_inst' of component 'DNA_PORTE2' [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/new/read_dna_primitive.vhd:72]
INFO: [Synth 8-6157] synthesizing module 'DNA_PORTE2' [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3048]
	Parameter SIM_DNA_VALUE bound to: 96'b100000000000000000000000000000001011111011101111000000000000000000000000000000000000000000000010 
INFO: [Synth 8-6155] done synthesizing module 'DNA_PORTE2' (1#1) [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3048]
INFO: [Synth 8-226] default block is never used [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/new/read_dna_primitive.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'DNA_Module' (2#1) [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/new/read_dna_primitive.vhd:23]
WARNING: [Synth 8-3848] Net slv_reg0 in module/entity AXI_DNA_v1_0_S00_AXI does not have driver. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/new/read_dna_axi.v:107]
WARNING: [Synth 8-3848] Net slv_reg1 in module/entity AXI_DNA_v1_0_S00_AXI does not have driver. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/new/read_dna_axi.v:108]
WARNING: [Synth 8-3848] Net slv_reg2 in module/entity AXI_DNA_v1_0_S00_AXI does not have driver. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/new/read_dna_axi.v:109]
INFO: [Synth 8-6155] done synthesizing module 'AXI_DNA_v1_0_S00_AXI' (3#1) [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/new/read_dna_axi.v:4]
INFO: [Synth 8-6155] done synthesizing module 'AXI_DNA_v1_0' (4#1) [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/new/read_dna.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_AXI_DNA_v1_0_0_0' (5#1) [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/bd/design_1/ip/design_1_AXI_DNA_v1_0_0_0/synth/design_1_AXI_DNA_v1_0_0_0.v:58]
WARNING: [Synth 8-3331] design AXI_DNA_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design AXI_DNA_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design AXI_DNA_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design AXI_DNA_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design AXI_DNA_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design AXI_DNA_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1384.184 ; gain = 134.445 ; free physical = 1550 ; free virtual = 7209
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1384.184 ; gain = 134.445 ; free physical = 1511 ; free virtual = 7171
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1384.184 ; gain = 134.445 ; free physical = 1511 ; free virtual = 7171
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2288.781 ; gain = 0.000 ; free physical = 350 ; free virtual = 4964
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:33 . Memory (MB): peak = 2288.781 ; gain = 1039.043 ; free physical = 364 ; free virtual = 4980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:33 . Memory (MB): peak = 2288.781 ; gain = 1039.043 ; free physical = 364 ; free virtual = 4980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:33 . Memory (MB): peak = 2288.781 ; gain = 1039.043 ; free physical = 363 ; free virtual = 4979
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'CURR_STATE_reg' in module 'DNA_Module'
INFO: [Synth 8-5544] ROM "NEXT_STATE" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RD" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RESET" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "COUNT" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NEXT_STATE" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_NEXT_STATE_reg' [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/new/read_dna_primitive.vhd:93]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_NEXT_STATE_reg' [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/new/read_dna_primitive.vhd:93]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 s_reset |                               00 |                               00
                   s_dna |                               01 |                               01
                  s_done |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CURR_STATE_reg' using encoding 'sequential' in module 'DNA_Module'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_NEXT_STATE_reg' [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/new/read_dna_primitive.vhd:93]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:34 . Memory (MB): peak = 2288.781 ; gain = 1039.043 ; free physical = 404 ; free virtual = 5021
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               96 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module DNA_Module 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               96 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 9     
Module AXI_DNA_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design design_1_AXI_DNA_v1_0_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design design_1_AXI_DNA_v1_0_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design design_1_AXI_DNA_v1_0_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design design_1_AXI_DNA_v1_0_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design design_1_AXI_DNA_v1_0_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design design_1_AXI_DNA_v1_0_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'inst/AXI_DNA_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/AXI_DNA_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/AXI_DNA_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/AXI_DNA_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/AXI_DNA_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/AXI_DNA_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (inst/AXI_DNA_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module design_1_AXI_DNA_v1_0_0_0.
INFO: [Synth 8-3332] Sequential element (inst/AXI_DNA_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module design_1_AXI_DNA_v1_0_0_0.
INFO: [Synth 8-3332] Sequential element (inst/AXI_DNA_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module design_1_AXI_DNA_v1_0_0_0.
INFO: [Synth 8-3332] Sequential element (inst/AXI_DNA_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module design_1_AXI_DNA_v1_0_0_0.
INFO: [Synth 8-3332] Sequential element (inst/AXI_DNA_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module design_1_AXI_DNA_v1_0_0_0.
INFO: [Synth 8-3332] Sequential element (inst/AXI_DNA_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module design_1_AXI_DNA_v1_0_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:34 . Memory (MB): peak = 2288.781 ; gain = 1039.043 ; free physical = 361 ; free virtual = 4981
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:49 ; elapsed = 00:01:27 . Memory (MB): peak = 2506.617 ; gain = 1256.879 ; free physical = 163 ; free virtual = 1943
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:49 ; elapsed = 00:01:27 . Memory (MB): peak = 2507.617 ; gain = 1257.879 ; free physical = 160 ; free virtual = 1943
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:49 ; elapsed = 00:01:27 . Memory (MB): peak = 2527.656 ; gain = 1277.918 ; free physical = 166 ; free virtual = 1946
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:50 ; elapsed = 00:01:28 . Memory (MB): peak = 2527.656 ; gain = 1277.918 ; free physical = 158 ; free virtual = 1936
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:50 ; elapsed = 00:01:28 . Memory (MB): peak = 2527.656 ; gain = 1277.918 ; free physical = 158 ; free virtual = 1936
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:50 ; elapsed = 00:01:28 . Memory (MB): peak = 2527.656 ; gain = 1277.918 ; free physical = 158 ; free virtual = 1936
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:50 ; elapsed = 00:01:28 . Memory (MB): peak = 2527.656 ; gain = 1277.918 ; free physical = 157 ; free virtual = 1935
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:50 ; elapsed = 00:01:28 . Memory (MB): peak = 2527.656 ; gain = 1277.918 ; free physical = 156 ; free virtual = 1935
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:50 ; elapsed = 00:01:28 . Memory (MB): peak = 2527.656 ; gain = 1277.918 ; free physical = 156 ; free virtual = 1935
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |DNA_PORTE2 |     1|
|2     |LUT1       |     2|
|3     |LUT2       |     6|
|4     |LUT3       |     6|
|5     |LUT4       |    12|
|6     |LUT5       |     4|
|7     |LUT6       |    36|
|8     |FDRE       |   184|
|9     |FDSE       |     1|
|10    |LD         |     2|
+------+-----------+------+

Report Instance Areas: 
+------+------------------------------+---------------------+------+
|      |Instance                      |Module               |Cells |
+------+------------------------------+---------------------+------+
|1     |top                           |                     |   254|
|2     |  inst                        |AXI_DNA_v1_0         |   254|
|3     |    AXI_DNA_v1_0_S00_AXI_inst |AXI_DNA_v1_0_S00_AXI |   254|
|4     |      DNA_i                   |DNA_Module           |   135|
+------+------------------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:50 ; elapsed = 00:01:28 . Memory (MB): peak = 2527.656 ; gain = 1277.918 ; free physical = 156 ; free virtual = 1935
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:36 ; elapsed = 00:01:02 . Memory (MB): peak = 2527.656 ; gain = 373.320 ; free physical = 187 ; free virtual = 1970
Synthesis Optimization Complete : Time (s): cpu = 00:00:50 ; elapsed = 00:01:28 . Memory (MB): peak = 2527.664 ; gain = 1277.918 ; free physical = 186 ; free virtual = 1971
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  LD => LDCE: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
41 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:52 ; elapsed = 00:01:30 . Memory (MB): peak = 2568.672 ; gain = 1331.566 ; free physical = 220 ; free virtual = 1913
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/alex/GitHub/zynq-dna/zynq-dna.runs/design_1_AXI_DNA_v1_0_0_0_synth_1/design_1_AXI_DNA_v1_0_0_0.dcp' has been generated.
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/alex/GitHub/zynq-dna/zynq-dna.runs/design_1_AXI_DNA_v1_0_0_0_synth_1/design_1_AXI_DNA_v1_0_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_AXI_DNA_v1_0_0_0_utilization_synth.rpt -pb design_1_AXI_DNA_v1_0_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2592.684 ; gain = 0.000 ; free physical = 190 ; free virtual = 1897
INFO: [Common 17-206] Exiting Vivado at Mon Sep 16 16:49:55 2019...
