

================================================================
== Vitis HLS Report for 'conv2d'
================================================================
* Date:           Sun Dec 18 20:00:49 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        conv2d_ip
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- out_channels_height_width  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 8 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.91>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%w = alloca i32 1"   --->   Operation 16 'alloca' 'w' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%h = alloca i32 1"   --->   Operation 17 'alloca' 'h' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten42 = alloca i32 1"   --->   Operation 18 'alloca' 'indvar_flatten42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten67 = alloca i32 1"   --->   Operation 19 'alloca' 'indvar_flatten67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%ksize_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %ksize"   --->   Operation 20 'read' 'ksize_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%height_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %height"   --->   Operation 21 'read' 'height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%width_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %width"   --->   Operation 22 'read' 'width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sum_2_loc = alloca i64 1"   --->   Operation 23 'alloca' 'sum_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %ksize_read, i32 31"   --->   Operation 24 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_lshr_f = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %ksize_read, i32 1, i32 31"   --->   Operation 25 'partselect' 'p_lshr_f' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i32 %ksize_read" [conv2d_ip/src/conv2d.c:20]   --->   Operation 26 'zext' 'zext_ln20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (6.91ns)   --->   "%mul_ln20 = mul i64 %zext_ln20, i64 %zext_ln20" [conv2d_ip/src/conv2d.c:20]   --->   Operation 27 'mul' 'mul_ln20' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln20_3 = zext i32 %height_read" [conv2d_ip/src/conv2d.c:20]   --->   Operation 28 'zext' 'zext_ln20_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln20_4 = zext i32 %width_read" [conv2d_ip/src/conv2d.c:20]   --->   Operation 29 'zext' 'zext_ln20_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (6.91ns)   --->   "%mul_ln20_2 = mul i64 %zext_ln20_3, i64 %zext_ln20_4" [conv2d_ip/src/conv2d.c:20]   --->   Operation 30 'mul' 'mul_ln20_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln23 = store i96 0, i96 %indvar_flatten67" [conv2d_ip/src/conv2d.c:23]   --->   Operation 31 'store' 'store_ln23' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln23 = store i64 0, i64 %indvar_flatten42" [conv2d_ip/src/conv2d.c:23]   --->   Operation 32 'store' 'store_ln23' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln23 = store i31 0, i31 %h" [conv2d_ip/src/conv2d.c:23]   --->   Operation 33 'store' 'store_ln23' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln23 = store i31 0, i31 %w" [conv2d_ip/src/conv2d.c:23]   --->   Operation 34 'store' 'store_ln23' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.91>
ST_2 : Operation 35 [1/2] (6.91ns)   --->   "%mul_ln20 = mul i64 %zext_ln20, i64 %zext_ln20" [conv2d_ip/src/conv2d.c:20]   --->   Operation 35 'mul' 'mul_ln20' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/2] (6.91ns)   --->   "%mul_ln20_2 = mul i64 %zext_ln20_3, i64 %zext_ln20_4" [conv2d_ip/src/conv2d.c:20]   --->   Operation 36 'mul' 'mul_ln20_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.97>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%out_channels_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %out_channels"   --->   Operation 37 'read' 'out_channels_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%in_channels_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_channels"   --->   Operation 38 'read' 'in_channels_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln20_1 = zext i32 %in_channels_read" [conv2d_ip/src/conv2d.c:20]   --->   Operation 39 'zext' 'zext_ln20_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln20_2 = zext i64 %mul_ln20" [conv2d_ip/src/conv2d.c:20]   --->   Operation 40 'zext' 'zext_ln20_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [5/5] (6.97ns)   --->   "%mul_ln20_1 = mul i96 %zext_ln20_1, i96 %zext_ln20_2" [conv2d_ip/src/conv2d.c:20]   --->   Operation 41 'mul' 'mul_ln20_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln20_5 = zext i32 %out_channels_read" [conv2d_ip/src/conv2d.c:20]   --->   Operation 42 'zext' 'zext_ln20_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln20_6 = zext i64 %mul_ln20_2" [conv2d_ip/src/conv2d.c:20]   --->   Operation 43 'zext' 'zext_ln20_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [5/5] (6.97ns)   --->   "%mul_ln20_3 = mul i96 %zext_ln20_5, i96 %zext_ln20_6" [conv2d_ip/src/conv2d.c:20]   --->   Operation 44 'mul' 'mul_ln20_3' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.97>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%x_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %x" [conv2d_ip/src/conv2d.c:49]   --->   Operation 45 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%bitcast_ln49 = bitcast i32 %x_read" [conv2d_ip/src/conv2d.c:49]   --->   Operation 46 'bitcast' 'bitcast_ln49' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%weight_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %weight" [conv2d_ip/src/conv2d.c:49]   --->   Operation 47 'read' 'weight_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%bitcast_ln49_1 = bitcast i32 %weight_read" [conv2d_ip/src/conv2d.c:49]   --->   Operation 48 'bitcast' 'bitcast_ln49_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [4/4] (5.70ns)   --->   "%mul = fmul i32 %bitcast_ln49, i32 %bitcast_ln49_1" [conv2d_ip/src/conv2d.c:49]   --->   Operation 49 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [4/5] (6.97ns)   --->   "%mul_ln20_1 = mul i96 %zext_ln20_1, i96 %zext_ln20_2" [conv2d_ip/src/conv2d.c:20]   --->   Operation 50 'mul' 'mul_ln20_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [4/5] (6.97ns)   --->   "%mul_ln20_3 = mul i96 %zext_ln20_5, i96 %zext_ln20_6" [conv2d_ip/src/conv2d.c:20]   --->   Operation 51 'mul' 'mul_ln20_3' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.97>
ST_5 : Operation 52 [3/4] (5.70ns)   --->   "%mul = fmul i32 %bitcast_ln49, i32 %bitcast_ln49_1" [conv2d_ip/src/conv2d.c:49]   --->   Operation 52 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [3/5] (6.97ns)   --->   "%mul_ln20_1 = mul i96 %zext_ln20_1, i96 %zext_ln20_2" [conv2d_ip/src/conv2d.c:20]   --->   Operation 53 'mul' 'mul_ln20_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [3/5] (6.97ns)   --->   "%mul_ln20_3 = mul i96 %zext_ln20_5, i96 %zext_ln20_6" [conv2d_ip/src/conv2d.c:20]   --->   Operation 54 'mul' 'mul_ln20_3' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.97>
ST_6 : Operation 55 [2/4] (5.70ns)   --->   "%mul = fmul i32 %bitcast_ln49, i32 %bitcast_ln49_1" [conv2d_ip/src/conv2d.c:49]   --->   Operation 55 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 56 [2/5] (6.97ns)   --->   "%mul_ln20_1 = mul i96 %zext_ln20_1, i96 %zext_ln20_2" [conv2d_ip/src/conv2d.c:20]   --->   Operation 56 'mul' 'mul_ln20_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 57 [2/5] (6.97ns)   --->   "%mul_ln20_3 = mul i96 %zext_ln20_5, i96 %zext_ln20_6" [conv2d_ip/src/conv2d.c:20]   --->   Operation 57 'mul' 'mul_ln20_3' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.97>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%spectopmodule_ln20 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [conv2d_ip/src/conv2d.c:20]   --->   Operation 58 'spectopmodule' 'spectopmodule_ln20' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %x"   --->   Operation 59 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %weight"   --->   Operation 61 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weight, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %bias"   --->   Operation 63 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %bias, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %width"   --->   Operation 65 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %width, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %height"   --->   Operation 67 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %height, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in_channels"   --->   Operation 69 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_channels, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_channels"   --->   Operation 71 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_channels, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %ksize"   --->   Operation 73 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ksize, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %y"   --->   Operation 75 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 76 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (2.55ns)   --->   "%p_neg = sub i32 0, i32 %ksize_read"   --->   Operation 77 'sub' 'p_neg' <Predicate = (tmp)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%p_lshr = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %p_neg, i32 1, i32 31"   --->   Operation 78 'partselect' 'p_lshr' <Predicate = (tmp)> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%p_lshr_cast = zext i31 %p_lshr"   --->   Operation 79 'zext' 'p_lshr_cast' <Predicate = (tmp)> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (2.52ns)   --->   "%p_neg_t = sub i32 0, i32 %p_lshr_cast"   --->   Operation 80 'sub' 'p_neg_t' <Predicate = (tmp)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%p_lshr_f_cast = zext i31 %p_lshr_f"   --->   Operation 81 'zext' 'p_lshr_f_cast' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.69ns)   --->   "%div = select i1 %tmp, i32 %p_neg_t, i32 %p_lshr_f_cast"   --->   Operation 82 'select' 'div' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln23 = sext i32 %div" [conv2d_ip/src/conv2d.c:23]   --->   Operation 83 'sext' 'sext_ln23' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%height_cast = sext i32 %height_read"   --->   Operation 84 'sext' 'height_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%bias_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %bias"   --->   Operation 85 'read' 'bias_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%empty = bitcast i32 %bias_read"   --->   Operation 86 'bitcast' 'empty' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 87 [1/4] (5.70ns)   --->   "%mul = fmul i32 %bitcast_ln49, i32 %bitcast_ln49_1" [conv2d_ip/src/conv2d.c:49]   --->   Operation 87 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 88 [1/5] (6.97ns)   --->   "%mul_ln20_1 = mul i96 %zext_ln20_1, i96 %zext_ln20_2" [conv2d_ip/src/conv2d.c:20]   --->   Operation 88 'mul' 'mul_ln20_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 89 [1/5] (6.97ns)   --->   "%mul_ln20_3 = mul i96 %zext_ln20_5, i96 %zext_ln20_6" [conv2d_ip/src/conv2d.c:20]   --->   Operation 89 'mul' 'mul_ln20_3' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 90 [1/1] (2.47ns)   --->   "%icmp_ln27_1 = icmp_sgt  i32 %width_read, i32 0" [conv2d_ip/src/conv2d.c:27]   --->   Operation 90 'icmp' 'icmp_ln27_1' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 91 [1/1] (2.47ns)   --->   "%icmp_ln35 = icmp_eq  i32 %ksize_read, i32 0" [conv2d_ip/src/conv2d.c:35]   --->   Operation 91 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln23 = br void %in_channels12" [conv2d_ip/src/conv2d.c:23]   --->   Operation 92 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 6.76>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%w_1 = load i31 %w" [conv2d_ip/src/conv2d.c:27]   --->   Operation 93 'load' 'w_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%indvar_flatten67_load = load i96 %indvar_flatten67" [conv2d_ip/src/conv2d.c:23]   --->   Operation 94 'load' 'indvar_flatten67_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln27_1 = zext i31 %w_1" [conv2d_ip/src/conv2d.c:27]   --->   Operation 95 'zext' 'zext_ln27_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (2.47ns)   --->   "%icmp_ln27 = icmp_slt  i32 %zext_ln27_1, i32 %width_read" [conv2d_ip/src/conv2d.c:27]   --->   Operation 96 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 97 [1/1] (3.12ns)   --->   "%icmp_ln23 = icmp_eq  i96 %indvar_flatten67_load, i96 %mul_ln20_3" [conv2d_ip/src/conv2d.c:23]   --->   Operation 97 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 3.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 98 [1/1] (4.43ns)   --->   "%add_ln23 = add i96 %indvar_flatten67_load, i96 1" [conv2d_ip/src/conv2d.c:23]   --->   Operation 98 'add' 'add_ln23' <Predicate = true> <Delay = 4.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %icmp_ln23, void %for.inc75.loopexit, void %for.end78.loopexit" [conv2d_ip/src/conv2d.c:23]   --->   Operation 99 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%h_load = load i31 %h" [conv2d_ip/src/conv2d.c:23]   --->   Operation 100 'load' 'h_load' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%indvar_flatten42_load = load i64 %indvar_flatten42" [conv2d_ip/src/conv2d.c:25]   --->   Operation 101 'load' 'indvar_flatten42_load' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (2.77ns)   --->   "%icmp_ln25 = icmp_eq  i64 %indvar_flatten42_load, i64 %mul_ln20_2" [conv2d_ip/src/conv2d.c:25]   --->   Operation 102 'icmp' 'icmp_ln25' <Predicate = (!icmp_ln23)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 103 [1/1] (0.73ns)   --->   "%select_ln23 = select i1 %icmp_ln25, i31 0, i31 %h_load" [conv2d_ip/src/conv2d.c:23]   --->   Operation 103 'select' 'select_ln23' <Predicate = (!icmp_ln23)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node select_ln25)   --->   "%select_ln23_1 = select i1 %icmp_ln25, i31 0, i31 %w_1" [conv2d_ip/src/conv2d.c:23]   --->   Operation 104 'select' 'select_ln23_1' <Predicate = (!icmp_ln23)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 105 [1/1] (0.99ns)   --->   "%select_ln23_2 = select i1 %icmp_ln25, i1 %icmp_ln27_1, i1 %icmp_ln27" [conv2d_ip/src/conv2d.c:23]   --->   Operation 105 'select' 'select_ln23_2' <Predicate = (!icmp_ln23)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 106 [1/1] (2.52ns)   --->   "%add_ln25 = add i31 %select_ln23, i31 1" [conv2d_ip/src/conv2d.c:25]   --->   Operation 106 'add' 'add_ln25' <Predicate = (!icmp_ln23)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 107 [1/1] (0.73ns) (out node of the LUT)   --->   "%select_ln25 = select i1 %select_ln23_2, i31 %select_ln23_1, i31 0" [conv2d_ip/src/conv2d.c:25]   --->   Operation 107 'select' 'select_ln25' <Predicate = (!icmp_ln23)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 108 [1/1] (0.73ns)   --->   "%select_ln25_1 = select i1 %select_ln23_2, i31 %select_ln23, i31 %add_ln25" [conv2d_ip/src/conv2d.c:25]   --->   Operation 108 'select' 'select_ln25_1' <Predicate = (!icmp_ln23)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 109 [1/1] (3.52ns)   --->   "%add_ln25_1 = add i64 %indvar_flatten42_load, i64 1" [conv2d_ip/src/conv2d.c:25]   --->   Operation 109 'add' 'add_ln25_1' <Predicate = (!icmp_ln23)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 110 [1/1] (1.48ns)   --->   "%select_ln25_2 = select i1 %icmp_ln25, i64 1, i64 %add_ln25_1" [conv2d_ip/src/conv2d.c:25]   --->   Operation 110 'select' 'select_ln25_2' <Predicate = (!icmp_ln23)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 111 [1/1] (1.58ns)   --->   "%store_ln27 = store i96 %add_ln23, i96 %indvar_flatten67" [conv2d_ip/src/conv2d.c:27]   --->   Operation 111 'store' 'store_ln27' <Predicate = (!icmp_ln23)> <Delay = 1.58>
ST_8 : Operation 112 [1/1] (1.58ns)   --->   "%store_ln27 = store i64 %select_ln25_2, i64 %indvar_flatten42" [conv2d_ip/src/conv2d.c:27]   --->   Operation 112 'store' 'store_ln27' <Predicate = (!icmp_ln23)> <Delay = 1.58>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "%ret_ln61 = ret" [conv2d_ip/src/conv2d.c:61]   --->   Operation 113 'ret' 'ret_ln61' <Predicate = (icmp_ln23)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 6.01>
ST_9 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i31 %select_ln25_1" [conv2d_ip/src/conv2d.c:25]   --->   Operation 114 'zext' 'zext_ln25' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 115 [1/1] (2.55ns)   --->   "%sub_ln25 = sub i33 %zext_ln25, i33 %sext_ln23" [conv2d_ip/src/conv2d.c:25]   --->   Operation 115 'sub' 'sub_ln25' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln25 = trunc i33 %sub_ln25" [conv2d_ip/src/conv2d.c:25]   --->   Operation 116 'trunc' 'trunc_ln25' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i31 %select_ln25" [conv2d_ip/src/conv2d.c:27]   --->   Operation 117 'zext' 'zext_ln27' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 118 [1/1] (2.55ns)   --->   "%sub_ln38 = sub i33 %zext_ln27, i33 %sext_ln23" [conv2d_ip/src/conv2d.c:38]   --->   Operation 118 'sub' 'sub_ln38' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 119 [1/1] (0.00ns)   --->   "%trunc_ln38 = trunc i33 %sub_ln38" [conv2d_ip/src/conv2d.c:38]   --->   Operation 119 'trunc' 'trunc_ln38' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 120 [1/1] (2.48ns)   --->   "%slt = icmp_slt  i33 %sub_ln25, i33 %height_cast" [conv2d_ip/src/conv2d.c:25]   --->   Operation 120 'icmp' 'slt' <Predicate = true> <Delay = 2.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 121 [1/1] (0.97ns)   --->   "%rev94 = xor i1 %slt, i1 1" [conv2d_ip/src/conv2d.c:25]   --->   Operation 121 'xor' 'rev94' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 122 [2/2] (0.00ns)   --->   "%call_ln25 = call void @conv2d_Pipeline_in_channels_kh_kw, i33 %sub_ln25, i32 %height_read, i32 %trunc_ln25, i96 %mul_ln20_1, i64 %mul_ln20, i1 %rev94, i32 %ksize_read, i1 %icmp_ln35, i33 %sub_ln38, i32 %trunc_ln38, i32 %width_read, i32 %mul, i32 %sum_2_loc" [conv2d_ip/src/conv2d.c:25]   --->   Operation 122 'call' 'call_ln25' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 123 [1/1] (2.52ns)   --->   "%add_ln27 = add i31 %select_ln25, i31 1" [conv2d_ip/src/conv2d.c:27]   --->   Operation 123 'add' 'add_ln27' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 124 [1/1] (1.58ns)   --->   "%store_ln27 = store i31 %select_ln25_1, i31 %h" [conv2d_ip/src/conv2d.c:27]   --->   Operation 124 'store' 'store_ln27' <Predicate = true> <Delay = 1.58>
ST_9 : Operation 125 [1/1] (1.58ns)   --->   "%store_ln27 = store i31 %add_ln27, i31 %w" [conv2d_ip/src/conv2d.c:27]   --->   Operation 125 'store' 'store_ln27' <Predicate = true> <Delay = 1.58>

State 10 <SV = 9> <Delay = 3.12>
ST_10 : Operation 126 [1/2] (3.12ns)   --->   "%call_ln25 = call void @conv2d_Pipeline_in_channels_kh_kw, i33 %sub_ln25, i32 %height_read, i32 %trunc_ln25, i96 %mul_ln20_1, i64 %mul_ln20, i1 %rev94, i32 %ksize_read, i1 %icmp_ln35, i33 %sub_ln38, i32 %trunc_ln38, i32 %width_read, i32 %mul, i32 %sum_2_loc" [conv2d_ip/src/conv2d.c:25]   --->   Operation 126 'call' 'call_ln25' <Predicate = true> <Delay = 3.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 127 [1/1] (0.00ns)   --->   "%sum_2_loc_load = load i32 %sum_2_loc"   --->   Operation 127 'load' 'sum_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 128 [5/5] (7.25ns)   --->   "%sum_1 = fadd i32 %sum_2_loc_load, i32 %empty" [conv2d_ip/src/conv2d.c:55]   --->   Operation 128 'fadd' 'sum_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 129 [4/5] (7.25ns)   --->   "%sum_1 = fadd i32 %sum_2_loc_load, i32 %empty" [conv2d_ip/src/conv2d.c:55]   --->   Operation 129 'fadd' 'sum_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 130 [3/5] (7.25ns)   --->   "%sum_1 = fadd i32 %sum_2_loc_load, i32 %empty" [conv2d_ip/src/conv2d.c:55]   --->   Operation 130 'fadd' 'sum_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 131 [2/5] (7.25ns)   --->   "%sum_1 = fadd i32 %sum_2_loc_load, i32 %empty" [conv2d_ip/src/conv2d.c:55]   --->   Operation 131 'fadd' 'sum_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 132 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @out_channels_height_width_str"   --->   Operation 132 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 133 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @height_width_str"   --->   Operation 133 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 134 [1/1] (0.00ns)   --->   "%specloopname_ln27 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [conv2d_ip/src/conv2d.c:27]   --->   Operation 134 'specloopname' 'specloopname_ln27' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 135 [1/5] (7.25ns)   --->   "%sum_1 = fadd i32 %sum_2_loc_load, i32 %empty" [conv2d_ip/src/conv2d.c:55]   --->   Operation 135 'fadd' 'sum_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 136 [1/1] (0.00ns)   --->   "%bitcast_ln57 = bitcast i32 %sum_1" [conv2d_ip/src/conv2d.c:57]   --->   Operation 136 'bitcast' 'bitcast_ln57' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 137 [1/1] (0.00ns)   --->   "%write_ln57 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %y, i32 %bitcast_ln57" [conv2d_ip/src/conv2d.c:57]   --->   Operation 137 'write' 'write_ln57' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln27 = br void %in_channels12" [conv2d_ip/src/conv2d.c:27]   --->   Operation 138 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 6.91ns
The critical path consists of the following:
	wire read operation ('ksize') on port 'ksize' [14]  (0 ns)
	'mul' operation ('mul_ln20', conv2d_ip/src/conv2d.c:20) [57]  (6.91 ns)

 <State 2>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln20', conv2d_ip/src/conv2d.c:20) [57]  (6.91 ns)

 <State 3>: 6.98ns
The critical path consists of the following:
	wire read operation ('in_channels') on port 'in_channels' [16]  (0 ns)
	'mul' operation ('mul_ln20_1', conv2d_ip/src/conv2d.c:20) [60]  (6.98 ns)

 <State 4>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln20_1', conv2d_ip/src/conv2d.c:20) [60]  (6.98 ns)

 <State 5>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln20_1', conv2d_ip/src/conv2d.c:20) [60]  (6.98 ns)

 <State 6>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln20_1', conv2d_ip/src/conv2d.c:20) [60]  (6.98 ns)

 <State 7>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln20_1', conv2d_ip/src/conv2d.c:20) [60]  (6.98 ns)

 <State 8>: 6.76ns
The critical path consists of the following:
	'load' operation ('indvar_flatten42_load', conv2d_ip/src/conv2d.c:25) on local variable 'indvar_flatten42' [84]  (0 ns)
	'icmp' operation ('icmp_ln25', conv2d_ip/src/conv2d.c:25) [86]  (2.78 ns)
	'select' operation ('select_ln23', conv2d_ip/src/conv2d.c:23) [87]  (0.733 ns)
	'add' operation ('add_ln25', conv2d_ip/src/conv2d.c:25) [90]  (2.52 ns)
	'select' operation ('select_ln25_1', conv2d_ip/src/conv2d.c:25) [93]  (0.733 ns)

 <State 9>: 6.01ns
The critical path consists of the following:
	'sub' operation ('sub_ln25', conv2d_ip/src/conv2d.c:25) [95]  (2.55 ns)
	'icmp' operation ('slt', conv2d_ip/src/conv2d.c:25) [101]  (2.48 ns)
	'xor' operation ('rev94', conv2d_ip/src/conv2d.c:25) [102]  (0.978 ns)

 <State 10>: 3.13ns
The critical path consists of the following:
	'call' operation ('call_ln25', conv2d_ip/src/conv2d.c:25) to 'conv2d_Pipeline_in_channels_kh_kw' [103]  (3.13 ns)

 <State 11>: 7.26ns
The critical path consists of the following:
	'load' operation ('sum_2_loc_load') on local variable 'sum_2_loc' [104]  (0 ns)
	'fadd' operation ('sum', conv2d_ip/src/conv2d.c:55) [105]  (7.26 ns)

 <State 12>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', conv2d_ip/src/conv2d.c:55) [105]  (7.26 ns)

 <State 13>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', conv2d_ip/src/conv2d.c:55) [105]  (7.26 ns)

 <State 14>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', conv2d_ip/src/conv2d.c:55) [105]  (7.26 ns)

 <State 15>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', conv2d_ip/src/conv2d.c:55) [105]  (7.26 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
