{"Source Block": ["hdl/library/jesd204/jesd204_rx/jesd204_lane_latency_monitor.v@61:71@HdlIdDef", "localparam DPW_LOG2 = DATA_PATH_WIDTH == 8 ? 3 : DATA_PATH_WIDTH == 4 ? 2 : 1;\nlocalparam BEAT_CNT_WIDTH = 14-DPW_LOG2;\n\nreg [BEAT_CNT_WIDTH-1:0] beat_counter;\n\nreg [BEAT_CNT_WIDTH-1:0] lane_latency_mem[0:NUM_LANES-1];\nreg [NUM_LANES-1:0] lane_captured = 'h00;\n\nalways @(posedge clk) begin\n  if (reset == 1'b1) begin\n    beat_counter <= 'h0;\n"], "Clone Blocks": [["hdl/library/jesd204/jesd204_rx/jesd204_lane_latency_monitor.v@56:66", "\n  output [14*NUM_LANES-1:0] lane_latency,\n  output [NUM_LANES-1:0] lane_latency_ready\n);\n\nlocalparam DPW_LOG2 = DATA_PATH_WIDTH == 8 ? 3 : DATA_PATH_WIDTH == 4 ? 2 : 1;\nlocalparam BEAT_CNT_WIDTH = 14-DPW_LOG2;\n\nreg [BEAT_CNT_WIDTH-1:0] beat_counter;\n\nreg [BEAT_CNT_WIDTH-1:0] lane_latency_mem[0:NUM_LANES-1];\n"], ["hdl/library/jesd204/jesd204_rx/jesd204_lane_latency_monitor.v@59:69", ");\n\nlocalparam DPW_LOG2 = DATA_PATH_WIDTH == 8 ? 3 : DATA_PATH_WIDTH == 4 ? 2 : 1;\nlocalparam BEAT_CNT_WIDTH = 14-DPW_LOG2;\n\nreg [BEAT_CNT_WIDTH-1:0] beat_counter;\n\nreg [BEAT_CNT_WIDTH-1:0] lane_latency_mem[0:NUM_LANES-1];\nreg [NUM_LANES-1:0] lane_captured = 'h00;\n\nalways @(posedge clk) begin\n"], ["hdl/library/jesd204/jesd204_rx/jesd204_lane_latency_monitor.v@62:72", "localparam BEAT_CNT_WIDTH = 14-DPW_LOG2;\n\nreg [BEAT_CNT_WIDTH-1:0] beat_counter;\n\nreg [BEAT_CNT_WIDTH-1:0] lane_latency_mem[0:NUM_LANES-1];\nreg [NUM_LANES-1:0] lane_captured = 'h00;\n\nalways @(posedge clk) begin\n  if (reset == 1'b1) begin\n    beat_counter <= 'h0;\n  end else if (beat_counter != {BEAT_CNT_WIDTH{1'b1}}) begin\n"], ["hdl/library/jesd204/jesd204_rx/jesd204_lane_latency_monitor.v@57:67", "  output [14*NUM_LANES-1:0] lane_latency,\n  output [NUM_LANES-1:0] lane_latency_ready\n);\n\nlocalparam DPW_LOG2 = DATA_PATH_WIDTH == 8 ? 3 : DATA_PATH_WIDTH == 4 ? 2 : 1;\nlocalparam BEAT_CNT_WIDTH = 14-DPW_LOG2;\n\nreg [BEAT_CNT_WIDTH-1:0] beat_counter;\n\nreg [BEAT_CNT_WIDTH-1:0] lane_latency_mem[0:NUM_LANES-1];\nreg [NUM_LANES-1:0] lane_captured = 'h00;\n"]], "Diff Content": {"Delete": [[66, "reg [BEAT_CNT_WIDTH-1:0] lane_latency_mem[0:NUM_LANES-1];\n"]], "Add": []}}