#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xcaa0e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xcb2110 .scope module, "tb" "tb" 3 79;
 .timescale -12 -12;
L_0xc9a540 .functor NOT 1, L_0xcdf6c0, C4<0>, C4<0>, C4<0>;
L_0xc9abb0 .functor XOR 1, L_0xcdf320, L_0xcdf480, C4<0>, C4<0>;
L_0xc9af40 .functor XOR 1, L_0xc9abb0, L_0xcdf550, C4<0>, C4<0>;
v0xcddf70_0 .net "A", 0 0, v0xcdcae0_0;  1 drivers
v0xcde030_0 .net "B", 0 0, v0xcdcb80_0;  1 drivers
v0xcde0f0_0 .net "C", 0 0, v0xcdcc20_0;  1 drivers
v0xcde190_0 .net "S", 0 0, v0xcdccc0_0;  1 drivers
v0xcde230_0 .net "Z_dut", 0 0, v0xcdd8b0_0;  1 drivers
v0xcde320_0 .net "Z_ref", 0 0, L_0xcdf1e0;  1 drivers
v0xcde3c0_0 .net *"_ivl_10", 0 0, L_0xcdf550;  1 drivers
v0xcde460_0 .net *"_ivl_12", 0 0, L_0xc9af40;  1 drivers
v0xcde500_0 .net *"_ivl_2", 0 0, L_0xcdf280;  1 drivers
v0xcde670_0 .net *"_ivl_4", 0 0, L_0xcdf320;  1 drivers
v0xcde750_0 .net *"_ivl_6", 0 0, L_0xcdf480;  1 drivers
v0xcde830_0 .net *"_ivl_8", 0 0, L_0xc9abb0;  1 drivers
v0xcde910_0 .var "clk", 0 0;
v0xcde9b0_0 .net "enable", 0 0, v0xcdce50_0;  1 drivers
v0xcdea50_0 .var/2u "stats1", 159 0;
v0xcdeb30_0 .var/2u "strobe", 0 0;
v0xcdebf0_0 .net "tb_match", 0 0, L_0xcdf6c0;  1 drivers
v0xcdedc0_0 .net "tb_mismatch", 0 0, L_0xc9a540;  1 drivers
v0xcdee80_0 .net "wavedrom_enable", 0 0, v0xcdcf20_0;  1 drivers
v0xcdef20_0 .net "wavedrom_title", 511 0, v0xcdcfc0_0;  1 drivers
L_0xcdf280 .concat [ 1 0 0 0], L_0xcdf1e0;
L_0xcdf320 .concat [ 1 0 0 0], L_0xcdf1e0;
L_0xcdf480 .concat [ 1 0 0 0], v0xcdd8b0_0;
L_0xcdf550 .concat [ 1 0 0 0], L_0xcdf1e0;
L_0xcdf6c0 .cmp/eeq 1, L_0xcdf280, L_0xc9af40;
S_0xcb22a0 .scope module, "good1" "reference_module" 3 126, 3 4 0, S_0xcb2110;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "S";
    .port_info 3 /INPUT 1 "A";
    .port_info 4 /INPUT 1 "B";
    .port_info 5 /INPUT 1 "C";
    .port_info 6 /OUTPUT 1 "Z";
v0xc9a070_0 .net "A", 0 0, v0xcdcae0_0;  alias, 1 drivers
v0xc9a360_0 .net "B", 0 0, v0xcdcb80_0;  alias, 1 drivers
v0xc9a650_0 .net "C", 0 0, v0xcdcc20_0;  alias, 1 drivers
v0xc9acc0_0 .net "S", 0 0, v0xcdccc0_0;  alias, 1 drivers
v0xc9b050_0 .net "Z", 0 0, L_0xcdf1e0;  alias, 1 drivers
v0xc9b3e0_0 .net *"_ivl_0", 2 0, L_0xcdefc0;  1 drivers
v0xc9b770_0 .net "clk", 0 0, v0xcde910_0;  1 drivers
v0xcdc120_0 .net "enable", 0 0, v0xcdce50_0;  alias, 1 drivers
v0xcdc1e0_0 .var "q", 7 0;
E_0xca8eb0 .event posedge, v0xc9b770_0;
L_0xcdefc0 .concat [ 1 1 1 0], v0xcdcc20_0, v0xcdcb80_0, v0xcdcae0_0;
L_0xcdf1e0 .part/v v0xcdc1e0_0, L_0xcdefc0, 1;
S_0xcdc3a0 .scope module, "stim1" "stimulus_gen" 3 118, 3 25 0, S_0xcb2110;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "S";
    .port_info 2 /OUTPUT 1 "enable";
    .port_info 3 /OUTPUT 1 "A";
    .port_info 4 /OUTPUT 1 "B";
    .port_info 5 /OUTPUT 1 "C";
    .port_info 6 /OUTPUT 512 "wavedrom_title";
    .port_info 7 /OUTPUT 1 "wavedrom_enable";
v0xcdcae0_0 .var "A", 0 0;
v0xcdcb80_0 .var "B", 0 0;
v0xcdcc20_0 .var "C", 0 0;
v0xcdccc0_0 .var "S", 0 0;
v0xcdcd60_0 .net "clk", 0 0, v0xcde910_0;  alias, 1 drivers
v0xcdce50_0 .var "enable", 0 0;
v0xcdcf20_0 .var "wavedrom_enable", 0 0;
v0xcdcfc0_0 .var "wavedrom_title", 511 0;
E_0xca7f00/0 .event negedge, v0xc9b770_0;
E_0xca7f00/1 .event posedge, v0xc9b770_0;
E_0xca7f00 .event/or E_0xca7f00/0, E_0xca7f00/1;
E_0xc909f0 .event negedge, v0xc9b770_0;
S_0xcdc5e0 .scope task, "wavedrom_start" "wavedrom_start" 3 38, 3 38 0, S_0xcdc3a0;
 .timescale -12 -12;
v0xcdc7e0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xcdc8e0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 41, 3 41 0, S_0xcdc3a0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xcdd130 .scope module, "top_module1" "top_module" 3 135, 4 1 0, S_0xcb2110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "S";
    .port_info 3 /INPUT 1 "A";
    .port_info 4 /INPUT 1 "B";
    .port_info 5 /INPUT 1 "C";
    .port_info 6 /OUTPUT 1 "Z";
v0xcdd3e0_0 .net "A", 0 0, v0xcdcae0_0;  alias, 1 drivers
v0xcdd4d0_0 .net "B", 0 0, v0xcdcb80_0;  alias, 1 drivers
v0xcdd5e0_0 .net "C", 0 0, v0xcdcc20_0;  alias, 1 drivers
v0xcdd6d0_0 .var "Q", 7 0;
v0xcdd770_0 .net "S", 0 0, v0xcdccc0_0;  alias, 1 drivers
v0xcdd8b0_0 .var "Z", 0 0;
v0xcdd970_0 .var "address", 2 0;
v0xcdda50_0 .net "clk", 0 0, v0xcde910_0;  alias, 1 drivers
v0xcddb40_0 .net "enable", 0 0, v0xcdce50_0;  alias, 1 drivers
S_0xcddd50 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 146, 3 146 0, S_0xcb2110;
 .timescale -12 -12;
E_0xcbe8f0 .event anyedge, v0xcdeb30_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xcdeb30_0;
    %nor/r;
    %assign/vec4 v0xcdeb30_0, 0;
    %wait E_0xcbe8f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xcdc3a0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xcdce50_0, 0;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0xcdcc20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xcdcb80_0, 0;
    %assign/vec4 v0xcdcae0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0xcdccc0_0, 0;
    %wait E_0xc909f0;
    %wait E_0xca8eb0;
    %wait E_0xca8eb0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xcdce50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xcdccc0_0, 0;
    %wait E_0xca8eb0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xcdccc0_0, 0;
    %wait E_0xca8eb0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xcdccc0_0, 0;
    %wait E_0xca8eb0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xcdccc0_0, 0;
    %wait E_0xca8eb0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xcdccc0_0, 0;
    %wait E_0xca8eb0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xcdccc0_0, 0;
    %wait E_0xca8eb0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xcdccc0_0, 0;
    %wait E_0xca8eb0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xcdccc0_0, 0;
    %wait E_0xca8eb0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xcdce50_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0xcdccc0_0, 0;
    %pushi/vec4 5, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0xcdcc20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xcdcb80_0, 0;
    %assign/vec4 v0xcdcae0_0, 0;
    %wait E_0xca8eb0;
    %pushi/vec4 6, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0xcdcc20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xcdcb80_0, 0;
    %assign/vec4 v0xcdcae0_0, 0;
    %wait E_0xca8eb0;
    %pushi/vec4 7, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0xcdcc20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xcdcb80_0, 0;
    %assign/vec4 v0xcdcae0_0, 0;
    %wait E_0xca8eb0;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0xcdcc20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xcdcb80_0, 0;
    %assign/vec4 v0xcdcae0_0, 0;
    %wait E_0xca8eb0;
    %pushi/vec4 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0xcdcc20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xcdcb80_0, 0;
    %assign/vec4 v0xcdcae0_0, 0;
    %wait E_0xc909f0;
    %fork TD_tb.stim1.wavedrom_stop, S_0xcdc8e0;
    %join;
    %pushi/vec4 500, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xca7f00;
    %vpi_func 3 70 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xcdccc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xcdcc20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xcdcb80_0, 0;
    %assign/vec4 v0xcdcae0_0, 0;
    %vpi_func 3 71 "$random" 32 {0 0 0};
    %pushi/vec4 3, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0xcdce50_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 74 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0xcb22a0;
T_4 ;
    %wait E_0xca8eb0;
    %load/vec4 v0xcdc120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0xcdc1e0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0xc9acc0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0xcdc1e0_0, 0;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xcdd130;
T_5 ;
    %wait E_0xca8eb0;
    %load/vec4 v0xcddb40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0xcdd770_0;
    %load/vec4 v0xcdd6d0_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0xcdd6d0_0, 0;
T_5.0 ;
    %load/vec4 v0xcdd3e0_0;
    %load/vec4 v0xcdd4d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xcdd5e0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xcdd970_0, 0;
    %jmp T_5.11;
T_5.2 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xcdd970_0, 0;
    %jmp T_5.11;
T_5.3 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0xcdd970_0, 0;
    %jmp T_5.11;
T_5.4 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0xcdd970_0, 0;
    %jmp T_5.11;
T_5.5 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0xcdd970_0, 0;
    %jmp T_5.11;
T_5.6 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0xcdd970_0, 0;
    %jmp T_5.11;
T_5.7 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0xcdd970_0, 0;
    %jmp T_5.11;
T_5.8 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0xcdd970_0, 0;
    %jmp T_5.11;
T_5.9 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0xcdd970_0, 0;
    %jmp T_5.11;
T_5.11 ;
    %pop/vec4 1;
    %load/vec4 v0xcdd6d0_0;
    %load/vec4 v0xcdd970_0;
    %part/u 1;
    %assign/vec4 v0xcdd8b0_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0xcb2110;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xcde910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xcdeb30_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0xcb2110;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0xcde910_0;
    %inv;
    %store/vec4 v0xcde910_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0xcb2110;
T_8 ;
    %vpi_call/w 3 110 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 111 "$dumpvars", 32'sb00000000000000000000000000000001, v0xcdcd60_0, v0xcdedc0_0, v0xcde910_0, v0xcde9b0_0, v0xcde190_0, v0xcddf70_0, v0xcde030_0, v0xcde0f0_0, v0xcde320_0, v0xcde230_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0xcb2110;
T_9 ;
    %load/vec4 v0xcdea50_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0xcdea50_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xcdea50_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 155 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 156 "$display", "Hint: Output '%s' has no mismatches.", "Z" {0 0 0};
T_9.1 ;
    %load/vec4 v0xcdea50_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xcdea50_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 158 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 159 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xcdea50_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xcdea50_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 160 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0xcb2110;
T_10 ;
    %wait E_0xca7f00;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xcdea50_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xcdea50_0, 4, 32;
    %load/vec4 v0xcdebf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0xcdea50_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 171 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xcdea50_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xcdea50_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xcdea50_0, 4, 32;
T_10.0 ;
    %load/vec4 v0xcde320_0;
    %load/vec4 v0xcde320_0;
    %load/vec4 v0xcde230_0;
    %xor;
    %load/vec4 v0xcde320_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0xcdea50_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 175 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xcdea50_0, 4, 32;
T_10.6 ;
    %load/vec4 v0xcdea50_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xcdea50_0, 4, 32;
T_10.4 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q12/ece241_2013_q12_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can1_depth10/human/ece241_2013_q12/iter9/response0/top_module.sv";
