Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Oct 18 16:33:31 2018
| Host         : DESKTOP-IL90O25 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file running_lights_timing_summary_routed.rpt -pb running_lights_timing_summary_routed.pb -rpx running_lights_timing_summary_routed.rpx -warn_on_violation
| Design       : running_lights
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.213        0.000                      0                   38        0.185        0.000                      0                   38        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.213        0.000                      0                   38        0.185        0.000                      0                   38        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.213ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.213ns  (required time - arrival time)
  Source:                 count1s_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count1s_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.648ns  (logic 2.205ns (60.440%)  route 1.443ns (39.560%))
  Logic Levels:           7  (CARRY4=6 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.641     5.193    clk_IBUF_BUFG
    SLICE_X63Y47         FDCE                                         r  count1s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y47         FDCE (Prop_fdce_C_Q)         0.456     5.649 r  count1s_reg[2]/Q
                         net (fo=1, routed)           0.582     6.230    count1s[2]
    SLICE_X62Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.904 r  count1s_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.904    count1s_reg[4]_i_2_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.018 r  count1s_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.018    count1s_reg[8]_i_2_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.132 r  count1s_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.133    count1s_reg[12]_i_2_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.247 r  count1s_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.247    count1s_reg[16]_i_2_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.361 r  count1s_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.361    count1s_reg[20]_i_2_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.674 r  count1s_reg[24]_i_2/O[3]
                         net (fo=1, routed)           0.861     8.535    count1s_reg[24]_i_2_n_4
    SLICE_X63Y52         LUT6 (Prop_lut6_I5_O)        0.306     8.841 r  count1s[24]_i_1/O
                         net (fo=1, routed)           0.000     8.841    p_0_in[24]
    SLICE_X63Y52         FDCE                                         r  count1s_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.507    14.878    clk_IBUF_BUFG
    SLICE_X63Y52         FDCE                                         r  count1s_reg[24]/C
                         clock pessimism              0.180    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X63Y52         FDCE (Setup_fdce_C_D)        0.031    15.054    count1s_reg[24]
  -------------------------------------------------------------------
                         required time                         15.054    
                         arrival time                          -8.841    
  -------------------------------------------------------------------
                         slack                                  6.213    

Slack (MET) :             6.397ns  (required time - arrival time)
  Source:                 count1s_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count1s_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.463ns  (logic 2.221ns (64.141%)  route 1.242ns (35.859%))
  Logic Levels:           8  (CARRY4=7 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.641     5.193    clk_IBUF_BUFG
    SLICE_X63Y47         FDCE                                         r  count1s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y47         FDCE (Prop_fdce_C_Q)         0.456     5.649 r  count1s_reg[2]/Q
                         net (fo=1, routed)           0.582     6.230    count1s[2]
    SLICE_X62Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.904 r  count1s_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.904    count1s_reg[4]_i_2_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.018 r  count1s_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.018    count1s_reg[8]_i_2_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.132 r  count1s_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.133    count1s_reg[12]_i_2_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.247 r  count1s_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.247    count1s_reg[16]_i_2_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.361 r  count1s_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.361    count1s_reg[20]_i_2_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.475 r  count1s_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.475    count1s_reg[24]_i_2_n_0
    SLICE_X62Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.697 r  count1s_reg[26]_i_7/O[0]
                         net (fo=1, routed)           0.659     8.356    count1s_reg[26]_i_7_n_7
    SLICE_X63Y53         LUT6 (Prop_lut6_I5_O)        0.299     8.655 r  count1s[25]_i_1/O
                         net (fo=1, routed)           0.000     8.655    p_0_in[25]
    SLICE_X63Y53         FDCE                                         r  count1s_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.506    14.877    clk_IBUF_BUFG
    SLICE_X63Y53         FDCE                                         r  count1s_reg[25]/C
                         clock pessimism              0.180    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X63Y53         FDCE (Setup_fdce_C_D)        0.031    15.053    count1s_reg[25]
  -------------------------------------------------------------------
                         required time                         15.053    
                         arrival time                          -8.655    
  -------------------------------------------------------------------
                         slack                                  6.397    

Slack (MET) :             6.439ns  (required time - arrival time)
  Source:                 count1s_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count1s_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.422ns  (logic 2.337ns (68.286%)  route 1.085ns (31.714%))
  Logic Levels:           8  (CARRY4=7 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.641     5.193    clk_IBUF_BUFG
    SLICE_X63Y47         FDCE                                         r  count1s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y47         FDCE (Prop_fdce_C_Q)         0.456     5.649 r  count1s_reg[2]/Q
                         net (fo=1, routed)           0.582     6.230    count1s[2]
    SLICE_X62Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.904 r  count1s_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.904    count1s_reg[4]_i_2_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.018 r  count1s_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.018    count1s_reg[8]_i_2_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.132 r  count1s_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.133    count1s_reg[12]_i_2_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.247 r  count1s_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.247    count1s_reg[16]_i_2_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.361 r  count1s_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.361    count1s_reg[20]_i_2_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.475 r  count1s_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.475    count1s_reg[24]_i_2_n_0
    SLICE_X62Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.809 r  count1s_reg[26]_i_7/O[1]
                         net (fo=1, routed)           0.503     8.312    count1s_reg[26]_i_7_n_6
    SLICE_X63Y53         LUT6 (Prop_lut6_I5_O)        0.303     8.615 r  count1s[26]_i_1/O
                         net (fo=1, routed)           0.000     8.615    p_0_in[26]
    SLICE_X63Y53         FDCE                                         r  count1s_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.506    14.877    clk_IBUF_BUFG
    SLICE_X63Y53         FDCE                                         r  count1s_reg[26]/C
                         clock pessimism              0.180    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X63Y53         FDCE (Setup_fdce_C_D)        0.032    15.054    count1s_reg[26]
  -------------------------------------------------------------------
                         required time                         15.054    
                         arrival time                          -8.615    
  -------------------------------------------------------------------
                         slack                                  6.439    

Slack (MET) :             6.484ns  (required time - arrival time)
  Source:                 count1s_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count1s_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.375ns  (logic 2.107ns (62.432%)  route 1.268ns (37.568%))
  Logic Levels:           7  (CARRY4=6 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.641     5.193    clk_IBUF_BUFG
    SLICE_X63Y47         FDCE                                         r  count1s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y47         FDCE (Prop_fdce_C_Q)         0.456     5.649 r  count1s_reg[2]/Q
                         net (fo=1, routed)           0.582     6.230    count1s[2]
    SLICE_X62Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.904 r  count1s_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.904    count1s_reg[4]_i_2_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.018 r  count1s_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.018    count1s_reg[8]_i_2_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.132 r  count1s_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.133    count1s_reg[12]_i_2_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.247 r  count1s_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.247    count1s_reg[16]_i_2_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.361 r  count1s_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.361    count1s_reg[20]_i_2_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.583 r  count1s_reg[24]_i_2/O[0]
                         net (fo=1, routed)           0.686     8.269    count1s_reg[24]_i_2_n_7
    SLICE_X63Y52         LUT6 (Prop_lut6_I5_O)        0.299     8.568 r  count1s[21]_i_1/O
                         net (fo=1, routed)           0.000     8.568    p_0_in[21]
    SLICE_X63Y52         FDCE                                         r  count1s_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.507    14.878    clk_IBUF_BUFG
    SLICE_X63Y52         FDCE                                         r  count1s_reg[21]/C
                         clock pessimism              0.180    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X63Y52         FDCE (Setup_fdce_C_D)        0.029    15.052    count1s_reg[21]
  -------------------------------------------------------------------
                         required time                         15.052    
                         arrival time                          -8.568    
  -------------------------------------------------------------------
                         slack                                  6.484    

Slack (MET) :             6.584ns  (required time - arrival time)
  Source:                 count1s_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count1s_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.276ns  (logic 2.223ns (67.864%)  route 1.053ns (32.136%))
  Logic Levels:           7  (CARRY4=6 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.641     5.193    clk_IBUF_BUFG
    SLICE_X63Y47         FDCE                                         r  count1s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y47         FDCE (Prop_fdce_C_Q)         0.456     5.649 r  count1s_reg[2]/Q
                         net (fo=1, routed)           0.582     6.230    count1s[2]
    SLICE_X62Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.904 r  count1s_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.904    count1s_reg[4]_i_2_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.018 r  count1s_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.018    count1s_reg[8]_i_2_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.132 r  count1s_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.133    count1s_reg[12]_i_2_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.247 r  count1s_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.247    count1s_reg[16]_i_2_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.361 r  count1s_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.361    count1s_reg[20]_i_2_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.695 r  count1s_reg[24]_i_2/O[1]
                         net (fo=1, routed)           0.470     8.166    count1s_reg[24]_i_2_n_6
    SLICE_X63Y53         LUT6 (Prop_lut6_I5_O)        0.303     8.469 r  count1s[22]_i_1/O
                         net (fo=1, routed)           0.000     8.469    p_0_in[22]
    SLICE_X63Y53         FDCE                                         r  count1s_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.506    14.877    clk_IBUF_BUFG
    SLICE_X63Y53         FDCE                                         r  count1s_reg[22]/C
                         clock pessimism              0.180    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X63Y53         FDCE (Setup_fdce_C_D)        0.031    15.053    count1s_reg[22]
  -------------------------------------------------------------------
                         required time                         15.053    
                         arrival time                          -8.469    
  -------------------------------------------------------------------
                         slack                                  6.584    

Slack (MET) :             6.588ns  (required time - arrival time)
  Source:                 count1s_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count1s_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.273ns  (logic 2.109ns (64.441%)  route 1.164ns (35.558%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.641     5.193    clk_IBUF_BUFG
    SLICE_X63Y47         FDCE                                         r  count1s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y47         FDCE (Prop_fdce_C_Q)         0.456     5.649 r  count1s_reg[2]/Q
                         net (fo=1, routed)           0.582     6.230    count1s[2]
    SLICE_X62Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.904 r  count1s_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.904    count1s_reg[4]_i_2_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.018 r  count1s_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.018    count1s_reg[8]_i_2_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.132 r  count1s_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.133    count1s_reg[12]_i_2_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.247 r  count1s_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.247    count1s_reg[16]_i_2_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.581 r  count1s_reg[20]_i_2/O[1]
                         net (fo=1, routed)           0.581     8.163    count1s_reg[20]_i_2_n_6
    SLICE_X63Y51         LUT6 (Prop_lut6_I5_O)        0.303     8.466 r  count1s[18]_i_1/O
                         net (fo=1, routed)           0.000     8.466    p_0_in[18]
    SLICE_X63Y51         FDCE                                         r  count1s_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.507    14.878    clk_IBUF_BUFG
    SLICE_X63Y51         FDCE                                         r  count1s_reg[18]/C
                         clock pessimism              0.180    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X63Y51         FDCE (Setup_fdce_C_D)        0.031    15.054    count1s_reg[18]
  -------------------------------------------------------------------
                         required time                         15.054    
                         arrival time                          -8.466    
  -------------------------------------------------------------------
                         slack                                  6.588    

Slack (MET) :             6.603ns  (required time - arrival time)
  Source:                 count1s_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count1s_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.255ns  (logic 2.091ns (64.247%)  route 1.164ns (35.754%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.641     5.193    clk_IBUF_BUFG
    SLICE_X63Y47         FDCE                                         r  count1s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y47         FDCE (Prop_fdce_C_Q)         0.456     5.649 r  count1s_reg[2]/Q
                         net (fo=1, routed)           0.582     6.230    count1s[2]
    SLICE_X62Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.904 r  count1s_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.904    count1s_reg[4]_i_2_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.018 r  count1s_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.018    count1s_reg[8]_i_2_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.132 r  count1s_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.133    count1s_reg[12]_i_2_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.247 r  count1s_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.247    count1s_reg[16]_i_2_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.560 r  count1s_reg[20]_i_2/O[3]
                         net (fo=1, routed)           0.581     8.141    count1s_reg[20]_i_2_n_4
    SLICE_X63Y53         LUT6 (Prop_lut6_I5_O)        0.306     8.447 r  count1s[20]_i_1/O
                         net (fo=1, routed)           0.000     8.447    p_0_in[20]
    SLICE_X63Y53         FDCE                                         r  count1s_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.506    14.877    clk_IBUF_BUFG
    SLICE_X63Y53         FDCE                                         r  count1s_reg[20]/C
                         clock pessimism              0.180    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X63Y53         FDCE (Setup_fdce_C_D)        0.029    15.051    count1s_reg[20]
  -------------------------------------------------------------------
                         required time                         15.051    
                         arrival time                          -8.447    
  -------------------------------------------------------------------
                         slack                                  6.603    

Slack (MET) :             6.637ns  (required time - arrival time)
  Source:                 count1s_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count1s_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.222ns  (logic 1.993ns (61.855%)  route 1.229ns (38.145%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.641     5.193    clk_IBUF_BUFG
    SLICE_X63Y47         FDCE                                         r  count1s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y47         FDCE (Prop_fdce_C_Q)         0.456     5.649 r  count1s_reg[2]/Q
                         net (fo=1, routed)           0.582     6.230    count1s[2]
    SLICE_X62Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.904 r  count1s_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.904    count1s_reg[4]_i_2_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.018 r  count1s_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.018    count1s_reg[8]_i_2_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.132 r  count1s_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.133    count1s_reg[12]_i_2_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.247 r  count1s_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.247    count1s_reg[16]_i_2_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.469 r  count1s_reg[20]_i_2/O[0]
                         net (fo=1, routed)           0.647     8.116    count1s_reg[20]_i_2_n_7
    SLICE_X63Y51         LUT6 (Prop_lut6_I5_O)        0.299     8.415 r  count1s[17]_i_1/O
                         net (fo=1, routed)           0.000     8.415    p_0_in[17]
    SLICE_X63Y51         FDCE                                         r  count1s_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.507    14.878    clk_IBUF_BUFG
    SLICE_X63Y51         FDCE                                         r  count1s_reg[17]/C
                         clock pessimism              0.180    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X63Y51         FDCE (Setup_fdce_C_D)        0.029    15.052    count1s_reg[17]
  -------------------------------------------------------------------
                         required time                         15.052    
                         arrival time                          -8.415    
  -------------------------------------------------------------------
                         slack                                  6.637    

Slack (MET) :             6.650ns  (required time - arrival time)
  Source:                 count1s_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count1s_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.210ns  (logic 2.127ns (66.252%)  route 1.083ns (33.748%))
  Logic Levels:           7  (CARRY4=6 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.641     5.193    clk_IBUF_BUFG
    SLICE_X63Y47         FDCE                                         r  count1s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y47         FDCE (Prop_fdce_C_Q)         0.456     5.649 r  count1s_reg[2]/Q
                         net (fo=1, routed)           0.582     6.230    count1s[2]
    SLICE_X62Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.904 r  count1s_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.904    count1s_reg[4]_i_2_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.018 r  count1s_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.018    count1s_reg[8]_i_2_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.132 r  count1s_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.133    count1s_reg[12]_i_2_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.247 r  count1s_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.247    count1s_reg[16]_i_2_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.361 r  count1s_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.361    count1s_reg[20]_i_2_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.600 r  count1s_reg[24]_i_2/O[2]
                         net (fo=1, routed)           0.501     8.101    count1s_reg[24]_i_2_n_5
    SLICE_X63Y52         LUT6 (Prop_lut6_I5_O)        0.302     8.403 r  count1s[23]_i_1/O
                         net (fo=1, routed)           0.000     8.403    p_0_in[23]
    SLICE_X63Y52         FDCE                                         r  count1s_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.507    14.878    clk_IBUF_BUFG
    SLICE_X63Y52         FDCE                                         r  count1s_reg[23]/C
                         clock pessimism              0.180    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X63Y52         FDCE (Setup_fdce_C_D)        0.031    15.054    count1s_reg[23]
  -------------------------------------------------------------------
                         required time                         15.054    
                         arrival time                          -8.403    
  -------------------------------------------------------------------
                         slack                                  6.650    

Slack (MET) :             6.656ns  (required time - arrival time)
  Source:                 count1s_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count1s_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.205ns  (logic 1.977ns (61.677%)  route 1.228ns (38.323%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.641     5.193    clk_IBUF_BUFG
    SLICE_X63Y47         FDCE                                         r  count1s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y47         FDCE (Prop_fdce_C_Q)         0.456     5.649 r  count1s_reg[2]/Q
                         net (fo=1, routed)           0.582     6.230    count1s[2]
    SLICE_X62Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.904 r  count1s_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.904    count1s_reg[4]_i_2_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.018 r  count1s_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.018    count1s_reg[8]_i_2_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.132 r  count1s_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.133    count1s_reg[12]_i_2_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.446 r  count1s_reg[16]_i_2/O[3]
                         net (fo=1, routed)           0.646     8.092    count1s_reg[16]_i_2_n_4
    SLICE_X63Y50         LUT6 (Prop_lut6_I5_O)        0.306     8.398 r  count1s[16]_i_1/O
                         net (fo=1, routed)           0.000     8.398    p_0_in[16]
    SLICE_X63Y50         FDCE                                         r  count1s_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.507    14.878    clk_IBUF_BUFG
    SLICE_X63Y50         FDCE                                         r  count1s_reg[16]/C
                         clock pessimism              0.180    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X63Y50         FDCE (Setup_fdce_C_D)        0.031    15.054    count1s_reg[16]
  -------------------------------------------------------------------
                         required time                         15.054    
                         arrival time                          -8.398    
  -------------------------------------------------------------------
                         slack                                  6.656    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 led_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.164ns (66.838%)  route 0.081ns (33.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.598     1.511    clk_IBUF_BUFG
    SLICE_X64Y48         FDPE                                         r  led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDPE (Prop_fdpe_C_Q)         0.164     1.675 r  led_reg[0]/Q
                         net (fo=3, routed)           0.081     1.757    led_OBUF[0]
    SLICE_X64Y48         FDCE                                         r  led_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.869     2.027    clk_IBUF_BUFG
    SLICE_X64Y48         FDCE                                         r  led_reg[1]/C
                         clock pessimism             -0.516     1.511    
    SLICE_X64Y48         FDCE (Hold_fdce_C_D)         0.060     1.571    led_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 count1s_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count1s_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.231ns (40.109%)  route 0.345ns (59.891%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.591     1.504    clk_IBUF_BUFG
    SLICE_X61Y50         FDCE                                         r  count1s_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y50         FDCE (Prop_fdce_C_Q)         0.141     1.645 f  count1s_reg[14]/Q
                         net (fo=2, routed)           0.123     1.768    count1s[14]
    SLICE_X63Y50         LUT5 (Prop_lut5_I3_O)        0.045     1.813 r  count1s[26]_i_5/O
                         net (fo=28, routed)          0.222     2.035    count1s[26]_i_5_n_0
    SLICE_X63Y49         LUT6 (Prop_lut6_I2_O)        0.045     2.080 r  count1s[12]_i_1/O
                         net (fo=1, routed)           0.000     2.080    p_0_in[12]
    SLICE_X63Y49         FDCE                                         r  count1s_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.869     2.027    clk_IBUF_BUFG
    SLICE_X63Y49         FDCE                                         r  count1s_reg[12]/C
                         clock pessimism             -0.245     1.782    
    SLICE_X63Y49         FDCE (Hold_fdce_C_D)         0.092     1.874    count1s_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.874    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 count1s_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count1s_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.231ns (40.040%)  route 0.346ns (59.960%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.591     1.504    clk_IBUF_BUFG
    SLICE_X61Y50         FDCE                                         r  count1s_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y50         FDCE (Prop_fdce_C_Q)         0.141     1.645 f  count1s_reg[14]/Q
                         net (fo=2, routed)           0.123     1.768    count1s[14]
    SLICE_X63Y50         LUT5 (Prop_lut5_I3_O)        0.045     1.813 r  count1s[26]_i_5/O
                         net (fo=28, routed)          0.223     2.036    count1s[26]_i_5_n_0
    SLICE_X63Y49         LUT6 (Prop_lut6_I2_O)        0.045     2.081 r  count1s[10]_i_1/O
                         net (fo=1, routed)           0.000     2.081    p_0_in[10]
    SLICE_X63Y49         FDCE                                         r  count1s_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.869     2.027    clk_IBUF_BUFG
    SLICE_X63Y49         FDCE                                         r  count1s_reg[10]/C
                         clock pessimism             -0.245     1.782    
    SLICE_X63Y49         FDCE (Hold_fdce_C_D)         0.091     1.873    count1s_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 led_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.246ns (73.470%)  route 0.089ns (26.530%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.598     1.511    clk_IBUF_BUFG
    SLICE_X64Y48         FDCE                                         r  led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDCE (Prop_fdce_C_Q)         0.148     1.659 f  led_reg[1]/Q
                         net (fo=3, routed)           0.089     1.748    led_OBUF[1]
    SLICE_X64Y48         LUT4 (Prop_lut4_I3_O)        0.098     1.846 r  led[0]_i_1/O
                         net (fo=1, routed)           0.000     1.846    led[0]_i_1_n_0
    SLICE_X64Y48         FDPE                                         r  led_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.869     2.027    clk_IBUF_BUFG
    SLICE_X64Y48         FDPE                                         r  led_reg[0]/C
                         clock pessimism             -0.516     1.511    
    SLICE_X64Y48         FDPE (Hold_fdpe_C_D)         0.120     1.631    led_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 count1s_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count1s_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.231ns (39.072%)  route 0.360ns (60.928%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.598     1.511    clk_IBUF_BUFG
    SLICE_X63Y49         FDCE                                         r  count1s_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDCE (Prop_fdce_C_Q)         0.141     1.652 f  count1s_reg[9]/Q
                         net (fo=2, routed)           0.123     1.776    count1s[9]
    SLICE_X63Y49         LUT5 (Prop_lut5_I3_O)        0.045     1.821 f  count1s[26]_i_4/O
                         net (fo=28, routed)          0.237     2.058    count1s[26]_i_4_n_0
    SLICE_X61Y50         LUT6 (Prop_lut6_I1_O)        0.045     2.103 r  count1s[14]_i_1/O
                         net (fo=1, routed)           0.000     2.103    p_0_in[14]
    SLICE_X61Y50         FDCE                                         r  count1s_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.861     2.019    clk_IBUF_BUFG
    SLICE_X61Y50         FDCE                                         r  count1s_reg[14]/C
                         clock pessimism             -0.245     1.774    
    SLICE_X61Y50         FDCE (Hold_fdce_C_D)         0.091     1.865    count1s_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           2.103    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 count1s_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count1s_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.231ns (36.874%)  route 0.395ns (63.126%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.592     1.505    clk_IBUF_BUFG
    SLICE_X63Y51         FDCE                                         r  count1s_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y51         FDCE (Prop_fdce_C_Q)         0.141     1.646 f  count1s_reg[19]/Q
                         net (fo=2, routed)           0.155     1.801    count1s[19]
    SLICE_X63Y51         LUT4 (Prop_lut4_I2_O)        0.045     1.846 f  count1s[26]_i_3/O
                         net (fo=28, routed)          0.241     2.087    count1s[26]_i_3_n_0
    SLICE_X63Y48         LUT6 (Prop_lut6_I0_O)        0.045     2.132 r  count1s[6]_i_1/O
                         net (fo=1, routed)           0.000     2.132    p_0_in[6]
    SLICE_X63Y48         FDCE                                         r  count1s_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.869     2.027    clk_IBUF_BUFG
    SLICE_X63Y48         FDCE                                         r  count1s_reg[6]/C
                         clock pessimism             -0.245     1.782    
    SLICE_X63Y48         FDCE (Hold_fdce_C_D)         0.092     1.874    count1s_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.874    
                         arrival time                           2.132    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 count1s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count1s_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.597     1.510    clk_IBUF_BUFG
    SLICE_X61Y47         FDCE                                         r  count1s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y47         FDCE (Prop_fdce_C_Q)         0.141     1.651 f  count1s_reg[0]/Q
                         net (fo=2, routed)           0.168     1.820    count1s[0]
    SLICE_X61Y47         LUT6 (Prop_lut6_I5_O)        0.045     1.865 r  count1s[0]_i_1/O
                         net (fo=1, routed)           0.000     1.865    p_0_in[0]
    SLICE_X61Y47         FDCE                                         r  count1s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.867     2.025    clk_IBUF_BUFG
    SLICE_X61Y47         FDCE                                         r  count1s_reg[0]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X61Y47         FDCE (Hold_fdce_C_D)         0.091     1.601    count1s_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 count1s_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count1s_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.231ns (36.180%)  route 0.407ns (63.820%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.592     1.505    clk_IBUF_BUFG
    SLICE_X63Y51         FDCE                                         r  count1s_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y51         FDCE (Prop_fdce_C_Q)         0.141     1.646 f  count1s_reg[19]/Q
                         net (fo=2, routed)           0.155     1.801    count1s[19]
    SLICE_X63Y51         LUT4 (Prop_lut4_I2_O)        0.045     1.846 f  count1s[26]_i_3/O
                         net (fo=28, routed)          0.253     2.099    count1s[26]_i_3_n_0
    SLICE_X63Y49         LUT6 (Prop_lut6_I0_O)        0.045     2.144 r  count1s[9]_i_1/O
                         net (fo=1, routed)           0.000     2.144    p_0_in[9]
    SLICE_X63Y49         FDCE                                         r  count1s_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.869     2.027    clk_IBUF_BUFG
    SLICE_X63Y49         FDCE                                         r  count1s_reg[9]/C
                         clock pessimism             -0.245     1.782    
    SLICE_X63Y49         FDCE (Hold_fdce_C_D)         0.092     1.874    count1s_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.874    
                         arrival time                           2.144    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 count1s_done_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[3]_lopt_replica/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.345%)  route 0.128ns (47.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.597     1.510    clk_IBUF_BUFG
    SLICE_X61Y48         FDCE                                         r  count1s_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y48         FDCE (Prop_fdce_C_Q)         0.141     1.651 r  count1s_done_reg/Q
                         net (fo=5, routed)           0.128     1.780    count1s_done
    SLICE_X60Y48         FDCE                                         r  led_reg[3]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.867     2.025    clk_IBUF_BUFG
    SLICE_X60Y48         FDCE                                         r  led_reg[3]_lopt_replica/C
                         clock pessimism             -0.502     1.523    
    SLICE_X60Y48         FDCE (Hold_fdce_C_CE)       -0.016     1.507    led_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 count1s_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count1s_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.259%)  route 0.184ns (49.741%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.591     1.504    clk_IBUF_BUFG
    SLICE_X63Y53         FDCE                                         r  count1s_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y53         FDCE (Prop_fdce_C_Q)         0.141     1.645 f  count1s_reg[26]/Q
                         net (fo=29, routed)          0.184     1.830    count1s[26]
    SLICE_X63Y53         LUT6 (Prop_lut6_I4_O)        0.045     1.875 r  count1s[20]_i_1/O
                         net (fo=1, routed)           0.000     1.875    p_0_in[20]
    SLICE_X63Y53         FDCE                                         r  count1s_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.861     2.020    clk_IBUF_BUFG
    SLICE_X63Y53         FDCE                                         r  count1s_reg[20]/C
                         clock pessimism             -0.515     1.504    
    SLICE_X63Y53         FDCE (Hold_fdce_C_D)         0.091     1.595    count1s_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.279    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y48    count1s_done_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y47    count1s_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y49    count1s_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y49    count1s_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y49    count1s_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y50    count1s_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y50    count1s_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y50    count1s_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y50    count1s_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y48    count1s_done_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y47    count1s_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y49    count1s_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y49    count1s_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y49    count1s_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y47    count1s_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y47    count1s_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y47    count1s_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y47    count1s_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y48    count1s_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y50    count1s_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y50    count1s_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y50    count1s_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y50    count1s_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y51    count1s_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y51    count1s_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y51    count1s_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y52    count1s_reg[21]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y52    count1s_reg[23]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y52    count1s_reg[24]/C



