# RISCV-32I-Processor
Riscv processor implemented using verilog 


### Related important Links

[RISCV CPU](https://github.com/nobotro/fpga_riscv_cpu)

[DM cache simulation in verilog](https://sudonull.com/post/7300-RAM-with-Simple-direct-mapped-cache-simulation-on-FPGA-in-Verilog )

[Quartus logic analyzer](https://www.intel.com/content/www/us/en/docs/programmable/683819/21-3/logic-analyzer-introduction.html )

[In sysytem memory content editor](https://youtu.be/YI34AoA74_c)

[ISA summary](https://docs.google.com/document/d/1yTKeI8SR0SlNXmLeVs5OJEIdbEWKf84CbjariiPl0Ks/edit?pli=1)

[Cache](https://github.com/psnjk/SimpleCache/tree/master/Completed)

[Verilog simulator](http://digitaljs.tilk.eu/)

[Instruction Decoder online tool](https://luplab.gitlab.io/rvcodecjs/#q=add+x20,x18,x16&abi=false&isa=AUTO)

[Control unit](https://docs.google.com/document/d/1pQS8DdhROGojr1MPzIpRKNnLaK989SuZBnE6_cwrdco/edit)

[Verilog simulator](http://digitaljs.tilk.eu/)

[Basic ISA](https://docs.google.com/spreadsheets/d/1d10qwHa3qtc82rMc7o9Wmtv8tsaIeJ3jhWNhkYd87cU/edit?usp=sharing)
