#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat Dec 16 11:42:48 2023
# Process ID: 2736
# Current directory: C:/Users/jwanggh/AppData/Roaming/Xilinx/Vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11964
# Log file: C:/Users/jwanggh/AppData/Roaming/Xilinx/Vivado/vivado.log
# Journal file: C:/Users/jwanggh/AppData/Roaming/Xilinx/Vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Project_final/Project_final.xpr
open_hw_manager
update_compile_order -fileset sources_1
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {D:/Project_final/Project_final.runs/impl_1/uart_top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
archive_project C:/Users/jwanggh/Desktop/FINAL/Project_final.xpr.zip -temp_dir C:/Users/jwanggh/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-6724-3115A0203 -force -include_local_ip_cache
archive_project C:/Users/jwanggh/Desktop/FINAL/Project_final.xpr.zip -temp_dir C:/Users/jwanggh/Desktop/FINAL -force -include_local_ip_cache
:/Users/jwanggh/Desktop/Project_final/Project_final.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/jwanggh/Desktop/Project_final/Project_final.cache/compile_simlib/modelsim} {questa=C:/Users/jwanggh/Desktop/Project_final/Project_final.cache/compile_simlib/questa} {riviera=C:/Users/jwanggh/Desktop/Project_final/Project_final.cache/compile_simlib/riviera} {activehdl=C:/Users/jwanggh/Desktop/Project_final/Project_final.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source top_tb.tcl
relaunch_sim
set_property -dict [list CONFIG.Coe_File {C:/Users/jwanggh/Desktop/coe/BRAM.coe}] [get_ips ram]
generate_target all [get_files  C:/Users/jwanggh/Desktop/Project_final/Project_final.srcs/sources_1/ip/ram/ram.xci]
catch { config_ip_cache -export [get_ips -all ram] }
export_ip_user_files -of_objects [get_files C:/Users/jwanggh/Desktop/Project_final/Project_final.srcs/sources_1/ip/ram/ram.xci] -no_script -sync -force -quiet
reset_run ram_synth_1
launch_runs ram_synth_1 -jobs 6
wait_on_run ram_synth_1
export_simulation -of_objects [get_files C:/Users/jwanggh/Desktop/Project_final/Project_final.srcs/sources_1/ip/ram/ram.xci] -directory C:/Users/jwanggh/Desktop/Project_final/Project_final.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/jwanggh/Desktop/Project_final/Project_final.ip_user_files -ipstatic_source_dir C:/Users/jwanggh/Desktop/Project_final/Project_final.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/jwanggh/Desktop/Project_final/Project_final.cache/compile_simlib/modelsim} {questa=C:/Users/jwanggh/Desktop/Project_final/Project_final.cache/compile_simlib/questa} {riviera=C:/Users/jwanggh/Desktop/Project_final/Project_final.cache/compile_simlib/riviera} {activehdl=C:/Users/jwanggh/Desktop/Project_final/Project_final.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
close_sim
launch_simulation
reset_run ram_synth_1
launch_simulation
source top_tb.tcl
relaunch_sim
open_hw_manager
close_sim
