Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: demmy_disp.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "demmy_disp.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "demmy_disp"
Output Format                      : NGC
Target Device                      : xc3s700an-4-fgg484

---- Source Options
Top Module Name                    : demmy_disp
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "demmy_disp.v" in library work
Module <demmy_disp> compiled
No errors in compilation
Analysis of file <"demmy_disp.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <demmy_disp> in library <work> with parameters.
	DISPLAY_CLEAR_CMD = "00000001"
	DISPLAY_CONTROL_CMD = "00001100"
	ENABLE_8BIT_CMD = "00111000"
	ENABLE_8BIT_WAIT_1 = "00000000000000110001100011111000"
	ENABLE_8BIT_WAIT_2 = "00000000000000000000101110111000"
	ENTRY_MODE_CMD = "00000110"
	FALSE = "0"
	FINAL_STATE = "00001001"
	FPGA_CONFIG_WAIT = "00000000000010110111000110110000"
	FUNCTION_SET_CMD = "00111000"
	LCD_COMMAND_WAIT = "00000000000000000000000000001100"
	LCD_CONFIG_WAIT = "00000000000000000000011111010000"
	LCD_PREPARE_WAIT = "00000000000000010100000001010000"
	NO_WAIT = "00000000000000000000000000000001"
	SET_DD_RAM_ADDRESS = "10000000"
	TRUE = "1"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <demmy_disp>.
	DISPLAY_CLEAR_CMD = 8'b00000001
	DISPLAY_CONTROL_CMD = 8'b00001100
	ENABLE_8BIT_CMD = 8'b00111000
	ENABLE_8BIT_WAIT_1 = 32'b00000000000000110001100011111000
	ENABLE_8BIT_WAIT_2 = 32'b00000000000000000000101110111000
	ENTRY_MODE_CMD = 8'b00000110
	FALSE = 1'b0
	FINAL_STATE = 8'b00001001
	FPGA_CONFIG_WAIT = 32'b00000000000010110111000110110000
	FUNCTION_SET_CMD = 8'b00111000
	LCD_COMMAND_WAIT = 32'b00000000000000000000000000001100
	LCD_CONFIG_WAIT = 32'b00000000000000000000011111010000
	LCD_PREPARE_WAIT = 32'b00000000000000010100000001010000
	NO_WAIT = 32'b00000000000000000000000000000001
	SET_DD_RAM_ADDRESS = 8'b10000000
	TRUE = 1'b1
	Calling function <state_transition>.
Module <demmy_disp> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <lcd_rw> in unit <demmy_disp> has a constant value of 0 during circuit operation. The register is replaced by logic.

Synthesizing Unit <demmy_disp>.
    Related source file is "demmy_disp.v".
    Found finite state machine <FSM_0> for signal <process>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 5                                              |
    | Outputs            | 3                                              |
    | Clock              | CLOCK_50MHZ               (rising_edge)        |
    | Reset              | BUTTON_SOUTH              (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 10x8-bit ROM for signal <lcd_db>.
    Found 32-bit register for signal <clock_count>.
    Found 32-bit adder for signal <clock_count$share0000> created at line 99.
    Found 8-bit register for signal <debug_disp>.
    Found 1-bit register for signal <lcd_e>.
    Found 32-bit comparator equal for signal <process$cmp_eq0002> created at line 123.
    Found 32-bit comparator greater for signal <process$cmp_gt0000> created at line 123.
    Found 8-bit register for signal <state>.
    Found 32-bit comparator lessequal for signal <state$cmp_le0000> created at line 123.
    Found 32-bit comparator not equal for signal <state$cmp_ne0000> created at line 123.
    Found 8-bit adder for signal <state_transition$addsub0000> created at line 81.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 ROM(s).
	inferred  49 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   4 Comparator(s).
Unit <demmy_disp> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 10x8-bit ROM                                          : 1
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 1
 8-bit adder                                           : 1
# Registers                                            : 4
 1-bit register                                        : 1
 32-bit register                                       : 1
 8-bit register                                        : 2
# Comparators                                          : 4
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 1
 32-bit comparator lessequal                           : 1
 32-bit comparator not equal                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <process/FSM> on signal <process[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 10    | 10
 01    | 01
 11    | 11
-------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# ROMs                                                 : 1
 10x8-bit ROM                                          : 1
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 1
 8-bit adder                                           : 1
# Registers                                            : 49
 Flip-Flops                                            : 49
# Comparators                                          : 4
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 1
 32-bit comparator lessequal                           : 1
 32-bit comparator not equal                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <demmy_disp> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block demmy_disp, actual ratio is 1.
FlipFlop state_1 has been replicated 1 time(s)
FlipFlop state_2 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 53
 Flip-Flops                                            : 53

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : demmy_disp.ngr
Top Level Output File Name         : demmy_disp
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 21

Cell Usage :
# BELS                             : 248
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 31
#      LUT2                        : 37
#      LUT2_D                      : 3
#      LUT2_L                      : 1
#      LUT3                        : 6
#      LUT3_L                      : 1
#      LUT4                        : 63
#      LUT4_D                      : 4
#      LUT4_L                      : 1
#      MUXCY                       : 60
#      MUXF5                       : 5
#      VCC                         : 1
#      XORCY                       : 32
# FlipFlops/Latches                : 53
#      FDC                         : 35
#      FDCE                        : 10
#      FDP                         : 8
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 20
#      IBUF                        : 1
#      OBUF                        : 19
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s700anfgg484-4 

 Number of Slices:                       81  out of   5888     1%  
 Number of Slice Flip Flops:             53  out of  11776     0%  
 Number of 4 input LUTs:                149  out of  11776     1%  
 Number of IOs:                          21
 Number of bonded IOBs:                  21  out of    372     5%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLOCK_50MHZ                        | BUFGP                  | 53    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
BUTTON_SOUTH                       | IBUF                   | 53    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 9.340ns (Maximum Frequency: 107.067MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 9.027ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLOCK_50MHZ'
  Clock period: 9.340ns (frequency: 107.067MHz)
  Total number of paths / destination ports: 14470 / 63
-------------------------------------------------------------------------
Delay:               9.340ns (Levels of Logic = 13)
  Source:            state_0 (FF)
  Destination:       clock_count_0 (FF)
  Source Clock:      CLOCK_50MHZ rising
  Destination Clock: CLOCK_50MHZ rising

  Data Path: state_0 to clock_count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            28   0.591   1.341  state_0 (state_0)
     LUT2:I1->O            1   0.643   0.452  wait_time<11>1_SW0 (N66)
     LUT4:I2->O            2   0.648   0.479  wait_time<11>1 (wait_time<11>)
     LUT4:I2->O            1   0.648   0.000  Mcompar_process_cmp_eq0002_lut<5> (Mcompar_process_cmp_eq0002_lut<5>)
     MUXCY:S->O            1   0.632   0.000  Mcompar_process_cmp_eq0002_cy<5> (Mcompar_process_cmp_eq0002_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_process_cmp_eq0002_cy<6> (Mcompar_process_cmp_eq0002_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_process_cmp_eq0002_cy<7> (Mcompar_process_cmp_eq0002_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_process_cmp_eq0002_cy<8> (Mcompar_process_cmp_eq0002_cy<8>)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_process_cmp_eq0002_cy<9> (Mcompar_process_cmp_eq0002_cy<9>)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_process_cmp_eq0002_cy<10> (Mcompar_process_cmp_eq0002_cy<10>)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_process_cmp_eq0002_cy<11> (Mcompar_process_cmp_eq0002_cy<11>)
     MUXCY:CI->O           4   0.269   0.590  Mcompar_process_cmp_eq0002_cy<12> (Mcompar_process_cmp_eq0002_cy<12>)
     LUT4_D:I3->O         16   0.648   1.114  lcd_e_mux00001_1 (lcd_e_mux00001)
     LUT2:I1->O            1   0.643   0.000  clock_count_mux0000<24>1 (clock_count_mux0000<24>)
     FDC:D                     0.252          clock_count_7
    ----------------------------------------
    Total                      9.340ns (5.364ns logic, 3.976ns route)
                                       (57.4% logic, 42.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLOCK_50MHZ'
  Total number of paths / destination ports: 49 / 18
-------------------------------------------------------------------------
Offset:              9.027ns (Levels of Logic = 3)
  Source:            state_2 (FF)
  Destination:       LCD_REGISTER_SELECT (PAD)
  Source Clock:      CLOCK_50MHZ rising

  Data Path: state_2 to LCD_REGISTER_SELECT
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            23   0.591   1.345  state_2 (state_2)
     LUT4:I0->O            6   0.648   0.749  Mrom_lcd_db221 (LCD_DATA_BIT_6_OBUF)
     LUT2:I1->O            3   0.643   0.531  LCD_REGISTER_SELECT1 (LCD_REGISTER_SELECT_OBUF)
     OBUF:I->O                 4.520          LCD_REGISTER_SELECT_OBUF (LCD_REGISTER_SELECT)
    ----------------------------------------
    Total                      9.027ns (6.402ns logic, 2.625ns route)
                                       (70.9% logic, 29.1% route)

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 6.07 secs
 
--> 


Total memory usage is 615040 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    2 (   0 filtered)

