
*** Running vivado
    with args -log Round5_enc_arith.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Round5_enc_arith.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Round5_enc_arith.tcl -notrace
Command: synth_design -top Round5_enc_arith -part xc7vx485tffg1157-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1108 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 435.602 ; gain = 98.391
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Round5_enc_arith' [C:/Users/ma/Documents/GitHub/Round5_VHDL/Round5_enc_arith.vhd:30]
WARNING: [Synth 8-614] signal 'Reset' is read in the process but is not in the sensitivity list [C:/Users/ma/Documents/GitHub/Round5_VHDL/Round5_enc_arith.vhd:83]
	Parameter InputWidth bound to: 11 - type: integer 
	Parameter OutputWidth bound to: 8 - type: integer 
INFO: [Synth 8-637] synthesizing blackbox instance 'rp' of component 'round_poly_ex' [C:/Users/ma/Documents/GitHub/Round5_VHDL/Round5_enc_arith.vhd:246]
INFO: [Synth 8-3491] module 'Mul_Poly' declared at 'C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly.vhd:9' bound to instance 'mp' of component 'Mul_Poly' [C:/Users/ma/Documents/GitHub/Round5_VHDL/Round5_enc_arith.vhd:255]
INFO: [Synth 8-638] synthesizing module 'Mul_Poly' [C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly.vhd:23]
INFO: [Synth 8-3491] module 'Lift_Poly' declared at 'C:/Users/ma/Documents/GitHub/Round5_VHDL/Lift_Poly.vhd:10' bound to instance 'lft' of component 'Lift_Poly' [C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly.vhd:63]
INFO: [Synth 8-638] synthesizing module 'Lift_Poly' [C:/Users/ma/Documents/GitHub/Round5_VHDL/Lift_Poly.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'Lift_Poly' (1#1) [C:/Users/ma/Documents/GitHub/Round5_VHDL/Lift_Poly.vhd:19]
INFO: [Synth 8-3491] module 'Mul_Poly_NTRU' declared at 'C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU.vhd:9' bound to instance 'MP' of component 'Mul_Poly_NTRU' [C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly.vhd:70]
INFO: [Synth 8-638] synthesizing module 'Mul_Poly_NTRU' [C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU.vhd:22]
INFO: [Synth 8-3491] module 'Mul_Poly_NTRU_tri_unit' declared at 'C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU_tri_unit.vhd:10' bound to instance 'Muli' of component 'Mul_Poly_NTRU_tri_unit' [C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU.vhd:50]
INFO: [Synth 8-638] synthesizing module 'Mul_Poly_NTRU_tri_unit' [C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU_tri_unit.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'Mul_Poly_NTRU_tri_unit' (2#1) [C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU_tri_unit.vhd:22]
INFO: [Synth 8-3491] module 'Mul_Poly_NTRU_tri_unit' declared at 'C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU_tri_unit.vhd:10' bound to instance 'Muli' of component 'Mul_Poly_NTRU_tri_unit' [C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU.vhd:50]
INFO: [Synth 8-3491] module 'Mul_Poly_NTRU_tri_unit' declared at 'C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU_tri_unit.vhd:10' bound to instance 'Muli' of component 'Mul_Poly_NTRU_tri_unit' [C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU.vhd:50]
INFO: [Synth 8-3491] module 'Mul_Poly_NTRU_tri_unit' declared at 'C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU_tri_unit.vhd:10' bound to instance 'Muli' of component 'Mul_Poly_NTRU_tri_unit' [C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU.vhd:50]
INFO: [Synth 8-3491] module 'Mul_Poly_NTRU_tri_unit' declared at 'C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU_tri_unit.vhd:10' bound to instance 'Muli' of component 'Mul_Poly_NTRU_tri_unit' [C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU.vhd:50]
INFO: [Synth 8-3491] module 'Mul_Poly_NTRU_tri_unit' declared at 'C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU_tri_unit.vhd:10' bound to instance 'Muli' of component 'Mul_Poly_NTRU_tri_unit' [C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU.vhd:50]
INFO: [Synth 8-3491] module 'Mul_Poly_NTRU_tri_unit' declared at 'C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU_tri_unit.vhd:10' bound to instance 'Muli' of component 'Mul_Poly_NTRU_tri_unit' [C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU.vhd:50]
INFO: [Synth 8-3491] module 'Mul_Poly_NTRU_tri_unit' declared at 'C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU_tri_unit.vhd:10' bound to instance 'Muli' of component 'Mul_Poly_NTRU_tri_unit' [C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU.vhd:50]
INFO: [Synth 8-3491] module 'Mul_Poly_NTRU_tri_unit' declared at 'C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU_tri_unit.vhd:10' bound to instance 'Muli' of component 'Mul_Poly_NTRU_tri_unit' [C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU.vhd:50]
INFO: [Synth 8-3491] module 'Mul_Poly_NTRU_tri_unit' declared at 'C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU_tri_unit.vhd:10' bound to instance 'Muli' of component 'Mul_Poly_NTRU_tri_unit' [C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU.vhd:50]
INFO: [Synth 8-3491] module 'Mul_Poly_NTRU_tri_unit' declared at 'C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU_tri_unit.vhd:10' bound to instance 'Muli' of component 'Mul_Poly_NTRU_tri_unit' [C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU.vhd:50]
INFO: [Synth 8-3491] module 'Mul_Poly_NTRU_tri_unit' declared at 'C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU_tri_unit.vhd:10' bound to instance 'Muli' of component 'Mul_Poly_NTRU_tri_unit' [C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU.vhd:50]
INFO: [Synth 8-3491] module 'Mul_Poly_NTRU_tri_unit' declared at 'C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU_tri_unit.vhd:10' bound to instance 'Muli' of component 'Mul_Poly_NTRU_tri_unit' [C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU.vhd:50]
INFO: [Synth 8-3491] module 'Mul_Poly_NTRU_tri_unit' declared at 'C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU_tri_unit.vhd:10' bound to instance 'Muli' of component 'Mul_Poly_NTRU_tri_unit' [C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU.vhd:50]
INFO: [Synth 8-3491] module 'Mul_Poly_NTRU_tri_unit' declared at 'C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU_tri_unit.vhd:10' bound to instance 'Muli' of component 'Mul_Poly_NTRU_tri_unit' [C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU.vhd:50]
INFO: [Synth 8-3491] module 'Mul_Poly_NTRU_tri_unit' declared at 'C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU_tri_unit.vhd:10' bound to instance 'Muli' of component 'Mul_Poly_NTRU_tri_unit' [C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU.vhd:50]
INFO: [Synth 8-3491] module 'Mul_Poly_NTRU_tri_unit' declared at 'C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU_tri_unit.vhd:10' bound to instance 'Muli' of component 'Mul_Poly_NTRU_tri_unit' [C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU.vhd:50]
INFO: [Synth 8-3491] module 'Mul_Poly_NTRU_tri_unit' declared at 'C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU_tri_unit.vhd:10' bound to instance 'Muli' of component 'Mul_Poly_NTRU_tri_unit' [C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU.vhd:50]
INFO: [Synth 8-3491] module 'Mul_Poly_NTRU_tri_unit' declared at 'C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU_tri_unit.vhd:10' bound to instance 'Muli' of component 'Mul_Poly_NTRU_tri_unit' [C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU.vhd:50]
INFO: [Synth 8-3491] module 'Mul_Poly_NTRU_tri_unit' declared at 'C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU_tri_unit.vhd:10' bound to instance 'Muli' of component 'Mul_Poly_NTRU_tri_unit' [C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU.vhd:50]
INFO: [Synth 8-3491] module 'Mul_Poly_NTRU_tri_unit' declared at 'C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU_tri_unit.vhd:10' bound to instance 'Muli' of component 'Mul_Poly_NTRU_tri_unit' [C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU.vhd:50]
INFO: [Synth 8-3491] module 'Mul_Poly_NTRU_tri_unit' declared at 'C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU_tri_unit.vhd:10' bound to instance 'Muli' of component 'Mul_Poly_NTRU_tri_unit' [C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU.vhd:50]
INFO: [Synth 8-3491] module 'Mul_Poly_NTRU_tri_unit' declared at 'C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU_tri_unit.vhd:10' bound to instance 'Muli' of component 'Mul_Poly_NTRU_tri_unit' [C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU.vhd:50]
INFO: [Synth 8-3491] module 'Mul_Poly_NTRU_tri_unit' declared at 'C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU_tri_unit.vhd:10' bound to instance 'Muli' of component 'Mul_Poly_NTRU_tri_unit' [C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU.vhd:50]
INFO: [Synth 8-3491] module 'Mul_Poly_NTRU_tri_unit' declared at 'C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU_tri_unit.vhd:10' bound to instance 'Muli' of component 'Mul_Poly_NTRU_tri_unit' [C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU.vhd:50]
INFO: [Synth 8-3491] module 'Mul_Poly_NTRU_tri_unit' declared at 'C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU_tri_unit.vhd:10' bound to instance 'Muli' of component 'Mul_Poly_NTRU_tri_unit' [C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU.vhd:50]
INFO: [Synth 8-3491] module 'Mul_Poly_NTRU_tri_unit' declared at 'C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU_tri_unit.vhd:10' bound to instance 'Muli' of component 'Mul_Poly_NTRU_tri_unit' [C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU.vhd:50]
INFO: [Synth 8-3491] module 'Mul_Poly_NTRU_tri_unit' declared at 'C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU_tri_unit.vhd:10' bound to instance 'Muli' of component 'Mul_Poly_NTRU_tri_unit' [C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU.vhd:50]
INFO: [Synth 8-3491] module 'Mul_Poly_NTRU_tri_unit' declared at 'C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU_tri_unit.vhd:10' bound to instance 'Muli' of component 'Mul_Poly_NTRU_tri_unit' [C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU.vhd:50]
INFO: [Synth 8-3491] module 'Mul_Poly_NTRU_tri_unit' declared at 'C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU_tri_unit.vhd:10' bound to instance 'Muli' of component 'Mul_Poly_NTRU_tri_unit' [C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU.vhd:50]
INFO: [Synth 8-3491] module 'Mul_Poly_NTRU_tri_unit' declared at 'C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU_tri_unit.vhd:10' bound to instance 'Muli' of component 'Mul_Poly_NTRU_tri_unit' [C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU.vhd:50]
INFO: [Synth 8-3491] module 'Mul_Poly_NTRU_tri_unit' declared at 'C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU_tri_unit.vhd:10' bound to instance 'Muli' of component 'Mul_Poly_NTRU_tri_unit' [C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU.vhd:50]
INFO: [Synth 8-3491] module 'Mul_Poly_NTRU_tri_unit' declared at 'C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU_tri_unit.vhd:10' bound to instance 'Muli' of component 'Mul_Poly_NTRU_tri_unit' [C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU.vhd:50]
INFO: [Synth 8-3491] module 'Mul_Poly_NTRU_tri_unit' declared at 'C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU_tri_unit.vhd:10' bound to instance 'Muli' of component 'Mul_Poly_NTRU_tri_unit' [C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU.vhd:50]
INFO: [Synth 8-3491] module 'Mul_Poly_NTRU_tri_unit' declared at 'C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU_tri_unit.vhd:10' bound to instance 'Muli' of component 'Mul_Poly_NTRU_tri_unit' [C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU.vhd:50]
INFO: [Synth 8-3491] module 'Mul_Poly_NTRU_tri_unit' declared at 'C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU_tri_unit.vhd:10' bound to instance 'Muli' of component 'Mul_Poly_NTRU_tri_unit' [C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU.vhd:50]
INFO: [Synth 8-3491] module 'Mul_Poly_NTRU_tri_unit' declared at 'C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU_tri_unit.vhd:10' bound to instance 'Muli' of component 'Mul_Poly_NTRU_tri_unit' [C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU.vhd:50]
INFO: [Synth 8-3491] module 'Mul_Poly_NTRU_tri_unit' declared at 'C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU_tri_unit.vhd:10' bound to instance 'Muli' of component 'Mul_Poly_NTRU_tri_unit' [C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU.vhd:50]
INFO: [Synth 8-3491] module 'Mul_Poly_NTRU_tri_unit' declared at 'C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU_tri_unit.vhd:10' bound to instance 'Muli' of component 'Mul_Poly_NTRU_tri_unit' [C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU.vhd:50]
INFO: [Synth 8-3491] module 'Mul_Poly_NTRU_tri_unit' declared at 'C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU_tri_unit.vhd:10' bound to instance 'Muli' of component 'Mul_Poly_NTRU_tri_unit' [C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU.vhd:50]
INFO: [Synth 8-3491] module 'Mul_Poly_NTRU_tri_unit' declared at 'C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU_tri_unit.vhd:10' bound to instance 'Muli' of component 'Mul_Poly_NTRU_tri_unit' [C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU.vhd:50]
INFO: [Synth 8-3491] module 'Mul_Poly_NTRU_tri_unit' declared at 'C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU_tri_unit.vhd:10' bound to instance 'Muli' of component 'Mul_Poly_NTRU_tri_unit' [C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU.vhd:50]
INFO: [Synth 8-3491] module 'Mul_Poly_NTRU_tri_unit' declared at 'C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU_tri_unit.vhd:10' bound to instance 'Muli' of component 'Mul_Poly_NTRU_tri_unit' [C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU.vhd:50]
INFO: [Synth 8-3491] module 'Mul_Poly_NTRU_tri_unit' declared at 'C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU_tri_unit.vhd:10' bound to instance 'Muli' of component 'Mul_Poly_NTRU_tri_unit' [C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU.vhd:50]
INFO: [Synth 8-3491] module 'Mul_Poly_NTRU_tri_unit' declared at 'C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU_tri_unit.vhd:10' bound to instance 'Muli' of component 'Mul_Poly_NTRU_tri_unit' [C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU.vhd:50]
INFO: [Synth 8-3491] module 'Mul_Poly_NTRU_tri_unit' declared at 'C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU_tri_unit.vhd:10' bound to instance 'Muli' of component 'Mul_Poly_NTRU_tri_unit' [C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU.vhd:50]
INFO: [Synth 8-3491] module 'Mul_Poly_NTRU_tri_unit' declared at 'C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU_tri_unit.vhd:10' bound to instance 'Muli' of component 'Mul_Poly_NTRU_tri_unit' [C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU.vhd:50]
INFO: [Synth 8-3491] module 'Mul_Poly_NTRU_tri_unit' declared at 'C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU_tri_unit.vhd:10' bound to instance 'Muli' of component 'Mul_Poly_NTRU_tri_unit' [C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU.vhd:50]
INFO: [Synth 8-3491] module 'Mul_Poly_NTRU_tri_unit' declared at 'C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU_tri_unit.vhd:10' bound to instance 'Muli' of component 'Mul_Poly_NTRU_tri_unit' [C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU.vhd:50]
INFO: [Synth 8-3491] module 'Mul_Poly_NTRU_tri_unit' declared at 'C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU_tri_unit.vhd:10' bound to instance 'Muli' of component 'Mul_Poly_NTRU_tri_unit' [C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU.vhd:50]
INFO: [Synth 8-3491] module 'Mul_Poly_NTRU_tri_unit' declared at 'C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU_tri_unit.vhd:10' bound to instance 'Muli' of component 'Mul_Poly_NTRU_tri_unit' [C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU.vhd:50]
INFO: [Synth 8-3491] module 'Mul_Poly_NTRU_tri_unit' declared at 'C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU_tri_unit.vhd:10' bound to instance 'Muli' of component 'Mul_Poly_NTRU_tri_unit' [C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU.vhd:50]
INFO: [Synth 8-3491] module 'Mul_Poly_NTRU_tri_unit' declared at 'C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU_tri_unit.vhd:10' bound to instance 'Muli' of component 'Mul_Poly_NTRU_tri_unit' [C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU.vhd:50]
INFO: [Synth 8-3491] module 'Mul_Poly_NTRU_tri_unit' declared at 'C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU_tri_unit.vhd:10' bound to instance 'Muli' of component 'Mul_Poly_NTRU_tri_unit' [C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU.vhd:50]
INFO: [Synth 8-3491] module 'Mul_Poly_NTRU_tri_unit' declared at 'C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU_tri_unit.vhd:10' bound to instance 'Muli' of component 'Mul_Poly_NTRU_tri_unit' [C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU.vhd:50]
INFO: [Synth 8-3491] module 'Mul_Poly_NTRU_tri_unit' declared at 'C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU_tri_unit.vhd:10' bound to instance 'Muli' of component 'Mul_Poly_NTRU_tri_unit' [C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU.vhd:50]
INFO: [Synth 8-3491] module 'Mul_Poly_NTRU_tri_unit' declared at 'C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU_tri_unit.vhd:10' bound to instance 'Muli' of component 'Mul_Poly_NTRU_tri_unit' [C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU.vhd:50]
INFO: [Synth 8-3491] module 'Mul_Poly_NTRU_tri_unit' declared at 'C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU_tri_unit.vhd:10' bound to instance 'Muli' of component 'Mul_Poly_NTRU_tri_unit' [C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU.vhd:50]
INFO: [Synth 8-3491] module 'Mul_Poly_NTRU_tri_unit' declared at 'C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU_tri_unit.vhd:10' bound to instance 'Muli' of component 'Mul_Poly_NTRU_tri_unit' [C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU.vhd:50]
INFO: [Synth 8-3491] module 'Mul_Poly_NTRU_tri_unit' declared at 'C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU_tri_unit.vhd:10' bound to instance 'Muli' of component 'Mul_Poly_NTRU_tri_unit' [C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU.vhd:50]
INFO: [Synth 8-3491] module 'Mul_Poly_NTRU_tri_unit' declared at 'C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU_tri_unit.vhd:10' bound to instance 'Muli' of component 'Mul_Poly_NTRU_tri_unit' [C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU.vhd:50]
INFO: [Synth 8-3491] module 'Mul_Poly_NTRU_tri_unit' declared at 'C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU_tri_unit.vhd:10' bound to instance 'Muli' of component 'Mul_Poly_NTRU_tri_unit' [C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU.vhd:50]
INFO: [Synth 8-3491] module 'Mul_Poly_NTRU_tri_unit' declared at 'C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU_tri_unit.vhd:10' bound to instance 'Muli' of component 'Mul_Poly_NTRU_tri_unit' [C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU.vhd:50]
INFO: [Synth 8-3491] module 'Mul_Poly_NTRU_tri_unit' declared at 'C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU_tri_unit.vhd:10' bound to instance 'Muli' of component 'Mul_Poly_NTRU_tri_unit' [C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU.vhd:50]
INFO: [Synth 8-3491] module 'Mul_Poly_NTRU_tri_unit' declared at 'C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU_tri_unit.vhd:10' bound to instance 'Muli' of component 'Mul_Poly_NTRU_tri_unit' [C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU.vhd:50]
INFO: [Synth 8-3491] module 'Mul_Poly_NTRU_tri_unit' declared at 'C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU_tri_unit.vhd:10' bound to instance 'Muli' of component 'Mul_Poly_NTRU_tri_unit' [C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU.vhd:50]
INFO: [Synth 8-3491] module 'Mul_Poly_NTRU_tri_unit' declared at 'C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU_tri_unit.vhd:10' bound to instance 'Muli' of component 'Mul_Poly_NTRU_tri_unit' [C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU.vhd:50]
INFO: [Synth 8-3491] module 'Mul_Poly_NTRU_tri_unit' declared at 'C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU_tri_unit.vhd:10' bound to instance 'Muli' of component 'Mul_Poly_NTRU_tri_unit' [C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU.vhd:50]
INFO: [Synth 8-3491] module 'Mul_Poly_NTRU_tri_unit' declared at 'C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU_tri_unit.vhd:10' bound to instance 'Muli' of component 'Mul_Poly_NTRU_tri_unit' [C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU.vhd:50]
INFO: [Synth 8-3491] module 'Mul_Poly_NTRU_tri_unit' declared at 'C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU_tri_unit.vhd:10' bound to instance 'Muli' of component 'Mul_Poly_NTRU_tri_unit' [C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU.vhd:50]
INFO: [Synth 8-3491] module 'Mul_Poly_NTRU_tri_unit' declared at 'C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU_tri_unit.vhd:10' bound to instance 'Muli' of component 'Mul_Poly_NTRU_tri_unit' [C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU.vhd:50]
INFO: [Synth 8-3491] module 'Mul_Poly_NTRU_tri_unit' declared at 'C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU_tri_unit.vhd:10' bound to instance 'Muli' of component 'Mul_Poly_NTRU_tri_unit' [C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU.vhd:50]
INFO: [Synth 8-3491] module 'Mul_Poly_NTRU_tri_unit' declared at 'C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU_tri_unit.vhd:10' bound to instance 'Muli' of component 'Mul_Poly_NTRU_tri_unit' [C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU.vhd:50]
INFO: [Synth 8-3491] module 'Mul_Poly_NTRU_tri_unit' declared at 'C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU_tri_unit.vhd:10' bound to instance 'Muli' of component 'Mul_Poly_NTRU_tri_unit' [C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU.vhd:50]
INFO: [Synth 8-3491] module 'Mul_Poly_NTRU_tri_unit' declared at 'C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU_tri_unit.vhd:10' bound to instance 'Muli' of component 'Mul_Poly_NTRU_tri_unit' [C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU.vhd:50]
INFO: [Synth 8-3491] module 'Mul_Poly_NTRU_tri_unit' declared at 'C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU_tri_unit.vhd:10' bound to instance 'Muli' of component 'Mul_Poly_NTRU_tri_unit' [C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU.vhd:50]
INFO: [Synth 8-3491] module 'Mul_Poly_NTRU_tri_unit' declared at 'C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU_tri_unit.vhd:10' bound to instance 'Muli' of component 'Mul_Poly_NTRU_tri_unit' [C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU.vhd:50]
INFO: [Synth 8-3491] module 'Mul_Poly_NTRU_tri_unit' declared at 'C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU_tri_unit.vhd:10' bound to instance 'Muli' of component 'Mul_Poly_NTRU_tri_unit' [C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU.vhd:50]
INFO: [Synth 8-3491] module 'Mul_Poly_NTRU_tri_unit' declared at 'C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU_tri_unit.vhd:10' bound to instance 'Muli' of component 'Mul_Poly_NTRU_tri_unit' [C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU.vhd:50]
INFO: [Synth 8-3491] module 'Mul_Poly_NTRU_tri_unit' declared at 'C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU_tri_unit.vhd:10' bound to instance 'Muli' of component 'Mul_Poly_NTRU_tri_unit' [C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU.vhd:50]
INFO: [Synth 8-3491] module 'Mul_Poly_NTRU_tri_unit' declared at 'C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU_tri_unit.vhd:10' bound to instance 'Muli' of component 'Mul_Poly_NTRU_tri_unit' [C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU.vhd:50]
INFO: [Synth 8-3491] module 'Mul_Poly_NTRU_tri_unit' declared at 'C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU_tri_unit.vhd:10' bound to instance 'Muli' of component 'Mul_Poly_NTRU_tri_unit' [C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU.vhd:50]
INFO: [Synth 8-3491] module 'Mul_Poly_NTRU_tri_unit' declared at 'C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU_tri_unit.vhd:10' bound to instance 'Muli' of component 'Mul_Poly_NTRU_tri_unit' [C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU.vhd:50]
INFO: [Synth 8-3491] module 'Mul_Poly_NTRU_tri_unit' declared at 'C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU_tri_unit.vhd:10' bound to instance 'Muli' of component 'Mul_Poly_NTRU_tri_unit' [C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU.vhd:50]
INFO: [Synth 8-3491] module 'Mul_Poly_NTRU_tri_unit' declared at 'C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU_tri_unit.vhd:10' bound to instance 'Muli' of component 'Mul_Poly_NTRU_tri_unit' [C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU.vhd:50]
INFO: [Synth 8-3491] module 'Mul_Poly_NTRU_tri_unit' declared at 'C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU_tri_unit.vhd:10' bound to instance 'Muli' of component 'Mul_Poly_NTRU_tri_unit' [C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU.vhd:50]
INFO: [Synth 8-3491] module 'Mul_Poly_NTRU_tri_unit' declared at 'C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU_tri_unit.vhd:10' bound to instance 'Muli' of component 'Mul_Poly_NTRU_tri_unit' [C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU.vhd:50]
INFO: [Synth 8-3491] module 'Mul_Poly_NTRU_tri_unit' declared at 'C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU_tri_unit.vhd:10' bound to instance 'Muli' of component 'Mul_Poly_NTRU_tri_unit' [C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU.vhd:50]
INFO: [Synth 8-3491] module 'Mul_Poly_NTRU_tri_unit' declared at 'C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU_tri_unit.vhd:10' bound to instance 'Muli' of component 'Mul_Poly_NTRU_tri_unit' [C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU.vhd:50]
INFO: [Synth 8-3491] module 'Mul_Poly_NTRU_tri_unit' declared at 'C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU_tri_unit.vhd:10' bound to instance 'Muli' of component 'Mul_Poly_NTRU_tri_unit' [C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU.vhd:50]
INFO: [Synth 8-3491] module 'Mul_Poly_NTRU_tri_unit' declared at 'C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU_tri_unit.vhd:10' bound to instance 'Muli' of component 'Mul_Poly_NTRU_tri_unit' [C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU.vhd:50]
INFO: [Synth 8-3491] module 'Mul_Poly_NTRU_tri_unit' declared at 'C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU_tri_unit.vhd:10' bound to instance 'Muli' of component 'Mul_Poly_NTRU_tri_unit' [C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU.vhd:50]
INFO: [Synth 8-3491] module 'Mul_Poly_NTRU_tri_unit' declared at 'C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU_tri_unit.vhd:10' bound to instance 'Muli' of component 'Mul_Poly_NTRU_tri_unit' [C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU.vhd:50]
INFO: [Synth 8-3491] module 'Mul_Poly_NTRU_tri_unit' declared at 'C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU_tri_unit.vhd:10' bound to instance 'Muli' of component 'Mul_Poly_NTRU_tri_unit' [C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU.vhd:50]
INFO: [Synth 8-3491] module 'Mul_Poly_NTRU_tri_unit' declared at 'C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU_tri_unit.vhd:10' bound to instance 'Muli' of component 'Mul_Poly_NTRU_tri_unit' [C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU.vhd:50]
INFO: [Synth 8-3491] module 'Mul_Poly_NTRU_tri_unit' declared at 'C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU_tri_unit.vhd:10' bound to instance 'Muli' of component 'Mul_Poly_NTRU_tri_unit' [C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU.vhd:50]
INFO: [Synth 8-3491] module 'Mul_Poly_NTRU_tri_unit' declared at 'C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU_tri_unit.vhd:10' bound to instance 'Muli' of component 'Mul_Poly_NTRU_tri_unit' [C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU.vhd:50]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'Mul_Poly_NTRU' (3#1) [C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly_NTRU.vhd:22]
INFO: [Synth 8-638] synthesizing module 'Unlift_Poly' [C:/Users/ma/Documents/GitHub/Round5_VHDL/Unlift_Poly.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'Unlift_Poly' (4#1) [C:/Users/ma/Documents/GitHub/Round5_VHDL/Unlift_Poly.vhd:21]
WARNING: [Synth 8-614] signal 'Rst' is read in the process but is not in the sensitivity list [C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'Mul_Poly' (5#1) [C:/Users/ma/Documents/GitHub/Round5_VHDL/Mul_Poly.vhd:23]
WARNING: [Synth 8-6014] Unused sequential element Poly_2_round_reg[0] was removed.  [C:/Users/ma/Documents/GitHub/Round5_VHDL/Round5_enc_arith.vhd:188]
WARNING: [Synth 8-3848] Net AddedMessage[617] in module/entity Round5_enc_arith does not have driver. [C:/Users/ma/Documents/GitHub/Round5_VHDL/Round5_enc_arith.vhd:75]
WARNING: [Synth 8-3848] Net mul_res_short[0] in module/entity Round5_enc_arith does not have driver. [C:/Users/ma/Documents/GitHub/Round5_VHDL/Round5_enc_arith.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'Round5_enc_arith' (6#1) [C:/Users/ma/Documents/GitHub/Round5_VHDL/Round5_enc_arith.vhd:30]
WARNING: [Synth 8-3331] design Lift_Poly has unconnected port PolyA[0][10]
WARNING: [Synth 8-3331] design Lift_Poly has unconnected port PolyA[0][9]
WARNING: [Synth 8-3331] design Lift_Poly has unconnected port PolyA[0][8]
WARNING: [Synth 8-3331] design Lift_Poly has unconnected port PolyA[0][7]
WARNING: [Synth 8-3331] design Lift_Poly has unconnected port PolyA[0][6]
WARNING: [Synth 8-3331] design Lift_Poly has unconnected port PolyA[0][5]
WARNING: [Synth 8-3331] design Lift_Poly has unconnected port PolyA[0][4]
WARNING: [Synth 8-3331] design Lift_Poly has unconnected port PolyA[0][3]
WARNING: [Synth 8-3331] design Lift_Poly has unconnected port PolyA[0][2]
WARNING: [Synth 8-3331] design Lift_Poly has unconnected port PolyA[0][1]
WARNING: [Synth 8-3331] design Lift_Poly has unconnected port PolyA[0][0]
WARNING: [Synth 8-3331] design Lift_Poly has unconnected port clk
WARNING: [Synth 8-3331] design Round5_enc_arith has unconnected port SecondPart[127][3]
WARNING: [Synth 8-3331] design Round5_enc_arith has unconnected port SecondPart[127][2]
WARNING: [Synth 8-3331] design Round5_enc_arith has unconnected port SecondPart[127][1]
WARNING: [Synth 8-3331] design Round5_enc_arith has unconnected port SecondPart[127][0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 972.293 ; gain = 635.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 972.293 ; gain = 635.082
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/ma/Documents/GitHub/Round5_VHDL/Unlift_Poly.vhd:49]
INFO: [Synth 8-802] inferred FSM for state register 'FSM_reg' in module 'Round5_enc_arith'
INFO: [Synth 8-5544] ROM "p_bits_poly_memory_register_1[617]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mul_start" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "polyA_2_mul[618]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rounding_const" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FSM" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
           first_mul_enc |                             1001 |                             0010
         first_round_enc |                             1000 |                             0011
          second_mul_enc |                             0111 |                             0100
        second_round_enc |                             0101 |                             0101
        after_encryption |                             0110 |                             0110
                mult_dec |                             0100 |                             0111
                 sub_dec |                             0011 |                             1000
               round_dec |                             0001 |                             1001
        after_decryption |                             0010 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'FSM_reg' using encoding 'sequential' in module 'Round5_enc_arith'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:57 ; elapsed = 00:01:51 . Memory (MB): peak = 1205.469 ; gain = 868.258
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |Lift_Poly__GB0         |           1|     14247|
|2     |Lift_Poly__GB1         |           1|     14166|
|3     |Lift_Poly__GB2         |           1|      7539|
|4     |Lift_Poly__GB3         |           1|      9745|
|5     |Mul_Poly_NTRU__GB0     |           1|     28167|
|6     |Mul_Poly_NTRU__GB1     |           1|      9231|
|7     |Mul_Poly_NTRU__GB2     |           1|     18727|
|8     |Mul_Poly_NTRU__GB3     |           1|     24999|
|9     |Mul_Poly_NTRU__GB4     |           1|      8079|
|10    |Mul_Poly__GCB0         |           1|     32125|
|11    |Mul_Poly__GCB1         |           1|      9097|
|12    |Round5_enc_arith__GCB0 |           1|     43677|
|13    |Round5_enc_arith__GCB1 |           1|     17229|
+------+-----------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     11 Bit       Adders := 618   
	   2 Input     11 Bit       Adders := 621   
	   3 Input      8 Bit       Adders := 617   
+---XORs : 
	   2 Input      1 Bit         XORs := 128   
+---Registers : 
	               11 Bit    Registers := 3716  
	                8 Bit    Registers := 618   
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 620   
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 5573  
	   3 Input     11 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1238  
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   4 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Round5_enc_arith 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 128   
+---Registers : 
	               11 Bit    Registers := 1237  
	                8 Bit    Registers := 618   
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1236  
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
Module Lift_Poly 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     11 Bit       Adders := 617   
	   3 Input      8 Bit       Adders := 617   
Module Mul_Poly_NTRU_tri_unit__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__63 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__65 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__66 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__67 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__68 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__69 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__70 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__71 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__72 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__73 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__74 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__75 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__76 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__77 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__78 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__79 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__80 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__81 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__82 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__83 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__84 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__85 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__86 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__87 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__88 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__89 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__90 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__91 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__92 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__93 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__94 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__95 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__96 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__97 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__98 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__99 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__100 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__101 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__102 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__103 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__104 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__105 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__106 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__107 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__108 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__109 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__110 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__111 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__112 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__113 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__114 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__115 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__116 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__117 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__118 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__119 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__120 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__121 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__122 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__123 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__124 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__125 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__126 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__127 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__128 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__129 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__130 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__131 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__132 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__133 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__134 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__135 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__136 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__137 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__138 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__139 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__140 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__141 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__142 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__143 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__144 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__145 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__146 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__147 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__148 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__149 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__150 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__151 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__152 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__153 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__154 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__155 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__156 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__157 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__158 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__159 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__160 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__161 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__162 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__163 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__164 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__165 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__166 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__167 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__168 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__169 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__170 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__171 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__172 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__173 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__174 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__175 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__176 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__177 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__178 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__179 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__180 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__181 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__182 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__183 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__184 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__185 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__186 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__187 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__188 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__189 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__190 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__191 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__192 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__193 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__194 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__195 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__196 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__197 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__198 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__199 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__200 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__201 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__202 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__203 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__204 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__205 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__206 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__207 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__208 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__209 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__210 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__211 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__212 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__213 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__214 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__215 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__216 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__217 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__218 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__219 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__220 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__221 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__222 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__223 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__224 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__225 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__226 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__227 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__228 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__229 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__230 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__231 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__232 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__233 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__234 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__235 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__236 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__237 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__238 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__239 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__240 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__241 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__242 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__243 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__244 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__245 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__246 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__247 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__248 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__249 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__250 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__251 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__252 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__253 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__254 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__255 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__256 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__257 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__258 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__259 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__260 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__261 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__262 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__263 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__264 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__265 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__266 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__267 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__268 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__269 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__270 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__271 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__272 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__273 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__274 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__275 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__276 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__277 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__278 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__279 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__280 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__281 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__282 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__283 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__284 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__285 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__286 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__287 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__288 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__289 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__290 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__291 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__292 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__293 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__294 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__295 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__296 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__297 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__298 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__299 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__300 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__301 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__302 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__303 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__304 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__305 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__306 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__307 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__308 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__309 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__310 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__311 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__312 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__313 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__314 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__315 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__316 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__317 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__318 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__319 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__320 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__321 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__322 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__323 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__324 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__325 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__326 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__327 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__328 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__329 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__330 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__331 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__332 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__333 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__334 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__335 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__336 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__337 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__338 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__339 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__340 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__341 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__342 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__343 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__344 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__345 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__346 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__347 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__348 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__349 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__350 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__351 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__352 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__353 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__354 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__355 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__356 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__357 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__358 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__359 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__360 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__361 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__362 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__363 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__364 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__365 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__366 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__367 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__368 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__369 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__370 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__371 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__372 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__373 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__374 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__375 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__376 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__377 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__378 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__379 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__380 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__381 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__382 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__383 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__384 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__385 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__386 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__387 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__388 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__389 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__390 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__391 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__392 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__393 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__394 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__395 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__396 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__397 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__398 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__399 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__400 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__401 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__402 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__403 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__404 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__405 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__406 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__407 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__408 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__409 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__410 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__411 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__412 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__413 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__414 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__415 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__416 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__417 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__418 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__419 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__420 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__421 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__422 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__423 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__424 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__425 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__426 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__427 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__428 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__429 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__430 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__431 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__432 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__433 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__434 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__435 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__436 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__437 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__438 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__439 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__440 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__441 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__442 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__443 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__444 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__445 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__446 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__447 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__448 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__449 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__450 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__451 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__452 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__453 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__454 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__455 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__456 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__457 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__458 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__459 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__460 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__461 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__462 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__463 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__464 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__465 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__466 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__467 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__468 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__469 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__470 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__471 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__472 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__473 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__474 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__475 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__476 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__477 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__478 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__479 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__480 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__481 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__482 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__483 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__484 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__485 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__486 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__487 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__488 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__489 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__490 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__491 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__492 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__493 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__494 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__495 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__496 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__497 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__498 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__499 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__500 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__501 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__502 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__503 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__504 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__505 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__506 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__507 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__508 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__509 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__510 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__511 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__512 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__513 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__514 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__515 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__516 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__517 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__518 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__519 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__520 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__521 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__522 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__523 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__524 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__525 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__526 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__527 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__528 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__529 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__530 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__531 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__532 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__533 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__534 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__535 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__536 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__537 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__538 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__539 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__540 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__541 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__542 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__543 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__544 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__545 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__546 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__547 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__548 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__549 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__550 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__551 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__552 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__553 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__554 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__555 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__556 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__557 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__558 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__559 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__560 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__561 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__562 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__563 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__564 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__565 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__566 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__567 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__568 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__569 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__570 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__571 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__572 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__573 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__574 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__575 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__576 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__577 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__578 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__579 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__580 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__581 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__582 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__583 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__584 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__585 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__586 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__587 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__588 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__589 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__590 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__591 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__592 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__593 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__594 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__595 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__596 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__597 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__598 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__599 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__600 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__601 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__602 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__603 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__604 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__605 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__606 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__607 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__608 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__609 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__610 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__611 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__612 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__613 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__614 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__615 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__616 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__617 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit__618 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU_tri_unit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module Mul_Poly_NTRU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 620   
	                2 Bit    Registers := 619   
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1239  
	   2 Input      2 Bit        Muxes := 1238  
	   2 Input      1 Bit        Muxes := 1     
Module Unlift_Poly 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1859  
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 622   
	   2 Input      1 Bit        Muxes := 2     
Module Mul_Poly 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1238  
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design Round5_enc_arith has unconnected port SecondPart[127][3]
WARNING: [Synth 8-3331] design Round5_enc_arith has unconnected port SecondPart[127][2]
WARNING: [Synth 8-3331] design Round5_enc_arith has unconnected port SecondPart[127][1]
WARNING: [Synth 8-3331] design Round5_enc_arith has unconnected port SecondPart[127][0]
INFO: [Synth 8-5544] ROM "polyA_2_mul_reg[0]0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3886] merging instance 'polyA_2_mul_reg[0][8]' (FDRE) to 'polyA_2_mul_reg[0][10]'
INFO: [Synth 8-3886] merging instance 'polyA_2_mul_reg[0][9]' (FDRE) to 'polyA_2_mul_reg[0][10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\polyA_2_mul_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rounding_const_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rounding_const_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\rounding_const_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rounding_const_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rounding_const_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rounding_const_reg[5] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:01 ; elapsed = 00:02:58 . Memory (MB): peak = 1215.844 ; gain = 878.633
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |Lift_Poly__GB0         |           1|      5414|
|2     |Lift_Poly__GB1         |           1|      5362|
|3     |Lift_Poly__GB2         |           1|      2536|
|4     |Lift_Poly__GB3         |           1|      3300|
|5     |Mul_Poly_NTRU__GB0     |           1|     22483|
|6     |Mul_Poly_NTRU__GB1     |           1|      7375|
|7     |Mul_Poly_NTRU__GB2     |           1|     14957|
|8     |Mul_Poly_NTRU__GB3     |           1|     22257|
|9     |Mul_Poly_NTRU__GB4     |           1|      6455|
|10    |Mul_Poly__GCB0         |           1|     42347|
|11    |Mul_Poly__GCB1         |           1|      2481|
|12    |Round5_enc_arith__GCB0 |           1|     36805|
|13    |Round5_enc_arith__GCB1 |           1|     17220|
+------+-----------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:07 ; elapsed = 00:03:03 . Memory (MB): peak = 1215.844 ; gain = 878.633
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |Lift_Poly__GB0         |           1|      4838|
|2     |Lift_Poly__GB1         |           1|      4950|
|3     |Lift_Poly__GB2         |           1|      2536|
|4     |Lift_Poly__GB3         |           1|      3300|
|5     |Mul_Poly_NTRU__GB0     |           1|     22483|
|6     |Mul_Poly_NTRU__GB1     |           1|      7375|
|7     |Mul_Poly_NTRU__GB2     |           1|     14957|
|8     |Mul_Poly_NTRU__GB3     |           1|     22257|
|9     |Mul_Poly_NTRU__GB4     |           1|      6455|
|10    |Mul_Poly__GCB0         |           1|     42336|
|11    |Mul_Poly__GCB1         |           1|      2481|
|12    |Round5_enc_arith__GCB0 |           1|     36794|
|13    |Round5_enc_arith__GCB1 |           1|     17220|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:28 ; elapsed = 00:03:28 . Memory (MB): peak = 1215.844 ; gain = 878.633
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |Lift_Poly__GB0         |           1|      2699|
|2     |Lift_Poly__GB1         |           1|      2849|
|3     |Lift_Poly__GB2         |           1|      1425|
|4     |Lift_Poly__GB3         |           1|      1848|
|5     |Mul_Poly_NTRU__GB0     |           1|     11138|
|6     |Mul_Poly_NTRU__GB1     |           1|      3651|
|7     |Mul_Poly_NTRU__GB2     |           1|      7407|
|8     |Mul_Poly_NTRU__GB3     |           1|      9918|
|9     |Mul_Poly_NTRU__GB4     |           1|      3208|
|10    |Mul_Poly__GCB0         |           1|     27525|
|11    |Mul_Poly__GCB1         |           1|      2481|
|12    |Round5_enc_arith__GCB0 |           1|     17559|
|13    |Round5_enc_arith__GCB1 |           1|     17218|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:55 ; elapsed = 00:03:55 . Memory (MB): peak = 1226.824 ; gain = 889.613
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:56 ; elapsed = 00:03:56 . Memory (MB): peak = 1226.824 ; gain = 889.613
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:04 ; elapsed = 00:04:05 . Memory (MB): peak = 1226.824 ; gain = 889.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:05 ; elapsed = 00:04:05 . Memory (MB): peak = 1226.824 ; gain = 889.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:06:05 ; elapsed = 00:06:06 . Memory (MB): peak = 1226.824 ; gain = 889.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:06:06 ; elapsed = 00:06:06 . Memory (MB): peak = 1226.824 ; gain = 889.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |round_poly_ex |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------------------+------+
|      |Cell                 |Count |
+------+---------------------+------+
|1     |round_poly_ex_bbox_0 |     1|
|2     |BUFG                 |     1|
|3     |CARRY4               |  3711|
|4     |LUT1                 |     3|
|5     |LUT2                 |  8130|
|6     |LUT3                 | 14382|
|7     |LUT4                 |  6255|
|8     |LUT5                 |  7554|
|9     |LUT6                 |  4226|
|10    |FDCE                 |  6906|
|11    |FDPE                 |     1|
|12    |FDRE                 | 47071|
|13    |IBUF                 | 13109|
|14    |OBUF                 |  5452|
|15    |OBUFT                |     4|
+------+---------------------+------+

Report Instance Areas: 
+------+---------------------+---------------------------+-------+
|      |Instance             |Module                     |Cells  |
+------+---------------------+---------------------------+-------+
|1     |top                  |                           | 124839|
|2     |  mp                 |Mul_Poly                   |  63929|
|3     |    MP               |Mul_Poly_NTRU              |  35333|
|4     |      \PM[0].Muli    |Mul_Poly_NTRU_tri_unit     |     31|
|5     |      \PM[100].Muli  |Mul_Poly_NTRU_tri_unit_0   |     31|
|6     |      \PM[101].Muli  |Mul_Poly_NTRU_tri_unit_1   |     31|
|7     |      \PM[102].Muli  |Mul_Poly_NTRU_tri_unit_2   |     31|
|8     |      \PM[103].Muli  |Mul_Poly_NTRU_tri_unit_3   |     31|
|9     |      \PM[104].Muli  |Mul_Poly_NTRU_tri_unit_4   |     31|
|10    |      \PM[105].Muli  |Mul_Poly_NTRU_tri_unit_5   |     31|
|11    |      \PM[106].Muli  |Mul_Poly_NTRU_tri_unit_6   |     31|
|12    |      \PM[107].Muli  |Mul_Poly_NTRU_tri_unit_7   |     31|
|13    |      \PM[108].Muli  |Mul_Poly_NTRU_tri_unit_8   |     31|
|14    |      \PM[109].Muli  |Mul_Poly_NTRU_tri_unit_9   |     31|
|15    |      \PM[10].Muli   |Mul_Poly_NTRU_tri_unit_10  |     31|
|16    |      \PM[110].Muli  |Mul_Poly_NTRU_tri_unit_11  |     31|
|17    |      \PM[111].Muli  |Mul_Poly_NTRU_tri_unit_12  |     31|
|18    |      \PM[112].Muli  |Mul_Poly_NTRU_tri_unit_13  |     31|
|19    |      \PM[113].Muli  |Mul_Poly_NTRU_tri_unit_14  |     31|
|20    |      \PM[114].Muli  |Mul_Poly_NTRU_tri_unit_15  |     31|
|21    |      \PM[115].Muli  |Mul_Poly_NTRU_tri_unit_16  |     31|
|22    |      \PM[116].Muli  |Mul_Poly_NTRU_tri_unit_17  |     31|
|23    |      \PM[117].Muli  |Mul_Poly_NTRU_tri_unit_18  |     31|
|24    |      \PM[118].Muli  |Mul_Poly_NTRU_tri_unit_19  |     31|
|25    |      \PM[119].Muli  |Mul_Poly_NTRU_tri_unit_20  |     31|
|26    |      \PM[11].Muli   |Mul_Poly_NTRU_tri_unit_21  |     31|
|27    |      \PM[120].Muli  |Mul_Poly_NTRU_tri_unit_22  |     31|
|28    |      \PM[121].Muli  |Mul_Poly_NTRU_tri_unit_23  |     31|
|29    |      \PM[122].Muli  |Mul_Poly_NTRU_tri_unit_24  |     31|
|30    |      \PM[123].Muli  |Mul_Poly_NTRU_tri_unit_25  |     31|
|31    |      \PM[124].Muli  |Mul_Poly_NTRU_tri_unit_26  |     31|
|32    |      \PM[125].Muli  |Mul_Poly_NTRU_tri_unit_27  |     31|
|33    |      \PM[126].Muli  |Mul_Poly_NTRU_tri_unit_28  |     31|
|34    |      \PM[127].Muli  |Mul_Poly_NTRU_tri_unit_29  |     31|
|35    |      \PM[128].Muli  |Mul_Poly_NTRU_tri_unit_30  |     31|
|36    |      \PM[129].Muli  |Mul_Poly_NTRU_tri_unit_31  |     31|
|37    |      \PM[12].Muli   |Mul_Poly_NTRU_tri_unit_32  |     31|
|38    |      \PM[130].Muli  |Mul_Poly_NTRU_tri_unit_33  |     31|
|39    |      \PM[131].Muli  |Mul_Poly_NTRU_tri_unit_34  |     31|
|40    |      \PM[132].Muli  |Mul_Poly_NTRU_tri_unit_35  |     31|
|41    |      \PM[133].Muli  |Mul_Poly_NTRU_tri_unit_36  |     31|
|42    |      \PM[134].Muli  |Mul_Poly_NTRU_tri_unit_37  |     31|
|43    |      \PM[135].Muli  |Mul_Poly_NTRU_tri_unit_38  |     31|
|44    |      \PM[136].Muli  |Mul_Poly_NTRU_tri_unit_39  |     31|
|45    |      \PM[137].Muli  |Mul_Poly_NTRU_tri_unit_40  |     31|
|46    |      \PM[138].Muli  |Mul_Poly_NTRU_tri_unit_41  |     31|
|47    |      \PM[139].Muli  |Mul_Poly_NTRU_tri_unit_42  |     31|
|48    |      \PM[13].Muli   |Mul_Poly_NTRU_tri_unit_43  |     31|
|49    |      \PM[140].Muli  |Mul_Poly_NTRU_tri_unit_44  |     31|
|50    |      \PM[141].Muli  |Mul_Poly_NTRU_tri_unit_45  |     31|
|51    |      \PM[142].Muli  |Mul_Poly_NTRU_tri_unit_46  |     31|
|52    |      \PM[143].Muli  |Mul_Poly_NTRU_tri_unit_47  |     31|
|53    |      \PM[144].Muli  |Mul_Poly_NTRU_tri_unit_48  |     31|
|54    |      \PM[145].Muli  |Mul_Poly_NTRU_tri_unit_49  |     31|
|55    |      \PM[146].Muli  |Mul_Poly_NTRU_tri_unit_50  |     31|
|56    |      \PM[147].Muli  |Mul_Poly_NTRU_tri_unit_51  |     31|
|57    |      \PM[148].Muli  |Mul_Poly_NTRU_tri_unit_52  |     31|
|58    |      \PM[149].Muli  |Mul_Poly_NTRU_tri_unit_53  |     31|
|59    |      \PM[14].Muli   |Mul_Poly_NTRU_tri_unit_54  |     31|
|60    |      \PM[150].Muli  |Mul_Poly_NTRU_tri_unit_55  |     31|
|61    |      \PM[151].Muli  |Mul_Poly_NTRU_tri_unit_56  |     31|
|62    |      \PM[152].Muli  |Mul_Poly_NTRU_tri_unit_57  |     31|
|63    |      \PM[153].Muli  |Mul_Poly_NTRU_tri_unit_58  |     31|
|64    |      \PM[154].Muli  |Mul_Poly_NTRU_tri_unit_59  |     31|
|65    |      \PM[155].Muli  |Mul_Poly_NTRU_tri_unit_60  |     31|
|66    |      \PM[156].Muli  |Mul_Poly_NTRU_tri_unit_61  |     31|
|67    |      \PM[157].Muli  |Mul_Poly_NTRU_tri_unit_62  |     31|
|68    |      \PM[158].Muli  |Mul_Poly_NTRU_tri_unit_63  |     31|
|69    |      \PM[159].Muli  |Mul_Poly_NTRU_tri_unit_64  |     31|
|70    |      \PM[15].Muli   |Mul_Poly_NTRU_tri_unit_65  |     31|
|71    |      \PM[160].Muli  |Mul_Poly_NTRU_tri_unit_66  |     31|
|72    |      \PM[161].Muli  |Mul_Poly_NTRU_tri_unit_67  |     31|
|73    |      \PM[162].Muli  |Mul_Poly_NTRU_tri_unit_68  |     31|
|74    |      \PM[163].Muli  |Mul_Poly_NTRU_tri_unit_69  |     31|
|75    |      \PM[164].Muli  |Mul_Poly_NTRU_tri_unit_70  |     31|
|76    |      \PM[165].Muli  |Mul_Poly_NTRU_tri_unit_71  |     31|
|77    |      \PM[166].Muli  |Mul_Poly_NTRU_tri_unit_72  |     31|
|78    |      \PM[167].Muli  |Mul_Poly_NTRU_tri_unit_73  |     31|
|79    |      \PM[168].Muli  |Mul_Poly_NTRU_tri_unit_74  |     31|
|80    |      \PM[169].Muli  |Mul_Poly_NTRU_tri_unit_75  |     31|
|81    |      \PM[16].Muli   |Mul_Poly_NTRU_tri_unit_76  |     31|
|82    |      \PM[170].Muli  |Mul_Poly_NTRU_tri_unit_77  |     31|
|83    |      \PM[171].Muli  |Mul_Poly_NTRU_tri_unit_78  |     31|
|84    |      \PM[172].Muli  |Mul_Poly_NTRU_tri_unit_79  |     31|
|85    |      \PM[173].Muli  |Mul_Poly_NTRU_tri_unit_80  |     31|
|86    |      \PM[174].Muli  |Mul_Poly_NTRU_tri_unit_81  |     31|
|87    |      \PM[175].Muli  |Mul_Poly_NTRU_tri_unit_82  |     31|
|88    |      \PM[176].Muli  |Mul_Poly_NTRU_tri_unit_83  |     31|
|89    |      \PM[177].Muli  |Mul_Poly_NTRU_tri_unit_84  |     31|
|90    |      \PM[178].Muli  |Mul_Poly_NTRU_tri_unit_85  |     31|
|91    |      \PM[179].Muli  |Mul_Poly_NTRU_tri_unit_86  |     31|
|92    |      \PM[17].Muli   |Mul_Poly_NTRU_tri_unit_87  |     31|
|93    |      \PM[180].Muli  |Mul_Poly_NTRU_tri_unit_88  |     31|
|94    |      \PM[181].Muli  |Mul_Poly_NTRU_tri_unit_89  |     31|
|95    |      \PM[182].Muli  |Mul_Poly_NTRU_tri_unit_90  |     31|
|96    |      \PM[183].Muli  |Mul_Poly_NTRU_tri_unit_91  |     31|
|97    |      \PM[184].Muli  |Mul_Poly_NTRU_tri_unit_92  |     31|
|98    |      \PM[185].Muli  |Mul_Poly_NTRU_tri_unit_93  |     31|
|99    |      \PM[186].Muli  |Mul_Poly_NTRU_tri_unit_94  |     31|
|100   |      \PM[187].Muli  |Mul_Poly_NTRU_tri_unit_95  |     31|
|101   |      \PM[188].Muli  |Mul_Poly_NTRU_tri_unit_96  |     31|
|102   |      \PM[189].Muli  |Mul_Poly_NTRU_tri_unit_97  |     31|
|103   |      \PM[18].Muli   |Mul_Poly_NTRU_tri_unit_98  |     31|
|104   |      \PM[190].Muli  |Mul_Poly_NTRU_tri_unit_99  |     31|
|105   |      \PM[191].Muli  |Mul_Poly_NTRU_tri_unit_100 |     31|
|106   |      \PM[192].Muli  |Mul_Poly_NTRU_tri_unit_101 |     31|
|107   |      \PM[193].Muli  |Mul_Poly_NTRU_tri_unit_102 |     31|
|108   |      \PM[194].Muli  |Mul_Poly_NTRU_tri_unit_103 |     31|
|109   |      \PM[195].Muli  |Mul_Poly_NTRU_tri_unit_104 |     31|
|110   |      \PM[196].Muli  |Mul_Poly_NTRU_tri_unit_105 |     31|
|111   |      \PM[197].Muli  |Mul_Poly_NTRU_tri_unit_106 |     31|
|112   |      \PM[198].Muli  |Mul_Poly_NTRU_tri_unit_107 |     31|
|113   |      \PM[199].Muli  |Mul_Poly_NTRU_tri_unit_108 |     31|
|114   |      \PM[19].Muli   |Mul_Poly_NTRU_tri_unit_109 |     31|
|115   |      \PM[1].Muli    |Mul_Poly_NTRU_tri_unit_110 |     31|
|116   |      \PM[200].Muli  |Mul_Poly_NTRU_tri_unit_111 |     31|
|117   |      \PM[201].Muli  |Mul_Poly_NTRU_tri_unit_112 |     31|
|118   |      \PM[202].Muli  |Mul_Poly_NTRU_tri_unit_113 |     31|
|119   |      \PM[203].Muli  |Mul_Poly_NTRU_tri_unit_114 |     31|
|120   |      \PM[204].Muli  |Mul_Poly_NTRU_tri_unit_115 |     31|
|121   |      \PM[205].Muli  |Mul_Poly_NTRU_tri_unit_116 |     31|
|122   |      \PM[206].Muli  |Mul_Poly_NTRU_tri_unit_117 |     31|
|123   |      \PM[207].Muli  |Mul_Poly_NTRU_tri_unit_118 |     31|
|124   |      \PM[208].Muli  |Mul_Poly_NTRU_tri_unit_119 |     31|
|125   |      \PM[209].Muli  |Mul_Poly_NTRU_tri_unit_120 |     31|
|126   |      \PM[20].Muli   |Mul_Poly_NTRU_tri_unit_121 |     31|
|127   |      \PM[210].Muli  |Mul_Poly_NTRU_tri_unit_122 |     31|
|128   |      \PM[211].Muli  |Mul_Poly_NTRU_tri_unit_123 |     31|
|129   |      \PM[212].Muli  |Mul_Poly_NTRU_tri_unit_124 |     31|
|130   |      \PM[213].Muli  |Mul_Poly_NTRU_tri_unit_125 |     31|
|131   |      \PM[214].Muli  |Mul_Poly_NTRU_tri_unit_126 |     31|
|132   |      \PM[215].Muli  |Mul_Poly_NTRU_tri_unit_127 |     31|
|133   |      \PM[216].Muli  |Mul_Poly_NTRU_tri_unit_128 |     31|
|134   |      \PM[217].Muli  |Mul_Poly_NTRU_tri_unit_129 |     31|
|135   |      \PM[218].Muli  |Mul_Poly_NTRU_tri_unit_130 |     31|
|136   |      \PM[219].Muli  |Mul_Poly_NTRU_tri_unit_131 |     31|
|137   |      \PM[21].Muli   |Mul_Poly_NTRU_tri_unit_132 |     31|
|138   |      \PM[220].Muli  |Mul_Poly_NTRU_tri_unit_133 |     31|
|139   |      \PM[221].Muli  |Mul_Poly_NTRU_tri_unit_134 |     31|
|140   |      \PM[222].Muli  |Mul_Poly_NTRU_tri_unit_135 |     31|
|141   |      \PM[223].Muli  |Mul_Poly_NTRU_tri_unit_136 |     31|
|142   |      \PM[224].Muli  |Mul_Poly_NTRU_tri_unit_137 |     31|
|143   |      \PM[225].Muli  |Mul_Poly_NTRU_tri_unit_138 |     31|
|144   |      \PM[226].Muli  |Mul_Poly_NTRU_tri_unit_139 |     31|
|145   |      \PM[227].Muli  |Mul_Poly_NTRU_tri_unit_140 |     31|
|146   |      \PM[228].Muli  |Mul_Poly_NTRU_tri_unit_141 |     31|
|147   |      \PM[229].Muli  |Mul_Poly_NTRU_tri_unit_142 |     31|
|148   |      \PM[22].Muli   |Mul_Poly_NTRU_tri_unit_143 |     31|
|149   |      \PM[230].Muli  |Mul_Poly_NTRU_tri_unit_144 |     31|
|150   |      \PM[231].Muli  |Mul_Poly_NTRU_tri_unit_145 |     31|
|151   |      \PM[232].Muli  |Mul_Poly_NTRU_tri_unit_146 |     31|
|152   |      \PM[233].Muli  |Mul_Poly_NTRU_tri_unit_147 |     31|
|153   |      \PM[234].Muli  |Mul_Poly_NTRU_tri_unit_148 |     31|
|154   |      \PM[235].Muli  |Mul_Poly_NTRU_tri_unit_149 |     31|
|155   |      \PM[236].Muli  |Mul_Poly_NTRU_tri_unit_150 |     31|
|156   |      \PM[237].Muli  |Mul_Poly_NTRU_tri_unit_151 |     31|
|157   |      \PM[238].Muli  |Mul_Poly_NTRU_tri_unit_152 |     31|
|158   |      \PM[239].Muli  |Mul_Poly_NTRU_tri_unit_153 |     31|
|159   |      \PM[23].Muli   |Mul_Poly_NTRU_tri_unit_154 |     31|
|160   |      \PM[240].Muli  |Mul_Poly_NTRU_tri_unit_155 |     31|
|161   |      \PM[241].Muli  |Mul_Poly_NTRU_tri_unit_156 |     31|
|162   |      \PM[242].Muli  |Mul_Poly_NTRU_tri_unit_157 |     31|
|163   |      \PM[243].Muli  |Mul_Poly_NTRU_tri_unit_158 |     31|
|164   |      \PM[244].Muli  |Mul_Poly_NTRU_tri_unit_159 |     31|
|165   |      \PM[245].Muli  |Mul_Poly_NTRU_tri_unit_160 |     31|
|166   |      \PM[246].Muli  |Mul_Poly_NTRU_tri_unit_161 |     31|
|167   |      \PM[247].Muli  |Mul_Poly_NTRU_tri_unit_162 |     31|
|168   |      \PM[248].Muli  |Mul_Poly_NTRU_tri_unit_163 |     31|
|169   |      \PM[249].Muli  |Mul_Poly_NTRU_tri_unit_164 |     31|
|170   |      \PM[24].Muli   |Mul_Poly_NTRU_tri_unit_165 |     31|
|171   |      \PM[250].Muli  |Mul_Poly_NTRU_tri_unit_166 |     31|
|172   |      \PM[251].Muli  |Mul_Poly_NTRU_tri_unit_167 |     31|
|173   |      \PM[252].Muli  |Mul_Poly_NTRU_tri_unit_168 |     31|
|174   |      \PM[253].Muli  |Mul_Poly_NTRU_tri_unit_169 |     31|
|175   |      \PM[254].Muli  |Mul_Poly_NTRU_tri_unit_170 |     31|
|176   |      \PM[255].Muli  |Mul_Poly_NTRU_tri_unit_171 |     31|
|177   |      \PM[256].Muli  |Mul_Poly_NTRU_tri_unit_172 |     31|
|178   |      \PM[257].Muli  |Mul_Poly_NTRU_tri_unit_173 |     31|
|179   |      \PM[258].Muli  |Mul_Poly_NTRU_tri_unit_174 |     31|
|180   |      \PM[259].Muli  |Mul_Poly_NTRU_tri_unit_175 |     31|
|181   |      \PM[25].Muli   |Mul_Poly_NTRU_tri_unit_176 |     31|
|182   |      \PM[260].Muli  |Mul_Poly_NTRU_tri_unit_177 |     31|
|183   |      \PM[261].Muli  |Mul_Poly_NTRU_tri_unit_178 |     31|
|184   |      \PM[262].Muli  |Mul_Poly_NTRU_tri_unit_179 |     31|
|185   |      \PM[263].Muli  |Mul_Poly_NTRU_tri_unit_180 |     31|
|186   |      \PM[264].Muli  |Mul_Poly_NTRU_tri_unit_181 |     31|
|187   |      \PM[265].Muli  |Mul_Poly_NTRU_tri_unit_182 |     31|
|188   |      \PM[266].Muli  |Mul_Poly_NTRU_tri_unit_183 |     31|
|189   |      \PM[267].Muli  |Mul_Poly_NTRU_tri_unit_184 |     31|
|190   |      \PM[268].Muli  |Mul_Poly_NTRU_tri_unit_185 |     31|
|191   |      \PM[269].Muli  |Mul_Poly_NTRU_tri_unit_186 |     31|
|192   |      \PM[26].Muli   |Mul_Poly_NTRU_tri_unit_187 |     31|
|193   |      \PM[270].Muli  |Mul_Poly_NTRU_tri_unit_188 |     31|
|194   |      \PM[271].Muli  |Mul_Poly_NTRU_tri_unit_189 |     31|
|195   |      \PM[272].Muli  |Mul_Poly_NTRU_tri_unit_190 |     31|
|196   |      \PM[273].Muli  |Mul_Poly_NTRU_tri_unit_191 |     31|
|197   |      \PM[274].Muli  |Mul_Poly_NTRU_tri_unit_192 |     31|
|198   |      \PM[275].Muli  |Mul_Poly_NTRU_tri_unit_193 |     31|
|199   |      \PM[276].Muli  |Mul_Poly_NTRU_tri_unit_194 |     31|
|200   |      \PM[277].Muli  |Mul_Poly_NTRU_tri_unit_195 |     31|
|201   |      \PM[278].Muli  |Mul_Poly_NTRU_tri_unit_196 |     31|
|202   |      \PM[279].Muli  |Mul_Poly_NTRU_tri_unit_197 |     31|
|203   |      \PM[27].Muli   |Mul_Poly_NTRU_tri_unit_198 |     31|
|204   |      \PM[280].Muli  |Mul_Poly_NTRU_tri_unit_199 |     31|
|205   |      \PM[281].Muli  |Mul_Poly_NTRU_tri_unit_200 |     31|
|206   |      \PM[282].Muli  |Mul_Poly_NTRU_tri_unit_201 |     31|
|207   |      \PM[283].Muli  |Mul_Poly_NTRU_tri_unit_202 |     31|
|208   |      \PM[284].Muli  |Mul_Poly_NTRU_tri_unit_203 |     31|
|209   |      \PM[285].Muli  |Mul_Poly_NTRU_tri_unit_204 |     31|
|210   |      \PM[286].Muli  |Mul_Poly_NTRU_tri_unit_205 |     31|
|211   |      \PM[287].Muli  |Mul_Poly_NTRU_tri_unit_206 |     31|
|212   |      \PM[288].Muli  |Mul_Poly_NTRU_tri_unit_207 |     31|
|213   |      \PM[289].Muli  |Mul_Poly_NTRU_tri_unit_208 |     31|
|214   |      \PM[28].Muli   |Mul_Poly_NTRU_tri_unit_209 |     31|
|215   |      \PM[290].Muli  |Mul_Poly_NTRU_tri_unit_210 |     31|
|216   |      \PM[291].Muli  |Mul_Poly_NTRU_tri_unit_211 |     31|
|217   |      \PM[292].Muli  |Mul_Poly_NTRU_tri_unit_212 |     31|
|218   |      \PM[293].Muli  |Mul_Poly_NTRU_tri_unit_213 |     31|
|219   |      \PM[294].Muli  |Mul_Poly_NTRU_tri_unit_214 |     31|
|220   |      \PM[295].Muli  |Mul_Poly_NTRU_tri_unit_215 |     31|
|221   |      \PM[296].Muli  |Mul_Poly_NTRU_tri_unit_216 |     31|
|222   |      \PM[297].Muli  |Mul_Poly_NTRU_tri_unit_217 |     31|
|223   |      \PM[298].Muli  |Mul_Poly_NTRU_tri_unit_218 |     31|
|224   |      \PM[299].Muli  |Mul_Poly_NTRU_tri_unit_219 |     31|
|225   |      \PM[29].Muli   |Mul_Poly_NTRU_tri_unit_220 |     31|
|226   |      \PM[2].Muli    |Mul_Poly_NTRU_tri_unit_221 |     31|
|227   |      \PM[300].Muli  |Mul_Poly_NTRU_tri_unit_222 |     31|
|228   |      \PM[301].Muli  |Mul_Poly_NTRU_tri_unit_223 |     31|
|229   |      \PM[302].Muli  |Mul_Poly_NTRU_tri_unit_224 |     31|
|230   |      \PM[303].Muli  |Mul_Poly_NTRU_tri_unit_225 |     31|
|231   |      \PM[304].Muli  |Mul_Poly_NTRU_tri_unit_226 |     31|
|232   |      \PM[305].Muli  |Mul_Poly_NTRU_tri_unit_227 |     31|
|233   |      \PM[306].Muli  |Mul_Poly_NTRU_tri_unit_228 |     31|
|234   |      \PM[307].Muli  |Mul_Poly_NTRU_tri_unit_229 |     31|
|235   |      \PM[308].Muli  |Mul_Poly_NTRU_tri_unit_230 |     31|
|236   |      \PM[309].Muli  |Mul_Poly_NTRU_tri_unit_231 |     31|
|237   |      \PM[30].Muli   |Mul_Poly_NTRU_tri_unit_232 |     31|
|238   |      \PM[310].Muli  |Mul_Poly_NTRU_tri_unit_233 |     31|
|239   |      \PM[311].Muli  |Mul_Poly_NTRU_tri_unit_234 |     31|
|240   |      \PM[312].Muli  |Mul_Poly_NTRU_tri_unit_235 |     31|
|241   |      \PM[313].Muli  |Mul_Poly_NTRU_tri_unit_236 |     31|
|242   |      \PM[314].Muli  |Mul_Poly_NTRU_tri_unit_237 |     31|
|243   |      \PM[315].Muli  |Mul_Poly_NTRU_tri_unit_238 |     31|
|244   |      \PM[316].Muli  |Mul_Poly_NTRU_tri_unit_239 |     31|
|245   |      \PM[317].Muli  |Mul_Poly_NTRU_tri_unit_240 |     31|
|246   |      \PM[318].Muli  |Mul_Poly_NTRU_tri_unit_241 |     31|
|247   |      \PM[319].Muli  |Mul_Poly_NTRU_tri_unit_242 |     31|
|248   |      \PM[31].Muli   |Mul_Poly_NTRU_tri_unit_243 |     31|
|249   |      \PM[320].Muli  |Mul_Poly_NTRU_tri_unit_244 |     31|
|250   |      \PM[321].Muli  |Mul_Poly_NTRU_tri_unit_245 |     31|
|251   |      \PM[322].Muli  |Mul_Poly_NTRU_tri_unit_246 |     31|
|252   |      \PM[323].Muli  |Mul_Poly_NTRU_tri_unit_247 |     31|
|253   |      \PM[324].Muli  |Mul_Poly_NTRU_tri_unit_248 |     31|
|254   |      \PM[325].Muli  |Mul_Poly_NTRU_tri_unit_249 |     31|
|255   |      \PM[326].Muli  |Mul_Poly_NTRU_tri_unit_250 |     31|
|256   |      \PM[327].Muli  |Mul_Poly_NTRU_tri_unit_251 |     31|
|257   |      \PM[328].Muli  |Mul_Poly_NTRU_tri_unit_252 |     31|
|258   |      \PM[329].Muli  |Mul_Poly_NTRU_tri_unit_253 |     31|
|259   |      \PM[32].Muli   |Mul_Poly_NTRU_tri_unit_254 |     31|
|260   |      \PM[330].Muli  |Mul_Poly_NTRU_tri_unit_255 |     31|
|261   |      \PM[331].Muli  |Mul_Poly_NTRU_tri_unit_256 |     31|
|262   |      \PM[332].Muli  |Mul_Poly_NTRU_tri_unit_257 |     31|
|263   |      \PM[333].Muli  |Mul_Poly_NTRU_tri_unit_258 |     31|
|264   |      \PM[334].Muli  |Mul_Poly_NTRU_tri_unit_259 |     31|
|265   |      \PM[335].Muli  |Mul_Poly_NTRU_tri_unit_260 |     31|
|266   |      \PM[336].Muli  |Mul_Poly_NTRU_tri_unit_261 |     31|
|267   |      \PM[337].Muli  |Mul_Poly_NTRU_tri_unit_262 |     31|
|268   |      \PM[338].Muli  |Mul_Poly_NTRU_tri_unit_263 |     31|
|269   |      \PM[339].Muli  |Mul_Poly_NTRU_tri_unit_264 |     31|
|270   |      \PM[33].Muli   |Mul_Poly_NTRU_tri_unit_265 |     31|
|271   |      \PM[340].Muli  |Mul_Poly_NTRU_tri_unit_266 |     31|
|272   |      \PM[341].Muli  |Mul_Poly_NTRU_tri_unit_267 |     31|
|273   |      \PM[342].Muli  |Mul_Poly_NTRU_tri_unit_268 |     31|
|274   |      \PM[343].Muli  |Mul_Poly_NTRU_tri_unit_269 |     31|
|275   |      \PM[344].Muli  |Mul_Poly_NTRU_tri_unit_270 |     31|
|276   |      \PM[345].Muli  |Mul_Poly_NTRU_tri_unit_271 |     31|
|277   |      \PM[346].Muli  |Mul_Poly_NTRU_tri_unit_272 |     31|
|278   |      \PM[347].Muli  |Mul_Poly_NTRU_tri_unit_273 |     31|
|279   |      \PM[348].Muli  |Mul_Poly_NTRU_tri_unit_274 |     31|
|280   |      \PM[349].Muli  |Mul_Poly_NTRU_tri_unit_275 |     31|
|281   |      \PM[34].Muli   |Mul_Poly_NTRU_tri_unit_276 |     31|
|282   |      \PM[350].Muli  |Mul_Poly_NTRU_tri_unit_277 |     31|
|283   |      \PM[351].Muli  |Mul_Poly_NTRU_tri_unit_278 |     31|
|284   |      \PM[352].Muli  |Mul_Poly_NTRU_tri_unit_279 |     31|
|285   |      \PM[353].Muli  |Mul_Poly_NTRU_tri_unit_280 |     31|
|286   |      \PM[354].Muli  |Mul_Poly_NTRU_tri_unit_281 |     31|
|287   |      \PM[355].Muli  |Mul_Poly_NTRU_tri_unit_282 |     31|
|288   |      \PM[356].Muli  |Mul_Poly_NTRU_tri_unit_283 |     31|
|289   |      \PM[357].Muli  |Mul_Poly_NTRU_tri_unit_284 |     31|
|290   |      \PM[358].Muli  |Mul_Poly_NTRU_tri_unit_285 |     31|
|291   |      \PM[359].Muli  |Mul_Poly_NTRU_tri_unit_286 |     31|
|292   |      \PM[35].Muli   |Mul_Poly_NTRU_tri_unit_287 |     31|
|293   |      \PM[360].Muli  |Mul_Poly_NTRU_tri_unit_288 |     31|
|294   |      \PM[361].Muli  |Mul_Poly_NTRU_tri_unit_289 |     31|
|295   |      \PM[362].Muli  |Mul_Poly_NTRU_tri_unit_290 |     31|
|296   |      \PM[363].Muli  |Mul_Poly_NTRU_tri_unit_291 |     31|
|297   |      \PM[364].Muli  |Mul_Poly_NTRU_tri_unit_292 |     31|
|298   |      \PM[365].Muli  |Mul_Poly_NTRU_tri_unit_293 |     31|
|299   |      \PM[366].Muli  |Mul_Poly_NTRU_tri_unit_294 |     31|
|300   |      \PM[367].Muli  |Mul_Poly_NTRU_tri_unit_295 |     31|
|301   |      \PM[368].Muli  |Mul_Poly_NTRU_tri_unit_296 |     31|
|302   |      \PM[369].Muli  |Mul_Poly_NTRU_tri_unit_297 |     31|
|303   |      \PM[36].Muli   |Mul_Poly_NTRU_tri_unit_298 |     31|
|304   |      \PM[370].Muli  |Mul_Poly_NTRU_tri_unit_299 |     31|
|305   |      \PM[371].Muli  |Mul_Poly_NTRU_tri_unit_300 |     31|
|306   |      \PM[372].Muli  |Mul_Poly_NTRU_tri_unit_301 |     31|
|307   |      \PM[373].Muli  |Mul_Poly_NTRU_tri_unit_302 |     31|
|308   |      \PM[374].Muli  |Mul_Poly_NTRU_tri_unit_303 |     31|
|309   |      \PM[375].Muli  |Mul_Poly_NTRU_tri_unit_304 |     31|
|310   |      \PM[376].Muli  |Mul_Poly_NTRU_tri_unit_305 |     31|
|311   |      \PM[377].Muli  |Mul_Poly_NTRU_tri_unit_306 |     31|
|312   |      \PM[378].Muli  |Mul_Poly_NTRU_tri_unit_307 |     31|
|313   |      \PM[379].Muli  |Mul_Poly_NTRU_tri_unit_308 |     31|
|314   |      \PM[37].Muli   |Mul_Poly_NTRU_tri_unit_309 |     31|
|315   |      \PM[380].Muli  |Mul_Poly_NTRU_tri_unit_310 |     31|
|316   |      \PM[381].Muli  |Mul_Poly_NTRU_tri_unit_311 |     31|
|317   |      \PM[382].Muli  |Mul_Poly_NTRU_tri_unit_312 |     31|
|318   |      \PM[383].Muli  |Mul_Poly_NTRU_tri_unit_313 |     31|
|319   |      \PM[384].Muli  |Mul_Poly_NTRU_tri_unit_314 |     31|
|320   |      \PM[385].Muli  |Mul_Poly_NTRU_tri_unit_315 |     31|
|321   |      \PM[386].Muli  |Mul_Poly_NTRU_tri_unit_316 |     31|
|322   |      \PM[387].Muli  |Mul_Poly_NTRU_tri_unit_317 |     31|
|323   |      \PM[388].Muli  |Mul_Poly_NTRU_tri_unit_318 |     31|
|324   |      \PM[389].Muli  |Mul_Poly_NTRU_tri_unit_319 |     31|
|325   |      \PM[38].Muli   |Mul_Poly_NTRU_tri_unit_320 |     31|
|326   |      \PM[390].Muli  |Mul_Poly_NTRU_tri_unit_321 |     31|
|327   |      \PM[391].Muli  |Mul_Poly_NTRU_tri_unit_322 |     31|
|328   |      \PM[392].Muli  |Mul_Poly_NTRU_tri_unit_323 |     31|
|329   |      \PM[393].Muli  |Mul_Poly_NTRU_tri_unit_324 |     31|
|330   |      \PM[394].Muli  |Mul_Poly_NTRU_tri_unit_325 |     31|
|331   |      \PM[395].Muli  |Mul_Poly_NTRU_tri_unit_326 |     31|
|332   |      \PM[396].Muli  |Mul_Poly_NTRU_tri_unit_327 |     31|
|333   |      \PM[397].Muli  |Mul_Poly_NTRU_tri_unit_328 |     31|
|334   |      \PM[398].Muli  |Mul_Poly_NTRU_tri_unit_329 |     31|
|335   |      \PM[399].Muli  |Mul_Poly_NTRU_tri_unit_330 |     31|
|336   |      \PM[39].Muli   |Mul_Poly_NTRU_tri_unit_331 |     31|
|337   |      \PM[3].Muli    |Mul_Poly_NTRU_tri_unit_332 |     31|
|338   |      \PM[400].Muli  |Mul_Poly_NTRU_tri_unit_333 |     31|
|339   |      \PM[401].Muli  |Mul_Poly_NTRU_tri_unit_334 |     31|
|340   |      \PM[402].Muli  |Mul_Poly_NTRU_tri_unit_335 |     31|
|341   |      \PM[403].Muli  |Mul_Poly_NTRU_tri_unit_336 |     31|
|342   |      \PM[404].Muli  |Mul_Poly_NTRU_tri_unit_337 |     31|
|343   |      \PM[405].Muli  |Mul_Poly_NTRU_tri_unit_338 |     31|
|344   |      \PM[406].Muli  |Mul_Poly_NTRU_tri_unit_339 |     31|
|345   |      \PM[407].Muli  |Mul_Poly_NTRU_tri_unit_340 |     31|
|346   |      \PM[408].Muli  |Mul_Poly_NTRU_tri_unit_341 |     31|
|347   |      \PM[409].Muli  |Mul_Poly_NTRU_tri_unit_342 |     31|
|348   |      \PM[40].Muli   |Mul_Poly_NTRU_tri_unit_343 |     31|
|349   |      \PM[410].Muli  |Mul_Poly_NTRU_tri_unit_344 |     31|
|350   |      \PM[411].Muli  |Mul_Poly_NTRU_tri_unit_345 |     31|
|351   |      \PM[412].Muli  |Mul_Poly_NTRU_tri_unit_346 |     31|
|352   |      \PM[413].Muli  |Mul_Poly_NTRU_tri_unit_347 |     31|
|353   |      \PM[414].Muli  |Mul_Poly_NTRU_tri_unit_348 |     31|
|354   |      \PM[415].Muli  |Mul_Poly_NTRU_tri_unit_349 |     31|
|355   |      \PM[416].Muli  |Mul_Poly_NTRU_tri_unit_350 |     31|
|356   |      \PM[417].Muli  |Mul_Poly_NTRU_tri_unit_351 |     31|
|357   |      \PM[418].Muli  |Mul_Poly_NTRU_tri_unit_352 |     31|
|358   |      \PM[419].Muli  |Mul_Poly_NTRU_tri_unit_353 |     31|
|359   |      \PM[41].Muli   |Mul_Poly_NTRU_tri_unit_354 |     31|
|360   |      \PM[420].Muli  |Mul_Poly_NTRU_tri_unit_355 |     31|
|361   |      \PM[421].Muli  |Mul_Poly_NTRU_tri_unit_356 |     31|
|362   |      \PM[422].Muli  |Mul_Poly_NTRU_tri_unit_357 |     31|
|363   |      \PM[423].Muli  |Mul_Poly_NTRU_tri_unit_358 |     31|
|364   |      \PM[424].Muli  |Mul_Poly_NTRU_tri_unit_359 |     31|
|365   |      \PM[425].Muli  |Mul_Poly_NTRU_tri_unit_360 |     31|
|366   |      \PM[426].Muli  |Mul_Poly_NTRU_tri_unit_361 |     31|
|367   |      \PM[427].Muli  |Mul_Poly_NTRU_tri_unit_362 |     31|
|368   |      \PM[428].Muli  |Mul_Poly_NTRU_tri_unit_363 |     31|
|369   |      \PM[429].Muli  |Mul_Poly_NTRU_tri_unit_364 |     31|
|370   |      \PM[42].Muli   |Mul_Poly_NTRU_tri_unit_365 |     31|
|371   |      \PM[430].Muli  |Mul_Poly_NTRU_tri_unit_366 |     31|
|372   |      \PM[431].Muli  |Mul_Poly_NTRU_tri_unit_367 |     31|
|373   |      \PM[432].Muli  |Mul_Poly_NTRU_tri_unit_368 |     31|
|374   |      \PM[433].Muli  |Mul_Poly_NTRU_tri_unit_369 |     31|
|375   |      \PM[434].Muli  |Mul_Poly_NTRU_tri_unit_370 |     31|
|376   |      \PM[435].Muli  |Mul_Poly_NTRU_tri_unit_371 |     31|
|377   |      \PM[436].Muli  |Mul_Poly_NTRU_tri_unit_372 |     31|
|378   |      \PM[437].Muli  |Mul_Poly_NTRU_tri_unit_373 |     31|
|379   |      \PM[438].Muli  |Mul_Poly_NTRU_tri_unit_374 |     31|
|380   |      \PM[439].Muli  |Mul_Poly_NTRU_tri_unit_375 |     31|
|381   |      \PM[43].Muli   |Mul_Poly_NTRU_tri_unit_376 |     31|
|382   |      \PM[440].Muli  |Mul_Poly_NTRU_tri_unit_377 |     31|
|383   |      \PM[441].Muli  |Mul_Poly_NTRU_tri_unit_378 |     31|
|384   |      \PM[442].Muli  |Mul_Poly_NTRU_tri_unit_379 |     31|
|385   |      \PM[443].Muli  |Mul_Poly_NTRU_tri_unit_380 |     31|
|386   |      \PM[444].Muli  |Mul_Poly_NTRU_tri_unit_381 |     31|
|387   |      \PM[445].Muli  |Mul_Poly_NTRU_tri_unit_382 |     31|
|388   |      \PM[446].Muli  |Mul_Poly_NTRU_tri_unit_383 |     31|
|389   |      \PM[447].Muli  |Mul_Poly_NTRU_tri_unit_384 |     31|
|390   |      \PM[448].Muli  |Mul_Poly_NTRU_tri_unit_385 |     31|
|391   |      \PM[449].Muli  |Mul_Poly_NTRU_tri_unit_386 |     31|
|392   |      \PM[44].Muli   |Mul_Poly_NTRU_tri_unit_387 |     31|
|393   |      \PM[450].Muli  |Mul_Poly_NTRU_tri_unit_388 |     31|
|394   |      \PM[451].Muli  |Mul_Poly_NTRU_tri_unit_389 |     31|
|395   |      \PM[452].Muli  |Mul_Poly_NTRU_tri_unit_390 |     31|
|396   |      \PM[453].Muli  |Mul_Poly_NTRU_tri_unit_391 |     31|
|397   |      \PM[454].Muli  |Mul_Poly_NTRU_tri_unit_392 |     31|
|398   |      \PM[455].Muli  |Mul_Poly_NTRU_tri_unit_393 |     31|
|399   |      \PM[456].Muli  |Mul_Poly_NTRU_tri_unit_394 |     31|
|400   |      \PM[457].Muli  |Mul_Poly_NTRU_tri_unit_395 |     31|
|401   |      \PM[458].Muli  |Mul_Poly_NTRU_tri_unit_396 |     31|
|402   |      \PM[459].Muli  |Mul_Poly_NTRU_tri_unit_397 |     31|
|403   |      \PM[45].Muli   |Mul_Poly_NTRU_tri_unit_398 |     31|
|404   |      \PM[460].Muli  |Mul_Poly_NTRU_tri_unit_399 |     31|
|405   |      \PM[461].Muli  |Mul_Poly_NTRU_tri_unit_400 |     31|
|406   |      \PM[462].Muli  |Mul_Poly_NTRU_tri_unit_401 |     31|
|407   |      \PM[463].Muli  |Mul_Poly_NTRU_tri_unit_402 |     31|
|408   |      \PM[464].Muli  |Mul_Poly_NTRU_tri_unit_403 |     31|
|409   |      \PM[465].Muli  |Mul_Poly_NTRU_tri_unit_404 |     31|
|410   |      \PM[466].Muli  |Mul_Poly_NTRU_tri_unit_405 |     31|
|411   |      \PM[467].Muli  |Mul_Poly_NTRU_tri_unit_406 |     31|
|412   |      \PM[468].Muli  |Mul_Poly_NTRU_tri_unit_407 |     31|
|413   |      \PM[469].Muli  |Mul_Poly_NTRU_tri_unit_408 |     31|
|414   |      \PM[46].Muli   |Mul_Poly_NTRU_tri_unit_409 |     31|
|415   |      \PM[470].Muli  |Mul_Poly_NTRU_tri_unit_410 |     31|
|416   |      \PM[471].Muli  |Mul_Poly_NTRU_tri_unit_411 |     31|
|417   |      \PM[472].Muli  |Mul_Poly_NTRU_tri_unit_412 |     31|
|418   |      \PM[473].Muli  |Mul_Poly_NTRU_tri_unit_413 |     31|
|419   |      \PM[474].Muli  |Mul_Poly_NTRU_tri_unit_414 |     31|
|420   |      \PM[475].Muli  |Mul_Poly_NTRU_tri_unit_415 |     31|
|421   |      \PM[476].Muli  |Mul_Poly_NTRU_tri_unit_416 |     31|
|422   |      \PM[477].Muli  |Mul_Poly_NTRU_tri_unit_417 |     31|
|423   |      \PM[478].Muli  |Mul_Poly_NTRU_tri_unit_418 |     31|
|424   |      \PM[479].Muli  |Mul_Poly_NTRU_tri_unit_419 |     31|
|425   |      \PM[47].Muli   |Mul_Poly_NTRU_tri_unit_420 |     31|
|426   |      \PM[480].Muli  |Mul_Poly_NTRU_tri_unit_421 |     31|
|427   |      \PM[481].Muli  |Mul_Poly_NTRU_tri_unit_422 |     31|
|428   |      \PM[482].Muli  |Mul_Poly_NTRU_tri_unit_423 |     31|
|429   |      \PM[483].Muli  |Mul_Poly_NTRU_tri_unit_424 |     31|
|430   |      \PM[484].Muli  |Mul_Poly_NTRU_tri_unit_425 |     31|
|431   |      \PM[485].Muli  |Mul_Poly_NTRU_tri_unit_426 |     31|
|432   |      \PM[486].Muli  |Mul_Poly_NTRU_tri_unit_427 |     31|
|433   |      \PM[487].Muli  |Mul_Poly_NTRU_tri_unit_428 |     31|
|434   |      \PM[488].Muli  |Mul_Poly_NTRU_tri_unit_429 |     31|
|435   |      \PM[489].Muli  |Mul_Poly_NTRU_tri_unit_430 |     31|
|436   |      \PM[48].Muli   |Mul_Poly_NTRU_tri_unit_431 |     31|
|437   |      \PM[490].Muli  |Mul_Poly_NTRU_tri_unit_432 |     31|
|438   |      \PM[491].Muli  |Mul_Poly_NTRU_tri_unit_433 |     31|
|439   |      \PM[492].Muli  |Mul_Poly_NTRU_tri_unit_434 |     31|
|440   |      \PM[493].Muli  |Mul_Poly_NTRU_tri_unit_435 |     31|
|441   |      \PM[494].Muli  |Mul_Poly_NTRU_tri_unit_436 |     31|
|442   |      \PM[495].Muli  |Mul_Poly_NTRU_tri_unit_437 |     31|
|443   |      \PM[496].Muli  |Mul_Poly_NTRU_tri_unit_438 |     31|
|444   |      \PM[497].Muli  |Mul_Poly_NTRU_tri_unit_439 |     31|
|445   |      \PM[498].Muli  |Mul_Poly_NTRU_tri_unit_440 |     31|
|446   |      \PM[499].Muli  |Mul_Poly_NTRU_tri_unit_441 |     31|
|447   |      \PM[49].Muli   |Mul_Poly_NTRU_tri_unit_442 |     31|
|448   |      \PM[4].Muli    |Mul_Poly_NTRU_tri_unit_443 |     31|
|449   |      \PM[500].Muli  |Mul_Poly_NTRU_tri_unit_444 |     31|
|450   |      \PM[501].Muli  |Mul_Poly_NTRU_tri_unit_445 |     31|
|451   |      \PM[502].Muli  |Mul_Poly_NTRU_tri_unit_446 |     31|
|452   |      \PM[503].Muli  |Mul_Poly_NTRU_tri_unit_447 |     31|
|453   |      \PM[504].Muli  |Mul_Poly_NTRU_tri_unit_448 |     31|
|454   |      \PM[505].Muli  |Mul_Poly_NTRU_tri_unit_449 |     31|
|455   |      \PM[506].Muli  |Mul_Poly_NTRU_tri_unit_450 |     31|
|456   |      \PM[507].Muli  |Mul_Poly_NTRU_tri_unit_451 |     31|
|457   |      \PM[508].Muli  |Mul_Poly_NTRU_tri_unit_452 |     31|
|458   |      \PM[509].Muli  |Mul_Poly_NTRU_tri_unit_453 |     31|
|459   |      \PM[50].Muli   |Mul_Poly_NTRU_tri_unit_454 |     31|
|460   |      \PM[510].Muli  |Mul_Poly_NTRU_tri_unit_455 |     31|
|461   |      \PM[511].Muli  |Mul_Poly_NTRU_tri_unit_456 |     31|
|462   |      \PM[512].Muli  |Mul_Poly_NTRU_tri_unit_457 |     31|
|463   |      \PM[513].Muli  |Mul_Poly_NTRU_tri_unit_458 |     31|
|464   |      \PM[514].Muli  |Mul_Poly_NTRU_tri_unit_459 |     31|
|465   |      \PM[515].Muli  |Mul_Poly_NTRU_tri_unit_460 |     31|
|466   |      \PM[516].Muli  |Mul_Poly_NTRU_tri_unit_461 |     31|
|467   |      \PM[517].Muli  |Mul_Poly_NTRU_tri_unit_462 |     31|
|468   |      \PM[518].Muli  |Mul_Poly_NTRU_tri_unit_463 |     31|
|469   |      \PM[519].Muli  |Mul_Poly_NTRU_tri_unit_464 |     31|
|470   |      \PM[51].Muli   |Mul_Poly_NTRU_tri_unit_465 |     31|
|471   |      \PM[520].Muli  |Mul_Poly_NTRU_tri_unit_466 |     31|
|472   |      \PM[521].Muli  |Mul_Poly_NTRU_tri_unit_467 |     31|
|473   |      \PM[522].Muli  |Mul_Poly_NTRU_tri_unit_468 |     31|
|474   |      \PM[523].Muli  |Mul_Poly_NTRU_tri_unit_469 |     31|
|475   |      \PM[524].Muli  |Mul_Poly_NTRU_tri_unit_470 |     31|
|476   |      \PM[525].Muli  |Mul_Poly_NTRU_tri_unit_471 |     31|
|477   |      \PM[526].Muli  |Mul_Poly_NTRU_tri_unit_472 |     31|
|478   |      \PM[527].Muli  |Mul_Poly_NTRU_tri_unit_473 |     31|
|479   |      \PM[528].Muli  |Mul_Poly_NTRU_tri_unit_474 |     31|
|480   |      \PM[529].Muli  |Mul_Poly_NTRU_tri_unit_475 |     31|
|481   |      \PM[52].Muli   |Mul_Poly_NTRU_tri_unit_476 |     31|
|482   |      \PM[530].Muli  |Mul_Poly_NTRU_tri_unit_477 |     31|
|483   |      \PM[531].Muli  |Mul_Poly_NTRU_tri_unit_478 |     31|
|484   |      \PM[532].Muli  |Mul_Poly_NTRU_tri_unit_479 |     31|
|485   |      \PM[533].Muli  |Mul_Poly_NTRU_tri_unit_480 |     31|
|486   |      \PM[534].Muli  |Mul_Poly_NTRU_tri_unit_481 |     31|
|487   |      \PM[535].Muli  |Mul_Poly_NTRU_tri_unit_482 |     31|
|488   |      \PM[536].Muli  |Mul_Poly_NTRU_tri_unit_483 |     31|
|489   |      \PM[537].Muli  |Mul_Poly_NTRU_tri_unit_484 |     31|
|490   |      \PM[538].Muli  |Mul_Poly_NTRU_tri_unit_485 |     31|
|491   |      \PM[539].Muli  |Mul_Poly_NTRU_tri_unit_486 |     31|
|492   |      \PM[53].Muli   |Mul_Poly_NTRU_tri_unit_487 |     31|
|493   |      \PM[540].Muli  |Mul_Poly_NTRU_tri_unit_488 |     31|
|494   |      \PM[541].Muli  |Mul_Poly_NTRU_tri_unit_489 |     31|
|495   |      \PM[542].Muli  |Mul_Poly_NTRU_tri_unit_490 |     31|
|496   |      \PM[543].Muli  |Mul_Poly_NTRU_tri_unit_491 |     31|
|497   |      \PM[544].Muli  |Mul_Poly_NTRU_tri_unit_492 |     31|
|498   |      \PM[545].Muli  |Mul_Poly_NTRU_tri_unit_493 |     31|
|499   |      \PM[546].Muli  |Mul_Poly_NTRU_tri_unit_494 |     31|
|500   |      \PM[547].Muli  |Mul_Poly_NTRU_tri_unit_495 |     31|
|501   |      \PM[548].Muli  |Mul_Poly_NTRU_tri_unit_496 |     31|
|502   |      \PM[549].Muli  |Mul_Poly_NTRU_tri_unit_497 |     31|
|503   |      \PM[54].Muli   |Mul_Poly_NTRU_tri_unit_498 |     31|
|504   |      \PM[550].Muli  |Mul_Poly_NTRU_tri_unit_499 |     31|
|505   |      \PM[551].Muli  |Mul_Poly_NTRU_tri_unit_500 |     31|
|506   |      \PM[552].Muli  |Mul_Poly_NTRU_tri_unit_501 |     31|
|507   |      \PM[553].Muli  |Mul_Poly_NTRU_tri_unit_502 |     31|
|508   |      \PM[554].Muli  |Mul_Poly_NTRU_tri_unit_503 |     31|
|509   |      \PM[555].Muli  |Mul_Poly_NTRU_tri_unit_504 |     31|
|510   |      \PM[556].Muli  |Mul_Poly_NTRU_tri_unit_505 |     31|
|511   |      \PM[557].Muli  |Mul_Poly_NTRU_tri_unit_506 |     31|
|512   |      \PM[558].Muli  |Mul_Poly_NTRU_tri_unit_507 |     31|
|513   |      \PM[559].Muli  |Mul_Poly_NTRU_tri_unit_508 |     31|
|514   |      \PM[55].Muli   |Mul_Poly_NTRU_tri_unit_509 |     31|
|515   |      \PM[560].Muli  |Mul_Poly_NTRU_tri_unit_510 |     31|
|516   |      \PM[561].Muli  |Mul_Poly_NTRU_tri_unit_511 |     31|
|517   |      \PM[562].Muli  |Mul_Poly_NTRU_tri_unit_512 |     31|
|518   |      \PM[563].Muli  |Mul_Poly_NTRU_tri_unit_513 |     31|
|519   |      \PM[564].Muli  |Mul_Poly_NTRU_tri_unit_514 |     31|
|520   |      \PM[565].Muli  |Mul_Poly_NTRU_tri_unit_515 |     31|
|521   |      \PM[566].Muli  |Mul_Poly_NTRU_tri_unit_516 |     31|
|522   |      \PM[567].Muli  |Mul_Poly_NTRU_tri_unit_517 |     31|
|523   |      \PM[568].Muli  |Mul_Poly_NTRU_tri_unit_518 |     31|
|524   |      \PM[569].Muli  |Mul_Poly_NTRU_tri_unit_519 |     31|
|525   |      \PM[56].Muli   |Mul_Poly_NTRU_tri_unit_520 |     31|
|526   |      \PM[570].Muli  |Mul_Poly_NTRU_tri_unit_521 |     31|
|527   |      \PM[571].Muli  |Mul_Poly_NTRU_tri_unit_522 |     31|
|528   |      \PM[572].Muli  |Mul_Poly_NTRU_tri_unit_523 |     31|
|529   |      \PM[573].Muli  |Mul_Poly_NTRU_tri_unit_524 |     31|
|530   |      \PM[574].Muli  |Mul_Poly_NTRU_tri_unit_525 |     31|
|531   |      \PM[575].Muli  |Mul_Poly_NTRU_tri_unit_526 |     31|
|532   |      \PM[576].Muli  |Mul_Poly_NTRU_tri_unit_527 |     31|
|533   |      \PM[577].Muli  |Mul_Poly_NTRU_tri_unit_528 |     31|
|534   |      \PM[578].Muli  |Mul_Poly_NTRU_tri_unit_529 |     31|
|535   |      \PM[579].Muli  |Mul_Poly_NTRU_tri_unit_530 |     31|
|536   |      \PM[57].Muli   |Mul_Poly_NTRU_tri_unit_531 |     31|
|537   |      \PM[580].Muli  |Mul_Poly_NTRU_tri_unit_532 |     31|
|538   |      \PM[581].Muli  |Mul_Poly_NTRU_tri_unit_533 |     31|
|539   |      \PM[582].Muli  |Mul_Poly_NTRU_tri_unit_534 |     31|
|540   |      \PM[583].Muli  |Mul_Poly_NTRU_tri_unit_535 |     31|
|541   |      \PM[584].Muli  |Mul_Poly_NTRU_tri_unit_536 |     31|
|542   |      \PM[585].Muli  |Mul_Poly_NTRU_tri_unit_537 |     31|
|543   |      \PM[586].Muli  |Mul_Poly_NTRU_tri_unit_538 |     31|
|544   |      \PM[587].Muli  |Mul_Poly_NTRU_tri_unit_539 |     31|
|545   |      \PM[588].Muli  |Mul_Poly_NTRU_tri_unit_540 |     31|
|546   |      \PM[589].Muli  |Mul_Poly_NTRU_tri_unit_541 |     31|
|547   |      \PM[58].Muli   |Mul_Poly_NTRU_tri_unit_542 |     31|
|548   |      \PM[590].Muli  |Mul_Poly_NTRU_tri_unit_543 |     31|
|549   |      \PM[591].Muli  |Mul_Poly_NTRU_tri_unit_544 |     31|
|550   |      \PM[592].Muli  |Mul_Poly_NTRU_tri_unit_545 |     31|
|551   |      \PM[593].Muli  |Mul_Poly_NTRU_tri_unit_546 |     31|
|552   |      \PM[594].Muli  |Mul_Poly_NTRU_tri_unit_547 |     31|
|553   |      \PM[595].Muli  |Mul_Poly_NTRU_tri_unit_548 |     31|
|554   |      \PM[596].Muli  |Mul_Poly_NTRU_tri_unit_549 |     31|
|555   |      \PM[597].Muli  |Mul_Poly_NTRU_tri_unit_550 |     31|
|556   |      \PM[598].Muli  |Mul_Poly_NTRU_tri_unit_551 |     31|
|557   |      \PM[599].Muli  |Mul_Poly_NTRU_tri_unit_552 |     31|
|558   |      \PM[59].Muli   |Mul_Poly_NTRU_tri_unit_553 |     31|
|559   |      \PM[5].Muli    |Mul_Poly_NTRU_tri_unit_554 |     31|
|560   |      \PM[600].Muli  |Mul_Poly_NTRU_tri_unit_555 |     31|
|561   |      \PM[601].Muli  |Mul_Poly_NTRU_tri_unit_556 |     31|
|562   |      \PM[602].Muli  |Mul_Poly_NTRU_tri_unit_557 |     31|
|563   |      \PM[603].Muli  |Mul_Poly_NTRU_tri_unit_558 |     31|
|564   |      \PM[604].Muli  |Mul_Poly_NTRU_tri_unit_559 |     31|
|565   |      \PM[605].Muli  |Mul_Poly_NTRU_tri_unit_560 |     31|
|566   |      \PM[606].Muli  |Mul_Poly_NTRU_tri_unit_561 |     31|
|567   |      \PM[607].Muli  |Mul_Poly_NTRU_tri_unit_562 |     31|
|568   |      \PM[608].Muli  |Mul_Poly_NTRU_tri_unit_563 |     31|
|569   |      \PM[609].Muli  |Mul_Poly_NTRU_tri_unit_564 |     31|
|570   |      \PM[60].Muli   |Mul_Poly_NTRU_tri_unit_565 |     31|
|571   |      \PM[610].Muli  |Mul_Poly_NTRU_tri_unit_566 |     31|
|572   |      \PM[611].Muli  |Mul_Poly_NTRU_tri_unit_567 |     31|
|573   |      \PM[612].Muli  |Mul_Poly_NTRU_tri_unit_568 |     31|
|574   |      \PM[613].Muli  |Mul_Poly_NTRU_tri_unit_569 |     31|
|575   |      \PM[614].Muli  |Mul_Poly_NTRU_tri_unit_570 |     31|
|576   |      \PM[615].Muli  |Mul_Poly_NTRU_tri_unit_571 |     31|
|577   |      \PM[616].Muli  |Mul_Poly_NTRU_tri_unit_572 |     31|
|578   |      \PM[617].Muli  |Mul_Poly_NTRU_tri_unit_573 |     31|
|579   |      \PM[618].Muli  |Mul_Poly_NTRU_tri_unit_574 |     32|
|580   |      \PM[61].Muli   |Mul_Poly_NTRU_tri_unit_575 |     31|
|581   |      \PM[62].Muli   |Mul_Poly_NTRU_tri_unit_576 |     31|
|582   |      \PM[63].Muli   |Mul_Poly_NTRU_tri_unit_577 |     31|
|583   |      \PM[64].Muli   |Mul_Poly_NTRU_tri_unit_578 |     31|
|584   |      \PM[65].Muli   |Mul_Poly_NTRU_tri_unit_579 |     31|
|585   |      \PM[66].Muli   |Mul_Poly_NTRU_tri_unit_580 |     31|
|586   |      \PM[67].Muli   |Mul_Poly_NTRU_tri_unit_581 |     31|
|587   |      \PM[68].Muli   |Mul_Poly_NTRU_tri_unit_582 |     31|
|588   |      \PM[69].Muli   |Mul_Poly_NTRU_tri_unit_583 |     31|
|589   |      \PM[6].Muli    |Mul_Poly_NTRU_tri_unit_584 |     31|
|590   |      \PM[70].Muli   |Mul_Poly_NTRU_tri_unit_585 |     31|
|591   |      \PM[71].Muli   |Mul_Poly_NTRU_tri_unit_586 |     31|
|592   |      \PM[72].Muli   |Mul_Poly_NTRU_tri_unit_587 |     31|
|593   |      \PM[73].Muli   |Mul_Poly_NTRU_tri_unit_588 |     31|
|594   |      \PM[74].Muli   |Mul_Poly_NTRU_tri_unit_589 |     31|
|595   |      \PM[75].Muli   |Mul_Poly_NTRU_tri_unit_590 |     31|
|596   |      \PM[76].Muli   |Mul_Poly_NTRU_tri_unit_591 |     31|
|597   |      \PM[77].Muli   |Mul_Poly_NTRU_tri_unit_592 |     31|
|598   |      \PM[78].Muli   |Mul_Poly_NTRU_tri_unit_593 |     31|
|599   |      \PM[79].Muli   |Mul_Poly_NTRU_tri_unit_594 |     31|
|600   |      \PM[7].Muli    |Mul_Poly_NTRU_tri_unit_595 |     31|
|601   |      \PM[80].Muli   |Mul_Poly_NTRU_tri_unit_596 |     31|
|602   |      \PM[81].Muli   |Mul_Poly_NTRU_tri_unit_597 |     31|
|603   |      \PM[82].Muli   |Mul_Poly_NTRU_tri_unit_598 |     31|
|604   |      \PM[83].Muli   |Mul_Poly_NTRU_tri_unit_599 |     31|
|605   |      \PM[84].Muli   |Mul_Poly_NTRU_tri_unit_600 |     31|
|606   |      \PM[85].Muli   |Mul_Poly_NTRU_tri_unit_601 |     31|
|607   |      \PM[86].Muli   |Mul_Poly_NTRU_tri_unit_602 |     31|
|608   |      \PM[87].Muli   |Mul_Poly_NTRU_tri_unit_603 |     31|
|609   |      \PM[88].Muli   |Mul_Poly_NTRU_tri_unit_604 |     31|
|610   |      \PM[89].Muli   |Mul_Poly_NTRU_tri_unit_605 |     31|
|611   |      \PM[8].Muli    |Mul_Poly_NTRU_tri_unit_606 |     31|
|612   |      \PM[90].Muli   |Mul_Poly_NTRU_tri_unit_607 |     31|
|613   |      \PM[91].Muli   |Mul_Poly_NTRU_tri_unit_608 |     31|
|614   |      \PM[92].Muli   |Mul_Poly_NTRU_tri_unit_609 |     31|
|615   |      \PM[93].Muli   |Mul_Poly_NTRU_tri_unit_610 |     31|
|616   |      \PM[94].Muli   |Mul_Poly_NTRU_tri_unit_611 |     31|
|617   |      \PM[95].Muli   |Mul_Poly_NTRU_tri_unit_612 |     31|
|618   |      \PM[96].Muli   |Mul_Poly_NTRU_tri_unit_613 |     31|
|619   |      \PM[97].Muli   |Mul_Poly_NTRU_tri_unit_614 |     31|
|620   |      \PM[98].Muli   |Mul_Poly_NTRU_tri_unit_615 |     31|
|621   |      \PM[99].Muli   |Mul_Poly_NTRU_tri_unit_616 |     31|
|622   |      \PM[9].Muli    |Mul_Poly_NTRU_tri_unit_617 |     31|
|623   |    unlft            |Unlift_Poly                |  28551|
+------+---------------------+---------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:06:06 ; elapsed = 00:06:06 . Memory (MB): peak = 1226.824 ; gain = 889.613
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 25 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:06:06 ; elapsed = 00:06:07 . Memory (MB): peak = 1226.824 ; gain = 889.613
Synthesis Optimization Complete : Time (s): cpu = 00:06:06 ; elapsed = 00:06:07 . Memory (MB): peak = 1226.824 ; gain = 889.613
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3711 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1399.457 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
142 Infos, 25 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:06:32 ; elapsed = 00:06:35 . Memory (MB): peak = 1399.457 ; gain = 1075.254
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1399.457 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/ma/Documents/GitHub/Round5_VHDL/Xilinx/Round5_VHDL/Round5_VHDL.runs/synth_1/Round5_enc_arith.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 1406.016 ; gain = 6.559
INFO: [runtcl-4] Executing : report_utilization -file Round5_enc_arith_utilization_synth.rpt -pb Round5_enc_arith_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Mar 23 12:35:35 2019...
