{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1659005529364 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1659005529365 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "AcoustophoreticBoard EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"AcoustophoreticBoard\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1659005529384 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1659005529426 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1659005529426 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "Masterclock:inst_Masterclock\|altpll:altpll_component\|Masterclock_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"Masterclock:inst_Masterclock\|altpll:altpll_component\|Masterclock_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Masterclock:inst_Masterclock\|altpll:altpll_component\|Masterclock_altpll:auto_generated\|wire_pll1_clk\[0\] 86 105 0 0 " "Implementing clock multiplication of 86, clock division of 105, and phase shift of 0 degrees (0 ps) for Masterclock:inst_Masterclock\|altpll:altpll_component\|Masterclock_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/masterclock_altpll.v" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/db/masterclock_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/" { { 0 { 0 ""} 0 1593 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1659005529464 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Masterclock:inst_Masterclock\|altpll:altpll_component\|Masterclock_altpll:auto_generated\|wire_pll1_clk\[1\] 86 105 0 0 " "Implementing clock multiplication of 86, clock division of 105, and phase shift of 0 degrees (0 ps) for Masterclock:inst_Masterclock\|altpll:altpll_component\|Masterclock_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/masterclock_altpll.v" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/db/masterclock_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/" { { 0 { 0 ""} 0 1594 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1659005529464 ""}  } { { "db/masterclock_altpll.v" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/db/masterclock_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/" { { 0 { 0 ""} 0 1593 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1659005529464 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1659005529534 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1659005529542 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1659005529898 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1659005529898 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1659005529898 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1659005529898 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/" { { 0 { 0 ""} 0 5516 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1659005529902 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/" { { 0 { 0 ""} 0 5518 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1659005529902 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/" { { 0 { 0 ""} 0 5520 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1659005529902 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/" { { 0 { 0 ""} 0 5522 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1659005529902 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/" { { 0 { 0 ""} 0 5524 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1659005529902 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1659005529902 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1659005529904 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1659005529934 ""}
{ "Info" "ISTA_SDC_FOUND" "top.sdc " "Reading SDC File: 'top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1659005530426 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst_Masterclock\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 105 -multiply_by 86 -duty_cycle 50.00 -name \{inst_Masterclock\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst_Masterclock\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{inst_Masterclock\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 105 -multiply_by 86 -duty_cycle 50.00 -name \{inst_Masterclock\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst_Masterclock\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1659005530433 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst_Masterclock\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 105 -multiply_by 86 -duty_cycle 50.00 -name \{inst_Masterclock\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{inst_Masterclock\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{inst_Masterclock\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 105 -multiply_by 86 -duty_cycle 50.00 -name \{inst_Masterclock\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{inst_Masterclock\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1659005530433 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1659005530433 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1659005530434 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1659005530450 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1659005530451 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1659005530451 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1659005530451 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000          clk " "  20.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1659005530451 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  24.418 inst_Masterclock\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  24.418 inst_Masterclock\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1659005530451 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  24.418 inst_Masterclock\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "  24.418 inst_Masterclock\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1659005530451 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1659005530451 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN E16 (CLK5, DIFFCLK_2n)) " "Automatically promoted node CLK~input (placed in PIN E16 (CLK5, DIFFCLK_2n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1659005530558 ""}  } { { "src/top.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/" { { 0 { 0 ""} 0 5508 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1659005530558 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Masterclock:inst_Masterclock\|altpll:altpll_component\|Masterclock_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Automatically promoted node Masterclock:inst_Masterclock\|altpll:altpll_component\|Masterclock_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1659005530558 ""}  } { { "db/masterclock_altpll.v" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/db/masterclock_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/" { { 0 { 0 ""} 0 1593 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1659005530558 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Masterclock:inst_Masterclock\|altpll:altpll_component\|Masterclock_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_2) " "Automatically promoted node Masterclock:inst_Masterclock\|altpll:altpll_component\|Masterclock_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1659005530558 ""}  } { { "db/masterclock_altpll.v" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/db/masterclock_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/" { { 0 { 0 ""} 0 1593 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1659005530558 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1659005530844 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1659005530846 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1659005530846 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1659005530850 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1659005530854 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1659005530859 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1659005530859 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1659005530861 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1659005530939 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1659005530941 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1659005530941 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "Masterclock:inst_Masterclock\|altpll:altpll_component\|Masterclock_altpll:auto_generated\|pll1 clk\[1\] SCLK\[3\]~output " "PLL \"Masterclock:inst_Masterclock\|altpll:altpll_component\|Masterclock_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"SCLK\[3\]~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/masterclock_altpll.v" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/db/masterclock_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "src/Masterclock.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/Masterclock.vhd" 141 0 0 } } { "src/top.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/top.vhd" 224 0 0 } } { "src/top.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/top.vhd" 32 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1659005530975 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "Masterclock:inst_Masterclock\|altpll:altpll_component\|Masterclock_altpll:auto_generated\|pll1 clk\[1\] SCLK\[2\]~output " "PLL \"Masterclock:inst_Masterclock\|altpll:altpll_component\|Masterclock_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"SCLK\[2\]~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/masterclock_altpll.v" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/db/masterclock_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "src/Masterclock.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/Masterclock.vhd" 141 0 0 } } { "src/top.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/top.vhd" 224 0 0 } } { "src/top.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/top.vhd" 32 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1659005530977 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "Masterclock:inst_Masterclock\|altpll:altpll_component\|Masterclock_altpll:auto_generated\|pll1 clk\[1\] SCLK\[1\]~output " "PLL \"Masterclock:inst_Masterclock\|altpll:altpll_component\|Masterclock_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"SCLK\[1\]~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/masterclock_altpll.v" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/db/masterclock_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "src/Masterclock.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/Masterclock.vhd" 141 0 0 } } { "src/top.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/top.vhd" 224 0 0 } } { "src/top.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/top.vhd" 32 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1659005530977 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "Masterclock:inst_Masterclock\|altpll:altpll_component\|Masterclock_altpll:auto_generated\|pll1 clk\[1\] SCLK\[0\]~output " "PLL \"Masterclock:inst_Masterclock\|altpll:altpll_component\|Masterclock_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"SCLK\[0\]~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/masterclock_altpll.v" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/db/masterclock_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "src/Masterclock.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/Masterclock.vhd" 141 0 0 } } { "src/top.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/top.vhd" 224 0 0 } } { "src/top.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/top.vhd" 32 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1659005530977 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SYNC_SWAP_M " "Node \"SYNC_SWAP_M\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SYNC_SWAP_M" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1659005531017 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SYNC_SWAP_S " "Node \"SYNC_SWAP_S\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SYNC_SWAP_S" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1659005531017 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1659005531017 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1659005531017 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1659005531023 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1659005531560 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1659005531790 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1659005531814 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1659005532527 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1659005532527 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1659005532904 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Router estimated average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "11 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/" { { 1 { 0 "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1659005533769 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1659005533769 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1659005533870 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1659005533870 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1659005533870 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1659005533872 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.55 " "Total time spent on timing analysis during the Fitter is 0.55 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1659005534002 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1659005534022 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1659005534245 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1659005534246 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1659005534569 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1659005535106 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1659005535330 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "8 " "Following 8 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB_DATA\[0\] a permanently disabled " "Pin USB_DATA\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { USB_DATA[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_DATA\[0\]" } } } } { "src/top.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/top.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1659005535341 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB_DATA\[1\] a permanently disabled " "Pin USB_DATA\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { USB_DATA[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_DATA\[1\]" } } } } { "src/top.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/top.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1659005535341 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB_DATA\[2\] a permanently disabled " "Pin USB_DATA\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { USB_DATA[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_DATA\[2\]" } } } } { "src/top.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/top.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1659005535341 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB_DATA\[3\] a permanently disabled " "Pin USB_DATA\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { USB_DATA[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_DATA\[3\]" } } } } { "src/top.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/top.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1659005535341 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB_DATA\[4\] a permanently disabled " "Pin USB_DATA\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { USB_DATA[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_DATA\[4\]" } } } } { "src/top.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/top.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1659005535341 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB_DATA\[5\] a permanently disabled " "Pin USB_DATA\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { USB_DATA[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_DATA\[5\]" } } } } { "src/top.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/top.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1659005535341 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB_DATA\[6\] a permanently disabled " "Pin USB_DATA\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { USB_DATA[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_DATA\[6\]" } } } } { "src/top.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/top.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1659005535341 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB_DATA\[7\] a permanently disabled " "Pin USB_DATA\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { USB_DATA[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_DATA\[7\]" } } } } { "src/top.vhd" "" { Text "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/src/top.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1659005535341 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1659005535341 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/output_files/AcoustophoreticBoard.fit.smsg " "Generated suppressed messages file D:/University College London/AHRC - PBD Exhibitions - UCL_Code(Development) - UCL_Code(All)/1.FPGA firmware/Quartus Projects/AcoustophoreticBoard_fpga_3.4.2/output_files/AcoustophoreticBoard.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1659005535447 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 12 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6509 " "Peak virtual memory: 6509 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1659005536049 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 28 11:52:16 2022 " "Processing ended: Thu Jul 28 11:52:16 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1659005536049 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1659005536049 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1659005536049 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1659005536049 ""}
