

================================================================
== Vitis HLS Report for 'AddRoundKey'
================================================================
* Date:           Sat May 31 00:10:16 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        AES
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  2.607 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       17|       17|  0.136 us|  0.136 us|   17|   17|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- AddRoundKey_label0  |       16|       16|         4|          -|          -|     4|        no|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [data/benchmarks/aes/aes_key.c:448]   --->   Operation 6 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %statemt, void @empty_11, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%n_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %n"   --->   Operation 8 'read' 'n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%mul = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %n_read, i2 0"   --->   Operation 9 'bitconcatenate' 'mul' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.38ns)   --->   "%store_ln448 = store i3 0, i3 %j" [data/benchmarks/aes/aes_key.c:448]   --->   Operation 10 'store' 'store_ln448' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln469 = br void %for.inc" [data/benchmarks/aes/aes_key.c:469]   --->   Operation 11 'br' 'br_ln469' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.60>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%j_8 = load i3 %j" [data/benchmarks/aes/aes_key.c:471]   --->   Operation 12 'load' 'j_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.57ns)   --->   "%icmp_ln469 = icmp_eq  i3 %j_8, i3 4" [data/benchmarks/aes/aes_key.c:469]   --->   Operation 13 'icmp' 'icmp_ln469' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.57ns)   --->   "%add_ln469 = add i3 %j_8, i3 1" [data/benchmarks/aes/aes_key.c:469]   --->   Operation 14 'add' 'add_ln469' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln469 = br i1 %icmp_ln469, void %for.inc.split, void %for.end" [data/benchmarks/aes/aes_key.c:469]   --->   Operation 15 'br' 'br_ln469' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln469 = zext i3 %j_8" [data/benchmarks/aes/aes_key.c:469]   --->   Operation 16 'zext' 'zext_ln469' <Predicate = (!icmp_ln469)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.70ns)   --->   "%add_ln471 = add i6 %zext_ln469, i6 %mul" [data/benchmarks/aes/aes_key.c:471]   --->   Operation 17 'add' 'add_ln471' <Predicate = (!icmp_ln469)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln471 = zext i6 %add_ln471" [data/benchmarks/aes/aes_key.c:471]   --->   Operation 18 'zext' 'zext_ln471' <Predicate = (!icmp_ln469)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln471_3 = zext i6 %add_ln471" [data/benchmarks/aes/aes_key.c:471]   --->   Operation 19 'zext' 'zext_ln471_3' <Predicate = (!icmp_ln469)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%word_addr = getelementptr i32 %word, i64 0, i64 %zext_ln471" [data/benchmarks/aes/aes_key.c:471]   --->   Operation 20 'getelementptr' 'word_addr' <Predicate = (!icmp_ln469)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.70ns)   --->   "%add_ln472 = add i8 %zext_ln471_3, i8 120" [data/benchmarks/aes/aes_key.c:472]   --->   Operation 21 'add' 'add_ln472' <Predicate = (!icmp_ln469)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln472_1 = zext i8 %add_ln472" [data/benchmarks/aes/aes_key.c:472]   --->   Operation 22 'zext' 'zext_ln472_1' <Predicate = (!icmp_ln469)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%word_addr_13 = getelementptr i32 %word, i64 0, i64 %zext_ln472_1" [data/benchmarks/aes/aes_key.c:472]   --->   Operation 23 'getelementptr' 'word_addr_13' <Predicate = (!icmp_ln469)> <Delay = 0.00>
ST_2 : Operation 24 [2/2] (1.19ns)   --->   "%word_load = load i9 %word_addr" [data/benchmarks/aes/aes_key.c:471]   --->   Operation 24 'load' 'word_load' <Predicate = (!icmp_ln469)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 480> <RAM>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln471 = trunc i3 %j_8" [data/benchmarks/aes/aes_key.c:471]   --->   Operation 25 'trunc' 'trunc_ln471' <Predicate = (!icmp_ln469)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %trunc_ln471, i2 0" [data/benchmarks/aes/aes_key.c:471]   --->   Operation 26 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln469)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln471_1 = zext i4 %shl_ln" [data/benchmarks/aes/aes_key.c:471]   --->   Operation 27 'zext' 'zext_ln471_1' <Predicate = (!icmp_ln469)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%statemt_addr = getelementptr i32 %statemt, i64 0, i64 %zext_ln471_1" [data/benchmarks/aes/aes_key.c:471]   --->   Operation 28 'getelementptr' 'statemt_addr' <Predicate = (!icmp_ln469)> <Delay = 0.00>
ST_2 : Operation 29 [2/2] (0.69ns)   --->   "%statemt_load = load i5 %statemt_addr" [data/benchmarks/aes/aes_key.c:471]   --->   Operation 29 'load' 'statemt_load' <Predicate = (!icmp_ln469)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 30 [2/2] (1.19ns)   --->   "%word_load_10 = load i9 %word_addr_13" [data/benchmarks/aes/aes_key.c:472]   --->   Operation 30 'load' 'word_load_10' <Predicate = (!icmp_ln469)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 480> <RAM>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%or_ln472 = or i4 %shl_ln, i4 1" [data/benchmarks/aes/aes_key.c:472]   --->   Operation 31 'or' 'or_ln472' <Predicate = (!icmp_ln469)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln472 = zext i4 %or_ln472" [data/benchmarks/aes/aes_key.c:472]   --->   Operation 32 'zext' 'zext_ln472' <Predicate = (!icmp_ln469)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%statemt_addr_49 = getelementptr i32 %statemt, i64 0, i64 %zext_ln472" [data/benchmarks/aes/aes_key.c:472]   --->   Operation 33 'getelementptr' 'statemt_addr_49' <Predicate = (!icmp_ln469)> <Delay = 0.00>
ST_2 : Operation 34 [2/2] (0.69ns)   --->   "%statemt_load_41 = load i5 %statemt_addr_49" [data/benchmarks/aes/aes_key.c:472]   --->   Operation 34 'load' 'statemt_load_41' <Predicate = (!icmp_ln469)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 35 [1/1] (0.38ns)   --->   "%store_ln448 = store i3 %add_ln469, i3 %j" [data/benchmarks/aes/aes_key.c:448]   --->   Operation 35 'store' 'store_ln448' <Predicate = (!icmp_ln469)> <Delay = 0.38>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 36 'ret' 'ret_ln0' <Predicate = (icmp_ln469)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.91>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln471_2 = zext i6 %add_ln471" [data/benchmarks/aes/aes_key.c:471]   --->   Operation 37 'zext' 'zext_ln471_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.71ns)   --->   "%add_ln473 = add i9 %zext_ln471_2, i9 240" [data/benchmarks/aes/aes_key.c:473]   --->   Operation 38 'add' 'add_ln473' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln473_1 = zext i9 %add_ln473" [data/benchmarks/aes/aes_key.c:473]   --->   Operation 39 'zext' 'zext_ln473_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%word_addr_14 = getelementptr i32 %word, i64 0, i64 %zext_ln473_1" [data/benchmarks/aes/aes_key.c:473]   --->   Operation 40 'getelementptr' 'word_addr_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.71ns)   --->   "%add_ln474 = add i9 %zext_ln471_2, i9 360" [data/benchmarks/aes/aes_key.c:474]   --->   Operation 41 'add' 'add_ln474' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln474_1 = zext i9 %add_ln474" [data/benchmarks/aes/aes_key.c:474]   --->   Operation 42 'zext' 'zext_ln474_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%word_addr_15 = getelementptr i32 %word, i64 0, i64 %zext_ln474_1" [data/benchmarks/aes/aes_key.c:474]   --->   Operation 43 'getelementptr' 'word_addr_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/2] (1.19ns)   --->   "%word_load = load i9 %word_addr" [data/benchmarks/aes/aes_key.c:471]   --->   Operation 44 'load' 'word_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 480> <RAM>
ST_3 : Operation 45 [1/2] (0.69ns)   --->   "%statemt_load = load i5 %statemt_addr" [data/benchmarks/aes/aes_key.c:471]   --->   Operation 45 'load' 'statemt_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 46 [1/1] (0.21ns)   --->   "%xor_ln471 = xor i32 %statemt_load, i32 %word_load" [data/benchmarks/aes/aes_key.c:471]   --->   Operation 46 'xor' 'xor_ln471' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/2] (1.19ns)   --->   "%word_load_10 = load i9 %word_addr_13" [data/benchmarks/aes/aes_key.c:472]   --->   Operation 47 'load' 'word_load_10' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 480> <RAM>
ST_3 : Operation 48 [1/2] (0.69ns)   --->   "%statemt_load_41 = load i5 %statemt_addr_49" [data/benchmarks/aes/aes_key.c:472]   --->   Operation 48 'load' 'statemt_load_41' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 49 [1/1] (0.21ns)   --->   "%xor_ln472 = xor i32 %statemt_load_41, i32 %word_load_10" [data/benchmarks/aes/aes_key.c:472]   --->   Operation 49 'xor' 'xor_ln472' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [2/2] (1.19ns)   --->   "%word_load_11 = load i9 %word_addr_14" [data/benchmarks/aes/aes_key.c:473]   --->   Operation 50 'load' 'word_load_11' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 480> <RAM>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%or_ln473 = or i4 %shl_ln, i4 2" [data/benchmarks/aes/aes_key.c:473]   --->   Operation 51 'or' 'or_ln473' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln473 = zext i4 %or_ln473" [data/benchmarks/aes/aes_key.c:473]   --->   Operation 52 'zext' 'zext_ln473' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%statemt_addr_50 = getelementptr i32 %statemt, i64 0, i64 %zext_ln473" [data/benchmarks/aes/aes_key.c:473]   --->   Operation 53 'getelementptr' 'statemt_addr_50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [2/2] (0.69ns)   --->   "%statemt_load_42 = load i5 %statemt_addr_50" [data/benchmarks/aes/aes_key.c:473]   --->   Operation 54 'load' 'statemt_load_42' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 55 [2/2] (1.19ns)   --->   "%word_load_12 = load i9 %word_addr_15" [data/benchmarks/aes/aes_key.c:474]   --->   Operation 55 'load' 'word_load_12' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 480> <RAM>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%or_ln474 = or i4 %shl_ln, i4 3" [data/benchmarks/aes/aes_key.c:474]   --->   Operation 56 'or' 'or_ln474' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln474 = zext i4 %or_ln474" [data/benchmarks/aes/aes_key.c:474]   --->   Operation 57 'zext' 'zext_ln474' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%statemt_addr_51 = getelementptr i32 %statemt, i64 0, i64 %zext_ln474" [data/benchmarks/aes/aes_key.c:474]   --->   Operation 58 'getelementptr' 'statemt_addr_51' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [2/2] (0.69ns)   --->   "%statemt_load_43 = load i5 %statemt_addr_51" [data/benchmarks/aes/aes_key.c:474]   --->   Operation 59 'load' 'statemt_load_43' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 4 <SV = 3> <Delay = 1.40>
ST_4 : Operation 60 [1/1] (0.69ns)   --->   "%store_ln471 = store i32 %xor_ln471, i5 %statemt_addr" [data/benchmarks/aes/aes_key.c:471]   --->   Operation 60 'store' 'store_ln471' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 61 [1/1] (0.69ns)   --->   "%store_ln472 = store i32 %xor_ln472, i5 %statemt_addr_49" [data/benchmarks/aes/aes_key.c:472]   --->   Operation 61 'store' 'store_ln472' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 62 [1/2] (1.19ns)   --->   "%word_load_11 = load i9 %word_addr_14" [data/benchmarks/aes/aes_key.c:473]   --->   Operation 62 'load' 'word_load_11' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 480> <RAM>
ST_4 : Operation 63 [1/2] (0.69ns)   --->   "%statemt_load_42 = load i5 %statemt_addr_50" [data/benchmarks/aes/aes_key.c:473]   --->   Operation 63 'load' 'statemt_load_42' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 64 [1/1] (0.21ns)   --->   "%xor_ln473 = xor i32 %statemt_load_42, i32 %word_load_11" [data/benchmarks/aes/aes_key.c:473]   --->   Operation 64 'xor' 'xor_ln473' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/2] (1.19ns)   --->   "%word_load_12 = load i9 %word_addr_15" [data/benchmarks/aes/aes_key.c:474]   --->   Operation 65 'load' 'word_load_12' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 480> <RAM>
ST_4 : Operation 66 [1/2] (0.69ns)   --->   "%statemt_load_43 = load i5 %statemt_addr_51" [data/benchmarks/aes/aes_key.c:474]   --->   Operation 66 'load' 'statemt_load_43' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 67 [1/1] (0.21ns)   --->   "%xor_ln474 = xor i32 %statemt_load_43, i32 %word_load_12" [data/benchmarks/aes/aes_key.c:474]   --->   Operation 67 'xor' 'xor_ln474' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 0.69>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%speclooptripcount_ln448 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [data/benchmarks/aes/aes_key.c:448]   --->   Operation 68 'speclooptripcount' 'speclooptripcount_ln448' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%specloopname_ln475 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [data/benchmarks/aes/aes_key.c:475]   --->   Operation 69 'specloopname' 'specloopname_ln475' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.69ns)   --->   "%store_ln473 = store i32 %xor_ln473, i5 %statemt_addr_50" [data/benchmarks/aes/aes_key.c:473]   --->   Operation 70 'store' 'store_ln473' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 71 [1/1] (0.69ns)   --->   "%store_ln474 = store i32 %xor_ln474, i5 %statemt_addr_51" [data/benchmarks/aes/aes_key.c:474]   --->   Operation 71 'store' 'store_ln474' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln469 = br void %for.inc" [data/benchmarks/aes/aes_key.c:469]   --->   Operation 72 'br' 'br_ln469' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.000ns, clock uncertainty: 2.160ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation 3 bit ('j', data/benchmarks/aes/aes_key.c:448) [4]  (0.000 ns)
	'store' operation 0 bit ('store_ln448', data/benchmarks/aes/aes_key.c:448) of constant 0 on local variable 'j', data/benchmarks/aes/aes_key.c:448 [8]  (0.387 ns)

 <State 2>: 2.607ns
The critical path consists of the following:
	'load' operation 3 bit ('j', data/benchmarks/aes/aes_key.c:471) on local variable 'j', data/benchmarks/aes/aes_key.c:448 [11]  (0.000 ns)
	'add' operation 6 bit ('add_ln471', data/benchmarks/aes/aes_key.c:471) [19]  (0.706 ns)
	'add' operation 8 bit ('add_ln472', data/benchmarks/aes/aes_key.c:472) [24]  (0.705 ns)
	'getelementptr' operation 9 bit ('word_addr_13', data/benchmarks/aes/aes_key.c:472) [26]  (0.000 ns)
	'load' operation 32 bit ('word_load_10', data/benchmarks/aes/aes_key.c:472) on array 'word' [41]  (1.196 ns)

 <State 3>: 1.911ns
The critical path consists of the following:
	'add' operation 9 bit ('add_ln473', data/benchmarks/aes/aes_key.c:473) [27]  (0.715 ns)
	'getelementptr' operation 9 bit ('word_addr_14', data/benchmarks/aes/aes_key.c:473) [29]  (0.000 ns)
	'load' operation 32 bit ('word_load_11', data/benchmarks/aes/aes_key.c:473) on array 'word' [48]  (1.196 ns)

 <State 4>: 1.406ns
The critical path consists of the following:
	'load' operation 32 bit ('word_load_11', data/benchmarks/aes/aes_key.c:473) on array 'word' [48]  (1.196 ns)
	'xor' operation 32 bit ('xor_ln473', data/benchmarks/aes/aes_key.c:473) [53]  (0.210 ns)

 <State 5>: 0.699ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln473', data/benchmarks/aes/aes_key.c:473) of variable 'xor_ln473', data/benchmarks/aes/aes_key.c:473 on array 'statemt' [54]  (0.699 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
