verilog axi_v6_ddrx_v1_03_a E:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_v6_ddrx_v1_03_a/hdl/verilog/axi_upsizer.v
verilog axi_v6_ddrx_v1_03_a E:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_v6_ddrx_v1_03_a/hdl/verilog/a_upsizer.v
verilog axi_v6_ddrx_v1_03_a E:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_v6_ddrx_v1_03_a/hdl/verilog/w_upsizer.v
verilog axi_v6_ddrx_v1_03_a E:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_v6_ddrx_v1_03_a/hdl/verilog/r_upsizer.v
verilog axi_v6_ddrx_v1_03_a E:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_v6_ddrx_v1_03_a/hdl/verilog/axi_register_slice.v
verilog axi_v6_ddrx_v1_03_a E:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_v6_ddrx_v1_03_a/hdl/verilog/axic_register_slice.v
verilog axi_v6_ddrx_v1_03_a E:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_v6_ddrx_v1_03_a/hdl/verilog/comparator_mask_static.v
verilog axi_v6_ddrx_v1_03_a E:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_v6_ddrx_v1_03_a/hdl/verilog/comparator_mask.v
verilog axi_v6_ddrx_v1_03_a E:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_v6_ddrx_v1_03_a/hdl/verilog/comparator_sel_mask_static.v
verilog axi_v6_ddrx_v1_03_a E:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_v6_ddrx_v1_03_a/hdl/verilog/comparator_sel_mask.v
verilog axi_v6_ddrx_v1_03_a E:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_v6_ddrx_v1_03_a/hdl/verilog/comparator_sel_static.v
verilog axi_v6_ddrx_v1_03_a E:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_v6_ddrx_v1_03_a/hdl/verilog/comparator_sel.v
verilog axi_v6_ddrx_v1_03_a E:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_v6_ddrx_v1_03_a/hdl/verilog/comparator_static.v
verilog axi_v6_ddrx_v1_03_a E:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_v6_ddrx_v1_03_a/hdl/verilog/comparator.v
verilog axi_v6_ddrx_v1_03_a E:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_v6_ddrx_v1_03_a/hdl/verilog/carry_and.v
verilog axi_v6_ddrx_v1_03_a E:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_v6_ddrx_v1_03_a/hdl/verilog/carry_latch_and.v
verilog axi_v6_ddrx_v1_03_a E:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_v6_ddrx_v1_03_a/hdl/verilog/carry_or.v
verilog axi_v6_ddrx_v1_03_a E:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_v6_ddrx_v1_03_a/hdl/verilog/carry_latch_or.v
verilog axi_v6_ddrx_v1_03_a E:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_v6_ddrx_v1_03_a/hdl/verilog/carry.v
verilog axi_v6_ddrx_v1_03_a E:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_v6_ddrx_v1_03_a/hdl/verilog/mux.v
verilog axi_v6_ddrx_v1_03_a E:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_v6_ddrx_v1_03_a/hdl/verilog/mux_enc.v
verilog axi_v6_ddrx_v1_03_a E:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_v6_ddrx_v1_03_a/hdl/verilog/command_fifo.v
verilog axi_v6_ddrx_v1_03_a E:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_v6_ddrx_v1_03_a/hdl/verilog/arb_mux.v
verilog axi_v6_ddrx_v1_03_a E:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_v6_ddrx_v1_03_a/hdl/verilog/arb_row_col.v
verilog axi_v6_ddrx_v1_03_a E:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_v6_ddrx_v1_03_a/hdl/verilog/arb_select.v
verilog axi_v6_ddrx_v1_03_a E:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_v6_ddrx_v1_03_a/hdl/verilog/axi_ctrl_addr_decode.v
verilog axi_v6_ddrx_v1_03_a E:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_v6_ddrx_v1_03_a/hdl/verilog/axi_ctrl_read.v
verilog axi_v6_ddrx_v1_03_a E:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_v6_ddrx_v1_03_a/hdl/verilog/axi_ctrl_reg_bank.v
verilog axi_v6_ddrx_v1_03_a E:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_v6_ddrx_v1_03_a/hdl/verilog/axi_ctrl_reg.v
verilog axi_v6_ddrx_v1_03_a E:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_v6_ddrx_v1_03_a/hdl/verilog/axi_ctrl_top.v
verilog axi_v6_ddrx_v1_03_a E:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_v6_ddrx_v1_03_a/hdl/verilog/axi_ctrl_write.v
verilog axi_v6_ddrx_v1_03_a E:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_v6_ddrx_v1_03_a/hdl/verilog/axi_mc_ar_channel.v
verilog axi_v6_ddrx_v1_03_a E:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_v6_ddrx_v1_03_a/hdl/verilog/axi_mc_aw_channel.v
verilog axi_v6_ddrx_v1_03_a E:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_v6_ddrx_v1_03_a/hdl/verilog/axi_mc_b_channel.v
verilog axi_v6_ddrx_v1_03_a E:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_v6_ddrx_v1_03_a/hdl/verilog/axi_mc_cmd_arbiter.v
verilog axi_v6_ddrx_v1_03_a E:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_v6_ddrx_v1_03_a/hdl/verilog/axi_mc_cmd_fsm.v
verilog axi_v6_ddrx_v1_03_a E:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_v6_ddrx_v1_03_a/hdl/verilog/axi_mc_cmd_translator.v
verilog axi_v6_ddrx_v1_03_a E:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_v6_ddrx_v1_03_a/hdl/verilog/axi_mc_incr_cmd.v
verilog axi_v6_ddrx_v1_03_a E:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_v6_ddrx_v1_03_a/hdl/verilog/axi_mc_r_channel.v
verilog axi_v6_ddrx_v1_03_a E:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_v6_ddrx_v1_03_a/hdl/verilog/axi_mc_simple_fifo.v
verilog axi_v6_ddrx_v1_03_a E:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_v6_ddrx_v1_03_a/hdl/verilog/axi_mc.v
verilog axi_v6_ddrx_v1_03_a E:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_v6_ddrx_v1_03_a/hdl/verilog/axi_mc_w_channel.v
verilog axi_v6_ddrx_v1_03_a E:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_v6_ddrx_v1_03_a/hdl/verilog/axi_mc_wrap_cmd.v
verilog axi_v6_ddrx_v1_03_a E:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_v6_ddrx_v1_03_a/hdl/verilog/axi_v6_ddrx_iodelay_ctrl.v
verilog axi_v6_ddrx_v1_03_a E:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_v6_ddrx_v1_03_a/hdl/verilog/axi_v6_ddrx_synch.v
verilog axi_v6_ddrx_v1_03_a E:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_v6_ddrx_v1_03_a/hdl/verilog/axi_v6_ddrx.v
verilog axi_v6_ddrx_v1_03_a E:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_v6_ddrx_v1_03_a/hdl/verilog/bank_cntrl.v
verilog axi_v6_ddrx_v1_03_a E:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_v6_ddrx_v1_03_a/hdl/verilog/bank_common.v
verilog axi_v6_ddrx_v1_03_a E:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_v6_ddrx_v1_03_a/hdl/verilog/bank_compare.v
verilog axi_v6_ddrx_v1_03_a E:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_v6_ddrx_v1_03_a/hdl/verilog/bank_mach.v
verilog axi_v6_ddrx_v1_03_a E:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_v6_ddrx_v1_03_a/hdl/verilog/bank_queue.v
verilog axi_v6_ddrx_v1_03_a E:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_v6_ddrx_v1_03_a/hdl/verilog/bank_state.v
verilog axi_v6_ddrx_v1_03_a E:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_v6_ddrx_v1_03_a/hdl/verilog/circ_buffer.v
verilog axi_v6_ddrx_v1_03_a E:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_v6_ddrx_v1_03_a/hdl/verilog/col_mach.v
verilog axi_v6_ddrx_v1_03_a E:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_v6_ddrx_v1_03_a/hdl/verilog/ecc_buf.v
verilog axi_v6_ddrx_v1_03_a E:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_v6_ddrx_v1_03_a/hdl/verilog/ecc_dec_fix.v
verilog axi_v6_ddrx_v1_03_a E:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_v6_ddrx_v1_03_a/hdl/verilog/ecc_gen.v
verilog axi_v6_ddrx_v1_03_a E:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_v6_ddrx_v1_03_a/hdl/verilog/ecc_merge_enc.v
verilog axi_v6_ddrx_v1_03_a E:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_v6_ddrx_v1_03_a/hdl/verilog/fi_xor.v
verilog axi_v6_ddrx_v1_03_a E:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_v6_ddrx_v1_03_a/hdl/verilog/mc.v
verilog axi_v6_ddrx_v1_03_a E:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_v6_ddrx_v1_03_a/hdl/verilog/memc_ui_top.v
verilog axi_v6_ddrx_v1_03_a E:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_v6_ddrx_v1_03_a/hdl/verilog/mem_intfc.v
verilog axi_v6_ddrx_v1_03_a E:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_v6_ddrx_v1_03_a/hdl/verilog/phy_ck_iob.v
verilog axi_v6_ddrx_v1_03_a E:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_v6_ddrx_v1_03_a/hdl/verilog/phy_clock_io.v
verilog axi_v6_ddrx_v1_03_a E:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_v6_ddrx_v1_03_a/hdl/verilog/phy_control_io.v
verilog axi_v6_ddrx_v1_03_a E:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_v6_ddrx_v1_03_a/hdl/verilog/phy_data_io.v
verilog axi_v6_ddrx_v1_03_a E:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_v6_ddrx_v1_03_a/hdl/verilog/phy_dly_ctrl.v
verilog axi_v6_ddrx_v1_03_a E:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_v6_ddrx_v1_03_a/hdl/verilog/phy_dm_iob.v
verilog axi_v6_ddrx_v1_03_a E:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_v6_ddrx_v1_03_a/hdl/verilog/phy_dq_iob.v
verilog axi_v6_ddrx_v1_03_a E:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_v6_ddrx_v1_03_a/hdl/verilog/phy_dqs_iob.v
verilog axi_v6_ddrx_v1_03_a E:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_v6_ddrx_v1_03_a/hdl/verilog/phy_init.v
verilog axi_v6_ddrx_v1_03_a E:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_v6_ddrx_v1_03_a/hdl/verilog/phy_pd_top.v
verilog axi_v6_ddrx_v1_03_a E:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_v6_ddrx_v1_03_a/hdl/verilog/phy_pd.v
verilog axi_v6_ddrx_v1_03_a E:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_v6_ddrx_v1_03_a/hdl/verilog/phy_rdclk_gen.v
verilog axi_v6_ddrx_v1_03_a E:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_v6_ddrx_v1_03_a/hdl/verilog/phy_rdctrl_sync.v
verilog axi_v6_ddrx_v1_03_a E:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_v6_ddrx_v1_03_a/hdl/verilog/phy_rddata_sync.v
verilog axi_v6_ddrx_v1_03_a E:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_v6_ddrx_v1_03_a/hdl/verilog/phy_rdlvl.v
verilog axi_v6_ddrx_v1_03_a E:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_v6_ddrx_v1_03_a/hdl/verilog/phy_read.v
verilog axi_v6_ddrx_v1_03_a E:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_v6_ddrx_v1_03_a/hdl/verilog/phy_top.v
verilog axi_v6_ddrx_v1_03_a E:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_v6_ddrx_v1_03_a/hdl/verilog/phy_write.v
verilog axi_v6_ddrx_v1_03_a E:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_v6_ddrx_v1_03_a/hdl/verilog/phy_wrlvl.v
verilog axi_v6_ddrx_v1_03_a E:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_v6_ddrx_v1_03_a/hdl/verilog/rank_cntrl.v
verilog axi_v6_ddrx_v1_03_a E:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_v6_ddrx_v1_03_a/hdl/verilog/rank_common.v
verilog axi_v6_ddrx_v1_03_a E:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_v6_ddrx_v1_03_a/hdl/verilog/rank_mach.v
verilog axi_v6_ddrx_v1_03_a E:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_v6_ddrx_v1_03_a/hdl/verilog/rd_bitslip.v
verilog axi_v6_ddrx_v1_03_a E:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_v6_ddrx_v1_03_a/hdl/verilog/round_robin_arb.v
verilog axi_v6_ddrx_v1_03_a E:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_v6_ddrx_v1_03_a/hdl/verilog/ui_cmd.v
verilog axi_v6_ddrx_v1_03_a E:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_v6_ddrx_v1_03_a/hdl/verilog/ui_rd_data.v
verilog axi_v6_ddrx_v1_03_a E:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_v6_ddrx_v1_03_a/hdl/verilog/ui_top.v
verilog axi_v6_ddrx_v1_03_a E:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_v6_ddrx_v1_03_a/hdl/verilog/ui_wr_data.v
verilog work ../hdl/ddr3_sdram_wrapper.v
