--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 1.876 ns
From           : SW[5]
To             : s[1]
From Clock     : --
To Clock       : KEY0
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 19.540 ns
From           : HEX1[1]$latch
To             : HEX1[1]
From Clock     : CLOCK_50
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : 1.342 ns
From           : SW[0]
To             : altsyncram:WideOr0_rtl_0|altsyncram_ctv:auto_generated|ram_block1a0~porta_address_reg0
From Clock     : --
To Clock       : KEY0
Failed Paths   : 0

Type           : Clock Setup: 'CLOCK_50'
Slack          : N/A
Required Time  : None
Actual Time    : 73.20 MHz ( period = 13.662 ns )
From           : LCD_TEST:u1|LUT_DATA[5]
To             : LCD_TEST:u1|mLCD_DATA[5]
From Clock     : CLOCK_50
To Clock       : CLOCK_50
Failed Paths   : 0

Type           : Clock Hold: 'CLOCK_50'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : aux_s[1]
To             : HEX1[3]$latch
From Clock     : CLOCK_50
To Clock       : CLOCK_50
Failed Paths   : 296

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 296

--------------------------------------------------------------------------------------

