// Seed: 1505680521
module module_0 (
    input wor id_0,
    input tri0 id_1,
    input wand id_2,
    output supply0 id_3
);
  logic id_5;
  ;
  assign module_1.id_1 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd26
) (
    output wor  id_0,
    input  wire _id_1,
    output wand id_2
    , id_5,
    input  tri  id_3
);
  assign id_0 = -1;
  assign id_2 = 'b0;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_2
  );
  wire [-1  &  id_1 : 1] id_6;
  integer id_7 = id_0++, id_8, id_9;
  wire id_10;
endmodule
