Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Aug  2 15:44:08 2018
| Host         : DESKTOP-H32TPSL running 64-bit major release  (build 9200)
| Command      : report_timing -file ./report/move_hls_timing_synth.rpt
| Design       : move_hls
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.468ns  (required time - arrival time)
  Source:                 Loop_3_proc_U0/exitcond_flatten_reg_381_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Loop_3_proc_U0/out_stream_user_V_tm_reg_415_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ap_clk rise@6.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.461ns  (logic 2.193ns (33.942%)  route 4.268ns (66.058%))
  Logic Levels:           7  (CARRY4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=680, unset)          0.973     0.973    Loop_3_proc_U0/ap_clk
                         FDRE                                         r  Loop_3_proc_U0/exitcond_flatten_reg_381_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  Loop_3_proc_U0/exitcond_flatten_reg_381_reg[0]/Q
                         net (fo=87, unplaced)        0.837     2.328    Loop_3_proc_U0/exitcond_flatten_reg_381_reg_n_2_[0]
                         LUT5 (Prop_lut5_I2_O)        0.295     2.623 r  Loop_3_proc_U0/exitcond1_i_i8_fu_228_p2_carry_i_7/O
                         net (fo=1, unplaced)         0.902     3.525    Loop_3_proc_U0/exitcond1_i_i8_fu_228_p2_carry_i_7_n_2
                         LUT6 (Prop_lut6_I0_O)        0.124     3.649 r  Loop_3_proc_U0/exitcond1_i_i8_fu_228_p2_carry_i_2/O
                         net (fo=1, unplaced)         0.000     3.649    Loop_3_proc_U0/exitcond1_i_i8_fu_228_p2_carry_i_2_n_2
                         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     4.223 r  Loop_3_proc_U0/exitcond1_i_i8_fu_228_p2_carry/CO[2]
                         net (fo=28, unplaced)        0.520     4.743    Loop_3_proc_U0/p_0_in
                         LUT6 (Prop_lut6_I5_O)        0.310     5.053 f  Loop_3_proc_U0/out_stream_user_V_tm_reg_415[0]_i_9/O
                         net (fo=1, unplaced)         1.111     6.164    Loop_3_proc_U0/out_stream_user_V_tm_reg_415[0]_i_9_n_2
                         LUT6 (Prop_lut6_I2_O)        0.124     6.288 f  Loop_3_proc_U0/out_stream_user_V_tm_reg_415[0]_i_6/O
                         net (fo=1, unplaced)         0.449     6.737    Loop_3_proc_U0/out_stream_user_V_tm_reg_415[0]_i_6_n_2
                         LUT6 (Prop_lut6_I4_O)        0.124     6.861 f  Loop_3_proc_U0/out_stream_user_V_tm_reg_415[0]_i_4/O
                         net (fo=1, unplaced)         0.449     7.310    Loop_3_proc_U0/out_stream_user_V_tm_reg_415[0]_i_4_n_2
                         LUT6 (Prop_lut6_I5_O)        0.124     7.434 r  Loop_3_proc_U0/out_stream_user_V_tm_reg_415[0]_i_1/O
                         net (fo=1, unplaced)         0.000     7.434    Loop_3_proc_U0/out_stream_user_V_tm_reg_415[0]_i_1_n_2
                         FDRE                                         r  Loop_3_proc_U0/out_stream_user_V_tm_reg_415_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=680, unset)          0.924     6.924    Loop_3_proc_U0/ap_clk
                         FDRE                                         r  Loop_3_proc_U0/out_stream_user_V_tm_reg_415_reg[0]/C
                         clock pessimism              0.000     6.924    
                         clock uncertainty           -0.035     6.889    
                         FDRE (Setup_fdre_C_D)        0.077     6.966    Loop_3_proc_U0/out_stream_user_V_tm_reg_415_reg[0]
  -------------------------------------------------------------------
                         required time                          6.966    
                         arrival time                          -7.434    
  -------------------------------------------------------------------
                         slack                                 -0.468    




