$date
	Wed Apr 12 17:21:30 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_SDFF $end
$var wire 2 ! Q [1:0] $end
$var reg 2 " D [1:0] $end
$var reg 1 # SRST $end
$var reg 1 $ clk $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
x#
bx "
bx !
$end
#5000
1$
#10000
0$
#15000
1$
#20000
0#
b0 "
0$
#25000
b0 !
1$
#30000
0$
#35000
1$
#40000
1#
0$
#45000
b10 !
1$
#50000
0$
#55000
1$
#60000
0#
b1 "
0$
#65000
b1 !
1$
#70000
0$
#75000
1$
#80000
1#
0$
#85000
b10 !
1$
#90000
0$
#95000
1$
#100000
0#
b10 "
0$
#105000
1$
#110000
0$
#115000
1$
#120000
1#
0$
#125000
1$
#130000
0$
#135000
1$
#140000
0#
b11 "
0$
#145000
b11 !
1$
#150000
0$
#155000
1$
#160000
1#
0$
#165000
b10 !
1$
#170000
0$
#175000
1$
#180000
0$
