5 b 1 * 0
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd param3.4.vcd -o param3.4.cdd -v param3.4.v
3 0 $root "$root" NA 0 0 1
3 0 main "main" param3.4.v 1 24 1
1 x 3 3000b 1 0 1 0 2 33 130a
1 y 4 3000b 1 0 2 0 3 33 2a
3 1 main.$u0 "main.$u0" param3.4.v 0 19 1
3 0 foo "main.bar1" param3.4.v 27 36 1
2 1 34 f000f 1 0 20004 0 0 32 96 0 0 0 0 0 0 0 0
2 2 34 b000b 3 1 c 0 0 b
2 3 34 b000f 4 2 2014c 1 2 2 2 3030a
2 4 34 70007 0 1 400 0 0 a
2 5 34 7000f 4 35 f00e 3 4
1 bsize 0 80000 1 0 31 0 32 33 4 0 0 0 0 0 0 0
1 b 31 12 1 0 1 0 2 33 130a
1 a 32 30012 1 0 1 0 2 33 130a
4 5 5 5
3 0 foo "main.bar2" param3.4.v 27 36 1
2 6 34 f000f 1 0 20004 0 0 32 96 0 0 0 0 0 0 0 0
2 7 34 b000b 1 1 4 0 0 b
2 8 34 b000f 2 2 20044 6 7 3 2 72a
2 9 34 70007 0 1 400 0 0 a
2 10 34 7000f 2 35 f006 8 9
1 bsize 0 80000 1 0 31 0 32 33 5 0 0 0 0 0 0 0
1 b 31 12 1 0 2 0 3 33 2a
1 a 32 30012 1 0 2 0 3 33 2a
4 10 10 10
