DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
]
instances [
(Instance
name "U_0"
duLibraryName "my_project1_lib"
duName "dec_lib"
elements [
]
mwi 0
uid 161,0
)
(Instance
name "U_1"
duLibraryName "my_project1_lib"
duName "enc_lib"
elements [
]
mwi 0
uid 219,0
)
(Instance
name "U_2"
duLibraryName "AES"
duName "custom_top"
elements [
]
mwi 0
uid 785,0
)
]
libraryRefs [
"ieee"
]
)
version "29.1"
appVersion "2007.1 (Build 19)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "F:\\my_project1\\MY_PROJECT1_LIB1"
)
(vvPair
variable "HDSDir"
value "F:\\my_project1\\my_project1_lib\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "F:\\my_project1\\my_project1_lib\\hds\\my_aes\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "F:\\my_project1\\my_project1_lib\\hds\\my_aes\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "F:\\my_project1\\my_project1_lib\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)"
)
(vvPair
variable "d"
value "F:\\my_project1\\my_project1_lib\\hds\\my_aes"
)
(vvPair
variable "d_logical"
value "F:\\my_project1\\my_project1_lib\\hds\\my_aes"
)
(vvPair
variable "date"
value "02/27/2017"
)
(vvPair
variable "day"
value "Mon"
)
(vvPair
variable "day_long"
value "Monday"
)
(vvPair
variable "dd"
value "27"
)
(vvPair
variable "entity_name"
value "my_aes"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "MOSTAFA_PC"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "my_project1_lib"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/my_project1_lib/work"
)
(vvPair
variable "mm"
value "02"
)
(vvPair
variable "module_name"
value "my_aes"
)
(vvPair
variable "month"
value "Feb"
)
(vvPair
variable "month_long"
value "February"
)
(vvPair
variable "p"
value "F:\\my_project1\\my_project1_lib\\hds\\my_aes\\struct.bd"
)
(vvPair
variable "p_logical"
value "F:\\my_project1\\my_project1_lib\\hds\\my_aes\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "my_project1"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "$HDS_HOME/../Modeltech/win32"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "$HDS_HOME/../Precision/Mgc_home/bin"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "13:47:20"
)
(vvPair
variable "unit"
value "my_aes"
)
(vvPair
variable "user"
value "Mostafa"
)
(vvPair
variable "version"
value "2007.1 (Build 19)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2017"
)
(vvPair
variable "yy"
value "17"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 52,0
optionalChildren [
*1 (Grouping
uid 9,0
optionalChildren [
*2 (CommentText
uid 11,0
shape (Rectangle
uid 12,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-10000,37000,7000,38000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 13,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-9800,37000,300,38000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*3 (CommentText
uid 14,0
shape (Rectangle
uid 15,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "7000,33000,11000,34000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 16,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "7200,33000,10200,34000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*4 (CommentText
uid 17,0
shape (Rectangle
uid 18,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-10000,35000,7000,36000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 19,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-9800,35000,200,36000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*5 (CommentText
uid 20,0
shape (Rectangle
uid 21,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-14000,35000,-10000,36000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 22,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-13800,35000,-11700,36000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*6 (CommentText
uid 23,0
shape (Rectangle
uid 24,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "7000,34000,27000,38000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 25,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "7200,34200,16400,35200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*7 (CommentText
uid 26,0
shape (Rectangle
uid 27,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "11000,33000,27000,34000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 28,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "11200,33000,16000,34000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*8 (CommentText
uid 29,0
shape (Rectangle
uid 30,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-14000,33000,7000,35000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 31,0
va (VaSet
fg "32768,0,0"
)
xt "-6850,33500,-150,34500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*9 (CommentText
uid 32,0
shape (Rectangle
uid 33,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-14000,36000,-10000,37000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 34,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-13800,36000,-11700,37000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*10 (CommentText
uid 35,0
shape (Rectangle
uid 36,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-14000,37000,-10000,38000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 37,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-13800,37000,-11100,38000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*11 (CommentText
uid 38,0
shape (Rectangle
uid 39,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-10000,36000,7000,37000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 40,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-9800,36000,1400,37000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 10,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "-14000,33000,27000,38000"
)
oxt "14000,66000,55000,71000"
)
*12 (SaComponent
uid 161,0
optionalChildren [
*13 (CptPort
uid 109,0
ps "OnEdgeStrategy"
shape (Triangle
uid 110,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "54000,27625,54750,28375"
)
tg (CPTG
uid 111,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 112,0
va (VaSet
)
xt "44900,27500,53000,28500"
st "chipherd_in : (135:0)"
ju 2
blo "53000,28300"
)
)
thePort (LogicalPort
decl (Decl
n "chipherd_in"
t "std_logic_vector"
b "( 135 DOWNTO 0 )"
o 1
suid 1,0
)
)
)
*14 (CptPort
uid 113,0
ps "OnEdgeStrategy"
shape (Triangle
uid 114,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,27625,31000,28375"
)
tg (CPTG
uid 115,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 116,0
va (VaSet
)
xt "32000,27500,33300,28500"
st "clk"
blo "32000,28300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 2
suid 2,0
)
)
)
*15 (CptPort
uid 117,0
ps "OnEdgeStrategy"
shape (Triangle
uid 118,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "54000,28625,54750,29375"
)
tg (CPTG
uid 119,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 120,0
va (VaSet
)
xt "48100,28500,53000,29500"
st "decipher_en"
ju 2
blo "53000,29300"
)
)
thePort (LogicalPort
decl (Decl
n "decipher_en"
t "std_logic"
o 3
suid 3,0
)
)
)
*16 (CptPort
uid 121,0
ps "OnEdgeStrategy"
shape (Triangle
uid 122,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,28625,31000,29375"
)
tg (CPTG
uid 123,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 124,0
va (VaSet
)
xt "32000,28500,33800,29500"
st "idec"
blo "32000,29300"
)
)
thePort (LogicalPort
decl (Decl
n "idec"
t "std_logic"
o 5
suid 4,0
)
)
)
*17 (CptPort
uid 125,0
ps "OnEdgeStrategy"
shape (Triangle
uid 126,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,29625,31000,30375"
)
tg (CPTG
uid 127,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 128,0
va (VaSet
)
xt "32000,29500,33400,30500"
st "ion"
blo "32000,30300"
)
)
thePort (LogicalPort
decl (Decl
n "ion"
t "std_logic"
o 9
suid 5,0
)
)
)
*18 (CptPort
uid 129,0
ps "OnEdgeStrategy"
shape (Triangle
uid 130,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "54000,29625,54750,30375"
)
tg (CPTG
uid 131,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 132,0
va (VaSet
)
xt "47600,29500,53000,30500"
st "dec_b : (15:0)"
ju 2
blo "53000,30300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dec_b"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 11
suid 8,0
)
)
)
*19 (CptPort
uid 133,0
ps "OnEdgeStrategy"
shape (Triangle
uid 134,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "54000,30625,54750,31375"
)
tg (CPTG
uid 135,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 136,0
va (VaSet
)
xt "47600,30500,53000,31500"
st "dec_a : (15:0)"
ju 2
blo "53000,31300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dec_a"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 10
suid 9,0
)
)
)
*20 (CptPort
uid 137,0
ps "OnEdgeStrategy"
shape (Triangle
uid 138,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,30625,31000,31375"
)
tg (CPTG
uid 139,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 140,0
va (VaSet
)
xt "32000,30500,33400,31500"
st "ioff"
blo "32000,31300"
)
)
thePort (LogicalPort
decl (Decl
n "ioff"
t "std_logic"
o 8
suid 10,0
)
)
)
*21 (CptPort
uid 141,0
ps "OnEdgeStrategy"
shape (Triangle
uid 142,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,31625,31000,32375"
)
tg (CPTG
uid 143,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 144,0
va (VaSet
)
xt "32000,31500,33800,32500"
st "ienc"
blo "32000,32300"
)
)
thePort (LogicalPort
decl (Decl
n "ienc"
t "std_logic"
o 6
suid 11,0
)
)
)
*22 (CptPort
uid 145,0
ps "OnEdgeStrategy"
shape (Triangle
uid 146,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "54000,25625,54750,26375"
)
tg (CPTG
uid 147,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 148,0
va (VaSet
)
xt "47000,25500,53000,26500"
st "to_aes : (135:0)"
ju 2
blo "53000,26300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "to_aes"
t "std_logic_vector"
b "( 135 DOWNTO 0 )"
o 13
suid 12,0
)
)
)
*23 (CptPort
uid 149,0
ps "OnEdgeStrategy"
shape (Triangle
uid 150,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "54000,26625,54750,27375"
)
tg (CPTG
uid 151,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 152,0
va (VaSet
)
xt "48500,26500,53000,27500"
st "intr_to_aes"
ju 2
blo "53000,27300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "intr_to_aes"
t "std_logic"
o 12
suid 13,0
)
)
)
*24 (CptPort
uid 153,0
ps "OnEdgeStrategy"
shape (Triangle
uid 154,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,25625,31000,26375"
)
tg (CPTG
uid 155,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 156,0
va (VaSet
)
xt "32000,25500,38900,26500"
st "from_aes : (127:0)"
blo "32000,26300"
)
)
thePort (LogicalPort
decl (Decl
n "from_aes"
t "std_logic_vector"
b "( 127 DOWNTO 0 )"
o 4
suid 14,0
)
)
)
*25 (CptPort
uid 157,0
ps "OnEdgeStrategy"
shape (Triangle
uid 158,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,26625,31000,27375"
)
tg (CPTG
uid 159,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 160,0
va (VaSet
)
xt "32000,26500,37400,27500"
st "intr_from_aes"
blo "32000,27300"
)
)
thePort (LogicalPort
decl (Decl
n "intr_from_aes"
t "std_logic"
o 7
suid 15,0
)
)
)
]
shape (Rectangle
uid 162,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "31000,25000,54000,33000"
)
oxt "15000,6000,34000,26000"
ttg (MlTextGroup
uid 163,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*26 (Text
uid 164,0
va (VaSet
font "Arial,8,1"
)
xt "35200,28000,41800,29000"
st "my_project1_lib"
blo "35200,28800"
tm "BdLibraryNameMgr"
)
*27 (Text
uid 165,0
va (VaSet
font "Arial,8,1"
)
xt "35200,29000,38200,30000"
st "dec_lib"
blo "35200,29800"
tm "CptNameMgr"
)
*28 (Text
uid 166,0
va (VaSet
font "Arial,8,1"
)
xt "35200,30000,37000,31000"
st "U_0"
blo "35200,30800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 167,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 168,0
text (MLText
uid 169,0
va (VaSet
font "Courier New,8,0"
)
xt "16000,33000,16000,33000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 170,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "31250,31250,32750,32750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*29 (SaComponent
uid 219,0
optionalChildren [
*30 (CptPort
uid 171,0
ps "OnEdgeStrategy"
shape (Triangle
uid 172,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,8625,31000,9375"
)
tg (CPTG
uid 173,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 174,0
va (VaSet
)
xt "32000,8500,35800,9500"
st "a : (15:0)"
blo "32000,9300"
)
)
thePort (LogicalPort
decl (Decl
n "a"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 1
suid 1,0
)
)
)
*31 (CptPort
uid 175,0
ps "OnEdgeStrategy"
shape (Triangle
uid 176,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,9625,31000,10375"
)
tg (CPTG
uid 177,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 178,0
va (VaSet
)
xt "32000,9500,35800,10500"
st "b : (15:0)"
blo "32000,10300"
)
)
thePort (LogicalPort
decl (Decl
n "b"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 2
suid 2,0
)
)
)
*32 (CptPort
uid 179,0
ps "OnEdgeStrategy"
shape (Triangle
uid 180,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,11625,31000,12375"
)
tg (CPTG
uid 181,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 182,0
va (VaSet
)
xt "32000,11500,33800,12500"
st "ienc"
blo "32000,12300"
)
)
thePort (LogicalPort
decl (Decl
n "ienc"
t "std_logic"
o 5
suid 3,0
)
)
)
*33 (CptPort
uid 183,0
ps "OnEdgeStrategy"
shape (Triangle
uid 184,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,10625,31000,11375"
)
tg (CPTG
uid 185,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 186,0
va (VaSet
)
xt "32000,10500,33400,11500"
st "ioff"
blo "32000,11300"
)
)
thePort (LogicalPort
decl (Decl
n "ioff"
t "std_logic"
o 7
suid 4,0
)
)
)
*34 (CptPort
uid 187,0
ps "OnEdgeStrategy"
shape (Triangle
uid 188,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,12625,31000,13375"
)
tg (CPTG
uid 189,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 190,0
va (VaSet
)
xt "32000,12500,33400,13500"
st "ion"
blo "32000,13300"
)
)
thePort (LogicalPort
decl (Decl
n "ion"
t "std_logic"
o 8
suid 5,0
)
)
)
*35 (CptPort
uid 191,0
ps "OnEdgeStrategy"
shape (Triangle
uid 192,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,7625,31000,8375"
)
tg (CPTG
uid 193,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 194,0
va (VaSet
)
xt "32000,7500,33300,8500"
st "clk"
blo "32000,8300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 3
suid 8,0
)
)
)
*36 (CptPort
uid 195,0
ps "OnEdgeStrategy"
shape (Triangle
uid 196,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "54000,12625,54750,13375"
)
tg (CPTG
uid 197,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 198,0
va (VaSet
)
xt "44500,12500,53000,13500"
st "ciphered_out : (135:0)"
ju 2
blo "53000,13300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ciphered_out"
t "std_logic_vector"
b "( 135 DOWNTO 0 )"
o 10
suid 9,0
)
)
)
*37 (CptPort
uid 199,0
ps "OnEdgeStrategy"
shape (Triangle
uid 200,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "54000,11625,54750,12375"
)
tg (CPTG
uid 201,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 202,0
va (VaSet
)
xt "48600,11500,53000,12500"
st "chiper_intr"
ju 2
blo "53000,12300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "chiper_intr"
t "std_logic"
o 9
suid 11,0
)
)
)
*38 (CptPort
uid 203,0
ps "OnEdgeStrategy"
shape (Triangle
uid 204,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,13625,31000,14375"
)
tg (CPTG
uid 205,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 206,0
va (VaSet
)
xt "32000,13500,38000,14500"
st "to_aes : (127:0)"
blo "32000,14300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "to_aes"
t "std_logic_vector"
b "(127 DOWNTO 0)"
o 12
suid 12,0
)
)
)
*39 (CptPort
uid 207,0
ps "OnEdgeStrategy"
shape (Triangle
uid 208,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,14625,31000,15375"
)
tg (CPTG
uid 209,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 210,0
va (VaSet
)
xt "32000,14500,36500,15500"
st "intr_to_aes"
blo "32000,15300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "intr_to_aes"
t "std_logic"
o 11
suid 13,0
)
)
)
*40 (CptPort
uid 211,0
ps "OnEdgeStrategy"
shape (Triangle
uid 212,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "54000,13625,54750,14375"
)
tg (CPTG
uid 213,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 214,0
va (VaSet
)
xt "47600,13500,53000,14500"
st "intr_from_aes"
ju 2
blo "53000,14300"
)
)
thePort (LogicalPort
decl (Decl
n "intr_from_aes"
t "std_logic"
o 6
suid 14,0
)
)
)
*41 (CptPort
uid 215,0
ps "OnEdgeStrategy"
shape (Triangle
uid 216,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "54000,14625,54750,15375"
)
tg (CPTG
uid 217,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 218,0
va (VaSet
)
xt "46100,14500,53000,15500"
st "from_aes : (135:0)"
ju 2
blo "53000,15300"
)
)
thePort (LogicalPort
decl (Decl
n "from_aes"
t "std_logic_vector"
b "( 135 DOWNTO 0 )"
o 4
suid 15,0
)
)
)
]
shape (Rectangle
uid 220,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "31000,7000,54000,16000"
)
oxt "15000,6000,33000,26000"
ttg (MlTextGroup
uid 221,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*42 (Text
uid 222,0
va (VaSet
font "Arial,8,1"
)
xt "39200,11000,45800,12000"
st "my_project1_lib"
blo "39200,11800"
tm "BdLibraryNameMgr"
)
*43 (Text
uid 223,0
va (VaSet
font "Arial,8,1"
)
xt "39200,12000,42200,13000"
st "enc_lib"
blo "39200,12800"
tm "CptNameMgr"
)
*44 (Text
uid 224,0
va (VaSet
font "Arial,8,1"
)
xt "39200,13000,41000,14000"
st "U_1"
blo "39200,13800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 225,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 226,0
text (MLText
uid 227,0
va (VaSet
font "Courier New,8,0"
)
xt "16000,13000,16000,13000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 228,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "31250,14250,32750,15750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*45 (SaComponent
uid 785,0
optionalChildren [
*46 (CptPort
uid 733,0
ps "OnEdgeStrategy"
shape (Triangle
uid 734,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "54000,17625,54750,18375"
)
tg (CPTG
uid 735,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 736,0
va (VaSet
)
xt "48700,17500,53000,18500"
st "cipher_rdy"
ju 2
blo "53000,18300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "cipher_rdy"
t "std_logic"
o 9
suid 1,0
)
)
)
*47 (CptPort
uid 737,0
ps "OnEdgeStrategy"
shape (Triangle
uid 738,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,18625,31000,19375"
)
tg (CPTG
uid 739,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 740,0
va (VaSet
)
xt "32000,18500,33300,19500"
st "clk"
blo "32000,19300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 3
suid 2,0
)
)
)
*48 (CptPort
uid 741,0
ps "OnEdgeStrategy"
shape (Triangle
uid 742,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,19625,31000,20375"
)
tg (CPTG
uid 743,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 744,0
va (VaSet
)
xt "32000,19500,33200,20500"
st "en"
blo "32000,20300"
)
)
thePort (LogicalPort
decl (Decl
n "en"
t "std_logic"
o 4
suid 3,0
)
)
)
*49 (CptPort
uid 745,0
ps "OnEdgeStrategy"
shape (Triangle
uid 746,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,20625,31000,21375"
)
tg (CPTG
uid 747,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 748,0
va (VaSet
)
xt "32000,20500,34700,21500"
st "En_key"
blo "32000,21300"
)
)
thePort (LogicalPort
decl (Decl
n "En_key"
t "std_logic"
o 1
suid 4,0
)
)
)
*50 (CptPort
uid 749,0
ps "OnEdgeStrategy"
shape (Triangle
uid 750,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "54000,23625,54750,24375"
)
tg (CPTG
uid 751,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 752,0
va (VaSet
)
xt "43500,23500,53000,24500"
st "in_Cipher_Data : (0:135)"
ju 2
blo "53000,24300"
)
)
thePort (LogicalPort
decl (Decl
n "in_Cipher_Data"
t "std_logic_vector"
b "(0 TO 135)"
o 5
suid 5,0
)
)
)
*51 (CptPort
uid 753,0
ps "OnEdgeStrategy"
shape (Triangle
uid 754,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,17625,31000,18375"
)
tg (CPTG
uid 755,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 756,0
va (VaSet
)
xt "32000,17500,40900,18500"
st "In_Plain_Data : (0:127)"
blo "32000,18300"
)
)
thePort (LogicalPort
decl (Decl
n "In_Plain_Data"
t "std_logic_vector"
b "(0 TO 127)"
o 2
suid 6,0
)
)
)
*52 (CptPort
uid 757,0
ps "OnEdgeStrategy"
shape (Triangle
uid 758,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "54000,18625,54750,19375"
)
tg (CPTG
uid 759,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 760,0
va (VaSet
)
xt "50200,18500,53000,19500"
st "key_rdy"
ju 2
blo "53000,19300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "key_rdy"
t "std_logic"
o 10
suid 7,0
)
)
)
*53 (CptPort
uid 761,0
ps "OnEdgeStrategy"
shape (Triangle
uid 762,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "54000,16625,54750,17375"
)
tg (CPTG
uid 763,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 764,0
va (VaSet
)
xt "42900,16500,53000,17500"
st "Out_Cipher_Data : (0:135)"
ju 2
blo "53000,17300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Out_Cipher_Data"
t "std_logic_vector"
b "(0 TO 135)"
o 7
suid 8,0
)
)
)
*54 (CptPort
uid 765,0
ps "OnEdgeStrategy"
shape (Triangle
uid 766,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,23625,31000,24375"
)
tg (CPTG
uid 767,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 768,0
va (VaSet
)
xt "32000,23500,41500,24500"
st "Out_Plain_Data : (0:127)"
blo "32000,24300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Out_Plain_Data"
t "std_logic_vector"
b "(0 TO 127)"
o 8
suid 9,0
)
)
)
*55 (CptPort
uid 769,0
ps "OnEdgeStrategy"
shape (Triangle
uid 770,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,22625,31000,23375"
)
tg (CPTG
uid 771,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 772,0
va (VaSet
)
xt "32000,22500,35400,23500"
st "plain_rdy"
blo "32000,23300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "plain_rdy"
t "std_logic"
o 11
suid 10,0
)
)
)
*56 (CptPort
uid 773,0
ps "OnEdgeStrategy"
shape (Triangle
uid 774,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,21625,31000,22375"
)
tg (CPTG
uid 775,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 776,0
va (VaSet
)
xt "32000,21500,33300,22500"
st "rst"
blo "32000,22300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 6
suid 11,0
)
)
)
*57 (CptPort
uid 777,0
ps "OnEdgeStrategy"
shape (Triangle
uid 778,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,16625,31000,17375"
)
tg (CPTG
uid 779,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 780,0
va (VaSet
)
xt "32000,16500,37400,17500"
st "en_encryption"
blo "32000,17300"
)
)
thePort (LogicalPort
decl (Decl
n "en_encryption"
t "std_logic"
preAdd 0
posAdd 0
o 12
suid 12,0
)
)
)
*58 (CptPort
uid 781,0
ps "OnEdgeStrategy"
shape (Triangle
uid 782,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "54000,22625,54750,23375"
)
tg (CPTG
uid 783,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 784,0
va (VaSet
)
xt "47600,22500,53000,23500"
st "en_decryption"
ju 2
blo "53000,23300"
)
)
thePort (LogicalPort
decl (Decl
n "en_decryption"
t "std_logic"
preAdd 0
posAdd 0
o 13
suid 13,0
)
)
)
]
shape (Rectangle
uid 786,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "31000,16000,54000,25000"
)
oxt "15000,6000,38000,26000"
ttg (MlTextGroup
uid 787,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*59 (Text
uid 788,0
va (VaSet
font "Arial,8,1"
)
xt "35200,19000,37100,20000"
st "AES"
blo "35200,19800"
tm "BdLibraryNameMgr"
)
*60 (Text
uid 789,0
va (VaSet
font "Arial,8,1"
)
xt "35200,20000,40500,21000"
st "custom_top"
blo "35200,20800"
tm "CptNameMgr"
)
*61 (Text
uid 790,0
va (VaSet
font "Arial,8,1"
)
xt "35200,21000,37000,22000"
st "U_2"
blo "35200,21800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 791,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 792,0
text (MLText
uid 793,0
va (VaSet
font "Courier New,8,0"
)
xt "16000,26000,16000,26000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 794,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "31250,23250,32750,24750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*62 (Net
uid 801,0
decl (Decl
n "In_Plain_Data"
t "std_logic_vector"
b "(0 TO 127)"
o 2
suid 44,0
)
declText (MLText
uid 802,0
va (VaSet
font "Courier New,8,0"
)
xt "-12000,22600,15500,23400"
st "SIGNAL In_Plain_Data   : std_logic_vector(0 TO 127)"
)
)
*63 (Net
uid 807,0
decl (Decl
n "Out_Cipher_Data"
t "std_logic_vector"
b "(0 TO 135)"
o 3
suid 45,0
)
declText (MLText
uid 808,0
va (VaSet
font "Courier New,8,0"
)
xt "-12000,23400,15500,24200"
st "SIGNAL Out_Cipher_Data : std_logic_vector(0 TO 135)"
)
)
*64 (Net
uid 813,0
decl (Decl
n "cipher_rdy"
t "std_logic"
o 4
suid 46,0
)
declText (MLText
uid 814,0
va (VaSet
font "Courier New,8,0"
)
xt "-12000,25800,6500,26600"
st "SIGNAL cipher_rdy      : std_logic"
)
)
*65 (Net
uid 827,0
decl (Decl
n "in_Cipher_Data"
t "std_logic_vector"
b "(0 TO 135)"
o 5
suid 47,0
)
declText (MLText
uid 828,0
va (VaSet
font "Courier New,8,0"
)
xt "-12000,29000,15500,29800"
st "SIGNAL in_Cipher_Data  : std_logic_vector(0 TO 135)"
)
)
*66 (Net
uid 839,0
decl (Decl
n "en_encryption"
t "std_logic"
preAdd 0
posAdd 0
o 5
suid 49,0
)
declText (MLText
uid 840,0
va (VaSet
font "Courier New,8,0"
)
xt "-12000,28200,6500,29000"
st "SIGNAL en_encryption   : std_logic"
)
)
*67 (Net
uid 845,0
decl (Decl
n "en_decryption"
t "std_logic"
preAdd 0
posAdd 0
o 6
suid 50,0
)
declText (MLText
uid 846,0
va (VaSet
font "Courier New,8,0"
)
xt "-12000,27400,6500,28200"
st "SIGNAL en_decryption   : std_logic"
)
)
*68 (Net
uid 851,0
decl (Decl
n "Out_Plain_Data"
t "std_logic_vector"
b "(0 TO 127)"
o 7
suid 51,0
)
declText (MLText
uid 852,0
va (VaSet
font "Courier New,8,0"
)
xt "-12000,24200,15500,25000"
st "SIGNAL Out_Plain_Data  : std_logic_vector(0 TO 127)"
)
)
*69 (Net
uid 857,0
decl (Decl
n "plain_rdy"
t "std_logic"
o 8
suid 52,0
)
declText (MLText
uid 858,0
va (VaSet
font "Courier New,8,0"
)
xt "-12000,29800,6500,30600"
st "SIGNAL plain_rdy       : std_logic"
)
)
*70 (Net
uid 873,0
decl (Decl
n "ciphered_out"
t "std_logic_vector"
b "( 135 DOWNTO 0 )"
o 9
suid 53,0
)
declText (MLText
uid 874,0
va (VaSet
font "Courier New,8,0"
)
xt "-12000,26600,18500,27400"
st "SIGNAL ciphered_out    : std_logic_vector( 135 DOWNTO 0 )"
)
)
*71 (Net
uid 879,0
decl (Decl
n "chiper_intr"
t "std_logic"
o 10
suid 54,0
)
declText (MLText
uid 880,0
va (VaSet
font "Courier New,8,0"
)
xt "-12000,25000,6500,25800"
st "SIGNAL chiper_intr     : std_logic"
)
)
*72 (Net
uid 885,0
decl (Decl
n "a"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 11
suid 55,0
)
declText (MLText
uid 886,0
va (VaSet
font "Courier New,8,0"
)
xt "-12000,12000,13500,12800"
st "a               : std_logic_vector(15 DOWNTO 0)"
)
)
*73 (Net
uid 893,0
decl (Decl
n "b"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 12
suid 56,0
)
declText (MLText
uid 894,0
va (VaSet
font "Courier New,8,0"
)
xt "-12000,12800,13500,13600"
st "b               : std_logic_vector(15 DOWNTO 0)"
)
)
*74 (Net
uid 901,0
decl (Decl
n "ienc"
t "std_logic"
o 13
suid 57,0
)
declText (MLText
uid 902,0
va (VaSet
font "Courier New,8,0"
)
xt "-12000,16000,3000,16800"
st "ienc            : std_logic"
)
)
*75 (Net
uid 909,0
decl (Decl
n "ioff"
t "std_logic"
o 14
suid 58,0
)
declText (MLText
uid 910,0
va (VaSet
font "Courier New,8,0"
)
xt "-12000,16800,3000,17600"
st "ioff            : std_logic"
)
)
*76 (Net
uid 917,0
decl (Decl
n "ion"
t "std_logic"
o 15
suid 59,0
)
declText (MLText
uid 918,0
va (VaSet
font "Courier New,8,0"
)
xt "-12000,17600,3000,18400"
st "ion             : std_logic"
)
)
*77 (PortIoIn
uid 933,0
shape (CompositeShape
uid 934,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 935,0
sl 0
ro 270
xt "17000,8625,18500,9375"
)
(Line
uid 936,0
sl 0
ro 270
xt "18500,9000,19000,9000"
pts [
"18500,9000"
"19000,9000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 937,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 938,0
va (VaSet
)
xt "15200,8500,16000,9500"
st "a"
ju 2
blo "16000,9300"
tm "WireNameMgr"
)
)
)
*78 (PortIoIn
uid 939,0
shape (CompositeShape
uid 940,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 941,0
sl 0
ro 270
xt "17000,9625,18500,10375"
)
(Line
uid 942,0
sl 0
ro 270
xt "18500,10000,19000,10000"
pts [
"18500,10000"
"19000,10000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 943,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 944,0
va (VaSet
)
xt "15200,9500,16000,10500"
st "b"
ju 2
blo "16000,10300"
tm "WireNameMgr"
)
)
)
*79 (PortIoIn
uid 945,0
shape (CompositeShape
uid 946,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 947,0
sl 0
ro 270
xt "17000,11625,18500,12375"
)
(Line
uid 948,0
sl 0
ro 270
xt "18500,12000,19000,12000"
pts [
"18500,12000"
"19000,12000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 949,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 950,0
va (VaSet
)
xt "14200,11500,16000,12500"
st "ienc"
ju 2
blo "16000,12300"
tm "WireNameMgr"
)
)
)
*80 (PortIoIn
uid 951,0
shape (CompositeShape
uid 952,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 953,0
sl 0
ro 270
xt "17000,10625,18500,11375"
)
(Line
uid 954,0
sl 0
ro 270
xt "18500,11000,19000,11000"
pts [
"18500,11000"
"19000,11000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 955,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 956,0
va (VaSet
)
xt "14600,10500,16000,11500"
st "ioff"
ju 2
blo "16000,11300"
tm "WireNameMgr"
)
)
)
*81 (PortIoIn
uid 957,0
shape (CompositeShape
uid 958,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 959,0
sl 0
ro 270
xt "17000,12625,18500,13375"
)
(Line
uid 960,0
sl 0
ro 270
xt "18500,13000,19000,13000"
pts [
"18500,13000"
"19000,13000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 961,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 962,0
va (VaSet
)
xt "14600,12500,16000,13500"
st "ion"
ju 2
blo "16000,13300"
tm "WireNameMgr"
)
)
)
*82 (PortIoIn
uid 963,0
shape (CompositeShape
uid 964,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 965,0
sl 0
ro 270
xt "17000,7625,18500,8375"
)
(Line
uid 966,0
sl 0
ro 270
xt "18500,8000,19000,8000"
pts [
"18500,8000"
"19000,8000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 967,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 968,0
va (VaSet
)
xt "13500,7500,16000,8500"
st "clk_50"
ju 2
blo "16000,8300"
tm "WireNameMgr"
)
)
)
*83 (Net
uid 969,0
decl (Decl
n "clk_50"
t "std_logic"
o 16
suid 61,0
)
declText (MLText
uid 970,0
va (VaSet
font "Courier New,8,0"
)
xt "-12000,14400,3000,15200"
st "clk_50          : std_logic"
)
)
*84 (Net
uid 999,0
decl (Decl
n "key_rdy"
t "std_logic"
o 17
suid 62,0
)
declText (MLText
uid 1000,0
va (VaSet
font "Courier New,8,0"
)
xt "-12000,20800,3000,21600"
st "key_rdy         : std_logic"
)
)
*85 (Net
uid 1015,0
decl (Decl
n "rst"
t "std_logic"
o 19
suid 64,0
)
declText (MLText
uid 1016,0
va (VaSet
font "Courier New,8,0"
)
xt "-12000,18400,3000,19200"
st "rst             : std_logic"
)
)
*86 (PortIoIn
uid 1023,0
shape (CompositeShape
uid 1024,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1025,0
sl 0
ro 270
xt "17000,18625,18500,19375"
)
(Line
uid 1026,0
sl 0
ro 270
xt "18500,19000,19000,19000"
pts [
"18500,19000"
"19000,19000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1027,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1028,0
va (VaSet
)
xt "13100,18500,16000,19500"
st "clk_200"
ju 2
blo "16000,19300"
tm "WireNameMgr"
)
)
)
*87 (Net
uid 1029,0
decl (Decl
n "clk_200"
t "std_logic"
o 18
suid 65,0
)
declText (MLText
uid 1030,0
va (VaSet
font "Courier New,8,0"
)
xt "-12000,13600,3000,14400"
st "clk_200         : std_logic"
)
)
*88 (PortIoIn
uid 1031,0
shape (CompositeShape
uid 1032,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1033,0
sl 0
ro 270
xt "17000,21625,18500,22375"
)
(Line
uid 1034,0
sl 0
ro 270
xt "18500,22000,19000,22000"
pts [
"18500,22000"
"19000,22000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1035,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1036,0
va (VaSet
)
xt "14700,21500,16000,22500"
st "rst"
ju 2
blo "16000,22300"
tm "WireNameMgr"
)
)
)
*89 (PortIoOut
uid 1043,0
shape (CompositeShape
uid 1044,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1045,0
sl 0
ro 270
xt "61500,18625,63000,19375"
)
(Line
uid 1046,0
sl 0
ro 270
xt "61000,19000,61500,19000"
pts [
"61000,19000"
"61500,19000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1047,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1048,0
va (VaSet
)
xt "64000,18500,66800,19500"
st "key_rdy"
blo "64000,19300"
tm "WireNameMgr"
)
)
)
*90 (Net
uid 1055,0
decl (Decl
n "dec_b"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 20
suid 66,0
)
declText (MLText
uid 1056,0
va (VaSet
font "Courier New,8,0"
)
xt "-12000,20000,13500,20800"
st "dec_b           : std_logic_vector(15 DOWNTO 0)"
)
)
*91 (Net
uid 1063,0
decl (Decl
n "dec_a"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 21
suid 67,0
)
declText (MLText
uid 1064,0
va (VaSet
font "Courier New,8,0"
)
xt "-12000,19200,13500,20000"
st "dec_a           : std_logic_vector(15 DOWNTO 0)"
)
)
*92 (Net
uid 1071,0
decl (Decl
n "idec"
t "std_logic"
o 22
suid 68,0
)
declText (MLText
uid 1072,0
va (VaSet
font "Courier New,8,0"
)
xt "-12000,15200,3000,16000"
st "idec            : std_logic"
)
)
*93 (PortIoIn
uid 1097,0
shape (CompositeShape
uid 1098,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1099,0
sl 0
ro 270
xt "17000,28625,18500,29375"
)
(Line
uid 1100,0
sl 0
ro 270
xt "18500,29000,19000,29000"
pts [
"18500,29000"
"19000,29000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1101,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1102,0
va (VaSet
)
xt "14200,28500,16000,29500"
st "idec"
ju 2
blo "16000,29300"
tm "WireNameMgr"
)
)
)
*94 (PortIoOut
uid 1115,0
shape (CompositeShape
uid 1116,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1117,0
sl 0
ro 270
xt "62500,29625,64000,30375"
)
(Line
uid 1118,0
sl 0
ro 270
xt "62000,30000,62500,30000"
pts [
"62000,30000"
"62500,30000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1119,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1120,0
va (VaSet
)
xt "65000,29500,67400,30500"
st "dec_b"
blo "65000,30300"
tm "WireNameMgr"
)
)
)
*95 (PortIoOut
uid 1121,0
shape (CompositeShape
uid 1122,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1123,0
sl 0
ro 270
xt "62500,30625,64000,31375"
)
(Line
uid 1124,0
sl 0
ro 270
xt "62000,31000,62500,31000"
pts [
"62000,31000"
"62500,31000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1125,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1126,0
va (VaSet
)
xt "65000,30500,67400,31500"
st "dec_a"
blo "65000,31300"
tm "WireNameMgr"
)
)
)
*96 (Wire
uid 803,0
shape (OrthoPolyLine
uid 804,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "28000,14000,30250,18000"
pts [
"30250,18000"
"28000,18000"
"28000,14000"
"30250,14000"
]
)
start &51
end &38
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 805,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 806,0
va (VaSet
)
xt "20250,17000,29150,18000"
st "In_Plain_Data : (0:127)"
blo "20250,17800"
tm "WireNameMgr"
)
)
on &62
)
*97 (Wire
uid 809,0
shape (OrthoPolyLine
uid 810,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "54750,15000,56000,17000"
pts [
"54750,17000"
"56000,17000"
"56000,15000"
"54750,15000"
]
)
start &53
end &41
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 811,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 812,0
va (VaSet
)
xt "56750,16000,66850,17000"
st "Out_Cipher_Data : (0:135)"
blo "56750,16800"
tm "WireNameMgr"
)
)
on &63
)
*98 (Wire
uid 815,0
shape (OrthoPolyLine
uid 816,0
va (VaSet
vasetType 3
)
xt "54750,14000,57000,18000"
pts [
"54750,18000"
"57000,18000"
"57000,14000"
"54750,14000"
]
)
start &46
end &40
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 817,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 818,0
va (VaSet
)
xt "56750,17000,61050,18000"
st "cipher_rdy"
blo "56750,17800"
tm "WireNameMgr"
)
)
on &64
)
*99 (Wire
uid 829,0
shape (OrthoPolyLine
uid 830,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "54750,24000,57000,26000"
pts [
"54750,24000"
"57000,24000"
"57000,26000"
"54750,26000"
]
)
start &50
end &22
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 831,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 832,0
va (VaSet
)
xt "56750,23000,66250,24000"
st "in_Cipher_Data : (0:135)"
blo "56750,23800"
tm "WireNameMgr"
)
)
on &65
)
*100 (Wire
uid 841,0
shape (OrthoPolyLine
uid 842,0
va (VaSet
vasetType 3
)
xt "29000,15000,30250,17000"
pts [
"30250,17000"
"29000,17000"
"29000,15000"
"30250,15000"
]
)
start &57
end &39
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 843,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 844,0
va (VaSet
)
xt "24250,16000,29650,17000"
st "en_encryption"
blo "24250,16800"
tm "WireNameMgr"
)
)
on &66
)
*101 (Wire
uid 847,0
shape (OrthoPolyLine
uid 848,0
va (VaSet
vasetType 3
)
xt "54750,23000,58000,27000"
pts [
"54750,23000"
"58000,23000"
"58000,27000"
"54750,27000"
]
)
start &58
end &23
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 849,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 850,0
va (VaSet
)
xt "56750,26000,62150,27000"
st "en_decryption"
blo "56750,26800"
tm "WireNameMgr"
)
)
on &67
)
*102 (Wire
uid 853,0
shape (OrthoPolyLine
uid 854,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "29000,24000,30250,26000"
pts [
"30250,24000"
"29000,24000"
"29000,26000"
"30250,26000"
]
)
start &54
end &24
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 855,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 856,0
va (VaSet
)
xt "19250,23000,28750,24000"
st "Out_Plain_Data : (0:127)"
blo "19250,23800"
tm "WireNameMgr"
)
)
on &68
)
*103 (Wire
uid 859,0
shape (OrthoPolyLine
uid 860,0
va (VaSet
vasetType 3
)
xt "28000,23000,30250,27000"
pts [
"30250,23000"
"28000,23000"
"28000,27000"
"30250,27000"
]
)
start &55
end &25
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 861,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 862,0
va (VaSet
)
xt "26250,26000,29650,27000"
st "plain_rdy"
blo "26250,26800"
tm "WireNameMgr"
)
)
on &69
)
*104 (Wire
uid 875,0
shape (OrthoPolyLine
uid 876,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "54750,13000,59000,28000"
pts [
"54750,13000"
"59000,13000"
"59000,28000"
"54750,28000"
]
)
start &36
end &13
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 877,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 878,0
va (VaSet
)
xt "56750,7000,65250,8000"
st "ciphered_out : (135:0)"
blo "56750,7800"
tm "WireNameMgr"
)
)
on &70
)
*105 (Wire
uid 881,0
shape (OrthoPolyLine
uid 882,0
va (VaSet
vasetType 3
)
xt "54750,12000,60000,29000"
pts [
"54750,12000"
"60000,12000"
"60000,29000"
"54750,29000"
]
)
start &37
end &15
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 883,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 884,0
va (VaSet
)
xt "56750,11000,61150,12000"
st "chiper_intr"
blo "56750,11800"
tm "WireNameMgr"
)
)
on &71
)
*106 (Wire
uid 887,0
shape (OrthoPolyLine
uid 888,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "19000,9000,30250,9000"
pts [
"19000,9000"
"30250,9000"
]
)
start &77
end &30
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 891,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 892,0
va (VaSet
)
xt "20000,8000,23800,9000"
st "a : (15:0)"
blo "20000,8800"
tm "WireNameMgr"
)
)
on &72
)
*107 (Wire
uid 895,0
shape (OrthoPolyLine
uid 896,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "19000,10000,30250,10000"
pts [
"19000,10000"
"30250,10000"
]
)
start &78
end &31
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 899,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 900,0
va (VaSet
)
xt "20000,9000,23800,10000"
st "b : (15:0)"
blo "20000,9800"
tm "WireNameMgr"
)
)
on &73
)
*108 (Wire
uid 903,0
shape (OrthoPolyLine
uid 904,0
va (VaSet
vasetType 3
)
xt "19000,12000,30250,12000"
pts [
"19000,12000"
"30250,12000"
]
)
start &79
end &32
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 907,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 908,0
va (VaSet
)
xt "20000,11000,21800,12000"
st "ienc"
blo "20000,11800"
tm "WireNameMgr"
)
)
on &74
)
*109 (Wire
uid 911,0
shape (OrthoPolyLine
uid 912,0
va (VaSet
vasetType 3
)
xt "19000,11000,30250,11000"
pts [
"19000,11000"
"30250,11000"
]
)
start &80
end &33
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 915,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 916,0
va (VaSet
)
xt "20000,10000,21400,11000"
st "ioff"
blo "20000,10800"
tm "WireNameMgr"
)
)
on &75
)
*110 (Wire
uid 919,0
optionalChildren [
*111 (BdJunction
uid 1127,0
ps "OnConnectorStrategy"
shape (Circle
uid 1128,0
va (VaSet
vasetType 1
)
xt "23600,12600,24400,13400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 920,0
va (VaSet
vasetType 3
)
xt "19000,13000,30250,13000"
pts [
"19000,13000"
"30250,13000"
]
)
start &81
end &34
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 923,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 924,0
va (VaSet
)
xt "20000,12000,21400,13000"
st "ion"
blo "20000,12800"
tm "WireNameMgr"
)
)
on &76
)
*112 (Wire
uid 927,0
optionalChildren [
*113 (BdJunction
uid 1053,0
ps "OnConnectorStrategy"
shape (Circle
uid 1054,0
va (VaSet
vasetType 1
)
xt "19600,7600,20400,8400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 928,0
va (VaSet
vasetType 3
)
xt "19000,8000,30250,8000"
pts [
"19000,8000"
"30250,8000"
]
)
start &82
end &35
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 931,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 932,0
va (VaSet
)
xt "20000,7000,22500,8000"
st "clk_50"
blo "20000,7800"
tm "WireNameMgr"
)
)
on &83
)
*114 (Wire
uid 1001,0
shape (OrthoPolyLine
uid 1002,0
va (VaSet
vasetType 3
)
xt "54750,19000,61000,19000"
pts [
"54750,19000"
"61000,19000"
]
)
start &52
end &89
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 1005,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1006,0
va (VaSet
)
xt "57000,18000,59800,19000"
st "key_rdy"
blo "57000,18800"
tm "WireNameMgr"
)
)
on &84
)
*115 (Wire
uid 1009,0
shape (OrthoPolyLine
uid 1010,0
va (VaSet
vasetType 3
)
xt "19000,19000,30250,19000"
pts [
"19000,19000"
"30250,19000"
]
)
start &86
end &47
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 1013,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1014,0
va (VaSet
)
xt "28000,18000,30900,19000"
st "clk_200"
blo "28000,18800"
tm "WireNameMgr"
)
)
on &87
)
*116 (Wire
uid 1017,0
shape (OrthoPolyLine
uid 1018,0
va (VaSet
vasetType 3
)
xt "19000,22000,30250,22000"
pts [
"19000,22000"
"30250,22000"
]
)
start &88
end &56
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 1021,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1022,0
va (VaSet
)
xt "28000,21000,29300,22000"
st "rst"
blo "28000,21800"
tm "WireNameMgr"
)
)
on &85
)
*117 (Wire
uid 1049,0
shape (OrthoPolyLine
uid 1050,0
va (VaSet
vasetType 3
)
xt "20000,8000,30250,28000"
pts [
"20000,8000"
"20000,28000"
"30250,28000"
]
)
start &113
end &14
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1051,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1052,0
va (VaSet
)
xt "26250,27000,28750,28000"
st "clk_50"
blo "26250,27800"
tm "WireNameMgr"
)
)
on &83
)
*118 (Wire
uid 1057,0
shape (OrthoPolyLine
uid 1058,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "54750,30000,62000,30000"
pts [
"54750,30000"
"62000,30000"
]
)
start &18
end &94
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 1061,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1062,0
va (VaSet
)
xt "56000,29000,61400,30000"
st "dec_b : (15:0)"
blo "56000,29800"
tm "WireNameMgr"
)
)
on &90
)
*119 (Wire
uid 1065,0
shape (OrthoPolyLine
uid 1066,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "54750,31000,62000,31000"
pts [
"54750,31000"
"62000,31000"
]
)
start &19
end &95
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 1069,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1070,0
va (VaSet
)
xt "56000,30000,61400,31000"
st "dec_a : (15:0)"
blo "56000,30800"
tm "WireNameMgr"
)
)
on &91
)
*120 (Wire
uid 1073,0
shape (OrthoPolyLine
uid 1074,0
va (VaSet
vasetType 3
)
xt "19000,29000,30250,29000"
pts [
"19000,29000"
"30250,29000"
]
)
start &93
end &16
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 1077,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1078,0
va (VaSet
)
xt "20000,28000,21800,29000"
st "idec"
blo "20000,28800"
tm "WireNameMgr"
)
)
on &92
)
*121 (Wire
uid 1085,0
shape (OrthoPolyLine
uid 1086,0
va (VaSet
vasetType 3
)
xt "26000,31000,30250,31000"
pts [
"26000,31000"
"30250,31000"
]
)
end &20
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 1089,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1090,0
va (VaSet
)
xt "27000,30000,28400,31000"
st "ioff"
blo "27000,30800"
tm "WireNameMgr"
)
)
on &75
)
*122 (Wire
uid 1091,0
shape (OrthoPolyLine
uid 1092,0
va (VaSet
vasetType 3
)
xt "26000,32000,30250,32000"
pts [
"26000,32000"
"30250,32000"
]
)
end &21
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 1095,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1096,0
va (VaSet
)
xt "27000,31000,28800,32000"
st "ienc"
blo "27000,31800"
tm "WireNameMgr"
)
)
on &74
)
*123 (Wire
uid 1103,0
optionalChildren [
*124 (BdJunction
uid 1153,0
ps "OnConnectorStrategy"
shape (Circle
uid 1154,0
va (VaSet
vasetType 1
)
xt "23600,19600,24400,20400"
radius 400
)
)
*125 (BdJunction
uid 1194,0
ps "OnConnectorStrategy"
shape (Circle
uid 1195,0
va (VaSet
vasetType 1
)
xt "23600,20600,24400,21400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1104,0
va (VaSet
vasetType 3
)
xt "24000,13000,30250,30000"
pts [
"24000,13000"
"24000,30000"
"30250,30000"
]
)
start &111
end &17
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1105,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1106,0
va (VaSet
)
xt "28250,29000,29650,30000"
st "ion"
blo "28250,29800"
tm "WireNameMgr"
)
)
on &76
)
*126 (Wire
uid 1149,0
shape (OrthoPolyLine
uid 1150,0
va (VaSet
vasetType 3
)
xt "24000,20000,30250,20000"
pts [
"30250,20000"
"24000,20000"
]
)
start &48
end &124
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1151,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1152,0
va (VaSet
)
xt "28250,19000,29650,20000"
st "ion"
blo "28250,19800"
tm "WireNameMgr"
)
)
on &76
)
*127 (Wire
uid 1190,0
shape (OrthoPolyLine
uid 1191,0
va (VaSet
vasetType 3
)
xt "24000,21000,30250,21000"
pts [
"24000,21000"
"30250,21000"
]
)
start &125
end &49
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1192,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1193,0
va (VaSet
)
xt "28250,20000,29650,21000"
st "ion"
blo "28250,20800"
tm "WireNameMgr"
)
)
on &76
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *128 (PackageList
uid 41,0
stg "VerticalLayoutStrategy"
textVec [
*129 (Text
uid 42,0
va (VaSet
font "arial,8,1"
)
xt "-14000,5000,-8600,6000"
st "Package List"
blo "-14000,5800"
)
*130 (MLText
uid 43,0
va (VaSet
)
xt "-14000,6000,-3100,9000"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 44,0
stg "VerticalLayoutStrategy"
textVec [
*131 (Text
uid 45,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*132 (Text
uid 46,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*133 (MLText
uid 47,0
va (VaSet
isHidden 1
)
xt "20000,2000,27500,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*134 (Text
uid 48,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,4000,30100,5000"
st "Post-module directives:"
blo "20000,4800"
)
*135 (MLText
uid 49,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*136 (Text
uid 50,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,5000,29900,6000"
st "End-module directives:"
blo "20000,5800"
)
*137 (MLText
uid 51,0
va (VaSet
isHidden 1
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "-4,-4,1370,742"
viewArea "-15292,3770,69324,49450"
cachedDiagramExtent "-14000,0,67400,38000"
hasePageBreakOrigin 1
pageBreakOrigin "-73000,0"
lastUid 1195,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,2000,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*138 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,3500,5800,4500"
st "<library>"
blo "2200,4300"
tm "BdLibraryNameMgr"
)
*139 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,4500,5600,5500"
st "<block>"
blo "2200,5300"
tm "BlkNameMgr"
)
*140 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,5500,4000,6500"
st "U_0"
blo "2200,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "2200,13500,2200,13500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*141 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,3500,3450,4500"
st "Library"
blo "550,4300"
)
*142 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,4500,7450,5500"
st "MWComponent"
blo "550,5300"
)
*143 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,5500,2350,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*144 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,3500,3800,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*145 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*146 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,5500,2700,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*147 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,3500,3400,4500"
st "Library"
blo "500,4300"
)
*148 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,4500,7500,5500"
st "VhdlComponent"
blo "500,5300"
)
*149 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,5500,2300,6500"
st "U_0"
blo "500,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*150 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,3500,2950,4500"
st "Library"
blo "50,4300"
)
*151 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*152 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,5500,1850,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*153 (Text
va (VaSet
font "Arial,8,1"
)
xt "3150,4000,4850,5000"
st "eb1"
blo "3150,4800"
tm "HdlTextNameMgr"
)
*154 (Text
va (VaSet
font "Arial,8,1"
)
xt "3150,5000,3950,6000"
st "1"
blo "3150,5800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,2000,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "Arial,8,1"
)
xt "-500,-500,500,500"
st "G"
blo "-500,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,1900,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2400,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1000,1000,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
)
second (MLText
va (VaSet
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,12600,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*155 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*156 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,7400,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*157 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*158 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "Arial,8,1"
)
xt "-14000,10000,-8600,11000"
st "Declarations"
blo "-14000,10800"
)
portLabel (Text
uid 3,0
va (VaSet
font "Arial,8,1"
)
xt "-14000,11000,-11300,12000"
st "Ports:"
blo "-14000,11800"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "-14000,10000,-10200,11000"
st "Pre User:"
blo "-14000,10800"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-14000,10000,-14000,10000"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "Arial,8,1"
)
xt "-14000,21600,-6900,22600"
st "Diagram Signals:"
blo "-14000,22400"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "-14000,10000,-9300,11000"
st "Post User:"
blo "-14000,10800"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-14000,10000,-14000,10000"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 69,0
usingSuid 1
emptyRow *159 (LEmptyRow
)
uid 54,0
optionalChildren [
*160 (RefLabelRowHdr
)
*161 (TitleRowHdr
)
*162 (FilterRowHdr
)
*163 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*164 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*165 (GroupColHdr
tm "GroupColHdrMgr"
)
*166 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*167 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*168 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*169 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*170 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*171 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*172 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "In_Plain_Data"
t "std_logic_vector"
b "(0 TO 127)"
o 2
suid 44,0
)
)
uid 821,0
)
*173 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "Out_Cipher_Data"
t "std_logic_vector"
b "(0 TO 135)"
o 3
suid 45,0
)
)
uid 823,0
)
*174 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "cipher_rdy"
t "std_logic"
o 4
suid 46,0
)
)
uid 825,0
)
*175 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "in_Cipher_Data"
t "std_logic_vector"
b "(0 TO 135)"
o 5
suid 47,0
)
)
uid 863,0
)
*176 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "en_encryption"
t "std_logic"
preAdd 0
posAdd 0
o 5
suid 49,0
)
)
uid 865,0
)
*177 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "en_decryption"
t "std_logic"
preAdd 0
posAdd 0
o 6
suid 50,0
)
)
uid 867,0
)
*178 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "Out_Plain_Data"
t "std_logic_vector"
b "(0 TO 127)"
o 7
suid 51,0
)
)
uid 869,0
)
*179 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "plain_rdy"
t "std_logic"
o 8
suid 52,0
)
)
uid 871,0
)
*180 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ciphered_out"
t "std_logic_vector"
b "( 135 DOWNTO 0 )"
o 9
suid 53,0
)
)
uid 971,0
)
*181 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "chiper_intr"
t "std_logic"
o 10
suid 54,0
)
)
uid 973,0
)
*182 (LeafLogPort
port (LogicalPort
decl (Decl
n "a"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 11
suid 55,0
)
)
uid 975,0
)
*183 (LeafLogPort
port (LogicalPort
decl (Decl
n "b"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 12
suid 56,0
)
)
uid 977,0
)
*184 (LeafLogPort
port (LogicalPort
decl (Decl
n "ienc"
t "std_logic"
o 13
suid 57,0
)
)
uid 979,0
)
*185 (LeafLogPort
port (LogicalPort
decl (Decl
n "ioff"
t "std_logic"
o 14
suid 58,0
)
)
uid 981,0
)
*186 (LeafLogPort
port (LogicalPort
decl (Decl
n "ion"
t "std_logic"
o 15
suid 59,0
)
)
uid 983,0
)
*187 (LeafLogPort
port (LogicalPort
decl (Decl
n "clk_50"
t "std_logic"
o 16
suid 61,0
)
)
uid 985,0
)
*188 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "key_rdy"
t "std_logic"
o 17
suid 62,0
)
)
uid 1037,0
)
*189 (LeafLogPort
port (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 19
suid 64,0
)
)
uid 1039,0
)
*190 (LeafLogPort
port (LogicalPort
decl (Decl
n "clk_200"
t "std_logic"
o 18
suid 65,0
)
)
uid 1041,0
)
*191 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "dec_b"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 20
suid 66,0
)
)
uid 1109,0
)
*192 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "dec_a"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 21
suid 67,0
)
)
uid 1111,0
)
*193 (LeafLogPort
port (LogicalPort
decl (Decl
n "idec"
t "std_logic"
o 22
suid 68,0
)
)
uid 1113,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 67,0
optionalChildren [
*194 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *195 (MRCItem
litem &159
pos 22
dimension 20
)
uid 69,0
optionalChildren [
*196 (MRCItem
litem &160
pos 0
dimension 20
uid 70,0
)
*197 (MRCItem
litem &161
pos 1
dimension 23
uid 71,0
)
*198 (MRCItem
litem &162
pos 2
hidden 1
dimension 20
uid 72,0
)
*199 (MRCItem
litem &172
pos 0
dimension 20
uid 822,0
)
*200 (MRCItem
litem &173
pos 1
dimension 20
uid 824,0
)
*201 (MRCItem
litem &174
pos 2
dimension 20
uid 826,0
)
*202 (MRCItem
litem &175
pos 3
dimension 20
uid 864,0
)
*203 (MRCItem
litem &176
pos 4
dimension 20
uid 866,0
)
*204 (MRCItem
litem &177
pos 5
dimension 20
uid 868,0
)
*205 (MRCItem
litem &178
pos 6
dimension 20
uid 870,0
)
*206 (MRCItem
litem &179
pos 7
dimension 20
uid 872,0
)
*207 (MRCItem
litem &180
pos 8
dimension 20
uid 972,0
)
*208 (MRCItem
litem &181
pos 9
dimension 20
uid 974,0
)
*209 (MRCItem
litem &182
pos 10
dimension 20
uid 976,0
)
*210 (MRCItem
litem &183
pos 11
dimension 20
uid 978,0
)
*211 (MRCItem
litem &184
pos 12
dimension 20
uid 980,0
)
*212 (MRCItem
litem &185
pos 13
dimension 20
uid 982,0
)
*213 (MRCItem
litem &186
pos 14
dimension 20
uid 984,0
)
*214 (MRCItem
litem &187
pos 15
dimension 20
uid 986,0
)
*215 (MRCItem
litem &188
pos 16
dimension 20
uid 1038,0
)
*216 (MRCItem
litem &189
pos 17
dimension 20
uid 1040,0
)
*217 (MRCItem
litem &190
pos 18
dimension 20
uid 1042,0
)
*218 (MRCItem
litem &191
pos 19
dimension 20
uid 1110,0
)
*219 (MRCItem
litem &192
pos 20
dimension 20
uid 1112,0
)
*220 (MRCItem
litem &193
pos 21
dimension 20
uid 1114,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 73,0
optionalChildren [
*221 (MRCItem
litem &163
pos 0
dimension 20
uid 74,0
)
*222 (MRCItem
litem &165
pos 1
dimension 50
uid 75,0
)
*223 (MRCItem
litem &166
pos 2
dimension 100
uid 76,0
)
*224 (MRCItem
litem &167
pos 3
dimension 50
uid 77,0
)
*225 (MRCItem
litem &168
pos 4
dimension 100
uid 78,0
)
*226 (MRCItem
litem &169
pos 5
dimension 100
uid 79,0
)
*227 (MRCItem
litem &170
pos 6
dimension 50
uid 80,0
)
*228 (MRCItem
litem &171
pos 7
dimension 80
uid 81,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 68,0
vaOverrides [
]
)
]
)
uid 53,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *229 (LEmptyRow
)
uid 83,0
optionalChildren [
*230 (RefLabelRowHdr
)
*231 (TitleRowHdr
)
*232 (FilterRowHdr
)
*233 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*234 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*235 (GroupColHdr
tm "GroupColHdrMgr"
)
*236 (NameColHdr
tm "GenericNameColHdrMgr"
)
*237 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*238 (InitColHdr
tm "GenericValueColHdrMgr"
)
*239 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*240 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 95,0
optionalChildren [
*241 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *242 (MRCItem
litem &229
pos 0
dimension 20
)
uid 97,0
optionalChildren [
*243 (MRCItem
litem &230
pos 0
dimension 20
uid 98,0
)
*244 (MRCItem
litem &231
pos 1
dimension 23
uid 99,0
)
*245 (MRCItem
litem &232
pos 2
hidden 1
dimension 20
uid 100,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 101,0
optionalChildren [
*246 (MRCItem
litem &233
pos 0
dimension 20
uid 102,0
)
*247 (MRCItem
litem &235
pos 1
dimension 50
uid 103,0
)
*248 (MRCItem
litem &236
pos 2
dimension 100
uid 104,0
)
*249 (MRCItem
litem &237
pos 3
dimension 100
uid 105,0
)
*250 (MRCItem
litem &238
pos 4
dimension 50
uid 106,0
)
*251 (MRCItem
litem &239
pos 5
dimension 50
uid 107,0
)
*252 (MRCItem
litem &240
pos 6
dimension 80
uid 108,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 96,0
vaOverrides [
]
)
]
)
uid 82,0
type 1
)
activeModelName "BlockDiag"
)
