[2025-09-17 13:18:49] START suite=qualcomm_srv trace=srv705_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv705_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000000 cycles: 2822442 heartbeat IPC: 3.543 cumulative IPC: 3.543 (Simulation time: 00 hr 00 min 39 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 5453399 heartbeat IPC: 3.801 cumulative IPC: 3.667 (Simulation time: 00 hr 01 min 17 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 5453399 cumulative IPC: 3.667 (Simulation time: 00 hr 01 min 17 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 5453399 cumulative IPC: 3.667 (Simulation time: 00 hr 01 min 17 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 11093378 heartbeat IPC: 1.773 cumulative IPC: 1.773 (Simulation time: 00 hr 02 min 20 sec)
Heartbeat CPU 0 instructions: 40000005 cycles: 16908952 heartbeat IPC: 1.72 cumulative IPC: 1.746 (Simulation time: 00 hr 03 min 23 sec)
Heartbeat CPU 0 instructions: 50000007 cycles: 22851353 heartbeat IPC: 1.683 cumulative IPC: 1.724 (Simulation time: 00 hr 04 min 24 sec)
Heartbeat CPU 0 instructions: 60000008 cycles: 28697814 heartbeat IPC: 1.71 cumulative IPC: 1.721 (Simulation time: 00 hr 05 min 26 sec)
Heartbeat CPU 0 instructions: 70000011 cycles: 34508076 heartbeat IPC: 1.721 cumulative IPC: 1.721 (Simulation time: 00 hr 06 min 28 sec)
Heartbeat CPU 0 instructions: 80000012 cycles: 40278615 heartbeat IPC: 1.733 cumulative IPC: 1.723 (Simulation time: 00 hr 07 min 28 sec)
Heartbeat CPU 0 instructions: 90000012 cycles: 46056141 heartbeat IPC: 1.731 cumulative IPC: 1.724 (Simulation time: 00 hr 08 min 27 sec)
Heartbeat CPU 0 instructions: 100000015 cycles: 51863600 heartbeat IPC: 1.722 cumulative IPC: 1.724 (Simulation time: 00 hr 09 min 22 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv705_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000017 cycles: 57635321 heartbeat IPC: 1.733 cumulative IPC: 1.725 (Simulation time: 00 hr 10 min 19 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 57951425 cumulative IPC: 1.726 (Simulation time: 00 hr 11 min 16 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 57951425 cumulative IPC: 1.726 (Simulation time: 00 hr 11 min 16 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv705_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.726 instructions: 100000001 cycles: 57951425
CPU 0 Branch Prediction Accuracy: 96.59% MPKI: 5.85 Average ROB Occupancy at Mispredict: 67.42
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0016
BRANCH_INDIRECT: 0.06107
BRANCH_CONDITIONAL: 5.457
BRANCH_DIRECT_CALL: 0.00376
BRANCH_INDIRECT_CALL: 0.3037
BRANCH_RETURN: 0.02223


====Backend Stall Breakdown====
ROB_STALL: 337296
LQ_STALL: 0
SQ_STALL: 61451


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 199.52486
REPLAY_LOAD: 50.261597
NON_REPLAY_LOAD: 18.763075

== Total ==
ADDR_TRANS: 36114
REPLAY_LOAD: 27091
NON_REPLAY_LOAD: 274091

== Counts ==
ADDR_TRANS: 181
REPLAY_LOAD: 539
NON_REPLAY_LOAD: 14608

cpu0->cpu0_STLB TOTAL        ACCESS:    2199064 HIT:    2187614 MISS:      11450 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2199064 HIT:    2187614 MISS:      11450 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 261.7 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9036693 HIT:    8654556 MISS:     382137 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    8448133 HIT:    8143651 MISS:     304482 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     110066 HIT:      56656 MISS:      53410 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     453189 HIT:     451764 MISS:       1425 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      25305 HIT:       2485 MISS:      22820 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 40.66 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   17217269 HIT:    6368197 MISS:   10849072 MSHR_MERGE:    3141826
cpu0->cpu0_L1I LOAD         ACCESS:   17217269 HIT:    6368197 MISS:   10849072 MSHR_MERGE:    3141826
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 11.32 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   26988060 HIT:   25497843 MISS:    1490217 MSHR_MERGE:     613955
cpu0->cpu0_L1D LOAD         ACCESS:   14756658 HIT:   13601177 MISS:    1155481 MSHR_MERGE:     414593
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   12204526 HIT:   11895784 MISS:     308742 MSHR_MERGE:     198673
cpu0->cpu0_L1D TRANSLATION  ACCESS:      26876 HIT:        882 MISS:      25994 MSHR_MERGE:        689
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 29.02 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   13886533 HIT:   11187883 MISS:    2698650 MSHR_MERGE:    1491079
cpu0->cpu0_ITLB LOAD         ACCESS:   13886533 HIT:   11187883 MISS:    2698650 MSHR_MERGE:    1491079
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.07 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   25284620 HIT:   23780272 MISS:    1504348 MSHR_MERGE:     512855
cpu0->cpu0_DTLB LOAD         ACCESS:   25284620 HIT:   23780272 MISS:    1504348 MSHR_MERGE:     512855
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 7.917 cycles
cpu0->LLC TOTAL        ACCESS:     590203 HIT:     533316 MISS:      56887 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     304482 HIT:     271808 MISS:      32674 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      53410 HIT:      42326 MISS:      11084 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     209491 HIT:     208917 MISS:        574 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      22820 HIT:      10265 MISS:      12555 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 86.26 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1103
  ROW_BUFFER_MISS:      55198
  AVG DBUS CONGESTED CYCLE: 5.134
Channel 0 WQ ROW_BUFFER_HIT:       1137
  ROW_BUFFER_MISS:      14345
  FULL:          0
Channel 0 REFRESHES ISSUED:       4829

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0      1016693       160022        70356        12860
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1           96          562          560
  STLB miss resolved @ L2C                0          144          224         1118         2547
  STLB miss resolved @ LLC                0           52          647         2876         8048
  STLB miss resolved @ MEM                0            2          827         5656        11400

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             264919        39792      1794530         7495          133
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1           94           93           50
  STLB miss resolved @ L2C                0           68          127           98            8
  STLB miss resolved @ LLC                1           21          129          216           55
  STLB miss resolved @ MEM                0            3           29           92          183
[2025-09-17 13:30:06] END   suite=qualcomm_srv trace=srv705_ap (rc=0)
