--------------------------------------------------------------------------------
Release 13.2 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml encoder_top.twx encoder_top.ncd -o encoder_top.twr
encoder_top.pcf -ucf best_d.ucf

Design file:              encoder_top.ncd
Physical constraint file: encoder_top.pcf
Device,package,speed:     xc6vlx240t,ff784,C,-3 (PRODUCTION 1.15 2011-06-20, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 370 MHz HIGH 50%;

 50125 paths analyzed, 997 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.661ns.
--------------------------------------------------------------------------------

Paths for end point bin2cw/uut/u_0 (SLICE_X71Y74.A4), 144 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.041ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bin2cw/uut/multiplier/blk000000d0 (FF)
  Destination:          bin2cw/uut/u_0 (FF)
  Requirement:          2.702ns
  Data Path Delay:      2.573ns (Levels of Logic = 4)
  Clock Path Skew:      -0.053ns (0.918 - 0.971)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 2.702ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bin2cw/uut/multiplier/blk000000d0 to bin2cw/uut/u_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y74.AQ      Tcko                  0.283   bin2cw/uut/p<21>
                                                       bin2cw/uut/multiplier/blk000000d0
    SLICE_X68Y77.C1      net (fanout=17)       0.812   bin2cw/uut/p<18>
    SLICE_X68Y77.COUT    Topcyc                0.259   bin2cw/uut/Mcompar_GND_28_o_p[24]_LessThan_29_o_cy<3>
                                                       bin2cw/uut/Mcompar_GND_28_o_p[24]_LessThan_29_o_lut<2>
                                                       bin2cw/uut/Mcompar_GND_28_o_p[24]_LessThan_29_o_cy<3>
    SLICE_X68Y78.CIN     net (fanout=1)        0.000   bin2cw/uut/Mcompar_GND_28_o_p[24]_LessThan_29_o_cy<3>
    SLICE_X68Y78.AMUX    Tcina                 0.185   bin2cw/uut/Mcompar_GND_28_o_p[24]_LessThan_29_o_cy<4>
                                                       bin2cw/uut/Mcompar_GND_28_o_p[24]_LessThan_29_o_cy<4>
    SLICE_X71Y73.D6      net (fanout=7)        0.619   bin2cw/uut/Mcompar_GND_28_o_p[24]_LessThan_29_o_cy<4>
    SLICE_X71Y73.D       Tilo                  0.053   bin2cw/uut/Mmux_GND_28_o_PWR_29_o_mux_63_OUT1
                                                       bin2cw/uut/Mmux_GND_28_o_PWR_29_o_mux_63_OUT11
    SLICE_X71Y74.A4      net (fanout=1)        0.315   bin2cw/uut/Mmux_GND_28_o_PWR_29_o_mux_63_OUT1
    SLICE_X71Y74.CLK     Tas                   0.047   bin2cw/uut/u<1>
                                                       bin2cw/uut/Mmux_GND_28_o_PWR_29_o_mux_63_OUT13
                                                       bin2cw/uut/u_0
    -------------------------------------------------  ---------------------------
    Total                                      2.573ns (0.827ns logic, 1.746ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.100ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bin2cw/uut/multiplier/blk000000cb (FF)
  Destination:          bin2cw/uut/u_0 (FF)
  Requirement:          2.702ns
  Data Path Delay:      2.514ns (Levels of Logic = 4)
  Clock Path Skew:      -0.053ns (0.918 - 0.971)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 2.702ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bin2cw/uut/multiplier/blk000000cb to bin2cw/uut/u_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y75.BQ      Tcko                  0.283   bin2cw/uut/p<24>
                                                       bin2cw/uut/multiplier/blk000000cb
    SLICE_X72Y75.D2      net (fanout=17)       0.858   bin2cw/uut/p<23>
    SLICE_X72Y75.COUT    Topcyd                0.246   bin2cw/uut/Mcompar_GND_28_o_p[24]_LessThan_27_o_cy<3>
                                                       bin2cw/uut/Mcompar_GND_28_o_p[24]_LessThan_27_o_lut<3>
                                                       bin2cw/uut/Mcompar_GND_28_o_p[24]_LessThan_27_o_cy<3>
    SLICE_X72Y76.CIN     net (fanout=1)        0.000   bin2cw/uut/Mcompar_GND_28_o_p[24]_LessThan_27_o_cy<3>
    SLICE_X72Y76.AMUX    Tcina                 0.186   bin2cw/uut/Mcompar_GND_28_o_p[24]_LessThan_27_o_cy<4>
                                                       bin2cw/uut/Mcompar_GND_28_o_p[24]_LessThan_27_o_cy<4>
    SLICE_X71Y73.D5      net (fanout=10)       0.526   bin2cw/uut/Mcompar_GND_28_o_p[24]_LessThan_27_o_cy<4>
    SLICE_X71Y73.D       Tilo                  0.053   bin2cw/uut/Mmux_GND_28_o_PWR_29_o_mux_63_OUT1
                                                       bin2cw/uut/Mmux_GND_28_o_PWR_29_o_mux_63_OUT11
    SLICE_X71Y74.A4      net (fanout=1)        0.315   bin2cw/uut/Mmux_GND_28_o_PWR_29_o_mux_63_OUT1
    SLICE_X71Y74.CLK     Tas                   0.047   bin2cw/uut/u<1>
                                                       bin2cw/uut/Mmux_GND_28_o_PWR_29_o_mux_63_OUT13
                                                       bin2cw/uut/u_0
    -------------------------------------------------  ---------------------------
    Total                                      2.514ns (0.815ns logic, 1.699ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.104ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bin2cw/uut/multiplier/blk000000dd (FF)
  Destination:          bin2cw/uut/u_0 (FF)
  Requirement:          2.702ns
  Data Path Delay:      2.513ns (Levels of Logic = 4)
  Clock Path Skew:      -0.050ns (0.918 - 0.968)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 2.702ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bin2cw/uut/multiplier/blk000000dd to bin2cw/uut/u_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y70.DQ      Tcko                  0.283   bin2cw/uut/p<5>
                                                       bin2cw/uut/multiplier/blk000000dd
    SLICE_X68Y77.A3      net (fanout=17)       0.697   bin2cw/uut/p<5>
    SLICE_X68Y77.COUT    Topcya                0.314   bin2cw/uut/Mcompar_GND_28_o_p[24]_LessThan_29_o_cy<3>
                                                       bin2cw/uut/Mcompar_GND_28_o_p[24]_LessThan_29_o_lut<0>
                                                       bin2cw/uut/Mcompar_GND_28_o_p[24]_LessThan_29_o_cy<3>
    SLICE_X68Y78.CIN     net (fanout=1)        0.000   bin2cw/uut/Mcompar_GND_28_o_p[24]_LessThan_29_o_cy<3>
    SLICE_X68Y78.AMUX    Tcina                 0.185   bin2cw/uut/Mcompar_GND_28_o_p[24]_LessThan_29_o_cy<4>
                                                       bin2cw/uut/Mcompar_GND_28_o_p[24]_LessThan_29_o_cy<4>
    SLICE_X71Y73.D6      net (fanout=7)        0.619   bin2cw/uut/Mcompar_GND_28_o_p[24]_LessThan_29_o_cy<4>
    SLICE_X71Y73.D       Tilo                  0.053   bin2cw/uut/Mmux_GND_28_o_PWR_29_o_mux_63_OUT1
                                                       bin2cw/uut/Mmux_GND_28_o_PWR_29_o_mux_63_OUT11
    SLICE_X71Y74.A4      net (fanout=1)        0.315   bin2cw/uut/Mmux_GND_28_o_PWR_29_o_mux_63_OUT1
    SLICE_X71Y74.CLK     Tas                   0.047   bin2cw/uut/u<1>
                                                       bin2cw/uut/Mmux_GND_28_o_PWR_29_o_mux_63_OUT13
                                                       bin2cw/uut/u_0
    -------------------------------------------------  ---------------------------
    Total                                      2.513ns (0.882ns logic, 1.631ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------

Paths for end point bin2cw/i_0 (SLICE_X55Y95.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.085ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          bin2cw/i_0 (FF)
  Requirement:          2.702ns
  Data Path Delay:      2.432ns (Levels of Logic = 0)
  Clock Path Skew:      -0.150ns (0.860 - 1.010)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 2.702ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram to bin2cw/i_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X3Y44.DO16    Trcko_DOB             1.591   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    SLICE_X55Y95.AX      net (fanout=3)        0.836   dout
    SLICE_X55Y95.CLK     Tdick                 0.005   bin2cw/i<0>
                                                       bin2cw/i_0
    -------------------------------------------------  ---------------------------
    Total                                      2.432ns (1.596ns logic, 0.836ns route)
                                                       (65.6% logic, 34.4% route)

--------------------------------------------------------------------------------

Paths for end point bin2cw/uut/u_0 (SLICE_X71Y74.A6), 289 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.089ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bin2cw/uut/multiplier/blk000000d2 (FF)
  Destination:          bin2cw/uut/u_0 (FF)
  Requirement:          2.702ns
  Data Path Delay:      2.526ns (Levels of Logic = 4)
  Clock Path Skew:      -0.052ns (0.918 - 0.970)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 2.702ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bin2cw/uut/multiplier/blk000000d2 to bin2cw/uut/u_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y73.CQ      Tcko                  0.283   bin2cw/uut/p<17>
                                                       bin2cw/uut/multiplier/blk000000d2
    SLICE_X74Y71.C2      net (fanout=17)       0.807   bin2cw/uut/p<16>
    SLICE_X74Y71.COUT    Topcyc                0.261   bin2cw/uut/Mcompar_GND_28_o_p[24]_LessThan_20_o_cy<3>
                                                       bin2cw/uut/Mcompar_GND_28_o_p[24]_LessThan_20_o_lut<2>
                                                       bin2cw/uut/Mcompar_GND_28_o_p[24]_LessThan_20_o_cy<3>
    SLICE_X74Y72.CIN     net (fanout=1)        0.000   bin2cw/uut/Mcompar_GND_28_o_p[24]_LessThan_20_o_cy<3>
    SLICE_X74Y72.AMUX    Tcina                 0.186   bin2cw/uut/Mcompar_GND_28_o_p[24]_LessThan_20_o_cy<4>
                                                       bin2cw/uut/Mcompar_GND_28_o_p[24]_LessThan_20_o_cy<4>
    SLICE_X72Y74.C3      net (fanout=9)        0.491   bin2cw/uut/Mcompar_GND_28_o_p[24]_LessThan_20_o_cy<4>
    SLICE_X72Y74.CMUX    Tilo                  0.273   N34
                                                       bin2cw/uut/Mmux_GND_28_o_PWR_29_o_mux_63_OUT12_SW0_G
                                                       bin2cw/uut/Mmux_GND_28_o_PWR_29_o_mux_63_OUT12_SW0
    SLICE_X71Y74.A6      net (fanout=1)        0.178   N34
    SLICE_X71Y74.CLK     Tas                   0.047   bin2cw/uut/u<1>
                                                       bin2cw/uut/Mmux_GND_28_o_PWR_29_o_mux_63_OUT13
                                                       bin2cw/uut/u_0
    -------------------------------------------------  ---------------------------
    Total                                      2.526ns (1.050ns logic, 1.476ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.142ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bin2cw/uut/multiplier/blk000000d7 (FF)
  Destination:          bin2cw/uut/u_0 (FF)
  Requirement:          2.702ns
  Data Path Delay:      2.473ns (Levels of Logic = 4)
  Clock Path Skew:      -0.052ns (0.918 - 0.970)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 2.702ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bin2cw/uut/multiplier/blk000000d7 to bin2cw/uut/u_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y72.BQ      Tcko                  0.283   bin2cw/uut/p<13>
                                                       bin2cw/uut/multiplier/blk000000d7
    SLICE_X74Y71.B2      net (fanout=17)       0.703   bin2cw/uut/p<11>
    SLICE_X74Y71.COUT    Topcyb                0.312   bin2cw/uut/Mcompar_GND_28_o_p[24]_LessThan_20_o_cy<3>
                                                       bin2cw/uut/Mcompar_GND_28_o_p[24]_LessThan_20_o_lut<1>
                                                       bin2cw/uut/Mcompar_GND_28_o_p[24]_LessThan_20_o_cy<3>
    SLICE_X74Y72.CIN     net (fanout=1)        0.000   bin2cw/uut/Mcompar_GND_28_o_p[24]_LessThan_20_o_cy<3>
    SLICE_X74Y72.AMUX    Tcina                 0.186   bin2cw/uut/Mcompar_GND_28_o_p[24]_LessThan_20_o_cy<4>
                                                       bin2cw/uut/Mcompar_GND_28_o_p[24]_LessThan_20_o_cy<4>
    SLICE_X72Y74.C3      net (fanout=9)        0.491   bin2cw/uut/Mcompar_GND_28_o_p[24]_LessThan_20_o_cy<4>
    SLICE_X72Y74.CMUX    Tilo                  0.273   N34
                                                       bin2cw/uut/Mmux_GND_28_o_PWR_29_o_mux_63_OUT12_SW0_G
                                                       bin2cw/uut/Mmux_GND_28_o_PWR_29_o_mux_63_OUT12_SW0
    SLICE_X71Y74.A6      net (fanout=1)        0.178   N34
    SLICE_X71Y74.CLK     Tas                   0.047   bin2cw/uut/u<1>
                                                       bin2cw/uut/Mmux_GND_28_o_PWR_29_o_mux_63_OUT13
                                                       bin2cw/uut/u_0
    -------------------------------------------------  ---------------------------
    Total                                      2.473ns (1.101ns logic, 1.372ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bin2cw/uut/multiplier/blk000000cc (FF)
  Destination:          bin2cw/uut/u_0 (FF)
  Requirement:          2.702ns
  Data Path Delay:      2.454ns (Levels of Logic = 4)
  Clock Path Skew:      -0.053ns (0.918 - 0.971)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 2.702ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bin2cw/uut/multiplier/blk000000cc to bin2cw/uut/u_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y75.AQ      Tcko                  0.283   bin2cw/uut/p<24>
                                                       bin2cw/uut/multiplier/blk000000cc
    SLICE_X74Y71.D3      net (fanout=17)       0.750   bin2cw/uut/p<22>
    SLICE_X74Y71.COUT    Topcyd                0.246   bin2cw/uut/Mcompar_GND_28_o_p[24]_LessThan_20_o_cy<3>
                                                       bin2cw/uut/Mcompar_GND_28_o_p[24]_LessThan_20_o_lut<3>
                                                       bin2cw/uut/Mcompar_GND_28_o_p[24]_LessThan_20_o_cy<3>
    SLICE_X74Y72.CIN     net (fanout=1)        0.000   bin2cw/uut/Mcompar_GND_28_o_p[24]_LessThan_20_o_cy<3>
    SLICE_X74Y72.AMUX    Tcina                 0.186   bin2cw/uut/Mcompar_GND_28_o_p[24]_LessThan_20_o_cy<4>
                                                       bin2cw/uut/Mcompar_GND_28_o_p[24]_LessThan_20_o_cy<4>
    SLICE_X72Y74.C3      net (fanout=9)        0.491   bin2cw/uut/Mcompar_GND_28_o_p[24]_LessThan_20_o_cy<4>
    SLICE_X72Y74.CMUX    Tilo                  0.273   N34
                                                       bin2cw/uut/Mmux_GND_28_o_PWR_29_o_mux_63_OUT12_SW0_G
                                                       bin2cw/uut/Mmux_GND_28_o_PWR_29_o_mux_63_OUT12_SW0
    SLICE_X71Y74.A6      net (fanout=1)        0.178   N34
    SLICE_X71Y74.CLK     Tas                   0.047   bin2cw/uut/u<1>
                                                       bin2cw/uut/Mmux_GND_28_o_PWR_29_o_mux_63_OUT13
                                                       bin2cw/uut/u_0
    -------------------------------------------------  ---------------------------
    Total                                      2.454ns (1.035ns logic, 1.419ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 370 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_5 (SLICE_X48Y108.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.067ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2 (FF)
  Destination:          fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.078ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.061 - 0.050)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 2.702ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2 to fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y108.BQ     Tcko                  0.098   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<7>
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2
    SLICE_X48Y108.D6     net (fanout=5)        0.057   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<2>
    SLICE_X48Y108.CLK    Tah         (-Th)     0.077   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<5>
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[7]_GND_182_o_mux_2_OUT<5>1
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_5
    -------------------------------------------------  ---------------------------
    Total                                      0.078ns (0.021ns logic, 0.057ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------

Paths for end point fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_0 (SLICE_X50Y117.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.083ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0 (FF)
  Destination:          fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.115ns (Levels of Logic = 0)
  Clock Path Skew:      0.032ns (0.496 - 0.464)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 2.702ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0 to fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y117.AQ     Tcko                  0.098   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<4>
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0
    SLICE_X50Y117.AX     net (fanout=1)        0.106   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<0>
    SLICE_X50Y117.CLK    Tckdi       (-Th)     0.089   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg<3>
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_0
    -------------------------------------------------  ---------------------------
    Total                                      0.115ns (0.009ns logic, 0.106ns route)
                                                       (7.8% logic, 92.2% route)

--------------------------------------------------------------------------------

Paths for end point fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_4 (SLICE_X50Y117.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.089ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4 (FF)
  Destination:          fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.121ns (Levels of Logic = 1)
  Clock Path Skew:      0.032ns (0.496 - 0.464)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 2.702ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4 to fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y117.CQ     Tcko                  0.098   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<4>
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4
    SLICE_X50Y117.C5     net (fanout=1)        0.124   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<4>
    SLICE_X50Y117.CLK    Tah         (-Th)     0.101   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg<3>
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<4>_rt
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_4
    -------------------------------------------------  ---------------------------
    Total                                      0.121ns (-0.003ns logic, 0.124ns route)
                                                       (-2.5% logic, 102.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 370 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.035ns (period - min period limit)
  Period: 2.702ns
  Min period limit: 1.667ns (599.880MHz) (Trper_CLKA)
  Physical resource: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK
  Logical resource: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK
  Location pin: RAMB18_X3Y44.RDCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 1.035ns (period - min period limit)
  Period: 2.702ns
  Min period limit: 1.667ns (599.880MHz) (Trper_CLKA)
  Physical resource: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  Logical resource: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  Location pin: RAMB18_X3Y44.WRCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 1.452ns (period - min period limit)
  Period: 2.702ns
  Min period limit: 1.250ns (800.000MHz) (Tockper)
  Physical resource: bin2cw/done_1/CLK
  Logical resource: bin2cw/done_1/CK
  Location pin: OLOGIC_X1Y107.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.661|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 50125 paths, 0 nets, and 1342 connections

Design statistics:
   Minimum period:   2.661ns{1}   (Maximum frequency: 375.799MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Jan 13 15:00:04 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 616 MB



