# Digital Design
This repo contains my attempt at the lab work of the course "EEE F215 - Digital Design". The code has been written in Verilog and the simulation and RTL synthesises is done on Xilinx ISE.

The experiments performed included: 
1. Half Adders
2. Full Adders
3. BCD Adders
4. Decoders 
5. Multiplexer
6. Majority Circuit
7. Parity Encoder

## Contributing
Pull requests are welcome. For major changes, please open an issue first to discuss what you would like to change.


## License
[MIT](https://github.com/AmiteshBadkul/digital-design/blob/master/LICENSE)

<!-- LICENSE -->
## License

Distributed under the MIT License. See `LICENSE` for more information.

<!-- CONTACT -->
## Contact

Author - [@AmiteshBadkul](https://github.com/AmiteshBadkul) - f20180764@hyderabad.bits-pilani.ac.in

Project Link: [https://github.com/AmiteshBadkul/digital-design](digital-design)
