<!-- MHonArc v2.6.19 -->
<!--X-Subject: [PATCH v2 07/15] arm64: dts: imx8: switch to two cell scu clock binding -->
<!--X-From-R13: Rbat Ovfurat &#60;nvfurat.qbatNakc.pbz> -->
<!--X-Date: Tue, 16 Jul 2019 08:39:21 &#45;0700 -->
<!--X-Message-Id: 1563290089&#45;11085&#45;8&#45;git&#45;send&#45;email&#45;aisheng.dong@nxp.com -->
<!--X-Content-Type: text/plain -->
<!--X-Reference: 1563290089&#45;11085&#45;1&#45;git&#45;send&#45;email&#45;aisheng.dong@nxp.com -->
<!--X-Head-End-->
<!doctype html public "-//W3C//DTD HTML//EN">
<html>
<head>
<script async src="//pagead2.googlesyndication.com/pagead/js/adsbygoogle.js"></script>
<script>
     (adsbygoogle = window.adsbygoogle || []).push({
          google_ad_client: "ca-pub-3422782820843221",
          enable_page_level_ads: true
     });
</script>
<style>
<!--
 pre {white-space: pre-wrap;}
-->
</style>
<meta name="description" content="Linux ARM, OMAP, Xscale Kernel: [PATCH v2 07/15] arm64: dts: imx8: switch to two cell scu clock binding">
<meta name="viewport" content="width=device-width, initial-scale=1">
<title>[PATCH v2 07/15] arm64: dts: imx8: switch to two cell scu clock binding &mdash; ARM, OMAP, Xscale Linux Kernel</title>
<link rel="alternate" type="application/rss+xml" title="Linux ARM Kernel" href="//feedproxy.google.com/LinuxArmKernel">
<link rel="alternate" type="application/rss+xml" title="Linux ARM Kernel" href="//feeds.feedburner.com/LinuxArmxscaleEtc">
<link rel="alternate" type="application/rss+xml" title="Fedora ARM" href="//feeds.feedburner.com/FedoraArm">
<link rel="alternate" type="application/rss+xml" title="Linux for OMAP" href="//feedproxy.google.com/LinuxOmap">
</head>
<body itemscope itemtype="//schema.org/Article" vlink=green>
<!--X-Body-Begin-->
<!--X-User-Header-->
<!--X-User-Header-End-->
<!--X-TopPNI-->
<td align=right><form action="//www.google.com/cse" id="cse-search-box" target="_blank">
  <div>
    <input type="hidden" name="cx" value="partner-pub-3422782820843221:isdiegq275o" />
    <input type="hidden" name="ie" value="ISO-8859-1" />
    <input type="text" name="q" size="37" />
    <input type="submit" name="sa" value="Search" />
  </div>
</form>
<script type="text/javascript" src="//www.google.com/cse/brand?form=cse-search-box&amp;lang=en" async></script>
<h1 itemprop="name">[PATCH v2 07/15] arm64: dts: imx8: switch to two cell scu clock binding</h1>
[<a href="msg741385.html">Date Prev</a>][<a href="msg741387.html">Date Next</a>][<a href="msg741499.html">Thread Prev</a>][<a href="msg741428.html">Thread Next</a>][<a href="maillist.html#741386">Date Index</a>][<a href="threads.html#741386">Thread Index</a>] 
<p>&nbsp;<br>
<script async src="//pagead2.googlesyndication.com/pagead/js/adsbygoogle.js"></script>
<!-- responsive test for archives -->
<ins class="adsbygoogle"
     style="display:block"
     data-ad-client="ca-pub-3422782820843221"
     data-ad-slot="6345952567"
     data-ad-format="auto"></ins>
<script>
(adsbygoogle = window.adsbygoogle || []).push({});
</script>

<!--X-TopPNI-End-->
<!--X-MsgBody-->
<!--X-Subject-Header-Begin-->
<hr>
<!--X-Subject-Header-End-->
<!--X-Head-of-Message-->
<ul>
<li><em>Subject</em>: [PATCH v2 07/15] arm64: dts: imx8: switch to two cell scu clock binding</li>
<li><em>From</em>: Dong Aisheng &lt;aisheng.dong@xxxxxxx&gt;</li>
<li><em>Date</em>: Tue, 16 Jul 2019 23:14:41 +0800</li>
<li><em>In-reply-to</em>: &lt;<a href="msg741379.html">1563290089-11085-1-git-send-email-aisheng.dong@nxp.com</a>&gt;</li>
</ul>
<!--X-Head-of-Message-End-->
<!--X-Head-Body-Sep-Begin-->
<!-- AddThis Button BEGIN -->
<div class="addthis_toolbox addthis_default_style ">
<a class="addthis_button_preferred_1"></a>
<a class="addthis_button_preferred_2"></a>
<a class="addthis_button_preferred_3"></a>
<a class="addthis_button_preferred_4"></a>
<a class="addthis_button_compact"></a>
<a class="addthis_counter addthis_bubble_style"></a>
</div>
<script type="text/javascript" src="//s7.addthis.com/js/300/addthis_widget.js#pubid=ra-5196c2ae1be43d18&async=1&domready=1" async></script>
<!-- AddThis Button END -->
<hr>
<script async src="//pagead2.googlesyndication.com/pagead/js/adsbygoogle.js"></script>
<!-- responsive link 1 -->
<ins class="adsbygoogle"
     style="display:block"
     data-ad-client="ca-pub-3422782820843221"
     data-ad-slot="8681825769"
     data-ad-format="link"></ins>
<script>
(adsbygoogle = window.adsbygoogle || []).push({});
</script>
<div class="content" itemprop="articleBody">
<!--X-Head-Body-Sep-End-->
<!--X-Body-of-Message-->
<pre>switch to two cell scu clock binding

Signed-off-by: Dong Aisheng &lt;aisheng.dong@xxxxxxx&gt;
---
ChangeLog:
v1-&gt;v2: split from lpcg binding changes
---
 arch/arm64/boot/dts/freescale/imx8-ss-adma.dtsi | 24 +++++-----
 arch/arm64/boot/dts/freescale/imx8-ss-conn.dtsi | 20 ++++----
 arch/arm64/boot/dts/freescale/imx8-ss-lsio.dtsi | 64 ++++++++++++-------------
 arch/arm64/boot/dts/freescale/imx8qxp.dtsi      | 10 ++--
 4 files changed, 59 insertions(+), 59 deletions(-)

diff --git a/arch/arm64/boot/dts/freescale/imx8-ss-adma.dtsi b/arch/arm64/boot/dts/freescale/imx8-ss-adma.dtsi
index f0681a7..7dbc4db 100644
--- a/arch/arm64/boot/dts/freescale/imx8-ss-adma.dtsi
+++ b/arch/arm64/boot/dts/freescale/imx8-ss-adma.dtsi
@@ -68,7 +68,7 @@ adma_subsys: bus@59000000 {
 	uart0_lpcg: clock-controller@5a460000 {
 		reg = &lt;0x5a460000 0x10000&gt;;
 		#clock-cells = &lt;1&gt;;
-		clocks = &lt;&amp;clk IMX_ADMA_UART0_CLK&gt;,
+		clocks = &lt;&amp;clk IMX_SC_R_UART_0 IMX_SC_PM_CLK_PER&gt;,
 			 &lt;&amp;dma_ipg_clk&gt;;
 		bit-offset = &lt;0 16&gt;;
 		clock-output-names = &quot;uart0_lpcg_baud_clk&quot;,
@@ -79,7 +79,7 @@ adma_subsys: bus@59000000 {
 	uart1_lpcg: clock-controller@5a470000 {
 		reg = &lt;0x5a470000 0x10000&gt;;
 		#clock-cells = &lt;1&gt;;
-		clocks = &lt;&amp;clk IMX_ADMA_UART1_CLK&gt;,
+		clocks = &lt;&amp;clk IMX_SC_R_UART_1 IMX_SC_PM_CLK_PER&gt;,
 			 &lt;&amp;dma_ipg_clk&gt;;
 		bit-offset = &lt;0 16&gt;;
 		clock-output-names = &quot;uart1_lpcg_baud_clk&quot;,
@@ -90,7 +90,7 @@ adma_subsys: bus@59000000 {
 	uart2_lpcg: clock-controller@5a480000 {
 		reg = &lt;0x5a480000 0x10000&gt;;
 		#clock-cells = &lt;1&gt;;
-		clocks = &lt;&amp;clk IMX_ADMA_UART2_CLK&gt;,
+		clocks = &lt;&amp;clk IMX_SC_R_UART_2 IMX_SC_PM_CLK_PER&gt;,
 			 &lt;&amp;dma_ipg_clk&gt;;
 		bit-offset = &lt;0 16&gt;;
 		clock-output-names = &quot;uart2_lpcg_baud_clk&quot;,
@@ -101,7 +101,7 @@ adma_subsys: bus@59000000 {
 	uart3_lpcg: clock-controller@5a490000 {
 		reg = &lt;0x5a490000 0x10000&gt;;
 		#clock-cells = &lt;1&gt;;
-		clocks = &lt;&amp;clk IMX_ADMA_UART3_CLK&gt;,
+		clocks = &lt;&amp;clk IMX_SC_R_UART_3 IMX_SC_PM_CLK_PER&gt;,
 			 &lt;&amp;dma_ipg_clk&gt;;
 		bit-offset = &lt;0 16&gt;;
 		clock-output-names = &quot;uart3_lpcg_baud_clk&quot;,
@@ -115,7 +115,7 @@ adma_subsys: bus@59000000 {
 		interrupt-parent = &lt;&amp;gic&gt;;
 		clocks = &lt;&amp;adma_lpcg IMX_ADMA_LPCG_I2C0_CLK&gt;;
 		clock-names = &quot;per&quot;;
-		assigned-clocks = &lt;&amp;clk IMX_ADMA_I2C0_CLK&gt;;
+		assigned-clocks = &lt;&amp;clk IMX_SC_R_I2C_0 IMX_SC_PM_CLK_PER&gt;;
 		assigned-clock-rates = &lt;24000000&gt;;
 		power-domains = &lt;&amp;pd IMX_SC_R_I2C_0&gt;;
 		status = &quot;disabled&quot;;
@@ -127,7 +127,7 @@ adma_subsys: bus@59000000 {
 		interrupt-parent = &lt;&amp;gic&gt;;
 		clocks = &lt;&amp;adma_lpcg IMX_ADMA_LPCG_I2C1_CLK&gt;;
 		clock-names = &quot;per&quot;;
-		assigned-clocks = &lt;&amp;clk IMX_ADMA_I2C1_CLK&gt;;
+		assigned-clocks = &lt;&amp;clk IMX_SC_R_I2C_1 IMX_SC_PM_CLK_PER&gt;;
 		assigned-clock-rates = &lt;24000000&gt;;
 		power-domains = &lt;&amp;pd IMX_SC_R_I2C_1&gt;;
 		status = &quot;disabled&quot;;
@@ -139,7 +139,7 @@ adma_subsys: bus@59000000 {
 		interrupt-parent = &lt;&amp;gic&gt;;
 		clocks = &lt;&amp;adma_lpcg IMX_ADMA_LPCG_I2C2_CLK&gt;;
 		clock-names = &quot;per&quot;;
-		assigned-clocks = &lt;&amp;clk IMX_ADMA_I2C2_CLK&gt;;
+		assigned-clocks = &lt;&amp;clk IMX_SC_R_I2C_2 IMX_SC_PM_CLK_PER&gt;;
 		assigned-clock-rates = &lt;24000000&gt;;
 		power-domains = &lt;&amp;pd IMX_SC_R_I2C_2&gt;;
 		status = &quot;disabled&quot;;
@@ -151,7 +151,7 @@ adma_subsys: bus@59000000 {
 		interrupt-parent = &lt;&amp;gic&gt;;
 		clocks = &lt;&amp;adma_lpcg IMX_ADMA_LPCG_I2C3_CLK&gt;;
 		clock-names = &quot;per&quot;;
-		assigned-clocks = &lt;&amp;clk IMX_ADMA_I2C3_CLK&gt;;
+		assigned-clocks = &lt;&amp;clk IMX_SC_R_I2C_3 IMX_SC_PM_CLK_PER&gt;;
 		assigned-clock-rates = &lt;24000000&gt;;
 		power-domains = &lt;&amp;pd IMX_SC_R_I2C_3&gt;;
 		status = &quot;disabled&quot;;
@@ -160,7 +160,7 @@ adma_subsys: bus@59000000 {
 	i2c0_lpcg: clock-controller@5ac00000 {
 		reg = &lt;0x5ac00000 0x10000&gt;;
 		#clock-cells = &lt;1&gt;;
-		clocks = &lt;&amp;clk IMX_ADMA_I2C0_CLK&gt;,
+		clocks = &lt;&amp;clk IMX_SC_R_I2C_0 IMX_SC_PM_CLK_PER&gt;,
 			 &lt;&amp;dma_ipg_clk&gt;;
 		bit-offset = &lt;0 16&gt;;
 		clock-output-names = &quot;i2c0_lpcg_clk&quot;,
@@ -171,7 +171,7 @@ adma_subsys: bus@59000000 {
 	i2c1_lpcg: clock-controller@5ac10000 {
 		reg = &lt;0x5ac10000 0x10000&gt;;
 		#clock-cells = &lt;1&gt;;
-		clocks = &lt;&amp;clk IMX_ADMA_I2C1_CLK&gt;,
+		clocks = &lt;&amp;clk IMX_SC_R_I2C_1 IMX_SC_PM_CLK_PER&gt;,
 			 &lt;&amp;dma_ipg_clk&gt;;
 		bit-offset = &lt;0 16&gt;;
 		clock-output-names = &quot;i2c1_lpcg_clk&quot;,
@@ -182,7 +182,7 @@ adma_subsys: bus@59000000 {
 	i2c2_lpcg: clock-controller@5ac20000 {
 		reg = &lt;0x5ac20000 0x10000&gt;;
 		#clock-cells = &lt;1&gt;;
-		clocks = &lt;&amp;clk IMX_ADMA_I2C2_CLK&gt;,
+		clocks = &lt;&amp;clk IMX_SC_R_I2C_2 IMX_SC_PM_CLK_PER&gt;,
 			 &lt;&amp;dma_ipg_clk&gt;;
 		bit-offset = &lt;0 16&gt;;
 		clock-output-names = &quot;i2c2_lpcg_clk&quot;,
@@ -193,7 +193,7 @@ adma_subsys: bus@59000000 {
 	i2c3_lpcg: clock-controller@5ac30000 {
 		reg = &lt;0x5ac30000 0x10000&gt;;
 		#clock-cells = &lt;1&gt;;
-		clocks = &lt;&amp;clk IMX_ADMA_I2C3_CLK&gt;,
+		clocks = &lt;&amp;clk IMX_SC_R_I2C_3 IMX_SC_PM_CLK_PER&gt;,
 			 &lt;&amp;dma_ipg_clk&gt;;
 		bit-offset = &lt;0 16&gt;;
 		clock-output-names = &quot;i2c3_lpcg_clk&quot;,
diff --git a/arch/arm64/boot/dts/freescale/imx8-ss-conn.dtsi b/arch/arm64/boot/dts/freescale/imx8-ss-conn.dtsi
index 1ae49c1..c6363de 100644
--- a/arch/arm64/boot/dts/freescale/imx8-ss-conn.dtsi
+++ b/arch/arm64/boot/dts/freescale/imx8-ss-conn.dtsi
@@ -41,7 +41,7 @@ conn_subsys: bus@5b000000 {
 			 &lt;&amp;conn_lpcg IMX_CONN_LPCG_SDHC0_PER_CLK&gt;,
 			 &lt;&amp;conn_lpcg IMX_CONN_LPCG_SDHC0_HCLK&gt;;
 		clock-names = &quot;ipg&quot;, &quot;per&quot;, &quot;ahb&quot;;
-		assigned-clocks = &lt;&amp;clk IMX_CONN_SDHC0_CLK&gt;;
+		assigned-clocks = &lt;&amp;clk IMX_SC_R_SDHC_0 IMX_SC_PM_CLK_PER&gt;;
 		assigned-clock-rates = &lt;200000000&gt;;
 		power-domains = &lt;&amp;pd IMX_SC_R_SDHC_0&gt;;
 		status = &quot;disabled&quot;;
@@ -55,7 +55,7 @@ conn_subsys: bus@5b000000 {
 			 &lt;&amp;conn_lpcg IMX_CONN_LPCG_SDHC1_PER_CLK&gt;,
 			 &lt;&amp;conn_lpcg IMX_CONN_LPCG_SDHC1_HCLK&gt;;
 		clock-names = &quot;ipg&quot;, &quot;per&quot;, &quot;ahb&quot;;
-		assigned-clocks = &lt;&amp;clk IMX_CONN_SDHC1_CLK&gt;;
+		assigned-clocks = &lt;&amp;clk IMX_SC_R_SDHC_1 IMX_SC_PM_CLK_PER&gt;;
 		assigned-clock-rates = &lt;200000000&gt;;
 		power-domains = &lt;&amp;pd IMX_SC_R_SDHC_1&gt;;
 		fsl,tuning-start-tap = &lt;20&gt;;
@@ -71,7 +71,7 @@ conn_subsys: bus@5b000000 {
 			 &lt;&amp;conn_lpcg IMX_CONN_LPCG_SDHC2_PER_CLK&gt;,
 			 &lt;&amp;conn_lpcg IMX_CONN_LPCG_SDHC2_HCLK&gt;;
 		clock-names = &quot;ipg&quot;, &quot;per&quot;, &quot;ahb&quot;;
-		assigned-clocks = &lt;&amp;clk IMX_CONN_SDHC2_CLK&gt;;
+		assigned-clocks = &lt;&amp;clk IMX_SC_R_SDHC_2 IMX_SC_PM_CLK_PER&gt;;
 		assigned-clock-rates = &lt;200000000&gt;;
 		power-domains = &lt;&amp;pd IMX_SC_R_SDHC_2&gt;;
 		status = &quot;disabled&quot;;
@@ -120,7 +120,7 @@ conn_subsys: bus@5b000000 {
 	sdhc0_lpcg: clock-controller@5b200000 {
 		reg = &lt;0x5b200000 0x10000&gt;;
 		#clock-cells = &lt;1&gt;;
-		clocks = &lt;&amp;clk IMX_CONN_SDHC0_CLK&gt;,
+		clocks = &lt;&amp;clk IMX_SC_R_SDHC_0 IMX_SC_PM_CLK_PER&gt;,
 			 &lt;&amp;conn_ipg_clk&gt;, &lt;&amp;conn_axi_clk&gt;;
 		bit-offset = &lt;0 16 20&gt;;
 		clock-output-names = &quot;sdhc0_lpcg_per_clk&quot;,
@@ -132,7 +132,7 @@ conn_subsys: bus@5b000000 {
 	sdhc1_lpcg: clock-controller@5b210000 {
 		reg = &lt;0x5b210000 0x10000&gt;;
 		#clock-cells = &lt;1&gt;;
-		clocks = &lt;&amp;clk IMX_CONN_SDHC1_CLK&gt;,
+		clocks = &lt;&amp;clk IMX_SC_R_SDHC_1 IMX_SC_PM_CLK_PER&gt;,
 			 &lt;&amp;conn_ipg_clk&gt;, &lt;&amp;conn_axi_clk&gt;;
 		bit-offset = &lt;0 16 20&gt;;
 		clock-output-names = &quot;sdhc1_lpcg_per_clk&quot;,
@@ -144,7 +144,7 @@ conn_subsys: bus@5b000000 {
 	sdhc2_lpcg: clock-controller@5b220000 {
 		reg = &lt;0x5b220000 0x10000&gt;;
 		#clock-cells = &lt;1&gt;;
-		clocks = &lt;&amp;clk IMX_CONN_SDHC2_CLK&gt;,
+		clocks = &lt;&amp;clk IMX_SC_R_SDHC_2 IMX_SC_PM_CLK_PER&gt;,
 			 &lt;&amp;conn_ipg_clk&gt;, &lt;&amp;conn_axi_clk&gt;;
 		bit-offset = &lt;0 16 20&gt;;
 		clock-output-names = &quot;sdhc2_lpcg_per_clk&quot;,
@@ -156,8 +156,8 @@ conn_subsys: bus@5b000000 {
 	enet0_lpcg: clock-controller@5b230000 {
 		reg = &lt;0x5b230000 0x10000&gt;;
 		#clock-cells = &lt;1&gt;;
-		clocks = &lt;&amp;clk IMX_CONN_ENET0_ROOT_CLK&gt;,
-			 &lt;&amp;clk IMX_CONN_ENET0_ROOT_CLK&gt;,
+		clocks = &lt;&amp;clk IMX_SC_R_ENET_0 IMX_SC_PM_CLK_PER&gt;,
+			 &lt;&amp;clk IMX_SC_R_ENET_0 IMX_SC_PM_CLK_PER&gt;,
 			 &lt;&amp;conn_axi_clk&gt;, &lt;&amp;conn_ipg_clk&gt;, &lt;&amp;conn_ipg_clk&gt;;
 		bit-offset = &lt;0 4 8 16 20&gt;;
 		clock-output-names = &quot;enet0_ipg_root_clk&quot;,
@@ -171,8 +171,8 @@ conn_subsys: bus@5b000000 {
 	enet1_lpcg: clock-controller@5b240000 {
 		reg = &lt;0x5b240000 0x10000&gt;;
 		#clock-cells = &lt;1&gt;;
-		clocks = &lt;&amp;clk IMX_CONN_ENET1_ROOT_CLK&gt;,
-			 &lt;&amp;clk IMX_CONN_ENET1_ROOT_CLK&gt;,
+		clocks = &lt;&amp;clk IMX_SC_R_ENET_1 IMX_SC_PM_CLK_PER&gt;,
+			 &lt;&amp;clk IMX_SC_R_ENET_1 IMX_SC_PM_CLK_PER&gt;,
 			 &lt;&amp;conn_axi_clk&gt;, &lt;&amp;conn_ipg_clk&gt;, &lt;&amp;conn_ipg_clk&gt;;
 		bit-offset = &lt;0 4 8 16 20&gt;;
 		clock-output-names = &quot;enet1_ipg_root_clk&quot;,
diff --git a/arch/arm64/boot/dts/freescale/imx8-ss-lsio.dtsi b/arch/arm64/boot/dts/freescale/imx8-ss-lsio.dtsi
index 0a779a8..464d233 100644
--- a/arch/arm64/boot/dts/freescale/imx8-ss-lsio.dtsi
+++ b/arch/arm64/boot/dts/freescale/imx8-ss-lsio.dtsi
@@ -156,11 +156,11 @@ lsio_subsys: bus@5d000000 {
 	pwm0_lpcg: clock-controller@5d400000 {
 		reg = &lt;0x5d400000 0x10000&gt;;
 		#clock-cells = &lt;1&gt;;
-		clocks = &lt;&amp;clk IMX_LSIO_PWM0_CLK&gt;,
-			 &lt;&amp;clk IMX_LSIO_PWM0_CLK&gt;,
-			 &lt;&amp;clk IMX_LSIO_PWM0_CLK&gt;,
+		clocks = &lt;&amp;clk IMX_SC_R_PWM_0 IMX_SC_PM_CLK_PER&gt;,
+			 &lt;&amp;clk IMX_SC_R_PWM_0 IMX_SC_PM_CLK_PER&gt;,
+			 &lt;&amp;clk IMX_SC_R_PWM_0 IMX_SC_PM_CLK_PER&gt;,
 			 &lt;&amp;lsio_bus_clk&gt;,
-			 &lt;&amp;clk IMX_LSIO_PWM0_CLK&gt;;
+			 &lt;&amp;clk IMX_SC_R_PWM_0 IMX_SC_PM_CLK_PER&gt;;
 		bit-offset = &lt;0 4 16 20 24&gt;;
 		clock-output-names = &quot;pwm0_lpcg_ipg_clk&quot;,
 				     &quot;pwm0_lpcg_ipg_hf_clk&quot;,
@@ -173,11 +173,11 @@ lsio_subsys: bus@5d000000 {
 	pwm1_lpcg: clock-controller@5d410000 {
 		reg = &lt;0x5d410000 0x10000&gt;;
 		#clock-cells = &lt;1&gt;;
-		clocks = &lt;&amp;clk IMX_LSIO_PWM1_CLK&gt;,
-			 &lt;&amp;clk IMX_LSIO_PWM1_CLK&gt;,
-			 &lt;&amp;clk IMX_LSIO_PWM1_CLK&gt;,
+		clocks = &lt;&amp;clk IMX_SC_R_PWM_1 IMX_SC_PM_CLK_PER&gt;,
+			 &lt;&amp;clk IMX_SC_R_PWM_1 IMX_SC_PM_CLK_PER&gt;,
+			 &lt;&amp;clk IMX_SC_R_PWM_1 IMX_SC_PM_CLK_PER&gt;,
 			 &lt;&amp;lsio_bus_clk&gt;,
-			 &lt;&amp;clk IMX_LSIO_PWM1_CLK&gt;;
+			 &lt;&amp;clk IMX_SC_R_PWM_1 IMX_SC_PM_CLK_PER&gt;;
 		bit-offset = &lt;0 4 16 20 24&gt;;
 		clock-output-names = &quot;pwm1_lpcg_ipg_clk&quot;,
 				     &quot;pwm1_lpcg_ipg_hf_clk&quot;,
@@ -190,11 +190,11 @@ lsio_subsys: bus@5d000000 {
 	pwm2_lpcg: clock-controller@5d420000 {
 		reg = &lt;0x5d420000 0x10000&gt;;
 		#clock-cells = &lt;1&gt;;
-		clocks = &lt;&amp;clk IMX_LSIO_PWM2_CLK&gt;,
-			 &lt;&amp;clk IMX_LSIO_PWM2_CLK&gt;,
-			 &lt;&amp;clk IMX_LSIO_PWM2_CLK&gt;,
+		clocks = &lt;&amp;clk IMX_SC_R_PWM_2 IMX_SC_PM_CLK_PER&gt;,
+			 &lt;&amp;clk IMX_SC_R_PWM_2 IMX_SC_PM_CLK_PER&gt;,
+			 &lt;&amp;clk IMX_SC_R_PWM_2 IMX_SC_PM_CLK_PER&gt;,
 			 &lt;&amp;lsio_bus_clk&gt;,
-			 &lt;&amp;clk IMX_LSIO_PWM2_CLK&gt;;
+			 &lt;&amp;clk IMX_SC_R_PWM_2 IMX_SC_PM_CLK_PER&gt;;
 		bit-offset = &lt;0 4 16 20 24&gt;;
 		clock-output-names = &quot;pwm2_lpcg_ipg_clk&quot;,
 				     &quot;pwm2_lpcg_ipg_hf_clk&quot;,
@@ -207,11 +207,11 @@ lsio_subsys: bus@5d000000 {
 	pwm3_lpcg: clock-controller@5d430000 {
 		reg = &lt;0x5d430000 0x10000&gt;;
 		#clock-cells = &lt;1&gt;;
-		clocks = &lt;&amp;clk IMX_LSIO_PWM3_CLK&gt;,
-			 &lt;&amp;clk IMX_LSIO_PWM3_CLK&gt;,
-			 &lt;&amp;clk IMX_LSIO_PWM3_CLK&gt;,
+		clocks = &lt;&amp;clk IMX_SC_R_PWM_3 IMX_SC_PM_CLK_PER&gt;,
+			 &lt;&amp;clk IMX_SC_R_PWM_3 IMX_SC_PM_CLK_PER&gt;,
+			 &lt;&amp;clk IMX_SC_R_PWM_3 IMX_SC_PM_CLK_PER&gt;,
 			 &lt;&amp;lsio_bus_clk&gt;,
-			 &lt;&amp;clk IMX_LSIO_PWM3_CLK&gt;;
+			 &lt;&amp;clk IMX_SC_R_PWM_3 IMX_SC_PM_CLK_PER&gt;;
 		bit-offset = &lt;0 4 16 20 24&gt;;
 		clock-output-names = &quot;pwm3_lpcg_ipg_clk&quot;,
 				     &quot;pwm3_lpcg_ipg_hf_clk&quot;,
@@ -224,11 +224,11 @@ lsio_subsys: bus@5d000000 {
 	pwm4_lpcg: clock-controller@5d440000 {
 		reg = &lt;0x5d440000 0x10000&gt;;
 		#clock-cells = &lt;1&gt;;
-		clocks = &lt;&amp;clk IMX_LSIO_PWM4_CLK&gt;,
-			 &lt;&amp;clk IMX_LSIO_PWM4_CLK&gt;,
-			 &lt;&amp;clk IMX_LSIO_PWM4_CLK&gt;,
+		clocks = &lt;&amp;clk IMX_SC_R_PWM_4 IMX_SC_PM_CLK_PER&gt;,
+			 &lt;&amp;clk IMX_SC_R_PWM_4 IMX_SC_PM_CLK_PER&gt;,
+			 &lt;&amp;clk IMX_SC_R_PWM_4 IMX_SC_PM_CLK_PER&gt;,
 			 &lt;&amp;lsio_bus_clk&gt;,
-			 &lt;&amp;clk IMX_LSIO_PWM4_CLK&gt;;
+			 &lt;&amp;clk IMX_SC_R_PWM_4 IMX_SC_PM_CLK_PER&gt;;
 		bit-offset = &lt;0 4 16 20 24&gt;;
 		clock-output-names = &quot;pwm4_lpcg_ipg_clk&quot;,
 				     &quot;pwm4_lpcg_ipg_hf_clk&quot;,
@@ -241,11 +241,11 @@ lsio_subsys: bus@5d000000 {
 	pwm5_lpcg: clock-controller@5d450000 {
 		reg = &lt;0x5d450000 0x10000&gt;;
 		#clock-cells = &lt;1&gt;;
-		clocks = &lt;&amp;clk IMX_LSIO_PWM5_CLK&gt;,
-			 &lt;&amp;clk IMX_LSIO_PWM5_CLK&gt;,
-			 &lt;&amp;clk IMX_LSIO_PWM5_CLK&gt;,
+		clocks = &lt;&amp;clk IMX_SC_R_PWM_5 IMX_SC_PM_CLK_PER&gt;,
+			 &lt;&amp;clk IMX_SC_R_PWM_5 IMX_SC_PM_CLK_PER&gt;,
+			 &lt;&amp;clk IMX_SC_R_PWM_5 IMX_SC_PM_CLK_PER&gt;,
 			 &lt;&amp;lsio_bus_clk&gt;,
-			 &lt;&amp;clk IMX_LSIO_PWM5_CLK&gt;;
+			 &lt;&amp;clk IMX_SC_R_PWM_5 IMX_SC_PM_CLK_PER&gt;;
 		bit-offset = &lt;0 4 16 20 24&gt;;
 		clock-output-names = &quot;pwm5_lpcg_ipg_clk&quot;,
 				     &quot;pwm5_lpcg_ipg_hf_clk&quot;,
@@ -258,11 +258,11 @@ lsio_subsys: bus@5d000000 {
 	pwm6_lpcg: clock-controller@5d460000 {
 		reg = &lt;0x5d460000 0x10000&gt;;
 		#clock-cells = &lt;1&gt;;
-		clocks = &lt;&amp;clk IMX_LSIO_PWM6_CLK&gt;,
-			 &lt;&amp;clk IMX_LSIO_PWM6_CLK&gt;,
-			 &lt;&amp;clk IMX_LSIO_PWM6_CLK&gt;,
+		clocks = &lt;&amp;clk IMX_SC_R_PWM_6 IMX_SC_PM_CLK_PER&gt;,
+			 &lt;&amp;clk IMX_SC_R_PWM_6 IMX_SC_PM_CLK_PER&gt;,
+			 &lt;&amp;clk IMX_SC_R_PWM_6 IMX_SC_PM_CLK_PER&gt;,
 			 &lt;&amp;lsio_bus_clk&gt;,
-			 &lt;&amp;clk IMX_LSIO_PWM6_CLK&gt;;
+			 &lt;&amp;clk IMX_SC_R_PWM_6 IMX_SC_PM_CLK_PER&gt;;
 		bit-offset = &lt;0 4 16 20 24&gt;;
 		clock-output-names = &quot;pwm6_lpcg_ipg_clk&quot;,
 				     &quot;pwm6_lpcg_ipg_hf_clk&quot;,
@@ -275,11 +275,11 @@ lsio_subsys: bus@5d000000 {
 	pwm7_lpcg: clock-controller@5d470000 {
 		reg = &lt;0x5d470000 0x10000&gt;;
 		#clock-cells = &lt;1&gt;;
-		clocks = &lt;&amp;clk IMX_LSIO_PWM7_CLK&gt;,
-			 &lt;&amp;clk IMX_LSIO_PWM7_CLK&gt;,
-			 &lt;&amp;clk IMX_LSIO_PWM7_CLK&gt;,
+		clocks = &lt;&amp;clk IMX_SC_R_PWM_7 IMX_SC_PM_CLK_PER&gt;,
+			 &lt;&amp;clk IMX_SC_R_PWM_7 IMX_SC_PM_CLK_PER&gt;,
+			 &lt;&amp;clk IMX_SC_R_PWM_7 IMX_SC_PM_CLK_PER&gt;,
 			 &lt;&amp;lsio_bus_clk&gt;,
-			 &lt;&amp;clk IMX_LSIO_PWM7_CLK&gt;;
+			 &lt;&amp;clk IMX_SC_R_PWM_7 IMX_SC_PM_CLK_PER&gt;;
 		bit-offset = &lt;0 4 16 20 24&gt;;
 		clock-output-names = &quot;pwm7_lpcg_ipg_clk&quot;,
 				     &quot;pwm7_lpcg_ipg_hf_clk&quot;,
diff --git a/arch/arm64/boot/dts/freescale/imx8qxp.dtsi b/arch/arm64/boot/dts/freescale/imx8qxp.dtsi
index 15babae..ac9912e 100644
--- a/arch/arm64/boot/dts/freescale/imx8qxp.dtsi
+++ b/arch/arm64/boot/dts/freescale/imx8qxp.dtsi
@@ -43,7 +43,7 @@
 			reg = &lt;0x0 0x0&gt;;
 			enable-method = &quot;psci&quot;;
 			next-level-cache = &lt;&amp;A35_L2&gt;;
-			clocks = &lt;&amp;clk IMX_A35_CLK&gt;;
+			clocks = &lt;&amp;clk IMX_SC_R_A35 IMX_SC_PM_CLK_CPU&gt;;
 			operating-points-v2 = &lt;&amp;a35_opp_table&gt;;
 			#cooling-cells = &lt;2&gt;;
 		};
@@ -54,7 +54,7 @@
 			reg = &lt;0x0 0x1&gt;;
 			enable-method = &quot;psci&quot;;
 			next-level-cache = &lt;&amp;A35_L2&gt;;
-			clocks = &lt;&amp;clk IMX_A35_CLK&gt;;
+			clocks = &lt;&amp;clk IMX_SC_R_A35 IMX_SC_PM_CLK_CPU&gt;;
 			operating-points-v2 = &lt;&amp;a35_opp_table&gt;;
 			#cooling-cells = &lt;2&gt;;
 		};
@@ -65,7 +65,7 @@
 			reg = &lt;0x0 0x2&gt;;
 			enable-method = &quot;psci&quot;;
 			next-level-cache = &lt;&amp;A35_L2&gt;;
-			clocks = &lt;&amp;clk IMX_A35_CLK&gt;;
+			clocks = &lt;&amp;clk IMX_SC_R_A35 IMX_SC_PM_CLK_CPU&gt;;
 			operating-points-v2 = &lt;&amp;a35_opp_table&gt;;
 			#cooling-cells = &lt;2&gt;;
 		};
@@ -76,7 +76,7 @@
 			reg = &lt;0x0 0x3&gt;;
 			enable-method = &quot;psci&quot;;
 			next-level-cache = &lt;&amp;A35_L2&gt;;
-			clocks = &lt;&amp;clk IMX_A35_CLK&gt;;
+			clocks = &lt;&amp;clk IMX_SC_R_A35 IMX_SC_PM_CLK_CPU&gt;;
 			operating-points-v2 = &lt;&amp;a35_opp_table&gt;;
 			#cooling-cells = &lt;2&gt;;
 		};
@@ -145,7 +145,7 @@
 
 		clk: clock-controller {
 			compatible = &quot;fsl,imx8qxp-clk&quot;;
-			#clock-cells = &lt;1&gt;;
+			#clock-cells = &lt;2&gt;;
 			clocks = &lt;&amp;xtal32k &amp;xtal24m&gt;;
 			clock-names = &quot;xtal_32KHz&quot;, &quot;xtal_24Mhz&quot;;
 		};
-- 
2.7.4


_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@xxxxxxxxxxxxxxxxxxx
<a  rel="nofollow" href="http://lists.infradead.org/mailman/listinfo/linux-arm-kernel">http://lists.infradead.org/mailman/listinfo/linux-arm-kernel</a>


</pre>
<!--X-Body-of-Message-End-->
<!--X-MsgBody-End-->
<!--X-Follow-Ups-->
</div>
<hr>
<ul><li><strong>Follow-Ups</strong>:
<ul>
<li><strong><a name="741428" href="msg741428.html">Re: [PATCH v2 07/15] arm64: dts: imx8: switch to two cell scu clock binding</a></strong>
<ul><li><em>From:</em> Fabio Estevam</li></ul></li>
</ul></li></ul>
<!--X-Follow-Ups-End-->
<!--X-References-->
<ul><li><strong>References</strong>:
<ul>
<li><strong><a name="741379" href="msg741379.html">[PATCH v2 00/15] arm64: dts: imx8: architecture improvement and adding imx8qm support</a></strong>
<ul><li><em>From:</em> Dong Aisheng</li></ul></li>
</ul></li></ul>
<!--X-References-End-->
<!--X-BotPNI-->
<ul>
<li>Prev by Date:
<strong><a href="msg741385.html">[PATCH v2 06/15] arm64: dts: imx8: add adma lpcg clocks</a></strong>
</li>
<li>Next by Date:
<strong><a href="msg741387.html">[PATCH v2 09/15] arm64: dts: imx8qm: add lsio ss support</a></strong>
</li>
<li>Previous by thread:
<strong><a href="msg741499.html">Re: [PATCH v2 06/15] arm64: dts: imx8: add adma lpcg clocks</a></strong>
</li>
<li>Next by thread:
<strong><a href="msg741428.html">Re: [PATCH v2 07/15] arm64: dts: imx8: switch to two cell scu clock binding</a></strong>
</li>
<li>Index(es):
<ul>
<li><a href="maillist.html#741386"><strong>Date</strong></a></li>
<li><a href="threads.html#741386"><strong>Thread</strong></a></li>
</ul>
</li>
</ul>

<!--X-BotPNI-End-->
<!--X-User-Footer-->
<center>
<font size=-1>
<a href=/lists/>[Index&nbsp;of&nbsp;Archives]</a>
&nbsp;
&nbsp;
<a href=/lists/kernel/>[Linux&nbsp;Kernel]</a>
&nbsp;
&nbsp;
<a href=/lists/linux-arm/>[Linux&nbsp;ARM&nbsp;(vger)]</a>
&nbsp;
&nbsp;
<a href=/lists/linux-arm-msm/>[Linux&nbsp;ARM&nbsp;MSM]</a>
&nbsp;
&nbsp;
<a href=/lists/linux-omap/>[Linux&nbsp;Omap]</a>
&nbsp;
&nbsp;
<a href=/lists/centos-arm-devel/>[CentOS&nbsp;ARM]</a>
&nbsp;
&nbsp;
<a href=/lists/arm/>[Linux&nbsp;Arm]</a>
&nbsp;
&nbsp;
<a href=/lists/linux-tegra/>[Linux&nbsp;Tegra]</a>
&nbsp;
&nbsp;
<a href=/linux/fedora/fedora-arm/>[Fedora&nbsp;ARM]</a>
&nbsp;
&nbsp;
<a href=/lists/linux-samsung-soc/>[Linux&nbsp;for&nbsp;Samsung&nbsp;SOC]</a>
&nbsp;
&nbsp;
<a href=/lists/ecos/>[eCos]</a>
&nbsp;
&nbsp;
<a href=/lists/fastboot/>[Linux&nbsp;Fastboot]</a>
&nbsp;
&nbsp;
<a href=/lists/gcchelp/>[Gcc&nbsp;Help]</a>
&nbsp;
&nbsp;
<a href=/lists/git/>[Git]</a>
&nbsp;
&nbsp;
<a href=/lists/dccp/>[DCCP]</a>
&nbsp;
&nbsp;
<a href=/lists/ietf-ann>[IETF&nbsp;Announce]</a>
&nbsp;
&nbsp;
<a href=/lists/security/>[Security]</a>
&nbsp;
&nbsp;
<a href=/lists/mips/>[Linux&nbsp;MIPS]</a>
</font>
</center>
<hr>
<p>
<div>
<script async src="//pagead2.googlesyndication.com/pagead/js/adsbygoogle.js"></script>
<ins class="adsbygoogle"
     style="display:block"
     data-ad-format="autorelaxed"
     data-ad-client="ca-pub-3422782820843221"
     data-ad-slot="1424524564"></ins>
<script>
     (adsbygoogle = window.adsbygoogle || []).push({});
</script>
</div>
<table width=100%>
<tr>
<td align=left>&nbsp;</td>
<td align=right><a href=/lists/><img src=/button_01.gif border=0 alt="Powered by Linux"></a></td>
</tr>
</table>
<!--X-User-Footer-End-->
<script type="text/javascript"> 
 function initAddThis() {
    addthis.init()
 }

initAddThis();
</script>
<script>
  (function(i,s,o,g,r,a,m){i['GoogleAnalyticsObject']=r;i[r]=i[r]||function(){
  (i[r].q=i[r].q||[]).push(arguments)},i[r].l=1*new Date();a=s.createElement(o),
  m=s.getElementsByTagName(o)[0];a.async=1;a.src=g;m.parentNode.insertBefore(a,m)
  })(window,document,'script','//www.google-analytics.com/analytics.js','ga');
  ga('create', 'UA-760190-1', 'auto');
  ga('send', 'pageview');
</script>
</body>
</html>
