// Seed: 4170662848
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
endmodule
module module_1;
  assign id_1 = id_1;
  wire id_3;
  module_0(
      id_3, id_1, id_1, id_3
  );
  wire id_4;
endmodule
module module_2 (
    output uwire id_0,
    input tri id_1,
    input uwire id_2,
    output wand id_3,
    input supply1 id_4
);
  id_6(
      .id_0(1), .id_1(id_7), .id_2(1), .id_3(id_3), .id_4(1), .id_5(1 == id_0), .id_6(1), .id_7(1)
  );
  always #1 begin
    id_3 = id_2 ? 1'b0 : (1);
  end
  tri id_8 = 1'b0;
endmodule
module module_3 (
    output tri id_0,
    input tri id_1,
    input tri0 id_2,
    output supply0 id_3,
    input uwire id_4,
    input tri id_5,
    output uwire id_6,
    input wor id_7,
    output wor id_8,
    output wire id_9,
    output logic id_10
);
  supply0 id_12;
  final begin
    id_10 <= 1;
    id_6 = id_5 ? id_7 : id_12;
    id_8 = id_12;
  end
  module_2(
      id_8, id_4, id_4, id_8, id_1
  );
  assign id_9 = id_7;
endmodule
