// Seed: 3966553980
module module_0 (
    id_1,
    id_2,
    id_3
);
  output tri id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = 1;
endmodule
module module_1 #(
    parameter id_3 = 32'd43
) (
    input  wor   id_0,
    output logic id_1,
    output wire  id_2,
    input  tri0  _id_3,
    output tri   id_4
);
  initial begin : LABEL_0
    id_1 = id_3;
    id_4 += 1;
  end
  wire [id_3 : 1  >  id_3] id_6;
  assign id_1 = -1;
  wor id_7;
  assign id_7 = id_6 ? 1 - id_0 < id_7 : 1;
  module_0 modCall_1 (
      id_6,
      id_7,
      id_7
  );
endmodule
