<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>My FreeRTOS Project: inc/RegsLPC1769.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">My FreeRTOS Project
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_bfccd401955b95cf8c75461437045ac0.html">inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">RegsLPC1769.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="RegsLPC1769_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#ifndef REGS_H_</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#define REGS_H_</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;</div><div class="line"><a name="l00020"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#aef00c279597b188e4cdd14d288ddf77a">   20</a></span>&#160;<span class="preprocessor">#define     __R         volatile const</span></div><div class="line"><a name="l00021"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#ad8cfe7014044235a4c8d3239c2597f09">   21</a></span>&#160;<span class="preprocessor">#define     __W         volatile</span></div><div class="line"><a name="l00022"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#a81f369079976a46554fd9798ab035697">   22</a></span>&#160;<span class="preprocessor">#define     __RW                volatile</span></div><div class="line"><a name="l00023"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#a435d1572bf3f880d55459d9805097f62">   23</a></span>&#160;<span class="keyword">typedef</span>     <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span>        <a class="code" href="RegsLPC1769_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>;</div><div class="line"><a name="l00024"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#a273cf69d639a59973b6019625df33e30">   24</a></span>&#160;<span class="keyword">typedef</span>     <span class="keywordtype">unsigned</span> <span class="keywordtype">short</span>      <a class="code" href="RegsLPC1769_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>;</div><div class="line"><a name="l00025"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#aba7bc1797add20fe3efdf37ced1182c5">   25</a></span>&#160;<span class="keyword">typedef</span>     <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span>       <a class="code" href="RegsLPC1769_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>;</div><div class="line"><a name="l00026"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#aa882326d9e0a9468fbdcb05d2697dd10">   26</a></span>&#160;<span class="keyword">typedef</span>     <a class="code" href="RegsLPC1769_8h.html#a81f369079976a46554fd9798ab035697">__RW</a> <a class="code" href="RegsLPC1769_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>       <a class="code" href="RegsLPC1769_8h.html#aa882326d9e0a9468fbdcb05d2697dd10">registro_t</a>;  </div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;</div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">// REGISTROS ------------------------------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l00031"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#ae8dad749b05b2eb60453f48ada961d5e">   31</a></span>&#160;<span class="preprocessor">#define     MYPINSEL            ( ( registro_t  * ) 0x4002C000UL )      </span></div><div class="line"><a name="l00032"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#ae3f6161e9037aa825f0b3f246497f669">   32</a></span>&#160;<span class="preprocessor">#define     MYPINMODE           ( ( registro_t  * ) 0x4002C040UL )      </span></div><div class="line"><a name="l00033"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#a1037b18e2d226fe7d327d4a6f17a21c1">   33</a></span>&#160;<span class="preprocessor">#define     GPIO            ( ( registro_t  * ) 0x2009C000UL )      </span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor"></span></div><div class="line"><a name="l00035"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#af1b746ba5ab7d0ab657156ebda0f290c">   35</a></span>&#160;<span class="preprocessor">#define     TIMER0          ( ( registro_t  * ) 0x40004000UL )</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;</div><div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#ae669c80390f9475369f2c4f48f7630b3">   37</a></span>&#160;<span class="preprocessor">#define     T0IR            TIMER0[ 0 ]         </span></div><div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#ae40b4de70a8ca167f3e73b408560f82a">   38</a></span>&#160;<span class="preprocessor">    #define     IRMR0       0</span></div><div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#a2cb9d89c30d32ab253e39bdf40bfdd0c">   39</a></span>&#160;<span class="preprocessor">    #define     IRMR1       1</span></div><div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#a6f7bc15665e429b8f23acbf51baa4bf6">   40</a></span>&#160;<span class="preprocessor">    #define     IRMR2       2</span></div><div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#ac998e09ab6472132e1e74ee53b67a4da">   41</a></span>&#160;<span class="preprocessor">    #define     IRMR3       3</span></div><div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#a9a18c58a8b8543b8588cc1050cf6f6a1">   42</a></span>&#160;<span class="preprocessor">    #define     IRCR0       4</span></div><div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#aff086ceaa6539199bfa2909d66fda831">   43</a></span>&#160;<span class="preprocessor">    #define     IRCR1       5</span></div><div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#a0f7a4e745f989cba7121a2a089400243">   44</a></span>&#160;<span class="preprocessor">#define     T0TCR           TIMER0[ 1 ]         </span></div><div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#af332f65aca07c44deeda884c8f6c353c">   45</a></span>&#160;<span class="preprocessor">    #define     CE          0</span></div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#a81387e6ad496326e2d25c99b7b391a9c">   46</a></span>&#160;<span class="preprocessor">    #define     MYCR            1</span></div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#acc99e4d315de652060365cb4a634d071">   47</a></span>&#160;<span class="preprocessor">#define     T0TC            TIMER0[ 2 ]         </span></div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#af0820bf2601acb2528db5ca569a67baf">   48</a></span>&#160;<span class="preprocessor">#define     T0PR            TIMER0[ 3 ]         </span></div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#a5f5b19ff825c0d2d71a088a5189a0db1">   49</a></span>&#160;<span class="preprocessor">#define     T0PC            TIMER0[ 4 ]         </span></div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#a301ebbd28f97690cab064ef6ca985e01">   50</a></span>&#160;<span class="preprocessor">#define     T0MCR           TIMER0[ 5 ]         </span></div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#a31aa74193c342a253e2168cdd6a80fcd">   51</a></span>&#160;<span class="preprocessor">    #define     MR0I            0</span></div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#a8e745ba68f4f12c1f8184f7eb6cf5dba">   52</a></span>&#160;<span class="preprocessor">    #define     MR0R            1</span></div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#aef99d097f0e0e1ace8107484f8a2f005">   53</a></span>&#160;<span class="preprocessor">    #define     MR0S            2</span></div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#a9fd6cb4d2eb71e05db7a9bf1f481c046">   54</a></span>&#160;<span class="preprocessor">    #define     MR1I            3</span></div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#afec4e3049c8adf863487c372436ccf54">   55</a></span>&#160;<span class="preprocessor">    #define     MR1R            4</span></div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#a35277ecad05e802482ec88895494f99c">   56</a></span>&#160;<span class="preprocessor">    #define     MR1S            5</span></div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#a4ecb40e53b9369a1f49f75af126b089d">   57</a></span>&#160;<span class="preprocessor">    #define     MR2I            6</span></div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#aa57b4ccf1d2a6d67e0f40fe1d9e139fa">   58</a></span>&#160;<span class="preprocessor">    #define     MR2R            7</span></div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#a670fb70d82ec3baae30b1438e2b28445">   59</a></span>&#160;<span class="preprocessor">    #define     MR2S            8</span></div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#ae80c168e6408ca8d1f52842c4f872e8a">   60</a></span>&#160;<span class="preprocessor">    #define     MR3I            9</span></div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#a523af934196868227b55de5179c1e907">   61</a></span>&#160;<span class="preprocessor">    #define     MR3R            10</span></div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#a3f072874d3dc5691081eb3d379f666d0">   62</a></span>&#160;<span class="preprocessor">    #define     MR3S            11</span></div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#a8bee2a36f8e241b9db3c9c7f87143a99">   63</a></span>&#160;<span class="preprocessor">#define     T0MR0           TIMER0[ 6 ]         </span></div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#afcda6dd57c1f5114f0574f9a8c668636">   64</a></span>&#160;<span class="preprocessor">#define     T0MR1           TIMER0[ 7 ]</span></div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#af37e7fe881f158029616b5fe699dcd0b">   65</a></span>&#160;<span class="preprocessor">#define     T0MR2           TIMER0[ 8 ]</span></div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#a91b36df698ef061e7a6a21226a4903f4">   66</a></span>&#160;<span class="preprocessor">#define     T0MR3           TIMER0[ 9 ]</span></div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#a5a2498c5217384197c415a4f860d7b7d">   67</a></span>&#160;<span class="preprocessor">#define     T0CCR           TIMER0[ 10 ]</span></div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#a30e040cd93a01687d0444ebe8528cc96">   68</a></span>&#160;<span class="preprocessor">#define     T0CR0           TIMER0[ 11 ]</span></div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#a2b8c430359234e8f74d0ff7270a73d31">   69</a></span>&#160;<span class="preprocessor">#define     T0CR1           TIMER0[ 12 ]</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">//los siguientes dos registros NO estan contigüos. Por ende no se continúa con</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">//el offset</span></div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#a3f7bfa7a4ec72334b5628f6f0b2276fa">   72</a></span>&#160;<span class="preprocessor">#define     T0EMR           ( * ( ( registro_t  * ) 0x4000403CUL ) )</span></div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#a1dfe6470ef76d008806fc8b9f7428af9">   73</a></span>&#160;<span class="preprocessor">#define     T0CTCR          ( * ( ( registro_t  * ) 0x40004070UL ) )</span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#a33275405824294f33926d36091cc4d27">   74</a></span>&#160;<span class="preprocessor">    #define     TCM         0</span></div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#ae0a20e3b55377e0c058bfc5bce7908be">   75</a></span>&#160;<span class="preprocessor">    #define     CIS         2</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;</div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#a63bf4f24c85f26e838f55701a5e69831">   77</a></span>&#160;<span class="preprocessor">#define     TIMER1          ( ( registro_t  * ) 0x40008000UL )</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;</div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#adb98681e25a22c370f83fe86a093de94">   79</a></span>&#160;<span class="preprocessor">#define     T1IR            TIMER1[ 0 ]         </span></div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#a10ed50586274919ac0318a280d09ab30">   80</a></span>&#160;<span class="preprocessor">#define     T1TCR           TIMER1[ 1 ]         </span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#a17688b0757c26205ffffdd5549d9970f">   81</a></span>&#160;<span class="preprocessor">#define     T1TC            TIMER1[ 2 ]         </span></div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#a8f87cbff71173b0b6fc0494bc7e4a019">   82</a></span>&#160;<span class="preprocessor">#define     T1PR            TIMER1[ 3 ]         </span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#a9f3a3649d53d672c4345687f87167760">   83</a></span>&#160;<span class="preprocessor">#define     T1PC            TIMER1[ 4 ]         </span></div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#a205889a7afd857ad3eb141308850f3f5">   84</a></span>&#160;<span class="preprocessor">#define     T1MCR           TIMER1[ 5 ]         </span></div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#af5ba753d0f5e3768bf5ffef897b9c409">   85</a></span>&#160;<span class="preprocessor">#define     T1MR0           TIMER1[ 6 ]         </span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#a7edccdd1ca49c9cf4bdd1b2992ce1583">   86</a></span>&#160;<span class="preprocessor">#define     T1MR1           TIMER1[ 7 ]</span></div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#a8ea913f8ea4a5c82d24c9746ccb667bf">   87</a></span>&#160;<span class="preprocessor">#define     T1MR2           TIMER1[ 8 ]</span></div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#a7fea7562f22aa7455803cf9b33ecce5a">   88</a></span>&#160;<span class="preprocessor">#define     T1MR3           TIMER1[ 9 ]</span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#a737ee7b9cfbee8d3bbb0abf66a34b9b5">   89</a></span>&#160;<span class="preprocessor">#define     T1CCR           TIMER1[ 10 ]</span></div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#aada37f1a99a649cc0b1b7cba92119cec">   90</a></span>&#160;<span class="preprocessor">#define     T1CR0           TIMER1[ 11 ]</span></div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#ad8140e19bb354413b32f222d2d6ac6dd">   91</a></span>&#160;<span class="preprocessor">#define     T1CR1           TIMER1[ 12 ]</span></div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#af5f4dd02c0c0835d84ed174f7c83d80b">   92</a></span>&#160;<span class="preprocessor">#define     T1CTCR          ( * ( ( registro_t  * ) 0x40008070UL ) )</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;</div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#aca904d0e4ebb6d643c349f7f05613995">   94</a></span>&#160;<span class="preprocessor">#define     TIMER2          ( ( registro_t  * ) 0x40090000UL )</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;</div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#aa11666ae9e802f9b9dd84518f52f7cfb">   96</a></span>&#160;<span class="preprocessor">#define     T2IR            TIMER2[ 0 ]         </span></div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#a9eb3294a66cb96acaa94e5849576b20d">   97</a></span>&#160;<span class="preprocessor">#define     T2TCR           TIMER2[ 1 ]         </span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#ad2968c558b55fa74142b31d9264fc7b6">   98</a></span>&#160;<span class="preprocessor">#define     T2TC            TIMER2[ 2 ]         </span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#a2ce4e3cc8aa3ef6da5e0d5066153c81f">   99</a></span>&#160;<span class="preprocessor">#define     T2PR            TIMER2[ 3 ]         </span></div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#ab0478579f7ce128c43a93b68a4974852">  100</a></span>&#160;<span class="preprocessor">#define     T2PC            TIMER2[ 4 ]         </span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#a8e86cc7926b1a34ccf96183f272ec8fc">  101</a></span>&#160;<span class="preprocessor">#define     T2MCR           TIMER2[ 5 ]         </span></div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#ae9af312f9edd6c3e609484f9f6019456">  102</a></span>&#160;<span class="preprocessor">#define     T2MR0           TIMER2[ 6 ]         </span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#a94663f1f26d3d364e58e6d4908d4aa2c">  103</a></span>&#160;<span class="preprocessor">#define     T2MR1           TIMER2[ 7 ]</span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#a197b1f31bb466d13777cb3ec482420b8">  104</a></span>&#160;<span class="preprocessor">#define     T2MR2           TIMER2[ 8 ]</span></div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#acce9129f30e5cef222f427e5b95caeb7">  105</a></span>&#160;<span class="preprocessor">#define     T2MR3           TIMER2[ 9 ]</span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#a286928a67dcaa1d1e63bd9e75e49c7a8">  106</a></span>&#160;<span class="preprocessor">#define     T2CCR           TIMER2[ 10 ]</span></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#a8d54720a92350e4009551922372ccd4a">  107</a></span>&#160;<span class="preprocessor">#define     T2CR0           TIMER2[ 11 ]</span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#abf86f1bc7710b60615b29e1fb8ea09e1">  108</a></span>&#160;<span class="preprocessor">#define     T2CR1           TIMER2[ 12 ]</span></div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#a7d75e4234732204b090372849006e957">  109</a></span>&#160;<span class="preprocessor">#define     T2CTCR          ( * ( ( registro_t  * ) 0x40090070UL ) )</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;</div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#a6d4063b72c434f0e7afa8eb2a0e7ee00">  111</a></span>&#160;<span class="preprocessor">#define     TIMER3          ( ( registro_t  * ) 0x40094000UL )</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;</div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#a51402235821cfc688c6288de994d041e">  113</a></span>&#160;<span class="preprocessor">#define     T3IR            TIMER3[ 0 ]         </span></div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#a5b0db852baba1f4c6b0f0b7b0d8f1472">  114</a></span>&#160;<span class="preprocessor">#define     T3TCR           TIMER3[ 1 ]         </span></div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#a2503b3cb841e48de7d1b5aa3250d9734">  115</a></span>&#160;<span class="preprocessor">#define     T3TC            TIMER3[ 2 ]         </span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#a1a5224e7e44e661c88f54c0f0748a343">  116</a></span>&#160;<span class="preprocessor">#define     T3PR            TIMER3[ 3 ]         </span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#ae8ea56af6d9b5e20d9aea98dd89b36c0">  117</a></span>&#160;<span class="preprocessor">#define     T3PC            TIMER3[ 4 ]         </span></div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#a5ec450412c081623167f56ac65b5ae22">  118</a></span>&#160;<span class="preprocessor">#define     T3MCR           TIMER3[ 5 ]         </span></div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#a7c97ed581cb06e06f90da62ecc31c041">  119</a></span>&#160;<span class="preprocessor">#define     T3MR0           TIMER3[ 6 ]         </span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#a183ed578c64a75184d299d65f69946d5">  120</a></span>&#160;<span class="preprocessor">#define     T3MR1           TIMER3[ 7 ]</span></div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#a50e861e40701e3f61246b8d153d8032e">  121</a></span>&#160;<span class="preprocessor">#define     T3MR2           TIMER3[ 8 ]</span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#ad9af1b25701a333f7be063bbaea897fe">  122</a></span>&#160;<span class="preprocessor">#define     T3MR3           TIMER3[ 9 ]</span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#ab8a63499aacfc0b50be4d44f88d14176">  123</a></span>&#160;<span class="preprocessor">#define     T3CCR           TIMER3[ 10 ]</span></div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#aa4ecae7602d7383a802c419d824f1c44">  124</a></span>&#160;<span class="preprocessor">#define     T3CR0           TIMER3[ 11 ]</span></div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#a1f051c4cda65617798e6d9031f101aa5">  125</a></span>&#160;<span class="preprocessor">#define     T3CR1           TIMER3[ 12 ]</span></div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#ab6e5c6db01307c185d12f0624f1831f4">  126</a></span>&#160;<span class="preprocessor">#define     T3CTCR          ( * ( ( registro_t  * ) 0x40094070UL ) )</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment">// NVIC ----------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#adad542fad472fd5bd01116352baff36f">  130</a></span>&#160;<span class="preprocessor">#define     NVIC_TIMER0     1</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment">// Nested Vectored Interrupt Controller (NVIC)</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment">// 0xE000E100UL : Direccion de inicio de los registros de habilitación (set) de interrupciones en el NVIC:</span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#aba5a79ccbd259d30aaa6a8270b0f3d2e">  133</a></span>&#160;<span class="preprocessor">#define     MYISER      ( ( registro_t  * ) 0xE000E100UL )</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">#define     MYICER      ( ( registro_t  * ) 0xE000E180UL )</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment">// Registros ISER:</span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#a8c1775b57b6f869f4c1f6711a3f5c638">  138</a></span>&#160;<span class="preprocessor">#define     ISER0       MYISER[0]</span></div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#a6d615ae944aeabd6b6983a1d544ed1ee">  139</a></span>&#160;<span class="preprocessor">#define     ISER1       MYISER[1]</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment">// Registros ICER:</span></div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#ad02de1c13a01567c55483b5e9f93b979">  142</a></span>&#160;<span class="preprocessor">#define     ICER0       MYICER[0]</span></div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#a2a62bc91f44ad5f510192db467908f2a">  143</a></span>&#160;<span class="preprocessor">#define     ICER1       MYICER[1]</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="comment">//  Power Control for Peripherals register (PCONP - 0x400F C0C4) [pag. 62 user manual LPC1769]</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment">// 0x400FC0C4UL : Direccion de inicio del registro de habilitación de dispositivos:</span></div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#ac687a5aa1c928ea073c2dda5c3b60817">  147</a></span>&#160;<span class="preprocessor">#define     MYPCONP (* ( ( registro_t  * ) 0x400FC0C4UL ))</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment">// Peripheral Clock Selection registers 0 and 1 (PCLKSEL0 -0x400F C1A8 and PCLKSEL1 - 0x400F C1AC) [pag. 56 user manual]</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment">// 0x400FC1A8UL : Direccion de inicio de los registros de seleccion de los CLKs de los dispositivos:</span></div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#abb38befc210b31f4277b1f92c619bba1">  151</a></span>&#160;<span class="preprocessor">#define     MYPCLKSEL       ( ( registro_t  * ) 0x400FC1A8UL )</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment">// Registros PCLKSEL</span></div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#a49def446e302ba44f9fa2af86e7e00f5">  153</a></span>&#160;<span class="preprocessor">#define     PCLKSEL0    MYPCLKSEL[0]</span></div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#ae99d1dda9b3051054ac019a697495268">  154</a></span>&#160;<span class="preprocessor">#define     PCLKSEL1    MYPCLKSEL[1]</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;</div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#add1c370cc3193ef37474f000a2b982bb">  156</a></span>&#160;<span class="preprocessor">#define     PWM1        ( ( registro_t  * ) 0x40018000UL )</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;</div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#ad4ec4390d18476c11ed41dd1c83f807e">  158</a></span>&#160;<span class="preprocessor">#define     PWM1IR      PWM1[0]</span></div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#a28c6d847018403ec9ba8df40e3c58943">  159</a></span>&#160;<span class="preprocessor">#define     PWM1TCR     PWM1[1]</span></div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#ad58fea8768250165672ee7da3d15f8f5">  160</a></span>&#160;<span class="preprocessor">#define     PWM1TC      PWM1[2]</span></div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#aa7f831dfbad7be2667ef1129d679a404">  161</a></span>&#160;<span class="preprocessor">#define     PWM1PR      PWM1[3]</span></div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#ab18496b632150bed47a02eff3130f13a">  162</a></span>&#160;<span class="preprocessor">#define     PWM1PC      PWM1[4]</span></div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#adf9cc55190adab8b9514ddf98ddb92e0">  163</a></span>&#160;<span class="preprocessor">#define     PWM1MCR     PWM1[5]</span></div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#a5e3c7ed6a93a33a2ff421ab506dbbafb">  164</a></span>&#160;<span class="preprocessor">#define     PWM1MR0     PWM1[6]</span></div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#a3dc224468163b553a2162b33750c715f">  165</a></span>&#160;<span class="preprocessor">#define     PWM1MR1     PWM1[7]</span></div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#a98743d9f558a3fae8390507608c4cc9c">  166</a></span>&#160;<span class="preprocessor">#define     PWM1MR2     PWM1[8]</span></div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#af8b53ed3ef205b54401b4449b143ad97">  167</a></span>&#160;<span class="preprocessor">#define     PWM1MR3     PWM1[9]</span></div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#ae0a51932c27868a0c09e465063ab7112">  168</a></span>&#160;<span class="preprocessor">#define     PWM1PCR     PWM1[18]</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment">//-------System Tick Timer-------------------</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;</div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#ad942404ac7d5ff6c1c65dec93525dcb9">  174</a></span>&#160;<span class="preprocessor">#define     SYSTICK     ( ( registro_t  * ) 0xE000E010UL )</span></div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#a887bd04ac58d2a8b7659b4ab2dcff40e">  175</a></span>&#160;<span class="preprocessor">#define     STCTRL      SYSTICK[0]</span></div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#afb4da94c34e8eeb6ebb83676d92ea36b">  176</a></span>&#160;<span class="preprocessor">    #define     ENB     0</span></div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#a5930e8b55906cee9df216d3c97784459">  177</a></span>&#160;<span class="preprocessor">    #define     MYINT           1</span></div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#a4b355291fe6b8ba8e167ab0faa862e45">  178</a></span>&#160;<span class="preprocessor">    #define     CLK         2</span></div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#af8bfae90c5d6853fcfb487e05b9f50c8">  179</a></span>&#160;<span class="preprocessor">    #define     FLAG        16</span></div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#a85462f1b8d2c2b8a18ca1531e3047e4d">  180</a></span>&#160;<span class="preprocessor">#define     STRELOAD    SYSTICK[1]</span></div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#aa9474140ee4a4aa1b53af30b329aa728">  181</a></span>&#160;<span class="preprocessor">#define     STCURR      SYSTICK[2]</span></div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#a60527eaf65f64c9aad2a9c0731ffe728">  182</a></span>&#160;<span class="preprocessor">#define     STCALIB     SYSTICK[3]</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="comment">//  Interrupciones Externas  ------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#a7885e72481223380719c4435d8a7fd30">  185</a></span>&#160;<span class="preprocessor">#define     NVIC_EINT0  18</span></div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#a55c38a6e0a04edb44af589a4f24da055">  186</a></span>&#160;<span class="preprocessor">#define     MYEXTINT        ( * ( ( registro_t  * ) 0x400FC140UL ) )</span></div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#a8899fb5e8900b83ae56526dbdac73819">  187</a></span>&#160;<span class="preprocessor">    #define     EINT0       0</span></div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#ace69c659cb7a82d1157ccfc72e3933b6">  188</a></span>&#160;<span class="preprocessor">    #define     EINT1       1</span></div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#a8c194d489262bfb179a20a49ca830aed">  189</a></span>&#160;<span class="preprocessor">    #define     EINT2       2</span></div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#a06e496b7647094103bcaed8808507087">  190</a></span>&#160;<span class="preprocessor">    #define     EINT3       3</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;</div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#ae8f5409b20dccb0c26d08eb684433310">  192</a></span>&#160;<span class="preprocessor">#define     MYEXTMODE   ( * ( ( registro_t  * ) 0x400FC148UL ) )</span></div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#a9177adeb2e699181cc9d1fb10eebef0b">  193</a></span>&#160;<span class="preprocessor">    #define     EXTMODE0    0</span></div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#a99464a654269d7c885de2033af9223d1">  194</a></span>&#160;<span class="preprocessor">    #define     EXTMODE1    1</span></div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#a6f7a5df7e92a6426845aa6d81b6eaab7">  195</a></span>&#160;<span class="preprocessor">    #define     EXTMODE2    2</span></div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#af336e928f78fa3a275f469f95ad9a7f9">  196</a></span>&#160;<span class="preprocessor">    #define     EXTMODE3    3</span></div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#ab44fbbab8c54a530e22894a0ea45a30a">  197</a></span>&#160;<span class="preprocessor">#define     MYEXTPOLAR  ( * ( ( registro_t  * ) 0x400FC14CUL ) )</span></div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#a9fb4099fa85e4e6f2967fcc0ae0dcaab">  198</a></span>&#160;<span class="preprocessor">    #define     EXTPOLAR0   0</span></div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#a9918f0e427c2dbdf04ac6d932a32b673">  199</a></span>&#160;<span class="preprocessor">    #define     EXTPOLAR1   1</span></div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#a438d876e4dac55fa7c5dba1c2f54a235">  200</a></span>&#160;<span class="preprocessor">    #define     EXTPOLAR2   2</span></div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#a27859127d5466602445c981d3b539f07">  201</a></span>&#160;<span class="preprocessor">    #define     EXTPOLAR3   3</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;</div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#a0508661f121639ffdee7de2353a0def2">  205</a></span>&#160;<span class="preprocessor">#define     UART0   ( (__RW uint32_t *) 0x4000C000UL )</span></div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#a7f6bd6eb89ae2eeae97af4207ebe3cde">  206</a></span>&#160;<span class="preprocessor">#define     UART2   ( (__RW uint32_t *) 0x40098000UL )</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor">#define     U0THR       UART0[0]</span></div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#a2551368ffe3c25f7f7e902296e9c92c9">  209</a></span>&#160;<span class="preprocessor">#define     U0RBR       UART0[0]</span></div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#a2cbc2d5592327ef6365580a4e3add7f4">  210</a></span>&#160;<span class="preprocessor">#define     U0DLL       UART0[0]</span></div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#a70fdd49f450383eab8c9470d5c573ba7">  211</a></span>&#160;<span class="preprocessor">#define     U2THR       UART2[0]</span></div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#a3217ab15a4742277c2c5d02041b18f9e">  212</a></span>&#160;<span class="preprocessor">#define     U2RBR       UART2[0]</span></div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#a4c12c688405bf62127516b45384c4793">  213</a></span>&#160;<span class="preprocessor">#define     U2DLL       UART2[0]</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;</div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#a0c1e0ad22e8f1f03914b31d64a3fed7d">  215</a></span>&#160;<span class="preprocessor">#define     U0DLM       UART0[1]</span></div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#ad85c49db4d38e9a7a6ed2dc27ef57754">  216</a></span>&#160;<span class="preprocessor">#define     U0IER       UART0[1]</span></div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#aa90f827d34f6aa819098aaa5039bde0e">  217</a></span>&#160;<span class="preprocessor">#define     U2DLM       UART2[1]</span></div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#ac258c7989c6983815701f5dd47399956">  218</a></span>&#160;<span class="preprocessor">#define     U2IER       UART2[1]</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;</div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#a31ceeca933d9ad729ee9d2bbd511a15f">  220</a></span>&#160;<span class="preprocessor">#define     U0IIR       ((__R uint32_t *)UART0)[2]</span></div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#a865a057f689e5260dd49f983f2e6554d">  221</a></span>&#160;<span class="preprocessor">#define     U0FCR       ((__W uint32_t *)UART0)[2]</span></div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#a039e475d893e2e7181236cb4ad8c5e40">  222</a></span>&#160;<span class="preprocessor">#define     U2IIR       ((__R uint32_t *)UART2)[2]</span></div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#af1bcda29d2ae3000ba65e186ea156236">  223</a></span>&#160;<span class="preprocessor">#define     U2FCR       ((__W uint32_t *)UART2)[2]</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;</div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#ac04af46e5aa3dc369e089dac159536d6">  225</a></span>&#160;<span class="preprocessor">#define     U0LCR       UART0[3]</span></div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#aac0f1ec20a9f12ae03e59b091e50e794">  226</a></span>&#160;<span class="preprocessor">#define     U2LCR       UART2[3]</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor">#define     U0LSR       UART0[5]</span></div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#af3a0674d97031835dabc003c2980c6f2">  229</a></span>&#160;<span class="preprocessor">#define     U2LSR       UART2[5]</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor">#define     U0SCR       UART0[7]</span></div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#aa97a7ff9576352323249b78eda727c91">  232</a></span>&#160;<span class="preprocessor">#define     U2SCR       UART2[7]</span></div><div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#a8e39253af4ebfaf05755c939464c6f5c">  233</a></span>&#160;<span class="preprocessor">#define     U0FDR       UART0[10]</span></div><div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="RegsLPC1769_8h.html#ae8f848930120e1049c445643c54355e3">  234</a></span>&#160;<span class="preprocessor">#define     U2FDR       UART2[10]</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor">#endif</span></div><div class="ttc" id="RegsLPC1769_8h_html_aa882326d9e0a9468fbdcb05d2697dd10"><div class="ttname"><a href="RegsLPC1769_8h.html#aa882326d9e0a9468fbdcb05d2697dd10">registro_t</a></div><div class="ttdeci">__RW uint32_t registro_t</div><div class="ttdoc">defino un tipo &amp;#39;registro&amp;#39;. </div><div class="ttdef"><b>Definition:</b> <a href="RegsLPC1769_8h_source.html#l00026">RegsLPC1769.h:26</a></div></div>
<div class="ttc" id="RegsLPC1769_8h_html_a435d1572bf3f880d55459d9805097f62"><div class="ttname"><a href="RegsLPC1769_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a></div><div class="ttdeci">unsigned int uint32_t</div><div class="ttdef"><b>Definition:</b> <a href="RegsLPC1769_8h_source.html#l00023">RegsLPC1769.h:23</a></div></div>
<div class="ttc" id="RegsLPC1769_8h_html_a273cf69d639a59973b6019625df33e30"><div class="ttname"><a href="RegsLPC1769_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a></div><div class="ttdeci">unsigned short uint16_t</div><div class="ttdef"><b>Definition:</b> <a href="RegsLPC1769_8h_source.html#l00024">RegsLPC1769.h:24</a></div></div>
<div class="ttc" id="RegsLPC1769_8h_html_aba7bc1797add20fe3efdf37ced1182c5"><div class="ttname"><a href="RegsLPC1769_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a></div><div class="ttdeci">unsigned char uint8_t</div><div class="ttdef"><b>Definition:</b> <a href="RegsLPC1769_8h_source.html#l00025">RegsLPC1769.h:25</a></div></div>
<div class="ttc" id="RegsLPC1769_8h_html_a81f369079976a46554fd9798ab035697"><div class="ttname"><a href="RegsLPC1769_8h.html#a81f369079976a46554fd9798ab035697">__RW</a></div><div class="ttdeci">#define __RW</div><div class="ttdef"><b>Definition:</b> <a href="RegsLPC1769_8h_source.html#l00022">RegsLPC1769.h:22</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
