library ieee;
use ieee.std_logic_1164.all;
library work;
use work.Gates.all;

entity f_add is
 port(in1,in2,in3:in std_logic;
 out1,out2 :out std_logic);
 end entity;
 
architecture struct of f_add is
 signal sig1, sig2, sig3, sig4,sig5, sig6, sig7: std_logic;
begin
	inst1 : NAND_2 PORT map(in1=>in1, in2=>in2,Y=> sig1);
	inst2 : NAND_2 PORT map(in1=>sig1, in2=>in1,Y=> sig2);
	inst3 : NAND_2 PORT map(in1=>sig1, in2=>in2,Y=> sig3);
	inst4 : NAND_2 PORT map(in1=>sig2, in2=>sig3,Y=> sig4);
	inst5 : NAND_2 PORT map(in1=>sig4, in2=>in3,Y=> sig5);
	inst6 : NAND_2 PORT map(in1=>sig4, in2=>sig5,Y=> sig6);
	inst7 : NAND_2 PORT map(in1=>sig5, in2=>in3,Y=> sig7);
	inst8 : NAND_2 PORT map(in1=>sig7, in2=>sig6,Y=> out1);
	inst9 : NAND_2 PORT map(in1=>sig5, in2=>sig1,Y=> out2);

end architecture;