{
  "module_name": "rot0_qm_regs.h",
  "hash_id": "8fbc4de18f45bdc94f2c9272183fc3bb2cf50d6c5535cacc0a4a1228eda84bc0",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/gaudi2/asic_reg/rot0_qm_regs.h",
  "human_readable_source": " \n\n \n\n#ifndef ASIC_REG_ROT0_QM_REGS_H_\n#define ASIC_REG_ROT0_QM_REGS_H_\n\n \n\n#define mmROT0_QM_GLBL_CFG0 0x4E0A000\n\n#define mmROT0_QM_GLBL_CFG1 0x4E0A004\n\n#define mmROT0_QM_GLBL_CFG2 0x4E0A008\n\n#define mmROT0_QM_GLBL_ERR_CFG 0x4E0A00C\n\n#define mmROT0_QM_GLBL_ERR_CFG1 0x4E0A010\n\n#define mmROT0_QM_GLBL_ERR_ARC_HALT_EN 0x4E0A014\n\n#define mmROT0_QM_GLBL_AXCACHE 0x4E0A018\n\n#define mmROT0_QM_GLBL_STS0 0x4E0A01C\n\n#define mmROT0_QM_GLBL_STS1 0x4E0A020\n\n#define mmROT0_QM_GLBL_ERR_STS_0 0x4E0A024\n\n#define mmROT0_QM_GLBL_ERR_STS_1 0x4E0A028\n\n#define mmROT0_QM_GLBL_ERR_STS_2 0x4E0A02C\n\n#define mmROT0_QM_GLBL_ERR_STS_3 0x4E0A030\n\n#define mmROT0_QM_GLBL_ERR_STS_4 0x4E0A034\n\n#define mmROT0_QM_GLBL_ERR_MSG_EN_0 0x4E0A038\n\n#define mmROT0_QM_GLBL_ERR_MSG_EN_1 0x4E0A03C\n\n#define mmROT0_QM_GLBL_ERR_MSG_EN_2 0x4E0A040\n\n#define mmROT0_QM_GLBL_ERR_MSG_EN_3 0x4E0A044\n\n#define mmROT0_QM_GLBL_ERR_MSG_EN_4 0x4E0A048\n\n#define mmROT0_QM_GLBL_PROT 0x4E0A04C\n\n#define mmROT0_QM_PQ_BASE_LO_0 0x4E0A050\n\n#define mmROT0_QM_PQ_BASE_LO_1 0x4E0A054\n\n#define mmROT0_QM_PQ_BASE_LO_2 0x4E0A058\n\n#define mmROT0_QM_PQ_BASE_LO_3 0x4E0A05C\n\n#define mmROT0_QM_PQ_BASE_HI_0 0x4E0A060\n\n#define mmROT0_QM_PQ_BASE_HI_1 0x4E0A064\n\n#define mmROT0_QM_PQ_BASE_HI_2 0x4E0A068\n\n#define mmROT0_QM_PQ_BASE_HI_3 0x4E0A06C\n\n#define mmROT0_QM_PQ_SIZE_0 0x4E0A070\n\n#define mmROT0_QM_PQ_SIZE_1 0x4E0A074\n\n#define mmROT0_QM_PQ_SIZE_2 0x4E0A078\n\n#define mmROT0_QM_PQ_SIZE_3 0x4E0A07C\n\n#define mmROT0_QM_PQ_PI_0 0x4E0A080\n\n#define mmROT0_QM_PQ_PI_1 0x4E0A084\n\n#define mmROT0_QM_PQ_PI_2 0x4E0A088\n\n#define mmROT0_QM_PQ_PI_3 0x4E0A08C\n\n#define mmROT0_QM_PQ_CI_0 0x4E0A090\n\n#define mmROT0_QM_PQ_CI_1 0x4E0A094\n\n#define mmROT0_QM_PQ_CI_2 0x4E0A098\n\n#define mmROT0_QM_PQ_CI_3 0x4E0A09C\n\n#define mmROT0_QM_PQ_CFG0_0 0x4E0A0A0\n\n#define mmROT0_QM_PQ_CFG0_1 0x4E0A0A4\n\n#define mmROT0_QM_PQ_CFG0_2 0x4E0A0A8\n\n#define mmROT0_QM_PQ_CFG0_3 0x4E0A0AC\n\n#define mmROT0_QM_PQ_CFG1_0 0x4E0A0B0\n\n#define mmROT0_QM_PQ_CFG1_1 0x4E0A0B4\n\n#define mmROT0_QM_PQ_CFG1_2 0x4E0A0B8\n\n#define mmROT0_QM_PQ_CFG1_3 0x4E0A0BC\n\n#define mmROT0_QM_PQ_STS0_0 0x4E0A0C0\n\n#define mmROT0_QM_PQ_STS0_1 0x4E0A0C4\n\n#define mmROT0_QM_PQ_STS0_2 0x4E0A0C8\n\n#define mmROT0_QM_PQ_STS0_3 0x4E0A0CC\n\n#define mmROT0_QM_PQ_STS1_0 0x4E0A0D0\n\n#define mmROT0_QM_PQ_STS1_1 0x4E0A0D4\n\n#define mmROT0_QM_PQ_STS1_2 0x4E0A0D8\n\n#define mmROT0_QM_PQ_STS1_3 0x4E0A0DC\n\n#define mmROT0_QM_CQ_CFG0_0 0x4E0A0E0\n\n#define mmROT0_QM_CQ_CFG0_1 0x4E0A0E4\n\n#define mmROT0_QM_CQ_CFG0_2 0x4E0A0E8\n\n#define mmROT0_QM_CQ_CFG0_3 0x4E0A0EC\n\n#define mmROT0_QM_CQ_CFG0_4 0x4E0A0F0\n\n#define mmROT0_QM_CQ_STS0_0 0x4E0A0F4\n\n#define mmROT0_QM_CQ_STS0_1 0x4E0A0F8\n\n#define mmROT0_QM_CQ_STS0_2 0x4E0A0FC\n\n#define mmROT0_QM_CQ_STS0_3 0x4E0A100\n\n#define mmROT0_QM_CQ_STS0_4 0x4E0A104\n\n#define mmROT0_QM_CQ_CFG1_0 0x4E0A108\n\n#define mmROT0_QM_CQ_CFG1_1 0x4E0A10C\n\n#define mmROT0_QM_CQ_CFG1_2 0x4E0A110\n\n#define mmROT0_QM_CQ_CFG1_3 0x4E0A114\n\n#define mmROT0_QM_CQ_CFG1_4 0x4E0A118\n\n#define mmROT0_QM_CQ_STS1_0 0x4E0A11C\n\n#define mmROT0_QM_CQ_STS1_1 0x4E0A120\n\n#define mmROT0_QM_CQ_STS1_2 0x4E0A124\n\n#define mmROT0_QM_CQ_STS1_3 0x4E0A128\n\n#define mmROT0_QM_CQ_STS1_4 0x4E0A12C\n\n#define mmROT0_QM_CQ_PTR_LO_0 0x4E0A150\n\n#define mmROT0_QM_CQ_PTR_HI_0 0x4E0A154\n\n#define mmROT0_QM_CQ_TSIZE_0 0x4E0A158\n\n#define mmROT0_QM_CQ_CTL_0 0x4E0A15C\n\n#define mmROT0_QM_CQ_PTR_LO_1 0x4E0A160\n\n#define mmROT0_QM_CQ_PTR_HI_1 0x4E0A164\n\n#define mmROT0_QM_CQ_TSIZE_1 0x4E0A168\n\n#define mmROT0_QM_CQ_CTL_1 0x4E0A16C\n\n#define mmROT0_QM_CQ_PTR_LO_2 0x4E0A170\n\n#define mmROT0_QM_CQ_PTR_HI_2 0x4E0A174\n\n#define mmROT0_QM_CQ_TSIZE_2 0x4E0A178\n\n#define mmROT0_QM_CQ_CTL_2 0x4E0A17C\n\n#define mmROT0_QM_CQ_PTR_LO_3 0x4E0A180\n\n#define mmROT0_QM_CQ_PTR_HI_3 0x4E0A184\n\n#define mmROT0_QM_CQ_TSIZE_3 0x4E0A188\n\n#define mmROT0_QM_CQ_CTL_3 0x4E0A18C\n\n#define mmROT0_QM_CQ_PTR_LO_4 0x4E0A190\n\n#define mmROT0_QM_CQ_PTR_HI_4 0x4E0A194\n\n#define mmROT0_QM_CQ_TSIZE_4 0x4E0A198\n\n#define mmROT0_QM_CQ_CTL_4 0x4E0A19C\n\n#define mmROT0_QM_CQ_TSIZE_STS_0 0x4E0A1A0\n\n#define mmROT0_QM_CQ_TSIZE_STS_1 0x4E0A1A4\n\n#define mmROT0_QM_CQ_TSIZE_STS_2 0x4E0A1A8\n\n#define mmROT0_QM_CQ_TSIZE_STS_3 0x4E0A1AC\n\n#define mmROT0_QM_CQ_TSIZE_STS_4 0x4E0A1B0\n\n#define mmROT0_QM_CQ_PTR_LO_STS_0 0x4E0A1B4\n\n#define mmROT0_QM_CQ_PTR_LO_STS_1 0x4E0A1B8\n\n#define mmROT0_QM_CQ_PTR_LO_STS_2 0x4E0A1BC\n\n#define mmROT0_QM_CQ_PTR_LO_STS_3 0x4E0A1C0\n\n#define mmROT0_QM_CQ_PTR_LO_STS_4 0x4E0A1C4\n\n#define mmROT0_QM_CQ_PTR_HI_STS_0 0x4E0A1C8\n\n#define mmROT0_QM_CQ_PTR_HI_STS_1 0x4E0A1CC\n\n#define mmROT0_QM_CQ_PTR_HI_STS_2 0x4E0A1D0\n\n#define mmROT0_QM_CQ_PTR_HI_STS_3 0x4E0A1D4\n\n#define mmROT0_QM_CQ_PTR_HI_STS_4 0x4E0A1D8\n\n#define mmROT0_QM_CQ_IFIFO_STS_0 0x4E0A1DC\n\n#define mmROT0_QM_CQ_IFIFO_STS_1 0x4E0A1E0\n\n#define mmROT0_QM_CQ_IFIFO_STS_2 0x4E0A1E4\n\n#define mmROT0_QM_CQ_IFIFO_STS_3 0x4E0A1E8\n\n#define mmROT0_QM_CQ_IFIFO_STS_4 0x4E0A1EC\n\n#define mmROT0_QM_CP_MSG_BASE0_ADDR_LO_0 0x4E0A1F0\n\n#define mmROT0_QM_CP_MSG_BASE0_ADDR_LO_1 0x4E0A1F4\n\n#define mmROT0_QM_CP_MSG_BASE0_ADDR_LO_2 0x4E0A1F8\n\n#define mmROT0_QM_CP_MSG_BASE0_ADDR_LO_3 0x4E0A1FC\n\n#define mmROT0_QM_CP_MSG_BASE0_ADDR_LO_4 0x4E0A200\n\n#define mmROT0_QM_CP_MSG_BASE0_ADDR_HI_0 0x4E0A204\n\n#define mmROT0_QM_CP_MSG_BASE0_ADDR_HI_1 0x4E0A208\n\n#define mmROT0_QM_CP_MSG_BASE0_ADDR_HI_2 0x4E0A20C\n\n#define mmROT0_QM_CP_MSG_BASE0_ADDR_HI_3 0x4E0A210\n\n#define mmROT0_QM_CP_MSG_BASE0_ADDR_HI_4 0x4E0A214\n\n#define mmROT0_QM_CP_MSG_BASE1_ADDR_LO_0 0x4E0A218\n\n#define mmROT0_QM_CP_MSG_BASE1_ADDR_LO_1 0x4E0A21C\n\n#define mmROT0_QM_CP_MSG_BASE1_ADDR_LO_2 0x4E0A220\n\n#define mmROT0_QM_CP_MSG_BASE1_ADDR_LO_3 0x4E0A224\n\n#define mmROT0_QM_CP_MSG_BASE1_ADDR_LO_4 0x4E0A228\n\n#define mmROT0_QM_CP_MSG_BASE1_ADDR_HI_0 0x4E0A22C\n\n#define mmROT0_QM_CP_MSG_BASE1_ADDR_HI_1 0x4E0A230\n\n#define mmROT0_QM_CP_MSG_BASE1_ADDR_HI_2 0x4E0A234\n\n#define mmROT0_QM_CP_MSG_BASE1_ADDR_HI_3 0x4E0A238\n\n#define mmROT0_QM_CP_MSG_BASE1_ADDR_HI_4 0x4E0A23C\n\n#define mmROT0_QM_CP_MSG_BASE2_ADDR_LO_0 0x4E0A240\n\n#define mmROT0_QM_CP_MSG_BASE2_ADDR_LO_1 0x4E0A244\n\n#define mmROT0_QM_CP_MSG_BASE2_ADDR_LO_2 0x4E0A248\n\n#define mmROT0_QM_CP_MSG_BASE2_ADDR_LO_3 0x4E0A24C\n\n#define mmROT0_QM_CP_MSG_BASE2_ADDR_LO_4 0x4E0A250\n\n#define mmROT0_QM_CP_MSG_BASE2_ADDR_HI_0 0x4E0A254\n\n#define mmROT0_QM_CP_MSG_BASE2_ADDR_HI_1 0x4E0A258\n\n#define mmROT0_QM_CP_MSG_BASE2_ADDR_HI_2 0x4E0A25C\n\n#define mmROT0_QM_CP_MSG_BASE2_ADDR_HI_3 0x4E0A260\n\n#define mmROT0_QM_CP_MSG_BASE2_ADDR_HI_4 0x4E0A264\n\n#define mmROT0_QM_CP_MSG_BASE3_ADDR_LO_0 0x4E0A268\n\n#define mmROT0_QM_CP_MSG_BASE3_ADDR_LO_1 0x4E0A26C\n\n#define mmROT0_QM_CP_MSG_BASE3_ADDR_LO_2 0x4E0A270\n\n#define mmROT0_QM_CP_MSG_BASE3_ADDR_LO_3 0x4E0A274\n\n#define mmROT0_QM_CP_MSG_BASE3_ADDR_LO_4 0x4E0A278\n\n#define mmROT0_QM_CP_MSG_BASE3_ADDR_HI_0 0x4E0A27C\n\n#define mmROT0_QM_CP_MSG_BASE3_ADDR_HI_1 0x4E0A280\n\n#define mmROT0_QM_CP_MSG_BASE3_ADDR_HI_2 0x4E0A284\n\n#define mmROT0_QM_CP_MSG_BASE3_ADDR_HI_3 0x4E0A288\n\n#define mmROT0_QM_CP_MSG_BASE3_ADDR_HI_4 0x4E0A28C\n\n#define mmROT0_QM_CP_FENCE0_RDATA_0 0x4E0A290\n\n#define mmROT0_QM_CP_FENCE0_RDATA_1 0x4E0A294\n\n#define mmROT0_QM_CP_FENCE0_RDATA_2 0x4E0A298\n\n#define mmROT0_QM_CP_FENCE0_RDATA_3 0x4E0A29C\n\n#define mmROT0_QM_CP_FENCE0_RDATA_4 0x4E0A2A0\n\n#define mmROT0_QM_CP_FENCE1_RDATA_0 0x4E0A2A4\n\n#define mmROT0_QM_CP_FENCE1_RDATA_1 0x4E0A2A8\n\n#define mmROT0_QM_CP_FENCE1_RDATA_2 0x4E0A2AC\n\n#define mmROT0_QM_CP_FENCE1_RDATA_3 0x4E0A2B0\n\n#define mmROT0_QM_CP_FENCE1_RDATA_4 0x4E0A2B4\n\n#define mmROT0_QM_CP_FENCE2_RDATA_0 0x4E0A2B8\n\n#define mmROT0_QM_CP_FENCE2_RDATA_1 0x4E0A2BC\n\n#define mmROT0_QM_CP_FENCE2_RDATA_2 0x4E0A2C0\n\n#define mmROT0_QM_CP_FENCE2_RDATA_3 0x4E0A2C4\n\n#define mmROT0_QM_CP_FENCE2_RDATA_4 0x4E0A2C8\n\n#define mmROT0_QM_CP_FENCE3_RDATA_0 0x4E0A2CC\n\n#define mmROT0_QM_CP_FENCE3_RDATA_1 0x4E0A2D0\n\n#define mmROT0_QM_CP_FENCE3_RDATA_2 0x4E0A2D4\n\n#define mmROT0_QM_CP_FENCE3_RDATA_3 0x4E0A2D8\n\n#define mmROT0_QM_CP_FENCE3_RDATA_4 0x4E0A2DC\n\n#define mmROT0_QM_CP_FENCE0_CNT_0 0x4E0A2E0\n\n#define mmROT0_QM_CP_FENCE0_CNT_1 0x4E0A2E4\n\n#define mmROT0_QM_CP_FENCE0_CNT_2 0x4E0A2E8\n\n#define mmROT0_QM_CP_FENCE0_CNT_3 0x4E0A2EC\n\n#define mmROT0_QM_CP_FENCE0_CNT_4 0x4E0A2F0\n\n#define mmROT0_QM_CP_FENCE1_CNT_0 0x4E0A2F4\n\n#define mmROT0_QM_CP_FENCE1_CNT_1 0x4E0A2F8\n\n#define mmROT0_QM_CP_FENCE1_CNT_2 0x4E0A2FC\n\n#define mmROT0_QM_CP_FENCE1_CNT_3 0x4E0A300\n\n#define mmROT0_QM_CP_FENCE1_CNT_4 0x4E0A304\n\n#define mmROT0_QM_CP_FENCE2_CNT_0 0x4E0A308\n\n#define mmROT0_QM_CP_FENCE2_CNT_1 0x4E0A30C\n\n#define mmROT0_QM_CP_FENCE2_CNT_2 0x4E0A310\n\n#define mmROT0_QM_CP_FENCE2_CNT_3 0x4E0A314\n\n#define mmROT0_QM_CP_FENCE2_CNT_4 0x4E0A318\n\n#define mmROT0_QM_CP_FENCE3_CNT_0 0x4E0A31C\n\n#define mmROT0_QM_CP_FENCE3_CNT_1 0x4E0A320\n\n#define mmROT0_QM_CP_FENCE3_CNT_2 0x4E0A324\n\n#define mmROT0_QM_CP_FENCE3_CNT_3 0x4E0A328\n\n#define mmROT0_QM_CP_FENCE3_CNT_4 0x4E0A32C\n\n#define mmROT0_QM_CP_BARRIER_CFG 0x4E0A330\n\n#define mmROT0_QM_CP_LDMA_SRC_BASE_LO_OFFSET 0x4E0A334\n\n#define mmROT0_QM_CP_LDMA_DST_BASE_LO_OFFSET 0x4E0A338\n\n#define mmROT0_QM_CP_LDMA_TSIZE_OFFSET 0x4E0A33C\n\n#define mmROT0_QM_CP_CQ_PTR_LO_OFFSET_0 0x4E0A340\n\n#define mmROT0_QM_CP_CQ_PTR_LO_OFFSET_1 0x4E0A344\n\n#define mmROT0_QM_CP_CQ_PTR_LO_OFFSET_2 0x4E0A348\n\n#define mmROT0_QM_CP_CQ_PTR_LO_OFFSET_3 0x4E0A34C\n\n#define mmROT0_QM_CP_CQ_PTR_LO_OFFSET_4 0x4E0A350\n\n#define mmROT0_QM_CP_STS_0 0x4E0A368\n\n#define mmROT0_QM_CP_STS_1 0x4E0A36C\n\n#define mmROT0_QM_CP_STS_2 0x4E0A370\n\n#define mmROT0_QM_CP_STS_3 0x4E0A374\n\n#define mmROT0_QM_CP_STS_4 0x4E0A378\n\n#define mmROT0_QM_CP_CURRENT_INST_LO_0 0x4E0A37C\n\n#define mmROT0_QM_CP_CURRENT_INST_LO_1 0x4E0A380\n\n#define mmROT0_QM_CP_CURRENT_INST_LO_2 0x4E0A384\n\n#define mmROT0_QM_CP_CURRENT_INST_LO_3 0x4E0A388\n\n#define mmROT0_QM_CP_CURRENT_INST_LO_4 0x4E0A38C\n\n#define mmROT0_QM_CP_CURRENT_INST_HI_0 0x4E0A390\n\n#define mmROT0_QM_CP_CURRENT_INST_HI_1 0x4E0A394\n\n#define mmROT0_QM_CP_CURRENT_INST_HI_2 0x4E0A398\n\n#define mmROT0_QM_CP_CURRENT_INST_HI_3 0x4E0A39C\n\n#define mmROT0_QM_CP_CURRENT_INST_HI_4 0x4E0A3A0\n\n#define mmROT0_QM_CP_PRED_0 0x4E0A3A4\n\n#define mmROT0_QM_CP_PRED_1 0x4E0A3A8\n\n#define mmROT0_QM_CP_PRED_2 0x4E0A3AC\n\n#define mmROT0_QM_CP_PRED_3 0x4E0A3B0\n\n#define mmROT0_QM_CP_PRED_4 0x4E0A3B4\n\n#define mmROT0_QM_CP_PRED_UPEN_0 0x4E0A3B8\n\n#define mmROT0_QM_CP_PRED_UPEN_1 0x4E0A3BC\n\n#define mmROT0_QM_CP_PRED_UPEN_2 0x4E0A3C0\n\n#define mmROT0_QM_CP_PRED_UPEN_3 0x4E0A3C4\n\n#define mmROT0_QM_CP_PRED_UPEN_4 0x4E0A3C8\n\n#define mmROT0_QM_CP_DBG_0_0 0x4E0A3CC\n\n#define mmROT0_QM_CP_DBG_0_1 0x4E0A3D0\n\n#define mmROT0_QM_CP_DBG_0_2 0x4E0A3D4\n\n#define mmROT0_QM_CP_DBG_0_3 0x4E0A3D8\n\n#define mmROT0_QM_CP_DBG_0_4 0x4E0A3DC\n\n#define mmROT0_QM_CP_CPDMA_UP_CRED_0 0x4E0A3E0\n\n#define mmROT0_QM_CP_CPDMA_UP_CRED_1 0x4E0A3E4\n\n#define mmROT0_QM_CP_CPDMA_UP_CRED_2 0x4E0A3E8\n\n#define mmROT0_QM_CP_CPDMA_UP_CRED_3 0x4E0A3EC\n\n#define mmROT0_QM_CP_CPDMA_UP_CRED_4 0x4E0A3F0\n\n#define mmROT0_QM_CP_IN_DATA_LO_0 0x4E0A3F4\n\n#define mmROT0_QM_CP_IN_DATA_LO_1 0x4E0A3F8\n\n#define mmROT0_QM_CP_IN_DATA_LO_2 0x4E0A3FC\n\n#define mmROT0_QM_CP_IN_DATA_LO_3 0x4E0A400\n\n#define mmROT0_QM_CP_IN_DATA_LO_4 0x4E0A404\n\n#define mmROT0_QM_CP_IN_DATA_HI_0 0x4E0A408\n\n#define mmROT0_QM_CP_IN_DATA_HI_1 0x4E0A40C\n\n#define mmROT0_QM_CP_IN_DATA_HI_2 0x4E0A410\n\n#define mmROT0_QM_CP_IN_DATA_HI_3 0x4E0A414\n\n#define mmROT0_QM_CP_IN_DATA_HI_4 0x4E0A418\n\n#define mmROT0_QM_PQC_HBW_BASE_LO_0 0x4E0A41C\n\n#define mmROT0_QM_PQC_HBW_BASE_LO_1 0x4E0A420\n\n#define mmROT0_QM_PQC_HBW_BASE_LO_2 0x4E0A424\n\n#define mmROT0_QM_PQC_HBW_BASE_LO_3 0x4E0A428\n\n#define mmROT0_QM_PQC_HBW_BASE_HI_0 0x4E0A42C\n\n#define mmROT0_QM_PQC_HBW_BASE_HI_1 0x4E0A430\n\n#define mmROT0_QM_PQC_HBW_BASE_HI_2 0x4E0A434\n\n#define mmROT0_QM_PQC_HBW_BASE_HI_3 0x4E0A438\n\n#define mmROT0_QM_PQC_SIZE_0 0x4E0A43C\n\n#define mmROT0_QM_PQC_SIZE_1 0x4E0A440\n\n#define mmROT0_QM_PQC_SIZE_2 0x4E0A444\n\n#define mmROT0_QM_PQC_SIZE_3 0x4E0A448\n\n#define mmROT0_QM_PQC_PI_0 0x4E0A44C\n\n#define mmROT0_QM_PQC_PI_1 0x4E0A450\n\n#define mmROT0_QM_PQC_PI_2 0x4E0A454\n\n#define mmROT0_QM_PQC_PI_3 0x4E0A458\n\n#define mmROT0_QM_PQC_LBW_WDATA_0 0x4E0A45C\n\n#define mmROT0_QM_PQC_LBW_WDATA_1 0x4E0A460\n\n#define mmROT0_QM_PQC_LBW_WDATA_2 0x4E0A464\n\n#define mmROT0_QM_PQC_LBW_WDATA_3 0x4E0A468\n\n#define mmROT0_QM_PQC_LBW_BASE_LO_0 0x4E0A46C\n\n#define mmROT0_QM_PQC_LBW_BASE_LO_1 0x4E0A470\n\n#define mmROT0_QM_PQC_LBW_BASE_LO_2 0x4E0A474\n\n#define mmROT0_QM_PQC_LBW_BASE_LO_3 0x4E0A478\n\n#define mmROT0_QM_PQC_LBW_BASE_HI_0 0x4E0A47C\n\n#define mmROT0_QM_PQC_LBW_BASE_HI_1 0x4E0A480\n\n#define mmROT0_QM_PQC_LBW_BASE_HI_2 0x4E0A484\n\n#define mmROT0_QM_PQC_LBW_BASE_HI_3 0x4E0A488\n\n#define mmROT0_QM_PQC_CFG 0x4E0A48C\n\n#define mmROT0_QM_PQC_SECURE_PUSH_IND 0x4E0A490\n\n#define mmROT0_QM_ARB_MASK 0x4E0A4A0\n\n#define mmROT0_QM_ARB_CFG_0 0x4E0A4A4\n\n#define mmROT0_QM_ARB_CHOICE_Q_PUSH 0x4E0A4A8\n\n#define mmROT0_QM_ARB_WRR_WEIGHT_0 0x4E0A4AC\n\n#define mmROT0_QM_ARB_WRR_WEIGHT_1 0x4E0A4B0\n\n#define mmROT0_QM_ARB_WRR_WEIGHT_2 0x4E0A4B4\n\n#define mmROT0_QM_ARB_WRR_WEIGHT_3 0x4E0A4B8\n\n#define mmROT0_QM_ARB_CFG_1 0x4E0A4BC\n\n#define mmROT0_QM_ARB_MST_AVAIL_CRED_0 0x4E0A4C0\n\n#define mmROT0_QM_ARB_MST_AVAIL_CRED_1 0x4E0A4C4\n\n#define mmROT0_QM_ARB_MST_AVAIL_CRED_2 0x4E0A4C8\n\n#define mmROT0_QM_ARB_MST_AVAIL_CRED_3 0x4E0A4CC\n\n#define mmROT0_QM_ARB_MST_AVAIL_CRED_4 0x4E0A4D0\n\n#define mmROT0_QM_ARB_MST_AVAIL_CRED_5 0x4E0A4D4\n\n#define mmROT0_QM_ARB_MST_AVAIL_CRED_6 0x4E0A4D8\n\n#define mmROT0_QM_ARB_MST_AVAIL_CRED_7 0x4E0A4DC\n\n#define mmROT0_QM_ARB_MST_AVAIL_CRED_8 0x4E0A4E0\n\n#define mmROT0_QM_ARB_MST_AVAIL_CRED_9 0x4E0A4E4\n\n#define mmROT0_QM_ARB_MST_AVAIL_CRED_10 0x4E0A4E8\n\n#define mmROT0_QM_ARB_MST_AVAIL_CRED_11 0x4E0A4EC\n\n#define mmROT0_QM_ARB_MST_AVAIL_CRED_12 0x4E0A4F0\n\n#define mmROT0_QM_ARB_MST_AVAIL_CRED_13 0x4E0A4F4\n\n#define mmROT0_QM_ARB_MST_AVAIL_CRED_14 0x4E0A4F8\n\n#define mmROT0_QM_ARB_MST_AVAIL_CRED_15 0x4E0A4FC\n\n#define mmROT0_QM_ARB_MST_AVAIL_CRED_16 0x4E0A500\n\n#define mmROT0_QM_ARB_MST_AVAIL_CRED_17 0x4E0A504\n\n#define mmROT0_QM_ARB_MST_AVAIL_CRED_18 0x4E0A508\n\n#define mmROT0_QM_ARB_MST_AVAIL_CRED_19 0x4E0A50C\n\n#define mmROT0_QM_ARB_MST_AVAIL_CRED_20 0x4E0A510\n\n#define mmROT0_QM_ARB_MST_AVAIL_CRED_21 0x4E0A514\n\n#define mmROT0_QM_ARB_MST_AVAIL_CRED_22 0x4E0A518\n\n#define mmROT0_QM_ARB_MST_AVAIL_CRED_23 0x4E0A51C\n\n#define mmROT0_QM_ARB_MST_AVAIL_CRED_24 0x4E0A520\n\n#define mmROT0_QM_ARB_MST_AVAIL_CRED_25 0x4E0A524\n\n#define mmROT0_QM_ARB_MST_AVAIL_CRED_26 0x4E0A528\n\n#define mmROT0_QM_ARB_MST_AVAIL_CRED_27 0x4E0A52C\n\n#define mmROT0_QM_ARB_MST_AVAIL_CRED_28 0x4E0A530\n\n#define mmROT0_QM_ARB_MST_AVAIL_CRED_29 0x4E0A534\n\n#define mmROT0_QM_ARB_MST_AVAIL_CRED_30 0x4E0A538\n\n#define mmROT0_QM_ARB_MST_AVAIL_CRED_31 0x4E0A53C\n\n#define mmROT0_QM_ARB_MST_AVAIL_CRED_32 0x4E0A540\n\n#define mmROT0_QM_ARB_MST_AVAIL_CRED_33 0x4E0A544\n\n#define mmROT0_QM_ARB_MST_AVAIL_CRED_34 0x4E0A548\n\n#define mmROT0_QM_ARB_MST_AVAIL_CRED_35 0x4E0A54C\n\n#define mmROT0_QM_ARB_MST_AVAIL_CRED_36 0x4E0A550\n\n#define mmROT0_QM_ARB_MST_AVAIL_CRED_37 0x4E0A554\n\n#define mmROT0_QM_ARB_MST_AVAIL_CRED_38 0x4E0A558\n\n#define mmROT0_QM_ARB_MST_AVAIL_CRED_39 0x4E0A55C\n\n#define mmROT0_QM_ARB_MST_AVAIL_CRED_40 0x4E0A560\n\n#define mmROT0_QM_ARB_MST_AVAIL_CRED_41 0x4E0A564\n\n#define mmROT0_QM_ARB_MST_AVAIL_CRED_42 0x4E0A568\n\n#define mmROT0_QM_ARB_MST_AVAIL_CRED_43 0x4E0A56C\n\n#define mmROT0_QM_ARB_MST_AVAIL_CRED_44 0x4E0A570\n\n#define mmROT0_QM_ARB_MST_AVAIL_CRED_45 0x4E0A574\n\n#define mmROT0_QM_ARB_MST_AVAIL_CRED_46 0x4E0A578\n\n#define mmROT0_QM_ARB_MST_AVAIL_CRED_47 0x4E0A57C\n\n#define mmROT0_QM_ARB_MST_AVAIL_CRED_48 0x4E0A580\n\n#define mmROT0_QM_ARB_MST_AVAIL_CRED_49 0x4E0A584\n\n#define mmROT0_QM_ARB_MST_AVAIL_CRED_50 0x4E0A588\n\n#define mmROT0_QM_ARB_MST_AVAIL_CRED_51 0x4E0A58C\n\n#define mmROT0_QM_ARB_MST_AVAIL_CRED_52 0x4E0A590\n\n#define mmROT0_QM_ARB_MST_AVAIL_CRED_53 0x4E0A594\n\n#define mmROT0_QM_ARB_MST_AVAIL_CRED_54 0x4E0A598\n\n#define mmROT0_QM_ARB_MST_AVAIL_CRED_55 0x4E0A59C\n\n#define mmROT0_QM_ARB_MST_AVAIL_CRED_56 0x4E0A5A0\n\n#define mmROT0_QM_ARB_MST_AVAIL_CRED_57 0x4E0A5A4\n\n#define mmROT0_QM_ARB_MST_AVAIL_CRED_58 0x4E0A5A8\n\n#define mmROT0_QM_ARB_MST_AVAIL_CRED_59 0x4E0A5AC\n\n#define mmROT0_QM_ARB_MST_AVAIL_CRED_60 0x4E0A5B0\n\n#define mmROT0_QM_ARB_MST_AVAIL_CRED_61 0x4E0A5B4\n\n#define mmROT0_QM_ARB_MST_AVAIL_CRED_62 0x4E0A5B8\n\n#define mmROT0_QM_ARB_MST_AVAIL_CRED_63 0x4E0A5BC\n\n#define mmROT0_QM_ARB_MST_CRED_INC 0x4E0A5E0\n\n#define mmROT0_QM_ARB_MST_CHOICE_PUSH_OFST_0 0x4E0A5E4\n\n#define mmROT0_QM_ARB_MST_CHOICE_PUSH_OFST_1 0x4E0A5E8\n\n#define mmROT0_QM_ARB_MST_CHOICE_PUSH_OFST_2 0x4E0A5EC\n\n#define mmROT0_QM_ARB_MST_CHOICE_PUSH_OFST_3 0x4E0A5F0\n\n#define mmROT0_QM_ARB_MST_CHOICE_PUSH_OFST_4 0x4E0A5F4\n\n#define mmROT0_QM_ARB_MST_CHOICE_PUSH_OFST_5 0x4E0A5F8\n\n#define mmROT0_QM_ARB_MST_CHOICE_PUSH_OFST_6 0x4E0A5FC\n\n#define mmROT0_QM_ARB_MST_CHOICE_PUSH_OFST_7 0x4E0A600\n\n#define mmROT0_QM_ARB_MST_CHOICE_PUSH_OFST_8 0x4E0A604\n\n#define mmROT0_QM_ARB_MST_CHOICE_PUSH_OFST_9 0x4E0A608\n\n#define mmROT0_QM_ARB_MST_CHOICE_PUSH_OFST_10 0x4E0A60C\n\n#define mmROT0_QM_ARB_MST_CHOICE_PUSH_OFST_11 0x4E0A610\n\n#define mmROT0_QM_ARB_MST_CHOICE_PUSH_OFST_12 0x4E0A614\n\n#define mmROT0_QM_ARB_MST_CHOICE_PUSH_OFST_13 0x4E0A618\n\n#define mmROT0_QM_ARB_MST_CHOICE_PUSH_OFST_14 0x4E0A61C\n\n#define mmROT0_QM_ARB_MST_CHOICE_PUSH_OFST_15 0x4E0A620\n\n#define mmROT0_QM_ARB_MST_CHOICE_PUSH_OFST_16 0x4E0A624\n\n#define mmROT0_QM_ARB_MST_CHOICE_PUSH_OFST_17 0x4E0A628\n\n#define mmROT0_QM_ARB_MST_CHOICE_PUSH_OFST_18 0x4E0A62C\n\n#define mmROT0_QM_ARB_MST_CHOICE_PUSH_OFST_19 0x4E0A630\n\n#define mmROT0_QM_ARB_MST_CHOICE_PUSH_OFST_20 0x4E0A634\n\n#define mmROT0_QM_ARB_MST_CHOICE_PUSH_OFST_21 0x4E0A638\n\n#define mmROT0_QM_ARB_MST_CHOICE_PUSH_OFST_22 0x4E0A63C\n\n#define mmROT0_QM_ARB_MST_CHOICE_PUSH_OFST_23 0x4E0A640\n\n#define mmROT0_QM_ARB_MST_CHOICE_PUSH_OFST_24 0x4E0A644\n\n#define mmROT0_QM_ARB_MST_CHOICE_PUSH_OFST_25 0x4E0A648\n\n#define mmROT0_QM_ARB_MST_CHOICE_PUSH_OFST_26 0x4E0A64C\n\n#define mmROT0_QM_ARB_MST_CHOICE_PUSH_OFST_27 0x4E0A650\n\n#define mmROT0_QM_ARB_MST_CHOICE_PUSH_OFST_28 0x4E0A654\n\n#define mmROT0_QM_ARB_MST_CHOICE_PUSH_OFST_29 0x4E0A658\n\n#define mmROT0_QM_ARB_MST_CHOICE_PUSH_OFST_30 0x4E0A65C\n\n#define mmROT0_QM_ARB_MST_CHOICE_PUSH_OFST_31 0x4E0A660\n\n#define mmROT0_QM_ARB_MST_CHOICE_PUSH_OFST_32 0x4E0A664\n\n#define mmROT0_QM_ARB_MST_CHOICE_PUSH_OFST_33 0x4E0A668\n\n#define mmROT0_QM_ARB_MST_CHOICE_PUSH_OFST_34 0x4E0A66C\n\n#define mmROT0_QM_ARB_MST_CHOICE_PUSH_OFST_35 0x4E0A670\n\n#define mmROT0_QM_ARB_MST_CHOICE_PUSH_OFST_36 0x4E0A674\n\n#define mmROT0_QM_ARB_MST_CHOICE_PUSH_OFST_37 0x4E0A678\n\n#define mmROT0_QM_ARB_MST_CHOICE_PUSH_OFST_38 0x4E0A67C\n\n#define mmROT0_QM_ARB_MST_CHOICE_PUSH_OFST_39 0x4E0A680\n\n#define mmROT0_QM_ARB_MST_CHOICE_PUSH_OFST_40 0x4E0A684\n\n#define mmROT0_QM_ARB_MST_CHOICE_PUSH_OFST_41 0x4E0A688\n\n#define mmROT0_QM_ARB_MST_CHOICE_PUSH_OFST_42 0x4E0A68C\n\n#define mmROT0_QM_ARB_MST_CHOICE_PUSH_OFST_43 0x4E0A690\n\n#define mmROT0_QM_ARB_MST_CHOICE_PUSH_OFST_44 0x4E0A694\n\n#define mmROT0_QM_ARB_MST_CHOICE_PUSH_OFST_45 0x4E0A698\n\n#define mmROT0_QM_ARB_MST_CHOICE_PUSH_OFST_46 0x4E0A69C\n\n#define mmROT0_QM_ARB_MST_CHOICE_PUSH_OFST_47 0x4E0A6A0\n\n#define mmROT0_QM_ARB_MST_CHOICE_PUSH_OFST_48 0x4E0A6A4\n\n#define mmROT0_QM_ARB_MST_CHOICE_PUSH_OFST_49 0x4E0A6A8\n\n#define mmROT0_QM_ARB_MST_CHOICE_PUSH_OFST_50 0x4E0A6AC\n\n#define mmROT0_QM_ARB_MST_CHOICE_PUSH_OFST_51 0x4E0A6B0\n\n#define mmROT0_QM_ARB_MST_CHOICE_PUSH_OFST_52 0x4E0A6B4\n\n#define mmROT0_QM_ARB_MST_CHOICE_PUSH_OFST_53 0x4E0A6B8\n\n#define mmROT0_QM_ARB_MST_CHOICE_PUSH_OFST_54 0x4E0A6BC\n\n#define mmROT0_QM_ARB_MST_CHOICE_PUSH_OFST_55 0x4E0A6C0\n\n#define mmROT0_QM_ARB_MST_CHOICE_PUSH_OFST_56 0x4E0A6C4\n\n#define mmROT0_QM_ARB_MST_CHOICE_PUSH_OFST_57 0x4E0A6C8\n\n#define mmROT0_QM_ARB_MST_CHOICE_PUSH_OFST_58 0x4E0A6CC\n\n#define mmROT0_QM_ARB_MST_CHOICE_PUSH_OFST_59 0x4E0A6D0\n\n#define mmROT0_QM_ARB_MST_CHOICE_PUSH_OFST_60 0x4E0A6D4\n\n#define mmROT0_QM_ARB_MST_CHOICE_PUSH_OFST_61 0x4E0A6D8\n\n#define mmROT0_QM_ARB_MST_CHOICE_PUSH_OFST_62 0x4E0A6DC\n\n#define mmROT0_QM_ARB_MST_CHOICE_PUSH_OFST_63 0x4E0A6E0\n\n#define mmROT0_QM_ARB_SLV_MASTER_INC_CRED_OFST 0x4E0A704\n\n#define mmROT0_QM_ARB_MST_SLAVE_EN 0x4E0A708\n\n#define mmROT0_QM_ARB_MST_SLAVE_EN_1 0x4E0A70C\n\n#define mmROT0_QM_ARB_SLV_CHOICE_WDT 0x4E0A710\n\n#define mmROT0_QM_ARB_SLV_ID 0x4E0A714\n\n#define mmROT0_QM_ARB_MST_QUIET_PER 0x4E0A718\n\n#define mmROT0_QM_ARB_MSG_MAX_INFLIGHT 0x4E0A744\n\n#define mmROT0_QM_ARB_BASE_LO 0x4E0A754\n\n#define mmROT0_QM_ARB_BASE_HI 0x4E0A758\n\n#define mmROT0_QM_ARB_STATE_STS 0x4E0A780\n\n#define mmROT0_QM_ARB_CHOICE_FULLNESS_STS 0x4E0A784\n\n#define mmROT0_QM_ARB_MSG_STS 0x4E0A788\n\n#define mmROT0_QM_ARB_SLV_CHOICE_Q_HEAD 0x4E0A78C\n\n#define mmROT0_QM_ARB_ERR_CAUSE 0x4E0A79C\n\n#define mmROT0_QM_ARB_ERR_MSG_EN 0x4E0A7A0\n\n#define mmROT0_QM_ARB_ERR_STS_DRP 0x4E0A7A8\n\n#define mmROT0_QM_ARB_MST_CRED_STS 0x4E0A7B0\n\n#define mmROT0_QM_ARB_MST_CRED_STS_1 0x4E0A7B4\n\n#define mmROT0_QM_CSMR_STRICT_PRIO_CFG 0x4E0A7FC\n\n#define mmROT0_QM_ARC_CQ_CFG0 0x4E0A800\n\n#define mmROT0_QM_ARC_CQ_CFG1 0x4E0A804\n\n#define mmROT0_QM_ARC_CQ_PTR_LO 0x4E0A808\n\n#define mmROT0_QM_ARC_CQ_PTR_HI 0x4E0A80C\n\n#define mmROT0_QM_ARC_CQ_TSIZE 0x4E0A810\n\n#define mmROT0_QM_ARC_CQ_CTL 0x4E0A814\n\n#define mmROT0_QM_ARC_CQ_IFIFO_STS 0x4E0A81C\n\n#define mmROT0_QM_ARC_CQ_STS0 0x4E0A820\n\n#define mmROT0_QM_ARC_CQ_STS1 0x4E0A824\n\n#define mmROT0_QM_ARC_CQ_TSIZE_STS 0x4E0A828\n\n#define mmROT0_QM_ARC_CQ_PTR_LO_STS 0x4E0A82C\n\n#define mmROT0_QM_ARC_CQ_PTR_HI_STS 0x4E0A830\n\n#define mmROT0_QM_CP_WR_ARC_ADDR_HI 0x4E0A834\n\n#define mmROT0_QM_CP_WR_ARC_ADDR_LO 0x4E0A838\n\n#define mmROT0_QM_ARC_CQ_IFIFO_MSG_BASE_HI 0x4E0A83C\n\n#define mmROT0_QM_ARC_CQ_IFIFO_MSG_BASE_LO 0x4E0A840\n\n#define mmROT0_QM_ARC_CQ_CTL_MSG_BASE_HI 0x4E0A844\n\n#define mmROT0_QM_ARC_CQ_CTL_MSG_BASE_LO 0x4E0A848\n\n#define mmROT0_QM_CQ_IFIFO_MSG_BASE_HI 0x4E0A84C\n\n#define mmROT0_QM_CQ_IFIFO_MSG_BASE_LO 0x4E0A850\n\n#define mmROT0_QM_CQ_CTL_MSG_BASE_HI 0x4E0A854\n\n#define mmROT0_QM_CQ_CTL_MSG_BASE_LO 0x4E0A858\n\n#define mmROT0_QM_ADDR_OVRD 0x4E0A85C\n\n#define mmROT0_QM_CQ_IFIFO_CI_0 0x4E0A860\n\n#define mmROT0_QM_CQ_IFIFO_CI_1 0x4E0A864\n\n#define mmROT0_QM_CQ_IFIFO_CI_2 0x4E0A868\n\n#define mmROT0_QM_CQ_IFIFO_CI_3 0x4E0A86C\n\n#define mmROT0_QM_CQ_IFIFO_CI_4 0x4E0A870\n\n#define mmROT0_QM_ARC_CQ_IFIFO_CI 0x4E0A874\n\n#define mmROT0_QM_CQ_CTL_CI_0 0x4E0A878\n\n#define mmROT0_QM_CQ_CTL_CI_1 0x4E0A87C\n\n#define mmROT0_QM_CQ_CTL_CI_2 0x4E0A880\n\n#define mmROT0_QM_CQ_CTL_CI_3 0x4E0A884\n\n#define mmROT0_QM_CQ_CTL_CI_4 0x4E0A888\n\n#define mmROT0_QM_ARC_CQ_CTL_CI 0x4E0A88C\n\n#define mmROT0_QM_CP_CFG 0x4E0A890\n\n#define mmROT0_QM_CP_EXT_SWITCH 0x4E0A894\n\n#define mmROT0_QM_CP_SWITCH_WD_SET 0x4E0A898\n\n#define mmROT0_QM_CP_SWITCH_WD 0x4E0A89C\n\n#define mmROT0_QM_ARC_LB_ADDR_BASE_LO 0x4E0A8A4\n\n#define mmROT0_QM_ARC_LB_ADDR_BASE_HI 0x4E0A8A8\n\n#define mmROT0_QM_ENGINE_BASE_ADDR_HI 0x4E0A8AC\n\n#define mmROT0_QM_ENGINE_BASE_ADDR_LO 0x4E0A8B0\n\n#define mmROT0_QM_ENGINE_ADDR_RANGE_SIZE 0x4E0A8B4\n\n#define mmROT0_QM_QM_ARC_AUX_BASE_ADDR_HI 0x4E0A8B8\n\n#define mmROT0_QM_QM_ARC_AUX_BASE_ADDR_LO 0x4E0A8BC\n\n#define mmROT0_QM_QM_BASE_ADDR_HI 0x4E0A8C0\n\n#define mmROT0_QM_QM_BASE_ADDR_LO 0x4E0A8C4\n\n#define mmROT0_QM_ARC_PQC_SECURE_PUSH_IND 0x4E0A8C8\n\n#define mmROT0_QM_PQC_STS_0_0 0x4E0A8D0\n\n#define mmROT0_QM_PQC_STS_0_1 0x4E0A8D4\n\n#define mmROT0_QM_PQC_STS_0_2 0x4E0A8D8\n\n#define mmROT0_QM_PQC_STS_0_3 0x4E0A8DC\n\n#define mmROT0_QM_PQC_STS_1_0 0x4E0A8E0\n\n#define mmROT0_QM_PQC_STS_1_1 0x4E0A8E4\n\n#define mmROT0_QM_PQC_STS_1_2 0x4E0A8E8\n\n#define mmROT0_QM_PQC_STS_1_3 0x4E0A8EC\n\n#define mmROT0_QM_SEI_STATUS 0x4E0A8F0\n\n#define mmROT0_QM_SEI_MASK 0x4E0A8F4\n\n#define mmROT0_QM_GLBL_ERR_ADDR_LO 0x4E0AD00\n\n#define mmROT0_QM_GLBL_ERR_ADDR_HI 0x4E0AD04\n\n#define mmROT0_QM_GLBL_ERR_WDATA 0x4E0AD08\n\n#define mmROT0_QM_L2H_MASK_LO 0x4E0AD14\n\n#define mmROT0_QM_L2H_MASK_HI 0x4E0AD18\n\n#define mmROT0_QM_L2H_CMPR_LO 0x4E0AD1C\n\n#define mmROT0_QM_L2H_CMPR_HI 0x4E0AD20\n\n#define mmROT0_QM_LOCAL_RANGE_BASE 0x4E0AD24\n\n#define mmROT0_QM_LOCAL_RANGE_SIZE 0x4E0AD28\n\n#define mmROT0_QM_HBW_RD_RATE_LIM_CFG_1 0x4E0AD30\n\n#define mmROT0_QM_LBW_WR_RATE_LIM_CFG_0 0x4E0AD34\n\n#define mmROT0_QM_LBW_WR_RATE_LIM_CFG_1 0x4E0AD38\n\n#define mmROT0_QM_HBW_RD_RATE_LIM_CFG_0 0x4E0AD3C\n\n#define mmROT0_QM_IND_GW_APB_CFG 0x4E0AD40\n\n#define mmROT0_QM_IND_GW_APB_WDATA 0x4E0AD44\n\n#define mmROT0_QM_IND_GW_APB_RDATA 0x4E0AD48\n\n#define mmROT0_QM_IND_GW_APB_STATUS 0x4E0AD4C\n\n#define mmROT0_QM_PERF_CNT_FREE_LO 0x4E0AD60\n\n#define mmROT0_QM_PERF_CNT_FREE_HI 0x4E0AD64\n\n#define mmROT0_QM_PERF_CNT_IDLE_LO 0x4E0AD68\n\n#define mmROT0_QM_PERF_CNT_IDLE_HI 0x4E0AD6C\n\n#define mmROT0_QM_PERF_CNT_CFG 0x4E0AD70\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}