Analysis & Synthesis report for SingleClock
Wed Jun 12 13:49:23 2019
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |SYS_Master|lcd:lcd|state
  9. User-Specified and Inferred Latches
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Parameter Settings for User Entity Instance: lcd:lcd
 15. Port Connectivity Checks: "branch:branch|adder:Add1"
 16. Port Connectivity Checks: "lcd:lcd|LCD_decoder:P7"
 17. Port Connectivity Checks: "lcd:lcd|LCD_decoder:P6"
 18. Port Connectivity Checks: "lcd:lcd|LCD_decoder:P5"
 19. Port Connectivity Checks: "lcd:lcd|LCD_decoder:P4"
 20. Port Connectivity Checks: "lcd:lcd|LCD_decoder:P3"
 21. Port Connectivity Checks: "lcd:lcd|LCD_decoder:P2"
 22. Post-Synthesis Netlist Statistics for Top Partition
 23. Elapsed Time Per Partition
 24. Analysis & Synthesis Messages
 25. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Jun 12 13:49:23 2019       ;
; Quartus Prime Version              ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name                      ; SingleClock                                 ;
; Top-level Entity Name              ; SYS_Master                                  ;
; Family                             ; Cyclone IV GX                               ;
; Total logic elements               ; 3,558                                       ;
;     Total combinational functions  ; 2,217                                       ;
;     Dedicated logic registers      ; 1,492                                       ;
; Total registers                    ; 1492                                        ;
; Total pins                         ; 115                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total GXB Receiver Channel PCS     ; 0                                           ;
; Total GXB Receiver Channel PMA     ; 0                                           ;
; Total GXB Transmitter Channel PCS  ; 0                                           ;
; Total GXB Transmitter Channel PMA  ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CGX150DF31C7    ;                    ;
; Top-level entity name                                                      ; SYS_Master         ; SingleClock        ;
; Family name                                                                ; Cyclone IV GX      ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.04        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   1.4%      ;
;     Processor 3            ;   1.3%      ;
;     Processor 4            ;   1.3%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                     ;
+----------------------------------+-----------------+------------------------+----------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                       ; Library ;
+----------------------------------+-----------------+------------------------+----------------------------------------------------+---------+
; adder.v                          ; yes             ; User Verilog HDL File  ; D:/Study Materials/2-182/KTMT/BTL/adder.v          ;         ;
; alu.v                            ; yes             ; User Verilog HDL File  ; D:/Study Materials/2-182/KTMT/BTL/alu.v            ;         ;
; alu_control.v                    ; yes             ; User Verilog HDL File  ; D:/Study Materials/2-182/KTMT/BTL/alu_control.v    ;         ;
; branch.v                         ; yes             ; User Verilog HDL File  ; D:/Study Materials/2-182/KTMT/BTL/branch.v         ;         ;
; control_unit.v                   ; yes             ; User Verilog HDL File  ; D:/Study Materials/2-182/KTMT/BTL/control_unit.v   ;         ;
; data_memory.v                    ; yes             ; User Verilog HDL File  ; D:/Study Materials/2-182/KTMT/BTL/data_memory.v    ;         ;
; inst_mem.v                       ; yes             ; User Verilog HDL File  ; D:/Study Materials/2-182/KTMT/BTL/inst_mem.v       ;         ;
; mux_5.v                          ; yes             ; User Verilog HDL File  ; D:/Study Materials/2-182/KTMT/BTL/mux_5.v          ;         ;
; mux_32.v                         ; yes             ; User Verilog HDL File  ; D:/Study Materials/2-182/KTMT/BTL/mux_32.v         ;         ;
; pc.v                             ; yes             ; User Verilog HDL File  ; D:/Study Materials/2-182/KTMT/BTL/pc.v             ;         ;
; register_files.v                 ; yes             ; User Verilog HDL File  ; D:/Study Materials/2-182/KTMT/BTL/register_files.v ;         ;
; sign_extend.v                    ; yes             ; User Verilog HDL File  ; D:/Study Materials/2-182/KTMT/BTL/sign_extend.v    ;         ;
; SYS_Master.v                     ; yes             ; User Verilog HDL File  ; D:/Study Materials/2-182/KTMT/BTL/SYS_Master.v     ;         ;
; error_handle.v                   ; yes             ; User Verilog HDL File  ; D:/Study Materials/2-182/KTMT/BTL/error_handle.v   ;         ;
; seven_seg_hex.v                  ; yes             ; User Verilog HDL File  ; D:/Study Materials/2-182/KTMT/BTL/seven_seg_hex.v  ;         ;
; conv_26_to_4.v                   ; yes             ; User Verilog HDL File  ; D:/Study Materials/2-182/KTMT/BTL/conv_26_to_4.v   ;         ;
; LCD_decoder.v                    ; yes             ; User Verilog HDL File  ; D:/Study Materials/2-182/KTMT/BTL/LCD_decoder.v    ;         ;
; lcd.v                            ; yes             ; User Verilog HDL File  ; D:/Study Materials/2-182/KTMT/BTL/lcd.v            ;         ;
+----------------------------------+-----------------+------------------------+----------------------------------------------------+---------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+--------------------------+------------------+
; Resource                 ; Usage            ;
+--------------------------+------------------+
; I/O pins                 ; 115              ;
;                          ;                  ;
; DSP block 9-bit elements ; 0                ;
;                          ;                  ;
; Maximum fan-out node     ; SYS_clk~input    ;
; Maximum fan-out          ; 1407             ;
; Total fan-out            ; 13721            ;
; Average fan-out          ; 3.48             ;
+--------------------------+------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                            ;
+--------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+-----------+------+--------------+--------------------------------------------------------+----------------+--------------+
; Compilation Hierarchy Node     ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                    ; Entity Name    ; Library Name ;
+--------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+-----------+------+--------------+--------------------------------------------------------+----------------+--------------+
; |SYS_Master                    ; 2217 (199)          ; 1492 (59)                 ; 0           ; 0            ; 0       ; 0         ; 0         ; 115  ; 0            ; |SYS_Master                                            ; SYS_Master     ; work         ;
;    |alu:alu|                   ; 262 (262)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |SYS_Master|alu:alu                                    ; alu            ; work         ;
;    |alu_control:alu_control|   ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |SYS_Master|alu_control:alu_control                    ; alu_control    ; work         ;
;    |branch:branch|             ; 67 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |SYS_Master|branch:branch                              ; branch         ; work         ;
;       |adder:Add1|             ; 30 (30)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |SYS_Master|branch:branch|adder:Add1                   ; adder          ; work         ;
;       |adder:Add3|             ; 36 (36)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |SYS_Master|branch:branch|adder:Add3                   ; adder          ; work         ;
;       |mux_32:M2|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |SYS_Master|branch:branch|mux_32:M2                    ; mux_32         ; work         ;
;    |control_unit:control_unit| ; 20 (20)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |SYS_Master|control_unit:control_unit                  ; control_unit   ; work         ;
;    |conv_26_to_4:converter|    ; 56 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |SYS_Master|conv_26_to_4:converter                     ; conv_26_to_4   ; work         ;
;       |seven_seg_hex:hex_0|    ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |SYS_Master|conv_26_to_4:converter|seven_seg_hex:hex_0 ; seven_seg_hex  ; work         ;
;       |seven_seg_hex:hex_1|    ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |SYS_Master|conv_26_to_4:converter|seven_seg_hex:hex_1 ; seven_seg_hex  ; work         ;
;       |seven_seg_hex:hex_2|    ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |SYS_Master|conv_26_to_4:converter|seven_seg_hex:hex_2 ; seven_seg_hex  ; work         ;
;       |seven_seg_hex:hex_3|    ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |SYS_Master|conv_26_to_4:converter|seven_seg_hex:hex_3 ; seven_seg_hex  ; work         ;
;       |seven_seg_hex:hex_4|    ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |SYS_Master|conv_26_to_4:converter|seven_seg_hex:hex_4 ; seven_seg_hex  ; work         ;
;       |seven_seg_hex:hex_5|    ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |SYS_Master|conv_26_to_4:converter|seven_seg_hex:hex_5 ; seven_seg_hex  ; work         ;
;       |seven_seg_hex:hex_6|    ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |SYS_Master|conv_26_to_4:converter|seven_seg_hex:hex_6 ; seven_seg_hex  ; work         ;
;       |seven_seg_hex:hex_7|    ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |SYS_Master|conv_26_to_4:converter|seven_seg_hex:hex_7 ; seven_seg_hex  ; work         ;
;    |data_memory:data_mem|      ; 445 (445)           ; 640 (640)                 ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |SYS_Master|data_memory:data_mem                       ; data_memory    ; work         ;
;    |error_handle:exception|    ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |SYS_Master|error_handle:exception                     ; error_handle   ; work         ;
;    |inst_mem:i_mem|            ; 78 (78)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |SYS_Master|inst_mem:i_mem                             ; inst_mem       ; work         ;
;    |lcd:lcd|                   ; 189 (137)           ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |SYS_Master|lcd:lcd                                    ; lcd            ; work         ;
;       |LCD_decoder:H0|         ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |SYS_Master|lcd:lcd|LCD_decoder:H0                     ; LCD_decoder    ; work         ;
;       |LCD_decoder:H1|         ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |SYS_Master|lcd:lcd|LCD_decoder:H1                     ; LCD_decoder    ; work         ;
;       |LCD_decoder:H2|         ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |SYS_Master|lcd:lcd|LCD_decoder:H2                     ; LCD_decoder    ; work         ;
;       |LCD_decoder:H3|         ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |SYS_Master|lcd:lcd|LCD_decoder:H3                     ; LCD_decoder    ; work         ;
;       |LCD_decoder:H4|         ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |SYS_Master|lcd:lcd|LCD_decoder:H4                     ; LCD_decoder    ; work         ;
;       |LCD_decoder:H5|         ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |SYS_Master|lcd:lcd|LCD_decoder:H5                     ; LCD_decoder    ; work         ;
;       |LCD_decoder:H6|         ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |SYS_Master|lcd:lcd|LCD_decoder:H6                     ; LCD_decoder    ; work         ;
;       |LCD_decoder:H7|         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |SYS_Master|lcd:lcd|LCD_decoder:H7                     ; LCD_decoder    ; work         ;
;       |LCD_decoder:P0|         ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |SYS_Master|lcd:lcd|LCD_decoder:P0                     ; LCD_decoder    ; work         ;
;       |LCD_decoder:P1|         ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |SYS_Master|lcd:lcd|LCD_decoder:P1                     ; LCD_decoder    ; work         ;
;       |LCD_decoder:S0|         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |SYS_Master|lcd:lcd|LCD_decoder:S0                     ; LCD_decoder    ; work         ;
;       |LCD_decoder:S1|         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |SYS_Master|lcd:lcd|LCD_decoder:S1                     ; LCD_decoder    ; work         ;
;    |mux_32:M2|                 ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |SYS_Master|mux_32:M2                                  ; mux_32         ; work         ;
;    |mux_32:M3|                 ; 33 (33)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |SYS_Master|mux_32:M3                                  ; mux_32         ; work         ;
;    |mux_5:M1|                  ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |SYS_Master|mux_5:M1                                   ; mux_5          ; work         ;
;    |pc:pc|                     ; 55 (55)             ; 30 (30)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |SYS_Master|pc:pc                                      ; pc             ; work         ;
;    |register_files:reg_file|   ; 767 (767)           ; 736 (736)                 ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |SYS_Master|register_files:reg_file                    ; register_files ; work         ;
+--------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+-----------+------+--------------+--------------------------------------------------------+----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+--------------------------------------------------------------------------+
; State Machine - |SYS_Master|lcd:lcd|state                                ;
+--------------+--------------+--------------+--------------+--------------+
; Name         ; state.S_LOAD ; state.S_PUSH ; state.S_IDLE ; state.S_INIT ;
+--------------+--------------+--------------+--------------+--------------+
; state.S_INIT ; 0            ; 0            ; 0            ; 0            ;
; state.S_IDLE ; 0            ; 0            ; 1            ; 1            ;
; state.S_PUSH ; 0            ; 1            ; 0            ; 1            ;
; state.S_LOAD ; 1            ; 0            ; 0            ; 1            ;
+--------------+--------------+--------------+--------------+--------------+


+-------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                   ;
+-----------------------------------------------------+------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal    ; Free of Timing Hazards ;
+-----------------------------------------------------+------------------------+------------------------+
; control_unit:control_unit|master_control[2]         ; inst_mem:i_mem|Equal11 ; yes                    ;
; control_unit:control_unit|master_control[5]         ; inst_mem:i_mem|Equal11 ; yes                    ;
; control_unit:control_unit|master_control[4]         ; inst_mem:i_mem|Equal11 ; yes                    ;
; control_unit:control_unit|master_control[0]         ; inst_mem:i_mem|Equal11 ; yes                    ;
; alu:alu|status[6]                                   ; alu:alu|WideOr0        ; yes                    ;
; alu:alu|status[3]                                   ; alu:alu|WideOr0        ; yes                    ;
; control_unit:control_unit|master_control[7]         ; inst_mem:i_mem|Equal11 ; yes                    ;
; control_unit:control_unit|master_control[8]         ; inst_mem:i_mem|Equal11 ; yes                    ;
; control_unit:control_unit|master_control[6]         ; inst_mem:i_mem|Equal11 ; yes                    ;
; control_unit:control_unit|master_control[1]         ; inst_mem:i_mem|Equal11 ; yes                    ;
; control_unit:control_unit|master_control[9]         ; inst_mem:i_mem|Equal11 ; yes                    ;
; alu:alu|status[7]                                   ; alu:alu|Selector0      ; yes                    ;
; alu:alu|status[4]                                   ; alu:alu|Selector0      ; yes                    ;
; alu:alu|status[5]                                   ; alu:alu|WideOr0        ; yes                    ;
; alu:alu|out_signed[32]                              ; alu:alu|WideOr0        ; yes                    ;
; Number of user-specified and inferred latches = 15  ;                        ;                        ;
+-----------------------------------------------------+------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                  ;
+--------------------------------------------+----------------------------------------+
; Register name                              ; Reason for Removal                     ;
+--------------------------------------------+----------------------------------------+
; register_files:reg_file|reg_memory[0][0]   ; Stuck at GND due to stuck port data_in ;
; register_files:reg_file|reg_memory[0][31]  ; Stuck at GND due to stuck port data_in ;
; register_files:reg_file|reg_memory[0][30]  ; Stuck at GND due to stuck port data_in ;
; register_files:reg_file|reg_memory[0][29]  ; Stuck at GND due to stuck port data_in ;
; register_files:reg_file|reg_memory[0][28]  ; Stuck at GND due to stuck port data_in ;
; register_files:reg_file|reg_memory[0][27]  ; Stuck at GND due to stuck port data_in ;
; register_files:reg_file|reg_memory[0][26]  ; Stuck at GND due to stuck port data_in ;
; register_files:reg_file|reg_memory[0][25]  ; Stuck at GND due to stuck port data_in ;
; register_files:reg_file|reg_memory[0][24]  ; Stuck at GND due to stuck port data_in ;
; register_files:reg_file|reg_memory[0][23]  ; Stuck at GND due to stuck port data_in ;
; register_files:reg_file|reg_memory[0][22]  ; Stuck at GND due to stuck port data_in ;
; register_files:reg_file|reg_memory[0][21]  ; Stuck at GND due to stuck port data_in ;
; register_files:reg_file|reg_memory[0][20]  ; Stuck at GND due to stuck port data_in ;
; register_files:reg_file|reg_memory[0][19]  ; Stuck at GND due to stuck port data_in ;
; register_files:reg_file|reg_memory[0][18]  ; Stuck at GND due to stuck port data_in ;
; register_files:reg_file|reg_memory[0][17]  ; Stuck at GND due to stuck port data_in ;
; register_files:reg_file|reg_memory[0][16]  ; Stuck at GND due to stuck port data_in ;
; register_files:reg_file|reg_memory[0][15]  ; Stuck at GND due to stuck port data_in ;
; register_files:reg_file|reg_memory[0][14]  ; Stuck at GND due to stuck port data_in ;
; register_files:reg_file|reg_memory[0][13]  ; Stuck at GND due to stuck port data_in ;
; register_files:reg_file|reg_memory[0][12]  ; Stuck at GND due to stuck port data_in ;
; register_files:reg_file|reg_memory[0][11]  ; Stuck at GND due to stuck port data_in ;
; register_files:reg_file|reg_memory[0][10]  ; Stuck at GND due to stuck port data_in ;
; register_files:reg_file|reg_memory[0][9]   ; Stuck at GND due to stuck port data_in ;
; register_files:reg_file|reg_memory[0][8]   ; Stuck at GND due to stuck port data_in ;
; register_files:reg_file|reg_memory[0][7]   ; Stuck at GND due to stuck port data_in ;
; register_files:reg_file|reg_memory[0][6]   ; Stuck at GND due to stuck port data_in ;
; register_files:reg_file|reg_memory[0][5]   ; Stuck at GND due to stuck port data_in ;
; register_files:reg_file|reg_memory[0][4]   ; Stuck at GND due to stuck port data_in ;
; register_files:reg_file|reg_memory[0][3]   ; Stuck at GND due to stuck port data_in ;
; register_files:reg_file|reg_memory[0][2]   ; Stuck at GND due to stuck port data_in ;
; register_files:reg_file|reg_memory[0][1]   ; Stuck at GND due to stuck port data_in ;
; register_files:reg_file|reg_memory[16][0]  ; Lost fanout                            ;
; register_files:reg_file|reg_memory[16][31] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[16][30] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[16][29] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[16][28] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[16][27] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[16][26] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[16][25] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[16][24] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[16][23] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[16][22] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[16][21] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[16][20] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[16][19] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[16][18] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[16][17] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[17][0]  ; Lost fanout                            ;
; register_files:reg_file|reg_memory[18][0]  ; Lost fanout                            ;
; register_files:reg_file|reg_memory[19][0]  ; Lost fanout                            ;
; register_files:reg_file|reg_memory[17][31] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[18][31] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[19][31] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[17][30] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[18][30] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[19][30] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[17][29] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[18][29] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[19][29] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[17][28] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[18][28] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[19][28] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[17][27] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[18][27] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[19][27] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[17][26] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[18][26] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[19][26] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[17][25] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[18][25] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[19][25] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[17][24] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[18][24] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[19][24] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[17][23] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[18][23] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[19][23] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[17][22] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[18][22] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[19][22] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[17][21] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[18][21] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[19][21] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[17][20] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[18][20] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[19][20] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[17][19] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[18][19] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[19][19] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[17][18] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[18][18] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[19][18] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[17][17] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[18][17] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[19][17] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[16][16] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[17][16] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[18][16] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[19][16] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[16][15] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[17][15] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[18][15] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[19][15] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[16][14] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[17][14] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[18][14] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[19][14] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[16][13] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[17][13] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[18][13] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[19][13] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[16][12] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[17][12] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[18][12] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[19][12] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[16][11] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[17][11] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[18][11] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[19][11] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[16][10] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[17][10] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[18][10] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[19][10] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[16][9]  ; Lost fanout                            ;
; register_files:reg_file|reg_memory[17][9]  ; Lost fanout                            ;
; register_files:reg_file|reg_memory[18][9]  ; Lost fanout                            ;
; register_files:reg_file|reg_memory[19][9]  ; Lost fanout                            ;
; register_files:reg_file|reg_memory[16][8]  ; Lost fanout                            ;
; register_files:reg_file|reg_memory[17][8]  ; Lost fanout                            ;
; register_files:reg_file|reg_memory[18][8]  ; Lost fanout                            ;
; register_files:reg_file|reg_memory[19][8]  ; Lost fanout                            ;
; register_files:reg_file|reg_memory[16][7]  ; Lost fanout                            ;
; register_files:reg_file|reg_memory[17][7]  ; Lost fanout                            ;
; register_files:reg_file|reg_memory[18][7]  ; Lost fanout                            ;
; register_files:reg_file|reg_memory[19][7]  ; Lost fanout                            ;
; register_files:reg_file|reg_memory[16][6]  ; Lost fanout                            ;
; register_files:reg_file|reg_memory[17][6]  ; Lost fanout                            ;
; register_files:reg_file|reg_memory[18][6]  ; Lost fanout                            ;
; register_files:reg_file|reg_memory[19][6]  ; Lost fanout                            ;
; register_files:reg_file|reg_memory[16][5]  ; Lost fanout                            ;
; register_files:reg_file|reg_memory[17][5]  ; Lost fanout                            ;
; register_files:reg_file|reg_memory[18][5]  ; Lost fanout                            ;
; register_files:reg_file|reg_memory[19][5]  ; Lost fanout                            ;
; register_files:reg_file|reg_memory[16][4]  ; Lost fanout                            ;
; register_files:reg_file|reg_memory[17][4]  ; Lost fanout                            ;
; register_files:reg_file|reg_memory[18][4]  ; Lost fanout                            ;
; register_files:reg_file|reg_memory[19][4]  ; Lost fanout                            ;
; register_files:reg_file|reg_memory[16][3]  ; Lost fanout                            ;
; register_files:reg_file|reg_memory[17][3]  ; Lost fanout                            ;
; register_files:reg_file|reg_memory[18][3]  ; Lost fanout                            ;
; register_files:reg_file|reg_memory[19][3]  ; Lost fanout                            ;
; register_files:reg_file|reg_memory[16][2]  ; Lost fanout                            ;
; register_files:reg_file|reg_memory[17][2]  ; Lost fanout                            ;
; register_files:reg_file|reg_memory[18][2]  ; Lost fanout                            ;
; register_files:reg_file|reg_memory[19][2]  ; Lost fanout                            ;
; register_files:reg_file|reg_memory[16][1]  ; Lost fanout                            ;
; register_files:reg_file|reg_memory[17][1]  ; Lost fanout                            ;
; register_files:reg_file|reg_memory[18][1]  ; Lost fanout                            ;
; register_files:reg_file|reg_memory[19][1]  ; Lost fanout                            ;
; register_files:reg_file|reg_memory[20][0]  ; Lost fanout                            ;
; register_files:reg_file|reg_memory[21][0]  ; Lost fanout                            ;
; register_files:reg_file|reg_memory[22][0]  ; Lost fanout                            ;
; register_files:reg_file|reg_memory[20][31] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[21][31] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[22][31] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[20][30] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[21][30] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[22][30] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[20][29] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[21][29] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[22][29] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[20][28] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[21][28] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[22][28] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[20][27] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[21][27] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[22][27] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[20][26] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[21][26] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[22][26] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[20][25] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[21][25] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[22][25] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[20][24] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[21][24] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[22][24] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[20][23] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[21][23] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[22][23] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[20][22] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[21][22] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[22][22] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[20][21] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[21][21] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[22][21] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[20][20] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[21][20] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[22][20] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[20][19] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[21][19] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[22][19] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[20][18] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[21][18] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[22][18] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[20][17] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[21][17] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[22][17] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[20][16] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[21][16] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[22][16] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[20][15] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[21][15] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[22][15] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[20][14] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[21][14] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[22][14] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[20][13] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[21][13] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[22][13] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[20][12] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[21][12] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[22][12] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[20][11] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[21][11] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[22][11] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[20][10] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[21][10] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[22][10] ; Lost fanout                            ;
; register_files:reg_file|reg_memory[20][9]  ; Lost fanout                            ;
; register_files:reg_file|reg_memory[21][9]  ; Lost fanout                            ;
; register_files:reg_file|reg_memory[22][9]  ; Lost fanout                            ;
; register_files:reg_file|reg_memory[20][8]  ; Lost fanout                            ;
; register_files:reg_file|reg_memory[21][8]  ; Lost fanout                            ;
; register_files:reg_file|reg_memory[22][8]  ; Lost fanout                            ;
; register_files:reg_file|reg_memory[20][7]  ; Lost fanout                            ;
; register_files:reg_file|reg_memory[21][7]  ; Lost fanout                            ;
; register_files:reg_file|reg_memory[22][7]  ; Lost fanout                            ;
; register_files:reg_file|reg_memory[20][6]  ; Lost fanout                            ;
; register_files:reg_file|reg_memory[21][6]  ; Lost fanout                            ;
; register_files:reg_file|reg_memory[22][6]  ; Lost fanout                            ;
; register_files:reg_file|reg_memory[20][5]  ; Lost fanout                            ;
; register_files:reg_file|reg_memory[21][5]  ; Lost fanout                            ;
; register_files:reg_file|reg_memory[22][5]  ; Lost fanout                            ;
; register_files:reg_file|reg_memory[20][4]  ; Lost fanout                            ;
; register_files:reg_file|reg_memory[21][4]  ; Lost fanout                            ;
; register_files:reg_file|reg_memory[22][4]  ; Lost fanout                            ;
; register_files:reg_file|reg_memory[20][3]  ; Lost fanout                            ;
; register_files:reg_file|reg_memory[21][3]  ; Lost fanout                            ;
; register_files:reg_file|reg_memory[22][3]  ; Lost fanout                            ;
; register_files:reg_file|reg_memory[20][2]  ; Lost fanout                            ;
; register_files:reg_file|reg_memory[21][2]  ; Lost fanout                            ;
; register_files:reg_file|reg_memory[22][2]  ; Lost fanout                            ;
; register_files:reg_file|reg_memory[20][1]  ; Lost fanout                            ;
; register_files:reg_file|reg_memory[21][1]  ; Lost fanout                            ;
; register_files:reg_file|reg_memory[22][1]  ; Lost fanout                            ;
; register_files:reg_file|reg_memory[4][0]   ; Lost fanout                            ;
; register_files:reg_file|reg_memory[4][31]  ; Lost fanout                            ;
; register_files:reg_file|reg_memory[4][30]  ; Lost fanout                            ;
; register_files:reg_file|reg_memory[4][29]  ; Lost fanout                            ;
; register_files:reg_file|reg_memory[4][28]  ; Lost fanout                            ;
; register_files:reg_file|reg_memory[4][27]  ; Lost fanout                            ;
; register_files:reg_file|reg_memory[4][26]  ; Lost fanout                            ;
; register_files:reg_file|reg_memory[4][25]  ; Lost fanout                            ;
; register_files:reg_file|reg_memory[4][24]  ; Lost fanout                            ;
; register_files:reg_file|reg_memory[4][23]  ; Lost fanout                            ;
; register_files:reg_file|reg_memory[4][22]  ; Lost fanout                            ;
; register_files:reg_file|reg_memory[4][21]  ; Lost fanout                            ;
; register_files:reg_file|reg_memory[4][20]  ; Lost fanout                            ;
; register_files:reg_file|reg_memory[4][19]  ; Lost fanout                            ;
; register_files:reg_file|reg_memory[4][18]  ; Lost fanout                            ;
; register_files:reg_file|reg_memory[4][17]  ; Lost fanout                            ;
; register_files:reg_file|reg_memory[4][16]  ; Lost fanout                            ;
; register_files:reg_file|reg_memory[4][15]  ; Lost fanout                            ;
; register_files:reg_file|reg_memory[4][14]  ; Lost fanout                            ;
; register_files:reg_file|reg_memory[4][13]  ; Lost fanout                            ;
; register_files:reg_file|reg_memory[4][12]  ; Lost fanout                            ;
; register_files:reg_file|reg_memory[4][11]  ; Lost fanout                            ;
; register_files:reg_file|reg_memory[4][10]  ; Lost fanout                            ;
; register_files:reg_file|reg_memory[4][9]   ; Lost fanout                            ;
; register_files:reg_file|reg_memory[4][8]   ; Lost fanout                            ;
; register_files:reg_file|reg_memory[4][7]   ; Lost fanout                            ;
; register_files:reg_file|reg_memory[4][6]   ; Lost fanout                            ;
; register_files:reg_file|reg_memory[4][5]   ; Lost fanout                            ;
; register_files:reg_file|reg_memory[4][4]   ; Lost fanout                            ;
; register_files:reg_file|reg_memory[4][3]   ; Lost fanout                            ;
; register_files:reg_file|reg_memory[4][2]   ; Lost fanout                            ;
; register_files:reg_file|reg_memory[4][1]   ; Lost fanout                            ;
; lcd:lcd|state~4                            ; Lost fanout                            ;
; lcd:lcd|state~5                            ; Lost fanout                            ;
; lcd:lcd|state~6                            ; Lost fanout                            ;
; lcd:lcd|CLOCK[16..23]                      ; Lost fanout                            ;
; pc:pc|imem_instruction[0]~_emulated        ; Stuck at GND due to stuck port clock   ;
; pc:pc|imem_instruction[1]~_emulated        ; Stuck at GND due to stuck port clock   ;
; Total Number of Removed Registers = 301    ;                                        ;
+--------------------------------------------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                       ;
+------------------------------------------+---------------------------+--------------------------------------------+
; Register name                            ; Reason for Removal        ; Registers Removed due to This Register     ;
+------------------------------------------+---------------------------+--------------------------------------------+
; register_files:reg_file|reg_memory[0][0] ; Stuck at GND              ; register_files:reg_file|reg_memory[16][0], ;
;                                          ; due to stuck port data_in ; register_files:reg_file|reg_memory[17][0], ;
;                                          ;                           ; register_files:reg_file|reg_memory[18][0], ;
;                                          ;                           ; register_files:reg_file|reg_memory[19][0]  ;
; register_files:reg_file|reg_memory[0][1] ; Stuck at GND              ; register_files:reg_file|reg_memory[16][1], ;
;                                          ; due to stuck port data_in ; register_files:reg_file|reg_memory[17][1], ;
;                                          ;                           ; register_files:reg_file|reg_memory[18][1], ;
;                                          ;                           ; register_files:reg_file|reg_memory[19][1]  ;
+------------------------------------------+---------------------------+--------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1492  ;
; Number of registers using Synchronous Clear  ; 4     ;
; Number of registers using Synchronous Load   ; 28    ;
; Number of registers using Asynchronous Clear ; 1112  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1434  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------+
; 18:1               ; 54 bits   ; 648 LEs       ; 54 LEs               ; 594 LEs                ; Yes        ; |SYS_Master|output_sel[3]                           ;
; 256:1              ; 4 bits    ; 680 LEs       ; 16 LEs               ; 664 LEs                ; Yes        ; |SYS_Master|output_hex[27]                          ;
; 3:1                ; 25 bits   ; 50 LEs        ; 25 LEs               ; 25 LEs                 ; No         ; |SYS_Master|Selector22                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |SYS_Master|alu_control:alu_control|Mux1            ;
; 5:1                ; 31 bits   ; 93 LEs        ; 62 LEs               ; 31 LEs                 ; No         ; |SYS_Master|alu:alu|Mux3                            ;
; 17:1               ; 32 bits   ; 352 LEs       ; 352 LEs              ; 0 LEs                  ; No         ; |SYS_Master|register_files:reg_file|read_data_1[12] ;
; 17:1               ; 32 bits   ; 352 LEs       ; 352 LEs              ; 0 LEs                  ; No         ; |SYS_Master|register_files:reg_file|read_data_2[10] ;
; 20:1               ; 32 bits   ; 416 LEs       ; 416 LEs              ; 0 LEs                  ; No         ; |SYS_Master|data_memory:data_mem|Mux18              ;
; 64:1               ; 5 bits    ; 210 LEs       ; 110 LEs              ; 100 LEs                ; No         ; |SYS_Master|lcd:lcd|Mux7                            ;
; 8:1                ; 16 bits   ; 80 LEs        ; 64 LEs               ; 16 LEs                 ; No         ; |SYS_Master|Selector13                              ;
; 8:1                ; 3 bits    ; 15 LEs        ; 12 LEs               ; 3 LEs                  ; No         ; |SYS_Master|Selector16                              ;
; 8:1                ; 3 bits    ; 15 LEs        ; 12 LEs               ; 3 LEs                  ; No         ; |SYS_Master|Selector25                              ;
; 8:1                ; 5 bits    ; 25 LEs        ; 20 LEs               ; 5 LEs                  ; No         ; |SYS_Master|Selector20                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------+


+------------------------------------------------------+
; Parameter Settings for User Entity Instance: lcd:lcd ;
+----------------+-------+-----------------------------+
; Parameter Name ; Value ; Type                        ;
+----------------+-------+-----------------------------+
; S_INIT         ; 0     ; Signed Integer              ;
; S_IDLE         ; 1     ; Signed Integer              ;
; S_PUSH         ; 2     ; Signed Integer              ;
; S_LOAD         ; 3     ; Signed Integer              ;
+----------------+-------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "branch:branch|adder:Add1"                                                                                                                                                                    ;
+----------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                             ;
+----------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; pc             ; Input ; Warning  ; Input port expression (56 bits) is wider than the input port (32 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; address[31..1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; address[0]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
+----------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lcd:lcd|LCD_decoder:P7"                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lcd:lcd|LCD_decoder:P6"                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lcd:lcd|LCD_decoder:P5"                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lcd:lcd|LCD_decoder:P4"                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lcd:lcd|LCD_decoder:P3"                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lcd:lcd|LCD_decoder:P2"                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 115                         ;
; cycloneiii_ff         ; 1492                        ;
;     CLR               ; 32                          ;
;     CLR SLD           ; 24                          ;
;     ENA               ; 374                         ;
;     ENA CLR           ; 1056                        ;
;     ENA SCLR SLD      ; 4                           ;
;     plain             ; 2                           ;
; cycloneiii_lcell_comb ; 2226                        ;
;     arith             ; 235                         ;
;         2 data inputs ; 47                          ;
;         3 data inputs ; 188                         ;
;     normal            ; 1991                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 12                          ;
;         2 data inputs ; 62                          ;
;         3 data inputs ; 522                         ;
;         4 data inputs ; 1393                        ;
;                       ;                             ;
; Max LUT depth         ; 25.10                       ;
; Average LUT depth     ; 16.11                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:24     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Wed Jun 12 13:48:44 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SingleClock -c SingleClock
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file adder.v
    Info (12023): Found entity 1: adder File: D:/Study Materials/2-182/KTMT/BTL/adder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: alu File: D:/Study Materials/2-182/KTMT/BTL/alu.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu_control.v
    Info (12023): Found entity 1: alu_control File: D:/Study Materials/2-182/KTMT/BTL/alu_control.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file branch.v
    Info (12023): Found entity 1: branch File: D:/Study Materials/2-182/KTMT/BTL/branch.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file control_unit.v
    Info (12023): Found entity 1: control_unit File: D:/Study Materials/2-182/KTMT/BTL/control_unit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file data_memory.v
    Info (12023): Found entity 1: data_memory File: D:/Study Materials/2-182/KTMT/BTL/data_memory.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file inst_mem.v
    Info (12023): Found entity 1: inst_mem File: D:/Study Materials/2-182/KTMT/BTL/inst_mem.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux_5.v
    Info (12023): Found entity 1: mux_5 File: D:/Study Materials/2-182/KTMT/BTL/mux_5.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux_32.v
    Info (12023): Found entity 1: mux_32 File: D:/Study Materials/2-182/KTMT/BTL/mux_32.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pc.v
    Info (12023): Found entity 1: pc File: D:/Study Materials/2-182/KTMT/BTL/pc.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file register_files.v
    Info (12023): Found entity 1: register_files File: D:/Study Materials/2-182/KTMT/BTL/register_files.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sign_extend.v
    Info (12023): Found entity 1: sign_extend File: D:/Study Materials/2-182/KTMT/BTL/sign_extend.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sys_master.v
    Info (12023): Found entity 1: SYS_Master File: D:/Study Materials/2-182/KTMT/BTL/SYS_Master.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file block2.bdf
    Info (12023): Found entity 1: Block2
Info (12021): Found 1 design units, including 1 entities, in source file error_handle.v
    Info (12023): Found entity 1: error_handle File: D:/Study Materials/2-182/KTMT/BTL/error_handle.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file seven_seg_hex.v
    Info (12023): Found entity 1: seven_seg_hex File: D:/Study Materials/2-182/KTMT/BTL/seven_seg_hex.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file conv_26_to_4.v
    Info (12023): Found entity 1: conv_26_to_4 File: D:/Study Materials/2-182/KTMT/BTL/conv_26_to_4.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lcd_decoder.v
    Info (12023): Found entity 1: LCD_decoder File: D:/Study Materials/2-182/KTMT/BTL/LCD_decoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lcd.v
    Info (12023): Found entity 1: lcd File: D:/Study Materials/2-182/KTMT/BTL/lcd.v Line: 1
Info (12127): Elaborating entity "SYS_Master" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at SYS_Master.v(66): truncated value with size 32 to match size of target (27) File: D:/Study Materials/2-182/KTMT/BTL/SYS_Master.v Line: 66
Info (12128): Elaborating entity "lcd" for hierarchy "lcd:lcd" File: D:/Study Materials/2-182/KTMT/BTL/SYS_Master.v Line: 90
Warning (10230): Verilog HDL assignment warning at lcd.v(52): truncated value with size 32 to match size of target (24) File: D:/Study Materials/2-182/KTMT/BTL/lcd.v Line: 52
Warning (10230): Verilog HDL assignment warning at lcd.v(72): truncated value with size 32 to match size of target (6) File: D:/Study Materials/2-182/KTMT/BTL/lcd.v Line: 72
Info (12128): Elaborating entity "LCD_decoder" for hierarchy "lcd:lcd|LCD_decoder:H0" File: D:/Study Materials/2-182/KTMT/BTL/lcd.v Line: 27
Info (12128): Elaborating entity "conv_26_to_4" for hierarchy "conv_26_to_4:converter" File: D:/Study Materials/2-182/KTMT/BTL/SYS_Master.v Line: 93
Critical Warning (10237): Verilog HDL warning at conv_26_to_4.v(10): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead File: D:/Study Materials/2-182/KTMT/BTL/conv_26_to_4.v Line: 10
Info (12128): Elaborating entity "seven_seg_hex" for hierarchy "conv_26_to_4:converter|seven_seg_hex:hex_0" File: D:/Study Materials/2-182/KTMT/BTL/conv_26_to_4.v Line: 14
Info (12128): Elaborating entity "pc" for hierarchy "pc:pc" File: D:/Study Materials/2-182/KTMT/BTL/SYS_Master.v Line: 95
Info (12128): Elaborating entity "branch" for hierarchy "branch:branch" File: D:/Study Materials/2-182/KTMT/BTL/SYS_Master.v Line: 98
Info (12128): Elaborating entity "adder" for hierarchy "branch:branch|adder:Add1" File: D:/Study Materials/2-182/KTMT/BTL/branch.v Line: 11
Info (12128): Elaborating entity "mux_32" for hierarchy "branch:branch|mux_32:M1" File: D:/Study Materials/2-182/KTMT/BTL/branch.v Line: 14
Info (12128): Elaborating entity "inst_mem" for hierarchy "inst_mem:i_mem" File: D:/Study Materials/2-182/KTMT/BTL/SYS_Master.v Line: 100
Warning (10762): Verilog HDL Case Statement warning at inst_mem.v(10): can't check case statement for completeness because the case expression has too many possible states File: D:/Study Materials/2-182/KTMT/BTL/inst_mem.v Line: 10
Info (12128): Elaborating entity "control_unit" for hierarchy "control_unit:control_unit" File: D:/Study Materials/2-182/KTMT/BTL/SYS_Master.v Line: 102
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(25): inferring latch(es) for variable "master_control", which holds its previous value in one or more paths through the always construct File: D:/Study Materials/2-182/KTMT/BTL/control_unit.v Line: 25
Info (10041): Inferred latch for "master_control[0]" at control_unit.v(25) File: D:/Study Materials/2-182/KTMT/BTL/control_unit.v Line: 25
Info (10041): Inferred latch for "master_control[1]" at control_unit.v(25) File: D:/Study Materials/2-182/KTMT/BTL/control_unit.v Line: 25
Info (10041): Inferred latch for "master_control[2]" at control_unit.v(25) File: D:/Study Materials/2-182/KTMT/BTL/control_unit.v Line: 25
Info (10041): Inferred latch for "master_control[4]" at control_unit.v(25) File: D:/Study Materials/2-182/KTMT/BTL/control_unit.v Line: 25
Info (10041): Inferred latch for "master_control[5]" at control_unit.v(25) File: D:/Study Materials/2-182/KTMT/BTL/control_unit.v Line: 25
Info (10041): Inferred latch for "master_control[6]" at control_unit.v(25) File: D:/Study Materials/2-182/KTMT/BTL/control_unit.v Line: 25
Info (10041): Inferred latch for "master_control[7]" at control_unit.v(25) File: D:/Study Materials/2-182/KTMT/BTL/control_unit.v Line: 25
Info (10041): Inferred latch for "master_control[8]" at control_unit.v(25) File: D:/Study Materials/2-182/KTMT/BTL/control_unit.v Line: 25
Info (10041): Inferred latch for "master_control[9]" at control_unit.v(25) File: D:/Study Materials/2-182/KTMT/BTL/control_unit.v Line: 25
Info (12128): Elaborating entity "alu_control" for hierarchy "alu_control:alu_control" File: D:/Study Materials/2-182/KTMT/BTL/SYS_Master.v Line: 105
Info (12128): Elaborating entity "mux_5" for hierarchy "mux_5:M1" File: D:/Study Materials/2-182/KTMT/BTL/SYS_Master.v Line: 108
Info (12128): Elaborating entity "register_files" for hierarchy "register_files:reg_file" File: D:/Study Materials/2-182/KTMT/BTL/SYS_Master.v Line: 111
Info (12128): Elaborating entity "sign_extend" for hierarchy "sign_extend:sign_extend" File: D:/Study Materials/2-182/KTMT/BTL/SYS_Master.v Line: 116
Info (12128): Elaborating entity "alu" for hierarchy "alu:alu" File: D:/Study Materials/2-182/KTMT/BTL/SYS_Master.v Line: 119
Warning (10240): Verilog HDL Always Construct warning at alu.v(22): inferring latch(es) for variable "out_signed", which holds its previous value in one or more paths through the always construct File: D:/Study Materials/2-182/KTMT/BTL/alu.v Line: 22
Warning (10240): Verilog HDL Always Construct warning at alu.v(22): inferring latch(es) for variable "out_unsigned", which holds its previous value in one or more paths through the always construct File: D:/Study Materials/2-182/KTMT/BTL/alu.v Line: 22
Warning (10240): Verilog HDL Always Construct warning at alu.v(22): inferring latch(es) for variable "status", which holds its previous value in one or more paths through the always construct File: D:/Study Materials/2-182/KTMT/BTL/alu.v Line: 22
Info (10041): Inferred latch for "status[3]" at alu.v(22) File: D:/Study Materials/2-182/KTMT/BTL/alu.v Line: 22
Info (10041): Inferred latch for "status[5]" at alu.v(22) File: D:/Study Materials/2-182/KTMT/BTL/alu.v Line: 22
Info (10041): Inferred latch for "status[6]" at alu.v(22) File: D:/Study Materials/2-182/KTMT/BTL/alu.v Line: 22
Info (10041): Inferred latch for "out_signed[32]" at alu.v(22) File: D:/Study Materials/2-182/KTMT/BTL/alu.v Line: 22
Info (10041): Inferred latch for "status[4]" at alu.v(78) File: D:/Study Materials/2-182/KTMT/BTL/alu.v Line: 78
Info (10041): Inferred latch for "status[7]" at alu.v(78) File: D:/Study Materials/2-182/KTMT/BTL/alu.v Line: 78
Info (12128): Elaborating entity "error_handle" for hierarchy "error_handle:exception" File: D:/Study Materials/2-182/KTMT/BTL/SYS_Master.v Line: 122
Info (12128): Elaborating entity "data_memory" for hierarchy "data_memory:data_mem" File: D:/Study Materials/2-182/KTMT/BTL/SYS_Master.v Line: 125
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13012): Latch control_unit:control_unit|master_control[2] has unsafe behavior File: D:/Study Materials/2-182/KTMT/BTL/control_unit.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal pc:pc|imem_instruction[0] File: D:/Study Materials/2-182/KTMT/BTL/pc.v Line: 15
Warning (13012): Latch control_unit:control_unit|master_control[5] has unsafe behavior File: D:/Study Materials/2-182/KTMT/BTL/control_unit.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal pc:pc|imem_instruction[0] File: D:/Study Materials/2-182/KTMT/BTL/pc.v Line: 15
Warning (13012): Latch control_unit:control_unit|master_control[4] has unsafe behavior File: D:/Study Materials/2-182/KTMT/BTL/control_unit.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal pc:pc|imem_instruction[0] File: D:/Study Materials/2-182/KTMT/BTL/pc.v Line: 15
Warning (13012): Latch control_unit:control_unit|master_control[0] has unsafe behavior File: D:/Study Materials/2-182/KTMT/BTL/control_unit.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal pc:pc|imem_instruction[0] File: D:/Study Materials/2-182/KTMT/BTL/pc.v Line: 15
Warning (13012): Latch alu:alu|status[6] has unsafe behavior File: D:/Study Materials/2-182/KTMT/BTL/alu.v Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control_unit:control_unit|master_control[5] File: D:/Study Materials/2-182/KTMT/BTL/control_unit.v Line: 25
Warning (13012): Latch alu:alu|status[3] has unsafe behavior File: D:/Study Materials/2-182/KTMT/BTL/alu.v Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control_unit:control_unit|master_control[5] File: D:/Study Materials/2-182/KTMT/BTL/control_unit.v Line: 25
Warning (13012): Latch control_unit:control_unit|master_control[7] has unsafe behavior File: D:/Study Materials/2-182/KTMT/BTL/control_unit.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal pc:pc|imem_instruction[0] File: D:/Study Materials/2-182/KTMT/BTL/pc.v Line: 15
Warning (13012): Latch control_unit:control_unit|master_control[8] has unsafe behavior File: D:/Study Materials/2-182/KTMT/BTL/control_unit.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal pc:pc|imem_instruction[0] File: D:/Study Materials/2-182/KTMT/BTL/pc.v Line: 15
Warning (13012): Latch control_unit:control_unit|master_control[6] has unsafe behavior File: D:/Study Materials/2-182/KTMT/BTL/control_unit.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal pc:pc|imem_instruction[0] File: D:/Study Materials/2-182/KTMT/BTL/pc.v Line: 15
Warning (13012): Latch control_unit:control_unit|master_control[1] has unsafe behavior File: D:/Study Materials/2-182/KTMT/BTL/control_unit.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal pc:pc|imem_instruction[0] File: D:/Study Materials/2-182/KTMT/BTL/pc.v Line: 15
Warning (13012): Latch control_unit:control_unit|master_control[9] has unsafe behavior File: D:/Study Materials/2-182/KTMT/BTL/control_unit.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal pc:pc|imem_instruction[0] File: D:/Study Materials/2-182/KTMT/BTL/pc.v Line: 15
Warning (13012): Latch alu:alu|status[7] has unsafe behavior File: D:/Study Materials/2-182/KTMT/BTL/alu.v Line: 78
    Warning (13013): Ports D and ENA on the latch are fed by the same signal inst_mem:i_mem|WideOr25 File: D:/Study Materials/2-182/KTMT/BTL/inst_mem.v Line: 10
Warning (13012): Latch alu:alu|status[4] has unsafe behavior File: D:/Study Materials/2-182/KTMT/BTL/alu.v Line: 78
    Warning (13013): Ports D and ENA on the latch are fed by the same signal inst_mem:i_mem|WideOr25 File: D:/Study Materials/2-182/KTMT/BTL/inst_mem.v Line: 10
Warning (13012): Latch alu:alu|out_signed[32] has unsafe behavior File: D:/Study Materials/2-182/KTMT/BTL/alu.v Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control_unit:control_unit|master_control[4] File: D:/Study Materials/2-182/KTMT/BTL/control_unit.v Line: 25
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "pc:pc|imem_instruction[0]" is converted into an equivalent circuit using register "pc:pc|imem_instruction[0]~_emulated" and latch "pc:pc|imem_instruction[0]~25" File: D:/Study Materials/2-182/KTMT/BTL/pc.v Line: 15
    Warning (13310): Register "pc:pc|imem_instruction[1]" is converted into an equivalent circuit using register "pc:pc|imem_instruction[1]~_emulated" and latch "pc:pc|imem_instruction[1]~30" File: D:/Study Materials/2-182/KTMT/BTL/pc.v Line: 15
    Warning (13310): Register "pc:pc|imem_instruction[2]" is converted into an equivalent circuit using register "pc:pc|imem_instruction[2]~_emulated" and latch "pc:pc|imem_instruction[2]~35" File: D:/Study Materials/2-182/KTMT/BTL/pc.v Line: 15
    Warning (13310): Register "pc:pc|imem_instruction[3]" is converted into an equivalent circuit using register "pc:pc|imem_instruction[3]~_emulated" and latch "pc:pc|imem_instruction[3]~40" File: D:/Study Materials/2-182/KTMT/BTL/pc.v Line: 15
    Warning (13310): Register "pc:pc|imem_instruction[4]" is converted into an equivalent circuit using register "pc:pc|imem_instruction[4]~_emulated" and latch "pc:pc|imem_instruction[4]~45" File: D:/Study Materials/2-182/KTMT/BTL/pc.v Line: 15
    Warning (13310): Register "pc:pc|imem_instruction[5]" is converted into an equivalent circuit using register "pc:pc|imem_instruction[5]~_emulated" and latch "pc:pc|imem_instruction[5]~50" File: D:/Study Materials/2-182/KTMT/BTL/pc.v Line: 15
    Warning (13310): Register "pc:pc|imem_instruction[6]" is converted into an equivalent circuit using register "pc:pc|imem_instruction[6]~_emulated" and latch "pc:pc|imem_instruction[6]~55" File: D:/Study Materials/2-182/KTMT/BTL/pc.v Line: 15
    Warning (13310): Register "pc:pc|imem_instruction[7]" is converted into an equivalent circuit using register "pc:pc|imem_instruction[7]~_emulated" and latch "pc:pc|imem_instruction[7]~60" File: D:/Study Materials/2-182/KTMT/BTL/pc.v Line: 15
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LCD_RW" is stuck at GND File: D:/Study Materials/2-182/KTMT/BTL/SYS_Master.v Line: 5
Info (286030): Timing-Driven Synthesis is running
Info (17049): 267 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file D:/Study Materials/2-182/KTMT/BTL/output_files/SingleClock.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 3788 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 21 input pins
    Info (21059): Implemented 94 output pins
    Info (21061): Implemented 3673 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 50 warnings
    Info: Peak virtual memory: 4900 megabytes
    Info: Processing ended: Wed Jun 12 13:49:23 2019
    Info: Elapsed time: 00:00:39
    Info: Total CPU time (on all processors): 00:00:59


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/Study Materials/2-182/KTMT/BTL/output_files/SingleClock.map.smsg.


