# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../MUL_MIPS_CPU.srcs/sources_1/ip/clk_wiz_0" \
"ddu_sim_func_synth.v" \
"../../../../../MUL_MIPS_CPU.srcs/sim_1/new/ddu_sim.v" \

# Do not sort compile order
nosort
