<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p2051" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_2051{left:69px;bottom:68px;letter-spacing:0.1px;}
#t2_2051{left:659px;bottom:1141px;letter-spacing:-0.13px;}
#t3_2051{left:785px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t4_2051{left:830px;bottom:68px;letter-spacing:0.12px;}
#t5_2051{left:70px;bottom:1083px;letter-spacing:0.16px;word-spacing:0.01px;}
#t6_2051{left:360px;bottom:778px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t7_2051{left:70px;bottom:695px;letter-spacing:-0.12px;}
#t8_2051{left:70px;bottom:672px;letter-spacing:-0.14px;word-spacing:-0.93px;}
#t9_2051{left:70px;bottom:655px;letter-spacing:-0.15px;word-spacing:-1.28px;}
#ta_2051{left:70px;bottom:638px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tb_2051{left:70px;bottom:621px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tc_2051{left:70px;bottom:598px;letter-spacing:-0.14px;word-spacing:-1.19px;}
#td_2051{left:70px;bottom:581px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#te_2051{left:70px;bottom:565px;letter-spacing:-0.15px;word-spacing:-0.8px;}
#tf_2051{left:70px;bottom:542px;letter-spacing:-0.15px;word-spacing:-1.34px;}
#tg_2051{left:70px;bottom:525px;letter-spacing:-0.17px;}
#th_2051{left:70px;bottom:490px;letter-spacing:-0.13px;}
#ti_2051{left:70px;bottom:465px;letter-spacing:-0.13px;}
#tj_2051{left:70px;bottom:447px;letter-spacing:-0.11px;}
#tk_2051{left:91px;bottom:429px;letter-spacing:-0.14px;}
#tl_2051{left:70px;bottom:410px;letter-spacing:-0.12px;}
#tm_2051{left:91px;bottom:392px;letter-spacing:-0.14px;}
#tn_2051{left:70px;bottom:355px;letter-spacing:-0.12px;}
#to_2051{left:91px;bottom:337px;letter-spacing:-0.12px;}
#tp_2051{left:70px;bottom:319px;letter-spacing:-0.12px;}
#tq_2051{left:91px;bottom:300px;letter-spacing:-0.12px;}
#tr_2051{left:70px;bottom:264px;letter-spacing:-0.12px;}
#ts_2051{left:70px;bottom:245px;letter-spacing:-0.13px;}
#tt_2051{left:70px;bottom:210px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#tu_2051{left:70px;bottom:186px;letter-spacing:-0.13px;}
#tv_2051{left:70px;bottom:167px;letter-spacing:-0.12px;}
#tw_2051{left:70px;bottom:149px;letter-spacing:-0.13px;}
#tx_2051{left:70px;bottom:131px;letter-spacing:-0.13px;}
#ty_2051{left:79px;bottom:1065px;letter-spacing:-0.14px;}
#tz_2051{left:79px;bottom:1050px;letter-spacing:-0.12px;}
#t10_2051{left:314px;bottom:1065px;letter-spacing:-0.13px;}
#t11_2051{left:314px;bottom:1050px;letter-spacing:-0.18px;}
#t12_2051{left:357px;bottom:1065px;letter-spacing:-0.12px;}
#t13_2051{left:357px;bottom:1050px;letter-spacing:-0.13px;word-spacing:-1.03px;}
#t14_2051{left:357px;bottom:1034px;letter-spacing:-0.14px;}
#t15_2051{left:430px;bottom:1065px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t16_2051{left:430px;bottom:1050px;letter-spacing:-0.12px;}
#t17_2051{left:555px;bottom:1065px;letter-spacing:-0.12px;}
#t18_2051{left:79px;bottom:1011px;letter-spacing:-0.13px;}
#t19_2051{left:79px;bottom:995px;letter-spacing:-0.13px;}
#t1a_2051{left:79px;bottom:978px;letter-spacing:-0.11px;}
#t1b_2051{left:314px;bottom:1011px;}
#t1c_2051{left:357px;bottom:1011px;letter-spacing:-0.13px;}
#t1d_2051{left:379px;bottom:1018px;}
#t1e_2051{left:71px;bottom:859px;letter-spacing:-0.14px;}
#t1f_2051{left:70px;bottom:840px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1g_2051{left:430px;bottom:1011px;letter-spacing:-0.15px;}
#t1h_2051{left:555px;bottom:1011px;letter-spacing:-0.12px;}
#t1i_2051{left:555px;bottom:995px;letter-spacing:-0.11px;}
#t1j_2051{left:555px;bottom:978px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1k_2051{left:555px;bottom:961px;letter-spacing:-0.14px;}
#t1l_2051{left:79px;bottom:938px;letter-spacing:-0.13px;}
#t1m_2051{left:79px;bottom:921px;letter-spacing:-0.13px;}
#t1n_2051{left:79px;bottom:904px;letter-spacing:-0.11px;}
#t1o_2051{left:314px;bottom:938px;}
#t1p_2051{left:357px;bottom:938px;letter-spacing:-0.11px;}
#t1q_2051{left:430px;bottom:938px;letter-spacing:-0.14px;}
#t1r_2051{left:555px;bottom:938px;letter-spacing:-0.12px;word-spacing:-0.39px;}
#t1s_2051{left:555px;bottom:921px;letter-spacing:-0.11px;}
#t1t_2051{left:555px;bottom:904px;letter-spacing:-0.12px;}
#t1u_2051{left:555px;bottom:888px;letter-spacing:-0.14px;}
#t1v_2051{left:84px;bottom:757px;letter-spacing:-0.15px;}
#t1w_2051{left:165px;bottom:757px;letter-spacing:-0.13px;}
#t1x_2051{left:270px;bottom:757px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t1y_2051{left:423px;bottom:757px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t1z_2051{left:582px;bottom:757px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t20_2051{left:740px;bottom:757px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t21_2051{left:99px;bottom:733px;}
#t22_2051{left:165px;bottom:733px;letter-spacing:-0.11px;}
#t23_2051{left:259px;bottom:733px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t24_2051{left:419px;bottom:733px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t25_2051{left:574px;bottom:733px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t26_2051{left:761px;bottom:733px;letter-spacing:-0.12px;}

.s1_2051{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_2051{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_2051{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_2051{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_2051{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_2051{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s7_2051{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s8_2051{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s9_2051{font-size:11px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts2051" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg2051Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg2051" style="-webkit-user-select: none;"><object width="935" height="1210" data="2051/2051.svg" type="image/svg+xml" id="pdf2051" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_2051" class="t s1_2051">VCVTSI2SH—Convert a Signed Doubleword/Quadword Integer to an FP16 Value </span>
<span id="t2_2051" class="t s2_2051">INSTRUCTION SET REFERENCE, V </span>
<span id="t3_2051" class="t s1_2051">Vol. 2C </span><span id="t4_2051" class="t s1_2051">5-89 </span>
<span id="t5_2051" class="t s3_2051">VCVTSI2SH—Convert a Signed Doubleword/Quadword Integer to an FP16 Value </span>
<span id="t6_2051" class="t s4_2051">Instruction Operand Encoding </span>
<span id="t7_2051" class="t s5_2051">Description </span>
<span id="t8_2051" class="t s6_2051">This instruction converts a signed doubleword integer (or signed quadword integer if operand size is 64 bits) in the </span>
<span id="t9_2051" class="t s6_2051">second source operand to an FP16 value in the destination operand. The result is stored in the low word of the desti- </span>
<span id="ta_2051" class="t s6_2051">nation operand. When conversion is inexact, the value returned is rounded according to the rounding control bits </span>
<span id="tb_2051" class="t s6_2051">in the MXCSR register or embedded rounding controls. </span>
<span id="tc_2051" class="t s6_2051">The second source operand can be a general-purpose register or a 32/64-bit memory location. The first source and </span>
<span id="td_2051" class="t s6_2051">destination operands are XMM registers. Bits 127:16 of the XMM register destination are copied from corre- </span>
<span id="te_2051" class="t s6_2051">sponding bits in the first source operand. Bits MAXVL-1:128 of the destination register are zeroed. </span>
<span id="tf_2051" class="t s6_2051">If the result of the convert operation is overflow and MXCSR.OM=0 then a SIMD exception will be raised with OE=1, </span>
<span id="tg_2051" class="t s6_2051">PE=1. </span>
<span id="th_2051" class="t s5_2051">Operation </span>
<span id="ti_2051" class="t s7_2051">VCVTSI2SH dest, src1, src2 </span>
<span id="tj_2051" class="t s8_2051">IF *SRC2 is a register* and (EVEX.b = 1): </span>
<span id="tk_2051" class="t s8_2051">SET_RM(EVEX.RC) </span>
<span id="tl_2051" class="t s8_2051">ELSE: </span>
<span id="tm_2051" class="t s8_2051">SET_RM(MXCSR.RC) </span>
<span id="tn_2051" class="t s8_2051">IF 64-mode and OperandSize == 64: </span>
<span id="to_2051" class="t s8_2051">DEST.fp16[0] := Convert_integer64_to_fp16(SRC2.qword) </span>
<span id="tp_2051" class="t s8_2051">ELSE: </span>
<span id="tq_2051" class="t s8_2051">DEST.fp16[0] := Convert_integer32_to_fp16(SRC2.dword) </span>
<span id="tr_2051" class="t s8_2051">DEST[127:16] := SRC1[127:16] </span>
<span id="ts_2051" class="t s8_2051">DEST[MAXVL-1:128] := 0 </span>
<span id="tt_2051" class="t s5_2051">Intel C/C++ Compiler Intrinsic Equivalent </span>
<span id="tu_2051" class="t s8_2051">VCVTSI2SH __m128h _mm_cvt_roundi32_sh (__m128h a, int b, int rounding); </span>
<span id="tv_2051" class="t s8_2051">VCVTSI2SH __m128h _mm_cvt_roundi64_sh (__m128h a, __int64 b, int rounding); </span>
<span id="tw_2051" class="t s8_2051">VCVTSI2SH __m128h _mm_cvti32_sh (__m128h a, int b); </span>
<span id="tx_2051" class="t s8_2051">VCVTSI2SH __m128h _mm_cvti64_sh (__m128h a, __int64 b); </span>
<span id="ty_2051" class="t s7_2051">Opcode/ </span>
<span id="tz_2051" class="t s7_2051">Instruction </span>
<span id="t10_2051" class="t s7_2051">Op/ </span>
<span id="t11_2051" class="t s7_2051">En </span>
<span id="t12_2051" class="t s7_2051">64/32 </span>
<span id="t13_2051" class="t s7_2051">bit Mode </span>
<span id="t14_2051" class="t s7_2051">Support </span>
<span id="t15_2051" class="t s7_2051">CPUID Feature </span>
<span id="t16_2051" class="t s7_2051">Flag </span>
<span id="t17_2051" class="t s7_2051">Description </span>
<span id="t18_2051" class="t s8_2051">EVEX.LLIG.F3.MAP5.W0 2A /r </span>
<span id="t19_2051" class="t s8_2051">VCVTSI2SH xmm1, xmm2, r32/m32 </span>
<span id="t1a_2051" class="t s8_2051">{er} </span>
<span id="t1b_2051" class="t s8_2051">A </span><span id="t1c_2051" class="t s8_2051">V/V </span>
<span id="t1d_2051" class="t s9_2051">1 </span>
<span id="t1e_2051" class="t s5_2051">NOTES: </span>
<span id="t1f_2051" class="t s6_2051">1. Outside of 64b mode, the EVEX.W field is ignored. The instruction behaves as if W=0 was used. </span>
<span id="t1g_2051" class="t s8_2051">AVX512-FP16 </span><span id="t1h_2051" class="t s8_2051">Convert the signed doubleword integer in r32/ </span>
<span id="t1i_2051" class="t s8_2051">m32 to an FP16 value and store the result in </span>
<span id="t1j_2051" class="t s8_2051">xmm1. Bits 127:16 of xmm2 are copied to </span>
<span id="t1k_2051" class="t s8_2051">xmm1[127:16]. </span>
<span id="t1l_2051" class="t s8_2051">EVEX.LLIG.F3.MAP5.W1 2A /r </span>
<span id="t1m_2051" class="t s8_2051">VCVTSI2SH xmm1, xmm2, r64/m64 </span>
<span id="t1n_2051" class="t s8_2051">{er} </span>
<span id="t1o_2051" class="t s8_2051">A </span><span id="t1p_2051" class="t s8_2051">V/N.E. </span><span id="t1q_2051" class="t s8_2051">AVX512-FP16 </span><span id="t1r_2051" class="t s8_2051">Convert the signed quadword integer in r64/m64 </span>
<span id="t1s_2051" class="t s8_2051">to an FP16 value and store the result in xmm1. </span>
<span id="t1t_2051" class="t s8_2051">Bits 127:16 of xmm2 are copied to </span>
<span id="t1u_2051" class="t s8_2051">xmm1[127:16]. </span>
<span id="t1v_2051" class="t s7_2051">Op/En </span><span id="t1w_2051" class="t s7_2051">Tuple </span><span id="t1x_2051" class="t s7_2051">Operand 1 </span><span id="t1y_2051" class="t s7_2051">Operand 2 </span><span id="t1z_2051" class="t s7_2051">Operand 3 </span><span id="t20_2051" class="t s7_2051">Operand 4 </span>
<span id="t21_2051" class="t s8_2051">A </span><span id="t22_2051" class="t s8_2051">Scalar </span><span id="t23_2051" class="t s8_2051">ModRM:reg (w) </span><span id="t24_2051" class="t s8_2051">VEX.vvvv (r) </span><span id="t25_2051" class="t s8_2051">ModRM:r/m (r) </span><span id="t26_2051" class="t s8_2051">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
