Running: D:\bilge\Programs\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o D:/bilge/Programs/Xilinx/Projects/lab4/testbench_lab4_isim_beh.exe -prj D:/bilge/Programs/Xilinx/Projects/lab4/testbench_lab4_beh.prj work.testbench_lab4 work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "D:/bilge/Programs/Xilinx/Projects/lab4/schm.vf" into library work
Analyzing Verilog file "D:/bilge/Programs/Xilinx/Projects/lab4/test.v" into library work
Analyzing Verilog file "D:/bilge/Programs/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module FDC
Compiling module AND4
Compiling module AND3
Compiling module INV
Compiling module AND2
Compiling module OR4
Compiling module OR2
Compiling module OR3
Compiling module schm
Compiling module testbench_lab4
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 4 sub-compilation(s) to finish...
Compiled 11 Verilog Units
Built simulation executable D:/bilge/Programs/Xilinx/Projects/lab4/testbench_lab4_isim_beh.exe
Fuse Memory Usage: 26760 KB
Fuse CPU Usage: 624 ms
