\hypertarget{struct_r_c_c___osc_init_type_def}{}\doxysection{RCC\+\_\+\+Osc\+Init\+Type\+Def Struct Reference}
\label{struct_r_c_c___osc_init_type_def}\index{RCC\_OscInitTypeDef@{RCC\_OscInitTypeDef}}


RCC Internal/\+External Oscillator (HSE, HSI, MSI, LSE and LSI) configuration structure definition.  




{\ttfamily \#include $<$stm32l4xx\+\_\+hal\+\_\+rcc.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a23b9d1da2a92936c618d2416406275a3}{Oscillator\+Type}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___osc_init_type_def_ad499b1bbeeb8096235b534a9bfa53c9d}{HSEState}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___osc_init_type_def_abb72dd5bfb99667e36d99b6887f80a0a}{LSEState}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a49183e0be5cf522de0fa1968df0bf0d7}{HSIState}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___osc_init_type_def_ad28b977e258a3ee788cd6c2d72430c30}{HSICalibration\+Value}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a9acc15f6278f950ef02d5d6f819f68e8}{LSIState}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a22386cc7873d5993a054701e437d4630}{MSIState}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___osc_init_type_def_adce78a18ff5bb83159ef532c761a1778}{MSICalibration\+Value}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a985435ce5ed5793b56050140ce8f3f66}{MSIClock\+Range}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___osc_init_type_def_aaba578c1921a07e6421d9c1166d84854}{HSI48\+State}}
\item 
\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def}{RCC\+\_\+\+PLLInit\+Type\+Def}} \mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7ec4025786fa81e2a4bfc42832c0eddf}{PLL}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
RCC Internal/\+External Oscillator (HSE, HSI, MSI, LSE and LSI) configuration structure definition. 

\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_r_c_c___osc_init_type_def_ad499b1bbeeb8096235b534a9bfa53c9d}\label{struct_r_c_c___osc_init_type_def_ad499b1bbeeb8096235b534a9bfa53c9d}} 
\index{RCC\_OscInitTypeDef@{RCC\_OscInitTypeDef}!HSEState@{HSEState}}
\index{HSEState@{HSEState}!RCC\_OscInitTypeDef@{RCC\_OscInitTypeDef}}
\doxysubsubsection{\texorpdfstring{HSEState}{HSEState}}
{\footnotesize\ttfamily uint32\+\_\+t HSEState}

The new state of the HSE. This parameter can be a value of \mbox{\hyperlink{group___r_c_c___h_s_e___config}{HSE Config}} ~\newline
 \mbox{\Hypertarget{struct_r_c_c___osc_init_type_def_aaba578c1921a07e6421d9c1166d84854}\label{struct_r_c_c___osc_init_type_def_aaba578c1921a07e6421d9c1166d84854}} 
\index{RCC\_OscInitTypeDef@{RCC\_OscInitTypeDef}!HSI48State@{HSI48State}}
\index{HSI48State@{HSI48State}!RCC\_OscInitTypeDef@{RCC\_OscInitTypeDef}}
\doxysubsubsection{\texorpdfstring{HSI48State}{HSI48State}}
{\footnotesize\ttfamily uint32\+\_\+t HSI48\+State}

The new state of the HSI48 (only applicable to STM32\+L43x/\+STM32\+L44x/\+STM32\+L49x/\+STM32\+L4\+Ax devices). This parameter can be a value of \mbox{\hyperlink{group___r_c_c___h_s_i48___config}{HSI48 Config}} \mbox{\Hypertarget{struct_r_c_c___osc_init_type_def_ad28b977e258a3ee788cd6c2d72430c30}\label{struct_r_c_c___osc_init_type_def_ad28b977e258a3ee788cd6c2d72430c30}} 
\index{RCC\_OscInitTypeDef@{RCC\_OscInitTypeDef}!HSICalibrationValue@{HSICalibrationValue}}
\index{HSICalibrationValue@{HSICalibrationValue}!RCC\_OscInitTypeDef@{RCC\_OscInitTypeDef}}
\doxysubsubsection{\texorpdfstring{HSICalibrationValue}{HSICalibrationValue}}
{\footnotesize\ttfamily uint32\+\_\+t HSICalibration\+Value}

The calibration trimming value (default is RCC\+\_\+\+HSICALIBRATION\+\_\+\+DEFAULT). This parameter must be a number between Min\+\_\+\+Data = 0 and Max\+\_\+\+Data = 31 on STM32\+L43x/\+STM32\+L44x/\+STM32\+L47x/\+STM32\+L48x devices. This parameter must be a number between Min\+\_\+\+Data = 0 and Max\+\_\+\+Data = 127 on the other devices \mbox{\Hypertarget{struct_r_c_c___osc_init_type_def_a49183e0be5cf522de0fa1968df0bf0d7}\label{struct_r_c_c___osc_init_type_def_a49183e0be5cf522de0fa1968df0bf0d7}} 
\index{RCC\_OscInitTypeDef@{RCC\_OscInitTypeDef}!HSIState@{HSIState}}
\index{HSIState@{HSIState}!RCC\_OscInitTypeDef@{RCC\_OscInitTypeDef}}
\doxysubsubsection{\texorpdfstring{HSIState}{HSIState}}
{\footnotesize\ttfamily uint32\+\_\+t HSIState}

The new state of the HSI. This parameter can be a value of \mbox{\hyperlink{group___r_c_c___h_s_i___config}{HSI Config}} ~\newline
 \mbox{\Hypertarget{struct_r_c_c___osc_init_type_def_abb72dd5bfb99667e36d99b6887f80a0a}\label{struct_r_c_c___osc_init_type_def_abb72dd5bfb99667e36d99b6887f80a0a}} 
\index{RCC\_OscInitTypeDef@{RCC\_OscInitTypeDef}!LSEState@{LSEState}}
\index{LSEState@{LSEState}!RCC\_OscInitTypeDef@{RCC\_OscInitTypeDef}}
\doxysubsubsection{\texorpdfstring{LSEState}{LSEState}}
{\footnotesize\ttfamily uint32\+\_\+t LSEState}

The new state of the LSE. This parameter can be a value of \mbox{\hyperlink{group___r_c_c___l_s_e___config}{LSE Config}} ~\newline
 \mbox{\Hypertarget{struct_r_c_c___osc_init_type_def_a9acc15f6278f950ef02d5d6f819f68e8}\label{struct_r_c_c___osc_init_type_def_a9acc15f6278f950ef02d5d6f819f68e8}} 
\index{RCC\_OscInitTypeDef@{RCC\_OscInitTypeDef}!LSIState@{LSIState}}
\index{LSIState@{LSIState}!RCC\_OscInitTypeDef@{RCC\_OscInitTypeDef}}
\doxysubsubsection{\texorpdfstring{LSIState}{LSIState}}
{\footnotesize\ttfamily uint32\+\_\+t LSIState}

The new state of the LSI. This parameter can be a value of \mbox{\hyperlink{group___r_c_c___l_s_i___config}{LSI Config}} ~\newline
 \mbox{\Hypertarget{struct_r_c_c___osc_init_type_def_adce78a18ff5bb83159ef532c761a1778}\label{struct_r_c_c___osc_init_type_def_adce78a18ff5bb83159ef532c761a1778}} 
\index{RCC\_OscInitTypeDef@{RCC\_OscInitTypeDef}!MSICalibrationValue@{MSICalibrationValue}}
\index{MSICalibrationValue@{MSICalibrationValue}!RCC\_OscInitTypeDef@{RCC\_OscInitTypeDef}}
\doxysubsubsection{\texorpdfstring{MSICalibrationValue}{MSICalibrationValue}}
{\footnotesize\ttfamily uint32\+\_\+t MSICalibration\+Value}

The calibration trimming value (default is RCC\+\_\+\+MSICALIBRATION\+\_\+\+DEFAULT). This parameter must be a number between Min\+\_\+\+Data = 0x00 and Max\+\_\+\+Data = 0x\+FF \mbox{\Hypertarget{struct_r_c_c___osc_init_type_def_a985435ce5ed5793b56050140ce8f3f66}\label{struct_r_c_c___osc_init_type_def_a985435ce5ed5793b56050140ce8f3f66}} 
\index{RCC\_OscInitTypeDef@{RCC\_OscInitTypeDef}!MSIClockRange@{MSIClockRange}}
\index{MSIClockRange@{MSIClockRange}!RCC\_OscInitTypeDef@{RCC\_OscInitTypeDef}}
\doxysubsubsection{\texorpdfstring{MSIClockRange}{MSIClockRange}}
{\footnotesize\ttfamily uint32\+\_\+t MSIClock\+Range}

The MSI frequency range. This parameter can be a value of \mbox{\hyperlink{group___r_c_c___m_s_i___clock___range}{MSI Clock Range}} ~\newline
 \mbox{\Hypertarget{struct_r_c_c___osc_init_type_def_a22386cc7873d5993a054701e437d4630}\label{struct_r_c_c___osc_init_type_def_a22386cc7873d5993a054701e437d4630}} 
\index{RCC\_OscInitTypeDef@{RCC\_OscInitTypeDef}!MSIState@{MSIState}}
\index{MSIState@{MSIState}!RCC\_OscInitTypeDef@{RCC\_OscInitTypeDef}}
\doxysubsubsection{\texorpdfstring{MSIState}{MSIState}}
{\footnotesize\ttfamily uint32\+\_\+t MSIState}

The new state of the MSI. This parameter can be a value of \mbox{\hyperlink{group___r_c_c___m_s_i___config}{MSI Config}} \mbox{\Hypertarget{struct_r_c_c___osc_init_type_def_a23b9d1da2a92936c618d2416406275a3}\label{struct_r_c_c___osc_init_type_def_a23b9d1da2a92936c618d2416406275a3}} 
\index{RCC\_OscInitTypeDef@{RCC\_OscInitTypeDef}!OscillatorType@{OscillatorType}}
\index{OscillatorType@{OscillatorType}!RCC\_OscInitTypeDef@{RCC\_OscInitTypeDef}}
\doxysubsubsection{\texorpdfstring{OscillatorType}{OscillatorType}}
{\footnotesize\ttfamily uint32\+\_\+t Oscillator\+Type}

The oscillators to be configured. This parameter can be a value of \mbox{\hyperlink{group___r_c_c___oscillator___type}{Oscillator Type}} ~\newline
 \mbox{\Hypertarget{struct_r_c_c___osc_init_type_def_a7ec4025786fa81e2a4bfc42832c0eddf}\label{struct_r_c_c___osc_init_type_def_a7ec4025786fa81e2a4bfc42832c0eddf}} 
\index{RCC\_OscInitTypeDef@{RCC\_OscInitTypeDef}!PLL@{PLL}}
\index{PLL@{PLL}!RCC\_OscInitTypeDef@{RCC\_OscInitTypeDef}}
\doxysubsubsection{\texorpdfstring{PLL}{PLL}}
{\footnotesize\ttfamily \mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def}{RCC\+\_\+\+PLLInit\+Type\+Def}} PLL}

Main PLL structure parameters ~\newline
 

The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
nucleo-\/l432c\+\_\+piezo-\/beeper/\+Switch\+Buzz/\+Drivers/\+STM32\+L4xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__rcc_8h}{stm32l4xx\+\_\+hal\+\_\+rcc.\+h}}\item 
nucleo-\/l432kc\+\_\+4x4rgb/\+Drivers/\+STM32\+L4xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{nucleo-l432kc__4x4rgb_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__rcc_8h}{stm32l4xx\+\_\+hal\+\_\+rcc.\+h}}\item 
nucleo-\/l432kc\+\_\+9dof-\/imu-\/click/\+Drivers/\+STM32\+L4xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{nucleo-l432kc__9dof-imu-click_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__rcc_8h}{stm32l4xx\+\_\+hal\+\_\+rcc.\+h}}\item 
nucleo-\/l432kc\+\_\+wifi/\+Drivers/\+STM32\+L4xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{nucleo-l432kc__wifi_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__hal__rcc_8h}{stm32l4xx\+\_\+hal\+\_\+rcc.\+h}}\end{DoxyCompactItemize}
