{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1577379380376 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1577379380377 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 26 08:56:20 2019 " "Processing started: Thu Dec 26 08:56:20 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1577379380377 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1577379380377 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CA5 -c CA5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off CA5 -c CA5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1577379380377 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1577379380635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA5/controller.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577379380675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577379380675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexer " "Found entity 1: multiplexer" {  } { { "mux.sv" "" { Text "E:/altera/13.0sp1/CA5/mux.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577379380678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577379380678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "smbs.sv 1 1 " "Found 1 design units, including 1 entities, in source file smbs.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SMBSB " "Found entity 1: SMBSB" {  } { { "smbs.sv" "" { Text "E:/altera/13.0sp1/CA5/smbs.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577379380680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577379380680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftreg.sv 1 1 " "Found 1 design units, including 1 entities, in source file shiftreg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shiftreg " "Found entity 1: shiftreg" {  } { { "shiftreg.sv" "" { Text "E:/altera/13.0sp1/CA5/shiftreg.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577379380683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577379380683 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ca5.bdf 1 1 " "Using design file ca5.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 CA5 " "Found entity 1: CA5" {  } { { "ca5.bdf" "" { Schematic "E:/altera/13.0sp1/CA5/ca5.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577379380717 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1577379380717 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CA5 " "Elaborating entity \"CA5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1577379380719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SMBSB SMBSB:inst1 " "Elaborating entity \"SMBSB\" for hierarchy \"SMBSB:inst1\"" {  } { { "ca5.bdf" "inst1" { Schematic "E:/altera/13.0sp1/CA5/ca5.bdf" { { 120 1072 1232 232 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577379380728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer multiplexer:inst5 " "Elaborating entity \"multiplexer\" for hierarchy \"multiplexer:inst5\"" {  } { { "ca5.bdf" "inst5" { Schematic "E:/altera/13.0sp1/CA5/ca5.bdf" { { 104 344 480 216 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577379380739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:inst6 " "Elaborating entity \"controller\" for hierarchy \"controller:inst6\"" {  } { { "ca5.bdf" "inst6" { Schematic "E:/altera/13.0sp1/CA5/ca5.bdf" { { 344 360 504 456 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577379380741 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dataSize controller.sv(43) " "Verilog HDL Always Construct warning at controller.sv(43): variable \"dataSize\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA5/controller.sv" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1577379380743 "|CA5|controller:inst6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Count controller.sv(6) " "Verilog HDL Always Construct warning at controller.sv(6): inferring latch(es) for variable \"Count\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA5/controller.sv" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1577379380743 "|CA5|controller:inst6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dataSize controller.sv(6) " "Verilog HDL Always Construct warning at controller.sv(6): inferring latch(es) for variable \"dataSize\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA5/controller.sv" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1577379380743 "|CA5|controller:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataSize\[0\] controller.sv(6) " "Inferred latch for \"dataSize\[0\]\" at controller.sv(6)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA5/controller.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577379380743 "|CA5|controller:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataSize\[1\] controller.sv(6) " "Inferred latch for \"dataSize\[1\]\" at controller.sv(6)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA5/controller.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577379380743 "|CA5|controller:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataSize\[2\] controller.sv(6) " "Inferred latch for \"dataSize\[2\]\" at controller.sv(6)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA5/controller.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577379380743 "|CA5|controller:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataSize\[3\] controller.sv(6) " "Inferred latch for \"dataSize\[3\]\" at controller.sv(6)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA5/controller.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577379380743 "|CA5|controller:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataSize\[4\] controller.sv(6) " "Inferred latch for \"dataSize\[4\]\" at controller.sv(6)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA5/controller.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577379380743 "|CA5|controller:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataSize\[5\] controller.sv(6) " "Inferred latch for \"dataSize\[5\]\" at controller.sv(6)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA5/controller.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577379380743 "|CA5|controller:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count\[0\] controller.sv(6) " "Inferred latch for \"Count\[0\]\" at controller.sv(6)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA5/controller.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577379380743 "|CA5|controller:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count\[1\] controller.sv(6) " "Inferred latch for \"Count\[1\]\" at controller.sv(6)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA5/controller.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577379380743 "|CA5|controller:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count\[2\] controller.sv(6) " "Inferred latch for \"Count\[2\]\" at controller.sv(6)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA5/controller.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577379380743 "|CA5|controller:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count\[3\] controller.sv(6) " "Inferred latch for \"Count\[3\]\" at controller.sv(6)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA5/controller.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577379380743 "|CA5|controller:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count\[4\] controller.sv(6) " "Inferred latch for \"Count\[4\]\" at controller.sv(6)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA5/controller.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577379380743 "|CA5|controller:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count\[5\] controller.sv(6) " "Inferred latch for \"Count\[5\]\" at controller.sv(6)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA5/controller.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577379380744 "|CA5|controller:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count\[6\] controller.sv(6) " "Inferred latch for \"Count\[6\]\" at controller.sv(6)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA5/controller.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577379380744 "|CA5|controller:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count\[7\] controller.sv(6) " "Inferred latch for \"Count\[7\]\" at controller.sv(6)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA5/controller.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577379380744 "|CA5|controller:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count\[8\] controller.sv(6) " "Inferred latch for \"Count\[8\]\" at controller.sv(6)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA5/controller.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577379380744 "|CA5|controller:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count\[9\] controller.sv(6) " "Inferred latch for \"Count\[9\]\" at controller.sv(6)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA5/controller.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577379380744 "|CA5|controller:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count\[10\] controller.sv(6) " "Inferred latch for \"Count\[10\]\" at controller.sv(6)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA5/controller.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577379380744 "|CA5|controller:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count\[11\] controller.sv(6) " "Inferred latch for \"Count\[11\]\" at controller.sv(6)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA5/controller.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577379380744 "|CA5|controller:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count\[12\] controller.sv(6) " "Inferred latch for \"Count\[12\]\" at controller.sv(6)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA5/controller.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577379380744 "|CA5|controller:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count\[13\] controller.sv(6) " "Inferred latch for \"Count\[13\]\" at controller.sv(6)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA5/controller.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577379380744 "|CA5|controller:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count\[14\] controller.sv(6) " "Inferred latch for \"Count\[14\]\" at controller.sv(6)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA5/controller.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577379380744 "|CA5|controller:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count\[15\] controller.sv(6) " "Inferred latch for \"Count\[15\]\" at controller.sv(6)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA5/controller.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577379380744 "|CA5|controller:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count\[16\] controller.sv(6) " "Inferred latch for \"Count\[16\]\" at controller.sv(6)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA5/controller.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577379380744 "|CA5|controller:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count\[17\] controller.sv(6) " "Inferred latch for \"Count\[17\]\" at controller.sv(6)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA5/controller.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577379380744 "|CA5|controller:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count\[18\] controller.sv(6) " "Inferred latch for \"Count\[18\]\" at controller.sv(6)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA5/controller.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577379380744 "|CA5|controller:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count\[19\] controller.sv(6) " "Inferred latch for \"Count\[19\]\" at controller.sv(6)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA5/controller.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577379380744 "|CA5|controller:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count\[20\] controller.sv(6) " "Inferred latch for \"Count\[20\]\" at controller.sv(6)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA5/controller.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577379380744 "|CA5|controller:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count\[21\] controller.sv(6) " "Inferred latch for \"Count\[21\]\" at controller.sv(6)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA5/controller.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577379380745 "|CA5|controller:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count\[22\] controller.sv(6) " "Inferred latch for \"Count\[22\]\" at controller.sv(6)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA5/controller.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577379380745 "|CA5|controller:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count\[23\] controller.sv(6) " "Inferred latch for \"Count\[23\]\" at controller.sv(6)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA5/controller.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577379380745 "|CA5|controller:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count\[24\] controller.sv(6) " "Inferred latch for \"Count\[24\]\" at controller.sv(6)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA5/controller.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577379380745 "|CA5|controller:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count\[25\] controller.sv(6) " "Inferred latch for \"Count\[25\]\" at controller.sv(6)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA5/controller.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577379380745 "|CA5|controller:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count\[26\] controller.sv(6) " "Inferred latch for \"Count\[26\]\" at controller.sv(6)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA5/controller.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577379380745 "|CA5|controller:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count\[27\] controller.sv(6) " "Inferred latch for \"Count\[27\]\" at controller.sv(6)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA5/controller.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577379380745 "|CA5|controller:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count\[28\] controller.sv(6) " "Inferred latch for \"Count\[28\]\" at controller.sv(6)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA5/controller.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577379380745 "|CA5|controller:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count\[29\] controller.sv(6) " "Inferred latch for \"Count\[29\]\" at controller.sv(6)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA5/controller.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577379380745 "|CA5|controller:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count\[30\] controller.sv(6) " "Inferred latch for \"Count\[30\]\" at controller.sv(6)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA5/controller.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577379380745 "|CA5|controller:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count\[31\] controller.sv(6) " "Inferred latch for \"Count\[31\]\" at controller.sv(6)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA5/controller.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577379380745 "|CA5|controller:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftreg shiftreg:inst " "Elaborating entity \"shiftreg\" for hierarchy \"shiftreg:inst\"" {  } { { "ca5.bdf" "inst" { Schematic "E:/altera/13.0sp1/CA5/ca5.bdf" { { 344 744 912 456 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577379380746 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1577379381409 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1577379381569 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1577379381822 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1577379381822 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "179 " "Implemented 179 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1577379381859 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1577379381859 ""} { "Info" "ICUT_CUT_TM_LCELLS" "159 " "Implemented 159 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1577379381859 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1577379381859 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "507 " "Peak virtual memory: 507 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1577379381908 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 26 08:56:21 2019 " "Processing ended: Thu Dec 26 08:56:21 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1577379381908 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1577379381908 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1577379381908 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1577379381908 ""}
