 
---------------------------------
 
Thu Oct 01 20:25:04 2015, Generated by: 010328058, Server: None, Windows, INSTALLED_SOFTWARE_VERSION: 2015.07 Build 6, Engine: 2015.07rc1, GUI: 2015.07rc1
Copyright (c) 2000 - 2015 Signal Integrity Software, Inc.
FLEXlm license
Engine Version 2015.07rc1 Windows Thu Oct 01 20:25:04 2015
Engine Arguments
C:\SiSoft\2015.07\bin\siaengine.exe
crosstalk_models
project_client=C:/Myproject/chapter9/interfaces/clock1/clock1.edk
gui_version=2015.07rc1
user=010328058
sim_type=Import
user_preferences_dir=C:/Users/010328058/.siauditor/
return_status_file=ipcFiles/0010328058retstat.eng0
"INSTALLED_SOFTWARE_VERSION=2015.07 Build 6"
"Release=2015.07 Build 6"
taxi=yes
units=english
argumentlist=ipcFiles/0010328058args.eng0
interface=C:/Myproject/chapter9/interfaces/clock1/clock1.edk
Server=None
 
Log   file C:\Myproject\chapter9\interfaces\clock1\logs\crosstalk_models.log
Debug file C:\Myproject\chapter9\interfaces\clock1\logs\crosstalk_models.dbg
 
 
---------------------------------
 
Thu Oct 01 20:40:58 2015, Generated by: 010328058, Server: None, Windows, INSTALLED_SOFTWARE_VERSION: 2015.07 Build 6, Engine: 2015.07rc1, GUI: 2015.07rc1
Copyright (c) 2000 - 2015 Signal Integrity Software, Inc.
FLEXlm license
Engine Version 2015.07rc1 Windows Thu Oct 01 20:40:58 2015
Engine Arguments
C:\SiSoft\2015.07\bin\siaengine.exe
Validate
project=C:/Myproject/chapter9/interfaces/clock1/clock1.edk
gui_version=2015.07rc1
user=010328058
user_preferences_dir=C:/Users/010328058/.siauditor/
simulator=IsSpice4
sim_type=all
schematic_set=set1.sset
return_status_file=ipcFiles/0010328058retstat.eng1
"INSTALLED_SOFTWARE_VERSION=2015.07 Build 6"
"Release=2015.07 Build 6"
taxi=yes
units=english
argumentlist=ipcFiles/0010328058args.eng1
interface=C:/Myproject/chapter9/interfaces/clock1/clock1.edk
Server=None
 
Log   file C:\Myproject\chapter9\interfaces\clock1\pre_sims\set1.sset\logs\validation.log
Debug file C:\Myproject\chapter9\interfaces\clock1\pre_sims\set1.sset\logs\validation.dbg
 
     0 total validation errors
 
---------------------------------
 
Thu Oct 01 20:41:01 2015, Generated by: 010328058, Server: None, Windows, INSTALLED_SOFTWARE_VERSION: 2015.07 Build 6, Engine: 2015.07rc1, GUI: 2015.07rc1
Copyright (c) 2000 - 2015 Signal Integrity Software, Inc.
FLEXlm license
Engine Version 2015.07rc1 Windows Thu Oct 01 20:41:01 2015
Engine Arguments
C:\SiSoft\2015.07\bin\siaengine.exe
GENERATE_SPICE
project=C:/Myproject/chapter9/interfaces/clock1/clock1.edk
gui_version=2015.07rc1
user=010328058
user_preferences_dir=C:/Users/010328058/.siauditor/
simulator=IsSpice4
sim_type=all
schematic_set=set1.sset
return_status_file=ipcFiles/0010328058retstat.eng2
"INSTALLED_SOFTWARE_VERSION=2015.07 Build 6"
"Release=2015.07 Build 6"
taxi=yes
units=english
argumentlist=ipcFiles/0010328058args.eng2
interface=C:/Myproject/chapter9/interfaces/clock1/clock1.edk
Server=None
 
Log   file C:\Myproject\chapter9\interfaces\clock1\pre_sims\set1.sset\logs\generate_spice.log
Debug file C:\Myproject\chapter9\interfaces\clock1\pre_sims\set1.sset\logs\generate_spice.dbg
 
2 simulation decks generated
0 errors generating simulation decks
0 warnings generating simulation decks
 
---------------------------------
 
Thu Oct 01 20:41:10 2015, Generated by: 010328058, Server: None, Windows, INSTALLED_SOFTWARE_VERSION: 2015.07 Build 6, Engine: 2015.07rc1, GUI: 2015.07rc1
Copyright (c) 2000 - 2015 Signal Integrity Software, Inc.
FLEXlm license
Engine Version 2015.07rc1 Windows Thu Oct 01 20:41:10 2015
Engine Arguments
C:\SiSoft\2015.07\bin\siaengine.exe
SURF
project=C:/Myproject/chapter9/interfaces/clock1/clock1.edk
gui_version=2015.07rc1
user=010328058
user_preferences_dir=C:/Users/010328058/.siauditor/
simulator=IsSpice4
sim_type=all
schematic_set=set1.sset
return_status_file=ipcFiles/0010328058retstat.eng3
"INSTALLED_SOFTWARE_VERSION=2015.07 Build 6"
"Release=2015.07 Build 6"
taxi=yes
units=english
argumentlist=ipcFiles/0010328058args.eng3
interface=C:/Myproject/chapter9/interfaces/clock1/clock1.edk
Server=None
 
Log   file C:\Myproject\chapter9\interfaces\clock1\pre_sims\set1.sset\logs\waveform_analysis.log
Debug file C:\Myproject\chapter9\interfaces\clock1\pre_sims\set1.sset\logs\waveform_analysis.dbg
 
0 errors analyzing waveforms
0 warnings analyzing waveforms
 
---------------------------------
 
Thu Oct 01 20:41:14 2015, Generated by: 010328058, Server: None, Windows, INSTALLED_SOFTWARE_VERSION: 2015.07 Build 6, Engine: 2015.07rc1, GUI: 2015.07rc1
Copyright (c) 2000 - 2015 Signal Integrity Software, Inc.
FLEXlm license
Engine Version 2015.07rc1 Windows Thu Oct 01 20:41:14 2015
Engine Arguments
C:\SiSoft\2015.07\bin\siaengine.exe
TIMING
project=C:/Myproject/chapter9/interfaces/clock1/clock1.edk
gui_version=2015.07rc1
user=010328058
user_preferences_dir=C:/Users/010328058/.siauditor/
simulator=IsSpice4
sim_type=all
schematic_set=set1.sset
return_status_file=ipcFiles/0010328058retstat.eng4
"INSTALLED_SOFTWARE_VERSION=2015.07 Build 6"
"Release=2015.07 Build 6"
taxi=yes
units=english
argumentlist=ipcFiles/0010328058args.eng4
interface=C:/Myproject/chapter9/interfaces/clock1/clock1.edk
Server=None
 
Log   file C:\Myproject\chapter9\interfaces\clock1\pre_sims\set1.sset\logs\timing_analysis.log
Debug file C:\Myproject\chapter9\interfaces\clock1\pre_sims\set1.sset\logs\timing_analysis.dbg
 
2 errors generating timing analysis
1 warnings generating timing analysis
 
---------------------------------
 
Thu Oct 01 20:45:41 2015, Generated by: 010328058, Server: None, Windows, INSTALLED_SOFTWARE_VERSION: 2015.07 Build 6, Engine: 2015.07rc1, GUI: 2015.07rc1
Copyright (c) 2000 - 2015 Signal Integrity Software, Inc.
FLEXlm license
Engine Version 2015.07rc1 Windows Thu Oct 01 20:45:41 2015
Engine Arguments
C:\SiSoft\2015.07\bin\siaengine.exe
Validate
project=C:/Myproject/chapter9/interfaces/clock1/clock1.edk
gui_version=2015.07rc1
user=010328058
user_preferences_dir=C:/Users/010328058/.siauditor/
simulator=IsSpice4
sim_type=all
schematic_set=set1.sset
return_status_file=ipcFiles/0010328058retstat.eng5
"INSTALLED_SOFTWARE_VERSION=2015.07 Build 6"
"Release=2015.07 Build 6"
taxi=yes
units=english
argumentlist=ipcFiles/0010328058args.eng5
interface=C:/Myproject/chapter9/interfaces/clock1/clock1.edk
Server=None
 
Log   file C:\Myproject\chapter9\interfaces\clock1\pre_sims\set1.sset\logs\validation.log
Debug file C:\Myproject\chapter9\interfaces\clock1\pre_sims\set1.sset\logs\validation.dbg
 
     0 total validation errors
 
---------------------------------
 
Thu Oct 01 20:45:45 2015, Generated by: 010328058, Server: None, Windows, INSTALLED_SOFTWARE_VERSION: 2015.07 Build 6, Engine: 2015.07rc1, GUI: 2015.07rc1
Copyright (c) 2000 - 2015 Signal Integrity Software, Inc.
FLEXlm license
Engine Version 2015.07rc1 Windows Thu Oct 01 20:45:45 2015
Engine Arguments
C:\SiSoft\2015.07\bin\siaengine.exe
GENERATE_SPICE
project=C:/Myproject/chapter9/interfaces/clock1/clock1.edk
gui_version=2015.07rc1
user=010328058
user_preferences_dir=C:/Users/010328058/.siauditor/
simulator=IsSpice4
sim_type=all
schematic_set=set1.sset
return_status_file=ipcFiles/0010328058retstat.eng6
"INSTALLED_SOFTWARE_VERSION=2015.07 Build 6"
"Release=2015.07 Build 6"
taxi=yes
units=english
argumentlist=ipcFiles/0010328058args.eng6
interface=C:/Myproject/chapter9/interfaces/clock1/clock1.edk
Server=None
 
Log   file C:\Myproject\chapter9\interfaces\clock1\pre_sims\set1.sset\logs\generate_spice.log
Debug file C:\Myproject\chapter9\interfaces\clock1\pre_sims\set1.sset\logs\generate_spice.dbg
 
2 simulation decks generated
0 errors generating simulation decks
0 warnings generating simulation decks
 
---------------------------------
 
Thu Oct 01 20:45:53 2015, Generated by: 010328058, Server: None, Windows, INSTALLED_SOFTWARE_VERSION: 2015.07 Build 6, Engine: 2015.07rc1, GUI: 2015.07rc1
Copyright (c) 2000 - 2015 Signal Integrity Software, Inc.
FLEXlm license
Engine Version 2015.07rc1 Windows Thu Oct 01 20:45:53 2015
Engine Arguments
C:\SiSoft\2015.07\bin\siaengine.exe
SURF
project=C:/Myproject/chapter9/interfaces/clock1/clock1.edk
gui_version=2015.07rc1
user=010328058
user_preferences_dir=C:/Users/010328058/.siauditor/
simulator=IsSpice4
sim_type=all
schematic_set=set1.sset
return_status_file=ipcFiles/0010328058retstat.eng7
"INSTALLED_SOFTWARE_VERSION=2015.07 Build 6"
"Release=2015.07 Build 6"
taxi=yes
units=english
argumentlist=ipcFiles/0010328058args.eng7
interface=C:/Myproject/chapter9/interfaces/clock1/clock1.edk
Server=None
 
Log   file C:\Myproject\chapter9\interfaces\clock1\pre_sims\set1.sset\logs\waveform_analysis.log
Debug file C:\Myproject\chapter9\interfaces\clock1\pre_sims\set1.sset\logs\waveform_analysis.dbg
 
0 errors analyzing waveforms
0 warnings analyzing waveforms
 
---------------------------------
 
Thu Oct 01 20:45:57 2015, Generated by: 010328058, Server: None, Windows, INSTALLED_SOFTWARE_VERSION: 2015.07 Build 6, Engine: 2015.07rc1, GUI: 2015.07rc1
Copyright (c) 2000 - 2015 Signal Integrity Software, Inc.
FLEXlm license
Engine Version 2015.07rc1 Windows Thu Oct 01 20:45:57 2015
Engine Arguments
C:\SiSoft\2015.07\bin\siaengine.exe
TIMING
project=C:/Myproject/chapter9/interfaces/clock1/clock1.edk
gui_version=2015.07rc1
user=010328058
user_preferences_dir=C:/Users/010328058/.siauditor/
simulator=IsSpice4
sim_type=all
schematic_set=set1.sset
return_status_file=ipcFiles/0010328058retstat.eng8
"INSTALLED_SOFTWARE_VERSION=2015.07 Build 6"
"Release=2015.07 Build 6"
taxi=yes
units=english
argumentlist=ipcFiles/0010328058args.eng8
interface=C:/Myproject/chapter9/interfaces/clock1/clock1.edk
Server=None
 
Log   file C:\Myproject\chapter9\interfaces\clock1\pre_sims\set1.sset\logs\timing_analysis.log
Debug file C:\Myproject\chapter9\interfaces\clock1\pre_sims\set1.sset\logs\timing_analysis.dbg
 
2 errors generating timing analysis
0 warnings generating timing analysis
 
---------------------------------
 
Thu Oct 08 19:30:15 2015, Generated by: 010328058, Server: None, Windows, INSTALLED_SOFTWARE_VERSION: 2015.07 Build 6, Engine: 2015.07rc1, GUI: 2015.07rc1
Copyright (c) 2000 - 2015 Signal Integrity Software, Inc.
FLEXlm license
Engine Version 2015.07rc1 Windows Thu Oct 08 19:30:15 2015
Engine Arguments
C:\SiSoft\2015.07\bin\siaengine.exe
crosstalk_models
project_client=C:/Myproject/chapter9/interfaces/clock1/clock1.edk
gui_version=2015.07rc1
user=010328058
sim_type=Import
user_preferences_dir=C:/Users/010328058/.siauditor/
return_status_file=ipcFiles/0010328058retstat.eng0
"INSTALLED_SOFTWARE_VERSION=2015.07 Build 6"
"Release=2015.07 Build 6"
taxi=yes
units=english
argumentlist=ipcFiles/0010328058args.eng0
interface=C:/Myproject/chapter9/interfaces/clock1/clock1.edk
Server=None
 
Log   file C:\Myproject\chapter9\interfaces\clock1\logs\crosstalk_models.log
Debug file C:\Myproject\chapter9\interfaces\clock1\logs\crosstalk_models.dbg
 
 
---------------------------------
 
Thu Oct 22 20:32:10 2015, Generated by: 010328058, Server: None, Windows, INSTALLED_SOFTWARE_VERSION: 2015.07 Build 6, Engine: 2015.07rc1, GUI: 2015.07rc1
Copyright (c) 2000 - 2015 Signal Integrity Software, Inc.
FLEXlm license
Engine Version 2015.07rc1 Windows Thu Oct 22 20:32:10 2015
Engine Arguments
C:\SiSoft\2015.07\bin\siaengine.exe
crosstalk_models
project_client=C:/Myproject/chapter9/interfaces/clock1/clock1.edk
gui_version=2015.07rc1
user=010328058
sim_type=Import
user_preferences_dir=C:/Users/010328058/.siauditor/
return_status_file=ipcFiles/0010328058retstat.eng0
"INSTALLED_SOFTWARE_VERSION=2015.07 Build 6"
"Release=2015.07 Build 6"
taxi=yes
units=english
argumentlist=ipcFiles/0010328058args.eng0
interface=C:/Myproject/chapter9/interfaces/clock1/clock1.edk
Server=None
 
Log   file C:\Myproject\chapter9\interfaces\clock1\logs\crosstalk_models.log
Debug file C:\Myproject\chapter9\interfaces\clock1\logs\crosstalk_models.dbg
 
