{
  "module_name": "sm8450.c",
  "hash_id": "ca0afa9b0611f28d5f7451ad3b83b9d4423745137da21c9e3518bb9f1d1df25e",
  "original_prompt": "Ingested from linux-6.6.14/drivers/interconnect/qcom/sm8450.c",
  "human_readable_source": "\n \n\n#include <linux/device.h>\n#include <linux/interconnect.h>\n#include <linux/interconnect-provider.h>\n#include <linux/module.h>\n#include <linux/mod_devicetable.h>\n#include <linux/platform_device.h>\n#include <linux/property.h>\n#include <dt-bindings/interconnect/qcom,sm8450.h>\n\n#include \"bcm-voter.h\"\n#include \"icc-common.h\"\n#include \"icc-rpmh.h\"\n#include \"sm8450.h\"\n\nstatic struct qcom_icc_node qhm_qspi = {\n\t.name = \"qhm_qspi\",\n\t.id = SM8450_MASTER_QSPI_0,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SM8450_SLAVE_A1NOC_SNOC },\n};\n\nstatic struct qcom_icc_node qhm_qup1 = {\n\t.name = \"qhm_qup1\",\n\t.id = SM8450_MASTER_QUP_1,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SM8450_SLAVE_A1NOC_SNOC },\n};\n\nstatic struct qcom_icc_node qnm_a1noc_cfg = {\n\t.name = \"qnm_a1noc_cfg\",\n\t.id = SM8450_MASTER_A1NOC_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SM8450_SLAVE_SERVICE_A1NOC },\n};\n\nstatic struct qcom_icc_node xm_sdc4 = {\n\t.name = \"xm_sdc4\",\n\t.id = SM8450_MASTER_SDCC_4,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SM8450_SLAVE_A1NOC_SNOC },\n};\n\nstatic struct qcom_icc_node xm_ufs_mem = {\n\t.name = \"xm_ufs_mem\",\n\t.id = SM8450_MASTER_UFS_MEM,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SM8450_SLAVE_A1NOC_SNOC },\n};\n\nstatic struct qcom_icc_node xm_usb3_0 = {\n\t.name = \"xm_usb3_0\",\n\t.id = SM8450_MASTER_USB3_0,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SM8450_SLAVE_A1NOC_SNOC },\n};\n\nstatic struct qcom_icc_node qhm_qdss_bam = {\n\t.name = \"qhm_qdss_bam\",\n\t.id = SM8450_MASTER_QDSS_BAM,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SM8450_SLAVE_A2NOC_SNOC },\n};\n\nstatic struct qcom_icc_node qhm_qup0 = {\n\t.name = \"qhm_qup0\",\n\t.id = SM8450_MASTER_QUP_0,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SM8450_SLAVE_A2NOC_SNOC },\n};\n\nstatic struct qcom_icc_node qhm_qup2 = {\n\t.name = \"qhm_qup2\",\n\t.id = SM8450_MASTER_QUP_2,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SM8450_SLAVE_A2NOC_SNOC },\n};\n\nstatic struct qcom_icc_node qnm_a2noc_cfg = {\n\t.name = \"qnm_a2noc_cfg\",\n\t.id = SM8450_MASTER_A2NOC_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SM8450_SLAVE_SERVICE_A2NOC },\n};\n\nstatic struct qcom_icc_node qxm_crypto = {\n\t.name = \"qxm_crypto\",\n\t.id = SM8450_MASTER_CRYPTO,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SM8450_SLAVE_A2NOC_SNOC },\n};\n\nstatic struct qcom_icc_node qxm_ipa = {\n\t.name = \"qxm_ipa\",\n\t.id = SM8450_MASTER_IPA,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SM8450_SLAVE_A2NOC_SNOC },\n};\n\nstatic struct qcom_icc_node qxm_sensorss_q6 = {\n\t.name = \"qxm_sensorss_q6\",\n\t.id = SM8450_MASTER_SENSORS_PROC,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SM8450_SLAVE_A2NOC_SNOC },\n};\n\nstatic struct qcom_icc_node qxm_sp = {\n\t.name = \"qxm_sp\",\n\t.id = SM8450_MASTER_SP,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SM8450_SLAVE_A2NOC_SNOC },\n};\n\nstatic struct qcom_icc_node xm_qdss_etr_0 = {\n\t.name = \"xm_qdss_etr_0\",\n\t.id = SM8450_MASTER_QDSS_ETR,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SM8450_SLAVE_A2NOC_SNOC },\n};\n\nstatic struct qcom_icc_node xm_qdss_etr_1 = {\n\t.name = \"xm_qdss_etr_1\",\n\t.id = SM8450_MASTER_QDSS_ETR_1,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SM8450_SLAVE_A2NOC_SNOC },\n};\n\nstatic struct qcom_icc_node xm_sdc2 = {\n\t.name = \"xm_sdc2\",\n\t.id = SM8450_MASTER_SDCC_2,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SM8450_SLAVE_A2NOC_SNOC },\n};\n\nstatic struct qcom_icc_node qup0_core_master = {\n\t.name = \"qup0_core_master\",\n\t.id = SM8450_MASTER_QUP_CORE_0,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SM8450_SLAVE_QUP_CORE_0 },\n};\n\nstatic struct qcom_icc_node qup1_core_master = {\n\t.name = \"qup1_core_master\",\n\t.id = SM8450_MASTER_QUP_CORE_1,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SM8450_SLAVE_QUP_CORE_1 },\n};\n\nstatic struct qcom_icc_node qup2_core_master = {\n\t.name = \"qup2_core_master\",\n\t.id = SM8450_MASTER_QUP_CORE_2,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SM8450_SLAVE_QUP_CORE_2 },\n};\n\nstatic struct qcom_icc_node qnm_gemnoc_cnoc = {\n\t.name = \"qnm_gemnoc_cnoc\",\n\t.id = SM8450_MASTER_GEM_NOC_CNOC,\n\t.channels = 1,\n\t.buswidth = 16,\n\t.num_links = 51,\n\t.links = { SM8450_SLAVE_AHB2PHY_SOUTH, SM8450_SLAVE_AHB2PHY_NORTH,\n\t\t   SM8450_SLAVE_AOSS, SM8450_SLAVE_CAMERA_CFG,\n\t\t   SM8450_SLAVE_CLK_CTL, SM8450_SLAVE_CDSP_CFG,\n\t\t   SM8450_SLAVE_RBCPR_CX_CFG, SM8450_SLAVE_RBCPR_MMCX_CFG,\n\t\t   SM8450_SLAVE_RBCPR_MXA_CFG, SM8450_SLAVE_RBCPR_MXC_CFG,\n\t\t   SM8450_SLAVE_CRYPTO_0_CFG, SM8450_SLAVE_CX_RDPM,\n\t\t   SM8450_SLAVE_DISPLAY_CFG, SM8450_SLAVE_GFX3D_CFG,\n\t\t   SM8450_SLAVE_IMEM_CFG, SM8450_SLAVE_IPA_CFG,\n\t\t   SM8450_SLAVE_IPC_ROUTER_CFG, SM8450_SLAVE_LPASS,\n\t\t   SM8450_SLAVE_CNOC_MSS, SM8450_SLAVE_MX_RDPM,\n\t\t   SM8450_SLAVE_PCIE_0_CFG, SM8450_SLAVE_PCIE_1_CFG,\n\t\t   SM8450_SLAVE_PDM, SM8450_SLAVE_PIMEM_CFG,\n\t\t   SM8450_SLAVE_PRNG, SM8450_SLAVE_QDSS_CFG,\n\t\t   SM8450_SLAVE_QSPI_0, SM8450_SLAVE_QUP_0,\n\t\t   SM8450_SLAVE_QUP_1, SM8450_SLAVE_QUP_2,\n\t\t   SM8450_SLAVE_SDCC_2, SM8450_SLAVE_SDCC_4,\n\t\t   SM8450_SLAVE_SPSS_CFG, SM8450_SLAVE_TCSR,\n\t\t   SM8450_SLAVE_TLMM, SM8450_SLAVE_TME_CFG,\n\t\t   SM8450_SLAVE_UFS_MEM_CFG, SM8450_SLAVE_USB3_0,\n\t\t   SM8450_SLAVE_VENUS_CFG, SM8450_SLAVE_VSENSE_CTRL_CFG,\n\t\t   SM8450_SLAVE_A1NOC_CFG, SM8450_SLAVE_A2NOC_CFG,\n\t\t   SM8450_SLAVE_DDRSS_CFG, SM8450_SLAVE_CNOC_MNOC_CFG,\n\t\t   SM8450_SLAVE_PCIE_ANOC_CFG, SM8450_SLAVE_SNOC_CFG,\n\t\t   SM8450_SLAVE_IMEM, SM8450_SLAVE_PIMEM,\n\t\t   SM8450_SLAVE_SERVICE_CNOC, SM8450_SLAVE_QDSS_STM,\n\t\t   SM8450_SLAVE_TCU },\n};\n\nstatic struct qcom_icc_node qnm_gemnoc_pcie = {\n\t.name = \"qnm_gemnoc_pcie\",\n\t.id = SM8450_MASTER_GEM_NOC_PCIE_SNOC,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 2,\n\t.links = { SM8450_SLAVE_PCIE_0, SM8450_SLAVE_PCIE_1 },\n};\n\nstatic struct qcom_icc_node alm_gpu_tcu = {\n\t.name = \"alm_gpu_tcu\",\n\t.id = SM8450_MASTER_GPU_TCU,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 2,\n\t.links = { SM8450_SLAVE_GEM_NOC_CNOC, SM8450_SLAVE_LLCC },\n};\n\nstatic struct qcom_icc_node alm_sys_tcu = {\n\t.name = \"alm_sys_tcu\",\n\t.id = SM8450_MASTER_SYS_TCU,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 2,\n\t.links = { SM8450_SLAVE_GEM_NOC_CNOC, SM8450_SLAVE_LLCC },\n};\n\nstatic struct qcom_icc_node chm_apps = {\n\t.name = \"chm_apps\",\n\t.id = SM8450_MASTER_APPSS_PROC,\n\t.channels = 3,\n\t.buswidth = 32,\n\t.num_links = 3,\n\t.links = { SM8450_SLAVE_GEM_NOC_CNOC, SM8450_SLAVE_LLCC,\n\t\t   SM8450_SLAVE_MEM_NOC_PCIE_SNOC },\n};\n\nstatic struct qcom_icc_node qnm_gpu = {\n\t.name = \"qnm_gpu\",\n\t.id = SM8450_MASTER_GFX3D,\n\t.channels = 2,\n\t.buswidth = 32,\n\t.num_links = 2,\n\t.links = { SM8450_SLAVE_GEM_NOC_CNOC, SM8450_SLAVE_LLCC },\n};\n\nstatic struct qcom_icc_node qnm_mdsp = {\n\t.name = \"qnm_mdsp\",\n\t.id = SM8450_MASTER_MSS_PROC,\n\t.channels = 1,\n\t.buswidth = 16,\n\t.num_links = 3,\n\t.links = { SM8450_SLAVE_GEM_NOC_CNOC, SM8450_SLAVE_LLCC,\n\t\t   SM8450_SLAVE_MEM_NOC_PCIE_SNOC },\n};\n\nstatic struct qcom_icc_node qnm_mnoc_hf = {\n\t.name = \"qnm_mnoc_hf\",\n\t.id = SM8450_MASTER_MNOC_HF_MEM_NOC,\n\t.channels = 2,\n\t.buswidth = 32,\n\t.num_links = 1,\n\t.links = { SM8450_SLAVE_LLCC },\n};\n\nstatic struct qcom_icc_node qnm_mnoc_sf = {\n\t.name = \"qnm_mnoc_sf\",\n\t.id = SM8450_MASTER_MNOC_SF_MEM_NOC,\n\t.channels = 2,\n\t.buswidth = 32,\n\t.num_links = 2,\n\t.links = { SM8450_SLAVE_GEM_NOC_CNOC, SM8450_SLAVE_LLCC },\n};\n\nstatic struct qcom_icc_node qnm_nsp_gemnoc = {\n\t.name = \"qnm_nsp_gemnoc\",\n\t.id = SM8450_MASTER_COMPUTE_NOC,\n\t.channels = 2,\n\t.buswidth = 32,\n\t.num_links = 2,\n\t.links = { SM8450_SLAVE_GEM_NOC_CNOC, SM8450_SLAVE_LLCC },\n};\n\nstatic struct qcom_icc_node qnm_pcie = {\n\t.name = \"qnm_pcie\",\n\t.id = SM8450_MASTER_ANOC_PCIE_GEM_NOC,\n\t.channels = 1,\n\t.buswidth = 16,\n\t.num_links = 2,\n\t.links = { SM8450_SLAVE_GEM_NOC_CNOC, SM8450_SLAVE_LLCC },\n};\n\nstatic struct qcom_icc_node qnm_snoc_gc = {\n\t.name = \"qnm_snoc_gc\",\n\t.id = SM8450_MASTER_SNOC_GC_MEM_NOC,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SM8450_SLAVE_LLCC },\n};\n\nstatic struct qcom_icc_node qnm_snoc_sf = {\n\t.name = \"qnm_snoc_sf\",\n\t.id = SM8450_MASTER_SNOC_SF_MEM_NOC,\n\t.channels = 1,\n\t.buswidth = 16,\n\t.num_links = 3,\n\t.links = { SM8450_SLAVE_GEM_NOC_CNOC, SM8450_SLAVE_LLCC,\n\t\t   SM8450_SLAVE_MEM_NOC_PCIE_SNOC },\n};\n\nstatic struct qcom_icc_node qhm_config_noc = {\n\t.name = \"qhm_config_noc\",\n\t.id = SM8450_MASTER_CNOC_LPASS_AG_NOC,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 6,\n\t.links = { SM8450_SLAVE_LPASS_CORE_CFG, SM8450_SLAVE_LPASS_LPI_CFG,\n\t\t   SM8450_SLAVE_LPASS_MPU_CFG, SM8450_SLAVE_LPASS_TOP_CFG,\n\t\t   SM8450_SLAVE_SERVICES_LPASS_AML_NOC, SM8450_SLAVE_SERVICE_LPASS_AG_NOC },\n};\n\nstatic struct qcom_icc_node qxm_lpass_dsp = {\n\t.name = \"qxm_lpass_dsp\",\n\t.id = SM8450_MASTER_LPASS_PROC,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 4,\n\t.links = { SM8450_SLAVE_LPASS_TOP_CFG, SM8450_SLAVE_LPASS_SNOC,\n\t\t   SM8450_SLAVE_SERVICES_LPASS_AML_NOC, SM8450_SLAVE_SERVICE_LPASS_AG_NOC },\n};\n\nstatic struct qcom_icc_node llcc_mc = {\n\t.name = \"llcc_mc\",\n\t.id = SM8450_MASTER_LLCC,\n\t.channels = 4,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SM8450_SLAVE_EBI1 },\n};\n\nstatic struct qcom_icc_node qnm_camnoc_hf = {\n\t.name = \"qnm_camnoc_hf\",\n\t.id = SM8450_MASTER_CAMNOC_HF,\n\t.channels = 2,\n\t.buswidth = 32,\n\t.num_links = 1,\n\t.links = { SM8450_SLAVE_MNOC_HF_MEM_NOC },\n};\n\nstatic struct qcom_icc_node qnm_camnoc_icp = {\n\t.name = \"qnm_camnoc_icp\",\n\t.id = SM8450_MASTER_CAMNOC_ICP,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SM8450_SLAVE_MNOC_SF_MEM_NOC },\n};\n\nstatic struct qcom_icc_node qnm_camnoc_sf = {\n\t.name = \"qnm_camnoc_sf\",\n\t.id = SM8450_MASTER_CAMNOC_SF,\n\t.channels = 2,\n\t.buswidth = 32,\n\t.num_links = 1,\n\t.links = { SM8450_SLAVE_MNOC_SF_MEM_NOC },\n};\n\nstatic struct qcom_icc_node qnm_mdp = {\n\t.name = \"qnm_mdp\",\n\t.id = SM8450_MASTER_MDP,\n\t.channels = 2,\n\t.buswidth = 32,\n\t.num_links = 1,\n\t.links = { SM8450_SLAVE_MNOC_HF_MEM_NOC },\n};\n\nstatic struct qcom_icc_node qnm_mnoc_cfg = {\n\t.name = \"qnm_mnoc_cfg\",\n\t.id = SM8450_MASTER_CNOC_MNOC_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SM8450_SLAVE_SERVICE_MNOC },\n};\n\nstatic struct qcom_icc_node qnm_rot = {\n\t.name = \"qnm_rot\",\n\t.id = SM8450_MASTER_ROTATOR,\n\t.channels = 1,\n\t.buswidth = 32,\n\t.num_links = 1,\n\t.links = { SM8450_SLAVE_MNOC_SF_MEM_NOC },\n};\n\nstatic struct qcom_icc_node qnm_vapss_hcp = {\n\t.name = \"qnm_vapss_hcp\",\n\t.id = SM8450_MASTER_CDSP_HCP,\n\t.channels = 1,\n\t.buswidth = 32,\n\t.num_links = 1,\n\t.links = { SM8450_SLAVE_MNOC_SF_MEM_NOC },\n};\n\nstatic struct qcom_icc_node qnm_video = {\n\t.name = \"qnm_video\",\n\t.id = SM8450_MASTER_VIDEO,\n\t.channels = 2,\n\t.buswidth = 32,\n\t.num_links = 1,\n\t.links = { SM8450_SLAVE_MNOC_SF_MEM_NOC },\n};\n\nstatic struct qcom_icc_node qnm_video_cv_cpu = {\n\t.name = \"qnm_video_cv_cpu\",\n\t.id = SM8450_MASTER_VIDEO_CV_PROC,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SM8450_SLAVE_MNOC_SF_MEM_NOC },\n};\n\nstatic struct qcom_icc_node qnm_video_cvp = {\n\t.name = \"qnm_video_cvp\",\n\t.id = SM8450_MASTER_VIDEO_PROC,\n\t.channels = 1,\n\t.buswidth = 32,\n\t.num_links = 1,\n\t.links = { SM8450_SLAVE_MNOC_SF_MEM_NOC },\n};\n\nstatic struct qcom_icc_node qnm_video_v_cpu = {\n\t.name = \"qnm_video_v_cpu\",\n\t.id = SM8450_MASTER_VIDEO_V_PROC,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SM8450_SLAVE_MNOC_SF_MEM_NOC },\n};\n\nstatic struct qcom_icc_node qhm_nsp_noc_config = {\n\t.name = \"qhm_nsp_noc_config\",\n\t.id = SM8450_MASTER_CDSP_NOC_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SM8450_SLAVE_SERVICE_NSP_NOC },\n};\n\nstatic struct qcom_icc_node qxm_nsp = {\n\t.name = \"qxm_nsp\",\n\t.id = SM8450_MASTER_CDSP_PROC,\n\t.channels = 2,\n\t.buswidth = 32,\n\t.num_links = 1,\n\t.links = { SM8450_SLAVE_CDSP_MEM_NOC },\n};\n\nstatic struct qcom_icc_node qnm_pcie_anoc_cfg = {\n\t.name = \"qnm_pcie_anoc_cfg\",\n\t.id = SM8450_MASTER_PCIE_ANOC_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SM8450_SLAVE_SERVICE_PCIE_ANOC },\n};\n\nstatic struct qcom_icc_node xm_pcie3_0 = {\n\t.name = \"xm_pcie3_0\",\n\t.id = SM8450_MASTER_PCIE_0,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SM8450_SLAVE_ANOC_PCIE_GEM_NOC },\n};\n\nstatic struct qcom_icc_node xm_pcie3_1 = {\n\t.name = \"xm_pcie3_1\",\n\t.id = SM8450_MASTER_PCIE_1,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SM8450_SLAVE_ANOC_PCIE_GEM_NOC },\n};\n\nstatic struct qcom_icc_node qhm_gic = {\n\t.name = \"qhm_gic\",\n\t.id = SM8450_MASTER_GIC_AHB,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SM8450_SLAVE_SNOC_GEM_NOC_SF },\n};\n\nstatic struct qcom_icc_node qnm_aggre1_noc = {\n\t.name = \"qnm_aggre1_noc\",\n\t.id = SM8450_MASTER_A1NOC_SNOC,\n\t.channels = 1,\n\t.buswidth = 16,\n\t.num_links = 1,\n\t.links = { SM8450_SLAVE_SNOC_GEM_NOC_SF },\n};\n\nstatic struct qcom_icc_node qnm_aggre2_noc = {\n\t.name = \"qnm_aggre2_noc\",\n\t.id = SM8450_MASTER_A2NOC_SNOC,\n\t.channels = 1,\n\t.buswidth = 16,\n\t.num_links = 1,\n\t.links = { SM8450_SLAVE_SNOC_GEM_NOC_SF },\n};\n\nstatic struct qcom_icc_node qnm_lpass_noc = {\n\t.name = \"qnm_lpass_noc\",\n\t.id = SM8450_MASTER_LPASS_ANOC,\n\t.channels = 1,\n\t.buswidth = 16,\n\t.num_links = 1,\n\t.links = { SM8450_SLAVE_SNOC_GEM_NOC_SF },\n};\n\nstatic struct qcom_icc_node qnm_snoc_cfg = {\n\t.name = \"qnm_snoc_cfg\",\n\t.id = SM8450_MASTER_SNOC_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SM8450_SLAVE_SERVICE_SNOC },\n};\n\nstatic struct qcom_icc_node qxm_pimem = {\n\t.name = \"qxm_pimem\",\n\t.id = SM8450_MASTER_PIMEM,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SM8450_SLAVE_SNOC_GEM_NOC_GC },\n};\n\nstatic struct qcom_icc_node xm_gic = {\n\t.name = \"xm_gic\",\n\t.id = SM8450_MASTER_GIC,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SM8450_SLAVE_SNOC_GEM_NOC_GC },\n};\n\nstatic struct qcom_icc_node qnm_mnoc_hf_disp = {\n\t.name = \"qnm_mnoc_hf_disp\",\n\t.id = SM8450_MASTER_MNOC_HF_MEM_NOC_DISP,\n\t.channels = 2,\n\t.buswidth = 32,\n\t.num_links = 1,\n\t.links = { SM8450_SLAVE_LLCC_DISP },\n};\n\nstatic struct qcom_icc_node qnm_mnoc_sf_disp = {\n\t.name = \"qnm_mnoc_sf_disp\",\n\t.id = SM8450_MASTER_MNOC_SF_MEM_NOC_DISP,\n\t.channels = 2,\n\t.buswidth = 32,\n\t.num_links = 1,\n\t.links = { SM8450_SLAVE_LLCC_DISP },\n};\n\nstatic struct qcom_icc_node qnm_pcie_disp = {\n\t.name = \"qnm_pcie_disp\",\n\t.id = SM8450_MASTER_ANOC_PCIE_GEM_NOC_DISP,\n\t.channels = 1,\n\t.buswidth = 16,\n\t.num_links = 1,\n\t.links = { SM8450_SLAVE_LLCC_DISP },\n};\n\nstatic struct qcom_icc_node llcc_mc_disp = {\n\t.name = \"llcc_mc_disp\",\n\t.id = SM8450_MASTER_LLCC_DISP,\n\t.channels = 4,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SM8450_SLAVE_EBI1_DISP },\n};\n\nstatic struct qcom_icc_node qnm_mdp_disp = {\n\t.name = \"qnm_mdp_disp\",\n\t.id = SM8450_MASTER_MDP_DISP,\n\t.channels = 2,\n\t.buswidth = 32,\n\t.num_links = 1,\n\t.links = { SM8450_SLAVE_MNOC_HF_MEM_NOC_DISP },\n};\n\nstatic struct qcom_icc_node qnm_rot_disp = {\n\t.name = \"qnm_rot_disp\",\n\t.id = SM8450_MASTER_ROTATOR_DISP,\n\t.channels = 1,\n\t.buswidth = 32,\n\t.num_links = 1,\n\t.links = { SM8450_SLAVE_MNOC_SF_MEM_NOC_DISP },\n};\n\nstatic struct qcom_icc_node qns_a1noc_snoc = {\n\t.name = \"qns_a1noc_snoc\",\n\t.id = SM8450_SLAVE_A1NOC_SNOC,\n\t.channels = 1,\n\t.buswidth = 16,\n\t.num_links = 1,\n\t.links = { SM8450_MASTER_A1NOC_SNOC },\n};\n\nstatic struct qcom_icc_node srvc_aggre1_noc = {\n\t.name = \"srvc_aggre1_noc\",\n\t.id = SM8450_SLAVE_SERVICE_A1NOC,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 0,\n};\n\nstatic struct qcom_icc_node qns_a2noc_snoc = {\n\t.name = \"qns_a2noc_snoc\",\n\t.id = SM8450_SLAVE_A2NOC_SNOC,\n\t.channels = 1,\n\t.buswidth = 16,\n\t.num_links = 1,\n\t.links = { SM8450_MASTER_A2NOC_SNOC },\n};\n\nstatic struct qcom_icc_node srvc_aggre2_noc = {\n\t.name = \"srvc_aggre2_noc\",\n\t.id = SM8450_SLAVE_SERVICE_A2NOC,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 0,\n};\n\nstatic struct qcom_icc_node qup0_core_slave = {\n\t.name = \"qup0_core_slave\",\n\t.id = SM8450_SLAVE_QUP_CORE_0,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 0,\n};\n\nstatic struct qcom_icc_node qup1_core_slave = {\n\t.name = \"qup1_core_slave\",\n\t.id = SM8450_SLAVE_QUP_CORE_1,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 0,\n};\n\nstatic struct qcom_icc_node qup2_core_slave = {\n\t.name = \"qup2_core_slave\",\n\t.id = SM8450_SLAVE_QUP_CORE_2,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 0,\n};\n\nstatic struct qcom_icc_node qhs_ahb2phy0 = {\n\t.name = \"qhs_ahb2phy0\",\n\t.id = SM8450_SLAVE_AHB2PHY_SOUTH,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 0,\n};\n\nstatic struct qcom_icc_node qhs_ahb2phy1 = {\n\t.name = \"qhs_ahb2phy1\",\n\t.id = SM8450_SLAVE_AHB2PHY_NORTH,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 0,\n};\n\nstatic struct qcom_icc_node qhs_aoss = {\n\t.name = \"qhs_aoss\",\n\t.id = SM8450_SLAVE_AOSS,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 0,\n};\n\nstatic struct qcom_icc_node qhs_camera_cfg = {\n\t.name = \"qhs_camera_cfg\",\n\t.id = SM8450_SLAVE_CAMERA_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 0,\n};\n\nstatic struct qcom_icc_node qhs_clk_ctl = {\n\t.name = \"qhs_clk_ctl\",\n\t.id = SM8450_SLAVE_CLK_CTL,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 0,\n};\n\nstatic struct qcom_icc_node qhs_compute_cfg = {\n\t.name = \"qhs_compute_cfg\",\n\t.id = SM8450_SLAVE_CDSP_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { MASTER_CDSP_NOC_CFG },\n};\n\nstatic struct qcom_icc_node qhs_cpr_cx = {\n\t.name = \"qhs_cpr_cx\",\n\t.id = SM8450_SLAVE_RBCPR_CX_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 0,\n};\n\nstatic struct qcom_icc_node qhs_cpr_mmcx = {\n\t.name = \"qhs_cpr_mmcx\",\n\t.id = SM8450_SLAVE_RBCPR_MMCX_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 0,\n};\n\nstatic struct qcom_icc_node qhs_cpr_mxa = {\n\t.name = \"qhs_cpr_mxa\",\n\t.id = SM8450_SLAVE_RBCPR_MXA_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 0,\n};\n\nstatic struct qcom_icc_node qhs_cpr_mxc = {\n\t.name = \"qhs_cpr_mxc\",\n\t.id = SM8450_SLAVE_RBCPR_MXC_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 0,\n};\n\nstatic struct qcom_icc_node qhs_crypto0_cfg = {\n\t.name = \"qhs_crypto0_cfg\",\n\t.id = SM8450_SLAVE_CRYPTO_0_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 0,\n};\n\nstatic struct qcom_icc_node qhs_cx_rdpm = {\n\t.name = \"qhs_cx_rdpm\",\n\t.id = SM8450_SLAVE_CX_RDPM,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 0,\n};\n\nstatic struct qcom_icc_node qhs_display_cfg = {\n\t.name = \"qhs_display_cfg\",\n\t.id = SM8450_SLAVE_DISPLAY_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 0,\n};\n\nstatic struct qcom_icc_node qhs_gpuss_cfg = {\n\t.name = \"qhs_gpuss_cfg\",\n\t.id = SM8450_SLAVE_GFX3D_CFG,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 0,\n};\n\nstatic struct qcom_icc_node qhs_imem_cfg = {\n\t.name = \"qhs_imem_cfg\",\n\t.id = SM8450_SLAVE_IMEM_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 0,\n};\n\nstatic struct qcom_icc_node qhs_ipa = {\n\t.name = \"qhs_ipa\",\n\t.id = SM8450_SLAVE_IPA_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 0,\n};\n\nstatic struct qcom_icc_node qhs_ipc_router = {\n\t.name = \"qhs_ipc_router\",\n\t.id = SM8450_SLAVE_IPC_ROUTER_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 0,\n};\n\nstatic struct qcom_icc_node qhs_lpass_cfg = {\n\t.name = \"qhs_lpass_cfg\",\n\t.id = SM8450_SLAVE_LPASS,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { MASTER_CNOC_LPASS_AG_NOC },\n};\n\nstatic struct qcom_icc_node qhs_mss_cfg = {\n\t.name = \"qhs_mss_cfg\",\n\t.id = SM8450_SLAVE_CNOC_MSS,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 0,\n};\n\nstatic struct qcom_icc_node qhs_mx_rdpm = {\n\t.name = \"qhs_mx_rdpm\",\n\t.id = SM8450_SLAVE_MX_RDPM,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 0,\n};\n\nstatic struct qcom_icc_node qhs_pcie0_cfg = {\n\t.name = \"qhs_pcie0_cfg\",\n\t.id = SM8450_SLAVE_PCIE_0_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 0,\n};\n\nstatic struct qcom_icc_node qhs_pcie1_cfg = {\n\t.name = \"qhs_pcie1_cfg\",\n\t.id = SM8450_SLAVE_PCIE_1_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 0,\n};\n\nstatic struct qcom_icc_node qhs_pdm = {\n\t.name = \"qhs_pdm\",\n\t.id = SM8450_SLAVE_PDM,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 0,\n};\n\nstatic struct qcom_icc_node qhs_pimem_cfg = {\n\t.name = \"qhs_pimem_cfg\",\n\t.id = SM8450_SLAVE_PIMEM_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 0,\n};\n\nstatic struct qcom_icc_node qhs_prng = {\n\t.name = \"qhs_prng\",\n\t.id = SM8450_SLAVE_PRNG,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 0,\n};\n\nstatic struct qcom_icc_node qhs_qdss_cfg = {\n\t.name = \"qhs_qdss_cfg\",\n\t.id = SM8450_SLAVE_QDSS_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 0,\n};\n\nstatic struct qcom_icc_node qhs_qspi = {\n\t.name = \"qhs_qspi\",\n\t.id = SM8450_SLAVE_QSPI_0,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 0,\n};\n\nstatic struct qcom_icc_node qhs_qup0 = {\n\t.name = \"qhs_qup0\",\n\t.id = SM8450_SLAVE_QUP_0,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 0,\n};\n\nstatic struct qcom_icc_node qhs_qup1 = {\n\t.name = \"qhs_qup1\",\n\t.id = SM8450_SLAVE_QUP_1,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 0,\n};\n\nstatic struct qcom_icc_node qhs_qup2 = {\n\t.name = \"qhs_qup2\",\n\t.id = SM8450_SLAVE_QUP_2,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 0,\n};\n\nstatic struct qcom_icc_node qhs_sdc2 = {\n\t.name = \"qhs_sdc2\",\n\t.id = SM8450_SLAVE_SDCC_2,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 0,\n};\n\nstatic struct qcom_icc_node qhs_sdc4 = {\n\t.name = \"qhs_sdc4\",\n\t.id = SM8450_SLAVE_SDCC_4,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 0,\n};\n\nstatic struct qcom_icc_node qhs_spss_cfg = {\n\t.name = \"qhs_spss_cfg\",\n\t.id = SM8450_SLAVE_SPSS_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 0,\n};\n\nstatic struct qcom_icc_node qhs_tcsr = {\n\t.name = \"qhs_tcsr\",\n\t.id = SM8450_SLAVE_TCSR,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 0,\n};\n\nstatic struct qcom_icc_node qhs_tlmm = {\n\t.name = \"qhs_tlmm\",\n\t.id = SM8450_SLAVE_TLMM,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 0,\n};\n\nstatic struct qcom_icc_node qhs_tme_cfg = {\n\t.name = \"qhs_tme_cfg\",\n\t.id = SM8450_SLAVE_TME_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 0,\n};\n\nstatic struct qcom_icc_node qhs_ufs_mem_cfg = {\n\t.name = \"qhs_ufs_mem_cfg\",\n\t.id = SM8450_SLAVE_UFS_MEM_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 0,\n};\n\nstatic struct qcom_icc_node qhs_usb3_0 = {\n\t.name = \"qhs_usb3_0\",\n\t.id = SM8450_SLAVE_USB3_0,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 0,\n};\n\nstatic struct qcom_icc_node qhs_venus_cfg = {\n\t.name = \"qhs_venus_cfg\",\n\t.id = SM8450_SLAVE_VENUS_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 0,\n};\n\nstatic struct qcom_icc_node qhs_vsense_ctrl_cfg = {\n\t.name = \"qhs_vsense_ctrl_cfg\",\n\t.id = SM8450_SLAVE_VSENSE_CTRL_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 0,\n};\n\nstatic struct qcom_icc_node qns_a1_noc_cfg = {\n\t.name = \"qns_a1_noc_cfg\",\n\t.id = SM8450_SLAVE_A1NOC_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SM8450_MASTER_A1NOC_CFG },\n};\n\nstatic struct qcom_icc_node qns_a2_noc_cfg = {\n\t.name = \"qns_a2_noc_cfg\",\n\t.id = SM8450_SLAVE_A2NOC_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SM8450_MASTER_A2NOC_CFG },\n};\n\nstatic struct qcom_icc_node qns_ddrss_cfg = {\n\t.name = \"qns_ddrss_cfg\",\n\t.id = SM8450_SLAVE_DDRSS_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t\n};\n\nstatic struct qcom_icc_node qns_mnoc_cfg = {\n\t.name = \"qns_mnoc_cfg\",\n\t.id = SM8450_SLAVE_CNOC_MNOC_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SM8450_MASTER_CNOC_MNOC_CFG },\n};\n\nstatic struct qcom_icc_node qns_pcie_anoc_cfg = {\n\t.name = \"qns_pcie_anoc_cfg\",\n\t.id = SM8450_SLAVE_PCIE_ANOC_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SM8450_MASTER_PCIE_ANOC_CFG },\n};\n\nstatic struct qcom_icc_node qns_snoc_cfg = {\n\t.name = \"qns_snoc_cfg\",\n\t.id = SM8450_SLAVE_SNOC_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SM8450_MASTER_SNOC_CFG },\n};\n\nstatic struct qcom_icc_node qxs_imem = {\n\t.name = \"qxs_imem\",\n\t.id = SM8450_SLAVE_IMEM,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 0,\n};\n\nstatic struct qcom_icc_node qxs_pimem = {\n\t.name = \"qxs_pimem\",\n\t.id = SM8450_SLAVE_PIMEM,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 0,\n};\n\nstatic struct qcom_icc_node srvc_cnoc = {\n\t.name = \"srvc_cnoc\",\n\t.id = SM8450_SLAVE_SERVICE_CNOC,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 0,\n};\n\nstatic struct qcom_icc_node xs_pcie_0 = {\n\t.name = \"xs_pcie_0\",\n\t.id = SM8450_SLAVE_PCIE_0,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 0,\n};\n\nstatic struct qcom_icc_node xs_pcie_1 = {\n\t.name = \"xs_pcie_1\",\n\t.id = SM8450_SLAVE_PCIE_1,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 0,\n};\n\nstatic struct qcom_icc_node xs_qdss_stm = {\n\t.name = \"xs_qdss_stm\",\n\t.id = SM8450_SLAVE_QDSS_STM,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 0,\n};\n\nstatic struct qcom_icc_node xs_sys_tcu_cfg = {\n\t.name = \"xs_sys_tcu_cfg\",\n\t.id = SM8450_SLAVE_TCU,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 0,\n};\n\nstatic struct qcom_icc_node qns_gem_noc_cnoc = {\n\t.name = \"qns_gem_noc_cnoc\",\n\t.id = SM8450_SLAVE_GEM_NOC_CNOC,\n\t.channels = 1,\n\t.buswidth = 16,\n\t.num_links = 1,\n\t.links = { SM8450_MASTER_GEM_NOC_CNOC },\n};\n\nstatic struct qcom_icc_node qns_llcc = {\n\t.name = \"qns_llcc\",\n\t.id = SM8450_SLAVE_LLCC,\n\t.channels = 4,\n\t.buswidth = 16,\n\t.num_links = 1,\n\t.links = { SM8450_MASTER_LLCC },\n};\n\nstatic struct qcom_icc_node qns_pcie = {\n\t.name = \"qns_pcie\",\n\t.id = SM8450_SLAVE_MEM_NOC_PCIE_SNOC,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SM8450_MASTER_GEM_NOC_PCIE_SNOC },\n};\n\nstatic struct qcom_icc_node qhs_lpass_core = {\n\t.name = \"qhs_lpass_core\",\n\t.id = SM8450_SLAVE_LPASS_CORE_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 0,\n};\n\nstatic struct qcom_icc_node qhs_lpass_lpi = {\n\t.name = \"qhs_lpass_lpi\",\n\t.id = SM8450_SLAVE_LPASS_LPI_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 0,\n};\n\nstatic struct qcom_icc_node qhs_lpass_mpu = {\n\t.name = \"qhs_lpass_mpu\",\n\t.id = SM8450_SLAVE_LPASS_MPU_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 0,\n};\n\nstatic struct qcom_icc_node qhs_lpass_top = {\n\t.name = \"qhs_lpass_top\",\n\t.id = SM8450_SLAVE_LPASS_TOP_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 0,\n};\n\nstatic struct qcom_icc_node qns_sysnoc = {\n\t.name = \"qns_sysnoc\",\n\t.id = SM8450_SLAVE_LPASS_SNOC,\n\t.channels = 1,\n\t.buswidth = 16,\n\t.num_links = 1,\n\t.links = { SM8450_MASTER_LPASS_ANOC },\n};\n\nstatic struct qcom_icc_node srvc_niu_aml_noc = {\n\t.name = \"srvc_niu_aml_noc\",\n\t.id = SM8450_SLAVE_SERVICES_LPASS_AML_NOC,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 0,\n};\n\nstatic struct qcom_icc_node srvc_niu_lpass_agnoc = {\n\t.name = \"srvc_niu_lpass_agnoc\",\n\t.id = SM8450_SLAVE_SERVICE_LPASS_AG_NOC,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 0,\n};\n\nstatic struct qcom_icc_node ebi = {\n\t.name = \"ebi\",\n\t.id = SM8450_SLAVE_EBI1,\n\t.channels = 4,\n\t.buswidth = 4,\n\t.num_links = 0,\n};\n\nstatic struct qcom_icc_node qns_mem_noc_hf = {\n\t.name = \"qns_mem_noc_hf\",\n\t.id = SM8450_SLAVE_MNOC_HF_MEM_NOC,\n\t.channels = 2,\n\t.buswidth = 32,\n\t.num_links = 1,\n\t.links = { SM8450_MASTER_MNOC_HF_MEM_NOC },\n};\n\nstatic struct qcom_icc_node qns_mem_noc_sf = {\n\t.name = \"qns_mem_noc_sf\",\n\t.id = SM8450_SLAVE_MNOC_SF_MEM_NOC,\n\t.channels = 2,\n\t.buswidth = 32,\n\t.num_links = 1,\n\t.links = { SM8450_MASTER_MNOC_SF_MEM_NOC },\n};\n\nstatic struct qcom_icc_node srvc_mnoc = {\n\t.name = \"srvc_mnoc\",\n\t.id = SM8450_SLAVE_SERVICE_MNOC,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 0,\n};\n\nstatic struct qcom_icc_node qns_nsp_gemnoc = {\n\t.name = \"qns_nsp_gemnoc\",\n\t.id = SM8450_SLAVE_CDSP_MEM_NOC,\n\t.channels = 2,\n\t.buswidth = 32,\n\t.num_links = 1,\n\t.links = { SM8450_MASTER_COMPUTE_NOC },\n};\n\nstatic struct qcom_icc_node service_nsp_noc = {\n\t.name = \"service_nsp_noc\",\n\t.id = SM8450_SLAVE_SERVICE_NSP_NOC,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 0,\n};\n\nstatic struct qcom_icc_node qns_pcie_mem_noc = {\n\t.name = \"qns_pcie_mem_noc\",\n\t.id = SM8450_SLAVE_ANOC_PCIE_GEM_NOC,\n\t.channels = 1,\n\t.buswidth = 16,\n\t.num_links = 1,\n\t.links = { SM8450_MASTER_ANOC_PCIE_GEM_NOC },\n};\n\nstatic struct qcom_icc_node srvc_pcie_aggre_noc = {\n\t.name = \"srvc_pcie_aggre_noc\",\n\t.id = SM8450_SLAVE_SERVICE_PCIE_ANOC,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 0,\n};\n\nstatic struct qcom_icc_node qns_gemnoc_gc = {\n\t.name = \"qns_gemnoc_gc\",\n\t.id = SM8450_SLAVE_SNOC_GEM_NOC_GC,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SM8450_MASTER_SNOC_GC_MEM_NOC },\n};\n\nstatic struct qcom_icc_node qns_gemnoc_sf = {\n\t.name = \"qns_gemnoc_sf\",\n\t.id = SM8450_SLAVE_SNOC_GEM_NOC_SF,\n\t.channels = 1,\n\t.buswidth = 16,\n\t.num_links = 1,\n\t.links = { SM8450_MASTER_SNOC_SF_MEM_NOC },\n};\n\nstatic struct qcom_icc_node srvc_snoc = {\n\t.name = \"srvc_snoc\",\n\t.id = SM8450_SLAVE_SERVICE_SNOC,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 0,\n};\n\nstatic struct qcom_icc_node qns_llcc_disp = {\n\t.name = \"qns_llcc_disp\",\n\t.id = SM8450_SLAVE_LLCC_DISP,\n\t.channels = 4,\n\t.buswidth = 16,\n\t.num_links = 1,\n\t.links = { SM8450_MASTER_LLCC_DISP },\n};\n\nstatic struct qcom_icc_node ebi_disp = {\n\t.name = \"ebi_disp\",\n\t.id = SM8450_SLAVE_EBI1_DISP,\n\t.channels = 4,\n\t.buswidth = 4,\n\t.num_links = 0,\n};\n\nstatic struct qcom_icc_node qns_mem_noc_hf_disp = {\n\t.name = \"qns_mem_noc_hf_disp\",\n\t.id = SM8450_SLAVE_MNOC_HF_MEM_NOC_DISP,\n\t.channels = 2,\n\t.buswidth = 32,\n\t.num_links = 1,\n\t.links = { SM8450_MASTER_MNOC_HF_MEM_NOC_DISP },\n};\n\nstatic struct qcom_icc_node qns_mem_noc_sf_disp = {\n\t.name = \"qns_mem_noc_sf_disp\",\n\t.id = SM8450_SLAVE_MNOC_SF_MEM_NOC_DISP,\n\t.channels = 2,\n\t.buswidth = 32,\n\t.num_links = 1,\n\t.links = { SM8450_MASTER_MNOC_SF_MEM_NOC_DISP },\n};\n\nstatic struct qcom_icc_bcm bcm_acv = {\n\t.name = \"ACV\",\n\t.enable_mask = 0x8,\n\t.num_nodes = 1,\n\t.nodes = { &ebi },\n};\n\nstatic struct qcom_icc_bcm bcm_ce0 = {\n\t.name = \"CE0\",\n\t.num_nodes = 1,\n\t.nodes = { &qxm_crypto },\n};\n\nstatic struct qcom_icc_bcm bcm_cn0 = {\n\t.name = \"CN0\",\n\t.enable_mask = 0x1,\n\t.keepalive = true,\n\t.num_nodes = 55,\n\t.nodes = { &qnm_gemnoc_cnoc, &qnm_gemnoc_pcie,\n\t\t   &qhs_ahb2phy0, &qhs_ahb2phy1,\n\t\t   &qhs_aoss, &qhs_camera_cfg,\n\t\t   &qhs_clk_ctl, &qhs_compute_cfg,\n\t\t   &qhs_cpr_cx, &qhs_cpr_mmcx,\n\t\t   &qhs_cpr_mxa, &qhs_cpr_mxc,\n\t\t   &qhs_crypto0_cfg, &qhs_cx_rdpm,\n\t\t   &qhs_display_cfg, &qhs_gpuss_cfg,\n\t\t   &qhs_imem_cfg, &qhs_ipa,\n\t\t   &qhs_ipc_router, &qhs_lpass_cfg,\n\t\t   &qhs_mss_cfg, &qhs_mx_rdpm,\n\t\t   &qhs_pcie0_cfg, &qhs_pcie1_cfg,\n\t\t   &qhs_pdm, &qhs_pimem_cfg,\n\t\t   &qhs_prng, &qhs_qdss_cfg,\n\t\t   &qhs_qspi, &qhs_qup0,\n\t\t   &qhs_qup1, &qhs_qup2,\n\t\t   &qhs_sdc2, &qhs_sdc4,\n\t\t   &qhs_spss_cfg, &qhs_tcsr,\n\t\t   &qhs_tlmm, &qhs_tme_cfg,\n\t\t   &qhs_ufs_mem_cfg, &qhs_usb3_0,\n\t\t   &qhs_venus_cfg, &qhs_vsense_ctrl_cfg,\n\t\t   &qns_a1_noc_cfg, &qns_a2_noc_cfg,\n\t\t   &qns_ddrss_cfg, &qns_mnoc_cfg,\n\t\t   &qns_pcie_anoc_cfg, &qns_snoc_cfg,\n\t\t   &qxs_imem, &qxs_pimem,\n\t\t   &srvc_cnoc, &xs_pcie_0,\n\t\t   &xs_pcie_1, &xs_qdss_stm,\n\t\t   &xs_sys_tcu_cfg },\n};\n\nstatic struct qcom_icc_bcm bcm_co0 = {\n\t.name = \"CO0\",\n\t.enable_mask = 0x1,\n\t.num_nodes = 2,\n\t.nodes = { &qxm_nsp, &qns_nsp_gemnoc },\n};\n\nstatic struct qcom_icc_bcm bcm_mc0 = {\n\t.name = \"MC0\",\n\t.keepalive = true,\n\t.num_nodes = 1,\n\t.nodes = { &ebi },\n};\n\nstatic struct qcom_icc_bcm bcm_mm0 = {\n\t.name = \"MM0\",\n\t.keepalive = true,\n\t.num_nodes = 1,\n\t.nodes = { &qns_mem_noc_hf },\n};\n\nstatic struct qcom_icc_bcm bcm_mm1 = {\n\t.name = \"MM1\",\n\t.enable_mask = 0x1,\n\t.num_nodes = 12,\n\t.nodes = { &qnm_camnoc_hf, &qnm_camnoc_icp,\n\t\t   &qnm_camnoc_sf, &qnm_mdp,\n\t\t   &qnm_mnoc_cfg, &qnm_rot,\n\t\t   &qnm_vapss_hcp, &qnm_video,\n\t\t   &qnm_video_cv_cpu, &qnm_video_cvp,\n\t\t   &qnm_video_v_cpu, &qns_mem_noc_sf },\n};\n\nstatic struct qcom_icc_bcm bcm_qup0 = {\n\t.name = \"QUP0\",\n\t.keepalive = true,\n\t.vote_scale = 1,\n\t.num_nodes = 1,\n\t.nodes = { &qup0_core_slave },\n};\n\nstatic struct qcom_icc_bcm bcm_qup1 = {\n\t.name = \"QUP1\",\n\t.keepalive = true,\n\t.vote_scale = 1,\n\t.num_nodes = 1,\n\t.nodes = { &qup1_core_slave },\n};\n\nstatic struct qcom_icc_bcm bcm_qup2 = {\n\t.name = \"QUP2\",\n\t.keepalive = true,\n\t.vote_scale = 1,\n\t.num_nodes = 1,\n\t.nodes = { &qup2_core_slave },\n};\n\nstatic struct qcom_icc_bcm bcm_sh0 = {\n\t.name = \"SH0\",\n\t.keepalive = true,\n\t.num_nodes = 1,\n\t.nodes = { &qns_llcc },\n};\n\nstatic struct qcom_icc_bcm bcm_sh1 = {\n\t.name = \"SH1\",\n\t.enable_mask = 0x1,\n\t.num_nodes = 7,\n\t.nodes = { &alm_gpu_tcu, &alm_sys_tcu,\n\t\t   &qnm_nsp_gemnoc, &qnm_pcie,\n\t\t   &qnm_snoc_gc, &qns_gem_noc_cnoc,\n\t\t   &qns_pcie },\n};\n\nstatic struct qcom_icc_bcm bcm_sn0 = {\n\t.name = \"SN0\",\n\t.keepalive = true,\n\t.num_nodes = 1,\n\t.nodes = { &qns_gemnoc_sf },\n};\n\nstatic struct qcom_icc_bcm bcm_sn1 = {\n\t.name = \"SN1\",\n\t.enable_mask = 0x1,\n\t.num_nodes = 4,\n\t.nodes = { &qhm_gic, &qxm_pimem,\n\t\t   &xm_gic, &qns_gemnoc_gc },\n};\n\nstatic struct qcom_icc_bcm bcm_sn2 = {\n\t.name = \"SN2\",\n\t.num_nodes = 1,\n\t.nodes = { &qnm_aggre1_noc },\n};\n\nstatic struct qcom_icc_bcm bcm_sn3 = {\n\t.name = \"SN3\",\n\t.num_nodes = 1,\n\t.nodes = { &qnm_aggre2_noc },\n};\n\nstatic struct qcom_icc_bcm bcm_sn4 = {\n\t.name = \"SN4\",\n\t.num_nodes = 1,\n\t.nodes = { &qnm_lpass_noc },\n};\n\nstatic struct qcom_icc_bcm bcm_sn7 = {\n\t.name = \"SN7\",\n\t.num_nodes = 1,\n\t.nodes = { &qns_pcie_mem_noc },\n};\n\nstatic struct qcom_icc_bcm bcm_acv_disp = {\n\t.name = \"ACV\",\n\t.enable_mask = 0x1,\n\t.num_nodes = 1,\n\t.nodes = { &ebi_disp },\n};\n\nstatic struct qcom_icc_bcm bcm_mc0_disp = {\n\t.name = \"MC0\",\n\t.num_nodes = 1,\n\t.nodes = { &ebi_disp },\n};\n\nstatic struct qcom_icc_bcm bcm_mm0_disp = {\n\t.name = \"MM0\",\n\t.num_nodes = 1,\n\t.nodes = { &qns_mem_noc_hf_disp },\n};\n\nstatic struct qcom_icc_bcm bcm_mm1_disp = {\n\t.name = \"MM1\",\n\t.enable_mask = 0x1,\n\t.num_nodes = 3,\n\t.nodes = { &qnm_mdp_disp, &qnm_rot_disp,\n\t\t   &qns_mem_noc_sf_disp },\n};\n\nstatic struct qcom_icc_bcm bcm_sh0_disp = {\n\t.name = \"SH0\",\n\t.num_nodes = 1,\n\t.nodes = { &qns_llcc_disp },\n};\n\nstatic struct qcom_icc_bcm bcm_sh1_disp = {\n\t.name = \"SH1\",\n\t.enable_mask = 0x1,\n\t.num_nodes = 1,\n\t.nodes = { &qnm_pcie_disp },\n};\n\nstatic struct qcom_icc_bcm * const aggre1_noc_bcms[] = {\n};\n\nstatic struct qcom_icc_node * const aggre1_noc_nodes[] = {\n\t[MASTER_QSPI_0] = &qhm_qspi,\n\t[MASTER_QUP_1] = &qhm_qup1,\n\t[MASTER_A1NOC_CFG] = &qnm_a1noc_cfg,\n\t[MASTER_SDCC_4] = &xm_sdc4,\n\t[MASTER_UFS_MEM] = &xm_ufs_mem,\n\t[MASTER_USB3_0] = &xm_usb3_0,\n\t[SLAVE_A1NOC_SNOC] = &qns_a1noc_snoc,\n\t[SLAVE_SERVICE_A1NOC] = &srvc_aggre1_noc,\n};\n\nstatic const struct qcom_icc_desc sm8450_aggre1_noc = {\n\t.nodes = aggre1_noc_nodes,\n\t.num_nodes = ARRAY_SIZE(aggre1_noc_nodes),\n\t.bcms = aggre1_noc_bcms,\n\t.num_bcms = ARRAY_SIZE(aggre1_noc_bcms),\n};\n\nstatic struct qcom_icc_bcm * const aggre2_noc_bcms[] = {\n\t&bcm_ce0,\n};\n\nstatic struct qcom_icc_node * const aggre2_noc_nodes[] = {\n\t[MASTER_QDSS_BAM] = &qhm_qdss_bam,\n\t[MASTER_QUP_0] = &qhm_qup0,\n\t[MASTER_QUP_2] = &qhm_qup2,\n\t[MASTER_A2NOC_CFG] = &qnm_a2noc_cfg,\n\t[MASTER_CRYPTO] = &qxm_crypto,\n\t[MASTER_IPA] = &qxm_ipa,\n\t[MASTER_SENSORS_PROC] = &qxm_sensorss_q6,\n\t[MASTER_SP] = &qxm_sp,\n\t[MASTER_QDSS_ETR] = &xm_qdss_etr_0,\n\t[MASTER_QDSS_ETR_1] = &xm_qdss_etr_1,\n\t[MASTER_SDCC_2] = &xm_sdc2,\n\t[SLAVE_A2NOC_SNOC] = &qns_a2noc_snoc,\n\t[SLAVE_SERVICE_A2NOC] = &srvc_aggre2_noc,\n};\n\nstatic const struct qcom_icc_desc sm8450_aggre2_noc = {\n\t.nodes = aggre2_noc_nodes,\n\t.num_nodes = ARRAY_SIZE(aggre2_noc_nodes),\n\t.bcms = aggre2_noc_bcms,\n\t.num_bcms = ARRAY_SIZE(aggre2_noc_bcms),\n};\n\nstatic struct qcom_icc_bcm * const clk_virt_bcms[] = {\n\t&bcm_qup0,\n\t&bcm_qup1,\n\t&bcm_qup2,\n};\n\nstatic struct qcom_icc_node * const clk_virt_nodes[] = {\n\t[MASTER_QUP_CORE_0] = &qup0_core_master,\n\t[MASTER_QUP_CORE_1] = &qup1_core_master,\n\t[MASTER_QUP_CORE_2] = &qup2_core_master,\n\t[SLAVE_QUP_CORE_0] = &qup0_core_slave,\n\t[SLAVE_QUP_CORE_1] = &qup1_core_slave,\n\t[SLAVE_QUP_CORE_2] = &qup2_core_slave,\n};\n\nstatic const struct qcom_icc_desc sm8450_clk_virt = {\n\t.nodes = clk_virt_nodes,\n\t.num_nodes = ARRAY_SIZE(clk_virt_nodes),\n\t.bcms = clk_virt_bcms,\n\t.num_bcms = ARRAY_SIZE(clk_virt_bcms),\n};\n\nstatic struct qcom_icc_bcm * const config_noc_bcms[] = {\n\t&bcm_cn0,\n};\n\nstatic struct qcom_icc_node * const config_noc_nodes[] = {\n\t[MASTER_GEM_NOC_CNOC] = &qnm_gemnoc_cnoc,\n\t[MASTER_GEM_NOC_PCIE_SNOC] = &qnm_gemnoc_pcie,\n\t[SLAVE_AHB2PHY_SOUTH] = &qhs_ahb2phy0,\n\t[SLAVE_AHB2PHY_NORTH] = &qhs_ahb2phy1,\n\t[SLAVE_AOSS] = &qhs_aoss,\n\t[SLAVE_CAMERA_CFG] = &qhs_camera_cfg,\n\t[SLAVE_CLK_CTL] = &qhs_clk_ctl,\n\t[SLAVE_CDSP_CFG] = &qhs_compute_cfg,\n\t[SLAVE_RBCPR_CX_CFG] = &qhs_cpr_cx,\n\t[SLAVE_RBCPR_MMCX_CFG] = &qhs_cpr_mmcx,\n\t[SLAVE_RBCPR_MXA_CFG] = &qhs_cpr_mxa,\n\t[SLAVE_RBCPR_MXC_CFG] = &qhs_cpr_mxc,\n\t[SLAVE_CRYPTO_0_CFG] = &qhs_crypto0_cfg,\n\t[SLAVE_CX_RDPM] = &qhs_cx_rdpm,\n\t[SLAVE_DISPLAY_CFG] = &qhs_display_cfg,\n\t[SLAVE_GFX3D_CFG] = &qhs_gpuss_cfg,\n\t[SLAVE_IMEM_CFG] = &qhs_imem_cfg,\n\t[SLAVE_IPA_CFG] = &qhs_ipa,\n\t[SLAVE_IPC_ROUTER_CFG] = &qhs_ipc_router,\n\t[SLAVE_LPASS] = &qhs_lpass_cfg,\n\t[SLAVE_CNOC_MSS] = &qhs_mss_cfg,\n\t[SLAVE_MX_RDPM] = &qhs_mx_rdpm,\n\t[SLAVE_PCIE_0_CFG] = &qhs_pcie0_cfg,\n\t[SLAVE_PCIE_1_CFG] = &qhs_pcie1_cfg,\n\t[SLAVE_PDM] = &qhs_pdm,\n\t[SLAVE_PIMEM_CFG] = &qhs_pimem_cfg,\n\t[SLAVE_PRNG] = &qhs_prng,\n\t[SLAVE_QDSS_CFG] = &qhs_qdss_cfg,\n\t[SLAVE_QSPI_0] = &qhs_qspi,\n\t[SLAVE_QUP_0] = &qhs_qup0,\n\t[SLAVE_QUP_1] = &qhs_qup1,\n\t[SLAVE_QUP_2] = &qhs_qup2,\n\t[SLAVE_SDCC_2] = &qhs_sdc2,\n\t[SLAVE_SDCC_4] = &qhs_sdc4,\n\t[SLAVE_SPSS_CFG] = &qhs_spss_cfg,\n\t[SLAVE_TCSR] = &qhs_tcsr,\n\t[SLAVE_TLMM] = &qhs_tlmm,\n\t[SLAVE_TME_CFG] = &qhs_tme_cfg,\n\t[SLAVE_UFS_MEM_CFG] = &qhs_ufs_mem_cfg,\n\t[SLAVE_USB3_0] = &qhs_usb3_0,\n\t[SLAVE_VENUS_CFG] = &qhs_venus_cfg,\n\t[SLAVE_VSENSE_CTRL_CFG] = &qhs_vsense_ctrl_cfg,\n\t[SLAVE_A1NOC_CFG] = &qns_a1_noc_cfg,\n\t[SLAVE_A2NOC_CFG] = &qns_a2_noc_cfg,\n\t[SLAVE_DDRSS_CFG] = &qns_ddrss_cfg,\n\t[SLAVE_CNOC_MNOC_CFG] = &qns_mnoc_cfg,\n\t[SLAVE_PCIE_ANOC_CFG] = &qns_pcie_anoc_cfg,\n\t[SLAVE_SNOC_CFG] = &qns_snoc_cfg,\n\t[SLAVE_IMEM] = &qxs_imem,\n\t[SLAVE_PIMEM] = &qxs_pimem,\n\t[SLAVE_SERVICE_CNOC] = &srvc_cnoc,\n\t[SLAVE_PCIE_0] = &xs_pcie_0,\n\t[SLAVE_PCIE_1] = &xs_pcie_1,\n\t[SLAVE_QDSS_STM] = &xs_qdss_stm,\n\t[SLAVE_TCU] = &xs_sys_tcu_cfg,\n};\n\nstatic const struct qcom_icc_desc sm8450_config_noc = {\n\t.nodes = config_noc_nodes,\n\t.num_nodes = ARRAY_SIZE(config_noc_nodes),\n\t.bcms = config_noc_bcms,\n\t.num_bcms = ARRAY_SIZE(config_noc_bcms),\n};\n\nstatic struct qcom_icc_bcm * const gem_noc_bcms[] = {\n\t&bcm_sh0,\n\t&bcm_sh1,\n\t&bcm_sh0_disp,\n\t&bcm_sh1_disp,\n};\n\nstatic struct qcom_icc_node * const gem_noc_nodes[] = {\n\t[MASTER_GPU_TCU] = &alm_gpu_tcu,\n\t[MASTER_SYS_TCU] = &alm_sys_tcu,\n\t[MASTER_APPSS_PROC] = &chm_apps,\n\t[MASTER_GFX3D] = &qnm_gpu,\n\t[MASTER_MSS_PROC] = &qnm_mdsp,\n\t[MASTER_MNOC_HF_MEM_NOC] = &qnm_mnoc_hf,\n\t[MASTER_MNOC_SF_MEM_NOC] = &qnm_mnoc_sf,\n\t[MASTER_COMPUTE_NOC] = &qnm_nsp_gemnoc,\n\t[MASTER_ANOC_PCIE_GEM_NOC] = &qnm_pcie,\n\t[MASTER_SNOC_GC_MEM_NOC] = &qnm_snoc_gc,\n\t[MASTER_SNOC_SF_MEM_NOC] = &qnm_snoc_sf,\n\t[SLAVE_GEM_NOC_CNOC] = &qns_gem_noc_cnoc,\n\t[SLAVE_LLCC] = &qns_llcc,\n\t[SLAVE_MEM_NOC_PCIE_SNOC] = &qns_pcie,\n\t[MASTER_MNOC_HF_MEM_NOC_DISP] = &qnm_mnoc_hf_disp,\n\t[MASTER_MNOC_SF_MEM_NOC_DISP] = &qnm_mnoc_sf_disp,\n\t[MASTER_ANOC_PCIE_GEM_NOC_DISP] = &qnm_pcie_disp,\n\t[SLAVE_LLCC_DISP] = &qns_llcc_disp,\n};\n\nstatic const struct qcom_icc_desc sm8450_gem_noc = {\n\t.nodes = gem_noc_nodes,\n\t.num_nodes = ARRAY_SIZE(gem_noc_nodes),\n\t.bcms = gem_noc_bcms,\n\t.num_bcms = ARRAY_SIZE(gem_noc_bcms),\n};\n\nstatic struct qcom_icc_bcm * const lpass_ag_noc_bcms[] = {\n};\n\nstatic struct qcom_icc_node * const lpass_ag_noc_nodes[] = {\n\t[MASTER_CNOC_LPASS_AG_NOC] = &qhm_config_noc,\n\t[MASTER_LPASS_PROC] = &qxm_lpass_dsp,\n\t[SLAVE_LPASS_CORE_CFG] = &qhs_lpass_core,\n\t[SLAVE_LPASS_LPI_CFG] = &qhs_lpass_lpi,\n\t[SLAVE_LPASS_MPU_CFG] = &qhs_lpass_mpu,\n\t[SLAVE_LPASS_TOP_CFG] = &qhs_lpass_top,\n\t[SLAVE_LPASS_SNOC] = &qns_sysnoc,\n\t[SLAVE_SERVICES_LPASS_AML_NOC] = &srvc_niu_aml_noc,\n\t[SLAVE_SERVICE_LPASS_AG_NOC] = &srvc_niu_lpass_agnoc,\n};\n\nstatic const struct qcom_icc_desc sm8450_lpass_ag_noc = {\n\t.nodes = lpass_ag_noc_nodes,\n\t.num_nodes = ARRAY_SIZE(lpass_ag_noc_nodes),\n\t.bcms = lpass_ag_noc_bcms,\n\t.num_bcms = ARRAY_SIZE(lpass_ag_noc_bcms),\n};\n\nstatic struct qcom_icc_bcm * const mc_virt_bcms[] = {\n\t&bcm_acv,\n\t&bcm_mc0,\n\t&bcm_acv_disp,\n\t&bcm_mc0_disp,\n};\n\nstatic struct qcom_icc_node * const mc_virt_nodes[] = {\n\t[MASTER_LLCC] = &llcc_mc,\n\t[SLAVE_EBI1] = &ebi,\n\t[MASTER_LLCC_DISP] = &llcc_mc_disp,\n\t[SLAVE_EBI1_DISP] = &ebi_disp,\n};\n\nstatic const struct qcom_icc_desc sm8450_mc_virt = {\n\t.nodes = mc_virt_nodes,\n\t.num_nodes = ARRAY_SIZE(mc_virt_nodes),\n\t.bcms = mc_virt_bcms,\n\t.num_bcms = ARRAY_SIZE(mc_virt_bcms),\n};\n\nstatic struct qcom_icc_bcm * const mmss_noc_bcms[] = {\n\t&bcm_mm0,\n\t&bcm_mm1,\n\t&bcm_mm0_disp,\n\t&bcm_mm1_disp,\n};\n\nstatic struct qcom_icc_node * const mmss_noc_nodes[] = {\n\t[MASTER_CAMNOC_HF] = &qnm_camnoc_hf,\n\t[MASTER_CAMNOC_ICP] = &qnm_camnoc_icp,\n\t[MASTER_CAMNOC_SF] = &qnm_camnoc_sf,\n\t[MASTER_MDP] = &qnm_mdp,\n\t[MASTER_CNOC_MNOC_CFG] = &qnm_mnoc_cfg,\n\t[MASTER_ROTATOR] = &qnm_rot,\n\t[MASTER_CDSP_HCP] = &qnm_vapss_hcp,\n\t[MASTER_VIDEO] = &qnm_video,\n\t[MASTER_VIDEO_CV_PROC] = &qnm_video_cv_cpu,\n\t[MASTER_VIDEO_PROC] = &qnm_video_cvp,\n\t[MASTER_VIDEO_V_PROC] = &qnm_video_v_cpu,\n\t[SLAVE_MNOC_HF_MEM_NOC] = &qns_mem_noc_hf,\n\t[SLAVE_MNOC_SF_MEM_NOC] = &qns_mem_noc_sf,\n\t[SLAVE_SERVICE_MNOC] = &srvc_mnoc,\n\t[MASTER_MDP_DISP] = &qnm_mdp_disp,\n\t[MASTER_ROTATOR_DISP] = &qnm_rot_disp,\n\t[SLAVE_MNOC_HF_MEM_NOC_DISP] = &qns_mem_noc_hf_disp,\n\t[SLAVE_MNOC_SF_MEM_NOC_DISP] = &qns_mem_noc_sf_disp,\n};\n\nstatic const struct qcom_icc_desc sm8450_mmss_noc = {\n\t.nodes = mmss_noc_nodes,\n\t.num_nodes = ARRAY_SIZE(mmss_noc_nodes),\n\t.bcms = mmss_noc_bcms,\n\t.num_bcms = ARRAY_SIZE(mmss_noc_bcms),\n};\n\nstatic struct qcom_icc_bcm * const nsp_noc_bcms[] = {\n\t&bcm_co0,\n};\n\nstatic struct qcom_icc_node * const nsp_noc_nodes[] = {\n\t[MASTER_CDSP_NOC_CFG] = &qhm_nsp_noc_config,\n\t[MASTER_CDSP_PROC] = &qxm_nsp,\n\t[SLAVE_CDSP_MEM_NOC] = &qns_nsp_gemnoc,\n\t[SLAVE_SERVICE_NSP_NOC] = &service_nsp_noc,\n};\n\nstatic const struct qcom_icc_desc sm8450_nsp_noc = {\n\t.nodes = nsp_noc_nodes,\n\t.num_nodes = ARRAY_SIZE(nsp_noc_nodes),\n\t.bcms = nsp_noc_bcms,\n\t.num_bcms = ARRAY_SIZE(nsp_noc_bcms),\n};\n\nstatic struct qcom_icc_bcm * const pcie_anoc_bcms[] = {\n\t&bcm_sn7,\n};\n\nstatic struct qcom_icc_node * const pcie_anoc_nodes[] = {\n\t[MASTER_PCIE_ANOC_CFG] = &qnm_pcie_anoc_cfg,\n\t[MASTER_PCIE_0] = &xm_pcie3_0,\n\t[MASTER_PCIE_1] = &xm_pcie3_1,\n\t[SLAVE_ANOC_PCIE_GEM_NOC] = &qns_pcie_mem_noc,\n\t[SLAVE_SERVICE_PCIE_ANOC] = &srvc_pcie_aggre_noc,\n};\n\nstatic const struct qcom_icc_desc sm8450_pcie_anoc = {\n\t.nodes = pcie_anoc_nodes,\n\t.num_nodes = ARRAY_SIZE(pcie_anoc_nodes),\n\t.bcms = pcie_anoc_bcms,\n\t.num_bcms = ARRAY_SIZE(pcie_anoc_bcms),\n};\n\nstatic struct qcom_icc_bcm * const system_noc_bcms[] = {\n\t&bcm_sn0,\n\t&bcm_sn1,\n\t&bcm_sn2,\n\t&bcm_sn3,\n\t&bcm_sn4,\n};\n\nstatic struct qcom_icc_node * const system_noc_nodes[] = {\n\t[MASTER_GIC_AHB] = &qhm_gic,\n\t[MASTER_A1NOC_SNOC] = &qnm_aggre1_noc,\n\t[MASTER_A2NOC_SNOC] = &qnm_aggre2_noc,\n\t[MASTER_LPASS_ANOC] = &qnm_lpass_noc,\n\t[MASTER_SNOC_CFG] = &qnm_snoc_cfg,\n\t[MASTER_PIMEM] = &qxm_pimem,\n\t[MASTER_GIC] = &xm_gic,\n\t[SLAVE_SNOC_GEM_NOC_GC] = &qns_gemnoc_gc,\n\t[SLAVE_SNOC_GEM_NOC_SF] = &qns_gemnoc_sf,\n\t[SLAVE_SERVICE_SNOC] = &srvc_snoc,\n};\n\nstatic const struct qcom_icc_desc sm8450_system_noc = {\n\t.nodes = system_noc_nodes,\n\t.num_nodes = ARRAY_SIZE(system_noc_nodes),\n\t.bcms = system_noc_bcms,\n\t.num_bcms = ARRAY_SIZE(system_noc_bcms),\n};\n\nstatic const struct of_device_id qnoc_of_match[] = {\n\t{ .compatible = \"qcom,sm8450-aggre1-noc\",\n\t  .data = &sm8450_aggre1_noc},\n\t{ .compatible = \"qcom,sm8450-aggre2-noc\",\n\t  .data = &sm8450_aggre2_noc},\n\t{ .compatible = \"qcom,sm8450-clk-virt\",\n\t  .data = &sm8450_clk_virt},\n\t{ .compatible = \"qcom,sm8450-config-noc\",\n\t  .data = &sm8450_config_noc},\n\t{ .compatible = \"qcom,sm8450-gem-noc\",\n\t  .data = &sm8450_gem_noc},\n\t{ .compatible = \"qcom,sm8450-lpass-ag-noc\",\n\t  .data = &sm8450_lpass_ag_noc},\n\t{ .compatible = \"qcom,sm8450-mc-virt\",\n\t  .data = &sm8450_mc_virt},\n\t{ .compatible = \"qcom,sm8450-mmss-noc\",\n\t  .data = &sm8450_mmss_noc},\n\t{ .compatible = \"qcom,sm8450-nsp-noc\",\n\t  .data = &sm8450_nsp_noc},\n\t{ .compatible = \"qcom,sm8450-pcie-anoc\",\n\t  .data = &sm8450_pcie_anoc},\n\t{ .compatible = \"qcom,sm8450-system-noc\",\n\t  .data = &sm8450_system_noc},\n\t{ }\n};\nMODULE_DEVICE_TABLE(of, qnoc_of_match);\n\nstatic struct platform_driver qnoc_driver = {\n\t.probe = qcom_icc_rpmh_probe,\n\t.remove = qcom_icc_rpmh_remove,\n\t.driver = {\n\t\t.name = \"qnoc-sm8450\",\n\t\t.of_match_table = qnoc_of_match,\n\t\t.sync_state = icc_sync_state,\n\t},\n};\n\nstatic int __init qnoc_driver_init(void)\n{\n\treturn platform_driver_register(&qnoc_driver);\n}\ncore_initcall(qnoc_driver_init);\n\nstatic void __exit qnoc_driver_exit(void)\n{\n\tplatform_driver_unregister(&qnoc_driver);\n}\nmodule_exit(qnoc_driver_exit);\n\nMODULE_DESCRIPTION(\"sm8450 NoC driver\");\nMODULE_LICENSE(\"GPL v2\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}