# verilog-final-project

see 'Team5_Final_Project_Report.pdf'
