// Seed: 1869314608
module module_0 (
    input wor id_0,
    input tri0 id_1,
    output tri0 id_2,
    input wire id_3,
    input tri0 id_4,
    input wire id_5,
    output wor id_6,
    input tri1 id_7,
    input uwire id_8,
    input supply1 id_9,
    output tri id_10,
    input tri0 id_11,
    output tri id_12,
    input wor id_13,
    input tri0 id_14
);
  wire id_16;
  assign id_6 = 1;
  tri0  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  = 0 ;
  generate
    assign id_32 = id_28;
  endgenerate
endmodule
module module_1 (
    input tri1 id_0,
    input tri id_1,
    input wand id_2,
    output supply1 id_3,
    input tri1 id_4,
    input wire id_5,
    input wire id_6,
    input supply1 id_7,
    input supply0 id_8,
    input wand id_9,
    output wor id_10,
    output wire id_11,
    output wire id_12,
    input tri0 id_13,
    output supply1 id_14,
    input supply0 id_15,
    output supply1 id_16,
    output tri0 id_17
);
  wire id_19;
  assign id_10 = 1 < id_4;
  module_0(
      id_4, id_13, id_12, id_5, id_1, id_6, id_17, id_9, id_2, id_2, id_14, id_15, id_10, id_6, id_4
  );
  wire id_20;
endmodule
