Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Mon Sep  1 04:09:01 2025
| Host         : wangjiakun-Inspiron-14-Plus-7430 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_methodology -file top_wrapper_methodology_drc_routed.rpt -pb top_wrapper_methodology_drc_routed.pb -rpx top_wrapper_methodology_drc_routed.rpx
| Design       : top_wrapper
| Device       : xc7a200tfbg676-2
| Speed File   : -2
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max checks: <unlimited>
             Checks found: 58
+-----------+----------+---------------------------------------------+--------+
| Rule      | Severity | Description                                 | Checks |
+-----------+----------+---------------------------------------------+--------+
| LUTAR-1   | Warning  | LUT drives async reset alert                | 6      |
| TIMING-9  | Warning  | Unknown CDC Logic                           | 1      |
| TIMING-20 | Warning  | Non-clocked latch                           | 48     |
| XDCB-5    | Warning  | Runtime inefficient way to find pin objects | 2      |
| LATCH-1   | Advisory | Existing latches in the design              | 1      |
+-----------+----------+---------------------------------------------+--------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell top_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Serial_Dbg_Intf.abstractcs_busy_rst_i_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) top_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.abstractcs_busy_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell top_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.resume_rst_i_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) top_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.resumeack_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch top_i/mmio_subsystem_1/inst/control/FSM_onehot_w_next_state_reg[0] cannot be properly analyzed as its control pin top_i/mmio_subsystem_1/inst/control/FSM_onehot_w_next_state_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch top_i/mmio_subsystem_1/inst/control/FSM_onehot_w_next_state_reg[1] cannot be properly analyzed as its control pin top_i/mmio_subsystem_1/inst/control/FSM_onehot_w_next_state_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch top_i/mmio_subsystem_1/inst/control/FSM_onehot_w_next_state_reg[2] cannot be properly analyzed as its control pin top_i/mmio_subsystem_1/inst/control/FSM_onehot_w_next_state_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch top_i/mmio_subsystem_1/inst/control/FSM_onehot_w_next_state_reg[3] cannot be properly analyzed as its control pin top_i/mmio_subsystem_1/inst/control/FSM_onehot_w_next_state_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch top_i/mmio_subsystem_1/inst/control/FSM_onehot_w_next_state_reg[4] cannot be properly analyzed as its control pin top_i/mmio_subsystem_1/inst/control/FSM_onehot_w_next_state_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch top_i/mmio_subsystem_1/inst/emperor_gpio/w_next_state_reg[0] cannot be properly analyzed as its control pin top_i/mmio_subsystem_1/inst/emperor_gpio/w_next_state_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch top_i/mmio_subsystem_1/inst/emperor_gpio/w_next_state_reg[1] cannot be properly analyzed as its control pin top_i/mmio_subsystem_1/inst/emperor_gpio/w_next_state_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch top_i/mmio_subsystem_1/inst/emperor_timer/FSM_onehot_w_next_state_reg[0] cannot be properly analyzed as its control pin top_i/mmio_subsystem_1/inst/emperor_timer/FSM_onehot_w_next_state_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch top_i/mmio_subsystem_1/inst/emperor_timer/FSM_onehot_w_next_state_reg[1] cannot be properly analyzed as its control pin top_i/mmio_subsystem_1/inst/emperor_timer/FSM_onehot_w_next_state_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch top_i/mmio_subsystem_1/inst/emperor_timer/FSM_onehot_w_next_state_reg[2] cannot be properly analyzed as its control pin top_i/mmio_subsystem_1/inst/emperor_timer/FSM_onehot_w_next_state_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch top_i/mmio_subsystem_1/inst/emperor_timer/w_decode_error_reg cannot be properly analyzed as its control pin top_i/mmio_subsystem_1/inst/emperor_timer/w_decode_error_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data_reg[0] cannot be properly analyzed as its control pin top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data_reg[10] cannot be properly analyzed as its control pin top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data_reg[10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data_reg[11] cannot be properly analyzed as its control pin top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data_reg[11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data_reg[12] cannot be properly analyzed as its control pin top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data_reg[12]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data_reg[13] cannot be properly analyzed as its control pin top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data_reg[13]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data_reg[14] cannot be properly analyzed as its control pin top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data_reg[14]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data_reg[15] cannot be properly analyzed as its control pin top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data_reg[15]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data_reg[16] cannot be properly analyzed as its control pin top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data_reg[16]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data_reg[17] cannot be properly analyzed as its control pin top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data_reg[17]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data_reg[18] cannot be properly analyzed as its control pin top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data_reg[18]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data_reg[19] cannot be properly analyzed as its control pin top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data_reg[19]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#23 Warning
Non-clocked latch  
The latch top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data_reg[1] cannot be properly analyzed as its control pin top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#24 Warning
Non-clocked latch  
The latch top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data_reg[20] cannot be properly analyzed as its control pin top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data_reg[20]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#25 Warning
Non-clocked latch  
The latch top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data_reg[21] cannot be properly analyzed as its control pin top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data_reg[21]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#26 Warning
Non-clocked latch  
The latch top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data_reg[22] cannot be properly analyzed as its control pin top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data_reg[22]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#27 Warning
Non-clocked latch  
The latch top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data_reg[23] cannot be properly analyzed as its control pin top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data_reg[23]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#28 Warning
Non-clocked latch  
The latch top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data_reg[24] cannot be properly analyzed as its control pin top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data_reg[24]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#29 Warning
Non-clocked latch  
The latch top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data_reg[25] cannot be properly analyzed as its control pin top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data_reg[25]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#30 Warning
Non-clocked latch  
The latch top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data_reg[26] cannot be properly analyzed as its control pin top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data_reg[26]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#31 Warning
Non-clocked latch  
The latch top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data_reg[27] cannot be properly analyzed as its control pin top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data_reg[27]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#32 Warning
Non-clocked latch  
The latch top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data_reg[28] cannot be properly analyzed as its control pin top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data_reg[28]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#33 Warning
Non-clocked latch  
The latch top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data_reg[29] cannot be properly analyzed as its control pin top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data_reg[29]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#34 Warning
Non-clocked latch  
The latch top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data_reg[2] cannot be properly analyzed as its control pin top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#35 Warning
Non-clocked latch  
The latch top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data_reg[30] cannot be properly analyzed as its control pin top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data_reg[30]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#36 Warning
Non-clocked latch  
The latch top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data_reg[31] cannot be properly analyzed as its control pin top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data_reg[31]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#37 Warning
Non-clocked latch  
The latch top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data_reg[3] cannot be properly analyzed as its control pin top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#38 Warning
Non-clocked latch  
The latch top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data_reg[4] cannot be properly analyzed as its control pin top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#39 Warning
Non-clocked latch  
The latch top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data_reg[5] cannot be properly analyzed as its control pin top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#40 Warning
Non-clocked latch  
The latch top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data_reg[6] cannot be properly analyzed as its control pin top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#41 Warning
Non-clocked latch  
The latch top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data_reg[7] cannot be properly analyzed as its control pin top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#42 Warning
Non-clocked latch  
The latch top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data_reg[8] cannot be properly analyzed as its control pin top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#43 Warning
Non-clocked latch  
The latch top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data_reg[9] cannot be properly analyzed as its control pin top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_data_reg[9]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#44 Warning
Non-clocked latch  
The latch top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_done_reg cannot be properly analyzed as its control pin top_i/mmio_subsystem_1/inst/emperor_timer/w_rd_done_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#45 Warning
Non-clocked latch  
The latch top_i/mmio_subsystem_1/inst/emperor_timer/w_slave_error_reg cannot be properly analyzed as its control pin top_i/mmio_subsystem_1/inst/emperor_timer/w_slave_error_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#46 Warning
Non-clocked latch  
The latch top_i/mmio_subsystem_1/inst/emperor_uart/FSM_onehot_w_next_state_reg[0] cannot be properly analyzed as its control pin top_i/mmio_subsystem_1/inst/emperor_uart/FSM_onehot_w_next_state_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#47 Warning
Non-clocked latch  
The latch top_i/mmio_subsystem_1/inst/emperor_uart/FSM_onehot_w_next_state_reg[1] cannot be properly analyzed as its control pin top_i/mmio_subsystem_1/inst/emperor_uart/FSM_onehot_w_next_state_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#48 Warning
Non-clocked latch  
The latch top_i/mmio_subsystem_1/inst/emperor_uart/FSM_onehot_w_next_state_reg[2] cannot be properly analyzed as its control pin top_i/mmio_subsystem_1/inst/emperor_uart/FSM_onehot_w_next_state_reg[2]/G is not reached by a timing clock
Related violations: <none>

XDCB-5#1 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter {NAME =~ *ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[*].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '46' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_ila_1_0/ila_v6_2/constraints/ila.xdc (Line: 72)
Related violations: <none>

XDCB-5#2 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hierarchical -filter {NAME =~ *ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[*].U_TC/yes_output_reg.dout_reg_reg/D}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '46' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_ila_1_0/ila_v6_2/constraints/ila.xdc (Line: 72)
Related violations: <none>

LATCH-1#1 Advisory
Existing latches in the design  
There are 48 latches found in the design. Inferred latches are often the result of HDL coding mistakes, such as incomplete if or case statements.
Related violations: <none>


