Memory system setup successful.				   <
========================================================   <
							   <
Printing all memory objects ... 			   <
							   <
[DL1Cache]						   <
device type = cache					   <
write policy = WT					   <
hit time = 2						   <
capacity = 8192						   <
block size = 64						   <
associativity = 1					   <
lower level = L2Cache					   <
							   <
[IL1Cache]						   <
device type = cache					   <
write policy = WT					   <
hit time = 2						   <
capacity = 8192						   <
block size = 64						   <
associativity = 1					   <
lower level = L2Cache					   <
							   <
[L2Cache]						   <
device type = cache					   <
write policy = WB					   <
hit time = 10						   <
capacity = 16384					   <
block size = 64						   <
associativity = 4					   <
lower level = Memory					   <
							   <
[Memory]						   <
device type = dram					   <
hit time = 100						   <
							   <
========================================================   <
[IF CYCLE: 1] LOAD: (Seq:        1)(Addr: 39168)(PC: 0)	   <
IL1Cache->access(MemRead, addr: 0, latency: 2)		   <
CYCLE: 1 -> 2						   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
========================================================   <
[IF CYCLE: 3] LOAD: (Seq:        2)(Addr: 39200)(PC: 4)	   <
IL1Cache->access(MemRead, addr: 4, latency: 2)		   <
CYCLE: 3 -> 4						   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
========================================================   <
[MEM CYCLE: 6] LOAD: (Seq:        1)(Addr: 39168)(PC: 0)   <
DL1Cache->access(MemRead, addr: 39168, latency: 2)	   <
L2Cache->access(MemRead, addr: 39168, latency: 12)	   <
Memory->access(MemRead, addr: 39168, latency: 112)	   <
CYCLE: 6 -> 117						   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
(0, 0) tag=4:valid=1:dirty=0:age=0			   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=2:valid=1:dirty=0:age=0			   <
========================================================   <
[MEM CYCLE: 118] LOAD: (Seq:        2)(Addr: 39200)(PC:    <
DL1Cache->access(MemRead, addr: 39200, latency: 2)	   <
CYCLE: 118 -> 119					   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
(0, 0) tag=4:valid=1:dirty=0:age=0			   <
[IL1Cache]						   <
[L2Cache]						   <
(0, 0) tag=2:valid=1:dirty=0:age=0			   <
========================================================   <
========================================================   <
							   <
Printing all memory stats ... 				   <
							   <
DL1Cache:readHits=1:readMisses=1:writeHits=0:writeMisses   <
IL1Cache:readHits=2:readMisses=0:writeHits=0:writeMisses   <
L2Cache:readHits=0:readMisses=1:writeHits=0:writeMisses=   <
Memory:readHits=1:writeHits=0				   <
							   <
========================================================   <
+ Memory stall cycles : 114				   <
+ Number of cycles : 120				   <
+ IPC (Instructions Per Cycle) : 0.0167			   <
