{
  "crash_id": "origin",
  "reproduction": {
    "reproduced": true,
    "command": "circt-verilog --ir-hw source.sv",
    "crash_signature": "assertion in MooreToCore.cpp:SVModuleOpConversion::matchAndRewrite",
    "timestamp": "2026-01-28T16:22:25Z",
    "original_command": "/edazz/FeatureFuzz-SV/target/circt-1.139.0/bin/circt-verilog --ir-hw /tmp/featurefuzz_sv_85ldhy3n/test_fb0c1a81cb96.sv"
  },
  "crash_info": {
    "type": "assertion",
    "dialect": "Moore",
    "failing_pass": "MooreToCore",
    "crash_location": {
      "file": "MooreToCore.cpp",
      "function": "SVModuleOpConversion::matchAndRewrite"
    }
  }
}
