#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Jun 14 12:19:52 2021
# Process ID: 1432
# Current directory: C:/work/2016114869/core2/core2.runs/system_tftlcd_0_0_synth_1
# Command line: vivado.exe -log system_tftlcd_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_tftlcd_0_0.tcl
# Log file: C:/work/2016114869/core2/core2.runs/system_tftlcd_0_0_synth_1/system_tftlcd_0_0.vds
# Journal file: C:/work/2016114869/core2/core2.runs/system_tftlcd_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source system_tftlcd_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/work/2016114869/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
Command: synth_design -top system_tftlcd_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11804 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 833.809 ; gain = 179.336
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_tftlcd_0_0' [c:/work/2016114869/core2/core2.srcs/sources_1/bd/system/ip/system_tftlcd_0_0/synth/system_tftlcd_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'tftlcd_v1_0' [c:/work/2016114869/core2/core2.srcs/sources_1/bd/system/ipshared/793a/hdl/tftlcd_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 19 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'tftlcd_v1_0_S00_AXI' [c:/work/2016114869/core2/core2.srcs/sources_1/bd/system/ipshared/793a/hdl/tftlcd_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 19 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/work/2016114869/core2/core2.srcs/sources_1/bd/system/ipshared/793a/hdl/tftlcd_v1_0_S00_AXI.v:240]
INFO: [Synth 8-226] default block is never used [c:/work/2016114869/core2/core2.srcs/sources_1/bd/system/ipshared/793a/hdl/tftlcd_v1_0_S00_AXI.v:381]
INFO: [Synth 8-6157] synthesizing module 'TFTLCDctrl' [c:/work/2016114869/core2/core2.srcs/sources_1/bd/system/ipshared/793a/src/TFTLCDctrl.v:7]
INFO: [Synth 8-6157] synthesizing module 'g2m' [c:/work/2016114869/core2/core2.srcs/sources_1/bd/system/ipshared/793a/src/g2m.v:8]
INFO: [Synth 8-6155] done synthesizing module 'g2m' (1#1) [c:/work/2016114869/core2/core2.srcs/sources_1/bd/system/ipshared/793a/src/g2m.v:8]
INFO: [Synth 8-6157] synthesizing module 'horizontal' [c:/work/2016114869/core2/core2.srcs/sources_1/bd/system/ipshared/793a/src/horizontal.v:3]
INFO: [Synth 8-6155] done synthesizing module 'horizontal' (2#1) [c:/work/2016114869/core2/core2.srcs/sources_1/bd/system/ipshared/793a/src/horizontal.v:3]
INFO: [Synth 8-6157] synthesizing module 'vertical' [c:/work/2016114869/core2/core2.srcs/sources_1/bd/system/ipshared/793a/src/vertical.v:2]
INFO: [Synth 8-6155] done synthesizing module 'vertical' (3#1) [c:/work/2016114869/core2/core2.srcs/sources_1/bd/system/ipshared/793a/src/vertical.v:2]
INFO: [Synth 8-6155] done synthesizing module 'TFTLCDctrl' (4#1) [c:/work/2016114869/core2/core2.srcs/sources_1/bd/system/ipshared/793a/src/TFTLCDctrl.v:7]
INFO: [Synth 8-638] synthesizing module 'blk_mem' [c:/work/2016114869/core2/core2.srcs/sources_1/bd/system/ip/system_tftlcd_0_0/src/blk_mem/synth/blk_mem.vhd:71]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: blk_mem.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: NO_CHANGE - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 130560 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 130560 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 17 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 130560 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 130560 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 17 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 60 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     33.737328 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_3' declared at 'c:/work/2016114869/core2/core2.srcs/sources_1/bd/system/ip/system_tftlcd_0_0/src/blk_mem/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_3' [c:/work/2016114869/core2/core2.srcs/sources_1/bd/system/ip/system_tftlcd_0_0/src/blk_mem/synth/blk_mem.vhd:239]
INFO: [Synth 8-256] done synthesizing module 'blk_mem' (15#1) [c:/work/2016114869/core2/core2.srcs/sources_1/bd/system/ip/system_tftlcd_0_0/src/blk_mem/synth/blk_mem.vhd:71]
INFO: [Synth 8-6155] done synthesizing module 'tftlcd_v1_0_S00_AXI' (16#1) [c:/work/2016114869/core2/core2.srcs/sources_1/bd/system/ipshared/793a/hdl/tftlcd_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'tftlcd_v1_0' (17#1) [c:/work/2016114869/core2/core2.srcs/sources_1/bd/system/ipshared/793a/hdl/tftlcd_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'system_tftlcd_0_0' (18#1) [c:/work/2016114869/core2/core2.srcs/sources_1/bd/system/ip/system_tftlcd_0_0/synth/system_tftlcd_0_0.v:57]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MUX_RST[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MEM_LAT_RST
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MUX_REGCE[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port WE
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[16]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[15]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[14]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[13]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[12]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[11]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[10]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[9]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[8]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[7]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[6]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[5]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[4]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[3]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[2]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[1]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[511]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[510]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[509]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[508]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[507]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[506]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[505]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[504]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[503]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[502]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[501]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[500]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[499]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[498]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[497]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[496]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[495]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[494]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[493]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[492]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[491]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[490]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[489]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[488]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[487]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[486]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[485]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[484]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[483]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[482]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[481]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[480]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[479]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[478]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[477]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[476]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[475]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[474]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[473]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[472]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[471]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[470]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[469]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[468]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[467]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[466]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[465]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[464]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[463]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[462]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[461]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[460]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[459]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[458]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[457]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[456]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[455]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[454]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[453]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[452]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[451]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[450]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[449]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[448]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[447]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[446]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[445]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[444]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[443]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[442]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[441]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[440]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[439]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[438]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[437]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[436]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[435]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[434]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[433]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:51 ; elapsed = 00:01:54 . Memory (MB): peak = 1136.277 ; gain = 481.805
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:52 ; elapsed = 00:01:55 . Memory (MB): peak = 1136.277 ; gain = 481.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:52 ; elapsed = 00:01:55 . Memory (MB): peak = 1136.277 ; gain = 481.805
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 60 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/work/2016114869/core2/core2.runs/system_tftlcd_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/work/2016114869/core2/core2.runs/system_tftlcd_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1136.277 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.092 . Memory (MB): peak = 1136.277 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:57 ; elapsed = 00:02:01 . Memory (MB): peak = 1136.277 ; gain = 481.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:57 ; elapsed = 00:02:01 . Memory (MB): peak = 1136.277 ; gain = 481.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst/tftlcd_v1_0_S00_AXI_inst/MEM_U0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:57 ; elapsed = 00:02:01 . Memory (MB): peak = 1136.277 ; gain = 481.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:59 ; elapsed = 00:02:02 . Memory (MB): peak = 1136.277 ; gain = 481.805
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	               19 Bit    Registers := 2     
	               17 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 70    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module g2m 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module horizontal 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module vertical 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module bindec 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module blk_mem_gen_mux 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module blk_mem_gen_mux__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
	                5 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module tftlcd_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	               19 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3917] design system_tftlcd_0_0 has port TFTLCD_DE_out driven by constant 1
INFO: [Synth 8-3917] design system_tftlcd_0_0 has port TFTLCD_Tpower driven by constant 1
INFO: [Synth 8-3886] merging instance 'inst/tftlcd_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/tftlcd_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/tftlcd_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/tftlcd_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/tftlcd_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/tftlcd_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:01 ; elapsed = 00:02:04 . Memory (MB): peak = 1136.277 ; gain = 481.805
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:07 ; elapsed = 00:02:11 . Memory (MB): peak = 1136.277 ; gain = 481.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:07 ; elapsed = 00:02:11 . Memory (MB): peak = 1136.277 ; gain = 481.805
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:08 ; elapsed = 00:02:11 . Memory (MB): peak = 1136.277 ; gain = 481.805
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:09 ; elapsed = 00:02:13 . Memory (MB): peak = 1136.277 ; gain = 481.805
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:09 ; elapsed = 00:02:13 . Memory (MB): peak = 1136.277 ; gain = 481.805
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:09 ; elapsed = 00:02:13 . Memory (MB): peak = 1136.277 ; gain = 481.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:09 ; elapsed = 00:02:13 . Memory (MB): peak = 1136.277 ; gain = 481.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:09 ; elapsed = 00:02:13 . Memory (MB): peak = 1136.277 ; gain = 481.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:09 ; elapsed = 00:02:13 . Memory (MB): peak = 1136.277 ; gain = 481.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |     4|
|2     |LUT1       |     3|
|3     |LUT2       |     8|
|4     |LUT3       |    14|
|5     |LUT4       |    32|
|6     |LUT5       |    40|
|7     |LUT6       |   178|
|8     |MUXF7      |    36|
|9     |RAMB36E1   |    32|
|10    |RAMB36E1_1 |    14|
|11    |RAMB36E1_2 |    14|
|12    |FDCE       |    39|
|13    |FDRE       |   198|
|14    |FDSE       |     1|
+------+-----------+------+

Report Instance Areas: 
+------+---------------------------------------------------+------------------------------------------+------+
|      |Instance                                           |Module                                    |Cells |
+------+---------------------------------------------------+------------------------------------------+------+
|1     |top                                                |                                          |   613|
|2     |  inst                                             |tftlcd_v1_0                               |   613|
|3     |    tftlcd_v1_0_S00_AXI_inst                       |tftlcd_v1_0_S00_AXI                       |   613|
|4     |      MEM_U0                                       |blk_mem                                   |   261|
|5     |        U0                                         |blk_mem_gen_v8_4_3                        |   261|
|6     |          inst_blk_mem_gen                         |blk_mem_gen_v8_4_3_synth                  |   261|
|7     |            \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top                           |   261|
|8     |              \valid.cstr                          |blk_mem_gen_generic_cstr                  |   261|
|9     |                \bindec_a.bindec_inst_a            |bindec                                    |    28|
|10    |                \bindec_b.bindec_inst_b            |bindec_0                                  |    27|
|11    |                \has_mux_b.B                       |blk_mem_gen_mux__parameterized0           |   134|
|12    |                \ramloop[0].ram.r                  |blk_mem_gen_prim_width                    |     1|
|13    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper                  |     1|
|14    |                \ramloop[10].ram.r                 |blk_mem_gen_prim_width__parameterized9    |     1|
|15    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized9  |     1|
|16    |                \ramloop[11].ram.r                 |blk_mem_gen_prim_width__parameterized10   |     1|
|17    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized10 |     1|
|18    |                \ramloop[12].ram.r                 |blk_mem_gen_prim_width__parameterized11   |     1|
|19    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized11 |     1|
|20    |                \ramloop[13].ram.r                 |blk_mem_gen_prim_width__parameterized12   |     1|
|21    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized12 |     1|
|22    |                \ramloop[14].ram.r                 |blk_mem_gen_prim_width__parameterized13   |     1|
|23    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized13 |     1|
|24    |                \ramloop[15].ram.r                 |blk_mem_gen_prim_width__parameterized14   |     2|
|25    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized14 |     2|
|26    |                \ramloop[16].ram.r                 |blk_mem_gen_prim_width__parameterized15   |     1|
|27    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized15 |     1|
|28    |                \ramloop[17].ram.r                 |blk_mem_gen_prim_width__parameterized16   |     1|
|29    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized16 |     1|
|30    |                \ramloop[18].ram.r                 |blk_mem_gen_prim_width__parameterized17   |     1|
|31    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized17 |     1|
|32    |                \ramloop[19].ram.r                 |blk_mem_gen_prim_width__parameterized18   |     2|
|33    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized18 |     2|
|34    |                \ramloop[1].ram.r                  |blk_mem_gen_prim_width__parameterized0    |     1|
|35    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized0  |     1|
|36    |                \ramloop[20].ram.r                 |blk_mem_gen_prim_width__parameterized19   |     1|
|37    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized19 |     1|
|38    |                \ramloop[21].ram.r                 |blk_mem_gen_prim_width__parameterized20   |     2|
|39    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized20 |     2|
|40    |                \ramloop[22].ram.r                 |blk_mem_gen_prim_width__parameterized21   |     1|
|41    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized21 |     1|
|42    |                \ramloop[23].ram.r                 |blk_mem_gen_prim_width__parameterized22   |     2|
|43    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized22 |     2|
|44    |                \ramloop[24].ram.r                 |blk_mem_gen_prim_width__parameterized23   |     1|
|45    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized23 |     1|
|46    |                \ramloop[25].ram.r                 |blk_mem_gen_prim_width__parameterized24   |     1|
|47    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized24 |     1|
|48    |                \ramloop[26].ram.r                 |blk_mem_gen_prim_width__parameterized25   |     1|
|49    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized25 |     1|
|50    |                \ramloop[27].ram.r                 |blk_mem_gen_prim_width__parameterized26   |     1|
|51    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized26 |     1|
|52    |                \ramloop[28].ram.r                 |blk_mem_gen_prim_width__parameterized27   |     1|
|53    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized27 |     1|
|54    |                \ramloop[29].ram.r                 |blk_mem_gen_prim_width__parameterized28   |     1|
|55    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized28 |     1|
|56    |                \ramloop[2].ram.r                  |blk_mem_gen_prim_width__parameterized1    |     1|
|57    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized1  |     1|
|58    |                \ramloop[30].ram.r                 |blk_mem_gen_prim_width__parameterized29   |     2|
|59    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized29 |     2|
|60    |                \ramloop[31].ram.r                 |blk_mem_gen_prim_width__parameterized30   |     3|
|61    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized30 |     3|
|62    |                \ramloop[32].ram.r                 |blk_mem_gen_prim_width__parameterized31   |     2|
|63    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized31 |     2|
|64    |                \ramloop[33].ram.r                 |blk_mem_gen_prim_width__parameterized32   |     2|
|65    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized32 |     2|
|66    |                \ramloop[34].ram.r                 |blk_mem_gen_prim_width__parameterized33   |     2|
|67    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized33 |     2|
|68    |                \ramloop[35].ram.r                 |blk_mem_gen_prim_width__parameterized34   |     2|
|69    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized34 |     2|
|70    |                \ramloop[36].ram.r                 |blk_mem_gen_prim_width__parameterized35   |     2|
|71    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized35 |     2|
|72    |                \ramloop[37].ram.r                 |blk_mem_gen_prim_width__parameterized36   |     2|
|73    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized36 |     2|
|74    |                \ramloop[38].ram.r                 |blk_mem_gen_prim_width__parameterized37   |     2|
|75    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized37 |     2|
|76    |                \ramloop[39].ram.r                 |blk_mem_gen_prim_width__parameterized38   |     2|
|77    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized38 |     2|
|78    |                \ramloop[3].ram.r                  |blk_mem_gen_prim_width__parameterized2    |     1|
|79    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized2  |     1|
|80    |                \ramloop[40].ram.r                 |blk_mem_gen_prim_width__parameterized39   |     2|
|81    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized39 |     2|
|82    |                \ramloop[41].ram.r                 |blk_mem_gen_prim_width__parameterized40   |     2|
|83    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized40 |     2|
|84    |                \ramloop[42].ram.r                 |blk_mem_gen_prim_width__parameterized41   |     2|
|85    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized41 |     2|
|86    |                \ramloop[43].ram.r                 |blk_mem_gen_prim_width__parameterized42   |     2|
|87    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized42 |     2|
|88    |                \ramloop[44].ram.r                 |blk_mem_gen_prim_width__parameterized43   |     2|
|89    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized43 |     2|
|90    |                \ramloop[45].ram.r                 |blk_mem_gen_prim_width__parameterized44   |     2|
|91    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized44 |     2|
|92    |                \ramloop[4].ram.r                  |blk_mem_gen_prim_width__parameterized3    |     1|
|93    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized3  |     1|
|94    |                \ramloop[5].ram.r                  |blk_mem_gen_prim_width__parameterized4    |     1|
|95    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized4  |     1|
|96    |                \ramloop[6].ram.r                  |blk_mem_gen_prim_width__parameterized5    |     1|
|97    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized5  |     1|
|98    |                \ramloop[7].ram.r                  |blk_mem_gen_prim_width__parameterized6    |     3|
|99    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized6  |     3|
|100   |                \ramloop[8].ram.r                  |blk_mem_gen_prim_width__parameterized7    |     1|
|101   |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized7  |     1|
|102   |                \ramloop[9].ram.r                  |blk_mem_gen_prim_width__parameterized8    |     1|
|103   |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized8  |     1|
|104   |      TFTLCDctrl_U0                                |TFTLCDctrl                                |    62|
|105   |        g2m_u0                                     |g2m                                       |     2|
|106   |        horizontal_u0                              |horizontal                                |    34|
|107   |        vertical_u0                                |vertical                                  |    26|
+------+---------------------------------------------------+------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:09 ; elapsed = 00:02:13 . Memory (MB): peak = 1136.277 ; gain = 481.805
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 159 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:02:10 . Memory (MB): peak = 1136.277 ; gain = 481.805
Synthesis Optimization Complete : Time (s): cpu = 00:02:09 ; elapsed = 00:02:13 . Memory (MB): peak = 1136.277 ; gain = 481.805
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 100 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1136.277 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:17 ; elapsed = 00:02:27 . Memory (MB): peak = 1136.277 ; gain = 751.250
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1136.277 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/work/2016114869/core2/core2.runs/system_tftlcd_0_0_synth_1/system_tftlcd_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP system_tftlcd_0_0, cache-ID = bfb280a838ee60ed
INFO: [Coretcl 2-1174] Renamed 106 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1136.277 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/work/2016114869/core2/core2.runs/system_tftlcd_0_0_synth_1/system_tftlcd_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_tftlcd_0_0_utilization_synth.rpt -pb system_tftlcd_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jun 14 12:22:30 2021...
