

================================================================
== Vitis HLS Report for 'pu_kernel_1_Pipeline_pu_save_stream_into_pu'
================================================================
* Date:           Mon Sep  1 19:26:58 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        spmm_prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  1.398 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  24.000 ns|  24.000 ns|    6|    6|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- pu_save_stream_into_pu  |        4|        4|         2|          1|          1|     4|       yes|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       21|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       36|    -|
|Register             |        -|     -|        9|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|        9|       57|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln154_fu_135_p2   |         +|   0|  0|  10|           3|           1|
    |icmp_ln154_fu_129_p2  |      icmp|   0|  0|   9|           3|           4|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  21|           7|           7|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_u_4     |   9|          2|    3|          6|
    |u_fu_36                  |   9|          2|    3|          6|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|    8|         16|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |u_fu_36                  |  3|   0|    3|          0|
    |zext_ln154_reg_163       |  3|   0|   64|         61|
    +-------------------------+---+----+-----+-----------+
    |Total                    |  9|   0|   70|         61|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+---------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |                Source Object                |    C Type    |
+---------------------+-----+-----+------------+---------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  pu_kernel.1_Pipeline_pu_save_stream_into_pu|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  pu_kernel.1_Pipeline_pu_save_stream_into_pu|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  pu_kernel.1_Pipeline_pu_save_stream_into_pu|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  pu_kernel.1_Pipeline_pu_save_stream_into_pu|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  pu_kernel.1_Pipeline_pu_save_stream_into_pu|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  pu_kernel.1_Pipeline_pu_save_stream_into_pu|  return value|
|p_v_value_address0   |  out|    2|   ap_memory|                                    p_v_value|         array|
|p_v_value_ce0        |  out|    1|   ap_memory|                                    p_v_value|         array|
|p_v_value_q0         |   in|   32|   ap_memory|                                    p_v_value|         array|
|p_v_y_address0       |  out|    2|   ap_memory|                                        p_v_y|         array|
|p_v_y_ce0            |  out|    1|   ap_memory|                                        p_v_y|         array|
|p_v_y_q0             |   in|   32|   ap_memory|                                        p_v_y|         array|
|tile_value_address0  |  out|    2|   ap_memory|                                   tile_value|         array|
|tile_value_ce0       |  out|    1|   ap_memory|                                   tile_value|         array|
|tile_value_we0       |  out|    1|   ap_memory|                                   tile_value|         array|
|tile_value_d0        |  out|   32|   ap_memory|                                   tile_value|         array|
|tile_y_address0      |  out|    2|   ap_memory|                                       tile_y|         array|
|tile_y_ce0           |  out|    1|   ap_memory|                                       tile_y|         array|
|tile_y_we0           |  out|    1|   ap_memory|                                       tile_y|         array|
|tile_y_d0            |  out|   32|   ap_memory|                                       tile_y|         array|
|p_ref_address0       |  out|    2|   ap_memory|                                        p_ref|         array|
|p_ref_ce0            |  out|    1|   ap_memory|                                        p_ref|         array|
|p_ref_q0             |   in|    1|   ap_memory|                                        p_ref|         array|
|tile_ref_address0    |  out|    2|   ap_memory|                                     tile_ref|         array|
|tile_ref_ce0         |  out|    1|   ap_memory|                                     tile_ref|         array|
|tile_ref_we0         |  out|    1|   ap_memory|                                     tile_ref|         array|
|tile_ref_d0          |  out|    1|   ap_memory|                                     tile_ref|         array|
+---------------------+-----+-----+------------+---------------------------------------------+--------------+

