Authors,Title,Year,Source title,Volume,Issue,Art. No.,Page start,Page end,Page count,Cited by,DOI,Link,Document Type,Source,EID
"Zidan, M., Jeong, Y., Shin, J.H., Du, C., Zhang, Z., Lu, W.","Field-Programmable Crossbar Array (FPCA) for Reconfigurable Computing",2017,"IEEE Transactions on Multi-Scale Computing Systems",,,,"","",,,10.1109/TMSCS.2017.2721160,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85022080678&doi=10.1109%2fTMSCS.2017.2721160&partnerID=40&md5=b3f06a423232afa08f45bfd3b0601395",Article in Press,Scopus,2-s2.0-85022080678
"Bell, J., Knag, P., Sun, S., Lim, Y., Chen, T., Fredenburg, J., Chen, C.-H., Zhai, C., Rocca, A., Collins, N., Tamez, A., Pernillo, J.A., Correll, J.M., Tanner, A.B., Zhang, Z., Flynn, M.P.","A 1.5-GHz 6.144T Correlations/s 64 × 64 Cross-Correlator with 128 Integrated ADCs for Real-Time Synthetic Aperture Imaging",2017,"IEEE Journal of Solid-State Circuits","52","5", 7898456,"1450","1457",,,10.1109/JSSC.2017.2660059,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85018485901&doi=10.1109%2fJSSC.2017.2660059&partnerID=40&md5=f1c43f0d2fa837c344b1e7e27abc49c3",Article,Scopus,2-s2.0-85018485901
"Wu, H.-S., Zhang, Z., Papaefthymiou, M.C.","A 13.8µW binaural dual-microphone digital ANSI S1.11 filter bank for hearing AIDS with zero-short-circuit-current logic in 65nm CMOS",2017,"Digest of Technical Papers - IEEE International Solid-State Circuits Conference","60",, 7870404,"348","349",,,10.1109/ISSCC.2017.7870404,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85016246932&doi=10.1109%2fISSCC.2017.7870404&partnerID=40&md5=2a14e18db42c584ccdf6e41c53f00cb8",Conference Paper,Scopus,2-s2.0-85016246932
"Li, Z., Dong, Q., Saligane, M., Kempke, B., Yang, S., Zhang, Z., Dreslinski, R., Sylvester, D., Blaauw, D., Kim, H.S.","A 1920×1080 30fps 2.3TOPS/W stereo-depth processor for robust autonomous navigation",2017,"Digest of Technical Papers - IEEE International Solid-State Circuits Conference","60",, 7870261,"62","63",,,10.1109/ISSCC.2017.7870261,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85016258242&doi=10.1109%2fISSCC.2017.7870261&partnerID=40&md5=ee803597580c2fe236e60e027ff8b34f",Conference Paper,Scopus,2-s2.0-85016258242
"Sun, S., Cho, S.-G., Zhang, Z.","Error patterns in belief propagation decoding of polar codes and their mitigation methods",2017,"Conference Record - Asilomar Conference on Signals, Systems and Computers",,, 7869562,"1199","1203",,,10.1109/ACSSC.2016.7869562,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85016333984&doi=10.1109%2fACSSC.2016.7869562&partnerID=40&md5=dfa20a64c094aff9eefe915c4350ed22",Conference Paper,Scopus,2-s2.0-85016333984
"Lu, S., Zhang, Z., Papaefthymiou, M.","A 5.5GHz 0.84TOPS/mm2 neural network engine with stream architecture and resonant clock mesh",2017,"2016 IEEE Asian Solid-State Circuits Conference, A-SSCC 2016 - Proceedings",,, 7844153,"133","136",,,10.1109/ASSCC.2016.7844153,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85015223753&doi=10.1109%2fASSCC.2016.7844153&partnerID=40&md5=a8b91b0a5b48747f075290343c4cb74f",Conference Paper,Scopus,2-s2.0-85015223753
"Tang, W., Chen, C.-H., Zhang, Z.","A 0.58mm2 2.76Gb/s 79.8pJ/b 256-QAM massive MIMO message-passing detector",2016,"IEEE Symposium on VLSI Circuits, Digest of Technical Papers","2016-September",, 7573555,"","",,,10.1109/VLSIC.2016.7573555,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84990892291&doi=10.1109%2fVLSIC.2016.7573555&partnerID=40&md5=c2725ea805b9a69ab455eb5d01c71433",Conference Paper,Scopus,2-s2.0-84990892291
"Knag, P., Liu, C., Zhang, Z.","A 1.40mm2 141mW 898GOPS sparse neuromorphic processor in 40nm CMOS",2016,"IEEE Symposium on VLSI Circuits, Digest of Technical Papers","2016-September",, 7573526,"","",,1,10.1109/VLSIC.2016.7573526,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84990966327&doi=10.1109%2fVLSIC.2016.7573526&partnerID=40&md5=27c916aa744d9fd444979285803a03fd",Conference Paper,Scopus,2-s2.0-84990966327
"Sheikh, F., Chen, C.-H., Yoon, D., Alexandrov, B., Bowman, K., Chun, A., Alavi, H., Zhang, Z.","3.2 Gbps Channel-Adaptive Configurable MIMO Detector for Multi-Mode Wireless Communication",2016,"Journal of Signal Processing Systems","84","3",,"295","307",,,10.1007/s11265-015-1093-2,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84953386052&doi=10.1007%2fs11265-015-1093-2&partnerID=40&md5=8d89e344e41a05450daee87db319a1d4",Article,Scopus,2-s2.0-84953386052
"Sun, S., Zhang, Z.","Architecture and optimization of high-throughput belief propagation decoding of polar codes",2016,"Proceedings - IEEE International Symposium on Circuits and Systems","2016-July",, 7527196,"165","168",,2,10.1109/ISCAS.2016.7527196,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84983404146&doi=10.1109%2fISCAS.2016.7527196&partnerID=40&md5=d0ba6c0458accfa1c13f8f339698ff52",Conference Paper,Scopus,2-s2.0-84983404146
"Ou, T.-C., Zhang, Z., Papaefthymiou, M.C.","A 934MHz 9Gb/s 3.2pJ/b/iteration charge-recovery LDPC decoder with in-package inductors",2016,"2015 IEEE Asian Solid-State Circuits Conference, A-SSCC 2015 - Proceedings",,, 7387474,"","",,1,10.1109/ASSCC.2015.7387474,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84963930777&doi=10.1109%2fASSCC.2015.7387474&partnerID=40&md5=452ce1cd09aaaf534c07ac701b984cad",Conference Paper,Scopus,2-s2.0-84963930777
"Kim, J.K., Knag, P., Chen, T., Zhang, Z.","A 640M pixel/s 3.65mW sparse event-driven neuromorphic object recognition processor with on-chip learning",2015,"IEEE Symposium on VLSI Circuits, Digest of Technical Papers","2015-August",, 7231323,"C50","C51",,5,10.1109/VLSIC.2015.7231323,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84957887648&doi=10.1109%2fVLSIC.2015.7231323&partnerID=40&md5=cc01bfe415268545b3b8ec7e93735fc2",Conference Paper,Scopus,2-s2.0-84957887648
"Lu, S., Zhang, Z., Papaefthymiou, M.","1.32GHz high-throughput charge-recovery AES core with resistance to DPA attacks",2015,"IEEE Symposium on VLSI Circuits, Digest of Technical Papers","2015-August",, 7231274,"C246","C247",,3,10.1109/VLSIC.2015.7231274,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84957874162&doi=10.1109%2fVLSIC.2015.7231274&partnerID=40&md5=058c96f0ab1bd8c6049c25b968135dcc",Conference Paper,Scopus,2-s2.0-84957874162
"Chen, C.-H., Song, S., Zhang, Z.","An FPGA-Based Transient Error Simulator for Resilient Circuit and System Design and Evaluation",2015,"IEEE Transactions on Circuits and Systems II: Express Briefs","62","5", 6998847,"471","475",,1,10.1109/TCSII.2014.2386251,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84928803535&doi=10.1109%2fTCSII.2014.2386251&partnerID=40&md5=ab6e42e86b07f03b0f3b12b6aff13c92",Article,Scopus,2-s2.0-84928803535
"Knag, P., Kim, J.K., Chen, T., Zhang, Z.","A Sparse Coding Neural Network ASIC With On-Chip Learning for Feature Extraction and Encoding",2015,"IEEE Journal of Solid-State Circuits","50","4", 7015626,"1070","1079",,6,10.1109/JSSC.2014.2386892,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84927524212&doi=10.1109%2fJSSC.2014.2386892&partnerID=40&md5=4033f7fa4fd4835cb4ae7d64bae97e21",Article,Scopus,2-s2.0-84927524212
"Park, Y.S., Tao, Y., Zhang, Z.","A fully parallel nonbinary LDPC decoder with fine-grained dynamic clock gating",2015,"IEEE Journal of Solid-State Circuits","50","2", 6955861,"464","475",,10,10.1109/JSSC.2014.2362854,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84922160626&doi=10.1109%2fJSSC.2014.2362854&partnerID=40&md5=b10576fe52190a8600bca858667175ff",Article,Scopus,2-s2.0-84922160626
"Knag, P., Kim, J. K., Chen, T., Zhang, Z.","A Sparse Coding Neural Network ASIC With On-Chip Learning for Feature Extraction and Encoding",2015,"IEEE Journal of Solid-State Circuits",,,,"","",,1,10.1109/JSSC.2014.2386892,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84921459131&doi=10.1109%2fJSSC.2014.2386892&partnerID=40&md5=012863710ba2cef63eaa4ad162995777",Article in Press,Scopus,2-s2.0-84921459131
"Chen, C.-H., Tang, W., Zhang, Z.","A 2.4mm&lt;sup&gt;2&lt;/sup&gt; 130mW MMSE-nonbinary-LDPC iterative detector-decoder for 4×4 256-QAM MIMO in 65nm CMOS",2015,"Digest of Technical Papers - IEEE International Solid-State Circuits Conference","58",, 7063064,"338","339",,3,10.1109/ISSCC.2015.7063064,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84940753856&doi=10.1109%2fISSCC.2015.7063064&partnerID=40&md5=3a7f594ca6431d8b983e91f78c381546",Conference Paper,Scopus,2-s2.0-84940753856
"Chen, Y.-P., Jeon, D., Lee, Y., Kim, Y., Foo, Z., Lee, I., Langhals, N.B., Kruger, G., Oral, H., Berenfeld, O., Zhang, Z., Blaauw, D., Sylvester, D.","An Injectable 64 nW ECG Mixed-Signal SoC in 65 nm for Arrhythmia Monitoring",2015,"IEEE Journal of Solid-State Circuits","50","1", 6957602,"375","390",,15,10.1109/JSSC.2014.2364036,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84937631096&doi=10.1109%2fJSSC.2014.2364036&partnerID=40&md5=fd73946dc09dc1cd368d434595ecc9eb",Article,Scopus,2-s2.0-84937631096
"Park, Y. S., Tao, Y., Zhang, Z.","A Fully Parallel Nonbinary LDPC Decoder With Fine-Grained Dynamic Clock Gating",2014,"IEEE Journal of Solid-State Circuits",,,,"","",,,10.1109/JSSC.2014.2362854,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84911126704&doi=10.1109%2fJSSC.2014.2362854&partnerID=40&md5=76b5f2fc0f38236ae6dd5c8fa0fcd8ec",Article in Press,Scopus,2-s2.0-84911126704
"Chen, C.-H., Knag, P., Zhang, Z.","Characterization of heavy-ion-induced single-event effects in 65 nm bulk CMOS ASIC test chips",2014,"IEEE Transactions on Nuclear Science","61","5", 2342872,"2694","2701",,6,10.1109/TNS.2014.2342872,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84908024798&doi=10.1109%2fTNS.2014.2342872&partnerID=40&md5=b4194d6bb85d5cdf9a8fcb93d72b56a6",Article,Scopus,2-s2.0-84908024798
"Chen, C.-H., Knag, P., Zhang, Z.","Characterization of Heavy-Ion-Induced Single-Event Effects in 65 nm Bulk CMOS ASIC Test Chips",2014,"IEEE Transactions on Nuclear Science",,,,"","",,2,10.1109/TNS.2014.2342872,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84906071526&doi=10.1109%2fTNS.2014.2342872&partnerID=40&md5=8ddd501ab41256443883fbf14dde8fb4",Article in Press,Scopus,2-s2.0-84906071526
"Kim, J.K., Knag, P., Chen, T., Zhang, Z.","Efficient hardware architecture for sparse coding",2014,"IEEE Transactions on Signal Processing","62","16", 6845367,"4173","4186",,4,10.1109/TSP.2014.2333556,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84904984865&doi=10.1109%2fTSP.2014.2333556&partnerID=40&md5=18ce350e93884ebfb9a3948d05a815e4",Article,Scopus,2-s2.0-84904984865
"Knag, P., Lu, W., Zhang, Z.","A native stochastic computing architecture enabled by memristors",2014,"IEEE Transactions on Nanotechnology","13","2", 6714595,"283","293",,14,10.1109/TNANO.2014.2300342,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84897883669&doi=10.1109%2fTNANO.2014.2300342&partnerID=40&md5=d991a8620b667065424b4b05f4434c36",Article,Scopus,2-s2.0-84897883669
"Kim, J.K., Knag, P., Chen, T., Zhang, Z.","A 6.67mW sparse coding ASIC enabling on-chip learning and inference",2014,"IEEE Symposium on VLSI Circuits, Digest of Technical Papers",,, 6858385,"","",,5,10.1109/VLSIC.2014.6858385,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84905659620&doi=10.1109%2fVLSIC.2014.6858385&partnerID=40&md5=0e0280359e3dbeb279c7e9d7d45a6fa9",Conference Paper,Scopus,2-s2.0-84905659620
"Park, Y.S., Tao, Y., Sun, S., Zhang, Z.","A 4.68Gb/s belief propagation polar decoder with bit-splitting register file",2014,"IEEE Symposium on VLSI Circuits, Digest of Technical Papers",,, 6858413,"","",,23,10.1109/VLSIC.2014.6858413,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84905641361&doi=10.1109%2fVLSIC.2014.6858413&partnerID=40&md5=4711d0e60b8229738088c9e0eea001ab",Conference Paper,Scopus,2-s2.0-84905641361
"Ou, T.-C., Zhang, Z., Papaefthymiou, M.C.","An 821MHz 7.9Gb/s 7.3pJ/b/iteration charge-recovery LDPC decoder",2014,"Digest of Technical Papers - IEEE International Solid-State Circuits Conference","57",, 6757514,"462","463",,3,10.1109/ISSCC.2014.6757514,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84898079912&doi=10.1109%2fISSCC.2014.6757514&partnerID=40&md5=c71695cdd9e7fc8fcb1c6df2c4c6dbbc",Conference Paper,Scopus,2-s2.0-84898079912
"Park, Y.S., Blaauw, D., Sylvester, D., Zhang, Z.","Low-power high-throughput LDPC decoder using non-refresh embedded DRAM",2014,"IEEE Journal of Solid-State Circuits","49","3", 6736117,"783","794",,23,10.1109/JSSC.2014.2300417,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84898601516&doi=10.1109%2fJSSC.2014.2300417&partnerID=40&md5=974c384e1956df691f719ea48a18c25e",Article,Scopus,2-s2.0-84898601516
"Chen, C.-H., Blaauw, D., Sylvester, D., Zhang, Z.","Design and evaluation of confidence-driven error-resilient systems",2014,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","22","8", 6585814,"1227","1237",,3,10.1109/TVLSI.2013.2277351,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84905057476&doi=10.1109%2fTVLSI.2013.2277351&partnerID=40&md5=87eecd3cf7467705e3f4c393c2e966ce",Article,Scopus,2-s2.0-84905057476
"Gaba, S., Knag, P., Zhang, Z., Lu, W.","Memristive devices for stochastic computing",2014,"Proceedings - IEEE International Symposium on Circuits and Systems",,, 6865703,"2592","2595",,7,10.1109/ISCAS.2014.6865703,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84907418123&doi=10.1109%2fISCAS.2014.6865703&partnerID=40&md5=2b7560c62b1598e0b7e008c8fd0dbb8e",Conference Paper,Scopus,2-s2.0-84907418123
"Jeon, D., Henry, M.B., Kim, Y., Lee, I., Zhang, Z., Blaauw, D., Sylvester, D.","An energy efficient full-frame feature extraction accelerator with shift-latch FIFO in 28 nm CMOS",2014,"IEEE Journal of Solid-State Circuits","49","5", 6762964,"1271","1284",,10,10.1109/JSSC.2014.2309692,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84899929327&doi=10.1109%2fJSSC.2014.2309692&partnerID=40&md5=88fb91e5c999cbf983e757f56e8f2957",Article,Scopus,2-s2.0-84899929327
"Sheikh, F., Chen, C.-H., Yoon, D., Alexandrov, B., Bowman, K., Chun, A., Alavi, H., Zhang, Z.","3.2Gbps channel-adaptive configurable MIMO detector for multi-mode wireless communication",2014,"IEEE Workshop on Signal Processing Systems, SiPS: Design and Implementation",,, 6986085,"","",,3,10.1109/SiPS.2014.6986085,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84920265422&doi=10.1109%2fSiPS.2014.6986085&partnerID=40&md5=59c2d503b8d9dfa06682ae163ed54f5f",Conference Paper,Scopus,2-s2.0-84920265422
"Jeon, D., Chen, Y.-P., Lee, Y., Kim, Y., Foo, Z., Kruger, G., Oral, H., Berenfeld, O., Zhang, Z., Blaauw, D., Sylvester, D.","An implantable 64nW ECG-monitoring mixed-signal SoC for arrhythmia diagnosis",2014,"Digest of Technical Papers - IEEE International Solid-State Circuits Conference","57",, 6757494,"416","417",,20,10.1109/ISSCC.2014.6757494,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84898071529&doi=10.1109%2fISSCC.2014.6757494&partnerID=40&md5=52269684e22c454c1d22a84ff89c94e3",Conference Paper,Scopus,2-s2.0-84898071529
"Chen, C.-H., Bowman, K., Augustine, C., Zhang, Z., Tschanz, J.","Minimum supply voltage for sequential logic circuits in a 22nm technology",2013,"Proceedings of the International Symposium on Low Power Electronics and Design",,, 6629291,"181","186",,4,10.1109/ISLPED.2013.6629291,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84889596392&doi=10.1109%2fISLPED.2013.6629291&partnerID=40&md5=b69a406dce431563aac16fa89027872d",Conference Paper,Scopus,2-s2.0-84889596392
"Jeon, D., Kim, Y., Lee, I., Zhang, Z., Blaauw, D., Sylvester, D.","A low-power VGA full-frame feature extraction processor",2013,"ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings",,, 6638152,"2726","2730",,,10.1109/ICASSP.2013.6638152,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84890494427&doi=10.1109%2fICASSP.2013.6638152&partnerID=40&md5=b94e6b9e6db0943b528586966df3e7d3",Conference Paper,Scopus,2-s2.0-84890494427
"Chen, C.-H., Tao, Y., Zhang, Z.","Efficient in situ error detection enabling diverse path coverage",2013,"Proceedings - IEEE International Symposium on Circuits and Systems",,, 6571961,"773","776",,2,10.1109/ISCAS.2013.6571961,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84883319623&doi=10.1109%2fISCAS.2013.6571961&partnerID=40&md5=11f70d72ab2e2fe3c5db15909481e2a1",Conference Paper,Scopus,2-s2.0-84883319623
"Park, Y.S., Tao, Y., Zhang, Z.","A 1.15Gb/s fully parallel nonbinary LDPC decoder with fine-grained dynamic clock gating",2013,"Digest of Technical Papers - IEEE International Solid-State Circuits Conference","56",, 6487797,"422","423",,11,10.1109/ISSCC.2013.6487797,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84876577127&doi=10.1109%2fISSCC.2013.6487797&partnerID=40&md5=52632f9c396662aba1bd45673c5dc128",Conference Paper,Scopus,2-s2.0-84876577127
"Jeon, D., Kim, Y., Lee, I., Zhang, Z., Blaauw, D., Sylvester, D.","A 470mV 2.7mW feature extraction-accelerator for micro-autonomous vehicle navigation in 28nm CMOS",2013,"Digest of Technical Papers - IEEE International Solid-State Circuits Conference","56",, 6487684,"166","167",,14,10.1109/ISSCC.2013.6487684,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84876590121&doi=10.1109%2fISSCC.2013.6487684&partnerID=40&md5=b588fb3629134adf1b2fce783a2ebc61",Conference Paper,Scopus,2-s2.0-84876590121
"Jeon, D., Seok, M., Zhang, Z., Blaauw, D., Sylvester, D.","Design methodology for voltage-overscaled ultra-low-power systems",2012,"IEEE Transactions on Circuits and Systems II: Express Briefs","59","12", 6409430,"952","956",,9,10.1109/TCSII.2012.2231036,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84873404852&doi=10.1109%2fTCSII.2012.2231036&partnerID=40&md5=abcab93b9db0a4e7da3ddbd99f7866e4",Article,Scopus,2-s2.0-84873404852
"Park, Y.S., Blaauw, D., Sylvester, D., Zhang, Z.","A 1.6-mm 2 38-mW 1.5-Gb/s LDPC decoder enabled by refresh-free embedded DRAM",2012,"IEEE Symposium on VLSI Circuits, Digest of Technical Papers",,, 6243816,"114","115",,13,10.1109/VLSIC.2012.6243816,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84866630798&doi=10.1109%2fVLSIC.2012.6243816&partnerID=40&md5=6a8bf305d3dcc7ead089a0971736480f",Conference Paper,Scopus,2-s2.0-84866630798
"Tao, Y., Park, Y.S., Zhang, Z.","High-throughput architecture and implementation of regular (2, d c) nonbinary LDPC decoders",2012,"ISCAS 2012 - 2012 IEEE International Symposium on Circuits and Systems",,, 6271844,"2625","2628",,11,10.1109/ISCAS.2012.6271844,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84866624943&doi=10.1109%2fISCAS.2012.6271844&partnerID=40&md5=905efd11811af50234cfb6ffdc3f89a8",Conference Paper,Scopus,2-s2.0-84866624943
"Kim, J.K., Fessler, J.A., Zhang, Z.","Forward-projection architecture for fast iterative image reconstruction in X-ray CT",2012,"IEEE Transactions on Signal Processing","60","10", 6239609,"5508","5518",,8,10.1109/TSP.2012.2208636,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84866500096&doi=10.1109%2fTSP.2012.2208636&partnerID=40&md5=f5198df77ba79ccf56d3ec97f59b039e",Article,Scopus,2-s2.0-84866500096
"Li, H., Park, Y.S., Zhang, Z.","Reconfigurable architecture and automated design flow for rapid FPGA-based LDPC code emulation",2012,"ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA",,,,"167","170",,2,10.1145/2145694.2145722,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84863247036&doi=10.1145%2f2145694.2145722&partnerID=40&md5=198d14a26ea504ad43f8e24d79e0a06e",Conference Paper,Scopus,2-s2.0-84863247036
"Wang, J., Dolecek, L., Zhang, Z., Wesel, R.","Absorbing set spectrum approach for practical code design",2011,"IEEE International Symposium on Information Theory - Proceedings",,, 6034068,"2726","2730",,7,10.1109/ISIT.2011.6034068,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80054814578&doi=10.1109%2fISIT.2011.6034068&partnerID=40&md5=8d66a2498a65d75e6a085c6983558d05",Conference Paper,Scopus,2-s2.0-80054814578
"Kim, J.K., Zhang, Z., Fessler, J.A.","Hardware acceleration of iterative image reconstruction for X-ray computed tomography",2011,"ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings",,, 5946827,"1697","1700",,3,10.1109/ICASSP.2011.5946827,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80051628741&doi=10.1109%2fICASSP.2011.5946827&partnerID=40&md5=06aff9397853f072bb258865b02ea475",Conference Paper,Scopus,2-s2.0-80051628741
"Weiner, M., Nikolic, B., Zhang, Z.","LDPC decoder architecture for high-data rate personal-area networks",2011,"Proceedings - IEEE International Symposium on Circuits and Systems",,, 5937930,"1784","1787",,23,10.1109/ISCAS.2011.5937930,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79960867679&doi=10.1109%2fISCAS.2011.5937930&partnerID=40&md5=f0437aadcc1c0ff4ec545697ff8ede5f",Conference Paper,Scopus,2-s2.0-79960867679
"Chen, C.-H., Kim, Y., Zhang, Z., Blaauw, D., Sylvester, D., Naeimi, H., Sandhu, S.","A confidence-driven model for error-resilient computing",2011,"Proceedings -Design, Automation and Test in Europe, DATE",,, 5763255,"1608","1613",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79957574874&partnerID=40&md5=2c6c54f2c2fa0f086894440a530b38bc",Conference Paper,Scopus,2-s2.0-79957574874
"Dolecek, L., Wang, J., Zhang, Z.","Towards improved LDPC code designs using absorbing set spectrum properties",2010,"6th International Symposium on Turbo Codes and Iterative Information Processing, ISTC 2010",,, 5613896,"477","481",,4,10.1109/ISTC.2010.5613896,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-78649304749&doi=10.1109%2fISTC.2010.5613896&partnerID=40&md5=e14b0e49a97c4099537174bbbf31b38c",Conference Paper,Scopus,2-s2.0-78649304749
"Zhang, Z., Anantharam, V., Wainwright, M.J., Nikolić, B.","An efficient 10GBASE-T ethernet LDPC decoder design with low error floors",2010,"IEEE Journal of Solid-State Circuits","45","4", 5437474,"843","855",,88,10.1109/JSSC.2010.2042255,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77950190435&doi=10.1109%2fJSSC.2010.2042255&partnerID=40&md5=c5e2dfe5bae4f4db19ba125219175ffb",Article,Scopus,2-s2.0-77950190435
"Dolecek, L., Zhang, Z., Anantharam, V., Wainwright, M.J., Nikolić, B.","Analysis of absorbing sets and fully absorbing sets of array-based LDPC codes",2010,"IEEE Transactions on Information Theory","56","1", 5361488,"181","201",,83,10.1109/TIT.2009.2034781,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-73849102493&doi=10.1109%2fTIT.2009.2034781&partnerID=40&md5=0681769f4637eae5fd08680474783e65",Article,Scopus,2-s2.0-73849102493
"Zhang, Z., Dolecek, L., Lee, P., Anantharam, V., Wainwright, M.J., Richards, B., Nikolić, B.","Low error rate LDPC decoders",2009,"Conference Record - Asilomar Conference on Signals, Systems and Computers",,, 5469944,"1278","1282",,,10.1109/ACSSC.2009.5469944,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77953830683&doi=10.1109%2fACSSC.2009.5469944&partnerID=40&md5=20344678e86b75480f1e6107af5fa25b",Conference Paper,Scopus,2-s2.0-77953830683
"Zhang, Z., Anantharam, V., Wainwright, M.J., Nikolić, B.","A 47 Gb/s LDPC decoder with improved low error rate performance",2009,"IEEE Symposium on VLSI Circuits, Digest of Technical Papers",,, 5205323,"286","287",,20,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70449382445&partnerID=40&md5=03b07406f30bb3b4bbb6fbcf7edf8837",Conference Paper,Scopus,2-s2.0-70449382445
"Zhang, Z., Dolecek, L., Anantharam, V., Wainwright, M.J.","Design of LDPC decoders for improved low error rate performance: Quantization and algorithm choices",2009,"IEEE Transactions on Communications","57","11", 5336848,"3258","3268",,47,10.1109/TCOMM.2009.11.080105,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-78649295188&doi=10.1109%2fTCOMM.2009.11.080105&partnerID=40&md5=bb50bc461ce03f74c170fc0397ae16e0",Article,Scopus,2-s2.0-78649295188
"Dolecek, L., Lee, P., Zhang, Z., Anantharam, V., Nikolic, B., Wainwright, M.","Predicting error floors of structured LDPC codes: Deterministic bounds and estimates",2009,"IEEE Journal on Selected Areas in Communications","27","6", 5174520,"908","917",,42,10.1109/JSAC.2009.090809,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-73849142378&doi=10.1109%2fJSAC.2009.090809&partnerID=40&md5=681e5473ffb71faea33bf25efd831e4d",Article,Scopus,2-s2.0-73849142378
"Zhang, Z., Dolecek, L., Nikolić, B., Anantharam, V., Wainwright, M.J.","Lowering LDPC error floors by postprocessing",2008,"GLOBECOM - IEEE Global Telecommunications Conference",,, 4698365,"3074","3079",,6,10.1109/GLOCOM.2008.ECP.590,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-67249164475&doi=10.1109%2fGLOCOM.2008.ECP.590&partnerID=40&md5=a80f442a54f7fb78e96fd4be60d4da2c",Conference Paper,Scopus,2-s2.0-67249164475
"Lee, P., Dolecek, L., Zhang, Z., Anantharam, V., Nikolic, B., Wainwright, M.J.","Error floors in LDPC codes: Fast simulation, bounds and hardware emulation",2008,"IEEE International Symposium on Information Theory - Proceedings",,, 4595025,"444","448",,5,10.1109/ISIT.2008.4595025,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-52349089070&doi=10.1109%2fISIT.2008.4595025&partnerID=40&md5=136671af8b732083d5a48760eb2ebdad",Conference Paper,Scopus,2-s2.0-52349089070
"Zhang, Z., Winoto, R., Bahai, A., Nikolić, B.","Peak-to-average power ratio reduction in an FDM broadcast system",2007,"IEEE Workshop on Signal Processing Systems, SiPS: Design and Implementation",,, 4387511,"25","30",,,10.1109/SIPS.2007.4387511,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-47949089282&doi=10.1109%2fSIPS.2007.4387511&partnerID=40&md5=81f003faeb95fc1871e689441ff1e565",Conference Paper,Scopus,2-s2.0-47949089282
"Dolecek, L., Zhang, Z., Wainwright, M., Anantharam, V., Nikolić, B.","Evaluation of the low frame error rate performance of LDPC codes using importance sampling",2007,"2007 IEEE Information Theory Workshop, ITW 2007, Proceedings",,, 4313074,"202","207",,25,10.1109/ITW.2007.4313074,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-46749109284&doi=10.1109%2fITW.2007.4313074&partnerID=40&md5=c04c97001f9ccfae9a01c28f0c9f3150",Conference Paper,Scopus,2-s2.0-46749109284
"Zhang, Z., Dolecek, L., Wainwright, M., Anantharam, V., Nikolić, B.","Quantization effects in low-density parity-check decoders",2007,"IEEE International Conference on Communications",,, 4289703,"6231","6237",,24,10.1109/ICC.2007.1032,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-38549181103&doi=10.1109%2fICC.2007.1032&partnerID=40&md5=16d63fe4de0e53944cc17664a3cec5ea",Conference Paper,Scopus,2-s2.0-38549181103
"Dolecek, L., Zhang, Z., Anantharam, V., Wainwright, M., Nikolić, B.","Analysis of absorbing sets for array-based LDPC codes",2007,"IEEE International Conference on Communications",,, 4289708,"6261","6268",,39,10.1109/ICC.2007.1037,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-38549171376&doi=10.1109%2fICC.2007.1037&partnerID=40&md5=4a01ebeb5fa609b4cc569e23774c265e",Conference Paper,Scopus,2-s2.0-38549171376
"Zhengya, Z., Dolecek, L., Nikolić, B., Anantharam, V., Wainwright, M.","Investigation of error floors of structured low-density parity-check codes by hardware emulation",2006,"GLOBECOM - IEEE Global Telecommunications Conference",,, 4150790,"","",,52,10.1109/GLOCOM.2006.160,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-50949097623&doi=10.1109%2fGLOCOM.2006.160&partnerID=40&md5=f76fe542f5fe8598fee00442c85f2c3a",Conference Paper,Scopus,2-s2.0-50949097623
