

================================================================
== Vitis HLS Report for 'convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols'
================================================================
* Date:           Wed Apr 19 17:49:47 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        Project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.241 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3997|     3997|  39.970 us|  39.970 us|  3997|  3997|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                 Loop Name                 |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- conv_for_rows_win_for_rows_win_for_cols  |     3995|     3995|        81|          5|          5|   784|       yes|
        +-------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|     662|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|   10|     898|     742|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|     551|    -|
|Register         |        -|    -|    1674|     288|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|   10|    2572|    2243|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      730|  740|  269200|  134600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    1|      ~0|       1|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |               Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_7_full_dsp_1_U179  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  306|  231|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U180  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  306|  231|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U183     |fcmp_32ns_32ns_1_2_no_dsp_1     |        0|   0|    0|    0|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U181   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  140|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U182   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  140|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                |                                |        0|  10|  898|  742|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln39_1_fu_360_p2       |         +|   0|  0|  17|          10|           1|
    |add_ln39_fu_372_p2         |         +|   0|  0|  13|           5|           2|
    |add_ln42_1_fu_430_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln42_fu_538_p2         |         +|   0|  0|  13|           5|           2|
    |add_ln45_1_fu_416_p2       |         +|   0|  0|  13|           4|           1|
    |add_ln45_fu_600_p2         |         +|   0|  0|  10|           2|           1|
    |add_ln47_fu_712_p2         |         +|   0|  0|  10|           2|           1|
    |add_ln65_10_fu_765_p2      |         +|   0|  0|  17|          10|          10|
    |add_ln65_11_fu_794_p2      |         +|   0|  0|  17|          10|          10|
    |add_ln65_12_fu_846_p2      |         +|   0|  0|  17|          10|          10|
    |add_ln65_13_fu_784_p2      |         +|   0|  0|  17|          10|          10|
    |add_ln65_14_fu_851_p2      |         +|   0|  0|  17|          10|          10|
    |add_ln65_15_fu_860_p2      |         +|   0|  0|  17|          10|          10|
    |add_ln65_16_fu_812_p2      |         +|   0|  0|  17|          10|          10|
    |add_ln65_17_fu_865_p2      |         +|   0|  0|  17|          10|          10|
    |add_ln65_18_fu_874_p2      |         +|   0|  0|  17|          10|          10|
    |add_ln65_1_fu_803_p2       |         +|   0|  0|  13|           5|           2|
    |add_ln65_2_fu_467_p2       |         +|   0|  0|  13|           5|           1|
    |add_ln65_3_fu_473_p2       |         +|   0|  0|  13|           5|           2|
    |add_ln65_4_fu_498_p2       |         +|   0|  0|  13|           5|           2|
    |add_ln65_5_fu_510_p2       |         +|   0|  0|  13|           5|           3|
    |add_ln65_6_fu_551_p2       |         +|   0|  0|  13|           5|           1|
    |add_ln65_7_fu_564_p2       |         +|   0|  0|  13|           5|           2|
    |add_ln65_8_fu_667_p2       |         +|   0|  0|  13|           5|           1|
    |add_ln65_9_fu_681_p2       |         +|   0|  0|  13|           5|           2|
    |add_ln65_fu_775_p2         |         +|   0|  0|  13|           5|           1|
    |empty_97_fu_706_p2         |         +|   0|  0|  13|           5|           5|
    |empty_fu_462_p2            |         +|   0|  0|  13|           5|           5|
    |p_mid1_fu_627_p2           |         +|   0|  0|  13|           5|           5|
    |sub_ln65_1_fu_756_p2       |         -|   0|  0|  17|          10|          10|
    |sub_ln65_2_fu_840_p2       |         -|   0|  0|  17|          10|          10|
    |sub_ln65_fu_661_p2         |         -|   0|  0|  17|          10|          10|
    |and_ln39_1_fu_396_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln39_fu_528_p2         |       and|   0|  0|   2|           1|           1|
    |and_ln42_fu_587_p2         |       and|   0|  0|   2|           1|           1|
    |and_ln7_fu_926_p2          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln39_fu_354_p2        |      icmp|   0|  0|  11|          10|           9|
    |icmp_ln42_fu_378_p2        |      icmp|   0|  0|  10|           7|           6|
    |icmp_ln45_fu_390_p2        |      icmp|   0|  0|   9|           4|           3|
    |icmp_ln47_fu_522_p2        |      icmp|   0|  0|   8|           2|           3|
    |icmp_ln7_1_fu_914_p2       |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln7_fu_908_p2         |      icmp|   0|  0|  11|           8|           2|
    |or_ln42_1_fu_582_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln42_fu_402_p2          |        or|   0|  0|   2|           1|           1|
    |or_ln45_2_fu_610_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln45_fu_605_p2          |        or|   0|  0|   2|           1|           1|
    |or_ln7_fu_920_p2           |        or|   0|  0|   2|           1|           1|
    |select_ln173_fu_932_p3     |    select|   0|  0|  32|           1|          32|
    |select_ln39_2_fu_492_p3    |    select|   0|  0|   5|           1|           5|
    |select_ln39_3_fu_503_p3    |    select|   0|  0|   5|           1|           5|
    |select_ln39_4_fu_515_p3    |    select|   0|  0|   5|           1|           5|
    |select_ln39_5_fu_533_p3    |    select|   0|  0|   5|           1|           5|
    |select_ln39_fu_485_p3      |    select|   0|  0|   5|           1|           1|
    |select_ln42_1_fu_544_p3    |    select|   0|  0|   5|           1|           5|
    |select_ln42_2_fu_557_p3    |    select|   0|  0|   5|           1|           5|
    |select_ln42_3_fu_570_p3    |    select|   0|  0|   5|           1|           5|
    |select_ln42_4_fu_593_p3    |    select|   0|  0|   5|           1|           5|
    |select_ln42_5_fu_436_p3    |    select|   0|  0|   7|           1|           1|
    |select_ln42_fu_408_p3      |    select|   0|  0|   2|           1|           1|
    |select_ln45_1_fu_633_p3    |    select|   0|  0|   5|           1|           5|
    |select_ln45_2_fu_673_p3    |    select|   0|  0|   5|           1|           5|
    |select_ln45_3_fu_687_p3    |    select|   0|  0|   5|           1|           5|
    |select_ln45_4_fu_695_p3    |    select|   0|  0|   2|           1|           2|
    |select_ln45_5_fu_422_p3    |    select|   0|  0|   4|           1|           1|
    |select_ln45_fu_615_p3      |    select|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |xor_ln39_fu_384_p2         |       xor|   0|  0|   2|           1|           2|
    |xor_ln42_fu_577_p2         |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 662|         305|         295|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                               |  25|          6|    1|          6|
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter16                |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter10_reg       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter11_reg       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter12_reg       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter13_reg       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter14_reg       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter15_reg       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg        |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg        |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg        |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg        |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter5_reg        |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter6_reg        |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter7_reg        |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter8_reg        |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter9_reg        |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten25_load  |   9|          2|    7|         14|
    |ap_sig_allocacmp_indvar_flatten59_load  |   9|          2|   10|         20|
    |ap_sig_allocacmp_indvar_flatten_load    |   9|          2|    4|          8|
    |ap_sig_allocacmp_r_2                    |   9|          2|    5|         10|
    |ap_sig_allocacmp_wr_2                   |   9|          2|    2|          4|
    |c_fu_124                                |   9|          2|    5|         10|
    |conv_to_pool_streams_7_blk_n            |   9|          2|    1|          2|
    |grp_fu_288_p0                           |  25|          6|   32|        192|
    |grp_fu_288_p1                           |  25|          6|   32|        192|
    |grp_fu_293_p0                           |  25|          6|   32|        192|
    |grp_fu_293_p1                           |  25|          6|   32|        192|
    |grp_fu_297_p0                           |  25|          6|   32|        192|
    |grp_fu_297_p1                           |  25|          6|   32|        192|
    |grp_fu_301_p0                           |  21|          5|   32|        160|
    |grp_fu_301_p1                           |  21|          5|   32|        160|
    |indvar_flatten25_fu_128                 |   9|          2|    7|         14|
    |indvar_flatten59_fu_136                 |   9|          2|   10|         20|
    |indvar_flatten_fu_120                   |   9|          2|    4|          8|
    |pad_img_address0                        |  25|          6|   10|         60|
    |pad_img_address1                        |  21|          5|   10|         50|
    |r_fu_132                                |   9|          2|    5|         10|
    |wc_fu_112                               |   9|          2|    2|          4|
    |wr_fu_116                               |   9|          2|    2|          4|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 551|        127|  360|       1754|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln39_reg_1056                  |   5|   0|    5|          0|
    |add_ln65_12_reg_1179               |  10|   0|   10|          0|
    |add_ln65_15_reg_1189               |  10|   0|   10|          0|
    |add_ln65_18_reg_1199               |  10|   0|   10|          0|
    |and_ln39_1_reg_1083                |   1|   0|    1|          0|
    |ap_CS_fsm                          |   5|   0|    5|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |c_fu_124                           |   5|   0|    5|          0|
    |empty_97_reg_1117                  |   5|   0|    5|          0|
    |icmp_ln39_reg_1052                 |   1|   0|    1|          0|
    |icmp_ln42_reg_1062                 |   1|   0|    1|          0|
    |icmp_ln45_reg_1078                 |   1|   0|    1|          0|
    |indvar_flatten25_fu_128            |   7|   0|    7|          0|
    |indvar_flatten59_fu_136            |  10|   0|   10|          0|
    |indvar_flatten_fu_120              |   4|   0|    4|          0|
    |mul_1_1_reg_1274                   |  32|   0|   32|          0|
    |mul_1_2_reg_1279                   |  32|   0|   32|          0|
    |mul_1_reg_1269                     |  32|   0|   32|          0|
    |mul_2_1_reg_1289                   |  32|   0|   32|          0|
    |mul_2_2_reg_1294                   |  32|   0|   32|          0|
    |mul_2_reg_1284                     |  32|   0|   32|          0|
    |mul_3_reg_1264                     |  32|   0|   32|          0|
    |mul_reg_1249                       |  32|   0|   32|          0|
    |mul_s_reg_1254                     |  32|   0|   32|          0|
    |pixel_10_reg_1204                  |  32|   0|   32|          0|
    |pixel_11_reg_1209                  |  32|   0|   32|          0|
    |pixel_12_reg_1224                  |  32|   0|   32|          0|
    |pixel_13_reg_1229                  |  32|   0|   32|          0|
    |pixel_14_reg_1239                  |  32|   0|   32|          0|
    |pixel_15_reg_1244                  |  32|   0|   32|          0|
    |pixel_16_reg_1259                  |  32|   0|   32|          0|
    |pixel_9_reg_1163                   |  32|   0|   32|          0|
    |pixel_reg_1158                     |  32|   0|   32|          0|
    |r_2_reg_1044                       |   5|   0|    5|          0|
    |r_fu_132                           |   5|   0|    5|          0|
    |select_ln173_reg_1350              |  32|   0|   32|          0|
    |select_ln42_reg_1092               |   2|   0|    2|          0|
    |select_ln45_2_reg_1105             |   5|   0|    5|          0|
    |select_ln45_3_reg_1111             |   5|   0|    5|          0|
    |sub_ln65_1_reg_1124                |   9|   0|   10|          1|
    |sub_ln65_reg_1098                  |   9|   0|   10|          1|
    |w_sum_1_reg_1304                   |  32|   0|   32|          0|
    |w_sum_2_reg_1309                   |  32|   0|   32|          0|
    |w_sum_3_reg_1314                   |  32|   0|   32|          0|
    |w_sum_4_reg_1319                   |  32|   0|   32|          0|
    |w_sum_5_reg_1324                   |  32|   0|   32|          0|
    |w_sum_6_reg_1329                   |  32|   0|   32|          0|
    |w_sum_7_reg_1334                   |  32|   0|   32|          0|
    |w_sum_8_reg_1339                   |  32|   0|   32|          0|
    |w_sum_reg_1299                     |  32|   0|   32|          0|
    |wc_fu_112                          |   2|   0|    2|          0|
    |wr_2_reg_1039                      |   2|   0|    2|          0|
    |wr_fu_116                          |   2|   0|    2|          0|
    |x_assign_reg_1344                  |  32|   0|   32|          0|
    |xor_ln39_reg_1073                  |   1|   0|    1|          0|
    |zext_ln65_17_reg_1131              |   5|   0|   10|          5|
    |zext_ln65_21_reg_1142              |   5|   0|   10|          5|
    |zext_ln65_25_reg_1168              |   5|   0|   10|          5|
    |icmp_ln39_reg_1052                 |  64|  32|    1|          0|
    |mul_1_1_reg_1274                   |  64|  32|   32|          0|
    |mul_1_2_reg_1279                   |  64|  32|   32|          0|
    |mul_1_reg_1269                     |  64|  32|   32|          0|
    |mul_2_1_reg_1289                   |  64|  32|   32|          0|
    |mul_2_2_reg_1294                   |  64|  32|   32|          0|
    |mul_2_reg_1284                     |  64|  32|   32|          0|
    |mul_3_reg_1264                     |  64|  32|   32|          0|
    |mul_s_reg_1254                     |  64|  32|   32|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |1674| 288| 1372|         17|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+----------------------------------------------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |                          Source Object                         |    C Type    |
+-------------------------------+-----+-----+------------+----------------------------------------------------------------+--------------+
|ap_clk                         |   in|    1|  ap_ctrl_hs|  convolution.7_Pipeline_conv_for_rows_win_for_rows_win_for_cols|  return value|
|ap_rst                         |   in|    1|  ap_ctrl_hs|  convolution.7_Pipeline_conv_for_rows_win_for_rows_win_for_cols|  return value|
|ap_start                       |   in|    1|  ap_ctrl_hs|  convolution.7_Pipeline_conv_for_rows_win_for_rows_win_for_cols|  return value|
|ap_done                        |  out|    1|  ap_ctrl_hs|  convolution.7_Pipeline_conv_for_rows_win_for_rows_win_for_cols|  return value|
|ap_idle                        |  out|    1|  ap_ctrl_hs|  convolution.7_Pipeline_conv_for_rows_win_for_rows_win_for_cols|  return value|
|ap_ready                       |  out|    1|  ap_ctrl_hs|  convolution.7_Pipeline_conv_for_rows_win_for_rows_win_for_cols|  return value|
|pad_img_address0               |  out|   10|   ap_memory|                                                         pad_img|         array|
|pad_img_ce0                    |  out|    1|   ap_memory|                                                         pad_img|         array|
|pad_img_q0                     |   in|   32|   ap_memory|                                                         pad_img|         array|
|pad_img_address1               |  out|   10|   ap_memory|                                                         pad_img|         array|
|pad_img_ce1                    |  out|    1|   ap_memory|                                                         pad_img|         array|
|pad_img_q1                     |   in|   32|   ap_memory|                                                         pad_img|         array|
|w                              |   in|   32|     ap_none|                                                               w|        scalar|
|w_1                            |   in|   32|     ap_none|                                                             w_1|        scalar|
|w_2                            |   in|   32|     ap_none|                                                             w_2|        scalar|
|w_3                            |   in|   32|     ap_none|                                                             w_3|        scalar|
|w_4                            |   in|   32|     ap_none|                                                             w_4|        scalar|
|w_5                            |   in|   32|     ap_none|                                                             w_5|        scalar|
|w_6                            |   in|   32|     ap_none|                                                             w_6|        scalar|
|w_7                            |   in|   32|     ap_none|                                                             w_7|        scalar|
|w_8                            |   in|   32|     ap_none|                                                             w_8|        scalar|
|biases_buf                     |   in|   32|     ap_none|                                                      biases_buf|        scalar|
|conv_to_pool_streams_7_din     |  out|   32|     ap_fifo|                                          conv_to_pool_streams_7|       pointer|
|conv_to_pool_streams_7_full_n  |   in|    1|     ap_fifo|                                          conv_to_pool_streams_7|       pointer|
|conv_to_pool_streams_7_write   |  out|    1|     ap_fifo|                                          conv_to_pool_streams_7|       pointer|
+-------------------------------+-----+-----+------------+----------------------------------------------------------------+--------------+

