verilog xil_defaultlib --include "/opt/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/bd/design_1/ipshared/d0f7" --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog" --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/bd/design_1/ipshared/c968/hdl/verilog" --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/bd/design_1/ipshared/25b7/hdl/verilog" --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/bd/design_1/ipshared/896c/hdl/verilog" --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/bd/design_1/ipshared/ec67/hdl" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" \
"../../../bd/design_1/ip/design_1_cmac_usplus_0_0/ip_0/sim/gtwizard_ultrascale_v1_7_gtye4_channel.v" \
"../../../bd/design_1/ip/design_1_cmac_usplus_0_0/ip_0/sim/design_1_cmac_usplus_0_0_gt_gtye4_channel_wrapper.v" \
"../../../bd/design_1/ip/design_1_cmac_usplus_0_0/ip_0/sim/gtwizard_ultrascale_v1_7_gtye4_common.v" \
"../../../bd/design_1/ip/design_1_cmac_usplus_0_0/ip_0/sim/design_1_cmac_usplus_0_0_gt_gtye4_common_wrapper.v" \
"../../../bd/design_1/ip/design_1_cmac_usplus_0_0/ip_0/sim/design_1_cmac_usplus_0_0_gt_gtwizard_gtye4.v" \
"../../../bd/design_1/ip/design_1_cmac_usplus_0_0/ip_0/sim/design_1_cmac_usplus_0_0_gt_gtwizard_top.v" \
"../../../bd/design_1/ip/design_1_cmac_usplus_0_0/ip_0/sim/design_1_cmac_usplus_0_0_gt.v" \
"../../../bd/design_1/ip/design_1_cmac_usplus_0_0/cmac_usplus_v3_1_2/design_1_cmac_usplus_0_0_wrapper.v" \
"../../../bd/design_1/ip/design_1_cmac_usplus_0_0/cmac_usplus_v3_1_2/design_1_cmac_usplus_0_0_ultrascale_tx_userclk.v" \
"../../../bd/design_1/ip/design_1_cmac_usplus_0_0/cmac_usplus_v3_1_2/design_1_cmac_usplus_0_0_ultrascale_rx_userclk.v" \
"../../../bd/design_1/ip/design_1_cmac_usplus_0_0/design_1_cmac_usplus_0_0/example_design/design_1_cmac_usplus_0_0_axis2lbus_segmented_top.v" \
"../../../bd/design_1/ip/design_1_cmac_usplus_0_0/design_1_cmac_usplus_0_0/example_design/design_1_cmac_usplus_0_0_lbus2axis_segmented_top.v" \
"../../../bd/design_1/ip/design_1_cmac_usplus_0_0/design_1_cmac_usplus_0_0.v" \
"../../../bd/design_1/ip/design_1_cmac_usplus_1_0/ip_0/sim/design_1_cmac_usplus_1_0_gt_gtye4_channel_wrapper.v" \
"../../../bd/design_1/ip/design_1_cmac_usplus_1_0/ip_0/sim/design_1_cmac_usplus_1_0_gt_gtye4_common_wrapper.v" \
"../../../bd/design_1/ip/design_1_cmac_usplus_1_0/ip_0/sim/design_1_cmac_usplus_1_0_gt_gtwizard_gtye4.v" \
"../../../bd/design_1/ip/design_1_cmac_usplus_1_0/ip_0/sim/design_1_cmac_usplus_1_0_gt_gtwizard_top.v" \
"../../../bd/design_1/ip/design_1_cmac_usplus_1_0/ip_0/sim/design_1_cmac_usplus_1_0_gt.v" \
"../../../bd/design_1/ip/design_1_cmac_usplus_1_0/cmac_usplus_v3_1_2/design_1_cmac_usplus_1_0_wrapper.v" \
"../../../bd/design_1/ip/design_1_cmac_usplus_1_0/cmac_usplus_v3_1_2/design_1_cmac_usplus_1_0_ultrascale_tx_userclk.v" \
"../../../bd/design_1/ip/design_1_cmac_usplus_1_0/cmac_usplus_v3_1_2/design_1_cmac_usplus_1_0_ultrascale_rx_userclk.v" \
"../../../bd/design_1/ip/design_1_cmac_usplus_1_0/design_1_cmac_usplus_1_0/example_design/design_1_cmac_usplus_1_0_axis2lbus_segmented_top.v" \
"../../../bd/design_1/ip/design_1_cmac_usplus_1_0/design_1_cmac_usplus_1_0/example_design/design_1_cmac_usplus_1_0_lbus2axis_segmented_top.v" \
"../../../bd/design_1/ip/design_1_cmac_usplus_1_0/design_1_cmac_usplus_1_0.v" \
"../../../bd/design_1/ip/design_1_dsp_send_0_0/sim/design_1_dsp_send_0_0.v" \
"../../../bd/design_1/ip/design_1_dsp_send_1_0/sim/design_1_dsp_send_1_0.v" \
"../../../bd/design_1/ip/design_1_embedded_test_ip_wra_0_0/design_1_embedded_test_ip_wra_0_0_sim_netlist.v" \
"../../../bd/design_1/ip/design_1_embedded_test_ip_wra_1_0/design_1_embedded_test_ip_wra_1_0_sim_netlist.v" \
"../../../bd/design_1/ip/design_1_ila_0_0/sim/design_1_ila_0_0.v" \
"../../../bd/design_1/ip/design_1_ila_1_0/sim/design_1_ila_1_0.v" \
"../../../bd/design_1/ip/design_1_serial_pipe_0_0/sim/design_1_serial_pipe_0_0.v" \
"../../../bd/design_1/ip/design_1_serial_pipe_1_0/sim/design_1_serial_pipe_1_0.v" \
"../../../bd/design_1/ip/design_1_serial_pipe_2_0/sim/design_1_serial_pipe_2_0.v" \
"../../../bd/design_1/ip/design_1_udp_core_eval_0_0/design_1_udp_core_eval_0_0_sim_netlist.v" \
"../../../bd/design_1/ip/design_1_udp_core_eval_1_0/design_1_udp_core_eval_1_0_sim_netlist.v" \
"../../../bd/design_1/ip/design_1_util_vector_logic_0_0/sim/design_1_util_vector_logic_0_0.v" \
"../../../bd/design_1/ip/design_1_util_vector_logic_2_0/sim/design_1_util_vector_logic_2_0.v" \
"../../../bd/design_1/ip/design_1_util_vector_logic_4_0/sim/design_1_util_vector_logic_4_0.v" \
"../../../bd/design_1/ip/design_1_util_vector_logic_9_0/sim/design_1_util_vector_logic_9_0.v" \
"../../../bd/design_1/ip/design_1_util_vector_logic_10_0/sim/design_1_util_vector_logic_10_0.v" \
"../../../bd/design_1/ip/design_1_util_vector_logic_11_0/sim/design_1_util_vector_logic_11_0.v" \
"../../../bd/design_1/ip/design_1_util_vector_logic_12_0/sim/design_1_util_vector_logic_12_0.v" \
"../../../bd/design_1/ip/design_1_util_vector_logic_13_0/sim/design_1_util_vector_logic_13_0.v" \
"../../../bd/design_1/ip/design_1_util_vector_logic_15_0/sim/design_1_util_vector_logic_15_0.v" \
"../../../bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v" \
"../../../bd/design_1/ip/design_1_xlconstant_1_0/sim/design_1_xlconstant_1_0.v" \
"../../../bd/design_1/ip/design_1_xlconstant_2_0/sim/design_1_xlconstant_2_0.v" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/sim/bd_48ac.v" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_0/sim/bd_48ac_one_0.v" \

sv xil_defaultlib --include "/opt/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/bd/design_1/ipshared/d0f7" --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog" --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/bd/design_1/ipshared/c968/hdl/verilog" --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/bd/design_1/ipshared/25b7/hdl/verilog" --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/bd/design_1/ipshared/896c/hdl/verilog" --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/bd/design_1/ipshared/ec67/hdl" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_2/sim/bd_48ac_arsw_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_3/sim/bd_48ac_rsw_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_4/sim/bd_48ac_awsw_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_5/sim/bd_48ac_wsw_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_6/sim/bd_48ac_bsw_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_7/sim/bd_48ac_s00mmu_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_8/sim/bd_48ac_s00tr_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_9/sim/bd_48ac_s00sic_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_10/sim/bd_48ac_s00a2s_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_11/sim/bd_48ac_sarn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_12/sim/bd_48ac_srn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_13/sim/bd_48ac_sawn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_14/sim/bd_48ac_swn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_15/sim/bd_48ac_sbn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_16/sim/bd_48ac_m00s2a_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_17/sim/bd_48ac_m00arn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_18/sim/bd_48ac_m00rn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_19/sim/bd_48ac_m00awn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_20/sim/bd_48ac_m00wn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_21/sim/bd_48ac_m00bn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_22/sim/bd_48ac_m00e_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_23/sim/bd_48ac_m01s2a_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_24/sim/bd_48ac_m01arn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_25/sim/bd_48ac_m01rn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_26/sim/bd_48ac_m01awn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_27/sim/bd_48ac_m01wn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_28/sim/bd_48ac_m01bn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_29/sim/bd_48ac_m01e_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_30/sim/bd_48ac_m02s2a_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_31/sim/bd_48ac_m02arn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_32/sim/bd_48ac_m02rn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_33/sim/bd_48ac_m02awn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_34/sim/bd_48ac_m02wn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_35/sim/bd_48ac_m02bn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_36/sim/bd_48ac_m02e_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_37/sim/bd_48ac_m03s2a_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_38/sim/bd_48ac_m03arn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_39/sim/bd_48ac_m03rn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_40/sim/bd_48ac_m03awn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_41/sim/bd_48ac_m03wn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_42/sim/bd_48ac_m03bn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_43/sim/bd_48ac_m03e_0.sv" \

verilog xil_defaultlib --include "/opt/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/bd/design_1/ipshared/d0f7" --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog" --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/bd/design_1/ipshared/c968/hdl/verilog" --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/bd/design_1/ipshared/25b7/hdl/verilog" --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/bd/design_1/ipshared/896c/hdl/verilog" --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/bd/design_1/ipshared/ec67/hdl" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/sim/design_1_smartconnect_0_0.v" \
"../../../bd/design_1/sim/design_1.v" \
"../../../bd/design_1/ip/design_1_rtl_kernel_wizard_0_0_0/sim/design_1_rtl_kernel_wizard_0_0_0.v" \
"../../../bd/design_1/ip/design_1_smartconnect_1_1/bd_0/ip/ip_0/sim/bd_483c_one_0.v" \

sv xil_defaultlib --include "/opt/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/bd/design_1/ipshared/d0f7" --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog" --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/bd/design_1/ipshared/c968/hdl/verilog" --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/bd/design_1/ipshared/25b7/hdl/verilog" --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/bd/design_1/ipshared/896c/hdl/verilog" --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/bd/design_1/ipshared/ec67/hdl" \
"../../../bd/design_1/ip/design_1_smartconnect_1_1/bd_0/ip/ip_2/sim/bd_483c_arsw_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_1_1/bd_0/ip/ip_3/sim/bd_483c_rsw_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_1_1/bd_0/ip/ip_4/sim/bd_483c_awsw_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_1_1/bd_0/ip/ip_5/sim/bd_483c_wsw_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_1_1/bd_0/ip/ip_6/sim/bd_483c_bsw_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_1_1/bd_0/ip/ip_7/sim/bd_483c_s00mmu_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_1_1/bd_0/ip/ip_8/sim/bd_483c_s00tr_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_1_1/bd_0/ip/ip_9/sim/bd_483c_s00sic_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_1_1/bd_0/ip/ip_10/sim/bd_483c_s00a2s_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_1_1/bd_0/ip/ip_11/sim/bd_483c_sarn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_1_1/bd_0/ip/ip_12/sim/bd_483c_srn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_1_1/bd_0/ip/ip_13/sim/bd_483c_sawn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_1_1/bd_0/ip/ip_14/sim/bd_483c_swn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_1_1/bd_0/ip/ip_15/sim/bd_483c_sbn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_1_1/bd_0/ip/ip_16/sim/bd_483c_m00s2a_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_1_1/bd_0/ip/ip_17/sim/bd_483c_m00arn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_1_1/bd_0/ip/ip_18/sim/bd_483c_m00rn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_1_1/bd_0/ip/ip_19/sim/bd_483c_m00awn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_1_1/bd_0/ip/ip_20/sim/bd_483c_m00wn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_1_1/bd_0/ip/ip_21/sim/bd_483c_m00bn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_1_1/bd_0/ip/ip_22/sim/bd_483c_m00e_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_1_1/bd_0/ip/ip_23/sim/bd_483c_m01s2a_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_1_1/bd_0/ip/ip_24/sim/bd_483c_m01arn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_1_1/bd_0/ip/ip_25/sim/bd_483c_m01rn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_1_1/bd_0/ip/ip_26/sim/bd_483c_m01awn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_1_1/bd_0/ip/ip_27/sim/bd_483c_m01wn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_1_1/bd_0/ip/ip_28/sim/bd_483c_m01bn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_1_1/bd_0/ip/ip_29/sim/bd_483c_m01e_0.sv" \

verilog xil_defaultlib --include "/opt/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/bd/design_1/ipshared/d0f7" --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog" --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/bd/design_1/ipshared/c968/hdl/verilog" --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/bd/design_1/ipshared/25b7/hdl/verilog" --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/bd/design_1/ipshared/896c/hdl/verilog" --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/bd/design_1/ipshared/ec67/hdl" \
"../../../bd/design_1/ip/design_1_smartconnect_1_1/bd_0/sim/bd_483c.v" \
"../../../bd/design_1/ip/design_1_smartconnect_1_1/sim/design_1_smartconnect_1_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
