// Seed: 2846624257
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign module_1.id_16 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    output supply1 id_1,
    input tri1 id_2,
    output supply1 id_3,
    output supply1 id_4,
    input wor id_5,
    output tri1 id_6,
    input wand id_7,
    input tri id_8,
    output wand id_9,
    input wand id_10,
    output uwire id_11,
    input wand id_12,
    input supply0 id_13,
    input wor id_14,
    output tri1 id_15,
    input wire id_16
);
  id_18(
      (id_10 & id_1 - 1), 1, id_6, 1
  );
  wire id_19;
  id_20(
      "", 1'b0, 1'b0
  );
  wand id_21;
  id_22 :
  assert property (@(1) 1)
  else deassign id_15;
  assign id_21 = id_16;
  module_0 modCall_1 (
      id_22,
      id_19,
      id_22
  );
endmodule
