<?xml version="1.0" ?>
<node xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns:xs="http://www.w3.org/2001/XMLSchema" xmlns:altera="http://www.altera.com/XMLSchema/Qsys/SystemTree">
  <instanceKey xsi:type="xs:string">ad9144_jesd204</instanceKey>
  <instanceData xsi:type="data">
    <parameters></parameters>
    <interconnectAssignments>
      <interconnectAssignment>
        <name>$system.qsys_mm.clockCrossingAdapter</name>
        <value>HANDSHAKE</value>
      </interconnectAssignment>
      <interconnectAssignment>
        <name>$system.qsys_mm.maxAdditionalLatency</name>
        <value>0</value>
      </interconnectAssignment>
    </interconnectAssignments>
    <className>ad9144_jesd204</className>
    <version>1.0</version>
    <name>ad9144_jesd204</name>
    <uniqueName>ad9144_jesd204</uniqueName>
    <nonce>0</nonce>
    <incidentConnections></incidentConnections>
  </instanceData>
  <children>
    <node>
      <instanceKey xsi:type="xs:string">ad9144_jesd204</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>DEVICE</name>
            <value>10CX220YF780I5G</value>
          </parameter>
          <parameter>
            <name>DEVICE_FAMILY</name>
            <value>Cyclone 10 GX</value>
          </parameter>
          <parameter>
            <name>ID</name>
            <value>86</value>
          </parameter>
          <parameter>
            <name>LANE_INVERT</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>LANE_MAP</name>
            <value></value>
          </parameter>
          <parameter>
            <name>LANE_RATE</name>
            <value>10000.0</value>
          </parameter>
          <parameter>
            <name>NUM_OF_LANES</name>
            <value>4</value>
          </parameter>
          <parameter>
            <name>REFCLK_FREQUENCY</name>
            <value>100.0</value>
          </parameter>
          <parameter>
            <name>SOFT_PCS</name>
            <value>true</value>
          </parameter>
          <parameter>
            <name>SYSCLK_FREQUENCY</name>
            <value>125.0</value>
          </parameter>
          <parameter>
            <name>TX_OR_RX_N</name>
            <value>true</value>
          </parameter>
        </parameters>
        <interconnectAssignments>
          <interconnectAssignment>
            <name>$system.qsys_mm.clockCrossingAdapter</name>
            <value>HANDSHAKE</value>
          </interconnectAssignment>
          <interconnectAssignment>
            <name>$system.qsys_mm.maxAdditionalLatency</name>
            <value>0</value>
          </interconnectAssignment>
        </interconnectAssignments>
        <className>adi_jesd204</className>
        <version>1.0</version>
        <name>ad9144_jesd204</name>
        <uniqueName>ad9144_jesd204_adi_jesd204_10_kst36zy</uniqueName>
        <nonce>0</nonce>
        <incidentConnections></incidentConnections>
        <path>ad9144_jesd204.ad9144_jesd204</path>
      </instanceData>
      <children>
        <node>
          <instanceKey xsi:type="xs:string">axi_jesd204_tx</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>NUM_LANES</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>NUM_LINKS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>axi_jesd204_tx</className>
            <version>1.0</version>
            <name>axi_jesd204_tx</name>
            <uniqueName>axi_jesd204_tx</uniqueName>
            <fixedName>axi_jesd204_tx</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>startPortLSB</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>endPort</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>endPortLSB</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>startPort</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>width</name>
                    <value>0</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>conduit</className>
                <version>18.1</version>
                <name>axi_jesd204_tx.config/jesd204_tx.config</name>
                <end>jesd204_tx/config</end>
                <start>axi_jesd204_tx/config</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>startPortLSB</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>endPort</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>endPortLSB</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>startPort</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>width</name>
                    <value>0</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>conduit</className>
                <version>18.1</version>
                <name>axi_jesd204_tx.control/jesd204_tx.control</name>
                <end>jesd204_tx/control</end>
                <start>axi_jesd204_tx/control</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>axi_jesd204_tx.core_reset/jesd204_tx.reset</name>
                <end>jesd204_tx/reset</end>
                <start>axi_jesd204_tx/core_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>startPortLSB</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>endPort</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>endPortLSB</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>startPort</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>width</name>
                    <value>0</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>conduit</className>
                <version>18.1</version>
                <name>axi_jesd204_tx.event/jesd204_tx.event</name>
                <end>jesd204_tx/event</end>
                <start>axi_jesd204_tx/event</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>startPortLSB</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>endPort</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>endPortLSB</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>startPort</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>width</name>
                    <value>0</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>conduit</className>
                <version>18.1</version>
                <name>axi_jesd204_tx.ilas_config/jesd204_tx.ilas_config</name>
                <end>jesd204_tx/ilas_config</end>
                <start>axi_jesd204_tx/ilas_config</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>startPortLSB</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>endPort</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>endPortLSB</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>startPort</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>width</name>
                    <value>0</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>conduit</className>
                <version>18.1</version>
                <name>axi_jesd204_tx.status/jesd204_tx.status</name>
                <end>jesd204_tx/status</end>
                <start>axi_jesd204_tx/status</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value>&lt;info&gt;&lt;clock name="core_clock" rate="250000000" domain="8" /&gt;&lt;/info&gt;</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>8</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>8</value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>link_clock.out_clk_1/axi_jesd204_tx.core_clock</name>
                <end>axi_jesd204_tx/core_clock</end>
                <start>link_clock/out_clk_1</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <end>axi_jesd204_tx/core_reset_ext</end>
                <start>rst_controller_002/reset_out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>sys_clock.clk/axi_jesd204_tx.s_axi_clock</name>
                <end>axi_jesd204_tx/s_axi_clock</end>
                <start>sys_clock/clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>sys_clock.clk_reset/axi_jesd204_tx.s_axi_reset</name>
                <end>axi_jesd204_tx/s_axi_reset</end>
                <start>sys_clock/clk_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>ad9144_jesd204.ad9144_jesd204.axi_jesd204_tx</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">axi_xcvr</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ID</name>
                <value>86</value>
              </parameter>
              <parameter>
                <name>NUM_OF_LANES</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>TX_OR_RX_N</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>axi_adxcvr</className>
            <version>1.0</version>
            <name>axi_xcvr</name>
            <uniqueName>axi_adxcvr</uniqueName>
            <fixedName>axi_adxcvr</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>axi_xcvr.if_up_rst/link_reset.in_reset</name>
                <end>link_reset/in_reset</end>
                <start>axi_xcvr/if_up_rst</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>startPortLSB</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>endPort</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>endPortLSB</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>startPort</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>width</name>
                    <value>0</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>conduit</className>
                <version>18.1</version>
                <name>link_pll.pll_locked/axi_xcvr.core_pll_locked</name>
                <end>axi_xcvr/core_pll_locked</end>
                <start>link_pll/pll_locked</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>startPortLSB</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>endPort</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>endPortLSB</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>startPort</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>width</name>
                    <value>0</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>conduit</className>
                <version>18.1</version>
                <name>phy_reset_control.tx_ready/axi_xcvr.ready</name>
                <end>axi_xcvr/ready</end>
                <start>phy_reset_control/tx_ready</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>sys_clock.clk/axi_xcvr.s_axi_clock</name>
                <end>axi_xcvr/s_axi_clock</end>
                <start>sys_clock/clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>sys_clock.clk_reset/axi_xcvr.s_axi_reset</name>
                <end>axi_xcvr/s_axi_reset</end>
                <start>sys_clock/clk_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>ad9144_jesd204.ad9144_jesd204.axi_xcvr</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">jesd204_tx</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>NUM_LANES</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>NUM_LINKS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>jesd204_tx</className>
            <version>1.0</version>
            <name>jesd204_tx</name>
            <uniqueName>jesd204_tx</uniqueName>
            <fixedName>jesd204_tx</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>startPortLSB</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>endPort</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>endPortLSB</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>startPort</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>width</name>
                    <value>0</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>conduit</className>
                <version>18.1</version>
                <name>axi_jesd204_tx.config/jesd204_tx.config</name>
                <end>jesd204_tx/config</end>
                <start>axi_jesd204_tx/config</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>startPortLSB</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>endPort</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>endPortLSB</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>startPort</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>width</name>
                    <value>0</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>conduit</className>
                <version>18.1</version>
                <name>axi_jesd204_tx.control/jesd204_tx.control</name>
                <end>jesd204_tx/control</end>
                <start>axi_jesd204_tx/control</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>axi_jesd204_tx.core_reset/jesd204_tx.reset</name>
                <end>jesd204_tx/reset</end>
                <start>axi_jesd204_tx/core_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>startPortLSB</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>endPort</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>endPortLSB</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>startPort</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>width</name>
                    <value>0</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>conduit</className>
                <version>18.1</version>
                <name>axi_jesd204_tx.event/jesd204_tx.event</name>
                <end>jesd204_tx/event</end>
                <start>axi_jesd204_tx/event</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>startPortLSB</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>endPort</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>endPortLSB</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>startPort</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>width</name>
                    <value>0</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>conduit</className>
                <version>18.1</version>
                <name>axi_jesd204_tx.ilas_config/jesd204_tx.ilas_config</name>
                <end>jesd204_tx/ilas_config</end>
                <start>axi_jesd204_tx/ilas_config</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>startPortLSB</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>endPort</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>endPortLSB</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>startPort</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>width</name>
                    <value>0</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>conduit</className>
                <version>18.1</version>
                <name>axi_jesd204_tx.status/jesd204_tx.status</name>
                <end>jesd204_tx/status</end>
                <start>axi_jesd204_tx/status</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>startPortLSB</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>endPort</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>endPortLSB</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>startPort</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>width</name>
                    <value>0</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>conduit</className>
                <version>18.1</version>
                <name>jesd204_tx.tx_phy0/phy.phy_0</name>
                <end>phy/phy_0</end>
                <start>jesd204_tx/tx_phy0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>startPortLSB</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>endPort</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>endPortLSB</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>startPort</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>width</name>
                    <value>0</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>conduit</className>
                <version>18.1</version>
                <name>jesd204_tx.tx_phy1/phy.phy_1</name>
                <end>phy/phy_1</end>
                <start>jesd204_tx/tx_phy1</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>startPortLSB</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>endPort</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>endPortLSB</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>startPort</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>width</name>
                    <value>0</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>conduit</className>
                <version>18.1</version>
                <name>jesd204_tx.tx_phy2/phy.phy_2</name>
                <end>phy/phy_2</end>
                <start>jesd204_tx/tx_phy2</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>startPortLSB</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>endPort</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>endPortLSB</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>startPort</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>width</name>
                    <value>0</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>conduit</className>
                <version>18.1</version>
                <name>jesd204_tx.tx_phy3/phy.phy_3</name>
                <end>phy/phy_3</end>
                <start>jesd204_tx/tx_phy3</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value>&lt;info&gt;&lt;clock name="clock" rate="250000000" domain="8" /&gt;&lt;/info&gt;</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>8</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>8</value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>link_clock.out_clk_1/jesd204_tx.clock</name>
                <end>jesd204_tx/clock</end>
                <start>link_clock/out_clk_1</start>
              </incidentConnection>
            </incidentConnections>
            <path>ad9144_jesd204.ad9144_jesd204.jesd204_tx</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">lane_pll</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>atx_pll_analog_mode</name>
                <value>user_custom</value>
              </parameter>
              <parameter>
                <name>atx_pll_bandwidth_range_high</name>
                <value>0 hz</value>
              </parameter>
              <parameter>
                <name>atx_pll_bandwidth_range_low</name>
                <value>0 hz</value>
              </parameter>
              <parameter>
                <name>atx_pll_bonding</name>
                <value>pll_bonding</value>
              </parameter>
              <parameter>
                <name>atx_pll_bonding_mode</name>
                <value>cpri_bonding</value>
              </parameter>
              <parameter>
                <name>atx_pll_bw_sel</name>
                <value>medium</value>
              </parameter>
              <parameter>
                <name>atx_pll_cal_status</name>
                <value>cal_in_progress</value>
              </parameter>
              <parameter>
                <name>atx_pll_calibration_mode</name>
                <value>cal_off</value>
              </parameter>
              <parameter>
                <name>atx_pll_cascadeclk_test</name>
                <value>cascadetest_off</value>
              </parameter>
              <parameter>
                <name>atx_pll_cgb_div</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>atx_pll_clk_high_perf_voltage</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>atx_pll_clk_low_power_voltage</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>atx_pll_clk_mid_power_voltage</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>atx_pll_cp_compensation_enable</name>
                <value>true</value>
              </parameter>
              <parameter>
                <name>atx_pll_cp_current_setting</name>
                <value>cp_current_setting33</value>
              </parameter>
              <parameter>
                <name>atx_pll_cp_lf_3rd_pole_freq</name>
                <value>lf_3rd_pole_setting0</value>
              </parameter>
              <parameter>
                <name>atx_pll_cp_lf_order</name>
                <value>lf_3rd_order</value>
              </parameter>
              <parameter>
                <name>atx_pll_cp_testmode</name>
                <value>cp_normal</value>
              </parameter>
              <parameter>
                <name>atx_pll_d2a_voltage</name>
                <value>d2a_setting_4</value>
              </parameter>
              <parameter>
                <name>atx_pll_datarate</name>
                <value>10000000000 bps</value>
              </parameter>
              <parameter>
                <name>atx_pll_device_variant</name>
                <value>device1</value>
              </parameter>
              <parameter>
                <name>atx_pll_dprio_clk_vreg_boost_expected_voltage</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>atx_pll_dprio_clk_vreg_boost_scratch</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>atx_pll_dprio_clk_vreg_boost_step_size</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>atx_pll_dprio_lc_vreg1_boost_expected_voltage</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>atx_pll_dprio_lc_vreg1_boost_scratch</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>atx_pll_dprio_lc_vreg_boost_expected_voltage</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>atx_pll_dprio_lc_vreg_boost_scratch</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>atx_pll_dprio_mcgb_vreg_boost_expected_voltage</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>atx_pll_dprio_mcgb_vreg_boost_scratch</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>atx_pll_dprio_mcgb_vreg_boost_step_size</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>atx_pll_dprio_vreg1_boost_step_size</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>atx_pll_dprio_vreg_boost_step_size</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>atx_pll_dsm_ecn_bypass</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>atx_pll_dsm_ecn_test_en</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>atx_pll_dsm_fractional_division</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>atx_pll_dsm_fractional_value_ready</name>
                <value>pll_k_ready</value>
              </parameter>
              <parameter>
                <name>atx_pll_dsm_mode</name>
                <value>dsm_mode_integer</value>
              </parameter>
              <parameter>
                <name>atx_pll_dsm_out_sel</name>
                <value>pll_dsm_disable</value>
              </parameter>
              <parameter>
                <name>atx_pll_enable_hclk</name>
                <value>hclk_disabled</value>
              </parameter>
              <parameter>
                <name>atx_pll_enable_idle_atx_pll_support</name>
                <value>idle_none</value>
              </parameter>
              <parameter>
                <name>atx_pll_enable_lc_calibration</name>
                <value>true</value>
              </parameter>
              <parameter>
                <name>atx_pll_enable_lc_vreg_calibration</name>
                <value>true</value>
              </parameter>
              <parameter>
                <name>atx_pll_expected_lc_boost_voltage</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>atx_pll_f_max_lcnt_fpll_cascading</name>
                <value>1200000000</value>
              </parameter>
              <parameter>
                <name>atx_pll_f_max_pfd</name>
                <value>350000000 Hz</value>
              </parameter>
              <parameter>
                <name>atx_pll_f_max_pfd_fractional</name>
                <value>0 hz</value>
              </parameter>
              <parameter>
                <name>atx_pll_f_max_ref</name>
                <value>800000000 Hz</value>
              </parameter>
              <parameter>
                <name>atx_pll_f_max_tank_0</name>
                <value>8800000000 Hz</value>
              </parameter>
              <parameter>
                <name>atx_pll_f_max_tank_1</name>
                <value>11400000000 Hz</value>
              </parameter>
              <parameter>
                <name>atx_pll_f_max_tank_2</name>
                <value>14400000000 Hz</value>
              </parameter>
              <parameter>
                <name>atx_pll_f_max_vco</name>
                <value>14400000000 Hz</value>
              </parameter>
              <parameter>
                <name>atx_pll_f_max_vco_fractional</name>
                <value>0 hz</value>
              </parameter>
              <parameter>
                <name>atx_pll_f_max_x1</name>
                <value>8700000000 Hz</value>
              </parameter>
              <parameter>
                <name>atx_pll_f_min_pfd</name>
                <value>61440000 Hz</value>
              </parameter>
              <parameter>
                <name>atx_pll_f_min_ref</name>
                <value>61440000 Hz</value>
              </parameter>
              <parameter>
                <name>atx_pll_f_min_tank_0</name>
                <value>6500000000 Hz</value>
              </parameter>
              <parameter>
                <name>atx_pll_f_min_tank_1</name>
                <value>8800000000 Hz</value>
              </parameter>
              <parameter>
                <name>atx_pll_f_min_tank_2</name>
                <value>11400000000 Hz</value>
              </parameter>
              <parameter>
                <name>atx_pll_f_min_vco</name>
                <value>7200000000 Hz</value>
              </parameter>
              <parameter>
                <name>atx_pll_fb_select</name>
                <value>direct_fb</value>
              </parameter>
              <parameter>
                <name>atx_pll_fpll_refclk_selection</name>
                <value>select_vco_output</value>
              </parameter>
              <parameter>
                <name>atx_pll_hclk_divide</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>atx_pll_initial_settings</name>
                <value>true</value>
              </parameter>
              <parameter>
                <name>atx_pll_iqclk_mux_sel</name>
                <value>iqtxrxclk0</value>
              </parameter>
              <parameter>
                <name>atx_pll_is_cascaded_pll</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>atx_pll_is_otn</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>atx_pll_is_sdi</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>atx_pll_l_counter</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>atx_pll_l_counter_enable</name>
                <value>true</value>
              </parameter>
              <parameter>
                <name>atx_pll_l_counter_scratch</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>atx_pll_lc_atb</name>
                <value>atb_selectdisable</value>
              </parameter>
              <parameter>
                <name>atx_pll_lc_mode</name>
                <value>lccmu_normal</value>
              </parameter>
              <parameter>
                <name>atx_pll_lc_to_fpll_l_counter</name>
                <value>lcounter_setting0</value>
              </parameter>
              <parameter>
                <name>atx_pll_lc_to_fpll_l_counter_scratch</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>atx_pll_lf_cbig_size</name>
                <value>lf_cbig_setting4</value>
              </parameter>
              <parameter>
                <name>atx_pll_lf_resistance</name>
                <value>lf_setting1</value>
              </parameter>
              <parameter>
                <name>atx_pll_lf_ripplecap</name>
                <value>lf_ripple_cap_0</value>
              </parameter>
              <parameter>
                <name>atx_pll_m_counter</name>
                <value>50</value>
              </parameter>
              <parameter>
                <name>atx_pll_max_fractional_percentage</name>
                <value>100</value>
              </parameter>
              <parameter>
                <name>atx_pll_min_fractional_percentage</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>atx_pll_n_counter_scratch</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>atx_pll_output_clock_frequency</name>
                <value>5000000000 Hz</value>
              </parameter>
              <parameter>
                <name>atx_pll_output_regulator_supply</name>
                <value>vreg1v_setting0</value>
              </parameter>
              <parameter>
                <name>atx_pll_overrange_voltage</name>
                <value>over_setting0</value>
              </parameter>
              <parameter>
                <name>atx_pll_pfd_delay_compensation</name>
                <value>normal_delay</value>
              </parameter>
              <parameter>
                <name>atx_pll_pfd_pulse_width</name>
                <value>pulse_width_setting0</value>
              </parameter>
              <parameter>
                <name>atx_pll_pm_speed_grade</name>
                <value>i4</value>
              </parameter>
              <parameter>
                <name>atx_pll_pma_width</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>atx_pll_power_mode</name>
                <value>low_power</value>
              </parameter>
              <parameter>
                <name>atx_pll_power_rail_et</name>
                <value>950</value>
              </parameter>
              <parameter>
                <name>atx_pll_powerdown_mode</name>
                <value>powerup</value>
              </parameter>
              <parameter>
                <name>atx_pll_primary_use</name>
                <value>hssi_x1</value>
              </parameter>
              <parameter>
                <name>atx_pll_prot_mode</name>
                <value>basic_tx</value>
              </parameter>
              <parameter>
                <name>atx_pll_ref_clk_div</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>atx_pll_reference_clock_frequency</name>
                <value>100000000 Hz</value>
              </parameter>
              <parameter>
                <name>atx_pll_regulator_bypass</name>
                <value>reg_enable</value>
              </parameter>
              <parameter>
                <name>atx_pll_side</name>
                <value>side_unknown</value>
              </parameter>
              <parameter>
                <name>atx_pll_silicon_rev</name>
                <value>20nm1</value>
              </parameter>
              <parameter>
                <name>atx_pll_sup_mode</name>
                <value>user_mode</value>
              </parameter>
              <parameter>
                <name>atx_pll_tank_band</name>
                <value>lc_band4</value>
              </parameter>
              <parameter>
                <name>atx_pll_tank_sel</name>
                <value>lctank1</value>
              </parameter>
              <parameter>
                <name>atx_pll_tank_voltage_coarse</name>
                <value>vreg_setting_coarse0</value>
              </parameter>
              <parameter>
                <name>atx_pll_tank_voltage_fine</name>
                <value>vreg_setting5</value>
              </parameter>
              <parameter>
                <name>atx_pll_top_or_bottom</name>
                <value>tb_unknown</value>
              </parameter>
              <parameter>
                <name>atx_pll_underrange_voltage</name>
                <value>under_setting4</value>
              </parameter>
              <parameter>
                <name>atx_pll_vccdreg_clk</name>
                <value>vreg_clk5</value>
              </parameter>
              <parameter>
                <name>atx_pll_vccdreg_fb</name>
                <value>vreg_fb8</value>
              </parameter>
              <parameter>
                <name>atx_pll_vccdreg_fw</name>
                <value>vreg_fw5</value>
              </parameter>
              <parameter>
                <name>atx_pll_vco_bypass_enable</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>atx_pll_vco_freq</name>
                <value>10000000000 Hz</value>
              </parameter>
              <parameter>
                <name>atx_pll_xcpvco_xchgpmplf_cp_current_boost</name>
                <value>normal_setting</value>
              </parameter>
              <parameter>
                <name>auto_list</name>
                <value>61.728395 {m 81 effective_m 81 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 62.500000 {m 80 effective_m 80 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 63.291139 {m 79 effective_m 79 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 64.102564 {m 78 effective_m 78 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 64.935065 {m 77 effective_m 77 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 65.789474 {m 76 effective_m 76 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 66.666667 {m 75 effective_m 75 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 67.567568 {m 74 effective_m 74 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 68.493151 {m 73 effective_m 73 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 69.444444 {m 72 effective_m 72 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 70.422535 {m 71 effective_m 71 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 71.428571 {m 70 effective_m 70 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 72.463768 {m 69 effective_m 69 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 73.529412 {m 68 effective_m 68 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 74.626866 {m 67 effective_m 67 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 75.757576 {m 66 effective_m 66 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 76.923077 {m 65 effective_m 65 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 78.125000 {m 64 effective_m 64 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 79.365079 {m 63 effective_m 63 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 80.645161 {m 62 effective_m 62 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 81.967213 {m 61 effective_m 61 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 83.333333 {m 60 effective_m 60 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 84.745763 {m 59 effective_m 59 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 86.206897 {m 58 effective_m 58 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 87.719298 {m 57 effective_m 57 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 89.285714 {m 56 effective_m 56 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 90.909091 {m 55 effective_m 55 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 92.592593 {m 54 effective_m 54 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 94.339623 {m 53 effective_m 53 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 96.153846 {m 52 effective_m 52 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 98.039216 {m 51 effective_m 51 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 100.000000 {m 50 effective_m 50 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 102.040816 {m 49 effective_m 49 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 104.166667 {m 48 effective_m 48 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 106.382979 {m 47 effective_m 47 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 108.695652 {m 46 effective_m 46 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 111.111111 {m 45 effective_m 45 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 113.636364 {m 44 effective_m 44 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 116.279070 {m 43 effective_m 43 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 119.047619 {m 42 effective_m 42 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 121.951220 {m 41 effective_m 41 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 123.456790 {m 81 effective_m 81 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 125.000000 {m 40 effective_m 40 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 126.582278 {m 79 effective_m 79 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 128.205128 {m 39 effective_m 39 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 129.870130 {m 77 effective_m 77 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 131.578947 {m 38 effective_m 38 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 133.333333 {m 75 effective_m 75 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 135.135135 {m 37 effective_m 37 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 136.986301 {m 73 effective_m 73 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 138.888889 {m 36 effective_m 36 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 140.845070 {m 71 effective_m 71 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 142.857143 {m 35 effective_m 35 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 144.927536 {m 69 effective_m 69 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 147.058824 {m 34 effective_m 34 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 149.253731 {m 67 effective_m 67 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 151.515152 {m 33 effective_m 33 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 153.846154 {m 65 effective_m 65 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 156.250000 {m 32 effective_m 32 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 158.730159 {m 63 effective_m 63 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 161.290323 {m 31 effective_m 31 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 163.934426 {m 61 effective_m 61 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 166.666667 {m 30 effective_m 30 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 169.491525 {m 59 effective_m 59 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 172.413793 {m 29 effective_m 29 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 175.438596 {m 57 effective_m 57 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 178.571429 {m 28 effective_m 28 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 181.818182 {m 55 effective_m 55 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 185.185185 {m 27 effective_m 27 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 188.679245 {m 53 effective_m 53 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 192.307692 {m 26 effective_m 26 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 196.078431 {m 51 effective_m 51 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 200.000000 {m 25 effective_m 25 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 204.081633 {m 49 effective_m 49 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 208.333333 {m 24 effective_m 24 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 212.765957 {m 47 effective_m 47 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 217.391304 {m 23 effective_m 23 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 222.222222 {m 45 effective_m 45 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 227.272727 {m 22 effective_m 22 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 232.558140 {m 43 effective_m 43 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 238.095238 {m 21 effective_m 21 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 243.902439 {m 41 effective_m 41 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 246.913580 {m 81 effective_m 81 n 4 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 250.000000 {m 20 effective_m 20 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 253.164557 {m 79 effective_m 79 n 4 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 256.410256 {m 39 effective_m 39 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 259.740260 {m 77 effective_m 77 n 4 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 263.157895 {m 19 effective_m 19 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 266.666667 {m 75 effective_m 75 n 4 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 270.270270 {m 37 effective_m 37 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 273.972603 {m 73 effective_m 73 n 4 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 277.777778 {m 18 effective_m 18 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 281.690141 {m 71 effective_m 71 n 4 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 285.714286 {m 35 effective_m 35 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 289.855072 {m 69 effective_m 69 n 4 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 294.117647 {m 17 effective_m 17 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 298.507463 {m 67 effective_m 67 n 4 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 303.030303 {m 33 effective_m 33 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 307.692308 {m 65 effective_m 65 n 4 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 312.500000 {m 16 effective_m 16 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 317.460317 {m 63 effective_m 63 n 4 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 322.580645 {m 31 effective_m 31 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 327.868852 {m 61 effective_m 61 n 4 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 333.333333 {m 15 effective_m 15 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 338.983051 {m 59 effective_m 59 n 4 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 344.827586 {m 29 effective_m 29 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 350.877193 {m 57 effective_m 57 n 4 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 357.142857 {m 28 effective_m 28 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 363.636364 {m 55 effective_m 55 n 4 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 370.370370 {m 27 effective_m 27 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 377.358491 {m 53 effective_m 53 n 4 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 384.615385 {m 26 effective_m 26 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 392.156863 {m 51 effective_m 51 n 4 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 400.000000 {m 25 effective_m 25 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 408.163265 {m 49 effective_m 49 n 4 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 416.666667 {m 24 effective_m 24 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 425.531915 {m 47 effective_m 47 n 4 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 434.782609 {m 23 effective_m 23 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 444.444444 {m 45 effective_m 45 n 4 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 454.545455 {m 22 effective_m 22 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 465.116279 {m 43 effective_m 43 n 4 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 476.190476 {m 21 effective_m 21 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 487.804878 {m 41 effective_m 41 n 4 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 493.827160 {m 81 effective_m 81 n 8 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 500.000000 {m 20 effective_m 20 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 506.329114 {m 79 effective_m 79 n 8 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 512.820513 {m 39 effective_m 39 n 4 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 519.480519 {m 77 effective_m 77 n 8 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 526.315789 {m 19 effective_m 19 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 533.333333 {m 75 effective_m 75 n 8 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 540.540541 {m 37 effective_m 37 n 4 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 547.945205 {m 73 effective_m 73 n 8 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 555.555556 {m 18 effective_m 18 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 563.380282 {m 71 effective_m 71 n 8 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 571.428571 {m 35 effective_m 35 n 4 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 579.710145 {m 69 effective_m 69 n 8 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 588.235294 {m 17 effective_m 17 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 597.014925 {m 67 effective_m 67 n 8 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 606.060606 {m 33 effective_m 33 n 4 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 615.384615 {m 65 effective_m 65 n 8 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 625.000000 {m 16 effective_m 16 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 634.920635 {m 63 effective_m 63 n 8 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 645.161290 {m 31 effective_m 31 n 4 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 655.737705 {m 61 effective_m 61 n 8 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 666.666667 {m 15 effective_m 15 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 677.966102 {m 59 effective_m 59 n 8 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 689.655172 {m 29 effective_m 29 n 4 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 701.754386 {m 57 effective_m 57 n 8 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 714.285714 {m 28 effective_m 28 n 4 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 727.272727 {m 55 effective_m 55 n 8 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 740.740741 {m 27 effective_m 27 n 4 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 754.716981 {m 53 effective_m 53 n 8 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 769.230769 {m 26 effective_m 26 n 4 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 784.313725 {m 51 effective_m 51 n 8 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 800.000000 {m 25 effective_m 25 n 4 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0}</value>
              </parameter>
              <parameter>
                <name>base_device</name>
                <value>NIGHTFURY1</value>
              </parameter>
              <parameter>
                <name>bw_sel</name>
                <value>medium</value>
              </parameter>
              <parameter>
                <name>calibration_en</name>
                <value>enable</value>
              </parameter>
              <parameter>
                <name>check_output_ports_mcgb</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>check_output_ports_pll</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>datarate</name>
                <value>10000.0 Mbps</value>
              </parameter>
              <parameter>
                <name>dbg_capability_reg_enable</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>dbg_ctrl_soft_logic_enable</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>dbg_embedded_debug_enable</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>dbg_stat_soft_logic_enable</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>dbg_user_identifier</name>
                <value>86</value>
              </parameter>
              <parameter>
                <name>device</name>
                <value>10CX220YF780I5G</value>
              </parameter>
              <parameter>
                <name>device_family</name>
                <value>Cyclone 10 GX</value>
              </parameter>
              <parameter>
                <name>device_revision</name>
                <value>20nm1</value>
              </parameter>
              <parameter>
                <name>dsm_mode</name>
                <value>dsm_mode_integer</value>
              </parameter>
              <parameter>
                <name>effective_m_counter</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>enable_16G_buffer_fnl</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>enable_16G_path</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_8G_buffer_fnl</name>
                <value>true</value>
              </parameter>
              <parameter>
                <name>enable_8G_path</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>enable_advanced_avmm_options</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_advanced_options</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_analog_resets</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_atx_to_fpll_cascade_out</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_bonding_clks</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_cascade_out</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_debug_ports_parameters</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_ext_lockdetect_ports</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_fb_comp_bonding</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_fb_comp_bonding_fnl</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_fractional</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_hfreq_clk</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_hip_cal_done_port</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_hip_options</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_manual_configuration</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>enable_mcgb</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_mcgb_debug_ports_parameters</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_mcgb_pcie_clksw</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_pcie_clk</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_pld_atx_cal_busy_port</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>enable_pld_mcgb_cal_busy_port</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_pll_reconfig</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>fb_select_fnl</name>
                <value>direct_fb</value>
              </parameter>
              <parameter>
                <name>feedback_clock_frequency_fnl</name>
                <value>156.25</value>
              </parameter>
              <parameter>
                <name>generate_add_hdl_instance_example</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>generate_docs</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>gui_parameter_list</name>
                <value>K counter (valid in fractional mode),L counter (valid in non-cascade mode),M counter,N counter,L cascade predivider/VCO divider(valid in cascade mode) ,L cascade counter (valid in cascade mode),PLL output frequency,vco_freq,datarate</value>
              </parameter>
              <parameter>
                <name>gui_parameter_values</name>
                <value>1,2,50,1,select_vco_output,1,5000.0 MHz,10000.0 MHz,10000.0 Mbps</value>
              </parameter>
              <parameter>
                <name>hip_cal_en</name>
                <value>disable</value>
              </parameter>
              <parameter>
                <name>hssi_pma_cgb_master_cgb_enable_iqtxrxclk</name>
                <value>disable_iqtxrxclk</value>
              </parameter>
              <parameter>
                <name>hssi_pma_cgb_master_cgb_power_down</name>
                <value>normal_cgb</value>
              </parameter>
              <parameter>
                <name>hssi_pma_cgb_master_datarate</name>
                <value>10000000000 bps</value>
              </parameter>
              <parameter>
                <name>hssi_pma_cgb_master_input_select</name>
                <value>lcpll_top</value>
              </parameter>
              <parameter>
                <name>hssi_pma_cgb_master_input_select_gen3</name>
                <value>unused</value>
              </parameter>
              <parameter>
                <name>hssi_pma_cgb_master_observe_cgb_clocks</name>
                <value>observe_nothing</value>
              </parameter>
              <parameter>
                <name>hssi_pma_cgb_master_op_mode</name>
                <value>enabled</value>
              </parameter>
              <parameter>
                <name>hssi_pma_cgb_master_prot_mode</name>
                <value>basic_tx</value>
              </parameter>
              <parameter>
                <name>hssi_pma_cgb_master_ser_mode</name>
                <value>sixty_four_bit</value>
              </parameter>
              <parameter>
                <name>hssi_pma_cgb_master_silicon_rev</name>
                <value>20nm1</value>
              </parameter>
              <parameter>
                <name>hssi_pma_cgb_master_tx_ucontrol_reset_pcie</name>
                <value>pcscorehip_controls_mcgb</value>
              </parameter>
              <parameter>
                <name>hssi_pma_cgb_master_vccdreg_output</name>
                <value>vccdreg_nominal</value>
              </parameter>
              <parameter>
                <name>hssi_pma_cgb_master_x1_div_m_sel</name>
                <value>divbypass</value>
              </parameter>
              <parameter>
                <name>hssi_pma_lc_refclk_select_mux_inclk0_logical_to_physical_mapping</name>
                <value>ref_iqclk0</value>
              </parameter>
              <parameter>
                <name>hssi_pma_lc_refclk_select_mux_inclk1_logical_to_physical_mapping</name>
                <value>power_down</value>
              </parameter>
              <parameter>
                <name>hssi_pma_lc_refclk_select_mux_inclk2_logical_to_physical_mapping</name>
                <value>power_down</value>
              </parameter>
              <parameter>
                <name>hssi_pma_lc_refclk_select_mux_inclk3_logical_to_physical_mapping</name>
                <value>power_down</value>
              </parameter>
              <parameter>
                <name>hssi_pma_lc_refclk_select_mux_inclk4_logical_to_physical_mapping</name>
                <value>power_down</value>
              </parameter>
              <parameter>
                <name>hssi_pma_lc_refclk_select_mux_powerdown_mode</name>
                <value>powerup</value>
              </parameter>
              <parameter>
                <name>hssi_pma_lc_refclk_select_mux_refclk_select</name>
                <value>ref_iqclk0</value>
              </parameter>
              <parameter>
                <name>hssi_pma_lc_refclk_select_mux_silicon_rev</name>
                <value>20nm1</value>
              </parameter>
              <parameter>
                <name>hssi_pma_lc_refclk_select_mux_xmux_lc_scratch0_src</name>
                <value>scratch0_src_lvpecl</value>
              </parameter>
              <parameter>
                <name>hssi_pma_lc_refclk_select_mux_xmux_lc_scratch1_src</name>
                <value>scratch1_src_lvpecl</value>
              </parameter>
              <parameter>
                <name>hssi_pma_lc_refclk_select_mux_xmux_lc_scratch2_src</name>
                <value>scratch2_src_lvpecl</value>
              </parameter>
              <parameter>
                <name>hssi_pma_lc_refclk_select_mux_xmux_lc_scratch3_src</name>
                <value>scratch3_src_lvpecl</value>
              </parameter>
              <parameter>
                <name>hssi_pma_lc_refclk_select_mux_xmux_lc_scratch4_src</name>
                <value>scratch4_src_lvpecl</value>
              </parameter>
              <parameter>
                <name>hssi_pma_lc_refclk_select_mux_xmux_refclk_src</name>
                <value>src_lvpecl</value>
              </parameter>
              <parameter>
                <name>hssi_pma_lc_refclk_select_mux_xpm_iqref_mux_iqclk_sel</name>
                <value>power_down</value>
              </parameter>
              <parameter>
                <name>hssi_pma_lc_refclk_select_mux_xpm_iqref_mux_scratch0_src</name>
                <value>scratch0_power_down</value>
              </parameter>
              <parameter>
                <name>hssi_pma_lc_refclk_select_mux_xpm_iqref_mux_scratch1_src</name>
                <value>scratch1_power_down</value>
              </parameter>
              <parameter>
                <name>hssi_pma_lc_refclk_select_mux_xpm_iqref_mux_scratch2_src</name>
                <value>scratch2_power_down</value>
              </parameter>
              <parameter>
                <name>hssi_pma_lc_refclk_select_mux_xpm_iqref_mux_scratch3_src</name>
                <value>scratch3_power_down</value>
              </parameter>
              <parameter>
                <name>hssi_pma_lc_refclk_select_mux_xpm_iqref_mux_scratch4_src</name>
                <value>scratch4_power_down</value>
              </parameter>
              <parameter>
                <name>hssi_refclk_divider_clk_divider</name>
                <value>div2_off</value>
              </parameter>
              <parameter>
                <name>hssi_refclk_divider_clkbuf_sel</name>
                <value>high_vcm</value>
              </parameter>
              <parameter>
                <name>hssi_refclk_divider_core_clk_lvpecl</name>
                <value>core_clk_lvpecl_off</value>
              </parameter>
              <parameter>
                <name>hssi_refclk_divider_enable_lvpecl</name>
                <value>lvpecl_enable</value>
              </parameter>
              <parameter>
                <name>hssi_refclk_divider_iostandard</name>
                <value>lvpecl</value>
              </parameter>
              <parameter>
                <name>hssi_refclk_divider_optimal</name>
                <value>true</value>
              </parameter>
              <parameter>
                <name>hssi_refclk_divider_powerdown_mode</name>
                <value>powerup</value>
              </parameter>
              <parameter>
                <name>hssi_refclk_divider_sel_pldclk</name>
                <value>iqclk_sel_lvpecl</value>
              </parameter>
              <parameter>
                <name>hssi_refclk_divider_silicon_rev</name>
                <value>20nm1</value>
              </parameter>
              <parameter>
                <name>hssi_refclk_divider_sup_mode</name>
                <value>user_mode</value>
              </parameter>
              <parameter>
                <name>hssi_refclk_divider_term_tristate</name>
                <value>tristate_off</value>
              </parameter>
              <parameter>
                <name>hssi_refclk_divider_vcm_pup</name>
                <value>pup_off</value>
              </parameter>
              <parameter>
                <name>iqclk_mux_sel</name>
                <value>iqtxrxclk0</value>
              </parameter>
              <parameter>
                <name>is_c10</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>is_protocol_PCIe</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>k_counter</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>l_cascade_counter</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>l_cascade_predivider</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>l_counter</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>lc_refclk_select</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>m_counter</name>
                <value>50</value>
              </parameter>
              <parameter>
                <name>manual_list</name>
                <value></value>
              </parameter>
              <parameter>
                <name>mapped_hip_cal_done_port</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>mapped_output_clock_frequency</name>
                <value>5000.0 MHz</value>
              </parameter>
              <parameter>
                <name>mapped_primary_pll_buffer</name>
                <value>GX clock output buffer</value>
              </parameter>
              <parameter>
                <name>mcgb_aux_clkin_cnt</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>mcgb_div</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>mcgb_div_fnl</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>mcgb_enable_iqtxrxclk</name>
                <value>disable_iqtxrxclk</value>
              </parameter>
              <parameter>
                <name>mcgb_in_clk_freq</name>
                <value>5000.0</value>
              </parameter>
              <parameter>
                <name>mcgb_out_datarate</name>
                <value>10000.0</value>
              </parameter>
              <parameter>
                <name>message_level</name>
                <value>error</value>
              </parameter>
              <parameter>
                <name>output_clock_datarate</name>
                <value>10000.0</value>
              </parameter>
              <parameter>
                <name>output_clock_frequency</name>
                <value>5000.0 MHz</value>
              </parameter>
              <parameter>
                <name>pll_setting</name>
                <value>refclk {100.000000 MHz} m_cnt 50 n_cnt 1 l_cnt 2 k_cnt 1 l_cascade 1 l_cascade_predivider 1 outclk {5000.0 MHz}</value>
              </parameter>
              <parameter>
                <name>pma_speedgrade</name>
                <value>i4</value>
              </parameter>
              <parameter>
                <name>pma_width</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>primary_pll_buffer</name>
                <value>GX clock output buffer</value>
              </parameter>
              <parameter>
                <name>primary_use</name>
                <value>hssi_x1</value>
              </parameter>
              <parameter>
                <name>prot_mode</name>
                <value>Basic</value>
              </parameter>
              <parameter>
                <name>prot_mode_fnl</name>
                <value>basic_tx</value>
              </parameter>
              <parameter>
                <name>rcfg_debug</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>rcfg_emb_strm_enable</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>rcfg_enable_avmm_busy_port</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>rcfg_file_prefix</name>
                <value>altera_xcvr_atx_pll_a10</value>
              </parameter>
              <parameter>
                <name>rcfg_h_file_enable</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>rcfg_jtag_enable</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>rcfg_mif_file_enable</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>rcfg_multi_enable</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>rcfg_param_labels</name>
                <value>rcfg_debug,Enable dynamic reconfiguration,Enable Altera Debug Master Endpoint,Separate reconfig_waitrequest from the status of AVMM arbitration with PreSICE,Enable avmm_busy port,Enable capability registers,Set user-defined IP identifier,Enable control and status registers,enable_pld_atx_cal_busy_port,Support mode,Protocol mode,Bandwidth,Number of PLL reference clocks,Selected reference clock source,Primary PLL clock output buffer,Enable PLL GX clock output port,Enable PLL GT clock output port,Enable PCIe clock output port,Enable cascade clock output port,Enable calibration status ports for HIP,Enable PCIe hard IP calibration,PLL output frequency,PLL integer reference clock frequency,PLL fractional reference clock frequency,PLL fractional reference clock frequency,Multiply factor (M-Counter),Divide factor (N-Counter),Divide factor (L-Counter),Divide factor (L-Cascade Counter),predivide factor (L-Cascade Predivider),Fractional multiply factor (K),Include Master Clock Generation Block,Clock division factor,Enable x6/xN non-bonded high-speed clock output port,Enable PCIe clock switch interface,Number of auxiliary MCGB clock input ports.,Enable bonding clock output ports,Enable feedback compensation bonding,PMA interface width,enable_pld_mcgb_cal_busy_port</value>
              </parameter>
              <parameter>
                <name>rcfg_param_vals0</name>
                <value></value>
              </parameter>
              <parameter>
                <name>rcfg_param_vals1</name>
                <value></value>
              </parameter>
              <parameter>
                <name>rcfg_param_vals2</name>
                <value></value>
              </parameter>
              <parameter>
                <name>rcfg_param_vals3</name>
                <value></value>
              </parameter>
              <parameter>
                <name>rcfg_param_vals4</name>
                <value></value>
              </parameter>
              <parameter>
                <name>rcfg_param_vals5</name>
                <value></value>
              </parameter>
              <parameter>
                <name>rcfg_param_vals6</name>
                <value></value>
              </parameter>
              <parameter>
                <name>rcfg_param_vals7</name>
                <value></value>
              </parameter>
              <parameter>
                <name>rcfg_params</name>
                <value>rcfg_debug,enable_pll_reconfig,rcfg_jtag_enable,rcfg_separate_avmm_busy,rcfg_enable_avmm_busy_port,set_capability_reg_enable,set_user_identifier,set_csr_soft_logic_enable,enable_pld_atx_cal_busy_port,support_mode,prot_mode,bw_sel,refclk_cnt,refclk_index,primary_pll_buffer,enable_8G_path,enable_16G_path,enable_pcie_clk,enable_cascade_out,enable_hip_cal_done_port,set_hip_cal_en,set_output_clock_frequency,set_auto_reference_clock_frequency,set_manual_reference_clock_frequency,set_fref_clock_frequency,set_m_counter,set_ref_clk_div,set_l_counter,set_l_cascade_counter,set_l_cascade_predivider,set_k_counter,enable_mcgb,mcgb_div,enable_hfreq_clk,enable_mcgb_pcie_clksw,mcgb_aux_clkin_cnt,enable_bonding_clks,enable_fb_comp_bonding,pma_width,enable_pld_mcgb_cal_busy_port</value>
              </parameter>
              <parameter>
                <name>rcfg_profile_cnt</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>rcfg_profile_data0</name>
                <value></value>
              </parameter>
              <parameter>
                <name>rcfg_profile_data1</name>
                <value></value>
              </parameter>
              <parameter>
                <name>rcfg_profile_data2</name>
                <value></value>
              </parameter>
              <parameter>
                <name>rcfg_profile_data3</name>
                <value></value>
              </parameter>
              <parameter>
                <name>rcfg_profile_data4</name>
                <value></value>
              </parameter>
              <parameter>
                <name>rcfg_profile_data5</name>
                <value></value>
              </parameter>
              <parameter>
                <name>rcfg_profile_data6</name>
                <value></value>
              </parameter>
              <parameter>
                <name>rcfg_profile_data7</name>
                <value></value>
              </parameter>
              <parameter>
                <name>rcfg_profile_select</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>rcfg_reduced_files_enable</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>rcfg_separate_avmm_busy</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>rcfg_sv_file_enable</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>rcfg_txt_file_enable</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ref_clk_div</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>refclk_cnt</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>refclk_index</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>reference_clock_frequency_fnl</name>
                <value>100.000000 MHz</value>
              </parameter>
              <parameter>
                <name>select_manual_config</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>set_altera_xcvr_atx_pll_a10_calibration_en</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>set_auto_reference_clock_frequency</name>
                <value>100.0</value>
              </parameter>
              <parameter>
                <name>set_capability_reg_enable</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>set_csr_soft_logic_enable</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>set_fref_clock_frequency</name>
                <value>156.25</value>
              </parameter>
              <parameter>
                <name>set_hip_cal_en</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>set_k_counter</name>
                <value>2000000000</value>
              </parameter>
              <parameter>
                <name>set_l_cascade_counter</name>
                <value>15</value>
              </parameter>
              <parameter>
                <name>set_l_cascade_predivider</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>set_l_counter</name>
                <value>16</value>
              </parameter>
              <parameter>
                <name>set_m_counter</name>
                <value>24</value>
              </parameter>
              <parameter>
                <name>set_manual_reference_clock_frequency</name>
                <value>200.0</value>
              </parameter>
              <parameter>
                <name>set_output_clock_frequency</name>
                <value>5000.0</value>
              </parameter>
              <parameter>
                <name>set_rcfg_emb_strm_enable</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>set_ref_clk_div</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>set_user_identifier</name>
                <value>86</value>
              </parameter>
              <parameter>
                <name>silicon_rev</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>support_mode</name>
                <value>user_mode</value>
              </parameter>
              <parameter>
                <name>test_mode</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>vco_freq</name>
                <value>10000.0 MHz</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_xcvr_atx_pll_a10</className>
            <version>18.1</version>
            <name>lane_pll</name>
            <uniqueName>ad9144_jesd204_altera_xcvr_atx_pll_a10_181_he2e35y</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>startPortLSB</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>endPort</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>endPortLSB</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>startPort</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>width</name>
                    <value>0</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>conduit</className>
                <version>18.1</version>
                <name>lane_pll.pll_cal_busy/phy_reset_control.pll_cal_busy</name>
                <end>phy_reset_control/pll_cal_busy</end>
                <start>lane_pll/pll_cal_busy</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>startPortLSB</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>endPort</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>endPortLSB</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>startPort</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>width</name>
                    <value>0</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>conduit</className>
                <version>18.1</version>
                <name>lane_pll.pll_locked/phy_reset_control.pll_locked</name>
                <end>phy_reset_control/pll_locked</end>
                <start>lane_pll/pll_locked</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>hssi_serial_clock</className>
                <version>18.1</version>
                <name>lane_pll.tx_serial_clk/phy.serial_clk</name>
                <end>phy/serial_clk</end>
                <start>lane_pll/tx_serial_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>startPortLSB</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>endPort</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>endPortLSB</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>startPort</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>width</name>
                    <value>0</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>conduit</className>
                <version>18.1</version>
                <name>phy_reset_control.pll_powerdown/lane_pll.pll_powerdown</name>
                <end>lane_pll/pll_powerdown</end>
                <start>phy_reset_control/pll_powerdown</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>ref_clock.out_clk/lane_pll.pll_refclk0</name>
                <end>lane_pll/pll_refclk0</end>
                <start>ref_clock/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>sys_clock.clk/lane_pll.reconfig_clk0</name>
                <end>lane_pll/reconfig_clk0</end>
                <start>sys_clock/clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>sys_clock.clk_reset/lane_pll.reconfig_reset0</name>
                <end>lane_pll/reconfig_reset0</end>
                <start>sys_clock/clk_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>ad9144_jesd204.ad9144_jesd204.lane_pll</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">link_clock</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>DERIVED_CLOCK_RATE</name>
                <value>100000000</value>
              </parameter>
              <parameter>
                <name>EXPLICIT_CLOCK_RATE</name>
                <value>250000000</value>
              </parameter>
              <parameter>
                <name>NUM_CLOCK_OUTPUTS</name>
                <value>2</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_clock_bridge</className>
            <version>18.1</version>
            <name>link_clock</name>
            <uniqueName>ad9144_jesd204_altera_clock_bridge_181_cjcbgmi</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value>&lt;info&gt;&lt;clock name="core_clock" rate="250000000" domain="8" /&gt;&lt;/info&gt;</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>8</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>8</value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>link_clock.out_clk_1/axi_jesd204_tx.core_clock</name>
                <end>axi_jesd204_tx/core_clock</end>
                <start>link_clock/out_clk_1</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value>&lt;info&gt;&lt;clock name="clock" rate="250000000" domain="8" /&gt;&lt;/info&gt;</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>8</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>8</value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>link_clock.out_clk_1/jesd204_tx.clock</name>
                <end>jesd204_tx/clock</end>
                <start>link_clock/out_clk_1</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value>&lt;info&gt;&lt;clock name="link_clk" rate="250000000" domain="8" /&gt;&lt;/info&gt;</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>8</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>8</value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>link_clock.out_clk_1/phy.link_clk</name>
                <end>phy/link_clk</end>
                <start>link_clock/out_clk_1</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>-1</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <end>rst_controller_002/clk</end>
                <start>link_clock/out_clk_1</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>link_pll.outclk0/link_clock.in_clk</name>
                <end>link_clock/in_clk</end>
                <start>link_pll/outclk0</start>
              </incidentConnection>
            </incidentConnections>
            <path>ad9144_jesd204.ad9144_jesd204.link_clock</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">link_pll</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>base_device</name>
                <value>NIGHTFURY1</value>
              </parameter>
              <parameter>
                <name>c_counter0_bitvec</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>c_counter1_bitvec</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>c_counter2_bitvec</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>c_counter3_bitvec</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>calibration_en</name>
                <value>enable</value>
              </parameter>
              <parameter>
                <name>cgb_div_bitvec</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>check_output_ports_mcgb</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_analog_mode</name>
                <value>user_custom</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_bandwidth_range_high</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_bandwidth_range_low</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_bonding</name>
                <value>pll_bonding</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_bw_sel</name>
                <value>high</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_calibration_en</name>
                <value>enable</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_cgb_div</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_compensation_mode</name>
                <value>direct</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_datarate</name>
                <value>0 Mbps</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_dps_en</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_duty_cycle_0</name>
                <value>50</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_duty_cycle_1</name>
                <value>50</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_duty_cycle_2</name>
                <value>50</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_duty_cycle_3</name>
                <value>50</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_enable_idle_fpll_support</name>
                <value>idle_none</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_f_max_band_0</name>
                <value>3861860000</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_f_max_band_1</name>
                <value>4287223000</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_f_max_band_2</name>
                <value>4688476000</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_f_max_band_3</name>
                <value>5072700000</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_f_max_band_4</name>
                <value>5423191000</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_f_max_band_5</name>
                <value>5762211000</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_f_max_band_6</name>
                <value>6075045000</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_f_max_band_7</name>
                <value>6374148000</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_f_max_band_8</name>
                <value>14025000000</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_f_max_band_9</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_f_max_div_two_bypass</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_f_max_pfd</name>
                <value>800000000</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_f_max_pfd_bonded</name>
                <value>600000000</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_f_max_pfd_fractional</name>
                <value>800000000</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_f_max_pfd_integer</name>
                <value>800000000</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_f_max_vco</name>
                <value>14150000000</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_f_max_vco_fractional</name>
                <value>14025000000</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_f_min_band_0</name>
                <value>7000000000</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_f_min_band_1</name>
                <value>3861860000</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_f_min_band_2</name>
                <value>4287223000</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_f_min_band_3</name>
                <value>4688476000</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_f_min_band_4</name>
                <value>5072700000</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_f_min_band_5</name>
                <value>5423191000</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_f_min_band_6</name>
                <value>5762211000</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_f_min_band_7</name>
                <value>6075045000</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_f_min_band_8</name>
                <value>6374148000</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_f_min_band_9</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_f_min_pfd</name>
                <value>25000000</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_f_min_vco</name>
                <value>6000000000</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_f_out_c0</name>
                <value>000000001110111001101011001010000000</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_f_out_c0_hz</name>
                <value>0 hz</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_f_out_c1</name>
                <value>000000000000000000000000000000000000</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_f_out_c1_hz</name>
                <value>0 hz</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_f_out_c2</name>
                <value>000000000000000000000000000000000000</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_f_out_c2_hz</name>
                <value>0 hz</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_f_out_c3</name>
                <value>000000000000000000000000000000000000</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_f_out_c3_hz</name>
                <value>0 hz</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_feedback</name>
                <value>normal</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_fpll_cal_test_sel</name>
                <value>sel_cal_out_7_to_0</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_fpll_cas_out_enable</name>
                <value>fpll_cas_out_disable</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_fpll_hclk_out_enable</name>
                <value>fpll_hclk_out_disable</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_fpll_iqtxrxclk_out_enable</name>
                <value>fpll_iqtxrxclk_out_disable</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_hssi_output_clock_frequency</name>
                <value>0 ps</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_initial_settings</name>
                <value>true</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_input_tolerance</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_is_cascaded_pll</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_is_otn</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_is_pa_core</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_is_sdi</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_l_counter</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_m_counter</name>
                <value>30</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_m_counter_c0</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_m_counter_c1</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_m_counter_c2</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_m_counter_c3</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_max_fractional_percentage</name>
                <value>99</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_min_fractional_percentage</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_n_counter</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_out_freq</name>
                <value>000000000000000000000000000000000000</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_out_freq_hz</name>
                <value>0 hz</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_output_clock_frequency_0</name>
                <value>250.0 MHz</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_output_clock_frequency_1</name>
                <value>0 ps</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_output_clock_frequency_2</name>
                <value>0 ps</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_output_clock_frequency_3</name>
                <value>0 ps</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_output_tolerance</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pfd_freq</name>
                <value>000000000101111101011110000100000000</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_phase_shift_0</name>
                <value>0.0 ps</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_phase_shift_1</name>
                <value>0 ps</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_phase_shift_2</name>
                <value>0 ps</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_phase_shift_3</name>
                <value>0 ps</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_atb</name>
                <value>atb_selectdisable</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_bw_mode</name>
                <value>hi_bw</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_c0_pllcout_enable</name>
                <value>true</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_c1_pllcout_enable</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_c2_pllcout_enable</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_c3_pllcout_enable</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_c_counter_0</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_c_counter_0_coarse_dly</name>
                <value>0 ps</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_c_counter_0_fine_dly</name>
                <value>0 ps</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_c_counter_0_in_src</name>
                <value>m_cnt_in_src_ph_mux_clk</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_c_counter_0_min_tco_enable</name>
                <value>true</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_c_counter_0_ph_mux_prst</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_c_counter_0_prst</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_c_counter_1</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_c_counter_1_coarse_dly</name>
                <value>0 ps</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_c_counter_1_fine_dly</name>
                <value>0 ps</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_c_counter_1_in_src</name>
                <value>m_cnt_in_src_ph_mux_clk</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_c_counter_1_min_tco_enable</name>
                <value>true</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_c_counter_1_ph_mux_prst</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_c_counter_1_prst</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_c_counter_2</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_c_counter_2_coarse_dly</name>
                <value>0 ps</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_c_counter_2_fine_dly</name>
                <value>0 ps</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_c_counter_2_in_src</name>
                <value>m_cnt_in_src_ph_mux_clk</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_c_counter_2_min_tco_enable</name>
                <value>true</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_c_counter_2_ph_mux_prst</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_c_counter_2_prst</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_c_counter_3</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_c_counter_3_coarse_dly</name>
                <value>0 ps</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_c_counter_3_fine_dly</name>
                <value>0 ps</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_c_counter_3_in_src</name>
                <value>m_cnt_in_src_ph_mux_clk</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_c_counter_3_min_tco_enable</name>
                <value>true</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_c_counter_3_ph_mux_prst</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_c_counter_3_prst</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_cal_status</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_calibration</name>
                <value>true</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_cmp_buf_dly</name>
                <value>0 ps</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_cmu_rstn_value</name>
                <value>true</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_core_cali_ref_off</name>
                <value>true</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_core_cali_vco_off</name>
                <value>true</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_core_vccdreg_fb</name>
                <value>vreg_fb5</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_core_vccdreg_fw</name>
                <value>vreg_fw5</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_core_vreg0_atbsel</name>
                <value>atb_disabled</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_core_vreg1_atbsel</name>
                <value>atb_disabled1</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_cp_compensation</name>
                <value>true</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_cp_current_setting</name>
                <value>cp_current_setting26</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_cp_lf_3rd_pole_freq</name>
                <value>lf_3rd_pole_setting0</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_cp_lf_order</name>
                <value>lf_2nd_order</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_cp_testmode</name>
                <value>cp_normal</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_ctrl_override_setting</name>
                <value>true</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_ctrl_plniotri_override</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_device_variant</name>
                <value>device1</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_dprio_base_addr</name>
                <value>256</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_dprio_broadcast_en</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_dprio_clk_vreg_boost</name>
                <value>clk_fpll_vreg_no_voltage_boost</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_dprio_cvp_inter_sel</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_dprio_force_inter_sel</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_dprio_fpll_vreg1_boost</name>
                <value>fpll_vreg1_boost_1_step</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_dprio_fpll_vreg_boost</name>
                <value>fpll_vreg_boost_1_step</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_dprio_power_iso_en</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_dprio_status_select</name>
                <value>dprio_normal_status</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_dsm_ecn_bypass</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_dsm_ecn_test_en</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_dsm_fractional_division</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_dsm_fractional_value_ready</name>
                <value>pll_k_ready</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_dsm_mode</name>
                <value>dsm_mode_integer</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_dsm_out_sel</name>
                <value>pll_dsm_disable</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_enable</name>
                <value>true</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_extra_csr</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_fbclk_mux_1</name>
                <value>pll_fbclk_mux_1_glb</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_fbclk_mux_2</name>
                <value>pll_fbclk_mux_2_m_cnt</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_iqclk_mux_sel</name>
                <value>power_down</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_l_counter</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_l_counter_bypass</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_l_counter_enable</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_lf_cbig</name>
                <value>lf_cbig_setting4</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_lf_resistance</name>
                <value>lf_res_setting0</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_lf_ripplecap</name>
                <value>lf_no_ripple</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_lock_fltr_cfg</name>
                <value>25</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_lock_fltr_test</name>
                <value>pll_lock_fltr_nrm</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_lpf_rstn_value</name>
                <value>lpf_normal</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_m_counter</name>
                <value>30</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_m_counter_coarse_dly</name>
                <value>0 ps</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_m_counter_fine_dly</name>
                <value>0 ps</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_m_counter_in_src</name>
                <value>m_cnt_in_src_ph_mux_clk</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_m_counter_min_tco_enable</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_m_counter_ph_mux_prst</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_m_counter_prst</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_n_counter</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_n_counter_coarse_dly</name>
                <value>0 ps</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_n_counter_fine_dly</name>
                <value>0 ps</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_nreset_invert</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_op_mode</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_optimal</name>
                <value>true</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_powerdown_mode</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_ppm_clk0_src</name>
                <value>ppm_clk0_vss</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_ppm_clk1_src</name>
                <value>ppm_clk1_vss</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_ref_buf_dly</name>
                <value>0 ps</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_rstn_override</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_self_reset</name>
                <value>true</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_sup_mode</name>
                <value>user_mode</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_tclk_mux_en</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_tclk_sel</name>
                <value>pll_tclk_m_src</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_test_enable</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_unlock_fltr_cfg</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_vccr_pd_en</name>
                <value>true</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_vco_freq_band_0</name>
                <value>pll_freq_band0</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_vco_freq_band_0_dyn_high_bits</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_vco_freq_band_0_dyn_low_bits</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_vco_freq_band_0_fix</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_vco_freq_band_0_fix_high</name>
                <value>pll_vco_freq_band_0_fix_high_0</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_vco_freq_band_1</name>
                <value>pll_freq_band0_1</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_vco_freq_band_1_dyn_high_bits</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_vco_freq_band_1_dyn_low_bits</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_vco_freq_band_1_fix</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_vco_freq_band_1_fix_high</name>
                <value>pll_vco_freq_band_1_fix_high_0</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_vco_ph0_en</name>
                <value>true</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_vco_ph0_value</name>
                <value>pll_vco_ph0_vss</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_vco_ph1_en</name>
                <value>true</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_vco_ph1_value</name>
                <value>pll_vco_ph1_vss</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_vco_ph2_en</name>
                <value>true</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_vco_ph2_value</name>
                <value>pll_vco_ph2_vss</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_vco_ph3_en</name>
                <value>true</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pll_vco_ph3_value</name>
                <value>pll_vco_ph3_vss</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pm_speed_grade</name>
                <value>e2</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_pma_width</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_power_mode</name>
                <value>low_power</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_power_rail_et</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_primary_use</name>
                <value>core</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_prot_mode</name>
                <value>basic_tx</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_reconfig_en</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_refclk_freq</name>
                <value>000000000101111101011110000100000000</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_refclk_select_mux_mux0_inclk0_logical_to_physical_mapping</name>
                <value>lvpecl</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_refclk_select_mux_mux0_inclk1_logical_to_physical_mapping</name>
                <value>power_down</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_refclk_select_mux_mux0_inclk2_logical_to_physical_mapping</name>
                <value>power_down</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_refclk_select_mux_mux0_inclk3_logical_to_physical_mapping</name>
                <value>power_down</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_refclk_select_mux_mux0_inclk4_logical_to_physical_mapping</name>
                <value>power_down</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_refclk_select_mux_mux1_inclk0_logical_to_physical_mapping</name>
                <value>lvpecl</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_refclk_select_mux_mux1_inclk1_logical_to_physical_mapping</name>
                <value>power_down</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_refclk_select_mux_mux1_inclk2_logical_to_physical_mapping</name>
                <value>power_down</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_refclk_select_mux_mux1_inclk3_logical_to_physical_mapping</name>
                <value>power_down</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_refclk_select_mux_mux1_inclk4_logical_to_physical_mapping</name>
                <value>power_down</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_refclk_select_mux_pll_auto_clk_sw_en</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_refclk_select_mux_pll_clk_loss_edge</name>
                <value>pll_clk_loss_both_edges</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_refclk_select_mux_pll_clk_loss_sw_en</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_refclk_select_mux_pll_clk_sel_override</name>
                <value>normal</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_refclk_select_mux_pll_clk_sel_override_value</name>
                <value>select_clk0</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_refclk_select_mux_pll_clk_sw_dly</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_refclk_select_mux_pll_clkin_0_scratch0_src</name>
                <value>pll_clkin_0_scratch0_src_vss</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_refclk_select_mux_pll_clkin_0_scratch1_src</name>
                <value>pll_clkin_0_scratch1_src_vss</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_refclk_select_mux_pll_clkin_0_scratch2_src</name>
                <value>pll_clkin_0_scratch2_src_vss</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_refclk_select_mux_pll_clkin_0_scratch3_src</name>
                <value>pll_clkin_0_scratch3_src_vss</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_refclk_select_mux_pll_clkin_0_scratch4_src</name>
                <value>pll_clkin_0_scratch4_src_vss</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_refclk_select_mux_pll_clkin_0_src</name>
                <value>pll_clkin_0_src_vss</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_refclk_select_mux_pll_clkin_1_scratch0_src</name>
                <value>pll_clkin_1_scratch0_src_vss</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_refclk_select_mux_pll_clkin_1_scratch1_src</name>
                <value>pll_clkin_1_scratch1_src_vss</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_refclk_select_mux_pll_clkin_1_scratch2_src</name>
                <value>pll_clkin_1_scratch2_src_vss</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_refclk_select_mux_pll_clkin_1_scratch3_src</name>
                <value>pll_clkin_1_scratch3_src_vss</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_refclk_select_mux_pll_clkin_1_scratch4_src</name>
                <value>pll_clkin_1_scratch4_src_vss</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_refclk_select_mux_pll_clkin_1_src</name>
                <value>pll_clkin_1_src_vss</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_refclk_select_mux_pll_manu_clk_sw_en</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_refclk_select_mux_pll_powerdown_mode</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_refclk_select_mux_pll_sup_mode</name>
                <value>user_mode</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_refclk_select_mux_pll_sw_refclk_src</name>
                <value>pll_sw_refclk_src_clk_0</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_refclk_select_mux_refclk_select0</name>
                <value>lvpecl</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_refclk_select_mux_refclk_select1</name>
                <value>ref_iqclk0</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_refclk_select_mux_silicon_rev</name>
                <value>20nm5es</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_refclk_select_mux_xpm_iqref_mux0_iqclk_sel</name>
                <value>power_down</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_refclk_select_mux_xpm_iqref_mux0_scratch0_src</name>
                <value>scratch0_power_down</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_refclk_select_mux_xpm_iqref_mux0_scratch1_src</name>
                <value>scratch1_power_down</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_refclk_select_mux_xpm_iqref_mux0_scratch2_src</name>
                <value>scratch2_power_down</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_refclk_select_mux_xpm_iqref_mux0_scratch3_src</name>
                <value>scratch3_power_down</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_refclk_select_mux_xpm_iqref_mux0_scratch4_src</name>
                <value>scratch4_power_down</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_refclk_select_mux_xpm_iqref_mux1_iqclk_sel</name>
                <value>power_down</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_refclk_select_mux_xpm_iqref_mux1_scratch0_src</name>
                <value>scratch0_power_down</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_refclk_select_mux_xpm_iqref_mux1_scratch1_src</name>
                <value>scratch1_power_down</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_refclk_select_mux_xpm_iqref_mux1_scratch2_src</name>
                <value>scratch2_power_down</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_refclk_select_mux_xpm_iqref_mux1_scratch3_src</name>
                <value>scratch3_power_down</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_refclk_select_mux_xpm_iqref_mux1_scratch4_src</name>
                <value>scratch4_power_down</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_reference_clock_frequency</name>
                <value>100.0 MHz</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_reference_clock_frequency_scratch</name>
                <value>0 hz</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_set_fpll_input_freq_range</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_side</name>
                <value>side_unknown</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_silicon_rev</name>
                <value>20nm1</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_top_or_bottom</name>
                <value>tb_unknown</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_vco_freq</name>
                <value>000101100101101000001011110000000000</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_vco_freq_hz</name>
                <value>6000000000</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_vco_frequency</name>
                <value>6000.0 MHz</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_xpm_cmu_fpll_core_cal_vco_count_length</name>
                <value>sel_8b_count</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_xpm_cmu_fpll_core_fpll_refclk_source</name>
                <value>normal_refclk</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_xpm_cmu_fpll_core_fpll_vco_div_by_2_sel</name>
                <value>bypass_divide_by_2</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_xpm_cmu_fpll_core_pfd_delay_compensation</name>
                <value>normal_delay</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_xpm_cmu_fpll_core_pfd_pulse_width</name>
                <value>pulse_width_setting0</value>
              </parameter>
              <parameter>
                <name>cmu_fpll_xpm_cmu_fpll_core_xpm_cpvco_fpll_xpm_chgpmplf_fpll_cp_current_boost</name>
                <value>normal_setting</value>
              </parameter>
              <parameter>
                <name>compensation_mode</name>
                <value>direct</value>
              </parameter>
              <parameter>
                <name>core_actual_using_fractional</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>core_c_counter_0</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>core_c_counter_0_coarse_dly</name>
                <value>0 ps</value>
              </parameter>
              <parameter>
                <name>core_c_counter_0_fine_dly</name>
                <value>0 ps</value>
              </parameter>
              <parameter>
                <name>core_c_counter_0_in_src</name>
                <value>m_cnt_in_src_ph_mux_clk</value>
              </parameter>
              <parameter>
                <name>core_c_counter_0_ph_mux_prst</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>core_c_counter_0_prst</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>core_c_counter_1</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>core_c_counter_1_coarse_dly</name>
                <value>0 ps</value>
              </parameter>
              <parameter>
                <name>core_c_counter_1_fine_dly</name>
                <value>0 ps</value>
              </parameter>
              <parameter>
                <name>core_c_counter_1_in_src</name>
                <value>m_cnt_in_src_ph_mux_clk</value>
              </parameter>
              <parameter>
                <name>core_c_counter_1_ph_mux_prst</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>core_c_counter_1_prst</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>core_c_counter_2</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>core_c_counter_2_coarse_dly</name>
                <value>0 ps</value>
              </parameter>
              <parameter>
                <name>core_c_counter_2_fine_dly</name>
                <value>0 ps</value>
              </parameter>
              <parameter>
                <name>core_c_counter_2_in_src</name>
                <value>m_cnt_in_src_ph_mux_clk</value>
              </parameter>
              <parameter>
                <name>core_c_counter_2_ph_mux_prst</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>core_c_counter_2_prst</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>core_c_counter_3</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>core_c_counter_3_coarse_dly</name>
                <value>0 ps</value>
              </parameter>
              <parameter>
                <name>core_c_counter_3_fine_dly</name>
                <value>0 ps</value>
              </parameter>
              <parameter>
                <name>core_c_counter_3_in_src</name>
                <value>m_cnt_in_src_ph_mux_clk</value>
              </parameter>
              <parameter>
                <name>core_c_counter_3_ph_mux_prst</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>core_c_counter_3_prst</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>core_dsm_fractional_division</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>core_m_counter</name>
                <value>30</value>
              </parameter>
              <parameter>
                <name>core_n_counter</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>core_pfd_frequency</name>
                <value>100.0</value>
              </parameter>
              <parameter>
                <name>core_vco_frequency_adv</name>
                <value>300.0 MHz</value>
              </parameter>
              <parameter>
                <name>core_vco_frequency_basic</name>
                <value>6000.0</value>
              </parameter>
              <parameter>
                <name>dbg_capability_reg_enable</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>dbg_ctrl_soft_logic_enable</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>dbg_embedded_debug_enable</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>dbg_stat_soft_logic_enable</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>dbg_user_identifier</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>device</name>
                <value>10CX220YF780I5G</value>
              </parameter>
              <parameter>
                <name>device_family</name>
                <value>Cyclone 10 GX</value>
              </parameter>
              <parameter>
                <name>device_revision</name>
                <value>20nm1</value>
              </parameter>
              <parameter>
                <name>device_speed_grade</name>
                <value>i4</value>
              </parameter>
              <parameter>
                <name>enable_advanced_avmm_options</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_advanced_options</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_analog_resets</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_bonding_clks</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_cascade_in</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_ext_lockdetect_ports</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_fb_comp_bonding</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_hfreq_clk</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_hip_options</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_mcgb</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_mcgb_debug_ports_parameters</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_mcgb_pcie_clksw</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_pld_mcgb_cal_busy_port</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>enable_pll_reconfig</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>f_out_c0_bitvec</name>
                <value>000000001110111001101011001010000000</value>
              </parameter>
              <parameter>
                <name>f_out_c1_bitvec</name>
                <value>000000000000000000000000000000000000</value>
              </parameter>
              <parameter>
                <name>f_out_c2_bitvec</name>
                <value>000000000000000000000000000000000000</value>
              </parameter>
              <parameter>
                <name>f_out_c3_bitvec</name>
                <value>000000000000000000000000000000000000</value>
              </parameter>
              <parameter>
                <name>feedback</name>
                <value>normal</value>
              </parameter>
              <parameter>
                <name>fpll_refclk_select</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>full_actual_outclk0_frequency</name>
                <value>250.0</value>
              </parameter>
              <parameter>
                <name>full_actual_outclk1_frequency</name>
                <value></value>
              </parameter>
              <parameter>
                <name>full_actual_outclk2_frequency</name>
                <value></value>
              </parameter>
              <parameter>
                <name>full_actual_outclk3_frequency</name>
                <value></value>
              </parameter>
              <parameter>
                <name>full_actual_refclk_frequency</name>
                <value>0.0</value>
              </parameter>
              <parameter>
                <name>full_outclk0_actual_phase_shift</name>
                <value>0.0</value>
              </parameter>
              <parameter>
                <name>full_outclk1_actual_phase_shift</name>
                <value></value>
              </parameter>
              <parameter>
                <name>full_outclk2_actual_phase_shift</name>
                <value></value>
              </parameter>
              <parameter>
                <name>full_outclk3_actual_phase_shift</name>
                <value></value>
              </parameter>
              <parameter>
                <name>generate_add_hdl_instance_example</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>generate_docs</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>gui_actual_outclk0_frequency</name>
                <value>100.0</value>
              </parameter>
              <parameter>
                <name>gui_actual_outclk1_frequency</name>
                <value>100.0</value>
              </parameter>
              <parameter>
                <name>gui_actual_outclk2_frequency</name>
                <value>100.0</value>
              </parameter>
              <parameter>
                <name>gui_actual_outclk3_frequency</name>
                <value>100.0</value>
              </parameter>
              <parameter>
                <name>gui_actual_refclk_frequency</name>
                <value>100.0</value>
              </parameter>
              <parameter>
                <name>gui_bw_sel</name>
                <value>high</value>
              </parameter>
              <parameter>
                <name>gui_cascade_outclk_index</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>gui_desired_hssi_cascade_frequency</name>
                <value>100.0</value>
              </parameter>
              <parameter>
                <name>gui_desired_outclk0_frequency</name>
                <value>250.0</value>
              </parameter>
              <parameter>
                <name>gui_desired_outclk1_frequency</name>
                <value>100.0</value>
              </parameter>
              <parameter>
                <name>gui_desired_outclk2_frequency</name>
                <value>100.0</value>
              </parameter>
              <parameter>
                <name>gui_desired_outclk3_frequency</name>
                <value>100.0</value>
              </parameter>
              <parameter>
                <name>gui_desired_refclk_frequency</name>
                <value>100.0</value>
              </parameter>
              <parameter>
                <name>gui_enable_50G_support</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>gui_enable_active_clk</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>gui_enable_cascade_out</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>gui_enable_clk_bad</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>gui_enable_dps</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>gui_enable_extswitch</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>gui_enable_fractional</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>gui_enable_hip_cal_done_port</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>gui_enable_iqtxrxclk_mode</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>gui_enable_low_f_support</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>gui_enable_manual_config</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>gui_enable_manual_hssi_counters</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>gui_enable_phase_alignment</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>gui_enable_pld_cal_busy_port</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>gui_fpll_mode</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>gui_fractional_f</name>
                <value>0.0</value>
              </parameter>
              <parameter>
                <name>gui_fractional_x</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>gui_hip_cal_en</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>gui_hssi_calc_output_clock_frequency</name>
                <value>1250.0</value>
              </parameter>
              <parameter>
                <name>gui_hssi_output_clock_frequency</name>
                <value>1250.0</value>
              </parameter>
              <parameter>
                <name>gui_hssi_prot_mode</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>gui_iqtxrxclk_outclk_index</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>gui_is_downstream_cascaded_pll</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>gui_number_of_output_clocks</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>gui_operation_mode</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>gui_outclk0_actual_phase_shift</name>
                <value>0.0</value>
              </parameter>
              <parameter>
                <name>gui_outclk0_actual_phase_shift_deg</name>
                <value>0.0</value>
              </parameter>
              <parameter>
                <name>gui_outclk0_desired_phase_shift</name>
                <value>0.0</value>
              </parameter>
              <parameter>
                <name>gui_outclk0_phase_shift_unit</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>gui_outclk1_actual_phase_shift</name>
                <value>0.0</value>
              </parameter>
              <parameter>
                <name>gui_outclk1_actual_phase_shift_deg</name>
                <value>0.0</value>
              </parameter>
              <parameter>
                <name>gui_outclk1_desired_phase_shift</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>gui_outclk1_phase_shift_unit</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>gui_outclk2_actual_phase_shift</name>
                <value>0 ps</value>
              </parameter>
              <parameter>
                <name>gui_outclk2_actual_phase_shift_deg</name>
                <value>0 deg</value>
              </parameter>
              <parameter>
                <name>gui_outclk2_desired_phase_shift</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>gui_outclk2_phase_shift_unit</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>gui_outclk3_actual_phase_shift</name>
                <value>0.0</value>
              </parameter>
              <parameter>
                <name>gui_outclk3_actual_phase_shift_deg</name>
                <value>0.0</value>
              </parameter>
              <parameter>
                <name>gui_outclk3_desired_phase_shift</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>gui_outclk3_phase_shift_unit</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>gui_parameter_list</name>
                <value>C-counter-0,C-counter-1,C-counter-2,C-counter-3,L-counter,M-counter,N-counter,VCO Frequency,pll_dsm_fractional_division</value>
              </parameter>
              <parameter>
                <name>gui_parameter_values</name>
                <value>6,1,1,1,1,30,1,6000.0 MHz,1</value>
              </parameter>
              <parameter>
                <name>gui_pfd_frequency</name>
                <value>100.0</value>
              </parameter>
              <parameter>
                <name>gui_pll_c_counter_0</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>gui_pll_c_counter_1</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>gui_pll_c_counter_2</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>gui_pll_c_counter_3</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>gui_pll_datarate</name>
                <value>0.0</value>
              </parameter>
              <parameter>
                <name>gui_pll_dsm_fractional_division</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>gui_pll_m_counter</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>gui_pll_n_counter</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>gui_pll_set_hssi_k_counter</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>gui_pll_set_hssi_l_counter</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>gui_pll_set_hssi_m_counter</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>gui_pll_set_hssi_n_counter</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>gui_refclk1_frequency</name>
                <value>100.0</value>
              </parameter>
              <parameter>
                <name>gui_refclk_cnt</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>gui_refclk_index</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>gui_refclk_switch</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>gui_reference_clock_frequency</name>
                <value>100.0</value>
              </parameter>
              <parameter>
                <name>gui_self_reset_enabled</name>
                <value>true</value>
              </parameter>
              <parameter>
                <name>gui_silicon_rev</name>
                <value>20nm5es</value>
              </parameter>
              <parameter>
                <name>gui_switchover_delay</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>gui_switchover_mode</name>
                <value>Automatic Switchover</value>
              </parameter>
              <parameter>
                <name>hip_cal_en</name>
                <value>disable</value>
              </parameter>
              <parameter>
                <name>hssi_actual_using_fractional</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>hssi_cascade_actual_using_fractional</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>hssi_cascade_c_counter</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>hssi_cascade_c_counter_coarse_dly</name>
                <value>0 ps</value>
              </parameter>
              <parameter>
                <name>hssi_cascade_c_counter_fine_dly</name>
                <value>0 ps</value>
              </parameter>
              <parameter>
                <name>hssi_cascade_c_counter_in_src</name>
                <value>m_cnt_in_src_ph_mux_clk</value>
              </parameter>
              <parameter>
                <name>hssi_cascade_c_counter_ph_mux_prst</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>hssi_cascade_c_counter_prst</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>hssi_cascade_dsm_fractional_division</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>hssi_cascade_m_counter</name>
                <value>11</value>
              </parameter>
              <parameter>
                <name>hssi_cascade_n_counter</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>hssi_cascade_pfd_frequency</name>
                <value>300.0 MHz</value>
              </parameter>
              <parameter>
                <name>hssi_cascade_vco_frequency</name>
                <value>300.0 MHz</value>
              </parameter>
              <parameter>
                <name>hssi_dsm_fractional_division</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>hssi_l_counter</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>hssi_l_counter_bypass</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>hssi_l_counter_enable</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>hssi_l_counter_in_src</name>
                <value>m_cnt_in_src_ph_mux_clk</value>
              </parameter>
              <parameter>
                <name>hssi_l_counter_ph_mux_prst</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>hssi_m_counter</name>
                <value>11</value>
              </parameter>
              <parameter>
                <name>hssi_n_counter</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>hssi_output_clock_frequency</name>
                <value>0 ps</value>
              </parameter>
              <parameter>
                <name>hssi_pcie_c_counter_0</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>hssi_pcie_c_counter_0_coarse_dly</name>
                <value>0 ps</value>
              </parameter>
              <parameter>
                <name>hssi_pcie_c_counter_0_fine_dly</name>
                <value>0 ps</value>
              </parameter>
              <parameter>
                <name>hssi_pcie_c_counter_0_in_src</name>
                <value>m_cnt_in_src_ph_mux_clk</value>
              </parameter>
              <parameter>
                <name>hssi_pcie_c_counter_0_ph_mux_prst</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>hssi_pcie_c_counter_0_prst</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>hssi_pfd_frequency</name>
                <value>300.0 MHz</value>
              </parameter>
              <parameter>
                <name>hssi_pma_cgb_master_cgb_enable_iqtxrxclk</name>
                <value>disable_iqtxrxclk</value>
              </parameter>
              <parameter>
                <name>hssi_pma_cgb_master_cgb_power_down</name>
                <value>normal_cgb</value>
              </parameter>
              <parameter>
                <name>hssi_pma_cgb_master_datarate</name>
                <value>0 bps</value>
              </parameter>
              <parameter>
                <name>hssi_pma_cgb_master_input_select</name>
                <value>fpll_top</value>
              </parameter>
              <parameter>
                <name>hssi_pma_cgb_master_input_select_gen3</name>
                <value>unused</value>
              </parameter>
              <parameter>
                <name>hssi_pma_cgb_master_observe_cgb_clocks</name>
                <value>observe_nothing</value>
              </parameter>
              <parameter>
                <name>hssi_pma_cgb_master_op_mode</name>
                <value>enabled</value>
              </parameter>
              <parameter>
                <name>hssi_pma_cgb_master_prot_mode</name>
                <value>basic_tx</value>
              </parameter>
              <parameter>
                <name>hssi_pma_cgb_master_ser_mode</name>
                <value>sixty_four_bit</value>
              </parameter>
              <parameter>
                <name>hssi_pma_cgb_master_silicon_rev</name>
                <value>20nm1</value>
              </parameter>
              <parameter>
                <name>hssi_pma_cgb_master_tx_ucontrol_reset_pcie</name>
                <value>pcscorehip_controls_mcgb</value>
              </parameter>
              <parameter>
                <name>hssi_pma_cgb_master_vccdreg_output</name>
                <value>vccdreg_nominal</value>
              </parameter>
              <parameter>
                <name>hssi_pma_cgb_master_x1_div_m_sel</name>
                <value>divbypass</value>
              </parameter>
              <parameter>
                <name>hssi_vco_frequency</name>
                <value>300.0 MHz</value>
              </parameter>
              <parameter>
                <name>is_c10</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>is_protocol_PCIe</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>l_counter_bitvec</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>m_counter_bitvec</name>
                <value>30</value>
              </parameter>
              <parameter>
                <name>mapped_hip_cal_done_port</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>mapped_output_clock_frequency</name>
                <value>0 ps</value>
              </parameter>
              <parameter>
                <name>mapped_primary_pll_buffer</name>
                <value>N/A</value>
              </parameter>
              <parameter>
                <name>mcgb_aux_clkin_cnt</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>mcgb_div</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>mcgb_div_fnl</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>mcgb_enable_iqtxrxclk</name>
                <value>disable_iqtxrxclk</value>
              </parameter>
              <parameter>
                <name>mcgb_in_clk_freq</name>
                <value>0.0</value>
              </parameter>
              <parameter>
                <name>mcgb_out_datarate</name>
                <value>0.0</value>
              </parameter>
              <parameter>
                <name>n_counter_bitvec</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>numeric_speed_grade</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>output_clock_frequency_0</name>
                <value>250.0 MHz</value>
              </parameter>
              <parameter>
                <name>output_clock_frequency_1</name>
                <value>0 ps</value>
              </parameter>
              <parameter>
                <name>output_clock_frequency_2</name>
                <value>0 ps</value>
              </parameter>
              <parameter>
                <name>output_clock_frequency_3</name>
                <value>0 ps</value>
              </parameter>
              <parameter>
                <name>output_freq_bitvec</name>
                <value>000000000000000000000000000000000000</value>
              </parameter>
              <parameter>
                <name>pfd_freq_bitvec</name>
                <value>000000000101111101011110000100000000</value>
              </parameter>
              <parameter>
                <name>pfd_frequency</name>
                <value>100.0 MHz</value>
              </parameter>
              <parameter>
                <name>phase_alignment_check_var</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>phase_shift_0</name>
                <value>0.0 ps</value>
              </parameter>
              <parameter>
                <name>phase_shift_1</name>
                <value>0 ps</value>
              </parameter>
              <parameter>
                <name>phase_shift_2</name>
                <value>0 ps</value>
              </parameter>
              <parameter>
                <name>phase_shift_3</name>
                <value>0 ps</value>
              </parameter>
              <parameter>
                <name>pll_actual_using_fractional</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>pll_auto_clk_sw_en</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>pll_c_counter_0</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>pll_c_counter_0_coarse_dly</name>
                <value>0 ps</value>
              </parameter>
              <parameter>
                <name>pll_c_counter_0_fine_dly</name>
                <value>0 ps</value>
              </parameter>
              <parameter>
                <name>pll_c_counter_0_in_src</name>
                <value>m_cnt_in_src_ph_mux_clk</value>
              </parameter>
              <parameter>
                <name>pll_c_counter_0_ph_mux_prst</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>pll_c_counter_0_prst</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>pll_c_counter_1</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>pll_c_counter_1_coarse_dly</name>
                <value>0 ps</value>
              </parameter>
              <parameter>
                <name>pll_c_counter_1_fine_dly</name>
                <value>0 ps</value>
              </parameter>
              <parameter>
                <name>pll_c_counter_1_in_src</name>
                <value>m_cnt_in_src_ph_mux_clk</value>
              </parameter>
              <parameter>
                <name>pll_c_counter_1_ph_mux_prst</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>pll_c_counter_1_prst</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>pll_c_counter_2</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>pll_c_counter_2_coarse_dly</name>
                <value>0 ps</value>
              </parameter>
              <parameter>
                <name>pll_c_counter_2_fine_dly</name>
                <value>0 ps</value>
              </parameter>
              <parameter>
                <name>pll_c_counter_2_in_src</name>
                <value>m_cnt_in_src_ph_mux_clk</value>
              </parameter>
              <parameter>
                <name>pll_c_counter_2_ph_mux_prst</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>pll_c_counter_2_prst</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>pll_c_counter_3</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>pll_c_counter_3_coarse_dly</name>
                <value>0 ps</value>
              </parameter>
              <parameter>
                <name>pll_c_counter_3_fine_dly</name>
                <value>0 ps</value>
              </parameter>
              <parameter>
                <name>pll_c_counter_3_in_src</name>
                <value>m_cnt_in_src_ph_mux_clk</value>
              </parameter>
              <parameter>
                <name>pll_c_counter_3_ph_mux_prst</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>pll_c_counter_3_prst</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>pll_clk_loss_edge</name>
                <value>pll_clk_loss_both_edges</value>
              </parameter>
              <parameter>
                <name>pll_clk_loss_sw_en</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>pll_clk_sw_dly</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>pll_cp_lf_3rd_pole_freq</name>
                <value>lf_3rd_pole_setting0</value>
              </parameter>
              <parameter>
                <name>pll_datarate</name>
                <value>0 Mbps</value>
              </parameter>
              <parameter>
                <name>pll_dsm_fractional_division</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>pll_dsm_mode</name>
                <value>dsm_mode_integer</value>
              </parameter>
              <parameter>
                <name>pll_dsm_out_sel</name>
                <value>pll_dsm_disable</value>
              </parameter>
              <parameter>
                <name>pll_iqclk_mux_sel</name>
                <value>power_down</value>
              </parameter>
              <parameter>
                <name>pll_l_counter</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>pll_m_counter</name>
                <value>30</value>
              </parameter>
              <parameter>
                <name>pll_m_counter_in_src</name>
                <value>m_cnt_in_src_ph_mux_clk</value>
              </parameter>
              <parameter>
                <name>pll_manu_clk_sw_en</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>pll_n_counter</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>pll_sw_refclk_src</name>
                <value>pll_sw_refclk_src_clk_0</value>
              </parameter>
              <parameter>
                <name>pma_width</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>pma_width_bitvec</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>primary_use</name>
                <value>core</value>
              </parameter>
              <parameter>
                <name>prot_mode</name>
                <value>basic_tx</value>
              </parameter>
              <parameter>
                <name>rcfg_debug</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>rcfg_enable_avmm_busy_port</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>rcfg_file_prefix</name>
                <value>altera_xcvr_fpll_a10</value>
              </parameter>
              <parameter>
                <name>rcfg_h_file_enable</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>rcfg_jtag_enable</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>rcfg_mif_file_enable</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>rcfg_separate_avmm_busy</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>rcfg_sv_file_enable</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>rcfg_txt_file_enable</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>refclk_freq_bitvec</name>
                <value>000000000101111101011110000100000000</value>
              </parameter>
              <parameter>
                <name>refclk_select0</name>
                <value>lvpecl</value>
              </parameter>
              <parameter>
                <name>refclk_select1</name>
                <value>ref_iqclk0</value>
              </parameter>
              <parameter>
                <name>reference_clock_frequency</name>
                <value>100.0 MHz</value>
              </parameter>
              <parameter>
                <name>set_altera_xcvr_fpll_a10_calibration_en</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>set_capability_reg_enable</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>set_csr_soft_logic_enable</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>set_user_identifier</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>silicon_rev</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>support_mode</name>
                <value>user_mode</value>
              </parameter>
              <parameter>
                <name>system_info_device_family</name>
                <value>Cyclone 10 GX</value>
              </parameter>
              <parameter>
                <name>temp_bw_sel</name>
                <value>high</value>
              </parameter>
              <parameter>
                <name>vco_freq_bitvec</name>
                <value>000101100101101000001011110000000000</value>
              </parameter>
              <parameter>
                <name>vco_frequency</name>
                <value>6000.0 MHz</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_xcvr_fpll_a10</className>
            <version>18.1</version>
            <name>link_pll</name>
            <uniqueName>altera_xcvr_fpll_a10</uniqueName>
            <fixedName>altera_xcvr_fpll_a10</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>link_pll.outclk0/link_clock.in_clk</name>
                <end>link_clock/in_clk</end>
                <start>link_pll/outclk0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>startPortLSB</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>endPort</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>endPortLSB</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>startPort</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>width</name>
                    <value>0</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>conduit</className>
                <version>18.1</version>
                <name>link_pll.pll_locked/axi_xcvr.core_pll_locked</name>
                <end>axi_xcvr/core_pll_locked</end>
                <start>link_pll/pll_locked</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>startPortLSB</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>endPort</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>endPortLSB</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>startPort</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>width</name>
                    <value>0</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>conduit</className>
                <version>18.1</version>
                <name>link_pll_reset_control.pll_powerdown/link_pll.pll_powerdown</name>
                <end>link_pll/pll_powerdown</end>
                <start>link_pll_reset_control/pll_powerdown</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>ref_clock.out_clk/link_pll.pll_refclk0</name>
                <end>link_pll/pll_refclk0</end>
                <start>ref_clock/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>sys_clock.clk/link_pll.reconfig_clk0</name>
                <end>link_pll/reconfig_clk0</end>
                <start>sys_clock/clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>sys_clock.clk_reset/link_pll.reconfig_reset0</name>
                <end>link_pll/reconfig_reset0</end>
                <start>sys_clock/clk_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>ad9144_jesd204.ad9144_jesd204.link_pll</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">link_pll_reset_control</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>CHANNELS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>EN_PLL_CAL_BUSY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PLLS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>REDUCED_SIM_TIME</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>RX_ENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>RX_PER_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SYNCHRONIZE_PLL_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SYNCHRONIZE_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SYS_CLK_IN_MHZ</name>
                <value>125</value>
              </parameter>
              <parameter>
                <name>TX_ENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>TX_PER_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>TX_PLL_ENABLE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>T_PLL_LOCK_HYST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>T_PLL_POWERDOWN</name>
                <value>1000</value>
              </parameter>
              <parameter>
                <name>T_RX_ANALOGRESET</name>
                <value>40</value>
              </parameter>
              <parameter>
                <name>T_RX_DIGITALRESET</name>
                <value>4000</value>
              </parameter>
              <parameter>
                <name>T_TX_ANALOGRESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>T_TX_DIGITALRESET</name>
                <value>20</value>
              </parameter>
              <parameter>
                <name>device_family</name>
                <value>Cyclone 10 GX</value>
              </parameter>
              <parameter>
                <name>gui_pll_cal_busy</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>gui_rx_auto_reset</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>gui_split_interfaces</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>gui_tx_auto_reset</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>l_pll_select_base</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>l_pll_select_split</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>l_pll_select_width</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>l_rx_manual_term</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>l_terminate_pll</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>l_terminate_rx</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>l_terminate_rx_manual</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>l_terminate_tx</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>l_terminate_tx_manual</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>l_tx_manual_term</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_xcvr_reset_control</className>
            <version>18.1</version>
            <name>link_pll_reset_control</name>
            <uniqueName>altera_xcvr_reset_control</uniqueName>
            <fixedName>altera_xcvr_reset_control</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>startPortLSB</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>endPort</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>endPortLSB</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>startPort</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>width</name>
                    <value>0</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>conduit</className>
                <version>18.1</version>
                <name>link_pll_reset_control.pll_powerdown/link_pll.pll_powerdown</name>
                <end>link_pll/pll_powerdown</end>
                <start>link_pll_reset_control/pll_powerdown</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <end>link_pll_reset_control/reset</end>
                <start>rst_controller/reset_out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>sys_clock.clk/link_pll_reset_control.clock</name>
                <end>link_pll_reset_control/clock</end>
                <start>sys_clock/clk</start>
              </incidentConnection>
            </incidentConnections>
            <path>ad9144_jesd204.ad9144_jesd204.link_pll_reset_control</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">link_reset</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ACTIVE_LOW_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>NUM_RESET_OUTPUTS</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>SYNCHRONOUS_EDGES</name>
                <value>deassert</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_RESET_REQUEST</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_reset_bridge</className>
            <version>18.1</version>
            <name>link_reset</name>
            <uniqueName>ad9144_jesd204_altera_reset_bridge_181_mz7fnia</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>axi_xcvr.if_up_rst/link_reset.in_reset</name>
                <end>link_reset/in_reset</end>
                <start>axi_xcvr/if_up_rst</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>link_reset.out_reset/phy.link_reset</name>
                <end>phy/link_reset</end>
                <start>link_reset/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <end>rst_controller/reset_in0</end>
                <start>link_reset/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <end>rst_controller_001/reset_in0</end>
                <start>link_reset/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <end>rst_controller_002/reset_in0</end>
                <start>link_reset/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>sys_clock.clk/link_reset.clk</name>
                <end>link_reset/clk</end>
                <start>sys_clock/clk</start>
              </incidentConnection>
            </incidentConnections>
            <path>ad9144_jesd204.ad9144_jesd204.link_reset</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">phy</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ID</name>
                <value>86</value>
              </parameter>
              <parameter>
                <name>LANE_INVERT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>LANE_RATE</name>
                <value>10000.0</value>
              </parameter>
              <parameter>
                <name>NUM_OF_LANES</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>REFCLK_FREQUENCY</name>
                <value>100.0</value>
              </parameter>
              <parameter>
                <name>REGISTER_INPUTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SOFT_PCS</name>
                <value>true</value>
              </parameter>
              <parameter>
                <name>TX_OR_RX_N</name>
                <value>true</value>
              </parameter>
            </parameters>
            <interconnectAssignments>
              <interconnectAssignment>
                <name>$system.qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </interconnectAssignment>
              <interconnectAssignment>
                <name>$system.qsys_mm.maxAdditionalLatency</name>
                <value>0</value>
              </interconnectAssignment>
            </interconnectAssignments>
            <className>jesd204_phy</className>
            <version>1.0</version>
            <name>phy</name>
            <uniqueName>ad9144_jesd204_jesd204_phy_10_vzts4xy</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>startPortLSB</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>endPort</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>endPortLSB</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>startPort</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>width</name>
                    <value>0</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>conduit</className>
                <version>18.1</version>
                <name>jesd204_tx.tx_phy0/phy.phy_0</name>
                <end>phy/phy_0</end>
                <start>jesd204_tx/tx_phy0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>startPortLSB</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>endPort</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>endPortLSB</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>startPort</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>width</name>
                    <value>0</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>conduit</className>
                <version>18.1</version>
                <name>jesd204_tx.tx_phy1/phy.phy_1</name>
                <end>phy/phy_1</end>
                <start>jesd204_tx/tx_phy1</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>startPortLSB</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>endPort</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>endPortLSB</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>startPort</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>width</name>
                    <value>0</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>conduit</className>
                <version>18.1</version>
                <name>jesd204_tx.tx_phy2/phy.phy_2</name>
                <end>phy/phy_2</end>
                <start>jesd204_tx/tx_phy2</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>startPortLSB</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>endPort</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>endPortLSB</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>startPort</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>width</name>
                    <value>0</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>conduit</className>
                <version>18.1</version>
                <name>jesd204_tx.tx_phy3/phy.phy_3</name>
                <end>phy/phy_3</end>
                <start>jesd204_tx/tx_phy3</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>hssi_serial_clock</className>
                <version>18.1</version>
                <name>lane_pll.tx_serial_clk/phy.serial_clk</name>
                <end>phy/serial_clk</end>
                <start>lane_pll/tx_serial_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value>&lt;info&gt;&lt;clock name="link_clk" rate="250000000" domain="8" /&gt;&lt;/info&gt;</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>8</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>8</value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>250000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>link_clock.out_clk_1/phy.link_clk</name>
                <end>phy/link_clk</end>
                <start>link_clock/out_clk_1</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>link_reset.out_reset/phy.link_reset</name>
                <end>phy/link_reset</end>
                <start>link_reset/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>startPortLSB</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>endPort</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>endPortLSB</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>startPort</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>width</name>
                    <value>0</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>conduit</className>
                <version>18.1</version>
                <name>phy_reset_control.tx_analogreset/phy.analogreset</name>
                <end>phy/analogreset</end>
                <start>phy_reset_control/tx_analogreset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>startPortLSB</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>endPort</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>endPortLSB</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>startPort</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>width</name>
                    <value>0</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>conduit</className>
                <version>18.1</version>
                <name>phy_reset_control.tx_cal_busy/phy.cal_busy</name>
                <end>phy/cal_busy</end>
                <start>phy_reset_control/tx_cal_busy</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>startPortLSB</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>endPort</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>endPortLSB</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>startPort</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>width</name>
                    <value>0</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>conduit</className>
                <version>18.1</version>
                <name>phy_reset_control.tx_digitalreset/phy.digitalreset</name>
                <end>phy/digitalreset</end>
                <start>phy_reset_control/tx_digitalreset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>sys_clock.clk/phy.reconfig_clk</name>
                <end>phy/reconfig_clk</end>
                <start>sys_clock/clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>sys_clock.clk_reset/phy.reconfig_reset</name>
                <end>phy/reconfig_reset</end>
                <start>sys_clock/clk_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>ad9144_jesd204.ad9144_jesd204.phy</path>
          </instanceData>
          <children>
            <node>
              <instanceKey xsi:type="xs:string">link_clock</instanceKey>
              <instanceData xsi:type="data">
                <parameters>
                  <parameter>
                    <name>clockFrequency</name>
                    <value>250000000</value>
                  </parameter>
                  <parameter>
                    <name>clockFrequencyKnown</name>
                    <value>true</value>
                  </parameter>
                  <parameter>
                    <name>inputClockFrequency</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>resetSynchronousEdges</name>
                    <value>NONE</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock_source</className>
                <version>18.1</version>
                <name>link_clock</name>
                <uniqueName>ad9144_jesd204_clock_source_181_eimfaoi</uniqueName>
                <nonce>0</nonce>
                <incidentConnections>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>resetDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockResetSysInfo</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>clockRateSysInfo</name>
                        <value>250000000</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>clock</className>
                    <version>18.1</version>
                    <name>link_clock.clk/phy_glue.tx_coreclkin</name>
                    <end>phy_glue/tx_coreclkin</end>
                    <start>link_clock/clk</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>resetDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockResetSysInfo</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>clockRateSysInfo</name>
                        <value>-1</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>clock</className>
                    <version>18.1</version>
                    <end>rst_controller/clk</end>
                    <start>link_clock/clk</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>resetDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockResetSysInfo</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>clockRateSysInfo</name>
                        <value>250000000</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>clock</className>
                    <version>18.1</version>
                    <name>link_clock.clk/soft_pcs_0.clock</name>
                    <end>soft_pcs_0/clock</end>
                    <start>link_clock/clk</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>resetDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockResetSysInfo</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>clockRateSysInfo</name>
                        <value>250000000</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>clock</className>
                    <version>18.1</version>
                    <name>link_clock.clk/soft_pcs_1.clock</name>
                    <end>soft_pcs_1/clock</end>
                    <start>link_clock/clk</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>resetDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockResetSysInfo</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>clockRateSysInfo</name>
                        <value>250000000</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>clock</className>
                    <version>18.1</version>
                    <name>link_clock.clk/soft_pcs_2.clock</name>
                    <end>soft_pcs_2/clock</end>
                    <start>link_clock/clk</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>resetDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockResetSysInfo</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>clockRateSysInfo</name>
                        <value>250000000</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>clock</className>
                    <version>18.1</version>
                    <name>link_clock.clk/soft_pcs_3.clock</name>
                    <end>soft_pcs_3/clock</end>
                    <start>link_clock/clk</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>resetDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockResetSysInfo</name>
                        <value></value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>reset</className>
                    <version>18.1</version>
                    <end>rst_controller/reset_in0</end>
                    <start>link_clock/clk_reset</start>
                  </incidentConnection>
                </incidentConnections>
                <path>ad9144_jesd204.ad9144_jesd204.phy.link_clock</path>
              </instanceData>
              <children></children>
            </node>
            <node>
              <instanceKey xsi:type="xs:string">native_phy</instanceKey>
              <instanceData xsi:type="data">
                <parameters>
                  <parameter>
                    <name>adme_data_rate</name>
                    <value>10000000000</value>
                  </parameter>
                  <parameter>
                    <name>adme_pma_mode</name>
                    <value>basic</value>
                  </parameter>
                  <parameter>
                    <name>adme_prot_mode</name>
                    <value>basic_enh</value>
                  </parameter>
                  <parameter>
                    <name>adme_tx_power_mode</name>
                    <value>mid_power</value>
                  </parameter>
                  <parameter>
                    <name>anlg_enable_rx_default_ovr</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>anlg_enable_tx_default_ovr</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>anlg_link</name>
                    <value>sr</value>
                  </parameter>
                  <parameter>
                    <name>anlg_rx_adp_ctle_acgain_4s</name>
                    <value>radp_ctle_acgain_4s_1</value>
                  </parameter>
                  <parameter>
                    <name>anlg_rx_adp_ctle_eqz_1s_sel</name>
                    <value>radp_ctle_eqz_1s_sel_3</value>
                  </parameter>
                  <parameter>
                    <name>anlg_rx_adp_dfe_fxtap1</name>
                    <value>radp_dfe_fxtap1_0</value>
                  </parameter>
                  <parameter>
                    <name>anlg_rx_adp_dfe_fxtap10</name>
                    <value>radp_dfe_fxtap10_0</value>
                  </parameter>
                  <parameter>
                    <name>anlg_rx_adp_dfe_fxtap11</name>
                    <value>radp_dfe_fxtap11_0</value>
                  </parameter>
                  <parameter>
                    <name>anlg_rx_adp_dfe_fxtap2</name>
                    <value>radp_dfe_fxtap2_0</value>
                  </parameter>
                  <parameter>
                    <name>anlg_rx_adp_dfe_fxtap3</name>
                    <value>radp_dfe_fxtap3_0</value>
                  </parameter>
                  <parameter>
                    <name>anlg_rx_adp_dfe_fxtap4</name>
                    <value>radp_dfe_fxtap4_0</value>
                  </parameter>
                  <parameter>
                    <name>anlg_rx_adp_dfe_fxtap5</name>
                    <value>radp_dfe_fxtap5_0</value>
                  </parameter>
                  <parameter>
                    <name>anlg_rx_adp_dfe_fxtap6</name>
                    <value>radp_dfe_fxtap6_0</value>
                  </parameter>
                  <parameter>
                    <name>anlg_rx_adp_dfe_fxtap7</name>
                    <value>radp_dfe_fxtap7_0</value>
                  </parameter>
                  <parameter>
                    <name>anlg_rx_adp_dfe_fxtap8</name>
                    <value>radp_dfe_fxtap8_0</value>
                  </parameter>
                  <parameter>
                    <name>anlg_rx_adp_dfe_fxtap9</name>
                    <value>radp_dfe_fxtap9_0</value>
                  </parameter>
                  <parameter>
                    <name>anlg_rx_adp_vga_sel</name>
                    <value>radp_vga_sel_2</value>
                  </parameter>
                  <parameter>
                    <name>anlg_rx_eq_dc_gain_trim</name>
                    <value>stg2_gain7</value>
                  </parameter>
                  <parameter>
                    <name>anlg_rx_one_stage_enable</name>
                    <value>s1_mode</value>
                  </parameter>
                  <parameter>
                    <name>anlg_rx_term_sel</name>
                    <value>r_r1</value>
                  </parameter>
                  <parameter>
                    <name>anlg_tx_analog_mode</name>
                    <value>user_custom</value>
                  </parameter>
                  <parameter>
                    <name>anlg_tx_compensation_en</name>
                    <value>enable</value>
                  </parameter>
                  <parameter>
                    <name>anlg_tx_pre_emp_sign_1st_post_tap</name>
                    <value>fir_post_1t_neg</value>
                  </parameter>
                  <parameter>
                    <name>anlg_tx_pre_emp_sign_2nd_post_tap</name>
                    <value>fir_post_2t_neg</value>
                  </parameter>
                  <parameter>
                    <name>anlg_tx_pre_emp_sign_pre_tap_1t</name>
                    <value>fir_pre_1t_neg</value>
                  </parameter>
                  <parameter>
                    <name>anlg_tx_pre_emp_sign_pre_tap_2t</name>
                    <value>fir_pre_2t_neg</value>
                  </parameter>
                  <parameter>
                    <name>anlg_tx_pre_emp_switching_ctrl_1st_post_tap</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>anlg_tx_pre_emp_switching_ctrl_2nd_post_tap</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>anlg_tx_pre_emp_switching_ctrl_pre_tap_1t</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>anlg_tx_pre_emp_switching_ctrl_pre_tap_2t</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>anlg_tx_slew_rate_ctrl</name>
                    <value>slew_r7</value>
                  </parameter>
                  <parameter>
                    <name>anlg_tx_term_sel</name>
                    <value>r_r1</value>
                  </parameter>
                  <parameter>
                    <name>anlg_tx_vod_output_swing_ctrl</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>anlg_voltage</name>
                    <value>1_0V</value>
                  </parameter>
                  <parameter>
                    <name>base_device</name>
                    <value>NIGHTFURY1</value>
                  </parameter>
                  <parameter>
                    <name>bonded_mode</name>
                    <value>not_bonded</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_analog_mode</name>
                    <value>user_custom</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_atb_select_control</name>
                    <value>atb_off</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_auto_reset_on</name>
                    <value>auto_reset_off</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_bandwidth_range_high</name>
                    <value>0 hz</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_bandwidth_range_low</name>
                    <value>0 hz</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_bbpd_data_pattern_filter_select</name>
                    <value>bbpd_data_pat_off</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_bw_sel</name>
                    <value>medium</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_cal_vco_count_length</name>
                    <value>sel_8b_count</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_cdr_odi_select</name>
                    <value>sel_cdr</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_cdr_phaselock_mode</name>
                    <value>no_ignore_lock</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_cdr_powerdown_mode</name>
                    <value>power_up</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_cgb_div</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_chgpmp_current_dn_pd</name>
                    <value>cp_current_pd_dn_setting0</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_chgpmp_current_dn_trim</name>
                    <value>cp_current_trimming_dn_setting0</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_chgpmp_current_pd</name>
                    <value>cp_current_pd_setting0</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_chgpmp_current_pfd</name>
                    <value>cp_current_pfd_setting0</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_chgpmp_current_up_pd</name>
                    <value>cp_current_pd_up_setting0</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_chgpmp_current_up_trim</name>
                    <value>cp_current_trimming_up_setting0</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_chgpmp_dn_pd_trim_double</name>
                    <value>normal_dn_trim_current</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_chgpmp_replicate</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_chgpmp_testmode</name>
                    <value>cp_test_disable</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_chgpmp_up_pd_trim_double</name>
                    <value>normal_up_trim_current</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_chgpmp_vccreg</name>
                    <value>vreg_fw0</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_clklow_mux_select</name>
                    <value>clklow_mux_cdr_fbclk</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_datarate</name>
                    <value>1000000000 bps</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_diag_loopback_enable</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_disable_up_dn</name>
                    <value>true</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_enable_idle_rx_channel_support</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_f_max_cmu_out_freq</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_f_max_m_counter</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_f_max_pfd</name>
                    <value>350000000 Hz</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_f_max_ref</name>
                    <value>800000000 Hz</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_f_max_vco</name>
                    <value>9800000000 Hz</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_f_min_gt_channel</name>
                    <value>8700000000 Hz</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_f_min_pfd</name>
                    <value>50000000 Hz</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_f_min_ref</name>
                    <value>50000000 Hz</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_f_min_vco</name>
                    <value>4900000000 Hz</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_fb_select</name>
                    <value>direct_fb</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_fref_clklow_div</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_fref_mux_select</name>
                    <value>fref_mux_cdr_refclk</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_gpon_lck2ref_control</name>
                    <value>gpon_lck2ref_off</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_initial_settings</name>
                    <value>true</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_iqclk_mux_sel</name>
                    <value>power_down</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_is_cascaded_pll</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_lck2ref_delay_control</name>
                    <value>lck2ref_delay_2</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_lf_resistor_pd</name>
                    <value>lf_pd_setting0</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_lf_resistor_pfd</name>
                    <value>lf_pfd_setting0</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_lf_ripple_cap</name>
                    <value>lf_no_ripple</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_loop_filter_bias_select</name>
                    <value>lpflt_bias_7</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_loopback_mode</name>
                    <value>loopback_disabled</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_lpd_counter</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_lpfd_counter</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_ltd_ltr_micro_controller_select</name>
                    <value>ltd_ltr_pcs</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_m_counter</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_n_counter</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_n_counter_scratch</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_optimal</name>
                    <value>true</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_output_clock_frequency</name>
                    <value>500000000 Hz</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_pcie_gen</name>
                    <value>non_pcie</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_pd_fastlock_mode</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_pd_l_counter</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_pfd_l_counter</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_pm_speed_grade</name>
                    <value>i4</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_pma_width</name>
                    <value>40</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_position</name>
                    <value>position_unknown</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_power_mode</name>
                    <value>mid_power</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_primary_use</name>
                    <value>cdr</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_prot_mode</name>
                    <value>basic_rx</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_reference_clock_frequency</name>
                    <value>50000000 Hz</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_requires_gt_capable_channel</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_reverse_serial_loopback</name>
                    <value>no_loopback</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_set_cdr_input_freq_range</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_set_cdr_v2i_enable</name>
                    <value>true</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_set_cdr_vco_reset</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_set_cdr_vco_speed</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_set_cdr_vco_speed_fix</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_set_cdr_vco_speed_pciegen3</name>
                    <value>cdr_vco_max_speedbin_pciegen3</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_side</name>
                    <value>side_unknown</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_silicon_rev</name>
                    <value>20nm5es</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_sup_mode</name>
                    <value>user_mode</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_top_or_bottom</name>
                    <value>tb_unknown</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_tx_pll_prot_mode</name>
                    <value>txpll_unused</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_txpll_hclk_driver_enable</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_uc_cru_rstb</name>
                    <value>cdr_lf_reset_off</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_uc_ro_cal</name>
                    <value>uc_ro_cal_on</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_uc_ro_cal_status</name>
                    <value>uc_ro_cal_notdone</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_vco_freq</name>
                    <value>500000000 Hz</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_vco_overrange_voltage</name>
                    <value>vco_overrange_off</value>
                  </parameter>
                  <parameter>
                    <name>cdr_pll_vco_underrange_voltage</name>
                    <value>vco_underange_off</value>
                  </parameter>
                  <parameter>
                    <name>cdr_refclk_cnt</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>cdr_refclk_select</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>channels</name>
                    <value>4</value>
                  </parameter>
                  <parameter>
                    <name>data_rate_bps</name>
                    <value>10000000000 bps</value>
                  </parameter>
                  <parameter>
                    <name>datapath_select</name>
                    <value>Enhanced</value>
                  </parameter>
                  <parameter>
                    <name>dbg_capability_reg_enable</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>dbg_ctrl_soft_logic_enable</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>dbg_embedded_debug_enable</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>dbg_odi_soft_logic_enable</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>dbg_prbs_soft_logic_enable</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>dbg_stat_soft_logic_enable</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>dbg_user_identifier</name>
                    <value>86</value>
                  </parameter>
                  <parameter>
                    <name>design_environment</name>
                    <value>NATIVE</value>
                  </parameter>
                  <parameter>
                    <name>device</name>
                    <value>10CX220YF780I5G</value>
                  </parameter>
                  <parameter>
                    <name>device_family</name>
                    <value>Cyclone 10 GX</value>
                  </parameter>
                  <parameter>
                    <name>device_revision</name>
                    <value>20nm1</value>
                  </parameter>
                  <parameter>
                    <name>disable_continuous_dfe</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>display_std_rx_pld_pcs_width</name>
                    <value>10</value>
                  </parameter>
                  <parameter>
                    <name>display_std_tx_pld_pcs_width</name>
                    <value>10</value>
                  </parameter>
                  <parameter>
                    <name>duplex_mode</name>
                    <value>tx</value>
                  </parameter>
                  <parameter>
                    <name>enable_advanced_avmm_options</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_advanced_options</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_advanced_upi_options</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_analog_resets</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>enable_analog_settings</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_calibration</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>enable_debug_options</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_enh</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>enable_hard_reset</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_hip</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_odi_accelerator</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_parallel_loopback</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_pcie_data_mask_option</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_pcie_dfe_ip</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>enable_pcs_dir</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_physical_bonding_clocks</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_krfec_rx_enh_frame</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_krfec_rx_enh_frame_diag_status</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_krfec_tx_enh_frame</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_pipe_rx_polarity</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_rx_analog_reset_ack</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_rx_enh_bitslip</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_rx_enh_blk_lock</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_rx_enh_clr_errblk_count</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_rx_enh_clr_errblk_count_c10</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_rx_enh_crc32_err</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_rx_enh_data_valid</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_rx_enh_fifo_align_clr</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_rx_enh_fifo_align_val</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_rx_enh_fifo_cnt</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_rx_enh_fifo_del</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_rx_enh_fifo_empty</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_rx_enh_fifo_full</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_rx_enh_fifo_insert</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_rx_enh_fifo_pempty</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_rx_enh_fifo_pfull</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_rx_enh_fifo_rd_en</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_rx_enh_frame</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_rx_enh_frame_diag_status</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_rx_enh_frame_lock</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_rx_enh_highber</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_rx_enh_highber_clr_cnt</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_rx_is_lockedtodata</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_rx_is_lockedtoref</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_rx_pma_clkout</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_rx_pma_clkslip</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_rx_pma_div_clkout</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_rx_pma_iqtxrx_clkout</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_rx_pma_qpipulldn</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_rx_polinv</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_rx_seriallpbken</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_rx_seriallpbken_tx</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_rx_signaldetect</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_rx_std_bitrev_ena</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_rx_std_bitslip</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_rx_std_bitslipboundarysel</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_rx_std_byterev_ena</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_rx_std_pcfifo_empty</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_rx_std_pcfifo_full</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_rx_std_rmfifo_empty</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_rx_std_rmfifo_full</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_rx_std_signaldetect</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_rx_std_wa_a1a2size</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_rx_std_wa_patternalign</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_tx_analog_reset_ack</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_tx_enh_bitslip</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_tx_enh_fifo_cnt</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_tx_enh_fifo_empty</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_tx_enh_fifo_full</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_tx_enh_fifo_pempty</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_tx_enh_fifo_pfull</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_tx_enh_frame</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_tx_enh_frame_burst_en</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_tx_enh_frame_diag_status</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_tx_pma_clkout</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_tx_pma_div_clkout</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_tx_pma_elecidle</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_tx_pma_iqtxrx_clkout</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_tx_pma_qpipulldn</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_tx_pma_qpipullup</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_tx_pma_rxfound</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_tx_pma_txdetectrx</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_tx_polinv</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_tx_std_bitslipboundarysel</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_tx_std_pcfifo_empty</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_port_tx_std_pcfifo_full</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_ports_adaptation</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_ports_pipe_g3_analog</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_ports_pipe_hclk</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_ports_pipe_rx_elecidle</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_ports_pipe_sw</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_ports_rx_manual_cdr_mode</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_ports_rx_manual_ppm</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_ports_rx_prbs</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_reset_sequence</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>enable_simple_interface</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>enable_skp_ports</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_split_interface</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_std</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_transparent_pcs</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enable_upi_pipeline_options</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enh_low_latency_enable</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enh_pcs_pma_width</name>
                    <value>40</value>
                  </parameter>
                  <parameter>
                    <name>enh_pld_pcs_width</name>
                    <value>40</value>
                  </parameter>
                  <parameter>
                    <name>enh_rx_64b66b_enable</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enh_rx_bitslip_enable</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enh_rx_blksync_enable</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enh_rx_crcchk_enable</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enh_rx_descram_enable</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enh_rx_dispchk_enable</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enh_rx_frmsync_enable</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enh_rx_frmsync_mfrm_length</name>
                    <value>2048</value>
                  </parameter>
                  <parameter>
                    <name>enh_rx_krfec_err_mark_enable</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enh_rx_krfec_err_mark_type</name>
                    <value>10G</value>
                  </parameter>
                  <parameter>
                    <name>enh_rx_polinv_enable</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enh_rxfifo_align_del</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enh_rxfifo_control_del</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enh_rxfifo_mode</name>
                    <value>Phase compensation</value>
                  </parameter>
                  <parameter>
                    <name>enh_rxfifo_pempty</name>
                    <value>2</value>
                  </parameter>
                  <parameter>
                    <name>enh_rxfifo_pfull</name>
                    <value>23</value>
                  </parameter>
                  <parameter>
                    <name>enh_rxtxfifo_double_width</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enh_tx_64b66b_enable</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enh_tx_bitslip_enable</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enh_tx_crcerr_enable</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enh_tx_crcgen_enable</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enh_tx_dispgen_enable</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enh_tx_frmgen_burst_enable</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enh_tx_frmgen_enable</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enh_tx_frmgen_mfrm_length</name>
                    <value>2048</value>
                  </parameter>
                  <parameter>
                    <name>enh_tx_krfec_burst_err_enable</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enh_tx_krfec_burst_err_len</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>enh_tx_polinv_enable</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enh_tx_randomdispbit_enable</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enh_tx_scram_enable</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enh_tx_scram_seed</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enh_tx_sh_err</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>enh_txfifo_mode</name>
                    <value>Phase compensation</value>
                  </parameter>
                  <parameter>
                    <name>enh_txfifo_pempty</name>
                    <value>2</value>
                  </parameter>
                  <parameter>
                    <name>enh_txfifo_pfull</name>
                    <value>11</value>
                  </parameter>
                  <parameter>
                    <name>generate_add_hdl_instance_example</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>generate_docs</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>hip_cal_en</name>
                    <value>disable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_advanced_user_mode</name>
                    <value>disable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_align_del</name>
                    <value>align_del_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_ber_bit_err_total_cnt</name>
                    <value>bit_err_total_cnt_10g</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_ber_clken</name>
                    <value>ber_clk_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_ber_xus_timer_window</name>
                    <value>19530</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_bitslip_mode</name>
                    <value>bitslip_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_blksync_bitslip_type</name>
                    <value>bitslip_comb</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_blksync_bitslip_wait_cnt</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_blksync_bitslip_wait_type</name>
                    <value>bitslip_cnt</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_blksync_bypass</name>
                    <value>blksync_bypass_en</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_blksync_clken</name>
                    <value>blksync_clk_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_blksync_enum_invalid_sh_cnt</name>
                    <value>enum_invalid_sh_cnt_10g</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_blksync_knum_sh_cnt_postlock</name>
                    <value>knum_sh_cnt_postlock_10g</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_blksync_knum_sh_cnt_prelock</name>
                    <value>knum_sh_cnt_prelock_10g</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_blksync_pipeln</name>
                    <value>blksync_pipeln_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_clr_errblk_cnt_en</name>
                    <value>disable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_control_del</name>
                    <value>control_del_none</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_crcchk_bypass</name>
                    <value>crcchk_bypass_en</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_crcchk_clken</name>
                    <value>crcchk_clk_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_crcchk_inv</name>
                    <value>crcchk_inv_en</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_crcchk_pipeln</name>
                    <value>crcchk_pipeln_en</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_crcflag_pipeln</name>
                    <value>crcflag_pipeln_en</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_ctrl_bit_reverse</name>
                    <value>ctrl_bit_reverse_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_data_bit_reverse</name>
                    <value>data_bit_reverse_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_dec64b66b_clken</name>
                    <value>dec64b66b_clk_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_dec_64b66b_rxsm_bypass</name>
                    <value>dec_64b66b_rxsm_bypass_en</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_descrm_bypass</name>
                    <value>descrm_bypass_en</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_descrm_clken</name>
                    <value>descrm_clk_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_descrm_mode</name>
                    <value>async</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_descrm_pipeln</name>
                    <value>enable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_dft_clk_out_sel</name>
                    <value>rx_master_clk</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_dis_signal_ok</name>
                    <value>dis_signal_ok_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_dispchk_bypass</name>
                    <value>dispchk_bypass_en</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_empty_flag_type</name>
                    <value>empty_rd_side</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_fast_path</name>
                    <value>fast_path_en</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_fec_clken</name>
                    <value>fec_clk_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_fec_enable</name>
                    <value>fec_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_fifo_double_read</name>
                    <value>fifo_double_read_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_fifo_stop_rd</name>
                    <value>n_rd_empty</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_fifo_stop_wr</name>
                    <value>n_wr_full</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_force_align</name>
                    <value>force_align_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_frmsync_bypass</name>
                    <value>frmsync_bypass_en</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_frmsync_clken</name>
                    <value>frmsync_clk_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_frmsync_enum_scrm</name>
                    <value>enum_scrm_default</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_frmsync_enum_sync</name>
                    <value>enum_sync_default</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_frmsync_flag_type</name>
                    <value>location_only</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_frmsync_knum_sync</name>
                    <value>knum_sync_default</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_frmsync_mfrm_length</name>
                    <value>2048</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_frmsync_pipeln</name>
                    <value>frmsync_pipeln_en</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_full_flag_type</name>
                    <value>full_wr_side</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_gb_rx_idwidth</name>
                    <value>width_32</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_gb_rx_odwidth</name>
                    <value>width_32</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_gbexp_clken</name>
                    <value>gbexp_clk_en</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_low_latency_en</name>
                    <value>disable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_lpbk_mode</name>
                    <value>lpbk_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_master_clk_sel</name>
                    <value>master_rx_pma_clk</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_pempty_flag_type</name>
                    <value>pempty_rd_side</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_pfull_flag_type</name>
                    <value>pfull_wr_side</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_phcomp_rd_del</name>
                    <value>phcomp_rd_del2</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_pld_if_type</name>
                    <value>fifo</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_prot_mode</name>
                    <value>basic_mode</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_rand_clken</name>
                    <value>rand_clk_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_rd_clk_sel</name>
                    <value>rd_rx_pld_clk</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_rdfifo_clken</name>
                    <value>rdfifo_clk_en</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_reconfig_settings</name>
                    <value>{}</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_rx_fifo_write_ctrl</name>
                    <value>blklock_stops</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_rx_scrm_width</name>
                    <value>bit64</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_rx_sh_location</name>
                    <value>msb</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_rx_signal_ok_sel</name>
                    <value>synchronized_ver</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_rx_sm_bypass</name>
                    <value>rx_sm_bypass_en</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_rx_sm_hiber</name>
                    <value>rx_sm_hiber_en</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_rx_sm_pipeln</name>
                    <value>rx_sm_pipeln_en</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_rx_testbus_sel</name>
                    <value>rx_fifo_testbus1</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_rx_true_b2b</name>
                    <value>b2b</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_rxfifo_empty</name>
                    <value>empty_default</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_rxfifo_full</name>
                    <value>full_default</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_rxfifo_mode</name>
                    <value>generic_basic</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_rxfifo_pempty</name>
                    <value>2</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_rxfifo_pfull</name>
                    <value>10</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_silicon_rev</name>
                    <value>20nm5es</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_stretch_num_stages</name>
                    <value>one_stage</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_sup_mode</name>
                    <value>user_mode</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_test_mode</name>
                    <value>test_off</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_rx_pcs_wrfifo_clken</name>
                    <value>wrfifo_clk_en</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_advanced_user_mode</name>
                    <value>disable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_bitslip_en</name>
                    <value>bitslip_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_bonding_dft_en</name>
                    <value>dft_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_bonding_dft_val</name>
                    <value>dft_0</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_comp_cnt</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_compin_sel</name>
                    <value>compin_master</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_crcgen_bypass</name>
                    <value>crcgen_bypass_en</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_crcgen_clken</name>
                    <value>crcgen_clk_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_crcgen_err</name>
                    <value>crcgen_err_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_crcgen_inv</name>
                    <value>crcgen_inv_en</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_ctrl_bit_reverse</name>
                    <value>ctrl_bit_reverse_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_ctrl_plane_bonding</name>
                    <value>individual</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_data_bit_reverse</name>
                    <value>data_bit_reverse_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_dft_clk_out_sel</name>
                    <value>tx_master_clk</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_dispgen_bypass</name>
                    <value>dispgen_bypass_en</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_dispgen_clken</name>
                    <value>dispgen_clk_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_dispgen_err</name>
                    <value>dispgen_err_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_dispgen_pipeln</name>
                    <value>dispgen_pipeln_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_distdwn_bypass_pipeln</name>
                    <value>distdwn_bypass_pipeln_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_distdwn_master</name>
                    <value>distdwn_master_en</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_distup_bypass_pipeln</name>
                    <value>distup_bypass_pipeln_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_distup_master</name>
                    <value>distup_master_en</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_dv_bond</name>
                    <value>dv_bond_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_empty_flag_type</name>
                    <value>empty_rd_side</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_enc64b66b_txsm_clken</name>
                    <value>enc64b66b_txsm_clk_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_enc_64b66b_txsm_bypass</name>
                    <value>enc_64b66b_txsm_bypass_en</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_fastpath</name>
                    <value>fastpath_en</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_fec_clken</name>
                    <value>fec_clk_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_fec_enable</name>
                    <value>fec_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_fifo_double_write</name>
                    <value>fifo_double_write_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_fifo_reg_fast</name>
                    <value>fifo_reg_fast_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_fifo_stop_rd</name>
                    <value>rd_empty</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_fifo_stop_wr</name>
                    <value>n_wr_full</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_frmgen_burst</name>
                    <value>frmgen_burst_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_frmgen_bypass</name>
                    <value>frmgen_bypass_en</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_frmgen_clken</name>
                    <value>frmgen_clk_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_frmgen_mfrm_length</name>
                    <value>2048</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_frmgen_pipeln</name>
                    <value>frmgen_pipeln_en</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_frmgen_pyld_ins</name>
                    <value>frmgen_pyld_ins_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_frmgen_wordslip</name>
                    <value>frmgen_wordslip_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_full_flag_type</name>
                    <value>full_wr_side</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_gb_pipeln_bypass</name>
                    <value>disable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_gb_tx_idwidth</name>
                    <value>width_40</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_gb_tx_odwidth</name>
                    <value>width_40</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_gbred_clken</name>
                    <value>gbred_clk_en</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_indv</name>
                    <value>indv_en</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_low_latency_en</name>
                    <value>disable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_master_clk_sel</name>
                    <value>master_tx_pma_clk</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_pempty_flag_type</name>
                    <value>pempty_rd_side</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_pfull_flag_type</name>
                    <value>pfull_wr_side</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_phcomp_rd_del</name>
                    <value>phcomp_rd_del4</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_pld_if_type</name>
                    <value>fifo</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_prot_mode</name>
                    <value>basic_mode</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_pseudo_random</name>
                    <value>all_0</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_pseudo_seed_a</name>
                    <value>288230376151711743</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_pseudo_seed_b</name>
                    <value>288230376151711743</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_random_disp</name>
                    <value>disable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_rdfifo_clken</name>
                    <value>rdfifo_clk_en</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_reconfig_settings</name>
                    <value>{}</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_scrm_bypass</name>
                    <value>scrm_bypass_en</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_scrm_clken</name>
                    <value>scrm_clk_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_scrm_mode</name>
                    <value>async</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_scrm_pipeln</name>
                    <value>enable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_sh_err</name>
                    <value>sh_err_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_silicon_rev</name>
                    <value>20nm5es</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_sop_mark</name>
                    <value>sop_mark_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_stretch_num_stages</name>
                    <value>one_stage</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_sup_mode</name>
                    <value>user_mode</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_test_mode</name>
                    <value>test_off</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_tx_scrm_err</name>
                    <value>scrm_err_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_tx_scrm_width</name>
                    <value>bit64</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_tx_sh_location</name>
                    <value>msb</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_tx_sm_bypass</name>
                    <value>tx_sm_bypass_en</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_tx_sm_pipeln</name>
                    <value>tx_sm_pipeln_en</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_tx_testbus_sel</name>
                    <value>tx_fifo_testbus1</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_txfifo_empty</name>
                    <value>empty_default</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_txfifo_full</name>
                    <value>full_default</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_txfifo_mode</name>
                    <value>phase_comp</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_txfifo_pempty</name>
                    <value>2</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_txfifo_pfull</name>
                    <value>11</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_wr_clk_sel</name>
                    <value>wr_tx_pld_clk</value>
                  </parameter>
                  <parameter>
                    <name>hssi_10g_tx_pcs_wrfifo_clken</name>
                    <value>wrfifo_clk_en</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_auto_error_replacement</name>
                    <value>dis_err_replace</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_auto_speed_nego</name>
                    <value>dis_asn</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_bit_reversal</name>
                    <value>dis_bit_reversal</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_bonding_dft_en</name>
                    <value>dft_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_bonding_dft_val</name>
                    <value>dft_0</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_bypass_pipeline_reg</name>
                    <value>dis_bypass_pipeline</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_byte_deserializer</name>
                    <value>dis_bds</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_cdr_ctrl_rxvalid_mask</name>
                    <value>dis_rxvalid_mask</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_clkcmp_pattern_n</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_clkcmp_pattern_p</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_clock_gate_bds_dec_asn</name>
                    <value>en_bds_dec_asn_clk_gating</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_clock_gate_cdr_eidle</name>
                    <value>en_cdr_eidle_clk_gating</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_clock_gate_dw_pc_wrclk</name>
                    <value>en_dw_pc_wrclk_gating</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_clock_gate_dw_rm_rd</name>
                    <value>en_dw_rm_rdclk_gating</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_clock_gate_dw_rm_wr</name>
                    <value>en_dw_rm_wrclk_gating</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_clock_gate_dw_wa</name>
                    <value>en_dw_wa_clk_gating</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_clock_gate_pc_rdclk</name>
                    <value>en_pc_rdclk_gating</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_clock_gate_sw_pc_wrclk</name>
                    <value>en_sw_pc_wrclk_gating</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_clock_gate_sw_rm_rd</name>
                    <value>en_sw_rm_rdclk_gating</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_clock_gate_sw_rm_wr</name>
                    <value>en_sw_rm_wrclk_gating</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_clock_gate_sw_wa</name>
                    <value>en_sw_wa_clk_gating</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_clock_observation_in_pld_core</name>
                    <value>internal_sw_wa_clk</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_ctrl_plane_bonding_compensation</name>
                    <value>dis_compensation</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_ctrl_plane_bonding_consumption</name>
                    <value>individual</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_ctrl_plane_bonding_distribution</name>
                    <value>not_master_chnl_distr</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_eidle_entry_eios</name>
                    <value>dis_eidle_eios</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_eidle_entry_iei</name>
                    <value>dis_eidle_iei</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_eidle_entry_sd</name>
                    <value>dis_eidle_sd</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_eightb_tenb_decoder</name>
                    <value>en_8b10b_ibm</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_err_flags_sel</name>
                    <value>err_flags_wa</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_fixed_pat_det</name>
                    <value>dis_fixed_patdet</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_fixed_pat_num</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_force_signal_detect</name>
                    <value>en_force_signal_detect</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_gen3_clk_en</name>
                    <value>disable_clk</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_gen3_rx_clk_sel</name>
                    <value>rcvd_clk</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_gen3_tx_clk_sel</name>
                    <value>tx_pma_clk</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_hip_mode</name>
                    <value>dis_hip</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_ibm_invalid_code</name>
                    <value>dis_ibm_invalid_code</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_invalid_code_flag_only</name>
                    <value>dis_invalid_code_only</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_pad_or_edb_error_replace</name>
                    <value>replace_edb</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_pcs_bypass</name>
                    <value>dis_pcs_bypass</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_phase_comp_rdptr</name>
                    <value>disable_rdptr</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_phase_compensation_fifo</name>
                    <value>low_latency</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_pipe_if_enable</name>
                    <value>dis_pipe_rx</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_pma_dw</name>
                    <value>ten_bit</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_polinv_8b10b_dec</name>
                    <value>dis_polinv_8b10b_dec</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_prot_mode</name>
                    <value>disabled_prot_mode</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_rate_match</name>
                    <value>dis_rm</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_rate_match_del_thres</name>
                    <value>dis_rm_del_thres</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_rate_match_empty_thres</name>
                    <value>dis_rm_empty_thres</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_rate_match_full_thres</name>
                    <value>dis_rm_full_thres</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_rate_match_ins_thres</name>
                    <value>dis_rm_ins_thres</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_rate_match_start_thres</name>
                    <value>dis_rm_start_thres</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_reconfig_settings</name>
                    <value>{}</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_rx_clk2</name>
                    <value>rcvd_clk_clk2</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_rx_clk_free_running</name>
                    <value>en_rx_clk_free_run</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_rx_pcs_urst</name>
                    <value>en_rx_pcs_urst</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_rx_rcvd_clk</name>
                    <value>rcvd_clk_rcvd_clk</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_rx_rd_clk</name>
                    <value>pld_rx_clk</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_rx_refclk</name>
                    <value>dis_refclk_sel</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_rx_wr_clk</name>
                    <value>rx_clk2_div_1_2_4</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_silicon_rev</name>
                    <value>20nm5es</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_sup_mode</name>
                    <value>user_mode</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_symbol_swap</name>
                    <value>dis_symbol_swap</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_sync_sm_idle_eios</name>
                    <value>dis_syncsm_idle</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_test_bus_sel</name>
                    <value>tx_testbus</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_tx_rx_parallel_loopback</name>
                    <value>dis_plpbk</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_wa_boundary_lock_ctrl</name>
                    <value>sync_sm</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_wa_clk_slip_spacing</name>
                    <value>16</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_wa_det_latency_sync_status_beh</name>
                    <value>dont_care_assert_sync</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_wa_disp_err_flag</name>
                    <value>en_disp_err_flag</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_wa_kchar</name>
                    <value>dis_kchar</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_wa_pd</name>
                    <value>wa_pd_10</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_wa_pd_data</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_wa_pd_polarity</name>
                    <value>dont_care_both_pol</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_wa_pld_controlled</name>
                    <value>dis_pld_ctrl</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_wa_renumber_data</name>
                    <value>3</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_wa_rgnumber_data</name>
                    <value>3</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_wa_rknumber_data</name>
                    <value>3</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_wa_rosnumber_data</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_wa_rvnumber_data</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_wa_sync_sm_ctrl</name>
                    <value>gige_sync_sm</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_rx_pcs_wait_cnt</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_tx_pcs_auto_speed_nego_gen2</name>
                    <value>dis_asn_g2</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_tx_pcs_bit_reversal</name>
                    <value>dis_bit_reversal</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_tx_pcs_bonding_dft_en</name>
                    <value>dft_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_tx_pcs_bonding_dft_val</name>
                    <value>dft_0</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_tx_pcs_bypass_pipeline_reg</name>
                    <value>dis_bypass_pipeline</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_tx_pcs_byte_serializer</name>
                    <value>dis_bs</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_tx_pcs_clock_gate_bs_enc</name>
                    <value>en_bs_enc_clk_gating</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_tx_pcs_clock_gate_dw_fifowr</name>
                    <value>en_dw_fifowr_clk_gating</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_tx_pcs_clock_gate_fiford</name>
                    <value>en_fiford_clk_gating</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_tx_pcs_clock_gate_sw_fifowr</name>
                    <value>en_sw_fifowr_clk_gating</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_tx_pcs_clock_observation_in_pld_core</name>
                    <value>internal_refclk_b</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_tx_pcs_ctrl_plane_bonding_compensation</name>
                    <value>dis_compensation</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_tx_pcs_ctrl_plane_bonding_consumption</name>
                    <value>individual</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_tx_pcs_ctrl_plane_bonding_distribution</name>
                    <value>not_master_chnl_distr</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_tx_pcs_data_selection_8b10b_encoder_input</name>
                    <value>normal_data_path</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_tx_pcs_dynamic_clk_switch</name>
                    <value>dis_dyn_clk_switch</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_tx_pcs_eightb_tenb_disp_ctrl</name>
                    <value>dis_disp_ctrl</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_tx_pcs_eightb_tenb_encoder</name>
                    <value>en_8b10b_ibm</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_tx_pcs_force_echar</name>
                    <value>dis_force_echar</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_tx_pcs_force_kchar</name>
                    <value>dis_force_kchar</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_tx_pcs_gen3_tx_clk_sel</name>
                    <value>dis_tx_clk</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_tx_pcs_gen3_tx_pipe_clk_sel</name>
                    <value>dis_tx_pipe_clk</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_tx_pcs_hip_mode</name>
                    <value>dis_hip</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_tx_pcs_pcs_bypass</name>
                    <value>dis_pcs_bypass</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_tx_pcs_phase_comp_rdptr</name>
                    <value>disable_rdptr</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_tx_pcs_phase_compensation_fifo</name>
                    <value>low_latency</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_tx_pcs_phfifo_write_clk_sel</name>
                    <value>pld_tx_clk</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_tx_pcs_pma_dw</name>
                    <value>ten_bit</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_tx_pcs_prot_mode</name>
                    <value>disabled_prot_mode</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_tx_pcs_reconfig_settings</name>
                    <value>{}</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_tx_pcs_refclk_b_clk_sel</name>
                    <value>tx_pma_clock</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_tx_pcs_revloop_back_rm</name>
                    <value>dis_rev_loopback_rx_rm</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_tx_pcs_silicon_rev</name>
                    <value>20nm5es</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_tx_pcs_sup_mode</name>
                    <value>user_mode</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_tx_pcs_symbol_swap</name>
                    <value>dis_symbol_swap</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_tx_pcs_tx_bitslip</name>
                    <value>dis_tx_bitslip</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_tx_pcs_tx_compliance_controlled_disparity</name>
                    <value>dis_txcompliance</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_tx_pcs_tx_fast_pld_reg</name>
                    <value>dis_tx_fast_pld_reg</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_tx_pcs_txclk_freerun</name>
                    <value>en_freerun_tx</value>
                  </parameter>
                  <parameter>
                    <name>hssi_8g_tx_pcs_txpcs_urst</name>
                    <value>en_txpcs_urst</value>
                  </parameter>
                  <parameter>
                    <name>hssi_common_pcs_pma_interface_asn_clk_enable</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>hssi_common_pcs_pma_interface_asn_enable</name>
                    <value>dis_asn</value>
                  </parameter>
                  <parameter>
                    <name>hssi_common_pcs_pma_interface_block_sel</name>
                    <value>eight_g_pcs</value>
                  </parameter>
                  <parameter>
                    <name>hssi_common_pcs_pma_interface_bypass_early_eios</name>
                    <value>true</value>
                  </parameter>
                  <parameter>
                    <name>hssi_common_pcs_pma_interface_bypass_pcie_switch</name>
                    <value>true</value>
                  </parameter>
                  <parameter>
                    <name>hssi_common_pcs_pma_interface_bypass_pma_ltr</name>
                    <value>true</value>
                  </parameter>
                  <parameter>
                    <name>hssi_common_pcs_pma_interface_bypass_pma_sw_done</name>
                    <value>true</value>
                  </parameter>
                  <parameter>
                    <name>hssi_common_pcs_pma_interface_bypass_ppm_lock</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>hssi_common_pcs_pma_interface_bypass_send_syncp_fbkp</name>
                    <value>true</value>
                  </parameter>
                  <parameter>
                    <name>hssi_common_pcs_pma_interface_bypass_txdetectrx</name>
                    <value>true</value>
                  </parameter>
                  <parameter>
                    <name>hssi_common_pcs_pma_interface_cdr_control</name>
                    <value>dis_cdr_ctrl</value>
                  </parameter>
                  <parameter>
                    <name>hssi_common_pcs_pma_interface_cid_enable</name>
                    <value>dis_cid_mode</value>
                  </parameter>
                  <parameter>
                    <name>hssi_common_pcs_pma_interface_cp_cons_sel</name>
                    <value>cp_cons_master</value>
                  </parameter>
                  <parameter>
                    <name>hssi_common_pcs_pma_interface_cp_dwn_mstr</name>
                    <value>true</value>
                  </parameter>
                  <parameter>
                    <name>hssi_common_pcs_pma_interface_cp_up_mstr</name>
                    <value>true</value>
                  </parameter>
                  <parameter>
                    <name>hssi_common_pcs_pma_interface_ctrl_plane_bonding</name>
                    <value>individual</value>
                  </parameter>
                  <parameter>
                    <name>hssi_common_pcs_pma_interface_data_mask_count</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>hssi_common_pcs_pma_interface_data_mask_count_multi</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>hssi_common_pcs_pma_interface_dft_observation_clock_selection</name>
                    <value>dft_clk_obsrv_tx0</value>
                  </parameter>
                  <parameter>
                    <name>hssi_common_pcs_pma_interface_early_eios_counter</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>hssi_common_pcs_pma_interface_force_freqdet</name>
                    <value>force_freqdet_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_common_pcs_pma_interface_free_run_clk_enable</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>hssi_common_pcs_pma_interface_ignore_sigdet_g23</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>hssi_common_pcs_pma_interface_pc_en_counter</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>hssi_common_pcs_pma_interface_pc_rst_counter</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>hssi_common_pcs_pma_interface_pcie_hip_mode</name>
                    <value>hip_disable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_common_pcs_pma_interface_ph_fifo_reg_mode</name>
                    <value>phfifo_reg_mode_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_common_pcs_pma_interface_phfifo_flush_wait</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>hssi_common_pcs_pma_interface_pipe_if_g3pcs</name>
                    <value>pipe_if_8gpcs</value>
                  </parameter>
                  <parameter>
                    <name>hssi_common_pcs_pma_interface_pma_done_counter</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>hssi_common_pcs_pma_interface_pma_if_dft_en</name>
                    <value>dft_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_common_pcs_pma_interface_pma_if_dft_val</name>
                    <value>dft_0</value>
                  </parameter>
                  <parameter>
                    <name>hssi_common_pcs_pma_interface_ppm_cnt_rst</name>
                    <value>ppm_cnt_rst_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_common_pcs_pma_interface_ppm_deassert_early</name>
                    <value>deassert_early_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_common_pcs_pma_interface_ppm_det_buckets</name>
                    <value>ppm_300_100_bucket</value>
                  </parameter>
                  <parameter>
                    <name>hssi_common_pcs_pma_interface_ppm_gen1_2_cnt</name>
                    <value>cnt_32k</value>
                  </parameter>
                  <parameter>
                    <name>hssi_common_pcs_pma_interface_ppm_post_eidle_delay</name>
                    <value>cnt_200_cycles</value>
                  </parameter>
                  <parameter>
                    <name>hssi_common_pcs_pma_interface_ppmsel</name>
                    <value>ppmsel_1000</value>
                  </parameter>
                  <parameter>
                    <name>hssi_common_pcs_pma_interface_prot_mode</name>
                    <value>other_protocols</value>
                  </parameter>
                  <parameter>
                    <name>hssi_common_pcs_pma_interface_reconfig_settings</name>
                    <value>{}</value>
                  </parameter>
                  <parameter>
                    <name>hssi_common_pcs_pma_interface_rxvalid_mask</name>
                    <value>rxvalid_mask_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_common_pcs_pma_interface_sigdet_wait_counter</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>hssi_common_pcs_pma_interface_sigdet_wait_counter_multi</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>hssi_common_pcs_pma_interface_silicon_rev</name>
                    <value>20nm5es</value>
                  </parameter>
                  <parameter>
                    <name>hssi_common_pcs_pma_interface_sim_mode</name>
                    <value>disable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_common_pcs_pma_interface_spd_chg_rst_wait_cnt_en</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>hssi_common_pcs_pma_interface_sup_mode</name>
                    <value>user_mode</value>
                  </parameter>
                  <parameter>
                    <name>hssi_common_pcs_pma_interface_testout_sel</name>
                    <value>asn_test</value>
                  </parameter>
                  <parameter>
                    <name>hssi_common_pcs_pma_interface_wait_clk_on_off_timer</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>hssi_common_pcs_pma_interface_wait_pipe_synchronizing</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>hssi_common_pcs_pma_interface_wait_send_syncp_fbkp</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>hssi_common_pld_pcs_interface_dft_clk_out_en</name>
                    <value>dft_clk_out_disable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_common_pld_pcs_interface_dft_clk_out_sel</name>
                    <value>teng_rx_dft_clk</value>
                  </parameter>
                  <parameter>
                    <name>hssi_common_pld_pcs_interface_hrdrstctrl_en</name>
                    <value>hrst_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_common_pld_pcs_interface_pcs_testbus_block_sel</name>
                    <value>pma_if</value>
                  </parameter>
                  <parameter>
                    <name>hssi_common_pld_pcs_interface_reconfig_settings</name>
                    <value>{}</value>
                  </parameter>
                  <parameter>
                    <name>hssi_common_pld_pcs_interface_silicon_rev</name>
                    <value>20nm5es</value>
                  </parameter>
                  <parameter>
                    <name>hssi_fifo_rx_pcs_double_read_mode</name>
                    <value>double_read_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_fifo_rx_pcs_prot_mode</name>
                    <value>teng_mode</value>
                  </parameter>
                  <parameter>
                    <name>hssi_fifo_rx_pcs_silicon_rev</name>
                    <value>20nm5es</value>
                  </parameter>
                  <parameter>
                    <name>hssi_fifo_tx_pcs_double_write_mode</name>
                    <value>double_write_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_fifo_tx_pcs_prot_mode</name>
                    <value>teng_mode</value>
                  </parameter>
                  <parameter>
                    <name>hssi_fifo_tx_pcs_silicon_rev</name>
                    <value>20nm5es</value>
                  </parameter>
                  <parameter>
                    <name>hssi_gen3_rx_pcs_block_sync</name>
                    <value>bypass_block_sync</value>
                  </parameter>
                  <parameter>
                    <name>hssi_gen3_rx_pcs_block_sync_sm</name>
                    <value>disable_blk_sync_sm</value>
                  </parameter>
                  <parameter>
                    <name>hssi_gen3_rx_pcs_cdr_ctrl_force_unalgn</name>
                    <value>disable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_gen3_rx_pcs_lpbk_force</name>
                    <value>lpbk_frce_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_gen3_rx_pcs_mode</name>
                    <value>disable_pcs</value>
                  </parameter>
                  <parameter>
                    <name>hssi_gen3_rx_pcs_rate_match_fifo</name>
                    <value>bypass_rm_fifo</value>
                  </parameter>
                  <parameter>
                    <name>hssi_gen3_rx_pcs_rate_match_fifo_latency</name>
                    <value>low_latency</value>
                  </parameter>
                  <parameter>
                    <name>hssi_gen3_rx_pcs_reconfig_settings</name>
                    <value>{}</value>
                  </parameter>
                  <parameter>
                    <name>hssi_gen3_rx_pcs_reverse_lpbk</name>
                    <value>rev_lpbk_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_gen3_rx_pcs_rx_b4gb_par_lpbk</name>
                    <value>b4gb_par_lpbk_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_gen3_rx_pcs_rx_force_balign</name>
                    <value>dis_force_balign</value>
                  </parameter>
                  <parameter>
                    <name>hssi_gen3_rx_pcs_rx_ins_del_one_skip</name>
                    <value>ins_del_one_skip_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_gen3_rx_pcs_rx_num_fixed_pat</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>hssi_gen3_rx_pcs_rx_test_out_sel</name>
                    <value>rx_test_out0</value>
                  </parameter>
                  <parameter>
                    <name>hssi_gen3_rx_pcs_silicon_rev</name>
                    <value>20nm5es</value>
                  </parameter>
                  <parameter>
                    <name>hssi_gen3_rx_pcs_sup_mode</name>
                    <value>user_mode</value>
                  </parameter>
                  <parameter>
                    <name>hssi_gen3_tx_pcs_mode</name>
                    <value>disable_pcs</value>
                  </parameter>
                  <parameter>
                    <name>hssi_gen3_tx_pcs_reverse_lpbk</name>
                    <value>rev_lpbk_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_gen3_tx_pcs_silicon_rev</name>
                    <value>20nm5es</value>
                  </parameter>
                  <parameter>
                    <name>hssi_gen3_tx_pcs_sup_mode</name>
                    <value>user_mode</value>
                  </parameter>
                  <parameter>
                    <name>hssi_gen3_tx_pcs_tx_bitslip</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>hssi_gen3_tx_pcs_tx_gbox_byp</name>
                    <value>bypass_gbox</value>
                  </parameter>
                  <parameter>
                    <name>hssi_krfec_rx_pcs_blksync_cor_en</name>
                    <value>detect</value>
                  </parameter>
                  <parameter>
                    <name>hssi_krfec_rx_pcs_bypass_gb</name>
                    <value>bypass_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_krfec_rx_pcs_clr_ctrl</name>
                    <value>both_enabled</value>
                  </parameter>
                  <parameter>
                    <name>hssi_krfec_rx_pcs_ctrl_bit_reverse</name>
                    <value>ctrl_bit_reverse_en</value>
                  </parameter>
                  <parameter>
                    <name>hssi_krfec_rx_pcs_data_bit_reverse</name>
                    <value>data_bit_reverse_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_krfec_rx_pcs_dv_start</name>
                    <value>with_blklock</value>
                  </parameter>
                  <parameter>
                    <name>hssi_krfec_rx_pcs_err_mark_type</name>
                    <value>err_mark_10g</value>
                  </parameter>
                  <parameter>
                    <name>hssi_krfec_rx_pcs_error_marking_en</name>
                    <value>err_mark_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_krfec_rx_pcs_low_latency_en</name>
                    <value>disable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_krfec_rx_pcs_lpbk_mode</name>
                    <value>lpbk_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_krfec_rx_pcs_parity_invalid_enum</name>
                    <value>8</value>
                  </parameter>
                  <parameter>
                    <name>hssi_krfec_rx_pcs_parity_valid_num</name>
                    <value>4</value>
                  </parameter>
                  <parameter>
                    <name>hssi_krfec_rx_pcs_pipeln_blksync</name>
                    <value>enable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_krfec_rx_pcs_pipeln_descrm</name>
                    <value>disable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_krfec_rx_pcs_pipeln_errcorrect</name>
                    <value>disable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_krfec_rx_pcs_pipeln_errtrap_ind</name>
                    <value>enable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_krfec_rx_pcs_pipeln_errtrap_lfsr</name>
                    <value>disable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_krfec_rx_pcs_pipeln_errtrap_loc</name>
                    <value>disable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_krfec_rx_pcs_pipeln_errtrap_pat</name>
                    <value>disable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_krfec_rx_pcs_pipeln_gearbox</name>
                    <value>enable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_krfec_rx_pcs_pipeln_syndrm</name>
                    <value>enable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_krfec_rx_pcs_pipeln_trans_dec</name>
                    <value>disable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_krfec_rx_pcs_prot_mode</name>
                    <value>disable_mode</value>
                  </parameter>
                  <parameter>
                    <name>hssi_krfec_rx_pcs_receive_order</name>
                    <value>receive_lsb</value>
                  </parameter>
                  <parameter>
                    <name>hssi_krfec_rx_pcs_reconfig_settings</name>
                    <value>{}</value>
                  </parameter>
                  <parameter>
                    <name>hssi_krfec_rx_pcs_rx_testbus_sel</name>
                    <value>overall</value>
                  </parameter>
                  <parameter>
                    <name>hssi_krfec_rx_pcs_signal_ok_en</name>
                    <value>sig_ok_en</value>
                  </parameter>
                  <parameter>
                    <name>hssi_krfec_rx_pcs_silicon_rev</name>
                    <value>20nm5es</value>
                  </parameter>
                  <parameter>
                    <name>hssi_krfec_rx_pcs_sup_mode</name>
                    <value>user_mode</value>
                  </parameter>
                  <parameter>
                    <name>hssi_krfec_tx_pcs_burst_err</name>
                    <value>burst_err_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_krfec_tx_pcs_burst_err_len</name>
                    <value>burst_err_len1</value>
                  </parameter>
                  <parameter>
                    <name>hssi_krfec_tx_pcs_ctrl_bit_reverse</name>
                    <value>ctrl_bit_reverse_en</value>
                  </parameter>
                  <parameter>
                    <name>hssi_krfec_tx_pcs_data_bit_reverse</name>
                    <value>data_bit_reverse_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_krfec_tx_pcs_enc_frame_query</name>
                    <value>enc_query_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_krfec_tx_pcs_low_latency_en</name>
                    <value>disable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_krfec_tx_pcs_pipeln_encoder</name>
                    <value>enable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_krfec_tx_pcs_pipeln_scrambler</name>
                    <value>enable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_krfec_tx_pcs_prot_mode</name>
                    <value>disable_mode</value>
                  </parameter>
                  <parameter>
                    <name>hssi_krfec_tx_pcs_silicon_rev</name>
                    <value>20nm5es</value>
                  </parameter>
                  <parameter>
                    <name>hssi_krfec_tx_pcs_sup_mode</name>
                    <value>user_mode</value>
                  </parameter>
                  <parameter>
                    <name>hssi_krfec_tx_pcs_transcode_err</name>
                    <value>trans_err_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_krfec_tx_pcs_transmit_order</name>
                    <value>transmit_lsb</value>
                  </parameter>
                  <parameter>
                    <name>hssi_krfec_tx_pcs_tx_testbus_sel</name>
                    <value>overall</value>
                  </parameter>
                  <parameter>
                    <name>hssi_pipe_gen1_2_elec_idle_delay_val</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>hssi_pipe_gen1_2_error_replace_pad</name>
                    <value>replace_edb</value>
                  </parameter>
                  <parameter>
                    <name>hssi_pipe_gen1_2_hip_mode</name>
                    <value>dis_hip</value>
                  </parameter>
                  <parameter>
                    <name>hssi_pipe_gen1_2_ind_error_reporting</name>
                    <value>dis_ind_error_reporting</value>
                  </parameter>
                  <parameter>
                    <name>hssi_pipe_gen1_2_phystatus_delay_val</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>hssi_pipe_gen1_2_phystatus_rst_toggle</name>
                    <value>dis_phystatus_rst_toggle</value>
                  </parameter>
                  <parameter>
                    <name>hssi_pipe_gen1_2_pipe_byte_de_serializer_en</name>
                    <value>dont_care_bds</value>
                  </parameter>
                  <parameter>
                    <name>hssi_pipe_gen1_2_prot_mode</name>
                    <value>disabled_prot_mode</value>
                  </parameter>
                  <parameter>
                    <name>hssi_pipe_gen1_2_reconfig_settings</name>
                    <value>{}</value>
                  </parameter>
                  <parameter>
                    <name>hssi_pipe_gen1_2_rpre_emph_a_val</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>hssi_pipe_gen1_2_rpre_emph_b_val</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>hssi_pipe_gen1_2_rpre_emph_c_val</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>hssi_pipe_gen1_2_rpre_emph_d_val</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>hssi_pipe_gen1_2_rpre_emph_e_val</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>hssi_pipe_gen1_2_rvod_sel_a_val</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>hssi_pipe_gen1_2_rvod_sel_b_val</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>hssi_pipe_gen1_2_rvod_sel_c_val</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>hssi_pipe_gen1_2_rvod_sel_d_val</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>hssi_pipe_gen1_2_rvod_sel_e_val</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>hssi_pipe_gen1_2_rx_pipe_enable</name>
                    <value>dis_pipe_rx</value>
                  </parameter>
                  <parameter>
                    <name>hssi_pipe_gen1_2_rxdetect_bypass</name>
                    <value>dis_rxdetect_bypass</value>
                  </parameter>
                  <parameter>
                    <name>hssi_pipe_gen1_2_silicon_rev</name>
                    <value>20nm5es</value>
                  </parameter>
                  <parameter>
                    <name>hssi_pipe_gen1_2_sup_mode</name>
                    <value>user_mode</value>
                  </parameter>
                  <parameter>
                    <name>hssi_pipe_gen1_2_tx_pipe_enable</name>
                    <value>dis_pipe_tx</value>
                  </parameter>
                  <parameter>
                    <name>hssi_pipe_gen1_2_txswing</name>
                    <value>dis_txswing</value>
                  </parameter>
                  <parameter>
                    <name>hssi_pipe_gen3_bypass_rx_detection_enable</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>hssi_pipe_gen3_bypass_rx_preset</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>hssi_pipe_gen3_bypass_rx_preset_enable</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>hssi_pipe_gen3_bypass_tx_coefficent</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>hssi_pipe_gen3_bypass_tx_coefficent_enable</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>hssi_pipe_gen3_elecidle_delay_g3</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>hssi_pipe_gen3_ind_error_reporting</name>
                    <value>dis_ind_error_reporting</value>
                  </parameter>
                  <parameter>
                    <name>hssi_pipe_gen3_mode</name>
                    <value>disable_pcs</value>
                  </parameter>
                  <parameter>
                    <name>hssi_pipe_gen3_phy_status_delay_g12</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>hssi_pipe_gen3_phy_status_delay_g3</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>hssi_pipe_gen3_phystatus_rst_toggle_g12</name>
                    <value>dis_phystatus_rst_toggle</value>
                  </parameter>
                  <parameter>
                    <name>hssi_pipe_gen3_phystatus_rst_toggle_g3</name>
                    <value>dis_phystatus_rst_toggle_g3</value>
                  </parameter>
                  <parameter>
                    <name>hssi_pipe_gen3_rate_match_pad_insertion</name>
                    <value>dis_rm_fifo_pad_ins</value>
                  </parameter>
                  <parameter>
                    <name>hssi_pipe_gen3_silicon_rev</name>
                    <value>20nm5es</value>
                  </parameter>
                  <parameter>
                    <name>hssi_pipe_gen3_sup_mode</name>
                    <value>user_mode</value>
                  </parameter>
                  <parameter>
                    <name>hssi_pipe_gen3_test_out_sel</name>
                    <value>disable_test_out</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pcs_pma_interface_block_sel</name>
                    <value>ten_g_pcs</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pcs_pma_interface_channel_operation_mode</name>
                    <value>tx_rx_independent</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pcs_pma_interface_clkslip_sel</name>
                    <value>pld</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pcs_pma_interface_lpbk_en</name>
                    <value>disable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pcs_pma_interface_master_clk_sel</name>
                    <value>master_rx_pma_clk</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pcs_pma_interface_pldif_datawidth_mode</name>
                    <value>pldif_data_10bit</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pcs_pma_interface_pma_dw_rx</name>
                    <value>pma_32b_rx</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pcs_pma_interface_pma_if_dft_en</name>
                    <value>dft_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pcs_pma_interface_pma_if_dft_val</name>
                    <value>dft_0</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pcs_pma_interface_prbs9_dwidth</name>
                    <value>prbs9_64b</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pcs_pma_interface_prbs_clken</name>
                    <value>prbs_clk_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pcs_pma_interface_prbs_ver</name>
                    <value>prbs_off</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pcs_pma_interface_prot_mode_rx</name>
                    <value>teng_basic_mode_rx</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pcs_pma_interface_reconfig_settings</name>
                    <value>{}</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pcs_pma_interface_rx_dyn_polarity_inversion</name>
                    <value>rx_dyn_polinv_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pcs_pma_interface_rx_lpbk_en</name>
                    <value>lpbk_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pcs_pma_interface_rx_prbs_force_signal_ok</name>
                    <value>force_sig_ok</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pcs_pma_interface_rx_prbs_mask</name>
                    <value>prbsmask128</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pcs_pma_interface_rx_prbs_mode</name>
                    <value>teng_mode</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pcs_pma_interface_rx_signalok_signaldet_sel</name>
                    <value>sel_sig_det</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pcs_pma_interface_rx_static_polarity_inversion</name>
                    <value>rx_stat_polinv_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pcs_pma_interface_rx_uhsif_lpbk_en</name>
                    <value>uhsif_lpbk_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pcs_pma_interface_silicon_rev</name>
                    <value>20nm5es</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pcs_pma_interface_sup_mode</name>
                    <value>user_mode</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_hd_10g_advanced_user_mode_rx</name>
                    <value>disable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_hd_10g_channel_operation_mode</name>
                    <value>tx_rx_independent</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_hd_10g_ctrl_plane_bonding_rx</name>
                    <value>individual_rx</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_hd_10g_fifo_mode_rx</name>
                    <value>fifo_rx</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_hd_10g_low_latency_en_rx</name>
                    <value>disable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_hd_10g_lpbk_en</name>
                    <value>disable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_hd_10g_pma_dw_rx</name>
                    <value>pma_32b_rx</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_hd_10g_prot_mode_rx</name>
                    <value>basic_mode_rx</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_hd_10g_shared_fifo_width_rx</name>
                    <value>single_rx</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_hd_10g_sup_mode</name>
                    <value>user_mode</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_hd_10g_test_bus_mode</name>
                    <value>rx</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_hd_8g_channel_operation_mode</name>
                    <value>tx_rx_independent</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_hd_8g_ctrl_plane_bonding_rx</name>
                    <value>individual_rx</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_hd_8g_fifo_mode_rx</name>
                    <value>fifo_rx</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_hd_8g_hip_mode</name>
                    <value>disable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_hd_8g_lpbk_en</name>
                    <value>disable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_hd_8g_pma_dw_rx</name>
                    <value>pma_10b_rx</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_hd_8g_prot_mode_rx</name>
                    <value>disabled_prot_mode_rx</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_hd_8g_sup_mode</name>
                    <value>user_mode</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_hd_chnl_channel_operation_mode</name>
                    <value>tx_rx_independent</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_hd_chnl_clklow_clk_hz</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_hd_chnl_ctrl_plane_bonding_rx</name>
                    <value>individual_rx</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_hd_chnl_fref_clk_hz</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_hd_chnl_frequency_rules_en</name>
                    <value>enable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_hd_chnl_func_mode</name>
                    <value>enable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_hd_chnl_hclk_clk_hz</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_hd_chnl_hip_en</name>
                    <value>disable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_hd_chnl_hrdrstctl_en</name>
                    <value>disable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_hd_chnl_low_latency_en_rx</name>
                    <value>disable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_hd_chnl_lpbk_en</name>
                    <value>disable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_hd_chnl_operating_voltage</name>
                    <value>standard</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_hd_chnl_pcs_ac_pwr_rules_en</name>
                    <value>disable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_hd_chnl_pcs_pair_ac_pwr_uw_per_mhz</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_hd_chnl_pcs_rx_ac_pwr_uw_per_mhz</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_hd_chnl_pcs_rx_pwr_scaling_clk</name>
                    <value>pma_rx_clk</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_hd_chnl_pld_8g_refclk_dig_nonatpg_mode_clk_hz</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_hd_chnl_pld_fifo_mode_rx</name>
                    <value>fifo_rx</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_hd_chnl_pld_pcs_refclk_dig_nonatpg_mode_clk_hz</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_hd_chnl_pld_rx_clk_hz</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_hd_chnl_pma_dw_rx</name>
                    <value>pma_32b_rx</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_hd_chnl_pma_rx_clk_hz</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_hd_chnl_prot_mode_rx</name>
                    <value>basic_10gpcs_rx</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_hd_chnl_shared_fifo_width_rx</name>
                    <value>single_rx</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_hd_chnl_speed_grade</name>
                    <value>i3</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_hd_chnl_sup_mode</name>
                    <value>user_mode</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_hd_chnl_transparent_pcs_rx</name>
                    <value>disable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_hd_fifo_channel_operation_mode</name>
                    <value>tx_rx_independent</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_hd_fifo_prot_mode_rx</name>
                    <value>teng_mode_rx</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_hd_fifo_shared_fifo_width_rx</name>
                    <value>single_rx</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_hd_fifo_sup_mode</name>
                    <value>user_mode</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_hd_g3_prot_mode</name>
                    <value>disabled_prot_mode</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_hd_g3_sup_mode</name>
                    <value>user_mode</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_hd_krfec_channel_operation_mode</name>
                    <value>tx_rx_independent</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_hd_krfec_low_latency_en_rx</name>
                    <value>disable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_hd_krfec_lpbk_en</name>
                    <value>disable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_hd_krfec_prot_mode_rx</name>
                    <value>disabled_prot_mode_rx</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_hd_krfec_sup_mode</name>
                    <value>user_mode</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_hd_krfec_test_bus_mode</name>
                    <value>tx</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_hd_pldif_hrdrstctl_en</name>
                    <value>disable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_hd_pldif_prot_mode_rx</name>
                    <value>teng_pld_fifo_mode_rx</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_hd_pldif_sup_mode</name>
                    <value>user_mode</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_hd_pmaif_channel_operation_mode</name>
                    <value>tx_rx_independent</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_hd_pmaif_lpbk_en</name>
                    <value>disable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_hd_pmaif_pma_dw_rx</name>
                    <value>pma_32b_rx</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_hd_pmaif_prot_mode_rx</name>
                    <value>teng_basic_mode_rx</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_hd_pmaif_sim_mode</name>
                    <value>disable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_hd_pmaif_sup_mode</name>
                    <value>user_mode</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_pcs_rx_block_sel</name>
                    <value>teng</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_pcs_rx_clk_out_sel</name>
                    <value>teng_clk_out</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_pcs_rx_clk_sel</name>
                    <value>pld_rx_clk</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_pcs_rx_hip_clk_en</name>
                    <value>hip_rx_disable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_pcs_rx_output_sel</name>
                    <value>teng_output</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_reconfig_settings</name>
                    <value>{}</value>
                  </parameter>
                  <parameter>
                    <name>hssi_rx_pld_pcs_interface_silicon_rev</name>
                    <value>20nm5es</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pcs_pma_interface_bypass_pma_txelecidle</name>
                    <value>true</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pcs_pma_interface_channel_operation_mode</name>
                    <value>tx_rx_independent</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pcs_pma_interface_lpbk_en</name>
                    <value>disable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pcs_pma_interface_master_clk_sel</name>
                    <value>master_tx_pma_clk</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pcs_pma_interface_pcie_sub_prot_mode_tx</name>
                    <value>other_prot_mode</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pcs_pma_interface_pldif_datawidth_mode</name>
                    <value>pldif_data_10bit</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pcs_pma_interface_pma_dw_tx</name>
                    <value>pma_40b_tx</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pcs_pma_interface_pma_if_dft_en</name>
                    <value>dft_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pcs_pma_interface_pmagate_en</name>
                    <value>pmagate_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pcs_pma_interface_prbs9_dwidth</name>
                    <value>prbs9_64b</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pcs_pma_interface_prbs_clken</name>
                    <value>prbs_clk_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pcs_pma_interface_prbs_gen_pat</name>
                    <value>prbs_gen_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pcs_pma_interface_prot_mode_tx</name>
                    <value>teng_basic_mode_tx</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pcs_pma_interface_reconfig_settings</name>
                    <value>{}</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pcs_pma_interface_silicon_rev</name>
                    <value>20nm5es</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pcs_pma_interface_sq_wave_num</name>
                    <value>sq_wave_default</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pcs_pma_interface_sqwgen_clken</name>
                    <value>sqwgen_clk_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pcs_pma_interface_sup_mode</name>
                    <value>user_mode</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pcs_pma_interface_tx_dyn_polarity_inversion</name>
                    <value>tx_dyn_polinv_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pcs_pma_interface_tx_pma_data_sel</name>
                    <value>ten_g_pcs</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pcs_pma_interface_tx_static_polarity_inversion</name>
                    <value>tx_stat_polinv_dis</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pcs_pma_interface_uhsif_cnt_step_filt_before_lock</name>
                    <value>uhsif_filt_stepsz_b4lock_2</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pcs_pma_interface_uhsif_cnt_thresh_filt_after_lock_value</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pcs_pma_interface_uhsif_cnt_thresh_filt_before_lock</name>
                    <value>uhsif_filt_cntthr_b4lock_8</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pcs_pma_interface_uhsif_dcn_test_update_period</name>
                    <value>uhsif_dcn_test_period_4</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pcs_pma_interface_uhsif_dcn_testmode_enable</name>
                    <value>uhsif_dcn_test_mode_disable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pcs_pma_interface_uhsif_dead_zone_count_thresh</name>
                    <value>uhsif_dzt_cnt_thr_2</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pcs_pma_interface_uhsif_dead_zone_detection_enable</name>
                    <value>uhsif_dzt_disable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pcs_pma_interface_uhsif_dead_zone_obser_window</name>
                    <value>uhsif_dzt_obr_win_16</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pcs_pma_interface_uhsif_dead_zone_skip_size</name>
                    <value>uhsif_dzt_skipsz_4</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pcs_pma_interface_uhsif_delay_cell_index_sel</name>
                    <value>uhsif_index_cram</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pcs_pma_interface_uhsif_delay_cell_margin</name>
                    <value>uhsif_dcn_margin_2</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pcs_pma_interface_uhsif_delay_cell_static_index_value</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pcs_pma_interface_uhsif_dft_dead_zone_control</name>
                    <value>uhsif_dft_dz_det_val_0</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pcs_pma_interface_uhsif_dft_up_filt_control</name>
                    <value>uhsif_dft_up_val_0</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pcs_pma_interface_uhsif_enable</name>
                    <value>uhsif_disable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pcs_pma_interface_uhsif_lock_det_segsz_after_lock</name>
                    <value>uhsif_lkd_segsz_aflock_512</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pcs_pma_interface_uhsif_lock_det_segsz_before_lock</name>
                    <value>uhsif_lkd_segsz_b4lock_16</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pcs_pma_interface_uhsif_lock_det_thresh_cnt_after_lock_value</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pcs_pma_interface_uhsif_lock_det_thresh_cnt_before_lock_value</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pcs_pma_interface_uhsif_lock_det_thresh_diff_after_lock_value</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pcs_pma_interface_uhsif_lock_det_thresh_diff_before_lock_value</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_hd_10g_advanced_user_mode_tx</name>
                    <value>disable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_hd_10g_channel_operation_mode</name>
                    <value>tx_rx_independent</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_hd_10g_ctrl_plane_bonding_tx</name>
                    <value>individual_tx</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_hd_10g_fifo_mode_tx</name>
                    <value>fifo_tx</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_hd_10g_low_latency_en_tx</name>
                    <value>disable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_hd_10g_lpbk_en</name>
                    <value>disable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_hd_10g_pma_dw_tx</name>
                    <value>pma_40b_tx</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_hd_10g_prot_mode_tx</name>
                    <value>basic_mode_tx</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_hd_10g_shared_fifo_width_tx</name>
                    <value>single_tx</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_hd_10g_sup_mode</name>
                    <value>user_mode</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_hd_8g_channel_operation_mode</name>
                    <value>tx_rx_independent</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_hd_8g_ctrl_plane_bonding_tx</name>
                    <value>ctrl_master_tx</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_hd_8g_fifo_mode_tx</name>
                    <value>fifo_tx</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_hd_8g_hip_mode</name>
                    <value>disable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_hd_8g_lpbk_en</name>
                    <value>disable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_hd_8g_pma_dw_tx</name>
                    <value>pma_10b_tx</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_hd_8g_prot_mode_tx</name>
                    <value>disabled_prot_mode_tx</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_hd_8g_sup_mode</name>
                    <value>user_mode</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_hd_chnl_channel_operation_mode</name>
                    <value>tx_rx_independent</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_hd_chnl_ctrl_plane_bonding_tx</name>
                    <value>individual_tx</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_hd_chnl_frequency_rules_en</name>
                    <value>enable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_hd_chnl_func_mode</name>
                    <value>enable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_hd_chnl_hclk_clk_hz</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_hd_chnl_hip_en</name>
                    <value>disable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_hd_chnl_hrdrstctl_en</name>
                    <value>disable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_hd_chnl_low_latency_en_tx</name>
                    <value>disable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_hd_chnl_lpbk_en</name>
                    <value>disable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_hd_chnl_pcs_tx_ac_pwr_uw_per_mhz</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_hd_chnl_pcs_tx_pwr_scaling_clk</name>
                    <value>pma_tx_clk</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_hd_chnl_pld_8g_refclk_dig_nonatpg_mode_clk_hz</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_hd_chnl_pld_fifo_mode_tx</name>
                    <value>fifo_tx</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_hd_chnl_pld_pcs_refclk_dig_nonatpg_mode_clk_hz</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_hd_chnl_pld_tx_clk_hz</name>
                    <value>250000000</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_hd_chnl_pld_uhsif_tx_clk_hz</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_hd_chnl_pma_dw_tx</name>
                    <value>pma_40b_tx</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_hd_chnl_pma_tx_clk_hz</name>
                    <value>250000000</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_hd_chnl_prot_mode_tx</name>
                    <value>basic_10gpcs_tx</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_hd_chnl_shared_fifo_width_tx</name>
                    <value>single_tx</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_hd_chnl_speed_grade</name>
                    <value>i3</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_hd_chnl_sup_mode</name>
                    <value>user_mode</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_hd_fifo_channel_operation_mode</name>
                    <value>tx_rx_independent</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_hd_fifo_prot_mode_tx</name>
                    <value>teng_mode_tx</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_hd_fifo_shared_fifo_width_tx</name>
                    <value>single_tx</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_hd_fifo_sup_mode</name>
                    <value>user_mode</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_hd_g3_prot_mode</name>
                    <value>disabled_prot_mode</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_hd_g3_sup_mode</name>
                    <value>user_mode</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_hd_krfec_channel_operation_mode</name>
                    <value>tx_rx_independent</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_hd_krfec_low_latency_en_tx</name>
                    <value>disable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_hd_krfec_lpbk_en</name>
                    <value>disable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_hd_krfec_prot_mode_tx</name>
                    <value>disabled_prot_mode_tx</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_hd_krfec_sup_mode</name>
                    <value>user_mode</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_hd_pldif_hrdrstctl_en</name>
                    <value>disable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_hd_pldif_prot_mode_tx</name>
                    <value>teng_pld_fifo_mode_tx</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_hd_pldif_sup_mode</name>
                    <value>user_mode</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_hd_pmaif_channel_operation_mode</name>
                    <value>tx_rx_independent</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_hd_pmaif_ctrl_plane_bonding</name>
                    <value>individual</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_hd_pmaif_lpbk_en</name>
                    <value>disable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_hd_pmaif_pma_dw_tx</name>
                    <value>pma_40b_tx</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_hd_pmaif_prot_mode_tx</name>
                    <value>teng_basic_mode_tx</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_hd_pmaif_sim_mode</name>
                    <value>disable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_hd_pmaif_sup_mode</name>
                    <value>user_mode</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_pcs_tx_clk_out_sel</name>
                    <value>teng_clk_out</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_pcs_tx_clk_source</name>
                    <value>teng</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_pcs_tx_data_source</name>
                    <value>hip_disable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_pcs_tx_delay1_clk_en</name>
                    <value>delay1_clk_disable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_pcs_tx_delay1_clk_sel</name>
                    <value>pcs_tx_clk</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_pcs_tx_delay1_ctrl</name>
                    <value>delay1_path0</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_pcs_tx_delay1_data_sel</name>
                    <value>one_ff_delay</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_pcs_tx_delay2_clk_en</name>
                    <value>delay2_clk_disable</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_pcs_tx_delay2_ctrl</name>
                    <value>delay2_path0</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_pcs_tx_output_sel</name>
                    <value>teng_output</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_reconfig_settings</name>
                    <value>{}</value>
                  </parameter>
                  <parameter>
                    <name>hssi_tx_pld_pcs_interface_silicon_rev</name>
                    <value>20nm5es</value>
                  </parameter>
                  <parameter>
                    <name>is_c10</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>l_anlg_rx_enable</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>l_anlg_tx_enable</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>l_channels</name>
                    <value>4</value>
                  </parameter>
                  <parameter>
                    <name>l_enable_pma_bonding</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>l_enable_reve_support</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>l_enable_rx_enh</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>l_enable_rx_enh_iface</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>l_enable_rx_pcs_dir</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>l_enable_rx_std</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>l_enable_rx_std_iface</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>l_enable_std_pipe</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>l_enable_tx_enh</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>l_enable_tx_enh_iface</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>l_enable_tx_pcs_dir</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>l_enable_tx_std</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>l_enable_tx_std_iface</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>l_pcs_pma_width</name>
                    <value>40</value>
                  </parameter>
                  <parameter>
                    <name>l_pll_settings</name>
                    <value>NOVAL</value>
                  </parameter>
                  <parameter>
                    <name>l_pll_settings_key</name>
                    <value>NOVAL</value>
                  </parameter>
                  <parameter>
                    <name>l_protocol_mode</name>
                    <value>basic_enh</value>
                  </parameter>
                  <parameter>
                    <name>l_rcfg_addr_bits</name>
                    <value>10</value>
                  </parameter>
                  <parameter>
                    <name>l_rcfg_datapath_message</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>l_rcfg_ifaces</name>
                    <value>4</value>
                  </parameter>
                  <parameter>
                    <name>l_rx_pld_pcs_width</name>
                    <value>40</value>
                  </parameter>
                  <parameter>
                    <name>l_split_iface</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>l_std_data_mask_count_multi</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>l_std_rx_field_width</name>
                    <value>16</value>
                  </parameter>
                  <parameter>
                    <name>l_std_rx_pld_pcs_width</name>
                    <value>10</value>
                  </parameter>
                  <parameter>
                    <name>l_std_rx_word_count</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>l_std_rx_word_width</name>
                    <value>10</value>
                  </parameter>
                  <parameter>
                    <name>l_std_tx_field_width</name>
                    <value>11</value>
                  </parameter>
                  <parameter>
                    <name>l_std_tx_pld_pcs_width</name>
                    <value>10</value>
                  </parameter>
                  <parameter>
                    <name>l_std_tx_word_count</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>l_std_tx_word_width</name>
                    <value>10</value>
                  </parameter>
                  <parameter>
                    <name>l_tx_pld_pcs_width</name>
                    <value>40</value>
                  </parameter>
                  <parameter>
                    <name>message_level</name>
                    <value>error</value>
                  </parameter>
                  <parameter>
                    <name>number_physical_bonding_clocks</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>pcie_rate_match</name>
                    <value>Bypass</value>
                  </parameter>
                  <parameter>
                    <name>pcs_bonding_master</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>pcs_direct_width</name>
                    <value>8</value>
                  </parameter>
                  <parameter>
                    <name>pcs_speedgrade</name>
                    <value>i3</value>
                  </parameter>
                  <parameter>
                    <name>pcs_tx_delay1_ctrl</name>
                    <value>delay1_path0</value>
                  </parameter>
                  <parameter>
                    <name>pcs_tx_delay1_data_sel</name>
                    <value>one_ff_delay</value>
                  </parameter>
                  <parameter>
                    <name>pcs_tx_delay2_ctrl</name>
                    <value>delay2_path0</value>
                  </parameter>
                  <parameter>
                    <name>pll_select</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>plls</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adapt_dfe_control_sel</name>
                    <value>r_adapt_dfe_control_sel_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adapt_dfe_sel</name>
                    <value>r_adapt_dfe_sel_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adapt_mode</name>
                    <value>ctle</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adapt_vga_sel</name>
                    <value>r_adapt_vga_sel_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adapt_vref_sel</name>
                    <value>r_adapt_vref_sel_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_1s_ctle_bypass</name>
                    <value>radp_1s_ctle_bypass_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_4s_ctle_bypass</name>
                    <value>radp_4s_ctle_bypass_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_adapt_control_sel</name>
                    <value>radp_adapt_control_sel_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_adapt_rstn</name>
                    <value>radp_adapt_rstn_1</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_adapt_start</name>
                    <value>radp_adapt_start_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_bist_auxpath_en</name>
                    <value>radp_bist_auxpath_disable</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_bist_count_rstn</name>
                    <value>radp_bist_count_rstn_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_bist_datapath_en</name>
                    <value>radp_bist_datapath_disable</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_bist_mode</name>
                    <value>radp_bist_mode_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_bist_odi_dfe_sel</name>
                    <value>radp_bist_odi_dfe_sel_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_bist_spec_en</name>
                    <value>radp_bist_spec_en_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_control_mux_bypass</name>
                    <value>radp_control_mux_bypass_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_ctle_acgain_4s</name>
                    <value>radp_ctle_acgain_4s_1</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_ctle_adapt_bw</name>
                    <value>radp_ctle_adapt_bw_3</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_ctle_adapt_cycle_window</name>
                    <value>radp_ctle_adapt_cycle_window_7</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_ctle_adapt_oneshot</name>
                    <value>radp_ctle_adapt_oneshot_1</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_ctle_en</name>
                    <value>radp_ctle_enable</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_ctle_eqz_1s_sel</name>
                    <value>radp_ctle_eqz_1s_sel_3</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_ctle_force_spec_sign</name>
                    <value>radp_ctle_force_spec_sign_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_ctle_hold_en</name>
                    <value>radp_ctle_not_held</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_ctle_load</name>
                    <value>radp_ctle_load_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_ctle_load_value</name>
                    <value>radp_ctle_load_value_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_ctle_scale</name>
                    <value>radp_ctle_scale_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_ctle_scale_en</name>
                    <value>radp_ctle_scale_en_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_ctle_spec_sign</name>
                    <value>radp_ctle_spec_sign_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_ctle_sweep_direction</name>
                    <value>radp_ctle_sweep_direction_1</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_ctle_threshold</name>
                    <value>radp_ctle_threshold_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_ctle_threshold_en</name>
                    <value>radp_ctle_threshold_en_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_ctle_vref_polarity</name>
                    <value>radp_ctle_vref_polarity_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_ctle_window</name>
                    <value>radp_ctle_window_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_dfe_bw</name>
                    <value>radp_dfe_bw_3</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_dfe_clkout_div_sel</name>
                    <value>radp_dfe_clkout_div_sel_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_dfe_cycle</name>
                    <value>radp_dfe_cycle_6</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_dfe_fltap_bypass</name>
                    <value>radp_dfe_fltap_bypass_1</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_dfe_fltap_en</name>
                    <value>radp_dfe_fltap_disable</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_dfe_fltap_hold_en</name>
                    <value>radp_dfe_fltap_not_held</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_dfe_fltap_load</name>
                    <value>radp_dfe_fltap_load_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_dfe_fltap_position</name>
                    <value>radp_dfe_fltap_position_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_dfe_force_spec_sign</name>
                    <value>radp_dfe_force_spec_sign_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_dfe_fxtap1</name>
                    <value>radp_dfe_fxtap1_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_dfe_fxtap10</name>
                    <value>radp_dfe_fxtap10_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_dfe_fxtap10_sgn</name>
                    <value>radp_dfe_fxtap10_sgn_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_dfe_fxtap11</name>
                    <value>radp_dfe_fxtap11_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_dfe_fxtap11_sgn</name>
                    <value>radp_dfe_fxtap11_sgn_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_dfe_fxtap2</name>
                    <value>radp_dfe_fxtap2_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_dfe_fxtap2_sgn</name>
                    <value>radp_dfe_fxtap2_sgn_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_dfe_fxtap3</name>
                    <value>radp_dfe_fxtap3_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_dfe_fxtap3_sgn</name>
                    <value>radp_dfe_fxtap3_sgn_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_dfe_fxtap4</name>
                    <value>radp_dfe_fxtap4_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_dfe_fxtap4_sgn</name>
                    <value>radp_dfe_fxtap4_sgn_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_dfe_fxtap5</name>
                    <value>radp_dfe_fxtap5_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_dfe_fxtap5_sgn</name>
                    <value>radp_dfe_fxtap5_sgn_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_dfe_fxtap6</name>
                    <value>radp_dfe_fxtap6_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_dfe_fxtap6_sgn</name>
                    <value>radp_dfe_fxtap6_sgn_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_dfe_fxtap7</name>
                    <value>radp_dfe_fxtap7_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_dfe_fxtap7_sgn</name>
                    <value>radp_dfe_fxtap7_sgn_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_dfe_fxtap8</name>
                    <value>radp_dfe_fxtap8_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_dfe_fxtap8_sgn</name>
                    <value>radp_dfe_fxtap8_sgn_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_dfe_fxtap9</name>
                    <value>radp_dfe_fxtap9_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_dfe_fxtap9_sgn</name>
                    <value>radp_dfe_fxtap9_sgn_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_dfe_fxtap_bypass</name>
                    <value>radp_dfe_fxtap_bypass_1</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_dfe_fxtap_en</name>
                    <value>radp_dfe_fxtap_disable</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_dfe_fxtap_hold_en</name>
                    <value>radp_dfe_fxtap_hold</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_dfe_fxtap_load</name>
                    <value>radp_dfe_fxtap_load_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_dfe_mode</name>
                    <value>radp_dfe_mode_4</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_dfe_spec_sign</name>
                    <value>radp_dfe_spec_sign_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_dfe_vref_polarity</name>
                    <value>radp_dfe_vref_polarity_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_force_freqlock</name>
                    <value>radp_force_freqlock_off</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_frame_capture</name>
                    <value>radp_frame_capture_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_frame_en</name>
                    <value>radp_frame_en_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_frame_odi_sel</name>
                    <value>radp_frame_odi_sel_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_frame_out_sel</name>
                    <value>radp_frame_out_sel_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_lfeq_fb_sel</name>
                    <value>radp_lfeq_fb_sel_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_mode</name>
                    <value>radp_mode_8</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_odi_control_sel</name>
                    <value>radp_odi_control_sel_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_onetime_dfe</name>
                    <value>radp_onetime_dfe_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_spec_avg_window</name>
                    <value>radp_spec_avg_window_4</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_spec_trans_filter</name>
                    <value>radp_spec_trans_filter_2</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_status_sel</name>
                    <value>radp_status_sel_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_vga_bypass</name>
                    <value>radp_vga_bypass_1</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_vga_en</name>
                    <value>radp_vga_enable</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_vga_load</name>
                    <value>radp_vga_load_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_vga_polarity</name>
                    <value>radp_vga_polarity_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_vga_sel</name>
                    <value>radp_vga_sel_2</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_vga_sweep_direction</name>
                    <value>radp_vga_sweep_direction_1</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_vga_threshold</name>
                    <value>radp_vga_threshold_4</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_vref_bw</name>
                    <value>radp_vref_bw_1</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_vref_bypass</name>
                    <value>radp_vref_bypass_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_vref_cycle</name>
                    <value>radp_vref_cycle_6</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_vref_dfe_spec_en</name>
                    <value>radp_vref_dfe_spec_en_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_vref_en</name>
                    <value>radp_vref_enable</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_vref_hold_en</name>
                    <value>radp_vref_not_held</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_vref_load</name>
                    <value>radp_vref_load_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_vref_polarity</name>
                    <value>radp_vref_polarity_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_vref_sel</name>
                    <value>radp_vref_sel_21</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_adp_vref_vga_level</name>
                    <value>radp_vref_vga_level_13</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_datarate</name>
                    <value>1000000000 bps</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_initial_settings</name>
                    <value>true</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_odi_count_threshold</name>
                    <value>rodi_count_threshold_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_odi_dfe_spec_en</name>
                    <value>rodi_dfe_spec_en_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_odi_en</name>
                    <value>rodi_en_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_odi_mode</name>
                    <value>rodi_mode_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_odi_rstn</name>
                    <value>rodi_rstn_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_odi_spec_sel</name>
                    <value>rodi_spec_sel_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_odi_start</name>
                    <value>rodi_start_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_odi_vref_sel</name>
                    <value>rodi_vref_sel_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_optimal</name>
                    <value>true</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_prot_mode</name>
                    <value>basic_rx</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_rrx_pcie_eqz</name>
                    <value>rrx_pcie_eqz_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_silicon_rev</name>
                    <value>20nm5es</value>
                  </parameter>
                  <parameter>
                    <name>pma_adapt_sup_mode</name>
                    <value>user_mode</value>
                  </parameter>
                  <parameter>
                    <name>pma_cdr_refclk_cdr_clkin_scratch0_src</name>
                    <value>cdr_clkin_scratch0_src_refclk_iqclk</value>
                  </parameter>
                  <parameter>
                    <name>pma_cdr_refclk_cdr_clkin_scratch1_src</name>
                    <value>cdr_clkin_scratch1_src_refclk_iqclk</value>
                  </parameter>
                  <parameter>
                    <name>pma_cdr_refclk_cdr_clkin_scratch2_src</name>
                    <value>cdr_clkin_scratch2_src_refclk_iqclk</value>
                  </parameter>
                  <parameter>
                    <name>pma_cdr_refclk_cdr_clkin_scratch3_src</name>
                    <value>cdr_clkin_scratch3_src_refclk_iqclk</value>
                  </parameter>
                  <parameter>
                    <name>pma_cdr_refclk_cdr_clkin_scratch4_src</name>
                    <value>cdr_clkin_scratch4_src_refclk_iqclk</value>
                  </parameter>
                  <parameter>
                    <name>pma_cdr_refclk_inclk0_logical_to_physical_mapping</name>
                    <value>ref_iqclk0</value>
                  </parameter>
                  <parameter>
                    <name>pma_cdr_refclk_inclk1_logical_to_physical_mapping</name>
                    <value>ref_iqclk0</value>
                  </parameter>
                  <parameter>
                    <name>pma_cdr_refclk_inclk2_logical_to_physical_mapping</name>
                    <value>ref_iqclk0</value>
                  </parameter>
                  <parameter>
                    <name>pma_cdr_refclk_inclk3_logical_to_physical_mapping</name>
                    <value>ref_iqclk0</value>
                  </parameter>
                  <parameter>
                    <name>pma_cdr_refclk_inclk4_logical_to_physical_mapping</name>
                    <value>ref_iqclk0</value>
                  </parameter>
                  <parameter>
                    <name>pma_cdr_refclk_powerdown_mode</name>
                    <value>powerup</value>
                  </parameter>
                  <parameter>
                    <name>pma_cdr_refclk_receiver_detect_src</name>
                    <value>iqclk_src</value>
                  </parameter>
                  <parameter>
                    <name>pma_cdr_refclk_refclk_select</name>
                    <value>ref_iqclk0</value>
                  </parameter>
                  <parameter>
                    <name>pma_cdr_refclk_silicon_rev</name>
                    <value>20nm5es</value>
                  </parameter>
                  <parameter>
                    <name>pma_cdr_refclk_xmux_refclk_src</name>
                    <value>refclk_iqclk</value>
                  </parameter>
                  <parameter>
                    <name>pma_cdr_refclk_xpm_iqref_mux_iqclk_sel</name>
                    <value>power_down</value>
                  </parameter>
                  <parameter>
                    <name>pma_cdr_refclk_xpm_iqref_mux_scratch0_src</name>
                    <value>scratch0_power_down</value>
                  </parameter>
                  <parameter>
                    <name>pma_cdr_refclk_xpm_iqref_mux_scratch1_src</name>
                    <value>scratch1_power_down</value>
                  </parameter>
                  <parameter>
                    <name>pma_cdr_refclk_xpm_iqref_mux_scratch2_src</name>
                    <value>scratch2_power_down</value>
                  </parameter>
                  <parameter>
                    <name>pma_cdr_refclk_xpm_iqref_mux_scratch3_src</name>
                    <value>scratch3_power_down</value>
                  </parameter>
                  <parameter>
                    <name>pma_cdr_refclk_xpm_iqref_mux_scratch4_src</name>
                    <value>scratch4_power_down</value>
                  </parameter>
                  <parameter>
                    <name>pma_cgb_bitslip_enable</name>
                    <value>disable_bitslip</value>
                  </parameter>
                  <parameter>
                    <name>pma_cgb_bonding_mode</name>
                    <value>x1_non_bonded</value>
                  </parameter>
                  <parameter>
                    <name>pma_cgb_bonding_reset_enable</name>
                    <value>disallow_bonding_reset</value>
                  </parameter>
                  <parameter>
                    <name>pma_cgb_cgb_power_down</name>
                    <value>normal_cgb</value>
                  </parameter>
                  <parameter>
                    <name>pma_cgb_datarate</name>
                    <value>10000000000 bps</value>
                  </parameter>
                  <parameter>
                    <name>pma_cgb_dprio_cgb_vreg_boost</name>
                    <value>no_voltage_boost</value>
                  </parameter>
                  <parameter>
                    <name>pma_cgb_initial_settings</name>
                    <value>true</value>
                  </parameter>
                  <parameter>
                    <name>pma_cgb_input_select_gen3</name>
                    <value>unused</value>
                  </parameter>
                  <parameter>
                    <name>pma_cgb_input_select_x1</name>
                    <value>fpll_bot</value>
                  </parameter>
                  <parameter>
                    <name>pma_cgb_input_select_xn</name>
                    <value>unused</value>
                  </parameter>
                  <parameter>
                    <name>pma_cgb_observe_cgb_clocks</name>
                    <value>observe_nothing</value>
                  </parameter>
                  <parameter>
                    <name>pma_cgb_pcie_gen3_bitwidth</name>
                    <value>pciegen3_wide</value>
                  </parameter>
                  <parameter>
                    <name>pma_cgb_prot_mode</name>
                    <value>basic_tx</value>
                  </parameter>
                  <parameter>
                    <name>pma_cgb_scratch0_x1_clock_src</name>
                    <value>unused</value>
                  </parameter>
                  <parameter>
                    <name>pma_cgb_scratch1_x1_clock_src</name>
                    <value>unused</value>
                  </parameter>
                  <parameter>
                    <name>pma_cgb_scratch2_x1_clock_src</name>
                    <value>unused</value>
                  </parameter>
                  <parameter>
                    <name>pma_cgb_scratch3_x1_clock_src</name>
                    <value>unused</value>
                  </parameter>
                  <parameter>
                    <name>pma_cgb_select_done_master_or_slave</name>
                    <value>choose_master_pcie_sw_done</value>
                  </parameter>
                  <parameter>
                    <name>pma_cgb_ser_mode</name>
                    <value>forty_bit</value>
                  </parameter>
                  <parameter>
                    <name>pma_cgb_ser_powerdown</name>
                    <value>normal_poweron_ser</value>
                  </parameter>
                  <parameter>
                    <name>pma_cgb_silicon_rev</name>
                    <value>20nm5es</value>
                  </parameter>
                  <parameter>
                    <name>pma_cgb_sup_mode</name>
                    <value>user_mode</value>
                  </parameter>
                  <parameter>
                    <name>pma_cgb_tx_ucontrol_en</name>
                    <value>disable</value>
                  </parameter>
                  <parameter>
                    <name>pma_cgb_tx_ucontrol_pcie</name>
                    <value>gen1</value>
                  </parameter>
                  <parameter>
                    <name>pma_cgb_tx_ucontrol_reset</name>
                    <value>disable</value>
                  </parameter>
                  <parameter>
                    <name>pma_cgb_vccdreg_output</name>
                    <value>vccdreg_nominal</value>
                  </parameter>
                  <parameter>
                    <name>pma_cgb_x1_clock_source_sel</name>
                    <value>cdr_txpll_t</value>
                  </parameter>
                  <parameter>
                    <name>pma_cgb_x1_div_m_sel</name>
                    <value>divbypass</value>
                  </parameter>
                  <parameter>
                    <name>pma_cgb_xn_clock_source_sel</name>
                    <value>sel_xn_up</value>
                  </parameter>
                  <parameter>
                    <name>pma_mode</name>
                    <value>basic</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_buf_act_isource_disable</name>
                    <value>isrc_en</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_buf_bodybias_enable</name>
                    <value>bodybias_en</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_buf_bodybias_select</name>
                    <value>bodybias_sel1</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_buf_bypass_eqz_stages_234</name>
                    <value>bypass_off</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_buf_cdrclk_to_cgb</name>
                    <value>cdrclk_2cgb_dis</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_buf_cgm_bias_disable</name>
                    <value>cgmbias_en</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_buf_datarate</name>
                    <value>1000000000 bps</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_buf_diag_lp_en</name>
                    <value>dlp_off</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_buf_eq_bw_sel</name>
                    <value>eq_bw_1</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_buf_eq_dc_gain_trim</name>
                    <value>stg2_gain7</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_buf_initial_settings</name>
                    <value>true</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_buf_input_vcm_sel</name>
                    <value>high_vcm</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_buf_iostandard</name>
                    <value>hssi_diffio</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_buf_lfeq_enable</name>
                    <value>non_lfeq_mode</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_buf_lfeq_zero_control</name>
                    <value>lfeq_setting_2</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_buf_link</name>
                    <value>sr</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_buf_link_rx</name>
                    <value>sr</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_buf_loopback_modes</name>
                    <value>lpbk_disable</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_buf_offset_cal_pd</name>
                    <value>eqz1_en</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_buf_offset_cancellation_coarse</name>
                    <value>coarse_setting_00</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_buf_offset_cancellation_ctrl</name>
                    <value>volt_0mv</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_buf_offset_cancellation_fine</name>
                    <value>fine_setting_00</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_buf_offset_pd</name>
                    <value>oc_en</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_buf_one_stage_enable</name>
                    <value>s1_mode</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_buf_optimal</name>
                    <value>true</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_buf_pdb_rx</name>
                    <value>normal_rx_on</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_buf_pm_speed_grade</name>
                    <value>i4</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_buf_pm_tx_rx_cvp_mode</name>
                    <value>cvp_off</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_buf_pm_tx_rx_pcie_gen</name>
                    <value>non_pcie</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_buf_pm_tx_rx_pcie_gen_bitwidth</name>
                    <value>pcie_gen3_32b</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_buf_pm_tx_rx_testmux_select</name>
                    <value>setting0</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_buf_power_mode</name>
                    <value>mid_power</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_buf_power_mode_rx</name>
                    <value>mid_power</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_buf_power_rail_eht</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_buf_power_rail_er</name>
                    <value>1030</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_buf_prot_mode</name>
                    <value>basic_rx</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_buf_qpi_enable</name>
                    <value>non_qpi_mode</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_buf_refclk_en</name>
                    <value>disable</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_buf_rx_atb_select</name>
                    <value>atb_disable</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_buf_rx_refclk_divider</name>
                    <value>bypass_divider</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_buf_rx_sel_bias_source</name>
                    <value>bias_vcmdrv</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_buf_rx_vga_oc_en</name>
                    <value>vga_cal_off</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_buf_silicon_rev</name>
                    <value>20nm5es</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_buf_sup_mode</name>
                    <value>user_mode</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_buf_term_sel</name>
                    <value>r_r1</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_buf_term_tri_enable</name>
                    <value>disable_tri</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_buf_vccela_supply_voltage</name>
                    <value>vccela_1p1v</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_buf_vcm_current_add</name>
                    <value>vcm_current_default</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_buf_vcm_sel</name>
                    <value>vcm_setting_03</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_buf_vga_bandwidth_select</name>
                    <value>vga_bw_1</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_buf_xrx_path_analog_mode</name>
                    <value>user_custom</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_buf_xrx_path_datarate</name>
                    <value>1000000000 bps</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_buf_xrx_path_datawidth</name>
                    <value>40</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_buf_xrx_path_gt_enabled</name>
                    <value>disable</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_buf_xrx_path_initial_settings</name>
                    <value>true</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_buf_xrx_path_jtag_hys</name>
                    <value>hys_increase_disable</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_buf_xrx_path_jtag_lp</name>
                    <value>lp_off</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_buf_xrx_path_optimal</name>
                    <value>true</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_buf_xrx_path_pma_rx_divclk_hz</name>
                    <value>50000000</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_buf_xrx_path_prot_mode</name>
                    <value>basic_rx</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_buf_xrx_path_sup_mode</name>
                    <value>user_mode</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_buf_xrx_path_uc_cal_enable</name>
                    <value>rx_cal_off</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_buf_xrx_path_uc_cru_rstb</name>
                    <value>cdr_lf_reset_off</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_buf_xrx_path_uc_pcie_sw</name>
                    <value>uc_pcie_gen1</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_buf_xrx_path_uc_rx_rstb</name>
                    <value>rx_reset_on</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_deser_bitslip_bypass</name>
                    <value>bs_bypass_yes</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_deser_clkdiv_source</name>
                    <value>vco_bypass_normal</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_deser_clkdivrx_user_mode</name>
                    <value>clkdivrx_user_disabled</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_deser_datarate</name>
                    <value>1000000000 bps</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_deser_deser_factor</name>
                    <value>40</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_deser_deser_powerdown</name>
                    <value>deser_power_up</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_deser_force_adaptation_outputs</name>
                    <value>normal_outputs</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_deser_force_clkdiv_for_testing</name>
                    <value>normal_clkdiv</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_deser_optimal</name>
                    <value>true</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_deser_pcie_gen</name>
                    <value>non_pcie</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_deser_pcie_gen_bitwidth</name>
                    <value>pcie_gen3_32b</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_deser_prot_mode</name>
                    <value>basic_rx</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_deser_rst_n_adapt_odi</name>
                    <value>no_rst_adapt_odi</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_deser_sdclk_enable</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_deser_silicon_rev</name>
                    <value>20nm5es</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_deser_sup_mode</name>
                    <value>user_mode</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_deser_tdr_mode</name>
                    <value>select_bbpd_data</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_dfe_atb_select</name>
                    <value>atb_disable</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_dfe_datarate</name>
                    <value>1000000000 bps</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_dfe_dft_en</name>
                    <value>dft_enalbe</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_dfe_initial_settings</name>
                    <value>true</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_dfe_oc_sa_adp1</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_dfe_oc_sa_adp2</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_dfe_oc_sa_c270</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_dfe_oc_sa_c90</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_dfe_oc_sa_d0c0</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_dfe_oc_sa_d0c180</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_dfe_oc_sa_d1c0</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_dfe_oc_sa_d1c180</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_dfe_optimal</name>
                    <value>true</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_dfe_pdb</name>
                    <value>dfe_enable</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_dfe_pdb_fixedtap</name>
                    <value>fixtap_dfe_enable</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_dfe_pdb_floattap</name>
                    <value>floattap_dfe_powerdown</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_dfe_pdb_fxtap4t7</name>
                    <value>fxtap4t7_powerdown</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_dfe_power_mode</name>
                    <value>mid_power</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_dfe_prot_mode</name>
                    <value>basic_rx</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_dfe_sel_fltapstep_dec</name>
                    <value>fltap_step_no_dec</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_dfe_sel_fltapstep_inc</name>
                    <value>fltap_step_no_inc</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_dfe_sel_fxtapstep_dec</name>
                    <value>fxtap_step_no_dec</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_dfe_sel_fxtapstep_inc</name>
                    <value>fxtap_step_no_inc</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_dfe_sel_oc_en</name>
                    <value>off_canc_disable</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_dfe_sel_probe_tstmx</name>
                    <value>probe_tstmx_none</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_dfe_silicon_rev</name>
                    <value>20nm5es</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_dfe_sup_mode</name>
                    <value>user_mode</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_dfe_uc_rx_dfe_cal</name>
                    <value>uc_rx_dfe_cal_off</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_dfe_uc_rx_dfe_cal_status</name>
                    <value>uc_rx_dfe_cal_notdone</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_odi_clk_dcd_bypass</name>
                    <value>no_bypass</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_odi_datarate</name>
                    <value>1000000000 bps</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_odi_enable_odi</name>
                    <value>power_down_eye</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_odi_initial_settings</name>
                    <value>true</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_odi_invert_dfe_vref</name>
                    <value>no_inversion</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_odi_monitor_bw_sel</name>
                    <value>bw_1</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_odi_oc_sa_c0</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_odi_oc_sa_c180</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_odi_optimal</name>
                    <value>true</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_odi_phase_steps_64_vs_128</name>
                    <value>phase_steps_64</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_odi_phase_steps_sel</name>
                    <value>step40</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_odi_power_mode</name>
                    <value>mid_power</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_odi_prot_mode</name>
                    <value>basic_rx</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_odi_sel_oc_en</name>
                    <value>off_canc_disable</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_odi_silicon_rev</name>
                    <value>20nm5es</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_odi_step_ctrl_sel</name>
                    <value>dprio_mode</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_odi_sup_mode</name>
                    <value>user_mode</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_odi_v_vert_sel</name>
                    <value>plus</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_odi_v_vert_threshold_scaling</name>
                    <value>scale_3</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_odi_vert_threshold</name>
                    <value>vert_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_sd_link</name>
                    <value>sr</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_sd_optimal</name>
                    <value>true</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_sd_power_mode</name>
                    <value>mid_power</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_sd_prot_mode</name>
                    <value>basic_rx</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_sd_sd_output_off</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_sd_sd_output_on</name>
                    <value>15</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_sd_sd_pdb</name>
                    <value>sd_off</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_sd_sd_threshold</name>
                    <value>sdlv_3</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_sd_silicon_rev</name>
                    <value>20nm5es</value>
                  </parameter>
                  <parameter>
                    <name>pma_rx_sd_sup_mode</name>
                    <value>user_mode</value>
                  </parameter>
                  <parameter>
                    <name>pma_speedgrade</name>
                    <value>i4</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_calibration_en</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_calibration_resistor_value</name>
                    <value>res_setting0</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_cdr_cp_calibration_en</name>
                    <value>cdr_cp_cal_disable</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_chgpmp_current_dn_trim</name>
                    <value>cp_current_trimming_dn_setting0</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_chgpmp_current_up_trim</name>
                    <value>cp_current_trimming_up_setting0</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_chgpmp_dn_trim_double</name>
                    <value>normal_dn_trim_current</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_chgpmp_up_trim_double</name>
                    <value>normal_up_trim_current</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_compensation_driver_en</name>
                    <value>disable</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_compensation_en</name>
                    <value>enable</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_cpen_ctrl</name>
                    <value>cp_l0</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_datarate</name>
                    <value>10000000000 bps</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_dcd_clk_div_ctrl</name>
                    <value>dcd_ck_div128</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_dcd_detection_en</name>
                    <value>enable</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_dft_sel</name>
                    <value>dft_disabled</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_duty_cycle_correction_bandwidth</name>
                    <value>dcc_bw_12</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_duty_cycle_correction_bandwidth_dn</name>
                    <value>dcd_bw_dn_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_duty_cycle_correction_mode_ctrl</name>
                    <value>dcc_disable</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_duty_cycle_correction_reference1</name>
                    <value>dcc_ref1_3</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_duty_cycle_correction_reference2</name>
                    <value>dcc_ref2_3</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_duty_cycle_correction_reset_n</name>
                    <value>reset_n</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_duty_cycle_cp_comp_en</name>
                    <value>cp_comp_off</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_duty_cycle_detector_cp_cal</name>
                    <value>dcd_cp_cal_disable</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_duty_cycle_detector_sa_cal</name>
                    <value>dcd_sa_cal_disable</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_duty_cycle_input_polarity</name>
                    <value>dcc_input_pos</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_duty_cycle_setting</name>
                    <value>dcc_t32</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_duty_cycle_setting_aux</name>
                    <value>dcc2_t32</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_enable_idle_tx_channel_support</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_initial_settings</name>
                    <value>true</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_jtag_drv_sel</name>
                    <value>drv1</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_jtag_lp</name>
                    <value>lp_off</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_link</name>
                    <value>sr</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_link_tx</name>
                    <value>sr</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_low_power_en</name>
                    <value>disable</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_lst</name>
                    <value>atb_disabled</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_mcgb_location_for_pcie</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_optimal</name>
                    <value>true</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_pm_speed_grade</name>
                    <value>i4</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_power_mode</name>
                    <value>mid_power</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_power_rail_eht</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_power_rail_et</name>
                    <value>1030</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_pre_emp_sign_1st_post_tap</name>
                    <value>fir_post_1t_neg</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_pre_emp_sign_2nd_post_tap</name>
                    <value>fir_post_2t_neg</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_pre_emp_sign_pre_tap_1t</name>
                    <value>fir_pre_1t_neg</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_pre_emp_sign_pre_tap_2t</name>
                    <value>fir_pre_2t_neg</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_pre_emp_switching_ctrl_1st_post_tap</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_pre_emp_switching_ctrl_2nd_post_tap</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_pre_emp_switching_ctrl_pre_tap_1t</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_pre_emp_switching_ctrl_pre_tap_2t</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_prot_mode</name>
                    <value>basic_tx</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_res_cal_local</name>
                    <value>non_local</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_rx_det</name>
                    <value>mode_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_rx_det_output_sel</name>
                    <value>rx_det_pcie_out</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_rx_det_pdb</name>
                    <value>rx_det_off</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_sense_amp_offset_cal_curr_n</name>
                    <value>sa_os_cal_in_0</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_sense_amp_offset_cal_curr_p</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_ser_powerdown</name>
                    <value>normal_ser_on</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_silicon_rev</name>
                    <value>20nm5es</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_slew_rate_ctrl</name>
                    <value>slew_r5</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_sup_mode</name>
                    <value>user_mode</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_swing_level</name>
                    <value>lv</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_term_code</name>
                    <value>rterm_code7</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_term_n_tune</name>
                    <value>rterm_n0</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_term_p_tune</name>
                    <value>rterm_p0</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_term_sel</name>
                    <value>r_r1</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_tri_driver</name>
                    <value>tri_driver_disable</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_tx_powerdown</name>
                    <value>normal_tx_on</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_uc_dcd_cal</name>
                    <value>uc_dcd_cal_off</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_uc_dcd_cal_status</name>
                    <value>uc_dcd_cal_notdone</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_uc_gen3</name>
                    <value>gen3_off</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_uc_gen4</name>
                    <value>gen4_off</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_uc_skew_cal</name>
                    <value>uc_skew_cal_off</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_uc_skew_cal_status</name>
                    <value>uc_skew_cal_notdone</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_uc_txvod_cal</name>
                    <value>uc_tx_vod_cal_off</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_uc_txvod_cal_cont</name>
                    <value>uc_tx_vod_cal_cont_off</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_uc_txvod_cal_status</name>
                    <value>uc_tx_vod_cal_notdone</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_uc_vcc_setting</name>
                    <value>vcc_setting1</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_user_fir_coeff_ctrl_sel</name>
                    <value>ram_ctl</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_vod_output_swing_ctrl</name>
                    <value>31</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_vreg_output</name>
                    <value>vccdreg_nominal</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_xtx_path_analog_mode</name>
                    <value>user_custom</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_xtx_path_bonding_mode</name>
                    <value>x1_non_bonded</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_xtx_path_calibration_en</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_xtx_path_clock_divider_ratio</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_xtx_path_datarate</name>
                    <value>10000000000 bps</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_xtx_path_datawidth</name>
                    <value>40</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_xtx_path_gt_enabled</name>
                    <value>disable</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_xtx_path_initial_settings</name>
                    <value>true</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_xtx_path_optimal</name>
                    <value>true</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_xtx_path_pma_tx_divclk_hz</name>
                    <value>250000000</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_xtx_path_prot_mode</name>
                    <value>basic_tx</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_xtx_path_sup_mode</name>
                    <value>user_mode</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_xtx_path_swing_level</name>
                    <value>lv</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_buf_xtx_path_tx_pll_clk_hz</name>
                    <value>500000000</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_ser_bonding_mode</name>
                    <value>x1_non_bonded</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_ser_clk_divtx_deskew</name>
                    <value>deskew_delay8</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_ser_control_clk_divtx</name>
                    <value>no_dft_control_clkdivtx</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_ser_duty_cycle_correction_mode_ctrl</name>
                    <value>dcc_disable</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_ser_initial_settings</name>
                    <value>true</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_ser_prot_mode</name>
                    <value>basic_tx</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_ser_ser_clk_divtx_user_sel</name>
                    <value>divtx_user_off</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_ser_ser_clk_mon</name>
                    <value>disable_clk_mon</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_ser_ser_powerdown</name>
                    <value>normal_poweron_ser</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_ser_silicon_rev</name>
                    <value>20nm5es</value>
                  </parameter>
                  <parameter>
                    <name>pma_tx_ser_sup_mode</name>
                    <value>user_mode</value>
                  </parameter>
                  <parameter>
                    <name>protocol_mode</name>
                    <value>basic_enh</value>
                  </parameter>
                  <parameter>
                    <name>rcfg_emb_strm_enable</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>rcfg_enable</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>rcfg_enable_avmm_busy_port</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>rcfg_file_prefix</name>
                    <value>altera_xcvr_native_a10</value>
                  </parameter>
                  <parameter>
                    <name>rcfg_h_file_enable</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>rcfg_iface_enable</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>rcfg_jtag_enable</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>rcfg_mif_file_enable</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>rcfg_multi_enable</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>rcfg_param_labels</name>
                    <value>VCCR_GXB and VCCT_GXB supply voltage for the Transceiver,Tranceiver Link Type,Protocol support mode,Transceiver configuration rules,PMA configuration rules,Transceiver mode,Number of data channels,Data rate,Enable datapath and interface reconfiguration,Enable simplified data interface,Provide separate interface for each channel,Enable calibration,Enable parallel loopback,Enable UPI Pipeline Options,Delay1 setting,Delay1 mode,Delay2 setting,TX channel bonding mode,PCS TX channel bonding master,TX local clock division factor,Number of TX PLL clock inputs per channel,Initial TX PLL clock input selection,Enable tx_analog_reset_ack port,Enable tx_pma_clkout port,Enable tx_pma_div_clkout port,tx_pma_div_clkout division factor,Enable tx_pma_iqtxrx_clkout port,Enable tx_pma_elecidle port,Enable tx_pma_qpipullup port (QPI),Enable tx_pma_qpipulldn port (QPI),Enable tx_pma_txdetectrx port (QPI),Enable tx_pma_rxfound port (QPI),Enable rx_seriallpbken port,Number of physical bonding clock ports to use.,Number of CDR reference clocks,Selected CDR reference clock,Selected CDR reference clock frequency,PPM detector threshold,CTLE mode,DFE mode,Number of fixed dfe taps,Enable adaptation control ports,Enable rx_analog_reset_ack port,Enable rx_pma_clkout port,Enable rx_pma_div_clkout port,rx_pma_div_clkout division factor,Enable rx_pma_iqtxrx_clkout port,Enable rx_pma_clkslip port,Enable rx_pma_qpipulldn port (QPI),Enable rx_is_lockedtodata port,Enable rx_is_lockedtoref port,Enable rx_set_locktodata and rx_set_locktoref ports,Enable rx_fref and rx_clklow ports,Enable rx_signaldetect port,Enable rx_seriallpbken port,Enable PRBS verifier control and status ports,Standard PCS / PMA interface width,Enable 'Standard PCS' low latency mode,Enable PCIe hard IP support,Enable hard reset controller (HIP),Enable PCIe hard IP calibration,TX FIFO mode,RX FIFO mode,Enable tx_std_pcfifo_full port,Enable tx_std_pcfifo_empty port,Enable rx_std_pcfifo_full port,Enable rx_std_pcfifo_empty port,TX byte serializer mode,RX byte deserializer mode,Enable TX 8B/10B encoder,Enable TX 8B/10B disparity control,Enable RX 8B/10B decoder,RX rate match FIFO mode,RX rate match insert/delete -ve pattern (hex),RX rate match insert/delete +ve pattern (hex),Enable rx_std_rmfifo_full port,Enable rx_std_rmfifo_empty port,PCI Express Gen 3 rate match FIFO mode,Enable TX bitslip,Enable tx_std_bitslipboundarysel port,RX word aligner mode,RX word aligner pattern length,RX word aligner pattern (hex),Number of word alignment patterns to achieve sync,Number of invalid data words to lose sync,Number of valid data words to decrement error count,Enable fast sync status reporting for deterministic latency SM,Enable rx_std_wa_patternalign port,Enable rx_std_wa_a1a2size port,Enable rx_std_bitslipboundarysel port,Enable rx_bitslip port,Enable TX bit reversal,Enable TX byte reversal,Enable TX polarity inversion,Enable tx_polinv port,Enable RX bit reversal,Enable rx_std_bitrev_ena port,Enable RX byte reversal,Enable rx_std_byterev_ena port,Enable RX polarity inversion,Enable rx_polinv port,Enable rx_std_signaldetect port,Enable PCIe dynamic datarate switch ports,Enable PCIe pipe_hclk_in and pipe_hclk_out ports,Enable PCIe Gen 3 analog control ports,Enable PCIe electrical idle control and status ports,Enable PCIe pipe_rx_polarity port,Enhanced PCS / PMA interface width,FPGA fabric / Enhanced PCS interface width,Enable 'Enhanced PCS' low latency mode,Enable RX/TX FIFO double width mode,TX FIFO mode,TX FIFO partially full threshold,TX FIFO partially empty threshold,Enable tx_enh_fifo_full port,Enable tx_enh_fifo_pfull port,Enable tx_enh_fifo_empty port,Enable tx_enh_fifo_pempty port,Enable tx_enh_fifo_cnt port,RX FIFO mode,RX FIFO partially full threshold,RX FIFO partially empty threshold,Enable RX FIFO alignment word deletion (Interlaken),Enable RX FIFO control word deletion (Interlaken),Enable rx_enh_data_valid port,Enable rx_enh_fifo_full port,Enable rx_enh_fifo_pfull port,Enable rx_enh_fifo_empty port,Enable rx_enh_fifo_pempty port,Enable rx_enh_fifo_cnt port,Enable rx_enh_fifo_del port (10GBASE-R),Enable rx_enh_fifo_insert port (10GBASE-R),Enable rx_enh_fifo_rd_en port,Enable rx_enh_fifo_align_val port (Interlaken),Enable rx_enh_fifo_align_clr port (Interlaken),Enable Interlaken frame generator,Frame generator metaframe length,Enable frame generator burst control,Enable tx_enh_frame port,Enable tx_enh_frame_diag_status port,Enable tx_enh_frame_burst_en port,Enable Interlaken frame synchronizer,Frame synchronizer metaframe length,Enable rx_enh_frame port,Enable rx_enh_frame_lock port,Enable rx_enh_frame_diag_status port,Enable Interlaken TX CRC-32 generator,Enable Interlaken TX CRC-32 generator error insertion,Enable Interlaken RX CRC-32 checker,Enable rx_enh_crc32_err port,Enable rx_enh_highber port (10GBASE-R),Enable rx_enh_highber_clr_cnt port (10GBASE-R),Enable rx_enh_clr_errblk_count port (10GBASE-R &amp; FEC),Enable rx_enh_clr_errblk_count port (10GBASE-R),Enable TX 64b/66b encoder,Enable RX 64b/66b decoder,Enable TX sync header error insertion,Enable TX scrambler (10GBASE-R/Interlaken),TX scrambler seed (10GBASE-R/Interlaken),Enable RX descrambler (10GBASE-R/Interlaken),Enable Interlaken TX disparity generator,Enable Interlaken RX disparity checker,Enable Interlaken TX random disparity bit,Enable RX block synchronizer,Enable rx_enh_blk_lock port,Enable TX data bitslip,Enable TX data polarity inversion,Enable RX data bitslip,Enable RX data polarity inversion,Enable tx_enh_bitslip port,Enable rx_bitslip port,Enable RX KR-FEC error marking,Error marking type,Enable KR-FEC TX error insertion,KR-FEC TX error insertion spacing,Enable tx_enh_frame port,Enable rx_enh_frame port,Enable rx_enh_frame_diag_status port,PCS Direct interface width,Include PMA analog settings in configuration files,Analog Mode (Intel-recommended Default Setting Rules),Override Intel-recommended Analog Mode Default Settings,Output Swing Level (VOD),Pre-Emphasis First Pre-Tap Polarity,Pre-Emphasis First Pre-Tap Magnitude,Pre-Emphasis Second Pre-Tap Polarity,Pre-Emphasis Second Pre-Tap Magnitude,Pre-Emphasis First Post-Tap Polarity,Pre-Emphasis First Post-Tap Magnitude,Pre-Emphasis Second Post-Tap Polarity,Pre-Emphasis Second Post-Tap Magnitude,Slew Rate Control,High-Speed Compensation,On-Chip Termination,Override Intel-recommended Default Settings,CTLE (Continuous Time Linear Equalizer) mode,DC Gain Control of High Gain Mode CTLE,AC Gain Control of High Gain Mode CTLE,AC Gain Control of High Data Rate Mode CTLE,Variable Gain Amplifier (VGA) Voltage Swing Select,Decision Feedback Equalizer (DFE) Fixed Tap 1 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 2 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 3 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 4 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 5 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 6 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 7 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 8 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 9 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 10 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 11 Co-efficient,On-Chip Termination</value>
                  </parameter>
                  <parameter>
                    <name>rcfg_param_vals0</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>rcfg_param_vals1</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>rcfg_param_vals2</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>rcfg_param_vals3</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>rcfg_param_vals4</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>rcfg_param_vals5</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>rcfg_param_vals6</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>rcfg_param_vals7</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>rcfg_params</name>
                    <value>anlg_voltage,anlg_link,support_mode,protocol_mode,pma_mode,duplex_mode,channels,set_data_rate,rcfg_iface_enable,enable_simple_interface,enable_split_interface,set_enable_calibration,enable_parallel_loopback,enable_upi_pipeline_options,pcs_tx_delay1_ctrl,pcs_tx_delay1_data_sel,pcs_tx_delay2_ctrl,bonded_mode,set_pcs_bonding_master,tx_pma_clk_div,plls,pll_select,enable_port_tx_analog_reset_ack,enable_port_tx_pma_clkout,enable_port_tx_pma_div_clkout,tx_pma_div_clkout_divider,enable_port_tx_pma_iqtxrx_clkout,enable_port_tx_pma_elecidle,enable_port_tx_pma_qpipullup,enable_port_tx_pma_qpipulldn,enable_port_tx_pma_txdetectrx,enable_port_tx_pma_rxfound,enable_port_rx_seriallpbken_tx,number_physical_bonding_clocks,cdr_refclk_cnt,cdr_refclk_select,set_cdr_refclk_freq,rx_ppm_detect_threshold,rx_pma_ctle_adaptation_mode,rx_pma_dfe_adaptation_mode,rx_pma_dfe_fixed_taps,enable_ports_adaptation,enable_port_rx_analog_reset_ack,enable_port_rx_pma_clkout,enable_port_rx_pma_div_clkout,rx_pma_div_clkout_divider,enable_port_rx_pma_iqtxrx_clkout,enable_port_rx_pma_clkslip,enable_port_rx_pma_qpipulldn,enable_port_rx_is_lockedtodata,enable_port_rx_is_lockedtoref,enable_ports_rx_manual_cdr_mode,enable_ports_rx_manual_ppm,enable_port_rx_signaldetect,enable_port_rx_seriallpbken,enable_ports_rx_prbs,std_pcs_pma_width,std_low_latency_bypass_enable,enable_hip,enable_hard_reset,set_hip_cal_en,std_tx_pcfifo_mode,std_rx_pcfifo_mode,enable_port_tx_std_pcfifo_full,enable_port_tx_std_pcfifo_empty,enable_port_rx_std_pcfifo_full,enable_port_rx_std_pcfifo_empty,std_tx_byte_ser_mode,std_rx_byte_deser_mode,std_tx_8b10b_enable,std_tx_8b10b_disp_ctrl_enable,std_rx_8b10b_enable,std_rx_rmfifo_mode,std_rx_rmfifo_pattern_n,std_rx_rmfifo_pattern_p,enable_port_rx_std_rmfifo_full,enable_port_rx_std_rmfifo_empty,pcie_rate_match,std_tx_bitslip_enable,enable_port_tx_std_bitslipboundarysel,std_rx_word_aligner_mode,std_rx_word_aligner_pattern_len,std_rx_word_aligner_pattern,std_rx_word_aligner_rknumber,std_rx_word_aligner_renumber,std_rx_word_aligner_rgnumber,std_rx_word_aligner_fast_sync_status_enable,enable_port_rx_std_wa_patternalign,enable_port_rx_std_wa_a1a2size,enable_port_rx_std_bitslipboundarysel,enable_port_rx_std_bitslip,std_tx_bitrev_enable,std_tx_byterev_enable,std_tx_polinv_enable,enable_port_tx_polinv,std_rx_bitrev_enable,enable_port_rx_std_bitrev_ena,std_rx_byterev_enable,enable_port_rx_std_byterev_ena,std_rx_polinv_enable,enable_port_rx_polinv,enable_port_rx_std_signaldetect,enable_ports_pipe_sw,enable_ports_pipe_hclk,enable_ports_pipe_g3_analog,enable_ports_pipe_rx_elecidle,enable_port_pipe_rx_polarity,enh_pcs_pma_width,enh_pld_pcs_width,enh_low_latency_enable,enh_rxtxfifo_double_width,enh_txfifo_mode,enh_txfifo_pfull,enh_txfifo_pempty,enable_port_tx_enh_fifo_full,enable_port_tx_enh_fifo_pfull,enable_port_tx_enh_fifo_empty,enable_port_tx_enh_fifo_pempty,enable_port_tx_enh_fifo_cnt,enh_rxfifo_mode,enh_rxfifo_pfull,enh_rxfifo_pempty,enh_rxfifo_align_del,enh_rxfifo_control_del,enable_port_rx_enh_data_valid,enable_port_rx_enh_fifo_full,enable_port_rx_enh_fifo_pfull,enable_port_rx_enh_fifo_empty,enable_port_rx_enh_fifo_pempty,enable_port_rx_enh_fifo_cnt,enable_port_rx_enh_fifo_del,enable_port_rx_enh_fifo_insert,enable_port_rx_enh_fifo_rd_en,enable_port_rx_enh_fifo_align_val,enable_port_rx_enh_fifo_align_clr,enh_tx_frmgen_enable,enh_tx_frmgen_mfrm_length,enh_tx_frmgen_burst_enable,enable_port_tx_enh_frame,enable_port_tx_enh_frame_diag_status,enable_port_tx_enh_frame_burst_en,enh_rx_frmsync_enable,enh_rx_frmsync_mfrm_length,enable_port_rx_enh_frame,enable_port_rx_enh_frame_lock,enable_port_rx_enh_frame_diag_status,enh_tx_crcgen_enable,enh_tx_crcerr_enable,enh_rx_crcchk_enable,enable_port_rx_enh_crc32_err,enable_port_rx_enh_highber,enable_port_rx_enh_highber_clr_cnt,enable_port_rx_enh_clr_errblk_count,enable_port_rx_enh_clr_errblk_count_c10,enh_tx_64b66b_enable,enh_rx_64b66b_enable,enh_tx_sh_err,enh_tx_scram_enable,enh_tx_scram_seed,enh_rx_descram_enable,enh_tx_dispgen_enable,enh_rx_dispchk_enable,enh_tx_randomdispbit_enable,enh_rx_blksync_enable,enable_port_rx_enh_blk_lock,enh_tx_bitslip_enable,enh_tx_polinv_enable,enh_rx_bitslip_enable,enh_rx_polinv_enable,enable_port_tx_enh_bitslip,enable_port_rx_enh_bitslip,enh_rx_krfec_err_mark_enable,enh_rx_krfec_err_mark_type,enh_tx_krfec_burst_err_enable,enh_tx_krfec_burst_err_len,enable_port_krfec_tx_enh_frame,enable_port_krfec_rx_enh_frame,enable_port_krfec_rx_enh_frame_diag_status,pcs_direct_width,enable_analog_settings,anlg_tx_analog_mode,anlg_enable_tx_default_ovr,anlg_tx_vod_output_swing_ctrl,anlg_tx_pre_emp_sign_pre_tap_1t,anlg_tx_pre_emp_switching_ctrl_pre_tap_1t,anlg_tx_pre_emp_sign_pre_tap_2t,anlg_tx_pre_emp_switching_ctrl_pre_tap_2t,anlg_tx_pre_emp_sign_1st_post_tap,anlg_tx_pre_emp_switching_ctrl_1st_post_tap,anlg_tx_pre_emp_sign_2nd_post_tap,anlg_tx_pre_emp_switching_ctrl_2nd_post_tap,anlg_tx_slew_rate_ctrl,anlg_tx_compensation_en,anlg_tx_term_sel,anlg_enable_rx_default_ovr,anlg_rx_one_stage_enable,anlg_rx_eq_dc_gain_trim,anlg_rx_adp_ctle_acgain_4s,anlg_rx_adp_ctle_eqz_1s_sel,anlg_rx_adp_vga_sel,anlg_rx_adp_dfe_fxtap1,anlg_rx_adp_dfe_fxtap2,anlg_rx_adp_dfe_fxtap3,anlg_rx_adp_dfe_fxtap4,anlg_rx_adp_dfe_fxtap5,anlg_rx_adp_dfe_fxtap6,anlg_rx_adp_dfe_fxtap7,anlg_rx_adp_dfe_fxtap8,anlg_rx_adp_dfe_fxtap9,anlg_rx_adp_dfe_fxtap10,anlg_rx_adp_dfe_fxtap11,anlg_rx_term_sel</value>
                  </parameter>
                  <parameter>
                    <name>rcfg_profile_cnt</name>
                    <value>2</value>
                  </parameter>
                  <parameter>
                    <name>rcfg_profile_data0</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>rcfg_profile_data1</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>rcfg_profile_data2</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>rcfg_profile_data3</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>rcfg_profile_data4</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>rcfg_profile_data5</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>rcfg_profile_data6</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>rcfg_profile_data7</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>rcfg_profile_select</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>rcfg_reduced_files_enable</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>rcfg_separate_avmm_busy</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>rcfg_shared</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>rcfg_sv_file_enable</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>rx_enable</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>rx_pma_ctle_adaptation_mode</name>
                    <value>manual</value>
                  </parameter>
                  <parameter>
                    <name>rx_pma_dfe_adaptation_mode</name>
                    <value>disabled</value>
                  </parameter>
                  <parameter>
                    <name>rx_pma_dfe_fixed_taps</name>
                    <value>3</value>
                  </parameter>
                  <parameter>
                    <name>rx_pma_div_clkout_divider</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>rx_ppm_detect_threshold</name>
                    <value>1000</value>
                  </parameter>
                  <parameter>
                    <name>set_capability_reg_enable</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>set_cdr_refclk_freq</name>
                    <value>125.000</value>
                  </parameter>
                  <parameter>
                    <name>set_csr_soft_logic_enable</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>set_data_rate</name>
                    <value>10000.0</value>
                  </parameter>
                  <parameter>
                    <name>set_disconnect_analog_resets</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>set_embedded_debug_enable</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>set_enable_calibration</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>set_hip_cal_en</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>set_odi_soft_logic_enable</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>set_pcs_bonding_master</name>
                    <value>Auto</value>
                  </parameter>
                  <parameter>
                    <name>set_prbs_soft_logic_enable</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>set_rcfg_emb_strm_enable</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>set_user_identifier</name>
                    <value>86</value>
                  </parameter>
                  <parameter>
                    <name>sim_reduced_counters</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>std_data_mask_count_multi</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>std_low_latency_bypass_enable</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>std_pcs_pma_width</name>
                    <value>10</value>
                  </parameter>
                  <parameter>
                    <name>std_rx_8b10b_enable</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>std_rx_bitrev_enable</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>std_rx_byte_deser_mode</name>
                    <value>Disabled</value>
                  </parameter>
                  <parameter>
                    <name>std_rx_byterev_enable</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>std_rx_pcfifo_mode</name>
                    <value>low_latency</value>
                  </parameter>
                  <parameter>
                    <name>std_rx_polinv_enable</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>std_rx_rmfifo_mode</name>
                    <value>disabled</value>
                  </parameter>
                  <parameter>
                    <name>std_rx_rmfifo_pattern_n</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>std_rx_rmfifo_pattern_p</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>std_rx_word_aligner_fast_sync_status_enable</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>std_rx_word_aligner_mode</name>
                    <value>bitslip</value>
                  </parameter>
                  <parameter>
                    <name>std_rx_word_aligner_pattern</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>std_rx_word_aligner_pattern_len</name>
                    <value>7</value>
                  </parameter>
                  <parameter>
                    <name>std_rx_word_aligner_renumber</name>
                    <value>3</value>
                  </parameter>
                  <parameter>
                    <name>std_rx_word_aligner_rgnumber</name>
                    <value>3</value>
                  </parameter>
                  <parameter>
                    <name>std_rx_word_aligner_rknumber</name>
                    <value>3</value>
                  </parameter>
                  <parameter>
                    <name>std_rx_word_aligner_rvnumber</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>std_tx_8b10b_disp_ctrl_enable</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>std_tx_8b10b_enable</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>std_tx_bitrev_enable</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>std_tx_bitslip_enable</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>std_tx_byte_ser_mode</name>
                    <value>Disabled</value>
                  </parameter>
                  <parameter>
                    <name>std_tx_byterev_enable</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>std_tx_pcfifo_mode</name>
                    <value>low_latency</value>
                  </parameter>
                  <parameter>
                    <name>std_tx_polinv_enable</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>support_mode</name>
                    <value>user_mode</value>
                  </parameter>
                  <parameter>
                    <name>tx_enable</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>tx_pma_clk_div</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>tx_pma_div_clkout_divider</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>validation_rule_select</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>altera_xcvr_native_a10</className>
                <version>18.1</version>
                <name>native_phy</name>
                <uniqueName>ad9144_jesd204_altera_xcvr_native_a10_181_uw5ntmq</uniqueName>
                <nonce>0</nonce>
                <incidentConnections>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>startPortLSB</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>endPort</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>endPortLSB</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>startPort</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>width</name>
                        <value>0</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>conduit</className>
                    <version>18.1</version>
                    <name>phy_glue.phy_reconfig_avmm/native_phy.reconfig_avmm</name>
                    <end>native_phy/reconfig_avmm</end>
                    <start>phy_glue/phy_reconfig_avmm</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>startPortLSB</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>endPort</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>endPortLSB</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>startPort</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>width</name>
                        <value>0</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>conduit</className>
                    <version>18.1</version>
                    <name>phy_glue.phy_reconfig_clk/native_phy.reconfig_clk</name>
                    <end>native_phy/reconfig_clk</end>
                    <start>phy_glue/phy_reconfig_clk</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>startPortLSB</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>endPort</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>endPortLSB</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>startPort</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>width</name>
                        <value>0</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>conduit</className>
                    <version>18.1</version>
                    <name>phy_glue.phy_reconfig_reset/native_phy.reconfig_reset</name>
                    <end>native_phy/reconfig_reset</end>
                    <start>phy_glue/phy_reconfig_reset</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>startPortLSB</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>endPort</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>endPortLSB</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>startPort</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>width</name>
                        <value>0</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>conduit</className>
                    <version>18.1</version>
                    <name>phy_glue.phy_tx_clkout/native_phy.tx_clkout</name>
                    <end>native_phy/tx_clkout</end>
                    <start>phy_glue/phy_tx_clkout</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>startPortLSB</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>endPort</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>endPortLSB</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>startPort</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>width</name>
                        <value>0</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>conduit</className>
                    <version>18.1</version>
                    <name>phy_glue.phy_tx_coreclkin/native_phy.tx_coreclkin</name>
                    <end>native_phy/tx_coreclkin</end>
                    <start>phy_glue/phy_tx_coreclkin</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>startPortLSB</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>endPort</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>endPortLSB</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>startPort</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>width</name>
                        <value>0</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>conduit</className>
                    <version>18.1</version>
                    <name>phy_glue.phy_tx_enh_data_valid/native_phy.tx_enh_data_valid</name>
                    <end>native_phy/tx_enh_data_valid</end>
                    <start>phy_glue/phy_tx_enh_data_valid</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>startPortLSB</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>endPort</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>endPortLSB</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>startPort</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>width</name>
                        <value>0</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>conduit</className>
                    <version>18.1</version>
                    <name>phy_glue.phy_tx_parallel_data/native_phy.tx_parallel_data</name>
                    <end>native_phy/tx_parallel_data</end>
                    <start>phy_glue/phy_tx_parallel_data</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>startPortLSB</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>endPort</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>endPortLSB</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>startPort</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>width</name>
                        <value>0</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>conduit</className>
                    <version>18.1</version>
                    <name>phy_glue.phy_tx_serial_clk0/native_phy.tx_serial_clk0</name>
                    <end>native_phy/tx_serial_clk0</end>
                    <start>phy_glue/phy_tx_serial_clk0</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>startPortLSB</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>endPort</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>endPortLSB</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>startPort</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>width</name>
                        <value>0</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>conduit</className>
                    <version>18.1</version>
                    <name>phy_glue.phy_unused_tx_parallel_data/native_phy.unused_tx_parallel_data</name>
                    <end>native_phy/unused_tx_parallel_data</end>
                    <start>phy_glue/phy_unused_tx_parallel_data</start>
                  </incidentConnection>
                </incidentConnections>
                <path>ad9144_jesd204.ad9144_jesd204.phy.native_phy</path>
              </instanceData>
              <children></children>
            </node>
            <node>
              <instanceKey xsi:type="xs:string">phy_glue</instanceKey>
              <instanceData xsi:type="data">
                <parameters>
                  <parameter>
                    <name>CONST_WIDTH</name>
                    <value>356</value>
                  </parameter>
                  <parameter>
                    <name>LANE_INVERT</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>NUM_OF_LANES</name>
                    <value>4</value>
                  </parameter>
                  <parameter>
                    <name>SOFT_PCS</name>
                    <value>true</value>
                  </parameter>
                  <parameter>
                    <name>TX_OR_RX_N</name>
                    <value>true</value>
                  </parameter>
                  <parameter>
                    <name>WIDTH</name>
                    <value>476</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>jesd204_phy_glue</className>
                <version>1.0</version>
                <name>phy_glue</name>
                <uniqueName>jesd204_glue</uniqueName>
                <fixedName>jesd204_glue</fixedName>
                <nonce>0</nonce>
                <incidentConnections>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>resetDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockResetSysInfo</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>clockRateSysInfo</name>
                        <value>250000000</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>clock</className>
                    <version>18.1</version>
                    <name>link_clock.clk/phy_glue.tx_coreclkin</name>
                    <end>phy_glue/tx_coreclkin</end>
                    <start>link_clock/clk</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>startPortLSB</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>endPort</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>endPortLSB</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>startPort</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>width</name>
                        <value>0</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>conduit</className>
                    <version>18.1</version>
                    <name>phy_glue.phy_reconfig_avmm/native_phy.reconfig_avmm</name>
                    <end>native_phy/reconfig_avmm</end>
                    <start>phy_glue/phy_reconfig_avmm</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>startPortLSB</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>endPort</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>endPortLSB</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>startPort</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>width</name>
                        <value>0</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>conduit</className>
                    <version>18.1</version>
                    <name>phy_glue.phy_reconfig_clk/native_phy.reconfig_clk</name>
                    <end>native_phy/reconfig_clk</end>
                    <start>phy_glue/phy_reconfig_clk</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>startPortLSB</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>endPort</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>endPortLSB</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>startPort</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>width</name>
                        <value>0</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>conduit</className>
                    <version>18.1</version>
                    <name>phy_glue.phy_reconfig_reset/native_phy.reconfig_reset</name>
                    <end>native_phy/reconfig_reset</end>
                    <start>phy_glue/phy_reconfig_reset</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>startPortLSB</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>endPort</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>endPortLSB</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>startPort</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>width</name>
                        <value>0</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>conduit</className>
                    <version>18.1</version>
                    <name>phy_glue.phy_tx_clkout/native_phy.tx_clkout</name>
                    <end>native_phy/tx_clkout</end>
                    <start>phy_glue/phy_tx_clkout</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>startPortLSB</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>endPort</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>endPortLSB</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>startPort</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>width</name>
                        <value>0</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>conduit</className>
                    <version>18.1</version>
                    <name>phy_glue.phy_tx_coreclkin/native_phy.tx_coreclkin</name>
                    <end>native_phy/tx_coreclkin</end>
                    <start>phy_glue/phy_tx_coreclkin</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>startPortLSB</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>endPort</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>endPortLSB</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>startPort</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>width</name>
                        <value>0</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>conduit</className>
                    <version>18.1</version>
                    <name>phy_glue.phy_tx_enh_data_valid/native_phy.tx_enh_data_valid</name>
                    <end>native_phy/tx_enh_data_valid</end>
                    <start>phy_glue/phy_tx_enh_data_valid</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>startPortLSB</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>endPort</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>endPortLSB</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>startPort</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>width</name>
                        <value>0</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>conduit</className>
                    <version>18.1</version>
                    <name>phy_glue.phy_tx_parallel_data/native_phy.tx_parallel_data</name>
                    <end>native_phy/tx_parallel_data</end>
                    <start>phy_glue/phy_tx_parallel_data</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>startPortLSB</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>endPort</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>endPortLSB</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>startPort</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>width</name>
                        <value>0</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>conduit</className>
                    <version>18.1</version>
                    <name>phy_glue.phy_tx_serial_clk0/native_phy.tx_serial_clk0</name>
                    <end>native_phy/tx_serial_clk0</end>
                    <start>phy_glue/phy_tx_serial_clk0</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>startPortLSB</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>endPort</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>endPortLSB</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>startPort</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>width</name>
                        <value>0</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>conduit</className>
                    <version>18.1</version>
                    <name>phy_glue.phy_unused_tx_parallel_data/native_phy.unused_tx_parallel_data</name>
                    <end>native_phy/unused_tx_parallel_data</end>
                    <start>phy_glue/phy_unused_tx_parallel_data</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>startPortLSB</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>endPort</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>endPortLSB</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>startPort</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>width</name>
                        <value>0</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>conduit</className>
                    <version>18.1</version>
                    <name>soft_pcs_0.tx_raw_data/phy_glue.tx_raw_data_0</name>
                    <end>phy_glue/tx_raw_data_0</end>
                    <start>soft_pcs_0/tx_raw_data</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>startPortLSB</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>endPort</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>endPortLSB</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>startPort</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>width</name>
                        <value>0</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>conduit</className>
                    <version>18.1</version>
                    <name>soft_pcs_1.tx_raw_data/phy_glue.tx_raw_data_1</name>
                    <end>phy_glue/tx_raw_data_1</end>
                    <start>soft_pcs_1/tx_raw_data</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>startPortLSB</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>endPort</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>endPortLSB</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>startPort</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>width</name>
                        <value>0</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>conduit</className>
                    <version>18.1</version>
                    <name>soft_pcs_2.tx_raw_data/phy_glue.tx_raw_data_2</name>
                    <end>phy_glue/tx_raw_data_2</end>
                    <start>soft_pcs_2/tx_raw_data</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>startPortLSB</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>endPort</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>endPortLSB</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>startPort</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>width</name>
                        <value>0</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>conduit</className>
                    <version>18.1</version>
                    <name>soft_pcs_3.tx_raw_data/phy_glue.tx_raw_data_3</name>
                    <end>phy_glue/tx_raw_data_3</end>
                    <start>soft_pcs_3/tx_raw_data</start>
                  </incidentConnection>
                </incidentConnections>
                <path>ad9144_jesd204.ad9144_jesd204.phy.phy_glue</path>
              </instanceData>
              <children></children>
            </node>
            <node>
              <instanceKey xsi:type="xs:string">rst_controller</instanceKey>
              <instanceData xsi:type="data">
                <parameters>
                  <parameter>
                    <name>ADAPT_RESET_REQUEST</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>MIN_RST_ASSERTION_TIME</name>
                    <value>3</value>
                  </parameter>
                  <parameter>
                    <name>NUM_RESET_INPUTS</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>OUTPUT_RESET_SYNC_EDGES</name>
                    <value>deassert</value>
                  </parameter>
                  <parameter>
                    <name>RESET_REQUEST_PRESENT</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>RESET_REQ_EARLY_DSRT_TIME</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>RESET_REQ_WAIT_TIME</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>SYNC_DEPTH</name>
                    <value>2</value>
                  </parameter>
                  <parameter>
                    <name>USE_RESET_REQUEST_IN0</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_RESET_REQUEST_IN1</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_RESET_REQUEST_IN10</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_RESET_REQUEST_IN11</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_RESET_REQUEST_IN12</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_RESET_REQUEST_IN13</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_RESET_REQUEST_IN14</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_RESET_REQUEST_IN15</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_RESET_REQUEST_IN2</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_RESET_REQUEST_IN3</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_RESET_REQUEST_IN4</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_RESET_REQUEST_IN5</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_RESET_REQUEST_IN6</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_RESET_REQUEST_IN7</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_RESET_REQUEST_IN8</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_RESET_REQUEST_IN9</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_RESET_REQUEST_INPUT</name>
                    <value>0</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>altera_reset_controller</className>
                <version>18.1</version>
                <name>rst_controller</name>
                <uniqueName>altera_reset_controller</uniqueName>
                <fixedName>altera_reset_controller</fixedName>
                <nonce>0</nonce>
                <incidentConnections>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>resetDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockResetSysInfo</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>clockRateSysInfo</name>
                        <value>-1</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>clock</className>
                    <version>18.1</version>
                    <end>rst_controller/clk</end>
                    <start>link_clock/clk</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>resetDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockResetSysInfo</name>
                        <value></value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>reset</className>
                    <version>18.1</version>
                    <end>rst_controller/reset_in0</end>
                    <start>link_clock/clk_reset</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>resetDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockResetSysInfo</name>
                        <value></value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>reset</className>
                    <version>18.1</version>
                    <end>soft_pcs_0/reset</end>
                    <start>rst_controller/reset_out</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>resetDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockResetSysInfo</name>
                        <value></value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>reset</className>
                    <version>18.1</version>
                    <end>soft_pcs_1/reset</end>
                    <start>rst_controller/reset_out</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>resetDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockResetSysInfo</name>
                        <value></value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>reset</className>
                    <version>18.1</version>
                    <end>soft_pcs_2/reset</end>
                    <start>rst_controller/reset_out</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>resetDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockResetSysInfo</name>
                        <value></value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>reset</className>
                    <version>18.1</version>
                    <end>soft_pcs_3/reset</end>
                    <start>rst_controller/reset_out</start>
                  </incidentConnection>
                </incidentConnections>
                <path>ad9144_jesd204.ad9144_jesd204.phy.rst_controller</path>
              </instanceData>
              <children></children>
            </node>
            <node>
              <instanceKey xsi:type="xs:string">soft_pcs_0</instanceKey>
              <instanceData xsi:type="data">
                <parameters>
                  <parameter>
                    <name>INVERT_OUTPUTS</name>
                    <value>0</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>jesd204_soft_pcs_tx</className>
                <version>1.0</version>
                <name>soft_pcs_0</name>
                <uniqueName>jesd204_soft_pcs_tx</uniqueName>
                <fixedName>jesd204_soft_pcs_tx</fixedName>
                <nonce>0</nonce>
                <incidentConnections>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>resetDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockResetSysInfo</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>clockRateSysInfo</name>
                        <value>250000000</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>clock</className>
                    <version>18.1</version>
                    <name>link_clock.clk/soft_pcs_0.clock</name>
                    <end>soft_pcs_0/clock</end>
                    <start>link_clock/clk</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>resetDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockResetSysInfo</name>
                        <value></value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>reset</className>
                    <version>18.1</version>
                    <end>soft_pcs_0/reset</end>
                    <start>rst_controller/reset_out</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>startPortLSB</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>endPort</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>endPortLSB</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>startPort</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>width</name>
                        <value>0</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>conduit</className>
                    <version>18.1</version>
                    <name>soft_pcs_0.tx_raw_data/phy_glue.tx_raw_data_0</name>
                    <end>phy_glue/tx_raw_data_0</end>
                    <start>soft_pcs_0/tx_raw_data</start>
                  </incidentConnection>
                </incidentConnections>
                <path>ad9144_jesd204.ad9144_jesd204.phy.soft_pcs_0</path>
              </instanceData>
              <children></children>
            </node>
            <node>
              <instanceKey xsi:type="xs:string">soft_pcs_1</instanceKey>
              <instanceData xsi:type="data">
                <parameters>
                  <parameter>
                    <name>INVERT_OUTPUTS</name>
                    <value>0</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>jesd204_soft_pcs_tx</className>
                <version>1.0</version>
                <name>soft_pcs_1</name>
                <uniqueName>jesd204_soft_pcs_tx</uniqueName>
                <fixedName>jesd204_soft_pcs_tx</fixedName>
                <nonce>0</nonce>
                <incidentConnections>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>resetDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockResetSysInfo</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>clockRateSysInfo</name>
                        <value>250000000</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>clock</className>
                    <version>18.1</version>
                    <name>link_clock.clk/soft_pcs_1.clock</name>
                    <end>soft_pcs_1/clock</end>
                    <start>link_clock/clk</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>resetDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockResetSysInfo</name>
                        <value></value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>reset</className>
                    <version>18.1</version>
                    <end>soft_pcs_1/reset</end>
                    <start>rst_controller/reset_out</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>startPortLSB</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>endPort</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>endPortLSB</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>startPort</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>width</name>
                        <value>0</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>conduit</className>
                    <version>18.1</version>
                    <name>soft_pcs_1.tx_raw_data/phy_glue.tx_raw_data_1</name>
                    <end>phy_glue/tx_raw_data_1</end>
                    <start>soft_pcs_1/tx_raw_data</start>
                  </incidentConnection>
                </incidentConnections>
                <path>ad9144_jesd204.ad9144_jesd204.phy.soft_pcs_1</path>
              </instanceData>
              <children></children>
            </node>
            <node>
              <instanceKey xsi:type="xs:string">soft_pcs_2</instanceKey>
              <instanceData xsi:type="data">
                <parameters>
                  <parameter>
                    <name>INVERT_OUTPUTS</name>
                    <value>0</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>jesd204_soft_pcs_tx</className>
                <version>1.0</version>
                <name>soft_pcs_2</name>
                <uniqueName>jesd204_soft_pcs_tx</uniqueName>
                <fixedName>jesd204_soft_pcs_tx</fixedName>
                <nonce>0</nonce>
                <incidentConnections>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>resetDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockResetSysInfo</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>clockRateSysInfo</name>
                        <value>250000000</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>clock</className>
                    <version>18.1</version>
                    <name>link_clock.clk/soft_pcs_2.clock</name>
                    <end>soft_pcs_2/clock</end>
                    <start>link_clock/clk</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>resetDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockResetSysInfo</name>
                        <value></value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>reset</className>
                    <version>18.1</version>
                    <end>soft_pcs_2/reset</end>
                    <start>rst_controller/reset_out</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>startPortLSB</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>endPort</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>endPortLSB</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>startPort</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>width</name>
                        <value>0</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>conduit</className>
                    <version>18.1</version>
                    <name>soft_pcs_2.tx_raw_data/phy_glue.tx_raw_data_2</name>
                    <end>phy_glue/tx_raw_data_2</end>
                    <start>soft_pcs_2/tx_raw_data</start>
                  </incidentConnection>
                </incidentConnections>
                <path>ad9144_jesd204.ad9144_jesd204.phy.soft_pcs_2</path>
              </instanceData>
              <children></children>
            </node>
            <node>
              <instanceKey xsi:type="xs:string">soft_pcs_3</instanceKey>
              <instanceData xsi:type="data">
                <parameters>
                  <parameter>
                    <name>INVERT_OUTPUTS</name>
                    <value>0</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>jesd204_soft_pcs_tx</className>
                <version>1.0</version>
                <name>soft_pcs_3</name>
                <uniqueName>jesd204_soft_pcs_tx</uniqueName>
                <fixedName>jesd204_soft_pcs_tx</fixedName>
                <nonce>0</nonce>
                <incidentConnections>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>resetDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockResetSysInfo</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>clockRateSysInfo</name>
                        <value>250000000</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>clock</className>
                    <version>18.1</version>
                    <name>link_clock.clk/soft_pcs_3.clock</name>
                    <end>soft_pcs_3/clock</end>
                    <start>link_clock/clk</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>resetDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockDomainSysInfo</name>
                        <value>-1</value>
                      </parameter>
                      <parameter>
                        <name>clockResetSysInfo</name>
                        <value></value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>reset</className>
                    <version>18.1</version>
                    <end>soft_pcs_3/reset</end>
                    <start>rst_controller/reset_out</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters>
                      <parameter>
                        <name>startPortLSB</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>endPort</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>endPortLSB</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>startPort</name>
                        <value></value>
                      </parameter>
                      <parameter>
                        <name>width</name>
                        <value>0</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>conduit</className>
                    <version>18.1</version>
                    <name>soft_pcs_3.tx_raw_data/phy_glue.tx_raw_data_3</name>
                    <end>phy_glue/tx_raw_data_3</end>
                    <start>soft_pcs_3/tx_raw_data</start>
                  </incidentConnection>
                </incidentConnections>
                <path>ad9144_jesd204.ad9144_jesd204.phy.soft_pcs_3</path>
              </instanceData>
              <children></children>
            </node>
          </children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">phy_reset_control</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>CHANNELS</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>EN_PLL_CAL_BUSY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PLLS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>REDUCED_SIM_TIME</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>RX_ENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>RX_PER_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SYNCHRONIZE_PLL_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SYNCHRONIZE_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SYS_CLK_IN_MHZ</name>
                <value>125</value>
              </parameter>
              <parameter>
                <name>TX_ENABLE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>TX_PER_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>TX_PLL_ENABLE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>T_PLL_LOCK_HYST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>T_PLL_POWERDOWN</name>
                <value>1000</value>
              </parameter>
              <parameter>
                <name>T_RX_ANALOGRESET</name>
                <value>40</value>
              </parameter>
              <parameter>
                <name>T_RX_DIGITALRESET</name>
                <value>4000</value>
              </parameter>
              <parameter>
                <name>T_TX_ANALOGRESET</name>
                <value>70000</value>
              </parameter>
              <parameter>
                <name>T_TX_DIGITALRESET</name>
                <value>70000</value>
              </parameter>
              <parameter>
                <name>device_family</name>
                <value>Cyclone 10 GX</value>
              </parameter>
              <parameter>
                <name>gui_pll_cal_busy</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>gui_rx_auto_reset</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>gui_split_interfaces</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>gui_tx_auto_reset</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>l_pll_select_base</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>l_pll_select_split</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>l_pll_select_width</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>l_rx_manual_term</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>l_terminate_pll</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>l_terminate_rx</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>l_terminate_rx_manual</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>l_terminate_tx</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>l_terminate_tx_manual</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>l_tx_manual_term</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_xcvr_reset_control</className>
            <version>18.1</version>
            <name>phy_reset_control</name>
            <uniqueName>altera_xcvr_reset_control</uniqueName>
            <fixedName>altera_xcvr_reset_control</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>startPortLSB</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>endPort</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>endPortLSB</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>startPort</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>width</name>
                    <value>0</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>conduit</className>
                <version>18.1</version>
                <name>lane_pll.pll_cal_busy/phy_reset_control.pll_cal_busy</name>
                <end>phy_reset_control/pll_cal_busy</end>
                <start>lane_pll/pll_cal_busy</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>startPortLSB</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>endPort</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>endPortLSB</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>startPort</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>width</name>
                    <value>0</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>conduit</className>
                <version>18.1</version>
                <name>lane_pll.pll_locked/phy_reset_control.pll_locked</name>
                <end>phy_reset_control/pll_locked</end>
                <start>lane_pll/pll_locked</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>startPortLSB</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>endPort</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>endPortLSB</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>startPort</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>width</name>
                    <value>0</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>conduit</className>
                <version>18.1</version>
                <name>phy_reset_control.pll_powerdown/lane_pll.pll_powerdown</name>
                <end>lane_pll/pll_powerdown</end>
                <start>phy_reset_control/pll_powerdown</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>startPortLSB</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>endPort</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>endPortLSB</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>startPort</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>width</name>
                    <value>0</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>conduit</className>
                <version>18.1</version>
                <name>phy_reset_control.tx_analogreset/phy.analogreset</name>
                <end>phy/analogreset</end>
                <start>phy_reset_control/tx_analogreset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>startPortLSB</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>endPort</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>endPortLSB</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>startPort</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>width</name>
                    <value>0</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>conduit</className>
                <version>18.1</version>
                <name>phy_reset_control.tx_cal_busy/phy.cal_busy</name>
                <end>phy/cal_busy</end>
                <start>phy_reset_control/tx_cal_busy</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>startPortLSB</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>endPort</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>endPortLSB</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>startPort</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>width</name>
                    <value>0</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>conduit</className>
                <version>18.1</version>
                <name>phy_reset_control.tx_digitalreset/phy.digitalreset</name>
                <end>phy/digitalreset</end>
                <start>phy_reset_control/tx_digitalreset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>startPortLSB</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>endPort</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>endPortLSB</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>startPort</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>width</name>
                    <value>0</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>conduit</className>
                <version>18.1</version>
                <name>phy_reset_control.tx_ready/axi_xcvr.ready</name>
                <end>axi_xcvr/ready</end>
                <start>phy_reset_control/tx_ready</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <end>phy_reset_control/reset</end>
                <start>rst_controller_001/reset_out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>sys_clock.clk/phy_reset_control.clock</name>
                <end>phy_reset_control/clock</end>
                <start>sys_clock/clk</start>
              </incidentConnection>
            </incidentConnections>
            <path>ad9144_jesd204.ad9144_jesd204.phy_reset_control</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">ref_clock</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>DERIVED_CLOCK_RATE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EXPLICIT_CLOCK_RATE</name>
                <value>100000000</value>
              </parameter>
              <parameter>
                <name>NUM_CLOCK_OUTPUTS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_clock_bridge</className>
            <version>18.1</version>
            <name>ref_clock</name>
            <uniqueName>ad9144_jesd204_altera_clock_bridge_181_cjcbgmi</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>ref_clock.out_clk/lane_pll.pll_refclk0</name>
                <end>lane_pll/pll_refclk0</end>
                <start>ref_clock/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>100000000</value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>ref_clock.out_clk/link_pll.pll_refclk0</name>
                <end>link_pll/pll_refclk0</end>
                <start>ref_clock/out_clk</start>
              </incidentConnection>
            </incidentConnections>
            <path>ad9144_jesd204.ad9144_jesd204.ref_clock</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">rst_controller</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ADAPT_RESET_REQUEST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MIN_RST_ASSERTION_TIME</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>NUM_RESET_INPUTS</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>OUTPUT_RESET_SYNC_EDGES</name>
                <value>none</value>
              </parameter>
              <parameter>
                <name>RESET_REQUEST_PRESENT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>RESET_REQ_EARLY_DSRT_TIME</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>RESET_REQ_WAIT_TIME</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_DEPTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>USE_RESET_REQUEST_IN0</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_RESET_REQUEST_IN1</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_RESET_REQUEST_IN10</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_RESET_REQUEST_IN11</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_RESET_REQUEST_IN12</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_RESET_REQUEST_IN13</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_RESET_REQUEST_IN14</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_RESET_REQUEST_IN15</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_RESET_REQUEST_IN2</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_RESET_REQUEST_IN3</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_RESET_REQUEST_IN4</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_RESET_REQUEST_IN5</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_RESET_REQUEST_IN6</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_RESET_REQUEST_IN7</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_RESET_REQUEST_IN8</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_RESET_REQUEST_IN9</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_RESET_REQUEST_INPUT</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_reset_controller</className>
            <version>18.1</version>
            <name>rst_controller</name>
            <uniqueName>altera_reset_controller</uniqueName>
            <fixedName>altera_reset_controller</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <end>rst_controller/reset_in0</end>
                <start>link_reset/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <end>link_pll_reset_control/reset</end>
                <start>rst_controller/reset_out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <end>rst_controller/reset_in1</end>
                <start>sys_clock/clk_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>ad9144_jesd204.ad9144_jesd204.rst_controller</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">rst_controller_001</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ADAPT_RESET_REQUEST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MIN_RST_ASSERTION_TIME</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>NUM_RESET_INPUTS</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>OUTPUT_RESET_SYNC_EDGES</name>
                <value>none</value>
              </parameter>
              <parameter>
                <name>RESET_REQUEST_PRESENT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>RESET_REQ_EARLY_DSRT_TIME</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>RESET_REQ_WAIT_TIME</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_DEPTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>USE_RESET_REQUEST_IN0</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_RESET_REQUEST_IN1</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_RESET_REQUEST_IN10</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_RESET_REQUEST_IN11</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_RESET_REQUEST_IN12</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_RESET_REQUEST_IN13</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_RESET_REQUEST_IN14</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_RESET_REQUEST_IN15</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_RESET_REQUEST_IN2</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_RESET_REQUEST_IN3</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_RESET_REQUEST_IN4</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_RESET_REQUEST_IN5</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_RESET_REQUEST_IN6</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_RESET_REQUEST_IN7</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_RESET_REQUEST_IN8</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_RESET_REQUEST_IN9</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_RESET_REQUEST_INPUT</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_reset_controller</className>
            <version>18.1</version>
            <name>rst_controller_001</name>
            <uniqueName>altera_reset_controller</uniqueName>
            <fixedName>altera_reset_controller</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <end>rst_controller_001/reset_in0</end>
                <start>link_reset/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <end>phy_reset_control/reset</end>
                <start>rst_controller_001/reset_out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <end>rst_controller_001/reset_in1</end>
                <start>sys_clock/clk_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>ad9144_jesd204.ad9144_jesd204.rst_controller_001</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">rst_controller_002</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ADAPT_RESET_REQUEST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MIN_RST_ASSERTION_TIME</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>NUM_RESET_INPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>OUTPUT_RESET_SYNC_EDGES</name>
                <value>deassert</value>
              </parameter>
              <parameter>
                <name>RESET_REQUEST_PRESENT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>RESET_REQ_EARLY_DSRT_TIME</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>RESET_REQ_WAIT_TIME</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_DEPTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>USE_RESET_REQUEST_IN0</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_RESET_REQUEST_IN1</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_RESET_REQUEST_IN10</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_RESET_REQUEST_IN11</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_RESET_REQUEST_IN12</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_RESET_REQUEST_IN13</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_RESET_REQUEST_IN14</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_RESET_REQUEST_IN15</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_RESET_REQUEST_IN2</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_RESET_REQUEST_IN3</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_RESET_REQUEST_IN4</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_RESET_REQUEST_IN5</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_RESET_REQUEST_IN6</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_RESET_REQUEST_IN7</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_RESET_REQUEST_IN8</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_RESET_REQUEST_IN9</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_RESET_REQUEST_INPUT</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_reset_controller</className>
            <version>18.1</version>
            <name>rst_controller_002</name>
            <uniqueName>altera_reset_controller</uniqueName>
            <fixedName>altera_reset_controller</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>-1</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <end>rst_controller_002/clk</end>
                <start>link_clock/out_clk_1</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <end>rst_controller_002/reset_in0</end>
                <start>link_reset/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <end>axi_jesd204_tx/core_reset_ext</end>
                <start>rst_controller_002/reset_out</start>
              </incidentConnection>
            </incidentConnections>
            <path>ad9144_jesd204.ad9144_jesd204.rst_controller_002</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">sys_clock</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>clockFrequency</name>
                <value>125000000</value>
              </parameter>
              <parameter>
                <name>clockFrequencyKnown</name>
                <value>true</value>
              </parameter>
              <parameter>
                <name>inputClockFrequency</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>resetSynchronousEdges</name>
                <value>DEASSERT</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock_source</className>
            <version>18.1</version>
            <name>sys_clock</name>
            <uniqueName>ad9144_jesd204_clock_source_181_nxrdoja</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>sys_clock.clk/axi_jesd204_tx.s_axi_clock</name>
                <end>axi_jesd204_tx/s_axi_clock</end>
                <start>sys_clock/clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>sys_clock.clk/axi_xcvr.s_axi_clock</name>
                <end>axi_xcvr/s_axi_clock</end>
                <start>sys_clock/clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>sys_clock.clk/lane_pll.reconfig_clk0</name>
                <end>lane_pll/reconfig_clk0</end>
                <start>sys_clock/clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>sys_clock.clk/link_pll.reconfig_clk0</name>
                <end>link_pll/reconfig_clk0</end>
                <start>sys_clock/clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>sys_clock.clk/link_pll_reset_control.clock</name>
                <end>link_pll_reset_control/clock</end>
                <start>sys_clock/clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>sys_clock.clk/link_reset.clk</name>
                <end>link_reset/clk</end>
                <start>sys_clock/clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>sys_clock.clk/phy.reconfig_clk</name>
                <end>phy/reconfig_clk</end>
                <start>sys_clock/clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>125000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>18.1</version>
                <name>sys_clock.clk/phy_reset_control.clock</name>
                <end>phy_reset_control/clock</end>
                <start>sys_clock/clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>sys_clock.clk_reset/axi_jesd204_tx.s_axi_reset</name>
                <end>axi_jesd204_tx/s_axi_reset</end>
                <start>sys_clock/clk_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>sys_clock.clk_reset/axi_xcvr.s_axi_reset</name>
                <end>axi_xcvr/s_axi_reset</end>
                <start>sys_clock/clk_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>sys_clock.clk_reset/lane_pll.reconfig_reset0</name>
                <end>lane_pll/reconfig_reset0</end>
                <start>sys_clock/clk_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>sys_clock.clk_reset/link_pll.reconfig_reset0</name>
                <end>link_pll/reconfig_reset0</end>
                <start>sys_clock/clk_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <name>sys_clock.clk_reset/phy.reconfig_reset</name>
                <end>phy/reconfig_reset</end>
                <start>sys_clock/clk_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <end>rst_controller/reset_in1</end>
                <start>sys_clock/clk_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>18.1</version>
                <end>rst_controller_001/reset_in1</end>
                <start>sys_clock/clk_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>ad9144_jesd204.ad9144_jesd204.sys_clock</path>
          </instanceData>
          <children></children>
        </node>
      </children>
    </node>
  </children>
</node>