// Seed: 777772115
`timescale 1 ps / 1ps
module module_0 (
    id_1,
    id_2
);
  output id_2;
  input id_1;
  logic id_2;
  real  id_4;
endmodule
