Partition Merge report for C5TB_top
Sun Apr 17 14:31:35 2022
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Partition Merge Summary
  3. Partition Merge Netlist Types Used
  4. Partition Merge Partition Statistics
  5. Partition Merge Partition Pin Processing
  6. Partition Merge Resource Usage Summary
  7. Partition Merge RAM Summary
  8. Partition Merge DSP Block Usage Summary
  9. Partition Merge Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Partition Merge Summary                                                           ;
+---------------------------------+-------------------------------------------------+
; Partition Merge Status          ; Successful - Sun Apr 17 14:31:35 2022           ;
; Quartus Prime Version           ; 17.1.0 Build 590 10/25/2017 SJ Standard Edition ;
; Revision Name                   ; C5TB_top                                        ;
; Top-level Entity Name           ; C5TB_top                                        ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 71257                                           ;
; Total pins                      ; 126                                             ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 3,228,598                                       ;
; Total DSP Blocks                ; 101                                             ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 1                                               ;
; Total DLLs                      ; 1                                               ;
+---------------------------------+-------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Netlist Types Used                                                                                                                                                                              ;
+---------------------------------------+----------------+-------------------+------------------------+-----------------------------------------------------------------------------------------------------------+
; Partition Name                        ; Partition Type ; Netlist Type Used ; Netlist Type Requested ; Partition Contents                                                                                        ;
+---------------------------------------+----------------+-------------------+------------------------+-----------------------------------------------------------------------------------------------------------+
; Top                                   ; User-created   ; Source File       ; Post-Fit               ;                                                                                                           ;
; sld_hub:auto_hub                      ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; sld_hub:auto_hub                                                                                          ;
; soc_system_hps_0_hps_io_border:border ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border ;
; hard_block:auto_generated_inst        ; Auto-generated ; Source File       ; Source File            ; hard_block:auto_generated_inst                                                                            ;
+---------------------------------------+----------------+-------------------+------------------------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Statistics                                                                                                               ;
+----------------------------------------------+---------+------------------+---------------------------------------+--------------------------------+
; Statistic                                    ; Top     ; sld_hub:auto_hub ; soc_system_hps_0_hps_io_border:border ; hard_block:auto_generated_inst ;
+----------------------------------------------+---------+------------------+---------------------------------------+--------------------------------+
; Estimate of Logic utilization (ALMs needed)  ; 39560   ; 107              ; 17                                    ; 0                              ;
;                                              ;         ;                  ;                                       ;                                ;
; Combinational ALUT usage for logic           ; 35098   ; 177              ; 1                                     ; 0                              ;
;     -- 7 input functions                     ; 82      ; 2                ; 0                                     ; 0                              ;
;     -- 6 input functions                     ; 2433    ; 32               ; 0                                     ; 0                              ;
;     -- 5 input functions                     ; 2957    ; 25               ; 0                                     ; 0                              ;
;     -- 4 input functions                     ; 4989    ; 20               ; 0                                     ; 0                              ;
;     -- <=3 input functions                   ; 18361   ; 98               ; 1                                     ; 0                              ;
; Memory ALUT usage                            ; 6276    ; 0                ; 0                                     ; 0                              ;
;     -- 64-address deep                       ; 0       ; 0                ; 0                                     ; 0                              ;
;     -- 32-address deep                       ; 6276    ; 0                ; 0                                     ; 0                              ;
;                                              ;         ;                  ;                                       ;                                ;
; Dedicated logic registers                    ; 70894   ; 141              ; 36                                    ; 0                              ;
;                                              ;         ;                  ;                                       ;                                ;
;                                              ;         ;                  ;                                       ;                                ;
; I/O pins                                     ; 62      ; 0                ; 63                                    ; 1                              ;
; I/O registers                                ; 50      ; 0                ; 136                                   ; 0                              ;
; Total block memory bits                      ; 3228598 ; 0                ; 0                                     ; 0                              ;
; Total block memory implementation bits       ; 0       ; 0                ; 0                                     ; 0                              ;
; JTAG                                         ; 0       ; 0                ; 0                                     ; 1                              ;
; DSP block                                    ; 101     ; 0                ; 0                                     ; 0                              ;
; DLL                                          ; 0       ; 0                ; 1                                     ; 0                              ;
; Impedance control block                      ; 0       ; 0                ; 1                                     ; 0                              ;
; MLAB cell                                    ; 6276    ; 0                ; 0                                     ; 0                              ;
; Double data rate I/O input circuitry         ; 0       ; 0                ; 32                                    ; 0                              ;
; Double data rate I/O output circuitry        ; 0       ; 0                ; 252                                   ; 0                              ;
; Double data rate I/O output enable circuitry ; 0       ; 0                ; 4                                     ; 0                              ;
; Impedance logic block                        ; 0       ; 0                ; 1                                     ; 0                              ;
; DQS pin delay chain                          ; 0       ; 0                ; 4                                     ; 0                              ;
; DQS pin enable control                       ; 0       ; 0                ; 4                                     ; 0                              ;
; Delay chain                                  ; 0       ; 0                ; 124                                   ; 0                              ;
; Pin configuration                            ; 0       ; 0                ; 40                                    ; 0                              ;
; DQS pin configuration                        ; 0       ; 0                ; 4                                     ; 0                              ;
; Signal Splitter                              ; 0       ; 0                ; 5                                     ; 0                              ;
; Leveling delay chain                         ; 0       ; 0                ; 40                                    ; 0                              ;
; Clock Phase Select                           ; 0       ; 0                ; 46                                    ; 0                              ;
; Read FIFO Read Clock Select Block            ; 0       ; 0                ; 32                                    ; 0                              ;
; LFIFO                                        ; 0       ; 0                ; 4                                     ; 0                              ;
; HPS SDRAM PLL                                ; 0       ; 0                ; 1                                     ; 0                              ;
; HPS EMAC peripheral                          ; 0       ; 0                ; 1                                     ; 0                              ;
; HPS GPIO peripheral                          ; 0       ; 0                ; 1                                     ; 0                              ;
; HPS SDMMC peripheral                         ; 0       ; 0                ; 1                                     ; 0                              ;
; HPS UART peripheral                          ; 0       ; 0                ; 1                                     ; 0                              ;
; HPS USB peripheral                           ; 0       ; 0                ; 1                                     ; 0                              ;
; HPS DBG APB interface                        ; 0       ; 0                ; 0                                     ; 1                              ;
; Hard Memory Controller                       ; 0       ; 0                ; 1                                     ; 0                              ;
; HPS boot from FPGA interface                 ; 0       ; 0                ; 0                                     ; 1                              ;
; HPS clock resets interface                   ; 0       ; 0                ; 0                                     ; 1                              ;
; FPGA-to-HPS interface                        ; 0       ; 0                ; 0                                     ; 1                              ;
; HPS FPGA-to-SDRAM interface                  ; 0       ; 0                ; 0                                     ; 1                              ;
; HPS-to-FPGA interface                        ; 0       ; 0                ; 0                                     ; 1                              ;
; HPS-to-FPGA lightweight interface            ; 0       ; 0                ; 0                                     ; 1                              ;
; HPS interrupts interface                     ; 0       ; 0                ; 0                                     ; 1                              ;
; HPS STM event interface                      ; 0       ; 0                ; 0                                     ; 1                              ;
; HPS TPIU trace interface                     ; 0       ; 0                ; 0                                     ; 1                              ;
; IR FIFO USERDES Block                        ; 0       ; 0                ; 32                                    ; 0                              ;
; Hard Memory PHY                              ; 0       ; 0                ; 1                                     ; 0                              ;
; VFIFO                                        ; 0       ; 0                ; 4                                     ; 0                              ;
;                                              ;         ;                  ;                                       ;                                ;
; Connections                                  ;         ;                  ;                                       ;                                ;
;     -- Input Connections                     ; 87163   ; 231              ; 68                                    ; 519                            ;
;     -- Registered Input Connections          ; 79279   ; 152              ; 0                                     ; 0                              ;
;     -- Output Connections                    ; 637     ; 686              ; 92                                    ; 86566                          ;
;     -- Registered Output Connections         ; 207     ; 653              ; 0                                     ; 0                              ;
;                                              ;         ;                  ;                                       ;                                ;
; Internal Connections                         ;         ;                  ;                                       ;                                ;
;     -- Total Connections                     ; 522977  ; 1834             ; 5514                                  ; 87111                          ;
;     -- Registered Connections                ; 404677  ; 1419             ; 100                                   ; 0                              ;
;                                              ;         ;                  ;                                       ;                                ;
; External Connections                         ;         ;                  ;                                       ;                                ;
;     -- Top                                   ; 36      ; 775              ; 46                                    ; 86943                          ;
;     -- sld_hub:auto_hub                      ; 775     ; 0                ; 0                                     ; 142                            ;
;     -- soc_system_hps_0_hps_io_border:border ; 46      ; 0                ; 114                                   ; 0                              ;
;     -- hard_block:auto_generated_inst        ; 86943   ; 142              ; 0                                     ; 0                              ;
;                                              ;         ;                  ;                                       ;                                ;
; Partition Interface                          ;         ;                  ;                                       ;                                ;
;     -- Input Ports                           ; 129     ; 172              ; 11                                    ; 523                            ;
;     -- Output Ports                          ; 73      ; 189              ; 41                                    ; 453                            ;
;     -- Bidir Ports                           ; 57      ; 0                ; 57                                    ; 0                              ;
;                                              ;         ;                  ;                                       ;                                ;
; Registered Ports                             ;         ;                  ;                                       ;                                ;
;     -- Registered Input Ports                ; 0       ; 3                ; 0                                     ; 0                              ;
;     -- Registered Output Ports               ; 0       ; 64               ; 0                                     ; 0                              ;
;                                              ;         ;                  ;                                       ;                                ;
; Port Connectivity                            ;         ;                  ;                                       ;                                ;
;     -- Input Ports driven by GND             ; 0       ; 12               ; 0                                     ; 0                              ;
;     -- Output Ports driven by GND            ; 0       ; 81               ; 0                                     ; 0                              ;
;     -- Input Ports driven by VCC             ; 0       ; 0                ; 0                                     ; 0                              ;
;     -- Output Ports driven by VCC            ; 0       ; 0                ; 0                                     ; 0                              ;
;     -- Input Ports with no Source            ; 0       ; 140              ; 0                                     ; 0                              ;
;     -- Output Ports with no Source           ; 0       ; 0                ; 0                                     ; 0                              ;
;     -- Input Ports with no Fanout            ; 0       ; 148              ; 0                                     ; 42                             ;
;     -- Output Ports with no Fanout           ; 0       ; 125              ; 0                                     ; 0                              ;
+----------------------------------------------+---------+------------------+---------------------------------------+--------------------------------+
Note: Resource usage numbers presented for Partitions containing post-synthesis logic are estimates.  For Partitions containing post-fit logic, resource usage numbers are accurate based on previous placement information.  Actual Fitter results may vary depending on current Fitter Preservation Level assignments.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Pin Processing                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------+----------+--------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                            ; Partition                             ; Type          ; Location ; Status                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------+----------+--------------------------------------------+
; FPGA_CLK1_50                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- FPGA_CLK1_50                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- FPGA_CLK1_50~input                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[0]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[0]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[0]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[0]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[10]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[10]                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[10]~output                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[10]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[11]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[11]                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[11]~output                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[11]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[12]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[12]                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[12]~output                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[12]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[13]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[13]                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[13]~output                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[13]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[14]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[14]                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[14]~output                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[14]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[1]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[1]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[1]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[1]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[2]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[2]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[2]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[2]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[3]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[3]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[3]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[3]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[4]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[4]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[4]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[4]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[5]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[5]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[5]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[5]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[6]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[6]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[6]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[6]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[7]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[7]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[7]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[7]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[8]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[8]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[8]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[8]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[9]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[9]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[9]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[9]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_BA[0]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_BA[0]                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_BA[0]~output                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_ba[0]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_BA[1]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_BA[1]                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_BA[1]~output                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_ba[1]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_BA[2]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_BA[2]                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_BA[2]~output                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_ba[2]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_CAS_n                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_CAS_n                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_CAS_n~output                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_cas_n[0]                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_CKE[0]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_CKE[0]                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_CKE[0]~output                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_cke[0]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_CK_n                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_ck_n[0]                                                                                                                                                                                                                                                    ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_CK_n                                                                                                                                                                                                                                                                                                                                                            ; soc_system_hps_0_hps_io_border:border ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|obuf_ba_0                ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_CK_p                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_ck[0]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_CK_p                                                                                                                                                                                                                                                                                                                                                            ; soc_system_hps_0_hps_io_border:border ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|obufa_0                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_CS_n[0]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_CS_n[0]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_CS_n[0]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_cs_n[0]                                                                                                                                                                                                                                                    ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DM[0]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dm[0]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_DM[0]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DM[1]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dm[1]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_DM[1]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DM[2]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dm[2]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_DM[2]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DM[3]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dm[3]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_DM[3]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQS_n[0]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs_n[0]                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_n[0]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_bar_0                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQS_n[1]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs_n[1]                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_n[1]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_bar_0                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQS_n[2]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs_n[2]                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_n[2]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_bar_0                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQS_n[3]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs_n[3]                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_n[3]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_bar_0                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQS_p[0]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs[0]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_p[0]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_0                      ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQS_p[1]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs[1]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_p[1]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_0                      ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQS_p[2]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs[2]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_p[2]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_0                      ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQS_p[3]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs[3]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_p[3]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_0                      ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[0]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[0]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[0]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[10]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[10]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[10]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[11]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[11]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[11]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[12]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[12]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[12]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[13]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[13]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[13]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[14]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[14]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[14]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[15]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[15]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[15]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[16]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[16]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[16]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[17]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[17]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[17]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[18]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[18]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[18]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[19]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[19]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[19]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[1]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[1]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[1]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[20]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[20]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[20]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[21]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[21]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[21]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[22]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[22]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[22]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[23]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[23]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[23]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[24]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[24]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[24]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[25]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[25]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[25]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[26]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[26]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[26]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[27]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[27]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[27]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[28]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[28]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[28]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[29]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[29]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[29]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[2]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[2]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[2]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[30]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[30]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[30]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[31]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[31]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[31]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[3]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[3]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[3]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[4]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[4]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[4]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[5]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[5]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[5]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[6]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[6]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[6]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[7]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[7]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[7]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[8]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[8]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[8]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[9]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[9]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[9]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ODT[0]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ODT[0]                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ODT[0]~output                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_odt[0]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_RAS_n                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_RAS_n                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_RAS_n~output                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_ras_n[0]                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_RESET_n                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_RESET_n                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_RESET_n~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_reset_n[0]                                                                                                                                                                                                                                                 ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_RZQ                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_RZQ                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_RZQ~input                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|oct_rzqin[0]                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_WE_n                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_WE_n                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_WE_n~output                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_we_n[0]                                                                                                                                                                                                                                                    ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_GTX_CLK                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_ENET_GTX_CLK                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_GTX_CLK~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_TX_CLK[0]                                                                                                                                                                                                                                    ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_INT_n                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO35[0]                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_ENET_INT_n                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO35[0]~output                                                                                                                                                                                                                              ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_MDC                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_ENET_MDC                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_MDC~output                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_MDC[0]                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_MDIO                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_MDIO[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_ENET_MDIO                                                                                                                                                                                                                                                                                                                                                            ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_MDIO[0]~output                                                                                                                                                                                                                               ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_RX_CLK                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- HPS_ENET_RX_CLK                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_RX_CLK~input                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_RX_CLK[0]                                                                                                                                                                                                                                    ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_RX_DATA[0]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- HPS_ENET_RX_DATA[0]                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_RX_DATA[0]~input                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_RXD0[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_RX_DATA[1]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- HPS_ENET_RX_DATA[1]                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_RX_DATA[1]~input                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_RXD1[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_RX_DATA[2]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- HPS_ENET_RX_DATA[2]                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_RX_DATA[2]~input                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_RXD2[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_RX_DATA[3]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- HPS_ENET_RX_DATA[3]                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_RX_DATA[3]~input                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_RXD3[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_RX_DV                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- HPS_ENET_RX_DV                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_RX_DV~input                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_RX_CTL[0]                                                                                                                                                                                                                                    ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_TX_DATA[0]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_ENET_TX_DATA[0]                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_TX_DATA[0]~output                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_TXD0[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_TX_DATA[1]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_ENET_TX_DATA[1]                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_TX_DATA[1]~output                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_TXD1[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_TX_DATA[2]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_ENET_TX_DATA[2]                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_TX_DATA[2]~output                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_TXD2[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_TX_DATA[3]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_ENET_TX_DATA[3]                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_TX_DATA[3]~output                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_TXD3[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_TX_EN                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_ENET_TX_EN                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_TX_EN~output                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_TX_CTL[0]                                                                                                                                                                                                                                    ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_GPIO00_LED                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO00[0]                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_GPIO00_LED                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO00[0]~output                                                                                                                                                                                                                              ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_GPIO09_LED                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO09[0]                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_GPIO09_LED                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO09[0]~output                                                                                                                                                                                                                              ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_SDMMC_CLK                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_SDMMC_CLK                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_SDMMC_CLK~output                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_CLK[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_SDMMC_CMD                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_CMD[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_SDMMC_CMD                                                                                                                                                                                                                                                                                                                                                            ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_CMD[0]~output                                                                                                                                                                                                                                 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_SDMMC_DATA[0]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_D0[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_SDMMC_DATA[0]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_D0[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_SDMMC_DATA[1]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_D1[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_SDMMC_DATA[1]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_D1[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_SDMMC_DATA[2]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_D2[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_SDMMC_DATA[2]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_D2[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_SDMMC_DATA[3]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_D3[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_SDMMC_DATA[3]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_D3[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_UART_RX                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- HPS_UART_RX                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_UART_RX~input                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_uart0_inst_RX[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_UART_TX                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_UART_TX                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_UART_TX~output                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_uart0_inst_TX[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_USB_CLKOUT                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- HPS_USB_CLKOUT                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_USB_CLKOUT~input                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_CLK[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_USB_DATA[0]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D0[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_USB_DATA[0]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D0[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_USB_DATA[1]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D1[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_USB_DATA[1]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D1[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_USB_DATA[2]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D2[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_USB_DATA[2]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D2[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_USB_DATA[3]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D3[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_USB_DATA[3]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D3[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_USB_DATA[4]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D4[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_USB_DATA[4]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D4[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_USB_DATA[5]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D5[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_USB_DATA[5]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D5[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_USB_DATA[6]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D6[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_USB_DATA[6]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D6[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_USB_DATA[7]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D7[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_USB_DATA[7]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D7[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_USB_DIR                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- HPS_USB_DIR                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_USB_DIR~input                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_DIR[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_USB_NXT                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- HPS_USB_NXT                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_USB_NXT~input                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_NXT[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_USB_STP                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_USB_STP                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_USB_STP~output                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_STP[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; KEY[0]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- KEY[0]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- KEY[0]~input                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; KEY[1]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- KEY[1]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- KEY[1]~input                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; KEY[2]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- KEY[2]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- KEY[2]~input                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; LED[0]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- LED[0]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LED[0]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; LED[1]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- LED[1]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LED[1]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; LED[2]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- LED[2]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LED[2]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; LED[3]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- LED[3]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LED[3]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; LED[4]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- LED[4]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LED[4]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; LED[5]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- LED[5]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LED[5]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; LED[6]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- LED[6]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LED[6]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; LED[7]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- LED[7]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LED[7]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; LED[8]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- LED[8]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LED[8]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; LED[9]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- LED[9]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LED[9]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; SW[0]                                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- SW[0]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[0]~input                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; SW[1]                                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- SW[1]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[1]~input                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; SW[2]                                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- SW[2]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[2]~input                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tck~input                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; altera_reserved_tdi                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- altera_reserved_tdi                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tdi~input                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; altera_reserved_tdo                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- altera_reserved_tdo                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tdo~output                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- altera_reserved_tms                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tms~input                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_f2sdram_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_clr                                                                                                                                                                                                                                                  ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_f2sdram_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ena                                                                                                                                                                                                                                                  ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_f2sdram_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_in_0_                                                                                                                                                                                                                                             ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_f2sdram_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_in_1_                                                                                                                                                                                                                                             ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_f2sdram_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_in_2_                                                                                                                                                                                                                                             ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_f2sdram_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_out_0_                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_f2sdram_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_out_1_                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_f2sdram_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_out_2_                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_f2sdram_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_cdr                                                                                                                                                                                                                                       ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_f2sdram_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_cir                                                                                                                                                                                                                                       ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_f2sdram_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e1dr                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_f2sdram_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e1ir                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_f2sdram_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e2dr                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_f2sdram_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e2ir                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_f2sdram_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_pdr                                                                                                                                                                                                                                       ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_f2sdram_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_pir                                                                                                                                                                                                                                       ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_f2sdram_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_rti                                                                                                                                                                                                                                       ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_f2sdram_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sdr                                                                                                                                                                                                                                       ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_f2sdram_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sdrs                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_f2sdram_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sir                                                                                                                                                                                                                                       ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_f2sdram_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sirs                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_f2sdram_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_tlr                                                                                                                                                                                                                                       ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_f2sdram_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_udr                                                                                                                                                                                                                                       ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_f2sdram_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_uir                                                                                                                                                                                                                                       ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_f2sdram_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_raw_tck                                                                                                                                                                                                                                              ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_f2sdram_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_raw_tms                                                                                                                                                                                                                                              ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_f2sdram_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_tdi                                                                                                                                                                                                                                                  ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_f2sdram_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_tdo                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_f2sdram_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_usr1                                                                                                                                                                                                                                                 ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_clr                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ena                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_in_0_                                                                                                                                                                                                                                                ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_in_1_                                                                                                                                                                                                                                                ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_in_2_                                                                                                                                                                                                                                                ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_out_0_                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_out_1_                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_out_2_                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_cdr                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_cir                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e1dr                                                                                                                                                                                                                                         ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e1ir                                                                                                                                                                                                                                         ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e2dr                                                                                                                                                                                                                                         ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e2ir                                                                                                                                                                                                                                         ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_pdr                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_pir                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_rti                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sdr                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sdrs                                                                                                                                                                                                                                         ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sir                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sirs                                                                                                                                                                                                                                         ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_tlr                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_udr                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_uir                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_raw_tck                                                                                                                                                                                                                                                 ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_raw_tms                                                                                                                                                                                                                                                 ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_tdi                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_tdo                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_usr1                                                                                                                                                                                                                                                    ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_clr                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ena                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_in_0_                                                                                                                                                                                                                                                 ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_in_1_                                                                                                                                                                                                                                                 ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_in_2_                                                                                                                                                                                                                                                 ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_out_0_                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_out_1_                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_out_2_                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_cdr                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_cir                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e1dr                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e1ir                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e2dr                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e2ir                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_pdr                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_pir                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_rti                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sdr                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sdrs                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sir                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sirs                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_tlr                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_udr                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_uir                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_raw_tck                                                                                                                                                                                                                                                  ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_raw_tms                                                                                                                                                                                                                                                  ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_tdi                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_tdo                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_usr1                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_sld_hub_controller_system_0_hub_controller_core_the_node_jtag_access_ep_fabric_receive_0_                                                                                                                                                                                                                                                                            ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_sld_hub_controller_system_0_hub_controller_core_the_node_jtag_access_ep_fabric_send_0_                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_sld_hub_controller_system_0_hub_controller_core_the_node_jtag_access_ep_fabric_send_1_                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_sld_hub_controller_system_0_hub_controller_core_the_node_jtag_access_ep_fabric_send_2_                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_sld_hub_controller_system_0_link_connection_id_rom_the_rom_ep_fabric_receive_0_                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_sld_hub_controller_system_0_link_connection_id_rom_the_rom_ep_fabric_receive_10_                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_sld_hub_controller_system_0_link_connection_id_rom_the_rom_ep_fabric_receive_11_                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_sld_hub_controller_system_0_link_connection_id_rom_the_rom_ep_fabric_receive_12_                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_sld_hub_controller_system_0_link_connection_id_rom_the_rom_ep_fabric_receive_13_                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_sld_hub_controller_system_0_link_connection_id_rom_the_rom_ep_fabric_receive_14_                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_sld_hub_controller_system_0_link_connection_id_rom_the_rom_ep_fabric_receive_15_                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_sld_hub_controller_system_0_link_connection_id_rom_the_rom_ep_fabric_receive_16_                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_sld_hub_controller_system_0_link_connection_id_rom_the_rom_ep_fabric_receive_17_                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_sld_hub_controller_system_0_link_connection_id_rom_the_rom_ep_fabric_receive_18_                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_sld_hub_controller_system_0_link_connection_id_rom_the_rom_ep_fabric_receive_19_                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_sld_hub_controller_system_0_link_connection_id_rom_the_rom_ep_fabric_receive_1_                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_sld_hub_controller_system_0_link_connection_id_rom_the_rom_ep_fabric_receive_20_                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_sld_hub_controller_system_0_link_connection_id_rom_the_rom_ep_fabric_receive_21_                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_sld_hub_controller_system_0_link_connection_id_rom_the_rom_ep_fabric_receive_22_                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_sld_hub_controller_system_0_link_connection_id_rom_the_rom_ep_fabric_receive_23_                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_sld_hub_controller_system_0_link_connection_id_rom_the_rom_ep_fabric_receive_24_                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_sld_hub_controller_system_0_link_connection_id_rom_the_rom_ep_fabric_receive_25_                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_sld_hub_controller_system_0_link_connection_id_rom_the_rom_ep_fabric_receive_26_                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_sld_hub_controller_system_0_link_connection_id_rom_the_rom_ep_fabric_receive_27_                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_sld_hub_controller_system_0_link_connection_id_rom_the_rom_ep_fabric_receive_28_                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_sld_hub_controller_system_0_link_connection_id_rom_the_rom_ep_fabric_receive_29_                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_sld_hub_controller_system_0_link_connection_id_rom_the_rom_ep_fabric_receive_2_                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_sld_hub_controller_system_0_link_connection_id_rom_the_rom_ep_fabric_receive_30_                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_sld_hub_controller_system_0_link_connection_id_rom_the_rom_ep_fabric_receive_31_                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_sld_hub_controller_system_0_link_connection_id_rom_the_rom_ep_fabric_receive_3_                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_sld_hub_controller_system_0_link_connection_id_rom_the_rom_ep_fabric_receive_4_                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_sld_hub_controller_system_0_link_connection_id_rom_the_rom_ep_fabric_receive_5_                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_sld_hub_controller_system_0_link_connection_id_rom_the_rom_ep_fabric_receive_6_                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_sld_hub_controller_system_0_link_connection_id_rom_the_rom_ep_fabric_receive_7_                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_sld_hub_controller_system_0_link_connection_id_rom_the_rom_ep_fabric_receive_8_                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_sld_hub_controller_system_0_link_connection_id_rom_the_rom_ep_fabric_receive_9_                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_sld_hub_controller_system_0_link_connection_id_rom_the_rom_ep_fabric_send_0_                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_sld_hub_controller_system_0_link_connection_id_rom_the_rom_ep_fabric_send_1_                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_sld_hub_controller_system_0_link_connection_id_rom_the_rom_ep_fabric_send_2_                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_sld_hub_controller_system_0_link_connection_id_rom_the_rom_ep_fabric_send_3_                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_sld_hub_controller_system_0_link_connection_id_rom_the_rom_ep_fabric_send_4_                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_sld_hub_controller_system_0_link_connection_id_rom_the_rom_ep_fabric_send_5_                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------+----------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Partition Merge Resource Usage Summary                                                                              ;
+---------------------------------------------+-----------------------------------------------------------------------+
; Resource                                    ; Usage                                                                 ;
+---------------------------------------------+-----------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 39715                                                                 ;
;                                             ;                                                                       ;
; Combinational ALUT usage for logic          ; 29000                                                                 ;
;     -- 7 input functions                    ; 84                                                                    ;
;     -- 6 input functions                    ; 2465                                                                  ;
;     -- 5 input functions                    ; 2982                                                                  ;
;     -- 4 input functions                    ; 5009                                                                  ;
;     -- <=3 input functions                  ; 18460                                                                 ;
; Memory ALUT usage                           ; 6276                                                                  ;
;     -- 64-address deep                      ; 0                                                                     ;
;     -- 32-address deep                      ; 6276                                                                  ;
;                                             ;                                                                       ;
; Dedicated logic registers                   ; 71071                                                                 ;
;                                             ;                                                                       ;
; I/O pins                                    ; 126                                                                   ;
; I/O registers                               ; 186                                                                   ;
; Total MLAB memory bits                      ; 192252                                                                ;
; Total block memory bits                     ; 3228598                                                               ;
;                                             ;                                                                       ;
; Total DSP Blocks                            ; 101                                                                   ;
;                                             ;                                                                       ;
; Total PLLs                                  ; 1                                                                     ;
;     -- PLLs                                 ; 1                                                                     ;
;                                             ;                                                                       ;
; Total DLLs                                  ; 1                                                                     ;
; Maximum fan-out node                        ; pll:pll_inst|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 80845                                                                 ;
; Total fan-out                               ; 516047                                                                ;
; Average fan-out                             ; 4.62                                                                  ;
+---------------------------------------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Type       ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------------------------------------------------+
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; AUTO       ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                                                                 ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; AUTO       ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                                                                 ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; AUTO       ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; AUTO       ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256    ; None                                                                 ;
; soc_system:u0|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0|soc_system_sld_hub_controller_system_0_link:link|soc_system_sld_hub_controller_system_0_link_h2t_timing_adapter:h2t_timing_adapter|soc_system_sld_hub_controller_system_0_link_h2t_timing_adapter_fifo:soc_system_sld_hub_controller_system_0_link_h2t_timing_adapter_fifo|altsyncram:mem_rtl_0|altsyncram_6tm1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; AUTO       ; Simple Dual Port ; 8            ; 8            ; 8            ; 8            ; 64     ; None                                                                 ;
; soc_system:u0|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0|soc_system_sld_hub_controller_system_0_link:link|soc_system_sld_hub_controller_system_0_link_sink_to_read_slave:sink_to_read_slave|soc_system_sld_hub_controller_system_0_link_sink_to_read_slave_scfifo_with_controls:the_scfifo_with_controls|soc_system_sld_hub_controller_system_0_link_sink_to_read_slave_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_32a1:auto_generated|a_dpfifo_a8a1:dpfifo|altsyncram_gqs1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; AUTO       ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                                                                 ;
; soc_system:u0|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0|soc_system_sld_hub_controller_system_0_link:link|soc_system_sld_hub_controller_system_0_link_write_slave_to_source:write_slave_to_source|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_scfifo_with_controls:the_scfifo_with_controls|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_32a1:auto_generated|a_dpfifo_a8a1:dpfifo|altsyncram_gqs1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; AUTO       ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                                                                 ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram:hld_ram_inst|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst|hld_ram_lower_m20k_simple_dual_port:M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram:altera_syncram_inst|altera_syncram_5382:auto_generated|altsyncram_dl94:altsyncram1|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; M10K block ; Simple Dual Port ; 1024         ; 512          ; 1024         ; 512          ; 524288 ; None                                                                 ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|acl_mem1x:local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram:hld_ram_inst|hld_ram_ecc:GEN_ECC.hld_ram_ecc_inst|hld_ram_tall_depth_stitch:hld_ram_tall_depth_stitch_inst|hld_ram_remaining_width:GEN_BOT.hld_ram_remaining_width_inst|hld_ram_bits_per_enable:GEN_LEFT.hld_ram_bits_per_enable_inst|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst|hld_ram_lower_mlab_simple_dual_port:MLAB.hld_ram_lower_mlab_simple_dual_port_inst|altdpram:altdpram_inst|dpram_6072:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; MLAB       ; Simple Dual Port ; 32           ; 1280         ; 32           ; 1280         ; 40960  ; None                                                                 ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|acl_mem1x:local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram:hld_ram_inst|hld_ram_ecc:GEN_ECC.hld_ram_ecc_inst|hld_ram_tall_depth_stitch:hld_ram_tall_depth_stitch_inst|hld_ram_remaining_width:GEN_BOT.hld_ram_remaining_width_inst|hld_ram_bits_per_enable:GEN_LEFT.hld_ram_bits_per_enable_inst|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst|hld_ram_lower_mlab_simple_dual_port:MLAB.hld_ram_lower_mlab_simple_dual_port_inst|altdpram:altdpram_inst|dpram_6072:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; MLAB       ; Simple Dual Port ; 32           ; 1280         ; 32           ; 1280         ; 40960  ; None                                                                 ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|acl_mem1x:local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|hld_ram:hld_ram_inst|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst|hld_ram_lower_m20k_simple_dual_port:M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram:altera_syncram_inst|altera_syncram_7482:auto_generated|altsyncram_fm94:altsyncram1|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; M10K block ; Simple Dual Port ; 4096         ; 128          ; 4096         ; 128          ; 524288 ; None                                                                 ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|acl_mem1x:local_mem_system_aspace68.local_mem_group[0].bank[0].mem0|hld_ram:hld_ram_inst|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst|hld_ram_lower_m20k_simple_dual_port:M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram:altera_syncram_inst|altera_syncram_7482:auto_generated|altsyncram_fm94:altsyncram1|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; M10K block ; Simple Dual Port ; 4096         ; 128          ; 4096         ; 128          ; 524288 ; None                                                                 ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_conv_process_function:theconv_process_function|cnn_top_bb_conv_process_B10:thebb_conv_process_B10|cnn_top_bb_conv_process_B10_stall_region:thebb_conv_process_B10_stall_region|cnn_top_i_sfc_s_c0_in_for_cond20_i_prehe0000r72831_conv_process1:thei_sfc_s_c0_in_for_cond20_i_preheader_conv_processs_c0_enter72831_conv_process1_aunroll_x|cnn_top_i_llvm_fpga_sfc_exit_s_c0_out_fo0000xit738_conv_process0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond20_i_preheader_conv_processs_c0_exit738_conv_process1_aunroll_x|cnn_top_i_llvm_fpga_sfc_exit_s_c0_out_fo0005v_process1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond20_i_preheader_conv_processs_c0_exit738_conv_process1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond20_i_preheader_conv_processs_c0_exit738_conv_process0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_3t32:auto_generated|ALTDPRAM_INSTANCE                                           ; MLAB       ; Simple Dual Port ; 32           ; 352          ; 32           ; 352          ; 11264  ; None                                                                 ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_conv_process_function:theconv_process_function|cnn_top_bb_conv_process_B12:thebb_conv_process_B12_aunroll_x|cnn_top_bb_conv_process_B12_stall_region:thebb_conv_process_B12_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_mr32:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; MLAB       ; Simple Dual Port ; 16           ; 68           ; 16           ; 68           ; 1088   ; None                                                                 ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_conv_process_function:theconv_process_function|cnn_top_bb_conv_process_B12:thebb_conv_process_B12_aunroll_x|cnn_top_bb_conv_process_B12_stall_region:thebb_conv_process_B12_stall_region|cnn_top_i_llvm_fpga_mem_unnamed_conv_process101_conv_process0:thei_llvm_fpga_mem_unnamed_conv_process101_conv_process3|lsu_top:thei_llvm_fpga_mem_unnamed_conv_process101_conv_process1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:ack_fifo|acl_fifo:fifo_inner|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_0q32:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                                                                             ; MLAB       ; Simple Dual Port ; 16           ; 8            ; 16           ; 8            ; 128    ; None                                                                 ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_conv_process_function:theconv_process_function|cnn_top_bb_conv_process_B12:thebb_conv_process_B12_aunroll_x|cnn_top_bb_conv_process_B12_stall_region:thebb_conv_process_B12_stall_region|cnn_top_i_llvm_fpga_mem_unnamed_conv_process101_conv_process0:thei_llvm_fpga_mem_unnamed_conv_process101_conv_process3|lsu_top:thei_llvm_fpga_mem_unnamed_conv_process101_conv_process1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo2|acl_fifo:fifo_inner|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_br32:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                                                                            ; MLAB       ; Simple Dual Port ; 8            ; 31           ; 8            ; 31           ; 248    ; None                                                                 ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_conv_process_function:theconv_process_function|cnn_top_bb_conv_process_B12:thebb_conv_process_B12_aunroll_x|cnn_top_bb_conv_process_B12_stall_region:thebb_conv_process_B12_stall_region|cnn_top_i_llvm_fpga_mem_unnamed_conv_process101_conv_process0:thei_llvm_fpga_mem_unnamed_conv_process101_conv_process3|lsu_top:thei_llvm_fpga_mem_unnamed_conv_process101_conv_process1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_fifo:fifo_inner|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_gr32:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                                                                             ; MLAB       ; Simple Dual Port ; 8            ; 36           ; 8            ; 36           ; 288    ; None                                                                 ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_conv_process_function:theconv_process_function|cnn_top_bb_conv_process_B12:thebb_conv_process_B12_aunroll_x|cnn_top_bb_conv_process_B12_stall_region:thebb_conv_process_B12_stall_region|cnn_top_i_sfc_s_c0_in_for_cond24_i_prehe0000r75033_conv_process1:thei_sfc_s_c0_in_for_cond24_i_preheader_conv_processs_c0_enter75033_conv_process1_aunroll_x|cnn_top_i_llvm_fpga_sfc_exit_s_c0_out_fo0000xit770_conv_process0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_i_preheader_conv_processs_c0_exit770_conv_process1_aunroll_x|cnn_top_i_llvm_fpga_sfc_exit_s_c0_out_fo0006v_process1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_i_preheader_conv_processs_c0_exit770_conv_process1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_i_preheader_conv_processs_c0_exit770_conv_process0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_2972:auto_generated|altsyncram_deb4:altsyncram1|ALTSYNCRAM ; AUTO       ; Simple Dual Port ; 512          ; 384          ; 512          ; 384          ; 196608 ; None                                                                 ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_conv_process_function:theconv_process_function|cnn_top_bb_conv_process_B12:thebb_conv_process_B12_aunroll_x|cnn_top_bb_conv_process_B12_stall_region:thebb_conv_process_B12_stall_region|cnn_top_i_sfc_s_c0_in_for_cond24_i_prehe0000r75033_conv_process1:thei_sfc_s_c0_in_for_cond24_i_preheader_conv_processs_c0_enter75033_conv_process1_aunroll_x|cnn_top_i_sfc_logic_s_c0_in_for_cond24_i0000r75033_conv_process0:thei_sfc_logic_s_c0_in_for_cond24_i_preheader_conv_processs_c0_enter75033_conv_process0_aunroll_x|altera_syncram:redist40_i_llvm_fpga_pop_i32_pop97_conv_process248_out_data_out_51_mem_dmem|altera_syncram_r362:auto_generated|altsyncram_en94:altsyncram1|ALTSYNCRAM                                                                                                                                                                                                                                                                                                      ; M10K block ; Simple Dual Port ; 50           ; 32           ; 50           ; 32           ; 1600   ; None                                                                 ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_conv_process_function:theconv_process_function|cnn_top_bb_conv_process_B12:thebb_conv_process_B12_aunroll_x|cnn_top_bb_conv_process_B12_stall_region:thebb_conv_process_B12_stall_region|cnn_top_i_sfc_s_c0_in_for_cond24_i_prehe0000r75033_conv_process1:thei_sfc_s_c0_in_for_cond24_i_preheader_conv_processs_c0_enter75033_conv_process1_aunroll_x|cnn_top_i_sfc_logic_s_c0_in_for_cond24_i0000r75033_conv_process0:thei_sfc_logic_s_c0_in_for_cond24_i_preheader_conv_processs_c0_enter75033_conv_process0_aunroll_x|altera_syncram:redist42_i_llvm_fpga_pop_i32_offset_2_i465_pop87_conv_process219_out_data_out_51_mem_dmem|altera_syncram_b462:auto_generated|altsyncram_un94:altsyncram1|ALTSYNCRAM                                                                                                                                                                                                                                                                                        ; M10K block ; Simple Dual Port ; 49           ; 32           ; 49           ; 32           ; 1568   ; None                                                                 ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_conv_process_function:theconv_process_function|cnn_top_bb_conv_process_B12:thebb_conv_process_B12_aunroll_x|cnn_top_bb_conv_process_B12_stall_region:thebb_conv_process_B12_stall_region|cnn_top_i_sfc_s_c0_in_for_cond24_i_prehe0000r75033_conv_process1:thei_sfc_s_c0_in_for_cond24_i_preheader_conv_processs_c0_enter75033_conv_process1_aunroll_x|cnn_top_i_sfc_logic_s_c0_in_for_cond24_i0000r75033_conv_process0:thei_sfc_logic_s_c0_in_for_cond24_i_preheader_conv_processs_c0_enter75033_conv_process0_aunroll_x|altera_syncram:redist43_i_llvm_fpga_pop_i32_offset_0_i475_replace_phi287_pop90_conv_process240_out_data_out_51_mem_dmem|altera_syncram_r362:auto_generated|altsyncram_en94:altsyncram1|ALTSYNCRAM                                                                                                                                                                                                                                                                         ; M10K block ; Simple Dual Port ; 50           ; 32           ; 50           ; 32           ; 1600   ; None                                                                 ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_conv_process_function:theconv_process_function|cnn_top_bb_conv_process_B12:thebb_conv_process_B12_aunroll_x|cnn_top_bb_conv_process_B12_stall_region:thebb_conv_process_B12_stall_region|cnn_top_i_sfc_s_c0_in_for_cond24_i_prehe0000r75033_conv_process1:thei_sfc_s_c0_in_for_cond24_i_preheader_conv_processs_c0_enter75033_conv_process1_aunroll_x|cnn_top_i_sfc_logic_s_c0_in_for_cond24_i0000r75033_conv_process0:thei_sfc_logic_s_c0_in_for_cond24_i_preheader_conv_processs_c0_enter75033_conv_process0_aunroll_x|cnn_top_flt_i_sfc_logic_s_c0_in_for_cond0000ck28744ck26140c24ui5:thei_add44_i_1_conv_process86|altera_syncram:redist41_exp_aSig_uid22_block_rsrvd_fix_b_9_mem_dmem|altera_syncram_u062:auto_generated|altsyncram_hk94:altsyncram1|ALTDPRAM_INSTANCE                                                                                                                                                                                                                       ; MLAB       ; Simple Dual Port ; 5            ; 8            ; 5            ; 8            ; 40     ; None                                                                 ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_conv_process_function:theconv_process_function|cnn_top_bb_conv_process_B12:thebb_conv_process_B12_aunroll_x|cnn_top_bb_conv_process_B12_stall_region:thebb_conv_process_B12_stall_region|cnn_top_i_sfc_s_c0_in_for_cond24_i_prehe0000r75033_conv_process1:thei_sfc_s_c0_in_for_cond24_i_preheader_conv_processs_c0_enter75033_conv_process1_aunroll_x|cnn_top_i_sfc_logic_s_c0_in_for_cond24_i0000r75033_conv_process0:thei_sfc_logic_s_c0_in_for_cond24_i_preheader_conv_processs_c0_enter75033_conv_process0_aunroll_x|cnn_top_flt_i_sfc_logic_s_c0_in_for_cond0000ck28744ck26140c24ui5:thei_add44_i_2_conv_process131|altera_syncram:redist41_exp_aSig_uid22_block_rsrvd_fix_b_9_mem_dmem|altera_syncram_u062:auto_generated|altsyncram_hk94:altsyncram1|ALTDPRAM_INSTANCE                                                                                                                                                                                                                      ; MLAB       ; Simple Dual Port ; 5            ; 8            ; 5            ; 8            ; 40     ; None                                                                 ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_conv_process_function:theconv_process_function|cnn_top_bb_conv_process_B12:thebb_conv_process_B12_aunroll_x|cnn_top_bb_conv_process_B12_stall_region:thebb_conv_process_B12_stall_region|cnn_top_i_sfc_s_c0_in_for_cond24_i_prehe0000r75033_conv_process1:thei_sfc_s_c0_in_for_cond24_i_preheader_conv_processs_c0_enter75033_conv_process1_aunroll_x|cnn_top_i_sfc_logic_s_c0_in_for_cond24_i0000r75033_conv_process0:thei_sfc_logic_s_c0_in_for_cond24_i_preheader_conv_processs_c0_enter75033_conv_process0_aunroll_x|cnn_top_flt_i_sfc_logic_s_c0_in_for_cond0000ck28744ck26140c24ui5:thei_add44_i_3_conv_process176|altera_syncram:redist41_exp_aSig_uid22_block_rsrvd_fix_b_9_mem_dmem|altera_syncram_u062:auto_generated|altsyncram_hk94:altsyncram1|ALTDPRAM_INSTANCE                                                                                                                                                                                                                      ; MLAB       ; Simple Dual Port ; 5            ; 8            ; 5            ; 8            ; 40     ; None                                                                 ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_conv_process_function:theconv_process_function|cnn_top_bb_conv_process_B12:thebb_conv_process_B12_aunroll_x|cnn_top_bb_conv_process_B12_stall_region:thebb_conv_process_B12_stall_region|cnn_top_i_sfc_s_c0_in_for_cond24_i_prehe0000r75033_conv_process1:thei_sfc_s_c0_in_for_cond24_i_preheader_conv_processs_c0_enter75033_conv_process1_aunroll_x|cnn_top_i_sfc_logic_s_c0_in_for_cond24_i0000r75033_conv_process0:thei_sfc_logic_s_c0_in_for_cond24_i_preheader_conv_processs_c0_enter75033_conv_process0_aunroll_x|cnn_top_flt_i_sfc_logic_s_c0_in_for_cond0000ck28744ck26140c24ui5:thei_add44_i_conv_process41|altera_syncram:redist41_exp_aSig_uid22_block_rsrvd_fix_b_9_mem_dmem|altera_syncram_u062:auto_generated|altsyncram_hk94:altsyncram1|ALTDPRAM_INSTANCE                                                                                                                                                                                                                         ; MLAB       ; Simple Dual Port ; 5            ; 8            ; 5            ; 8            ; 40     ; None                                                                 ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_conv_process_function:theconv_process_function|cnn_top_bb_conv_process_B12:thebb_conv_process_B12_aunroll_x|cnn_top_bb_conv_process_B12_stall_region:thebb_conv_process_B12_stall_region|cnn_top_i_sfc_s_c0_in_for_cond24_i_prehe0000r75033_conv_process1:thei_sfc_s_c0_in_for_cond24_i_preheader_conv_processs_c0_enter75033_conv_process1_aunroll_x|cnn_top_i_sfc_logic_s_c0_in_for_cond24_i0000r75033_conv_process0:thei_sfc_logic_s_c0_in_for_cond24_i_preheader_conv_processs_c0_enter75033_conv_process0_aunroll_x|cnn_top_flt_i_sfc_logic_s_c0_in_for_cond0000j22644ck28744ck2675x:thei_div50_conv_process21|altera_syncram:memoryC0_uid113_invTables_lutmem_dmem|altera_syncram_s5m1:auto_generated|altsyncram_q2d4:altsyncram1|ALTSYNCRAM                                                                                                                                                                                                                                                 ; M10K block ; ROM              ; 512          ; 20           ; --           ; --           ; 10240  ; cnn_top_flt_i_sfc_logic_s_c0_in_for_cond0000113_invTables_lutmem.hex ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_conv_process_function:theconv_process_function|cnn_top_bb_conv_process_B12:thebb_conv_process_B12_aunroll_x|cnn_top_bb_conv_process_B12_stall_region:thebb_conv_process_B12_stall_region|cnn_top_i_sfc_s_c0_in_for_cond24_i_prehe0000r75033_conv_process1:thei_sfc_s_c0_in_for_cond24_i_preheader_conv_processs_c0_enter75033_conv_process1_aunroll_x|cnn_top_i_sfc_logic_s_c0_in_for_cond24_i0000r75033_conv_process0:thei_sfc_logic_s_c0_in_for_cond24_i_preheader_conv_processs_c0_enter75033_conv_process0_aunroll_x|cnn_top_flt_i_sfc_logic_s_c0_in_for_cond0000j22644ck28744ck2675x:thei_div50_conv_process21|altera_syncram:memoryC0_uid114_invTables_lutmem_dmem|altera_syncram_r5m1:auto_generated|altsyncram_p2d4:altsyncram1|ALTSYNCRAM                                                                                                                                                                                                                                                 ; M10K block ; ROM              ; 512          ; 11           ; --           ; --           ; 5632   ; cnn_top_flt_i_sfc_logic_s_c0_in_for_cond0000114_invTables_lutmem.hex ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_conv_process_function:theconv_process_function|cnn_top_bb_conv_process_B12:thebb_conv_process_B12_aunroll_x|cnn_top_bb_conv_process_B12_stall_region:thebb_conv_process_B12_stall_region|cnn_top_i_sfc_s_c0_in_for_cond24_i_prehe0000r75033_conv_process1:thei_sfc_s_c0_in_for_cond24_i_preheader_conv_processs_c0_enter75033_conv_process1_aunroll_x|cnn_top_i_sfc_logic_s_c0_in_for_cond24_i0000r75033_conv_process0:thei_sfc_logic_s_c0_in_for_cond24_i_preheader_conv_processs_c0_enter75033_conv_process0_aunroll_x|cnn_top_flt_i_sfc_logic_s_c0_in_for_cond0000j22644ck28744ck2675x:thei_div50_conv_process21|altera_syncram:memoryC1_uid117_invTables_lutmem_dmem|altera_syncram_u5m1:auto_generated|altsyncram_s2d4:altsyncram1|ALTSYNCRAM                                                                                                                                                                                                                                                 ; M10K block ; ROM              ; 512          ; 20           ; --           ; --           ; 10240  ; cnn_top_flt_i_sfc_logic_s_c0_in_for_cond0000117_invTables_lutmem.hex ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_conv_process_function:theconv_process_function|cnn_top_bb_conv_process_B12:thebb_conv_process_B12_aunroll_x|cnn_top_bb_conv_process_B12_stall_region:thebb_conv_process_B12_stall_region|cnn_top_i_sfc_s_c0_in_for_cond24_i_prehe0000r75033_conv_process1:thei_sfc_s_c0_in_for_cond24_i_preheader_conv_processs_c0_enter75033_conv_process1_aunroll_x|cnn_top_i_sfc_logic_s_c0_in_for_cond24_i0000r75033_conv_process0:thei_sfc_logic_s_c0_in_for_cond24_i_preheader_conv_processs_c0_enter75033_conv_process0_aunroll_x|cnn_top_flt_i_sfc_logic_s_c0_in_for_cond0000j22644ck28744ck2675x:thei_div50_conv_process21|altera_syncram:memoryC2_uid121_invTables_lutmem_dmem|altera_syncram_q5m1:auto_generated|altsyncram_o2d4:altsyncram1|ALTSYNCRAM                                                                                                                                                                                                                                                 ; M10K block ; ROM              ; 512          ; 12           ; --           ; --           ; 6144   ; cnn_top_flt_i_sfc_logic_s_c0_in_for_cond0000121_invTables_lutmem.hex ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_conv_process_function:theconv_process_function|cnn_top_bb_conv_process_B12:thebb_conv_process_B12_aunroll_x|cnn_top_bb_conv_process_B12_stall_region:thebb_conv_process_B12_stall_region|cnn_top_i_sfc_s_c0_in_for_cond24_i_prehe0000r75033_conv_process1:thei_sfc_s_c0_in_for_cond24_i_preheader_conv_processs_c0_enter75033_conv_process1_aunroll_x|cnn_top_i_sfc_logic_s_c0_in_for_cond24_i0000r75033_conv_process0:thei_sfc_logic_s_c0_in_for_cond24_i_preheader_conv_processs_c0_enter75033_conv_process0_aunroll_x|cnn_top_flt_i_sfc_logic_s_c0_in_for_cond0000j22644ck28744ck2675x:thei_div50_conv_process21|altera_syncram:redist21_expY_uid13_block_rsrvd_fix_b_8_mem_dmem|altera_syncram_0162:auto_generated|altsyncram_jk94:altsyncram1|ALTDPRAM_INSTANCE                                                                                                                                                                                                                               ; MLAB       ; Simple Dual Port ; 6            ; 8            ; 6            ; 8            ; 48     ; None                                                                 ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_conv_process_function:theconv_process_function|cnn_top_bb_conv_process_B16:thebb_conv_process_B16|cnn_top_bb_conv_process_B16_stall_region:thebb_conv_process_B16_stall_region|cnn_top_i_sfc_s_c0_in_for_cond2_i_prehea0000r78730_conv_process1:thei_sfc_s_c0_in_for_cond2_i_preheader_conv_processs_c0_enter78730_conv_process1_aunroll_x|cnn_top_i_llvm_fpga_sfc_exit_s_c0_out_fo0000xit794_conv_process0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond2_i_preheader_conv_processs_c0_exit794_conv_process1_aunroll_x|cnn_top_i_llvm_fpga_sfc_exit_s_c0_out_fo0007v_process1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond2_i_preheader_conv_processs_c0_exit794_conv_process1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond2_i_preheader_conv_processs_c0_exit794_conv_process0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_dr32:auto_generated|ALTDPRAM_INSTANCE                                               ; MLAB       ; Simple Dual Port ; 32           ; 40           ; 32           ; 40           ; 1280   ; None                                                                 ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_conv_process_function:theconv_process_function|cnn_top_bb_conv_process_B17:thebb_conv_process_B17|cnn_top_bb_conv_process_B17_stall_region:thebb_conv_process_B17_stall_region|cnn_top_i_sfc_s_c0_in_for_cond11_i_prehe0000r80332_conv_process1:thei_sfc_s_c0_in_for_cond11_i_preheader_preheader_conv_processs_c0_enter80332_conv_process1_aunroll_x|cnn_top_i_llvm_fpga_sfc_exit_s_c0_out_fo0000xit815_conv_process0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond11_i_preheader_preheader_conv_processs_c0_exit815_conv_process1_aunroll_x|cnn_top_i_llvm_fpga_sfc_exit_s_c0_out_fo0008v_process1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond11_i_preheader_preheader_conv_processs_c0_exit815_conv_process1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond11_i_preheader_preheader_conv_processs_c0_exit815_conv_process0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|ALTDPRAM_INSTANCE   ; MLAB       ; Simple Dual Port ; 32           ; 64           ; 32           ; 64           ; 2048   ; None                                                                 ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_conv_process_function:theconv_process_function|cnn_top_bb_conv_process_B19:thebb_conv_process_B19|cnn_top_bb_conv_process_B19_stall_region:thebb_conv_process_B19_stall_region|cnn_top_i_sfc_s_c0_in_for_cond11_i_prehe0000r83034_conv_process1:thei_sfc_s_c0_in_for_cond11_i_preheader_conv_processs_c0_enter83034_conv_process1_aunroll_x|cnn_top_i_llvm_fpga_sfc_exit_s_c0_out_fo0000xit849_conv_process0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond11_i_preheader_conv_processs_c0_exit849_conv_process1_aunroll_x|cnn_top_i_llvm_fpga_sfc_exit_s_c0_out_fo0009v_process1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond11_i_preheader_conv_processs_c0_exit849_conv_process1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond11_i_preheader_conv_processs_c0_exit849_conv_process0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_or32:auto_generated|ALTDPRAM_INSTANCE                                           ; MLAB       ; Simple Dual Port ; 32           ; 96           ; 32           ; 96           ; 3072   ; None                                                                 ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_conv_process_function:theconv_process_function|cnn_top_bb_conv_process_B21:thebb_conv_process_B21|cnn_top_bb_conv_process_B21_stall_region:thebb_conv_process_B21_stall_region|cnn_top_i_sfc_s_c0_in_for_cond15_i_prehe0000r87235_conv_process1:thei_sfc_s_c0_in_for_cond15_i_preheader_conv_processs_c0_enter87235_conv_process1_aunroll_x|cnn_top_i_llvm_fpga_sfc_exit_s_c0_out_fo0000xit898_conv_process0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond15_i_preheader_conv_processs_c0_exit898_conv_process1_aunroll_x|cnn_top_i_llvm_fpga_sfc_exit_s_c0_out_fo000av_process1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond15_i_preheader_conv_processs_c0_exit898_conv_process1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond15_i_preheader_conv_processs_c0_exit898_conv_process0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_5t32:auto_generated|ALTDPRAM_INSTANCE                                           ; MLAB       ; Simple Dual Port ; 32           ; 192          ; 32           ; 192          ; 6144   ; None                                                                 ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_conv_process_function:theconv_process_function|cnn_top_bb_conv_process_B24:thebb_conv_process_B24|cnn_top_bb_conv_process_B24_stall_region:thebb_conv_process_B24_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_up32:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; MLAB       ; Simple Dual Port ; 16           ; 6            ; 16           ; 6            ; 96     ; None                                                                 ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_conv_process_function:theconv_process_function|cnn_top_bb_conv_process_B24:thebb_conv_process_B24|cnn_top_bb_conv_process_B24_stall_region:thebb_conv_process_B24_stall_region|cnn_top_i_sfc_s_c1_in_for_body18_i_conv_0000r91836_conv_process1:thei_sfc_s_c1_in_for_body18_i_conv_processs_c1_enter91836_conv_process1_aunroll_x|cnn_top_i_llvm_fpga_sfc_exit_s_c1_out_fo0000xit924_conv_process0:thei_llvm_fpga_sfc_exit_s_c1_out_for_body18_i_conv_processs_c1_exit924_conv_process1_aunroll_x|cnn_top_i_llvm_fpga_sfc_exit_s_c1_out_fo0001v_process1_data_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_for_body18_i_conv_processs_c1_exit924_conv_process1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_for_body18_i_conv_processs_c1_exit924_conv_process0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|ALTDPRAM_INSTANCE                                                                                   ; MLAB       ; Simple Dual Port ; 32           ; 224          ; 32           ; 224          ; 7168   ; None                                                                 ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_conv_process_function:theconv_process_function|cnn_top_bb_conv_process_B2:thebb_conv_process_B2|cnn_top_bb_conv_process_B2_stall_region:thebb_conv_process_B2_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_c272:auto_generated|altsyncram_n7b4:altsyncram1|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; AUTO       ; Simple Dual Port ; 128          ; 3            ; 128          ; 3            ; 384    ; None                                                                 ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_conv_process_function:theconv_process_function|cnn_top_bb_conv_process_B2:thebb_conv_process_B2|cnn_top_bb_conv_process_B2_stall_region:thebb_conv_process_B2_stall_region|acl_data_fifo:theredist2_i_sfc_s_c0_in_for_body_conv_processs_c0_enter26_conv_process1_aunroll_x_out_c0_exit_5_tpl_91_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_8272:auto_generated|altsyncram_j7b4:altsyncram1|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; AUTO       ; Simple Dual Port ; 128          ; 1            ; 128          ; 1            ; 128    ; None                                                                 ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_conv_process_function:theconv_process_function|cnn_top_bb_conv_process_B2:thebb_conv_process_B2|cnn_top_bb_conv_process_B2_stall_region:thebb_conv_process_B2_stall_region|cnn_top_i_llvm_fpga_mem_unnamed_conv_process20_conv_process0:thei_llvm_fpga_mem_unnamed_conv_process20_conv_process3|lsu_top:thei_llvm_fpga_mem_unnamed_conv_process20_conv_process1|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|acl_scfifo_wrapped:GEN_SINGLE_WORD_RD_NEXT.offset_fifo|scfifo:scfifo_inst|scfifo_q4p1:auto_generated|a_dpfifo_pef1:dpfifo|altsyncram_81p1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                            ; AUTO       ; Simple Dual Port ; 256          ; 1            ; 256          ; 1            ; 256    ; None                                                                 ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_conv_process_function:theconv_process_function|cnn_top_bb_conv_process_B2:thebb_conv_process_B2|cnn_top_bb_conv_process_B2_stall_region:thebb_conv_process_B2_stall_region|cnn_top_i_llvm_fpga_mem_unnamed_conv_process20_conv_process0:thei_llvm_fpga_mem_unnamed_conv_process20_conv_process3|lsu_top:thei_llvm_fpga_mem_unnamed_conv_process20_conv_process1|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|acl_scfifo_wrapped:rd_back_wfifo|scfifo:scfifo_inst|scfifo_e6p1:auto_generated|a_dpfifo_dgf1:dpfifo|altsyncram_g4p1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                                                  ; AUTO       ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192   ; None                                                                 ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_conv_process_function:theconv_process_function|cnn_top_bb_conv_process_B2:thebb_conv_process_B2|cnn_top_bb_conv_process_B2_stall_region:thebb_conv_process_B2_stall_region|cnn_top_i_llvm_fpga_mem_unnamed_conv_process20_conv_process0:thei_llvm_fpga_mem_unnamed_conv_process20_conv_process3|lsu_top:thei_llvm_fpga_mem_unnamed_conv_process20_conv_process1|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|acl_scfifo_wrapped:rd_request_fifo|scfifo:scfifo_inst|scfifo_m4p1:auto_generated|a_dpfifo_cgf1:dpfifo|altsyncram_e4p1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                                                ; AUTO       ; Simple Dual Port ; 256          ; 31           ; 256          ; 31           ; 7936   ; None                                                                 ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_conv_process_function:theconv_process_function|cnn_top_bb_conv_process_B2:thebb_conv_process_B2|cnn_top_bb_conv_process_B2_stall_region:thebb_conv_process_B2_stall_region|cnn_top_i_llvm_fpga_mem_unnamed_conv_process21_conv_process0:thei_llvm_fpga_mem_unnamed_conv_process21_conv_process4|lsu_top:thei_llvm_fpga_mem_unnamed_conv_process21_conv_process1|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|acl_scfifo_wrapped:GEN_SINGLE_WORD_RD_NEXT.offset_fifo|scfifo:scfifo_inst|scfifo_q4p1:auto_generated|a_dpfifo_pef1:dpfifo|altsyncram_81p1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                            ; AUTO       ; Simple Dual Port ; 256          ; 1            ; 256          ; 1            ; 256    ; None                                                                 ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_conv_process_function:theconv_process_function|cnn_top_bb_conv_process_B2:thebb_conv_process_B2|cnn_top_bb_conv_process_B2_stall_region:thebb_conv_process_B2_stall_region|cnn_top_i_llvm_fpga_mem_unnamed_conv_process21_conv_process0:thei_llvm_fpga_mem_unnamed_conv_process21_conv_process4|lsu_top:thei_llvm_fpga_mem_unnamed_conv_process21_conv_process1|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|acl_scfifo_wrapped:rd_back_wfifo|scfifo:scfifo_inst|scfifo_e6p1:auto_generated|a_dpfifo_dgf1:dpfifo|altsyncram_g4p1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                                                  ; AUTO       ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192   ; None                                                                 ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_conv_process_function:theconv_process_function|cnn_top_bb_conv_process_B2:thebb_conv_process_B2|cnn_top_bb_conv_process_B2_stall_region:thebb_conv_process_B2_stall_region|cnn_top_i_llvm_fpga_mem_unnamed_conv_process21_conv_process0:thei_llvm_fpga_mem_unnamed_conv_process21_conv_process4|lsu_top:thei_llvm_fpga_mem_unnamed_conv_process21_conv_process1|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|acl_scfifo_wrapped:rd_request_fifo|scfifo:scfifo_inst|scfifo_m4p1:auto_generated|a_dpfifo_cgf1:dpfifo|altsyncram_e4p1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                                                ; AUTO       ; Simple Dual Port ; 256          ; 31           ; 256          ; 31           ; 7936   ; None                                                                 ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_conv_process_function:theconv_process_function|cnn_top_bb_conv_process_B2:thebb_conv_process_B2|cnn_top_bb_conv_process_B2_stall_region:thebb_conv_process_B2_stall_region|cnn_top_i_sfc_s_c0_in_for_body_conv_proc0000nter26_conv_process1:thei_sfc_s_c0_in_for_body_conv_processs_c0_enter26_conv_process1_aunroll_x|cnn_top_i_llvm_fpga_sfc_exit_s_c0_out_fo00000_exit_conv_process0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_conv_processs_c0_exit_conv_process1_aunroll_x|cnn_top_i_llvm_fpga_sfc_exit_s_c0_out_fo0000v_process1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_conv_processs_c0_exit_conv_process1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_conv_processs_c0_exit_conv_process0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_9t32:auto_generated|ALTDPRAM_INSTANCE                                                                                                                   ; MLAB       ; Simple Dual Port ; 32           ; 256          ; 32           ; 256          ; 8192   ; None                                                                 ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_conv_process_function:theconv_process_function|cnn_top_bb_conv_process_B2:thebb_conv_process_B2|cnn_top_bb_conv_process_B2_stall_region:thebb_conv_process_B2_stall_region|cnn_top_i_sfc_s_c1_in_for_body_conv_proc0000_enter_conv_process6:thei_sfc_s_c1_in_for_body_conv_processs_c1_enter_conv_process6_aunroll_x|cnn_top_i_sfc_logic_s_c1_in_for_body_con0000_enter_conv_process0:thei_sfc_logic_s_c1_in_for_body_conv_processs_c1_enter_conv_process0_aunroll_x|altera_syncram:redist18_sync_together355_aunroll_x_in_c1_eni5_1_tpl_3_mem_dmem|altera_syncram_e362:auto_generated|altsyncram_1n94:altsyncram1|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                                                                                                               ; MLAB       ; Simple Dual Port ; 2            ; 32           ; 2            ; 32           ; 64     ; None                                                                 ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_conv_process_function:theconv_process_function|cnn_top_bb_conv_process_B2:thebb_conv_process_B2|cnn_top_bb_conv_process_B2_stall_region:thebb_conv_process_B2_stall_region|cnn_top_i_sfc_s_c1_in_for_body_conv_proc0000_enter_conv_process6:thei_sfc_s_c1_in_for_body_conv_processs_c1_enter_conv_process6_aunroll_x|cnn_top_i_sfc_logic_s_c1_in_for_body_con0000_enter_conv_process0:thei_sfc_logic_s_c1_in_for_body_conv_processs_c1_enter_conv_process0_aunroll_x|cnn_top_flt_i_sfc_logic_s_c1_in_for_body000024ad20454ge26154gk5u:thei_div_conv_process5|altera_syncram:memoryC0_uid113_invTables_lutmem_dmem|altera_syncram_76m1:auto_generated|altsyncram_53d4:altsyncram1|ALTSYNCRAM                                                                                                                                                                                                                                                                                                        ; M10K block ; ROM              ; 512          ; 20           ; --           ; --           ; 10240  ; cnn_top_flt_i_sfc_logic_s_c1_in_for_body0000113_invTables_lutmem.hex ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_conv_process_function:theconv_process_function|cnn_top_bb_conv_process_B2:thebb_conv_process_B2|cnn_top_bb_conv_process_B2_stall_region:thebb_conv_process_B2_stall_region|cnn_top_i_sfc_s_c1_in_for_body_conv_proc0000_enter_conv_process6:thei_sfc_s_c1_in_for_body_conv_processs_c1_enter_conv_process6_aunroll_x|cnn_top_i_sfc_logic_s_c1_in_for_body_con0000_enter_conv_process0:thei_sfc_logic_s_c1_in_for_body_conv_processs_c1_enter_conv_process0_aunroll_x|cnn_top_flt_i_sfc_logic_s_c1_in_for_body000024ad20454ge26154gk5u:thei_div_conv_process5|altera_syncram:memoryC0_uid114_invTables_lutmem_dmem|altera_syncram_66m1:auto_generated|altsyncram_43d4:altsyncram1|ALTSYNCRAM                                                                                                                                                                                                                                                                                                        ; M10K block ; ROM              ; 512          ; 11           ; --           ; --           ; 5632   ; cnn_top_flt_i_sfc_logic_s_c1_in_for_body0000114_invTables_lutmem.hex ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_conv_process_function:theconv_process_function|cnn_top_bb_conv_process_B2:thebb_conv_process_B2|cnn_top_bb_conv_process_B2_stall_region:thebb_conv_process_B2_stall_region|cnn_top_i_sfc_s_c1_in_for_body_conv_proc0000_enter_conv_process6:thei_sfc_s_c1_in_for_body_conv_processs_c1_enter_conv_process6_aunroll_x|cnn_top_i_sfc_logic_s_c1_in_for_body_con0000_enter_conv_process0:thei_sfc_logic_s_c1_in_for_body_conv_processs_c1_enter_conv_process0_aunroll_x|cnn_top_flt_i_sfc_logic_s_c1_in_for_body000024ad20454ge26154gk5u:thei_div_conv_process5|altera_syncram:memoryC1_uid117_invTables_lutmem_dmem|altera_syncram_96m1:auto_generated|altsyncram_73d4:altsyncram1|ALTSYNCRAM                                                                                                                                                                                                                                                                                                        ; M10K block ; ROM              ; 512          ; 20           ; --           ; --           ; 10240  ; cnn_top_flt_i_sfc_logic_s_c1_in_for_body0000117_invTables_lutmem.hex ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_conv_process_function:theconv_process_function|cnn_top_bb_conv_process_B2:thebb_conv_process_B2|cnn_top_bb_conv_process_B2_stall_region:thebb_conv_process_B2_stall_region|cnn_top_i_sfc_s_c1_in_for_body_conv_proc0000_enter_conv_process6:thei_sfc_s_c1_in_for_body_conv_processs_c1_enter_conv_process6_aunroll_x|cnn_top_i_sfc_logic_s_c1_in_for_body_con0000_enter_conv_process0:thei_sfc_logic_s_c1_in_for_body_conv_processs_c1_enter_conv_process0_aunroll_x|cnn_top_flt_i_sfc_logic_s_c1_in_for_body000024ad20454ge26154gk5u:thei_div_conv_process5|altera_syncram:memoryC2_uid121_invTables_lutmem_dmem|altera_syncram_56m1:auto_generated|altsyncram_33d4:altsyncram1|ALTSYNCRAM                                                                                                                                                                                                                                                                                                        ; M10K block ; ROM              ; 512          ; 12           ; --           ; --           ; 6144   ; cnn_top_flt_i_sfc_logic_s_c1_in_for_body0000121_invTables_lutmem.hex ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_conv_process_function:theconv_process_function|cnn_top_bb_conv_process_B2:thebb_conv_process_B2|cnn_top_bb_conv_process_B2_stall_region:thebb_conv_process_B2_stall_region|cnn_top_i_sfc_s_c1_in_for_body_conv_proc0000_enter_conv_process6:thei_sfc_s_c1_in_for_body_conv_processs_c1_enter_conv_process6_aunroll_x|cnn_top_i_sfc_logic_s_c1_in_for_body_con0000_enter_conv_process0:thei_sfc_logic_s_c1_in_for_body_conv_processs_c1_enter_conv_process0_aunroll_x|cnn_top_flt_i_sfc_logic_s_c1_in_for_body000024ad20454ge26154gk5u:thei_div_conv_process5|altera_syncram:redist21_expY_uid13_block_rsrvd_fix_b_8_mem_dmem|altera_syncram_0162:auto_generated|altsyncram_jk94:altsyncram1|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                                      ; MLAB       ; Simple Dual Port ; 6            ; 8            ; 6            ; 8            ; 48     ; None                                                                 ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_conv_process_function:theconv_process_function|cnn_top_bb_conv_process_B4:thebb_conv_process_B4|cnn_top_bb_conv_process_B4_stall_region:thebb_conv_process_B4_stall_region|cnn_top_i_sfc_s_c0_in_for_cond1_i_prehea0000r69227_conv_process1:thei_sfc_s_c0_in_for_cond1_i_preheader_conv_processs_c0_enter69227_conv_process1_aunroll_x|cnn_top_i_llvm_fpga_sfc_exit_s_c0_out_fo0000xit697_conv_process0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_i_preheader_conv_processs_c0_exit697_conv_process1_aunroll_x|cnn_top_i_llvm_fpga_sfc_exit_s_c0_out_fo0001v_process1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_i_preheader_conv_processs_c0_exit697_conv_process1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_i_preheader_conv_processs_c0_exit697_conv_process0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|ALTDPRAM_INSTANCE                                                   ; MLAB       ; Simple Dual Port ; 32           ; 64           ; 32           ; 64           ; 2048   ; None                                                                 ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_conv_process_function:theconv_process_function|cnn_top_bb_conv_process_B5:thebb_conv_process_B5|cnn_top_bb_conv_process_B5_stall_region:thebb_conv_process_B5_stall_region|cnn_top_i_sfc_s_c0_in_for_cond5_i_prehea0000r70229_conv_process1:thei_sfc_s_c0_in_for_cond5_i_preheader_conv_processs_c0_enter70229_conv_process1_aunroll_x|cnn_top_i_llvm_fpga_sfc_exit_s_c0_out_fo0000xit707_conv_process0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_i_preheader_conv_processs_c0_exit707_conv_process1_aunroll_x|cnn_top_i_llvm_fpga_sfc_exit_s_c0_out_fo0002v_process1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_i_preheader_conv_processs_c0_exit707_conv_process1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_i_preheader_conv_processs_c0_exit707_conv_process0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_fr32:auto_generated|ALTDPRAM_INSTANCE                                                   ; MLAB       ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                                                                 ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_conv_process_function:theconv_process_function|cnn_top_bb_conv_process_B9:thebb_conv_process_B9|cnn_top_bb_conv_process_B9_stall_region:thebb_conv_process_B9_stall_region|cnn_top_i_sfc_s_c0_in_for_cond13_i_prehe0000r71428_conv_process1:thei_sfc_s_c0_in_for_cond13_i_preheader_conv_processs_c0_enter71428_conv_process1_aunroll_x|cnn_top_i_llvm_fpga_sfc_exit_s_c0_out_fo0000xit720_conv_process0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond13_i_preheader_conv_processs_c0_exit720_conv_process1_aunroll_x|cnn_top_i_llvm_fpga_sfc_exit_s_c0_out_fo0004v_process1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond13_i_preheader_conv_processs_c0_exit720_conv_process1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond13_i_preheader_conv_processs_c0_exit720_conv_process0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_or32:auto_generated|ALTDPRAM_INSTANCE                                               ; MLAB       ; Simple Dual Port ; 32           ; 96           ; 32           ; 96           ; 3072   ; None                                                                 ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_function:thecnn_top_function|cnn_top_bb_B3:thebb_cnn_top_B3|cnn_top_bb_B3_stall_region:thebb_cnn_top_B3_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_r572:auto_generated|altsyncram_6bb4:altsyncram1|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; AUTO       ; Simple Dual Port ; 128          ; 19           ; 128          ; 19           ; 2432   ; None                                                                 ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_function:thecnn_top_function|cnn_top_bb_B3:thebb_cnn_top_B3|cnn_top_bb_B3_stall_region:thebb_cnn_top_B3_stall_region|acl_data_fifo:theredist18_i_sfc_s_c0_in_for_body_cnn_tops_c0_enter964_cnn_top1_aunroll_x_out_c0_exit98_20_tpl_76_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_8272:auto_generated|altsyncram_j7b4:altsyncram1|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; AUTO       ; Simple Dual Port ; 128          ; 1            ; 128          ; 1            ; 128    ; None                                                                 ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_function:thecnn_top_function|cnn_top_bb_B3:thebb_cnn_top_B3|cnn_top_bb_B3_stall_region:thebb_cnn_top_B3_stall_region|cnn_top_i_llvm_fpga_mem_unnamed_9_cnn_top0:thei_llvm_fpga_mem_unnamed_cnn_top9_cnn_top3|lsu_top:thei_llvm_fpga_mem_unnamed_cnn_top9_cnn_top1|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|acl_scfifo_wrapped:GEN_SINGLE_WORD_RD_NEXT.offset_fifo|scfifo:scfifo_inst|scfifo_q4p1:auto_generated|a_dpfifo_pef1:dpfifo|altsyncram_81p1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; AUTO       ; Simple Dual Port ; 256          ; 1            ; 256          ; 1            ; 256    ; None                                                                 ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_function:thecnn_top_function|cnn_top_bb_B3:thebb_cnn_top_B3|cnn_top_bb_B3_stall_region:thebb_cnn_top_B3_stall_region|cnn_top_i_llvm_fpga_mem_unnamed_9_cnn_top0:thei_llvm_fpga_mem_unnamed_cnn_top9_cnn_top3|lsu_top:thei_llvm_fpga_mem_unnamed_cnn_top9_cnn_top1|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|acl_scfifo_wrapped:rd_back_wfifo|scfifo:scfifo_inst|scfifo_e6p1:auto_generated|a_dpfifo_dgf1:dpfifo|altsyncram_g4p1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; AUTO       ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192   ; None                                                                 ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_function:thecnn_top_function|cnn_top_bb_B3:thebb_cnn_top_B3|cnn_top_bb_B3_stall_region:thebb_cnn_top_B3_stall_region|cnn_top_i_llvm_fpga_mem_unnamed_9_cnn_top0:thei_llvm_fpga_mem_unnamed_cnn_top9_cnn_top3|lsu_top:thei_llvm_fpga_mem_unnamed_cnn_top9_cnn_top1|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|acl_scfifo_wrapped:rd_request_fifo|scfifo:scfifo_inst|scfifo_m4p1:auto_generated|a_dpfifo_cgf1:dpfifo|altsyncram_e4p1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; AUTO       ; Simple Dual Port ; 256          ; 31           ; 256          ; 31           ; 7936   ; None                                                                 ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_function:thecnn_top_function|cnn_top_bb_B3:thebb_cnn_top_B3|cnn_top_bb_B3_stall_region:thebb_cnn_top_B3_stall_region|cnn_top_i_sfc_s_c0_in_for_body_s_c0_enter964_cnn_top1:thei_sfc_s_c0_in_for_body_cnn_tops_c0_enter964_cnn_top1_aunroll_x|cnn_top_i_llvm_fpga_sfc_exit_s_c0_out_fo0000s_c0_exit98_cnn_top0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_cnn_tops_c0_exit98_cnn_top1_aunroll_x|cnn_top_i_llvm_fpga_sfc_exit_s_c0_out_fo00008_cnn_top1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_cnn_tops_c0_exit98_cnn_top1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_cnn_tops_c0_exit98_cnn_top0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_us32:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                     ; MLAB       ; Simple Dual Port ; 32           ; 320          ; 32           ; 320          ; 10240  ; None                                                                 ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_function:thecnn_top_function|cnn_top_bb_B7:thebb_cnn_top_B7_aunroll_x|cnn_top_bb_B7_stall_region:thebb_cnn_top_B7_stall_region|cnn_top_i_iord_bl_return_load_input0_unnamed_68_cnn_top0:thei_iord_bl_return_load_input0_unnamed_cnn_top68_cnn_top23|hld_iord:theiord|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst|hld_fifo:GEN_UP_FIFO.upstream_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_qp32:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; MLAB       ; Simple Dual Port ; 32           ; 1            ; 32           ; 1            ; 32     ; None                                                                 ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_function:thecnn_top_function|cnn_top_bb_B7:thebb_cnn_top_B7_aunroll_x|cnn_top_bb_B7_stall_region:thebb_cnn_top_B7_stall_region|cnn_top_i_iord_bl_return_load_input1_unnamed_70_cnn_top0:thei_iord_bl_return_load_input1_unnamed_cnn_top70_cnn_top25|hld_iord:theiord|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst|hld_fifo:GEN_UP_FIFO.upstream_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_qp32:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; MLAB       ; Simple Dual Port ; 32           ; 1            ; 32           ; 1            ; 32     ; None                                                                 ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_function:thecnn_top_function|cnn_top_bb_B7:thebb_cnn_top_B7_aunroll_x|cnn_top_bb_B7_stall_region:thebb_cnn_top_B7_stall_region|cnn_top_i_iord_bl_return_load_weight0_unnamed_72_cnn_top0:thei_iord_bl_return_load_weight0_unnamed_cnn_top72_cnn_top27|hld_iord:theiord|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst|hld_fifo:GEN_UP_FIFO.upstream_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_qp32:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; MLAB       ; Simple Dual Port ; 32           ; 1            ; 32           ; 1            ; 32     ; None                                                                 ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_function:thecnn_top_function|cnn_top_bb_B7:thebb_cnn_top_B7_aunroll_x|cnn_top_bb_B7_stall_region:thebb_cnn_top_B7_stall_region|cnn_top_i_iord_bl_return_load_weight1_unnamed_74_cnn_top0:thei_iord_bl_return_load_weight1_unnamed_cnn_top74_cnn_top29|hld_iord:theiord|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst|hld_fifo:GEN_UP_FIFO.upstream_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_qp32:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; MLAB       ; Simple Dual Port ; 32           ; 1            ; 32           ; 1            ; 32     ; None                                                                 ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_function:thecnn_top_function|cnn_top_bb_B9:thebb_cnn_top_B9|cnn_top_bb_B9_stall_region:thebb_cnn_top_B9_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_e272:auto_generated|altsyncram_p7b4:altsyncram1|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; AUTO       ; Simple Dual Port ; 128          ; 4            ; 128          ; 4            ; 512    ; None                                                                 ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_function:thecnn_top_function|cnn_top_bb_B9:thebb_cnn_top_B9|cnn_top_bb_B9_stall_region:thebb_cnn_top_B9_stall_region|acl_data_fifo:theredist2_i_sfc_s_c0_in_for_body9_cnn_tops_c0_enter1035_cnn_top1_aunroll_x_out_c0_exit112_1_tpl_73_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_8272:auto_generated|altsyncram_j7b4:altsyncram1|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; AUTO       ; Simple Dual Port ; 128          ; 1            ; 128          ; 1            ; 128    ; None                                                                 ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_function:thecnn_top_function|cnn_top_bb_B9:thebb_cnn_top_B9|cnn_top_bb_B9_stall_region:thebb_cnn_top_B9_stall_region|acl_data_fifo:theredist6_i_sfc_s_c0_in_for_body9_cnn_tops_c0_enter1035_cnn_top1_aunroll_x_out_c0_exit112_5_tpl_74_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_8272:auto_generated|altsyncram_j7b4:altsyncram1|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; AUTO       ; Simple Dual Port ; 128          ; 1            ; 128          ; 1            ; 128    ; None                                                                 ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_function:thecnn_top_function|cnn_top_bb_B9:thebb_cnn_top_B9|cnn_top_bb_B9_stall_region:thebb_cnn_top_B9_stall_region|cnn_top_i_llvm_fpga_mem_unnamed_80_cnn_top0:thei_llvm_fpga_mem_unnamed_cnn_top80_cnn_top7|lsu_top:thei_llvm_fpga_mem_unnamed_cnn_top80_cnn_top1|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|acl_scfifo_wrapped:GEN_SINGLE_WORD_RD_NEXT.offset_fifo|scfifo:scfifo_inst|scfifo_q4p1:auto_generated|a_dpfifo_pef1:dpfifo|altsyncram_81p1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; AUTO       ; Simple Dual Port ; 256          ; 1            ; 256          ; 1            ; 256    ; None                                                                 ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_function:thecnn_top_function|cnn_top_bb_B9:thebb_cnn_top_B9|cnn_top_bb_B9_stall_region:thebb_cnn_top_B9_stall_region|cnn_top_i_llvm_fpga_mem_unnamed_80_cnn_top0:thei_llvm_fpga_mem_unnamed_cnn_top80_cnn_top7|lsu_top:thei_llvm_fpga_mem_unnamed_cnn_top80_cnn_top1|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|acl_scfifo_wrapped:rd_back_wfifo|scfifo:scfifo_inst|scfifo_e6p1:auto_generated|a_dpfifo_dgf1:dpfifo|altsyncram_g4p1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; AUTO       ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192   ; None                                                                 ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_function:thecnn_top_function|cnn_top_bb_B9:thebb_cnn_top_B9|cnn_top_bb_B9_stall_region:thebb_cnn_top_B9_stall_region|cnn_top_i_llvm_fpga_mem_unnamed_80_cnn_top0:thei_llvm_fpga_mem_unnamed_cnn_top80_cnn_top7|lsu_top:thei_llvm_fpga_mem_unnamed_cnn_top80_cnn_top1|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|acl_scfifo_wrapped:rd_request_fifo|scfifo:scfifo_inst|scfifo_m4p1:auto_generated|a_dpfifo_cgf1:dpfifo|altsyncram_e4p1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; AUTO       ; Simple Dual Port ; 256          ; 31           ; 256          ; 31           ; 7936   ; None                                                                 ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_function:thecnn_top_function|cnn_top_bb_B9:thebb_cnn_top_B9|cnn_top_bb_B9_stall_region:thebb_cnn_top_B9_stall_region|cnn_top_i_sfc_s_c0_in_for_body9_s_c0_enter1035_cnn_top1:thei_sfc_s_c0_in_for_body9_cnn_tops_c0_enter1035_cnn_top1_aunroll_x|cnn_top_i_llvm_fpga_sfc_exit_s_c0_out_fo0000_c0_exit112_cnn_top0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body9_cnn_tops_c0_exit112_cnn_top1_aunroll_x|cnn_top_i_llvm_fpga_sfc_exit_s_c0_out_fo00002_cnn_top1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body9_cnn_tops_c0_exit112_cnn_top1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body9_cnn_tops_c0_exit112_cnn_top0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_4t32:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                           ; MLAB       ; Simple Dual Port ; 32           ; 128          ; 32           ; 128          ; 4096   ; None                                                                 ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_iowr_bl_acl_c_storage_pipe_V_Pip0000pe_channel_fifo_inst:theiowr_bl_acl_c_storage_pipe_V_Pipe0ID_0BIAHC_Uweight_packet_0GE_ihc_0UConstantPipeStorage_internal_2_B_pipe_channel_fifo_inst|acl_stream_fifo:theiowr_bl_acl_c_storage_pipe_V_Pipe0ID_0BIAHC_Uweight_packet_0GE_ihc_0UConstantPipeStorage_internal_2_B_pipe_channel_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_ib72:auto_generated|altsyncram_tgb4:altsyncram1|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                                                                                ; AUTO       ; Simple Dual Port ; 512          ; 1024         ; 512          ; 1024         ; 524288 ; None                                                                 ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_iowr_bl_acl_c_storage_pipe_V_Pip0001pe_channel_fifo_inst:theiowr_bl_acl_c_storage_pipe_V_Pipe0ID_0BKC_Uinput_packet_0GE_ihc_0UConstantPipeStorage_internal_2_B_pipe_channel_fifo_inst|acl_stream_fifo:theiowr_bl_acl_c_storage_pipe_V_Pipe0ID_0BKC_Uinput_packet_0GE_ihc_0UConstantPipeStorage_internal_2_B_pipe_channel_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_o572:auto_generated|altsyncram_3bb4:altsyncram1|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; AUTO       ; Simple Dual Port ; 512          ; 64           ; 512          ; 64           ; 32768  ; None                                                                 ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_iowr_bl_acl_c_storage_pipe_V_Pip0002pe_channel_fifo_inst:theiowr_bl_acl_c_storage_pipe_V_Pipe1ID_0BHKDL_Uweight_packet_0GE_ihc_0UConstantPipeStorage_internal_2_B_pipe_channel_fifo_inst|acl_stream_fifo:theiowr_bl_acl_c_storage_pipe_V_Pipe1ID_0BHKDL_Uweight_packet_0GE_ihc_0UConstantPipeStorage_internal_2_B_pipe_channel_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_ib72:auto_generated|altsyncram_tgb4:altsyncram1|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                                                                                ; AUTO       ; Simple Dual Port ; 512          ; 1024         ; 512          ; 1024         ; 524288 ; None                                                                 ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_iowr_bl_acl_c_storage_pipe_V_Pip0003pe_channel_fifo_inst:theiowr_bl_acl_c_storage_pipe_V_Pipe1ID_0DDL_Uinput_packet_0GE_ihc_0UConstantPipeStorage_internal_2_B_pipe_channel_fifo_inst|acl_stream_fifo:theiowr_bl_acl_c_storage_pipe_V_Pipe1ID_0DDL_Uinput_packet_0GE_ihc_0UConstantPipeStorage_internal_2_B_pipe_channel_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_o572:auto_generated|altsyncram_3bb4:altsyncram1|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; AUTO       ; Simple Dual Port ; 512          ; 64           ; 512          ; 64           ; 32768  ; None                                                                 ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_load_input0_function:theload_input0_function|cnn_top_bb_load_input0_B10:thebb_load_input0_B10|cnn_top_bb_load_input0_B10_stall_region:thebb_load_input0_B10_stall_region|cnn_top_i_sfc_s_c0_in_for_cond58_prehead0000er21815_load_input01:thei_sfc_s_c0_in_for_cond58_preheader_preheader_load_input0s_c0_enter21815_load_input01_aunroll_x|cnn_top_i_llvm_fpga_sfc_exit_s_c0_out_fo0000exit229_load_input00:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond58_preheader_preheader_load_input0s_c0_exit229_load_input01_aunroll_x|cnn_top_i_llvm_fpga_sfc_exit_s_c0_out_fo0004ad_input01_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond58_preheader_preheader_load_input0s_c0_exit229_load_input01_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond58_preheader_preheader_load_input0s_c0_exit229_load_input00|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_5t32:auto_generated|ALTDPRAM_INSTANCE                         ; MLAB       ; Simple Dual Port ; 32           ; 192          ; 32           ; 192          ; 6144   ; None                                                                 ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_load_input0_function:theload_input0_function|cnn_top_bb_load_input0_B12:thebb_load_input0_B12|cnn_top_bb_load_input0_B12_stall_region:thebb_load_input0_B12_stall_region|cnn_top_i_sfc_s_c0_in_for_cond58_prehead0000er24217_load_input01:thei_sfc_s_c0_in_for_cond58_preheader_load_input0s_c0_enter24217_load_input01_aunroll_x|cnn_top_i_llvm_fpga_sfc_exit_s_c0_out_fo0000exit255_load_input00:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond58_preheader_load_input0s_c0_exit255_load_input01_aunroll_x|cnn_top_i_llvm_fpga_sfc_exit_s_c0_out_fo0005ad_input01_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond58_preheader_load_input0s_c0_exit255_load_input01_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond58_preheader_load_input0s_c0_exit255_load_input00|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_us32:auto_generated|ALTDPRAM_INSTANCE                                                                 ; MLAB       ; Simple Dual Port ; 32           ; 320          ; 32           ; 320          ; 10240  ; None                                                                 ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_load_input0_function:theload_input0_function|cnn_top_bb_load_input0_B14:thebb_load_input0_B14|cnn_top_bb_load_input0_B14_stall_region:thebb_load_input0_B14_stall_region|cnn_top_i_sfc_s_c0_in_for_cond62_prehead0000er27018_load_input01:thei_sfc_s_c0_in_for_cond62_preheader_load_input0s_c0_enter27018_load_input01_aunroll_x|cnn_top_i_llvm_fpga_sfc_exit_s_c0_out_fo0000exit291_load_input00:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond62_preheader_load_input0s_c0_exit291_load_input01_aunroll_x|cnn_top_i_llvm_fpga_sfc_exit_s_c0_out_fo0006ad_input01_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond62_preheader_load_input0s_c0_exit291_load_input01_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond62_preheader_load_input0s_c0_exit291_load_input00|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_7t32:auto_generated|ALTDPRAM_INSTANCE                                                                 ; MLAB       ; Simple Dual Port ; 32           ; 544          ; 32           ; 544          ; 17408  ; None                                                                 ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_load_input0_function:theload_input0_function|cnn_top_bb_load_input0_B14:thebb_load_input0_B14|cnn_top_bb_load_input0_B14_stall_region:thebb_load_input0_B14_stall_region|cnn_top_i_sfc_s_c0_in_for_cond62_prehead0000er27018_load_input01:thei_sfc_s_c0_in_for_cond62_preheader_load_input0s_c0_enter27018_load_input01_aunroll_x|cnn_top_i_sfc_logic_s_c0_in_for_cond62_p0000er27018_load_input00:thei_sfc_logic_s_c0_in_for_cond62_preheader_load_input0s_c0_enter27018_load_input00_aunroll_x|altera_syncram:redist4_sync_together84_aunroll_x_in_c0_eni13_2_tpl_4_mem_dmem|altera_syncram_e362:auto_generated|altsyncram_1n94:altsyncram1|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                                                                                    ; MLAB       ; Simple Dual Port ; 2            ; 32           ; 2            ; 32           ; 64     ; None                                                                 ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_load_input0_function:theload_input0_function|cnn_top_bb_load_input0_B14:thebb_load_input0_B14|cnn_top_bb_load_input0_B14_stall_region:thebb_load_input0_B14_stall_region|cnn_top_i_sfc_s_c0_in_for_cond62_prehead0000er27018_load_input01:thei_sfc_s_c0_in_for_cond62_preheader_load_input0s_c0_enter27018_load_input01_aunroll_x|cnn_top_i_sfc_logic_s_c0_in_for_cond62_p0000er27018_load_input00:thei_sfc_logic_s_c0_in_for_cond62_preheader_load_input0s_c0_enter27018_load_input00_aunroll_x|altera_syncram:redist5_sync_together84_aunroll_x_in_c0_eni13_3_tpl_4_mem_dmem|altera_syncram_e362:auto_generated|altsyncram_1n94:altsyncram1|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                                                                                    ; MLAB       ; Simple Dual Port ; 2            ; 32           ; 2            ; 32           ; 64     ; None                                                                 ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_load_input0_function:theload_input0_function|cnn_top_bb_load_input0_B14:thebb_load_input0_B14|cnn_top_bb_load_input0_B14_stall_region:thebb_load_input0_B14_stall_region|cnn_top_i_sfc_s_c0_in_for_cond62_prehead0000er27018_load_input01:thei_sfc_s_c0_in_for_cond62_preheader_load_input0s_c0_enter27018_load_input01_aunroll_x|cnn_top_i_sfc_logic_s_c0_in_for_cond62_p0000er27018_load_input00:thei_sfc_logic_s_c0_in_for_cond62_preheader_load_input0s_c0_enter27018_load_input00_aunroll_x|altera_syncram:redist8_sync_together84_aunroll_x_in_c0_eni13_6_tpl_4_mem_dmem|altera_syncram_e362:auto_generated|altsyncram_1n94:altsyncram1|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                                                                                    ; MLAB       ; Simple Dual Port ; 2            ; 32           ; 2            ; 32           ; 64     ; None                                                                 ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_load_input0_function:theload_input0_function|cnn_top_bb_load_input0_B16:thebb_load_input0_B16|cnn_top_bb_load_input0_B16_stall_region:thebb_load_input0_B16_stall_region|cnn_top_i_sfc_s_c0_in_for_cond66_prehead0000er31819_load_input01:thei_sfc_s_c0_in_for_cond66_preheader_load_input0s_c0_enter31819_load_input01_aunroll_x|cnn_top_i_llvm_fpga_sfc_exit_s_c0_out_fo0000exit352_load_input00:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond66_preheader_load_input0s_c0_exit352_load_input01_aunroll_x|cnn_top_i_llvm_fpga_sfc_exit_s_c0_out_fo0007ad_input01_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond66_preheader_load_input0s_c0_exit352_load_input01_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond66_preheader_load_input0s_c0_exit352_load_input00|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_6t32:auto_generated|ALTDPRAM_INSTANCE                                                                 ; MLAB       ; Simple Dual Port ; 32           ; 416          ; 32           ; 416          ; 13312  ; None                                                                 ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_load_input0_function:theload_input0_function|cnn_top_bb_load_input0_B16:thebb_load_input0_B16|cnn_top_bb_load_input0_B16_stall_region:thebb_load_input0_B16_stall_region|cnn_top_i_sfc_s_c0_in_for_cond66_prehead0000er31819_load_input01:thei_sfc_s_c0_in_for_cond66_preheader_load_input0s_c0_enter31819_load_input01_aunroll_x|cnn_top_i_sfc_logic_s_c0_in_for_cond66_p0000er31819_load_input00:thei_sfc_logic_s_c0_in_for_cond66_preheader_load_input0s_c0_enter31819_load_input00_aunroll_x|altera_syncram:redist41_dupName_14_i_unnamed_load_input00_narrow_x_b_7_mem_dmem|altera_syncram_k362:auto_generated|altsyncram_7n94:altsyncram1|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                                                                                  ; MLAB       ; Simple Dual Port ; 5            ; 12           ; 5            ; 12           ; 60     ; None                                                                 ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_load_input0_function:theload_input0_function|cnn_top_bb_load_input0_B16:thebb_load_input0_B16|cnn_top_bb_load_input0_B16_stall_region:thebb_load_input0_B16_stall_region|cnn_top_i_sfc_s_c0_in_for_cond66_prehead0000er31819_load_input01:thei_sfc_s_c0_in_for_cond66_preheader_load_input0s_c0_enter31819_load_input01_aunroll_x|cnn_top_i_sfc_logic_s_c0_in_for_cond66_p0000er31819_load_input00:thei_sfc_logic_s_c0_in_for_cond66_preheader_load_input0s_c0_enter31819_load_input00_aunroll_x|altera_syncram:redist42_dupName_14_i_unnamed_load_input00_dupName_6_trunc_sel_x_b_8_mem_dmem|altera_syncram_u362:auto_generated|altsyncram_hn94:altsyncram1|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                                                                     ; MLAB       ; Simple Dual Port ; 6            ; 16           ; 6            ; 16           ; 96     ; None                                                                 ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_load_input0_function:theload_input0_function|cnn_top_bb_load_input0_B6:thebb_load_input0_B6|cnn_top_bb_load_input0_B6_stall_region:thebb_load_input0_B6_stall_region|cnn_top_i_sfc_s_c0_in_for_cond20_prehead0000er18614_load_input01:thei_sfc_s_c0_in_for_cond20_preheader_load_input0s_c0_enter18614_load_input01_aunroll_x|cnn_top_i_llvm_fpga_sfc_exit_s_c0_out_fo0000exit188_load_input00:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond20_preheader_load_input0s_c0_exit188_load_input01_aunroll_x|cnn_top_i_llvm_fpga_sfc_exit_s_c0_out_fo0001ad_input01_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond20_preheader_load_input0s_c0_exit188_load_input01_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond20_preheader_load_input0s_c0_exit188_load_input00|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_4t32:auto_generated|ALTDPRAM_INSTANCE                                                                     ; MLAB       ; Simple Dual Port ; 32           ; 128          ; 32           ; 128          ; 4096   ; None                                                                 ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_load_input0_function:theload_input0_function|cnn_top_bb_load_input0_B8:thebb_load_input0_B8|cnn_top_bb_load_input0_B8_stall_region:thebb_load_input0_B8_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_hr32:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; MLAB       ; Simple Dual Port ; 32           ; 35           ; 32           ; 35           ; 1120   ; None                                                                 ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_load_input0_function:theload_input0_function|cnn_top_bb_load_input0_B8:thebb_load_input0_B8|cnn_top_bb_load_input0_B8_stall_region:thebb_load_input0_B8_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_6v62:auto_generated|altsyncram_h4b4:altsyncram1|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; AUTO       ; Simple Dual Port ; 64           ; 2            ; 64           ; 2            ; 128    ; None                                                                 ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_load_input0_function:theload_input0_function|cnn_top_bb_load_input0_B8:thebb_load_input0_B8|cnn_top_bb_load_input0_B8_stall_region:thebb_load_input0_B8_stall_region|cnn_top_i_llvm_fpga_mem_memcoalesce_load0000que_155_load_input00:thei_llvm_fpga_mem_memcoalesce_load_load_input0_fpgaunique_155_load_input03_aunroll_x|lsu_top:thei_llvm_fpga_mem_memcoalesce_load_load_input0_fpgaunique_155_load_input01|hld_global_load_store:hld_global_load|hld_lsu:hld_lsu_inst|hld_fifo:GEN_PREDICATE.predicate_fifo_ms_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_4872:auto_generated|altsyncram_fdb4:altsyncram1|ALTSYNCRAM                                                                                                                                                                                                                                                                                                    ; AUTO       ; Simple Dual Port ; 2048         ; 1            ; 2048         ; 1            ; 2048   ; None                                                                 ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_load_input0_function:theload_input0_function|cnn_top_bb_load_input0_B8:thebb_load_input0_B8|cnn_top_bb_load_input0_B8_stall_region:thebb_load_input0_B8_stall_region|cnn_top_i_llvm_fpga_mem_memcoalesce_load0000que_155_load_input00:thei_llvm_fpga_mem_memcoalesce_load_load_input0_fpgaunique_155_load_input03_aunroll_x|lsu_top:thei_llvm_fpga_mem_memcoalesce_load_load_input0_fpgaunique_155_load_input01|hld_global_load_store:hld_global_load|hld_lsu:hld_lsu_inst|hld_fifo:input_wordaddr_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_kr32:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                                                                                                ; MLAB       ; Simple Dual Port ; 32           ; 28           ; 32           ; 28           ; 896    ; None                                                                 ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_load_input0_function:theload_input0_function|cnn_top_bb_load_input0_B8:thebb_load_input0_B8|cnn_top_bb_load_input0_B8_stall_region:thebb_load_input0_B8_stall_region|cnn_top_i_llvm_fpga_mem_memcoalesce_load0000que_155_load_input00:thei_llvm_fpga_mem_memcoalesce_load_load_input0_fpgaunique_155_load_input03_aunroll_x|lsu_top:thei_llvm_fpga_mem_memcoalesce_load_load_input0_fpgaunique_155_load_input01|hld_global_load_store:hld_global_load|hld_lsu:hld_lsu_inst|hld_lsu_burst_coalescer:hld_lsu_burst_coalescer_inst|hld_fifo:GEN_AVM_CTRL_FIFO.avm_ctrl_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_q572:auto_generated|altsyncram_5bb4:altsyncram1|ALTSYNCRAM                                                                                                                                                                                                                                               ; AUTO       ; Simple Dual Port ; 512          ; 29           ; 512          ; 29           ; 14848  ; None                                                                 ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_load_input0_function:theload_input0_function|cnn_top_bb_load_input0_B8:thebb_load_input0_B8|cnn_top_bb_load_input0_B8_stall_region:thebb_load_input0_B8_stall_region|cnn_top_i_llvm_fpga_mem_memcoalesce_load0000que_155_load_input00:thei_llvm_fpga_mem_memcoalesce_load_load_input0_fpgaunique_155_load_input03_aunroll_x|lsu_top:thei_llvm_fpga_mem_memcoalesce_load_load_input0_fpgaunique_155_load_input01|hld_global_load_store:hld_global_load|hld_lsu:hld_lsu_inst|hld_lsu_read_data_alignment:GEN_READ_DATA_ALIGNMENT.read_data_alignment_inst|hld_fifo:GEN_AVM_RD_DATA_FIFO.avm_rd_data_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_q872:auto_generated|altsyncram_5eb4:altsyncram1|ALTSYNCRAM                                                                                                                                                                                                                 ; AUTO       ; Simple Dual Port ; 512          ; 128          ; 512          ; 128          ; 65536  ; None                                                                 ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_load_input0_function:theload_input0_function|cnn_top_bb_load_input0_B8:thebb_load_input0_B8|cnn_top_bb_load_input0_B8_stall_region:thebb_load_input0_B8_stall_region|cnn_top_i_llvm_fpga_mem_memcoalesce_load0000que_155_load_input00:thei_llvm_fpga_mem_memcoalesce_load_load_input0_fpgaunique_155_load_input03_aunroll_x|lsu_top:thei_llvm_fpga_mem_memcoalesce_load_load_input0_fpgaunique_155_load_input01|hld_global_load_store:hld_global_load|hld_lsu:hld_lsu_inst|hld_lsu_read_data_alignment:GEN_READ_DATA_ALIGNMENT.read_data_alignment_inst|hld_fifo:output_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_4t32:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                           ; MLAB       ; Simple Dual Port ; 32           ; 128          ; 32           ; 128          ; 4096   ; None                                                                 ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_load_input0_function:theload_input0_function|cnn_top_bb_load_input0_B8:thebb_load_input0_B8|cnn_top_bb_load_input0_B8_stall_region:thebb_load_input0_B8_stall_region|cnn_top_i_llvm_fpga_mem_memcoalesce_load0000que_155_load_input00:thei_llvm_fpga_mem_memcoalesce_load_load_input0_fpgaunique_155_load_input03_aunroll_x|lsu_top:thei_llvm_fpga_mem_memcoalesce_load_load_input0_fpgaunique_155_load_input01|hld_global_load_store:hld_global_load|hld_lsu:hld_lsu_inst|hld_lsu_read_data_alignment:GEN_READ_DATA_ALIGNMENT.read_data_alignment_inst|hld_fifo:rsp_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_8572:auto_generated|altsyncram_jab4:altsyncram1|ALTSYNCRAM                                                                                                                                                                                                                                              ; AUTO       ; Simple Dual Port ; 512          ; 11           ; 512          ; 11           ; 5632   ; None                                                                 ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_load_input0_function:theload_input0_function|cnn_top_bb_load_input0_B8:thebb_load_input0_B8|cnn_top_bb_load_input0_B8_stall_region:thebb_load_input0_B8_stall_region|cnn_top_i_llvm_fpga_mem_memcoalesce_load0000que_155_load_input00:thei_llvm_fpga_mem_memcoalesce_load_load_input0_fpgaunique_155_load_input03_aunroll_x|lsu_top:thei_llvm_fpga_mem_memcoalesce_load_load_input0_fpgaunique_155_load_input01|hld_global_load_store:hld_global_load|hld_lsu:hld_lsu_inst|hld_lsu_word_coalescer:hld_lsu_word_coalescer_inst|hld_fifo:cmd_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                                                        ; MLAB       ; Simple Dual Port ; 32           ; 14           ; 32           ; 14           ; 448    ; None                                                                 ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_load_input0_function:theload_input0_function|cnn_top_bb_load_input0_B8:thebb_load_input0_B8|cnn_top_bb_load_input0_B8_stall_region:thebb_load_input0_B8_stall_region|cnn_top_i_sfc_s_c0_in_for_body23_load_in0000er19016_load_input01:thei_sfc_s_c0_in_for_body23_load_input0s_c0_enter19016_load_input01_aunroll_x|cnn_top_i_llvm_fpga_sfc_exit_s_c0_out_fo0000exit197_load_input00:thei_llvm_fpga_sfc_exit_s_c0_out_for_body23_load_input0s_c0_exit197_load_input01_aunroll_x|cnn_top_i_llvm_fpga_sfc_exit_s_c0_out_fo0002ad_input01_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body23_load_input0s_c0_exit197_load_input01_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body23_load_input0s_c0_exit197_load_input00|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_5t32:auto_generated|ALTDPRAM_INSTANCE                                                                                                             ; MLAB       ; Simple Dual Port ; 32           ; 192          ; 32           ; 192          ; 6144   ; None                                                                 ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_load_input0_function:theload_input0_function|cnn_top_bb_load_input0_B9:thebb_load_input0_B9|cnn_top_bb_load_input0_B9_stall_region:thebb_load_input0_B9_stall_region|cnn_top_i_sfc_s_c0_in_for_cond48_prehead0000er20513_load_input01:thei_sfc_s_c0_in_for_cond48_preheader_load_input0s_c0_enter20513_load_input01_aunroll_x|cnn_top_i_llvm_fpga_sfc_exit_s_c0_out_fo0000exit211_load_input00:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond48_preheader_load_input0s_c0_exit211_load_input01_aunroll_x|cnn_top_i_llvm_fpga_sfc_exit_s_c0_out_fo0003ad_input01_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond48_preheader_load_input0s_c0_exit211_load_input01_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond48_preheader_load_input0s_c0_exit211_load_input00|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|ALTDPRAM_INSTANCE                                                                     ; MLAB       ; Simple Dual Port ; 32           ; 64           ; 32           ; 64           ; 2048   ; None                                                                 ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_load_input1_function:theload_input1_function|cnn_top_bb_load_input1_B10:thebb_load_input1_B10|cnn_top_bb_load_input1_B10_stall_region:thebb_load_input1_B10_stall_region|cnn_top_i_sfc_s_c0_in_for_cond59_prehead0000er21815_load_input11:thei_sfc_s_c0_in_for_cond59_preheader_preheader_load_input1s_c0_enter21815_load_input11_aunroll_x|cnn_top_i_llvm_fpga_sfc_exit_s_c0_out_fo0000exit229_load_input10:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond59_preheader_preheader_load_input1s_c0_exit229_load_input11_aunroll_x|cnn_top_i_llvm_fpga_sfc_exit_s_c0_out_fo0004ad_input11_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond59_preheader_preheader_load_input1s_c0_exit229_load_input11_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond59_preheader_preheader_load_input1s_c0_exit229_load_input10|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_5t32:auto_generated|ALTDPRAM_INSTANCE                         ; MLAB       ; Simple Dual Port ; 32           ; 192          ; 32           ; 192          ; 6144   ; None                                                                 ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_load_input1_function:theload_input1_function|cnn_top_bb_load_input1_B12:thebb_load_input1_B12|cnn_top_bb_load_input1_B12_stall_region:thebb_load_input1_B12_stall_region|cnn_top_i_sfc_s_c0_in_for_cond59_prehead0000er24217_load_input11:thei_sfc_s_c0_in_for_cond59_preheader_load_input1s_c0_enter24217_load_input11_aunroll_x|cnn_top_i_llvm_fpga_sfc_exit_s_c0_out_fo0000exit255_load_input10:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond59_preheader_load_input1s_c0_exit255_load_input11_aunroll_x|cnn_top_i_llvm_fpga_sfc_exit_s_c0_out_fo0005ad_input11_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond59_preheader_load_input1s_c0_exit255_load_input11_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond59_preheader_load_input1s_c0_exit255_load_input10|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_us32:auto_generated|ALTDPRAM_INSTANCE                                                                 ; MLAB       ; Simple Dual Port ; 32           ; 320          ; 32           ; 320          ; 10240  ; None                                                                 ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_load_input1_function:theload_input1_function|cnn_top_bb_load_input1_B14:thebb_load_input1_B14|cnn_top_bb_load_input1_B14_stall_region:thebb_load_input1_B14_stall_region|cnn_top_i_sfc_s_c0_in_for_cond63_prehead0000er27018_load_input11:thei_sfc_s_c0_in_for_cond63_preheader_load_input1s_c0_enter27018_load_input11_aunroll_x|cnn_top_i_llvm_fpga_sfc_exit_s_c0_out_fo0000exit291_load_input10:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond63_preheader_load_input1s_c0_exit291_load_input11_aunroll_x|cnn_top_i_llvm_fpga_sfc_exit_s_c0_out_fo0006ad_input11_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond63_preheader_load_input1s_c0_exit291_load_input11_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond63_preheader_load_input1s_c0_exit291_load_input10|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_7t32:auto_generated|ALTDPRAM_INSTANCE                                                                 ; MLAB       ; Simple Dual Port ; 32           ; 544          ; 32           ; 544          ; 17408  ; None                                                                 ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_load_input1_function:theload_input1_function|cnn_top_bb_load_input1_B14:thebb_load_input1_B14|cnn_top_bb_load_input1_B14_stall_region:thebb_load_input1_B14_stall_region|cnn_top_i_sfc_s_c0_in_for_cond63_prehead0000er27018_load_input11:thei_sfc_s_c0_in_for_cond63_preheader_load_input1s_c0_enter27018_load_input11_aunroll_x|cnn_top_i_sfc_logic_s_c0_in_for_cond63_p0000er27018_load_input10:thei_sfc_logic_s_c0_in_for_cond63_preheader_load_input1s_c0_enter27018_load_input10_aunroll_x|altera_syncram:redist4_sync_together84_aunroll_x_in_c0_eni13_2_tpl_4_mem_dmem|altera_syncram_e362:auto_generated|altsyncram_1n94:altsyncram1|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                                                                                    ; MLAB       ; Simple Dual Port ; 2            ; 32           ; 2            ; 32           ; 64     ; None                                                                 ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_load_input1_function:theload_input1_function|cnn_top_bb_load_input1_B14:thebb_load_input1_B14|cnn_top_bb_load_input1_B14_stall_region:thebb_load_input1_B14_stall_region|cnn_top_i_sfc_s_c0_in_for_cond63_prehead0000er27018_load_input11:thei_sfc_s_c0_in_for_cond63_preheader_load_input1s_c0_enter27018_load_input11_aunroll_x|cnn_top_i_sfc_logic_s_c0_in_for_cond63_p0000er27018_load_input10:thei_sfc_logic_s_c0_in_for_cond63_preheader_load_input1s_c0_enter27018_load_input10_aunroll_x|altera_syncram:redist5_sync_together84_aunroll_x_in_c0_eni13_3_tpl_4_mem_dmem|altera_syncram_e362:auto_generated|altsyncram_1n94:altsyncram1|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                                                                                    ; MLAB       ; Simple Dual Port ; 2            ; 32           ; 2            ; 32           ; 64     ; None                                                                 ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_load_input1_function:theload_input1_function|cnn_top_bb_load_input1_B14:thebb_load_input1_B14|cnn_top_bb_load_input1_B14_stall_region:thebb_load_input1_B14_stall_region|cnn_top_i_sfc_s_c0_in_for_cond63_prehead0000er27018_load_input11:thei_sfc_s_c0_in_for_cond63_preheader_load_input1s_c0_enter27018_load_input11_aunroll_x|cnn_top_i_sfc_logic_s_c0_in_for_cond63_p0000er27018_load_input10:thei_sfc_logic_s_c0_in_for_cond63_preheader_load_input1s_c0_enter27018_load_input10_aunroll_x|altera_syncram:redist8_sync_together84_aunroll_x_in_c0_eni13_6_tpl_4_mem_dmem|altera_syncram_e362:auto_generated|altsyncram_1n94:altsyncram1|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                                                                                    ; MLAB       ; Simple Dual Port ; 2            ; 32           ; 2            ; 32           ; 64     ; None                                                                 ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_load_input1_function:theload_input1_function|cnn_top_bb_load_input1_B16:thebb_load_input1_B16|cnn_top_bb_load_input1_B16_stall_region:thebb_load_input1_B16_stall_region|cnn_top_i_sfc_s_c0_in_for_cond67_prehead0000er31819_load_input11:thei_sfc_s_c0_in_for_cond67_preheader_load_input1s_c0_enter31819_load_input11_aunroll_x|cnn_top_i_llvm_fpga_sfc_exit_s_c0_out_fo0000exit352_load_input10:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond67_preheader_load_input1s_c0_exit352_load_input11_aunroll_x|cnn_top_i_llvm_fpga_sfc_exit_s_c0_out_fo0007ad_input11_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond67_preheader_load_input1s_c0_exit352_load_input11_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond67_preheader_load_input1s_c0_exit352_load_input10|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_6t32:auto_generated|ALTDPRAM_INSTANCE                                                                 ; MLAB       ; Simple Dual Port ; 32           ; 416          ; 32           ; 416          ; 13312  ; None                                                                 ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_load_input1_function:theload_input1_function|cnn_top_bb_load_input1_B16:thebb_load_input1_B16|cnn_top_bb_load_input1_B16_stall_region:thebb_load_input1_B16_stall_region|cnn_top_i_sfc_s_c0_in_for_cond67_prehead0000er31819_load_input11:thei_sfc_s_c0_in_for_cond67_preheader_load_input1s_c0_enter31819_load_input11_aunroll_x|cnn_top_i_sfc_logic_s_c0_in_for_cond67_p0000er31819_load_input10:thei_sfc_logic_s_c0_in_for_cond67_preheader_load_input1s_c0_enter31819_load_input10_aunroll_x|altera_syncram:redist41_dupName_14_i_unnamed_load_input10_narrow_x_b_7_mem_dmem|altera_syncram_k362:auto_generated|altsyncram_7n94:altsyncram1|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                                                                                  ; MLAB       ; Simple Dual Port ; 5            ; 12           ; 5            ; 12           ; 60     ; None                                                                 ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_load_input1_function:theload_input1_function|cnn_top_bb_load_input1_B16:thebb_load_input1_B16|cnn_top_bb_load_input1_B16_stall_region:thebb_load_input1_B16_stall_region|cnn_top_i_sfc_s_c0_in_for_cond67_prehead0000er31819_load_input11:thei_sfc_s_c0_in_for_cond67_preheader_load_input1s_c0_enter31819_load_input11_aunroll_x|cnn_top_i_sfc_logic_s_c0_in_for_cond67_p0000er31819_load_input10:thei_sfc_logic_s_c0_in_for_cond67_preheader_load_input1s_c0_enter31819_load_input10_aunroll_x|altera_syncram:redist42_dupName_14_i_unnamed_load_input10_dupName_6_trunc_sel_x_b_8_mem_dmem|altera_syncram_u362:auto_generated|altsyncram_hn94:altsyncram1|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                                                                     ; MLAB       ; Simple Dual Port ; 6            ; 16           ; 6            ; 16           ; 96     ; None                                                                 ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_load_input1_function:theload_input1_function|cnn_top_bb_load_input1_B6:thebb_load_input1_B6|cnn_top_bb_load_input1_B6_stall_region:thebb_load_input1_B6_stall_region|cnn_top_i_sfc_s_c0_in_for_cond20_prehead0000er18614_load_input11:thei_sfc_s_c0_in_for_cond20_preheader_load_input1s_c0_enter18614_load_input11_aunroll_x|cnn_top_i_llvm_fpga_sfc_exit_s_c0_out_fo0000exit188_load_input10:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond20_preheader_load_input1s_c0_exit188_load_input11_aunroll_x|cnn_top_i_llvm_fpga_sfc_exit_s_c0_out_fo0001ad_input11_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond20_preheader_load_input1s_c0_exit188_load_input11_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond20_preheader_load_input1s_c0_exit188_load_input10|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_4t32:auto_generated|ALTDPRAM_INSTANCE                                                                     ; MLAB       ; Simple Dual Port ; 32           ; 128          ; 32           ; 128          ; 4096   ; None                                                                 ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_load_input1_function:theload_input1_function|cnn_top_bb_load_input1_B8:thebb_load_input1_B8|cnn_top_bb_load_input1_B8_stall_region:thebb_load_input1_B8_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_hr32:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; MLAB       ; Simple Dual Port ; 32           ; 35           ; 32           ; 35           ; 1120   ; None                                                                 ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_load_input1_function:theload_input1_function|cnn_top_bb_load_input1_B8:thebb_load_input1_B8|cnn_top_bb_load_input1_B8_stall_region:thebb_load_input1_B8_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_6v62:auto_generated|altsyncram_h4b4:altsyncram1|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; AUTO       ; Simple Dual Port ; 64           ; 2            ; 64           ; 2            ; 128    ; None                                                                 ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_load_input1_function:theload_input1_function|cnn_top_bb_load_input1_B8:thebb_load_input1_B8|cnn_top_bb_load_input1_B8_stall_region:thebb_load_input1_B8_stall_region|cnn_top_i_llvm_fpga_mem_memcoalesce_load0000que_155_load_input10:thei_llvm_fpga_mem_memcoalesce_load_load_input1_fpgaunique_155_load_input13_aunroll_x|lsu_top:thei_llvm_fpga_mem_memcoalesce_load_load_input1_fpgaunique_155_load_input11|hld_global_load_store:hld_global_load|hld_lsu:hld_lsu_inst|hld_fifo:GEN_PREDICATE.predicate_fifo_ms_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_4872:auto_generated|altsyncram_fdb4:altsyncram1|ALTSYNCRAM                                                                                                                                                                                                                                                                                                    ; AUTO       ; Simple Dual Port ; 2048         ; 1            ; 2048         ; 1            ; 2048   ; None                                                                 ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_load_input1_function:theload_input1_function|cnn_top_bb_load_input1_B8:thebb_load_input1_B8|cnn_top_bb_load_input1_B8_stall_region:thebb_load_input1_B8_stall_region|cnn_top_i_llvm_fpga_mem_memcoalesce_load0000que_155_load_input10:thei_llvm_fpga_mem_memcoalesce_load_load_input1_fpgaunique_155_load_input13_aunroll_x|lsu_top:thei_llvm_fpga_mem_memcoalesce_load_load_input1_fpgaunique_155_load_input11|hld_global_load_store:hld_global_load|hld_lsu:hld_lsu_inst|hld_fifo:input_wordaddr_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_kr32:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                                                                                                ; MLAB       ; Simple Dual Port ; 32           ; 28           ; 32           ; 28           ; 896    ; None                                                                 ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_load_input1_function:theload_input1_function|cnn_top_bb_load_input1_B8:thebb_load_input1_B8|cnn_top_bb_load_input1_B8_stall_region:thebb_load_input1_B8_stall_region|cnn_top_i_llvm_fpga_mem_memcoalesce_load0000que_155_load_input10:thei_llvm_fpga_mem_memcoalesce_load_load_input1_fpgaunique_155_load_input13_aunroll_x|lsu_top:thei_llvm_fpga_mem_memcoalesce_load_load_input1_fpgaunique_155_load_input11|hld_global_load_store:hld_global_load|hld_lsu:hld_lsu_inst|hld_lsu_burst_coalescer:hld_lsu_burst_coalescer_inst|hld_fifo:GEN_AVM_CTRL_FIFO.avm_ctrl_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_q572:auto_generated|altsyncram_5bb4:altsyncram1|ALTSYNCRAM                                                                                                                                                                                                                                               ; AUTO       ; Simple Dual Port ; 512          ; 29           ; 512          ; 29           ; 14848  ; None                                                                 ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_load_input1_function:theload_input1_function|cnn_top_bb_load_input1_B8:thebb_load_input1_B8|cnn_top_bb_load_input1_B8_stall_region:thebb_load_input1_B8_stall_region|cnn_top_i_llvm_fpga_mem_memcoalesce_load0000que_155_load_input10:thei_llvm_fpga_mem_memcoalesce_load_load_input1_fpgaunique_155_load_input13_aunroll_x|lsu_top:thei_llvm_fpga_mem_memcoalesce_load_load_input1_fpgaunique_155_load_input11|hld_global_load_store:hld_global_load|hld_lsu:hld_lsu_inst|hld_lsu_read_data_alignment:GEN_READ_DATA_ALIGNMENT.read_data_alignment_inst|hld_fifo:GEN_AVM_RD_DATA_FIFO.avm_rd_data_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_q872:auto_generated|altsyncram_5eb4:altsyncram1|ALTSYNCRAM                                                                                                                                                                                                                 ; AUTO       ; Simple Dual Port ; 512          ; 128          ; 512          ; 128          ; 65536  ; None                                                                 ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_load_input1_function:theload_input1_function|cnn_top_bb_load_input1_B8:thebb_load_input1_B8|cnn_top_bb_load_input1_B8_stall_region:thebb_load_input1_B8_stall_region|cnn_top_i_llvm_fpga_mem_memcoalesce_load0000que_155_load_input10:thei_llvm_fpga_mem_memcoalesce_load_load_input1_fpgaunique_155_load_input13_aunroll_x|lsu_top:thei_llvm_fpga_mem_memcoalesce_load_load_input1_fpgaunique_155_load_input11|hld_global_load_store:hld_global_load|hld_lsu:hld_lsu_inst|hld_lsu_read_data_alignment:GEN_READ_DATA_ALIGNMENT.read_data_alignment_inst|hld_fifo:output_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_4t32:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                           ; MLAB       ; Simple Dual Port ; 32           ; 128          ; 32           ; 128          ; 4096   ; None                                                                 ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_load_input1_function:theload_input1_function|cnn_top_bb_load_input1_B8:thebb_load_input1_B8|cnn_top_bb_load_input1_B8_stall_region:thebb_load_input1_B8_stall_region|cnn_top_i_llvm_fpga_mem_memcoalesce_load0000que_155_load_input10:thei_llvm_fpga_mem_memcoalesce_load_load_input1_fpgaunique_155_load_input13_aunroll_x|lsu_top:thei_llvm_fpga_mem_memcoalesce_load_load_input1_fpgaunique_155_load_input11|hld_global_load_store:hld_global_load|hld_lsu:hld_lsu_inst|hld_lsu_read_data_alignment:GEN_READ_DATA_ALIGNMENT.read_data_alignment_inst|hld_fifo:rsp_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_8572:auto_generated|altsyncram_jab4:altsyncram1|ALTSYNCRAM                                                                                                                                                                                                                                              ; AUTO       ; Simple Dual Port ; 512          ; 11           ; 512          ; 11           ; 5632   ; None                                                                 ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_load_input1_function:theload_input1_function|cnn_top_bb_load_input1_B8:thebb_load_input1_B8|cnn_top_bb_load_input1_B8_stall_region:thebb_load_input1_B8_stall_region|cnn_top_i_llvm_fpga_mem_memcoalesce_load0000que_155_load_input10:thei_llvm_fpga_mem_memcoalesce_load_load_input1_fpgaunique_155_load_input13_aunroll_x|lsu_top:thei_llvm_fpga_mem_memcoalesce_load_load_input1_fpgaunique_155_load_input11|hld_global_load_store:hld_global_load|hld_lsu:hld_lsu_inst|hld_lsu_word_coalescer:hld_lsu_word_coalescer_inst|hld_fifo:cmd_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                                                        ; MLAB       ; Simple Dual Port ; 32           ; 14           ; 32           ; 14           ; 448    ; None                                                                 ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_load_input1_function:theload_input1_function|cnn_top_bb_load_input1_B8:thebb_load_input1_B8|cnn_top_bb_load_input1_B8_stall_region:thebb_load_input1_B8_stall_region|cnn_top_i_sfc_s_c0_in_for_body23_load_in0000er19016_load_input11:thei_sfc_s_c0_in_for_body23_load_input1s_c0_enter19016_load_input11_aunroll_x|cnn_top_i_llvm_fpga_sfc_exit_s_c0_out_fo0000exit197_load_input10:thei_llvm_fpga_sfc_exit_s_c0_out_for_body23_load_input1s_c0_exit197_load_input11_aunroll_x|cnn_top_i_llvm_fpga_sfc_exit_s_c0_out_fo0002ad_input11_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body23_load_input1s_c0_exit197_load_input11_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body23_load_input1s_c0_exit197_load_input10|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_5t32:auto_generated|ALTDPRAM_INSTANCE                                                                                                             ; MLAB       ; Simple Dual Port ; 32           ; 192          ; 32           ; 192          ; 6144   ; None                                                                 ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_load_input1_function:theload_input1_function|cnn_top_bb_load_input1_B9:thebb_load_input1_B9|cnn_top_bb_load_input1_B9_stall_region:thebb_load_input1_B9_stall_region|cnn_top_i_sfc_s_c0_in_for_cond49_prehead0000er20513_load_input11:thei_sfc_s_c0_in_for_cond49_preheader_load_input1s_c0_enter20513_load_input11_aunroll_x|cnn_top_i_llvm_fpga_sfc_exit_s_c0_out_fo0000exit211_load_input10:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond49_preheader_load_input1s_c0_exit211_load_input11_aunroll_x|cnn_top_i_llvm_fpga_sfc_exit_s_c0_out_fo0003ad_input11_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond49_preheader_load_input1s_c0_exit211_load_input11_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond49_preheader_load_input1s_c0_exit211_load_input10|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|ALTDPRAM_INSTANCE                                                                     ; MLAB       ; Simple Dual Port ; 32           ; 64           ; 32           ; 64           ; 2048   ; None                                                                 ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_load_weight0_function:theload_weight0_function|cnn_top_bb_load_weight0_B10:thebb_load_weight0_B10|cnn_top_bb_load_weight0_B10_stall_region:thebb_load_weight0_B10_stall_region|cnn_top_i_sfc_s_c0_in_for_cond59_prehead0000r20615_load_weight01:thei_sfc_s_c0_in_for_cond59_preheader_lr_ph_load_weight0s_c0_enter20615_load_weight01_aunroll_x|cnn_top_i_llvm_fpga_sfc_exit_s_c0_out_fo0000xit217_load_weight00:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond59_preheader_lr_ph_load_weight0s_c0_exit217_load_weight01_aunroll_x|cnn_top_i_llvm_fpga_sfc_exit_s_c0_out_fo0003d_weight01_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond59_preheader_lr_ph_load_weight0s_c0_exit217_load_weight01_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond59_preheader_lr_ph_load_weight0s_c0_exit217_load_weight00|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|ALTDPRAM_INSTANCE                           ; MLAB       ; Simple Dual Port ; 32           ; 224          ; 32           ; 224          ; 7168   ; None                                                                 ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_load_weight0_function:theload_weight0_function|cnn_top_bb_load_weight0_B12:thebb_load_weight0_B12|cnn_top_bb_load_weight0_B12_stall_region:thebb_load_weight0_B12_stall_region|cnn_top_i_sfc_s_c0_in_for_cond59_prehead0000r22917_load_weight01:thei_sfc_s_c0_in_for_cond59_preheader_load_weight0s_c0_enter22917_load_weight01_aunroll_x|cnn_top_i_llvm_fpga_sfc_exit_s_c0_out_fo0000xit241_load_weight00:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond59_preheader_load_weight0s_c0_exit241_load_weight01_aunroll_x|cnn_top_i_llvm_fpga_sfc_exit_s_c0_out_fo0004d_weight01_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond59_preheader_load_weight0s_c0_exit241_load_weight01_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond59_preheader_load_weight0s_c0_exit241_load_weight00|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_8t32:auto_generated|ALTDPRAM_INSTANCE                                                   ; MLAB       ; Simple Dual Port ; 32           ; 384          ; 32           ; 384          ; 12288  ; None                                                                 ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_load_weight0_function:theload_weight0_function|cnn_top_bb_load_weight0_B14:thebb_load_weight0_B14|cnn_top_bb_load_weight0_B14_stall_region:thebb_load_weight0_B14_stall_region|cnn_top_i_sfc_s_c0_in_for_cond63_prehead0000r25718_load_weight01:thei_sfc_s_c0_in_for_cond63_preheader_load_weight0s_c0_enter25718_load_weight01_aunroll_x|cnn_top_i_llvm_fpga_sfc_exit_s_c0_out_fo0000xit279_load_weight00:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond63_preheader_load_weight0s_c0_exit279_load_weight01_aunroll_x|cnn_top_i_llvm_fpga_sfc_exit_s_c0_out_fo0005d_weight01_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond63_preheader_load_weight0s_c0_exit279_load_weight01_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond63_preheader_load_weight0s_c0_exit279_load_weight00|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_bt32:auto_generated|ALTDPRAM_INSTANCE                                                   ; MLAB       ; Simple Dual Port ; 32           ; 576          ; 32           ; 576          ; 18432  ; None                                                                 ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_load_weight0_function:theload_weight0_function|cnn_top_bb_load_weight0_B16:thebb_load_weight0_B16|cnn_top_bb_load_weight0_B16_stall_region:thebb_load_weight0_B16_stall_region|cnn_top_i_sfc_s_c0_in_for_cond68_prehead0000r30919_load_weight01:thei_sfc_s_c0_in_for_cond68_preheader_load_weight0s_c0_enter30919_load_weight01_aunroll_x|cnn_top_i_llvm_fpga_sfc_exit_s_c0_out_fo0000xit345_load_weight00:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond68_preheader_load_weight0s_c0_exit345_load_weight01_aunroll_x|cnn_top_i_llvm_fpga_sfc_exit_s_c0_out_fo0006d_weight01_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond68_preheader_load_weight0s_c0_exit345_load_weight01_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond68_preheader_load_weight0s_c0_exit345_load_weight00|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_iu32:auto_generated|ALTDPRAM_INSTANCE                                                   ; MLAB       ; Simple Dual Port ; 32           ; 1440         ; 32           ; 1440         ; 46080  ; None                                                                 ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_load_weight0_function:theload_weight0_function|cnn_top_bb_load_weight0_B6:thebb_load_weight0_B6|cnn_top_bb_load_weight0_B6_stall_region:thebb_load_weight0_B6_stall_region|cnn_top_i_sfc_s_c0_in_for_cond21_prehead0000r17614_load_weight01:thei_sfc_s_c0_in_for_cond21_preheader_load_weight0s_c0_enter17614_load_weight01_aunroll_x|cnn_top_i_llvm_fpga_sfc_exit_s_c0_out_fo0000xit178_load_weight00:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond21_preheader_load_weight0s_c0_exit178_load_weight01_aunroll_x|cnn_top_i_llvm_fpga_sfc_exit_s_c0_out_fo0000d_weight01_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond21_preheader_load_weight0s_c0_exit178_load_weight01_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond21_preheader_load_weight0s_c0_exit178_load_weight00|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_4t32:auto_generated|ALTDPRAM_INSTANCE                                                       ; MLAB       ; Simple Dual Port ; 32           ; 128          ; 32           ; 128          ; 4096   ; None                                                                 ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_load_weight0_function:theload_weight0_function|cnn_top_bb_load_weight0_B8:thebb_load_weight0_B8|cnn_top_bb_load_weight0_B8_stall_region:thebb_load_weight0_B8_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_hr32:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; MLAB       ; Simple Dual Port ; 32           ; 35           ; 32           ; 35           ; 1120   ; None                                                                 ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_load_weight0_function:theload_weight0_function|cnn_top_bb_load_weight0_B8:thebb_load_weight0_B8|cnn_top_bb_load_weight0_B8_stall_region:thebb_load_weight0_B8_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_rp32:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; MLAB       ; Simple Dual Port ; 32           ; 2            ; 32           ; 2            ; 64     ; None                                                                 ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_load_weight0_function:theload_weight0_function|cnn_top_bb_load_weight0_B8:thebb_load_weight0_B8|cnn_top_bb_load_weight0_B8_stall_region:thebb_load_weight0_B8_stall_region|cnn_top_i_llvm_fpga_mem_memcoalesce_load0000e_1375_load_weight00:thei_llvm_fpga_mem_memcoalesce_load_load_weight0_fpgaunique_1375_load_weight03_aunroll_x|lsu_top:thei_llvm_fpga_mem_memcoalesce_load_load_weight0_fpgaunique_1375_load_weight01|hld_global_load_store:hld_global_load|hld_lsu:hld_lsu_inst|hld_fifo:GEN_PREDICATE.predicate_fifo_ms_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_4872:auto_generated|altsyncram_fdb4:altsyncram1|ALTSYNCRAM                                                                                                                                                                                                                                                                                        ; AUTO       ; Simple Dual Port ; 2048         ; 1            ; 2048         ; 1            ; 2048   ; None                                                                 ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_load_weight0_function:theload_weight0_function|cnn_top_bb_load_weight0_B8:thebb_load_weight0_B8|cnn_top_bb_load_weight0_B8_stall_region:thebb_load_weight0_B8_stall_region|cnn_top_i_llvm_fpga_mem_memcoalesce_load0000e_1375_load_weight00:thei_llvm_fpga_mem_memcoalesce_load_load_weight0_fpgaunique_1375_load_weight03_aunroll_x|lsu_top:thei_llvm_fpga_mem_memcoalesce_load_load_weight0_fpgaunique_1375_load_weight01|hld_global_load_store:hld_global_load|hld_lsu:hld_lsu_inst|hld_fifo:input_wordaddr_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_kr32:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                                                                                    ; MLAB       ; Simple Dual Port ; 32           ; 28           ; 32           ; 28           ; 896    ; None                                                                 ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_load_weight0_function:theload_weight0_function|cnn_top_bb_load_weight0_B8:thebb_load_weight0_B8|cnn_top_bb_load_weight0_B8_stall_region:thebb_load_weight0_B8_stall_region|cnn_top_i_llvm_fpga_mem_memcoalesce_load0000e_1375_load_weight00:thei_llvm_fpga_mem_memcoalesce_load_load_weight0_fpgaunique_1375_load_weight03_aunroll_x|lsu_top:thei_llvm_fpga_mem_memcoalesce_load_load_weight0_fpgaunique_1375_load_weight01|hld_global_load_store:hld_global_load|hld_lsu:hld_lsu_inst|hld_lsu_burst_coalescer:hld_lsu_burst_coalescer_inst|hld_fifo:GEN_AVM_CTRL_FIFO.avm_ctrl_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_q572:auto_generated|altsyncram_5bb4:altsyncram1|ALTSYNCRAM                                                                                                                                                                                                                                   ; AUTO       ; Simple Dual Port ; 512          ; 29           ; 512          ; 29           ; 14848  ; None                                                                 ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_load_weight0_function:theload_weight0_function|cnn_top_bb_load_weight0_B8:thebb_load_weight0_B8|cnn_top_bb_load_weight0_B8_stall_region:thebb_load_weight0_B8_stall_region|cnn_top_i_llvm_fpga_mem_memcoalesce_load0000e_1375_load_weight00:thei_llvm_fpga_mem_memcoalesce_load_load_weight0_fpgaunique_1375_load_weight03_aunroll_x|lsu_top:thei_llvm_fpga_mem_memcoalesce_load_load_weight0_fpgaunique_1375_load_weight01|hld_global_load_store:hld_global_load|hld_lsu:hld_lsu_inst|hld_lsu_read_data_alignment:GEN_READ_DATA_ALIGNMENT.read_data_alignment_inst|hld_fifo:GEN_AVM_RD_DATA_FIFO.avm_rd_data_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_q872:auto_generated|altsyncram_5eb4:altsyncram1|ALTSYNCRAM                                                                                                                                                                                                     ; AUTO       ; Simple Dual Port ; 512          ; 128          ; 512          ; 128          ; 65536  ; None                                                                 ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_load_weight0_function:theload_weight0_function|cnn_top_bb_load_weight0_B8:thebb_load_weight0_B8|cnn_top_bb_load_weight0_B8_stall_region:thebb_load_weight0_B8_stall_region|cnn_top_i_llvm_fpga_mem_memcoalesce_load0000e_1375_load_weight00:thei_llvm_fpga_mem_memcoalesce_load_load_weight0_fpgaunique_1375_load_weight03_aunroll_x|lsu_top:thei_llvm_fpga_mem_memcoalesce_load_load_weight0_fpgaunique_1375_load_weight01|hld_global_load_store:hld_global_load|hld_lsu:hld_lsu_inst|hld_lsu_read_data_alignment:GEN_READ_DATA_ALIGNMENT.read_data_alignment_inst|hld_fifo:output_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_4t32:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                               ; MLAB       ; Simple Dual Port ; 32           ; 128          ; 32           ; 128          ; 4096   ; None                                                                 ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_load_weight0_function:theload_weight0_function|cnn_top_bb_load_weight0_B8:thebb_load_weight0_B8|cnn_top_bb_load_weight0_B8_stall_region:thebb_load_weight0_B8_stall_region|cnn_top_i_llvm_fpga_mem_memcoalesce_load0000e_1375_load_weight00:thei_llvm_fpga_mem_memcoalesce_load_load_weight0_fpgaunique_1375_load_weight03_aunroll_x|lsu_top:thei_llvm_fpga_mem_memcoalesce_load_load_weight0_fpgaunique_1375_load_weight01|hld_global_load_store:hld_global_load|hld_lsu:hld_lsu_inst|hld_lsu_read_data_alignment:GEN_READ_DATA_ALIGNMENT.read_data_alignment_inst|hld_fifo:rsp_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_8572:auto_generated|altsyncram_jab4:altsyncram1|ALTSYNCRAM                                                                                                                                                                                                                                  ; AUTO       ; Simple Dual Port ; 512          ; 11           ; 512          ; 11           ; 5632   ; None                                                                 ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_load_weight0_function:theload_weight0_function|cnn_top_bb_load_weight0_B8:thebb_load_weight0_B8|cnn_top_bb_load_weight0_B8_stall_region:thebb_load_weight0_B8_stall_region|cnn_top_i_llvm_fpga_mem_memcoalesce_load0000e_1375_load_weight00:thei_llvm_fpga_mem_memcoalesce_load_load_weight0_fpgaunique_1375_load_weight03_aunroll_x|lsu_top:thei_llvm_fpga_mem_memcoalesce_load_load_weight0_fpgaunique_1375_load_weight01|hld_global_load_store:hld_global_load|hld_lsu:hld_lsu_inst|hld_lsu_word_coalescer:hld_lsu_word_coalescer_inst|hld_fifo:cmd_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                                            ; MLAB       ; Simple Dual Port ; 32           ; 14           ; 32           ; 14           ; 448    ; None                                                                 ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_load_weight0_function:theload_weight0_function|cnn_top_bb_load_weight0_B8:thebb_load_weight0_B8|cnn_top_bb_load_weight0_B8_stall_region:thebb_load_weight0_B8_stall_region|cnn_top_i_sfc_s_c0_in_for_body24_load_we0000r18016_load_weight01:thei_sfc_s_c0_in_for_body24_load_weight0s_c0_enter18016_load_weight01_aunroll_x|cnn_top_i_llvm_fpga_sfc_exit_s_c0_out_fo0000xit186_load_weight00:thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_load_weight0s_c0_exit186_load_weight01_aunroll_x|cnn_top_i_llvm_fpga_sfc_exit_s_c0_out_fo0001d_weight01_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_load_weight0s_c0_exit186_load_weight01_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_load_weight0s_c0_exit186_load_weight00|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_5t32:auto_generated|ALTDPRAM_INSTANCE                                                                                               ; MLAB       ; Simple Dual Port ; 32           ; 192          ; 32           ; 192          ; 6144   ; None                                                                 ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_load_weight0_function:theload_weight0_function|cnn_top_bb_load_weight0_B9:thebb_load_weight0_B9|cnn_top_bb_load_weight0_B9_stall_region:thebb_load_weight0_B9_stall_region|cnn_top_i_sfc_s_c0_in_for_cond49_prehead0000r19313_load_weight01:thei_sfc_s_c0_in_for_cond49_preheader_load_weight0s_c0_enter19313_load_weight01_aunroll_x|cnn_top_i_llvm_fpga_sfc_exit_s_c0_out_fo0000xit199_load_weight00:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond49_preheader_load_weight0s_c0_exit199_load_weight01_aunroll_x|cnn_top_i_llvm_fpga_sfc_exit_s_c0_out_fo0002d_weight01_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond49_preheader_load_weight0s_c0_exit199_load_weight01_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond49_preheader_load_weight0s_c0_exit199_load_weight00|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|ALTDPRAM_INSTANCE                                                       ; MLAB       ; Simple Dual Port ; 32           ; 64           ; 32           ; 64           ; 2048   ; None                                                                 ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_load_weight1_function:theload_weight1_function|cnn_top_bb_load_weight1_B10:thebb_load_weight1_B10|cnn_top_bb_load_weight1_B10_stall_region:thebb_load_weight1_B10_stall_region|cnn_top_i_sfc_s_c0_in_for_cond59_prehead0000r20615_load_weight11:thei_sfc_s_c0_in_for_cond59_preheader_lr_ph_load_weight1s_c0_enter20615_load_weight11_aunroll_x|cnn_top_i_llvm_fpga_sfc_exit_s_c0_out_fo0000xit217_load_weight10:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond59_preheader_lr_ph_load_weight1s_c0_exit217_load_weight11_aunroll_x|cnn_top_i_llvm_fpga_sfc_exit_s_c0_out_fo0003d_weight11_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond59_preheader_lr_ph_load_weight1s_c0_exit217_load_weight11_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond59_preheader_lr_ph_load_weight1s_c0_exit217_load_weight10|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_1t32:auto_generated|ALTDPRAM_INSTANCE                           ; MLAB       ; Simple Dual Port ; 32           ; 224          ; 32           ; 224          ; 7168   ; None                                                                 ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_load_weight1_function:theload_weight1_function|cnn_top_bb_load_weight1_B12:thebb_load_weight1_B12|cnn_top_bb_load_weight1_B12_stall_region:thebb_load_weight1_B12_stall_region|cnn_top_i_sfc_s_c0_in_for_cond59_prehead0000r22917_load_weight11:thei_sfc_s_c0_in_for_cond59_preheader_load_weight1s_c0_enter22917_load_weight11_aunroll_x|cnn_top_i_llvm_fpga_sfc_exit_s_c0_out_fo0000xit241_load_weight10:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond59_preheader_load_weight1s_c0_exit241_load_weight11_aunroll_x|cnn_top_i_llvm_fpga_sfc_exit_s_c0_out_fo0004d_weight11_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond59_preheader_load_weight1s_c0_exit241_load_weight11_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond59_preheader_load_weight1s_c0_exit241_load_weight10|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_8t32:auto_generated|ALTDPRAM_INSTANCE                                                   ; MLAB       ; Simple Dual Port ; 32           ; 384          ; 32           ; 384          ; 12288  ; None                                                                 ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_load_weight1_function:theload_weight1_function|cnn_top_bb_load_weight1_B14:thebb_load_weight1_B14|cnn_top_bb_load_weight1_B14_stall_region:thebb_load_weight1_B14_stall_region|cnn_top_i_sfc_s_c0_in_for_cond63_prehead0000r25718_load_weight11:thei_sfc_s_c0_in_for_cond63_preheader_load_weight1s_c0_enter25718_load_weight11_aunroll_x|cnn_top_i_llvm_fpga_sfc_exit_s_c0_out_fo0000xit279_load_weight10:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond63_preheader_load_weight1s_c0_exit279_load_weight11_aunroll_x|cnn_top_i_llvm_fpga_sfc_exit_s_c0_out_fo0005d_weight11_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond63_preheader_load_weight1s_c0_exit279_load_weight11_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond63_preheader_load_weight1s_c0_exit279_load_weight10|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_bt32:auto_generated|ALTDPRAM_INSTANCE                                                   ; MLAB       ; Simple Dual Port ; 32           ; 576          ; 32           ; 576          ; 18432  ; None                                                                 ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_load_weight1_function:theload_weight1_function|cnn_top_bb_load_weight1_B16:thebb_load_weight1_B16|cnn_top_bb_load_weight1_B16_stall_region:thebb_load_weight1_B16_stall_region|cnn_top_i_sfc_s_c0_in_for_cond68_prehead0000r30919_load_weight11:thei_sfc_s_c0_in_for_cond68_preheader_load_weight1s_c0_enter30919_load_weight11_aunroll_x|cnn_top_i_llvm_fpga_sfc_exit_s_c0_out_fo0000xit345_load_weight10:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond68_preheader_load_weight1s_c0_exit345_load_weight11_aunroll_x|cnn_top_i_llvm_fpga_sfc_exit_s_c0_out_fo0006d_weight11_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond68_preheader_load_weight1s_c0_exit345_load_weight11_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond68_preheader_load_weight1s_c0_exit345_load_weight10|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_iu32:auto_generated|ALTDPRAM_INSTANCE                                                   ; MLAB       ; Simple Dual Port ; 32           ; 1440         ; 32           ; 1440         ; 46080  ; None                                                                 ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_load_weight1_function:theload_weight1_function|cnn_top_bb_load_weight1_B6:thebb_load_weight1_B6|cnn_top_bb_load_weight1_B6_stall_region:thebb_load_weight1_B6_stall_region|cnn_top_i_sfc_s_c0_in_for_cond21_prehead0000r17614_load_weight11:thei_sfc_s_c0_in_for_cond21_preheader_load_weight1s_c0_enter17614_load_weight11_aunroll_x|cnn_top_i_llvm_fpga_sfc_exit_s_c0_out_fo0000xit178_load_weight10:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond21_preheader_load_weight1s_c0_exit178_load_weight11_aunroll_x|cnn_top_i_llvm_fpga_sfc_exit_s_c0_out_fo0000d_weight11_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond21_preheader_load_weight1s_c0_exit178_load_weight11_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond21_preheader_load_weight1s_c0_exit178_load_weight10|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_4t32:auto_generated|ALTDPRAM_INSTANCE                                                       ; MLAB       ; Simple Dual Port ; 32           ; 128          ; 32           ; 128          ; 4096   ; None                                                                 ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_load_weight1_function:theload_weight1_function|cnn_top_bb_load_weight1_B8:thebb_load_weight1_B8|cnn_top_bb_load_weight1_B8_stall_region:thebb_load_weight1_B8_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_hr32:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; MLAB       ; Simple Dual Port ; 32           ; 35           ; 32           ; 35           ; 1120   ; None                                                                 ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_load_weight1_function:theload_weight1_function|cnn_top_bb_load_weight1_B8:thebb_load_weight1_B8|cnn_top_bb_load_weight1_B8_stall_region:thebb_load_weight1_B8_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_rp32:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; MLAB       ; Simple Dual Port ; 32           ; 2            ; 32           ; 2            ; 64     ; None                                                                 ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_load_weight1_function:theload_weight1_function|cnn_top_bb_load_weight1_B8:thebb_load_weight1_B8|cnn_top_bb_load_weight1_B8_stall_region:thebb_load_weight1_B8_stall_region|cnn_top_i_llvm_fpga_mem_memcoalesce_load0000e_1375_load_weight10:thei_llvm_fpga_mem_memcoalesce_load_load_weight1_fpgaunique_1375_load_weight13_aunroll_x|lsu_top:thei_llvm_fpga_mem_memcoalesce_load_load_weight1_fpgaunique_1375_load_weight11|hld_global_load_store:hld_global_load|hld_lsu:hld_lsu_inst|hld_fifo:GEN_PREDICATE.predicate_fifo_ms_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_4872:auto_generated|altsyncram_fdb4:altsyncram1|ALTSYNCRAM                                                                                                                                                                                                                                                                                        ; AUTO       ; Simple Dual Port ; 2048         ; 1            ; 2048         ; 1            ; 2048   ; None                                                                 ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_load_weight1_function:theload_weight1_function|cnn_top_bb_load_weight1_B8:thebb_load_weight1_B8|cnn_top_bb_load_weight1_B8_stall_region:thebb_load_weight1_B8_stall_region|cnn_top_i_llvm_fpga_mem_memcoalesce_load0000e_1375_load_weight10:thei_llvm_fpga_mem_memcoalesce_load_load_weight1_fpgaunique_1375_load_weight13_aunroll_x|lsu_top:thei_llvm_fpga_mem_memcoalesce_load_load_weight1_fpgaunique_1375_load_weight11|hld_global_load_store:hld_global_load|hld_lsu:hld_lsu_inst|hld_fifo:input_wordaddr_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_kr32:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                                                                                    ; MLAB       ; Simple Dual Port ; 32           ; 28           ; 32           ; 28           ; 896    ; None                                                                 ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_load_weight1_function:theload_weight1_function|cnn_top_bb_load_weight1_B8:thebb_load_weight1_B8|cnn_top_bb_load_weight1_B8_stall_region:thebb_load_weight1_B8_stall_region|cnn_top_i_llvm_fpga_mem_memcoalesce_load0000e_1375_load_weight10:thei_llvm_fpga_mem_memcoalesce_load_load_weight1_fpgaunique_1375_load_weight13_aunroll_x|lsu_top:thei_llvm_fpga_mem_memcoalesce_load_load_weight1_fpgaunique_1375_load_weight11|hld_global_load_store:hld_global_load|hld_lsu:hld_lsu_inst|hld_lsu_burst_coalescer:hld_lsu_burst_coalescer_inst|hld_fifo:GEN_AVM_CTRL_FIFO.avm_ctrl_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_q572:auto_generated|altsyncram_5bb4:altsyncram1|ALTSYNCRAM                                                                                                                                                                                                                                   ; AUTO       ; Simple Dual Port ; 512          ; 29           ; 512          ; 29           ; 14848  ; None                                                                 ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_load_weight1_function:theload_weight1_function|cnn_top_bb_load_weight1_B8:thebb_load_weight1_B8|cnn_top_bb_load_weight1_B8_stall_region:thebb_load_weight1_B8_stall_region|cnn_top_i_llvm_fpga_mem_memcoalesce_load0000e_1375_load_weight10:thei_llvm_fpga_mem_memcoalesce_load_load_weight1_fpgaunique_1375_load_weight13_aunroll_x|lsu_top:thei_llvm_fpga_mem_memcoalesce_load_load_weight1_fpgaunique_1375_load_weight11|hld_global_load_store:hld_global_load|hld_lsu:hld_lsu_inst|hld_lsu_read_data_alignment:GEN_READ_DATA_ALIGNMENT.read_data_alignment_inst|hld_fifo:GEN_AVM_RD_DATA_FIFO.avm_rd_data_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_q872:auto_generated|altsyncram_5eb4:altsyncram1|ALTSYNCRAM                                                                                                                                                                                                     ; AUTO       ; Simple Dual Port ; 512          ; 128          ; 512          ; 128          ; 65536  ; None                                                                 ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_load_weight1_function:theload_weight1_function|cnn_top_bb_load_weight1_B8:thebb_load_weight1_B8|cnn_top_bb_load_weight1_B8_stall_region:thebb_load_weight1_B8_stall_region|cnn_top_i_llvm_fpga_mem_memcoalesce_load0000e_1375_load_weight10:thei_llvm_fpga_mem_memcoalesce_load_load_weight1_fpgaunique_1375_load_weight13_aunroll_x|lsu_top:thei_llvm_fpga_mem_memcoalesce_load_load_weight1_fpgaunique_1375_load_weight11|hld_global_load_store:hld_global_load|hld_lsu:hld_lsu_inst|hld_lsu_read_data_alignment:GEN_READ_DATA_ALIGNMENT.read_data_alignment_inst|hld_fifo:output_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_4t32:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                               ; MLAB       ; Simple Dual Port ; 32           ; 128          ; 32           ; 128          ; 4096   ; None                                                                 ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_load_weight1_function:theload_weight1_function|cnn_top_bb_load_weight1_B8:thebb_load_weight1_B8|cnn_top_bb_load_weight1_B8_stall_region:thebb_load_weight1_B8_stall_region|cnn_top_i_llvm_fpga_mem_memcoalesce_load0000e_1375_load_weight10:thei_llvm_fpga_mem_memcoalesce_load_load_weight1_fpgaunique_1375_load_weight13_aunroll_x|lsu_top:thei_llvm_fpga_mem_memcoalesce_load_load_weight1_fpgaunique_1375_load_weight11|hld_global_load_store:hld_global_load|hld_lsu:hld_lsu_inst|hld_lsu_read_data_alignment:GEN_READ_DATA_ALIGNMENT.read_data_alignment_inst|hld_fifo:rsp_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_8572:auto_generated|altsyncram_jab4:altsyncram1|ALTSYNCRAM                                                                                                                                                                                                                                  ; AUTO       ; Simple Dual Port ; 512          ; 11           ; 512          ; 11           ; 5632   ; None                                                                 ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_load_weight1_function:theload_weight1_function|cnn_top_bb_load_weight1_B8:thebb_load_weight1_B8|cnn_top_bb_load_weight1_B8_stall_region:thebb_load_weight1_B8_stall_region|cnn_top_i_llvm_fpga_mem_memcoalesce_load0000e_1375_load_weight10:thei_llvm_fpga_mem_memcoalesce_load_load_weight1_fpgaunique_1375_load_weight13_aunroll_x|lsu_top:thei_llvm_fpga_mem_memcoalesce_load_load_weight1_fpgaunique_1375_load_weight11|hld_global_load_store:hld_global_load|hld_lsu:hld_lsu_inst|hld_lsu_word_coalescer:hld_lsu_word_coalescer_inst|hld_fifo:cmd_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                                            ; MLAB       ; Simple Dual Port ; 32           ; 14           ; 32           ; 14           ; 448    ; None                                                                 ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_load_weight1_function:theload_weight1_function|cnn_top_bb_load_weight1_B8:thebb_load_weight1_B8|cnn_top_bb_load_weight1_B8_stall_region:thebb_load_weight1_B8_stall_region|cnn_top_i_sfc_s_c0_in_for_body24_load_we0000r18016_load_weight11:thei_sfc_s_c0_in_for_body24_load_weight1s_c0_enter18016_load_weight11_aunroll_x|cnn_top_i_llvm_fpga_sfc_exit_s_c0_out_fo0000xit186_load_weight10:thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_load_weight1s_c0_exit186_load_weight11_aunroll_x|cnn_top_i_llvm_fpga_sfc_exit_s_c0_out_fo0001d_weight11_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_load_weight1s_c0_exit186_load_weight11_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_load_weight1s_c0_exit186_load_weight10|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_5t32:auto_generated|ALTDPRAM_INSTANCE                                                                                               ; MLAB       ; Simple Dual Port ; 32           ; 192          ; 32           ; 192          ; 6144   ; None                                                                 ;
; soc_system:u0|soc_system_top_0:top_0|cnn_top_internal:cnn_top_internal_inst|cnn_top_function_wrapper:cnn_top_internal|cnn_top_load_weight1_function:theload_weight1_function|cnn_top_bb_load_weight1_B9:thebb_load_weight1_B9|cnn_top_bb_load_weight1_B9_stall_region:thebb_load_weight1_B9_stall_region|cnn_top_i_sfc_s_c0_in_for_cond49_prehead0000r19313_load_weight11:thei_sfc_s_c0_in_for_cond49_preheader_load_weight1s_c0_enter19313_load_weight11_aunroll_x|cnn_top_i_llvm_fpga_sfc_exit_s_c0_out_fo0000xit199_load_weight10:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond49_preheader_load_weight1s_c0_exit199_load_weight11_aunroll_x|cnn_top_i_llvm_fpga_sfc_exit_s_c0_out_fo0002d_weight11_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond49_preheader_load_weight1s_c0_exit199_load_weight11_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond49_preheader_load_weight1s_c0_exit199_load_weight10|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|ALTDPRAM_INSTANCE                                                       ; MLAB       ; Simple Dual Port ; 32           ; 64           ; 32           ; 64           ; 2048   ; None                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------------------------------------------------+


+-------------------------------------------------+
; Partition Merge DSP Block Usage Summary         ;
+-----------------------------------+-------------+
; Statistic                         ; Number Used ;
+-----------------------------------+-------------+
; Two Independent 18x18             ; 18          ;
; Sum of two 18x18                  ; 74          ;
; Independent 27x27                 ; 9           ;
; Total number of DSP blocks        ; 101         ;
;                                   ;             ;
; Fixed Point Signed Multiplier     ; 128         ;
; Fixed Point Unsigned Multiplier   ; 43          ;
; Fixed Point Mixed Sign Multiplier ; 4           ;
+-----------------------------------+-------------+


+--------------------------+
; Partition Merge Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Partition Merge
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition
    Info: Processing started: Sun Apr 17 14:26:27 2022
Info: Command: quartus_cdb --read_settings_files=off --write_settings_files=off C5TB_top -c C5TB_top --merge=on
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Warning (35010): Previously generated Fitter netlist for partition "Top" is older than current Synthesis netlist -- using the current Synthesis netlist instead to ensure that the latest source changes are included
    Info (35011): Set the option to Ignore source file changes to force the Quartus Prime software to always use a previously generated Fitter netlist
Info (35007): Using synthesis netlist for partition "Top"
Info (35007): Using synthesis netlist for partition "soc_system_hps_0_hps_io_border:border" File: D:/for_help/C5TB_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v Line: 119
Info (35007): Using synthesis netlist for partition "sld_hub:auto_hub"
Info (35002): Resolved and merged 3 partition(s)
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 23 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 6 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[0]" File: D:/for_help/C5TB_GHRD/C5TB_top.v Line: 46
    Warning (15610): No output dependent on input pin "KEY[1]" File: D:/for_help/C5TB_GHRD/C5TB_top.v Line: 46
    Warning (15610): No output dependent on input pin "KEY[2]" File: D:/for_help/C5TB_GHRD/C5TB_top.v Line: 46
    Warning (15610): No output dependent on input pin "SW[0]" File: D:/for_help/C5TB_GHRD/C5TB_top.v Line: 48
    Warning (15610): No output dependent on input pin "SW[1]" File: D:/for_help/C5TB_GHRD/C5TB_top.v Line: 48
    Warning (15610): No output dependent on input pin "SW[2]" File: D:/for_help/C5TB_GHRD/C5TB_top.v Line: 48
Info (21057): Implemented 94826 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 21 input pins
    Info (21059): Implemented 52 output pins
    Info (21060): Implemented 57 bidirectional pins
    Info (21061): Implemented 83345 logic cells
    Info (21064): Implemented 10599 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21066): Implemented 1 delay-locked loops
    Info (21062): Implemented 101 DSP elements
Info: Quartus Prime Partition Merge was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 5604 megabytes
    Info: Processing ended: Sun Apr 17 14:31:40 2022
    Info: Elapsed time: 00:05:13
    Info: Total CPU time (on all processors): 00:05:12


