
---------- Begin Simulation Statistics ----------
final_tick                                  483034000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  24857                       # Simulator instruction rate (inst/s)
host_mem_usage                                5160748                       # Number of bytes of host memory used
host_op_rate                                    24914                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     6.64                       # Real time elapsed on the host
host_tick_rate                               72778542                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      164973                       # Number of instructions simulated
sim_ops                                        165355                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000483                       # Number of seconds simulated
sim_ticks                                   483034000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu00.Branches                           22355                       # Number of branches fetched
system.cpu00.committedInsts                    100001                       # Number of instructions committed
system.cpu00.committedOps                      100294                       # Number of ops (including micro ops) committed
system.cpu00.dtb.accesses                           0                       # DTB accesses
system.cpu00.dtb.hits                               0                       # DTB hits
system.cpu00.dtb.misses                             0                       # DTB misses
system.cpu00.dtb.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.idle_fraction                   0.005141                       # Percentage of idle cycles
system.cpu00.itb.accesses                           0                       # DTB accesses
system.cpu00.itb.hits                               0                       # DTB hits
system.cpu00.itb.misses                             0                       # DTB misses
system.cpu00.itb.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.not_idle_fraction               0.994859                       # Percentage of non-idle cycles
system.cpu00.numCycles                         966068                       # number of cpu cycles simulated
system.cpu00.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.num_busy_cycles             961101.000010                       # Number of busy cycles
system.cpu00.num_conditional_control_insts        15943                       # number of instructions that are conditional controls
system.cpu00.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu00.num_fp_insts                          12                       # number of float instructions
system.cpu00.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_func_calls                      6412                       # number of times a function call or return occured
system.cpu00.num_idle_cycles              4966.999990                       # Number of idle cycles
system.cpu00.num_int_alu_accesses               98837                       # Number of integer alu accesses
system.cpu00.num_int_insts                      98837                       # number of integer instructions
system.cpu00.num_int_register_reads            120854                       # number of times the integer registers were read
system.cpu00.num_int_register_writes            64474                       # number of times the integer registers were written
system.cpu00.num_load_insts                     20282                       # Number of load instructions
system.cpu00.num_mem_refs                       36539                       # number of memory refs
system.cpu00.num_store_insts                    16257                       # Number of store instructions
system.cpu00.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu00.num_vec_insts                          0                       # number of vector instructions
system.cpu00.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu00.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu00.op_class::No_OpClass                 860      0.86%      0.86% # Class of executed instruction
system.cpu00.op_class::IntAlu                   62932     62.70%     63.56% # Class of executed instruction
system.cpu00.op_class::IntMult                     30      0.03%     63.59% # Class of executed instruction
system.cpu00.op_class::IntDiv                       6      0.01%     63.59% # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::FloatMult                    0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::FloatMultAcc                 0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::FloatMisc                    0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdMult                     0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdShift                    0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdAes                      0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdAesMix                   0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdSha1Hash                 0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdSha1Hash2                0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdSha256Hash               0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdSha256Hash2              0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdShaSigma2                0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdShaSigma3                0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::MemRead                  20567     20.49%     84.09% # Class of executed instruction
system.cpu00.op_class::MemWrite                 15960     15.90%     99.99% # Class of executed instruction
system.cpu00.op_class::FloatMemRead                 0      0.00%     99.99% # Class of executed instruction
system.cpu00.op_class::FloatMemWrite               12      0.01%    100.00% # Class of executed instruction
system.cpu00.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::total                   100367                       # Class of executed instruction
system.cpu00.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::mean        2483500                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::min_value      2483500                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::max_value      2483500                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateResidencyTicks::ON     480550500                       # Cumulative time (in ticks) in various power states
system.cpu00.pwrStateResidencyTicks::CLK_GATED      2483500                       # Cumulative time (in ticks) in various power states
system.cpu00.workload.numSyscalls                  72                       # Number of system calls
system.cpu01.Branches                             874                       # Number of branches fetched
system.cpu01.committedInsts                      4660                       # Number of instructions committed
system.cpu01.committedOps                        4666                       # Number of ops (including micro ops) committed
system.cpu01.dtb.accesses                           0                       # DTB accesses
system.cpu01.dtb.hits                               0                       # DTB hits
system.cpu01.dtb.misses                             0                       # DTB misses
system.cpu01.dtb.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.idle_fraction                   0.977379                       # Percentage of idle cycles
system.cpu01.itb.accesses                           0                       # DTB accesses
system.cpu01.itb.hits                               0                       # DTB hits
system.cpu01.itb.misses                             0                       # DTB misses
system.cpu01.itb.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.not_idle_fraction               0.022621                       # Percentage of non-idle cycles
system.cpu01.numCycles                         966068                       # number of cpu cycles simulated
system.cpu01.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.num_busy_cycles             21853.001955                       # Number of busy cycles
system.cpu01.num_conditional_control_insts          457                       # number of instructions that are conditional controls
system.cpu01.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu01.num_fp_insts                          12                       # number of float instructions
system.cpu01.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_func_calls                       417                       # number of times a function call or return occured
system.cpu01.num_idle_cycles             944214.998045                       # Number of idle cycles
system.cpu01.num_int_alu_accesses                4585                       # Number of integer alu accesses
system.cpu01.num_int_insts                       4585                       # number of integer instructions
system.cpu01.num_int_register_reads              5282                       # number of times the integer registers were read
system.cpu01.num_int_register_writes             3399                       # number of times the integer registers were written
system.cpu01.num_load_insts                      1137                       # Number of load instructions
system.cpu01.num_mem_refs                        1689                       # number of memory refs
system.cpu01.num_store_insts                      552                       # Number of store instructions
system.cpu01.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu01.num_vec_insts                          0                       # number of vector instructions
system.cpu01.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu01.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu01.op_class::No_OpClass                  10      0.21%      0.21% # Class of executed instruction
system.cpu01.op_class::IntAlu                    2966     63.54%     63.75% # Class of executed instruction
system.cpu01.op_class::IntMult                      1      0.02%     63.77% # Class of executed instruction
system.cpu01.op_class::IntDiv                       2      0.04%     63.82% # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0      0.00%     63.82% # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0      0.00%     63.82% # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0      0.00%     63.82% # Class of executed instruction
system.cpu01.op_class::FloatMult                    0      0.00%     63.82% # Class of executed instruction
system.cpu01.op_class::FloatMultAcc                 0      0.00%     63.82% # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0      0.00%     63.82% # Class of executed instruction
system.cpu01.op_class::FloatMisc                    0      0.00%     63.82% # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0      0.00%     63.82% # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0      0.00%     63.82% # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0      0.00%     63.82% # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0      0.00%     63.82% # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0      0.00%     63.82% # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0      0.00%     63.82% # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0      0.00%     63.82% # Class of executed instruction
system.cpu01.op_class::SimdMult                     0      0.00%     63.82% # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0      0.00%     63.82% # Class of executed instruction
system.cpu01.op_class::SimdShift                    0      0.00%     63.82% # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0      0.00%     63.82% # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0      0.00%     63.82% # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0      0.00%     63.82% # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0      0.00%     63.82% # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0      0.00%     63.82% # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0      0.00%     63.82% # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0      0.00%     63.82% # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0      0.00%     63.82% # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0      0.00%     63.82% # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0      0.00%     63.82% # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0      0.00%     63.82% # Class of executed instruction
system.cpu01.op_class::SimdAes                      0      0.00%     63.82% # Class of executed instruction
system.cpu01.op_class::SimdAesMix                   0      0.00%     63.82% # Class of executed instruction
system.cpu01.op_class::SimdSha1Hash                 0      0.00%     63.82% # Class of executed instruction
system.cpu01.op_class::SimdSha1Hash2                0      0.00%     63.82% # Class of executed instruction
system.cpu01.op_class::SimdSha256Hash               0      0.00%     63.82% # Class of executed instruction
system.cpu01.op_class::SimdSha256Hash2              0      0.00%     63.82% # Class of executed instruction
system.cpu01.op_class::SimdShaSigma2                0      0.00%     63.82% # Class of executed instruction
system.cpu01.op_class::SimdShaSigma3                0      0.00%     63.82% # Class of executed instruction
system.cpu01.op_class::MemRead                   1141     24.44%     88.26% # Class of executed instruction
system.cpu01.op_class::MemWrite                   536     11.48%     99.74% # Class of executed instruction
system.cpu01.op_class::FloatMemRead                 0      0.00%     99.74% # Class of executed instruction
system.cpu01.op_class::FloatMemWrite               12      0.26%    100.00% # Class of executed instruction
system.cpu01.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::total                     4668                       # Class of executed instruction
system.cpu01.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::mean       89602500                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::min_value     89602500                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::max_value     89602500                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateResidencyTicks::ON     393431500                       # Cumulative time (in ticks) in various power states
system.cpu01.pwrStateResidencyTicks::CLK_GATED     89602500                       # Cumulative time (in ticks) in various power states
system.cpu02.Branches                             871                       # Number of branches fetched
system.cpu02.committedInsts                      4640                       # Number of instructions committed
system.cpu02.committedOps                        4646                       # Number of ops (including micro ops) committed
system.cpu02.dtb.accesses                           0                       # DTB accesses
system.cpu02.dtb.hits                               0                       # DTB hits
system.cpu02.dtb.misses                             0                       # DTB misses
system.cpu02.dtb.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.idle_fraction                   0.980367                       # Percentage of idle cycles
system.cpu02.itb.accesses                           0                       # DTB accesses
system.cpu02.itb.hits                               0                       # DTB hits
system.cpu02.itb.misses                             0                       # DTB misses
system.cpu02.itb.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.not_idle_fraction               0.019633                       # Percentage of non-idle cycles
system.cpu02.numCycles                         966067                       # number of cpu cycles simulated
system.cpu02.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.num_busy_cycles             18966.982328                       # Number of busy cycles
system.cpu02.num_conditional_control_insts          456                       # number of instructions that are conditional controls
system.cpu02.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu02.num_fp_insts                          12                       # number of float instructions
system.cpu02.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_func_calls                       415                       # number of times a function call or return occured
system.cpu02.num_idle_cycles             947100.017672                       # Number of idle cycles
system.cpu02.num_int_alu_accesses                4566                       # Number of integer alu accesses
system.cpu02.num_int_insts                       4566                       # number of integer instructions
system.cpu02.num_int_register_reads              5263                       # number of times the integer registers were read
system.cpu02.num_int_register_writes             3384                       # number of times the integer registers were written
system.cpu02.num_load_insts                      1134                       # Number of load instructions
system.cpu02.num_mem_refs                        1684                       # number of memory refs
system.cpu02.num_store_insts                      550                       # Number of store instructions
system.cpu02.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu02.num_vec_insts                          0                       # number of vector instructions
system.cpu02.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu02.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu02.op_class::No_OpClass                  10      0.22%      0.22% # Class of executed instruction
system.cpu02.op_class::IntAlu                    2951     63.49%     63.70% # Class of executed instruction
system.cpu02.op_class::IntMult                      1      0.02%     63.73% # Class of executed instruction
system.cpu02.op_class::IntDiv                       2      0.04%     63.77% # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0      0.00%     63.77% # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0      0.00%     63.77% # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0      0.00%     63.77% # Class of executed instruction
system.cpu02.op_class::FloatMult                    0      0.00%     63.77% # Class of executed instruction
system.cpu02.op_class::FloatMultAcc                 0      0.00%     63.77% # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0      0.00%     63.77% # Class of executed instruction
system.cpu02.op_class::FloatMisc                    0      0.00%     63.77% # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0      0.00%     63.77% # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0      0.00%     63.77% # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0      0.00%     63.77% # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0      0.00%     63.77% # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0      0.00%     63.77% # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0      0.00%     63.77% # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0      0.00%     63.77% # Class of executed instruction
system.cpu02.op_class::SimdMult                     0      0.00%     63.77% # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0      0.00%     63.77% # Class of executed instruction
system.cpu02.op_class::SimdShift                    0      0.00%     63.77% # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0      0.00%     63.77% # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0      0.00%     63.77% # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0      0.00%     63.77% # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0      0.00%     63.77% # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0      0.00%     63.77% # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0      0.00%     63.77% # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0      0.00%     63.77% # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0      0.00%     63.77% # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0      0.00%     63.77% # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0      0.00%     63.77% # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0      0.00%     63.77% # Class of executed instruction
system.cpu02.op_class::SimdAes                      0      0.00%     63.77% # Class of executed instruction
system.cpu02.op_class::SimdAesMix                   0      0.00%     63.77% # Class of executed instruction
system.cpu02.op_class::SimdSha1Hash                 0      0.00%     63.77% # Class of executed instruction
system.cpu02.op_class::SimdSha1Hash2                0      0.00%     63.77% # Class of executed instruction
system.cpu02.op_class::SimdSha256Hash               0      0.00%     63.77% # Class of executed instruction
system.cpu02.op_class::SimdSha256Hash2              0      0.00%     63.77% # Class of executed instruction
system.cpu02.op_class::SimdShaSigma2                0      0.00%     63.77% # Class of executed instruction
system.cpu02.op_class::SimdShaSigma3                0      0.00%     63.77% # Class of executed instruction
system.cpu02.op_class::MemRead                   1138     24.48%     88.25% # Class of executed instruction
system.cpu02.op_class::MemWrite                   534     11.49%     99.74% # Class of executed instruction
system.cpu02.op_class::FloatMemRead                 0      0.00%     99.74% # Class of executed instruction
system.cpu02.op_class::FloatMemWrite               12      0.26%    100.00% # Class of executed instruction
system.cpu02.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::total                     4648                       # Class of executed instruction
system.cpu02.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::mean       84977500                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::min_value     84977500                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::max_value     84977500                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateResidencyTicks::ON     398056500                       # Cumulative time (in ticks) in various power states
system.cpu02.pwrStateResidencyTicks::CLK_GATED     84977500                       # Cumulative time (in ticks) in various power states
system.cpu03.Branches                             879                       # Number of branches fetched
system.cpu03.committedInsts                      4645                       # Number of instructions committed
system.cpu03.committedOps                        4651                       # Number of ops (including micro ops) committed
system.cpu03.dtb.accesses                           0                       # DTB accesses
system.cpu03.dtb.hits                               0                       # DTB hits
system.cpu03.dtb.misses                             0                       # DTB misses
system.cpu03.dtb.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.idle_fraction                   0.980656                       # Percentage of idle cycles
system.cpu03.itb.accesses                           0                       # DTB accesses
system.cpu03.itb.hits                               0                       # DTB hits
system.cpu03.itb.misses                             0                       # DTB misses
system.cpu03.itb.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.not_idle_fraction               0.019344                       # Percentage of non-idle cycles
system.cpu03.numCycles                         966067                       # number of cpu cycles simulated
system.cpu03.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.num_busy_cycles             18687.982617                       # Number of busy cycles
system.cpu03.num_conditional_control_insts          447                       # number of instructions that are conditional controls
system.cpu03.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu03.num_fp_insts                          12                       # number of float instructions
system.cpu03.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_func_calls                       432                       # number of times a function call or return occured
system.cpu03.num_idle_cycles             947379.017383                       # Number of idle cycles
system.cpu03.num_int_alu_accesses                4555                       # Number of integer alu accesses
system.cpu03.num_int_insts                       4555                       # number of integer instructions
system.cpu03.num_int_register_reads              5255                       # number of times the integer registers were read
system.cpu03.num_int_register_writes             3378                       # number of times the integer registers were written
system.cpu03.num_load_insts                      1134                       # Number of load instructions
system.cpu03.num_mem_refs                        1683                       # number of memory refs
system.cpu03.num_store_insts                      549                       # Number of store instructions
system.cpu03.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu03.num_vec_insts                          0                       # number of vector instructions
system.cpu03.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu03.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu03.op_class::No_OpClass                  10      0.21%      0.21% # Class of executed instruction
system.cpu03.op_class::IntAlu                    2957     63.55%     63.77% # Class of executed instruction
system.cpu03.op_class::IntMult                      1      0.02%     63.79% # Class of executed instruction
system.cpu03.op_class::IntDiv                       2      0.04%     63.83% # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0      0.00%     63.83% # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0      0.00%     63.83% # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0      0.00%     63.83% # Class of executed instruction
system.cpu03.op_class::FloatMult                    0      0.00%     63.83% # Class of executed instruction
system.cpu03.op_class::FloatMultAcc                 0      0.00%     63.83% # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0      0.00%     63.83% # Class of executed instruction
system.cpu03.op_class::FloatMisc                    0      0.00%     63.83% # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0      0.00%     63.83% # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0      0.00%     63.83% # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0      0.00%     63.83% # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0      0.00%     63.83% # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0      0.00%     63.83% # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0      0.00%     63.83% # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0      0.00%     63.83% # Class of executed instruction
system.cpu03.op_class::SimdMult                     0      0.00%     63.83% # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0      0.00%     63.83% # Class of executed instruction
system.cpu03.op_class::SimdShift                    0      0.00%     63.83% # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0      0.00%     63.83% # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0      0.00%     63.83% # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0      0.00%     63.83% # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0      0.00%     63.83% # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0      0.00%     63.83% # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0      0.00%     63.83% # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0      0.00%     63.83% # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0      0.00%     63.83% # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0      0.00%     63.83% # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0      0.00%     63.83% # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0      0.00%     63.83% # Class of executed instruction
system.cpu03.op_class::SimdAes                      0      0.00%     63.83% # Class of executed instruction
system.cpu03.op_class::SimdAesMix                   0      0.00%     63.83% # Class of executed instruction
system.cpu03.op_class::SimdSha1Hash                 0      0.00%     63.83% # Class of executed instruction
system.cpu03.op_class::SimdSha1Hash2                0      0.00%     63.83% # Class of executed instruction
system.cpu03.op_class::SimdSha256Hash               0      0.00%     63.83% # Class of executed instruction
system.cpu03.op_class::SimdSha256Hash2              0      0.00%     63.83% # Class of executed instruction
system.cpu03.op_class::SimdShaSigma2                0      0.00%     63.83% # Class of executed instruction
system.cpu03.op_class::SimdShaSigma3                0      0.00%     63.83% # Class of executed instruction
system.cpu03.op_class::MemRead                   1138     24.46%     88.29% # Class of executed instruction
system.cpu03.op_class::MemWrite                   533     11.45%     99.74% # Class of executed instruction
system.cpu03.op_class::FloatMemRead                 0      0.00%     99.74% # Class of executed instruction
system.cpu03.op_class::FloatMemWrite               12      0.26%    100.00% # Class of executed instruction
system.cpu03.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::total                     4653                       # Class of executed instruction
system.cpu03.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::mean       78734500                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::min_value     78734500                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::max_value     78734500                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateResidencyTicks::ON     404299500                       # Cumulative time (in ticks) in various power states
system.cpu03.pwrStateResidencyTicks::CLK_GATED     78734500                       # Cumulative time (in ticks) in various power states
system.cpu04.Branches                             872                       # Number of branches fetched
system.cpu04.committedInsts                      4606                       # Number of instructions committed
system.cpu04.committedOps                        4612                       # Number of ops (including micro ops) committed
system.cpu04.dtb.accesses                           0                       # DTB accesses
system.cpu04.dtb.hits                               0                       # DTB hits
system.cpu04.dtb.misses                             0                       # DTB misses
system.cpu04.dtb.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.idle_fraction                   0.980531                       # Percentage of idle cycles
system.cpu04.itb.accesses                           0                       # DTB accesses
system.cpu04.itb.hits                               0                       # DTB hits
system.cpu04.itb.misses                             0                       # DTB misses
system.cpu04.itb.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.not_idle_fraction               0.019469                       # Percentage of non-idle cycles
system.cpu04.numCycles                         966068                       # number of cpu cycles simulated
system.cpu04.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.num_busy_cycles             18808.001961                       # Number of busy cycles
system.cpu04.num_conditional_control_insts          441                       # number of instructions that are conditional controls
system.cpu04.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu04.num_fp_insts                          12                       # number of float instructions
system.cpu04.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_func_calls                       431                       # number of times a function call or return occured
system.cpu04.num_idle_cycles             947259.998039                       # Number of idle cycles
system.cpu04.num_int_alu_accesses                4514                       # Number of integer alu accesses
system.cpu04.num_int_insts                       4514                       # number of integer instructions
system.cpu04.num_int_register_reads              5208                       # number of times the integer registers were read
system.cpu04.num_int_register_writes             3349                       # number of times the integer registers were written
system.cpu04.num_load_insts                      1126                       # Number of load instructions
system.cpu04.num_mem_refs                        1670                       # number of memory refs
system.cpu04.num_store_insts                      544                       # Number of store instructions
system.cpu04.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu04.num_vec_insts                          0                       # number of vector instructions
system.cpu04.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu04.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu04.op_class::No_OpClass                  10      0.22%      0.22% # Class of executed instruction
system.cpu04.op_class::IntAlu                    2931     63.52%     63.74% # Class of executed instruction
system.cpu04.op_class::IntMult                      1      0.02%     63.76% # Class of executed instruction
system.cpu04.op_class::IntDiv                       2      0.04%     63.81% # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0      0.00%     63.81% # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0      0.00%     63.81% # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0      0.00%     63.81% # Class of executed instruction
system.cpu04.op_class::FloatMult                    0      0.00%     63.81% # Class of executed instruction
system.cpu04.op_class::FloatMultAcc                 0      0.00%     63.81% # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0      0.00%     63.81% # Class of executed instruction
system.cpu04.op_class::FloatMisc                    0      0.00%     63.81% # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0      0.00%     63.81% # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0      0.00%     63.81% # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0      0.00%     63.81% # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0      0.00%     63.81% # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0      0.00%     63.81% # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0      0.00%     63.81% # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0      0.00%     63.81% # Class of executed instruction
system.cpu04.op_class::SimdMult                     0      0.00%     63.81% # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0      0.00%     63.81% # Class of executed instruction
system.cpu04.op_class::SimdShift                    0      0.00%     63.81% # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0      0.00%     63.81% # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0      0.00%     63.81% # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0      0.00%     63.81% # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0      0.00%     63.81% # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0      0.00%     63.81% # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0      0.00%     63.81% # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0      0.00%     63.81% # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0      0.00%     63.81% # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0      0.00%     63.81% # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0      0.00%     63.81% # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0      0.00%     63.81% # Class of executed instruction
system.cpu04.op_class::SimdAes                      0      0.00%     63.81% # Class of executed instruction
system.cpu04.op_class::SimdAesMix                   0      0.00%     63.81% # Class of executed instruction
system.cpu04.op_class::SimdSha1Hash                 0      0.00%     63.81% # Class of executed instruction
system.cpu04.op_class::SimdSha1Hash2                0      0.00%     63.81% # Class of executed instruction
system.cpu04.op_class::SimdSha256Hash               0      0.00%     63.81% # Class of executed instruction
system.cpu04.op_class::SimdSha256Hash2              0      0.00%     63.81% # Class of executed instruction
system.cpu04.op_class::SimdShaSigma2                0      0.00%     63.81% # Class of executed instruction
system.cpu04.op_class::SimdShaSigma3                0      0.00%     63.81% # Class of executed instruction
system.cpu04.op_class::MemRead                   1130     24.49%     88.30% # Class of executed instruction
system.cpu04.op_class::MemWrite                   528     11.44%     99.74% # Class of executed instruction
system.cpu04.op_class::FloatMemRead                 0      0.00%     99.74% # Class of executed instruction
system.cpu04.op_class::FloatMemWrite               12      0.26%    100.00% # Class of executed instruction
system.cpu04.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::total                     4614                       # Class of executed instruction
system.cpu04.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::mean       71003500                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::min_value     71003500                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::max_value     71003500                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateResidencyTicks::ON     412030500                       # Cumulative time (in ticks) in various power states
system.cpu04.pwrStateResidencyTicks::CLK_GATED     71003500                       # Cumulative time (in ticks) in various power states
system.cpu05.Branches                             873                       # Number of branches fetched
system.cpu05.committedInsts                      4633                       # Number of instructions committed
system.cpu05.committedOps                        4639                       # Number of ops (including micro ops) committed
system.cpu05.dtb.accesses                           0                       # DTB accesses
system.cpu05.dtb.hits                               0                       # DTB hits
system.cpu05.dtb.misses                             0                       # DTB misses
system.cpu05.dtb.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.idle_fraction                   0.980866                       # Percentage of idle cycles
system.cpu05.itb.accesses                           0                       # DTB accesses
system.cpu05.itb.hits                               0                       # DTB hits
system.cpu05.itb.misses                             0                       # DTB misses
system.cpu05.itb.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.not_idle_fraction               0.019134                       # Percentage of non-idle cycles
system.cpu05.numCycles                         966068                       # number of cpu cycles simulated
system.cpu05.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.num_busy_cycles             18485.001962                       # Number of busy cycles
system.cpu05.num_conditional_control_insts          444                       # number of instructions that are conditional controls
system.cpu05.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu05.num_fp_insts                          12                       # number of float instructions
system.cpu05.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_func_calls                       429                       # number of times a function call or return occured
system.cpu05.num_idle_cycles             947582.998038                       # Number of idle cycles
system.cpu05.num_int_alu_accesses                4546                       # Number of integer alu accesses
system.cpu05.num_int_insts                       4546                       # number of integer instructions
system.cpu05.num_int_register_reads              5240                       # number of times the integer registers were read
system.cpu05.num_int_register_writes             3373                       # number of times the integer registers were written
system.cpu05.num_load_insts                      1133                       # Number of load instructions
system.cpu05.num_mem_refs                        1682                       # number of memory refs
system.cpu05.num_store_insts                      549                       # Number of store instructions
system.cpu05.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu05.num_vec_insts                          0                       # number of vector instructions
system.cpu05.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu05.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu05.op_class::No_OpClass                  10      0.22%      0.22% # Class of executed instruction
system.cpu05.op_class::IntAlu                    2946     63.48%     63.69% # Class of executed instruction
system.cpu05.op_class::IntMult                      1      0.02%     63.71% # Class of executed instruction
system.cpu05.op_class::IntDiv                       2      0.04%     63.76% # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0      0.00%     63.76% # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0      0.00%     63.76% # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0      0.00%     63.76% # Class of executed instruction
system.cpu05.op_class::FloatMult                    0      0.00%     63.76% # Class of executed instruction
system.cpu05.op_class::FloatMultAcc                 0      0.00%     63.76% # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0      0.00%     63.76% # Class of executed instruction
system.cpu05.op_class::FloatMisc                    0      0.00%     63.76% # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0      0.00%     63.76% # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0      0.00%     63.76% # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0      0.00%     63.76% # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0      0.00%     63.76% # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0      0.00%     63.76% # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0      0.00%     63.76% # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0      0.00%     63.76% # Class of executed instruction
system.cpu05.op_class::SimdMult                     0      0.00%     63.76% # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0      0.00%     63.76% # Class of executed instruction
system.cpu05.op_class::SimdShift                    0      0.00%     63.76% # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0      0.00%     63.76% # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0      0.00%     63.76% # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0      0.00%     63.76% # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0      0.00%     63.76% # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0      0.00%     63.76% # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0      0.00%     63.76% # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0      0.00%     63.76% # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0      0.00%     63.76% # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0      0.00%     63.76% # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0      0.00%     63.76% # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0      0.00%     63.76% # Class of executed instruction
system.cpu05.op_class::SimdAes                      0      0.00%     63.76% # Class of executed instruction
system.cpu05.op_class::SimdAesMix                   0      0.00%     63.76% # Class of executed instruction
system.cpu05.op_class::SimdSha1Hash                 0      0.00%     63.76% # Class of executed instruction
system.cpu05.op_class::SimdSha1Hash2                0      0.00%     63.76% # Class of executed instruction
system.cpu05.op_class::SimdSha256Hash               0      0.00%     63.76% # Class of executed instruction
system.cpu05.op_class::SimdSha256Hash2              0      0.00%     63.76% # Class of executed instruction
system.cpu05.op_class::SimdShaSigma2                0      0.00%     63.76% # Class of executed instruction
system.cpu05.op_class::SimdShaSigma3                0      0.00%     63.76% # Class of executed instruction
system.cpu05.op_class::MemRead                   1137     24.50%     88.26% # Class of executed instruction
system.cpu05.op_class::MemWrite                   533     11.48%     99.74% # Class of executed instruction
system.cpu05.op_class::FloatMemRead                 0      0.00%     99.74% # Class of executed instruction
system.cpu05.op_class::FloatMemWrite               12      0.26%    100.00% # Class of executed instruction
system.cpu05.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::total                     4641                       # Class of executed instruction
system.cpu05.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::mean       64789500                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::min_value     64789500                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::max_value     64789500                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateResidencyTicks::ON     418244500                       # Cumulative time (in ticks) in various power states
system.cpu05.pwrStateResidencyTicks::CLK_GATED     64789500                       # Cumulative time (in ticks) in various power states
system.cpu06.Branches                             865                       # Number of branches fetched
system.cpu06.committedInsts                      4567                       # Number of instructions committed
system.cpu06.committedOps                        4573                       # Number of ops (including micro ops) committed
system.cpu06.dtb.accesses                           0                       # DTB accesses
system.cpu06.dtb.hits                               0                       # DTB hits
system.cpu06.dtb.misses                             0                       # DTB misses
system.cpu06.dtb.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.idle_fraction                   0.981062                       # Percentage of idle cycles
system.cpu06.itb.accesses                           0                       # DTB accesses
system.cpu06.itb.hits                               0                       # DTB hits
system.cpu06.itb.misses                             0                       # DTB misses
system.cpu06.itb.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.not_idle_fraction               0.018938                       # Percentage of non-idle cycles
system.cpu06.numCycles                         966067                       # number of cpu cycles simulated
system.cpu06.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.num_busy_cycles             18294.983025                       # Number of busy cycles
system.cpu06.num_conditional_control_insts          438                       # number of instructions that are conditional controls
system.cpu06.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu06.num_fp_insts                          12                       # number of float instructions
system.cpu06.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_func_calls                       427                       # number of times a function call or return occured
system.cpu06.num_idle_cycles             947772.016975                       # Number of idle cycles
system.cpu06.num_int_alu_accesses                4477                       # Number of integer alu accesses
system.cpu06.num_int_insts                       4477                       # number of integer instructions
system.cpu06.num_int_register_reads              5164                       # number of times the integer registers were read
system.cpu06.num_int_register_writes             3321                       # number of times the integer registers were written
system.cpu06.num_load_insts                      1116                       # Number of load instructions
system.cpu06.num_mem_refs                        1656                       # number of memory refs
system.cpu06.num_store_insts                      540                       # Number of store instructions
system.cpu06.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu06.num_vec_insts                          0                       # number of vector instructions
system.cpu06.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu06.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu06.op_class::No_OpClass                  10      0.22%      0.22% # Class of executed instruction
system.cpu06.op_class::IntAlu                    2906     63.52%     63.74% # Class of executed instruction
system.cpu06.op_class::IntMult                      1      0.02%     63.76% # Class of executed instruction
system.cpu06.op_class::IntDiv                       2      0.04%     63.80% # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0      0.00%     63.80% # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0      0.00%     63.80% # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0      0.00%     63.80% # Class of executed instruction
system.cpu06.op_class::FloatMult                    0      0.00%     63.80% # Class of executed instruction
system.cpu06.op_class::FloatMultAcc                 0      0.00%     63.80% # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0      0.00%     63.80% # Class of executed instruction
system.cpu06.op_class::FloatMisc                    0      0.00%     63.80% # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0      0.00%     63.80% # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0      0.00%     63.80% # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0      0.00%     63.80% # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0      0.00%     63.80% # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0      0.00%     63.80% # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0      0.00%     63.80% # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0      0.00%     63.80% # Class of executed instruction
system.cpu06.op_class::SimdMult                     0      0.00%     63.80% # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0      0.00%     63.80% # Class of executed instruction
system.cpu06.op_class::SimdShift                    0      0.00%     63.80% # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0      0.00%     63.80% # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0      0.00%     63.80% # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0      0.00%     63.80% # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0      0.00%     63.80% # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0      0.00%     63.80% # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0      0.00%     63.80% # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0      0.00%     63.80% # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0      0.00%     63.80% # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0      0.00%     63.80% # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0      0.00%     63.80% # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0      0.00%     63.80% # Class of executed instruction
system.cpu06.op_class::SimdAes                      0      0.00%     63.80% # Class of executed instruction
system.cpu06.op_class::SimdAesMix                   0      0.00%     63.80% # Class of executed instruction
system.cpu06.op_class::SimdSha1Hash                 0      0.00%     63.80% # Class of executed instruction
system.cpu06.op_class::SimdSha1Hash2                0      0.00%     63.80% # Class of executed instruction
system.cpu06.op_class::SimdSha256Hash               0      0.00%     63.80% # Class of executed instruction
system.cpu06.op_class::SimdSha256Hash2              0      0.00%     63.80% # Class of executed instruction
system.cpu06.op_class::SimdShaSigma2                0      0.00%     63.80% # Class of executed instruction
system.cpu06.op_class::SimdShaSigma3                0      0.00%     63.80% # Class of executed instruction
system.cpu06.op_class::MemRead                   1120     24.48%     88.28% # Class of executed instruction
system.cpu06.op_class::MemWrite                   524     11.45%     99.74% # Class of executed instruction
system.cpu06.op_class::FloatMemRead                 0      0.00%     99.74% # Class of executed instruction
system.cpu06.op_class::FloatMemWrite               12      0.26%    100.00% # Class of executed instruction
system.cpu06.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::total                     4575                       # Class of executed instruction
system.cpu06.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::mean       58502500                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::min_value     58502500                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::max_value     58502500                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateResidencyTicks::ON     424531500                       # Cumulative time (in ticks) in various power states
system.cpu06.pwrStateResidencyTicks::CLK_GATED     58502500                       # Cumulative time (in ticks) in various power states
system.cpu07.Branches                             873                       # Number of branches fetched
system.cpu07.committedInsts                      4612                       # Number of instructions committed
system.cpu07.committedOps                        4618                       # Number of ops (including micro ops) committed
system.cpu07.dtb.accesses                           0                       # DTB accesses
system.cpu07.dtb.hits                               0                       # DTB hits
system.cpu07.dtb.misses                             0                       # DTB misses
system.cpu07.dtb.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.idle_fraction                   0.981150                       # Percentage of idle cycles
system.cpu07.itb.accesses                           0                       # DTB accesses
system.cpu07.itb.hits                               0                       # DTB hits
system.cpu07.itb.misses                             0                       # DTB misses
system.cpu07.itb.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.not_idle_fraction               0.018850                       # Percentage of non-idle cycles
system.cpu07.numCycles                         966068                       # number of cpu cycles simulated
system.cpu07.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.num_busy_cycles             18210.001962                       # Number of busy cycles
system.cpu07.num_conditional_control_insts          443                       # number of instructions that are conditional controls
system.cpu07.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu07.num_fp_insts                          12                       # number of float instructions
system.cpu07.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_func_calls                       430                       # number of times a function call or return occured
system.cpu07.num_idle_cycles             947857.998038                       # Number of idle cycles
system.cpu07.num_int_alu_accesses                4522                       # Number of integer alu accesses
system.cpu07.num_int_insts                       4522                       # number of integer instructions
system.cpu07.num_int_register_reads              5216                       # number of times the integer registers were read
system.cpu07.num_int_register_writes             3354                       # number of times the integer registers were written
system.cpu07.num_load_insts                      1125                       # Number of load instructions
system.cpu07.num_mem_refs                        1670                       # number of memory refs
system.cpu07.num_store_insts                      545                       # Number of store instructions
system.cpu07.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu07.num_vec_insts                          0                       # number of vector instructions
system.cpu07.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu07.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu07.op_class::No_OpClass                  10      0.22%      0.22% # Class of executed instruction
system.cpu07.op_class::IntAlu                    2937     63.57%     63.79% # Class of executed instruction
system.cpu07.op_class::IntMult                      1      0.02%     63.81% # Class of executed instruction
system.cpu07.op_class::IntDiv                       2      0.04%     63.85% # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0      0.00%     63.85% # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0      0.00%     63.85% # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0      0.00%     63.85% # Class of executed instruction
system.cpu07.op_class::FloatMult                    0      0.00%     63.85% # Class of executed instruction
system.cpu07.op_class::FloatMultAcc                 0      0.00%     63.85% # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0      0.00%     63.85% # Class of executed instruction
system.cpu07.op_class::FloatMisc                    0      0.00%     63.85% # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0      0.00%     63.85% # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0      0.00%     63.85% # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0      0.00%     63.85% # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0      0.00%     63.85% # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0      0.00%     63.85% # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0      0.00%     63.85% # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0      0.00%     63.85% # Class of executed instruction
system.cpu07.op_class::SimdMult                     0      0.00%     63.85% # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0      0.00%     63.85% # Class of executed instruction
system.cpu07.op_class::SimdShift                    0      0.00%     63.85% # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0      0.00%     63.85% # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0      0.00%     63.85% # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0      0.00%     63.85% # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0      0.00%     63.85% # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0      0.00%     63.85% # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0      0.00%     63.85% # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0      0.00%     63.85% # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0      0.00%     63.85% # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0      0.00%     63.85% # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0      0.00%     63.85% # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0      0.00%     63.85% # Class of executed instruction
system.cpu07.op_class::SimdAes                      0      0.00%     63.85% # Class of executed instruction
system.cpu07.op_class::SimdAesMix                   0      0.00%     63.85% # Class of executed instruction
system.cpu07.op_class::SimdSha1Hash                 0      0.00%     63.85% # Class of executed instruction
system.cpu07.op_class::SimdSha1Hash2                0      0.00%     63.85% # Class of executed instruction
system.cpu07.op_class::SimdSha256Hash               0      0.00%     63.85% # Class of executed instruction
system.cpu07.op_class::SimdSha256Hash2              0      0.00%     63.85% # Class of executed instruction
system.cpu07.op_class::SimdShaSigma2                0      0.00%     63.85% # Class of executed instruction
system.cpu07.op_class::SimdShaSigma3                0      0.00%     63.85% # Class of executed instruction
system.cpu07.op_class::MemRead                   1129     24.44%     88.29% # Class of executed instruction
system.cpu07.op_class::MemWrite                   529     11.45%     99.74% # Class of executed instruction
system.cpu07.op_class::FloatMemRead                 0      0.00%     99.74% # Class of executed instruction
system.cpu07.op_class::FloatMemWrite               12      0.26%    100.00% # Class of executed instruction
system.cpu07.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::total                     4620                       # Class of executed instruction
system.cpu07.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::mean       52324000                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::min_value     52324000                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::max_value     52324000                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateResidencyTicks::ON     430710000                       # Cumulative time (in ticks) in various power states
system.cpu07.pwrStateResidencyTicks::CLK_GATED     52324000                       # Cumulative time (in ticks) in various power states
system.cpu08.Branches                             823                       # Number of branches fetched
system.cpu08.committedInsts                      4369                       # Number of instructions committed
system.cpu08.committedOps                        4375                       # Number of ops (including micro ops) committed
system.cpu08.dtb.accesses                           0                       # DTB accesses
system.cpu08.dtb.hits                               0                       # DTB hits
system.cpu08.dtb.misses                             0                       # DTB misses
system.cpu08.dtb.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.idle_fraction                   0.982241                       # Percentage of idle cycles
system.cpu08.itb.accesses                           0                       # DTB accesses
system.cpu08.itb.hits                               0                       # DTB hits
system.cpu08.itb.misses                             0                       # DTB misses
system.cpu08.itb.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.not_idle_fraction               0.017759                       # Percentage of non-idle cycles
system.cpu08.numCycles                         966068                       # number of cpu cycles simulated
system.cpu08.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.num_busy_cycles             17156.001964                       # Number of busy cycles
system.cpu08.num_conditional_control_insts          418                       # number of instructions that are conditional controls
system.cpu08.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu08.num_fp_insts                          12                       # number of float instructions
system.cpu08.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_func_calls                       405                       # number of times a function call or return occured
system.cpu08.num_idle_cycles             948911.998036                       # Number of idle cycles
system.cpu08.num_int_alu_accesses                4286                       # Number of integer alu accesses
system.cpu08.num_int_insts                       4286                       # number of integer instructions
system.cpu08.num_int_register_reads              4942                       # number of times the integer registers were read
system.cpu08.num_int_register_writes             3178                       # number of times the integer registers were written
system.cpu08.num_load_insts                      1065                       # Number of load instructions
system.cpu08.num_mem_refs                        1586                       # number of memory refs
system.cpu08.num_store_insts                      521                       # Number of store instructions
system.cpu08.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu08.num_vec_insts                          0                       # number of vector instructions
system.cpu08.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu08.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu08.op_class::No_OpClass                  10      0.23%      0.23% # Class of executed instruction
system.cpu08.op_class::IntAlu                    2778     63.47%     63.70% # Class of executed instruction
system.cpu08.op_class::IntMult                      1      0.02%     63.72% # Class of executed instruction
system.cpu08.op_class::IntDiv                       2      0.05%     63.77% # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0      0.00%     63.77% # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0      0.00%     63.77% # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0      0.00%     63.77% # Class of executed instruction
system.cpu08.op_class::FloatMult                    0      0.00%     63.77% # Class of executed instruction
system.cpu08.op_class::FloatMultAcc                 0      0.00%     63.77% # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0      0.00%     63.77% # Class of executed instruction
system.cpu08.op_class::FloatMisc                    0      0.00%     63.77% # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0      0.00%     63.77% # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0      0.00%     63.77% # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0      0.00%     63.77% # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0      0.00%     63.77% # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0      0.00%     63.77% # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0      0.00%     63.77% # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0      0.00%     63.77% # Class of executed instruction
system.cpu08.op_class::SimdMult                     0      0.00%     63.77% # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0      0.00%     63.77% # Class of executed instruction
system.cpu08.op_class::SimdShift                    0      0.00%     63.77% # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0      0.00%     63.77% # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0      0.00%     63.77% # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0      0.00%     63.77% # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0      0.00%     63.77% # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0      0.00%     63.77% # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0      0.00%     63.77% # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0      0.00%     63.77% # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0      0.00%     63.77% # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0      0.00%     63.77% # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0      0.00%     63.77% # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0      0.00%     63.77% # Class of executed instruction
system.cpu08.op_class::SimdAes                      0      0.00%     63.77% # Class of executed instruction
system.cpu08.op_class::SimdAesMix                   0      0.00%     63.77% # Class of executed instruction
system.cpu08.op_class::SimdSha1Hash                 0      0.00%     63.77% # Class of executed instruction
system.cpu08.op_class::SimdSha1Hash2                0      0.00%     63.77% # Class of executed instruction
system.cpu08.op_class::SimdSha256Hash               0      0.00%     63.77% # Class of executed instruction
system.cpu08.op_class::SimdSha256Hash2              0      0.00%     63.77% # Class of executed instruction
system.cpu08.op_class::SimdShaSigma2                0      0.00%     63.77% # Class of executed instruction
system.cpu08.op_class::SimdShaSigma3                0      0.00%     63.77% # Class of executed instruction
system.cpu08.op_class::MemRead                   1069     24.42%     88.19% # Class of executed instruction
system.cpu08.op_class::MemWrite                   505     11.54%     99.73% # Class of executed instruction
system.cpu08.op_class::FloatMemRead                 0      0.00%     99.73% # Class of executed instruction
system.cpu08.op_class::FloatMemWrite               12      0.27%    100.00% # Class of executed instruction
system.cpu08.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::total                     4377                       # Class of executed instruction
system.cpu08.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::mean       45513500                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::min_value     45513500                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::max_value     45513500                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateResidencyTicks::ON     437520500                       # Cumulative time (in ticks) in various power states
system.cpu08.pwrStateResidencyTicks::CLK_GATED     45513500                       # Cumulative time (in ticks) in various power states
system.cpu09.Branches                             812                       # Number of branches fetched
system.cpu09.committedInsts                      4280                       # Number of instructions committed
system.cpu09.committedOps                        4286                       # Number of ops (including micro ops) committed
system.cpu09.dtb.accesses                           0                       # DTB accesses
system.cpu09.dtb.hits                               0                       # DTB hits
system.cpu09.dtb.misses                             0                       # DTB misses
system.cpu09.dtb.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.idle_fraction                   0.982515                       # Percentage of idle cycles
system.cpu09.itb.accesses                           0                       # DTB accesses
system.cpu09.itb.hits                               0                       # DTB hits
system.cpu09.itb.misses                             0                       # DTB misses
system.cpu09.itb.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.not_idle_fraction               0.017485                       # Percentage of non-idle cycles
system.cpu09.numCycles                         966067                       # number of cpu cycles simulated
system.cpu09.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.num_busy_cycles             16891.984480                       # Number of busy cycles
system.cpu09.num_conditional_control_insts          408                       # number of instructions that are conditional controls
system.cpu09.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu09.num_fp_insts                          12                       # number of float instructions
system.cpu09.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_func_calls                       404                       # number of times a function call or return occured
system.cpu09.num_idle_cycles             949175.015520                       # Number of idle cycles
system.cpu09.num_int_alu_accesses                4192                       # Number of integer alu accesses
system.cpu09.num_int_insts                       4192                       # number of integer instructions
system.cpu09.num_int_register_reads              4839                       # number of times the integer registers were read
system.cpu09.num_int_register_writes             3106                       # number of times the integer registers were written
system.cpu09.num_load_insts                      1043                       # Number of load instructions
system.cpu09.num_mem_refs                        1554                       # number of memory refs
system.cpu09.num_store_insts                      511                       # Number of store instructions
system.cpu09.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu09.num_vec_insts                          0                       # number of vector instructions
system.cpu09.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu09.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu09.op_class::No_OpClass                  10      0.23%      0.23% # Class of executed instruction
system.cpu09.op_class::IntAlu                    2721     63.46%     63.69% # Class of executed instruction
system.cpu09.op_class::IntMult                      1      0.02%     63.71% # Class of executed instruction
system.cpu09.op_class::IntDiv                       2      0.05%     63.76% # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0      0.00%     63.76% # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0      0.00%     63.76% # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0      0.00%     63.76% # Class of executed instruction
system.cpu09.op_class::FloatMult                    0      0.00%     63.76% # Class of executed instruction
system.cpu09.op_class::FloatMultAcc                 0      0.00%     63.76% # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0      0.00%     63.76% # Class of executed instruction
system.cpu09.op_class::FloatMisc                    0      0.00%     63.76% # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0      0.00%     63.76% # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0      0.00%     63.76% # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0      0.00%     63.76% # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0      0.00%     63.76% # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0      0.00%     63.76% # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0      0.00%     63.76% # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0      0.00%     63.76% # Class of executed instruction
system.cpu09.op_class::SimdMult                     0      0.00%     63.76% # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0      0.00%     63.76% # Class of executed instruction
system.cpu09.op_class::SimdShift                    0      0.00%     63.76% # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0      0.00%     63.76% # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0      0.00%     63.76% # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0      0.00%     63.76% # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0      0.00%     63.76% # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0      0.00%     63.76% # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0      0.00%     63.76% # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0      0.00%     63.76% # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0      0.00%     63.76% # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0      0.00%     63.76% # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0      0.00%     63.76% # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0      0.00%     63.76% # Class of executed instruction
system.cpu09.op_class::SimdAes                      0      0.00%     63.76% # Class of executed instruction
system.cpu09.op_class::SimdAesMix                   0      0.00%     63.76% # Class of executed instruction
system.cpu09.op_class::SimdSha1Hash                 0      0.00%     63.76% # Class of executed instruction
system.cpu09.op_class::SimdSha1Hash2                0      0.00%     63.76% # Class of executed instruction
system.cpu09.op_class::SimdSha256Hash               0      0.00%     63.76% # Class of executed instruction
system.cpu09.op_class::SimdSha256Hash2              0      0.00%     63.76% # Class of executed instruction
system.cpu09.op_class::SimdShaSigma2                0      0.00%     63.76% # Class of executed instruction
system.cpu09.op_class::SimdShaSigma3                0      0.00%     63.76% # Class of executed instruction
system.cpu09.op_class::MemRead                   1047     24.42%     88.18% # Class of executed instruction
system.cpu09.op_class::MemWrite                   495     11.54%     99.72% # Class of executed instruction
system.cpu09.op_class::FloatMemRead                 0      0.00%     99.72% # Class of executed instruction
system.cpu09.op_class::FloatMemWrite               12      0.28%    100.00% # Class of executed instruction
system.cpu09.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::total                     4288                       # Class of executed instruction
system.cpu09.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::mean       38751500                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::min_value     38751500                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::max_value     38751500                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateResidencyTicks::ON     444282500                       # Cumulative time (in ticks) in various power states
system.cpu09.pwrStateResidencyTicks::CLK_GATED     38751500                       # Cumulative time (in ticks) in various power states
system.cpu10.Branches                             802                       # Number of branches fetched
system.cpu10.committedInsts                      4226                       # Number of instructions committed
system.cpu10.committedOps                        4232                       # Number of ops (including micro ops) committed
system.cpu10.dtb.accesses                           0                       # DTB accesses
system.cpu10.dtb.hits                               0                       # DTB hits
system.cpu10.dtb.misses                             0                       # DTB misses
system.cpu10.dtb.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.idle_fraction                   0.982661                       # Percentage of idle cycles
system.cpu10.itb.accesses                           0                       # DTB accesses
system.cpu10.itb.hits                               0                       # DTB hits
system.cpu10.itb.misses                             0                       # DTB misses
system.cpu10.itb.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.not_idle_fraction               0.017339                       # Percentage of non-idle cycles
system.cpu10.numCycles                         966068                       # number of cpu cycles simulated
system.cpu10.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.num_busy_cycles             16751.001965                       # Number of busy cycles
system.cpu10.num_conditional_control_insts          404                       # number of instructions that are conditional controls
system.cpu10.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu10.num_fp_insts                          12                       # number of float instructions
system.cpu10.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_func_calls                       398                       # number of times a function call or return occured
system.cpu10.num_idle_cycles             949316.998035                       # Number of idle cycles
system.cpu10.num_int_alu_accesses                4140                       # Number of integer alu accesses
system.cpu10.num_int_insts                       4140                       # number of integer instructions
system.cpu10.num_int_register_reads              4777                       # number of times the integer registers were read
system.cpu10.num_int_register_writes             3067                       # number of times the integer registers were written
system.cpu10.num_load_insts                      1029                       # Number of load instructions
system.cpu10.num_mem_refs                        1533                       # number of memory refs
system.cpu10.num_store_insts                      504                       # Number of store instructions
system.cpu10.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu10.num_vec_insts                          0                       # number of vector instructions
system.cpu10.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu10.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu10.op_class::No_OpClass                  10      0.24%      0.24% # Class of executed instruction
system.cpu10.op_class::IntAlu                    2688     63.49%     63.72% # Class of executed instruction
system.cpu10.op_class::IntMult                      1      0.02%     63.75% # Class of executed instruction
system.cpu10.op_class::IntDiv                       2      0.05%     63.79% # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0      0.00%     63.79% # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0      0.00%     63.79% # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0      0.00%     63.79% # Class of executed instruction
system.cpu10.op_class::FloatMult                    0      0.00%     63.79% # Class of executed instruction
system.cpu10.op_class::FloatMultAcc                 0      0.00%     63.79% # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0      0.00%     63.79% # Class of executed instruction
system.cpu10.op_class::FloatMisc                    0      0.00%     63.79% # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0      0.00%     63.79% # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0      0.00%     63.79% # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0      0.00%     63.79% # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0      0.00%     63.79% # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0      0.00%     63.79% # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0      0.00%     63.79% # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0      0.00%     63.79% # Class of executed instruction
system.cpu10.op_class::SimdMult                     0      0.00%     63.79% # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0      0.00%     63.79% # Class of executed instruction
system.cpu10.op_class::SimdShift                    0      0.00%     63.79% # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0      0.00%     63.79% # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0      0.00%     63.79% # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0      0.00%     63.79% # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0      0.00%     63.79% # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0      0.00%     63.79% # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0      0.00%     63.79% # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0      0.00%     63.79% # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0      0.00%     63.79% # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0      0.00%     63.79% # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0      0.00%     63.79% # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0      0.00%     63.79% # Class of executed instruction
system.cpu10.op_class::SimdAes                      0      0.00%     63.79% # Class of executed instruction
system.cpu10.op_class::SimdAesMix                   0      0.00%     63.79% # Class of executed instruction
system.cpu10.op_class::SimdSha1Hash                 0      0.00%     63.79% # Class of executed instruction
system.cpu10.op_class::SimdSha1Hash2                0      0.00%     63.79% # Class of executed instruction
system.cpu10.op_class::SimdSha256Hash               0      0.00%     63.79% # Class of executed instruction
system.cpu10.op_class::SimdSha256Hash2              0      0.00%     63.79% # Class of executed instruction
system.cpu10.op_class::SimdShaSigma2                0      0.00%     63.79% # Class of executed instruction
system.cpu10.op_class::SimdShaSigma3                0      0.00%     63.79% # Class of executed instruction
system.cpu10.op_class::MemRead                   1033     24.40%     88.19% # Class of executed instruction
system.cpu10.op_class::MemWrite                   488     11.53%     99.72% # Class of executed instruction
system.cpu10.op_class::FloatMemRead                 0      0.00%     99.72% # Class of executed instruction
system.cpu10.op_class::FloatMemWrite               12      0.28%    100.00% # Class of executed instruction
system.cpu10.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::total                     4234                       # Class of executed instruction
system.cpu10.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::mean       32794000                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::min_value     32794000                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::max_value     32794000                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateResidencyTicks::ON     450240000                       # Cumulative time (in ticks) in various power states
system.cpu10.pwrStateResidencyTicks::CLK_GATED     32794000                       # Cumulative time (in ticks) in various power states
system.cpu11.Branches                             776                       # Number of branches fetched
system.cpu11.committedInsts                      4090                       # Number of instructions committed
system.cpu11.committedOps                        4096                       # Number of ops (including micro ops) committed
system.cpu11.dtb.accesses                           0                       # DTB accesses
system.cpu11.dtb.hits                               0                       # DTB hits
system.cpu11.dtb.misses                             0                       # DTB misses
system.cpu11.dtb.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.idle_fraction                   0.982589                       # Percentage of idle cycles
system.cpu11.itb.accesses                           0                       # DTB accesses
system.cpu11.itb.hits                               0                       # DTB hits
system.cpu11.itb.misses                             0                       # DTB misses
system.cpu11.itb.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.not_idle_fraction               0.017411                       # Percentage of non-idle cycles
system.cpu11.numCycles                         966067                       # number of cpu cycles simulated
system.cpu11.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.num_busy_cycles             16819.984554                       # Number of busy cycles
system.cpu11.num_conditional_control_insts          392                       # number of instructions that are conditional controls
system.cpu11.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu11.num_fp_insts                          12                       # number of float instructions
system.cpu11.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_func_calls                       384                       # number of times a function call or return occured
system.cpu11.num_idle_cycles             949247.015446                       # Number of idle cycles
system.cpu11.num_int_alu_accesses                4008                       # Number of integer alu accesses
system.cpu11.num_int_insts                       4008                       # number of integer instructions
system.cpu11.num_int_register_reads              4627                       # number of times the integer registers were read
system.cpu11.num_int_register_writes             2967                       # number of times the integer registers were written
system.cpu11.num_load_insts                       995                       # Number of load instructions
system.cpu11.num_mem_refs                        1485                       # number of memory refs
system.cpu11.num_store_insts                      490                       # Number of store instructions
system.cpu11.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu11.num_vec_insts                          0                       # number of vector instructions
system.cpu11.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu11.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu11.op_class::No_OpClass                  10      0.24%      0.24% # Class of executed instruction
system.cpu11.op_class::IntAlu                    2600     63.45%     63.69% # Class of executed instruction
system.cpu11.op_class::IntMult                      1      0.02%     63.71% # Class of executed instruction
system.cpu11.op_class::IntDiv                       2      0.05%     63.76% # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0      0.00%     63.76% # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0      0.00%     63.76% # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0      0.00%     63.76% # Class of executed instruction
system.cpu11.op_class::FloatMult                    0      0.00%     63.76% # Class of executed instruction
system.cpu11.op_class::FloatMultAcc                 0      0.00%     63.76% # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0      0.00%     63.76% # Class of executed instruction
system.cpu11.op_class::FloatMisc                    0      0.00%     63.76% # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0      0.00%     63.76% # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0      0.00%     63.76% # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0      0.00%     63.76% # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0      0.00%     63.76% # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0      0.00%     63.76% # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0      0.00%     63.76% # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0      0.00%     63.76% # Class of executed instruction
system.cpu11.op_class::SimdMult                     0      0.00%     63.76% # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0      0.00%     63.76% # Class of executed instruction
system.cpu11.op_class::SimdShift                    0      0.00%     63.76% # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0      0.00%     63.76% # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0      0.00%     63.76% # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0      0.00%     63.76% # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0      0.00%     63.76% # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0      0.00%     63.76% # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0      0.00%     63.76% # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0      0.00%     63.76% # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0      0.00%     63.76% # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0      0.00%     63.76% # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0      0.00%     63.76% # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0      0.00%     63.76% # Class of executed instruction
system.cpu11.op_class::SimdAes                      0      0.00%     63.76% # Class of executed instruction
system.cpu11.op_class::SimdAesMix                   0      0.00%     63.76% # Class of executed instruction
system.cpu11.op_class::SimdSha1Hash                 0      0.00%     63.76% # Class of executed instruction
system.cpu11.op_class::SimdSha1Hash2                0      0.00%     63.76% # Class of executed instruction
system.cpu11.op_class::SimdSha256Hash               0      0.00%     63.76% # Class of executed instruction
system.cpu11.op_class::SimdSha256Hash2              0      0.00%     63.76% # Class of executed instruction
system.cpu11.op_class::SimdShaSigma2                0      0.00%     63.76% # Class of executed instruction
system.cpu11.op_class::SimdShaSigma3                0      0.00%     63.76% # Class of executed instruction
system.cpu11.op_class::MemRead                    999     24.38%     88.14% # Class of executed instruction
system.cpu11.op_class::MemWrite                   474     11.57%     99.71% # Class of executed instruction
system.cpu11.op_class::FloatMemRead                 0      0.00%     99.71% # Class of executed instruction
system.cpu11.op_class::FloatMemWrite               12      0.29%    100.00% # Class of executed instruction
system.cpu11.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::total                     4098                       # Class of executed instruction
system.cpu11.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::mean       26689000                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::min_value     26689000                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::max_value     26689000                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateResidencyTicks::ON     456345000                       # Cumulative time (in ticks) in various power states
system.cpu11.pwrStateResidencyTicks::CLK_GATED     26689000                       # Cumulative time (in ticks) in various power states
system.cpu12.Branches                             760                       # Number of branches fetched
system.cpu12.committedInsts                      4008                       # Number of instructions committed
system.cpu12.committedOps                        4014                       # Number of ops (including micro ops) committed
system.cpu12.dtb.accesses                           0                       # DTB accesses
system.cpu12.dtb.hits                               0                       # DTB hits
system.cpu12.dtb.misses                             0                       # DTB misses
system.cpu12.dtb.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.idle_fraction                   0.982666                       # Percentage of idle cycles
system.cpu12.itb.accesses                           0                       # DTB accesses
system.cpu12.itb.hits                               0                       # DTB hits
system.cpu12.itb.misses                             0                       # DTB misses
system.cpu12.itb.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.not_idle_fraction               0.017334                       # Percentage of non-idle cycles
system.cpu12.numCycles                         966068                       # number of cpu cycles simulated
system.cpu12.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.num_busy_cycles             16746.001965                       # Number of busy cycles
system.cpu12.num_conditional_control_insts          386                       # number of instructions that are conditional controls
system.cpu12.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu12.num_fp_insts                          12                       # number of float instructions
system.cpu12.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_func_calls                       374                       # number of times a function call or return occured
system.cpu12.num_idle_cycles             949321.998035                       # Number of idle cycles
system.cpu12.num_int_alu_accesses                3930                       # Number of integer alu accesses
system.cpu12.num_int_insts                       3930                       # number of integer instructions
system.cpu12.num_int_register_reads              4535                       # number of times the integer registers were read
system.cpu12.num_int_register_writes             2907                       # number of times the integer registers were written
system.cpu12.num_load_insts                       974                       # Number of load instructions
system.cpu12.num_mem_refs                        1456                       # number of memory refs
system.cpu12.num_store_insts                      482                       # Number of store instructions
system.cpu12.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu12.num_vec_insts                          0                       # number of vector instructions
system.cpu12.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu12.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu12.op_class::No_OpClass                  10      0.25%      0.25% # Class of executed instruction
system.cpu12.op_class::IntAlu                    2547     63.42%     63.67% # Class of executed instruction
system.cpu12.op_class::IntMult                      1      0.02%     63.70% # Class of executed instruction
system.cpu12.op_class::IntDiv                       2      0.05%     63.75% # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0      0.00%     63.75% # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0      0.00%     63.75% # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0      0.00%     63.75% # Class of executed instruction
system.cpu12.op_class::FloatMult                    0      0.00%     63.75% # Class of executed instruction
system.cpu12.op_class::FloatMultAcc                 0      0.00%     63.75% # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0      0.00%     63.75% # Class of executed instruction
system.cpu12.op_class::FloatMisc                    0      0.00%     63.75% # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0      0.00%     63.75% # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0      0.00%     63.75% # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0      0.00%     63.75% # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0      0.00%     63.75% # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0      0.00%     63.75% # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0      0.00%     63.75% # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0      0.00%     63.75% # Class of executed instruction
system.cpu12.op_class::SimdMult                     0      0.00%     63.75% # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0      0.00%     63.75% # Class of executed instruction
system.cpu12.op_class::SimdShift                    0      0.00%     63.75% # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0      0.00%     63.75% # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0      0.00%     63.75% # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0      0.00%     63.75% # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0      0.00%     63.75% # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0      0.00%     63.75% # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0      0.00%     63.75% # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0      0.00%     63.75% # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0      0.00%     63.75% # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0      0.00%     63.75% # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0      0.00%     63.75% # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0      0.00%     63.75% # Class of executed instruction
system.cpu12.op_class::SimdAes                      0      0.00%     63.75% # Class of executed instruction
system.cpu12.op_class::SimdAesMix                   0      0.00%     63.75% # Class of executed instruction
system.cpu12.op_class::SimdSha1Hash                 0      0.00%     63.75% # Class of executed instruction
system.cpu12.op_class::SimdSha1Hash2                0      0.00%     63.75% # Class of executed instruction
system.cpu12.op_class::SimdSha256Hash               0      0.00%     63.75% # Class of executed instruction
system.cpu12.op_class::SimdSha256Hash2              0      0.00%     63.75% # Class of executed instruction
system.cpu12.op_class::SimdShaSigma2                0      0.00%     63.75% # Class of executed instruction
system.cpu12.op_class::SimdShaSigma3                0      0.00%     63.75% # Class of executed instruction
system.cpu12.op_class::MemRead                    978     24.35%     88.10% # Class of executed instruction
system.cpu12.op_class::MemWrite                   466     11.60%     99.70% # Class of executed instruction
system.cpu12.op_class::FloatMemRead                 0      0.00%     99.70% # Class of executed instruction
system.cpu12.op_class::FloatMemWrite               12      0.30%    100.00% # Class of executed instruction
system.cpu12.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::total                     4016                       # Class of executed instruction
system.cpu12.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::mean       20456000                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::min_value     20456000                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::max_value     20456000                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateResidencyTicks::ON     462578000                       # Cumulative time (in ticks) in various power states
system.cpu12.pwrStateResidencyTicks::CLK_GATED     20456000                       # Cumulative time (in ticks) in various power states
system.cpu13.Branches                             736                       # Number of branches fetched
system.cpu13.committedInsts                      3882                       # Number of instructions committed
system.cpu13.committedOps                        3888                       # Number of ops (including micro ops) committed
system.cpu13.dtb.accesses                           0                       # DTB accesses
system.cpu13.dtb.hits                               0                       # DTB hits
system.cpu13.dtb.misses                             0                       # DTB misses
system.cpu13.dtb.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.idle_fraction                   0.983526                       # Percentage of idle cycles
system.cpu13.itb.accesses                           0                       # DTB accesses
system.cpu13.itb.hits                               0                       # DTB hits
system.cpu13.itb.misses                             0                       # DTB misses
system.cpu13.itb.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.not_idle_fraction               0.016474                       # Percentage of non-idle cycles
system.cpu13.numCycles                         966067                       # number of cpu cycles simulated
system.cpu13.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.num_busy_cycles             15914.985493                       # Number of busy cycles
system.cpu13.num_conditional_control_insts          372                       # number of instructions that are conditional controls
system.cpu13.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu13.num_fp_insts                          12                       # number of float instructions
system.cpu13.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_func_calls                       364                       # number of times a function call or return occured
system.cpu13.num_idle_cycles             950152.014507                       # Number of idle cycles
system.cpu13.num_int_alu_accesses                3805                       # Number of integer alu accesses
system.cpu13.num_int_insts                       3805                       # number of integer instructions
system.cpu13.num_int_register_reads              4395                       # number of times the integer registers were read
system.cpu13.num_int_register_writes             2813                       # number of times the integer registers were written
system.cpu13.num_load_insts                       945                       # Number of load instructions
system.cpu13.num_mem_refs                        1415                       # number of memory refs
system.cpu13.num_store_insts                      470                       # Number of store instructions
system.cpu13.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu13.num_vec_insts                          0                       # number of vector instructions
system.cpu13.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu13.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu13.op_class::No_OpClass                  10      0.26%      0.26% # Class of executed instruction
system.cpu13.op_class::IntAlu                    2462     63.29%     63.55% # Class of executed instruction
system.cpu13.op_class::IntMult                      1      0.03%     63.57% # Class of executed instruction
system.cpu13.op_class::IntDiv                       2      0.05%     63.62% # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0      0.00%     63.62% # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0      0.00%     63.62% # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0      0.00%     63.62% # Class of executed instruction
system.cpu13.op_class::FloatMult                    0      0.00%     63.62% # Class of executed instruction
system.cpu13.op_class::FloatMultAcc                 0      0.00%     63.62% # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0      0.00%     63.62% # Class of executed instruction
system.cpu13.op_class::FloatMisc                    0      0.00%     63.62% # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0      0.00%     63.62% # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0      0.00%     63.62% # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0      0.00%     63.62% # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0      0.00%     63.62% # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0      0.00%     63.62% # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0      0.00%     63.62% # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0      0.00%     63.62% # Class of executed instruction
system.cpu13.op_class::SimdMult                     0      0.00%     63.62% # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0      0.00%     63.62% # Class of executed instruction
system.cpu13.op_class::SimdShift                    0      0.00%     63.62% # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0      0.00%     63.62% # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0      0.00%     63.62% # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0      0.00%     63.62% # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0      0.00%     63.62% # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0      0.00%     63.62% # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0      0.00%     63.62% # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0      0.00%     63.62% # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0      0.00%     63.62% # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0      0.00%     63.62% # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0      0.00%     63.62% # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0      0.00%     63.62% # Class of executed instruction
system.cpu13.op_class::SimdAes                      0      0.00%     63.62% # Class of executed instruction
system.cpu13.op_class::SimdAesMix                   0      0.00%     63.62% # Class of executed instruction
system.cpu13.op_class::SimdSha1Hash                 0      0.00%     63.62% # Class of executed instruction
system.cpu13.op_class::SimdSha1Hash2                0      0.00%     63.62% # Class of executed instruction
system.cpu13.op_class::SimdSha256Hash               0      0.00%     63.62% # Class of executed instruction
system.cpu13.op_class::SimdSha256Hash2              0      0.00%     63.62% # Class of executed instruction
system.cpu13.op_class::SimdShaSigma2                0      0.00%     63.62% # Class of executed instruction
system.cpu13.op_class::SimdShaSigma3                0      0.00%     63.62% # Class of executed instruction
system.cpu13.op_class::MemRead                    949     24.40%     88.02% # Class of executed instruction
system.cpu13.op_class::MemWrite                   454     11.67%     99.69% # Class of executed instruction
system.cpu13.op_class::FloatMemRead                 0      0.00%     99.69% # Class of executed instruction
system.cpu13.op_class::FloatMemWrite               12      0.31%    100.00% # Class of executed instruction
system.cpu13.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::total                     3890                       # Class of executed instruction
system.cpu13.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::mean       13318000                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::min_value     13318000                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::max_value     13318000                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateResidencyTicks::ON     469716000                       # Cumulative time (in ticks) in various power states
system.cpu13.pwrStateResidencyTicks::CLK_GATED     13318000                       # Cumulative time (in ticks) in various power states
system.cpu14.Branches                             726                       # Number of branches fetched
system.cpu14.committedInsts                      3834                       # Number of instructions committed
system.cpu14.committedOps                        3840                       # Number of ops (including micro ops) committed
system.cpu14.dtb.accesses                           0                       # DTB accesses
system.cpu14.dtb.hits                               0                       # DTB hits
system.cpu14.dtb.misses                             0                       # DTB misses
system.cpu14.dtb.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.idle_fraction                   0.983810                       # Percentage of idle cycles
system.cpu14.itb.accesses                           0                       # DTB accesses
system.cpu14.itb.hits                               0                       # DTB hits
system.cpu14.itb.misses                             0                       # DTB misses
system.cpu14.itb.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.not_idle_fraction               0.016190                       # Percentage of non-idle cycles
system.cpu14.numCycles                         966067                       # number of cpu cycles simulated
system.cpu14.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.num_busy_cycles             15640.985777                       # Number of busy cycles
system.cpu14.num_conditional_control_insts          370                       # number of instructions that are conditional controls
system.cpu14.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu14.num_fp_insts                          12                       # number of float instructions
system.cpu14.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_func_calls                       356                       # number of times a function call or return occured
system.cpu14.num_idle_cycles             950426.014223                       # Number of idle cycles
system.cpu14.num_int_alu_accesses                3761                       # Number of integer alu accesses
system.cpu14.num_int_insts                       3761                       # number of integer instructions
system.cpu14.num_int_register_reads              4344                       # number of times the integer registers were read
system.cpu14.num_int_register_writes             2779                       # number of times the integer registers were written
system.cpu14.num_load_insts                       932                       # Number of load instructions
system.cpu14.num_mem_refs                        1397                       # number of memory refs
system.cpu14.num_store_insts                      465                       # Number of store instructions
system.cpu14.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu14.num_vec_insts                          0                       # number of vector instructions
system.cpu14.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu14.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu14.op_class::No_OpClass                  10      0.26%      0.26% # Class of executed instruction
system.cpu14.op_class::IntAlu                    2432     63.30%     63.56% # Class of executed instruction
system.cpu14.op_class::IntMult                      1      0.03%     63.59% # Class of executed instruction
system.cpu14.op_class::IntDiv                       2      0.05%     63.64% # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0      0.00%     63.64% # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0      0.00%     63.64% # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0      0.00%     63.64% # Class of executed instruction
system.cpu14.op_class::FloatMult                    0      0.00%     63.64% # Class of executed instruction
system.cpu14.op_class::FloatMultAcc                 0      0.00%     63.64% # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0      0.00%     63.64% # Class of executed instruction
system.cpu14.op_class::FloatMisc                    0      0.00%     63.64% # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0      0.00%     63.64% # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0      0.00%     63.64% # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0      0.00%     63.64% # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0      0.00%     63.64% # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0      0.00%     63.64% # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0      0.00%     63.64% # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0      0.00%     63.64% # Class of executed instruction
system.cpu14.op_class::SimdMult                     0      0.00%     63.64% # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0      0.00%     63.64% # Class of executed instruction
system.cpu14.op_class::SimdShift                    0      0.00%     63.64% # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0      0.00%     63.64% # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0      0.00%     63.64% # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0      0.00%     63.64% # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0      0.00%     63.64% # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0      0.00%     63.64% # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0      0.00%     63.64% # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0      0.00%     63.64% # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0      0.00%     63.64% # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0      0.00%     63.64% # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0      0.00%     63.64% # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0      0.00%     63.64% # Class of executed instruction
system.cpu14.op_class::SimdAes                      0      0.00%     63.64% # Class of executed instruction
system.cpu14.op_class::SimdAesMix                   0      0.00%     63.64% # Class of executed instruction
system.cpu14.op_class::SimdSha1Hash                 0      0.00%     63.64% # Class of executed instruction
system.cpu14.op_class::SimdSha1Hash2                0      0.00%     63.64% # Class of executed instruction
system.cpu14.op_class::SimdSha256Hash               0      0.00%     63.64% # Class of executed instruction
system.cpu14.op_class::SimdSha256Hash2              0      0.00%     63.64% # Class of executed instruction
system.cpu14.op_class::SimdShaSigma2                0      0.00%     63.64% # Class of executed instruction
system.cpu14.op_class::SimdShaSigma3                0      0.00%     63.64% # Class of executed instruction
system.cpu14.op_class::MemRead                    936     24.36%     88.00% # Class of executed instruction
system.cpu14.op_class::MemWrite                   449     11.69%     99.69% # Class of executed instruction
system.cpu14.op_class::FloatMemRead                 0      0.00%     99.69% # Class of executed instruction
system.cpu14.op_class::FloatMemWrite               12      0.31%    100.00% # Class of executed instruction
system.cpu14.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu14.op_class::total                     3842                       # Class of executed instruction
system.cpu14.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::mean        7291500                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::min_value      7291500                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::max_value      7291500                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateResidencyTicks::ON     475742500                       # Cumulative time (in ticks) in various power states
system.cpu14.pwrStateResidencyTicks::CLK_GATED      7291500                       # Cumulative time (in ticks) in various power states
system.cpu15.Branches                             800                       # Number of branches fetched
system.cpu15.committedInsts                      3920                       # Number of instructions committed
system.cpu15.committedOps                        3925                       # Number of ops (including micro ops) committed
system.cpu15.dtb.accesses                           0                       # DTB accesses
system.cpu15.dtb.hits                               0                       # DTB hits
system.cpu15.dtb.misses                             0                       # DTB misses
system.cpu15.dtb.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.idle_fraction                   0.981044                       # Percentage of idle cycles
system.cpu15.itb.accesses                           0                       # DTB accesses
system.cpu15.itb.hits                               0                       # DTB hits
system.cpu15.itb.misses                             0                       # DTB misses
system.cpu15.itb.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.not_idle_fraction               0.018956                       # Percentage of non-idle cycles
system.cpu15.numCycles                         966067                       # number of cpu cycles simulated
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.num_busy_cycles             18312.983006                       # Number of busy cycles
system.cpu15.num_conditional_control_insts          456                       # number of instructions that are conditional controls
system.cpu15.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu15.num_fp_insts                          12                       # number of float instructions
system.cpu15.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_func_calls                       344                       # number of times a function call or return occured
system.cpu15.num_idle_cycles             947754.016994                       # Number of idle cycles
system.cpu15.num_int_alu_accesses                3859                       # Number of integer alu accesses
system.cpu15.num_int_insts                       3859                       # number of integer instructions
system.cpu15.num_int_register_reads              4443                       # number of times the integer registers were read
system.cpu15.num_int_register_writes             2836                       # number of times the integer registers were written
system.cpu15.num_load_insts                       885                       # Number of load instructions
system.cpu15.num_mem_refs                        1325                       # number of memory refs
system.cpu15.num_store_insts                      440                       # Number of store instructions
system.cpu15.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu15.num_vec_insts                          0                       # number of vector instructions
system.cpu15.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu15.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu15.op_class::No_OpClass                  23      0.58%      0.58% # Class of executed instruction
system.cpu15.op_class::IntAlu                    2591     65.73%     66.31% # Class of executed instruction
system.cpu15.op_class::IntMult                      1      0.03%     66.34% # Class of executed instruction
system.cpu15.op_class::IntDiv                       2      0.05%     66.39% # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0      0.00%     66.39% # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0      0.00%     66.39% # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0      0.00%     66.39% # Class of executed instruction
system.cpu15.op_class::FloatMult                    0      0.00%     66.39% # Class of executed instruction
system.cpu15.op_class::FloatMultAcc                 0      0.00%     66.39% # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0      0.00%     66.39% # Class of executed instruction
system.cpu15.op_class::FloatMisc                    0      0.00%     66.39% # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0      0.00%     66.39% # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0      0.00%     66.39% # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0      0.00%     66.39% # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0      0.00%     66.39% # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0      0.00%     66.39% # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0      0.00%     66.39% # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0      0.00%     66.39% # Class of executed instruction
system.cpu15.op_class::SimdMult                     0      0.00%     66.39% # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0      0.00%     66.39% # Class of executed instruction
system.cpu15.op_class::SimdShift                    0      0.00%     66.39% # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0      0.00%     66.39% # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0      0.00%     66.39% # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0      0.00%     66.39% # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0      0.00%     66.39% # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0      0.00%     66.39% # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0      0.00%     66.39% # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0      0.00%     66.39% # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0      0.00%     66.39% # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0      0.00%     66.39% # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0      0.00%     66.39% # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0      0.00%     66.39% # Class of executed instruction
system.cpu15.op_class::SimdAes                      0      0.00%     66.39% # Class of executed instruction
system.cpu15.op_class::SimdAesMix                   0      0.00%     66.39% # Class of executed instruction
system.cpu15.op_class::SimdSha1Hash                 0      0.00%     66.39% # Class of executed instruction
system.cpu15.op_class::SimdSha1Hash2                0      0.00%     66.39% # Class of executed instruction
system.cpu15.op_class::SimdSha256Hash               0      0.00%     66.39% # Class of executed instruction
system.cpu15.op_class::SimdSha256Hash2              0      0.00%     66.39% # Class of executed instruction
system.cpu15.op_class::SimdShaSigma2                0      0.00%     66.39% # Class of executed instruction
system.cpu15.op_class::SimdShaSigma3                0      0.00%     66.39% # Class of executed instruction
system.cpu15.op_class::MemRead                    888     22.53%     88.91% # Class of executed instruction
system.cpu15.op_class::MemWrite                   425     10.78%     99.70% # Class of executed instruction
system.cpu15.op_class::FloatMemRead                 0      0.00%     99.70% # Class of executed instruction
system.cpu15.op_class::FloatMemWrite               12      0.30%    100.00% # Class of executed instruction
system.cpu15.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu15.op_class::total                     3942                       # Class of executed instruction
system.cpu15.pwrStateResidencyTicks::ON     483034000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgGap                    886330.54                       # Average gap between requests
system.mem_ctrls0.avgMemAccLat               49718.81                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgPriority_.ruby.dir_cntrl0::samples       537.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgQLat                    30968.81                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgRdBW                       71.15                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                    71.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.busUtil                        0.56                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.56                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.bw_read::.ruby.dir_cntrl0     71150271                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             71150271                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.ruby.dir_cntrl0     71150271                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total            71150271                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bytesPerActivate::samples          247                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   139.141700                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   112.002851                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   108.384029                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::64-127          118     47.77%     47.77% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-191           59     23.89%     71.66% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::192-255           34     13.77%     85.43% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-319           14      5.67%     91.09% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::320-383            8      3.24%     94.33% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-447            4      1.62%     95.95% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::448-511            5      2.02%     97.98% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-575            4      1.62%     99.60% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-831            1      0.40%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total          247                       # Bytes accessed per row activation
system.mem_ctrls0.bytesReadDRAM                 34368                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadSys                  34368                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.bytes_read::.ruby.dir_cntrl0        34368                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total             34368                       # Number of bytes read from this memory
system.mem_ctrls0.masterReadAccesses::.ruby.dir_cntrl0          537                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAvgLat::.ruby.dir_cntrl0     49718.81                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadBytes::.ruby.dir_cntrl0        34368                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadRate::.ruby.dir_cntrl0 71150270.995416462421                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadTotalLat::.ruby.dir_cntrl0     26699000                       # Per-master read total memory access latency
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numStayReadState               1189                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.num_reads::.ruby.dir_cntrl0          537                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total                537                       # Number of read requests responded to by this memory
system.mem_ctrls0.pageHitRate                   54.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.perBankRdBursts::0               56                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1               14                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2               17                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                4                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                7                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5               34                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                9                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7               68                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8               54                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9               15                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10              61                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11              53                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12              55                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13              20                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14              24                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15              46                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.priorityMaxLatency     0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.priorityMinLatency     0.000000024750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.rdQLenPdf::0                    533                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      4                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.readBursts                      537                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                  537                       # Read request sizes (log2)
system.mem_ctrls0.readReqs                        537                       # Number of read requests accepted
system.mem_ctrls0.readRowHitRate                54.00                       # Row buffer hit rate for reads
system.mem_ctrls0.readRowHits                     290                       # Number of row buffer hits during reads
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.totBusLat                   2685000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totGap                    475959500                       # Total gap between requests
system.mem_ctrls0.totMemAccLat               26699000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totQLat                    16630250                       # Total ticks spent queuing
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0_0.actBackEnergy             9170730                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.actEnergy                  664020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.actPowerDownEnergy      131214570                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_0.averagePower           500.278107                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE      5104500                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF     14300000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::SREF     50588500                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN    118073000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT      7194000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN    287774000                       # Time in different power states
system.mem_ctrls0_0.preBackEnergy             2499840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.preEnergy                  352935                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.prePowerDownEnergy       45340320                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_0.readEnergy                1492260                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy        33805200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.selfRefreshEnergy        17111460                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_0.totalEnergy             241651335                       # Total energy per rank (pJ)
system.mem_ctrls0_0.totalIdleTime           454997500                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy            11466120                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.actEnergy                 1099560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.actPowerDownEnergy      157094850                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_1.averagePower           528.726135                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE      2364000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF     15600000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::SREF      6686750                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN    102710750                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT     11136000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN    344536500                       # Time in different power states
system.mem_ctrls0_1.preBackEnergy             1479360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.preEnergy                  584430                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.prePowerDownEnergy       39444480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_1.readEnergy                2341920                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy        36878400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.selfRefreshEnergy         4948140                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_1.totalEnergy             255392700                       # Total energy per rank (pJ)
system.mem_ctrls0_1.totalIdleTime           453607250                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgGap                    897242.00                       # Average gap between requests
system.mem_ctrls1.avgMemAccLat               48072.98                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgPriority_.ruby.dir_cntrl1::samples       531.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgQLat                    29322.98                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgRdBW                       70.36                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                    70.36                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.busUtil                        0.55                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.55                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.bw_read::.ruby.dir_cntrl1     70355296                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total             70355296                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.ruby.dir_cntrl1     70355296                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total            70355296                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bytesPerActivate::samples          251                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   135.139442                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   109.975263                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   102.470096                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::64-127          122     48.61%     48.61% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-191           61     24.30%     72.91% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::192-255           32     12.75%     85.66% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-319           15      5.98%     91.63% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::320-383           10      3.98%     95.62% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-447            5      1.99%     97.61% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::448-511            3      1.20%     98.80% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-575            1      0.40%     99.20% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::576-639            1      0.40%     99.60% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-831            1      0.40%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total          251                       # Bytes accessed per row activation
system.mem_ctrls1.bytesReadDRAM                 33984                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadSys                  33984                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.bytes_read::.ruby.dir_cntrl1        33984                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total             33984                       # Number of bytes read from this memory
system.mem_ctrls1.masterReadAccesses::.ruby.dir_cntrl1          531                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAvgLat::.ruby.dir_cntrl1     48072.98                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadBytes::.ruby.dir_cntrl1        33984                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadRate::.ruby.dir_cntrl1 70355295.900495618582                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadTotalLat::.ruby.dir_cntrl1     25526750                       # Per-master read total memory access latency
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numStayReadState               1178                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.num_reads::.ruby.dir_cntrl1          531                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total                531                       # Number of read requests responded to by this memory
system.mem_ctrls1.pageHitRate                   52.54                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.perBankRdBursts::0               45                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1               16                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2               18                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                6                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                8                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5               27                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6               10                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7               64                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8               49                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9               20                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10              59                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11              56                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12              57                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13              18                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14              30                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15              48                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.priorityMaxLatency     0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.priorityMinLatency     0.000000024750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.rdQLenPdf::0                    529                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.readBursts                      531                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                  531                       # Read request sizes (log2)
system.mem_ctrls1.readReqs                        531                       # Number of read requests accepted
system.mem_ctrls1.readRowHitRate                52.54                       # Row buffer hit rate for reads
system.mem_ctrls1.readRowHits                     279                       # Number of row buffer hits during reads
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.totBusLat                   2655000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totGap                    476435500                       # Total gap between requests
system.mem_ctrls1.totMemAccLat               25526750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totQLat                    15570500                       # Total ticks spent queuing
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1_0.actBackEnergy             9074970                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.actEnergy                  642600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.actPowerDownEnergy      125967150                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_0.averagePower           505.183755                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE      3865500                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF     14336000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::SREF     43636250                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN    138209250                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT      6741000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN    276246000                       # Time in different power states
system.mem_ctrls1_0.preBackEnergy             2018400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.preEnergy                  341550                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.prePowerDownEnergy       53071680                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_0.readEnergy                1385160                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy        34419840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.selfRefreshEnergy        17099580                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_0.totalEnergy             244020930                       # Total energy per rank (pJ)
system.mem_ctrls1_0.totalIdleTime           458091500                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy            11726610                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.actEnergy                 1156680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.actPowerDownEnergy      165547950                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_1.averagePower           529.015711                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE      1559000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF     15860000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::SREF      1129750                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN     89900750                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT     11524750                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN    363059750                       # Time in different power states
system.mem_ctrls1_1.preBackEnergy             1246080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.preEnergy                  610995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.prePowerDownEnergy       34521600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_1.readEnergy                2406180                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy        37493040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.selfRefreshEnergy    823440.000000                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_1.totalEnergy             255532575                       # Total energy per rank (pJ)
system.mem_ctrls1_1.totalIdleTime           447825750                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgGap                    911735.69                       # Average gap between requests
system.mem_ctrls2.avgMemAccLat               43908.70                       # Average memory access latency per DRAM burst
system.mem_ctrls2.avgPriority_.ruby.dir_cntrl2::samples       524.00                       # Average QoS priority value for accepted requests
system.mem_ctrls2.avgQLat                    25158.70                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgRdBW                       69.30                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                    69.30                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                     0.13                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.avgWrQLen                      0.08                       # Average write queue length when enqueuing
system.mem_ctrls2.busUtil                        0.54                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    0.54                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls2.bw_read::.ruby.dir_cntrl2     69295329                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::total             69295329                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_total::.ruby.dir_cntrl2     69427825                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::total            69427825                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_write::.ruby.dir_cntrl2       132496                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::total              132496                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bytesPerActivate::samples          252                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::mean   132.825397                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::gmean   108.460424                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::stdev   101.841301                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::64-127          125     49.60%     49.60% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::128-191           57     22.62%     72.22% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::192-255           38     15.08%     87.30% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::256-319           19      7.54%     94.84% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::320-383            2      0.79%     95.63% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::384-447            4      1.59%     97.22% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::448-511            2      0.79%     98.02% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::512-575            2      0.79%     98.81% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::576-639            1      0.40%     99.21% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::640-703            1      0.40%     99.60% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::704-767            1      0.40%    100.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::total          252                       # Bytes accessed per row activation
system.mem_ctrls2.bytesReadDRAM                 33472                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadSys                  33472                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesWrittenSys                  64                       # Total written bytes from the system interface side
system.mem_ctrls2.bytes_read::.ruby.dir_cntrl2        33472                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::total             33472                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_written::.ruby.dir_cntrl2           64                       # Number of bytes written to this memory
system.mem_ctrls2.bytes_written::total             64                       # Number of bytes written to this memory
system.mem_ctrls2.masterReadAccesses::.ruby.dir_cntrl2          523                       # Per-master read serviced memory accesses
system.mem_ctrls2.masterReadAvgLat::.ruby.dir_cntrl2     43908.70                       # Per-master read average memory access latency
system.mem_ctrls2.masterReadBytes::.ruby.dir_cntrl2        33472                       # Per-master bytes read from memory
system.mem_ctrls2.masterReadRate::.ruby.dir_cntrl2 69295329.107267811894                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls2.masterReadTotalLat::.ruby.dir_cntrl2     22964250                       # Per-master read total memory access latency
system.mem_ctrls2.masterWriteAccesses::.ruby.dir_cntrl2            1                       # Per-master write serviced memory accesses
system.mem_ctrls2.masterWriteAvgLat::.ruby.dir_cntrl2         0.00                       # Per-master write average memory access latency
system.mem_ctrls2.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls2.numStayReadState               1161                       # Number of times bus staying in READ state
system.mem_ctrls2.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls2.num_reads::.ruby.dir_cntrl2          523                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::total                523                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_writes::.ruby.dir_cntrl2            1                       # Number of write requests responded to by this memory
system.mem_ctrls2.num_writes::total                 1                       # Number of write requests responded to by this memory
system.mem_ctrls2.pageHitRate                   51.72                       # Row buffer hit rate, read and write combined
system.mem_ctrls2.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.perBankRdBursts::0               39                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1                9                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2               18                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3               10                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4               10                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5               29                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6               12                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7               68                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::8               47                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::9               22                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::10              53                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::11              56                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::12              52                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::13              16                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::14              35                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::15              47                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls2.priorityMaxLatency     0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls2.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls2.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.rdQLenPdf::0                    522                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                      1                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.readBursts                      523                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::6                  523                       # Read request sizes (log2)
system.mem_ctrls2.readReqs                        523                       # Number of read requests accepted
system.mem_ctrls2.readRowHitRate                51.82                       # Row buffer hit rate for reads
system.mem_ctrls2.readRowHits                     271                       # Number of row buffer hits during reads
system.mem_ctrls2.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.totBusLat                   2615000                       # Total ticks spent in databus transfers
system.mem_ctrls2.totGap                    477749500                       # Total gap between requests
system.mem_ctrls2.totMemAccLat               22964250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.totQLat                    13158000                       # Total ticks spent queuing
system.mem_ctrls2.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.writeBursts                       1                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::6                   1                       # Write request sizes (log2)
system.mem_ctrls2.writeReqs                         1                       # Number of write requests accepted
system.mem_ctrls2.writeRowHitRate                0.00                       # Row buffer hit rate for writes
system.mem_ctrls2.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls2_0.actBackEnergy             8620110                       # Energy for active background per rank (pJ)
system.mem_ctrls2_0.actEnergy                  635460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_0.actPowerDownEnergy      115323540                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_0.averagePower           484.477294                       # Core power per rank (mW)
system.mem_ctrls2_0.memoryStateTime::IDLE      2751000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::REF     13520000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::SREF     71758750                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::PRE_PDN    135394750                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT      6706500                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT_PDN    252903000                       # Time in different power states
system.mem_ctrls2_0.preBackEnergy             1561920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_0.preEnergy                  337755                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_0.prePowerDownEnergy       51994080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_0.readEnergy                1392300                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_0.refreshEnergy        31961280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_0.selfRefreshEnergy        22192560                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_0.totalEnergy             234019005                       # Total energy per rank (pJ)
system.mem_ctrls2_0.totalIdleTime           456430000                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2_1.actBackEnergy            11756250                       # Energy for active background per rank (pJ)
system.mem_ctrls2_1.actEnergy                 1163820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_1.actPowerDownEnergy      163559220                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_1.averagePower           528.738836                       # Core power per rank (mW)
system.mem_ctrls2_1.memoryStateTime::IDLE       556000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::REF     16120000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::PRE_PDN     96252250                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT     11382500                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT_PDN    358723250                       # Time in different power states
system.mem_ctrls2_1.preBackEnergy              884160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_1.preEnergy                  618585                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_1.prePowerDownEnergy       36967200                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_1.readEnergy                2341920                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_1.refreshEnergy        38107680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_1.selfRefreshEnergy               0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_1.totalEnergy             255398835                       # Total energy per rank (pJ)
system.mem_ctrls2_1.totalIdleTime           454968750                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgGap                    921632.24                       # Average gap between requests
system.mem_ctrls3.avgMemAccLat               44421.81                       # Average memory access latency per DRAM burst
system.mem_ctrls3.avgPriority_.ruby.dir_cntrl3::samples       518.00                       # Average QoS priority value for accepted requests
system.mem_ctrls3.avgQLat                    25671.81                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgRdBW                       68.63                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                    68.63                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgRdQLen                      1.01                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls3.busUtil                        0.54                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    0.54                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls3.bw_read::.ruby.dir_cntrl3     68632850                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total             68632850                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::.ruby.dir_cntrl3     68632850                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total            68632850                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bytesPerActivate::samples          247                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::mean   134.218623                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::gmean   110.358609                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::stdev    97.733340                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::64-127          117     47.37%     47.37% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::128-191           63     25.51%     72.87% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::192-255           32     12.96%     85.83% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::256-319           18      7.29%     93.12% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::320-383            8      3.24%     96.36% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::384-447            3      1.21%     97.57% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::448-511            2      0.81%     98.38% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::512-575            2      0.81%     99.19% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::576-639            1      0.40%     99.60% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::640-703            1      0.40%    100.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::total          247                       # Bytes accessed per row activation
system.mem_ctrls3.bytesReadDRAM                 33152                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadSys                  33152                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls3.bytes_read::.ruby.dir_cntrl3        33152                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total             33152                       # Number of bytes read from this memory
system.mem_ctrls3.masterReadAccesses::.ruby.dir_cntrl3          518                       # Per-master read serviced memory accesses
system.mem_ctrls3.masterReadAvgLat::.ruby.dir_cntrl3     44421.81                       # Per-master read average memory access latency
system.mem_ctrls3.masterReadBytes::.ruby.dir_cntrl3        33152                       # Per-master bytes read from memory
system.mem_ctrls3.masterReadRate::.ruby.dir_cntrl3 68632849.861500427127                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls3.masterReadTotalLat::.ruby.dir_cntrl3     23010500                       # Per-master read total memory access latency
system.mem_ctrls3.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls3.numStayReadState               1151                       # Number of times bus staying in READ state
system.mem_ctrls3.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls3.num_reads::.ruby.dir_cntrl3          518                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total                518                       # Number of read requests responded to by this memory
system.mem_ctrls3.pageHitRate                   52.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls3.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.perBankRdBursts::0               54                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1                8                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2               16                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3                6                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4               10                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5               29                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6               14                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7               67                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::8               46                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::9               15                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::10              59                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::11              57                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::12              47                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::13              14                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::14              32                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::15              44                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls3.priorityMaxLatency     0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls3.priorityMinLatency     0.000000024750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls3.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.rdQLenPdf::0                    514                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                      4                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.readBursts                      518                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::6                  518                       # Read request sizes (log2)
system.mem_ctrls3.readReqs                        518                       # Number of read requests accepted
system.mem_ctrls3.readRowHitRate                52.32                       # Row buffer hit rate for reads
system.mem_ctrls3.readRowHits                     271                       # Number of row buffer hits during reads
system.mem_ctrls3.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.totBusLat                   2590000                       # Total ticks spent in databus transfers
system.mem_ctrls3.totGap                    477405500                       # Total gap between requests
system.mem_ctrls3.totMemAccLat               23010500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.totQLat                    13298000                       # Total ticks spent queuing
system.mem_ctrls3.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls3.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls3.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls3.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls3_0.actBackEnergy             8955270                       # Energy for active background per rank (pJ)
system.mem_ctrls3_0.actEnergy                  642600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_0.actPowerDownEnergy      119857890                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_0.averagePower           488.324693                       # Core power per rank (mW)
system.mem_ctrls3_0.memoryStateTime::IDLE      1768500                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::REF     14040000                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::SREF     57912750                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::PRE_PDN    139403000                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT      7056000                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT_PDN    262853750                       # Time in different power states
system.mem_ctrls3_0.preBackEnergy             1244640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_0.preEnergy                  341550                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_0.prePowerDownEnergy       53528160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_0.readEnergy                1456560                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_0.refreshEnergy        33190560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_0.selfRefreshEnergy        16660200                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_0.totalEnergy             235877430                       # Total energy per rank (pJ)
system.mem_ctrls3_0.totalIdleTime           457165500                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3_1.actBackEnergy            11412540                       # Energy for active background per rank (pJ)
system.mem_ctrls3_1.actEnergy                 1120980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_1.actPowerDownEnergy      158063850                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_1.averagePower           526.620911                       # Core power per rank (mW)
system.mem_ctrls3_1.memoryStateTime::IDLE      1278000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::REF     15860000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::SREF      2952750                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::PRE_PDN    105455500                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT     10837750                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT_PDN    346650000                       # Time in different power states
system.mem_ctrls3_1.preBackEnergy             1134720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_1.preEnergy                  595815                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_1.prePowerDownEnergy       40499520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_1.readEnergy                2241960                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_1.refreshEnergy        37493040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_1.selfRefreshEnergy         1813380                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_1.totalEnergy             254375805                       # Total energy per rank (pJ)
system.mem_ctrls3_1.totalIdleTime           450770000                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.Directory_Controller.CleanReplacement |           2     14.29%     14.29% |           4     28.57%     42.86% |           6     42.86%     85.71% |           2     14.29%    100.00%
system.ruby.Directory_Controller.CleanReplacement::total           14                      
system.ruby.Directory_Controller.Data    |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory_Controller.Data::total            1                      
system.ruby.Directory_Controller.Fetch   |         537     25.46%     25.46% |         531     25.18%     50.64% |         523     24.80%     75.44% |         518     24.56%    100.00%
system.ruby.Directory_Controller.Fetch::total         2109                      
system.ruby.Directory_Controller.I.Fetch |         537     25.46%     25.46% |         531     25.18%     50.64% |         523     24.80%     75.44% |         518     24.56%    100.00%
system.ruby.Directory_Controller.I.Fetch::total         2109                      
system.ruby.Directory_Controller.IM.Memory_Data |         537     25.46%     25.46% |         531     25.18%     50.64% |         523     24.80%     75.44% |         518     24.56%    100.00%
system.ruby.Directory_Controller.IM.Memory_Data::total         2109                      
system.ruby.Directory_Controller.M.CleanReplacement |           2     14.29%     14.29% |           4     28.57%     42.86% |           6     42.86%     85.71% |           2     14.29%    100.00%
system.ruby.Directory_Controller.M.CleanReplacement::total           14                      
system.ruby.Directory_Controller.M.Data  |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory_Controller.M.Data::total            1                      
system.ruby.Directory_Controller.MI.Memory_Ack |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory_Controller.MI.Memory_Ack::total            1                      
system.ruby.Directory_Controller.Memory_Ack |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory_Controller.Memory_Ack::total            1                      
system.ruby.Directory_Controller.Memory_Data |         537     25.46%     25.46% |         531     25.18%     50.64% |         523     24.80%     75.44% |         518     24.56%    100.00%
system.ruby.Directory_Controller.Memory_Data::total         2109                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples       190114                      
system.ruby.IFETCH.hit_latency_hist_seqr::mean            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::gmean            1                      
system.ruby.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |      190114    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total       190114                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size          128                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket         1279                      
system.ruby.IFETCH.latency_hist_seqr::samples       195246                      
system.ruby.IFETCH.latency_hist_seqr::mean     2.698662                      
system.ruby.IFETCH.latency_hist_seqr::gmean     1.105496                      
system.ruby.IFETCH.latency_hist_seqr::stdev    19.321836                      
system.ruby.IFETCH.latency_hist_seqr     |      194235     99.48%     99.48% |         967      0.50%     99.98% |           6      0.00%     99.98% |           2      0.00%     99.98% |           7      0.00%     99.99% |           5      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |          24      0.01%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total       195246                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples         5132                      
system.ruby.IFETCH.miss_latency_hist_seqr::mean    65.625292                      
system.ruby.IFETCH.miss_latency_hist_seqr::gmean    45.407896                      
system.ruby.IFETCH.miss_latency_hist_seqr::stdev   100.690863                      
system.ruby.IFETCH.miss_latency_hist_seqr |        4121     80.30%     80.30% |         967     18.84%     99.14% |           6      0.12%     99.26% |           2      0.04%     99.30% |           7      0.14%     99.43% |           5      0.10%     99.53% |           0      0.00%     99.53% |           0      0.00%     99.53% |           0      0.00%     99.53% |          24      0.47%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total         5132                      
system.ruby.L1Cache_Controller.Ack       |           4      5.88%      5.88% |           1      1.47%      7.35% |           4      5.88%     13.24% |           3      4.41%     17.65% |           3      4.41%     22.06% |           8     11.76%     33.82% |           3      4.41%     38.24% |           3      4.41%     42.65% |           6      8.82%     51.47% |           3      4.41%     55.88% |           4      5.88%     61.76% |           4      5.88%     67.65% |           3      4.41%     72.06% |           4      5.88%     77.94% |           4      5.88%     83.82% |          11     16.18%    100.00%
system.ruby.L1Cache_Controller.Ack::total           68                      
system.ruby.L1Cache_Controller.Ack_all   |           4      6.56%      6.56% |           1      1.64%      8.20% |           4      6.56%     14.75% |           3      4.92%     19.67% |           3      4.92%     24.59% |           5      8.20%     32.79% |           3      4.92%     37.70% |           3      4.92%     42.62% |           5      8.20%     50.82% |           3      4.92%     55.74% |           4      6.56%     62.30% |           4      6.56%     68.85% |           3      4.92%     73.77% |           4      6.56%     80.33% |           4      6.56%     86.89% |           8     13.11%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total           61                      
system.ruby.L1Cache_Controller.Data      |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     16.67%     16.67% |           1     16.67%     33.33% |           0      0.00%     33.33% |           1     16.67%     50.00% |           1     16.67%     66.67% |           2     33.33%    100.00%
system.ruby.L1Cache_Controller.Data::total            6                      
system.ruby.L1Cache_Controller.DataS_fromL1 |           3      4.00%      4.00% |           3      4.00%      8.00% |           7      9.33%     17.33% |           5      6.67%     24.00% |           4      5.33%     29.33% |           7      9.33%     38.67% |           3      4.00%     42.67% |           5      6.67%     49.33% |           6      8.00%     57.33% |           3      4.00%     61.33% |           4      5.33%     66.67% |           5      6.67%     73.33% |           5      6.67%     80.00% |           4      5.33%     85.33% |           5      6.67%     92.00% |           6      8.00%    100.00%
system.ruby.L1Cache_Controller.DataS_fromL1::total           75                      
system.ruby.L1Cache_Controller.Data_Exclusive |        3899     95.73%     95.73% |          14      0.34%     96.07% |          11      0.27%     96.34% |          13      0.32%     96.66% |          12      0.29%     96.96% |          11      0.27%     97.23% |          12      0.29%     97.52% |          10      0.25%     97.77% |          10      0.25%     98.01% |          13      0.32%     98.33% |          13      0.32%     98.65% |          12      0.29%     98.94% |           9      0.22%     99.17% |          11      0.27%     99.44% |          12      0.29%     99.73% |          11      0.27%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total         4073                      
system.ruby.L1Cache_Controller.Data_all_Acks |        6223     85.83%     85.83% |          68      0.94%     86.77% |          65      0.90%     87.67% |          66      0.91%     88.58% |          69      0.95%     89.53% |          67      0.92%     90.46% |          71      0.98%     91.43% |          70      0.97%     92.40% |          69      0.95%     93.35% |          71      0.98%     94.33% |          68      0.94%     95.27% |          68      0.94%     96.21% |          68      0.94%     97.14% |          67      0.92%     98.07% |          67      0.92%     98.99% |          73      1.01%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total         7250                      
system.ruby.L1Cache_Controller.E.Fwd_GETS |           0      0.00%      0.00% |           2     18.18%     18.18% |           2     18.18%     36.36% |           2     18.18%     54.55% |           1      9.09%     63.64% |           0      0.00%     63.64% |           1      9.09%     72.73% |           0      0.00%     72.73% |           0      0.00%     72.73% |           0      0.00%     72.73% |           1      9.09%     81.82% |           1      9.09%     90.91% |           0      0.00%     90.91% |           1      9.09%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Fwd_GETS::total           11                      
system.ruby.L1Cache_Controller.E.Fwd_GETX |           0      0.00%      0.00% |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Fwd_GETX::total           14                      
system.ruby.L1Cache_Controller.E.L1_Replacement |        3227     97.26%     97.26% |           5      0.15%     97.41% |           5      0.15%     97.56% |           7      0.21%     97.77% |           5      0.15%     97.92% |           6      0.18%     98.10% |           6      0.18%     98.28% |           5      0.15%     98.43% |           7      0.21%     98.64% |           7      0.21%     98.85% |           6      0.18%     99.04% |           7      0.21%     99.25% |           6      0.18%     99.43% |           6      0.18%     99.61% |           6      0.18%     99.79% |           7      0.21%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total         3318                      
system.ruby.L1Cache_Controller.E.LL      |          90     98.90%     98.90% |           1      1.10%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.LL::total           91                      
system.ruby.L1Cache_Controller.E.Load    |        7308     96.73%     96.73% |          22      0.29%     97.02% |          15      0.20%     97.22% |          18      0.24%     97.46% |          17      0.23%     97.68% |          15      0.20%     97.88% |          16      0.21%     98.09% |           9      0.12%     98.21% |          16      0.21%     98.42% |          16      0.21%     98.64% |          20      0.26%     98.90% |          17      0.23%     99.13% |          12      0.16%     99.29% |          19      0.25%     99.54% |          16      0.21%     99.75% |          19      0.25%    100.00%
system.ruby.L1Cache_Controller.E.Load::total         7555                      
system.ruby.L1Cache_Controller.E.Store   |         579     92.79%     92.79% |           4      0.64%     93.43% |           2      0.32%     93.75% |           3      0.48%     94.23% |           3      0.48%     94.71% |           3      0.48%     95.19% |           3      0.48%     95.67% |           3      0.48%     96.15% |           2      0.32%     96.47% |           4      0.64%     97.12% |           4      0.64%     97.76% |           3      0.48%     98.24% |           2      0.32%     98.56% |           3      0.48%     99.04% |           3      0.48%     99.52% |           3      0.48%    100.00%
system.ruby.L1Cache_Controller.E.Store::total          624                      
system.ruby.L1Cache_Controller.Fwd_GETS  |          23     27.71%     27.71% |           4      4.82%     32.53% |           4      4.82%     37.35% |           5      6.02%     43.37% |           5      6.02%     49.40% |           2      2.41%     51.81% |           4      4.82%     56.63% |           2      2.41%     59.04% |           4      4.82%     63.86% |           5      6.02%     69.88% |           3      3.61%     73.49% |           3      3.61%     77.11% |           4      4.82%     81.93% |           4      4.82%     86.75% |           4      4.82%     91.57% |           7      8.43%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total           83                      
system.ruby.L1Cache_Controller.Fwd_GETX  |           1      1.27%      1.27% |           6      7.59%      8.86% |           6      7.59%     16.46% |           6      7.59%     24.05% |           4      5.06%     29.11% |           5      6.33%     35.44% |           6      7.59%     43.04% |           6      7.59%     50.63% |           4      5.06%     55.70% |           4      5.06%     60.76% |           6      7.59%     68.35% |           5      6.33%     74.68% |           4      5.06%     79.75% |           4      5.06%     84.81% |           4      5.06%     89.87% |           8     10.13%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total           79                      
system.ruby.L1Cache_Controller.I.L1_Replacement |          18     46.15%     46.15% |           2      5.13%     51.28% |           1      2.56%     53.85% |           1      2.56%     56.41% |           2      5.13%     61.54% |           1      2.56%     64.10% |           2      5.13%     69.23% |           2      5.13%     74.36% |           1      2.56%     76.92% |           2      5.13%     82.05% |           2      5.13%     87.18% |           0      0.00%     87.18% |           2      5.13%     92.31% |           2      5.13%     97.44% |           1      2.56%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.L1_Replacement::total           39                      
system.ruby.L1Cache_Controller.I.LL      |           0      0.00%      0.00% |           1     12.50%     12.50% |           1     12.50%     25.00% |           0      0.00%     25.00% |           1     12.50%     37.50% |           0      0.00%     37.50% |           1     12.50%     50.00% |           1     12.50%     62.50% |           0      0.00%     62.50% |           1     12.50%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           2     25.00%    100.00%
system.ruby.L1Cache_Controller.I.LL::total            8                      
system.ruby.L1Cache_Controller.I.Load    |           1      5.26%      5.26% |           1      5.26%     10.53% |           1      5.26%     15.79% |           1      5.26%     21.05% |           1      5.26%     26.32% |           1      5.26%     31.58% |           1      5.26%     36.84% |           1      5.26%     42.11% |           1      5.26%     47.37% |           1      5.26%     52.63% |           1      5.26%     57.89% |           1      5.26%     63.16% |           1      5.26%     68.42% |           1      5.26%     73.68% |           1      5.26%     78.95% |           4     21.05%    100.00%
system.ruby.L1Cache_Controller.I.Load::total           19                      
system.ruby.L1Cache_Controller.I.Store   |           1      5.56%      5.56% |           1      5.56%     11.11% |           1      5.56%     16.67% |           1      5.56%     22.22% |           1      5.56%     27.78% |           1      5.56%     33.33% |           1      5.56%     38.89% |           1      5.56%     44.44% |           1      5.56%     50.00% |           1      5.56%     55.56% |           1      5.56%     61.11% |           1      5.56%     66.67% |           1      5.56%     72.22% |           1      5.56%     77.78% |           1      5.56%     83.33% |           3     16.67%    100.00%
system.ruby.L1Cache_Controller.I.Store::total           18                      
system.ruby.L1Cache_Controller.IL.Data   |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     25.00%     25.00% |           1     25.00%     50.00% |           0      0.00%     50.00% |           1     25.00%     75.00% |           0      0.00%     75.00% |           1     25.00%    100.00%
system.ruby.L1Cache_Controller.IL.Data::total            4                      
system.ruby.L1Cache_Controller.IL.Data_all_Acks |          53     84.13%     84.13% |           1      1.59%     85.71% |           1      1.59%     87.30% |           1      1.59%     88.89% |           1      1.59%     90.48% |           0      0.00%     90.48% |           1      1.59%     92.06% |           1      1.59%     93.65% |           0      0.00%     93.65% |           1      1.59%     95.24% |           0      0.00%     95.24% |           0      0.00%     95.24% |           1      1.59%     96.83% |           0      0.00%     96.83% |           1      1.59%     98.41% |           1      1.59%    100.00%
system.ruby.L1Cache_Controller.IL.Data_all_Acks::total           63                      
system.ruby.L1Cache_Controller.IM.Data   |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     50.00%     50.00% |           1     50.00%    100.00%
system.ruby.L1Cache_Controller.IM.Data::total            2                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |        1680     85.06%     85.06% |          20      1.01%     86.08% |          19      0.96%     87.04% |          19      0.96%     88.00% |          20      1.01%     89.01% |          20      1.01%     90.03% |          20      1.01%     91.04% |          20      1.01%     92.05% |          20      1.01%     93.06% |          20      1.01%     94.08% |          20      1.01%     95.09% |          20      1.01%     96.10% |          19      0.96%     97.06% |          19      0.96%     98.03% |          18      0.91%     98.94% |          21      1.06%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total         1975                      
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |           3      4.00%      4.00% |           3      4.00%      8.00% |           7      9.33%     17.33% |           5      6.67%     24.00% |           4      5.33%     29.33% |           7      9.33%     38.67% |           3      4.00%     42.67% |           5      6.67%     49.33% |           6      8.00%     57.33% |           3      4.00%     61.33% |           4      5.33%     66.67% |           5      6.67%     73.33% |           5      6.67%     80.00% |           4      5.33%     85.33% |           5      6.67%     92.00% |           6      8.00%    100.00%
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total           75                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |        3899     95.73%     95.73% |          14      0.34%     96.07% |          11      0.27%     96.34% |          13      0.32%     96.66% |          12      0.29%     96.96% |          11      0.27%     97.23% |          12      0.29%     97.52% |          10      0.25%     97.77% |          10      0.25%     98.01% |          13      0.32%     98.33% |          13      0.32%     98.65% |          12      0.29%     98.94% |           9      0.22%     99.17% |          11      0.27%     99.44% |          12      0.29%     99.73% |          11      0.27%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total         4073                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        4490     86.18%     86.18% |          46      0.88%     87.06% |          45      0.86%     87.93% |          46      0.88%     88.81% |          47      0.90%     89.71% |          47      0.90%     90.61% |          50      0.96%     91.57% |          49      0.94%     92.51% |          49      0.94%     93.45% |          50      0.96%     94.41% |          48      0.92%     95.34% |          48      0.92%     96.26% |          48      0.92%     97.18% |          48      0.92%     98.10% |          48      0.92%     99.02% |          51      0.98%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total         5210                      
system.ruby.L1Cache_Controller.IS.Inv    |           0      0.00%      0.00% |           1     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Inv::total            2                      
system.ruby.L1Cache_Controller.IS_I.Data_all_Acks |           0      0.00%      0.00% |           1     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS_I.Data_all_Acks::total            2                      
system.ruby.L1Cache_Controller.Ifetch    |      120320     61.62%     61.62% |        5356      2.74%     64.37% |        5337      2.73%     67.10% |        5344      2.74%     69.84% |        5299      2.71%     72.55% |        5329      2.73%     75.28% |        5256      2.69%     77.97% |        5306      2.72%     80.69% |        5025      2.57%     83.27% |        4927      2.52%     85.79% |        4863      2.49%     88.28% |        4708      2.41%     90.69% |        4613      2.36%     93.05% |        4471      2.29%     95.34% |        4415      2.26%     97.60% |        4677      2.40%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total       195246                      
system.ruby.L1Cache_Controller.Inv       |          30     35.29%     35.29% |           4      4.71%     40.00% |           3      3.53%     43.53% |           4      4.71%     48.24% |           4      4.71%     52.94% |           2      2.35%     55.29% |           4      4.71%     60.00% |           3      3.53%     63.53% |           3      3.53%     67.06% |           5      5.88%     72.94% |           3      3.53%     76.47% |           3      3.53%     80.00% |           4      4.71%     84.71% |           4      4.71%     89.41% |           4      4.71%     94.12% |           5      5.88%    100.00%
system.ruby.L1Cache_Controller.Inv::total           85                      
system.ruby.L1Cache_Controller.L.Fwd_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     12.50%     12.50% |           0      0.00%     12.50% |           0      0.00%     12.50% |           0      0.00%     12.50% |           1     12.50%     25.00% |           1     12.50%     37.50% |           0      0.00%     37.50% |           0      0.00%     37.50% |           1     12.50%     50.00% |           0      0.00%     50.00% |           1     12.50%     62.50% |           3     37.50%    100.00%
system.ruby.L1Cache_Controller.L.Fwd_GETS::total            8                      
system.ruby.L1Cache_Controller.L.Fwd_GETX |           0      0.00%      0.00% |           1      8.33%      8.33% |           1      8.33%     16.67% |           1      8.33%     25.00% |           0      0.00%     25.00% |           1      8.33%     33.33% |           1      8.33%     41.67% |           1      8.33%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1      8.33%     58.33% |           1      8.33%     66.67% |           0      0.00%     66.67% |           1      8.33%     75.00% |           0      0.00%     75.00% |           3     25.00%    100.00%
system.ruby.L1Cache_Controller.L.Fwd_GETX::total           12                      
system.ruby.L1Cache_Controller.L.LL      |           1      3.85%      3.85% |           1      3.85%      7.69% |           1      3.85%     11.54% |           1      3.85%     15.38% |           1      3.85%     19.23% |           0      0.00%     19.23% |           1      3.85%     23.08% |           1      3.85%     26.92% |           0      0.00%     26.92% |           1      3.85%     30.77% |           1      3.85%     34.62% |           1      3.85%     38.46% |           1      3.85%     42.31% |           1      3.85%     46.15% |           1      3.85%     50.00% |          13     50.00%    100.00%
system.ruby.L1Cache_Controller.L.LL::total           26                      
system.ruby.L1Cache_Controller.L.Load    |         321     87.47%     87.47% |           2      0.54%     88.01% |           2      0.54%     88.56% |           2      0.54%     89.10% |           2      0.54%     89.65% |           2      0.54%     90.19% |           2      0.54%     90.74% |           2      0.54%     91.28% |           2      0.54%     91.83% |           2      0.54%     92.37% |           2      0.54%     92.92% |           2      0.54%     93.46% |           2      0.54%     94.01% |           2      0.54%     94.55% |           2      0.54%     95.10% |          18      4.90%    100.00%
system.ruby.L1Cache_Controller.L.Load::total          367                      
system.ruby.L1Cache_Controller.L.Store   |         614     85.75%     85.75% |           5      0.70%     86.45% |           5      0.70%     87.15% |           6      0.84%     87.99% |           6      0.84%     88.83% |           6      0.84%     89.66% |           6      0.84%     90.50% |           6      0.84%     91.34% |           6      0.84%     92.18% |           6      0.84%     93.02% |           6      0.84%     93.85% |           6      0.84%     94.69% |           6      0.84%     95.53% |           6      0.84%     96.37% |           6      0.84%     97.21% |          20      2.79%    100.00%
system.ruby.L1Cache_Controller.L.Store::total          716                      
system.ruby.L1Cache_Controller.L.Unlock  |         254     78.40%     78.40% |           4      1.23%     79.63% |           4      1.23%     80.86% |           4      1.23%     82.10% |           4      1.23%     83.33% |           4      1.23%     84.57% |           4      1.23%     85.80% |           4      1.23%     87.04% |           4      1.23%     88.27% |           4      1.23%     89.51% |           4      1.23%     90.74% |           4      1.23%     91.98% |           4      1.23%     93.21% |           4      1.23%     94.44% |           4      1.23%     95.68% |          14      4.32%    100.00%
system.ruby.L1Cache_Controller.L.Unlock::total          324                      
system.ruby.L1Cache_Controller.L1_Replacement |       10091     93.09%     93.09% |          50      0.46%     93.55% |          48      0.44%     93.99% |          49      0.45%     94.45% |          50      0.46%     94.91% |          51      0.47%     95.38% |          51      0.47%     95.85% |          50      0.46%     96.31% |          51      0.47%     96.78% |          52      0.48%     97.26% |          51      0.47%     97.73% |          51      0.47%     98.20% |          47      0.43%     98.63% |          48      0.44%     99.08% |          50      0.46%     99.54% |          50      0.46%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total        10840                      
system.ruby.L1Cache_Controller.LL        |         255     72.86%     72.86% |           5      1.43%     74.29% |           5      1.43%     75.71% |           5      1.43%     77.14% |           5      1.43%     78.57% |           4      1.14%     79.71% |           5      1.43%     81.14% |           5      1.43%     82.57% |           4      1.14%     83.71% |           5      1.43%     85.14% |           5      1.43%     86.57% |           5      1.43%     88.00% |           5      1.43%     89.43% |           5      1.43%     90.86% |           5      1.43%     92.29% |          27      7.71%    100.00%
system.ruby.L1Cache_Controller.LL::total          350                      
system.ruby.L1Cache_Controller.Load      |       20047     56.11%     56.11% |        1132      3.17%     59.28% |        1129      3.16%     62.44% |        1130      3.16%     65.60% |        1121      3.14%     68.74% |        1129      3.16%     71.90% |        1111      3.11%     75.01% |        1120      3.13%     78.15% |        1061      2.97%     81.12% |        1038      2.91%     84.02% |        1024      2.87%     86.89% |         990      2.77%     89.66% |         969      2.71%     92.37% |         940      2.63%     95.00% |         927      2.59%     97.60% |         858      2.40%    100.00%
system.ruby.L1Cache_Controller.Load::total        35726                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |          23     35.94%     35.94% |           2      3.12%     39.06% |           2      3.12%     42.19% |           3      4.69%     46.88% |           3      4.69%     51.56% |           2      3.12%     54.69% |           3      4.69%     59.38% |           2      3.12%     62.50% |           3      4.69%     67.19% |           4      6.25%     73.44% |           2      3.12%     76.56% |           2      3.12%     79.69% |           3      4.69%     84.38% |           3      4.69%     89.06% |           3      4.69%     93.75% |           4      6.25%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total           64                      
system.ruby.L1Cache_Controller.M.Fwd_GETX |           1      1.89%      1.89% |           4      7.55%      9.43% |           4      7.55%     16.98% |           4      7.55%     24.53% |           3      5.66%     30.19% |           3      5.66%     35.85% |           4      7.55%     43.40% |           4      7.55%     50.94% |           3      5.66%     56.60% |           3      5.66%     62.26% |           4      7.55%     69.81% |           3      5.66%     75.47% |           3      5.66%     81.13% |           2      3.77%     84.91% |           3      5.66%     90.57% |           5      9.43%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETX::total           53                      
system.ruby.L1Cache_Controller.M.L1_Replacement |        2373     92.01%     92.01% |          13      0.50%     92.52% |          13      0.50%     93.02% |          12      0.47%     93.49% |          15      0.58%     94.07% |          15      0.58%     94.65% |          14      0.54%     95.19% |          13      0.50%     95.70% |          15      0.58%     96.28% |          15      0.58%     96.86% |          14      0.54%     97.40% |          15      0.58%     97.98% |          11      0.43%     98.41% |          12      0.47%     98.88% |          15      0.58%     99.46% |          14      0.54%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total         2579                      
system.ruby.L1Cache_Controller.M.LL      |         109     74.66%     74.66% |           2      1.37%     76.03% |           2      1.37%     77.40% |           2      1.37%     78.77% |           2      1.37%     80.14% |           2      1.37%     81.51% |           2      1.37%     82.88% |           2      1.37%     84.25% |           2      1.37%     85.62% |           2      1.37%     86.99% |           2      1.37%     88.36% |           2      1.37%     89.73% |           2      1.37%     91.10% |           2      1.37%     92.47% |           2      1.37%     93.84% |           9      6.16%    100.00%
system.ruby.L1Cache_Controller.M.LL::total          146                      
system.ruby.L1Cache_Controller.M.Load    |        8459     36.99%     36.99% |        1049      4.59%     41.58% |        1047      4.58%     46.16% |        1045      4.57%     50.73% |        1032      4.51%     55.24% |        1040      4.55%     59.79% |        1025      4.48%     64.27% |        1032      4.51%     68.78% |         975      4.26%     73.05% |         951      4.16%     77.20% |         938      4.10%     81.31% |         908      3.97%     85.28% |         894      3.91%     89.19% |         861      3.77%     92.95% |         849      3.71%     96.66% |         763      3.34%    100.00%
system.ruby.L1Cache_Controller.M.Load::total        22868                      
system.ruby.L1Cache_Controller.M.Store   |       13381     64.90%     64.90% |         522      2.53%     67.43% |         522      2.53%     69.96% |         519      2.52%     72.48% |         513      2.49%     74.97% |         517      2.51%     77.48% |         509      2.47%     79.94% |         514      2.49%     82.44% |         490      2.38%     84.81% |         479      2.32%     87.14% |         472      2.29%     89.43% |         460      2.23%     91.66% |         453      2.20%     93.85% |         440      2.13%     95.99% |         435      2.11%     98.10% |         392      1.90%    100.00%
system.ruby.L1Cache_Controller.M.Store::total        20618                      
system.ruby.L1Cache_Controller.M_I.Load  |          20    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Load::total           20                      
system.ruby.L1Cache_Controller.M_I.Store |           7    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Store::total            7                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |        5600     94.96%     94.96% |          18      0.31%     95.27% |          18      0.31%     95.57% |          19      0.32%     95.90% |          20      0.34%     96.24% |          21      0.36%     96.59% |          20      0.34%     96.93% |          18      0.31%     97.24% |          22      0.37%     97.61% |          22      0.37%     97.98% |          20      0.34%     98.32% |          22      0.37%     98.69% |          17      0.29%     98.98% |          18      0.31%     99.29% |          21      0.36%     99.64% |          21      0.36%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total         5897                      
system.ruby.L1Cache_Controller.NP.Ifetch |        4485     87.39%     87.39% |          43      0.84%     88.23% |          43      0.84%     89.07% |          43      0.84%     89.91% |          43      0.84%     90.74% |          43      0.84%     91.58% |          43      0.84%     92.42% |          43      0.84%     93.26% |          43      0.84%     94.10% |          43      0.84%     94.93% |          43      0.84%     95.77% |          43      0.84%     96.61% |          43      0.84%     97.45% |          43      0.84%     98.29% |          43      0.84%     99.12% |          45      0.88%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total         5132                      
system.ruby.L1Cache_Controller.NP.Inv    |          11     91.67%     91.67% |           1      8.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Inv::total           12                      
system.ruby.L1Cache_Controller.NP.LL     |          53    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.LL::total           53                      
system.ruby.L1Cache_Controller.NP.Load   |        3906     92.80%     92.80% |          20      0.48%     93.28% |          19      0.45%     93.73% |          20      0.48%     94.20% |          20      0.48%     94.68% |          21      0.50%     95.18% |          21      0.50%     95.68% |          20      0.48%     96.15% |          21      0.50%     96.65% |          22      0.52%     97.17% |          21      0.50%     97.67% |          21      0.50%     98.17% |          18      0.43%     98.60% |          19      0.45%     99.05% |          21      0.50%     99.55% |          19      0.45%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total         4209                      
system.ruby.L1Cache_Controller.NP.Store  |        1679     85.75%     85.75% |          19      0.97%     86.72% |          18      0.92%     87.64% |          18      0.92%     88.56% |          19      0.97%     89.53% |          19      0.97%     90.50% |          19      0.97%     91.47% |          19      0.97%     92.44% |          19      0.97%     93.41% |          19      0.97%     94.38% |          19      0.97%     95.35% |          19      0.97%     96.32% |          18      0.92%     97.24% |          18      0.92%     98.16% |          18      0.92%     99.08% |          18      0.92%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total         1958                      
system.ruby.L1Cache_Controller.S.Ifetch  |      115835     60.93%     60.93% |        5313      2.79%     63.72% |        5294      2.78%     66.51% |        5301      2.79%     69.30% |        5256      2.76%     72.06% |        5286      2.78%     74.84% |        5213      2.74%     77.58% |        5263      2.77%     80.35% |        4982      2.62%     82.97% |        4884      2.57%     85.54% |        4820      2.54%     88.08% |        4665      2.45%     90.53% |        4570      2.40%     92.93% |        4428      2.33%     95.26% |        4372      2.30%     97.56% |        4632      2.44%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total       190114                      
system.ruby.L1Cache_Controller.S.Inv     |          19     29.69%     29.69% |           2      3.12%     32.81% |           3      4.69%     37.50% |           3      4.69%     42.19% |           3      4.69%     46.88% |           2      3.12%     50.00% |           4      6.25%     56.25% |           3      4.69%     60.94% |           3      4.69%     65.62% |           5      7.81%     73.44% |           2      3.12%     76.56% |           2      3.12%     79.69% |           3      4.69%     84.38% |           3      4.69%     89.06% |           3      4.69%     93.75% |           4      6.25%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total           64                      
system.ruby.L1Cache_Controller.S.L1_Replacement |        4473     91.21%     91.21% |          30      0.61%     91.82% |          29      0.59%     92.41% |          29      0.59%     93.01% |          28      0.57%     93.58% |          29      0.59%     94.17% |          29      0.59%     94.76% |          30      0.61%     95.37% |          28      0.57%     95.94% |          28      0.57%     96.51% |          29      0.59%     97.10% |          29      0.59%     97.70% |          28      0.57%     98.27% |          28      0.57%     98.84% |          28      0.57%     99.41% |          29      0.59%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total         4904                      
system.ruby.L1Cache_Controller.S.LL      |           2      7.69%      7.69% |           0      0.00%      7.69% |           1      3.85%     11.54% |           2      7.69%     19.23% |           1      3.85%     23.08% |           2      7.69%     30.77% |           1      3.85%     34.62% |           1      3.85%     38.46% |           2      7.69%     46.15% |           1      3.85%     50.00% |           2      7.69%     57.69% |           2      7.69%     65.38% |           2      7.69%     73.08% |           2      7.69%     80.77% |           2      7.69%     88.46% |           3     11.54%    100.00%
system.ruby.L1Cache_Controller.S.LL::total           26                      
system.ruby.L1Cache_Controller.S.Load    |          32      4.65%      4.65% |          38      5.52%     10.17% |          45      6.54%     16.72% |          44      6.40%     23.11% |          49      7.12%     30.23% |          50      7.27%     37.50% |          46      6.69%     44.19% |          56      8.14%     52.33% |          46      6.69%     59.01% |          46      6.69%     65.70% |          42      6.10%     71.80% |          41      5.96%     77.76% |          42      6.10%     83.87% |          38      5.52%     89.39% |          38      5.52%     94.91% |          35      5.09%    100.00%
system.ruby.L1Cache_Controller.S.Load::total          688                      
system.ruby.L1Cache_Controller.S.Store   |           2      5.56%      5.56% |           1      2.78%      8.33% |           3      8.33%     16.67% |           2      5.56%     22.22% |           2      5.56%     27.78% |           3      8.33%     36.11% |           2      5.56%     41.67% |           2      5.56%     47.22% |           3      8.33%     55.56% |           2      5.56%     61.11% |           2      5.56%     66.67% |           2      5.56%     72.22% |           2      5.56%     77.78% |           2      5.56%     83.33% |           2      5.56%     88.89% |           4     11.11%    100.00%
system.ruby.L1Cache_Controller.S.Store::total           36                      
system.ruby.L1Cache_Controller.SL.Ack    |           2      6.45%      6.45% |           0      0.00%      6.45% |           1      3.23%      9.68% |           1      3.23%     12.90% |           1      3.23%     16.13% |           5     16.13%     32.26% |           1      3.23%     35.48% |           1      3.23%     38.71% |           3      9.68%     48.39% |           1      3.23%     51.61% |           2      6.45%     58.06% |           2      6.45%     64.52% |           1      3.23%     67.74% |           2      6.45%     74.19% |           1      3.23%     77.42% |           7     22.58%    100.00%
system.ruby.L1Cache_Controller.SL.Ack::total           31                      
system.ruby.L1Cache_Controller.SL.Ack_all |           2      8.33%      8.33% |           0      0.00%      8.33% |           1      4.17%     12.50% |           1      4.17%     16.67% |           1      4.17%     20.83% |           2      8.33%     29.17% |           1      4.17%     33.33% |           1      4.17%     37.50% |           2      8.33%     45.83% |           1      4.17%     50.00% |           2      8.33%     58.33% |           2      8.33%     66.67% |           1      4.17%     70.83% |           2      8.33%     79.17% |           1      4.17%     83.33% |           4     16.67%    100.00%
system.ruby.L1Cache_Controller.SL.Ack_all::total           24                      
system.ruby.L1Cache_Controller.SL.Inv    |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     16.67%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           1     16.67%     33.33% |           1     16.67%     50.00% |           1     16.67%     66.67% |           1     16.67%     83.33% |           1     16.67%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SL.Inv::total            6                      
system.ruby.L1Cache_Controller.SM.Ack    |           2      5.41%      5.41% |           1      2.70%      8.11% |           3      8.11%     16.22% |           2      5.41%     21.62% |           2      5.41%     27.03% |           3      8.11%     35.14% |           2      5.41%     40.54% |           2      5.41%     45.95% |           3      8.11%     54.05% |           2      5.41%     59.46% |           2      5.41%     64.86% |           2      5.41%     70.27% |           2      5.41%     75.68% |           2      5.41%     81.08% |           3      8.11%     89.19% |           4     10.81%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total           37                      
system.ruby.L1Cache_Controller.SM.Ack_all |           2      5.41%      5.41% |           1      2.70%      8.11% |           3      8.11%     16.22% |           2      5.41%     21.62% |           2      5.41%     27.03% |           3      8.11%     35.14% |           2      5.41%     40.54% |           2      5.41%     45.95% |           3      8.11%     54.05% |           2      5.41%     59.46% |           2      5.41%     64.86% |           2      5.41%     70.27% |           2      5.41%     75.68% |           2      5.41%     81.08% |           3      8.11%     89.19% |           4     10.81%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total           37                      
system.ruby.L1Cache_Controller.SM.Inv    |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00%
system.ruby.L1Cache_Controller.SM.Inv::total            1                      
system.ruby.L1Cache_Controller.Store     |       16263     67.83%     67.83% |         552      2.30%     70.13% |         551      2.30%     72.43% |         549      2.29%     74.72% |         544      2.27%     76.99% |         549      2.29%     79.28% |         540      2.25%     81.53% |         545      2.27%     83.80% |         521      2.17%     85.97% |         511      2.13%     88.11% |         504      2.10%     90.21% |         491      2.05%     92.26% |         482      2.01%     94.27% |         470      1.96%     96.23% |         465      1.94%     98.16% |         440      1.84%    100.00%
system.ruby.L1Cache_Controller.Store::total        23977                      
system.ruby.L1Cache_Controller.Unlock    |         254     78.40%     78.40% |           4      1.23%     79.63% |           4      1.23%     80.86% |           4      1.23%     82.10% |           4      1.23%     83.33% |           4      1.23%     84.57% |           4      1.23%     85.80% |           4      1.23%     87.04% |           4      1.23%     88.27% |           4      1.23%     89.51% |           4      1.23%     90.74% |           4      1.23%     91.98% |           4      1.23%     93.21% |           4      1.23%     94.44% |           4      1.23%     95.68% |          14      4.32%    100.00%
system.ruby.L1Cache_Controller.Unlock::total          324                      
system.ruby.L1Cache_Controller.WB_Ack    |        5600     94.96%     94.96% |          18      0.31%     95.27% |          18      0.31%     95.57% |          19      0.32%     95.90% |          20      0.34%     96.24% |          21      0.36%     96.59% |          20      0.34%     96.93% |          18      0.31%     97.24% |          22      0.37%     97.61% |          22      0.37%     97.98% |          20      0.34%     98.32% |          22      0.37%     98.69% |          17      0.29%     98.98% |          18      0.31%     99.29% |          21      0.36%     99.64% |          21      0.36%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total         5897                      
system.ruby.L2Cache_Controller.Ack_all   |           0      0.00%      0.00% |           2     18.18%     18.18% |           1      9.09%     27.27% |           0      0.00%     27.27% |           0      0.00%     27.27% |           0      0.00%     27.27% |           0      0.00%     27.27% |           0      0.00%     27.27% |           0      0.00%     27.27% |           0      0.00%     27.27% |           1      9.09%     36.36% |           1      9.09%     45.45% |           2     18.18%     63.64% |           2     18.18%     81.82% |           2     18.18%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.Ack_all::total           11                      
system.ruby.L2Cache_Controller.Exclusive_Unblock |         372      6.03%      6.03% |         569      9.22%     15.25% |         291      4.71%     19.96% |         395      6.40%     26.36% |         614      9.95%     36.31% |         484      7.84%     44.15% |         243      3.94%     48.09% |         296      4.80%     52.88% |         221      3.58%     56.46% |         225      3.65%     60.11% |         292      4.73%     64.84% |         322      5.22%     70.06% |         645     10.45%     80.51% |         535      8.67%     89.18% |         373      6.04%     95.22% |         295      4.78%    100.00%
system.ruby.L2Cache_Controller.Exclusive_Unblock::total         6172                      
system.ruby.L2Cache_Controller.IM.Mem_Data |          57      7.00%      7.00% |          72      8.85%     15.85% |          61      7.49%     23.34% |          28      3.44%     26.78% |          29      3.56%     30.34% |          28      3.44%     33.78% |          28      3.44%     37.22% |          31      3.81%     41.03% |          28      3.44%     44.47% |          29      3.56%     48.03% |          76      9.34%     57.37% |          60      7.37%     64.74% |          63      7.74%     72.48% |          62      7.62%     80.10% |          89     10.93%     91.03% |          73      8.97%    100.00%
system.ruby.L2Cache_Controller.IM.Mem_Data::total          814                      
system.ruby.L2Cache_Controller.IS.L1_GET_INSTR |           0      0.00%      0.00% |           1      7.69%      7.69% |           5     38.46%     46.15% |           0      0.00%     46.15% |           1      7.69%     53.85% |           0      0.00%     53.85% |           0      0.00%     53.85% |           0      0.00%     53.85% |           2     15.38%     69.23% |           0      0.00%     69.23% |           0      0.00%     69.23% |           0      0.00%     69.23% |           4     30.77%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IS.L1_GET_INSTR::total           13                      
system.ruby.L2Cache_Controller.IS.Mem_Data |          60      5.98%      5.98% |          55      5.48%     11.47% |          57      5.68%     17.15% |          51      5.08%     22.23% |          67      6.68%     28.91% |          66      6.58%     35.49% |          67      6.68%     42.17% |          68      6.78%     48.95% |          79      7.88%     56.83% |          62      6.18%     63.01% |          62      6.18%     69.19% |          66      6.58%     75.77% |          61      6.08%     81.85% |          58      5.78%     87.64% |          59      5.88%     93.52% |          65      6.48%    100.00%
system.ruby.L2Cache_Controller.IS.Mem_Data::total         1003                      
system.ruby.L2Cache_Controller.ISS.Mem_Data |          21      7.19%      7.19% |          22      7.53%     14.73% |          15      5.14%     19.86% |          19      6.51%     26.37% |          21      7.19%     33.56% |          17      5.82%     39.38% |          12      4.11%     43.49% |          14      4.79%     48.29% |          19      6.51%     54.79% |          17      5.82%     60.62% |          19      6.51%     67.12% |          20      6.85%     73.97% |          22      7.53%     81.51% |          18      6.16%     87.67% |          20      6.85%     94.52% |          16      5.48%    100.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data::total          292                      
system.ruby.L2Cache_Controller.I_I.Ack_all |           0      0.00%      0.00% |           2     18.18%     18.18% |           1      9.09%     27.27% |           0      0.00%     27.27% |           0      0.00%     27.27% |           0      0.00%     27.27% |           0      0.00%     27.27% |           0      0.00%     27.27% |           0      0.00%     27.27% |           0      0.00%     27.27% |           1      9.09%     36.36% |           1      9.09%     45.45% |           2     18.18%     63.64% |           2     18.18%     81.82% |           2     18.18%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.I_I.Ack_all::total           11                      
system.ruby.L2Cache_Controller.L1_GETS   |         238      5.58%      5.58% |         417      9.77%     15.35% |         176      4.12%     19.47% |         313      7.33%     26.80% |         523     12.25%     39.06% |         388      9.09%     48.15% |         152      3.56%     51.71% |         183      4.29%     56.00% |         126      2.95%     58.95% |         164      3.84%     62.79% |         209      4.90%     67.69% |         222      5.20%     72.89% |         417      9.77%     82.66% |         390      9.14%     91.80% |         162      3.80%     95.60% |         188      4.40%    100.00%
system.ruby.L2Cache_Controller.L1_GETS::total         4268                      
system.ruby.L2Cache_Controller.L1_GETX   |         137      6.61%      6.61% |         170      8.20%     14.82% |         115      5.55%     20.37% |          84      4.05%     24.42% |          91      4.39%     28.81% |         113      5.45%     34.27% |          93      4.49%     38.75% |         113      5.45%     44.21% |          97      4.68%     48.89% |          61      2.94%     51.83% |         101      4.87%     56.71% |         118      5.69%     62.40% |         228     11.00%     73.41% |         147      7.09%     80.50% |         225     10.86%     91.36% |         179      8.64%    100.00%
system.ruby.L2Cache_Controller.L1_GETX::total         2072                      
system.ruby.L2Cache_Controller.L1_GET_INSTR |         231      4.50%      4.50% |         180      3.51%      8.01% |         448      8.73%     16.74% |         260      5.07%     21.80% |         309      6.02%     27.83% |         280      5.46%     33.28% |         291      5.67%     38.95% |         279      5.44%     44.39% |         274      5.34%     49.73% |         187      3.64%     53.37% |         471      9.18%     62.55% |         564     10.99%     73.54% |         308      6.00%     79.54% |         299      5.83%     85.37% |         275      5.36%     90.72% |         476      9.28%    100.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR::total         5132                      
system.ruby.L2Cache_Controller.L1_PUTX   |         328      5.56%      5.56% |         550      9.33%     14.89% |         263      4.46%     19.35% |         388      6.58%     25.93% |         602     10.21%     36.14% |         475      8.05%     44.19% |         232      3.93%     48.13% |         284      4.82%     52.94% |         215      3.65%     56.59% |         222      3.76%     60.35% |         288      4.88%     65.24% |         301      5.10%     70.34% |         618     10.48%     80.82% |         521      8.84%     89.66% |         361      6.12%     95.78% |         249      4.22%    100.00%
system.ruby.L2Cache_Controller.L1_PUTX::total         5897                      
system.ruby.L2Cache_Controller.L1_UPGRADE |          16     25.00%     25.00% |           0      0.00%     25.00% |          15     23.44%     48.44% |           0      0.00%     48.44% |           0      0.00%     48.44% |           0      0.00%     48.44% |           2      3.12%     51.56% |           0      0.00%     51.56% |           0      0.00%     51.56% |           0      0.00%     51.56% |           0      0.00%     51.56% |           1      1.56%     53.12% |           0      0.00%     53.12% |           0      0.00%     53.12% |           1      1.56%     54.69% |          29     45.31%    100.00%
system.ruby.L2Cache_Controller.L1_UPGRADE::total           64                      
system.ruby.L2Cache_Controller.L2_Replacement |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00%
system.ruby.L2Cache_Controller.L2_Replacement::total            1                      
system.ruby.L2Cache_Controller.L2_Replacement_clean |           0      0.00%      0.00% |           2     14.29%     14.29% |           1      7.14%     21.43% |           0      0.00%     21.43% |           0      0.00%     21.43% |           0      0.00%     21.43% |           0      0.00%     21.43% |           0      0.00%     21.43% |           0      0.00%     21.43% |           0      0.00%     21.43% |           2     14.29%     35.71% |           1      7.14%     42.86% |           2     14.29%     57.14% |           2     14.29%     71.43% |           2     14.29%     85.71% |           2     14.29%    100.00%
system.ruby.L2Cache_Controller.L2_Replacement_clean::total           14                      
system.ruby.L2Cache_Controller.M.L1_GETS |         198      5.24%      5.24% |         377      9.97%     15.21% |         146      3.86%     19.07% |         292      7.72%     26.79% |         502     13.28%     40.07% |         354      9.36%     49.43% |         136      3.60%     53.03% |         169      4.47%     57.50% |         105      2.78%     60.28% |         147      3.89%     64.16% |         172      4.55%     68.71% |         183      4.84%     73.55% |         395     10.45%     84.00% |         370      9.79%     93.78% |         127      3.36%     97.14% |         108      2.86%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETS::total         3781                      
system.ruby.L2Cache_Controller.M.L1_GETX |          64      5.53%      5.53% |          84      7.26%     12.79% |          54      4.67%     17.46% |          53      4.58%     22.04% |          55      4.75%     26.79% |          82      7.09%     33.88% |          61      5.27%     39.15% |          75      6.48%     45.64% |          68      5.88%     51.51% |          32      2.77%     54.28% |          25      2.16%     56.44% |          58      5.01%     61.45% |         165     14.26%     75.71% |          85      7.35%     83.06% |         135     11.67%     94.73% |          61      5.27%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETX::total         1157                      
system.ruby.L2Cache_Controller.M.L2_Replacement |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00%
system.ruby.L2Cache_Controller.M.L2_Replacement::total            1                      
system.ruby.L2Cache_Controller.M.L2_Replacement_clean |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     33.33%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           2     66.67%    100.00%
system.ruby.L2Cache_Controller.M.L2_Replacement_clean::total            3                      
system.ruby.L2Cache_Controller.MT.L1_GETS |          19     25.33%     25.33% |           1      1.33%     26.67% |          15     20.00%     46.67% |           1      1.33%     48.00% |           0      0.00%     48.00% |           2      2.67%     50.67% |           3      4.00%     54.67% |           0      0.00%     54.67% |           1      1.33%     56.00% |           0      0.00%     56.00% |           1      1.33%     57.33% |           3      4.00%     61.33% |           0      0.00%     61.33% |           2      2.67%     64.00% |           2      2.67%     66.67% |          25     33.33%    100.00%
system.ruby.L2Cache_Controller.MT.L1_GETS::total           75                      
system.ruby.L2Cache_Controller.MT.L1_GETX |          15     22.39%     22.39% |          14     20.90%     43.28% |           0      0.00%     43.28% |           3      4.48%     47.76% |           7     10.45%     58.21% |           3      4.48%     62.69% |           4      5.97%     68.66% |           7     10.45%     79.10% |           1      1.49%     80.60% |           0      0.00%     80.60% |           0      0.00%     80.60% |           0      0.00%     80.60% |           0      0.00%     80.60% |           0      0.00%     80.60% |           1      1.49%     82.09% |          12     17.91%    100.00%
system.ruby.L2Cache_Controller.MT.L1_GETX::total           67                      
system.ruby.L2Cache_Controller.MT.L1_PUTX |         328      5.56%      5.56% |         550      9.33%     14.89% |         263      4.46%     19.35% |         388      6.58%     25.93% |         602     10.21%     36.14% |         475      8.05%     44.19% |         232      3.93%     48.13% |         284      4.82%     52.94% |         215      3.65%     56.59% |         222      3.76%     60.35% |         288      4.88%     65.24% |         301      5.10%     70.34% |         618     10.48%     80.82% |         521      8.84%     89.66% |         361      6.12%     95.78% |         249      4.22%    100.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX::total         5897                      
system.ruby.L2Cache_Controller.MT_IB.WB_Data |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00%
system.ruby.L2Cache_Controller.MT_IB.WB_Data::total            2                      
system.ruby.L2Cache_Controller.MT_IIB.L1_GETS |           0      0.00%      0.00% |           1      8.33%      8.33% |           0      0.00%      8.33% |           0      0.00%      8.33% |           0      0.00%      8.33% |           0      0.00%      8.33% |           0      0.00%      8.33% |           0      0.00%      8.33% |           0      0.00%      8.33% |           0      0.00%      8.33% |           1      8.33%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |          10     83.33%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.L1_GETS::total           12                      
system.ruby.L2Cache_Controller.MT_IIB.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           7    100.00%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.L1_GETX::total            7                      
system.ruby.L2Cache_Controller.MT_IIB.L1_UPGRADE |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2    100.00%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.L1_UPGRADE::total            2                      
system.ruby.L2Cache_Controller.MT_IIB.Unblock |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.Unblock::total            2                      
system.ruby.L2Cache_Controller.MT_IIB.WB_Data |          17     27.42%     27.42% |           0      0.00%     27.42% |          15     24.19%     51.61% |           1      1.61%     53.23% |           0      0.00%     53.23% |           0      0.00%     53.23% |           3      4.84%     58.06% |           0      0.00%     58.06% |           1      1.61%     59.68% |           0      0.00%     59.68% |           0      0.00%     59.68% |           0      0.00%     59.68% |           0      0.00%     59.68% |           0      0.00%     59.68% |           1      1.61%     61.29% |          24     38.71%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data::total           62                      
system.ruby.L2Cache_Controller.MT_IIB.WB_Data_clean |           2     18.18%     18.18% |           1      9.09%     27.27% |           0      0.00%     27.27% |           0      0.00%     27.27% |           0      0.00%     27.27% |           2     18.18%     45.45% |           0      0.00%     45.45% |           0      0.00%     45.45% |           0      0.00%     45.45% |           0      0.00%     45.45% |           1      9.09%     54.55% |           2     18.18%     72.73% |           0      0.00%     72.73% |           2     18.18%     90.91% |           1      9.09%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data_clean::total           11                      
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock |         355      5.81%      5.81% |         569      9.31%     15.12% |         276      4.52%     19.64% |         395      6.46%     26.10% |         614     10.05%     36.15% |         484      7.92%     44.07% |         241      3.94%     48.01% |         296      4.84%     52.86% |         221      3.62%     56.47% |         225      3.68%     60.15% |         292      4.78%     64.93% |         321      5.25%     70.18% |         645     10.55%     80.74% |         535      8.75%     89.49% |         372      6.09%     95.58% |         270      4.42%    100.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock::total         6111                      
system.ruby.L2Cache_Controller.MT_MB.L1_GETS |           0      0.00%      0.00% |           2      8.70%      8.70% |           0      0.00%      8.70% |           0      0.00%      8.70% |           0      0.00%      8.70% |           0      0.00%      8.70% |           0      0.00%      8.70% |           0      0.00%      8.70% |           0      0.00%      8.70% |           0      0.00%      8.70% |           2      8.70%     17.39% |           1      4.35%     21.74% |           0      0.00%     21.74% |           0      0.00%     21.74% |           0      0.00%     21.74% |          18     78.26%    100.00%
system.ruby.L2Cache_Controller.MT_MB.L1_GETS::total           23                      
system.ruby.L2Cache_Controller.MT_MB.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          14    100.00%    100.00%
system.ruby.L2Cache_Controller.MT_MB.L1_GETX::total           14                      
system.ruby.L2Cache_Controller.MT_SB.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_SB.L1_GETS::total            1                      
system.ruby.L2Cache_Controller.MT_SB.Unblock |          19     26.03%     26.03% |           1      1.37%     27.40% |          15     20.55%     47.95% |           1      1.37%     49.32% |           0      0.00%     49.32% |           2      2.74%     52.05% |           3      4.11%     56.16% |           0      0.00%     56.16% |           1      1.37%     57.53% |           0      0.00%     57.53% |           1      1.37%     58.90% |           2      2.74%     61.64% |           0      0.00%     61.64% |           2      2.74%     64.38% |           2      2.74%     67.12% |          24     32.88%    100.00%
system.ruby.L2Cache_Controller.MT_SB.Unblock::total           73                      
system.ruby.L2Cache_Controller.M_I.Mem_Ack |           0      0.00%      0.00% |           2     13.33%     13.33% |           1      6.67%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           2     13.33%     33.33% |           1      6.67%     40.00% |           2     13.33%     53.33% |           2     13.33%     66.67% |           2     13.33%     80.00% |           3     20.00%    100.00%
system.ruby.L2Cache_Controller.M_I.Mem_Ack::total           15                      
system.ruby.L2Cache_Controller.Mem_Ack   |           0      0.00%      0.00% |           2     13.33%     13.33% |           1      6.67%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           2     13.33%     33.33% |           1      6.67%     40.00% |           2     13.33%     53.33% |           2     13.33%     66.67% |           2     13.33%     80.00% |           3     20.00%    100.00%
system.ruby.L2Cache_Controller.Mem_Ack::total           15                      
system.ruby.L2Cache_Controller.Mem_Data  |         138      6.54%      6.54% |         149      7.06%     13.61% |         133      6.31%     19.91% |          98      4.65%     24.56% |         117      5.55%     30.11% |         111      5.26%     35.37% |         107      5.07%     40.45% |         113      5.36%     45.80% |         126      5.97%     51.78% |         108      5.12%     56.90% |         157      7.44%     64.34% |         146      6.92%     71.27% |         146      6.92%     78.19% |         138      6.54%     84.73% |         168      7.97%     92.70% |         154      7.30%    100.00%
system.ruby.L2Cache_Controller.Mem_Data::total         2109                      
system.ruby.L2Cache_Controller.NP.L1_GETS |          21      7.19%      7.19% |          22      7.53%     14.73% |          15      5.14%     19.86% |          19      6.51%     26.37% |          21      7.19%     33.56% |          17      5.82%     39.38% |          12      4.11%     43.49% |          14      4.79%     48.29% |          19      6.51%     54.79% |          17      5.82%     60.62% |          19      6.51%     67.12% |          20      6.85%     73.97% |          22      7.53%     81.51% |          18      6.16%     87.67% |          20      6.85%     94.52% |          16      5.48%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETS::total          292                      
system.ruby.L2Cache_Controller.NP.L1_GETX |          57      7.00%      7.00% |          72      8.85%     15.85% |          61      7.49%     23.34% |          28      3.44%     26.78% |          29      3.56%     30.34% |          28      3.44%     33.78% |          28      3.44%     37.22% |          31      3.81%     41.03% |          28      3.44%     44.47% |          29      3.56%     48.03% |          76      9.34%     57.37% |          60      7.37%     64.74% |          63      7.74%     72.48% |          62      7.62%     80.10% |          89     10.93%     91.03% |          73      8.97%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETX::total          814                      
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR |          60      5.98%      5.98% |          55      5.48%     11.47% |          57      5.68%     17.15% |          51      5.08%     22.23% |          67      6.68%     28.91% |          66      6.58%     35.49% |          67      6.68%     42.17% |          68      6.78%     48.95% |          79      7.88%     56.83% |          62      6.18%     63.01% |          62      6.18%     69.19% |          66      6.58%     75.77% |          61      6.08%     81.85% |          58      5.78%     87.64% |          59      5.88%     93.52% |          65      6.48%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR::total         1003                      
system.ruby.L2Cache_Controller.SS.L1_GETS |           0      0.00%      0.00% |          14     17.50%     17.50% |           0      0.00%     17.50% |           1      1.25%     18.75% |           0      0.00%     18.75% |          14     17.50%     36.25% |           1      1.25%     37.50% |           0      0.00%     37.50% |           1      1.25%     38.75% |           0      0.00%     38.75% |          14     17.50%     56.25% |          15     18.75%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |          13     16.25%     91.25% |           7      8.75%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GETS::total           80                      
system.ruby.L2Cache_Controller.SS.L1_GETX |           1     16.67%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           5     83.33%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GETX::total            6                      
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR |         171      4.15%      4.15% |         124      3.01%      7.17% |         386      9.38%     16.55% |         209      5.08%     21.62% |         241      5.86%     27.48% |         214      5.20%     32.68% |         224      5.44%     38.12% |         211      5.13%     43.25% |         193      4.69%     47.93% |         125      3.04%     50.97% |         409      9.94%     60.91% |         498     12.10%     73.01% |         243      5.90%     78.91% |         241      5.86%     84.77% |         216      5.25%     90.01% |         411      9.99%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR::total         4116                      
system.ruby.L2Cache_Controller.SS.L1_UPGRADE |          16     29.09%     29.09% |           0      0.00%     29.09% |          15     27.27%     56.36% |           0      0.00%     56.36% |           0      0.00%     56.36% |           0      0.00%     56.36% |           2      3.64%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           1      1.82%     61.82% |           0      0.00%     61.82% |           0      0.00%     61.82% |           1      1.82%     63.64% |          20     36.36%    100.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE::total           55                      
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean |           0      0.00%      0.00% |           2     18.18%     18.18% |           1      9.09%     27.27% |           0      0.00%     27.27% |           0      0.00%     27.27% |           0      0.00%     27.27% |           0      0.00%     27.27% |           0      0.00%     27.27% |           0      0.00%     27.27% |           0      0.00%     27.27% |           1      9.09%     36.36% |           1      9.09%     45.45% |           2     18.18%     63.64% |           2     18.18%     81.82% |           2     18.18%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean::total           11                      
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock |          17     27.87%     27.87% |           0      0.00%     27.87% |          15     24.59%     52.46% |           0      0.00%     52.46% |           0      0.00%     52.46% |           0      0.00%     52.46% |           2      3.28%     55.74% |           0      0.00%     55.74% |           0      0.00%     55.74% |           0      0.00%     55.74% |           0      0.00%     55.74% |           1      1.64%     57.38% |           0      0.00%     57.38% |           0      0.00%     57.38% |           1      1.64%     59.02% |          25     40.98%    100.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock::total           61                      
system.ruby.L2Cache_Controller.SS_MB.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           4    100.00%    100.00%
system.ruby.L2Cache_Controller.SS_MB.L1_GETS::total            4                      
system.ruby.L2Cache_Controller.SS_MB.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           7    100.00%    100.00%
system.ruby.L2Cache_Controller.SS_MB.L1_GETX::total            7                      
system.ruby.L2Cache_Controller.SS_MB.L1_UPGRADE |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           7    100.00%    100.00%
system.ruby.L2Cache_Controller.SS_MB.L1_UPGRADE::total            7                      
system.ruby.L2Cache_Controller.Unblock   |          19     25.33%     25.33% |           1      1.33%     26.67% |          15     20.00%     46.67% |           1      1.33%     48.00% |           0      0.00%     48.00% |           2      2.67%     50.67% |           3      4.00%     54.67% |           0      0.00%     54.67% |           1      1.33%     56.00% |           0      0.00%     56.00% |           1      1.33%     57.33% |           3      4.00%     61.33% |           0      0.00%     61.33% |           2      2.67%     64.00% |           2      2.67%     66.67% |          25     33.33%    100.00%
system.ruby.L2Cache_Controller.Unblock::total           75                      
system.ruby.L2Cache_Controller.WB_Data   |          17     26.56%     26.56% |           0      0.00%     26.56% |          15     23.44%     50.00% |           1      1.56%     51.56% |           0      0.00%     51.56% |           0      0.00%     51.56% |           3      4.69%     56.25% |           0      0.00%     56.25% |           1      1.56%     57.81% |           0      0.00%     57.81% |           0      0.00%     57.81% |           1      1.56%     59.38% |           0      0.00%     59.38% |           0      0.00%     59.38% |           1      1.56%     60.94% |          25     39.06%    100.00%
system.ruby.L2Cache_Controller.WB_Data::total           64                      
system.ruby.L2Cache_Controller.WB_Data_clean |           2     18.18%     18.18% |           1      9.09%     27.27% |           0      0.00%     27.27% |           0      0.00%     27.27% |           0      0.00%     27.27% |           2     18.18%     45.45% |           0      0.00%     45.45% |           0      0.00%     45.45% |           0      0.00%     45.45% |           0      0.00%     45.45% |           1      9.09%     54.55% |           2     18.18%     72.73% |           0      0.00%     72.73% |           2     18.18%     90.91% |           1      9.09%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.WB_Data_clean::total           11                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples        31478                      
system.ruby.LD.hit_latency_hist_seqr::mean            1                      
system.ruby.LD.hit_latency_hist_seqr::gmean            1                      
system.ruby.LD.hit_latency_hist_seqr     |           0      0.00%      0.00% |       31478    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total        31478                      
system.ruby.LD.latency_hist_seqr::bucket_size          128                      
system.ruby.LD.latency_hist_seqr::max_bucket         1279                      
system.ruby.LD.latency_hist_seqr::samples        35706                      
system.ruby.LD.latency_hist_seqr::mean       6.125469                      
system.ruby.LD.latency_hist_seqr::gmean      1.525850                      
system.ruby.LD.latency_hist_seqr::stdev     25.301104                      
system.ruby.LD.latency_hist_seqr         |       35403     99.15%     99.15% |         281      0.79%     99.94% |           4      0.01%     99.95% |           7      0.02%     99.97% |           5      0.01%     99.98% |           1      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           5      0.01%    100.00%
system.ruby.LD.latency_hist_seqr::total         35706                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.LD.miss_latency_hist_seqr::samples         4228                      
system.ruby.LD.miss_latency_hist_seqr::mean    44.285241                      
system.ruby.LD.miss_latency_hist_seqr::gmean    35.463527                      
system.ruby.LD.miss_latency_hist_seqr::stdev    61.278833                      
system.ruby.LD.miss_latency_hist_seqr    |        3925     92.83%     92.83% |         281      6.65%     99.48% |           4      0.09%     99.57% |           7      0.17%     99.74% |           5      0.12%     99.86% |           1      0.02%     99.88% |           0      0.00%     99.88% |           0      0.00%     99.88% |           0      0.00%     99.88% |           5      0.12%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total         4228                      
system.ruby.Load_Linked.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Load_Linked.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Load_Linked.hit_latency_hist_seqr::samples          263                      
system.ruby.Load_Linked.hit_latency_hist_seqr::mean            1                      
system.ruby.Load_Linked.hit_latency_hist_seqr::gmean            1                      
system.ruby.Load_Linked.hit_latency_hist_seqr |           0      0.00%      0.00% |         263    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Load_Linked.hit_latency_hist_seqr::total          263                      
system.ruby.Load_Linked.latency_hist_seqr::bucket_size           64                      
system.ruby.Load_Linked.latency_hist_seqr::max_bucket          639                      
system.ruby.Load_Linked.latency_hist_seqr::samples          350                      
system.ruby.Load_Linked.latency_hist_seqr::mean    21.574286                      
system.ruby.Load_Linked.latency_hist_seqr::gmean     2.676017                      
system.ruby.Load_Linked.latency_hist_seqr::stdev    65.896628                      
system.ruby.Load_Linked.latency_hist_seqr |         333     95.14%     95.14% |           1      0.29%     95.43% |           3      0.86%     96.29% |           4      1.14%     97.43% |           2      0.57%     98.00% |           4      1.14%     99.14% |           2      0.57%     99.71% |           0      0.00%     99.71% |           1      0.29%    100.00% |           0      0.00%    100.00%
system.ruby.Load_Linked.latency_hist_seqr::total          350                      
system.ruby.Load_Linked.miss_latency_hist_seqr::bucket_size           64                      
system.ruby.Load_Linked.miss_latency_hist_seqr::max_bucket          639                      
system.ruby.Load_Linked.miss_latency_hist_seqr::samples           87                      
system.ruby.Load_Linked.miss_latency_hist_seqr::mean    83.770115                      
system.ruby.Load_Linked.miss_latency_hist_seqr::gmean    52.454469                      
system.ruby.Load_Linked.miss_latency_hist_seqr::stdev   111.418622                      
system.ruby.Load_Linked.miss_latency_hist_seqr |          70     80.46%     80.46% |           1      1.15%     81.61% |           3      3.45%     85.06% |           4      4.60%     89.66% |           2      2.30%     91.95% |           4      4.60%     96.55% |           2      2.30%     98.85% |           0      0.00%     98.85% |           1      1.15%    100.00% |           0      0.00%    100.00%
system.ruby.Load_Linked.miss_latency_hist_seqr::total           87                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples        21628                      
system.ruby.ST.hit_latency_hist_seqr::mean            1                      
system.ruby.ST.hit_latency_hist_seqr::gmean            1                      
system.ruby.ST.hit_latency_hist_seqr     |           0      0.00%      0.00% |       21628    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total        21628                      
system.ruby.ST.latency_hist_seqr::bucket_size          128                      
system.ruby.ST.latency_hist_seqr::max_bucket         1279                      
system.ruby.ST.latency_hist_seqr::samples        23637                      
system.ruby.ST.latency_hist_seqr::mean       9.271904                      
system.ruby.ST.latency_hist_seqr::gmean      1.424544                      
system.ruby.ST.latency_hist_seqr::stdev     45.565277                      
system.ruby.ST.latency_hist_seqr         |       22825     96.56%     96.56% |         778      3.29%     99.86% |           2      0.01%     99.86% |           7      0.03%     99.89% |           4      0.02%     99.91% |           7      0.03%     99.94% |           0      0.00%     99.94% |           0      0.00%     99.94% |           0      0.00%     99.94% |          14      0.06%    100.00%
system.ruby.ST.latency_hist_seqr::total         23637                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.ST.miss_latency_hist_seqr::samples         2009                      
system.ruby.ST.miss_latency_hist_seqr::mean    98.323544                      
system.ruby.ST.miss_latency_hist_seqr::gmean    64.280648                      
system.ruby.ST.miss_latency_hist_seqr::stdev   125.568999                      
system.ruby.ST.miss_latency_hist_seqr    |        1197     59.58%     59.58% |         778     38.73%     98.31% |           2      0.10%     98.41% |           7      0.35%     98.76% |           4      0.20%     98.95% |           7      0.35%     99.30% |           0      0.00%     99.30% |           0      0.00%     99.30% |           0      0.00%     99.30% |          14      0.70%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total         2009                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::samples          330                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::mean            1                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::gmean            1                      
system.ruby.Store_Conditional.hit_latency_hist_seqr |           0      0.00%      0.00% |         330    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Store_Conditional.hit_latency_hist_seqr::total          330                      
system.ruby.Store_Conditional.latency_hist_seqr::bucket_size           64                      
system.ruby.Store_Conditional.latency_hist_seqr::max_bucket          639                      
system.ruby.Store_Conditional.latency_hist_seqr::samples          333                      
system.ruby.Store_Conditional.latency_hist_seqr::mean     3.144144                      
system.ruby.Store_Conditional.latency_hist_seqr::gmean     1.050246                      
system.ruby.Store_Conditional.latency_hist_seqr::stdev    23.373543                      
system.ruby.Store_Conditional.latency_hist_seqr |         330     99.10%     99.10% |           0      0.00%     99.10% |           1      0.30%     99.40% |           1      0.30%     99.70% |           0      0.00%     99.70% |           1      0.30%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Store_Conditional.latency_hist_seqr::total          333                      
system.ruby.Store_Conditional.miss_latency_hist_seqr::bucket_size           64                      
system.ruby.Store_Conditional.miss_latency_hist_seqr::max_bucket          639                      
system.ruby.Store_Conditional.miss_latency_hist_seqr::samples            3                      
system.ruby.Store_Conditional.miss_latency_hist_seqr::mean          239                      
system.ruby.Store_Conditional.miss_latency_hist_seqr::gmean   230.847084                      
system.ruby.Store_Conditional.miss_latency_hist_seqr::stdev    80.554329                      
system.ruby.Store_Conditional.miss_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     33.33%     33.33% |           1     33.33%     66.67% |           0      0.00%     66.67% |           1     33.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Store_Conditional.miss_latency_hist_seqr::total            3                      
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.delayHist::bucket_size                  8                       # delay histogram for all message
system.ruby.delayHist::max_bucket                  79                       # delay histogram for all message
system.ruby.delayHist::samples                  43470                       # delay histogram for all message
system.ruby.delayHist::mean                 12.652473                       # delay histogram for all message
system.ruby.delayHist::gmean                11.508668                       # delay histogram for all message
system.ruby.delayHist::stdev                 5.834898                       # delay histogram for all message
system.ruby.delayHist                    |        6503     14.96%     14.96% |       28042     64.51%     79.47% |        6328     14.56%     94.03% |        1621      3.73%     97.75% |         975      2.24%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                    43470                       # delay histogram for all message
system.ruby.delayVCHist.vnet_0::bucket_size            4                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket           39                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples         23603                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::mean        12.155912                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::gmean       10.711600                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::stdev        6.956455                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |           0      0.00%      0.00% |        4895     20.74%     20.74% |        8846     37.48%     58.22% |        6327     26.81%     85.02% |         955      4.05%     89.07% |           1      0.00%     89.07% |         610      2.58%     91.66% |         996      4.22%     95.88% |         855      3.62%     99.50% |         118      0.50%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total           23603                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size            8                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket           79                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples         19640                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::mean        13.282587                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::gmean       12.578035                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::stdev        4.033679                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |        1565      7.97%      7.97% |       12697     64.65%     72.62% |        5362     27.30%     99.92% |          13      0.07%     99.98% |           2      0.01%     99.99% |           1      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total           19640                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_2::bucket_size            4                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::max_bucket           39                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::samples           227                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::mean         9.766520                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::gmean        9.193687                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::stdev        3.486145                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2           |           0      0.00%      0.00% |          43     18.94%     18.94% |         121     53.30%     72.25% |          51     22.47%     94.71% |           8      3.52%     98.24% |           2      0.88%     99.12% |           2      0.88%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::total             227                       # delay histogram for vnet_2
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs     0.000556                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToDir.avg_stall_time  5685.637555                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs     0.000558                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time   499.261439                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.000729                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time   499.261957                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseToDir.avg_buf_msgs     0.000002                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseToDir.avg_stall_time   333.972880                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.requestToDir.avg_buf_msgs     0.000550                       # Average number of messages in buffer
system.ruby.dir_cntrl1.requestToDir.avg_stall_time  7367.010395                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromDir.avg_buf_msgs     0.000554                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromDir.avg_stall_time   499.638742                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromMemory.avg_buf_msgs     0.000716                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromMemory.avg_stall_time   499.639259                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseToDir.avg_buf_msgs     0.000004                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseToDir.avg_stall_time   499.114979                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl2.requestToDir.avg_buf_msgs     0.000541                       # Average number of messages in buffer
system.ruby.dir_cntrl2.requestToDir.avg_stall_time  7163.549045                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromDir.avg_buf_msgs     0.000549                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromDir.avg_stall_time   499.929094                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromMemory.avg_buf_msgs     0.000701                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromMemory.avg_stall_time   499.929612                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseToDir.avg_buf_msgs     0.000007                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseToDir.avg_stall_time   758.621562                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl3.requestToDir.avg_buf_msgs     0.000536                       # Average number of messages in buffer
system.ruby.dir_cntrl3.requestToDir.avg_stall_time  5437.946913                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromDir.avg_buf_msgs     0.000538                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromDir.avg_stall_time   499.840591                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromMemory.avg_buf_msgs     0.000694                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromMemory.avg_stall_time   499.841108                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseToDir.avg_buf_msgs     0.000002                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseToDir.avg_stall_time   378.328967                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples       243813                      
system.ruby.hit_latency_hist_seqr::mean             1                      
system.ruby.hit_latency_hist_seqr::gmean            1                      
system.ruby.hit_latency_hist_seqr        |           0      0.00%      0.00% |      243813    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total       243813                      
system.ruby.l1_cntrl0.L1Dcache.demand_accesses        36538                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Dcache.demand_hits        30894                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses         5644                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses       120320                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits       115835                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses         4485                       # Number of cache demand misses
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.162817                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time   506.684312                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.mandatoryQueue.num_msg_stalls           27                       # Number of times messages were stalled
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.038332                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time  1267.197547                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.requestToL1Cache.avg_buf_msgs     0.000056                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestToL1Cache.avg_stall_time  1266.423292                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseFromL1Cache.avg_buf_msgs     0.000183                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseFromL1Cache.avg_stall_time   228.625730                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.016286                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time  7966.822207                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.triggerQueue.avg_buf_msgs     0.033654                       # Average number of messages in buffer
system.ruby.l1_cntrl0.triggerQueue.avg_stall_time 62456.953344                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_buf_msgs     0.005837                       # Average number of messages in buffer
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_stall_time   499.721034                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.L1Dcache.demand_accesses         1689                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Dcache.demand_hits         1646                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Dcache.demand_misses           43                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Icache.demand_accesses         5356                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Icache.demand_hits         5313                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Icache.demand_misses           43                       # Number of cache demand misses
system.ruby.l1_cntrl1.mandatoryQueue.avg_buf_msgs     0.007292                       # Average number of messages in buffer
system.ruby.l1_cntrl1.mandatoryQueue.avg_stall_time   104.059446                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl1.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl1.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl1.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl1.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl1.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl1.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl1.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl1.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl1.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.requestFromL1Cache.avg_buf_msgs     0.000234                       # Average number of messages in buffer
system.ruby.l1_cntrl1.requestFromL1Cache.avg_stall_time   212.252659                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.requestToL1Cache.avg_buf_msgs     0.000112                       # Average number of messages in buffer
system.ruby.l1_cntrl1.requestToL1Cache.avg_stall_time   894.555566                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl1.responseFromL1Cache.avg_buf_msgs     0.000039                       # Average number of messages in buffer
system.ruby.l1_cntrl1.responseFromL1Cache.avg_stall_time   197.498521                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.responseToL1Cache.avg_buf_msgs     0.000109                       # Average number of messages in buffer
system.ruby.l1_cntrl1.responseToL1Cache.avg_stall_time  1180.128639                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.sequencer.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.triggerQueue.avg_buf_msgs     0.000530                       # Average number of messages in buffer
system.ruby.l1_cntrl1.triggerQueue.avg_stall_time 13044.945182                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.unblockFromL1Cache.avg_buf_msgs     0.000040                       # Average number of messages in buffer
system.ruby.l1_cntrl1.unblockFromL1Cache.avg_stall_time   104.021664                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.L1Dcache.demand_accesses         1533                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Dcache.demand_hits         1487                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Dcache.demand_misses           46                       # Number of cache demand misses
system.ruby.l1_cntrl10.L1Icache.demand_accesses         4863                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Icache.demand_hits         4820                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Icache.demand_misses           43                       # Number of cache demand misses
system.ruby.l1_cntrl10.mandatoryQueue.avg_buf_msgs     0.006621                       # Average number of messages in buffer
system.ruby.l1_cntrl10.mandatoryQueue.avg_stall_time    42.615014                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl10.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl10.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl10.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl10.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl10.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl10.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl10.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl10.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl10.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.requestFromL1Cache.avg_buf_msgs     0.000246                       # Average number of messages in buffer
system.ruby.l1_cntrl10.requestFromL1Cache.avg_stall_time    90.288160                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.requestToL1Cache.avg_buf_msgs     0.000123                       # Average number of messages in buffer
system.ruby.l1_cntrl10.requestToL1Cache.avg_stall_time   565.171409                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl10.responseFromL1Cache.avg_buf_msgs     0.000032                       # Average number of messages in buffer
system.ruby.l1_cntrl10.responseFromL1Cache.avg_stall_time    74.504074                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.responseToL1Cache.avg_buf_msgs     0.000118                       # Average number of messages in buffer
system.ruby.l1_cntrl10.responseToL1Cache.avg_stall_time   716.313461                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.sequencer.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.triggerQueue.avg_buf_msgs     0.000530                       # Average number of messages in buffer
system.ruby.l1_cntrl10.triggerQueue.avg_stall_time  5269.095051                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.unblockFromL1Cache.avg_buf_msgs     0.000042                       # Average number of messages in buffer
system.ruby.l1_cntrl10.unblockFromL1Cache.avg_stall_time    42.575161                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.L1Dcache.demand_accesses         1486                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Dcache.demand_hits         1440                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Dcache.demand_misses           46                       # Number of cache demand misses
system.ruby.l1_cntrl11.L1Icache.demand_accesses         4708                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Icache.demand_hits         4665                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Icache.demand_misses           43                       # Number of cache demand misses
system.ruby.l1_cntrl11.mandatoryQueue.avg_buf_msgs     0.006412                       # Average number of messages in buffer
system.ruby.l1_cntrl11.mandatoryQueue.avg_stall_time    36.331294                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl11.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl11.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl11.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl11.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl11.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl11.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl11.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl11.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl11.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.requestFromL1Cache.avg_buf_msgs     0.000253                       # Average number of messages in buffer
system.ruby.l1_cntrl11.requestFromL1Cache.avg_stall_time    76.912291                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.requestToL1Cache.avg_buf_msgs     0.000126                       # Average number of messages in buffer
system.ruby.l1_cntrl11.requestToL1Cache.avg_stall_time   504.316482                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl11.responseFromL1Cache.avg_buf_msgs     0.000030                       # Average number of messages in buffer
system.ruby.l1_cntrl11.responseFromL1Cache.avg_stall_time    61.776709                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.responseToL1Cache.avg_buf_msgs     0.000120                       # Average number of messages in buffer
system.ruby.l1_cntrl11.responseToL1Cache.avg_stall_time   681.075254                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.sequencer.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.triggerQueue.avg_buf_msgs     0.000530                       # Average number of messages in buffer
system.ruby.l1_cntrl11.triggerQueue.avg_stall_time  4451.463167                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.unblockFromL1Cache.avg_buf_msgs     0.000042                       # Average number of messages in buffer
system.ruby.l1_cntrl11.unblockFromL1Cache.avg_stall_time    36.286784                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.L1Dcache.demand_accesses         1456                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Dcache.demand_hits         1414                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Dcache.demand_misses           42                       # Number of cache demand misses
system.ruby.l1_cntrl12.L1Icache.demand_accesses         4613                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Icache.demand_hits         4570                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Icache.demand_misses           43                       # Number of cache demand misses
system.ruby.l1_cntrl12.mandatoryQueue.avg_buf_msgs     0.006282                       # Average number of messages in buffer
system.ruby.l1_cntrl12.mandatoryQueue.avg_stall_time    29.841068                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl12.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl12.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl12.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl12.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl12.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl12.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl12.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl12.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl12.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.requestFromL1Cache.avg_buf_msgs     0.000229                       # Average number of messages in buffer
system.ruby.l1_cntrl12.requestFromL1Cache.avg_stall_time    62.732129                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.requestToL1Cache.avg_buf_msgs     0.000119                       # Average number of messages in buffer
system.ruby.l1_cntrl12.requestToL1Cache.avg_stall_time   295.123129                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl12.responseFromL1Cache.avg_buf_msgs     0.000032                       # Average number of messages in buffer
system.ruby.l1_cntrl12.responseFromL1Cache.avg_stall_time    45.795950                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.responseToL1Cache.avg_buf_msgs     0.000109                       # Average number of messages in buffer
system.ruby.l1_cntrl12.responseToL1Cache.avg_stall_time   562.697461                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.sequencer.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.triggerQueue.avg_buf_msgs     0.000530                       # Average number of messages in buffer
system.ruby.l1_cntrl12.triggerQueue.avg_stall_time  3615.083121                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.unblockFromL1Cache.avg_buf_msgs     0.000038                       # Average number of messages in buffer
system.ruby.l1_cntrl12.unblockFromL1Cache.avg_stall_time    29.801216                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.L1Dcache.demand_accesses         1415                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Dcache.demand_hits         1372                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Dcache.demand_misses           43                       # Number of cache demand misses
system.ruby.l1_cntrl13.L1Icache.demand_accesses         4471                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Icache.demand_hits         4428                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Icache.demand_misses           43                       # Number of cache demand misses
system.ruby.l1_cntrl13.mandatoryQueue.avg_buf_msgs     0.006093                       # Average number of messages in buffer
system.ruby.l1_cntrl13.mandatoryQueue.avg_stall_time    22.022260                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl13.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl13.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl13.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl13.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl13.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl13.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl13.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl13.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl13.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.requestFromL1Cache.avg_buf_msgs     0.000234                       # Average number of messages in buffer
system.ruby.l1_cntrl13.requestFromL1Cache.avg_stall_time    47.909673                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.requestToL1Cache.avg_buf_msgs     0.000123                       # Average number of messages in buffer
system.ruby.l1_cntrl13.requestToL1Cache.avg_stall_time   250.282085                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl13.responseFromL1Cache.avg_buf_msgs     0.000035                       # Average number of messages in buffer
system.ruby.l1_cntrl13.responseFromL1Cache.avg_stall_time    33.272505                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.responseToL1Cache.avg_buf_msgs     0.000113                       # Average number of messages in buffer
system.ruby.l1_cntrl13.responseToL1Cache.avg_stall_time   379.571646                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.sequencer.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.triggerQueue.avg_buf_msgs     0.000530                       # Average number of messages in buffer
system.ruby.l1_cntrl13.triggerQueue.avg_stall_time  2632.030170                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.unblockFromL1Cache.avg_buf_msgs     0.000039                       # Average number of messages in buffer
system.ruby.l1_cntrl13.unblockFromL1Cache.avg_stall_time    21.980338                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.L1Dcache.demand_accesses         1397                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Dcache.demand_hits         1352                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Dcache.demand_misses           45                       # Number of cache demand misses
system.ruby.l1_cntrl14.L1Icache.demand_accesses         4415                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Icache.demand_hits         4372                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Icache.demand_misses           43                       # Number of cache demand misses
system.ruby.l1_cntrl14.mandatoryQueue.avg_buf_msgs     0.006016                       # Average number of messages in buffer
system.ruby.l1_cntrl14.mandatoryQueue.avg_stall_time    15.642275                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl14.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl14.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl14.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl14.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl14.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl14.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl14.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl14.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl14.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.requestFromL1Cache.avg_buf_msgs     0.000247                       # Average number of messages in buffer
system.ruby.l1_cntrl14.requestFromL1Cache.avg_stall_time    35.273400                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.requestToL1Cache.avg_buf_msgs     0.000127                       # Average number of messages in buffer
system.ruby.l1_cntrl14.requestToL1Cache.avg_stall_time   153.370690                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl14.responseFromL1Cache.avg_buf_msgs     0.000032                       # Average number of messages in buffer
system.ruby.l1_cntrl14.responseFromL1Cache.avg_stall_time    20.744919                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.responseToL1Cache.avg_buf_msgs     0.000118                       # Average number of messages in buffer
system.ruby.l1_cntrl14.responseToL1Cache.avg_stall_time   256.006312                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.sequencer.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.triggerQueue.avg_buf_msgs     0.000530                       # Average number of messages in buffer
system.ruby.l1_cntrl14.triggerQueue.avg_stall_time  1812.543345                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.unblockFromL1Cache.avg_buf_msgs     0.000041                       # Average number of messages in buffer
system.ruby.l1_cntrl14.unblockFromL1Cache.avg_stall_time    15.597764                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.L1Dcache.demand_accesses         1325                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Dcache.demand_hits         1272                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Dcache.demand_misses           53                       # Number of cache demand misses
system.ruby.l1_cntrl15.L1Icache.demand_accesses         4677                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Icache.demand_hits         4632                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Icache.demand_misses           45                       # Number of cache demand misses
system.ruby.l1_cntrl15.mandatoryQueue.avg_buf_msgs     0.006213                       # Average number of messages in buffer
system.ruby.l1_cntrl15.mandatoryQueue.avg_stall_time     9.477595                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl15.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl15.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl15.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl15.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl15.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl15.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl15.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl15.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl15.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.requestFromL1Cache.avg_buf_msgs     0.000268                       # Average number of messages in buffer
system.ruby.l1_cntrl15.requestFromL1Cache.avg_stall_time    24.325413                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.requestToL1Cache.avg_buf_msgs     0.000765                       # Average number of messages in buffer
system.ruby.l1_cntrl15.requestToL1Cache.avg_stall_time   172.777193                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.requestToL1Cache.num_msg_stalls            6                       # Number of times messages were stalled
system.ruby.l1_cntrl15.responseFromL1Cache.avg_buf_msgs     0.000041                       # Average number of messages in buffer
system.ruby.l1_cntrl15.responseFromL1Cache.avg_stall_time    14.965305                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.responseToL1Cache.avg_buf_msgs     0.000137                       # Average number of messages in buffer
system.ruby.l1_cntrl15.responseToL1Cache.avg_stall_time   145.581899                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.sequencer.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.triggerQueue.avg_buf_msgs     0.001855                       # Average number of messages in buffer
system.ruby.l1_cntrl15.triggerQueue.avg_stall_time  1018.363227                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.unblockFromL1Cache.avg_buf_msgs     0.000049                       # Average number of messages in buffer
system.ruby.l1_cntrl15.unblockFromL1Cache.avg_stall_time     9.429461                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.L1Dcache.demand_accesses         1685                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Dcache.demand_hits         1641                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Dcache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Icache.demand_accesses         5337                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Icache.demand_hits         5294                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Icache.demand_misses           43                       # Number of cache demand misses
system.ruby.l1_cntrl2.mandatoryQueue.avg_buf_msgs     0.007269                       # Average number of messages in buffer
system.ruby.l1_cntrl2.mandatoryQueue.avg_stall_time    97.778315                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl2.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl2.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl2.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl2.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl2.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl2.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl2.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl2.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl2.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.requestFromL1Cache.avg_buf_msgs     0.000236                       # Average number of messages in buffer
system.ruby.l1_cntrl2.requestFromL1Cache.avg_stall_time   199.495793                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.requestToL1Cache.avg_buf_msgs     0.000116                       # Average number of messages in buffer
system.ruby.l1_cntrl2.requestToL1Cache.avg_stall_time   999.076158                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl2.responseFromL1Cache.avg_buf_msgs     0.000037                       # Average number of messages in buffer
system.ruby.l1_cntrl2.responseFromL1Cache.avg_stall_time   190.978278                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.responseToL1Cache.avg_buf_msgs     0.000113                       # Average number of messages in buffer
system.ruby.l1_cntrl2.responseToL1Cache.avg_stall_time  1378.235804                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.sequencer.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.triggerQueue.avg_buf_msgs     0.000530                       # Average number of messages in buffer
system.ruby.l1_cntrl2.triggerQueue.avg_stall_time 12304.227139                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.unblockFromL1Cache.avg_buf_msgs     0.000043                       # Average number of messages in buffer
system.ruby.l1_cntrl2.unblockFromL1Cache.avg_stall_time    97.738462                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.L1Dcache.demand_accesses         1684                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Dcache.demand_hits         1640                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Dcache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Icache.demand_accesses         5344                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Icache.demand_hits         5301                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Icache.demand_misses           43                       # Number of cache demand misses
system.ruby.l1_cntrl3.mandatoryQueue.avg_buf_msgs     0.007275                       # Average number of messages in buffer
system.ruby.l1_cntrl3.mandatoryQueue.avg_stall_time    91.171637                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl3.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl3.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl3.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl3.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl3.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl3.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl3.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl3.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl3.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.requestFromL1Cache.avg_buf_msgs     0.000239                       # Average number of messages in buffer
system.ruby.l1_cntrl3.requestFromL1Cache.avg_stall_time   186.728058                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.requestToL1Cache.avg_buf_msgs     0.000122                       # Average number of messages in buffer
system.ruby.l1_cntrl3.requestToL1Cache.avg_stall_time  1023.951738                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl3.responseFromL1Cache.avg_buf_msgs     0.000045                       # Average number of messages in buffer
system.ruby.l1_cntrl3.responseFromL1Cache.avg_stall_time   175.018220                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.responseToL1Cache.avg_buf_msgs     0.000113                       # Average number of messages in buffer
system.ruby.l1_cntrl3.responseToL1Cache.avg_stall_time  1465.477088                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.sequencer.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.triggerQueue.avg_buf_msgs     0.000530                       # Average number of messages in buffer
system.ruby.l1_cntrl3.triggerQueue.avg_stall_time 11469.105803                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.unblockFromL1Cache.avg_buf_msgs     0.000042                       # Average number of messages in buffer
system.ruby.l1_cntrl3.unblockFromL1Cache.avg_stall_time    91.127644                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.L1Dcache.demand_accesses         1670                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Dcache.demand_hits         1625                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Dcache.demand_misses           45                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Icache.demand_accesses         5299                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Icache.demand_hits         5256                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Icache.demand_misses           43                       # Number of cache demand misses
system.ruby.l1_cntrl4.mandatoryQueue.avg_buf_msgs     0.007214                       # Average number of messages in buffer
system.ruby.l1_cntrl4.mandatoryQueue.avg_stall_time    83.231202                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl4.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl4.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl4.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl4.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl4.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl4.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl4.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl4.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl4.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.requestFromL1Cache.avg_buf_msgs     0.000244                       # Average number of messages in buffer
system.ruby.l1_cntrl4.requestFromL1Cache.avg_stall_time   172.096065                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.requestToL1Cache.avg_buf_msgs     0.000112                       # Average number of messages in buffer
system.ruby.l1_cntrl4.requestToL1Cache.avg_stall_time   703.765166                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl4.responseFromL1Cache.avg_buf_msgs     0.000037                       # Average number of messages in buffer
system.ruby.l1_cntrl4.responseFromL1Cache.avg_stall_time   161.464827                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.responseToL1Cache.avg_buf_msgs     0.000115                       # Average number of messages in buffer
system.ruby.l1_cntrl4.responseToL1Cache.avg_stall_time  1327.489387                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.sequencer.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.triggerQueue.avg_buf_msgs     0.000530                       # Average number of messages in buffer
system.ruby.l1_cntrl4.triggerQueue.avg_stall_time 10444.515404                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.unblockFromL1Cache.avg_buf_msgs     0.000041                       # Average number of messages in buffer
system.ruby.l1_cntrl4.unblockFromL1Cache.avg_stall_time    83.194973                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.L1Dcache.demand_accesses         1682                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Dcache.demand_hits         1635                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Dcache.demand_misses           47                       # Number of cache demand misses
system.ruby.l1_cntrl5.L1Icache.demand_accesses         5329                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Icache.demand_hits         5286                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Icache.demand_misses           43                       # Number of cache demand misses
system.ruby.l1_cntrl5.mandatoryQueue.avg_buf_msgs     0.007257                       # Average number of messages in buffer
system.ruby.l1_cntrl5.mandatoryQueue.avg_stall_time    76.631770                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl5.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl5.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl5.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl5.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl5.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl5.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl5.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl5.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl5.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.requestFromL1Cache.avg_buf_msgs     0.000252                       # Average number of messages in buffer
system.ruby.l1_cntrl5.requestFromL1Cache.avg_stall_time   159.632657                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.requestToL1Cache.avg_buf_msgs     0.000112                       # Average number of messages in buffer
system.ruby.l1_cntrl5.requestToL1Cache.avg_stall_time   777.671974                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl5.responseFromL1Cache.avg_buf_msgs     0.000023                       # Average number of messages in buffer
system.ruby.l1_cntrl5.responseFromL1Cache.avg_stall_time   141.794368                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.responseToL1Cache.avg_buf_msgs     0.000123                       # Average number of messages in buffer
system.ruby.l1_cntrl5.responseToL1Cache.avg_stall_time  1051.619562                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.sequencer.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.triggerQueue.avg_buf_msgs     0.000530                       # Average number of messages in buffer
system.ruby.l1_cntrl5.triggerQueue.avg_stall_time  9612.375225                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.unblockFromL1Cache.avg_buf_msgs     0.000045                       # Average number of messages in buffer
system.ruby.l1_cntrl5.unblockFromL1Cache.avg_stall_time    76.593988                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.L1Dcache.demand_accesses         1656                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Dcache.demand_hits         1610                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Dcache.demand_misses           46                       # Number of cache demand misses
system.ruby.l1_cntrl6.L1Icache.demand_accesses         5256                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Icache.demand_hits         5213                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Icache.demand_misses           43                       # Number of cache demand misses
system.ruby.l1_cntrl6.mandatoryQueue.avg_buf_msgs     0.007155                       # Average number of messages in buffer
system.ruby.l1_cntrl6.mandatoryQueue.avg_stall_time    70.025610                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl6.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl6.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl6.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl6.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl6.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl6.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl6.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl6.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl6.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.requestFromL1Cache.avg_buf_msgs     0.000246                       # Average number of messages in buffer
system.ruby.l1_cntrl6.requestFromL1Cache.avg_stall_time   143.647758                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.requestToL1Cache.avg_buf_msgs     0.000121                       # Average number of messages in buffer
system.ruby.l1_cntrl6.requestToL1Cache.avg_stall_time   801.658899                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl6.responseFromL1Cache.avg_buf_msgs     0.000039                       # Average number of messages in buffer
system.ruby.l1_cntrl6.responseFromL1Cache.avg_stall_time   129.279721                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.responseToL1Cache.avg_buf_msgs     0.000116                       # Average number of messages in buffer
system.ruby.l1_cntrl6.responseToL1Cache.avg_stall_time  1112.867841                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.sequencer.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.triggerQueue.avg_buf_msgs     0.000530                       # Average number of messages in buffer
system.ruby.l1_cntrl6.triggerQueue.avg_stall_time  8765.594255                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.unblockFromL1Cache.avg_buf_msgs     0.000040                       # Average number of messages in buffer
system.ruby.l1_cntrl6.unblockFromL1Cache.avg_stall_time    69.985758                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.L1Dcache.demand_accesses         1670                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Dcache.demand_hits         1625                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Dcache.demand_misses           45                       # Number of cache demand misses
system.ruby.l1_cntrl7.L1Icache.demand_accesses         5306                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Icache.demand_hits         5263                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Icache.demand_misses           43                       # Number of cache demand misses
system.ruby.l1_cntrl7.mandatoryQueue.avg_buf_msgs     0.007221                       # Average number of messages in buffer
system.ruby.l1_cntrl7.mandatoryQueue.avg_stall_time    63.586105                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl7.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl7.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl7.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl7.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl7.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl7.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl7.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl7.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl7.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.requestFromL1Cache.avg_buf_msgs     0.000238                       # Average number of messages in buffer
system.ruby.l1_cntrl7.requestFromL1Cache.avg_stall_time   131.086012                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.requestToL1Cache.avg_buf_msgs     0.000122                       # Average number of messages in buffer
system.ruby.l1_cntrl7.requestToL1Cache.avg_stall_time   801.664595                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl7.responseFromL1Cache.avg_buf_msgs     0.000027                       # Average number of messages in buffer
system.ruby.l1_cntrl7.responseFromL1Cache.avg_stall_time   113.727503                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.responseToL1Cache.avg_buf_msgs     0.000113                       # Average number of messages in buffer
system.ruby.l1_cntrl7.responseToL1Cache.avg_stall_time  1101.903294                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.sequencer.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.triggerQueue.avg_buf_msgs     0.000530                       # Average number of messages in buffer
system.ruby.l1_cntrl7.triggerQueue.avg_stall_time  7939.946372                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.unblockFromL1Cache.avg_buf_msgs     0.000040                       # Average number of messages in buffer
system.ruby.l1_cntrl7.unblockFromL1Cache.avg_stall_time    63.542112                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.L1Dcache.demand_accesses         1586                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Dcache.demand_hits         1539                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Dcache.demand_misses           47                       # Number of cache demand misses
system.ruby.l1_cntrl8.L1Icache.demand_accesses         5025                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Icache.demand_hits         4982                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Icache.demand_misses           43                       # Number of cache demand misses
system.ruby.l1_cntrl8.mandatoryQueue.avg_buf_msgs     0.006843                       # Average number of messages in buffer
system.ruby.l1_cntrl8.mandatoryQueue.avg_stall_time    55.990884                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl8.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl8.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl8.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl8.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl8.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl8.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl8.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl8.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl8.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.requestFromL1Cache.avg_buf_msgs     0.000255                       # Average number of messages in buffer
system.ruby.l1_cntrl8.requestFromL1Cache.avg_stall_time   118.233397                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.requestToL1Cache.avg_buf_msgs     0.000114                       # Average number of messages in buffer
system.ruby.l1_cntrl8.requestToL1Cache.avg_stall_time   586.460797                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl8.responseFromL1Cache.avg_buf_msgs     0.000030                       # Average number of messages in buffer
system.ruby.l1_cntrl8.responseFromL1Cache.avg_stall_time    99.472813                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.responseToL1Cache.avg_buf_msgs     0.000122                       # Average number of messages in buffer
system.ruby.l1_cntrl8.responseToL1Cache.avg_stall_time   955.175523                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.sequencer.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.triggerQueue.avg_buf_msgs     0.000530                       # Average number of messages in buffer
system.ruby.l1_cntrl8.triggerQueue.avg_stall_time  6970.076759                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.unblockFromL1Cache.avg_buf_msgs     0.000042                       # Average number of messages in buffer
system.ruby.l1_cntrl8.unblockFromL1Cache.avg_stall_time    55.955172                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.L1Dcache.demand_accesses         1554                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Dcache.demand_hits         1507                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Dcache.demand_misses           47                       # Number of cache demand misses
system.ruby.l1_cntrl9.L1Icache.demand_accesses         4927                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Icache.demand_hits         4884                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Icache.demand_misses           43                       # Number of cache demand misses
system.ruby.l1_cntrl9.mandatoryQueue.avg_buf_msgs     0.006709                       # Average number of messages in buffer
system.ruby.l1_cntrl9.mandatoryQueue.avg_stall_time    48.854740                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl9.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl9.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl9.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl9.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl9.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl9.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl9.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl9.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl9.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.requestFromL1Cache.avg_buf_msgs     0.000255                       # Average number of messages in buffer
system.ruby.l1_cntrl9.requestFromL1Cache.avg_stall_time    98.659724                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.requestToL1Cache.avg_buf_msgs     0.000121                       # Average number of messages in buffer
system.ruby.l1_cntrl9.requestToL1Cache.avg_stall_time   553.368407                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl9.responseFromL1Cache.avg_buf_msgs     0.000039                       # Average number of messages in buffer
system.ruby.l1_cntrl9.responseFromL1Cache.avg_stall_time    87.087557                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.responseToL1Cache.avg_buf_msgs     0.000119                       # Average number of messages in buffer
system.ruby.l1_cntrl9.responseToL1Cache.avg_stall_time   782.289148                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.sequencer.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.triggerQueue.avg_buf_msgs     0.000530                       # Average number of messages in buffer
system.ruby.l1_cntrl9.triggerQueue.avg_stall_time  6064.732623                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.unblockFromL1Cache.avg_buf_msgs     0.000041                       # Average number of messages in buffer
system.ruby.l1_cntrl9.unblockFromL1Cache.avg_stall_time    48.816958                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_buf_msgs     0.000286                       # Average number of messages in buffer
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_stall_time   995.554143                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_buf_msgs     0.000053                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_stall_time    96.125739                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs     0.000983                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time  5235.213770                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L2cache.demand_accesses          622                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits          450                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses          172                       # Number of cache demand misses
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.001397                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time   752.241561                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_buf_msgs     0.000163                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time  7072.989686                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.unblockToL2Cache.avg_buf_msgs     0.000405                       # Average number of messages in buffer
system.ruby.l2_cntrl0.unblockToL2Cache.avg_stall_time  3141.866307                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.DirRequestFromL2Cache.avg_buf_msgs     0.000308                       # Average number of messages in buffer
system.ruby.l2_cntrl1.DirRequestFromL2Cache.avg_stall_time   996.354294                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.L1RequestFromL2Cache.avg_buf_msgs     0.000018                       # Average number of messages in buffer
system.ruby.l2_cntrl1.L1RequestFromL2Cache.avg_stall_time    98.613142                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.L1RequestToL2Cache.avg_buf_msgs     0.001423                       # Average number of messages in buffer
system.ruby.l2_cntrl1.L1RequestToL2Cache.avg_stall_time  7275.973868                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.L1RequestToL2Cache.num_msg_stalls            3                       # Number of times messages were stalled
system.ruby.l2_cntrl1.L2cache.demand_accesses          764                       # Number of cache demand accesses
system.ruby.l2_cntrl1.L2cache.demand_hits          599                       # Number of cache demand hits
system.ruby.l2_cntrl1.L2cache.demand_misses          165                       # Number of cache demand misses
system.ruby.l2_cntrl1.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl1.responseFromL2Cache.avg_buf_msgs     0.001968                       # Average number of messages in buffer
system.ruby.l2_cntrl1.responseFromL2Cache.avg_stall_time   708.535527                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.responseToL2Cache.avg_buf_msgs     0.000159                       # Average number of messages in buffer
system.ruby.l2_cntrl1.responseToL2Cache.avg_stall_time  7195.920995                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.unblockToL2Cache.avg_buf_msgs     0.000590                       # Average number of messages in buffer
system.ruby.l2_cntrl1.unblockToL2Cache.avg_stall_time  4074.191469                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.DirRequestFromL2Cache.avg_buf_msgs     0.000325                       # Average number of messages in buffer
system.ruby.l2_cntrl10.DirRequestFromL2Cache.avg_stall_time   999.215376                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.L1RequestFromL2Cache.avg_buf_msgs     0.000002                       # Average number of messages in buffer
system.ruby.l2_cntrl10.L1RequestFromL2Cache.avg_stall_time    52.187321                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.L1RequestToL2Cache.avg_buf_msgs     0.001176                       # Average number of messages in buffer
system.ruby.l2_cntrl10.L1RequestToL2Cache.avg_stall_time  9089.345149                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.L1RequestToL2Cache.num_msg_stalls            3                       # Number of times messages were stalled
system.ruby.l2_cntrl10.L2cache.demand_accesses          778                       # Number of cache demand accesses
system.ruby.l2_cntrl10.L2cache.demand_hits          620                       # Number of cache demand hits
system.ruby.l2_cntrl10.L2cache.demand_misses          158                       # Number of cache demand misses
system.ruby.l2_cntrl10.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl10.responseFromL2Cache.avg_buf_msgs     0.001749                       # Average number of messages in buffer
system.ruby.l2_cntrl10.responseFromL2Cache.avg_stall_time   754.091327                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.responseToL2Cache.avg_buf_msgs     0.000167                       # Average number of messages in buffer
system.ruby.l2_cntrl10.responseToL2Cache.avg_stall_time  8064.198898                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.unblockToL2Cache.avg_buf_msgs     0.000303                       # Average number of messages in buffer
system.ruby.l2_cntrl10.unblockToL2Cache.avg_stall_time  6858.778049                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.DirRequestFromL2Cache.avg_buf_msgs     0.000302                       # Average number of messages in buffer
system.ruby.l2_cntrl11.DirRequestFromL2Cache.avg_stall_time   999.608723                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.L1RequestFromL2Cache.avg_buf_msgs     0.000005                       # Average number of messages in buffer
system.ruby.l2_cntrl11.L1RequestFromL2Cache.avg_stall_time   102.634598                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.L1RequestToL2Cache.avg_buf_msgs     0.001270                       # Average number of messages in buffer
system.ruby.l2_cntrl11.L1RequestToL2Cache.avg_stall_time 11140.471464                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.L1RequestToL2Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l2_cntrl11.L2cache.demand_accesses          904                       # Number of cache demand accesses
system.ruby.l2_cntrl11.L2cache.demand_hits          755                       # Number of cache demand hits
system.ruby.l2_cntrl11.L2cache.demand_misses          149                       # Number of cache demand misses
system.ruby.l2_cntrl11.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl11.responseFromL2Cache.avg_buf_msgs     0.002027                       # Average number of messages in buffer
system.ruby.l2_cntrl11.responseFromL2Cache.avg_stall_time   739.349094                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.responseToL2Cache.avg_buf_msgs     0.000156                       # Average number of messages in buffer
system.ruby.l2_cntrl11.responseToL2Cache.avg_stall_time  7862.363723                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.unblockToL2Cache.avg_buf_msgs     0.000336                       # Average number of messages in buffer
system.ruby.l2_cntrl11.unblockToL2Cache.avg_stall_time  7887.461330                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.DirRequestFromL2Cache.avg_buf_msgs     0.000302                       # Average number of messages in buffer
system.ruby.l2_cntrl12.DirRequestFromL2Cache.avg_stall_time   998.107794                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.L1RequestFromL2Cache.avg_buf_msgs     0.000002                       # Average number of messages in buffer
system.ruby.l2_cntrl12.L1RequestFromL2Cache.avg_stall_time    25.709371                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.L1RequestToL2Cache.avg_buf_msgs     0.001626                       # Average number of messages in buffer
system.ruby.l2_cntrl12.L1RequestToL2Cache.avg_stall_time  8482.874390                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.L2cache.demand_accesses          953                       # Number of cache demand accesses
system.ruby.l2_cntrl12.L2cache.demand_hits          803                       # Number of cache demand hits
system.ruby.l2_cntrl12.L2cache.demand_misses          150                       # Number of cache demand misses
system.ruby.l2_cntrl12.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl12.responseFromL2Cache.avg_buf_msgs     0.002457                       # Average number of messages in buffer
system.ruby.l2_cntrl12.responseFromL2Cache.avg_stall_time   759.565580                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.responseToL2Cache.avg_buf_msgs     0.000155                       # Average number of messages in buffer
system.ruby.l2_cntrl12.responseToL2Cache.avg_stall_time  9336.869142                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.unblockToL2Cache.avg_buf_msgs     0.000668                       # Average number of messages in buffer
system.ruby.l2_cntrl12.unblockToL2Cache.avg_stall_time  6001.655165                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.DirRequestFromL2Cache.avg_buf_msgs     0.000286                       # Average number of messages in buffer
system.ruby.l2_cntrl13.DirRequestFromL2Cache.avg_stall_time   998.471122                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.L1RequestFromL2Cache.avg_buf_msgs     0.000004                       # Average number of messages in buffer
system.ruby.l2_cntrl13.L1RequestFromL2Cache.avg_stall_time    96.567220                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.L1RequestToL2Cache.avg_buf_msgs     0.001405                       # Average number of messages in buffer
system.ruby.l2_cntrl13.L1RequestToL2Cache.avg_stall_time  9306.931303                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.L2cache.demand_accesses          836                       # Number of cache demand accesses
system.ruby.l2_cntrl13.L2cache.demand_hits          696                       # Number of cache demand hits
system.ruby.l2_cntrl13.L2cache.demand_misses          140                       # Number of cache demand misses
system.ruby.l2_cntrl13.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl13.responseFromL2Cache.avg_buf_msgs     0.002127                       # Average number of messages in buffer
system.ruby.l2_cntrl13.responseFromL2Cache.avg_stall_time   754.313360                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.responseToL2Cache.avg_buf_msgs     0.000149                       # Average number of messages in buffer
system.ruby.l2_cntrl13.responseToL2Cache.avg_stall_time  9861.352929                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.unblockToL2Cache.avg_buf_msgs     0.000556                       # Average number of messages in buffer
system.ruby.l2_cntrl13.unblockToL2Cache.avg_stall_time  6888.943634                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.DirRequestFromL2Cache.avg_buf_msgs     0.000348                       # Average number of messages in buffer
system.ruby.l2_cntrl14.DirRequestFromL2Cache.avg_stall_time   998.297221                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.L1RequestFromL2Cache.avg_buf_msgs     0.000006                       # Average number of messages in buffer
system.ruby.l2_cntrl14.L1RequestFromL2Cache.avg_stall_time    96.355537                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.L1RequestToL2Cache.avg_buf_msgs     0.001060                       # Average number of messages in buffer
system.ruby.l2_cntrl14.L1RequestToL2Cache.avg_stall_time 11076.006042                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.L2cache.demand_accesses          663                       # Number of cache demand accesses
system.ruby.l2_cntrl14.L2cache.demand_hits          492                       # Number of cache demand hits
system.ruby.l2_cntrl14.L2cache.demand_misses          171                       # Number of cache demand misses
system.ruby.l2_cntrl14.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl14.responseFromL2Cache.avg_buf_msgs     0.001569                       # Average number of messages in buffer
system.ruby.l2_cntrl14.responseFromL2Cache.avg_stall_time   694.931930                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.responseToL2Cache.avg_buf_msgs     0.000180                       # Average number of messages in buffer
system.ruby.l2_cntrl14.responseToL2Cache.avg_stall_time  7355.122005                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.unblockToL2Cache.avg_buf_msgs     0.000388                       # Average number of messages in buffer
system.ruby.l2_cntrl14.unblockToL2Cache.avg_stall_time  7840.561425                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.DirRequestFromL2Cache.avg_buf_msgs     0.000319                       # Average number of messages in buffer
system.ruby.l2_cntrl15.DirRequestFromL2Cache.avg_stall_time   997.527089                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.L1RequestFromL2Cache.avg_buf_msgs     0.000064                       # Average number of messages in buffer
system.ruby.l2_cntrl15.L1RequestFromL2Cache.avg_stall_time    96.248919                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.L1RequestToL2Cache.avg_buf_msgs     0.007654                       # Average number of messages in buffer
system.ruby.l2_cntrl15.L1RequestToL2Cache.avg_stall_time 11058.730335                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.L1RequestToL2Cache.num_msg_stalls           69                       # Number of times messages were stalled
system.ruby.l2_cntrl15.L2cache.demand_accesses          803                       # Number of cache demand accesses
system.ruby.l2_cntrl15.L2cache.demand_hits          612                       # Number of cache demand hits
system.ruby.l2_cntrl15.L2cache.demand_misses          191                       # Number of cache demand misses
system.ruby.l2_cntrl15.fully_busy_cycles           12                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl15.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl15.responseFromL2Cache.avg_buf_msgs     0.001679                       # Average number of messages in buffer
system.ruby.l2_cntrl15.responseFromL2Cache.avg_stall_time   758.425908                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.responseToL2Cache.avg_buf_msgs     0.000188                       # Average number of messages in buffer
system.ruby.l2_cntrl15.responseToL2Cache.avg_stall_time  7430.057215                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.unblockToL2Cache.avg_buf_msgs     0.000331                       # Average number of messages in buffer
system.ruby.l2_cntrl15.unblockToL2Cache.avg_stall_time  8604.641185                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.DirRequestFromL2Cache.avg_buf_msgs     0.000275                       # Average number of messages in buffer
system.ruby.l2_cntrl2.DirRequestFromL2Cache.avg_stall_time   999.985508                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.L1RequestFromL2Cache.avg_buf_msgs     0.000032                       # Average number of messages in buffer
system.ruby.l2_cntrl2.L1RequestFromL2Cache.avg_stall_time   104.034085                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.L1RequestToL2Cache.avg_buf_msgs     0.001053                       # Average number of messages in buffer
system.ruby.l2_cntrl2.L1RequestToL2Cache.avg_stall_time  7223.076451                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.L2cache.demand_accesses          754                       # Number of cache demand accesses
system.ruby.l2_cntrl2.L2cache.demand_hits          601                       # Number of cache demand hits
system.ruby.l2_cntrl2.L2cache.demand_misses          153                       # Number of cache demand misses
system.ruby.l2_cntrl2.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl2.responseFromL2Cache.avg_buf_msgs     0.001641                       # Average number of messages in buffer
system.ruby.l2_cntrl2.responseFromL2Cache.avg_stall_time   753.401416                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.responseToL2Cache.avg_buf_msgs     0.000155                       # Average number of messages in buffer
system.ruby.l2_cntrl2.responseToL2Cache.avg_stall_time 10066.914028                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.unblockToL2Cache.avg_buf_msgs     0.000317                       # Average number of messages in buffer
system.ruby.l2_cntrl2.unblockToL2Cache.avg_stall_time  5067.639135                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.DirRequestFromL2Cache.avg_buf_msgs     0.000203                       # Average number of messages in buffer
system.ruby.l2_cntrl3.DirRequestFromL2Cache.avg_stall_time   999.804362                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.L1RequestFromL2Cache.avg_buf_msgs     0.000004                       # Average number of messages in buffer
system.ruby.l2_cntrl3.L1RequestFromL2Cache.avg_stall_time    96.395389                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.L1RequestToL2Cache.avg_buf_msgs     0.001082                       # Average number of messages in buffer
system.ruby.l2_cntrl3.L1RequestToL2Cache.avg_stall_time  8388.991251                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.L2cache.demand_accesses          657                       # Number of cache demand accesses
system.ruby.l2_cntrl3.L2cache.demand_hits          555                       # Number of cache demand hits
system.ruby.l2_cntrl3.L2cache.demand_misses          102                       # Number of cache demand misses
system.ruby.l2_cntrl3.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl3.responseFromL2Cache.avg_buf_msgs     0.001652                       # Average number of messages in buffer
system.ruby.l2_cntrl3.responseFromL2Cache.avg_stall_time   735.967344                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.responseToL2Cache.avg_buf_msgs     0.000102                       # Average number of messages in buffer
system.ruby.l2_cntrl3.responseToL2Cache.avg_stall_time 10232.076316                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.unblockToL2Cache.avg_buf_msgs     0.000410                       # Average number of messages in buffer
system.ruby.l2_cntrl3.unblockToL2Cache.avg_stall_time  5969.150209                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.DirRequestFromL2Cache.avg_buf_msgs     0.000242                       # Average number of messages in buffer
system.ruby.l2_cntrl4.DirRequestFromL2Cache.avg_stall_time   996.524054                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.L1RequestFromL2Cache.avg_buf_msgs     0.000007                       # Average number of messages in buffer
system.ruby.l2_cntrl4.L1RequestFromL2Cache.avg_stall_time    75.369954                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.L1RequestToL2Cache.avg_buf_msgs     0.001579                       # Average number of messages in buffer
system.ruby.l2_cntrl4.L1RequestToL2Cache.avg_stall_time  6027.380583                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.L2cache.demand_accesses          923                       # Number of cache demand accesses
system.ruby.l2_cntrl4.L2cache.demand_hits          798                       # Number of cache demand hits
system.ruby.l2_cntrl4.L2cache.demand_misses          125                       # Number of cache demand misses
system.ruby.l2_cntrl4.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl4.responseFromL2Cache.avg_buf_msgs     0.002396                       # Average number of messages in buffer
system.ruby.l2_cntrl4.responseFromL2Cache.avg_stall_time   795.117942                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.responseToL2Cache.avg_buf_msgs     0.000121                       # Average number of messages in buffer
system.ruby.l2_cntrl4.responseToL2Cache.avg_stall_time  8023.786107                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.unblockToL2Cache.avg_buf_msgs     0.000636                       # Average number of messages in buffer
system.ruby.l2_cntrl4.unblockToL2Cache.avg_stall_time  4000.977157                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.DirRequestFromL2Cache.avg_buf_msgs     0.000230                       # Average number of messages in buffer
system.ruby.l2_cntrl5.DirRequestFromL2Cache.avg_stall_time   999.400663                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.L1RequestFromL2Cache.avg_buf_msgs     0.000005                       # Average number of messages in buffer
system.ruby.l2_cntrl5.L1RequestFromL2Cache.avg_stall_time    62.482145                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.L1RequestToL2Cache.avg_buf_msgs     0.001300                       # Average number of messages in buffer
system.ruby.l2_cntrl5.L1RequestToL2Cache.avg_stall_time  6697.583401                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.L1RequestToL2Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l2_cntrl5.L2cache.demand_accesses          780                       # Number of cache demand accesses
system.ruby.l2_cntrl5.L2cache.demand_hits          664                       # Number of cache demand hits
system.ruby.l2_cntrl5.L2cache.demand_misses          116                       # Number of cache demand misses
system.ruby.l2_cntrl5.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl5.responseFromL2Cache.avg_buf_msgs     0.001981                       # Average number of messages in buffer
system.ruby.l2_cntrl5.responseFromL2Cache.avg_stall_time   779.502064                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.responseToL2Cache.avg_buf_msgs     0.000117                       # Average number of messages in buffer
system.ruby.l2_cntrl5.responseToL2Cache.avg_stall_time  8044.899015                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.unblockToL2Cache.avg_buf_msgs     0.000503                       # Average number of messages in buffer
system.ruby.l2_cntrl5.unblockToL2Cache.avg_stall_time  4999.071496                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.DirRequestFromL2Cache.avg_buf_msgs     0.000222                       # Average number of messages in buffer
system.ruby.l2_cntrl6.DirRequestFromL2Cache.avg_stall_time   999.032159                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.L1RequestFromL2Cache.avg_buf_msgs     0.000009                       # Average number of messages in buffer
system.ruby.l2_cntrl6.L1RequestFromL2Cache.avg_stall_time    96.311027                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.L1RequestToL2Cache.avg_buf_msgs     0.000797                       # Average number of messages in buffer
system.ruby.l2_cntrl6.L1RequestToL2Cache.avg_stall_time  7853.215298                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.L2cache.demand_accesses          538                       # Number of cache demand accesses
system.ruby.l2_cntrl6.L2cache.demand_hits          424                       # Number of cache demand hits
system.ruby.l2_cntrl6.L2cache.demand_misses          114                       # Number of cache demand misses
system.ruby.l2_cntrl6.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl6.responseFromL2Cache.avg_buf_msgs     0.001227                       # Average number of messages in buffer
system.ruby.l2_cntrl6.responseFromL2Cache.avg_stall_time   740.332462                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.responseToL2Cache.avg_buf_msgs     0.000114                       # Average number of messages in buffer
system.ruby.l2_cntrl6.responseToL2Cache.avg_stall_time  9139.382530                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.unblockToL2Cache.avg_buf_msgs     0.000255                       # Average number of messages in buffer
system.ruby.l2_cntrl6.unblockToL2Cache.avg_stall_time  5971.213205                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.DirRequestFromL2Cache.avg_buf_msgs     0.000234                       # Average number of messages in buffer
system.ruby.l2_cntrl7.DirRequestFromL2Cache.avg_stall_time   997.916296                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.L1RequestFromL2Cache.avg_buf_msgs     0.000007                       # Average number of messages in buffer
system.ruby.l2_cntrl7.L1RequestFromL2Cache.avg_stall_time    62.227505                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.L1RequestToL2Cache.avg_buf_msgs     0.000889                       # Average number of messages in buffer
system.ruby.l2_cntrl7.L1RequestToL2Cache.avg_stall_time  9098.358494                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.L2cache.demand_accesses          575                       # Number of cache demand accesses
system.ruby.l2_cntrl7.L2cache.demand_hits          455                       # Number of cache demand hits
system.ruby.l2_cntrl7.L2cache.demand_misses          120                       # Number of cache demand misses
system.ruby.l2_cntrl7.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl7.responseFromL2Cache.avg_buf_msgs     0.001353                       # Average number of messages in buffer
system.ruby.l2_cntrl7.responseFromL2Cache.avg_stall_time   721.830658                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.responseToL2Cache.avg_buf_msgs     0.000117                       # Average number of messages in buffer
system.ruby.l2_cntrl7.responseToL2Cache.avg_stall_time  8927.713166                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.unblockToL2Cache.avg_buf_msgs     0.000306                       # Average number of messages in buffer
system.ruby.l2_cntrl7.unblockToL2Cache.avg_stall_time  6706.743725                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.DirRequestFromL2Cache.avg_buf_msgs     0.000261                       # Average number of messages in buffer
system.ruby.l2_cntrl8.DirRequestFromL2Cache.avg_stall_time   996.138988                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.L1RequestFromL2Cache.avg_buf_msgs     0.000002                       # Average number of messages in buffer
system.ruby.l2_cntrl8.L1RequestFromL2Cache.avg_stall_time    54.879161                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.L1RequestToL2Cache.avg_buf_msgs     0.000737                       # Average number of messages in buffer
system.ruby.l2_cntrl8.L1RequestToL2Cache.avg_stall_time  7260.667490                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.L2cache.demand_accesses          497                       # Number of cache demand accesses
system.ruby.l2_cntrl8.L2cache.demand_hits          367                       # Number of cache demand hits
system.ruby.l2_cntrl8.L2cache.demand_misses          130                       # Number of cache demand misses
system.ruby.l2_cntrl8.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl8.responseFromL2Cache.avg_buf_msgs     0.001113                       # Average number of messages in buffer
system.ruby.l2_cntrl8.responseFromL2Cache.avg_stall_time   707.567169                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.responseToL2Cache.avg_buf_msgs     0.000131                       # Average number of messages in buffer
system.ruby.l2_cntrl8.responseToL2Cache.avg_stall_time  8886.928764                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.unblockToL2Cache.avg_buf_msgs     0.000230                       # Average number of messages in buffer
system.ruby.l2_cntrl8.unblockToL2Cache.avg_stall_time  4918.997425                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.DirRequestFromL2Cache.avg_buf_msgs     0.000224                       # Average number of messages in buffer
system.ruby.l2_cntrl9.DirRequestFromL2Cache.avg_stall_time   995.374032                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.L1RequestToL2Cache.avg_buf_msgs     0.000656                       # Average number of messages in buffer
system.ruby.l2_cntrl9.L1RequestToL2Cache.avg_stall_time  9038.368950                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.L2cache.demand_accesses          412                       # Number of cache demand accesses
system.ruby.l2_cntrl9.L2cache.demand_hits          304                       # Number of cache demand hits
system.ruby.l2_cntrl9.L2cache.demand_misses          108                       # Number of cache demand misses
system.ruby.l2_cntrl9.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl9.responseFromL2Cache.avg_buf_msgs     0.000971                       # Average number of messages in buffer
system.ruby.l2_cntrl9.responseFromL2Cache.avg_stall_time   652.856734                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.responseToL2Cache.avg_buf_msgs     0.000112                       # Average number of messages in buffer
system.ruby.l2_cntrl9.responseToL2Cache.avg_stall_time  8945.624947                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.unblockToL2Cache.avg_buf_msgs     0.000233                       # Average number of messages in buffer
system.ruby.l2_cntrl9.unblockToL2Cache.avg_stall_time  5854.661370                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size          128                      
system.ruby.latency_hist_seqr::max_bucket         1279                      
system.ruby.latency_hist_seqr::samples         255272                      
system.ruby.latency_hist_seqr::mean          3.813097                      
system.ruby.latency_hist_seqr::gmean         1.185297                      
system.ruby.latency_hist_seqr::stdev        24.059495                      
system.ruby.latency_hist_seqr            |      253127     99.16%     99.16% |        2035      0.80%     99.96% |          19      0.01%     99.96% |          18      0.01%     99.97% |          17      0.01%     99.98% |          13      0.01%     99.98% |           0      0.00%     99.98% |           0      0.00%     99.98% |           0      0.00%     99.98% |          43      0.02%    100.00%
system.ruby.latency_hist_seqr::total           255272                      
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.miss_latency_hist_seqr::samples        11459                      
system.ruby.miss_latency_hist_seqr::mean    63.667336                      
system.ruby.miss_latency_hist_seqr::gmean    44.121261                      
system.ruby.miss_latency_hist_seqr::stdev    95.629930                      
system.ruby.miss_latency_hist_seqr       |        9314     81.28%     81.28% |        2035     17.76%     99.04% |          19      0.17%     99.21% |          18      0.16%     99.36% |          17      0.15%     99.51% |          13      0.11%     99.62% |           0      0.00%     99.62% |           0      0.00%     99.62% |           0      0.00%     99.62% |          43      0.38%    100.00%
system.ruby.miss_latency_hist_seqr::total        11459                      
system.ruby.network.average_flit_latency    13.143027                      
system.ruby.network.average_flit_network_latency    11.390728                      
system.ruby.network.average_flit_queueing_latency     1.752299                      
system.ruby.network.average_flit_vnet_latency |   13.159397                       |   10.930200                       |    8.519462                      
system.ruby.network.average_flit_vqueue_latency |    2.197106                       |    1.639121                       |           1                      
system.ruby.network.average_hops             2.918715                      
system.ruby.network.average_packet_latency    13.154626                      
system.ruby.network.average_packet_network_latency    11.389678                      
system.ruby.network.average_packet_queueing_latency     1.764947                      
system.ruby.network.average_packet_vnet_latency |   11.449268                       |   12.276062                       |    8.519462                      
system.ruby.network.average_packet_vqueue_latency |    2.301567                       |    1.485474                       |           1                      
system.ruby.network.avg_link_utilization     0.561417                      
system.ruby.network.avg_vc_load          |    0.107640     19.17%     19.17% |    0.020658      3.68%     22.85% |    0.003839      0.68%     23.54% |    0.003973      0.71%     24.24% |    0.003797      0.68%     24.92% |    0.003886      0.69%     25.61% |    0.003904      0.70%     26.31% |    0.003739      0.67%     26.97% |    0.284202     50.62%     77.60% |    0.036463      6.49%     84.09% |    0.009749      1.74%     85.83% |    0.009569      1.70%     87.53% |    0.009746      1.74%     89.27% |    0.009301      1.66%     90.92% |    0.009734      1.73%     92.66% |    0.009400      1.67%     94.33% |    0.025950      4.62%     98.95% |    0.000863      0.15%     99.11% |    0.000842      0.15%     99.26% |    0.000839      0.15%     99.41% |    0.000836      0.15%     99.56% |    0.000833      0.15%     99.71% |    0.000831      0.15%     99.85% |    0.000823      0.15%    100.00%
system.ruby.network.avg_vc_load::total       0.561417                      
system.ruby.network.ext_in_link_utilization       110266                      
system.ruby.network.ext_links00.credit_links0.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.credit_links1.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.network_links0.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.network_links1.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links0.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links1.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.network_links0.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.network_links1.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links0.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links1.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.network_links0.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.network_links1.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links0.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links1.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.network_links0.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.network_links1.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links0.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links1.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.network_links0.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.network_links1.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links0.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links1.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.network_links0.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.network_links1.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links0.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links1.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.network_links0.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.network_links1.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links0.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links1.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.network_links0.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.network_links1.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links0.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links1.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.network_links0.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.network_links1.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links0.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links1.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.network_links0.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.network_links1.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links0.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links1.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.network_links0.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.network_links1.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links0.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links1.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.network_links0.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.network_links1.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links0.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links1.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.network_links0.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.network_links1.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links0.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links1.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.network_links0.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.network_links1.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links0.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links1.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.network_links0.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.network_links1.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links0.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links1.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.network_links0.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.network_links1.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links0.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links1.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links0.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links1.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links0.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links1.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links0.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links1.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links0.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links1.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links0.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links1.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links0.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links1.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links0.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links1.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links0.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links1.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links0.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links1.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links0.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links1.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links0.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links1.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links0.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links1.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links0.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links1.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links0.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links1.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links0.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links1.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links0.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links1.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links0.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links1.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links0.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links1.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links0.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links1.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links0.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links1.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links0.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links1.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links0.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links1.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links0.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links1.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links0.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links1.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links0.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links1.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links0.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links1.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links0.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links1.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links0.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links1.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links0.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links1.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links0.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links1.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links0.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links1.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links0.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links1.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links0.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links1.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links0.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links1.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links0.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links1.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links0.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links1.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links0.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links1.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links0.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links1.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links0.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links1.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_out_link_utilization       110266                      
system.ruby.network.flit_network_latency |      391900                       |      808955                       |       55155                      
system.ruby.network.flit_queueing_latency |       65432                       |      121313                       |        6474                      
system.ruby.network.flits_injected       |       29781     27.01%     27.01% |       74011     67.12%     94.13% |        6474      5.87%    100.00%
system.ruby.network.flits_injected::total       110266                      
system.ruby.network.flits_received       |       29781     27.01%     27.01% |       74011     67.12%     94.13% |        6474      5.87%    100.00%
system.ruby.network.flits_received::total       110266                      
system.ruby.network.int_link_utilization       321835                      
system.ruby.network.int_links00.credit_link.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links00.network_link.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.credit_link.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.network_link.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.credit_link.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.network_link.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.credit_link.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.network_link.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.credit_link.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.network_link.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.credit_link.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.network_link.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.credit_link.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.network_link.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.credit_link.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.network_link.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.credit_link.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.network_link.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.credit_link.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.network_link.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.credit_link.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.network_link.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.credit_link.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.network_link.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.credit_link.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.network_link.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.credit_link.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.network_link.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.credit_link.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.network_link.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.credit_link.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.network_link.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.credit_link.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.network_link.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.credit_link.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.network_link.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.credit_link.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.network_link.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.credit_link.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.network_link.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.credit_link.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.network_link.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.credit_link.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.network_link.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.credit_link.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.network_link.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.credit_link.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.network_link.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.credit_link.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.network_link.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.credit_link.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.network_link.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.credit_link.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.network_link.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.credit_link.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.network_link.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.credit_link.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.network_link.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.credit_link.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.network_link.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.credit_link.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.network_link.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.credit_link.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.network_link.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.credit_link.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.network_link.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.credit_link.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.network_link.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.credit_link.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.network_link.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.credit_link.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.network_link.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.credit_link.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.network_link.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.credit_link.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.network_link.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.credit_link.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.network_link.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.credit_link.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.network_link.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.credit_link.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.network_link.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.credit_link.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.network_link.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.credit_link.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.network_link.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.credit_link.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.network_link.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.credit_link.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.network_link.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.credit_link.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.network_link.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.credit_link.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.network_link.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.credit_link.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.network_link.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs00.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs01.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs02.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs03.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs04.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs05.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs06.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs07.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs08.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs09.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs10.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs11.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs12.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs13.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs14.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs15.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs16.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs17.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs18.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs19.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs20.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs21.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs22.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs23.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs24.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs25.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs26.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs27.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs28.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs29.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs30.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs31.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs32.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs33.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs34.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs35.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.packet_network_latency |      222860                       |      241286                       |       55155                      
system.ruby.network.packet_queueing_latency |       44800                       |       29197                       |        6474                      
system.ruby.network.packets_injected     |       19465     42.69%     42.69% |       19655     43.11%     85.80% |        6474     14.20%    100.00%
system.ruby.network.packets_injected::total        45594                      
system.ruby.network.packets_received     |       19465     42.69%     42.69% |       19655     43.11%     85.80% |        6474     14.20%    100.00%
system.ruby.network.packets_received::total        45594                      
system.ruby.network.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.buffer_reads        92935                      
system.ruby.network.routers00.buffer_writes        92935                      
system.ruby.network.routers00.crossbar_activity        92935                      
system.ruby.network.routers00.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.sw_input_arbiter_activity        93005                      
system.ruby.network.routers00.sw_output_arbiter_activity        92935                      
system.ruby.network.routers01.buffer_reads        39315                      
system.ruby.network.routers01.buffer_writes        39315                      
system.ruby.network.routers01.crossbar_activity        39315                      
system.ruby.network.routers01.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers01.sw_input_arbiter_activity        39344                      
system.ruby.network.routers01.sw_output_arbiter_activity        39315                      
system.ruby.network.routers02.buffer_reads        26637                      
system.ruby.network.routers02.buffer_writes        26637                      
system.ruby.network.routers02.crossbar_activity        26637                      
system.ruby.network.routers02.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers02.sw_input_arbiter_activity        26666                      
system.ruby.network.routers02.sw_output_arbiter_activity        26637                      
system.ruby.network.routers03.buffer_reads        15963                      
system.ruby.network.routers03.buffer_writes        15963                      
system.ruby.network.routers03.crossbar_activity        15963                      
system.ruby.network.routers03.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers03.sw_input_arbiter_activity        15966                      
system.ruby.network.routers03.sw_output_arbiter_activity        15963                      
system.ruby.network.routers04.buffer_reads        54073                      
system.ruby.network.routers04.buffer_writes        54073                      
system.ruby.network.routers04.crossbar_activity        54073                      
system.ruby.network.routers04.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers04.sw_input_arbiter_activity        54103                      
system.ruby.network.routers04.sw_output_arbiter_activity        54073                      
system.ruby.network.routers05.buffer_reads        20047                      
system.ruby.network.routers05.buffer_writes        20047                      
system.ruby.network.routers05.crossbar_activity        20047                      
system.ruby.network.routers05.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers05.sw_input_arbiter_activity        20053                      
system.ruby.network.routers05.sw_output_arbiter_activity        20047                      
system.ruby.network.routers06.buffer_reads        14892                      
system.ruby.network.routers06.buffer_writes        14892                      
system.ruby.network.routers06.crossbar_activity        14892                      
system.ruby.network.routers06.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers06.sw_input_arbiter_activity        14899                      
system.ruby.network.routers06.sw_output_arbiter_activity        14892                      
system.ruby.network.routers07.buffer_reads        12134                      
system.ruby.network.routers07.buffer_writes        12134                      
system.ruby.network.routers07.crossbar_activity        12134                      
system.ruby.network.routers07.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers07.sw_input_arbiter_activity        12147                      
system.ruby.network.routers07.sw_output_arbiter_activity        12134                      
system.ruby.network.routers08.buffer_reads        36674                      
system.ruby.network.routers08.buffer_writes        36674                      
system.ruby.network.routers08.crossbar_activity        36674                      
system.ruby.network.routers08.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers08.sw_input_arbiter_activity        36704                      
system.ruby.network.routers08.sw_output_arbiter_activity        36674                      
system.ruby.network.routers09.buffer_reads        18063                      
system.ruby.network.routers09.buffer_writes        18063                      
system.ruby.network.routers09.crossbar_activity        18063                      
system.ruby.network.routers09.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers09.sw_input_arbiter_activity        18076                      
system.ruby.network.routers09.sw_output_arbiter_activity        18063                      
system.ruby.network.routers10.buffer_reads        17243                      
system.ruby.network.routers10.buffer_writes        17243                      
system.ruby.network.routers10.crossbar_activity        17243                      
system.ruby.network.routers10.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers10.sw_input_arbiter_activity        17256                      
system.ruby.network.routers10.sw_output_arbiter_activity        17243                      
system.ruby.network.routers11.buffer_reads        13145                      
system.ruby.network.routers11.buffer_writes        13145                      
system.ruby.network.routers11.crossbar_activity        13145                      
system.ruby.network.routers11.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers11.sw_input_arbiter_activity        13150                      
system.ruby.network.routers11.sw_output_arbiter_activity        13145                      
system.ruby.network.routers12.buffer_reads        24502                      
system.ruby.network.routers12.buffer_writes        24502                      
system.ruby.network.routers12.crossbar_activity        24502                      
system.ruby.network.routers12.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers12.sw_input_arbiter_activity        24506                      
system.ruby.network.routers12.sw_output_arbiter_activity        24502                      
system.ruby.network.routers13.buffer_reads        19395                      
system.ruby.network.routers13.buffer_writes        19395                      
system.ruby.network.routers13.crossbar_activity        19395                      
system.ruby.network.routers13.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers13.sw_input_arbiter_activity        19423                      
system.ruby.network.routers13.sw_output_arbiter_activity        19395                      
system.ruby.network.routers14.buffer_reads        15482                      
system.ruby.network.routers14.buffer_writes        15482                      
system.ruby.network.routers14.crossbar_activity        15482                      
system.ruby.network.routers14.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers14.sw_input_arbiter_activity        15500                      
system.ruby.network.routers14.sw_output_arbiter_activity        15482                      
system.ruby.network.routers15.buffer_reads        11601                      
system.ruby.network.routers15.buffer_writes        11601                      
system.ruby.network.routers15.crossbar_activity        11601                      
system.ruby.network.routers15.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers15.sw_input_arbiter_activity        11611                      
system.ruby.network.routers15.sw_output_arbiter_activity        11601                      
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples       255280                      
system.ruby.outstanding_req_hist_seqr::mean            1                      
system.ruby.outstanding_req_hist_seqr::gmean            1                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |      255280    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total       255280                      
system.ruby.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED    483034000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
