// Seed: 1123911286
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  tri id_9 = id_1;
  initial id_2 = id_8 - id_5;
  always @(posedge id_9.id_5) id_9 = id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  rtran id_5 (
      .id_0(id_2),
      .id_1(1'b0),
      .id_2(id_4),
      .id_3(id_4),
      .id_4(~id_3),
      .id_5(1),
      .id_6(id_2),
      .id_7(id_3),
      .id_8((id_1))
  );
  wire id_6, id_7;
  module_0(
      id_4, id_6, id_7, id_6, id_6, id_1, id_6, id_2
  );
endmodule
