#! /nix/store/ly53l0c2d0171az6mm17rd14prhs9f01-iverilog-12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/nix/store/ly53l0c2d0171az6mm17rd14prhs9f01-iverilog-12.0/lib/ivl/system.vpi";
:vpi_module "/nix/store/ly53l0c2d0171az6mm17rd14prhs9f01-iverilog-12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/nix/store/ly53l0c2d0171az6mm17rd14prhs9f01-iverilog-12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/nix/store/ly53l0c2d0171az6mm17rd14prhs9f01-iverilog-12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/nix/store/ly53l0c2d0171az6mm17rd14prhs9f01-iverilog-12.0/lib/ivl/va_math.vpi";
S_0x28559a0 .scope module, "cpu_tb" "cpu_tb" 2 3;
 .timescale -9 -12;
v0x2891170_0 .var "clk", 0 0;
v0x2891210_0 .var "rst", 0 0;
S_0x2855b30 .scope module, "cpu" "cpu_top" 2 8, 3 1 0, S_0x28559a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
L_0x7f0a6c0a7018 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x288ff90_0 .net/2u *"_ivl_0", 7 0, L_0x7f0a6c0a7018;  1 drivers
v0x2890090_0 .net "alu_op", 3 0, v0x2889b90_0;  1 drivers
v0x2890150_0 .net "alu_result", 7 0, v0x28896e0_0;  1 drivers
v0x2890240_0 .net "clk", 0 0, v0x2891170_0;  1 drivers
v0x2890330_0 .var/i "cycle", 31 0;
v0x2890460_0 .net "instr", 7 0, L_0x28913c0;  1 drivers
v0x2890570_0 .net "is_two_byte", 0 0, v0x2889d30_0;  1 drivers
v0x2890610_0 .net "mem_data", 7 0, v0x288db00_0;  1 drivers
v0x28906b0_0 .net "mem_read", 0 0, v0x2889dd0_0;  1 drivers
v0x28907e0_0 .net "mem_write", 0 0, v0x2889e90_0;  1 drivers
v0x28908d0_0 .net "next_byte", 7 0, L_0x2891970;  1 drivers
v0x2890970_0 .var "pc", 7 0;
v0x2890a10_0 .net "pc_plus_1", 7 0, L_0x2891320;  1 drivers
v0x2890ab0_0 .net "read_data1", 7 0, L_0x2891cf0;  1 drivers
v0x2890ba0_0 .net "read_data2", 7 0, L_0x2892010;  1 drivers
v0x2890cb0_0 .net "reg_dst", 1 0, v0x288a080_0;  1 drivers
v0x2890d70_0 .net "reg_src", 1 0, v0x288a160_0;  1 drivers
v0x2890e80_0 .net "reg_write", 0 0, v0x288a240_0;  1 drivers
v0x2890f70_0 .net "rst", 0 0, v0x2891210_0;  1 drivers
v0x2891010_0 .net "use_imm", 0 0, v0x288a300_0;  1 drivers
v0x28910b0_0 .net "write_back_data", 7 0, L_0x2892250;  1 drivers
L_0x2891320 .arith/sum 8, v0x2890970_0, L_0x7f0a6c0a7018;
L_0x28920d0 .functor MUXZ 8, L_0x2892010, L_0x2891970, v0x288a300_0, C4<>;
L_0x2892250 .functor MUXZ 8, v0x28896e0_0, v0x288db00_0, v0x2889dd0_0, C4<>;
S_0x2817dc0 .scope module, "alu_unit" "alu" 3 64, 4 1 0, S_0x2855b30;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 4 "alu_op";
    .port_info 3 /OUTPUT 8 "result";
v0x286d030_0 .net "a", 7 0, L_0x2891cf0;  alias, 1 drivers
v0x286d0d0_0 .net "alu_op", 3 0, v0x2889b90_0;  alias, 1 drivers
v0x2889620_0 .net "b", 7 0, L_0x28920d0;  1 drivers
v0x28896e0_0 .var "result", 7 0;
E_0x284d0c0 .event anyedge, v0x286d0d0_0, v0x286d030_0, v0x2889620_0;
S_0x2889840 .scope module, "cu" "control_unit" 3 38, 5 1 0, S_0x2855b30;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "instr";
    .port_info 1 /OUTPUT 2 "reg_dst";
    .port_info 2 /OUTPUT 2 "reg_src";
    .port_info 3 /OUTPUT 4 "alu_op";
    .port_info 4 /OUTPUT 1 "reg_write";
    .port_info 5 /OUTPUT 1 "mem_write";
    .port_info 6 /OUTPUT 1 "mem_read";
    .port_info 7 /OUTPUT 1 "use_imm";
    .port_info 8 /OUTPUT 1 "is_two_byte";
v0x2889b90_0 .var "alu_op", 3 0;
v0x2889c70_0 .net "instr", 7 0, L_0x28913c0;  alias, 1 drivers
v0x2889d30_0 .var "is_two_byte", 0 0;
v0x2889dd0_0 .var "mem_read", 0 0;
v0x2889e90_0 .var "mem_write", 0 0;
v0x2889fa0_0 .net "opcode", 3 0, L_0x2891a80;  1 drivers
v0x288a080_0 .var "reg_dst", 1 0;
v0x288a160_0 .var "reg_src", 1 0;
v0x288a240_0 .var "reg_write", 0 0;
v0x288a300_0 .var "use_imm", 0 0;
E_0x284d9e0 .event anyedge, v0x2889c70_0, v0x2889fa0_0;
L_0x2891a80 .part L_0x28913c0, 4, 4;
S_0x288a4e0 .scope module, "dmem" "data_memory" 3 72, 6 1 0, S_0x2855b30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "address";
    .port_info 2 /INPUT 8 "write_data";
    .port_info 3 /INPUT 1 "mem_write";
    .port_info 4 /INPUT 1 "mem_read";
    .port_info 5 /OUTPUT 8 "read_data";
v0x288af50_0 .net "address", 7 0, v0x28896e0_0;  alias, 1 drivers
v0x288b030_0 .net "clk", 0 0, v0x2891170_0;  alias, 1 drivers
v0x288b0d0_0 .net "mem_read", 0 0, v0x2889dd0_0;  alias, 1 drivers
v0x288b170_0 .net "mem_write", 0 0, v0x2889e90_0;  alias, 1 drivers
v0x288b240 .array "memory", 255 0, 7 0;
v0x288db00_0 .var "read_data", 7 0;
v0x288dbe0_0 .net "write_data", 7 0, L_0x2892010;  alias, 1 drivers
E_0x284de60 .event posedge, v0x288b030_0;
v0x288b240_0 .array/port v0x288b240, 0;
v0x288b240_1 .array/port v0x288b240, 1;
E_0x2828a80/0 .event anyedge, v0x2889dd0_0, v0x28896e0_0, v0x288b240_0, v0x288b240_1;
v0x288b240_2 .array/port v0x288b240, 2;
v0x288b240_3 .array/port v0x288b240, 3;
v0x288b240_4 .array/port v0x288b240, 4;
v0x288b240_5 .array/port v0x288b240, 5;
E_0x2828a80/1 .event anyedge, v0x288b240_2, v0x288b240_3, v0x288b240_4, v0x288b240_5;
v0x288b240_6 .array/port v0x288b240, 6;
v0x288b240_7 .array/port v0x288b240, 7;
v0x288b240_8 .array/port v0x288b240, 8;
v0x288b240_9 .array/port v0x288b240, 9;
E_0x2828a80/2 .event anyedge, v0x288b240_6, v0x288b240_7, v0x288b240_8, v0x288b240_9;
v0x288b240_10 .array/port v0x288b240, 10;
v0x288b240_11 .array/port v0x288b240, 11;
v0x288b240_12 .array/port v0x288b240, 12;
v0x288b240_13 .array/port v0x288b240, 13;
E_0x2828a80/3 .event anyedge, v0x288b240_10, v0x288b240_11, v0x288b240_12, v0x288b240_13;
v0x288b240_14 .array/port v0x288b240, 14;
v0x288b240_15 .array/port v0x288b240, 15;
v0x288b240_16 .array/port v0x288b240, 16;
v0x288b240_17 .array/port v0x288b240, 17;
E_0x2828a80/4 .event anyedge, v0x288b240_14, v0x288b240_15, v0x288b240_16, v0x288b240_17;
v0x288b240_18 .array/port v0x288b240, 18;
v0x288b240_19 .array/port v0x288b240, 19;
v0x288b240_20 .array/port v0x288b240, 20;
v0x288b240_21 .array/port v0x288b240, 21;
E_0x2828a80/5 .event anyedge, v0x288b240_18, v0x288b240_19, v0x288b240_20, v0x288b240_21;
v0x288b240_22 .array/port v0x288b240, 22;
v0x288b240_23 .array/port v0x288b240, 23;
v0x288b240_24 .array/port v0x288b240, 24;
v0x288b240_25 .array/port v0x288b240, 25;
E_0x2828a80/6 .event anyedge, v0x288b240_22, v0x288b240_23, v0x288b240_24, v0x288b240_25;
v0x288b240_26 .array/port v0x288b240, 26;
v0x288b240_27 .array/port v0x288b240, 27;
v0x288b240_28 .array/port v0x288b240, 28;
v0x288b240_29 .array/port v0x288b240, 29;
E_0x2828a80/7 .event anyedge, v0x288b240_26, v0x288b240_27, v0x288b240_28, v0x288b240_29;
v0x288b240_30 .array/port v0x288b240, 30;
v0x288b240_31 .array/port v0x288b240, 31;
v0x288b240_32 .array/port v0x288b240, 32;
v0x288b240_33 .array/port v0x288b240, 33;
E_0x2828a80/8 .event anyedge, v0x288b240_30, v0x288b240_31, v0x288b240_32, v0x288b240_33;
v0x288b240_34 .array/port v0x288b240, 34;
v0x288b240_35 .array/port v0x288b240, 35;
v0x288b240_36 .array/port v0x288b240, 36;
v0x288b240_37 .array/port v0x288b240, 37;
E_0x2828a80/9 .event anyedge, v0x288b240_34, v0x288b240_35, v0x288b240_36, v0x288b240_37;
v0x288b240_38 .array/port v0x288b240, 38;
v0x288b240_39 .array/port v0x288b240, 39;
v0x288b240_40 .array/port v0x288b240, 40;
v0x288b240_41 .array/port v0x288b240, 41;
E_0x2828a80/10 .event anyedge, v0x288b240_38, v0x288b240_39, v0x288b240_40, v0x288b240_41;
v0x288b240_42 .array/port v0x288b240, 42;
v0x288b240_43 .array/port v0x288b240, 43;
v0x288b240_44 .array/port v0x288b240, 44;
v0x288b240_45 .array/port v0x288b240, 45;
E_0x2828a80/11 .event anyedge, v0x288b240_42, v0x288b240_43, v0x288b240_44, v0x288b240_45;
v0x288b240_46 .array/port v0x288b240, 46;
v0x288b240_47 .array/port v0x288b240, 47;
v0x288b240_48 .array/port v0x288b240, 48;
v0x288b240_49 .array/port v0x288b240, 49;
E_0x2828a80/12 .event anyedge, v0x288b240_46, v0x288b240_47, v0x288b240_48, v0x288b240_49;
v0x288b240_50 .array/port v0x288b240, 50;
v0x288b240_51 .array/port v0x288b240, 51;
v0x288b240_52 .array/port v0x288b240, 52;
v0x288b240_53 .array/port v0x288b240, 53;
E_0x2828a80/13 .event anyedge, v0x288b240_50, v0x288b240_51, v0x288b240_52, v0x288b240_53;
v0x288b240_54 .array/port v0x288b240, 54;
v0x288b240_55 .array/port v0x288b240, 55;
v0x288b240_56 .array/port v0x288b240, 56;
v0x288b240_57 .array/port v0x288b240, 57;
E_0x2828a80/14 .event anyedge, v0x288b240_54, v0x288b240_55, v0x288b240_56, v0x288b240_57;
v0x288b240_58 .array/port v0x288b240, 58;
v0x288b240_59 .array/port v0x288b240, 59;
v0x288b240_60 .array/port v0x288b240, 60;
v0x288b240_61 .array/port v0x288b240, 61;
E_0x2828a80/15 .event anyedge, v0x288b240_58, v0x288b240_59, v0x288b240_60, v0x288b240_61;
v0x288b240_62 .array/port v0x288b240, 62;
v0x288b240_63 .array/port v0x288b240, 63;
v0x288b240_64 .array/port v0x288b240, 64;
v0x288b240_65 .array/port v0x288b240, 65;
E_0x2828a80/16 .event anyedge, v0x288b240_62, v0x288b240_63, v0x288b240_64, v0x288b240_65;
v0x288b240_66 .array/port v0x288b240, 66;
v0x288b240_67 .array/port v0x288b240, 67;
v0x288b240_68 .array/port v0x288b240, 68;
v0x288b240_69 .array/port v0x288b240, 69;
E_0x2828a80/17 .event anyedge, v0x288b240_66, v0x288b240_67, v0x288b240_68, v0x288b240_69;
v0x288b240_70 .array/port v0x288b240, 70;
v0x288b240_71 .array/port v0x288b240, 71;
v0x288b240_72 .array/port v0x288b240, 72;
v0x288b240_73 .array/port v0x288b240, 73;
E_0x2828a80/18 .event anyedge, v0x288b240_70, v0x288b240_71, v0x288b240_72, v0x288b240_73;
v0x288b240_74 .array/port v0x288b240, 74;
v0x288b240_75 .array/port v0x288b240, 75;
v0x288b240_76 .array/port v0x288b240, 76;
v0x288b240_77 .array/port v0x288b240, 77;
E_0x2828a80/19 .event anyedge, v0x288b240_74, v0x288b240_75, v0x288b240_76, v0x288b240_77;
v0x288b240_78 .array/port v0x288b240, 78;
v0x288b240_79 .array/port v0x288b240, 79;
v0x288b240_80 .array/port v0x288b240, 80;
v0x288b240_81 .array/port v0x288b240, 81;
E_0x2828a80/20 .event anyedge, v0x288b240_78, v0x288b240_79, v0x288b240_80, v0x288b240_81;
v0x288b240_82 .array/port v0x288b240, 82;
v0x288b240_83 .array/port v0x288b240, 83;
v0x288b240_84 .array/port v0x288b240, 84;
v0x288b240_85 .array/port v0x288b240, 85;
E_0x2828a80/21 .event anyedge, v0x288b240_82, v0x288b240_83, v0x288b240_84, v0x288b240_85;
v0x288b240_86 .array/port v0x288b240, 86;
v0x288b240_87 .array/port v0x288b240, 87;
v0x288b240_88 .array/port v0x288b240, 88;
v0x288b240_89 .array/port v0x288b240, 89;
E_0x2828a80/22 .event anyedge, v0x288b240_86, v0x288b240_87, v0x288b240_88, v0x288b240_89;
v0x288b240_90 .array/port v0x288b240, 90;
v0x288b240_91 .array/port v0x288b240, 91;
v0x288b240_92 .array/port v0x288b240, 92;
v0x288b240_93 .array/port v0x288b240, 93;
E_0x2828a80/23 .event anyedge, v0x288b240_90, v0x288b240_91, v0x288b240_92, v0x288b240_93;
v0x288b240_94 .array/port v0x288b240, 94;
v0x288b240_95 .array/port v0x288b240, 95;
v0x288b240_96 .array/port v0x288b240, 96;
v0x288b240_97 .array/port v0x288b240, 97;
E_0x2828a80/24 .event anyedge, v0x288b240_94, v0x288b240_95, v0x288b240_96, v0x288b240_97;
v0x288b240_98 .array/port v0x288b240, 98;
v0x288b240_99 .array/port v0x288b240, 99;
v0x288b240_100 .array/port v0x288b240, 100;
v0x288b240_101 .array/port v0x288b240, 101;
E_0x2828a80/25 .event anyedge, v0x288b240_98, v0x288b240_99, v0x288b240_100, v0x288b240_101;
v0x288b240_102 .array/port v0x288b240, 102;
v0x288b240_103 .array/port v0x288b240, 103;
v0x288b240_104 .array/port v0x288b240, 104;
v0x288b240_105 .array/port v0x288b240, 105;
E_0x2828a80/26 .event anyedge, v0x288b240_102, v0x288b240_103, v0x288b240_104, v0x288b240_105;
v0x288b240_106 .array/port v0x288b240, 106;
v0x288b240_107 .array/port v0x288b240, 107;
v0x288b240_108 .array/port v0x288b240, 108;
v0x288b240_109 .array/port v0x288b240, 109;
E_0x2828a80/27 .event anyedge, v0x288b240_106, v0x288b240_107, v0x288b240_108, v0x288b240_109;
v0x288b240_110 .array/port v0x288b240, 110;
v0x288b240_111 .array/port v0x288b240, 111;
v0x288b240_112 .array/port v0x288b240, 112;
v0x288b240_113 .array/port v0x288b240, 113;
E_0x2828a80/28 .event anyedge, v0x288b240_110, v0x288b240_111, v0x288b240_112, v0x288b240_113;
v0x288b240_114 .array/port v0x288b240, 114;
v0x288b240_115 .array/port v0x288b240, 115;
v0x288b240_116 .array/port v0x288b240, 116;
v0x288b240_117 .array/port v0x288b240, 117;
E_0x2828a80/29 .event anyedge, v0x288b240_114, v0x288b240_115, v0x288b240_116, v0x288b240_117;
v0x288b240_118 .array/port v0x288b240, 118;
v0x288b240_119 .array/port v0x288b240, 119;
v0x288b240_120 .array/port v0x288b240, 120;
v0x288b240_121 .array/port v0x288b240, 121;
E_0x2828a80/30 .event anyedge, v0x288b240_118, v0x288b240_119, v0x288b240_120, v0x288b240_121;
v0x288b240_122 .array/port v0x288b240, 122;
v0x288b240_123 .array/port v0x288b240, 123;
v0x288b240_124 .array/port v0x288b240, 124;
v0x288b240_125 .array/port v0x288b240, 125;
E_0x2828a80/31 .event anyedge, v0x288b240_122, v0x288b240_123, v0x288b240_124, v0x288b240_125;
v0x288b240_126 .array/port v0x288b240, 126;
v0x288b240_127 .array/port v0x288b240, 127;
v0x288b240_128 .array/port v0x288b240, 128;
v0x288b240_129 .array/port v0x288b240, 129;
E_0x2828a80/32 .event anyedge, v0x288b240_126, v0x288b240_127, v0x288b240_128, v0x288b240_129;
v0x288b240_130 .array/port v0x288b240, 130;
v0x288b240_131 .array/port v0x288b240, 131;
v0x288b240_132 .array/port v0x288b240, 132;
v0x288b240_133 .array/port v0x288b240, 133;
E_0x2828a80/33 .event anyedge, v0x288b240_130, v0x288b240_131, v0x288b240_132, v0x288b240_133;
v0x288b240_134 .array/port v0x288b240, 134;
v0x288b240_135 .array/port v0x288b240, 135;
v0x288b240_136 .array/port v0x288b240, 136;
v0x288b240_137 .array/port v0x288b240, 137;
E_0x2828a80/34 .event anyedge, v0x288b240_134, v0x288b240_135, v0x288b240_136, v0x288b240_137;
v0x288b240_138 .array/port v0x288b240, 138;
v0x288b240_139 .array/port v0x288b240, 139;
v0x288b240_140 .array/port v0x288b240, 140;
v0x288b240_141 .array/port v0x288b240, 141;
E_0x2828a80/35 .event anyedge, v0x288b240_138, v0x288b240_139, v0x288b240_140, v0x288b240_141;
v0x288b240_142 .array/port v0x288b240, 142;
v0x288b240_143 .array/port v0x288b240, 143;
v0x288b240_144 .array/port v0x288b240, 144;
v0x288b240_145 .array/port v0x288b240, 145;
E_0x2828a80/36 .event anyedge, v0x288b240_142, v0x288b240_143, v0x288b240_144, v0x288b240_145;
v0x288b240_146 .array/port v0x288b240, 146;
v0x288b240_147 .array/port v0x288b240, 147;
v0x288b240_148 .array/port v0x288b240, 148;
v0x288b240_149 .array/port v0x288b240, 149;
E_0x2828a80/37 .event anyedge, v0x288b240_146, v0x288b240_147, v0x288b240_148, v0x288b240_149;
v0x288b240_150 .array/port v0x288b240, 150;
v0x288b240_151 .array/port v0x288b240, 151;
v0x288b240_152 .array/port v0x288b240, 152;
v0x288b240_153 .array/port v0x288b240, 153;
E_0x2828a80/38 .event anyedge, v0x288b240_150, v0x288b240_151, v0x288b240_152, v0x288b240_153;
v0x288b240_154 .array/port v0x288b240, 154;
v0x288b240_155 .array/port v0x288b240, 155;
v0x288b240_156 .array/port v0x288b240, 156;
v0x288b240_157 .array/port v0x288b240, 157;
E_0x2828a80/39 .event anyedge, v0x288b240_154, v0x288b240_155, v0x288b240_156, v0x288b240_157;
v0x288b240_158 .array/port v0x288b240, 158;
v0x288b240_159 .array/port v0x288b240, 159;
v0x288b240_160 .array/port v0x288b240, 160;
v0x288b240_161 .array/port v0x288b240, 161;
E_0x2828a80/40 .event anyedge, v0x288b240_158, v0x288b240_159, v0x288b240_160, v0x288b240_161;
v0x288b240_162 .array/port v0x288b240, 162;
v0x288b240_163 .array/port v0x288b240, 163;
v0x288b240_164 .array/port v0x288b240, 164;
v0x288b240_165 .array/port v0x288b240, 165;
E_0x2828a80/41 .event anyedge, v0x288b240_162, v0x288b240_163, v0x288b240_164, v0x288b240_165;
v0x288b240_166 .array/port v0x288b240, 166;
v0x288b240_167 .array/port v0x288b240, 167;
v0x288b240_168 .array/port v0x288b240, 168;
v0x288b240_169 .array/port v0x288b240, 169;
E_0x2828a80/42 .event anyedge, v0x288b240_166, v0x288b240_167, v0x288b240_168, v0x288b240_169;
v0x288b240_170 .array/port v0x288b240, 170;
v0x288b240_171 .array/port v0x288b240, 171;
v0x288b240_172 .array/port v0x288b240, 172;
v0x288b240_173 .array/port v0x288b240, 173;
E_0x2828a80/43 .event anyedge, v0x288b240_170, v0x288b240_171, v0x288b240_172, v0x288b240_173;
v0x288b240_174 .array/port v0x288b240, 174;
v0x288b240_175 .array/port v0x288b240, 175;
v0x288b240_176 .array/port v0x288b240, 176;
v0x288b240_177 .array/port v0x288b240, 177;
E_0x2828a80/44 .event anyedge, v0x288b240_174, v0x288b240_175, v0x288b240_176, v0x288b240_177;
v0x288b240_178 .array/port v0x288b240, 178;
v0x288b240_179 .array/port v0x288b240, 179;
v0x288b240_180 .array/port v0x288b240, 180;
v0x288b240_181 .array/port v0x288b240, 181;
E_0x2828a80/45 .event anyedge, v0x288b240_178, v0x288b240_179, v0x288b240_180, v0x288b240_181;
v0x288b240_182 .array/port v0x288b240, 182;
v0x288b240_183 .array/port v0x288b240, 183;
v0x288b240_184 .array/port v0x288b240, 184;
v0x288b240_185 .array/port v0x288b240, 185;
E_0x2828a80/46 .event anyedge, v0x288b240_182, v0x288b240_183, v0x288b240_184, v0x288b240_185;
v0x288b240_186 .array/port v0x288b240, 186;
v0x288b240_187 .array/port v0x288b240, 187;
v0x288b240_188 .array/port v0x288b240, 188;
v0x288b240_189 .array/port v0x288b240, 189;
E_0x2828a80/47 .event anyedge, v0x288b240_186, v0x288b240_187, v0x288b240_188, v0x288b240_189;
v0x288b240_190 .array/port v0x288b240, 190;
v0x288b240_191 .array/port v0x288b240, 191;
v0x288b240_192 .array/port v0x288b240, 192;
v0x288b240_193 .array/port v0x288b240, 193;
E_0x2828a80/48 .event anyedge, v0x288b240_190, v0x288b240_191, v0x288b240_192, v0x288b240_193;
v0x288b240_194 .array/port v0x288b240, 194;
v0x288b240_195 .array/port v0x288b240, 195;
v0x288b240_196 .array/port v0x288b240, 196;
v0x288b240_197 .array/port v0x288b240, 197;
E_0x2828a80/49 .event anyedge, v0x288b240_194, v0x288b240_195, v0x288b240_196, v0x288b240_197;
v0x288b240_198 .array/port v0x288b240, 198;
v0x288b240_199 .array/port v0x288b240, 199;
v0x288b240_200 .array/port v0x288b240, 200;
v0x288b240_201 .array/port v0x288b240, 201;
E_0x2828a80/50 .event anyedge, v0x288b240_198, v0x288b240_199, v0x288b240_200, v0x288b240_201;
v0x288b240_202 .array/port v0x288b240, 202;
v0x288b240_203 .array/port v0x288b240, 203;
v0x288b240_204 .array/port v0x288b240, 204;
v0x288b240_205 .array/port v0x288b240, 205;
E_0x2828a80/51 .event anyedge, v0x288b240_202, v0x288b240_203, v0x288b240_204, v0x288b240_205;
v0x288b240_206 .array/port v0x288b240, 206;
v0x288b240_207 .array/port v0x288b240, 207;
v0x288b240_208 .array/port v0x288b240, 208;
v0x288b240_209 .array/port v0x288b240, 209;
E_0x2828a80/52 .event anyedge, v0x288b240_206, v0x288b240_207, v0x288b240_208, v0x288b240_209;
v0x288b240_210 .array/port v0x288b240, 210;
v0x288b240_211 .array/port v0x288b240, 211;
v0x288b240_212 .array/port v0x288b240, 212;
v0x288b240_213 .array/port v0x288b240, 213;
E_0x2828a80/53 .event anyedge, v0x288b240_210, v0x288b240_211, v0x288b240_212, v0x288b240_213;
v0x288b240_214 .array/port v0x288b240, 214;
v0x288b240_215 .array/port v0x288b240, 215;
v0x288b240_216 .array/port v0x288b240, 216;
v0x288b240_217 .array/port v0x288b240, 217;
E_0x2828a80/54 .event anyedge, v0x288b240_214, v0x288b240_215, v0x288b240_216, v0x288b240_217;
v0x288b240_218 .array/port v0x288b240, 218;
v0x288b240_219 .array/port v0x288b240, 219;
v0x288b240_220 .array/port v0x288b240, 220;
v0x288b240_221 .array/port v0x288b240, 221;
E_0x2828a80/55 .event anyedge, v0x288b240_218, v0x288b240_219, v0x288b240_220, v0x288b240_221;
v0x288b240_222 .array/port v0x288b240, 222;
v0x288b240_223 .array/port v0x288b240, 223;
v0x288b240_224 .array/port v0x288b240, 224;
v0x288b240_225 .array/port v0x288b240, 225;
E_0x2828a80/56 .event anyedge, v0x288b240_222, v0x288b240_223, v0x288b240_224, v0x288b240_225;
v0x288b240_226 .array/port v0x288b240, 226;
v0x288b240_227 .array/port v0x288b240, 227;
v0x288b240_228 .array/port v0x288b240, 228;
v0x288b240_229 .array/port v0x288b240, 229;
E_0x2828a80/57 .event anyedge, v0x288b240_226, v0x288b240_227, v0x288b240_228, v0x288b240_229;
v0x288b240_230 .array/port v0x288b240, 230;
v0x288b240_231 .array/port v0x288b240, 231;
v0x288b240_232 .array/port v0x288b240, 232;
v0x288b240_233 .array/port v0x288b240, 233;
E_0x2828a80/58 .event anyedge, v0x288b240_230, v0x288b240_231, v0x288b240_232, v0x288b240_233;
v0x288b240_234 .array/port v0x288b240, 234;
v0x288b240_235 .array/port v0x288b240, 235;
v0x288b240_236 .array/port v0x288b240, 236;
v0x288b240_237 .array/port v0x288b240, 237;
E_0x2828a80/59 .event anyedge, v0x288b240_234, v0x288b240_235, v0x288b240_236, v0x288b240_237;
v0x288b240_238 .array/port v0x288b240, 238;
v0x288b240_239 .array/port v0x288b240, 239;
v0x288b240_240 .array/port v0x288b240, 240;
v0x288b240_241 .array/port v0x288b240, 241;
E_0x2828a80/60 .event anyedge, v0x288b240_238, v0x288b240_239, v0x288b240_240, v0x288b240_241;
v0x288b240_242 .array/port v0x288b240, 242;
v0x288b240_243 .array/port v0x288b240, 243;
v0x288b240_244 .array/port v0x288b240, 244;
v0x288b240_245 .array/port v0x288b240, 245;
E_0x2828a80/61 .event anyedge, v0x288b240_242, v0x288b240_243, v0x288b240_244, v0x288b240_245;
v0x288b240_246 .array/port v0x288b240, 246;
v0x288b240_247 .array/port v0x288b240, 247;
v0x288b240_248 .array/port v0x288b240, 248;
v0x288b240_249 .array/port v0x288b240, 249;
E_0x2828a80/62 .event anyedge, v0x288b240_246, v0x288b240_247, v0x288b240_248, v0x288b240_249;
v0x288b240_250 .array/port v0x288b240, 250;
v0x288b240_251 .array/port v0x288b240, 251;
v0x288b240_252 .array/port v0x288b240, 252;
v0x288b240_253 .array/port v0x288b240, 253;
E_0x2828a80/63 .event anyedge, v0x288b240_250, v0x288b240_251, v0x288b240_252, v0x288b240_253;
v0x288b240_254 .array/port v0x288b240, 254;
v0x288b240_255 .array/port v0x288b240, 255;
E_0x2828a80/64 .event anyedge, v0x288b240_254, v0x288b240_255;
E_0x2828a80 .event/or E_0x2828a80/0, E_0x2828a80/1, E_0x2828a80/2, E_0x2828a80/3, E_0x2828a80/4, E_0x2828a80/5, E_0x2828a80/6, E_0x2828a80/7, E_0x2828a80/8, E_0x2828a80/9, E_0x2828a80/10, E_0x2828a80/11, E_0x2828a80/12, E_0x2828a80/13, E_0x2828a80/14, E_0x2828a80/15, E_0x2828a80/16, E_0x2828a80/17, E_0x2828a80/18, E_0x2828a80/19, E_0x2828a80/20, E_0x2828a80/21, E_0x2828a80/22, E_0x2828a80/23, E_0x2828a80/24, E_0x2828a80/25, E_0x2828a80/26, E_0x2828a80/27, E_0x2828a80/28, E_0x2828a80/29, E_0x2828a80/30, E_0x2828a80/31, E_0x2828a80/32, E_0x2828a80/33, E_0x2828a80/34, E_0x2828a80/35, E_0x2828a80/36, E_0x2828a80/37, E_0x2828a80/38, E_0x2828a80/39, E_0x2828a80/40, E_0x2828a80/41, E_0x2828a80/42, E_0x2828a80/43, E_0x2828a80/44, E_0x2828a80/45, E_0x2828a80/46, E_0x2828a80/47, E_0x2828a80/48, E_0x2828a80/49, E_0x2828a80/50, E_0x2828a80/51, E_0x2828a80/52, E_0x2828a80/53, E_0x2828a80/54, E_0x2828a80/55, E_0x2828a80/56, E_0x2828a80/57, E_0x2828a80/58, E_0x2828a80/59, E_0x2828a80/60, E_0x2828a80/61, E_0x2828a80/62, E_0x2828a80/63, E_0x2828a80/64;
S_0x288ddc0 .scope module, "imem1" "instruction_memory" 3 27, 7 1 0, S_0x2855b30;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "addr";
    .port_info 1 /OUTPUT 8 "data";
L_0x28913c0 .functor BUFZ 8, L_0x2891520, C4<00000000>, C4<00000000>, C4<00000000>;
v0x288dfc0_0 .net *"_ivl_0", 7 0, L_0x2891520;  1 drivers
v0x288e0c0_0 .net *"_ivl_2", 9 0, L_0x28915e0;  1 drivers
L_0x7f0a6c0a7060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x288e1a0_0 .net *"_ivl_5", 1 0, L_0x7f0a6c0a7060;  1 drivers
v0x288e260_0 .net "addr", 7 0, v0x2890970_0;  1 drivers
v0x288e340_0 .net "data", 7 0, L_0x28913c0;  alias, 1 drivers
v0x288e450 .array "memory", 255 0, 7 0;
L_0x2891520 .array/port v0x288e450, L_0x28915e0;
L_0x28915e0 .concat [ 8 2 0 0], v0x2890970_0, L_0x7f0a6c0a7060;
S_0x288e550 .scope module, "imem2" "instruction_memory" 3 32, 7 1 0, S_0x2855b30;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "addr";
    .port_info 1 /OUTPUT 8 "data";
L_0x2891970 .functor BUFZ 8, L_0x2891770, C4<00000000>, C4<00000000>, C4<00000000>;
v0x288e7c0_0 .net *"_ivl_0", 7 0, L_0x2891770;  1 drivers
v0x288e8c0_0 .net *"_ivl_2", 9 0, L_0x2891830;  1 drivers
L_0x7f0a6c0a70a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x288e9a0_0 .net *"_ivl_5", 1 0, L_0x7f0a6c0a70a8;  1 drivers
v0x288ea60_0 .net "addr", 7 0, L_0x2891320;  alias, 1 drivers
v0x288eb40_0 .net "data", 7 0, L_0x2891970;  alias, 1 drivers
v0x288ec70 .array "memory", 255 0, 7 0;
L_0x2891770 .array/port v0x288ec70, L_0x2891830;
L_0x2891830 .concat [ 8 2 0 0], L_0x2891320, L_0x7f0a6c0a70a8;
S_0x288ed90 .scope module, "rf" "register_file" 3 51, 8 1 0, S_0x2855b30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 2 "read_reg1";
    .port_info 3 /INPUT 2 "read_reg2";
    .port_info 4 /INPUT 2 "write_reg";
    .port_info 5 /INPUT 8 "write_data";
    .port_info 6 /INPUT 1 "reg_write";
    .port_info 7 /OUTPUT 8 "read_data1";
    .port_info 8 /OUTPUT 8 "read_data2";
L_0x2891cf0 .functor BUFZ 8, L_0x2891b20, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x2892010 .functor BUFZ 8, L_0x2891db0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x288f100_0 .net *"_ivl_0", 7 0, L_0x2891b20;  1 drivers
v0x288f200_0 .net *"_ivl_10", 3 0, L_0x2891e50;  1 drivers
L_0x7f0a6c0a7138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x288f2e0_0 .net *"_ivl_13", 1 0, L_0x7f0a6c0a7138;  1 drivers
v0x288f3a0_0 .net *"_ivl_2", 3 0, L_0x2891bc0;  1 drivers
L_0x7f0a6c0a70f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x288f480_0 .net *"_ivl_5", 1 0, L_0x7f0a6c0a70f0;  1 drivers
v0x288f5b0_0 .net *"_ivl_8", 7 0, L_0x2891db0;  1 drivers
v0x288f690_0 .net "clk", 0 0, v0x2891170_0;  alias, 1 drivers
v0x288f730_0 .net "read_data1", 7 0, L_0x2891cf0;  alias, 1 drivers
v0x288f800_0 .net "read_data2", 7 0, L_0x2892010;  alias, 1 drivers
v0x288f8d0_0 .net "read_reg1", 1 0, v0x288a080_0;  alias, 1 drivers
v0x288f9a0_0 .net "read_reg2", 1 0, v0x288a160_0;  alias, 1 drivers
v0x288fa70 .array "reg_file", 3 0, 7 0;
v0x288fb10_0 .net "reg_write", 0 0, v0x288a240_0;  alias, 1 drivers
v0x288fbe0_0 .net "rst", 0 0, v0x2891210_0;  alias, 1 drivers
v0x288fc80_0 .net "write_data", 7 0, L_0x2892250;  alias, 1 drivers
v0x288fd60_0 .net "write_reg", 1 0, v0x288a080_0;  alias, 1 drivers
E_0x288f0a0 .event posedge, v0x288fbe0_0, v0x288b030_0;
L_0x2891b20 .array/port v0x288fa70, L_0x2891bc0;
L_0x2891bc0 .concat [ 2 2 0 0], v0x288a080_0, L_0x7f0a6c0a70f0;
L_0x2891db0 .array/port v0x288fa70, L_0x2891e50;
L_0x2891e50 .concat [ 2 2 0 0], v0x288a160_0, L_0x7f0a6c0a7138;
    .scope S_0x288ddc0;
T_0 ;
    %pushi/vec4 144, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x288e450, 4, 0;
    %pushi/vec4 10, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x288e450, 4, 0;
    %pushi/vec4 148, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x288e450, 4, 0;
    %pushi/vec4 11, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x288e450, 4, 0;
    %pushi/vec4 41, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x288e450, 4, 0;
    %pushi/vec4 240, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x288e450, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x288e550;
T_1 ;
    %pushi/vec4 144, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x288ec70, 4, 0;
    %pushi/vec4 10, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x288ec70, 4, 0;
    %pushi/vec4 148, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x288ec70, 4, 0;
    %pushi/vec4 11, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x288ec70, 4, 0;
    %pushi/vec4 41, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x288ec70, 4, 0;
    %pushi/vec4 240, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x288ec70, 4, 0;
    %end;
    .thread T_1;
    .scope S_0x2889840;
T_2 ;
    %wait E_0x284d9e0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x288a240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2889e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2889dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x288a300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2889d30_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x2889b90_0, 0, 4;
    %load/vec4 v0x2889c70_0;
    %parti/s 2, 2, 3;
    %store/vec4 v0x288a080_0, 0, 2;
    %load/vec4 v0x2889c70_0;
    %parti/s 2, 0, 2;
    %store/vec4 v0x288a160_0, 0, 2;
    %load/vec4 v0x2889fa0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %jmp T_2.5;
T_2.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x288a240_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x2889b90_0, 0, 4;
    %jmp T_2.5;
T_2.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x288a240_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x2889b90_0, 0, 4;
    %jmp T_2.5;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x288a240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2889dd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x288a300_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2889d30_0, 0, 1;
    %load/vec4 v0x2889c70_0;
    %parti/s 2, 2, 3;
    %store/vec4 v0x288a080_0, 0, 2;
    %jmp T_2.5;
T_2.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2889e90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x288a300_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2889d30_0, 0, 1;
    %load/vec4 v0x2889c70_0;
    %parti/s 2, 2, 3;
    %store/vec4 v0x288a160_0, 0, 2;
    %jmp T_2.5;
T_2.4 ;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x288ed90;
T_3 ;
    %wait E_0x288f0a0;
    %load/vec4 v0x288fbe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x288fa70, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x288fa70, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x288fa70, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x288fa70, 0, 4;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x288fb10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x288fc80_0;
    %load/vec4 v0x288fd60_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x288fa70, 0, 4;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x2817dc0;
T_4 ;
    %wait E_0x284d0c0;
    %load/vec4 v0x286d0d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x28896e0_0, 0, 8;
    %jmp T_4.6;
T_4.0 ;
    %load/vec4 v0x286d030_0;
    %load/vec4 v0x2889620_0;
    %add;
    %store/vec4 v0x28896e0_0, 0, 8;
    %jmp T_4.6;
T_4.1 ;
    %load/vec4 v0x286d030_0;
    %load/vec4 v0x2889620_0;
    %sub;
    %store/vec4 v0x28896e0_0, 0, 8;
    %jmp T_4.6;
T_4.2 ;
    %load/vec4 v0x2889620_0;
    %store/vec4 v0x28896e0_0, 0, 8;
    %jmp T_4.6;
T_4.3 ;
    %load/vec4 v0x286d030_0;
    %load/vec4 v0x2889620_0;
    %and;
    %store/vec4 v0x28896e0_0, 0, 8;
    %jmp T_4.6;
T_4.4 ;
    %load/vec4 v0x286d030_0;
    %load/vec4 v0x2889620_0;
    %or;
    %store/vec4 v0x28896e0_0, 0, 8;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x288a4e0;
T_5 ;
    %pushi/vec4 20, 0, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x288b240, 4, 0;
    %pushi/vec4 5, 0, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x288b240, 4, 0;
    %end;
    .thread T_5;
    .scope S_0x288a4e0;
T_6 ;
    %wait E_0x2828a80;
    %load/vec4 v0x288b0d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x288af50_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x288b240, 4;
    %store/vec4 v0x288db00_0, 0, 8;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x288db00_0, 0, 8;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x288a4e0;
T_7 ;
    %wait E_0x284de60;
    %load/vec4 v0x288b170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x288dbe0_0;
    %load/vec4 v0x288af50_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x288b240, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x2855b30;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2890330_0, 0, 32;
    %end;
    .thread T_8;
    .scope S_0x2855b30;
T_9 ;
    %wait E_0x288f0a0;
    %load/vec4 v0x2890f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x2890970_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x2890330_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %vpi_call 3 88 "$display", "----- Cycle %0d -----", v0x2890330_0 {0 0 0};
    %vpi_call 3 89 "$display", "PC       = %0d", v0x2890970_0 {0 0 0};
    %vpi_call 3 90 "$display", "Instr    = %b", v0x2890460_0 {0 0 0};
    %vpi_call 3 91 "$display", "Reg[%0d] = %h (dest), Reg[%0d] = %h (src)", v0x2890cb0_0, v0x2890ab0_0, v0x2890d70_0, v0x2890ba0_0 {0 0 0};
    %vpi_call 3 92 "$display", "ALU Res  = %h", v0x2890150_0 {0 0 0};
    %load/vec4 v0x28906b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %vpi_call 3 94 "$display", "LOAD from Mem[%h] = %h", v0x2890150_0, v0x2890610_0 {0 0 0};
T_9.2 ;
    %load/vec4 v0x28907e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %vpi_call 3 96 "$display", "STORE to Mem[%h] = %h", v0x2890150_0, v0x2890ba0_0 {0 0 0};
T_9.4 ;
    %load/vec4 v0x2890e80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %vpi_call 3 98 "$display", "-> Writing %h to Reg[%0d]", v0x28910b0_0, v0x2890cb0_0 {0 0 0};
T_9.6 ;
    %vpi_call 3 99 "$display", "\000" {0 0 0};
    %load/vec4 v0x2890460_0;
    %cmpi/e 240, 0, 8;
    %jmp/0xz  T_9.8, 4;
    %vpi_call 3 103 "$display", "HLT encountered. Final Register State:" {0 0 0};
    %vpi_call 3 104 "$display", "Reg[0] = %h", &A<v0x288fa70, 0> {0 0 0};
    %vpi_call 3 105 "$display", "Reg[1] = %h", &A<v0x288fa70, 1> {0 0 0};
    %vpi_call 3 106 "$display", "Reg[2] = %h", &A<v0x288fa70, 2> {0 0 0};
    %vpi_call 3 107 "$display", "Reg[3] = %h", &A<v0x288fa70, 3> {0 0 0};
    %vpi_call 3 108 "$finish" {0 0 0};
T_9.8 ;
    %load/vec4 v0x2890970_0;
    %load/vec4 v0x2890570_0;
    %flag_set/vec4 8;
    %jmp/0 T_9.10, 8;
    %pushi/vec4 2, 0, 8;
    %jmp/1 T_9.11, 8;
T_9.10 ; End of true expr.
    %pushi/vec4 1, 0, 8;
    %jmp/0 T_9.11, 8;
 ; End of false expr.
    %blend;
T_9.11;
    %add;
    %assign/vec4 v0x2890970_0, 0;
    %load/vec4 v0x2890330_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x2890330_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x28559a0;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2891170_0, 0, 1;
T_10.0 ;
    %delay 5000, 0;
    %load/vec4 v0x2891170_0;
    %inv;
    %store/vec4 v0x2891170_0, 0, 1;
    %jmp T_10.0;
    %end;
    .thread T_10;
    .scope S_0x28559a0;
T_11 ;
    %vpi_call 2 21 "$display", "Starting CPU simulation..." {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2891210_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2891210_0, 0, 1;
    %delay 100000, 0;
    %vpi_call 2 29 "$display", "Ending CPU simulation." {0 0 0};
    %vpi_call 2 30 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "cpu_tb.v";
    "cpu_top.v";
    "alu.v";
    "control_unit.v";
    "data_memory.v";
    "instruction_memory.v";
    "register_file.v";
