ISim log file
Running: D:\Documents\GitHub\RSZA\project\tb_top_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb D:/Documents/GitHub/RSZA/project/tb_top_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING: File "D:/Documents/GitHub/RSZA/project/mod_top.v" Line 33.  For instance uut/amp_instance/, width 33 of formal port prdata is not equal to width 32 of actual signal PRDATA.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
startbit: 0
resetbit: 0
it_enable: 0
per_addr:          0
per_data:          0
------------------------
Finished circuit initialization process.
startbit: 0
resetbit: 0
it_enable: 0
per_addr:          0
per_data:          0
------------------------
startbit: 0
resetbit: 0
it_enable: 0
per_addr:          0
per_data:          0
------------------------
startbit: 0
resetbit: 0
it_enable: 0
per_addr:          0
per_data:          0
------------------------
startbit: 0
resetbit: 0
it_enable: 0
per_addr:          0
per_data:          0
------------------------
startbit: 0
resetbit: 0
it_enable: 0
per_addr:          0
per_data:          0
------------------------
startbit: 0
resetbit: 0
it_enable: 0
per_addr:          0
per_data:          0
------------------------
startbit: 0
resetbit: 0
it_enable: 0
per_addr:          0
per_data:          0
------------------------
startbit: 0
resetbit: 0
it_enable: 0
per_addr:          0
per_data:          0
------------------------
startbit: 0
resetbit: 1
it_enable: 0
per_addr:          0
per_data:          0
------------------------
startbit: 0
resetbit: 1
it_enable: 0
per_addr:          0
per_data:          0
------------------------
startbit: 0
resetbit: 1
it_enable: 0
per_addr:          0
per_data:          0
------------------------
startbit: 0
resetbit: 1
it_enable: 0
per_addr:          0
per_data:          0
------------------------
startbit: 0
resetbit: 1
it_enable: 0
per_addr:          0
per_data:          0
------------------------
startbit: 0
resetbit: 1
it_enable: 0
per_addr:          0
per_data:        144
------------------------
startbit: 0
resetbit: 1
it_enable: 0
per_addr:          0
per_data:        144
------------------------
startbit: 0
resetbit: 1
it_enable: 0
per_addr:          0
per_data:        144
------------------------
startbit: 0
resetbit: 1
it_enable: 0
per_addr:          0
per_data:        144
------------------------
startbit: 0
resetbit: 1
it_enable: 0
per_addr:          0
per_data:        144
------------------------
startbit: 0
resetbit: 1
it_enable: 0
per_addr:          0
per_data:        144
------------------------
startbit: 0
resetbit: 1
it_enable: 0
per_addr:          0
per_data:        144
------------------------
startbit: 0
resetbit: 1
it_enable: 0
per_addr:          0
per_data:        144
------------------------
startbit: 0
resetbit: 1
it_enable: 0
per_addr:          0
per_data:        144
------------------------
startbit: 0
resetbit: 1
it_enable: 0
per_addr:          0
per_data:        144
------------------------
startbit: 0
resetbit: 0
it_enable: 0
per_addr:          0
per_data:          0
------------------------
startbit: 0
resetbit: 0
it_enable: 0
per_addr:          0
per_data:          0
------------------------
