{
  "creator": "Yosys 0.40+45 (git sha1 dd2195543, aarch64-apple-darwin21.4-clang++ 14.0.0-1ubuntu1.1 -fPIC -Os)",
  "modules": {
    "$__ABC9_DELAY": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/abc9_model.v:2.1-7.10"
      },
      "parameter_default_values": {
        "DELAY": "00000000000000000000000000000000"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
        "$specify$13970": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000000000000",
            "T_FALL_MIN": "00000000000000000000000000000000",
            "T_FALL_TYP": "00000000000000000000000000000000",
            "T_RISE_MAX": "00000000000000000000000000000000",
            "T_RISE_MIN": "00000000000000000000000000000000",
            "T_RISE_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/abc9_model.v:5.5-5.22"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 3 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        }
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/abc9_model.v:2.29-2.30"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/abc9_model.v:2.39-2.40"
          }
        }
      }
    },
    "$__ABC9_SCC_BREAKER": {
      "attributes": {
        "dynports": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/abc9_model.v:9.1-11.10"
      },
      "parameter_default_values": {
        "WIDTH": "00000000000000000000000000000000"
      },
      "ports": {
        "I": {
          "direction": "input",
          "offset": -1,
          "upto": 1,
          "bits": [ 2, 3 ]
        },
        "O": {
          "direction": "output",
          "offset": -1,
          "upto": 1,
          "bits": [ 4, 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2, 3 ],
          "offset": -1,
          "upto": 1,
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/abc9_model.v:9.47-9.48"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 4, 5 ],
          "offset": -1,
          "upto": 1,
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/abc9_model.v:9.69-9.70"
          }
        }
      }
    },
    "$__DFF_N__$abc9_flop": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/abc9_model.v:14.1-20.10"
      },
      "ports": {
        "C": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "Q": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "n1": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/abc9_model.v:14.36-14.37"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/abc9_model.v:14.39-14.40"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/abc9_model.v:14.42-14.43"
          }
        },
        "n1": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/abc9_model.v:14.52-14.54"
          }
        }
      }
    },
    "$__DFF_P__$abc9_flop": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/abc9_model.v:23.1-29.10"
      },
      "ports": {
        "C": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "Q": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "n1": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/abc9_model.v:23.36-23.37"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/abc9_model.v:23.39-23.40"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/abc9_model.v:23.42-23.43"
          }
        },
        "n1": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/abc9_model.v:23.52-23.54"
          }
        }
      }
    },
    "$paramod$__ABC9_DELAY\\DELAY=32'00000000000000000000000000111111": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "hdlname": "__ABC9_DELAY",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/abc9_model.v:2.1-7.10"
      },
      "parameter_default_values": {
        "DELAY": "00000000000000000000000000111111"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
        "$specify$13970": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000000111111",
            "T_FALL_MIN": "00000000000000000000000000111111",
            "T_FALL_TYP": "00000000000000000000000000111111",
            "T_RISE_MAX": "00000000000000000000000000111111",
            "T_RISE_MIN": "00000000000000000000000000111111",
            "T_RISE_TYP": "00000000000000000000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/abc9_model.v:5.5-5.22"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 3 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        }
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/abc9_model.v:2.29-2.30"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/abc9_model.v:2.39-2.40"
          }
        }
      }
    },
    "$paramod$__ABC9_DELAY\\DELAY=32'00000000000000000000001001000000": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "hdlname": "__ABC9_DELAY",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/abc9_model.v:2.1-7.10"
      },
      "parameter_default_values": {
        "DELAY": "00000000000000000000001001000000"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
        "$specify$13970": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001001000000",
            "T_FALL_MIN": "00000000000000000000001001000000",
            "T_FALL_TYP": "00000000000000000000001001000000",
            "T_RISE_MAX": "00000000000000000000001001000000",
            "T_RISE_MIN": "00000000000000000000001001000000",
            "T_RISE_TYP": "00000000000000000000001001000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/abc9_model.v:5.5-5.22"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 3 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        }
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/abc9_model.v:2.29-2.30"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/abc9_model.v:2.39-2.40"
          }
        }
      }
    },
    "$paramod\\ALU\\ALU_MODE=s32'00000000000000000000000000000010": {
      "attributes": {
        "hdlname": "ALU",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:875.1-958.10"
      },
      "parameter_default_values": {
        "ALU_MODE": "00000000000000000000000000000010"
      },
      "ports": {
        "SUM": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "COUT": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "CIN": {
          "direction": "input",
          "bits": [ 7 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CIN": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:880.24-880.27"
          }
        },
        "COUT": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:877.7-877.9"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:878.7-878.9"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:879.7-879.9"
          }
        },
        "SUM": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:881.8-881.11"
          }
        }
      }
    },
    "ADC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1687.1-1688.10"
      },
      "ports": {
      },
      "cells": {
      },
      "netnames": {
      }
    },
    "ALU": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:875.1-958.10"
      },
      "parameter_default_values": {
        "ALU_MODE": "00000000000000000000000000000000"
      },
      "ports": {
        "SUM": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "COUT": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "CIN": {
          "direction": "input",
          "bits": [ 7 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CIN": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:880.24-880.27"
          }
        },
        "COUT": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:877.7-877.9"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:878.7-878.9"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:879.7-879.9"
          }
        },
        "SUM": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:881.8-881.11"
          }
        }
      }
    },
    "ALU54D": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1333.1-1351.10"
      },
      "parameter_default_values": {
        "ACCLOAD_REG": "0",
        "ALUD_MODE": "00000000000000000000000000000000",
        "ALU_RESET_MODE": "SYNC",
        "AREG": "0",
        "ASIGN_REG": "0",
        "BREG": "0",
        "BSIGN_REG": "0",
        "B_ADD_SUB": "0",
        "C_ADD_SUB": "0",
        "OUT_REG": "0"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109 ]
        },
        "ASIGN": {
          "direction": "input",
          "bits": [ 110 ]
        },
        "BSIGN": {
          "direction": "input",
          "bits": [ 111 ]
        },
        "ACCLOAD": {
          "direction": "input",
          "bits": [ 112 ]
        },
        "CASI": {
          "direction": "input",
          "bits": [ 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 168 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 169 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 170 ]
        },
        "DOUT": {
          "direction": "output",
          "bits": [ 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224 ]
        },
        "CASO": {
          "direction": "output",
          "bits": [ 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1334.14-1334.15"
          }
        },
        "ACCLOAD": {
          "hide_name": 0,
          "bits": [ 112 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1336.7-1336.14"
          }
        },
        "ASIGN": {
          "hide_name": 0,
          "bits": [ 110 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1335.7-1335.12"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1334.17-1334.18"
          }
        },
        "BSIGN": {
          "hide_name": 0,
          "bits": [ 111 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1335.13-1335.18"
          }
        },
        "CASI": {
          "hide_name": 0,
          "bits": [ 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1337.14-1337.18"
          }
        },
        "CASO": {
          "hide_name": 0,
          "bits": [ 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1340.15-1340.19"
          }
        },
        "CE": {
          "hide_name": 0,
          "bits": [ 169 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1338.12-1338.14"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 168 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1338.7-1338.10"
          }
        },
        "DOUT": {
          "hide_name": 0,
          "bits": [ 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1339.15-1339.19"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 170 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1338.16-1338.21"
          }
        }
      }
    },
    "BANDGAP": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1690.1-1692.10"
      },
      "ports": {
        "BGEN": {
          "direction": "input",
          "bits": [ 2 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BGEN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1691.7-1691.11"
          }
        }
      }
    },
    "BUFG": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1353.1-1356.10"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I": {
          "direction": "input",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1355.7-1355.8"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1354.8-1354.9"
          }
        }
      }
    },
    "BUFS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1359.1-1362.10"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I": {
          "direction": "input",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1361.7-1361.8"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1360.8-1360.9"
          }
        }
      }
    },
    "CLKDIV": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1474.1-1481.10"
      },
      "parameter_default_values": {
        "DIV_MODE": "2",
        "GSREN": "false"
      },
      "ports": {
        "HCLKIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "RESETN": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CALIB": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CLKOUT": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CALIB": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1477.7-1477.12"
          }
        },
        "CLKOUT": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1478.8-1478.14"
          }
        },
        "HCLKIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1475.7-1475.13"
          }
        },
        "RESETN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1476.7-1476.13"
          }
        }
      }
    },
    "CLKDIV2": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1694.1-1698.10"
      },
      "parameter_default_values": {
        "GSREN": "false"
      },
      "ports": {
        "HCLKIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "RESETN": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLKOUT": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLKOUT": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1697.8-1697.14"
          }
        },
        "HCLKIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1696.7-1696.13"
          }
        },
        "RESETN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1696.15-1696.21"
          }
        }
      }
    },
    "CLKDIVG": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1996.1-2003.10"
      },
      "parameter_default_values": {
        "DIV_MODE": "2",
        "GSREN": "false"
      },
      "ports": {
        "CLKIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "RESETN": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CALIB": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CLKOUT": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CALIB": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1999.7-1999.12"
          }
        },
        "CLKIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1997.7-1997.12"
          }
        },
        "CLKOUT": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:2000.8-2000.14"
          }
        },
        "RESETN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1998.7-1998.13"
          }
        }
      }
    },
    "DCC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1700.1-1705.10"
      },
      "parameter_default_values": {
        "DCC_EN": "1"
      },
      "ports": {
        "CLKOUT": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "CLKIN": {
          "direction": "input",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLKIN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1702.7-1702.12"
          }
        },
        "CLKOUT": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1701.8-1701.14"
          }
        }
      }
    },
    "DCCG": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1924.1-1929.10"
      },
      "parameter_default_values": {
        "DCC_MODE": "00"
      },
      "ports": {
        "CLKOUT": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "CLKIN": {
          "direction": "input",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLKIN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1926.7-1926.12"
          }
        },
        "CLKOUT": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1925.8-1925.14"
          }
        }
      }
    },
    "DCS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1567.1-1571.10"
      },
      "ports": {
        "CLK0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CLK1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK2": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CLK3": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "SELFORCE": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "CLKSEL": {
          "direction": "input",
          "bits": [ 7, 8, 9, 10 ]
        },
        "CLKOUT": {
          "direction": "output",
          "bits": [ 11 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1568.7-1568.11"
          }
        },
        "CLK1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1568.13-1568.17"
          }
        },
        "CLK2": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1568.19-1568.23"
          }
        },
        "CLK3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1568.25-1568.29"
          }
        },
        "CLKOUT": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1570.8-1570.14"
          }
        },
        "CLKSEL": {
          "hide_name": 0,
          "bits": [ 7, 8, 9, 10 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1569.13-1569.19"
          }
        },
        "SELFORCE": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1568.31-1568.39"
          }
        }
      }
    },
    "DFF": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:170.1-181.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:170.33-170.36"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:170.38-170.39"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:170.24-170.25"
          }
        }
      }
    },
    "DFFC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:318.1-334.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CLEAR": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLEAR": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:318.42-318.47"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:318.37-318.40"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:318.34-318.35"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:318.25-318.26"
          }
        }
      }
    },
    "DFFCE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:337.1-354.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "CLEAR": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:337.43-337.45"
          }
        },
        "CLEAR": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:337.47-337.52"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:337.38-337.41"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:337.35-337.36"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:337.26-337.27"
          }
        }
      }
    },
    "DFFE": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:184.1-198.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:184.42-184.44"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:184.37-184.40"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:184.34-184.35"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:184.25-184.26"
          }
        }
      }
    },
    "DFFN": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:357.1-368.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:357.34-357.37"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:357.39-357.40"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:357.25-357.26"
          }
        }
      }
    },
    "DFFNC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:505.1-521.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CLEAR": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLEAR": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:505.43-505.48"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:505.38-505.41"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:505.35-505.36"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:505.26-505.27"
          }
        }
      }
    },
    "DFFNCE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:524.1-541.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "CLEAR": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:524.44-524.46"
          }
        },
        "CLEAR": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:524.48-524.53"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:524.39-524.42"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:524.36-524.37"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:524.27-524.28"
          }
        }
      }
    },
    "DFFNE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:371.1-385.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:371.43-371.45"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:371.38-371.41"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:371.35-371.36"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:371.26-371.27"
          }
        }
      }
    },
    "DFFNP": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:466.1-482.10"
      },
      "parameter_default_values": {
        "INIT": "1"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "PRESET": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:466.38-466.41"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:466.35-466.36"
          }
        },
        "PRESET": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:466.43-466.49"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:466.26-466.27"
          }
        }
      }
    },
    "DFFNPE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:485.1-502.10"
      },
      "parameter_default_values": {
        "INIT": "1"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "PRESET": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:485.44-485.46"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:485.39-485.42"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:485.36-485.37"
          }
        },
        "PRESET": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:485.48-485.54"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:485.27-485.28"
          }
        }
      }
    },
    "DFFNR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:427.1-443.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:427.38-427.41"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:427.35-427.36"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:427.26-427.27"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:427.43-427.48"
          }
        }
      }
    },
    "DFFNRE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:446.1-463.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:446.44-446.46"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:446.39-446.42"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:446.36-446.37"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:446.27-446.28"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:446.48-446.53"
          }
        }
      }
    },
    "DFFNS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:388.1-404.10"
      },
      "parameter_default_values": {
        "INIT": "1"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SET": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:388.38-388.41"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:388.35-388.36"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:388.26-388.27"
          }
        },
        "SET": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:388.43-388.46"
          }
        }
      }
    },
    "DFFNSE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:407.1-424.10"
      },
      "parameter_default_values": {
        "INIT": "1"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "SET": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:407.44-407.46"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:407.39-407.42"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:407.36-407.37"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:407.27-407.28"
          }
        },
        "SET": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:407.48-407.51"
          }
        }
      }
    },
    "DFFP": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:279.1-295.10"
      },
      "parameter_default_values": {
        "INIT": "1"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "PRESET": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:279.37-279.40"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:279.34-279.35"
          }
        },
        "PRESET": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:279.42-279.48"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:279.25-279.26"
          }
        }
      }
    },
    "DFFPE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:298.1-315.10"
      },
      "parameter_default_values": {
        "INIT": "1"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "PRESET": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:298.43-298.45"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:298.38-298.41"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:298.35-298.36"
          }
        },
        "PRESET": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:298.47-298.53"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:298.26-298.27"
          }
        }
      }
    },
    "DFFR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:240.1-256.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:240.37-240.40"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:240.34-240.35"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:240.25-240.26"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:240.42-240.47"
          }
        }
      }
    },
    "DFFRE": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:259.1-276.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:259.43-259.45"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:259.38-259.41"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:259.35-259.36"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:259.26-259.27"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:259.47-259.52"
          }
        }
      }
    },
    "DFFS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:201.1-217.10"
      },
      "parameter_default_values": {
        "INIT": "1"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SET": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:201.37-201.40"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:201.34-201.35"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:201.25-201.26"
          }
        },
        "SET": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:201.42-201.45"
          }
        }
      }
    },
    "DFFSE": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:220.1-237.10"
      },
      "parameter_default_values": {
        "INIT": "1"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "SET": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:220.43-220.45"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:220.38-220.41"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:220.35-220.36"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:220.26-220.27"
          }
        },
        "SET": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:220.47-220.50"
          }
        }
      }
    },
    "DHCEN": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1483.1-1486.10"
      },
      "ports": {
        "CLKIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLKOUT": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1484.13-1484.15"
          }
        },
        "CLKIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1484.7-1484.12"
          }
        },
        "CLKOUT": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1485.8-1485.14"
          }
        }
      }
    },
    "DHCENC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1707.1-1710.10"
      },
      "ports": {
        "CLKIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLKOUT": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "CLKOUTN": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1708.14-1708.16"
          }
        },
        "CLKIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1708.7-1708.12"
          }
        },
        "CLKOUT": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1709.8-1709.14"
          }
        },
        "CLKOUTN": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1709.16-1709.23"
          }
        }
      }
    },
    "DL": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:79.1-83.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "D": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "G": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:80.7-80.8"
          }
        },
        "G": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:80.10-80.11"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:81.8-81.9"
          }
        }
      }
    },
    "DLC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:93.1-97.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "D": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "G": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLEAR": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLEAR": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:94.13-94.18"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:94.7-94.8"
          }
        },
        "G": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:94.10-94.11"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:95.8-95.9"
          }
        }
      }
    },
    "DLCE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:100.1-104.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "D": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "G": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLEAR": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:101.20-101.22"
          }
        },
        "CLEAR": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:101.13-101.18"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:101.7-101.8"
          }
        },
        "G": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:101.10-101.11"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:102.8-102.9"
          }
        }
      }
    },
    "DLE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:86.1-90.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "D": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "G": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:87.13-87.15"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:87.7-87.8"
          }
        },
        "G": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:87.10-87.11"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:88.8-88.9"
          }
        }
      }
    },
    "DLL": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1488.1-1499.10"
      },
      "parameter_default_values": {
        "CODESCAL": "000 ",
        "DIV_SEL": "0",
        "DLL_FORCE": "00000000000000000000000000000000",
        "SCAL_EN": "true"
      },
      "ports": {
        "CLKIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "STOP": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "UPDNCNTL": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "STEP": {
          "direction": "output",
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 14 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLKIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1489.7-1489.12"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1494.8-1494.12"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1492.7-1492.12"
          }
        },
        "STEP": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1493.13-1493.17"
          }
        },
        "STOP": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1490.7-1490.11"
          }
        },
        "UPDNCNTL": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1491.7-1491.15"
          }
        }
      }
    },
    "DLLDLY": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1501.1-1510.10"
      },
      "parameter_default_values": {
        "DLL_INSEL": "1",
        "DLY_ADJ": "00000000000000000000000000000000",
        "DLY_SIGN": "0"
      },
      "ports": {
        "CLKIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "DLLSTEP": {
          "direction": "input",
          "bits": [ 3, 4, 5, 6, 7, 8, 9, 10 ]
        },
        "DIR": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "LOADN": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "MOVE": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "CLKOUT": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "FLAG": {
          "direction": "output",
          "bits": [ 15 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLKIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1502.7-1502.12"
          }
        },
        "CLKOUT": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1505.8-1505.14"
          }
        },
        "DIR": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1504.7-1504.10"
          }
        },
        "DLLSTEP": {
          "hide_name": 0,
          "bits": [ 3, 4, 5, 6, 7, 8, 9, 10 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1503.13-1503.20"
          }
        },
        "FLAG": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1506.8-1506.12"
          }
        },
        "LOADN": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1504.11-1504.16"
          }
        },
        "MOVE": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1504.17-1504.21"
          }
        }
      }
    },
    "DLN": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:121.1-125.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "D": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "G": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:122.7-122.8"
          }
        },
        "G": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:122.10-122.11"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:123.8-123.9"
          }
        }
      }
    },
    "DLNC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:135.1-139.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "D": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "G": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLEAR": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLEAR": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:136.13-136.18"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:136.7-136.8"
          }
        },
        "G": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:136.10-136.11"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:137.8-137.9"
          }
        }
      }
    },
    "DLNCE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:142.1-146.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "D": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "G": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLEAR": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:143.20-143.22"
          }
        },
        "CLEAR": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:143.13-143.18"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:143.7-143.8"
          }
        },
        "G": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:143.10-143.11"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:144.8-144.9"
          }
        }
      }
    },
    "DLNE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:128.1-132.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "D": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "G": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:129.13-129.15"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:129.7-129.8"
          }
        },
        "G": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:129.10-129.11"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:130.8-130.9"
          }
        }
      }
    },
    "DLNP": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:149.1-153.10"
      },
      "parameter_default_values": {
        "INIT": "1"
      },
      "ports": {
        "D": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "G": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "PRESET": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:150.7-150.8"
          }
        },
        "G": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:150.10-150.11"
          }
        },
        "PRESET": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:150.13-150.19"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:151.8-151.9"
          }
        }
      }
    },
    "DLNPE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:156.1-160.10"
      },
      "parameter_default_values": {
        "INIT": "1"
      },
      "ports": {
        "D": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "G": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "PRESET": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:157.21-157.23"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:157.7-157.8"
          }
        },
        "G": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:157.10-157.11"
          }
        },
        "PRESET": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:157.13-157.19"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:158.8-158.9"
          }
        }
      }
    },
    "DLP": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:107.1-111.10"
      },
      "parameter_default_values": {
        "INIT": "1"
      },
      "ports": {
        "D": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "G": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "PRESET": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:108.7-108.8"
          }
        },
        "G": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:108.10-108.11"
          }
        },
        "PRESET": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:108.13-108.19"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:109.8-109.9"
          }
        }
      }
    },
    "DLPE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:114.1-118.10"
      },
      "parameter_default_values": {
        "INIT": "1"
      },
      "ports": {
        "D": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "G": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "PRESET": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:115.21-115.23"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:115.7-115.8"
          }
        },
        "G": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:115.10-115.11"
          }
        },
        "PRESET": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:115.13-115.19"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:116.8-116.9"
          }
        }
      }
    },
    "DP": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1585.1-1670.10"
      },
      "parameter_default_values": {
        "BIT_WIDTH_0": "00000000000000000000000000010000",
        "BIT_WIDTH_1": "00000000000000000000000000010000",
        "BLK_SEL": "000",
        "INIT_RAM_00": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_01": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_02": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_03": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_04": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_05": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_06": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_07": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_08": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_09": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_10": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_11": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_12": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_13": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_14": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_15": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_16": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_17": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_18": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_19": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_20": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_21": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_22": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_23": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_24": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_25": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_26": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_27": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_28": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_29": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_30": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_31": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_32": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_33": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_34": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_35": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_36": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_37": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_38": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_39": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "READ_MODE0": "0",
        "READ_MODE1": "0",
        "RESET_MODE": "SYNC",
        "WRITE_MODE0": "00",
        "WRITE_MODE1": "00"
      },
      "ports": {
        "DOA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "DOB": {
          "direction": "output",
          "bits": [ 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ]
        },
        "DIA": {
          "direction": "input",
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49 ]
        },
        "DIB": {
          "direction": "input",
          "bits": [ 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ]
        },
        "BLKSEL": {
          "direction": "input",
          "bits": [ 66, 67, 68 ]
        },
        "ADA": {
          "direction": "input",
          "bits": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82 ]
        },
        "ADB": {
          "direction": "input",
          "bits": [ 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96 ]
        },
        "WREA": {
          "direction": "input",
          "bits": [ 97 ]
        },
        "WREB": {
          "direction": "input",
          "bits": [ 98 ]
        },
        "CLKA": {
          "direction": "input",
          "bits": [ 99 ]
        },
        "CLKB": {
          "direction": "input",
          "bits": [ 100 ]
        },
        "CEA": {
          "direction": "input",
          "bits": [ 101 ]
        },
        "CEB": {
          "direction": "input",
          "bits": [ 102 ]
        },
        "OCEA": {
          "direction": "input",
          "bits": [ 103 ]
        },
        "OCEB": {
          "direction": "input",
          "bits": [ 104 ]
        },
        "RESETA": {
          "direction": "input",
          "bits": [ 105 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 106 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ADA": {
          "hide_name": 0,
          "bits": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1663.14-1663.17"
          }
        },
        "ADB": {
          "hide_name": 0,
          "bits": [ 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1663.19-1663.22"
          }
        },
        "BLKSEL": {
          "hide_name": 0,
          "bits": [ 66, 67, 68 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1662.13-1662.19"
          }
        },
        "CEA": {
          "hide_name": 0,
          "bits": [ 101 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1666.7-1666.10"
          }
        },
        "CEB": {
          "hide_name": 0,
          "bits": [ 102 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1666.12-1666.15"
          }
        },
        "CLKA": {
          "hide_name": 0,
          "bits": [ 99 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1665.7-1665.11"
          }
        },
        "CLKB": {
          "hide_name": 0,
          "bits": [ 100 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1665.13-1665.17"
          }
        },
        "DIA": {
          "hide_name": 0,
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1661.14-1661.17"
          }
        },
        "DIB": {
          "hide_name": 0,
          "bits": [ 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1661.19-1661.22"
          }
        },
        "DOA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1660.15-1660.18"
          }
        },
        "DOB": {
          "hide_name": 0,
          "bits": [ 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1660.20-1660.23"
          }
        },
        "OCEA": {
          "hide_name": 0,
          "bits": [ 103 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1667.7-1667.11"
          }
        },
        "OCEB": {
          "hide_name": 0,
          "bits": [ 104 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1667.13-1667.17"
          }
        },
        "RESETA": {
          "hide_name": 0,
          "bits": [ 105 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1668.7-1668.13"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 106 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1668.15-1668.21"
          }
        },
        "WREA": {
          "hide_name": 0,
          "bits": [ 97 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1664.7-1664.11"
          }
        },
        "WREB": {
          "hide_name": 0,
          "bits": [ 98 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1664.13-1664.17"
          }
        }
      }
    },
    "DPB": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:984.1-1066.10"
      },
      "parameter_default_values": {
        "BIT_WIDTH_0": "00000000000000000000000000010000",
        "BIT_WIDTH_1": "00000000000000000000000000010000",
        "BLK_SEL_0": "000",
        "BLK_SEL_1": "000",
        "INIT_RAM_00": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_01": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_02": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_03": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_04": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_05": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_06": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_07": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_08": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_09": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_10": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_11": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_12": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_13": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_14": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_15": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_16": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_17": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_18": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_19": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_20": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_21": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_22": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_23": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_24": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_25": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_26": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_27": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_28": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_29": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_30": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_31": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_32": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_33": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_34": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_35": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_36": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_37": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_38": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_39": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "READ_MODE0": "0",
        "READ_MODE1": "0",
        "RESET_MODE": "SYNC",
        "WRITE_MODE0": "00",
        "WRITE_MODE1": "00"
      },
      "ports": {
        "CLKA": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CEA": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLKB": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CEB": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "OCEA": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OCEB": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "RESETA": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "WREA": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "WREB": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "ADA": {
          "direction": "input",
          "bits": [ 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25 ]
        },
        "ADB": {
          "direction": "input",
          "bits": [ 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39 ]
        },
        "BLKSELA": {
          "direction": "input",
          "bits": [ 40, 41, 42 ]
        },
        "BLKSELB": {
          "direction": "input",
          "bits": [ 43, 44, 45 ]
        },
        "DIA": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "DIB": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        },
        "DOA": {
          "direction": "output",
          "bits": [ 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93 ]
        },
        "DOB": {
          "direction": "output",
          "bits": [ 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ADA": {
          "hide_name": 0,
          "bits": [ 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1062.14-1062.17"
          }
        },
        "ADB": {
          "hide_name": 0,
          "bits": [ 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1062.19-1062.22"
          }
        },
        "BLKSELA": {
          "hide_name": 0,
          "bits": [ 40, 41, 42 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1063.13-1063.20"
          }
        },
        "BLKSELB": {
          "hide_name": 0,
          "bits": [ 43, 44, 45 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1063.22-1063.29"
          }
        },
        "CEA": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1058.13-1058.16"
          }
        },
        "CEB": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1058.24-1058.27"
          }
        },
        "CLKA": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1058.7-1058.11"
          }
        },
        "CLKB": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1058.18-1058.22"
          }
        },
        "DIA": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1064.14-1064.17"
          }
        },
        "DIB": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1064.19-1064.22"
          }
        },
        "DOA": {
          "hide_name": 0,
          "bits": [ 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1065.15-1065.18"
          }
        },
        "DOB": {
          "hide_name": 0,
          "bits": [ 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1065.20-1065.23"
          }
        },
        "OCEA": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1059.7-1059.11"
          }
        },
        "OCEB": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1059.13-1059.17"
          }
        },
        "RESETA": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1060.7-1060.13"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1060.15-1060.21"
          }
        },
        "WREA": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1061.7-1061.11"
          }
        },
        "WREB": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1061.13-1061.17"
          }
        }
      }
    },
    "DPX9": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1673.1-1758.10"
      },
      "parameter_default_values": {
        "BIT_WIDTH_0": "00000000000000000000000000010010",
        "BIT_WIDTH_1": "00000000000000000000000000010010",
        "BLK_SEL": "000",
        "INIT_RAM_00": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_01": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_02": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_03": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_04": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_05": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_06": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_07": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_08": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_09": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_10": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_11": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_12": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_13": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_14": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_15": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_16": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_17": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_18": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_19": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_20": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_21": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_22": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_23": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_24": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_25": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_26": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_27": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_28": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_29": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_30": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_31": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_32": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_33": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_34": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_35": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_36": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_37": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_38": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_39": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "READ_MODE0": "0",
        "READ_MODE1": "0",
        "RESET_MODE": "SYNC",
        "WRITE_MODE0": "00",
        "WRITE_MODE1": "00"
      },
      "ports": {
        "DOA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ]
        },
        "DOB": {
          "direction": "output",
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ]
        },
        "DIA": {
          "direction": "input",
          "bits": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55 ]
        },
        "DIB": {
          "direction": "input",
          "bits": [ 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73 ]
        },
        "BLKSEL": {
          "direction": "input",
          "bits": [ 74, 75, 76 ]
        },
        "ADA": {
          "direction": "input",
          "bits": [ 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90 ]
        },
        "ADB": {
          "direction": "input",
          "bits": [ 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104 ]
        },
        "WREA": {
          "direction": "input",
          "bits": [ 105 ]
        },
        "WREB": {
          "direction": "input",
          "bits": [ 106 ]
        },
        "CLKA": {
          "direction": "input",
          "bits": [ 107 ]
        },
        "CLKB": {
          "direction": "input",
          "bits": [ 108 ]
        },
        "CEA": {
          "direction": "input",
          "bits": [ 109 ]
        },
        "CEB": {
          "direction": "input",
          "bits": [ 110 ]
        },
        "OCEA": {
          "direction": "input",
          "bits": [ 111 ]
        },
        "OCEB": {
          "direction": "input",
          "bits": [ 112 ]
        },
        "RESETA": {
          "direction": "input",
          "bits": [ 113 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 114 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ADA": {
          "hide_name": 0,
          "bits": [ 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1751.14-1751.17"
          }
        },
        "ADB": {
          "hide_name": 0,
          "bits": [ 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1751.19-1751.22"
          }
        },
        "BLKSEL": {
          "hide_name": 0,
          "bits": [ 74, 75, 76 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1750.13-1750.19"
          }
        },
        "CEA": {
          "hide_name": 0,
          "bits": [ 109 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1754.7-1754.10"
          }
        },
        "CEB": {
          "hide_name": 0,
          "bits": [ 110 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1754.12-1754.15"
          }
        },
        "CLKA": {
          "hide_name": 0,
          "bits": [ 107 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1753.7-1753.11"
          }
        },
        "CLKB": {
          "hide_name": 0,
          "bits": [ 108 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1753.13-1753.17"
          }
        },
        "DIA": {
          "hide_name": 0,
          "bits": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1749.14-1749.17"
          }
        },
        "DIB": {
          "hide_name": 0,
          "bits": [ 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1749.19-1749.22"
          }
        },
        "DOA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1748.15-1748.18"
          }
        },
        "DOB": {
          "hide_name": 0,
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1748.20-1748.23"
          }
        },
        "OCEA": {
          "hide_name": 0,
          "bits": [ 111 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1755.7-1755.11"
          }
        },
        "OCEB": {
          "hide_name": 0,
          "bits": [ 112 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1755.13-1755.17"
          }
        },
        "RESETA": {
          "hide_name": 0,
          "bits": [ 113 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1756.7-1756.13"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 114 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1756.15-1756.21"
          }
        },
        "WREA": {
          "hide_name": 0,
          "bits": [ 105 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1752.7-1752.11"
          }
        },
        "WREB": {
          "hide_name": 0,
          "bits": [ 106 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1752.13-1752.17"
          }
        }
      }
    },
    "DPX9B": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1069.1-1151.10"
      },
      "parameter_default_values": {
        "BIT_WIDTH_0": "00000000000000000000000000010010",
        "BIT_WIDTH_1": "00000000000000000000000000010010",
        "BLK_SEL_0": "000",
        "BLK_SEL_1": "000",
        "INIT_RAM_00": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_01": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_02": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_03": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_04": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_05": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_06": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_07": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_08": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_09": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_10": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_11": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_12": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_13": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_14": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_15": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_16": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_17": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_18": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_19": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_20": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_21": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_22": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_23": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_24": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_25": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_26": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_27": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_28": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_29": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_30": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_31": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_32": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_33": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_34": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_35": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_36": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_37": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_38": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_39": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "READ_MODE0": "0",
        "READ_MODE1": "0",
        "RESET_MODE": "SYNC",
        "WRITE_MODE0": "00",
        "WRITE_MODE1": "00"
      },
      "ports": {
        "CLKA": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CEA": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLKB": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CEB": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "OCEA": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OCEB": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "RESETA": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "WREA": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "WREB": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "ADA": {
          "direction": "input",
          "bits": [ 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25 ]
        },
        "ADB": {
          "direction": "input",
          "bits": [ 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39 ]
        },
        "DIA": {
          "direction": "input",
          "bits": [ 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57 ]
        },
        "DIB": {
          "direction": "input",
          "bits": [ 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75 ]
        },
        "BLKSELA": {
          "direction": "input",
          "bits": [ 76, 77, 78 ]
        },
        "BLKSELB": {
          "direction": "input",
          "bits": [ 79, 80, 81 ]
        },
        "DOA": {
          "direction": "output",
          "bits": [ 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99 ]
        },
        "DOB": {
          "direction": "output",
          "bits": [ 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ADA": {
          "hide_name": 0,
          "bits": [ 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1147.14-1147.17"
          }
        },
        "ADB": {
          "hide_name": 0,
          "bits": [ 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1147.19-1147.22"
          }
        },
        "BLKSELA": {
          "hide_name": 0,
          "bits": [ 76, 77, 78 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1149.13-1149.20"
          }
        },
        "BLKSELB": {
          "hide_name": 0,
          "bits": [ 79, 80, 81 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1149.22-1149.29"
          }
        },
        "CEA": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1143.13-1143.16"
          }
        },
        "CEB": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1143.24-1143.27"
          }
        },
        "CLKA": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1143.7-1143.11"
          }
        },
        "CLKB": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1143.18-1143.22"
          }
        },
        "DIA": {
          "hide_name": 0,
          "bits": [ 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1148.14-1148.17"
          }
        },
        "DIB": {
          "hide_name": 0,
          "bits": [ 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1148.19-1148.22"
          }
        },
        "DOA": {
          "hide_name": 0,
          "bits": [ 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1150.15-1150.18"
          }
        },
        "DOB": {
          "hide_name": 0,
          "bits": [ 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1150.20-1150.23"
          }
        },
        "OCEA": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1144.7-1144.11"
          }
        },
        "OCEB": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1144.13-1144.17"
          }
        },
        "RESETA": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1145.7-1145.13"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1145.15-1145.21"
          }
        },
        "WREA": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1146.7-1146.11"
          }
        },
        "WREB": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1146.13-1146.17"
          }
        }
      }
    },
    "DQCE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1573.1-1577.10"
      },
      "ports": {
        "CLKIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLKOUT": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1575.7-1575.9"
          }
        },
        "CLKIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1574.7-1574.12"
          }
        },
        "CLKOUT": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1576.8-1576.14"
          }
        }
      }
    },
    "ELVDS_IBUF": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1422.1-1425.10"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "IB": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1424.8-1424.9"
          }
        },
        "IB": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1424.11-1424.13"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1423.8-1423.9"
          }
        }
      }
    },
    "ELVDS_IOBUF": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1432.1-1436.10"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "IO": {
          "direction": "inout",
          "bits": [ 3 ]
        },
        "IOB": {
          "direction": "inout",
          "bits": [ 4 ]
        },
        "I": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "OEN": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1435.7-1435.8"
          }
        },
        "IO": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1434.7-1434.9"
          }
        },
        "IOB": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1434.11-1434.14"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1433.10-1433.11"
          }
        },
        "OEN": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1435.10-1435.13"
          }
        }
      }
    },
    "ELVDS_OBUF": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:585.1-591.10"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "OB": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:586.9-586.10"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:587.10-587.11"
          }
        },
        "OB": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:588.10-588.12"
          }
        }
      }
    },
    "ELVDS_TBUF": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1427.1-1430.10"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "OB": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "I": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "OEN": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1429.8-1429.9"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1428.8-1428.9"
          }
        },
        "OB": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1428.11-1428.13"
          }
        },
        "OEN": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1429.11-1429.14"
          }
        }
      }
    },
    "EMCU": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1712.1-1713.10"
      },
      "ports": {
      },
      "cells": {
      },
      "netnames": {
      }
    },
    "FLASH128K": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1579.1-1605.10"
      },
      "parameter_default_values": {
        "IDLE": "0000",
        "MASE_S1": "1011",
        "MASE_S2": "1100",
        "MASE_S3": "1101",
        "MASE_S4": "1110",
        "PROG_S1": "0011",
        "PROG_S2": "0100",
        "PROG_S3": "0101",
        "PROG_S4": "0110",
        "READ_S1": "0001",
        "READ_S2": "0010",
        "SERA_S1": "0111",
        "SERA_S2": "1000",
        "SERA_S3": "1001",
        "SERA_S4": "1010"
      },
      "ports": {
        "DIN": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ]
        },
        "ADDR": {
          "direction": "input",
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48 ]
        },
        "CS": {
          "direction": "input",
          "bits": [ 49 ]
        },
        "AE": {
          "direction": "input",
          "bits": [ 50 ]
        },
        "OE": {
          "direction": "input",
          "bits": [ 51 ]
        },
        "PCLK": {
          "direction": "input",
          "bits": [ 52 ]
        },
        "PROG": {
          "direction": "input",
          "bits": [ 53 ]
        },
        "SERA": {
          "direction": "input",
          "bits": [ 54 ]
        },
        "MASE": {
          "direction": "input",
          "bits": [ 55 ]
        },
        "NVSTR": {
          "direction": "input",
          "bits": [ 56 ]
        },
        "IFREN": {
          "direction": "input",
          "bits": [ 57 ]
        },
        "RESETN": {
          "direction": "input",
          "bits": [ 58 ]
        },
        "DOUT": {
          "direction": "output",
          "bits": [ 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90 ]
        },
        "TBIT": {
          "direction": "output",
          "bits": [ 91 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ADDR": {
          "hide_name": 0,
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1581.14-1581.18"
          }
        },
        "AE": {
          "hide_name": 0,
          "bits": [ 50 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1582.10-1582.12"
          }
        },
        "CS": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1582.7-1582.9"
          }
        },
        "DIN": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1580.14-1580.17"
          }
        },
        "DOUT": {
          "hide_name": 0,
          "bits": [ 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1588.15-1588.19"
          }
        },
        "IFREN": {
          "hide_name": 0,
          "bits": [ 57 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1586.7-1586.12"
          }
        },
        "MASE": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1584.19-1584.23"
          }
        },
        "NVSTR": {
          "hide_name": 0,
          "bits": [ 56 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1585.7-1585.12"
          }
        },
        "OE": {
          "hide_name": 0,
          "bits": [ 51 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1582.13-1582.15"
          }
        },
        "PCLK": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1583.7-1583.11"
          }
        },
        "PROG": {
          "hide_name": 0,
          "bits": [ 53 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1584.7-1584.11"
          }
        },
        "RESETN": {
          "hide_name": 0,
          "bits": [ 58 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1587.7-1587.13"
          }
        },
        "SERA": {
          "hide_name": 0,
          "bits": [ 54 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1584.13-1584.17"
          }
        },
        "TBIT": {
          "hide_name": 0,
          "bits": [ 91 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1589.8-1589.12"
          }
        }
      }
    },
    "FLASH256K": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1523.1-1543.10"
      },
      "parameter_default_values": {
        "ERA_S1": "0001",
        "ERA_S2": "0010",
        "ERA_S3": "0011",
        "ERA_S4": "0100",
        "ERA_S5": "0101",
        "IDLE": "0000",
        "PRO_S1": "0110",
        "PRO_S2": "0111",
        "PRO_S3": "1000",
        "PRO_S4": "1001",
        "PRO_S5": "1010",
        "RD_S1": "1011",
        "RD_S2": "1100"
      },
      "ports": {
        "XADR": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8 ]
        },
        "YADR": {
          "direction": "input",
          "bits": [ 9, 10, 11, 12, 13, 14 ]
        },
        "XE": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "YE": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "SE": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "ERASE": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "PROG": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "NVSTR": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "DIN": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52 ]
        },
        "DOUT": {
          "direction": "output",
          "bits": [ 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "DIN": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1528.14-1528.17"
          }
        },
        "DOUT": {
          "hide_name": 0,
          "bits": [ 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1529.19-1529.23"
          }
        },
        "ERASE": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1527.7-1527.12"
          }
        },
        "NVSTR": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1527.18-1527.23"
          }
        },
        "PROG": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1527.13-1527.17"
          }
        },
        "SE": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1526.13-1526.15"
          }
        },
        "XADR": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1524.11-1524.15"
          }
        },
        "XE": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1526.7-1526.9"
          }
        },
        "YADR": {
          "hide_name": 0,
          "bits": [ 9, 10, 11, 12, 13, 14 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1525.11-1525.15"
          }
        },
        "YE": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1526.10-1526.12"
          }
        }
      }
    },
    "FLASH608K": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1545.1-1565.10"
      },
      "parameter_default_values": {
        "ERA_S1": "0001",
        "ERA_S2": "0010",
        "ERA_S3": "0011",
        "ERA_S4": "0100",
        "ERA_S5": "0101",
        "IDLE": "0000",
        "PRO_S1": "0110",
        "PRO_S2": "0111",
        "PRO_S3": "1000",
        "PRO_S4": "1001",
        "PRO_S5": "1010",
        "RD_S1": "1011",
        "RD_S2": "1100"
      },
      "ports": {
        "XADR": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10 ]
        },
        "YADR": {
          "direction": "input",
          "bits": [ 11, 12, 13, 14, 15, 16 ]
        },
        "XE": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "YE": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "SE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "ERASE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "PROG": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "NVSTR": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "DIN": {
          "direction": "input",
          "bits": [ 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54 ]
        },
        "DOUT": {
          "direction": "output",
          "bits": [ 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "DIN": {
          "hide_name": 0,
          "bits": [ 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1550.14-1550.17"
          }
        },
        "DOUT": {
          "hide_name": 0,
          "bits": [ 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1551.19-1551.23"
          }
        },
        "ERASE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1549.7-1549.12"
          }
        },
        "NVSTR": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1549.18-1549.23"
          }
        },
        "PROG": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1549.13-1549.17"
          }
        },
        "SE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1548.13-1548.15"
          }
        },
        "XADR": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1546.11-1546.15"
          }
        },
        "XE": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1548.7-1548.9"
          }
        },
        "YADR": {
          "hide_name": 0,
          "bits": [ 11, 12, 13, 14, 15, 16 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1547.11-1547.15"
          }
        },
        "YE": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1548.10-1548.12"
          }
        }
      }
    },
    "FLASH64K": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1715.1-1736.10"
      },
      "parameter_default_values": {
        "ERA_S1": "0001",
        "ERA_S2": "0010",
        "ERA_S3": "0011",
        "ERA_S4": "0100",
        "ERA_S5": "0101",
        "IDLE": "0000",
        "PRO_S1": "0110",
        "PRO_S2": "0111",
        "PRO_S3": "1000",
        "PRO_S4": "1001",
        "PRO_S5": "1010",
        "RD_S1": "1011",
        "RD_S2": "1100"
      },
      "ports": {
        "XADR": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6 ]
        },
        "YADR": {
          "direction": "input",
          "bits": [ 7, 8, 9, 10, 11, 12 ]
        },
        "XE": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "YE": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "SE": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "ERASE": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "PROG": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "NVSTR": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "SLEEP": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "DIN": {
          "direction": "input",
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51 ]
        },
        "DOUT": {
          "direction": "output",
          "bits": [ 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "DIN": {
          "hide_name": 0,
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1721.14-1721.17"
          }
        },
        "DOUT": {
          "hide_name": 0,
          "bits": [ 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1722.19-1722.23"
          }
        },
        "ERASE": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1719.7-1719.12"
          }
        },
        "NVSTR": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1719.18-1719.23"
          }
        },
        "PROG": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1719.13-1719.17"
          }
        },
        "SE": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1718.13-1718.15"
          }
        },
        "SLEEP": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1720.7-1720.12"
          }
        },
        "XADR": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1716.11-1716.15"
          }
        },
        "XE": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1718.7-1718.9"
          }
        },
        "YADR": {
          "hide_name": 0,
          "bits": [ 7, 8, 9, 10, 11, 12 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1717.11-1717.15"
          }
        },
        "YE": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1718.10-1718.12"
          }
        }
      }
    },
    "FLASH64KZ": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1738.1-1758.10"
      },
      "parameter_default_values": {
        "ERA_S1": "0001",
        "ERA_S2": "0010",
        "ERA_S3": "0011",
        "ERA_S4": "0100",
        "ERA_S5": "0101",
        "IDLE": "0000",
        "PRO_S1": "0110",
        "PRO_S2": "0111",
        "PRO_S3": "1000",
        "PRO_S4": "1001",
        "PRO_S5": "1010",
        "RD_S1": "1011",
        "RD_S2": "1100"
      },
      "ports": {
        "XADR": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6 ]
        },
        "YADR": {
          "direction": "input",
          "bits": [ 7, 8, 9, 10, 11, 12 ]
        },
        "XE": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "YE": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "SE": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "ERASE": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "PROG": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "NVSTR": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "DIN": {
          "direction": "input",
          "bits": [ 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50 ]
        },
        "DOUT": {
          "direction": "output",
          "bits": [ 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "DIN": {
          "hide_name": 0,
          "bits": [ 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1743.14-1743.17"
          }
        },
        "DOUT": {
          "hide_name": 0,
          "bits": [ 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1744.19-1744.23"
          }
        },
        "ERASE": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1742.7-1742.12"
          }
        },
        "NVSTR": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1742.18-1742.23"
          }
        },
        "PROG": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1742.13-1742.17"
          }
        },
        "SE": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1741.13-1741.15"
          }
        },
        "XADR": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1739.11-1739.15"
          }
        },
        "XE": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1741.7-1741.9"
          }
        },
        "YADR": {
          "hide_name": 0,
          "bits": [ 7, 8, 9, 10, 11, 12 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1740.11-1740.15"
          }
        },
        "YE": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1741.10-1741.12"
          }
        }
      }
    },
    "FLASH96K": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1512.1-1521.10"
      },
      "ports": {
        "RA": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7 ]
        },
        "CA": {
          "direction": "input",
          "bits": [ 8, 9, 10, 11, 12, 13 ]
        },
        "PA": {
          "direction": "input",
          "bits": [ 14, 15, 16, 17, 18, 19 ]
        },
        "MODE": {
          "direction": "input",
          "bits": [ 20, 21, 22, 23 ]
        },
        "SEQ": {
          "direction": "input",
          "bits": [ 24, 25 ]
        },
        "ACLK": {
          "direction": "input",
          "bits": [ 26 ]
        },
        "PW": {
          "direction": "input",
          "bits": [ 27 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 28 ]
        },
        "PE": {
          "direction": "input",
          "bits": [ 29 ]
        },
        "OE": {
          "direction": "input",
          "bits": [ 30 ]
        },
        "RMODE": {
          "direction": "input",
          "bits": [ 31, 32 ]
        },
        "WMODE": {
          "direction": "input",
          "bits": [ 33, 34 ]
        },
        "RBYTESEL": {
          "direction": "input",
          "bits": [ 35, 36 ]
        },
        "WBYTESEL": {
          "direction": "input",
          "bits": [ 37, 38 ]
        },
        "DIN": {
          "direction": "input",
          "bits": [ 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70 ]
        },
        "DOUT": {
          "direction": "output",
          "bits": [ 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ACLK": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1516.7-1516.11"
          }
        },
        "CA": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11, 12, 13 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1513.16-1513.18"
          }
        },
        "DIN": {
          "hide_name": 0,
          "bits": [ 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1519.14-1519.17"
          }
        },
        "DOUT": {
          "hide_name": 0,
          "bits": [ 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1520.15-1520.19"
          }
        },
        "MODE": {
          "hide_name": 0,
          "bits": [ 20, 21, 22, 23 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1514.13-1514.17"
          }
        },
        "OE": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1516.24-1516.26"
          }
        },
        "PA": {
          "hide_name": 0,
          "bits": [ 14, 15, 16, 17, 18, 19 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1513.19-1513.21"
          }
        },
        "PE": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1516.21-1516.23"
          }
        },
        "PW": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1516.12-1516.14"
          }
        },
        "RA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1513.13-1513.15"
          }
        },
        "RBYTESEL": {
          "hide_name": 0,
          "bits": [ 35, 36 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1518.13-1518.21"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1516.15-1516.20"
          }
        },
        "RMODE": {
          "hide_name": 0,
          "bits": [ 31, 32 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1517.13-1517.18"
          }
        },
        "SEQ": {
          "hide_name": 0,
          "bits": [ 24, 25 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1515.13-1515.16"
          }
        },
        "WBYTESEL": {
          "hide_name": 0,
          "bits": [ 37, 38 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1518.22-1518.30"
          }
        },
        "WMODE": {
          "hide_name": 0,
          "bits": [ 33, 34 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1517.19-1517.24"
          }
        }
      }
    },
    "FLASH96KA": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1931.1-1952.10"
      },
      "parameter_default_values": {
        "ERA_S1": "0001",
        "ERA_S2": "0010",
        "ERA_S3": "0011",
        "ERA_S4": "0100",
        "ERA_S5": "0101",
        "IDLE": "0000",
        "PRO_S1": "0110",
        "PRO_S2": "0111",
        "PRO_S3": "1000",
        "PRO_S4": "1001",
        "PRO_S5": "1010",
        "RD_S1": "1011",
        "RD_S2": "1100"
      },
      "ports": {
        "XADR": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7 ]
        },
        "YADR": {
          "direction": "input",
          "bits": [ 8, 9, 10, 11, 12, 13 ]
        },
        "XE": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "YE": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "SE": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "ERASE": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "PROG": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "NVSTR": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "DIN": {
          "direction": "input",
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51 ]
        },
        "SLEEP": {
          "direction": "input",
          "bits": [ 52 ]
        },
        "DOUT": {
          "direction": "output",
          "bits": [ 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "DIN": {
          "hide_name": 0,
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1936.14-1936.17"
          }
        },
        "DOUT": {
          "hide_name": 0,
          "bits": [ 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1938.19-1938.23"
          }
        },
        "ERASE": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1935.7-1935.12"
          }
        },
        "NVSTR": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1935.18-1935.23"
          }
        },
        "PROG": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1935.13-1935.17"
          }
        },
        "SE": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1934.13-1934.15"
          }
        },
        "SLEEP": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1937.7-1937.12"
          }
        },
        "XADR": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1932.11-1932.15"
          }
        },
        "XE": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1934.7-1934.9"
          }
        },
        "YADR": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11, 12, 13 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1933.11-1933.15"
          }
        },
        "YE": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1934.10-1934.12"
          }
        }
      }
    },
    "GND": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:549.1-551.10"
      },
      "ports": {
        "G": {
          "direction": "output",
          "bits": [ 2 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "G": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:549.19-549.20"
          }
        }
      }
    },
    "GSR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:870.1-872.10"
      },
      "ports": {
        "GSRI": {
          "direction": "input",
          "bits": [ 2 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "GSRI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:870.19-870.23"
          }
        }
      }
    },
    "I3C": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1760.1-1779.10"
      },
      "parameter_default_values": {
        "ADDRESS": "0000000"
      },
      "ports": {
        "LGYS": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CMS": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "ACS": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "AAS": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "STOPS": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "STRTS": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "LGYO": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "CMO": {
          "direction": "output",
          "bits": [ 9 ]
        },
        "ACO": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "AAO": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "SIO": {
          "direction": "output",
          "bits": [ 12 ]
        },
        "STOPO": {
          "direction": "output",
          "bits": [ 13 ]
        },
        "STRTO": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "LGYC": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "CMC": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "ACC": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "AAC": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "SIC": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "STOPC": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "STRTC": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "STRTHDS": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "SENDAHS": {
          "direction": "input",
          "bits": [ 23 ]
        },
        "SENDALS": {
          "direction": "input",
          "bits": [ 24 ]
        },
        "ACKHS": {
          "direction": "input",
          "bits": [ 25 ]
        },
        "ACKLS": {
          "direction": "input",
          "bits": [ 26 ]
        },
        "STOPSUS": {
          "direction": "input",
          "bits": [ 27 ]
        },
        "STOPHDS": {
          "direction": "input",
          "bits": [ 28 ]
        },
        "SENDDHS": {
          "direction": "input",
          "bits": [ 29 ]
        },
        "SENDDLS": {
          "direction": "input",
          "bits": [ 30 ]
        },
        "RECVDHS": {
          "direction": "input",
          "bits": [ 31 ]
        },
        "RECVDLS": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "ADDRS": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "PARITYERROR": {
          "direction": "output",
          "bits": [ 34 ]
        },
        "DI": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42 ]
        },
        "DOBUF": {
          "direction": "output",
          "bits": [ 43, 44, 45, 46, 47, 48, 49, 50 ]
        },
        "DO": {
          "direction": "output",
          "bits": [ 51, 52, 53, 54, 55, 56, 57, 58 ]
        },
        "STATE": {
          "direction": "output",
          "bits": [ 59, 60, 61, 62, 63, 64, 65, 66 ]
        },
        "SDAI": {
          "direction": "input",
          "bits": [ 67 ]
        },
        "SCLI": {
          "direction": "input",
          "bits": [ 68 ]
        },
        "SDAO": {
          "direction": "output",
          "bits": [ 69 ]
        },
        "SCLO": {
          "direction": "output",
          "bits": [ 70 ]
        },
        "SDAOEN": {
          "direction": "output",
          "bits": [ 71 ]
        },
        "SCLOEN": {
          "direction": "output",
          "bits": [ 72 ]
        },
        "SDAPULLO": {
          "direction": "output",
          "bits": [ 73 ]
        },
        "SCLPULLO": {
          "direction": "output",
          "bits": [ 74 ]
        },
        "SDAPULLOEN": {
          "direction": "output",
          "bits": [ 75 ]
        },
        "SCLPULLOEN": {
          "direction": "output",
          "bits": [ 76 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 77 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 78 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 79 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "AAC": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1764.24-1764.27"
          }
        },
        "AAO": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1763.25-1763.28"
          }
        },
        "AAS": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1762.24-1762.27"
          }
        },
        "ACC": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1764.19-1764.22"
          }
        },
        "ACKHS": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1765.34-1765.39"
          }
        },
        "ACKLS": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1766.7-1766.12"
          }
        },
        "ACO": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1763.20-1763.23"
          }
        },
        "ACS": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1762.19-1762.22"
          }
        },
        "ADDRS": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1767.34-1767.39"
          }
        },
        "CE": {
          "hide_name": 0,
          "bits": [ 77 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1778.8-1778.10"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 79 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1778.19-1778.22"
          }
        },
        "CMC": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1764.14-1764.17"
          }
        },
        "CMO": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1763.15-1763.18"
          }
        },
        "CMS": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1762.14-1762.17"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1769.14-1769.16"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 51, 52, 53, 54, 55, 56, 57, 58 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1771.15-1771.17"
          }
        },
        "DOBUF": {
          "hide_name": 0,
          "bits": [ 43, 44, 45, 46, 47, 48, 49, 50 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1770.15-1770.20"
          }
        },
        "LGYC": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1764.8-1764.12"
          }
        },
        "LGYO": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1763.9-1763.13"
          }
        },
        "LGYS": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1762.8-1762.12"
          }
        },
        "PARITYERROR": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1768.8-1768.19"
          }
        },
        "RECVDHS": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1767.16-1767.23"
          }
        },
        "RECVDLS": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1767.25-1767.32"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 78 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1778.12-1778.17"
          }
        },
        "SCLI": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1773.13-1773.17"
          }
        },
        "SCLO": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1774.14-1774.18"
          }
        },
        "SCLOEN": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1775.16-1775.22"
          }
        },
        "SCLPULLO": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1776.18-1776.26"
          }
        },
        "SCLPULLOEN": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1777.20-1777.30"
          }
        },
        "SDAI": {
          "hide_name": 0,
          "bits": [ 67 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1773.7-1773.11"
          }
        },
        "SDAO": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1774.8-1774.12"
          }
        },
        "SDAOEN": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1775.8-1775.14"
          }
        },
        "SDAPULLO": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1776.8-1776.16"
          }
        },
        "SDAPULLOEN": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1777.8-1777.18"
          }
        },
        "SENDAHS": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1765.16-1765.23"
          }
        },
        "SENDALS": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1765.25-1765.32"
          }
        },
        "SENDDHS": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1766.32-1766.39"
          }
        },
        "SENDDLS": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1767.7-1767.14"
          }
        },
        "SIC": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1764.29-1764.32"
          }
        },
        "SIO": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1763.30-1763.33"
          }
        },
        "STATE": {
          "hide_name": 0,
          "bits": [ 59, 60, 61, 62, 63, 64, 65, 66 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1772.15-1772.20"
          }
        },
        "STOPC": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1764.34-1764.39"
          }
        },
        "STOPHDS": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1766.23-1766.30"
          }
        },
        "STOPO": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1763.35-1763.40"
          }
        },
        "STOPS": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1762.29-1762.34"
          }
        },
        "STOPSUS": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1766.14-1766.21"
          }
        },
        "STRTC": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1764.41-1764.46"
          }
        },
        "STRTHDS": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1765.7-1765.14"
          }
        },
        "STRTO": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1763.42-1763.47"
          }
        },
        "STRTS": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1762.36-1762.41"
          }
        }
      }
    },
    "I3C_IOBUF": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1468.1-1472.10"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "IO": {
          "direction": "inout",
          "bits": [ 3 ]
        },
        "I": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "MODESEL": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1471.8-1471.9"
          }
        },
        "IO": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1470.7-1470.9"
          }
        },
        "MODESEL": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1471.11-1471.18"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1469.8-1469.9"
          }
        }
      }
    },
    "IBUF": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:553.1-560.10"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I": {
          "direction": "input",
          "bits": [ 3 ]
        }
      },
      "cells": {
        "$specify$149": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000000000000",
            "T_FALL_MIN": "00000000000000000000000000000000",
            "T_FALL_TYP": "00000000000000000000000000000000",
            "T_RISE_MAX": "00000000000000000000000000000000",
            "T_RISE_MIN": "00000000000000000000000000000000",
            "T_RISE_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:556.3-556.16"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:553.29-553.30"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:553.20-553.21"
          }
        }
      }
    },
    "IDDR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:826.1-833.10"
      },
      "parameter_default_values": {
        "Q0_INIT": "0",
        "Q1_INIT": "0"
      },
      "ports": {
        "D": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "Q0": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "Q1": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:828.8-828.11"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:827.8-827.9"
          }
        },
        "Q0": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:829.9-829.11"
          }
        },
        "Q1": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:830.9-830.11"
          }
        }
      }
    },
    "IDDRC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:835.1-843.10"
      },
      "parameter_default_values": {
        "Q0_INIT": "0",
        "Q1_INIT": "0"
      },
      "ports": {
        "D": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLEAR": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "Q0": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "Q1": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLEAR": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:838.8-838.13"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:837.8-837.11"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:836.8-836.9"
          }
        },
        "Q0": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:839.9-839.11"
          }
        },
        "Q1": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:840.9-840.11"
          }
        }
      }
    },
    "IDES10": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:753.1-774.10"
      },
      "parameter_default_values": {
        "GSREN": "false",
        "LSREN": "true"
      },
      "ports": {
        "Q9": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "Q8": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "Q7": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "Q6": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "Q5": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "Q4": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "Q3": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "Q2": {
          "direction": "output",
          "bits": [ 9 ]
        },
        "Q1": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "Q0": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "FCLK": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "PCLK": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "CALIB": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 16 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CALIB": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:759.8-759.13"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:755.8-755.9"
          }
        },
        "FCLK": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:756.8-756.12"
          }
        },
        "PCLK": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:757.8-757.12"
          }
        },
        "Q0": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:770.9-770.11"
          }
        },
        "Q1": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:769.9-769.11"
          }
        },
        "Q2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:768.9-768.11"
          }
        },
        "Q3": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:767.9-767.11"
          }
        },
        "Q4": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:766.9-766.11"
          }
        },
        "Q5": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:765.9-765.11"
          }
        },
        "Q6": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:764.9-764.11"
          }
        },
        "Q7": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:763.9-763.11"
          }
        },
        "Q8": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:762.9-762.11"
          }
        },
        "Q9": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:761.9-761.11"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:758.8-758.13"
          }
        }
      }
    },
    "IDES16": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:796.1-824.10"
      },
      "parameter_default_values": {
        "GSREN": "false",
        "LSREN": "true"
      },
      "ports": {
        "Q15": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "Q14": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "Q13": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "Q12": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "Q11": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "Q10": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "Q9": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "Q8": {
          "direction": "output",
          "bits": [ 9 ]
        },
        "Q7": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "Q6": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "Q5": {
          "direction": "output",
          "bits": [ 12 ]
        },
        "Q4": {
          "direction": "output",
          "bits": [ 13 ]
        },
        "Q3": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "Q2": {
          "direction": "output",
          "bits": [ 15 ]
        },
        "Q1": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "Q0": {
          "direction": "output",
          "bits": [ 17 ]
        },
        "FCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "PCLK": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "CALIB": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CALIB": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:803.8-803.13"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:799.8-799.9"
          }
        },
        "FCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:800.8-800.12"
          }
        },
        "PCLK": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:801.8-801.12"
          }
        },
        "Q0": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:820.9-820.11"
          }
        },
        "Q1": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:819.9-819.11"
          }
        },
        "Q10": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:810.9-810.12"
          }
        },
        "Q11": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:809.9-809.12"
          }
        },
        "Q12": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:808.9-808.12"
          }
        },
        "Q13": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:807.9-807.12"
          }
        },
        "Q14": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:806.9-806.12"
          }
        },
        "Q15": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:805.9-805.12"
          }
        },
        "Q2": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:818.9-818.11"
          }
        },
        "Q3": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:817.9-817.11"
          }
        },
        "Q4": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:816.9-816.11"
          }
        },
        "Q5": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:815.9-815.11"
          }
        },
        "Q6": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:814.9-814.11"
          }
        },
        "Q7": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:813.9-813.11"
          }
        },
        "Q8": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:812.9-812.11"
          }
        },
        "Q9": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:811.9-811.11"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:802.8-802.13"
          }
        }
      }
    },
    "IDES4": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:715.1-730.10"
      },
      "parameter_default_values": {
        "GSREN": "false",
        "LSREN": "true"
      },
      "ports": {
        "Q3": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "Q2": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "Q1": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "Q0": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "FCLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "PCLK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "CALIB": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 10 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CALIB": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:721.8-721.13"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:717.8-717.9"
          }
        },
        "FCLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:718.8-718.12"
          }
        },
        "PCLK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:719.8-719.12"
          }
        },
        "Q0": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:726.9-726.11"
          }
        },
        "Q1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:725.9-725.11"
          }
        },
        "Q2": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:724.9-724.11"
          }
        },
        "Q3": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:723.9-723.11"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:720.8-720.13"
          }
        }
      }
    },
    "IDES8": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:732.1-751.10"
      },
      "parameter_default_values": {
        "GSREN": "false",
        "LSREN": "true"
      },
      "ports": {
        "Q7": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "Q6": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "Q5": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "Q4": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "Q3": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "Q2": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "Q1": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "Q0": {
          "direction": "output",
          "bits": [ 9 ]
        },
        "FCLK": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "PCLK": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "CALIB": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 14 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CALIB": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:738.8-738.13"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:734.8-734.9"
          }
        },
        "FCLK": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:735.8-735.12"
          }
        },
        "PCLK": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:736.8-736.12"
          }
        },
        "Q0": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:747.9-747.11"
          }
        },
        "Q1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:746.9-746.11"
          }
        },
        "Q2": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:745.9-745.11"
          }
        },
        "Q3": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:744.9-744.11"
          }
        },
        "Q4": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:743.9-743.11"
          }
        },
        "Q5": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:742.9-742.11"
          }
        },
        "Q6": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:741.9-741.11"
          }
        },
        "Q7": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:740.9-740.11"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:737.8-737.13"
          }
        }
      }
    },
    "IEM": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:180.1-186.10"
      },
      "parameter_default_values": {
        "GSREN": "false",
        "LSREN": "true",
        "WINSIZE": "SMALL"
      },
      "ports": {
        "D": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "MCLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "LAG": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "LEAD": {
          "direction": "output",
          "bits": [ 7 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:184.10-184.13"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:184.7-184.8"
          }
        },
        "LAG": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:185.8-185.11"
          }
        },
        "LEAD": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:185.13-185.17"
          }
        },
        "MCLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:184.22-184.26"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:184.15-184.20"
          }
        }
      }
    },
    "INV": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:163.1-166.10"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:164.8-164.9"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:165.8-165.9"
          }
        }
      }
    },
    "IOBUF": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:577.1-583.10"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "IO": {
          "direction": "inout",
          "bits": [ 3 ]
        },
        "I": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "OEN": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:578.9-578.10"
          }
        },
        "IO": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:580.9-580.11"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:579.10-579.11"
          }
        },
        "OEN": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:578.11-578.14"
          }
        }
      }
    },
    "IODELAY": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:169.1-177.10"
      },
      "parameter_default_values": {
        "C_STATIC_DLY": "00000000000000000000000000000000"
      },
      "ports": {
        "DI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "SDTAP": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SETN": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "VALUE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "DF": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "DO": {
          "direction": "output",
          "bits": [ 7 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "DF": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:175.8-175.10"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:171.7-171.9"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:176.8-176.10"
          }
        },
        "SDTAP": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:172.8-172.13"
          }
        },
        "SETN": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:173.8-173.12"
          }
        },
        "VALUE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:174.8-174.13"
          }
        }
      }
    },
    "IODELAYA": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1781.1-1789.10"
      },
      "parameter_default_values": {
        "C_STATIC_DLY": "00000000000000000000000000000000"
      },
      "ports": {
        "DI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "SDTAP": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SETN": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "VALUE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "DF": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "DO": {
          "direction": "output",
          "bits": [ 7 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "DF": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1787.8-1787.10"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1783.7-1783.9"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1788.8-1788.10"
          }
        },
        "SDTAP": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1784.8-1784.13"
          }
        },
        "SETN": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1785.8-1785.12"
          }
        },
        "VALUE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1786.8-1786.13"
          }
        }
      }
    },
    "IODELAYB": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1827.1-1839.10"
      },
      "parameter_default_values": {
        "C_STATIC_DLY": "00000000000000000000000000000000",
        "DA_SEL": "00",
        "DELAY_MUX": "00"
      },
      "ports": {
        "DI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "SDTAP": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SETN": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "VALUE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "DAADJ": {
          "direction": "input",
          "bits": [ 6, 7 ]
        },
        "DF": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "DO": {
          "direction": "output",
          "bits": [ 9 ]
        },
        "DAO": {
          "direction": "output",
          "bits": [ 10 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "DAADJ": {
          "hide_name": 0,
          "bits": [ 6, 7 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1835.13-1835.18"
          }
        },
        "DAO": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1838.8-1838.11"
          }
        },
        "DF": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1836.8-1836.10"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1831.7-1831.9"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1837.8-1837.10"
          }
        },
        "SDTAP": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1832.8-1832.13"
          }
        },
        "SETN": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1833.8-1833.12"
          }
        },
        "VALUE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1834.8-1834.13"
          }
        }
      }
    },
    "IODELAYC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1791.1-1804.10"
      },
      "parameter_default_values": {
        "C_STATIC_DLY": "00000000000000000000000000000000",
        "DA_SEL": "00",
        "DYN_DA_SEL": "false"
      },
      "ports": {
        "DI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "SDTAP": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SETN": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "VALUE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "DASEL": {
          "direction": "input",
          "bits": [ 6, 7 ]
        },
        "DAADJ": {
          "direction": "input",
          "bits": [ 8, 9 ]
        },
        "DF": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "DO": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "DAO": {
          "direction": "output",
          "bits": [ 12 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "DAADJ": {
          "hide_name": 0,
          "bits": [ 8, 9 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1800.13-1800.18"
          }
        },
        "DAO": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1803.8-1803.11"
          }
        },
        "DASEL": {
          "hide_name": 0,
          "bits": [ 6, 7 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1799.13-1799.18"
          }
        },
        "DF": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1801.8-1801.10"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1795.7-1795.9"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1802.8-1802.10"
          }
        },
        "SDTAP": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1796.8-1796.13"
          }
        },
        "SETN": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1797.8-1797.12"
          }
        },
        "VALUE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1798.8-1798.13"
          }
        }
      }
    },
    "IVIDEO": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:776.1-794.10"
      },
      "parameter_default_values": {
        "GSREN": "false",
        "LSREN": "true"
      },
      "ports": {
        "Q6": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "Q5": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "Q4": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "Q3": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "Q2": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "Q1": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "Q0": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "FCLK": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "PCLK": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "CALIB": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 13 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CALIB": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:782.8-782.13"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:778.8-778.9"
          }
        },
        "FCLK": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:779.8-779.12"
          }
        },
        "PCLK": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:780.8-780.12"
          }
        },
        "Q0": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:790.9-790.11"
          }
        },
        "Q1": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:789.9-789.11"
          }
        },
        "Q2": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:788.9-788.11"
          }
        },
        "Q3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:787.9-787.11"
          }
        },
        "Q4": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:786.9-786.11"
          }
        },
        "Q5": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:785.9-785.11"
          }
        },
        "Q6": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:784.9-784.11"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:781.8-781.13"
          }
        }
      }
    },
    "LUT1": {
      "attributes": {
        "abc9_lut": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:2.1-8.10"
      },
      "parameter_default_values": {
        "INIT": "00"
      },
      "ports": {
        "F": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        }
      },
      "cells": {
        "$specify$32": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001110000110",
            "T_FALL_MIN": "00000000000000000000001110000110",
            "T_FALL_TYP": "00000000000000000000001110000110",
            "T_RISE_MAX": "00000000000000000000001000101011",
            "T_RISE_MIN": "00000000000000000000001000101011",
            "T_RISE_TYP": "00000000000000000000001000101011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:5.3-5.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "F": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:2.20-2.21"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:2.29-2.31"
          }
        }
      }
    },
    "LUT2": {
      "attributes": {
        "abc9_lut": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:11.1-19.10"
      },
      "parameter_default_values": {
        "INIT": "0000"
      },
      "ports": {
        "F": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
        "$specify$33": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010010100000",
            "T_FALL_MIN": "00000000000000000000010010100000",
            "T_FALL_TYP": "00000000000000000000010010100000",
            "T_RISE_MAX": "00000000000000000000001101100011",
            "T_RISE_MIN": "00000000000000000000001101100011",
            "T_RISE_TYP": "00000000000000000000001101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:14.3-14.27"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$34": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001110000110",
            "T_FALL_MIN": "00000000000000000000001110000110",
            "T_FALL_TYP": "00000000000000000000001110000110",
            "T_RISE_MAX": "00000000000000000000001000101011",
            "T_RISE_MIN": "00000000000000000000001000101011",
            "T_RISE_TYP": "00000000000000000000001000101011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:15.3-15.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        }
      },
      "netnames": {
        "F": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:11.20-11.21"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:11.29-11.31"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:11.33-11.35"
          }
        }
      }
    },
    "LUT3": {
      "attributes": {
        "abc9_lut": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:22.1-32.10"
      },
      "parameter_default_values": {
        "INIT": "00000000"
      },
      "ports": {
        "F": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$specify$35": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010111001110",
            "T_FALL_MIN": "00000000000000000000010111001110",
            "T_FALL_TYP": "00000000000000000000010111001110",
            "T_RISE_MAX": "00000000000000000000010000011110",
            "T_RISE_MIN": "00000000000000000000010000011110",
            "T_RISE_TYP": "00000000000000000000010000011110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:25.3-25.28"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$36": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010010100000",
            "T_FALL_MIN": "00000000000000000000010010100000",
            "T_FALL_TYP": "00000000000000000000010010100000",
            "T_RISE_MAX": "00000000000000000000001101100011",
            "T_RISE_MIN": "00000000000000000000001101100011",
            "T_RISE_TYP": "00000000000000000000001101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:26.3-26.27"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$37": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001110000110",
            "T_FALL_MIN": "00000000000000000000001110000110",
            "T_FALL_TYP": "00000000000000000000001110000110",
            "T_RISE_MAX": "00000000000000000000001000101011",
            "T_RISE_MIN": "00000000000000000000001000101011",
            "T_RISE_TYP": "00000000000000000000001000101011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:27.3-27.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        }
      },
      "netnames": {
        "F": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:22.20-22.21"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:22.29-22.31"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:22.33-22.35"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:22.37-22.39"
          }
        }
      }
    },
    "LUT4": {
      "attributes": {
        "abc9_lut": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:35.1-47.10"
      },
      "parameter_default_values": {
        "INIT": "0000000000000000"
      },
      "ports": {
        "F": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
        "$specify$38": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010111001110",
            "T_FALL_MIN": "00000000000000000000010111001110",
            "T_FALL_TYP": "00000000000000000000010111001110",
            "T_RISE_MAX": "00000000000000000000010000011110",
            "T_RISE_MIN": "00000000000000000000010000011110",
            "T_RISE_TYP": "00000000000000000000010000011110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:38.3-38.28"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$39": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000011000101111",
            "T_FALL_MIN": "00000000000000000000011000101111",
            "T_FALL_TYP": "00000000000000000000011000101111",
            "T_RISE_MAX": "00000000000000000000010000011101",
            "T_RISE_MIN": "00000000000000000000010000011101",
            "T_RISE_TYP": "00000000000000000000010000011101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:39.3-39.28"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$40": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010010100000",
            "T_FALL_MIN": "00000000000000000000010010100000",
            "T_FALL_TYP": "00000000000000000000010010100000",
            "T_RISE_MAX": "00000000000000000000001101100011",
            "T_RISE_MIN": "00000000000000000000001101100011",
            "T_RISE_TYP": "00000000000000000000001101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:40.3-40.27"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$41": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001110000110",
            "T_FALL_MIN": "00000000000000000000001110000110",
            "T_FALL_TYP": "00000000000000000000001110000110",
            "T_RISE_MAX": "00000000000000000000001000101011",
            "T_RISE_MIN": "00000000000000000000001000101011",
            "T_RISE_TYP": "00000000000000000000001000101011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:41.3-41.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 6 ]
          }
        }
      },
      "netnames": {
        "F": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:35.20-35.21"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:35.29-35.31"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:35.33-35.35"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:35.37-35.39"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:35.41-35.43"
          }
        }
      }
    },
    "LUT5": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:51.1-55.10"
      },
      "parameter_default_values": {
        "INIT": "00000000000000000000000000000000"
      },
      "ports": {
        "I0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "I4": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "F": {
          "direction": "output",
          "bits": [ 7 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "F": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:54.8-54.9"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:53.7-53.9"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:53.11-53.13"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:53.15-53.17"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:53.19-53.21"
          }
        },
        "I4": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:53.23-53.25"
          }
        }
      }
    },
    "LUT6": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:58.1-62.10"
      },
      "parameter_default_values": {
        "INIT": "0000000000000000000000000000000000000000000000000000000000000000"
      },
      "ports": {
        "I0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "I4": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "I5": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "F": {
          "direction": "output",
          "bits": [ 8 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "F": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:61.8-61.9"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:60.7-60.9"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:60.11-60.13"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:60.15-60.17"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:60.19-60.21"
          }
        },
        "I4": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:60.23-60.25"
          }
        },
        "I5": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:60.27-60.29"
          }
        }
      }
    },
    "LUT7": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:65.1-69.10"
      },
      "parameter_default_values": {
        "INIT": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
      },
      "ports": {
        "I0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "I4": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "I5": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "I6": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "F": {
          "direction": "output",
          "bits": [ 9 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "F": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:68.8-68.9"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:67.7-67.9"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:67.11-67.13"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:67.15-67.17"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:67.19-67.21"
          }
        },
        "I4": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:67.23-67.25"
          }
        },
        "I5": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:67.27-67.29"
          }
        },
        "I6": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:67.31-67.33"
          }
        }
      }
    },
    "LUT8": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:72.1-76.10"
      },
      "parameter_default_values": {
        "INIT": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
      },
      "ports": {
        "I0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "I4": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "I5": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "I6": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "I7": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "F": {
          "direction": "output",
          "bits": [ 10 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "F": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:75.8-75.9"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:74.7-74.9"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:74.11-74.13"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:74.15-74.17"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:74.19-74.21"
          }
        },
        "I4": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:74.23-74.25"
          }
        },
        "I5": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:74.27-74.29"
          }
        },
        "I6": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:74.31-74.33"
          }
        },
        "I7": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:74.35-74.37"
          }
        }
      }
    },
    "MCU": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1607.1-1608.10"
      },
      "ports": {
      },
      "cells": {
      },
      "netnames": {
      }
    },
    "MIPI_DPHY_RX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1954.1-1994.10"
      },
      "parameter_default_values": {
        "ALIGN_BYTE": "10111000",
        "MIPI_CK_EN": "1",
        "MIPI_LANE0_EN": "0",
        "MIPI_LANE1_EN": "0",
        "MIPI_LANE2_EN": "0",
        "MIPI_LANE3_EN": "0",
        "SYNC_CLK_SEL": "1"
      },
      "ports": {
        "D0LN_HSRXD": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "D1LN_HSRXD": {
          "direction": "output",
          "bits": [ 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ]
        },
        "D2LN_HSRXD": {
          "direction": "output",
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49 ]
        },
        "D3LN_HSRXD": {
          "direction": "output",
          "bits": [ 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ]
        },
        "D0LN_HSRXD_VLD": {
          "direction": "output",
          "bits": [ 66 ]
        },
        "D1LN_HSRXD_VLD": {
          "direction": "output",
          "bits": [ 67 ]
        },
        "D2LN_HSRXD_VLD": {
          "direction": "output",
          "bits": [ 68 ]
        },
        "D3LN_HSRXD_VLD": {
          "direction": "output",
          "bits": [ 69 ]
        },
        "DI_LPRX0_N": {
          "direction": "output",
          "bits": [ 70 ]
        },
        "DI_LPRX0_P": {
          "direction": "output",
          "bits": [ 71 ]
        },
        "DI_LPRX1_N": {
          "direction": "output",
          "bits": [ 72 ]
        },
        "DI_LPRX1_P": {
          "direction": "output",
          "bits": [ 73 ]
        },
        "DI_LPRX2_N": {
          "direction": "output",
          "bits": [ 74 ]
        },
        "DI_LPRX2_P": {
          "direction": "output",
          "bits": [ 75 ]
        },
        "DI_LPRX3_N": {
          "direction": "output",
          "bits": [ 76 ]
        },
        "DI_LPRX3_P": {
          "direction": "output",
          "bits": [ 77 ]
        },
        "DI_LPRXCK_N": {
          "direction": "output",
          "bits": [ 78 ]
        },
        "DI_LPRXCK_P": {
          "direction": "output",
          "bits": [ 79 ]
        },
        "RX_CLK_O": {
          "direction": "output",
          "bits": [ 80 ]
        },
        "DESKEW_ERROR": {
          "direction": "output",
          "bits": [ 81 ]
        },
        "CK_N": {
          "direction": "inout",
          "bits": [ 82 ]
        },
        "CK_P": {
          "direction": "inout",
          "bits": [ 83 ]
        },
        "RX0_N": {
          "direction": "inout",
          "bits": [ 84 ]
        },
        "RX0_P": {
          "direction": "inout",
          "bits": [ 85 ]
        },
        "RX1_N": {
          "direction": "inout",
          "bits": [ 86 ]
        },
        "RX1_P": {
          "direction": "inout",
          "bits": [ 87 ]
        },
        "RX2_N": {
          "direction": "inout",
          "bits": [ 88 ]
        },
        "RX2_P": {
          "direction": "inout",
          "bits": [ 89 ]
        },
        "RX3_N": {
          "direction": "inout",
          "bits": [ 90 ]
        },
        "RX3_P": {
          "direction": "inout",
          "bits": [ 91 ]
        },
        "LPRX_EN_CK": {
          "direction": "input",
          "bits": [ 92 ]
        },
        "LPRX_EN_D0": {
          "direction": "input",
          "bits": [ 93 ]
        },
        "LPRX_EN_D1": {
          "direction": "input",
          "bits": [ 94 ]
        },
        "LPRX_EN_D2": {
          "direction": "input",
          "bits": [ 95 ]
        },
        "LPRX_EN_D3": {
          "direction": "input",
          "bits": [ 96 ]
        },
        "HSRX_ODTEN_CK": {
          "direction": "input",
          "bits": [ 97 ]
        },
        "HSRX_ODTEN_D0": {
          "direction": "input",
          "bits": [ 98 ]
        },
        "HSRX_ODTEN_D1": {
          "direction": "input",
          "bits": [ 99 ]
        },
        "HSRX_ODTEN_D2": {
          "direction": "input",
          "bits": [ 100 ]
        },
        "HSRX_ODTEN_D3": {
          "direction": "input",
          "bits": [ 101 ]
        },
        "D0LN_HSRX_DREN": {
          "direction": "input",
          "bits": [ 102 ]
        },
        "D1LN_HSRX_DREN": {
          "direction": "input",
          "bits": [ 103 ]
        },
        "D2LN_HSRX_DREN": {
          "direction": "input",
          "bits": [ 104 ]
        },
        "D3LN_HSRX_DREN": {
          "direction": "input",
          "bits": [ 105 ]
        },
        "HSRX_EN_CK": {
          "direction": "input",
          "bits": [ 106 ]
        },
        "HS_8BIT_MODE": {
          "direction": "input",
          "bits": [ 107 ]
        },
        "RX_CLK_1X": {
          "direction": "input",
          "bits": [ 108 ]
        },
        "RX_INVERT": {
          "direction": "input",
          "bits": [ 109 ]
        },
        "LALIGN_EN": {
          "direction": "input",
          "bits": [ 110 ]
        },
        "WALIGN_BY": {
          "direction": "input",
          "bits": [ 111 ]
        },
        "DO_LPTX0_N": {
          "direction": "input",
          "bits": [ 112 ]
        },
        "DO_LPTX0_P": {
          "direction": "input",
          "bits": [ 113 ]
        },
        "DO_LPTX1_N": {
          "direction": "input",
          "bits": [ 114 ]
        },
        "DO_LPTX1_P": {
          "direction": "input",
          "bits": [ 115 ]
        },
        "DO_LPTX2_N": {
          "direction": "input",
          "bits": [ 116 ]
        },
        "DO_LPTX2_P": {
          "direction": "input",
          "bits": [ 117 ]
        },
        "DO_LPTX3_N": {
          "direction": "input",
          "bits": [ 118 ]
        },
        "DO_LPTX3_P": {
          "direction": "input",
          "bits": [ 119 ]
        },
        "DO_LPTXCK_N": {
          "direction": "input",
          "bits": [ 120 ]
        },
        "DO_LPTXCK_P": {
          "direction": "input",
          "bits": [ 121 ]
        },
        "LPTX_EN_CK": {
          "direction": "input",
          "bits": [ 122 ]
        },
        "LPTX_EN_D0": {
          "direction": "input",
          "bits": [ 123 ]
        },
        "LPTX_EN_D1": {
          "direction": "input",
          "bits": [ 124 ]
        },
        "LPTX_EN_D2": {
          "direction": "input",
          "bits": [ 125 ]
        },
        "LPTX_EN_D3": {
          "direction": "input",
          "bits": [ 126 ]
        },
        "BYTE_LENDIAN": {
          "direction": "input",
          "bits": [ 127 ]
        },
        "HSRX_STOP": {
          "direction": "input",
          "bits": [ 128 ]
        },
        "LPRX_ULP_LN0": {
          "direction": "input",
          "bits": [ 129 ]
        },
        "LPRX_ULP_LN1": {
          "direction": "input",
          "bits": [ 130 ]
        },
        "LPRX_ULP_LN2": {
          "direction": "input",
          "bits": [ 131 ]
        },
        "LPRX_ULP_LN3": {
          "direction": "input",
          "bits": [ 132 ]
        },
        "LPRX_ULP_CK": {
          "direction": "input",
          "bits": [ 133 ]
        },
        "PWRON": {
          "direction": "input",
          "bits": [ 134 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 135 ]
        },
        "DESKEW_LNSEL": {
          "direction": "input",
          "bits": [ 136, 137, 138 ]
        },
        "DESKEW_MTH": {
          "direction": "input",
          "bits": [ 139, 140, 141, 142, 143, 144, 145, 146 ]
        },
        "DESKEW_OWVAL": {
          "direction": "input",
          "bits": [ 147, 148, 149, 150, 151, 152, 153 ]
        },
        "DESKEW_REQ": {
          "direction": "input",
          "bits": [ 154 ]
        },
        "DRST_N": {
          "direction": "input",
          "bits": [ 155 ]
        },
        "ONE_BYTE0_MATCH": {
          "direction": "input",
          "bits": [ 156 ]
        },
        "WORD_LENDIAN": {
          "direction": "input",
          "bits": [ 157 ]
        },
        "FIFO_RD_STD": {
          "direction": "input",
          "bits": [ 158, 159, 160 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYTE_LENDIAN": {
          "hide_name": 0,
          "bits": [ 127 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1974.7-1974.19"
          }
        },
        "CK_N": {
          "hide_name": 0,
          "bits": [ 82 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1961.8-1961.12"
          }
        },
        "CK_P": {
          "hide_name": 0,
          "bits": [ 83 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1961.14-1961.18"
          }
        },
        "D0LN_HSRXD": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1955.15-1955.25"
          }
        },
        "D0LN_HSRXD_VLD": {
          "hide_name": 0,
          "bits": [ 66 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1956.8-1956.22"
          }
        },
        "D0LN_HSRX_DREN": {
          "hide_name": 0,
          "bits": [ 102 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1964.7-1964.21"
          }
        },
        "D1LN_HSRXD": {
          "hide_name": 0,
          "bits": [ 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1955.27-1955.37"
          }
        },
        "D1LN_HSRXD_VLD": {
          "hide_name": 0,
          "bits": [ 67 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1956.23-1956.37"
          }
        },
        "D1LN_HSRX_DREN": {
          "hide_name": 0,
          "bits": [ 103 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1964.24-1964.38"
          }
        },
        "D2LN_HSRXD": {
          "hide_name": 0,
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1955.39-1955.49"
          }
        },
        "D2LN_HSRXD_VLD": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1956.38-1956.52"
          }
        },
        "D2LN_HSRX_DREN": {
          "hide_name": 0,
          "bits": [ 104 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1964.40-1964.54"
          }
        },
        "D3LN_HSRXD": {
          "hide_name": 0,
          "bits": [ 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1955.51-1955.61"
          }
        },
        "D3LN_HSRXD_VLD": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1956.53-1956.67"
          }
        },
        "D3LN_HSRX_DREN": {
          "hide_name": 0,
          "bits": [ 105 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1964.56-1964.70"
          }
        },
        "DESKEW_ERROR": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1960.8-1960.20"
          }
        },
        "DESKEW_LNSEL": {
          "hide_name": 0,
          "bits": [ 136, 137, 138 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1979.13-1979.25"
          }
        },
        "DESKEW_MTH": {
          "hide_name": 0,
          "bits": [ 139, 140, 141, 142, 143, 144, 145, 146 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1980.13-1980.23"
          }
        },
        "DESKEW_OWVAL": {
          "hide_name": 0,
          "bits": [ 147, 148, 149, 150, 151, 152, 153 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1981.13-1981.25"
          }
        },
        "DESKEW_REQ": {
          "hide_name": 0,
          "bits": [ 154 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1982.7-1982.17"
          }
        },
        "DI_LPRX0_N": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1957.8-1957.18"
          }
        },
        "DI_LPRX0_P": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1957.20-1957.30"
          }
        },
        "DI_LPRX1_N": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1957.32-1957.42"
          }
        },
        "DI_LPRX1_P": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1957.44-1957.54"
          }
        },
        "DI_LPRX2_N": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1957.56-1957.66"
          }
        },
        "DI_LPRX2_P": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1957.68-1957.78"
          }
        },
        "DI_LPRX3_N": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1957.80-1957.90"
          }
        },
        "DI_LPRX3_P": {
          "hide_name": 0,
          "bits": [ 77 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1957.92-1957.102"
          }
        },
        "DI_LPRXCK_N": {
          "hide_name": 0,
          "bits": [ 78 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1958.8-1958.19"
          }
        },
        "DI_LPRXCK_P": {
          "hide_name": 0,
          "bits": [ 79 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1958.21-1958.32"
          }
        },
        "DO_LPTX0_N": {
          "hide_name": 0,
          "bits": [ 112 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1971.7-1971.17"
          }
        },
        "DO_LPTX0_P": {
          "hide_name": 0,
          "bits": [ 113 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1971.19-1971.29"
          }
        },
        "DO_LPTX1_N": {
          "hide_name": 0,
          "bits": [ 114 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1971.31-1971.41"
          }
        },
        "DO_LPTX1_P": {
          "hide_name": 0,
          "bits": [ 115 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1971.43-1971.53"
          }
        },
        "DO_LPTX2_N": {
          "hide_name": 0,
          "bits": [ 116 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1971.55-1971.65"
          }
        },
        "DO_LPTX2_P": {
          "hide_name": 0,
          "bits": [ 117 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1971.67-1971.77"
          }
        },
        "DO_LPTX3_N": {
          "hide_name": 0,
          "bits": [ 118 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1971.79-1971.89"
          }
        },
        "DO_LPTX3_P": {
          "hide_name": 0,
          "bits": [ 119 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1971.91-1971.101"
          }
        },
        "DO_LPTXCK_N": {
          "hide_name": 0,
          "bits": [ 120 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1972.7-1972.18"
          }
        },
        "DO_LPTXCK_P": {
          "hide_name": 0,
          "bits": [ 121 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1972.20-1972.31"
          }
        },
        "DRST_N": {
          "hide_name": 0,
          "bits": [ 155 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1983.7-1983.13"
          }
        },
        "FIFO_RD_STD": {
          "hide_name": 0,
          "bits": [ 158, 159, 160 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1986.13-1986.24"
          }
        },
        "HSRX_EN_CK": {
          "hide_name": 0,
          "bits": [ 106 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1965.7-1965.17"
          }
        },
        "HSRX_ODTEN_CK": {
          "hide_name": 0,
          "bits": [ 97 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1963.7-1963.20"
          }
        },
        "HSRX_ODTEN_D0": {
          "hide_name": 0,
          "bits": [ 98 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1963.22-1963.35"
          }
        },
        "HSRX_ODTEN_D1": {
          "hide_name": 0,
          "bits": [ 99 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1963.38-1963.51"
          }
        },
        "HSRX_ODTEN_D2": {
          "hide_name": 0,
          "bits": [ 100 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1963.53-1963.66"
          }
        },
        "HSRX_ODTEN_D3": {
          "hide_name": 0,
          "bits": [ 101 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1963.68-1963.81"
          }
        },
        "HSRX_STOP": {
          "hide_name": 0,
          "bits": [ 128 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1975.7-1975.16"
          }
        },
        "HS_8BIT_MODE": {
          "hide_name": 0,
          "bits": [ 107 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1966.7-1966.19"
          }
        },
        "LALIGN_EN": {
          "hide_name": 0,
          "bits": [ 110 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1969.7-1969.16"
          }
        },
        "LPRX_EN_CK": {
          "hide_name": 0,
          "bits": [ 92 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1962.7-1962.17"
          }
        },
        "LPRX_EN_D0": {
          "hide_name": 0,
          "bits": [ 93 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1962.19-1962.29"
          }
        },
        "LPRX_EN_D1": {
          "hide_name": 0,
          "bits": [ 94 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1962.31-1962.41"
          }
        },
        "LPRX_EN_D2": {
          "hide_name": 0,
          "bits": [ 95 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1962.43-1962.53"
          }
        },
        "LPRX_EN_D3": {
          "hide_name": 0,
          "bits": [ 96 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1962.55-1962.65"
          }
        },
        "LPRX_ULP_CK": {
          "hide_name": 0,
          "bits": [ 133 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1976.63-1976.74"
          }
        },
        "LPRX_ULP_LN0": {
          "hide_name": 0,
          "bits": [ 129 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1976.7-1976.19"
          }
        },
        "LPRX_ULP_LN1": {
          "hide_name": 0,
          "bits": [ 130 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1976.21-1976.33"
          }
        },
        "LPRX_ULP_LN2": {
          "hide_name": 0,
          "bits": [ 131 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1976.35-1976.47"
          }
        },
        "LPRX_ULP_LN3": {
          "hide_name": 0,
          "bits": [ 132 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1976.49-1976.61"
          }
        },
        "LPTX_EN_CK": {
          "hide_name": 0,
          "bits": [ 122 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1973.7-1973.17"
          }
        },
        "LPTX_EN_D0": {
          "hide_name": 0,
          "bits": [ 123 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1973.19-1973.29"
          }
        },
        "LPTX_EN_D1": {
          "hide_name": 0,
          "bits": [ 124 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1973.31-1973.41"
          }
        },
        "LPTX_EN_D2": {
          "hide_name": 0,
          "bits": [ 125 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1973.43-1973.53"
          }
        },
        "LPTX_EN_D3": {
          "hide_name": 0,
          "bits": [ 126 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1973.55-1973.65"
          }
        },
        "ONE_BYTE0_MATCH": {
          "hide_name": 0,
          "bits": [ 156 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1984.7-1984.22"
          }
        },
        "PWRON": {
          "hide_name": 0,
          "bits": [ 134 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1977.7-1977.12"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 135 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1978.7-1978.12"
          }
        },
        "RX0_N": {
          "hide_name": 0,
          "bits": [ 84 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1961.20-1961.25"
          }
        },
        "RX0_P": {
          "hide_name": 0,
          "bits": [ 85 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1961.27-1961.32"
          }
        },
        "RX1_N": {
          "hide_name": 0,
          "bits": [ 86 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1961.34-1961.39"
          }
        },
        "RX1_P": {
          "hide_name": 0,
          "bits": [ 87 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1961.41-1961.46"
          }
        },
        "RX2_N": {
          "hide_name": 0,
          "bits": [ 88 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1961.48-1961.53"
          }
        },
        "RX2_P": {
          "hide_name": 0,
          "bits": [ 89 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1961.55-1961.60"
          }
        },
        "RX3_N": {
          "hide_name": 0,
          "bits": [ 90 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1961.62-1961.67"
          }
        },
        "RX3_P": {
          "hide_name": 0,
          "bits": [ 91 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1961.69-1961.74"
          }
        },
        "RX_CLK_1X": {
          "hide_name": 0,
          "bits": [ 108 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1967.7-1967.16"
          }
        },
        "RX_CLK_O": {
          "hide_name": 0,
          "bits": [ 80 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1959.8-1959.16"
          }
        },
        "RX_INVERT": {
          "hide_name": 0,
          "bits": [ 109 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1968.7-1968.16"
          }
        },
        "WALIGN_BY": {
          "hide_name": 0,
          "bits": [ 111 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1970.7-1970.16"
          }
        },
        "WORD_LENDIAN": {
          "hide_name": 0,
          "bits": [ 157 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1985.7-1985.19"
          }
        }
      }
    },
    "MIPI_IBUF": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1438.1-1444.10"
      },
      "ports": {
        "OH": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "OL": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "OB": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "IO": {
          "direction": "inout",
          "bits": [ 5 ]
        },
        "IOB": {
          "direction": "inout",
          "bits": [ 6 ]
        },
        "I": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "IB": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "OEN": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "OENB": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "HSREN": {
          "direction": "input",
          "bits": [ 11 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "HSREN": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1443.7-1443.12"
          }
        },
        "I": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1441.8-1441.9"
          }
        },
        "IB": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1441.11-1441.13"
          }
        },
        "IO": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1440.7-1440.9"
          }
        },
        "IOB": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1440.11-1440.14"
          }
        },
        "OB": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1439.16-1439.18"
          }
        },
        "OEN": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1442.7-1442.10"
          }
        },
        "OENB": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1442.12-1442.16"
          }
        },
        "OH": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1439.8-1439.10"
          }
        },
        "OL": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1439.12-1439.14"
          }
        }
      }
    },
    "MIPI_IBUF_HS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1446.1-1449.10"
      },
      "ports": {
        "OH": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "IB": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1448.8-1448.9"
          }
        },
        "IB": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1448.11-1448.13"
          }
        },
        "OH": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1447.8-1447.10"
          }
        }
      }
    },
    "MIPI_IBUF_LP": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1451.1-1456.10"
      },
      "ports": {
        "OL": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "OB": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "I": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "IB": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1454.8-1454.9"
          }
        },
        "IB": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1455.7-1455.9"
          }
        },
        "OB": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1453.8-1453.10"
          }
        },
        "OL": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1452.8-1452.10"
          }
        }
      }
    },
    "MIPI_OBUF": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1458.1-1461.10"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "OB": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "I": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "IB": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "MODESEL": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1460.8-1460.9"
          }
        },
        "IB": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1460.11-1460.13"
          }
        },
        "MODESEL": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1460.15-1460.22"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1459.8-1459.9"
          }
        },
        "OB": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1459.11-1459.13"
          }
        }
      }
    },
    "MIPI_OBUF_A": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1463.1-1466.10"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "OB": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "I": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "IB": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "IL": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "MODESEL": {
          "direction": "input",
          "bits": [ 7 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1465.8-1465.9"
          }
        },
        "IB": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1465.11-1465.13"
          }
        },
        "IL": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1465.15-1465.17"
          }
        },
        "MODESEL": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1465.19-1465.26"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1464.8-1464.9"
          }
        },
        "OB": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1464.11-1464.13"
          }
        }
      }
    },
    "MULT18X18": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1206.1-1224.10"
      },
      "parameter_default_values": {
        "AREG": "0",
        "ASIGN_REG": "0",
        "BREG": "0",
        "BSIGN_REG": "0",
        "MULT_RESET_MODE": "SYNC",
        "OUT_REG": "0",
        "PIPE_REG": "0",
        "SOA_REG": "0"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ]
        },
        "SIA": {
          "direction": "input",
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55 ]
        },
        "SIB": {
          "direction": "input",
          "bits": [ 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73 ]
        },
        "ASIGN": {
          "direction": "input",
          "bits": [ 74 ]
        },
        "BSIGN": {
          "direction": "input",
          "bits": [ 75 ]
        },
        "ASEL": {
          "direction": "input",
          "bits": [ 76 ]
        },
        "BSEL": {
          "direction": "input",
          "bits": [ 77 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 78 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 79 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 80 ]
        },
        "DOUT": {
          "direction": "output",
          "bits": [ 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116 ]
        },
        "SOA": {
          "direction": "output",
          "bits": [ 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134 ]
        },
        "SOB": {
          "direction": "output",
          "bits": [ 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1207.15-1207.16"
          }
        },
        "ASEL": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1210.8-1210.12"
          }
        },
        "ASIGN": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1209.8-1209.13"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1208.15-1208.16"
          }
        },
        "BSEL": {
          "hide_name": 0,
          "bits": [ 77 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1210.13-1210.17"
          }
        },
        "BSIGN": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1209.14-1209.19"
          }
        },
        "CE": {
          "hide_name": 0,
          "bits": [ 78 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1211.8-1211.10"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 79 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1212.8-1212.11"
          }
        },
        "DOUT": {
          "hide_name": 0,
          "bits": [ 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1214.15-1214.19"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 80 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1213.8-1213.13"
          }
        },
        "SIA": {
          "hide_name": 0,
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1207.17-1207.20"
          }
        },
        "SIB": {
          "hide_name": 0,
          "bits": [ 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1208.17-1208.20"
          }
        },
        "SOA": {
          "hide_name": 0,
          "bits": [ 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1215.15-1215.18"
          }
        },
        "SOB": {
          "hide_name": 0,
          "bits": [ 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1215.19-1215.22"
          }
        }
      }
    },
    "MULT36X36": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1226.1-1242.10"
      },
      "parameter_default_values": {
        "AREG": "0",
        "ASIGN_REG": "0",
        "BREG": "0",
        "BSIGN_REG": "0",
        "MULT_RESET_MODE": "SYNC",
        "OUT0_REG": "0",
        "OUT1_REG": "0",
        "PIPE_REG": "0"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73 ]
        },
        "ASIGN": {
          "direction": "input",
          "bits": [ 74 ]
        },
        "BSIGN": {
          "direction": "input",
          "bits": [ 75 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 76 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 77 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 78 ]
        },
        "DOUT": {
          "direction": "output",
          "bits": [ 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1227.15-1227.16"
          }
        },
        "ASIGN": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1229.8-1229.13"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1228.15-1228.16"
          }
        },
        "BSIGN": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1229.14-1229.19"
          }
        },
        "CE": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1230.8-1230.10"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 77 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1231.8-1231.11"
          }
        },
        "DOUT": {
          "hide_name": 0,
          "bits": [ 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1233.15-1233.19"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 78 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1232.8-1232.13"
          }
        }
      }
    },
    "MULT9X9": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1186.1-1204.10"
      },
      "parameter_default_values": {
        "AREG": "0",
        "ASIGN_REG": "0",
        "BREG": "0",
        "BSIGN_REG": "0",
        "MULT_RESET_MODE": "SYNC",
        "OUT_REG": "0",
        "PIPE_REG": "0",
        "SOA_REG": "0"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10 ]
        },
        "SIA": {
          "direction": "input",
          "bits": [ 11, 12, 13, 14, 15, 16, 17, 18, 19 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28 ]
        },
        "SIB": {
          "direction": "input",
          "bits": [ 29, 30, 31, 32, 33, 34, 35, 36, 37 ]
        },
        "ASIGN": {
          "direction": "input",
          "bits": [ 38 ]
        },
        "BSIGN": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "ASEL": {
          "direction": "input",
          "bits": [ 40 ]
        },
        "BSEL": {
          "direction": "input",
          "bits": [ 41 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 42 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 43 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 44 ]
        },
        "DOUT": {
          "direction": "output",
          "bits": [ 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62 ]
        },
        "SOA": {
          "direction": "output",
          "bits": [ 63, 64, 65, 66, 67, 68, 69, 70, 71 ]
        },
        "SOB": {
          "direction": "output",
          "bits": [ 72, 73, 74, 75, 76, 77, 78, 79, 80 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1187.14-1187.15"
          }
        },
        "ASEL": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1190.8-1190.12"
          }
        },
        "ASIGN": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1189.8-1189.13"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1188.14-1188.15"
          }
        },
        "BSEL": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1190.13-1190.17"
          }
        },
        "BSIGN": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1189.14-1189.19"
          }
        },
        "CE": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1191.8-1191.10"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1192.8-1192.11"
          }
        },
        "DOUT": {
          "hide_name": 0,
          "bits": [ 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1194.15-1194.19"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1193.8-1193.13"
          }
        },
        "SIA": {
          "hide_name": 0,
          "bits": [ 11, 12, 13, 14, 15, 16, 17, 18, 19 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1187.16-1187.19"
          }
        },
        "SIB": {
          "hide_name": 0,
          "bits": [ 29, 30, 31, 32, 33, 34, 35, 36, 37 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1188.16-1188.19"
          }
        },
        "SOA": {
          "hide_name": 0,
          "bits": [ 63, 64, 65, 66, 67, 68, 69, 70, 71 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1195.14-1195.17"
          }
        },
        "SOB": {
          "hide_name": 0,
          "bits": [ 72, 73, 74, 75, 76, 77, 78, 79, 80 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1195.18-1195.21"
          }
        }
      }
    },
    "MULTADDALU18X18": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1269.1-1305.10"
      },
      "parameter_default_values": {
        "A0REG": "0",
        "A1REG": "0",
        "ACCLOAD_REG0": "0",
        "ACCLOAD_REG1": "0",
        "ASIGN0_REG": "0",
        "ASIGN1_REG": "0",
        "B0REG": "0",
        "B1REG": "0",
        "BSIGN0_REG": "0",
        "BSIGN1_REG": "0",
        "B_ADD_SUB": "0",
        "CREG": "0",
        "C_ADD_SUB": "0",
        "MULTADDALU18X18_MODE": "00000000000000000000000000000000",
        "MULT_RESET_MODE": "SYNC",
        "OUT_REG": "0",
        "PIPE0_REG": "0",
        "PIPE1_REG": "0",
        "SOA_REG": "0"
      },
      "ports": {
        "A0": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ]
        },
        "B0": {
          "direction": "input",
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ]
        },
        "A1": {
          "direction": "input",
          "bits": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55 ]
        },
        "B1": {
          "direction": "input",
          "bits": [ 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127 ]
        },
        "SIA": {
          "direction": "input",
          "bits": [ 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145 ]
        },
        "SIB": {
          "direction": "input",
          "bits": [ 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163 ]
        },
        "ASIGN": {
          "direction": "input",
          "bits": [ 164, 165 ]
        },
        "BSIGN": {
          "direction": "input",
          "bits": [ 166, 167 ]
        },
        "ASEL": {
          "direction": "input",
          "bits": [ 168, 169 ]
        },
        "BSEL": {
          "direction": "input",
          "bits": [ 170, 171 ]
        },
        "CASI": {
          "direction": "input",
          "bits": [ 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 227 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 228 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 229 ]
        },
        "ACCLOAD": {
          "direction": "input",
          "bits": [ 230 ]
        },
        "DOUT": {
          "direction": "output",
          "bits": [ 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284 ]
        },
        "CASO": {
          "direction": "output",
          "bits": [ 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339 ]
        },
        "SOA": {
          "direction": "output",
          "bits": [ 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357 ]
        },
        "SOB": {
          "direction": "output",
          "bits": [ 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A0": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1270.14-1270.16"
          }
        },
        "A1": {
          "hide_name": 0,
          "bits": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1272.14-1272.16"
          }
        },
        "ACCLOAD": {
          "hide_name": 0,
          "bits": [ 230 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1282.7-1282.14"
          }
        },
        "ASEL": {
          "hide_name": 0,
          "bits": [ 168, 169 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1277.13-1277.17"
          }
        },
        "ASIGN": {
          "hide_name": 0,
          "bits": [ 164, 165 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1276.13-1276.18"
          }
        },
        "B0": {
          "hide_name": 0,
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1271.14-1271.16"
          }
        },
        "B1": {
          "hide_name": 0,
          "bits": [ 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1273.14-1273.16"
          }
        },
        "BSEL": {
          "hide_name": 0,
          "bits": [ 170, 171 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1277.19-1277.23"
          }
        },
        "BSIGN": {
          "hide_name": 0,
          "bits": [ 166, 167 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1276.20-1276.25"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1274.14-1274.15"
          }
        },
        "CASI": {
          "hide_name": 0,
          "bits": [ 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1278.14-1278.18"
          }
        },
        "CASO": {
          "hide_name": 0,
          "bits": [ 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1284.15-1284.19"
          }
        },
        "CE": {
          "hide_name": 0,
          "bits": [ 227 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1279.7-1279.9"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 228 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1280.7-1280.10"
          }
        },
        "DOUT": {
          "hide_name": 0,
          "bits": [ 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1283.15-1283.19"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 229 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1281.7-1281.12"
          }
        },
        "SIA": {
          "hide_name": 0,
          "bits": [ 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1275.14-1275.17"
          }
        },
        "SIB": {
          "hide_name": 0,
          "bits": [ 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1275.19-1275.22"
          }
        },
        "SOA": {
          "hide_name": 0,
          "bits": [ 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1285.15-1285.18"
          }
        },
        "SOB": {
          "hide_name": 0,
          "bits": [ 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1285.20-1285.23"
          }
        }
      }
    },
    "MULTALU18X18": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1307.1-1331.10"
      },
      "parameter_default_values": {
        "ACCLOAD_REG0": "0",
        "ACCLOAD_REG1": "0",
        "AREG": "0",
        "ASIGN_REG": "0",
        "BREG": "0",
        "BSIGN_REG": "0",
        "B_ADD_SUB": "0",
        "CREG": "0",
        "C_ADD_SUB": "0",
        "DREG": "0",
        "DSIGN_REG": "0",
        "MULTALU18X18_MODE": "00000000000000000000000000000000",
        "MULT_RESET_MODE": "SYNC",
        "OUT_REG": "0",
        "PIPE_REG": "0"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 38 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 40 ]
        },
        "ASIGN": {
          "direction": "input",
          "bits": [ 41 ]
        },
        "BSIGN": {
          "direction": "input",
          "bits": [ 42 ]
        },
        "ACCLOAD": {
          "direction": "input",
          "bits": [ 43 ]
        },
        "DSIGN": {
          "direction": "input",
          "bits": [ 44 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152 ]
        },
        "CASI": {
          "direction": "input",
          "bits": [ 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207 ]
        },
        "DOUT": {
          "direction": "output",
          "bits": [ 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261 ]
        },
        "CASO": {
          "direction": "output",
          "bits": [ 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1308.14-1308.15"
          }
        },
        "ACCLOAD": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1311.7-1311.14"
          }
        },
        "ASIGN": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1310.7-1310.12"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1308.17-1308.18"
          }
        },
        "BSIGN": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1310.14-1310.19"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1312.14-1312.15"
          }
        },
        "CASI": {
          "hide_name": 0,
          "bits": [ 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1313.14-1313.18"
          }
        },
        "CASO": {
          "hide_name": 0,
          "bits": [ 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1315.15-1315.19"
          }
        },
        "CE": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1309.11-1309.13"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1309.7-1309.10"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1312.16-1312.17"
          }
        },
        "DOUT": {
          "hide_name": 0,
          "bits": [ 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1314.15-1314.19"
          }
        },
        "DSIGN": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1311.15-1311.20"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1309.14-1309.19"
          }
        }
      }
    },
    "MULTALU36X18": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1244.1-1267.10"
      },
      "parameter_default_values": {
        "ACCLOAD_REG0": "0",
        "ACCLOAD_REG1": "0",
        "AREG": "0",
        "ASIGN_REG": "0",
        "BREG": "0",
        "BSIGN_REG": "0",
        "CREG": "0",
        "C_ADD_SUB": "0",
        "MULTALU36X18_MODE": "00000000000000000000000000000000",
        "MULT_RESET_MODE": "SYNC",
        "OUT_REG": "0",
        "PIPE_REG": "0"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109 ]
        },
        "ASIGN": {
          "direction": "input",
          "bits": [ 110 ]
        },
        "BSIGN": {
          "direction": "input",
          "bits": [ 111 ]
        },
        "ACCLOAD": {
          "direction": "input",
          "bits": [ 112 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 113 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 114 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 115 ]
        },
        "CASI": {
          "direction": "input",
          "bits": [ 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170 ]
        },
        "DOUT": {
          "direction": "output",
          "bits": [ 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224 ]
        },
        "CASO": {
          "direction": "output",
          "bits": [ 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1245.15-1245.16"
          }
        },
        "ACCLOAD": {
          "hide_name": 0,
          "bits": [ 112 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1248.20-1248.27"
          }
        },
        "ASIGN": {
          "hide_name": 0,
          "bits": [ 110 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1248.8-1248.13"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1246.15-1246.16"
          }
        },
        "BSIGN": {
          "hide_name": 0,
          "bits": [ 111 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1248.14-1248.19"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1247.15-1247.16"
          }
        },
        "CASI": {
          "hide_name": 0,
          "bits": [ 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1252.15-1252.19"
          }
        },
        "CASO": {
          "hide_name": 0,
          "bits": [ 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1254.15-1254.19"
          }
        },
        "CE": {
          "hide_name": 0,
          "bits": [ 113 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1249.8-1249.10"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 114 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1250.8-1250.11"
          }
        },
        "DOUT": {
          "hide_name": 0,
          "bits": [ 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1253.15-1253.19"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 115 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1251.8-1251.13"
          }
        }
      }
    },
    "MUX16": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:39.1-43.10"
      },
      "ports": {
        "I0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "I4": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "I5": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "I6": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "I7": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "I8": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "I9": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "I10": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "I11": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "I12": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "I13": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "I14": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "I15": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "S0": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "S1": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "S2": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "S3": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:40.7-40.9"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:40.11-40.13"
          }
        },
        "I10": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:40.47-40.50"
          }
        },
        "I11": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:40.52-40.55"
          }
        },
        "I12": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:40.57-40.60"
          }
        },
        "I13": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:40.62-40.65"
          }
        },
        "I14": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:40.67-40.70"
          }
        },
        "I15": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:40.72-40.75"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:40.15-40.17"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:40.19-40.21"
          }
        },
        "I4": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:40.23-40.25"
          }
        },
        "I5": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:40.27-40.29"
          }
        },
        "I6": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:40.31-40.33"
          }
        },
        "I7": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:40.35-40.37"
          }
        },
        "I8": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:40.39-40.41"
          }
        },
        "I9": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:40.43-40.45"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:42.8-42.9"
          }
        },
        "S0": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:41.7-41.9"
          }
        },
        "S1": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:41.11-41.13"
          }
        },
        "S2": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:41.15-41.17"
          }
        },
        "S3": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:41.19-41.21"
          }
        }
      }
    },
    "MUX2": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:99.1-111.10"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S0": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$specify$68": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000010100000",
            "T_FALL_MIN": "00000000000000000000000010100000",
            "T_FALL_TYP": "00000000000000000000000010100000",
            "T_RISE_MAX": "00000000000000000000000010001101",
            "T_RISE_MIN": "00000000000000000000000010001101",
            "T_RISE_TYP": "00000000000000000000000010001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:105.3-105.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$69": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000010100000",
            "T_FALL_MIN": "00000000000000000000000010100000",
            "T_FALL_TYP": "00000000000000000000000010100000",
            "T_RISE_MAX": "00000000000000000000000010001101",
            "T_RISE_MIN": "00000000000000000000000010001101",
            "T_RISE_TYP": "00000000000000000000000010001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:106.3-106.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$70": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001010101000",
            "T_FALL_MIN": "00000000000000000000001010101000",
            "T_FALL_TYP": "00000000000000000000001010101000",
            "T_RISE_MAX": "00000000000000000000000111100110",
            "T_RISE_MIN": "00000000000000000000000111100110",
            "T_RISE_TYP": "00000000000000000000000111100110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:107.3-107.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        }
      },
      "netnames": {
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:100.9-100.11"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:100.12-100.14"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:102.10-102.11"
          }
        },
        "S0": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:101.9-101.11"
          }
        }
      }
    },
    "MUX2_LUT5": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:113.1-125.10"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S0": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$specify$71": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000010100000",
            "T_FALL_MIN": "00000000000000000000000010100000",
            "T_FALL_TYP": "00000000000000000000000010100000",
            "T_RISE_MAX": "00000000000000000000000010001101",
            "T_RISE_MIN": "00000000000000000000000010001101",
            "T_RISE_TYP": "00000000000000000000000010001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:119.3-119.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$72": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000010100000",
            "T_FALL_MIN": "00000000000000000000000010100000",
            "T_FALL_TYP": "00000000000000000000000010100000",
            "T_RISE_MAX": "00000000000000000000000010001101",
            "T_RISE_MIN": "00000000000000000000000010001101",
            "T_RISE_TYP": "00000000000000000000000010001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:120.3-120.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$73": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001010101000",
            "T_FALL_MIN": "00000000000000000000001010101000",
            "T_FALL_TYP": "00000000000000000000001010101000",
            "T_RISE_MAX": "00000000000000000000000111100110",
            "T_RISE_MIN": "00000000000000000000000111100110",
            "T_RISE_TYP": "00000000000000000000000111100110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:121.3-121.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        }
      },
      "netnames": {
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:114.9-114.11"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:114.12-114.14"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:116.10-116.11"
          }
        },
        "S0": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:115.9-115.11"
          }
        }
      }
    },
    "MUX2_LUT6": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:127.1-139.10"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S0": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$specify$74": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000011111111",
            "T_FALL_MIN": "00000000000000000000000011111111",
            "T_FALL_TYP": "00000000000000000000000011111111",
            "T_RISE_MAX": "00000000000000000000000010001000",
            "T_RISE_MIN": "00000000000000000000000010001000",
            "T_RISE_TYP": "00000000000000000000000010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:133.3-133.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$75": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000011111111",
            "T_FALL_MIN": "00000000000000000000000011111111",
            "T_FALL_TYP": "00000000000000000000000011111111",
            "T_RISE_MAX": "00000000000000000000000010001000",
            "T_RISE_MIN": "00000000000000000000000010001000",
            "T_RISE_TYP": "00000000000000000000000010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:134.3-134.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$76": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001011010011",
            "T_FALL_MIN": "00000000000000000000001011010011",
            "T_FALL_TYP": "00000000000000000000001011010011",
            "T_RISE_MAX": "00000000000000000000000111011110",
            "T_RISE_MIN": "00000000000000000000000111011110",
            "T_RISE_TYP": "00000000000000000000000111011110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:135.3-135.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        }
      },
      "netnames": {
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:128.9-128.11"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:128.12-128.14"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:130.10-130.11"
          }
        },
        "S0": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:129.9-129.11"
          }
        }
      }
    },
    "MUX2_LUT7": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:141.1-153.10"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S0": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$specify$77": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000011111111",
            "T_FALL_MIN": "00000000000000000000000011111111",
            "T_FALL_TYP": "00000000000000000000000011111111",
            "T_RISE_MAX": "00000000000000000000000010001000",
            "T_RISE_MIN": "00000000000000000000000010001000",
            "T_RISE_TYP": "00000000000000000000000010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:147.3-147.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$78": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000011111111",
            "T_FALL_MIN": "00000000000000000000000011111111",
            "T_FALL_TYP": "00000000000000000000000011111111",
            "T_RISE_MAX": "00000000000000000000000010001000",
            "T_RISE_MIN": "00000000000000000000000010001000",
            "T_RISE_TYP": "00000000000000000000000010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:148.3-148.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$79": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001011010011",
            "T_FALL_MIN": "00000000000000000000001011010011",
            "T_FALL_TYP": "00000000000000000000001011010011",
            "T_RISE_MAX": "00000000000000000000000111011110",
            "T_RISE_MIN": "00000000000000000000000111011110",
            "T_RISE_TYP": "00000000000000000000000111011110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:149.3-149.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        }
      },
      "netnames": {
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:142.9-142.11"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:142.12-142.14"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:144.10-144.11"
          }
        },
        "S0": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:143.9-143.11"
          }
        }
      }
    },
    "MUX2_LUT8": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:155.1-167.10"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S0": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$specify$80": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000011111111",
            "T_FALL_MIN": "00000000000000000000000011111111",
            "T_FALL_TYP": "00000000000000000000000011111111",
            "T_RISE_MAX": "00000000000000000000000010001000",
            "T_RISE_MIN": "00000000000000000000000010001000",
            "T_RISE_TYP": "00000000000000000000000010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:161.3-161.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$81": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000011111111",
            "T_FALL_MIN": "00000000000000000000000011111111",
            "T_FALL_TYP": "00000000000000000000000011111111",
            "T_RISE_MAX": "00000000000000000000000010001000",
            "T_RISE_MIN": "00000000000000000000000010001000",
            "T_RISE_TYP": "00000000000000000000000010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:162.3-162.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$82": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001011010011",
            "T_FALL_MIN": "00000000000000000000001011010011",
            "T_FALL_TYP": "00000000000000000000001011010011",
            "T_RISE_MAX": "00000000000000000000000111011110",
            "T_RISE_MIN": "00000000000000000000000111011110",
            "T_RISE_TYP": "00000000000000000000000111011110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:163.3-163.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        }
      },
      "netnames": {
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:156.9-156.11"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:156.12-156.14"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:158.10-158.11"
          }
        },
        "S0": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:157.9-157.11"
          }
        }
      }
    },
    "MUX2_MUX16": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:11.1-15.10"
      },
      "ports": {
        "I0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S0": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:12.7-12.9"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:12.10-12.12"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:14.8-14.9"
          }
        },
        "S0": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:13.7-13.9"
          }
        }
      }
    },
    "MUX2_MUX32": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:18.1-22.10"
      },
      "ports": {
        "I0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S0": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:19.7-19.9"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:19.10-19.12"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:21.8-21.9"
          }
        },
        "S0": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:20.7-20.9"
          }
        }
      }
    },
    "MUX2_MUX8": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:4.1-8.10"
      },
      "ports": {
        "I0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S0": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:5.7-5.9"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:5.10-5.12"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:7.8-7.9"
          }
        },
        "S0": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:6.7-6.9"
          }
        }
      }
    },
    "MUX32": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:45.1-49.10"
      },
      "ports": {
        "I0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "I4": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "I5": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "I6": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "I7": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "I8": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "I9": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "I10": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "I11": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "I12": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "I13": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "I14": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "I15": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "I16": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "I17": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "I18": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "I19": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "I20": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "I21": {
          "direction": "input",
          "bits": [ 23 ]
        },
        "I22": {
          "direction": "input",
          "bits": [ 24 ]
        },
        "I23": {
          "direction": "input",
          "bits": [ 25 ]
        },
        "I24": {
          "direction": "input",
          "bits": [ 26 ]
        },
        "I25": {
          "direction": "input",
          "bits": [ 27 ]
        },
        "I26": {
          "direction": "input",
          "bits": [ 28 ]
        },
        "I27": {
          "direction": "input",
          "bits": [ 29 ]
        },
        "I28": {
          "direction": "input",
          "bits": [ 30 ]
        },
        "I29": {
          "direction": "input",
          "bits": [ 31 ]
        },
        "I30": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "I31": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "S0": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "S1": {
          "direction": "input",
          "bits": [ 35 ]
        },
        "S2": {
          "direction": "input",
          "bits": [ 36 ]
        },
        "S3": {
          "direction": "input",
          "bits": [ 37 ]
        },
        "S4": {
          "direction": "input",
          "bits": [ 38 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 39 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:46.7-46.9"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:46.11-46.13"
          }
        },
        "I10": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:46.47-46.50"
          }
        },
        "I11": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:46.52-46.55"
          }
        },
        "I12": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:46.57-46.60"
          }
        },
        "I13": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:46.62-46.65"
          }
        },
        "I14": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:46.67-46.70"
          }
        },
        "I15": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:46.72-46.75"
          }
        },
        "I16": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:46.77-46.80"
          }
        },
        "I17": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:46.82-46.85"
          }
        },
        "I18": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:46.87-46.90"
          }
        },
        "I19": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:46.92-46.95"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:46.15-46.17"
          }
        },
        "I20": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:46.97-46.100"
          }
        },
        "I21": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:46.102-46.105"
          }
        },
        "I22": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:46.107-46.110"
          }
        },
        "I23": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:46.112-46.115"
          }
        },
        "I24": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:46.117-46.120"
          }
        },
        "I25": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:46.122-46.125"
          }
        },
        "I26": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:46.127-46.130"
          }
        },
        "I27": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:46.132-46.135"
          }
        },
        "I28": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:46.137-46.140"
          }
        },
        "I29": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:46.142-46.145"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:46.19-46.21"
          }
        },
        "I30": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:46.147-46.150"
          }
        },
        "I31": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:46.152-46.155"
          }
        },
        "I4": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:46.23-46.25"
          }
        },
        "I5": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:46.27-46.29"
          }
        },
        "I6": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:46.31-46.33"
          }
        },
        "I7": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:46.35-46.37"
          }
        },
        "I8": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:46.39-46.41"
          }
        },
        "I9": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:46.43-46.45"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:48.8-48.9"
          }
        },
        "S0": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:47.7-47.9"
          }
        },
        "S1": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:47.11-47.13"
          }
        },
        "S2": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:47.15-47.17"
          }
        },
        "S3": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:47.19-47.21"
          }
        },
        "S4": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:47.23-47.25"
          }
        }
      }
    },
    "MUX4": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:25.1-29.10"
      },
      "ports": {
        "I0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "S0": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "S1": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 8 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:26.7-26.9"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:26.11-26.13"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:26.15-26.17"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:26.19-26.21"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:28.8-28.9"
          }
        },
        "S0": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:27.7-27.9"
          }
        },
        "S1": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:27.11-27.13"
          }
        }
      }
    },
    "MUX8": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:32.1-36.10"
      },
      "ports": {
        "I0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "I4": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "I5": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "I6": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "I7": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "S0": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "S1": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "S2": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 13 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:33.7-33.9"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:33.11-33.13"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:33.15-33.17"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:33.19-33.21"
          }
        },
        "I4": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:33.23-33.25"
          }
        },
        "I5": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:33.27-33.29"
          }
        },
        "I6": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:33.31-33.33"
          }
        },
        "I7": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:33.35-33.37"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:35.8-35.9"
          }
        },
        "S0": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:34.7-34.9"
          }
        },
        "S1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:34.11-34.13"
          }
        },
        "S2": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:34.15-34.17"
          }
        }
      }
    },
    "OBUF": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:562.1-569.10"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I": {
          "direction": "input",
          "bits": [ 3 ]
        }
      },
      "cells": {
        "$specify$150": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000000000000",
            "T_FALL_MIN": "00000000000000000000000000000000",
            "T_FALL_TYP": "00000000000000000000000000000000",
            "T_RISE_MAX": "00000000000000000000000000000000",
            "T_RISE_MIN": "00000000000000000000000000000000",
            "T_RISE_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:565.3-565.16"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:562.29-562.30"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:562.20-562.21"
          }
        }
      }
    },
    "ODDR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:846.1-855.10"
      },
      "parameter_default_values": {
        "INIT": "00000000000000000000000000000000",
        "TXCLK_POL": "00000000000000000000000000000000"
      },
      "ports": {
        "D0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "TX": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q0": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "Q1": {
          "direction": "output",
          "bits": [ 7 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:850.8-850.11"
          }
        },
        "D0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:847.8-847.10"
          }
        },
        "D1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:848.8-848.10"
          }
        },
        "Q0": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:851.9-851.11"
          }
        },
        "Q1": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:852.9-852.11"
          }
        },
        "TX": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:849.8-849.10"
          }
        }
      }
    },
    "ODDRC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:858.1-868.10"
      },
      "parameter_default_values": {
        "INIT": "00000000000000000000000000000000",
        "TXCLK_POL": "00000000000000000000000000000000"
      },
      "ports": {
        "D0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLEAR": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "TX": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "Q0": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "Q1": {
          "direction": "output",
          "bits": [ 8 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLEAR": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:861.8-861.13"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:863.8-863.11"
          }
        },
        "D0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:859.8-859.10"
          }
        },
        "D1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:860.8-860.10"
          }
        },
        "Q0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:864.9-864.11"
          }
        },
        "Q1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:865.9-865.11"
          }
        },
        "TX": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:862.8-862.10"
          }
        }
      }
    },
    "OSC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1855.1-1860.10"
      },
      "parameter_default_values": {
        "DEVICE": "GW1N-4",
        "FREQ_DIV": "00000000000000000000000001100100"
      },
      "ports": {
        "OSCOUT": {
          "direction": "output",
          "bits": [ 2 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "OSCOUT": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1856.8-1856.14"
          }
        }
      }
    },
    "OSCF": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1872.1-1879.10"
      },
      "parameter_default_values": {
        "FREQ_DIV": "00000000000000000000000001100100"
      },
      "ports": {
        "OSCOUT": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "OSCOUT30M": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "OSCEN": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "OSCEN": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1873.7-1873.12"
          }
        },
        "OSCOUT": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1875.8-1875.14"
          }
        },
        "OSCOUT30M": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1876.8-1876.17"
          }
        }
      }
    },
    "OSCH": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1882.1-1886.10"
      },
      "parameter_default_values": {
        "FREQ_DIV": "00000000000000000000000001100000"
      },
      "ports": {
        "OSCOUT": {
          "direction": "output",
          "bits": [ 2 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "OSCOUT": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1883.8-1883.14"
          }
        }
      }
    },
    "OSCO": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1896.1-1903.10"
      },
      "parameter_default_values": {
        "FREQ_DIV": "00000000000000000000000001100100",
        "REGULATOR_EN": "0"
      },
      "ports": {
        "OSCOUT": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "OSCEN": {
          "direction": "input",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "OSCEN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1897.7-1897.12"
          }
        },
        "OSCOUT": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1899.8-1899.14"
          }
        }
      }
    },
    "OSCW": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1889.1-1893.10"
      },
      "parameter_default_values": {
        "FREQ_DIV": "00000000000000000000000001010000"
      },
      "ports": {
        "OSCOUT": {
          "direction": "output",
          "bits": [ 2 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "OSCOUT": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1890.8-1890.14"
          }
        }
      }
    },
    "OSCZ": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1863.1-1869.10"
      },
      "parameter_default_values": {
        "FREQ_DIV": "00000000000000000000000001100100"
      },
      "ports": {
        "OSCOUT": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "OSCEN": {
          "direction": "input",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "OSCEN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1864.7-1864.12"
          }
        },
        "OSCOUT": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1866.8-1866.14"
          }
        }
      }
    },
    "OSER10": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:647.1-666.10"
      },
      "parameter_default_values": {
        "GSREN": "false",
        "LSREN": "true"
      },
      "ports": {
        "D9": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D8": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "D7": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D6": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D5": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "D4": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "D3": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "D2": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "D1": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "D0": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "FCLK": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "PCLK": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 15 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D0": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:659.8-659.10"
          }
        },
        "D1": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:658.8-658.10"
          }
        },
        "D2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:657.8-657.10"
          }
        },
        "D3": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:656.8-656.10"
          }
        },
        "D4": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:655.8-655.10"
          }
        },
        "D5": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:654.8-654.10"
          }
        },
        "D6": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:653.8-653.10"
          }
        },
        "D7": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:652.8-652.10"
          }
        },
        "D8": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:651.8-651.10"
          }
        },
        "D9": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:650.8-650.10"
          }
        },
        "FCLK": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:660.8-660.12"
          }
        },
        "PCLK": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:661.8-661.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:648.9-648.10"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:662.8-662.13"
          }
        }
      }
    },
    "OSER16": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:686.1-713.10"
      },
      "parameter_default_values": {
        "GSREN": "false",
        "LSREN": "true"
      },
      "ports": {
        "D15": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D14": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "D13": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D12": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D11": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "D10": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "D9": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "D8": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "D7": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "D6": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "D5": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "D4": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "D3": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "D2": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "D1": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "D0": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "FCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "PCLK": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 21 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D0": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:706.8-706.10"
          }
        },
        "D1": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:705.8-705.10"
          }
        },
        "D10": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:696.8-696.11"
          }
        },
        "D11": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:695.8-695.11"
          }
        },
        "D12": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:694.8-694.11"
          }
        },
        "D13": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:693.8-693.11"
          }
        },
        "D14": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:692.8-692.11"
          }
        },
        "D15": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:691.8-691.11"
          }
        },
        "D2": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:704.8-704.10"
          }
        },
        "D3": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:703.8-703.10"
          }
        },
        "D4": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:702.8-702.10"
          }
        },
        "D5": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:701.8-701.10"
          }
        },
        "D6": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:700.8-700.10"
          }
        },
        "D7": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:699.8-699.10"
          }
        },
        "D8": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:698.8-698.10"
          }
        },
        "D9": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:697.8-697.10"
          }
        },
        "FCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:707.8-707.12"
          }
        },
        "PCLK": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:708.8-708.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:689.9-689.10"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:709.8-709.13"
          }
        }
      }
    },
    "OSER4": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:601.1-619.10"
      },
      "parameter_default_values": {
        "GSREN": "false",
        "HWL": "false",
        "LSREN": "true",
        "TXCLK_POL": "00000000000000000000000000000000"
      },
      "ports": {
        "D3": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D2": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "D1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D0": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "TX1": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "TX0": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "FCLK": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "PCLK": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "Q1": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "Q0": {
          "direction": "output",
          "bits": [ 12 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D0": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:608.8-608.10"
          }
        },
        "D1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:607.8-607.10"
          }
        },
        "D2": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:606.8-606.10"
          }
        },
        "D3": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:605.8-605.10"
          }
        },
        "FCLK": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:611.8-611.12"
          }
        },
        "PCLK": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:612.8-612.12"
          }
        },
        "Q0": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:603.9-603.11"
          }
        },
        "Q1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:602.9-602.11"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:613.8-613.13"
          }
        },
        "TX0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:610.8-610.11"
          }
        },
        "TX1": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:609.8-609.11"
          }
        }
      }
    },
    "OSER8": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:621.1-645.10"
      },
      "parameter_default_values": {
        "GSREN": "false",
        "HWL": "false",
        "LSREN": "true",
        "TXCLK_POL": "00000000000000000000000000000000"
      },
      "ports": {
        "D7": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D6": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "D5": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D4": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D3": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "D2": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "D1": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "D0": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "TX3": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "TX2": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "TX1": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "TX0": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "FCLK": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "PCLK": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "Q1": {
          "direction": "output",
          "bits": [ 17 ]
        },
        "Q0": {
          "direction": "output",
          "bits": [ 18 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D0": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:632.8-632.10"
          }
        },
        "D1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:631.8-631.10"
          }
        },
        "D2": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:630.8-630.10"
          }
        },
        "D3": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:629.8-629.10"
          }
        },
        "D4": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:628.8-628.10"
          }
        },
        "D5": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:627.8-627.10"
          }
        },
        "D6": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:626.8-626.10"
          }
        },
        "D7": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:625.8-625.10"
          }
        },
        "FCLK": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:637.8-637.12"
          }
        },
        "PCLK": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:638.8-638.12"
          }
        },
        "Q0": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:623.9-623.11"
          }
        },
        "Q1": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:622.9-622.11"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:639.8-639.13"
          }
        },
        "TX0": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:636.8-636.11"
          }
        },
        "TX1": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:635.8-635.11"
          }
        },
        "TX2": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:634.8-634.11"
          }
        },
        "TX3": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:633.8-633.11"
          }
        }
      }
    },
    "OVIDEO": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:668.1-684.10"
      },
      "parameter_default_values": {
        "GSREN": "false",
        "LSREN": "true"
      },
      "ports": {
        "D6": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D5": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "D4": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D3": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D2": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "D1": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "D0": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "FCLK": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "PCLK": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 12 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D0": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:677.8-677.10"
          }
        },
        "D1": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:676.8-676.10"
          }
        },
        "D2": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:675.8-675.10"
          }
        },
        "D3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:674.8-674.10"
          }
        },
        "D4": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:673.8-673.10"
          }
        },
        "D5": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:672.8-672.10"
          }
        },
        "D6": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:671.8-671.10"
          }
        },
        "FCLK": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:678.8-678.12"
          }
        },
        "PCLK": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:679.8-679.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:669.9-669.10"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:680.8-680.13"
          }
        }
      }
    },
    "PADD18": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1154.1-1168.10"
      },
      "parameter_default_values": {
        "ADD_SUB": "0",
        "AREG": "0",
        "BREG": "0",
        "BSEL_MODE": "1",
        "PADD_RESET_MODE": "SYNC",
        "SOREG": "0"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ]
        },
        "ASEL": {
          "direction": "input",
          "bits": [ 38 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 40 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 41 ]
        },
        "SI": {
          "direction": "input",
          "bits": [ 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59 ]
        },
        "SBI": {
          "direction": "input",
          "bits": [ 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        },
        "SO": {
          "direction": "output",
          "bits": [ 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95 ]
        },
        "SBO": {
          "direction": "output",
          "bits": [ 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113 ]
        },
        "DOUT": {
          "direction": "output",
          "bits": [ 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1155.15-1155.16"
          }
        },
        "ASEL": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1157.8-1157.12"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1156.15-1156.16"
          }
        },
        "CE": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1158.8-1158.10"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1158.11-1158.14"
          }
        },
        "DOUT": {
          "hide_name": 0,
          "bits": [ 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1161.15-1161.19"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1158.15-1158.20"
          }
        },
        "SBI": {
          "hide_name": 0,
          "bits": [ 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1159.18-1159.21"
          }
        },
        "SBO": {
          "hide_name": 0,
          "bits": [ 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1160.18-1160.21"
          }
        },
        "SI": {
          "hide_name": 0,
          "bits": [ 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1159.15-1159.17"
          }
        },
        "SO": {
          "hide_name": 0,
          "bits": [ 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1160.15-1160.17"
          }
        }
      }
    },
    "PADD9": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1170.1-1184.10"
      },
      "parameter_default_values": {
        "ADD_SUB": "0",
        "AREG": "0",
        "BREG": "0",
        "BSEL_MODE": "1",
        "PADD_RESET_MODE": "SYNC",
        "SOREG": "0"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 11, 12, 13, 14, 15, 16, 17, 18, 19 ]
        },
        "ASEL": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 23 ]
        },
        "SI": {
          "direction": "input",
          "bits": [ 24, 25, 26, 27, 28, 29, 30, 31, 32 ]
        },
        "SBI": {
          "direction": "input",
          "bits": [ 33, 34, 35, 36, 37, 38, 39, 40, 41 ]
        },
        "SO": {
          "direction": "output",
          "bits": [ 42, 43, 44, 45, 46, 47, 48, 49, 50 ]
        },
        "SBO": {
          "direction": "output",
          "bits": [ 51, 52, 53, 54, 55, 56, 57, 58, 59 ]
        },
        "DOUT": {
          "direction": "output",
          "bits": [ 60, 61, 62, 63, 64, 65, 66, 67, 68 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1171.14-1171.15"
          }
        },
        "ASEL": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1173.8-1173.12"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 11, 12, 13, 14, 15, 16, 17, 18, 19 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1172.14-1172.15"
          }
        },
        "CE": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1174.8-1174.10"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1174.11-1174.14"
          }
        },
        "DOUT": {
          "hide_name": 0,
          "bits": [ 60, 61, 62, 63, 64, 65, 66, 67, 68 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1177.14-1177.18"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1174.15-1174.20"
          }
        },
        "SBI": {
          "hide_name": 0,
          "bits": [ 33, 34, 35, 36, 37, 38, 39, 40, 41 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1175.17-1175.20"
          }
        },
        "SBO": {
          "hide_name": 0,
          "bits": [ 51, 52, 53, 54, 55, 56, 57, 58, 59 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1176.17-1176.20"
          }
        },
        "SI": {
          "hide_name": 0,
          "bits": [ 24, 25, 26, 27, 28, 29, 30, 31, 32 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1175.14-1175.16"
          }
        },
        "SO": {
          "hide_name": 0,
          "bits": [ 42, 43, 44, 45, 46, 47, 48, 49, 50 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1176.14-1176.16"
          }
        }
      }
    },
    "PLL": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1365.1-1404.10"
      },
      "parameter_default_values": {
        "CLKFB_SEL": "internal",
        "CLKOUTD3_SRC": "CLKOUT",
        "CLKOUTD_BYPASS": "false",
        "CLKOUTD_SRC": "CLKOUT",
        "CLKOUTP_BYPASS": "false",
        "CLKOUTP_DLY_STEP": "00000000000000000000000000000000",
        "CLKOUTP_FT_DIR": "1",
        "CLKOUT_BYPASS": "false",
        "CLKOUT_DLY_STEP": "00000000000000000000000000000000",
        "CLKOUT_FT_DIR": "1",
        "DEVICE": "GW1N-4",
        "DUTYDA_SEL": "1000 ",
        "DYN_DA_EN": "false",
        "DYN_FBDIV_SEL": "false",
        "DYN_IDIV_SEL": "false",
        "DYN_ODIV_SEL": "false",
        "DYN_SDIV_SEL": "00000000000000000000000000000010",
        "FBDIV_SEL": "00000000000000000000000000000000",
        "FCLKIN": "100.0",
        "IDIV_SEL": "00000000000000000000000000000000",
        "ODIV_SEL": "00000000000000000000000000001000",
        "PSDA_SEL": "0000 "
      },
      "ports": {
        "CLKIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CLKFB": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "RESET_P": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "RESET_I": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "RESET_S": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "FBDSEL": {
          "direction": "input",
          "bits": [ 8, 9, 10, 11, 12, 13 ]
        },
        "IDSEL": {
          "direction": "input",
          "bits": [ 14, 15, 16, 17, 18, 19 ]
        },
        "ODSEL": {
          "direction": "input",
          "bits": [ 20, 21, 22, 23, 24, 25 ]
        },
        "PSDA": {
          "direction": "input",
          "bits": [ 26, 27, 28, 29 ]
        },
        "FDLY": {
          "direction": "input",
          "bits": [ 30, 31, 32, 33 ]
        },
        "DUTYDA": {
          "direction": "input",
          "bits": [ 34, 35, 36, 37 ]
        },
        "CLKOUT": {
          "direction": "output",
          "bits": [ 38 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 39 ]
        },
        "CLKOUTP": {
          "direction": "output",
          "bits": [ 40 ]
        },
        "CLKOUTD": {
          "direction": "output",
          "bits": [ 41 ]
        },
        "CLKOUTD3": {
          "direction": "output",
          "bits": [ 42 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLKFB": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1367.7-1367.12"
          }
        },
        "CLKIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1366.7-1366.12"
          }
        },
        "CLKOUT": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1377.8-1377.14"
          }
        },
        "CLKOUTD": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1380.8-1380.15"
          }
        },
        "CLKOUTD3": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1381.8-1381.16"
          }
        },
        "CLKOUTP": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1379.8-1379.15"
          }
        },
        "DUTYDA": {
          "hide_name": 0,
          "bits": [ 34, 35, 36, 37 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1376.13-1376.19"
          }
        },
        "FBDSEL": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11, 12, 13 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1372.13-1372.19"
          }
        },
        "FDLY": {
          "hide_name": 0,
          "bits": [ 30, 31, 32, 33 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1375.18-1375.22"
          }
        },
        "IDSEL": {
          "hide_name": 0,
          "bits": [ 14, 15, 16, 17, 18, 19 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1373.13-1373.18"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1378.8-1378.12"
          }
        },
        "ODSEL": {
          "hide_name": 0,
          "bits": [ 20, 21, 22, 23, 24, 25 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1374.13-1374.18"
          }
        },
        "PSDA": {
          "hide_name": 0,
          "bits": [ 26, 27, 28, 29 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1375.13-1375.17"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1368.7-1368.12"
          }
        },
        "RESET_I": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1370.7-1370.14"
          }
        },
        "RESET_P": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1369.7-1369.14"
          }
        },
        "RESET_S": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1371.7-1371.14"
          }
        }
      }
    },
    "PLLO": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1842.1-1922.10"
      },
      "parameter_default_values": {
        "CLKA_IN_SEL": "00",
        "CLKA_OUT_SEL": "0",
        "CLKB_IN_SEL": "00",
        "CLKB_OUT_SEL": "0",
        "CLKC_IN_SEL": "00",
        "CLKC_OUT_SEL": "0",
        "CLKD_IN_SEL": "00",
        "CLKD_OUT_SEL": "0",
        "CLKFB_SEL": "INTERNAL",
        "CLKOUTA_DT_DIR": "1",
        "CLKOUTA_DT_STEP": "00000000000000000000000000000000",
        "CLKOUTA_EN": "TRUE",
        "CLKOUTB_DT_DIR": "1",
        "CLKOUTB_DT_STEP": "00000000000000000000000000000000",
        "CLKOUTB_EN": "TRUE",
        "CLKOUTC_EN": "TRUE",
        "CLKOUTD_EN": "TRUE",
        "DTMS_ENB": "FALSE",
        "DTMS_ENC": "FALSE",
        "DTMS_END": "FALSE",
        "DYN_DPA_EN": "FALSE",
        "DYN_DTA_SEL": "FALSE",
        "DYN_DTB_SEL": "FALSE",
        "DYN_FBDIV_SEL": "FALSE",
        "DYN_ICP_SEL": "FALSE",
        "DYN_IDIV_SEL": "FALSE",
        "DYN_ODIVA_SEL": "FALSE",
        "DYN_ODIVB_SEL": "FALSE",
        "DYN_ODIVC_SEL": "FALSE",
        "DYN_ODIVD_SEL": "FALSE",
        "DYN_PSB_SEL": "FALSE",
        "DYN_PSC_SEL": "FALSE",
        "DYN_PSD_SEL": "FALSE",
        "DYN_RES_SEL": "FALSE",
        "FBDIV_SEL": "00000000000000000000000000000000",
        "FCLKIN": "100.0",
        "ICP_SEL": "xxxxx",
        "IDIV_SEL": "00000000000000000000000000000000",
        "LPR_REF": "xxxxxxx",
        "ODIVA_SEL": "00000000000000000000000000000110",
        "ODIVB_SEL": "00000000000000000000000000000110",
        "ODIVC_SEL": "00000000000000000000000000000110",
        "ODIVD_SEL": "00000000000000000000000000000110",
        "PSB_COARSE": "00000000000000000000000000000001",
        "PSB_FINE": "00000000000000000000000000000000",
        "PSC_COARSE": "00000000000000000000000000000001",
        "PSC_FINE": "00000000000000000000000000000000",
        "PSD_COARSE": "00000000000000000000000000000001",
        "PSD_FINE": "00000000000000000000000000000000",
        "RESET_I_EN": "FALSE",
        "RESET_S_EN": "FALSE"
      },
      "ports": {
        "CLKIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CLKFB": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "RESET_P": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "RESET_I": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "RESET_S": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "FBDSEL": {
          "direction": "input",
          "bits": [ 8, 9, 10, 11, 12, 13 ]
        },
        "IDSEL": {
          "direction": "input",
          "bits": [ 14, 15, 16, 17, 18, 19 ]
        },
        "ODSELA": {
          "direction": "input",
          "bits": [ 20, 21, 22, 23, 24, 25, 26 ]
        },
        "ODSELB": {
          "direction": "input",
          "bits": [ 27, 28, 29, 30, 31, 32, 33 ]
        },
        "ODSELC": {
          "direction": "input",
          "bits": [ 34, 35, 36, 37, 38, 39, 40 ]
        },
        "ODSELD": {
          "direction": "input",
          "bits": [ 41, 42, 43, 44, 45, 46, 47 ]
        },
        "DTA": {
          "direction": "input",
          "bits": [ 48, 49, 50, 51 ]
        },
        "DTB": {
          "direction": "input",
          "bits": [ 52, 53, 54, 55 ]
        },
        "ICPSEL": {
          "direction": "input",
          "bits": [ 56, 57, 58, 59, 60 ]
        },
        "LPFRES": {
          "direction": "input",
          "bits": [ 61, 62, 63 ]
        },
        "PSSEL": {
          "direction": "input",
          "bits": [ 64, 65 ]
        },
        "PSDIR": {
          "direction": "input",
          "bits": [ 66 ]
        },
        "PSPULSE": {
          "direction": "input",
          "bits": [ 67 ]
        },
        "ENCLKA": {
          "direction": "input",
          "bits": [ 68 ]
        },
        "ENCLKB": {
          "direction": "input",
          "bits": [ 69 ]
        },
        "ENCLKC": {
          "direction": "input",
          "bits": [ 70 ]
        },
        "ENCLKD": {
          "direction": "input",
          "bits": [ 71 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 72 ]
        },
        "CLKOUTA": {
          "direction": "output",
          "bits": [ 73 ]
        },
        "CLKOUTB": {
          "direction": "output",
          "bits": [ 74 ]
        },
        "CLKOUTC": {
          "direction": "output",
          "bits": [ 75 ]
        },
        "CLKOUTD": {
          "direction": "output",
          "bits": [ 76 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLKFB": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1844.7-1844.12"
          }
        },
        "CLKIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1843.7-1843.12"
          }
        },
        "CLKOUTA": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1867.8-1867.15"
          }
        },
        "CLKOUTB": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1868.8-1868.15"
          }
        },
        "CLKOUTC": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1869.8-1869.15"
          }
        },
        "CLKOUTD": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1870.8-1870.15"
          }
        },
        "DTA": {
          "hide_name": 0,
          "bits": [ 48, 49, 50, 51 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1855.13-1855.16"
          }
        },
        "DTB": {
          "hide_name": 0,
          "bits": [ 52, 53, 54, 55 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1856.13-1856.16"
          }
        },
        "ENCLKA": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1862.7-1862.13"
          }
        },
        "ENCLKB": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1863.7-1863.13"
          }
        },
        "ENCLKC": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1864.7-1864.13"
          }
        },
        "ENCLKD": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1865.7-1865.13"
          }
        },
        "FBDSEL": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11, 12, 13 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1849.13-1849.19"
          }
        },
        "ICPSEL": {
          "hide_name": 0,
          "bits": [ 56, 57, 58, 59, 60 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1857.13-1857.19"
          }
        },
        "IDSEL": {
          "hide_name": 0,
          "bits": [ 14, 15, 16, 17, 18, 19 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1850.13-1850.18"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1866.8-1866.12"
          }
        },
        "LPFRES": {
          "hide_name": 0,
          "bits": [ 61, 62, 63 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1858.13-1858.19"
          }
        },
        "ODSELA": {
          "hide_name": 0,
          "bits": [ 20, 21, 22, 23, 24, 25, 26 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1851.13-1851.19"
          }
        },
        "ODSELB": {
          "hide_name": 0,
          "bits": [ 27, 28, 29, 30, 31, 32, 33 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1852.13-1852.19"
          }
        },
        "ODSELC": {
          "hide_name": 0,
          "bits": [ 34, 35, 36, 37, 38, 39, 40 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1853.13-1853.19"
          }
        },
        "ODSELD": {
          "hide_name": 0,
          "bits": [ 41, 42, 43, 44, 45, 46, 47 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1854.13-1854.19"
          }
        },
        "PSDIR": {
          "hide_name": 0,
          "bits": [ 66 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1860.7-1860.12"
          }
        },
        "PSPULSE": {
          "hide_name": 0,
          "bits": [ 67 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1861.7-1861.14"
          }
        },
        "PSSEL": {
          "hide_name": 0,
          "bits": [ 64, 65 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1859.13-1859.18"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1845.7-1845.12"
          }
        },
        "RESET_I": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1847.7-1847.14"
          }
        },
        "RESET_P": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1846.7-1846.14"
          }
        },
        "RESET_S": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1848.7-1848.14"
          }
        }
      }
    },
    "PLLVR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1808.1-1852.10"
      },
      "parameter_default_values": {
        "CLKFB_SEL": "internal",
        "CLKOUTD3_SRC": "CLKOUT",
        "CLKOUTD_BYPASS": "false",
        "CLKOUTD_SRC": "CLKOUT",
        "CLKOUTP_BYPASS": "false",
        "CLKOUTP_DLY_STEP": "00000000000000000000000000000000",
        "CLKOUTP_FT_DIR": "1",
        "CLKOUT_BYPASS": "false",
        "CLKOUT_DLY_STEP": "00000000000000000000000000000000",
        "CLKOUT_FT_DIR": "1",
        "DEVICE": "GW1NS-4",
        "DUTYDA_SEL": "1000 ",
        "DYN_DA_EN": "false",
        "DYN_FBDIV_SEL": "false",
        "DYN_IDIV_SEL": "false",
        "DYN_ODIV_SEL": "false",
        "DYN_SDIV_SEL": "00000000000000000000000000000010",
        "FBDIV_SEL": "00000000000000000000000000000000",
        "FCLKIN": "100.0",
        "IDIV_SEL": "00000000000000000000000000000000",
        "ODIV_SEL": "00000000000000000000000000001000",
        "PSDA_SEL": "0000 "
      },
      "ports": {
        "CLKOUT": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "CLKOUTP": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "CLKOUTD": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "CLKOUTD3": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "CLKIN": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "CLKFB": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "FBDSEL": {
          "direction": "input",
          "bits": [ 9, 10, 11, 12, 13, 14 ]
        },
        "IDSEL": {
          "direction": "input",
          "bits": [ 15, 16, 17, 18, 19, 20 ]
        },
        "ODSEL": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26 ]
        },
        "DUTYDA": {
          "direction": "input",
          "bits": [ 27, 28, 29, 30 ]
        },
        "PSDA": {
          "direction": "input",
          "bits": [ 31, 32, 33, 34 ]
        },
        "FDLY": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "RESET_P": {
          "direction": "input",
          "bits": [ 40 ]
        },
        "VREN": {
          "direction": "input",
          "bits": [ 41 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLKFB": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1810.7-1810.12"
          }
        },
        "CLKIN": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1809.7-1809.12"
          }
        },
        "CLKOUT": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1820.8-1820.14"
          }
        },
        "CLKOUTD": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1823.8-1823.15"
          }
        },
        "CLKOUTD3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1824.8-1824.16"
          }
        },
        "CLKOUTP": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1822.8-1822.15"
          }
        },
        "DUTYDA": {
          "hide_name": 0,
          "bits": [ 27, 28, 29, 30 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1817.13-1817.19"
          }
        },
        "FBDSEL": {
          "hide_name": 0,
          "bits": [ 9, 10, 11, 12, 13, 14 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1813.13-1813.19"
          }
        },
        "FDLY": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1816.18-1816.22"
          }
        },
        "IDSEL": {
          "hide_name": 0,
          "bits": [ 15, 16, 17, 18, 19, 20 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1814.13-1814.18"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1821.8-1821.12"
          }
        },
        "ODSEL": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1815.13-1815.18"
          }
        },
        "PSDA": {
          "hide_name": 0,
          "bits": [ 31, 32, 33, 34 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1816.13-1816.17"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1811.7-1811.12"
          }
        },
        "RESET_P": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1812.7-1812.14"
          }
        },
        "VREN": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1818.7-1818.11"
          }
        }
      }
    },
    "RAM16S1": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:961.1-993.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000"
      },
      "ports": {
        "DO": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "DI": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "AD": {
          "direction": "input",
          "bits": [ 4, 5, 6, 7 ]
        },
        "WRE": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 9 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "AD": {
          "hide_name": 0,
          "bits": [ 4, 5, 6, 7 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:965.13-965.15"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:968.7-968.10"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:966.7-966.9"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:967.8-967.10"
          }
        },
        "WRE": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:969.7-969.10"
          }
        }
      }
    },
    "RAM16S2": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:996.1-1032.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000",
        "INIT_1": "0000000000000000"
      },
      "ports": {
        "DO": {
          "direction": "output",
          "bits": [ 2, 3 ]
        },
        "DI": {
          "direction": "input",
          "bits": [ 4, 5 ]
        },
        "AD": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9 ]
        },
        "WRE": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 11 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "AD": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1001.13-1001.15"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1004.7-1004.10"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 4, 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1002.13-1002.15"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 2, 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1003.14-1003.16"
          }
        },
        "WRE": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1005.7-1005.10"
          }
        }
      }
    },
    "RAM16S4": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1035.1-1079.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000",
        "INIT_1": "0000000000000000",
        "INIT_2": "0000000000000000",
        "INIT_3": "0000000000000000"
      },
      "ports": {
        "DO": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5 ]
        },
        "DI": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9 ]
        },
        "AD": {
          "direction": "input",
          "bits": [ 10, 11, 12, 13 ]
        },
        "WRE": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 15 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "AD": {
          "hide_name": 0,
          "bits": [ 10, 11, 12, 13 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1042.13-1042.15"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1045.7-1045.10"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1043.13-1043.15"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1044.14-1044.16"
          }
        },
        "WRE": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1046.7-1046.10"
          }
        }
      }
    },
    "RAM16SDP1": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1082.1-1115.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000"
      },
      "ports": {
        "DO": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "DI": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "WAD": {
          "direction": "input",
          "bits": [ 4, 5, 6, 7 ]
        },
        "RAD": {
          "direction": "input",
          "bits": [ 8, 9, 10, 11 ]
        },
        "WRE": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 13 ]
        }
      },
      "cells": {
        "$specify$174": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "T_FALL_MAX": "00000000000000000000000110010101",
            "T_FALL_MIN": "00000000000000000000000110010101",
            "T_FALL_TYP": "00000000000000000000000110010101",
            "T_RISE_MAX": "00000000000000000000000100001110",
            "T_RISE_MIN": "00000000000000000000000100001110",
            "T_RISE_TYP": "00000000000000000000000100001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1094.2-1094.27"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 8, 9, 10, 11 ]
          }
        },
        "$specify$175": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1095.2-1095.30"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 13 ],
            "DST_EN": [ "1" ],
            "SRC": [ 3 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$176": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1096.2-1096.31"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 13 ],
            "DST_EN": [ "1" ],
            "SRC": [ 12 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$177": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1097.2-1097.31"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 13 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4, 5, 6, 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$178": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000110101",
            "T_FALL_MIN": "00000000000000000000001000110101",
            "T_FALL_TYP": "00000000000000000000001000110101",
            "T_RISE_MAX": "00000000000000000000000111011010",
            "T_RISE_MIN": "00000000000000000000000111011010",
            "T_RISE_TYP": "00000000000000000000000111011010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1098.2-1098.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x" ],
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 13 ]
          }
        }
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1090.7-1090.10"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1088.7-1088.9"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1089.8-1089.10"
          }
        },
        "RAD": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1087.13-1087.16"
          }
        },
        "WAD": {
          "hide_name": 0,
          "bits": [ 4, 5, 6, 7 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1086.13-1086.16"
          }
        },
        "WRE": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1091.7-1091.10"
          }
        }
      }
    },
    "RAM16SDP2": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1118.1-1155.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000",
        "INIT_1": "0000000000000000"
      },
      "ports": {
        "DO": {
          "direction": "output",
          "bits": [ 2, 3 ]
        },
        "DI": {
          "direction": "input",
          "bits": [ 4, 5 ]
        },
        "WAD": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9 ]
        },
        "RAD": {
          "direction": "input",
          "bits": [ 10, 11, 12, 13 ]
        },
        "WRE": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 15 ]
        }
      },
      "cells": {
        "$specify$179": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000010",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "T_FALL_MAX": "00000000000000000000000110010101",
            "T_FALL_MIN": "00000000000000000000000110010101",
            "T_FALL_TYP": "00000000000000000000000110010101",
            "T_RISE_MAX": "00000000000000000000000100001110",
            "T_RISE_MIN": "00000000000000000000000100001110",
            "T_RISE_TYP": "00000000000000000000000100001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1131.2-1131.27"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2, 3 ],
            "EN": [ "1" ],
            "SRC": [ 10, 11, 12, 13 ]
          }
        },
        "$specify$180": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000010",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1132.2-1132.30"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 15 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4, 5 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$181": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1133.2-1133.31"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 15 ],
            "DST_EN": [ "1" ],
            "SRC": [ 14 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$182": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1134.2-1134.31"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 15 ],
            "DST_EN": [ "1" ],
            "SRC": [ 6, 7, 8, 9 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$183": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000010",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000110101",
            "T_FALL_MIN": "00000000000000000000001000110101",
            "T_FALL_TYP": "00000000000000000000001000110101",
            "T_RISE_MAX": "00000000000000000000000111011010",
            "T_RISE_MIN": "00000000000000000000000111011010",
            "T_RISE_TYP": "00000000000000000000000111011010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1135.2-1135.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x" ],
            "DST": [ 2, 3 ],
            "EN": [ "1" ],
            "SRC": [ 15 ]
          }
        }
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1127.7-1127.10"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 4, 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1125.13-1125.15"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 2, 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1126.14-1126.16"
          }
        },
        "RAD": {
          "hide_name": 0,
          "bits": [ 10, 11, 12, 13 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1124.13-1124.16"
          }
        },
        "WAD": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1123.13-1123.16"
          }
        },
        "WRE": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1128.7-1128.10"
          }
        }
      }
    },
    "RAM16SDP4": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1158.1-1203.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000",
        "INIT_1": "0000000000000000",
        "INIT_2": "0000000000000000",
        "INIT_3": "0000000000000000"
      },
      "ports": {
        "DO": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5 ]
        },
        "DI": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9 ]
        },
        "WAD": {
          "direction": "input",
          "bits": [ 10, 11, 12, 13 ]
        },
        "RAD": {
          "direction": "input",
          "bits": [ 14, 15, 16, 17 ]
        },
        "WRE": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 19 ]
        }
      },
      "cells": {
        "$specify$184": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000100",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "T_FALL_MAX": "00000000000000000000000110010101",
            "T_FALL_MIN": "00000000000000000000000110010101",
            "T_FALL_TYP": "00000000000000000000000110010101",
            "T_RISE_MAX": "00000000000000000000000100001110",
            "T_RISE_MIN": "00000000000000000000000100001110",
            "T_RISE_TYP": "00000000000000000000000100001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1173.2-1173.27"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2, 3, 4, 5 ],
            "EN": [ "1" ],
            "SRC": [ 14, 15, 16, 17 ]
          }
        },
        "$specify$185": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1174.2-1174.30"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 19 ],
            "DST_EN": [ "1" ],
            "SRC": [ 6, 7, 8, 9 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$186": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1175.2-1175.31"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 19 ],
            "DST_EN": [ "1" ],
            "SRC": [ 18 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$187": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1176.2-1176.31"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 19 ],
            "DST_EN": [ "1" ],
            "SRC": [ 10, 11, 12, 13 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$188": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000100",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000110101",
            "T_FALL_MIN": "00000000000000000000001000110101",
            "T_FALL_TYP": "00000000000000000000001000110101",
            "T_RISE_MAX": "00000000000000000000000111011010",
            "T_RISE_MIN": "00000000000000000000000111011010",
            "T_RISE_TYP": "00000000000000000000000111011010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1177.2-1177.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5 ],
            "EN": [ "1" ],
            "SRC": [ 19 ]
          }
        }
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1169.7-1169.10"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1167.13-1167.15"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1168.14-1168.16"
          }
        },
        "RAD": {
          "hide_name": 0,
          "bits": [ 14, 15, 16, 17 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1166.13-1166.16"
          }
        },
        "WAD": {
          "hide_name": 0,
          "bits": [ 10, 11, 12, 13 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1165.13-1165.16"
          }
        },
        "WRE": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1170.7-1170.10"
          }
        }
      }
    },
    "ROM": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:196.1-272.10"
      },
      "parameter_default_values": {
        "BIT_WIDTH": "00000000000000000000000000100000",
        "BLK_SEL": "000",
        "INIT_RAM_00": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_01": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_02": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_03": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_04": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_05": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_06": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_07": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_08": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_09": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_10": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_11": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_12": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_13": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_14": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_15": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_16": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_17": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_18": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_19": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_20": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_21": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_22": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_23": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_24": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_25": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_26": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_27": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_28": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_29": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_30": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_31": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_32": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_33": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_34": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_35": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_36": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_37": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_38": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_39": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "READ_MODE": "0",
        "RESET_MODE": "SYNC"
      },
      "ports": {
        "CLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "OCE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "WRE": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "AD": {
          "direction": "input",
          "bits": [ 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20 ]
        },
        "BLKSEL": {
          "direction": "input",
          "bits": [ 21, 22, 23 ]
        },
        "DO": {
          "direction": "output",
          "bits": [ 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "AD": {
          "hide_name": 0,
          "bits": [ 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:269.14-269.16"
          }
        },
        "BLKSEL": {
          "hide_name": 0,
          "bits": [ 21, 22, 23 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:270.13-270.19"
          }
        },
        "CE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:265.12-265.14"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:265.7-265.10"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:271.15-271.17"
          }
        },
        "OCE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:266.7-266.10"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:267.7-267.12"
          }
        },
        "WRE": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:268.7-268.10"
          }
        }
      }
    },
    "ROM16": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:189.1-193.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000"
      },
      "ports": {
        "AD": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5 ]
        },
        "DO": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "AD": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:191.13-191.15"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:192.8-192.10"
          }
        }
      }
    },
    "ROMX9": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:275.1-351.10"
      },
      "parameter_default_values": {
        "BIT_WIDTH": "00000000000000000000000000100100",
        "BLK_SEL": "000",
        "INIT_RAM_00": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_01": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_02": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_03": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_04": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_05": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_06": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_07": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_08": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_09": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_10": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_11": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_12": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_13": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_14": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_15": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_16": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_17": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_18": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_19": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_20": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_21": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_22": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_23": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_24": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_25": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_26": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_27": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_28": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_29": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_30": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_31": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_32": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_33": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_34": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_35": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_36": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_37": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_38": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_39": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "READ_MODE": "0",
        "RESET_MODE": "SYNC"
      },
      "ports": {
        "CLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "OCE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "WRE": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "AD": {
          "direction": "input",
          "bits": [ 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20 ]
        },
        "BLKSEL": {
          "direction": "input",
          "bits": [ 21, 22, 23 ]
        },
        "DO": {
          "direction": "output",
          "bits": [ 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "AD": {
          "hide_name": 0,
          "bits": [ 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:348.14-348.16"
          }
        },
        "BLKSEL": {
          "hide_name": 0,
          "bits": [ 21, 22, 23 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:349.13-349.19"
          }
        },
        "CE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:344.12-344.14"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:344.7-344.10"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:350.15-350.17"
          }
        },
        "OCE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:345.7-345.10"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:346.7-346.12"
          }
        },
        "WRE": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:347.7-347.10"
          }
        }
      }
    },
    "SDP": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1382.1-1480.10"
      },
      "parameter_default_values": {
        "BIT_WIDTH_0": "00000000000000000000000000100000",
        "BIT_WIDTH_1": "00000000000000000000000000100000",
        "BLK_SEL": "000",
        "INIT_RAM_00": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_01": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_02": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_03": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_04": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_05": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_06": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_07": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_08": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_09": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_10": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_11": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_12": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_13": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_14": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_15": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_16": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_17": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_18": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_19": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_20": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_21": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_22": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_23": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_24": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_25": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_26": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_27": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_28": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_29": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_30": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_31": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_32": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_33": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_34": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_35": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_36": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_37": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_38": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_39": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "READ_MODE": "0",
        "RESET_MODE": "SYNC"
      },
      "ports": {
        "DO": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ]
        },
        "DI": {
          "direction": "input",
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ]
        },
        "BLKSEL": {
          "direction": "input",
          "bits": [ 66, 67, 68 ]
        },
        "ADA": {
          "direction": "input",
          "bits": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82 ]
        },
        "ADB": {
          "direction": "input",
          "bits": [ 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96 ]
        },
        "WREA": {
          "direction": "input",
          "bits": [ 97 ]
        },
        "WREB": {
          "direction": "input",
          "bits": [ 98 ]
        },
        "CLKA": {
          "direction": "input",
          "bits": [ 99 ]
        },
        "CLKB": {
          "direction": "input",
          "bits": [ 100 ]
        },
        "CEA": {
          "direction": "input",
          "bits": [ 101 ]
        },
        "CEB": {
          "direction": "input",
          "bits": [ 102 ]
        },
        "OCE": {
          "direction": "input",
          "bits": [ 103 ]
        },
        "RESETA": {
          "direction": "input",
          "bits": [ 104 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 105 ]
        }
      },
      "cells": {
        "$specify$189": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000100000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000111101101",
            "T_FALL_MIN": "00000000000000000000000111101101",
            "T_FALL_TYP": "00000000000000000000000111101101",
            "T_RISE_MAX": "00000000000000000000000110100011",
            "T_RISE_MIN": "00000000000000000000000110100011",
            "T_RISE_TYP": "00000000000000000000000110100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1465.2-1465.43"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
            "EN": [ "1" ],
            "SRC": [ 100 ]
          }
        },
        "$specify$190": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1466.2-1466.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 99 ],
            "DST_EN": [ "1" ],
            "SRC": [ 104 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$191": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1467.2-1467.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 100 ],
            "DST_EN": [ "1" ],
            "SRC": [ 105 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$192": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1468.2-1468.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 100 ],
            "DST_EN": [ "1" ],
            "SRC": [ 103 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$193": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1469.2-1469.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 99 ],
            "DST_EN": [ "1" ],
            "SRC": [ 101 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$194": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1470.2-1470.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 100 ],
            "DST_EN": [ "1" ],
            "SRC": [ 102 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$195": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1471.2-1471.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 100 ],
            "DST_EN": [ "1" ],
            "SRC": [ 103 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$196": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1472.2-1472.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 99 ],
            "DST_EN": [ "1" ],
            "SRC": [ 97 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$197": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1473.2-1473.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 100 ],
            "DST_EN": [ "1" ],
            "SRC": [ 98 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$198": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000100000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1474.2-1474.31"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 99 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$199": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001110",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1475.2-1475.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 99 ],
            "DST_EN": [ "1" ],
            "SRC": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$200": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001110",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1476.2-1476.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 100 ],
            "DST_EN": [ "1" ],
            "SRC": [ 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$201": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1477.2-1477.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 99 ],
            "DST_EN": [ "1" ],
            "SRC": [ 66, 67, 68 ],
            "SRC_EN": [ "1" ]
          }
        }
      },
      "netnames": {
        "ADA": {
          "hide_name": 0,
          "bits": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1457.14-1457.17"
          }
        },
        "ADB": {
          "hide_name": 0,
          "bits": [ 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1457.19-1457.22"
          }
        },
        "BLKSEL": {
          "hide_name": 0,
          "bits": [ 66, 67, 68 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1456.13-1456.19"
          }
        },
        "CEA": {
          "hide_name": 0,
          "bits": [ 101 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1460.7-1460.10"
          }
        },
        "CEB": {
          "hide_name": 0,
          "bits": [ 102 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1460.12-1460.15"
          }
        },
        "CLKA": {
          "hide_name": 0,
          "bits": [ 99 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1459.7-1459.11"
          }
        },
        "CLKB": {
          "hide_name": 0,
          "bits": [ 100 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1459.13-1459.17"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1455.14-1455.16"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1454.15-1454.17"
          }
        },
        "OCE": {
          "hide_name": 0,
          "bits": [ 103 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1461.7-1461.10"
          }
        },
        "RESETA": {
          "hide_name": 0,
          "bits": [ 104 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1462.7-1462.13"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 105 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1462.15-1462.21"
          }
        },
        "WREA": {
          "hide_name": 0,
          "bits": [ 97 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1458.7-1458.11"
          }
        },
        "WREB": {
          "hide_name": 0,
          "bits": [ 98 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1458.13-1458.17"
          }
        }
      }
    },
    "SDPB": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:822.1-900.10"
      },
      "parameter_default_values": {
        "BIT_WIDTH_0": "00000000000000000000000000100000",
        "BIT_WIDTH_1": "00000000000000000000000000100000",
        "BLK_SEL_0": "000",
        "BLK_SEL_1": "000",
        "INIT_RAM_00": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_01": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_02": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_03": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_04": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_05": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_06": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_07": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_08": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_09": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_10": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_11": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_12": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_13": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_14": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_15": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_16": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_17": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_18": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_19": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_20": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_21": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_22": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_23": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_24": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_25": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_26": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_27": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_28": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_29": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_30": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_31": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_32": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_33": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_34": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_35": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_36": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_37": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_38": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_39": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "READ_MODE": "0",
        "RESET_MODE": "SYNC"
      },
      "ports": {
        "CLKA": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CEA": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLKB": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CEB": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "OCE": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "RESETA": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "ADA": {
          "direction": "input",
          "bits": [ 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22 ]
        },
        "ADB": {
          "direction": "input",
          "bits": [ 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36 ]
        },
        "DI": {
          "direction": "input",
          "bits": [ 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68 ]
        },
        "BLKSELA": {
          "direction": "input",
          "bits": [ 69, 70, 71 ]
        },
        "BLKSELB": {
          "direction": "input",
          "bits": [ 72, 73, 74 ]
        },
        "DO": {
          "direction": "output",
          "bits": [ 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ADA": {
          "hide_name": 0,
          "bits": [ 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:896.14-896.17"
          }
        },
        "ADB": {
          "hide_name": 0,
          "bits": [ 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:896.19-896.22"
          }
        },
        "BLKSELA": {
          "hide_name": 0,
          "bits": [ 69, 70, 71 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:898.13-898.20"
          }
        },
        "BLKSELB": {
          "hide_name": 0,
          "bits": [ 72, 73, 74 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:898.22-898.29"
          }
        },
        "CEA": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:893.13-893.16"
          }
        },
        "CEB": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:893.24-893.27"
          }
        },
        "CLKA": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:893.7-893.11"
          }
        },
        "CLKB": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:893.18-893.22"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:897.14-897.16"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:899.15-899.17"
          }
        },
        "OCE": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:894.7-894.10"
          }
        },
        "RESETA": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:895.7-895.13"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:895.15-895.21"
          }
        }
      }
    },
    "SDPX9": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1483.1-1581.10"
      },
      "parameter_default_values": {
        "BIT_WIDTH_0": "00000000000000000000000000100100",
        "BIT_WIDTH_1": "00000000000000000000000000100100",
        "BLK_SEL": "000",
        "INIT_RAM_00": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_01": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_02": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_03": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_04": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_05": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_06": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_07": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_08": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_09": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_10": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_11": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_12": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_13": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_14": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_15": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_16": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_17": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_18": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_19": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_20": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_21": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_22": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_23": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_24": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_25": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_26": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_27": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_28": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_29": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_30": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_31": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_32": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_33": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_34": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_35": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_36": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_37": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_38": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_39": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "READ_MODE": "0",
        "RESET_MODE": "SYNC"
      },
      "ports": {
        "DO": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ]
        },
        "DI": {
          "direction": "input",
          "bits": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73 ]
        },
        "BLKSEL": {
          "direction": "input",
          "bits": [ 74, 75, 76 ]
        },
        "ADA": {
          "direction": "input",
          "bits": [ 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90 ]
        },
        "ADB": {
          "direction": "input",
          "bits": [ 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104 ]
        },
        "WREA": {
          "direction": "input",
          "bits": [ 105 ]
        },
        "WREB": {
          "direction": "input",
          "bits": [ 106 ]
        },
        "CLKA": {
          "direction": "input",
          "bits": [ 107 ]
        },
        "CLKB": {
          "direction": "input",
          "bits": [ 108 ]
        },
        "CEA": {
          "direction": "input",
          "bits": [ 109 ]
        },
        "CEB": {
          "direction": "input",
          "bits": [ 110 ]
        },
        "OCE": {
          "direction": "input",
          "bits": [ 111 ]
        },
        "RESETA": {
          "direction": "input",
          "bits": [ 112 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 113 ]
        }
      },
      "cells": {
        "$specify$202": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000100100",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000111101101",
            "T_FALL_MIN": "00000000000000000000000111101101",
            "T_FALL_TYP": "00000000000000000000000111101101",
            "T_RISE_MAX": "00000000000000000000000110100011",
            "T_RISE_MIN": "00000000000000000000000110100011",
            "T_RISE_TYP": "00000000000000000000000110100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1566.2-1566.43"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73 ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ],
            "EN": [ "1" ],
            "SRC": [ 108 ]
          }
        },
        "$specify$203": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1567.2-1567.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 107 ],
            "DST_EN": [ "1" ],
            "SRC": [ 112 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$204": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1568.2-1568.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 108 ],
            "DST_EN": [ "1" ],
            "SRC": [ 113 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$205": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1569.2-1569.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 108 ],
            "DST_EN": [ "1" ],
            "SRC": [ 111 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$206": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1570.2-1570.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 107 ],
            "DST_EN": [ "1" ],
            "SRC": [ 109 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$207": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1571.2-1571.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 108 ],
            "DST_EN": [ "1" ],
            "SRC": [ 110 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$208": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1572.2-1572.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 108 ],
            "DST_EN": [ "1" ],
            "SRC": [ 111 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$209": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1573.2-1573.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 107 ],
            "DST_EN": [ "1" ],
            "SRC": [ 105 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$210": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1574.2-1574.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 108 ],
            "DST_EN": [ "1" ],
            "SRC": [ 106 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$211": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000100100",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1575.2-1575.31"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 107 ],
            "DST_EN": [ "1" ],
            "SRC": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$212": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001110",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1576.2-1576.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 107 ],
            "DST_EN": [ "1" ],
            "SRC": [ 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$213": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001110",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1577.2-1577.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 108 ],
            "DST_EN": [ "1" ],
            "SRC": [ 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$214": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1578.2-1578.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 107 ],
            "DST_EN": [ "1" ],
            "SRC": [ 74, 75, 76 ],
            "SRC_EN": [ "1" ]
          }
        }
      },
      "netnames": {
        "ADA": {
          "hide_name": 0,
          "bits": [ 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1558.14-1558.17"
          }
        },
        "ADB": {
          "hide_name": 0,
          "bits": [ 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1558.19-1558.22"
          }
        },
        "BLKSEL": {
          "hide_name": 0,
          "bits": [ 74, 75, 76 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1557.13-1557.19"
          }
        },
        "CEA": {
          "hide_name": 0,
          "bits": [ 109 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1561.7-1561.10"
          }
        },
        "CEB": {
          "hide_name": 0,
          "bits": [ 110 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1561.12-1561.15"
          }
        },
        "CLKA": {
          "hide_name": 0,
          "bits": [ 107 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1560.7-1560.11"
          }
        },
        "CLKB": {
          "hide_name": 0,
          "bits": [ 108 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1560.13-1560.17"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1556.14-1556.16"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1555.15-1555.17"
          }
        },
        "OCE": {
          "hide_name": 0,
          "bits": [ 111 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1562.7-1562.10"
          }
        },
        "RESETA": {
          "hide_name": 0,
          "bits": [ 112 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1563.7-1563.13"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 113 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1563.15-1563.21"
          }
        },
        "WREA": {
          "hide_name": 0,
          "bits": [ 105 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1559.7-1559.11"
          }
        },
        "WREB": {
          "hide_name": 0,
          "bits": [ 106 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1559.13-1559.17"
          }
        }
      }
    },
    "SDPX9B": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:903.1-981.10"
      },
      "parameter_default_values": {
        "BIT_WIDTH_0": "00000000000000000000000000100100",
        "BIT_WIDTH_1": "00000000000000000000000000100100",
        "BLK_SEL_0": "000",
        "BLK_SEL_1": "000",
        "INIT_RAM_00": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_01": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_02": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_03": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_04": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_05": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_06": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_07": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_08": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_09": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_10": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_11": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_12": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_13": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_14": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_15": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_16": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_17": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_18": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_19": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_20": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_21": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_22": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_23": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_24": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_25": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_26": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_27": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_28": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_29": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_30": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_31": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_32": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_33": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_34": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_35": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_36": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_37": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_38": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_39": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "READ_MODE": "0",
        "RESET_MODE": "SYNC"
      },
      "ports": {
        "CLKA": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CEA": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLKB": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CEB": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "OCE": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "RESETA": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "ADA": {
          "direction": "input",
          "bits": [ 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22 ]
        },
        "ADB": {
          "direction": "input",
          "bits": [ 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36 ]
        },
        "BLKSELA": {
          "direction": "input",
          "bits": [ 37, 38, 39 ]
        },
        "BLKSELB": {
          "direction": "input",
          "bits": [ 40, 41, 42 ]
        },
        "DI": {
          "direction": "input",
          "bits": [ 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78 ]
        },
        "DO": {
          "direction": "output",
          "bits": [ 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ADA": {
          "hide_name": 0,
          "bits": [ 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:977.14-977.17"
          }
        },
        "ADB": {
          "hide_name": 0,
          "bits": [ 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:977.19-977.22"
          }
        },
        "BLKSELA": {
          "hide_name": 0,
          "bits": [ 37, 38, 39 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:978.13-978.20"
          }
        },
        "BLKSELB": {
          "hide_name": 0,
          "bits": [ 40, 41, 42 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:978.22-978.29"
          }
        },
        "CEA": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:974.13-974.16"
          }
        },
        "CEB": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:974.24-974.27"
          }
        },
        "CLKA": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:974.7-974.11"
          }
        },
        "CLKB": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:974.18-974.22"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:979.14-979.16"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:980.15-980.17"
          }
        },
        "OCE": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:975.7-975.10"
          }
        },
        "RESETA": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:976.7-976.13"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:976.15-976.21"
          }
        }
      }
    },
    "SP": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1207.1-1291.10"
      },
      "parameter_default_values": {
        "BIT_WIDTH": "00000000000000000000000000100000",
        "BLK_SEL": "000",
        "INIT_RAM_00": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_01": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_02": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_03": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_04": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_05": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_06": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_07": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_08": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_09": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_10": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_11": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_12": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_13": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_14": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_15": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_16": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_17": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_18": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_19": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_20": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_21": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_22": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_23": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_24": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_25": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_26": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_27": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_28": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_29": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_30": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_31": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_32": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_33": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_34": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_35": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_36": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_37": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_38": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_39": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "READ_MODE": "0",
        "RESET_MODE": "SYNC",
        "WRITE_MODE": "00"
      },
      "ports": {
        "DO": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ]
        },
        "DI": {
          "direction": "input",
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ]
        },
        "BLKSEL": {
          "direction": "input",
          "bits": [ 66, 67, 68 ]
        },
        "AD": {
          "direction": "input",
          "bits": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82 ]
        },
        "WRE": {
          "direction": "input",
          "bits": [ 83 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 84 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 85 ]
        },
        "OCE": {
          "direction": "input",
          "bits": [ 86 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 87 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "AD": {
          "hide_name": 0,
          "bits": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1284.14-1284.16"
          }
        },
        "BLKSEL": {
          "hide_name": 0,
          "bits": [ 66, 67, 68 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1283.13-1283.19"
          }
        },
        "CE": {
          "hide_name": 0,
          "bits": [ 85 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1287.7-1287.9"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 84 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1286.7-1286.10"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1282.14-1282.16"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1281.15-1281.17"
          }
        },
        "OCE": {
          "hide_name": 0,
          "bits": [ 86 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1288.7-1288.10"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 87 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1289.7-1289.12"
          }
        },
        "WRE": {
          "hide_name": 0,
          "bits": [ 83 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1285.7-1285.10"
          }
        }
      }
    },
    "SPMI": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1807.1-1825.10"
      },
      "parameter_default_values": {
        "CLK_FREQ": "0000000",
        "FUNCTION_CTRL": "0000000",
        "MSID_CLKSEL": "0000000",
        "RESPOND_DELAY": "0000",
        "SCLK_LOW_PERIOD": "0000000",
        "SCLK_NORMAL_PERIOD": "0000000",
        "SHUTDOWN_BY_ENABLE": "0"
      },
      "ports": {
        "CLKEXT": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "ENEXT": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SDATA": {
          "direction": "inout",
          "bits": [ 4 ]
        },
        "SCLK": {
          "direction": "inout",
          "bits": [ 5 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "RESETN": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "LOCRESET": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "PA": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "SA": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "CA": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "ADDRI": {
          "direction": "input",
          "bits": [ 13, 14, 15, 16 ]
        },
        "DATAI": {
          "direction": "input",
          "bits": [ 17, 18, 19, 20, 21, 22, 23, 24 ]
        },
        "ADDRO": {
          "direction": "output",
          "bits": [ 25, 26, 27, 28 ]
        },
        "DATAO": {
          "direction": "output",
          "bits": [ 29, 30, 31, 32, 33, 34, 35, 36 ]
        },
        "STATE": {
          "direction": "output",
          "bits": [ 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52 ]
        },
        "CMD": {
          "direction": "output",
          "bits": [ 53, 54, 55, 56 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ADDRI": {
          "hide_name": 0,
          "bits": [ 13, 14, 15, 16 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1819.14-1819.19"
          }
        },
        "ADDRO": {
          "hide_name": 0,
          "bits": [ 25, 26, 27, 28 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1821.16-1821.21"
          }
        },
        "CA": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1818.16-1818.18"
          }
        },
        "CE": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1817.13-1817.15"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1817.8-1817.11"
          }
        },
        "CLKEXT": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1815.7-1815.13"
          }
        },
        "CMD": {
          "hide_name": 0,
          "bits": [ 53, 54, 55, 56 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1824.14-1824.17"
          }
        },
        "DATAI": {
          "hide_name": 0,
          "bits": [ 17, 18, 19, 20, 21, 22, 23, 24 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1820.14-1820.19"
          }
        },
        "DATAO": {
          "hide_name": 0,
          "bits": [ 29, 30, 31, 32, 33, 34, 35, 36 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1822.16-1822.21"
          }
        },
        "ENEXT": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1815.15-1815.20"
          }
        },
        "LOCRESET": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1817.25-1817.33"
          }
        },
        "PA": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1818.8-1818.10"
          }
        },
        "RESETN": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1817.17-1817.23"
          }
        },
        "SA": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1818.12-1818.14"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1816.15-1816.19"
          }
        },
        "SDATA": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1816.7-1816.12"
          }
        },
        "STATE": {
          "hide_name": 0,
          "bits": [ 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1823.17-1823.22"
          }
        }
      }
    },
    "SPX9": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1294.1-1378.10"
      },
      "parameter_default_values": {
        "BIT_WIDTH": "00000000000000000000000000100100",
        "BLK_SEL": "000",
        "INIT_RAM_00": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_01": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_02": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_03": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_04": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_05": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_06": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_07": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_08": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_09": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_10": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_11": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_12": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_13": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_14": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_15": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_16": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_17": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_18": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_19": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_20": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_21": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_22": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_23": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_24": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_25": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_26": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_27": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_28": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_29": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_30": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_31": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_32": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_33": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_34": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_35": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_36": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_37": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_38": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_39": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "READ_MODE": "0",
        "RESET_MODE": "SYNC",
        "WRITE_MODE": "00"
      },
      "ports": {
        "DO": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ]
        },
        "DI": {
          "direction": "input",
          "bits": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73 ]
        },
        "BLKSEL": {
          "direction": "input",
          "bits": [ 74, 75, 76 ]
        },
        "AD": {
          "direction": "input",
          "bits": [ 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90 ]
        },
        "WRE": {
          "direction": "input",
          "bits": [ 91 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 92 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 93 ]
        },
        "OCE": {
          "direction": "input",
          "bits": [ 94 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 95 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "AD": {
          "hide_name": 0,
          "bits": [ 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1371.14-1371.16"
          }
        },
        "BLKSEL": {
          "hide_name": 0,
          "bits": [ 74, 75, 76 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1370.13-1370.19"
          }
        },
        "CE": {
          "hide_name": 0,
          "bits": [ 93 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1374.7-1374.9"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 92 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1373.7-1373.10"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1369.14-1369.16"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1368.15-1368.17"
          }
        },
        "OCE": {
          "hide_name": 0,
          "bits": [ 94 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1375.7-1375.10"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 95 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1376.7-1376.12"
          }
        },
        "WRE": {
          "hide_name": 0,
          "bits": [ 91 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1372.7-1372.10"
          }
        }
      }
    },
    "TBUF": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:571.1-575.10"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "OEN": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:572.9-572.10"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:573.10-573.11"
          }
        },
        "OEN": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:572.12-572.15"
          }
        }
      }
    },
    "TLVDS_IBUF": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1406.1-1409.10"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "IB": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1408.8-1408.9"
          }
        },
        "IB": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1408.11-1408.13"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1407.8-1407.9"
          }
        }
      }
    },
    "TLVDS_IOBUF": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1416.1-1420.10"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "IO": {
          "direction": "inout",
          "bits": [ 3 ]
        },
        "IOB": {
          "direction": "inout",
          "bits": [ 4 ]
        },
        "I": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "OEN": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1419.7-1419.8"
          }
        },
        "IO": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1418.7-1418.9"
          }
        },
        "IOB": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1418.11-1418.14"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1417.10-1417.11"
          }
        },
        "OEN": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1419.10-1419.13"
          }
        }
      }
    },
    "TLVDS_OBUF": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:593.1-599.10"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "OB": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:594.9-594.10"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:595.10-595.11"
          }
        },
        "OB": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:596.10-596.12"
          }
        }
      }
    },
    "TLVDS_TBUF": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1411.1-1414.10"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "OB": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "I": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "OEN": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1413.8-1413.9"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1412.8-1412.9"
          }
        },
        "OB": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1412.11-1412.13"
          }
        },
        "OEN": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1413.11-1413.14"
          }
        }
      }
    },
    "USB20_PHY": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1610.1-1685.10"
      },
      "parameter_default_values": {
        "ADP_PRBEN": "0",
        "C": "01",
        "CLK_SEL": "0",
        "DATABUS16_8": "0",
        "FOC_LOCK": "0",
        "HSDRV0": "0",
        "HSDRV1": "0",
        "M": "0000",
        "N": "101000",
        "TEST_MODE": "00000"
      },
      "ports": {
        "DATAIN": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "TXVLD": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "TXVLDH": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "SUSPENDM": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "XCVRSEL": {
          "direction": "input",
          "bits": [ 22, 23 ]
        },
        "TERMSEL": {
          "direction": "input",
          "bits": [ 24 ]
        },
        "OPMODE": {
          "direction": "input",
          "bits": [ 25, 26 ]
        },
        "DATAOUT": {
          "direction": "output",
          "bits": [ 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42 ]
        },
        "TXREADY": {
          "direction": "output",
          "bits": [ 43 ]
        },
        "RXACTIVE": {
          "direction": "output",
          "bits": [ 44 ]
        },
        "RXVLD": {
          "direction": "output",
          "bits": [ 45 ]
        },
        "RXVLDH": {
          "direction": "output",
          "bits": [ 46 ]
        },
        "CLK": {
          "direction": "output",
          "bits": [ 47 ]
        },
        "RXERROR": {
          "direction": "output",
          "bits": [ 48 ]
        },
        "DP": {
          "direction": "inout",
          "bits": [ 49 ]
        },
        "DM": {
          "direction": "inout",
          "bits": [ 50 ]
        },
        "LINESTATE": {
          "direction": "output",
          "bits": [ 51, 52 ]
        },
        "IDPULLUP": {
          "direction": "input",
          "bits": [ 53 ]
        },
        "DPPD": {
          "direction": "input",
          "bits": [ 54 ]
        },
        "DMPD": {
          "direction": "input",
          "bits": [ 55 ]
        },
        "CHARGVBUS": {
          "direction": "input",
          "bits": [ 56 ]
        },
        "DISCHARGVBUS": {
          "direction": "input",
          "bits": [ 57 ]
        },
        "TXBITSTUFFEN": {
          "direction": "input",
          "bits": [ 58 ]
        },
        "TXBITSTUFFENH": {
          "direction": "input",
          "bits": [ 59 ]
        },
        "TXENN": {
          "direction": "input",
          "bits": [ 60 ]
        },
        "TXDAT": {
          "direction": "input",
          "bits": [ 61 ]
        },
        "TXSE0": {
          "direction": "input",
          "bits": [ 62 ]
        },
        "FSLSSERIAL": {
          "direction": "input",
          "bits": [ 63 ]
        },
        "HOSTDIS": {
          "direction": "output",
          "bits": [ 64 ]
        },
        "IDDIG": {
          "direction": "output",
          "bits": [ 65 ]
        },
        "ADPPRB": {
          "direction": "output",
          "bits": [ 66 ]
        },
        "ADPSNS": {
          "direction": "output",
          "bits": [ 67 ]
        },
        "SESSVLD": {
          "direction": "output",
          "bits": [ 68 ]
        },
        "VBUSVLD": {
          "direction": "output",
          "bits": [ 69 ]
        },
        "RXDP": {
          "direction": "output",
          "bits": [ 70 ]
        },
        "RXDM": {
          "direction": "output",
          "bits": [ 71 ]
        },
        "RXRCV": {
          "direction": "output",
          "bits": [ 72 ]
        },
        "LBKERR": {
          "direction": "output",
          "bits": [ 73 ]
        },
        "CLKRDY": {
          "direction": "output",
          "bits": [ 74 ]
        },
        "INTCLK": {
          "direction": "input",
          "bits": [ 75 ]
        },
        "ID": {
          "direction": "inout",
          "bits": [ 76 ]
        },
        "VBUS": {
          "direction": "inout",
          "bits": [ 77 ]
        },
        "REXT": {
          "direction": "inout",
          "bits": [ 78 ]
        },
        "XIN": {
          "direction": "input",
          "bits": [ 79 ]
        },
        "XOUT": {
          "direction": "inout",
          "bits": [ 80 ]
        },
        "TEST": {
          "direction": "input",
          "bits": [ 81 ]
        },
        "CLK480PAD": {
          "direction": "output",
          "bits": [ 82 ]
        },
        "SCANCLK": {
          "direction": "input",
          "bits": [ 83 ]
        },
        "SCANEN": {
          "direction": "input",
          "bits": [ 84 ]
        },
        "SCANMODE": {
          "direction": "input",
          "bits": [ 85 ]
        },
        "TRESETN": {
          "direction": "input",
          "bits": [ 86 ]
        },
        "SCANIN1": {
          "direction": "input",
          "bits": [ 87 ]
        },
        "SCANOUT1": {
          "direction": "output",
          "bits": [ 88 ]
        },
        "SCANIN2": {
          "direction": "input",
          "bits": [ 89 ]
        },
        "SCANOUT2": {
          "direction": "output",
          "bits": [ 90 ]
        },
        "SCANIN3": {
          "direction": "input",
          "bits": [ 91 ]
        },
        "SCANOUT3": {
          "direction": "output",
          "bits": [ 92 ]
        },
        "SCANIN4": {
          "direction": "input",
          "bits": [ 93 ]
        },
        "SCANOUT4": {
          "direction": "output",
          "bits": [ 94 ]
        },
        "SCANIN5": {
          "direction": "input",
          "bits": [ 95 ]
        },
        "SCANOUT5": {
          "direction": "output",
          "bits": [ 96 ]
        },
        "SCANIN6": {
          "direction": "input",
          "bits": [ 97 ]
        },
        "SCANOUT6": {
          "direction": "output",
          "bits": [ 98 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ADPPRB": {
          "hide_name": 0,
          "bits": [ 66 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1652.9-1652.15"
          }
        },
        "ADPSNS": {
          "hide_name": 0,
          "bits": [ 67 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1653.9-1653.15"
          }
        },
        "CHARGVBUS": {
          "hide_name": 0,
          "bits": [ 56 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1642.9-1642.18"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1634.9-1634.12"
          }
        },
        "CLK480PAD": {
          "hide_name": 0,
          "bits": [ 82 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1668.8-1668.17"
          }
        },
        "CLKRDY": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1660.9-1660.15"
          }
        },
        "DATAIN": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1621.17-1621.23"
          }
        },
        "DATAOUT": {
          "hide_name": 0,
          "bits": [ 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1629.17-1629.24"
          }
        },
        "DISCHARGVBUS": {
          "hide_name": 0,
          "bits": [ 57 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1643.9-1643.21"
          }
        },
        "DM": {
          "hide_name": 0,
          "bits": [ 50 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1637.9-1637.11"
          }
        },
        "DMPD": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1641.9-1641.13"
          }
        },
        "DP": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1636.9-1636.11"
          }
        },
        "DPPD": {
          "hide_name": 0,
          "bits": [ 54 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1640.9-1640.13"
          }
        },
        "FSLSSERIAL": {
          "hide_name": 0,
          "bits": [ 63 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1649.9-1649.19"
          }
        },
        "HOSTDIS": {
          "hide_name": 0,
          "bits": [ 64 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1650.9-1650.16"
          }
        },
        "ID": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1662.9-1662.11"
          }
        },
        "IDDIG": {
          "hide_name": 0,
          "bits": [ 65 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1651.9-1651.14"
          }
        },
        "IDPULLUP": {
          "hide_name": 0,
          "bits": [ 53 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1639.9-1639.17"
          }
        },
        "INTCLK": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1661.9-1661.15"
          }
        },
        "LBKERR": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1659.9-1659.15"
          }
        },
        "LINESTATE": {
          "hide_name": 0,
          "bits": [ 51, 52 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1638.17-1638.26"
          }
        },
        "OPMODE": {
          "hide_name": 0,
          "bits": [ 25, 26 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1628.17-1628.23"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1624.9-1624.14"
          }
        },
        "REXT": {
          "hide_name": 0,
          "bits": [ 78 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1664.9-1664.13"
          }
        },
        "RXACTIVE": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1631.9-1631.17"
          }
        },
        "RXDM": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1657.9-1657.13"
          }
        },
        "RXDP": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1656.9-1656.13"
          }
        },
        "RXERROR": {
          "hide_name": 0,
          "bits": [ 48 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1635.9-1635.16"
          }
        },
        "RXRCV": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1658.9-1658.14"
          }
        },
        "RXVLD": {
          "hide_name": 0,
          "bits": [ 45 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1632.9-1632.14"
          }
        },
        "RXVLDH": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1633.9-1633.15"
          }
        },
        "SCANCLK": {
          "hide_name": 0,
          "bits": [ 83 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1669.14-1669.21"
          }
        },
        "SCANEN": {
          "hide_name": 0,
          "bits": [ 84 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1670.14-1670.20"
          }
        },
        "SCANIN1": {
          "hide_name": 0,
          "bits": [ 87 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1673.14-1673.21"
          }
        },
        "SCANIN2": {
          "hide_name": 0,
          "bits": [ 89 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1675.14-1675.21"
          }
        },
        "SCANIN3": {
          "hide_name": 0,
          "bits": [ 91 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1677.14-1677.21"
          }
        },
        "SCANIN4": {
          "hide_name": 0,
          "bits": [ 93 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1679.14-1679.21"
          }
        },
        "SCANIN5": {
          "hide_name": 0,
          "bits": [ 95 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1681.14-1681.21"
          }
        },
        "SCANIN6": {
          "hide_name": 0,
          "bits": [ 97 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1683.14-1683.21"
          }
        },
        "SCANMODE": {
          "hide_name": 0,
          "bits": [ 85 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1671.14-1671.22"
          }
        },
        "SCANOUT1": {
          "hide_name": 0,
          "bits": [ 88 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1674.14-1674.22"
          }
        },
        "SCANOUT2": {
          "hide_name": 0,
          "bits": [ 90 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1676.14-1676.22"
          }
        },
        "SCANOUT3": {
          "hide_name": 0,
          "bits": [ 92 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1678.14-1678.22"
          }
        },
        "SCANOUT4": {
          "hide_name": 0,
          "bits": [ 94 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1680.14-1680.22"
          }
        },
        "SCANOUT5": {
          "hide_name": 0,
          "bits": [ 96 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1682.14-1682.22"
          }
        },
        "SCANOUT6": {
          "hide_name": 0,
          "bits": [ 98 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1684.14-1684.22"
          }
        },
        "SESSVLD": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1654.9-1654.16"
          }
        },
        "SUSPENDM": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1625.9-1625.17"
          }
        },
        "TERMSEL": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1627.9-1627.16"
          }
        },
        "TEST": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1667.7-1667.11"
          }
        },
        "TRESETN": {
          "hide_name": 0,
          "bits": [ 86 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1672.14-1672.21"
          }
        },
        "TXBITSTUFFEN": {
          "hide_name": 0,
          "bits": [ 58 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1644.9-1644.21"
          }
        },
        "TXBITSTUFFENH": {
          "hide_name": 0,
          "bits": [ 59 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1645.9-1645.22"
          }
        },
        "TXDAT": {
          "hide_name": 0,
          "bits": [ 61 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1647.9-1647.14"
          }
        },
        "TXENN": {
          "hide_name": 0,
          "bits": [ 60 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1646.9-1646.14"
          }
        },
        "TXREADY": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1630.9-1630.16"
          }
        },
        "TXSE0": {
          "hide_name": 0,
          "bits": [ 62 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1648.9-1648.14"
          }
        },
        "TXVLD": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1622.9-1622.14"
          }
        },
        "TXVLDH": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1623.9-1623.15"
          }
        },
        "VBUS": {
          "hide_name": 0,
          "bits": [ 77 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1663.9-1663.13"
          }
        },
        "VBUSVLD": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1655.9-1655.16"
          }
        },
        "XCVRSEL": {
          "hide_name": 0,
          "bits": [ 22, 23 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1626.17-1626.24"
          }
        },
        "XIN": {
          "hide_name": 0,
          "bits": [ 79 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1665.9-1665.12"
          }
        },
        "XOUT": {
          "hide_name": 0,
          "bits": [ 80 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:1666.9-1666.13"
          }
        }
      }
    },
    "VCC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:545.1-547.10"
      },
      "ports": {
        "V": {
          "direction": "output",
          "bits": [ 2 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "V": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:545.19-545.20"
          }
        }
      }
    },
    "__APICULA_LUT5": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_lut": "00000000000000000000000000000010",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:50.1-58.10"
      },
      "ports": {
        "F": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "M0": {
          "direction": "input",
          "bits": [ 7 ]
        }
      },
      "cells": {
        "$specify$42": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000011001100110",
            "T_FALL_MIN": "00000000000000000000011001100110",
            "T_FALL_TYP": "00000000000000000000011001100110",
            "T_RISE_MAX": "00000000000000000000010010100011",
            "T_RISE_MIN": "00000000000000000000010010100011",
            "T_RISE_TYP": "00000000000000000000010010100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:52.3-52.28"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$43": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000011001100110",
            "T_FALL_MIN": "00000000000000000000011001100110",
            "T_FALL_TYP": "00000000000000000000011001100110",
            "T_RISE_MAX": "00000000000000000000010010100000",
            "T_RISE_MIN": "00000000000000000000010010100000",
            "T_RISE_TYP": "00000000000000000000010010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:53.3-53.28"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$44": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010101011011",
            "T_FALL_MIN": "00000000000000000000010101011011",
            "T_FALL_TYP": "00000000000000000000010101011011",
            "T_RISE_MAX": "00000000000000000000001111100011",
            "T_RISE_MIN": "00000000000000000000001111100011",
            "T_RISE_TYP": "00000000000000000000001111100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:54.3-54.27"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$45": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010001011100",
            "T_FALL_MIN": "00000000000000000000010001011100",
            "T_FALL_TYP": "00000000000000000000010001011100",
            "T_RISE_MAX": "00000000000000000000001100101000",
            "T_RISE_MIN": "00000000000000000000001100101000",
            "T_RISE_TYP": "00000000000000000000001100101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:55.3-55.27"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 6 ]
          }
        },
        "$specify$46": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001010101000",
            "T_FALL_MIN": "00000000000000000000001010101000",
            "T_FALL_TYP": "00000000000000000000001010101000",
            "T_RISE_MAX": "00000000000000000000000111100110",
            "T_RISE_MIN": "00000000000000000000000111100110",
            "T_RISE_TYP": "00000000000000000000000111100110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:56.3-56.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 7 ]
          }
        }
      },
      "netnames": {
        "F": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:50.30-50.31"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:50.39-50.41"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:50.43-50.45"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:50.47-50.49"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:50.51-50.53"
          }
        },
        "M0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:50.55-50.57"
          }
        }
      }
    },
    "__APICULA_LUT6": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_lut": "00000000000000000000000000000100",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:61.1-70.10"
      },
      "ports": {
        "F": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "M0": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "M1": {
          "direction": "input",
          "bits": [ 8 ]
        }
      },
      "cells": {
        "$specify$47": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000011101100101",
            "T_FALL_MIN": "00000000000000000000011101100101",
            "T_FALL_TYP": "00000000000000000000011101100101",
            "T_RISE_MAX": "00000000000000000000010100101011",
            "T_RISE_MIN": "00000000000000000000010100101011",
            "T_RISE_TYP": "00000000000000000000010100101011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:63.3-63.40"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$48": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000011101100101",
            "T_FALL_MIN": "00000000000000000000011101100101",
            "T_FALL_TYP": "00000000000000000000011101100101",
            "T_RISE_MAX": "00000000000000000000010100101000",
            "T_RISE_MIN": "00000000000000000000010100101000",
            "T_RISE_TYP": "00000000000000000000010100101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:64.3-64.40"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$49": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000011001011010",
            "T_FALL_MIN": "00000000000000000000011001011010",
            "T_FALL_TYP": "00000000000000000000011001011010",
            "T_RISE_MAX": "00000000000000000000010001101011",
            "T_RISE_MIN": "00000000000000000000010001101011",
            "T_RISE_TYP": "00000000000000000000010001101011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:65.3-65.39"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$50": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010101011011",
            "T_FALL_MIN": "00000000000000000000010101011011",
            "T_FALL_TYP": "00000000000000000000010101011011",
            "T_RISE_MAX": "00000000000000000000001110110000",
            "T_RISE_MIN": "00000000000000000000001110110000",
            "T_RISE_TYP": "00000000000000000000001110110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:66.3-66.39"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 6 ]
          }
        },
        "$specify$51": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001110100111",
            "T_FALL_MIN": "00000000000000000000001110100111",
            "T_FALL_TYP": "00000000000000000000001110100111",
            "T_RISE_MAX": "00000000000000000000001001101110",
            "T_RISE_MIN": "00000000000000000000001001101110",
            "T_RISE_TYP": "00000000000000000000001001101110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:67.3-67.38"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 7 ]
          }
        },
        "$specify$52": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001011010011",
            "T_FALL_MIN": "00000000000000000000001011010011",
            "T_FALL_TYP": "00000000000000000000001011010011",
            "T_RISE_MAX": "00000000000000000000000111011110",
            "T_RISE_MIN": "00000000000000000000000111011110",
            "T_RISE_TYP": "00000000000000000000000111011110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:68.3-68.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 8 ]
          }
        }
      },
      "netnames": {
        "F": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:61.30-61.31"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:61.39-61.41"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:61.43-61.45"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:61.47-61.49"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:61.51-61.53"
          }
        },
        "M0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:61.55-61.57"
          }
        },
        "M1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:61.59-61.61"
          }
        }
      }
    },
    "__APICULA_LUT7": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_lut": "00000000000000000000000000001000",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:73.1-83.10"
      },
      "ports": {
        "F": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "M0": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "M1": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "M2": {
          "direction": "input",
          "bits": [ 9 ]
        }
      },
      "cells": {
        "$specify$53": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100100",
            "T_FALL_MIN": "00000000000000000000100001100100",
            "T_FALL_TYP": "00000000000000000000100001100100",
            "T_RISE_MAX": "00000000000000000000010110110011",
            "T_RISE_MIN": "00000000000000000000010110110011",
            "T_RISE_TYP": "00000000000000000000010110110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:75.3-75.52"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$54": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100100",
            "T_FALL_MIN": "00000000000000000000100001100100",
            "T_FALL_TYP": "00000000000000000000100001100100",
            "T_RISE_MAX": "00000000000000000000010110110000",
            "T_RISE_MIN": "00000000000000000000010110110000",
            "T_RISE_TYP": "00000000000000000000010110110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:76.3-76.52"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$55": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000011101011001",
            "T_FALL_MIN": "00000000000000000000011101011001",
            "T_FALL_TYP": "00000000000000000000011101011001",
            "T_RISE_MAX": "00000000000000000000010011110011",
            "T_RISE_MIN": "00000000000000000000010011110011",
            "T_RISE_TYP": "00000000000000000000010011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:77.3-77.51"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$56": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000011001011010",
            "T_FALL_MIN": "00000000000000000000011001011010",
            "T_FALL_TYP": "00000000000000000000011001011010",
            "T_RISE_MAX": "00000000000000000000010000111000",
            "T_RISE_MIN": "00000000000000000000010000111000",
            "T_RISE_TYP": "00000000000000000000010000111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:78.3-78.51"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 6 ]
          }
        },
        "$specify$57": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010010100110",
            "T_FALL_MIN": "00000000000000000000010010100110",
            "T_FALL_TYP": "00000000000000000000010010100110",
            "T_RISE_MAX": "00000000000000000000001011110110",
            "T_RISE_MIN": "00000000000000000000001011110110",
            "T_RISE_TYP": "00000000000000000000001011110110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:79.3-79.50"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 7 ]
          }
        },
        "$specify$58": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001111010010",
            "T_FALL_MIN": "00000000000000000000001111010010",
            "T_FALL_TYP": "00000000000000000000001111010010",
            "T_RISE_MAX": "00000000000000000000001001100110",
            "T_RISE_MIN": "00000000000000000000001001100110",
            "T_RISE_TYP": "00000000000000000000001001100110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:80.3-80.38"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 8 ]
          }
        },
        "$specify$59": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001011010011",
            "T_FALL_MIN": "00000000000000000000001011010011",
            "T_FALL_TYP": "00000000000000000000001011010011",
            "T_RISE_MAX": "00000000000000000000000111011110",
            "T_RISE_MIN": "00000000000000000000000111011110",
            "T_RISE_TYP": "00000000000000000000000111011110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:81.3-81.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 9 ]
          }
        }
      },
      "netnames": {
        "F": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:73.30-73.31"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:73.39-73.41"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:73.43-73.45"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:73.47-73.49"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:73.51-73.53"
          }
        },
        "M0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:73.55-73.57"
          }
        },
        "M1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:73.59-73.61"
          }
        },
        "M2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:73.63-73.65"
          }
        }
      }
    },
    "__APICULA_LUT8": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_lut": "00000000000000000000000000010000",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:86.1-97.11"
      },
      "ports": {
        "F": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "M0": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "M1": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "M2": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "M3": {
          "direction": "input",
          "bits": [ 10 ]
        }
      },
      "cells": {
        "$specify$60": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100101100011",
            "T_FALL_MIN": "00000000000000000000100101100011",
            "T_FALL_TYP": "00000000000000000000100101100011",
            "T_RISE_MAX": "00000000000000000000011000111011",
            "T_RISE_MIN": "00000000000000000000011000111011",
            "T_RISE_TYP": "00000000000000000000011000111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:88.3-88.64"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$61": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100101100011",
            "T_FALL_MIN": "00000000000000000000100101100011",
            "T_FALL_TYP": "00000000000000000000100101100011",
            "T_RISE_MAX": "00000000000000000000011000111000",
            "T_RISE_MIN": "00000000000000000000011000111000",
            "T_RISE_TYP": "00000000000000000000011000111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:89.3-89.64"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$62": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001011000",
            "T_FALL_MIN": "00000000000000000000100001011000",
            "T_FALL_TYP": "00000000000000000000100001011000",
            "T_RISE_MAX": "00000000000000000000010101111011",
            "T_RISE_MIN": "00000000000000000000010101111011",
            "T_RISE_TYP": "00000000000000000000010101111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:90.3-90.63"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$63": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000011101011001",
            "T_FALL_MIN": "00000000000000000000011101011001",
            "T_FALL_TYP": "00000000000000000000011101011001",
            "T_RISE_MAX": "00000000000000000000010011000000",
            "T_RISE_MIN": "00000000000000000000010011000000",
            "T_RISE_TYP": "00000000000000000000010011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:91.3-91.63"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 6 ]
          }
        },
        "$specify$64": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010110100101",
            "T_FALL_MIN": "00000000000000000000010110100101",
            "T_FALL_TYP": "00000000000000000000010110100101",
            "T_RISE_MAX": "00000000000000000000001101111110",
            "T_RISE_MIN": "00000000000000000000001101111110",
            "T_RISE_TYP": "00000000000000000000001101111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:92.3-92.62"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 7 ]
          }
        },
        "$specify$65": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010011010001",
            "T_FALL_MIN": "00000000000000000000010011010001",
            "T_FALL_TYP": "00000000000000000000010011010001",
            "T_RISE_MAX": "00000000000000000000001011101110",
            "T_RISE_MIN": "00000000000000000000001011101110",
            "T_RISE_TYP": "00000000000000000000001011101110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:93.3-93.50"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 8 ]
          }
        },
        "$specify$66": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001111010010",
            "T_FALL_MIN": "00000000000000000000001111010010",
            "T_FALL_TYP": "00000000000000000000001111010010",
            "T_RISE_MAX": "00000000000000000000001001100110",
            "T_RISE_MIN": "00000000000000000000001001100110",
            "T_RISE_TYP": "00000000000000000000001001100110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:94.3-94.38"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 9 ]
          }
        },
        "$specify$67": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001011010011",
            "T_FALL_MIN": "00000000000000000000001011010011",
            "T_FALL_TYP": "00000000000000000000001011010011",
            "T_RISE_MAX": "00000000000000000000000111011110",
            "T_RISE_MIN": "00000000000000000000000111011110",
            "T_RISE_TYP": "00000000000000000000000111011110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:95.3-95.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 10 ]
          }
        }
      },
      "netnames": {
        "F": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:86.30-86.31"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:86.39-86.41"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:86.43-86.45"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:86.47-86.49"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:86.51-86.53"
          }
        },
        "M0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:86.55-86.57"
          }
        },
        "M1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:86.59-86.61"
          }
        },
        "M2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:86.63-86.65"
          }
        },
        "M3": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:86.67-86.69"
          }
        }
      }
    },
    "pROM": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:670.1-743.10"
      },
      "parameter_default_values": {
        "BIT_WIDTH": "00000000000000000000000000100000",
        "INIT_RAM_00": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_01": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_02": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_03": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_04": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_05": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_06": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_07": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_08": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_09": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_10": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_11": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_12": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_13": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_14": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_15": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_16": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_17": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_18": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_19": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_20": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_21": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_22": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_23": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_24": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_25": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_26": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_27": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_28": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_29": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_30": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_31": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_32": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_33": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_34": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_35": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_36": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_37": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_38": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_39": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "READ_MODE": "0",
        "RESET_MODE": "SYNC"
      },
      "ports": {
        "CLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "OCE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "AD": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ]
        },
        "DO": {
          "direction": "output",
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "AD": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:741.14-741.16"
          }
        },
        "CE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:738.12-738.14"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:738.7-738.10"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:742.15-742.17"
          }
        },
        "OCE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:739.7-739.10"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:740.7-740.12"
          }
        }
      }
    },
    "pROMX9": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:746.1-819.10"
      },
      "parameter_default_values": {
        "BIT_WIDTH": "00000000000000000000000000100100",
        "INIT_RAM_00": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_01": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_02": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_03": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_04": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_05": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_06": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_07": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_08": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_09": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_10": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_11": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_12": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_13": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_14": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_15": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_16": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_17": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_18": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_19": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_20": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_21": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_22": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_23": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_24": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_25": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_26": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_27": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_28": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_29": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_30": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_31": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_32": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_33": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_34": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_35": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_36": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_37": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_38": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_39": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "READ_MODE": "0",
        "RESET_MODE": "SYNC"
      },
      "ports": {
        "CLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "OCE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "AD": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ]
        },
        "DO": {
          "direction": "output",
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "AD": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:817.14-817.16"
          }
        },
        "CE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:814.12-814.14"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:814.7-814.10"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:818.15-818.17"
          }
        },
        "OCE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:815.7-815.10"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:816.7-816.12"
          }
        }
      }
    },
    "rPLL": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1762.1-1805.10"
      },
      "parameter_default_values": {
        "CLKFB_SEL": "internal",
        "CLKOUTD3_SRC": "CLKOUT",
        "CLKOUTD_BYPASS": "false",
        "CLKOUTD_SRC": "CLKOUT",
        "CLKOUTP_BYPASS": "false",
        "CLKOUTP_DLY_STEP": "00000000000000000000000000000000",
        "CLKOUTP_FT_DIR": "1",
        "CLKOUT_BYPASS": "false",
        "CLKOUT_DLY_STEP": "00000000000000000000000000000000",
        "CLKOUT_FT_DIR": "1",
        "DEVICE": "GW1N-1",
        "DUTYDA_SEL": "1000 ",
        "DYN_DA_EN": "false",
        "DYN_FBDIV_SEL": "false",
        "DYN_IDIV_SEL": "false",
        "DYN_ODIV_SEL": "false",
        "DYN_SDIV_SEL": "00000000000000000000000000000010",
        "FBDIV_SEL": "00000000000000000000000000000000",
        "FCLKIN": "100.0",
        "IDIV_SEL": "00000000000000000000000000000000",
        "ODIV_SEL": "00000000000000000000000000001000",
        "PSDA_SEL": "0000 "
      },
      "ports": {
        "CLKOUT": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "CLKOUTP": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "CLKOUTD": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "CLKOUTD3": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "CLKIN": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "CLKFB": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "FBDSEL": {
          "direction": "input",
          "bits": [ 9, 10, 11, 12, 13, 14 ]
        },
        "IDSEL": {
          "direction": "input",
          "bits": [ 15, 16, 17, 18, 19, 20 ]
        },
        "ODSEL": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26 ]
        },
        "DUTYDA": {
          "direction": "input",
          "bits": [ 27, 28, 29, 30 ]
        },
        "PSDA": {
          "direction": "input",
          "bits": [ 31, 32, 33, 34 ]
        },
        "FDLY": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "RESET_P": {
          "direction": "input",
          "bits": [ 40 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLKFB": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1764.7-1764.12"
          }
        },
        "CLKIN": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1763.7-1763.12"
          }
        },
        "CLKOUT": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1773.8-1773.14"
          }
        },
        "CLKOUTD": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1776.8-1776.15"
          }
        },
        "CLKOUTD3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1777.8-1777.16"
          }
        },
        "CLKOUTP": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1775.8-1775.15"
          }
        },
        "DUTYDA": {
          "hide_name": 0,
          "bits": [ 27, 28, 29, 30 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1771.13-1771.19"
          }
        },
        "FBDSEL": {
          "hide_name": 0,
          "bits": [ 9, 10, 11, 12, 13, 14 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1767.13-1767.19"
          }
        },
        "FDLY": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1770.18-1770.22"
          }
        },
        "IDSEL": {
          "hide_name": 0,
          "bits": [ 15, 16, 17, 18, 19, 20 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1768.13-1768.18"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1774.8-1774.12"
          }
        },
        "ODSEL": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1769.13-1769.18"
          }
        },
        "PSDA": {
          "hide_name": 0,
          "bits": [ 31, 32, 33, 34 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1770.13-1770.17"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1765.7-1765.12"
          }
        },
        "RESET_P": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1766.7-1766.14"
          }
        }
      }
    },
    "rROM": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:514.1-589.10"
      },
      "parameter_default_values": {
        "BIT_WIDTH": "00000000000000000000000000100000",
        "BLK_SEL": "000",
        "INIT_RAM_00": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_01": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_02": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_03": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_04": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_05": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_06": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_07": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_08": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_09": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_10": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_11": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_12": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_13": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_14": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_15": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_16": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_17": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_18": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_19": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_20": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_21": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_22": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_23": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_24": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_25": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_26": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_27": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_28": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_29": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_30": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_31": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_32": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_33": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_34": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_35": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_36": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_37": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_38": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_39": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "READ_MODE": "0",
        "RESET_MODE": "SYNC"
      },
      "ports": {
        "CLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "OCE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "AD": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ]
        },
        "BLKSEL": {
          "direction": "input",
          "bits": [ 20, 21, 22 ]
        },
        "DO": {
          "direction": "output",
          "bits": [ 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "AD": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:586.14-586.16"
          }
        },
        "BLKSEL": {
          "hide_name": 0,
          "bits": [ 20, 21, 22 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:587.13-587.19"
          }
        },
        "CE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:583.12-583.14"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:583.7-583.10"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:588.15-588.17"
          }
        },
        "OCE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:584.7-584.10"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:585.7-585.12"
          }
        }
      }
    },
    "rROMX9": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:592.1-667.10"
      },
      "parameter_default_values": {
        "BIT_WIDTH": "00000000000000000000000000100100",
        "BLK_SEL": "000",
        "INIT_RAM_00": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_01": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_02": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_03": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_04": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_05": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_06": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_07": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_08": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_09": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_10": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_11": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_12": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_13": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_14": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_15": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_16": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_17": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_18": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_19": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_20": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_21": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_22": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_23": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_24": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_25": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_26": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_27": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_28": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_29": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_30": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_31": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_32": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_33": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_34": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_35": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_36": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_37": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_38": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_39": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "READ_MODE": "0",
        "RESET_MODE": "SYNC"
      },
      "ports": {
        "CLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "OCE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "AD": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ]
        },
        "BLKSEL": {
          "direction": "input",
          "bits": [ 20, 21, 22 ]
        },
        "DO": {
          "direction": "output",
          "bits": [ 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "AD": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:664.14-664.16"
          }
        },
        "BLKSEL": {
          "hide_name": 0,
          "bits": [ 20, 21, 22 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:665.13-665.19"
          }
        },
        "CE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:661.12-661.14"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:661.7-661.10"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:666.15-666.17"
          }
        },
        "OCE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:662.7-662.10"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:663.7-663.12"
          }
        }
      }
    },
    "rSDP": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:354.1-431.10"
      },
      "parameter_default_values": {
        "BIT_WIDTH_0": "00000000000000000000000000100000",
        "BIT_WIDTH_1": "00000000000000000000000000100000",
        "BLK_SEL": "000",
        "INIT_RAM_00": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_01": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_02": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_03": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_04": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_05": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_06": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_07": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_08": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_09": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_10": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_11": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_12": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_13": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_14": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_15": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_16": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_17": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_18": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_19": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_20": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_21": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_22": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_23": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_24": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_25": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_26": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_27": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_28": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_29": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_30": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_31": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_32": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_33": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_34": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_35": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_36": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_37": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_38": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_39": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "READ_MODE": "0",
        "RESET_MODE": "SYNC"
      },
      "ports": {
        "CLKA": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CEA": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLKB": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CEB": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "OCE": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "RESETA": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "ADA": {
          "direction": "input",
          "bits": [ 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22 ]
        },
        "ADB": {
          "direction": "input",
          "bits": [ 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36 ]
        },
        "DI": {
          "direction": "input",
          "bits": [ 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68 ]
        },
        "BLKSEL": {
          "direction": "input",
          "bits": [ 69, 70, 71 ]
        },
        "DO": {
          "direction": "output",
          "bits": [ 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ADA": {
          "hide_name": 0,
          "bits": [ 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:427.14-427.17"
          }
        },
        "ADB": {
          "hide_name": 0,
          "bits": [ 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:427.19-427.22"
          }
        },
        "BLKSEL": {
          "hide_name": 0,
          "bits": [ 69, 70, 71 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:429.13-429.19"
          }
        },
        "CEA": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:424.13-424.16"
          }
        },
        "CEB": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:424.24-424.27"
          }
        },
        "CLKA": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:424.7-424.11"
          }
        },
        "CLKB": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:424.18-424.22"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:428.14-428.16"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:430.15-430.17"
          }
        },
        "OCE": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:425.7-425.10"
          }
        },
        "RESETA": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:426.7-426.13"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:426.15-426.21"
          }
        }
      }
    },
    "rSDPX9": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:434.1-511.10"
      },
      "parameter_default_values": {
        "BIT_WIDTH_0": "00000000000000000000000000100100",
        "BIT_WIDTH_1": "00000000000000000000000000100100",
        "BLK_SEL": "000",
        "INIT_RAM_00": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_01": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_02": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_03": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_04": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_05": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_06": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_07": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_08": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_09": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_10": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_11": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_12": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_13": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_14": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_15": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_16": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_17": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_18": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_19": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_20": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_21": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_22": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_23": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_24": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_25": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_26": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_27": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_28": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_29": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_30": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_31": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_32": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_33": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_34": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_35": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_36": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_37": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_38": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_39": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "READ_MODE": "0",
        "RESET_MODE": "SYNC"
      },
      "ports": {
        "CLKA": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CEA": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLKB": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CEB": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "OCE": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "RESETA": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "ADA": {
          "direction": "input",
          "bits": [ 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22 ]
        },
        "ADB": {
          "direction": "input",
          "bits": [ 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36 ]
        },
        "BLKSEL": {
          "direction": "input",
          "bits": [ 37, 38, 39 ]
        },
        "DI": {
          "direction": "input",
          "bits": [ 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75 ]
        },
        "DO": {
          "direction": "output",
          "bits": [ 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ADA": {
          "hide_name": 0,
          "bits": [ 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:507.14-507.17"
          }
        },
        "ADB": {
          "hide_name": 0,
          "bits": [ 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:507.19-507.22"
          }
        },
        "BLKSEL": {
          "hide_name": 0,
          "bits": [ 37, 38, 39 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:508.13-508.19"
          }
        },
        "CEA": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:504.13-504.16"
          }
        },
        "CEB": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:504.24-504.27"
          }
        },
        "CLKA": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:504.7-504.11"
          }
        },
        "CLKB": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:504.18-504.22"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:509.14-509.16"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:510.15-510.17"
          }
        },
        "OCE": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:505.7-505.10"
          }
        },
        "RESETA": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:506.7-506.13"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_xtra.v:506.15-506.21"
          }
        }
      }
    },
    "screen": {
      "attributes": {
        "dynports": "00000000000000000000000000000001",
        "top": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:3.1-141.10"
      },
      "parameter_default_values": {
        "STARTUP_WAIT": "00000000100110001001011010000000"
      },
      "ports": {
        "clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "io_sclk": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "io_sdin": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "io_cs": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "io_dc": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "io_reset": {
          "direction": "output",
          "bits": [ 7 ]
        }
      },
      "cells": {
        "bitNumber_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:86.3-140.6|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 8 ],
            "CLK": [ 9 ],
            "D": [ 10 ],
            "Q": [ 11 ]
          }
        },
        "bitNumber_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:86.3-140.6|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 8 ],
            "CLK": [ 9 ],
            "D": [ 12 ],
            "Q": [ 13 ]
          }
        },
        "bitNumber_DFFE_Q_1_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 12 ],
            "I0": [ 14 ],
            "I1": [ 15 ]
          }
        },
        "bitNumber_DFFE_Q_1_D_LUT2_F_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:121.26-121.39|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 16 ],
            "COUT": [ 17 ],
            "I0": [ 13 ],
            "I1": [ 18 ],
            "I3": [ 18 ],
            "SUM": [ 14 ]
          }
        },
        "bitNumber_DFFE_Q_1_D_LUT2_F_I0_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:121.26-121.39|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 19 ],
            "COUT": [ 16 ],
            "I0": [ 20 ],
            "I1": [ 19 ],
            "I3": [ 18 ],
            "SUM": [ 21 ]
          }
        },
        "bitNumber_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:86.3-140.6|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 8 ],
            "CLK": [ 9 ],
            "D": [ 22 ],
            "Q": [ 20 ]
          }
        },
        "bitNumber_DFFE_Q_2_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 22 ],
            "I0": [ 20 ],
            "I1": [ 15 ]
          }
        },
        "bitNumber_DFFE_Q_CE_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010011100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 8 ],
            "I0": [ 23 ],
            "I1": [ 24 ],
            "I2": [ 15 ],
            "I3": [ 25 ]
          }
        },
        "bitNumber_DFFE_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 10 ],
            "I0": [ 26 ],
            "I1": [ 15 ]
          }
        },
        "bitNumber_DFFE_Q_D_LUT2_F_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:121.26-121.39|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 17 ],
            "COUT": [ 27 ],
            "I0": [ 11 ],
            "I1": [ 18 ],
            "I3": [ 18 ],
            "SUM": [ 26 ]
          }
        },
        "bitNumber_DFFRE_Q": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:86.3-140.6|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 8 ],
            "CLK": [ 9 ],
            "D": [ 28 ],
            "Q": [ 29 ],
            "RESET": [ 30 ]
          }
        },
        "bitNumber_DFFRE_Q_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:121.26-121.39|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 27 ],
            "COUT": [ 31 ],
            "I0": [ 29 ],
            "I1": [ 18 ],
            "I3": [ 18 ],
            "SUM": [ 28 ]
          }
        },
        "clk_IBUF_I": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 2 ],
            "O": [ 9 ]
          }
        },
        "commandIndex_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:86.3-140.6|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 32 ],
            "CLK": [ 9 ],
            "D": [ 33 ],
            "Q": [ 34 ]
          }
        },
        "commandIndex_DFFE_Q_CE_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 30 ],
            "I0": [ 32 ],
            "I1": [ 35 ]
          }
        },
        "commandIndex_DFFE_Q_CE_LUT2_I0_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 15 ],
            "I0": [ 32 ],
            "I1": [ 35 ]
          }
        },
        "commandIndex_DFFE_Q_CE_LUT2_I0_1_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 25 ],
            "I0": [ 36 ],
            "I1": [ 37 ],
            "I2": [ 38 ]
          }
        },
        "commandIndex_DFFE_Q_CE_LUT2_I0_1_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 24 ],
            "I0": [ 29 ],
            "I1": [ 11 ],
            "I2": [ 13 ],
            "I3": [ 20 ]
          }
        },
        "commandIndex_DFFE_Q_CE_LUT2_I0_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 39 ],
            "I0": [ 40 ],
            "I1": [ 41 ],
            "I2": [ 42 ],
            "I3": [ 43 ]
          }
        },
        "commandIndex_DFFE_Q_CE_LUT2_I0_F_LUT4_F_I3_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 44 ],
            "COUT": [ 45 ],
            "I0": [ 18 ],
            "I1": [ 18 ],
            "I3": [ 18 ],
            "SUM": [ 43 ]
          }
        },
        "commandIndex_DFFE_Q_CE_LUT2_I0_F_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 46 ],
            "COUT": [ 44 ],
            "I0": [ 47 ],
            "I1": [ 18 ],
            "I3": [ 18 ],
            "SUM": [ 48 ]
          }
        },
        "commandIndex_DFFE_Q_CE_LUT2_I0_F_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 49 ],
            "COUT": [ 46 ],
            "I0": [ 34 ],
            "I1": [ 18 ],
            "I3": [ 18 ],
            "SUM": [ 33 ]
          }
        },
        "commandIndex_DFFE_Q_CE_LUT2_I0_F_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 50 ],
            "COUT": [ 49 ],
            "I0": [ 51 ],
            "I1": [ 18 ],
            "I3": [ 18 ],
            "SUM": [ 52 ]
          }
        },
        "commandIndex_DFFE_Q_CE_LUT2_I0_F_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 53 ],
            "COUT": [ 50 ],
            "I0": [ 54 ],
            "I1": [ 18 ],
            "I3": [ 18 ],
            "SUM": [ 55 ]
          }
        },
        "commandIndex_DFFE_Q_CE_LUT2_I0_F_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_2_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 18 ],
            "COUT": [ 53 ],
            "I0": [ 56 ],
            "I1": [ 18 ],
            "I3": [ 18 ],
            "SUM": [ 57 ]
          }
        },
        "commandIndex_DFFE_Q_CE_LUT2_I0_F_LUT4_F_I3_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 58 ],
            "I1": [ 59 ],
            "O": [ 60 ],
            "S0": [ 48 ]
          }
        },
        "commandIndex_DFFE_Q_CE_LUT2_I0_F_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011101010101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 58 ],
            "I0": [ 56 ],
            "I1": [ 55 ],
            "I2": [ 52 ],
            "I3": [ 33 ]
          }
        },
        "commandIndex_DFFE_Q_CE_LUT2_I0_F_LUT4_F_I3_MUX2_LUT5_O_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 59 ],
            "I0": [ 56 ],
            "I1": [ 55 ]
          }
        },
        "commandIndex_DFFE_Q_CE_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 32 ],
            "I0": [ 40 ],
            "I1": [ 41 ],
            "I2": [ 42 ]
          }
        },
        "commandIndex_DFFSE_Q": {
          "hide_name": 0,
          "type": "DFFSE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:86.3-140.6|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:67.8-67.66"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "SET": "input"
          },
          "connections": {
            "CE": [ 32 ],
            "CLK": [ 9 ],
            "D": [ 48 ],
            "Q": [ 47 ],
            "SET": [ 18 ]
          }
        },
        "commandIndex_DFFSE_Q_1": {
          "hide_name": 0,
          "type": "DFFSE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:86.3-140.6|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:67.8-67.66"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "SET": "input"
          },
          "connections": {
            "CE": [ 32 ],
            "CLK": [ 9 ],
            "D": [ 52 ],
            "Q": [ 51 ],
            "SET": [ 18 ]
          }
        },
        "commandIndex_DFFSE_Q_2": {
          "hide_name": 0,
          "type": "DFFSE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:86.3-140.6|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:67.8-67.66"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "SET": "input"
          },
          "connections": {
            "CE": [ 32 ],
            "CLK": [ 9 ],
            "D": [ 55 ],
            "Q": [ 54 ],
            "SET": [ 18 ]
          }
        },
        "commandIndex_DFFSE_Q_3": {
          "hide_name": 0,
          "type": "DFFSE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:86.3-140.6|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:67.8-67.66"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "SET": "input"
          },
          "connections": {
            "CE": [ 32 ],
            "CLK": [ 9 ],
            "D": [ 61 ],
            "Q": [ 56 ],
            "SET": [ 18 ]
          }
        },
        "commandIndex_DFFSE_Q_3_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 61 ],
            "I0": [ 56 ]
          }
        },
        "commandIndex_GND_G": {
          "hide_name": 0,
          "type": "GND",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "G": "output"
          },
          "connections": {
            "G": [ 18 ]
          }
        },
        "counter_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:86.3-140.6|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 62 ],
            "CLK": [ 9 ],
            "D": [ 63 ],
            "Q": [ 64 ]
          }
        },
        "counter_DFFE_Q_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 65 ],
            "I1": [ 66 ],
            "O": [ 63 ],
            "S0": [ 67 ]
          }
        },
        "counter_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010000010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 65 ],
            "I0": [ 68 ],
            "I1": [ 69 ],
            "I2": [ 70 ],
            "I3": [ 71 ]
          }
        },
        "counter_DFFE_Q_D_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 66 ],
            "I0": [ 18 ]
          }
        },
        "counter_DFFRE_Q": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:86.3-140.6|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 62 ],
            "CLK": [ 9 ],
            "D": [ 18 ],
            "Q": [ 72 ],
            "RESET": [ 23 ]
          }
        },
        "counter_DFFRE_Q_1": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:86.3-140.6|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 62 ],
            "CLK": [ 9 ],
            "D": [ 18 ],
            "Q": [ 73 ],
            "RESET": [ 23 ]
          }
        },
        "counter_DFFRE_Q_10": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:86.3-140.6|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 62 ],
            "CLK": [ 9 ],
            "D": [ 74 ],
            "Q": [ 75 ],
            "RESET": [ 23 ]
          }
        },
        "counter_DFFRE_Q_10_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 74 ],
            "I0": [ 76 ],
            "I1": [ 77 ],
            "I2": [ 70 ],
            "I3": [ 78 ]
          }
        },
        "counter_DFFRE_Q_11": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:86.3-140.6|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 62 ],
            "CLK": [ 9 ],
            "D": [ 79 ],
            "Q": [ 80 ],
            "RESET": [ 23 ]
          }
        },
        "counter_DFFRE_Q_11_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 79 ],
            "I0": [ 81 ],
            "I1": [ 70 ]
          }
        },
        "counter_DFFRE_Q_11_D_LUT2_F_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:89.20-89.31|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 82 ],
            "COUT": [ 83 ],
            "I0": [ 18 ],
            "I1": [ 80 ],
            "I3": [ 19 ],
            "SUM": [ 81 ]
          }
        },
        "counter_DFFRE_Q_12": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:86.3-140.6|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 62 ],
            "CLK": [ 9 ],
            "D": [ 84 ],
            "Q": [ 85 ],
            "RESET": [ 23 ]
          }
        },
        "counter_DFFRE_Q_12_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 84 ],
            "I0": [ 86 ],
            "I1": [ 70 ]
          }
        },
        "counter_DFFRE_Q_12_D_LUT2_F_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:89.20-89.31|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 87 ],
            "COUT": [ 82 ],
            "I0": [ 18 ],
            "I1": [ 85 ],
            "I3": [ 19 ],
            "SUM": [ 86 ]
          }
        },
        "counter_DFFRE_Q_13": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:86.3-140.6|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 62 ],
            "CLK": [ 9 ],
            "D": [ 88 ],
            "Q": [ 89 ],
            "RESET": [ 23 ]
          }
        },
        "counter_DFFRE_Q_13_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 88 ],
            "I0": [ 76 ],
            "I1": [ 90 ],
            "I2": [ 70 ],
            "I3": [ 78 ]
          }
        },
        "counter_DFFRE_Q_13_D_LUT4_F_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:89.20-89.31|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 91 ],
            "COUT": [ 87 ],
            "I0": [ 18 ],
            "I1": [ 89 ],
            "I3": [ 19 ],
            "SUM": [ 90 ]
          }
        },
        "counter_DFFRE_Q_14": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:86.3-140.6|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 62 ],
            "CLK": [ 9 ],
            "D": [ 92 ],
            "Q": [ 93 ],
            "RESET": [ 23 ]
          }
        },
        "counter_DFFRE_Q_14_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 92 ],
            "I0": [ 94 ],
            "I1": [ 70 ]
          }
        },
        "counter_DFFRE_Q_14_D_LUT2_F_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:89.20-89.31|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 95 ],
            "COUT": [ 91 ],
            "I0": [ 18 ],
            "I1": [ 93 ],
            "I3": [ 19 ],
            "SUM": [ 94 ]
          }
        },
        "counter_DFFRE_Q_15": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:86.3-140.6|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 62 ],
            "CLK": [ 9 ],
            "D": [ 96 ],
            "Q": [ 97 ],
            "RESET": [ 23 ]
          }
        },
        "counter_DFFRE_Q_15_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 96 ],
            "I0": [ 98 ],
            "I1": [ 70 ]
          }
        },
        "counter_DFFRE_Q_15_D_LUT2_F_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:89.20-89.31|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 99 ],
            "COUT": [ 95 ],
            "I0": [ 18 ],
            "I1": [ 97 ],
            "I3": [ 19 ],
            "SUM": [ 98 ]
          }
        },
        "counter_DFFRE_Q_16": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:86.3-140.6|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 62 ],
            "CLK": [ 9 ],
            "D": [ 100 ],
            "Q": [ 101 ],
            "RESET": [ 23 ]
          }
        },
        "counter_DFFRE_Q_16_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 100 ],
            "I0": [ 76 ],
            "I1": [ 102 ],
            "I2": [ 70 ],
            "I3": [ 78 ]
          }
        },
        "counter_DFFRE_Q_16_D_LUT4_F_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:89.20-89.31|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 103 ],
            "COUT": [ 99 ],
            "I0": [ 18 ],
            "I1": [ 101 ],
            "I3": [ 19 ],
            "SUM": [ 102 ]
          }
        },
        "counter_DFFRE_Q_17": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:86.3-140.6|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 62 ],
            "CLK": [ 9 ],
            "D": [ 104 ],
            "Q": [ 105 ],
            "RESET": [ 23 ]
          }
        },
        "counter_DFFRE_Q_17_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 104 ],
            "I0": [ 76 ],
            "I1": [ 106 ],
            "I2": [ 70 ],
            "I3": [ 78 ]
          }
        },
        "counter_DFFRE_Q_17_D_LUT4_F_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:89.20-89.31|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 107 ],
            "COUT": [ 103 ],
            "I0": [ 18 ],
            "I1": [ 105 ],
            "I3": [ 19 ],
            "SUM": [ 106 ]
          }
        },
        "counter_DFFRE_Q_18": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:86.3-140.6|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 62 ],
            "CLK": [ 9 ],
            "D": [ 108 ],
            "Q": [ 109 ],
            "RESET": [ 23 ]
          }
        },
        "counter_DFFRE_Q_18_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 108 ],
            "I0": [ 76 ],
            "I1": [ 110 ],
            "I2": [ 70 ],
            "I3": [ 78 ]
          }
        },
        "counter_DFFRE_Q_18_D_LUT4_F_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:89.20-89.31|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 111 ],
            "COUT": [ 107 ],
            "I0": [ 18 ],
            "I1": [ 109 ],
            "I3": [ 19 ],
            "SUM": [ 110 ]
          }
        },
        "counter_DFFRE_Q_19": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:86.3-140.6|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 62 ],
            "CLK": [ 9 ],
            "D": [ 112 ],
            "Q": [ 113 ],
            "RESET": [ 23 ]
          }
        },
        "counter_DFFRE_Q_19_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 112 ],
            "I0": [ 114 ],
            "I1": [ 70 ]
          }
        },
        "counter_DFFRE_Q_19_D_LUT2_F_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:89.20-89.31|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 115 ],
            "COUT": [ 111 ],
            "I0": [ 18 ],
            "I1": [ 113 ],
            "I3": [ 19 ],
            "SUM": [ 114 ]
          }
        },
        "counter_DFFRE_Q_2": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:86.3-140.6|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 62 ],
            "CLK": [ 9 ],
            "D": [ 18 ],
            "Q": [ 116 ],
            "RESET": [ 23 ]
          }
        },
        "counter_DFFRE_Q_20": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:86.3-140.6|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 62 ],
            "CLK": [ 9 ],
            "D": [ 117 ],
            "Q": [ 118 ],
            "RESET": [ 23 ]
          }
        },
        "counter_DFFRE_Q_20_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 117 ],
            "I0": [ 119 ],
            "I1": [ 70 ]
          }
        },
        "counter_DFFRE_Q_20_D_LUT2_F_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:89.20-89.31|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 120 ],
            "COUT": [ 115 ],
            "I0": [ 18 ],
            "I1": [ 118 ],
            "I3": [ 19 ],
            "SUM": [ 119 ]
          }
        },
        "counter_DFFRE_Q_21": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:86.3-140.6|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 62 ],
            "CLK": [ 9 ],
            "D": [ 121 ],
            "Q": [ 122 ],
            "RESET": [ 23 ]
          }
        },
        "counter_DFFRE_Q_21_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 121 ],
            "I0": [ 123 ],
            "I1": [ 70 ]
          }
        },
        "counter_DFFRE_Q_21_D_LUT2_F_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:89.20-89.31|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 124 ],
            "COUT": [ 120 ],
            "I0": [ 18 ],
            "I1": [ 122 ],
            "I3": [ 19 ],
            "SUM": [ 123 ]
          }
        },
        "counter_DFFRE_Q_22": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:86.3-140.6|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 62 ],
            "CLK": [ 9 ],
            "D": [ 125 ],
            "Q": [ 126 ],
            "RESET": [ 23 ]
          }
        },
        "counter_DFFRE_Q_22_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 125 ],
            "I0": [ 127 ],
            "I1": [ 70 ]
          }
        },
        "counter_DFFRE_Q_22_D_LUT2_F_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:89.20-89.31|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 128 ],
            "COUT": [ 124 ],
            "I0": [ 18 ],
            "I1": [ 126 ],
            "I3": [ 19 ],
            "SUM": [ 127 ]
          }
        },
        "counter_DFFRE_Q_23": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:86.3-140.6|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 62 ],
            "CLK": [ 9 ],
            "D": [ 129 ],
            "Q": [ 130 ],
            "RESET": [ 23 ]
          }
        },
        "counter_DFFRE_Q_23_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010000010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 129 ],
            "I0": [ 131 ],
            "I1": [ 76 ],
            "I2": [ 70 ],
            "I3": [ 78 ]
          }
        },
        "counter_DFFRE_Q_23_D_LUT4_F_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:89.20-89.31|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 132 ],
            "COUT": [ 128 ],
            "I0": [ 18 ],
            "I1": [ 130 ],
            "I3": [ 19 ],
            "SUM": [ 131 ]
          }
        },
        "counter_DFFRE_Q_24": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:86.3-140.6|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 62 ],
            "CLK": [ 9 ],
            "D": [ 133 ],
            "Q": [ 134 ],
            "RESET": [ 23 ]
          }
        },
        "counter_DFFRE_Q_24_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010000010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 133 ],
            "I0": [ 135 ],
            "I1": [ 76 ],
            "I2": [ 70 ],
            "I3": [ 78 ]
          }
        },
        "counter_DFFRE_Q_25": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:86.3-140.6|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 62 ],
            "CLK": [ 9 ],
            "D": [ 136 ],
            "Q": [ 137 ],
            "RESET": [ 23 ]
          }
        },
        "counter_DFFRE_Q_25_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010000010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 136 ],
            "I0": [ 138 ],
            "I1": [ 76 ],
            "I2": [ 70 ],
            "I3": [ 78 ]
          }
        },
        "counter_DFFRE_Q_25_D_LUT4_F_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:89.20-89.31|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 139 ],
            "COUT": [ 140 ],
            "I0": [ 18 ],
            "I1": [ 137 ],
            "I3": [ 19 ],
            "SUM": [ 138 ]
          }
        },
        "counter_DFFRE_Q_25_D_LUT4_F_I0_ALU_SUM_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:89.20-89.31|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 140 ],
            "COUT": [ 132 ],
            "I0": [ 18 ],
            "I1": [ 134 ],
            "I3": [ 19 ],
            "SUM": [ 135 ]
          }
        },
        "counter_DFFRE_Q_25_D_LUT4_F_I0_ALU_SUM_COUT_ALU_CIN_SUM_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 78 ],
            "I0": [ 141 ],
            "I1": [ 142 ]
          }
        },
        "counter_DFFRE_Q_26": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:86.3-140.6|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 62 ],
            "CLK": [ 9 ],
            "D": [ 143 ],
            "Q": [ 144 ],
            "RESET": [ 23 ]
          }
        },
        "counter_DFFRE_Q_26_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 143 ],
            "I0": [ 145 ],
            "I1": [ 70 ]
          }
        },
        "counter_DFFRE_Q_26_D_LUT2_F_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:89.20-89.31|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 146 ],
            "COUT": [ 139 ],
            "I0": [ 18 ],
            "I1": [ 144 ],
            "I3": [ 19 ],
            "SUM": [ 145 ]
          }
        },
        "counter_DFFRE_Q_27": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:86.3-140.6|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 62 ],
            "CLK": [ 9 ],
            "D": [ 147 ],
            "Q": [ 148 ],
            "RESET": [ 23 ]
          }
        },
        "counter_DFFRE_Q_27_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 147 ],
            "I0": [ 149 ],
            "I1": [ 70 ]
          }
        },
        "counter_DFFRE_Q_27_D_LUT2_F_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:89.20-89.31|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 150 ],
            "COUT": [ 146 ],
            "I0": [ 18 ],
            "I1": [ 148 ],
            "I3": [ 19 ],
            "SUM": [ 149 ]
          }
        },
        "counter_DFFRE_Q_28": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:86.3-140.6|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 62 ],
            "CLK": [ 9 ],
            "D": [ 151 ],
            "Q": [ 152 ],
            "RESET": [ 23 ]
          }
        },
        "counter_DFFRE_Q_28_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 151 ],
            "I0": [ 153 ],
            "I1": [ 70 ]
          }
        },
        "counter_DFFRE_Q_28_D_LUT2_F_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:89.20-89.31|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 154 ],
            "COUT": [ 150 ],
            "I0": [ 18 ],
            "I1": [ 152 ],
            "I3": [ 19 ],
            "SUM": [ 153 ]
          }
        },
        "counter_DFFRE_Q_29": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:86.3-140.6|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 62 ],
            "CLK": [ 9 ],
            "D": [ 155 ],
            "Q": [ 156 ],
            "RESET": [ 23 ]
          }
        },
        "counter_DFFRE_Q_29_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 155 ],
            "I0": [ 157 ],
            "I1": [ 70 ]
          }
        },
        "counter_DFFRE_Q_29_D_LUT2_F_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:89.20-89.31|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 158 ],
            "COUT": [ 154 ],
            "I0": [ 18 ],
            "I1": [ 156 ],
            "I3": [ 19 ],
            "SUM": [ 157 ]
          }
        },
        "counter_DFFRE_Q_3": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:86.3-140.6|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 62 ],
            "CLK": [ 9 ],
            "D": [ 18 ],
            "Q": [ 159 ],
            "RESET": [ 23 ]
          }
        },
        "counter_DFFRE_Q_30": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:86.3-140.6|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 62 ],
            "CLK": [ 9 ],
            "D": [ 160 ],
            "Q": [ 161 ],
            "RESET": [ 23 ]
          }
        },
        "counter_DFFRE_Q_30_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 160 ],
            "I0": [ 162 ],
            "I1": [ 70 ]
          }
        },
        "counter_DFFRE_Q_30_D_LUT2_F_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:89.20-89.31|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 163 ],
            "COUT": [ 158 ],
            "I0": [ 18 ],
            "I1": [ 161 ],
            "I3": [ 19 ],
            "SUM": [ 162 ]
          }
        },
        "counter_DFFRE_Q_30_D_LUT2_F_I0_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:89.20-89.31|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 164 ],
            "COUT": [ 163 ],
            "I0": [ 18 ],
            "I1": [ 165 ],
            "I3": [ 19 ],
            "SUM": [ 166 ]
          }
        },
        "counter_DFFRE_Q_30_D_LUT2_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:89.20-89.31|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 18 ],
            "COUT": [ 164 ],
            "I0": [ 19 ],
            "I1": [ 64 ],
            "I3": [ 19 ],
            "SUM": [ 167 ]
          }
        },
        "counter_DFFRE_Q_31": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:86.3-140.6|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 62 ],
            "CLK": [ 9 ],
            "D": [ 168 ],
            "Q": [ 165 ],
            "RESET": [ 23 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 168 ],
            "I0": [ 169 ],
            "I1": [ 70 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:90.13-90.35|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 170 ],
            "COUT": [ 171 ],
            "I0": [ 18 ],
            "I1": [ 165 ],
            "I3": [ 18 ],
            "SUM": [ 169 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:90.13-90.35|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 19 ],
            "COUT": [ 170 ],
            "I0": [ 18 ],
            "I1": [ 64 ],
            "I3": [ 18 ],
            "SUM": [ 172 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:90.13-90.35|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 171 ],
            "COUT": [ 173 ],
            "I0": [ 18 ],
            "I1": [ 161 ],
            "I3": [ 18 ],
            "SUM": [ 174 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:90.13-90.35|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 173 ],
            "COUT": [ 175 ],
            "I0": [ 18 ],
            "I1": [ 156 ],
            "I3": [ 18 ],
            "SUM": [ 176 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:90.13-90.35|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 175 ],
            "COUT": [ 177 ],
            "I0": [ 18 ],
            "I1": [ 152 ],
            "I3": [ 18 ],
            "SUM": [ 178 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:90.13-90.35|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 177 ],
            "COUT": [ 179 ],
            "I0": [ 18 ],
            "I1": [ 148 ],
            "I3": [ 18 ],
            "SUM": [ 180 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:90.13-90.35|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 179 ],
            "COUT": [ 181 ],
            "I0": [ 18 ],
            "I1": [ 144 ],
            "I3": [ 18 ],
            "SUM": [ 182 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:90.13-90.35|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 181 ],
            "COUT": [ 183 ],
            "I0": [ 19 ],
            "I1": [ 137 ],
            "I3": [ 18 ],
            "SUM": [ 184 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:90.13-90.35|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 183 ],
            "COUT": [ 185 ],
            "I0": [ 18 ],
            "I1": [ 134 ],
            "I3": [ 18 ],
            "SUM": [ 186 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:90.13-90.35|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 185 ],
            "COUT": [ 187 ],
            "I0": [ 19 ],
            "I1": [ 130 ],
            "I3": [ 18 ],
            "SUM": [ 188 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:90.13-90.35|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 187 ],
            "COUT": [ 189 ],
            "I0": [ 19 ],
            "I1": [ 126 ],
            "I3": [ 18 ],
            "SUM": [ 190 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:90.13-90.35|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 189 ],
            "COUT": [ 191 ],
            "I0": [ 18 ],
            "I1": [ 122 ],
            "I3": [ 18 ],
            "SUM": [ 192 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:90.13-90.35|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 191 ],
            "COUT": [ 193 ],
            "I0": [ 19 ],
            "I1": [ 118 ],
            "I3": [ 18 ],
            "SUM": [ 194 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:90.13-90.35|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 193 ],
            "COUT": [ 195 ],
            "I0": [ 18 ],
            "I1": [ 113 ],
            "I3": [ 18 ],
            "SUM": [ 196 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:90.13-90.35|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 195 ],
            "COUT": [ 197 ],
            "I0": [ 18 ],
            "I1": [ 109 ],
            "I3": [ 18 ],
            "SUM": [ 198 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:90.13-90.35|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 197 ],
            "COUT": [ 199 ],
            "I0": [ 19 ],
            "I1": [ 105 ],
            "I3": [ 18 ],
            "SUM": [ 200 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:90.13-90.35|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 199 ],
            "COUT": [ 201 ],
            "I0": [ 18 ],
            "I1": [ 101 ],
            "I3": [ 18 ],
            "SUM": [ 202 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:90.13-90.35|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 201 ],
            "COUT": [ 203 ],
            "I0": [ 18 ],
            "I1": [ 97 ],
            "I3": [ 18 ],
            "SUM": [ 204 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:90.13-90.35|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 203 ],
            "COUT": [ 205 ],
            "I0": [ 18 ],
            "I1": [ 93 ],
            "I3": [ 18 ],
            "SUM": [ 206 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:90.13-90.35|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 205 ],
            "COUT": [ 207 ],
            "I0": [ 19 ],
            "I1": [ 89 ],
            "I3": [ 18 ],
            "SUM": [ 208 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:90.13-90.35|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 207 ],
            "COUT": [ 209 ],
            "I0": [ 19 ],
            "I1": [ 85 ],
            "I3": [ 18 ],
            "SUM": [ 210 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:90.13-90.35|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 209 ],
            "COUT": [ 211 ],
            "I0": [ 18 ],
            "I1": [ 80 ],
            "I3": [ 18 ],
            "SUM": [ 212 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:90.13-90.35|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 211 ],
            "COUT": [ 213 ],
            "I0": [ 18 ],
            "I1": [ 75 ],
            "I3": [ 18 ],
            "SUM": [ 214 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:90.13-90.35|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 213 ],
            "COUT": [ 215 ],
            "I0": [ 19 ],
            "I1": [ 216 ],
            "I3": [ 18 ],
            "SUM": [ 217 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:90.13-90.35|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 215 ],
            "COUT": [ 218 ],
            "I0": [ 18 ],
            "I1": [ 76 ],
            "I3": [ 18 ],
            "SUM": [ 219 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:90.13-90.35|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 218 ],
            "COUT": [ 220 ],
            "I0": [ 18 ],
            "I1": [ 221 ],
            "I3": [ 18 ],
            "SUM": [ 222 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:90.13-90.35|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 220 ],
            "COUT": [ 223 ],
            "I0": [ 18 ],
            "I1": [ 224 ],
            "I3": [ 18 ],
            "SUM": [ 225 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:90.13-90.35|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 223 ],
            "COUT": [ 226 ],
            "I0": [ 18 ],
            "I1": [ 227 ],
            "I3": [ 18 ],
            "SUM": [ 228 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:90.13-90.35|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 226 ],
            "COUT": [ 229 ],
            "I0": [ 18 ],
            "I1": [ 230 ],
            "I3": [ 18 ],
            "SUM": [ 231 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:90.13-90.35|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 229 ],
            "COUT": [ 232 ],
            "I0": [ 18 ],
            "I1": [ 159 ],
            "I3": [ 18 ],
            "SUM": [ 233 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:90.13-90.35|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 232 ],
            "COUT": [ 234 ],
            "I0": [ 18 ],
            "I1": [ 116 ],
            "I3": [ 18 ],
            "SUM": [ 235 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:90.13-90.35|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 234 ],
            "COUT": [ 236 ],
            "I0": [ 18 ],
            "I1": [ 73 ],
            "I3": [ 18 ],
            "SUM": [ 237 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:90.13-90.35|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 236 ],
            "COUT": [ 238 ],
            "I0": [ 18 ],
            "I1": [ 72 ],
            "I3": [ 18 ],
            "SUM": [ 239 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 240 ],
            "I0": [ 137 ],
            "I1": [ 238 ],
            "I2": [ 241 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_F_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 242 ],
            "I1": [ 243 ],
            "O": [ 244 ],
            "S0": [ 142 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_F_MUX2_LUT5_O_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 242 ],
            "I0": [ 245 ],
            "I1": [ 70 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_F_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 243 ],
            "I0": [ 141 ],
            "I1": [ 245 ],
            "I2": [ 76 ],
            "I3": [ 70 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 241 ],
            "I0": [ 246 ],
            "I1": [ 247 ],
            "I2": [ 248 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 248 ],
            "I0": [ 126 ],
            "I1": [ 130 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 246 ],
            "I0": [ 85 ],
            "I1": [ 105 ],
            "I2": [ 118 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 249 ],
            "I0": [ 130 ],
            "I1": [ 134 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT2_F_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 247 ],
            "I0": [ 216 ],
            "I1": [ 89 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 142 ],
            "I0": [ 101 ],
            "I1": [ 249 ],
            "I2": [ 247 ],
            "I3": [ 137 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:94.18-94.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 250 ],
            "COUT": [ 70 ],
            "I0": [ 18 ],
            "I1": [ 72 ],
            "I3": [ 18 ],
            "SUM": [ 251 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:94.18-94.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 252 ],
            "COUT": [ 250 ],
            "I0": [ 18 ],
            "I1": [ 73 ],
            "I3": [ 18 ],
            "SUM": [ 253 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:94.18-94.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 254 ],
            "COUT": [ 252 ],
            "I0": [ 18 ],
            "I1": [ 116 ],
            "I3": [ 18 ],
            "SUM": [ 255 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:94.18-94.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 256 ],
            "COUT": [ 254 ],
            "I0": [ 18 ],
            "I1": [ 159 ],
            "I3": [ 18 ],
            "SUM": [ 257 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:94.18-94.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 258 ],
            "COUT": [ 256 ],
            "I0": [ 18 ],
            "I1": [ 230 ],
            "I3": [ 18 ],
            "SUM": [ 259 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:94.18-94.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 260 ],
            "COUT": [ 258 ],
            "I0": [ 18 ],
            "I1": [ 227 ],
            "I3": [ 18 ],
            "SUM": [ 261 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:94.18-94.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 262 ],
            "COUT": [ 260 ],
            "I0": [ 18 ],
            "I1": [ 224 ],
            "I3": [ 18 ],
            "SUM": [ 263 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:94.18-94.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 264 ],
            "COUT": [ 262 ],
            "I0": [ 18 ],
            "I1": [ 221 ],
            "I3": [ 18 ],
            "SUM": [ 265 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:94.18-94.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 266 ],
            "COUT": [ 264 ],
            "I0": [ 19 ],
            "I1": [ 76 ],
            "I3": [ 18 ],
            "SUM": [ 267 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:94.18-94.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 268 ],
            "COUT": [ 266 ],
            "I0": [ 19 ],
            "I1": [ 216 ],
            "I3": [ 18 ],
            "SUM": [ 269 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:94.18-94.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 270 ],
            "COUT": [ 268 ],
            "I0": [ 19 ],
            "I1": [ 75 ],
            "I3": [ 18 ],
            "SUM": [ 271 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:94.18-94.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 272 ],
            "COUT": [ 270 ],
            "I0": [ 18 ],
            "I1": [ 80 ],
            "I3": [ 18 ],
            "SUM": [ 273 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:94.18-94.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 274 ],
            "COUT": [ 272 ],
            "I0": [ 18 ],
            "I1": [ 85 ],
            "I3": [ 18 ],
            "SUM": [ 275 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:94.18-94.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 276 ],
            "COUT": [ 274 ],
            "I0": [ 19 ],
            "I1": [ 89 ],
            "I3": [ 18 ],
            "SUM": [ 277 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:94.18-94.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 278 ],
            "COUT": [ 276 ],
            "I0": [ 18 ],
            "I1": [ 93 ],
            "I3": [ 18 ],
            "SUM": [ 279 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:94.18-94.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 280 ],
            "COUT": [ 278 ],
            "I0": [ 18 ],
            "I1": [ 97 ],
            "I3": [ 18 ],
            "SUM": [ 281 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:94.18-94.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 282 ],
            "COUT": [ 280 ],
            "I0": [ 19 ],
            "I1": [ 101 ],
            "I3": [ 18 ],
            "SUM": [ 283 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:94.18-94.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 284 ],
            "COUT": [ 282 ],
            "I0": [ 19 ],
            "I1": [ 105 ],
            "I3": [ 18 ],
            "SUM": [ 285 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:94.18-94.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 286 ],
            "COUT": [ 284 ],
            "I0": [ 19 ],
            "I1": [ 109 ],
            "I3": [ 18 ],
            "SUM": [ 287 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:94.18-94.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 288 ],
            "COUT": [ 286 ],
            "I0": [ 18 ],
            "I1": [ 113 ],
            "I3": [ 18 ],
            "SUM": [ 289 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:94.18-94.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 290 ],
            "COUT": [ 288 ],
            "I0": [ 18 ],
            "I1": [ 118 ],
            "I3": [ 18 ],
            "SUM": [ 291 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:94.18-94.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 292 ],
            "COUT": [ 290 ],
            "I0": [ 18 ],
            "I1": [ 122 ],
            "I3": [ 18 ],
            "SUM": [ 293 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:94.18-94.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 294 ],
            "COUT": [ 292 ],
            "I0": [ 18 ],
            "I1": [ 126 ],
            "I3": [ 18 ],
            "SUM": [ 295 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:94.18-94.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 296 ],
            "COUT": [ 294 ],
            "I0": [ 19 ],
            "I1": [ 130 ],
            "I3": [ 18 ],
            "SUM": [ 297 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:94.18-94.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 298 ],
            "COUT": [ 296 ],
            "I0": [ 19 ],
            "I1": [ 134 ],
            "I3": [ 18 ],
            "SUM": [ 299 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:94.18-94.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 300 ],
            "COUT": [ 298 ],
            "I0": [ 19 ],
            "I1": [ 137 ],
            "I3": [ 18 ],
            "SUM": [ 301 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:94.18-94.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 302 ],
            "COUT": [ 300 ],
            "I0": [ 18 ],
            "I1": [ 144 ],
            "I3": [ 18 ],
            "SUM": [ 303 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:94.18-94.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 304 ],
            "COUT": [ 302 ],
            "I0": [ 18 ],
            "I1": [ 148 ],
            "I3": [ 18 ],
            "SUM": [ 305 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:94.18-94.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 306 ],
            "COUT": [ 304 ],
            "I0": [ 18 ],
            "I1": [ 152 ],
            "I3": [ 18 ],
            "SUM": [ 307 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:94.18-94.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 308 ],
            "COUT": [ 306 ],
            "I0": [ 18 ],
            "I1": [ 156 ],
            "I3": [ 18 ],
            "SUM": [ 309 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:94.18-94.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 310 ],
            "COUT": [ 308 ],
            "I0": [ 18 ],
            "I1": [ 161 ],
            "I3": [ 18 ],
            "SUM": [ 311 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:94.18-94.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 312 ],
            "COUT": [ 310 ],
            "I0": [ 18 ],
            "I1": [ 165 ],
            "I3": [ 18 ],
            "SUM": [ 313 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:94.18-94.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 19 ],
            "COUT": [ 312 ],
            "I0": [ 18 ],
            "I1": [ 64 ],
            "I3": [ 18 ],
            "SUM": [ 314 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 62 ],
            "I0": [ 245 ],
            "I1": [ 23 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 245 ],
            "I0": [ 40 ],
            "I1": [ 41 ],
            "I2": [ 42 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 141 ],
            "I0": [ 75 ],
            "I1": [ 105 ],
            "I2": [ 109 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 69 ],
            "I0": [ 101 ],
            "I1": [ 141 ],
            "I2": [ 249 ],
            "I3": [ 247 ]
          }
        },
        "counter_DFFRE_Q_4": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:86.3-140.6|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 62 ],
            "CLK": [ 9 ],
            "D": [ 18 ],
            "Q": [ 230 ],
            "RESET": [ 23 ]
          }
        },
        "counter_DFFRE_Q_5": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:86.3-140.6|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 62 ],
            "CLK": [ 9 ],
            "D": [ 18 ],
            "Q": [ 227 ],
            "RESET": [ 23 ]
          }
        },
        "counter_DFFRE_Q_6": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:86.3-140.6|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 62 ],
            "CLK": [ 9 ],
            "D": [ 18 ],
            "Q": [ 224 ],
            "RESET": [ 23 ]
          }
        },
        "counter_DFFRE_Q_7": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:86.3-140.6|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 62 ],
            "CLK": [ 9 ],
            "D": [ 18 ],
            "Q": [ 221 ],
            "RESET": [ 23 ]
          }
        },
        "counter_DFFRE_Q_8": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:86.3-140.6|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 62 ],
            "CLK": [ 9 ],
            "D": [ 315 ],
            "Q": [ 76 ],
            "RESET": [ 23 ]
          }
        },
        "counter_DFFRE_Q_8_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 315 ],
            "I0": [ 77 ],
            "I1": [ 76 ],
            "I2": [ 70 ],
            "I3": [ 78 ]
          }
        },
        "counter_DFFRE_Q_8_D_LUT4_F_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:89.20-89.31|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 83 ],
            "COUT": [ 316 ],
            "I0": [ 18 ],
            "I1": [ 75 ],
            "I3": [ 19 ],
            "SUM": [ 77 ]
          }
        },
        "counter_DFFRE_Q_9": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:86.3-140.6|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 62 ],
            "CLK": [ 9 ],
            "D": [ 317 ],
            "Q": [ 216 ],
            "RESET": [ 23 ]
          }
        },
        "counter_DFFRE_Q_9_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 317 ],
            "I0": [ 76 ],
            "I1": [ 318 ],
            "I2": [ 70 ],
            "I3": [ 78 ]
          }
        },
        "counter_DFFRE_Q_9_D_LUT4_F_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:89.20-89.31|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 316 ],
            "COUT": [ 319 ],
            "I0": [ 18 ],
            "I1": [ 216 ],
            "I3": [ 19 ],
            "SUM": [ 318 ]
          }
        },
        "cs_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:86.3-140.6|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 320 ],
            "CLK": [ 9 ],
            "D": [ 15 ],
            "Q": [ 321 ]
          }
        },
        "cs_DFFE_Q_CE_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 320 ],
            "I0": [ 40 ],
            "I1": [ 41 ],
            "I2": [ 42 ]
          }
        },
        "dataToSend_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:86.3-140.6|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 30 ],
            "CLK": [ 9 ],
            "D": [ 322 ],
            "Q": [ 323 ]
          }
        },
        "dataToSend_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:86.3-140.6|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 30 ],
            "CLK": [ 9 ],
            "D": [ 324 ],
            "Q": [ 325 ]
          }
        },
        "dataToSend_DFFE_Q_1_D_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 326 ],
            "I1": [ 327 ],
            "O": [ 324 ],
            "S0": [ 328 ]
          }
        },
        "dataToSend_DFFE_Q_1_D_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 329 ],
            "I1": [ 330 ],
            "O": [ 326 ],
            "S0": [ 331 ]
          }
        },
        "dataToSend_DFFE_Q_1_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 332 ],
            "I1": [ 333 ],
            "O": [ 329 ],
            "S0": [ 334 ]
          }
        },
        "dataToSend_DFFE_Q_1_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 332 ],
            "I0": [ 18 ]
          }
        },
        "dataToSend_DFFE_Q_1_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 333 ],
            "I0": [ 18 ]
          }
        },
        "dataToSend_DFFE_Q_1_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 335 ],
            "I1": [ 336 ],
            "O": [ 330 ],
            "S0": [ 334 ]
          }
        },
        "dataToSend_DFFE_Q_1_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 335 ],
            "I0": [ 18 ]
          }
        },
        "dataToSend_DFFE_Q_1_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 336 ],
            "I0": [ 18 ]
          }
        },
        "dataToSend_DFFE_Q_1_D_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 337 ],
            "I1": [ 338 ],
            "O": [ 327 ],
            "S0": [ 331 ]
          }
        },
        "dataToSend_DFFE_Q_1_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 339 ],
            "I1": [ 340 ],
            "O": [ 337 ],
            "S0": [ 334 ]
          }
        },
        "dataToSend_DFFE_Q_1_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111011100110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 339 ],
            "I0": [ 341 ],
            "I1": [ 342 ],
            "I2": [ 343 ],
            "I3": [ 344 ]
          }
        },
        "dataToSend_DFFE_Q_1_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 340 ],
            "I0": [ 341 ],
            "I1": [ 342 ],
            "I2": [ 343 ]
          }
        },
        "dataToSend_DFFE_Q_1_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 345 ],
            "I1": [ 346 ],
            "O": [ 338 ],
            "S0": [ 334 ]
          }
        },
        "dataToSend_DFFE_Q_1_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 345 ],
            "I0": [ 18 ]
          }
        },
        "dataToSend_DFFE_Q_1_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 346 ],
            "I0": [ 18 ]
          }
        },
        "dataToSend_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:86.3-140.6|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 30 ],
            "CLK": [ 9 ],
            "D": [ 347 ],
            "Q": [ 348 ]
          }
        },
        "dataToSend_DFFE_Q_2_D_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 349 ],
            "I1": [ 350 ],
            "O": [ 347 ],
            "S0": [ 351 ]
          }
        },
        "dataToSend_DFFE_Q_2_D_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 352 ],
            "I1": [ 353 ],
            "O": [ 349 ],
            "S0": [ 354 ]
          }
        },
        "dataToSend_DFFE_Q_2_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 355 ],
            "I1": [ 356 ],
            "O": [ 352 ],
            "S0": [ 357 ]
          }
        },
        "dataToSend_DFFE_Q_2_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100011100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 355 ],
            "I0": [ 358 ],
            "I1": [ 35 ],
            "I2": [ 359 ],
            "I3": [ 360 ]
          }
        },
        "dataToSend_DFFE_Q_2_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 356 ],
            "I0": [ 358 ],
            "I1": [ 35 ],
            "I2": [ 359 ]
          }
        },
        "dataToSend_DFFE_Q_2_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 361 ],
            "I1": [ 362 ],
            "O": [ 353 ],
            "S0": [ 357 ]
          }
        },
        "dataToSend_DFFE_Q_2_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 361 ],
            "I0": [ 358 ],
            "I1": [ 35 ],
            "I2": [ 359 ]
          }
        },
        "dataToSend_DFFE_Q_2_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 362 ],
            "I0": [ 358 ],
            "I1": [ 35 ],
            "I2": [ 359 ]
          }
        },
        "dataToSend_DFFE_Q_2_D_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 363 ],
            "I1": [ 364 ],
            "O": [ 350 ],
            "S0": [ 354 ]
          }
        },
        "dataToSend_DFFE_Q_2_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 365 ],
            "I1": [ 366 ],
            "O": [ 363 ],
            "S0": [ 357 ]
          }
        },
        "dataToSend_DFFE_Q_2_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 365 ],
            "I0": [ 35 ],
            "I1": [ 359 ]
          }
        },
        "dataToSend_DFFE_Q_2_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 366 ],
            "I0": [ 35 ],
            "I1": [ 359 ]
          }
        },
        "dataToSend_DFFE_Q_2_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 367 ],
            "I1": [ 368 ],
            "O": [ 364 ],
            "S0": [ 357 ]
          }
        },
        "dataToSend_DFFE_Q_2_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 367 ],
            "I0": [ 35 ],
            "I1": [ 359 ]
          }
        },
        "dataToSend_DFFE_Q_2_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 368 ],
            "I0": [ 35 ],
            "I1": [ 359 ]
          }
        },
        "dataToSend_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:86.3-140.6|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 30 ],
            "CLK": [ 9 ],
            "D": [ 369 ],
            "Q": [ 370 ]
          }
        },
        "dataToSend_DFFE_Q_3_D_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 371 ],
            "I1": [ 372 ],
            "O": [ 369 ],
            "S0": [ 373 ]
          }
        },
        "dataToSend_DFFE_Q_3_D_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 374 ],
            "I1": [ 375 ],
            "O": [ 371 ],
            "S0": [ 376 ]
          }
        },
        "dataToSend_DFFE_Q_3_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 377 ],
            "I1": [ 378 ],
            "O": [ 374 ],
            "S0": [ 379 ]
          }
        },
        "dataToSend_DFFE_Q_3_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 377 ],
            "I0": [ 358 ],
            "I1": [ 35 ],
            "I2": [ 380 ],
            "I3": [ 360 ]
          }
        },
        "dataToSend_DFFE_Q_3_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 378 ],
            "I0": [ 18 ]
          }
        },
        "dataToSend_DFFE_Q_3_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 381 ],
            "I1": [ 382 ],
            "O": [ 375 ],
            "S0": [ 379 ]
          }
        },
        "dataToSend_DFFE_Q_3_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 381 ],
            "I0": [ 18 ]
          }
        },
        "dataToSend_DFFE_Q_3_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 382 ],
            "I0": [ 18 ]
          }
        },
        "dataToSend_DFFE_Q_3_D_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 383 ],
            "I1": [ 384 ],
            "O": [ 372 ],
            "S0": [ 376 ]
          }
        },
        "dataToSend_DFFE_Q_3_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 385 ],
            "I1": [ 386 ],
            "O": [ 383 ],
            "S0": [ 379 ]
          }
        },
        "dataToSend_DFFE_Q_3_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 385 ],
            "I0": [ 35 ]
          }
        },
        "dataToSend_DFFE_Q_3_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 386 ],
            "I0": [ 18 ]
          }
        },
        "dataToSend_DFFE_Q_3_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 387 ],
            "I1": [ 388 ],
            "O": [ 384 ],
            "S0": [ 379 ]
          }
        },
        "dataToSend_DFFE_Q_3_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 387 ],
            "I0": [ 35 ]
          }
        },
        "dataToSend_DFFE_Q_3_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 388 ],
            "I0": [ 18 ]
          }
        },
        "dataToSend_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:86.3-140.6|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 30 ],
            "CLK": [ 9 ],
            "D": [ 389 ],
            "Q": [ 390 ]
          }
        },
        "dataToSend_DFFE_Q_4_D_MUX2_LUT8_O": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:172.14-172.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 391 ],
            "I1": [ 392 ],
            "O": [ 389 ],
            "S0": [ 393 ]
          }
        },
        "dataToSend_DFFE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 394 ],
            "I1": [ 395 ],
            "O": [ 391 ],
            "S0": [ 396 ]
          }
        },
        "dataToSend_DFFE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 397 ],
            "I1": [ 398 ],
            "O": [ 394 ],
            "S0": [ 399 ]
          }
        },
        "dataToSend_DFFE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 400 ],
            "I1": [ 401 ],
            "O": [ 397 ],
            "S0": [ 402 ]
          }
        },
        "dataToSend_DFFE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000010110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 400 ],
            "I0": [ 358 ],
            "I1": [ 403 ],
            "I2": [ 35 ],
            "I3": [ 404 ]
          }
        },
        "dataToSend_DFFE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 401 ],
            "I0": [ 358 ],
            "I1": [ 403 ],
            "I2": [ 35 ]
          }
        },
        "dataToSend_DFFE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 405 ],
            "I1": [ 406 ],
            "O": [ 398 ],
            "S0": [ 402 ]
          }
        },
        "dataToSend_DFFE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 405 ],
            "I0": [ 358 ],
            "I1": [ 35 ],
            "I2": [ 404 ]
          }
        },
        "dataToSend_DFFE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 406 ],
            "I0": [ 358 ],
            "I1": [ 35 ]
          }
        },
        "dataToSend_DFFE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 407 ],
            "I1": [ 408 ],
            "O": [ 395 ],
            "S0": [ 399 ]
          }
        },
        "dataToSend_DFFE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 409 ],
            "I1": [ 410 ],
            "O": [ 407 ],
            "S0": [ 402 ]
          }
        },
        "dataToSend_DFFE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 409 ],
            "I0": [ 18 ]
          }
        },
        "dataToSend_DFFE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 410 ],
            "I0": [ 18 ]
          }
        },
        "dataToSend_DFFE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 411 ],
            "I1": [ 412 ],
            "O": [ 408 ],
            "S0": [ 402 ]
          }
        },
        "dataToSend_DFFE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 411 ],
            "I0": [ 18 ]
          }
        },
        "dataToSend_DFFE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 412 ],
            "I0": [ 18 ]
          }
        },
        "dataToSend_DFFE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 413 ],
            "I1": [ 414 ],
            "O": [ 392 ],
            "S0": [ 396 ]
          }
        },
        "dataToSend_DFFE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 415 ],
            "I1": [ 416 ],
            "O": [ 413 ],
            "S0": [ 399 ]
          }
        },
        "dataToSend_DFFE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 417 ],
            "I1": [ 418 ],
            "O": [ 415 ],
            "S0": [ 402 ]
          }
        },
        "dataToSend_DFFE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 417 ],
            "I0": [ 358 ],
            "I1": [ 403 ],
            "I2": [ 35 ]
          }
        },
        "dataToSend_DFFE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 418 ],
            "I0": [ 358 ],
            "I1": [ 403 ],
            "I2": [ 35 ]
          }
        },
        "dataToSend_DFFE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 419 ],
            "I1": [ 420 ],
            "O": [ 416 ],
            "S0": [ 402 ]
          }
        },
        "dataToSend_DFFE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 419 ],
            "I0": [ 18 ]
          }
        },
        "dataToSend_DFFE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 420 ],
            "I0": [ 358 ],
            "I1": [ 35 ]
          }
        },
        "dataToSend_DFFE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 421 ],
            "I1": [ 422 ],
            "O": [ 414 ],
            "S0": [ 399 ]
          }
        },
        "dataToSend_DFFE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 423 ],
            "I1": [ 424 ],
            "O": [ 421 ],
            "S0": [ 402 ]
          }
        },
        "dataToSend_DFFE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 423 ],
            "I0": [ 18 ]
          }
        },
        "dataToSend_DFFE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 424 ],
            "I0": [ 18 ]
          }
        },
        "dataToSend_DFFE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 425 ],
            "I1": [ 426 ],
            "O": [ 422 ],
            "S0": [ 402 ]
          }
        },
        "dataToSend_DFFE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 425 ],
            "I0": [ 18 ]
          }
        },
        "dataToSend_DFFE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 426 ],
            "I0": [ 18 ]
          }
        },
        "dataToSend_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:86.3-140.6|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 30 ],
            "CLK": [ 9 ],
            "D": [ 427 ],
            "Q": [ 428 ]
          }
        },
        "dataToSend_DFFE_Q_5_D_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 429 ],
            "I1": [ 430 ],
            "O": [ 427 ],
            "S0": [ 431 ]
          }
        },
        "dataToSend_DFFE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 432 ],
            "I1": [ 433 ],
            "O": [ 429 ],
            "S0": [ 434 ]
          }
        },
        "dataToSend_DFFE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 435 ],
            "I1": [ 436 ],
            "O": [ 432 ],
            "S0": [ 437 ]
          }
        },
        "dataToSend_DFFE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111110111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 435 ],
            "I0": [ 341 ],
            "I1": [ 35 ],
            "I2": [ 438 ],
            "I3": [ 439 ]
          }
        },
        "dataToSend_DFFE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 436 ],
            "I0": [ 35 ],
            "I1": [ 438 ],
            "I2": [ 439 ]
          }
        },
        "dataToSend_DFFE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 440 ],
            "I1": [ 441 ],
            "O": [ 433 ],
            "S0": [ 437 ]
          }
        },
        "dataToSend_DFFE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 440 ],
            "I0": [ 18 ]
          }
        },
        "dataToSend_DFFE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 441 ],
            "I0": [ 18 ]
          }
        },
        "dataToSend_DFFE_Q_5_D_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 442 ],
            "I1": [ 443 ],
            "O": [ 430 ],
            "S0": [ 434 ]
          }
        },
        "dataToSend_DFFE_Q_5_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 444 ],
            "I1": [ 445 ],
            "O": [ 442 ],
            "S0": [ 437 ]
          }
        },
        "dataToSend_DFFE_Q_5_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 444 ],
            "I0": [ 35 ]
          }
        },
        "dataToSend_DFFE_Q_5_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 445 ],
            "I0": [ 35 ]
          }
        },
        "dataToSend_DFFE_Q_5_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 446 ],
            "I1": [ 447 ],
            "O": [ 443 ],
            "S0": [ 437 ]
          }
        },
        "dataToSend_DFFE_Q_5_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 446 ],
            "I0": [ 18 ]
          }
        },
        "dataToSend_DFFE_Q_5_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 447 ],
            "I0": [ 18 ]
          }
        },
        "dataToSend_DFFE_Q_6": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:86.3-140.6|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 30 ],
            "CLK": [ 9 ],
            "D": [ 448 ],
            "Q": [ 449 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 450 ],
            "I1": [ 451 ],
            "O": [ 448 ],
            "S0": [ 452 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101010111011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 450 ],
            "I0": [ 35 ],
            "I1": [ 453 ],
            "I2": [ 454 ],
            "I3": [ 455 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 451 ],
            "I0": [ 18 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 453 ],
            "I0": [ 456 ],
            "I1": [ 457 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT2_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 456 ],
            "I0": [ 341 ],
            "I1": [ 458 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT2_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010100010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 459 ],
            "I0": [ 460 ],
            "I1": [ 461 ],
            "I2": [ 462 ],
            "I3": [ 463 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT2_F_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 464 ],
            "I1": [ 465 ],
            "O": [ 466 ],
            "S0": [ 467 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT2_F_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000010001010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 464 ],
            "I0": [ 460 ],
            "I1": [ 461 ],
            "I2": [ 462 ],
            "I3": [ 463 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT2_F_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000010101000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 465 ],
            "I0": [ 460 ],
            "I1": [ 461 ],
            "I2": [ 462 ],
            "I3": [ 463 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT2_F_I1_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 468 ],
            "I1": [ 469 ],
            "O": [ 457 ],
            "S0": [ 467 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT2_F_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 470 ],
            "I1": [ 471 ],
            "O": [ 468 ],
            "S0": [ 463 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT2_F_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 472 ],
            "I1": [ 473 ],
            "O": [ 470 ],
            "S0": [ 462 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT2_F_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101010111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 472 ],
            "I0": [ 403 ],
            "I1": [ 474 ],
            "I2": [ 460 ],
            "I3": [ 461 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT2_F_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101010011100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 473 ],
            "I0": [ 403 ],
            "I1": [ 474 ],
            "I2": [ 460 ],
            "I3": [ 461 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT2_F_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 475 ],
            "I1": [ 476 ],
            "O": [ 471 ],
            "S0": [ 462 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT2_F_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010001110010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 475 ],
            "I0": [ 403 ],
            "I1": [ 474 ],
            "I2": [ 460 ],
            "I3": [ 461 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT2_F_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111100100001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 476 ],
            "I0": [ 403 ],
            "I1": [ 474 ],
            "I2": [ 460 ],
            "I3": [ 461 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT2_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 477 ],
            "I1": [ 478 ],
            "O": [ 469 ],
            "S0": [ 463 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT2_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 479 ],
            "I1": [ 480 ],
            "O": [ 477 ],
            "S0": [ 462 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT2_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 479 ],
            "I0": [ 403 ],
            "I1": [ 474 ],
            "I2": [ 460 ],
            "I3": [ 461 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT2_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111110011000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 480 ],
            "I0": [ 403 ],
            "I1": [ 474 ],
            "I2": [ 460 ],
            "I3": [ 461 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT2_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 481 ],
            "I1": [ 482 ],
            "O": [ 478 ],
            "S0": [ 462 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT2_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010011100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 481 ],
            "I0": [ 403 ],
            "I1": [ 474 ],
            "I2": [ 460 ],
            "I3": [ 461 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT2_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110101100001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 482 ],
            "I0": [ 403 ],
            "I1": [ 474 ],
            "I2": [ 460 ],
            "I3": [ 461 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 454 ],
            "I0": [ 341 ],
            "I1": [ 483 ],
            "I2": [ 484 ],
            "I3": [ 485 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 455 ],
            "I0": [ 486 ],
            "I1": [ 487 ],
            "I2": [ 488 ],
            "I3": [ 489 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011101010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 486 ],
            "I0": [ 461 ],
            "I1": [ 462 ],
            "I2": [ 463 ],
            "I3": [ 467 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 490 ],
            "I1": [ 491 ],
            "O": [ 488 ],
            "S0": [ 492 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I0_MUX2_LUT5_O_1": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 493 ],
            "I1": [ 494 ],
            "O": [ 489 ],
            "S0": [ 495 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I0_MUX2_LUT5_O_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111000000100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 493 ],
            "I0": [ 474 ],
            "I1": [ 460 ],
            "I2": [ 496 ],
            "I3": [ 497 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I0_MUX2_LUT5_O_1_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 494 ],
            "I0": [ 474 ],
            "I1": [ 496 ],
            "I2": [ 497 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I0_MUX2_LUT5_O_1_S0_LUT3_I2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 498 ],
            "I0": [ 474 ],
            "I1": [ 460 ],
            "I2": [ 495 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I0_MUX2_LUT5_O_1_S0_LUT3_I2_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 499 ],
            "I0": [ 474 ],
            "I1": [ 460 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I0_MUX2_LUT5_O_1_S0_LUT3_I2_F_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 500 ],
            "I0": [ 499 ],
            "I1": [ 501 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I0_MUX2_LUT5_O_1_S0_LUT3_I2_F_LUT2_I0_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 502 ],
            "I0": [ 341 ],
            "I1": [ 458 ],
            "I2": [ 403 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I0_MUX2_LUT5_O_1_S0_LUT3_I2_F_LUT2_I0_F_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 503 ],
            "I0": [ 474 ],
            "I1": [ 460 ],
            "I2": [ 461 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I0_MUX2_LUT5_O_1_S0_LUT3_I2_F_LUT2_I0_F_LUT3_F_2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 504 ],
            "I0": [ 462 ],
            "I1": [ 463 ],
            "I2": [ 467 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I0_MUX2_LUT5_O_1_S0_LUT3_I2_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 501 ],
            "I0": [ 461 ],
            "I1": [ 462 ],
            "I2": [ 463 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I0_MUX2_LUT5_O_1_S0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000100010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 497 ],
            "I0": [ 460 ],
            "I1": [ 461 ],
            "I2": [ 462 ],
            "I3": [ 463 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I0_MUX2_LUT5_O_1_S0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010101010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 495 ],
            "I0": [ 461 ],
            "I1": [ 462 ],
            "I2": [ 463 ],
            "I3": [ 467 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I0_MUX2_LUT5_O_1_S0_LUT4_I3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001000100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 505 ],
            "I0": [ 341 ],
            "I1": [ 458 ],
            "I2": [ 474 ],
            "I3": [ 497 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I0_MUX2_LUT5_O_1_S0_LUT4_I3_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 506 ],
            "I0": [ 474 ],
            "I1": [ 460 ],
            "I2": [ 507 ],
            "I3": [ 495 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 490 ],
            "I0": [ 358 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010101010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 491 ],
            "I0": [ 358 ],
            "I1": [ 458 ],
            "I2": [ 508 ],
            "I3": [ 509 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I0_MUX2_LUT5_O_S0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 492 ],
            "I0": [ 461 ],
            "I1": [ 462 ],
            "I2": [ 463 ],
            "I3": [ 467 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I0_MUX2_LUT5_O_S0_LUT4_I2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111101101010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 510 ],
            "I0": [ 474 ],
            "I1": [ 460 ],
            "I2": [ 492 ],
            "I3": [ 511 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I0_MUX2_LUT5_O_S0_LUT4_I2_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 496 ],
            "I0": [ 341 ],
            "I1": [ 458 ],
            "I2": [ 403 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I0_MUX2_LUT5_O_S0_LUT4_I2_F_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 512 ],
            "I1": [ 513 ],
            "O": [ 514 ],
            "S0": [ 515 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I0_MUX2_LUT5_O_S0_LUT4_I2_F_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 512 ],
            "I0": [ 458 ],
            "I1": [ 460 ],
            "I2": [ 516 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I0_MUX2_LUT5_O_S0_LUT4_I2_F_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 513 ],
            "I0": [ 507 ],
            "I1": [ 458 ],
            "I2": [ 516 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I0_MUX2_LUT5_O_S0_LUT4_I2_I3_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 517 ],
            "I1": [ 518 ],
            "O": [ 511 ],
            "S0": [ 467 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I0_MUX2_LUT5_O_S0_LUT4_I2_I3_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1101010001000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 517 ],
            "I0": [ 460 ],
            "I1": [ 461 ],
            "I2": [ 462 ],
            "I3": [ 463 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I0_MUX2_LUT5_O_S0_LUT4_I2_I3_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001010011000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 518 ],
            "I0": [ 460 ],
            "I1": [ 461 ],
            "I2": [ 462 ],
            "I3": [ 463 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I0_MUX2_LUT5_O_S0_MUX2_LUT5_S0": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 519 ],
            "I1": [ 520 ],
            "O": [ 521 ],
            "S0": [ 492 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I0_MUX2_LUT5_O_S0_MUX2_LUT5_S0_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010100010101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 519 ],
            "I0": [ 458 ],
            "I1": [ 403 ],
            "I2": [ 474 ],
            "I3": [ 460 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I0_MUX2_LUT5_O_S0_MUX2_LUT5_S0_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 520 ],
            "I0": [ 458 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I0_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 522 ],
            "I0": [ 403 ],
            "I1": [ 474 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01110110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 523 ],
            "I0": [ 461 ],
            "I1": [ 462 ],
            "I2": [ 463 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000010000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 487 ],
            "I0": [ 341 ],
            "I1": [ 458 ],
            "I2": [ 403 ],
            "I3": [ 499 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I1_LUT4_I1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 524 ],
            "I0": [ 358 ],
            "I1": [ 523 ],
            "I2": [ 487 ],
            "I3": [ 525 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 526 ],
            "I1": [ 527 ],
            "O": [ 525 ],
            "S0": [ 507 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 526 ],
            "I0": [ 474 ],
            "I1": [ 460 ],
            "I2": [ 461 ],
            "I3": [ 496 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 527 ],
            "I0": [ 474 ],
            "I1": [ 460 ],
            "I2": [ 461 ],
            "I3": [ 496 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I1_MUX2_LUT5_O_S0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 507 ],
            "I0": [ 462 ],
            "I1": [ 463 ],
            "I2": [ 467 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I1_MUX2_LUT5_O_S0_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 516 ],
            "I0": [ 341 ],
            "I1": [ 403 ],
            "I2": [ 474 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I1_MUX2_LUT5_O_S0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 515 ],
            "I0": [ 460 ],
            "I1": [ 461 ],
            "I2": [ 462 ],
            "I3": [ 463 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:172.14-172.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 528 ],
            "I1": [ 529 ],
            "O": [ 483 ],
            "S0": [ 467 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_1": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:172.14-172.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 530 ],
            "I1": [ 531 ],
            "O": [ 484 ],
            "S0": [ 532 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_1_I0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 533 ],
            "I1": [ 534 ],
            "O": [ 530 ],
            "S0": [ 467 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 535 ],
            "I1": [ 536 ],
            "O": [ 533 ],
            "S0": [ 463 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 537 ],
            "I1": [ 538 ],
            "O": [ 535 ],
            "S0": [ 462 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 537 ],
            "I0": [ 18 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 538 ],
            "I0": [ 18 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 539 ],
            "I1": [ 540 ],
            "O": [ 536 ],
            "S0": [ 462 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 539 ],
            "I0": [ 18 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 540 ],
            "I0": [ 18 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 541 ],
            "I1": [ 542 ],
            "O": [ 534 ],
            "S0": [ 463 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 543 ],
            "I1": [ 544 ],
            "O": [ 541 ],
            "S0": [ 462 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 543 ],
            "I0": [ 18 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 544 ],
            "I0": [ 18 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 545 ],
            "I1": [ 546 ],
            "O": [ 542 ],
            "S0": [ 462 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 545 ],
            "I0": [ 18 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 546 ],
            "I0": [ 18 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_1_I1_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 547 ],
            "I1": [ 548 ],
            "O": [ 531 ],
            "S0": [ 467 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 549 ],
            "I1": [ 550 ],
            "O": [ 547 ],
            "S0": [ 463 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 551 ],
            "I1": [ 552 ],
            "O": [ 549 ],
            "S0": [ 462 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 551 ],
            "I0": [ 341 ],
            "I1": [ 474 ],
            "I2": [ 460 ],
            "I3": [ 461 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010000010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 552 ],
            "I0": [ 341 ],
            "I1": [ 474 ],
            "I2": [ 460 ],
            "I3": [ 461 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 553 ],
            "I1": [ 554 ],
            "O": [ 550 ],
            "S0": [ 462 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010100010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 553 ],
            "I0": [ 341 ],
            "I1": [ 474 ],
            "I2": [ 460 ],
            "I3": [ 461 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 554 ],
            "I0": [ 341 ],
            "I1": [ 474 ],
            "I2": [ 460 ],
            "I3": [ 461 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 555 ],
            "I1": [ 556 ],
            "O": [ 548 ],
            "S0": [ 463 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 557 ],
            "I1": [ 558 ],
            "O": [ 555 ],
            "S0": [ 462 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010100010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 557 ],
            "I0": [ 341 ],
            "I1": [ 474 ],
            "I2": [ 460 ],
            "I3": [ 461 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010000010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 558 ],
            "I0": [ 341 ],
            "I1": [ 474 ],
            "I2": [ 460 ],
            "I3": [ 461 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 559 ],
            "I1": [ 560 ],
            "O": [ 556 ],
            "S0": [ 462 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010100010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 559 ],
            "I0": [ 341 ],
            "I1": [ 474 ],
            "I2": [ 460 ],
            "I3": [ 461 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 560 ],
            "I0": [ 341 ],
            "I1": [ 474 ],
            "I2": [ 460 ],
            "I3": [ 461 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 561 ],
            "I1": [ 562 ],
            "O": [ 528 ],
            "S0": [ 463 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 563 ],
            "I1": [ 564 ],
            "O": [ 561 ],
            "S0": [ 462 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 565 ],
            "I1": [ 566 ],
            "O": [ 563 ],
            "S0": [ 461 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100010011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 565 ],
            "I0": [ 458 ],
            "I1": [ 403 ],
            "I2": [ 474 ],
            "I3": [ 460 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 566 ],
            "I0": [ 18 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 567 ],
            "I1": [ 568 ],
            "O": [ 564 ],
            "S0": [ 461 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000001000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 567 ],
            "I0": [ 458 ],
            "I1": [ 403 ],
            "I2": [ 474 ],
            "I3": [ 460 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 568 ],
            "I0": [ 18 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 569 ],
            "I1": [ 570 ],
            "O": [ 562 ],
            "S0": [ 462 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 571 ],
            "I1": [ 572 ],
            "O": [ 569 ],
            "S0": [ 461 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100010001000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 571 ],
            "I0": [ 458 ],
            "I1": [ 403 ],
            "I2": [ 474 ],
            "I3": [ 460 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 572 ],
            "I0": [ 18 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 573 ],
            "I1": [ 574 ],
            "O": [ 570 ],
            "S0": [ 461 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 573 ],
            "I0": [ 458 ],
            "I1": [ 403 ],
            "I2": [ 474 ],
            "I3": [ 460 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 574 ],
            "I0": [ 458 ],
            "I1": [ 403 ],
            "I2": [ 474 ],
            "I3": [ 460 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 575 ],
            "I1": [ 576 ],
            "O": [ 529 ],
            "S0": [ 463 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 577 ],
            "I1": [ 578 ],
            "O": [ 575 ],
            "S0": [ 462 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 579 ],
            "I1": [ 580 ],
            "O": [ 577 ],
            "S0": [ 461 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100010001000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 579 ],
            "I0": [ 458 ],
            "I1": [ 403 ],
            "I2": [ 474 ],
            "I3": [ 460 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 580 ],
            "I0": [ 18 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 581 ],
            "I1": [ 582 ],
            "O": [ 578 ],
            "S0": [ 461 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 581 ],
            "I0": [ 458 ],
            "I1": [ 403 ],
            "I2": [ 474 ],
            "I3": [ 460 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 582 ],
            "I0": [ 458 ],
            "I1": [ 403 ],
            "I2": [ 474 ],
            "I3": [ 460 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 583 ],
            "I1": [ 584 ],
            "O": [ 576 ],
            "S0": [ 462 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 585 ],
            "I1": [ 586 ],
            "O": [ 583 ],
            "S0": [ 461 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100010001000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 585 ],
            "I0": [ 458 ],
            "I1": [ 403 ],
            "I2": [ 474 ],
            "I3": [ 460 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 586 ],
            "I0": [ 18 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 587 ],
            "I1": [ 588 ],
            "O": [ 584 ],
            "S0": [ 461 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 587 ],
            "I0": [ 458 ],
            "I1": [ 403 ],
            "I2": [ 474 ],
            "I3": [ 460 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 588 ],
            "I0": [ 458 ],
            "I1": [ 403 ],
            "I2": [ 474 ],
            "I3": [ 460 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 589 ],
            "I0": [ 485 ],
            "I1": [ 590 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 591 ],
            "I0": [ 341 ],
            "I1": [ 592 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_LUT2_F_I1_MUX2_LUT8_O": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:172.14-172.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 593 ],
            "I1": [ 594 ],
            "O": [ 592 ],
            "S0": [ 467 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_LUT2_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 595 ],
            "I1": [ 596 ],
            "O": [ 593 ],
            "S0": [ 463 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_LUT2_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 597 ],
            "I1": [ 598 ],
            "O": [ 595 ],
            "S0": [ 462 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_LUT2_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 599 ],
            "I1": [ 600 ],
            "O": [ 597 ],
            "S0": [ 461 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_LUT2_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100010011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 599 ],
            "I0": [ 458 ],
            "I1": [ 403 ],
            "I2": [ 474 ],
            "I3": [ 460 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_LUT2_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 600 ],
            "I0": [ 18 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_LUT2_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 601 ],
            "I1": [ 602 ],
            "O": [ 598 ],
            "S0": [ 461 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_LUT2_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000001000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 601 ],
            "I0": [ 458 ],
            "I1": [ 403 ],
            "I2": [ 474 ],
            "I3": [ 460 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_LUT2_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 602 ],
            "I0": [ 18 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_LUT2_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 603 ],
            "I1": [ 604 ],
            "O": [ 596 ],
            "S0": [ 462 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_LUT2_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 605 ],
            "I1": [ 606 ],
            "O": [ 603 ],
            "S0": [ 461 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_LUT2_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100010001000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 605 ],
            "I0": [ 458 ],
            "I1": [ 403 ],
            "I2": [ 474 ],
            "I3": [ 460 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_LUT2_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 606 ],
            "I0": [ 18 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_LUT2_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 607 ],
            "I1": [ 608 ],
            "O": [ 604 ],
            "S0": [ 461 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_LUT2_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 607 ],
            "I0": [ 458 ],
            "I1": [ 403 ],
            "I2": [ 474 ],
            "I3": [ 460 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_LUT2_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 608 ],
            "I0": [ 458 ],
            "I1": [ 403 ],
            "I2": [ 474 ],
            "I3": [ 460 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_LUT2_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 609 ],
            "I1": [ 610 ],
            "O": [ 594 ],
            "S0": [ 463 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_LUT2_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 611 ],
            "I1": [ 612 ],
            "O": [ 609 ],
            "S0": [ 462 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_LUT2_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 613 ],
            "I1": [ 614 ],
            "O": [ 611 ],
            "S0": [ 461 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_LUT2_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100010001000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 613 ],
            "I0": [ 458 ],
            "I1": [ 403 ],
            "I2": [ 474 ],
            "I3": [ 460 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_LUT2_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 614 ],
            "I0": [ 18 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_LUT2_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 615 ],
            "I1": [ 616 ],
            "O": [ 612 ],
            "S0": [ 461 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_LUT2_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 615 ],
            "I0": [ 458 ],
            "I1": [ 403 ],
            "I2": [ 474 ],
            "I3": [ 460 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_LUT2_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 616 ],
            "I0": [ 18 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_LUT2_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 617 ],
            "I1": [ 618 ],
            "O": [ 610 ],
            "S0": [ 462 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_LUT2_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 619 ],
            "I1": [ 620 ],
            "O": [ 617 ],
            "S0": [ 461 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_LUT2_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100010001000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 619 ],
            "I0": [ 458 ],
            "I1": [ 403 ],
            "I2": [ 474 ],
            "I3": [ 460 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_LUT2_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 620 ],
            "I0": [ 18 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_LUT2_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 621 ],
            "I1": [ 622 ],
            "O": [ 618 ],
            "S0": [ 461 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_LUT2_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 621 ],
            "I0": [ 458 ],
            "I1": [ 403 ],
            "I2": [ 474 ],
            "I3": [ 460 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_LUT2_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110001000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 622 ],
            "I0": [ 458 ],
            "I1": [ 403 ],
            "I2": [ 474 ],
            "I3": [ 460 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 623 ],
            "I1": [ 624 ],
            "O": [ 625 ],
            "S0": [ 626 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_MUX2_LUT5_O_1": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 627 ],
            "I1": [ 628 ],
            "O": [ 629 ],
            "S0": [ 506 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_MUX2_LUT5_O_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110000001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 627 ],
            "I0": [ 474 ],
            "I1": [ 496 ],
            "I2": [ 630 ],
            "I3": [ 631 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_MUX2_LUT5_O_1_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 628 ],
            "I0": [ 496 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_MUX2_LUT5_O_1_S0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111011000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 631 ],
            "I0": [ 462 ],
            "I1": [ 463 ],
            "I2": [ 467 ],
            "I3": [ 503 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_MUX2_LUT5_O_1_S0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 632 ],
            "I1": [ 633 ],
            "O": [ 630 ],
            "S0": [ 467 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 632 ],
            "I0": [ 460 ],
            "I1": [ 461 ],
            "I2": [ 462 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110001101111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 633 ],
            "I0": [ 460 ],
            "I1": [ 461 ],
            "I2": [ 462 ],
            "I3": [ 463 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_MUX2_LUT5_O_2": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 634 ],
            "I1": [ 635 ],
            "O": [ 636 ],
            "S0": [ 637 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_MUX2_LUT5_O_2_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 634 ],
            "I0": [ 35 ],
            "I1": [ 55 ],
            "I2": [ 52 ],
            "I3": [ 48 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_MUX2_LUT5_O_2_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000001010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 635 ],
            "I0": [ 35 ],
            "I1": [ 55 ],
            "I2": [ 52 ],
            "I3": [ 48 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_MUX2_LUT5_O_2_S0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100001100110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 637 ],
            "I0": [ 54 ],
            "I1": [ 56 ],
            "I2": [ 52 ],
            "I3": [ 33 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 623 ],
            "I0": [ 403 ],
            "I1": [ 474 ],
            "I2": [ 456 ],
            "I3": [ 638 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111000001010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 624 ],
            "I0": [ 403 ],
            "I1": [ 474 ],
            "I2": [ 456 ],
            "I3": [ 638 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 639 ],
            "I1": [ 640 ],
            "O": [ 638 ],
            "S0": [ 467 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111001110110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 639 ],
            "I0": [ 460 ],
            "I1": [ 461 ],
            "I2": [ 462 ],
            "I3": [ 463 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111101110110010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 640 ],
            "I0": [ 460 ],
            "I1": [ 461 ],
            "I2": [ 462 ],
            "I3": [ 463 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 641 ],
            "I1": [ 642 ],
            "O": [ 626 ],
            "S0": [ 467 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 643 ],
            "I1": [ 644 ],
            "O": [ 641 ],
            "S0": [ 463 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110000000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 643 ],
            "I0": [ 474 ],
            "I1": [ 460 ],
            "I2": [ 461 ],
            "I3": [ 462 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 644 ],
            "I0": [ 474 ],
            "I1": [ 460 ],
            "I2": [ 461 ],
            "I3": [ 462 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 645 ],
            "I1": [ 646 ],
            "O": [ 642 ],
            "S0": [ 463 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 645 ],
            "I0": [ 474 ],
            "I1": [ 460 ],
            "I2": [ 461 ],
            "I3": [ 462 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011000011101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 646 ],
            "I0": [ 474 ],
            "I1": [ 460 ],
            "I2": [ 461 ],
            "I3": [ 462 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000101010101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 485 ],
            "I0": [ 358 ],
            "I1": [ 474 ],
            "I2": [ 647 ],
            "I3": [ 648 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT4_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 647 ],
            "I0": [ 341 ],
            "I1": [ 458 ],
            "I2": [ 403 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT4_F_I2_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 649 ],
            "I1": [ 650 ],
            "O": [ 648 ],
            "S0": [ 467 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT4_F_I2_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 649 ],
            "I0": [ 460 ],
            "I1": [ 461 ],
            "I2": [ 462 ],
            "I3": [ 463 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT4_F_I2_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 650 ],
            "I0": [ 18 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 651 ],
            "I1": [ 652 ],
            "O": [ 590 ],
            "S0": [ 466 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 651 ],
            "I0": [ 403 ],
            "I1": [ 474 ],
            "I2": [ 456 ],
            "I3": [ 459 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 652 ],
            "I0": [ 18 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 653 ],
            "I1": [ 654 ],
            "O": [ 452 ],
            "S0": [ 655 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 653 ],
            "I0": [ 56 ],
            "I1": [ 55 ],
            "I2": [ 48 ],
            "I3": [ 656 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 654 ],
            "I0": [ 56 ],
            "I1": [ 55 ],
            "I2": [ 48 ],
            "I3": [ 656 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111001011011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 655 ],
            "I0": [ 54 ],
            "I1": [ 56 ],
            "I2": [ 52 ],
            "I3": [ 33 ]
          }
        },
        "dataToSend_DFFE_Q_7": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:86.3-140.6|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 30 ],
            "CLK": [ 9 ],
            "D": [ 657 ],
            "Q": [ 658 ]
          }
        },
        "dataToSend_DFFE_Q_7_D_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 659 ],
            "I1": [ 660 ],
            "O": [ 657 ],
            "S0": [ 661 ]
          }
        },
        "dataToSend_DFFE_Q_7_D_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 662 ],
            "I1": [ 663 ],
            "O": [ 659 ],
            "S0": [ 589 ]
          }
        },
        "dataToSend_DFFE_Q_7_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 662 ],
            "I0": [ 636 ]
          }
        },
        "dataToSend_DFFE_Q_7_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 663 ],
            "I0": [ 636 ]
          }
        },
        "dataToSend_DFFE_Q_7_D_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 664 ],
            "I1": [ 665 ],
            "O": [ 660 ],
            "S0": [ 589 ]
          }
        },
        "dataToSend_DFFE_Q_7_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 664 ],
            "I0": [ 18 ]
          }
        },
        "dataToSend_DFFE_Q_7_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 665 ],
            "I0": [ 625 ],
            "I1": [ 591 ],
            "I2": [ 629 ],
            "I3": [ 636 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000101011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 322 ],
            "I0": [ 666 ],
            "I1": [ 667 ],
            "I2": [ 668 ],
            "I3": [ 669 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 667 ],
            "I0": [ 341 ],
            "I1": [ 458 ],
            "I2": [ 670 ],
            "I3": [ 671 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010001000101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 668 ],
            "I0": [ 358 ],
            "I1": [ 502 ],
            "I2": [ 672 ],
            "I3": [ 500 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_1_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 672 ],
            "I0": [ 462 ],
            "I1": [ 463 ],
            "I2": [ 503 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 673 ],
            "I1": [ 674 ],
            "O": [ 670 ],
            "S0": [ 467 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 675 ],
            "I1": [ 676 ],
            "O": [ 673 ],
            "S0": [ 463 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 677 ],
            "I1": [ 678 ],
            "O": [ 675 ],
            "S0": [ 462 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 677 ],
            "I0": [ 403 ],
            "I1": [ 474 ],
            "I2": [ 460 ],
            "I3": [ 461 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11101101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 678 ],
            "I0": [ 403 ],
            "I1": [ 474 ],
            "I2": [ 461 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 679 ],
            "I1": [ 680 ],
            "O": [ 676 ],
            "S0": [ 462 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 679 ],
            "I0": [ 403 ],
            "I1": [ 474 ],
            "I2": [ 460 ],
            "I3": [ 461 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110101011111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 680 ],
            "I0": [ 403 ],
            "I1": [ 474 ],
            "I2": [ 460 ],
            "I3": [ 461 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 681 ],
            "I1": [ 682 ],
            "O": [ 674 ],
            "S0": [ 463 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 683 ],
            "I1": [ 684 ],
            "O": [ 681 ],
            "S0": [ 462 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100010111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 683 ],
            "I0": [ 403 ],
            "I1": [ 474 ],
            "I2": [ 460 ],
            "I3": [ 461 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110101001011101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 684 ],
            "I0": [ 403 ],
            "I1": [ 474 ],
            "I2": [ 460 ],
            "I3": [ 461 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 685 ],
            "I1": [ 686 ],
            "O": [ 682 ],
            "S0": [ 462 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111111011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 685 ],
            "I0": [ 403 ],
            "I1": [ 474 ],
            "I2": [ 460 ],
            "I3": [ 461 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111100111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 686 ],
            "I0": [ 403 ],
            "I1": [ 474 ],
            "I2": [ 460 ],
            "I3": [ 461 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT8_O": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:172.14-172.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 687 ],
            "I1": [ 688 ],
            "O": [ 671 ],
            "S0": [ 467 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 689 ],
            "I1": [ 690 ],
            "O": [ 687 ],
            "S0": [ 463 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 691 ],
            "I1": [ 692 ],
            "O": [ 689 ],
            "S0": [ 462 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 693 ],
            "I1": [ 694 ],
            "O": [ 691 ],
            "S0": [ 461 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010001000101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 693 ],
            "I0": [ 458 ],
            "I1": [ 403 ],
            "I2": [ 474 ],
            "I3": [ 460 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010101010000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 694 ],
            "I0": [ 458 ],
            "I1": [ 403 ],
            "I2": [ 474 ],
            "I3": [ 460 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 695 ],
            "I1": [ 696 ],
            "O": [ 692 ],
            "S0": [ 461 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101000101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 695 ],
            "I0": [ 458 ],
            "I1": [ 403 ],
            "I2": [ 474 ],
            "I3": [ 460 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 696 ],
            "I0": [ 458 ],
            "I1": [ 403 ],
            "I2": [ 460 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 697 ],
            "I1": [ 698 ],
            "O": [ 690 ],
            "S0": [ 462 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 699 ],
            "I1": [ 700 ],
            "O": [ 697 ],
            "S0": [ 461 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001000101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 699 ],
            "I0": [ 458 ],
            "I1": [ 403 ],
            "I2": [ 474 ],
            "I3": [ 460 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010100010001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 700 ],
            "I0": [ 458 ],
            "I1": [ 403 ],
            "I2": [ 474 ],
            "I3": [ 460 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 701 ],
            "I1": [ 702 ],
            "O": [ 698 ],
            "S0": [ 461 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000101010100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 701 ],
            "I0": [ 458 ],
            "I1": [ 403 ],
            "I2": [ 474 ],
            "I3": [ 460 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000001000101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 702 ],
            "I0": [ 458 ],
            "I1": [ 403 ],
            "I2": [ 474 ],
            "I3": [ 460 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 703 ],
            "I1": [ 704 ],
            "O": [ 688 ],
            "S0": [ 463 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 705 ],
            "I1": [ 706 ],
            "O": [ 703 ],
            "S0": [ 462 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 707 ],
            "I1": [ 708 ],
            "O": [ 705 ],
            "S0": [ 461 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001000101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 707 ],
            "I0": [ 458 ],
            "I1": [ 403 ],
            "I2": [ 474 ],
            "I3": [ 460 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010100010001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 708 ],
            "I0": [ 458 ],
            "I1": [ 403 ],
            "I2": [ 474 ],
            "I3": [ 460 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 709 ],
            "I1": [ 710 ],
            "O": [ 706 ],
            "S0": [ 461 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000101000100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 709 ],
            "I0": [ 458 ],
            "I1": [ 403 ],
            "I2": [ 474 ],
            "I3": [ 460 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 710 ],
            "I0": [ 458 ],
            "I1": [ 403 ],
            "I2": [ 460 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 711 ],
            "I1": [ 712 ],
            "O": [ 704 ],
            "S0": [ 462 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 713 ],
            "I1": [ 714 ],
            "O": [ 711 ],
            "S0": [ 461 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001000101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 713 ],
            "I0": [ 458 ],
            "I1": [ 403 ],
            "I2": [ 474 ],
            "I3": [ 460 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000100010001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 714 ],
            "I0": [ 458 ],
            "I1": [ 403 ],
            "I2": [ 474 ],
            "I3": [ 460 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 715 ],
            "I1": [ 716 ],
            "O": [ 712 ],
            "S0": [ 461 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010101010000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 715 ],
            "I0": [ 458 ],
            "I1": [ 403 ],
            "I2": [ 474 ],
            "I3": [ 460 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000001000101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 716 ],
            "I0": [ 458 ],
            "I1": [ 403 ],
            "I2": [ 474 ],
            "I3": [ 460 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 717 ],
            "I1": [ 718 ],
            "O": [ 669 ],
            "S0": [ 719 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_1": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 720 ],
            "I1": [ 721 ],
            "O": [ 666 ],
            "S0": [ 722 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 720 ],
            "I0": [ 358 ],
            "I1": [ 508 ],
            "I2": [ 35 ],
            "I3": [ 723 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_1_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 721 ],
            "I0": [ 35 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111001111110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 717 ],
            "I0": [ 379 ],
            "I1": [ 48 ],
            "I2": [ 724 ],
            "I3": [ 656 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001001100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 656 ],
            "I0": [ 56 ],
            "I1": [ 35 ],
            "I2": [ 52 ],
            "I3": [ 48 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1101111011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 725 ],
            "I0": [ 56 ],
            "I1": [ 55 ],
            "I2": [ 52 ],
            "I3": [ 33 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 726 ],
            "I0": [ 56 ],
            "I1": [ 55 ],
            "I2": [ 48 ],
            "I3": [ 656 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I3_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 727 ],
            "I0": [ 56 ],
            "I1": [ 55 ],
            "I2": [ 48 ],
            "I3": [ 656 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_S0": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 727 ],
            "I1": [ 726 ],
            "O": [ 434 ],
            "S0": [ 725 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_S0_O_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 439 ],
            "I0": [ 456 ],
            "I1": [ 728 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_S0_O_LUT2_F_I1_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 729 ],
            "I1": [ 730 ],
            "O": [ 728 ],
            "S0": [ 467 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_S0_O_LUT2_F_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 731 ],
            "I1": [ 732 ],
            "O": [ 729 ],
            "S0": [ 463 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_S0_O_LUT2_F_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 733 ],
            "I1": [ 734 ],
            "O": [ 731 ],
            "S0": [ 462 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_S0_O_LUT2_F_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110111000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 733 ],
            "I0": [ 403 ],
            "I1": [ 474 ],
            "I2": [ 460 ],
            "I3": [ 461 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_S0_O_LUT2_F_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010101100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 734 ],
            "I0": [ 403 ],
            "I1": [ 474 ],
            "I2": [ 460 ],
            "I3": [ 461 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_S0_O_LUT2_F_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 735 ],
            "I1": [ 736 ],
            "O": [ 732 ],
            "S0": [ 462 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_S0_O_LUT2_F_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110101110001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 735 ],
            "I0": [ 403 ],
            "I1": [ 474 ],
            "I2": [ 460 ],
            "I3": [ 461 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_S0_O_LUT2_F_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000011111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 736 ],
            "I0": [ 403 ],
            "I1": [ 474 ],
            "I2": [ 460 ],
            "I3": [ 461 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_S0_O_LUT2_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 737 ],
            "I1": [ 738 ],
            "O": [ 730 ],
            "S0": [ 463 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_S0_O_LUT2_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 739 ],
            "I1": [ 740 ],
            "O": [ 737 ],
            "S0": [ 462 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_S0_O_LUT2_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111101110001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 739 ],
            "I0": [ 403 ],
            "I1": [ 474 ],
            "I2": [ 460 ],
            "I3": [ 461 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_S0_O_LUT2_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000011100101101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 740 ],
            "I0": [ 403 ],
            "I1": [ 474 ],
            "I2": [ 460 ],
            "I3": [ 461 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_S0_O_LUT2_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 741 ],
            "I1": [ 742 ],
            "O": [ 738 ],
            "S0": [ 462 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_S0_O_LUT2_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110101110001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 741 ],
            "I0": [ 403 ],
            "I1": [ 474 ],
            "I2": [ 460 ],
            "I3": [ 461 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_S0_O_LUT2_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001011011110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 742 ],
            "I0": [ 403 ],
            "I1": [ 474 ],
            "I2": [ 460 ],
            "I3": [ 461 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_S0_O_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010001010101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 438 ],
            "I0": [ 358 ],
            "I1": [ 647 ],
            "I2": [ 743 ],
            "I3": [ 744 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_S0_O_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001010111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 437 ],
            "I0": [ 532 ],
            "I1": [ 745 ],
            "I2": [ 631 ],
            "I3": [ 746 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_S0_O_LUT4_F_1_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 747 ],
            "I1": [ 748 ],
            "O": [ 746 ],
            "S0": [ 749 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_S0_O_LUT4_F_1_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100010001000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 747 ],
            "I0": [ 458 ],
            "I1": [ 403 ],
            "I2": [ 503 ],
            "I3": [ 750 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_S0_O_LUT4_F_1_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 748 ],
            "I0": [ 458 ],
            "I1": [ 403 ],
            "I2": [ 503 ],
            "I3": [ 750 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_S0_O_LUT4_F_1_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 751 ],
            "I1": [ 752 ],
            "O": [ 745 ],
            "S0": [ 467 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_S0_O_LUT4_F_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 753 ],
            "I1": [ 754 ],
            "O": [ 751 ],
            "S0": [ 463 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_S0_O_LUT4_F_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000100000100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 753 ],
            "I0": [ 474 ],
            "I1": [ 460 ],
            "I2": [ 461 ],
            "I3": [ 462 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_S0_O_LUT4_F_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 754 ],
            "I0": [ 474 ],
            "I1": [ 460 ],
            "I2": [ 461 ],
            "I3": [ 462 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_S0_O_LUT4_F_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 755 ],
            "I1": [ 756 ],
            "O": [ 752 ],
            "S0": [ 463 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_S0_O_LUT4_F_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000100000101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 755 ],
            "I0": [ 474 ],
            "I1": [ 460 ],
            "I2": [ 461 ],
            "I3": [ 462 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_S0_O_LUT4_F_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000010101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 756 ],
            "I0": [ 474 ],
            "I1": [ 460 ],
            "I2": [ 461 ],
            "I3": [ 462 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_S0_O_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 524 ],
            "I1": [ 757 ],
            "O": [ 431 ],
            "S0": [ 360 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_S0_O_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 757 ],
            "I0": [ 18 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000011110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 718 ],
            "I0": [ 379 ],
            "I1": [ 48 ],
            "I2": [ 724 ],
            "I3": [ 656 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_S0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 724 ],
            "I0": [ 54 ],
            "I1": [ 52 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_S0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010011100110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 719 ],
            "I0": [ 54 ],
            "I1": [ 56 ],
            "I2": [ 52 ],
            "I3": [ 33 ]
          }
        },
        "dc_DFFSE_Q": {
          "hide_name": 0,
          "type": "DFFSE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:86.3-140.6|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:67.8-67.66"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "SET": "input"
          },
          "connections": {
            "CE": [ 30 ],
            "CLK": [ 9 ],
            "D": [ 35 ],
            "Q": [ 758 ],
            "SET": [ 18 ]
          }
        },
        "io_cs_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 321 ],
            "O": [ 5 ]
          }
        },
        "io_dc_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 758 ],
            "O": [ 6 ]
          }
        },
        "io_reset_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 759 ],
            "O": [ 7 ]
          }
        },
        "io_sclk_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 760 ],
            "O": [ 3 ]
          }
        },
        "io_sdin_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 761 ],
            "O": [ 4 ]
          }
        },
        "pixelCounter_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:86.3-140.6|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 35 ],
            "CLK": [ 9 ],
            "D": [ 762 ],
            "Q": [ 358 ]
          }
        },
        "pixelCounter_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:86.3-140.6|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 35 ],
            "CLK": [ 9 ],
            "D": [ 763 ],
            "Q": [ 341 ]
          }
        },
        "pixelCounter_DFFE_Q_1_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:132.25-132.41|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 764 ],
            "COUT": [ 765 ],
            "I0": [ 18 ],
            "I1": [ 341 ],
            "I3": [ 19 ],
            "SUM": [ 763 ]
          }
        },
        "pixelCounter_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:86.3-140.6|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 35 ],
            "CLK": [ 9 ],
            "D": [ 766 ],
            "Q": [ 458 ]
          }
        },
        "pixelCounter_DFFE_Q_2_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:132.25-132.41|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 767 ],
            "COUT": [ 764 ],
            "I0": [ 18 ],
            "I1": [ 458 ],
            "I3": [ 19 ],
            "SUM": [ 766 ]
          }
        },
        "pixelCounter_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:86.3-140.6|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 35 ],
            "CLK": [ 9 ],
            "D": [ 768 ],
            "Q": [ 403 ]
          }
        },
        "pixelCounter_DFFE_Q_3_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:132.25-132.41|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 769 ],
            "COUT": [ 767 ],
            "I0": [ 18 ],
            "I1": [ 403 ],
            "I3": [ 19 ],
            "SUM": [ 768 ]
          }
        },
        "pixelCounter_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:86.3-140.6|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 35 ],
            "CLK": [ 9 ],
            "D": [ 770 ],
            "Q": [ 474 ]
          }
        },
        "pixelCounter_DFFE_Q_4_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:132.25-132.41|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 771 ],
            "COUT": [ 769 ],
            "I0": [ 18 ],
            "I1": [ 474 ],
            "I3": [ 19 ],
            "SUM": [ 770 ]
          }
        },
        "pixelCounter_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:86.3-140.6|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 35 ],
            "CLK": [ 9 ],
            "D": [ 772 ],
            "Q": [ 460 ]
          }
        },
        "pixelCounter_DFFE_Q_5_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:132.25-132.41|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 773 ],
            "COUT": [ 771 ],
            "I0": [ 18 ],
            "I1": [ 460 ],
            "I3": [ 19 ],
            "SUM": [ 772 ]
          }
        },
        "pixelCounter_DFFE_Q_6": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:86.3-140.6|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 35 ],
            "CLK": [ 9 ],
            "D": [ 774 ],
            "Q": [ 461 ]
          }
        },
        "pixelCounter_DFFE_Q_6_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:132.25-132.41|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 775 ],
            "COUT": [ 773 ],
            "I0": [ 18 ],
            "I1": [ 461 ],
            "I3": [ 19 ],
            "SUM": [ 774 ]
          }
        },
        "pixelCounter_DFFE_Q_7": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:86.3-140.6|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 35 ],
            "CLK": [ 9 ],
            "D": [ 776 ],
            "Q": [ 462 ]
          }
        },
        "pixelCounter_DFFE_Q_8": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:86.3-140.6|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 35 ],
            "CLK": [ 9 ],
            "D": [ 777 ],
            "Q": [ 463 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:132.25-132.41|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 778 ],
            "COUT": [ 779 ],
            "I0": [ 18 ],
            "I1": [ 463 ],
            "I3": [ 19 ],
            "SUM": [ 777 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:132.25-132.41|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 18 ],
            "COUT": [ 778 ],
            "I0": [ 19 ],
            "I1": [ 467 ],
            "I3": [ 19 ],
            "SUM": [ 780 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:132.25-132.41|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 779 ],
            "COUT": [ 775 ],
            "I0": [ 18 ],
            "I1": [ 462 ],
            "I3": [ 19 ],
            "SUM": [ 776 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000010000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 781 ],
            "I0": [ 460 ],
            "I1": [ 461 ],
            "I2": [ 462 ],
            "I3": [ 776 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 782 ],
            "I0": [ 403 ],
            "I1": [ 509 ],
            "I2": [ 783 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 509 ],
            "I0": [ 474 ],
            "I1": [ 460 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010101010101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 783 ],
            "I0": [ 461 ],
            "I1": [ 462 ],
            "I2": [ 463 ],
            "I3": [ 467 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 784 ],
            "I0": [ 474 ],
            "I1": [ 460 ],
            "I2": [ 785 ],
            "I3": [ 783 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 786 ],
            "I0": [ 474 ],
            "I1": [ 460 ],
            "I2": [ 750 ],
            "I3": [ 783 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 787 ],
            "I0": [ 458 ],
            "I1": [ 509 ],
            "I2": [ 788 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_F_LUT3_F_I2_LUT3_I2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 789 ],
            "I0": [ 790 ],
            "I1": [ 509 ],
            "I2": [ 788 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_F_LUT3_F_I2_LUT3_I2_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 532 ],
            "I0": [ 458 ],
            "I1": [ 403 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_F_LUT3_F_I2_LUT3_I2_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000010000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 791 ],
            "I0": [ 461 ],
            "I1": [ 462 ],
            "I2": [ 463 ],
            "I3": [ 499 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_F_LUT3_F_I2_LUT3_I2_F_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 792 ],
            "I1": [ 793 ],
            "O": [ 794 ],
            "S0": [ 467 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_F_LUT3_F_I2_LUT3_I2_F_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000100011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 792 ],
            "I0": [ 460 ],
            "I1": [ 461 ],
            "I2": [ 462 ],
            "I3": [ 463 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_F_LUT3_F_I2_LUT3_I2_F_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 793 ],
            "I0": [ 461 ],
            "I1": [ 462 ],
            "I2": [ 463 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_F_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000100010100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 788 ],
            "I0": [ 461 ],
            "I1": [ 462 ],
            "I2": [ 463 ],
            "I3": [ 467 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100010100000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 795 ],
            "I0": [ 458 ],
            "I1": [ 474 ],
            "I2": [ 796 ],
            "I3": [ 459 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_F_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010001010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 797 ],
            "I0": [ 358 ],
            "I1": [ 461 ],
            "I2": [ 507 ],
            "I3": [ 487 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_F_LUT4_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 796 ],
            "I0": [ 460 ],
            "I1": [ 461 ],
            "I2": [ 462 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_F_LUT4_F_I2_LUT4_I2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110000001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 357 ],
            "I0": [ 474 ],
            "I1": [ 496 ],
            "I2": [ 796 ],
            "I3": [ 798 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_F_LUT4_F_I2_LUT4_I2_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 360 ],
            "I0": [ 460 ],
            "I1": [ 461 ],
            "I2": [ 507 ],
            "I3": [ 799 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_F_LUT4_F_I2_LUT4_I2_F_LUT4_F_I3_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 799 ],
            "I0": [ 458 ],
            "I1": [ 474 ],
            "I2": [ 508 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_F_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 800 ],
            "I1": [ 801 ],
            "O": [ 359 ],
            "S0": [ 48 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_F_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_O_1": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 802 ],
            "I1": [ 803 ],
            "O": [ 354 ],
            "S0": [ 804 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_F_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_O_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 802 ],
            "I0": [ 458 ],
            "I1": [ 460 ],
            "I2": [ 785 ],
            "I3": [ 516 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_F_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_O_1_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 803 ],
            "I0": [ 458 ],
            "I1": [ 460 ],
            "I2": [ 785 ],
            "I3": [ 516 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_F_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_O_1_S0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 804 ],
            "I0": [ 460 ],
            "I1": [ 461 ],
            "I2": [ 504 ],
            "I3": [ 501 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_F_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100111101011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 800 ],
            "I0": [ 56 ],
            "I1": [ 55 ],
            "I2": [ 52 ],
            "I3": [ 33 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_F_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 801 ],
            "I0": [ 56 ],
            "I1": [ 55 ],
            "I2": [ 52 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_F_LUT4_F_I2_LUT4_I2_F_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 805 ],
            "I1": [ 806 ],
            "O": [ 351 ],
            "S0": [ 807 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_F_LUT4_F_I2_LUT4_I2_F_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 808 ],
            "I1": [ 809 ],
            "O": [ 805 ],
            "S0": [ 810 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_F_LUT4_F_I2_LUT4_I2_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 808 ],
            "I0": [ 18 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_F_LUT4_F_I2_LUT4_I2_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 809 ],
            "I0": [ 18 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_F_LUT4_F_I2_LUT4_I2_F_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 811 ],
            "I1": [ 812 ],
            "O": [ 806 ],
            "S0": [ 810 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_F_LUT4_F_I2_LUT4_I2_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111111101110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 811 ],
            "I0": [ 341 ],
            "I1": [ 813 ],
            "I2": [ 814 ],
            "I3": [ 815 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_F_LUT4_F_I2_LUT4_I2_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 812 ],
            "I0": [ 18 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_F_LUT4_F_I2_LUT4_I2_I3_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 798 ],
            "I0": [ 461 ],
            "I1": [ 509 ],
            "I2": [ 750 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_F_LUT4_I2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000100000001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 816 ],
            "I0": [ 508 ],
            "I1": [ 35 ],
            "I2": [ 787 ],
            "I3": [ 786 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_F_MUX2_LUT5_S0": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 816 ],
            "I1": [ 817 ],
            "O": [ 818 ],
            "S0": [ 795 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_F_MUX2_LUT5_S0_1": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 819 ],
            "I1": [ 820 ],
            "O": [ 821 ],
            "S0": [ 795 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_F_MUX2_LUT5_S0_1_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 819 ],
            "I0": [ 35 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_F_MUX2_LUT5_S0_1_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 820 ],
            "I0": [ 35 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_F_MUX2_LUT5_S0_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 817 ],
            "I0": [ 18 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_F_MUX2_LUT6_S0": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 821 ],
            "I1": [ 818 ],
            "O": [ 661 ],
            "S0": [ 797 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 750 ],
            "I0": [ 462 ],
            "I1": [ 463 ],
            "I2": [ 467 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_I2_LUT3_I2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 822 ],
            "I0": [ 461 ],
            "I1": [ 456 ],
            "I2": [ 750 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_I2_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 823 ],
            "I1": [ 824 ],
            "O": [ 749 ],
            "S0": [ 467 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_I2_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 825 ],
            "I1": [ 826 ],
            "O": [ 823 ],
            "S0": [ 463 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_I2_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1101011011111001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 825 ],
            "I0": [ 474 ],
            "I1": [ 460 ],
            "I2": [ 461 ],
            "I3": [ 462 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_I2_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111011110001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 826 ],
            "I0": [ 474 ],
            "I1": [ 460 ],
            "I2": [ 461 ],
            "I3": [ 462 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_I2_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 827 ],
            "I1": [ 828 ],
            "O": [ 824 ],
            "S0": [ 463 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_I2_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111011011110001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 827 ],
            "I0": [ 474 ],
            "I1": [ 460 ],
            "I2": [ 461 ],
            "I3": [ 462 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_I2_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010111011110001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 828 ],
            "I0": [ 474 ],
            "I1": [ 460 ],
            "I2": [ 461 ],
            "I3": [ 462 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000011000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 829 ],
            "I0": [ 461 ],
            "I1": [ 509 ],
            "I2": [ 504 ],
            "I3": [ 750 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_LUT4_I2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110000001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 830 ],
            "I0": [ 474 ],
            "I1": [ 502 ],
            "I2": [ 831 ],
            "I3": [ 784 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 832 ],
            "I1": [ 833 ],
            "O": [ 831 ],
            "S0": [ 467 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110010011110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 832 ],
            "I0": [ 460 ],
            "I1": [ 461 ],
            "I2": [ 462 ],
            "I3": [ 463 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110010111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 833 ],
            "I0": [ 460 ],
            "I1": [ 461 ],
            "I2": [ 462 ],
            "I3": [ 463 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 830 ],
            "I1": [ 834 ],
            "O": [ 402 ],
            "S0": [ 829 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 834 ],
            "I0": [ 502 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 396 ],
            "I0": [ 35 ],
            "I1": [ 48 ],
            "I2": [ 835 ],
            "I3": [ 836 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_LUT4_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001111111001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 835 ],
            "I0": [ 54 ],
            "I1": [ 56 ],
            "I2": [ 52 ],
            "I3": [ 33 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_LUT4_F_I2_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001110100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 836 ],
            "I0": [ 56 ],
            "I1": [ 55 ],
            "I2": [ 52 ],
            "I3": [ 48 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 837 ],
            "I1": [ 838 ],
            "O": [ 399 ],
            "S0": [ 498 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 839 ],
            "I1": [ 840 ],
            "O": [ 393 ],
            "S0": [ 841 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 839 ],
            "I0": [ 842 ],
            "I1": [ 341 ],
            "I2": [ 403 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111111001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 840 ],
            "I0": [ 842 ],
            "I1": [ 341 ],
            "I2": [ 458 ],
            "I3": [ 403 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 843 ],
            "I1": [ 844 ],
            "O": [ 841 ],
            "S0": [ 845 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 843 ],
            "I0": [ 458 ],
            "I1": [ 403 ],
            "I2": [ 462 ],
            "I3": [ 503 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110111011101110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 844 ],
            "I0": [ 458 ],
            "I1": [ 403 ],
            "I2": [ 462 ],
            "I3": [ 503 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111000011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 380 ],
            "I0": [ 845 ],
            "I1": [ 474 ],
            "I2": [ 496 ],
            "I3": [ 459 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100010010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 376 ],
            "I0": [ 458 ],
            "I1": [ 846 ],
            "I2": [ 847 ],
            "I3": [ 500 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 846 ],
            "I0": [ 341 ],
            "I1": [ 403 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:172.14-172.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 848 ],
            "I1": [ 849 ],
            "O": [ 722 ],
            "S0": [ 846 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_I0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 850 ],
            "I1": [ 851 ],
            "O": [ 848 ],
            "S0": [ 467 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 852 ],
            "I1": [ 853 ],
            "O": [ 850 ],
            "S0": [ 463 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 854 ],
            "I1": [ 855 ],
            "O": [ 852 ],
            "S0": [ 462 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 854 ],
            "I0": [ 18 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 855 ],
            "I0": [ 18 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 856 ],
            "I1": [ 857 ],
            "O": [ 853 ],
            "S0": [ 462 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 856 ],
            "I0": [ 18 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 857 ],
            "I0": [ 18 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 858 ],
            "I1": [ 859 ],
            "O": [ 851 ],
            "S0": [ 463 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 860 ],
            "I1": [ 861 ],
            "O": [ 858 ],
            "S0": [ 462 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 860 ],
            "I0": [ 18 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 861 ],
            "I0": [ 18 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 862 ],
            "I1": [ 863 ],
            "O": [ 859 ],
            "S0": [ 462 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 862 ],
            "I0": [ 18 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 863 ],
            "I0": [ 18 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_I1_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 864 ],
            "I1": [ 865 ],
            "O": [ 849 ],
            "S0": [ 467 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 866 ],
            "I1": [ 867 ],
            "O": [ 864 ],
            "S0": [ 463 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 868 ],
            "I1": [ 869 ],
            "O": [ 866 ],
            "S0": [ 462 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000100010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 868 ],
            "I0": [ 458 ],
            "I1": [ 474 ],
            "I2": [ 460 ],
            "I3": [ 461 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000100000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 869 ],
            "I0": [ 458 ],
            "I1": [ 474 ],
            "I2": [ 460 ],
            "I3": [ 461 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 870 ],
            "I1": [ 871 ],
            "O": [ 867 ],
            "S0": [ 462 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000100010001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 870 ],
            "I0": [ 458 ],
            "I1": [ 474 ],
            "I2": [ 460 ],
            "I3": [ 461 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000100000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 871 ],
            "I0": [ 458 ],
            "I1": [ 474 ],
            "I2": [ 460 ],
            "I3": [ 461 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 872 ],
            "I1": [ 873 ],
            "O": [ 865 ],
            "S0": [ 463 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 874 ],
            "I1": [ 875 ],
            "O": [ 872 ],
            "S0": [ 462 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000100010001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 874 ],
            "I0": [ 458 ],
            "I1": [ 474 ],
            "I2": [ 460 ],
            "I3": [ 461 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000100000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 875 ],
            "I0": [ 458 ],
            "I1": [ 474 ],
            "I2": [ 460 ],
            "I3": [ 461 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 876 ],
            "I1": [ 877 ],
            "O": [ 873 ],
            "S0": [ 462 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000100000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 876 ],
            "I0": [ 458 ],
            "I1": [ 474 ],
            "I2": [ 460 ],
            "I3": [ 461 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010100000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 877 ],
            "I0": [ 458 ],
            "I1": [ 474 ],
            "I2": [ 460 ],
            "I3": [ 461 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_O_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 508 ],
            "I0": [ 341 ],
            "I1": [ 403 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_O_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 35 ],
            "I0": [ 40 ],
            "I1": [ 41 ],
            "I2": [ 42 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_O_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 878 ],
            "I1": [ 879 ],
            "O": [ 723 ],
            "S0": [ 467 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 880 ],
            "I1": [ 881 ],
            "O": [ 878 ],
            "S0": [ 463 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 882 ],
            "I1": [ 883 ],
            "O": [ 880 ],
            "S0": [ 462 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 882 ],
            "I0": [ 458 ],
            "I1": [ 474 ],
            "I2": [ 460 ],
            "I3": [ 461 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111111101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 883 ],
            "I0": [ 458 ],
            "I1": [ 474 ],
            "I2": [ 460 ],
            "I3": [ 461 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 884 ],
            "I1": [ 885 ],
            "O": [ 881 ],
            "S0": [ 462 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111111101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 884 ],
            "I0": [ 458 ],
            "I1": [ 474 ],
            "I2": [ 460 ],
            "I3": [ 461 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111110101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 885 ],
            "I0": [ 458 ],
            "I1": [ 474 ],
            "I2": [ 460 ],
            "I3": [ 461 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 886 ],
            "I1": [ 887 ],
            "O": [ 879 ],
            "S0": [ 463 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 888 ],
            "I1": [ 889 ],
            "O": [ 886 ],
            "S0": [ 462 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 888 ],
            "I0": [ 458 ],
            "I1": [ 474 ],
            "I2": [ 460 ],
            "I3": [ 461 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110110101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 889 ],
            "I0": [ 458 ],
            "I1": [ 474 ],
            "I2": [ 460 ],
            "I3": [ 461 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 890 ],
            "I1": [ 891 ],
            "O": [ 887 ],
            "S0": [ 462 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111111101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 890 ],
            "I0": [ 458 ],
            "I1": [ 474 ],
            "I2": [ 460 ],
            "I3": [ 461 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111110101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 891 ],
            "I0": [ 458 ],
            "I1": [ 474 ],
            "I2": [ 460 ],
            "I3": [ 461 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 847 ],
            "I0": [ 461 ],
            "I1": [ 462 ],
            "I2": [ 463 ],
            "I3": [ 499 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 892 ],
            "I1": [ 893 ],
            "O": [ 373 ],
            "S0": [ 894 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 892 ],
            "I0": [ 341 ],
            "I1": [ 842 ],
            "I2": [ 895 ],
            "I3": [ 896 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_MUX2_LUT5_O_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 893 ],
            "I0": [ 895 ],
            "I1": [ 896 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 897 ],
            "I1": [ 898 ],
            "O": [ 379 ],
            "S0": [ 48 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 899 ],
            "I1": [ 900 ],
            "O": [ 897 ],
            "S0": [ 33 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010001000010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 899 ],
            "I0": [ 56 ],
            "I1": [ 35 ],
            "I2": [ 55 ],
            "I3": [ 52 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000100100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 900 ],
            "I0": [ 56 ],
            "I1": [ 35 ],
            "I2": [ 55 ],
            "I3": [ 52 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 901 ],
            "I1": [ 902 ],
            "O": [ 898 ],
            "S0": [ 33 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 901 ],
            "I0": [ 56 ],
            "I1": [ 35 ],
            "I2": [ 55 ],
            "I3": [ 52 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010000100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 902 ],
            "I0": [ 56 ],
            "I1": [ 35 ],
            "I2": [ 55 ],
            "I3": [ 52 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 903 ],
            "I1": [ 904 ],
            "O": [ 845 ],
            "S0": [ 467 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 905 ],
            "I1": [ 906 ],
            "O": [ 903 ],
            "S0": [ 463 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110000000001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 905 ],
            "I0": [ 474 ],
            "I1": [ 460 ],
            "I2": [ 461 ],
            "I3": [ 462 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000001101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 906 ],
            "I0": [ 474 ],
            "I1": [ 460 ],
            "I2": [ 461 ],
            "I3": [ 462 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 907 ],
            "I1": [ 908 ],
            "O": [ 904 ],
            "S0": [ 463 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000001101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 907 ],
            "I0": [ 474 ],
            "I1": [ 460 ],
            "I2": [ 461 ],
            "I3": [ 462 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000011101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 908 ],
            "I0": [ 474 ],
            "I1": [ 460 ],
            "I2": [ 461 ],
            "I3": [ 462 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 837 ],
            "I0": [ 499 ],
            "I1": [ 501 ],
            "I2": [ 822 ],
            "I3": [ 505 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 838 ],
            "I0": [ 499 ],
            "I1": [ 501 ],
            "I2": [ 822 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT8_O": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:172.14-172.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 909 ],
            "I1": [ 910 ],
            "O": [ 404 ],
            "S0": [ 456 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 911 ],
            "I1": [ 912 ],
            "O": [ 909 ],
            "S0": [ 467 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 913 ],
            "I1": [ 914 ],
            "O": [ 911 ],
            "S0": [ 463 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 915 ],
            "I1": [ 916 ],
            "O": [ 913 ],
            "S0": [ 462 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 915 ],
            "I0": [ 18 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 916 ],
            "I0": [ 18 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 917 ],
            "I1": [ 918 ],
            "O": [ 914 ],
            "S0": [ 462 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 917 ],
            "I0": [ 18 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 918 ],
            "I0": [ 18 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 919 ],
            "I1": [ 920 ],
            "O": [ 912 ],
            "S0": [ 463 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 921 ],
            "I1": [ 922 ],
            "O": [ 919 ],
            "S0": [ 462 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 921 ],
            "I0": [ 18 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 922 ],
            "I0": [ 18 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 923 ],
            "I1": [ 924 ],
            "O": [ 920 ],
            "S0": [ 462 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 923 ],
            "I0": [ 18 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 924 ],
            "I0": [ 18 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 925 ],
            "I1": [ 926 ],
            "O": [ 910 ],
            "S0": [ 467 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 927 ],
            "I1": [ 928 ],
            "O": [ 925 ],
            "S0": [ 463 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 929 ],
            "I1": [ 930 ],
            "O": [ 927 ],
            "S0": [ 462 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110100101010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 929 ],
            "I0": [ 403 ],
            "I1": [ 474 ],
            "I2": [ 460 ],
            "I3": [ 461 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010001110101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 930 ],
            "I0": [ 403 ],
            "I1": [ 474 ],
            "I2": [ 460 ],
            "I3": [ 461 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 931 ],
            "I1": [ 932 ],
            "O": [ 928 ],
            "S0": [ 462 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110101110001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 931 ],
            "I0": [ 403 ],
            "I1": [ 474 ],
            "I2": [ 460 ],
            "I3": [ 461 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000011110100101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 932 ],
            "I0": [ 403 ],
            "I1": [ 474 ],
            "I2": [ 460 ],
            "I3": [ 461 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 933 ],
            "I1": [ 934 ],
            "O": [ 926 ],
            "S0": [ 463 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 935 ],
            "I1": [ 936 ],
            "O": [ 933 ],
            "S0": [ 462 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110101110000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 935 ],
            "I0": [ 403 ],
            "I1": [ 474 ],
            "I2": [ 460 ],
            "I3": [ 461 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000011110100101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 936 ],
            "I0": [ 403 ],
            "I1": [ 474 ],
            "I2": [ 460 ],
            "I3": [ 461 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 937 ],
            "I1": [ 938 ],
            "O": [ 934 ],
            "S0": [ 462 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110101110001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 937 ],
            "I0": [ 403 ],
            "I1": [ 474 ],
            "I2": [ 460 ],
            "I3": [ 461 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000011111100101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 938 ],
            "I0": [ 403 ],
            "I1": [ 474 ],
            "I2": [ 460 ],
            "I3": [ 461 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 785 ],
            "I0": [ 461 ],
            "I1": [ 462 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000110110000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 939 ],
            "I0": [ 461 ],
            "I1": [ 462 ],
            "I2": [ 463 ],
            "I3": [ 467 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_I2_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 940 ],
            "I1": [ 941 ],
            "O": [ 942 ],
            "S0": [ 467 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_I2_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 943 ],
            "I1": [ 944 ],
            "O": [ 940 ],
            "S0": [ 463 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_I2_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 945 ],
            "I1": [ 946 ],
            "O": [ 943 ],
            "S0": [ 462 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_I2_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001010101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 945 ],
            "I0": [ 403 ],
            "I1": [ 474 ],
            "I2": [ 460 ],
            "I3": [ 461 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_I2_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 946 ],
            "I0": [ 403 ],
            "I1": [ 474 ],
            "I2": [ 460 ],
            "I3": [ 461 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_I2_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 947 ],
            "I1": [ 948 ],
            "O": [ 944 ],
            "S0": [ 462 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_I2_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 947 ],
            "I0": [ 403 ],
            "I1": [ 474 ],
            "I2": [ 460 ],
            "I3": [ 461 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_I2_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010100000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 948 ],
            "I0": [ 403 ],
            "I1": [ 474 ],
            "I2": [ 460 ],
            "I3": [ 461 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_I2_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 949 ],
            "I1": [ 950 ],
            "O": [ 941 ],
            "S0": [ 463 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_I2_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 951 ],
            "I1": [ 952 ],
            "O": [ 949 ],
            "S0": [ 462 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_I2_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 951 ],
            "I0": [ 403 ],
            "I1": [ 474 ],
            "I2": [ 460 ],
            "I3": [ 461 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_I2_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000100000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 952 ],
            "I0": [ 403 ],
            "I1": [ 474 ],
            "I2": [ 460 ],
            "I3": [ 461 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_I2_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 953 ],
            "I1": [ 954 ],
            "O": [ 950 ],
            "S0": [ 462 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_I2_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 953 ],
            "I0": [ 403 ],
            "I1": [ 474 ],
            "I2": [ 460 ],
            "I3": [ 461 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_I2_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010100000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 954 ],
            "I0": [ 403 ],
            "I1": [ 474 ],
            "I2": [ 460 ],
            "I3": [ 461 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT4_I1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101000001110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 334 ],
            "I0": [ 474 ],
            "I1": [ 955 ],
            "I2": [ 782 ],
            "I3": [ 781 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT4_I1_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 344 ],
            "I0": [ 458 ],
            "I1": [ 956 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT4_I1_F_LUT2_F_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 957 ],
            "I1": [ 958 ],
            "O": [ 956 ],
            "S0": [ 939 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT4_I1_F_LUT2_F_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 959 ],
            "I1": [ 960 ],
            "O": [ 957 ],
            "S0": [ 785 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT4_I1_F_LUT2_F_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 959 ],
            "I0": [ 942 ],
            "I1": [ 403 ],
            "I2": [ 474 ],
            "I3": [ 460 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT4_I1_F_LUT2_F_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 960 ],
            "I0": [ 403 ],
            "I1": [ 474 ],
            "I2": [ 460 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT4_I1_F_LUT2_F_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 961 ],
            "I1": [ 962 ],
            "O": [ 958 ],
            "S0": [ 785 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT4_I1_F_LUT2_F_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100010000000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 961 ],
            "I0": [ 942 ],
            "I1": [ 403 ],
            "I2": [ 474 ],
            "I3": [ 460 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT4_I1_F_LUT2_F_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 962 ],
            "I0": [ 474 ],
            "I1": [ 460 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT4_I1_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 331 ],
            "I0": [ 35 ],
            "I1": [ 43 ],
            "I2": [ 60 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT4_I1_F_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 963 ],
            "I1": [ 964 ],
            "O": [ 342 ],
            "S0": [ 500 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT4_I1_F_MUX2_LUT5_O_1": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 965 ],
            "I1": [ 966 ],
            "O": [ 343 ],
            "S0": [ 789 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT4_I1_F_MUX2_LUT5_O_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001110111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 965 ],
            "I0": [ 474 ],
            "I1": [ 532 ],
            "I2": [ 794 ],
            "I3": [ 791 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT4_I1_F_MUX2_LUT5_O_1_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 966 ],
            "I0": [ 18 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT4_I1_F_MUX2_LUT5_O_2": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 967 ],
            "I1": [ 968 ],
            "O": [ 328 ],
            "S0": [ 514 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT4_I1_F_MUX2_LUT5_O_2_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 967 ],
            "I0": [ 358 ],
            "I1": [ 496 ],
            "I2": [ 35 ],
            "I3": [ 510 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT4_I1_F_MUX2_LUT5_O_2_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 968 ],
            "I0": [ 35 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT4_I1_F_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010101010101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 963 ],
            "I0": [ 358 ],
            "I1": [ 502 ],
            "I2": [ 504 ],
            "I3": [ 503 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT4_I1_F_MUX2_LUT5_O_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 964 ],
            "I0": [ 358 ],
            "I1": [ 502 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 969 ],
            "I1": [ 970 ],
            "O": [ 955 ],
            "S0": [ 467 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010001010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 969 ],
            "I0": [ 460 ],
            "I1": [ 461 ],
            "I2": [ 462 ],
            "I3": [ 463 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000101010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 970 ],
            "I0": [ 460 ],
            "I1": [ 461 ],
            "I2": [ 462 ],
            "I3": [ 463 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 971 ],
            "I1": [ 972 ],
            "O": [ 973 ],
            "S0": [ 776 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_1": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 974 ],
            "I1": [ 975 ],
            "O": [ 976 ],
            "S0": [ 776 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_1_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 974 ],
            "I0": [ 532 ],
            "I1": [ 743 ],
            "I2": [ 744 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_1_I0_LUT3_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 743 ],
            "I0": [ 462 ],
            "I1": [ 463 ],
            "I2": [ 467 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_1_I0_LUT3_F_I1_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 744 ],
            "I0": [ 474 ],
            "I1": [ 460 ],
            "I2": [ 461 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_1_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010101000100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 975 ],
            "I0": [ 532 ],
            "I1": [ 743 ],
            "I2": [ 744 ],
            "I3": [ 503 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 977 ],
            "I1": [ 978 ],
            "O": [ 979 ],
            "S0": [ 776 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 977 ],
            "I0": [ 341 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010101010101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 978 ],
            "I0": [ 341 ],
            "I1": [ 458 ],
            "I2": [ 403 ],
            "I3": [ 503 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 790 ],
            "I0": [ 458 ],
            "I1": [ 403 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 980 ],
            "I1": [ 981 ],
            "O": [ 982 ],
            "S0": [ 467 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 983 ],
            "I1": [ 984 ],
            "O": [ 980 ],
            "S0": [ 463 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1101101111100101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 983 ],
            "I0": [ 474 ],
            "I1": [ 460 ],
            "I2": [ 461 ],
            "I3": [ 462 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1101111111111001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 984 ],
            "I0": [ 474 ],
            "I1": [ 460 ],
            "I2": [ 461 ],
            "I3": [ 462 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 985 ],
            "I1": [ 986 ],
            "O": [ 981 ],
            "S0": [ 463 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 985 ],
            "I0": [ 474 ],
            "I1": [ 461 ],
            "I2": [ 462 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1101111111111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 986 ],
            "I0": [ 474 ],
            "I1": [ 460 ],
            "I2": [ 461 ],
            "I3": [ 462 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT8_O": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:172.14-172.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 987 ],
            "I1": [ 988 ],
            "O": [ 989 ],
            "S0": [ 467 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT8_O_I0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 990 ],
            "I1": [ 991 ],
            "O": [ 987 ],
            "S0": [ 463 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 992 ],
            "I1": [ 993 ],
            "O": [ 990 ],
            "S0": [ 462 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 994 ],
            "I1": [ 995 ],
            "O": [ 992 ],
            "S0": [ 461 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 994 ],
            "I0": [ 458 ],
            "I1": [ 403 ],
            "I2": [ 474 ],
            "I3": [ 460 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 995 ],
            "I0": [ 458 ],
            "I1": [ 403 ],
            "I2": [ 474 ],
            "I3": [ 460 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 996 ],
            "I1": [ 997 ],
            "O": [ 993 ],
            "S0": [ 461 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 996 ],
            "I0": [ 18 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 997 ],
            "I0": [ 18 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 998 ],
            "I1": [ 999 ],
            "O": [ 991 ],
            "S0": [ 462 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1000 ],
            "I1": [ 1001 ],
            "O": [ 998 ],
            "S0": [ 461 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1000 ],
            "I0": [ 18 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1001 ],
            "I0": [ 458 ],
            "I1": [ 403 ],
            "I2": [ 474 ],
            "I3": [ 460 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1002 ],
            "I1": [ 1003 ],
            "O": [ 999 ],
            "S0": [ 461 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1002 ],
            "I0": [ 18 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1003 ],
            "I0": [ 458 ],
            "I1": [ 403 ],
            "I2": [ 474 ],
            "I3": [ 460 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT8_O_I1_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1004 ],
            "I1": [ 1005 ],
            "O": [ 988 ],
            "S0": [ 463 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1006 ],
            "I1": [ 1007 ],
            "O": [ 1004 ],
            "S0": [ 462 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1008 ],
            "I1": [ 1009 ],
            "O": [ 1006 ],
            "S0": [ 461 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1008 ],
            "I0": [ 18 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1009 ],
            "I0": [ 458 ],
            "I1": [ 403 ],
            "I2": [ 474 ],
            "I3": [ 460 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1010 ],
            "I1": [ 1011 ],
            "O": [ 1007 ],
            "S0": [ 461 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1010 ],
            "I0": [ 18 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1011 ],
            "I0": [ 458 ],
            "I1": [ 403 ],
            "I2": [ 474 ],
            "I3": [ 460 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1012 ],
            "I1": [ 1013 ],
            "O": [ 1005 ],
            "S0": [ 462 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1014 ],
            "I1": [ 1015 ],
            "O": [ 1012 ],
            "S0": [ 461 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1014 ],
            "I0": [ 18 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1015 ],
            "I0": [ 458 ],
            "I1": [ 403 ],
            "I2": [ 474 ],
            "I3": [ 460 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1016 ],
            "I1": [ 1017 ],
            "O": [ 1013 ],
            "S0": [ 461 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1016 ],
            "I0": [ 458 ],
            "I1": [ 403 ],
            "I2": [ 474 ],
            "I3": [ 460 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1017 ],
            "I0": [ 458 ],
            "I1": [ 403 ],
            "I2": [ 474 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 971 ],
            "I0": [ 532 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 972 ],
            "I0": [ 532 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 976 ],
            "I1": [ 973 ],
            "O": [ 810 ],
            "S0": [ 791 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 815 ],
            "I0": [ 458 ],
            "I1": [ 1018 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_LUT2_F_I1_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1019 ],
            "I1": [ 1020 ],
            "O": [ 1018 ],
            "S0": [ 467 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_LUT2_F_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1021 ],
            "I1": [ 1022 ],
            "O": [ 1019 ],
            "S0": [ 463 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_LUT2_F_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1023 ],
            "I1": [ 1024 ],
            "O": [ 1021 ],
            "S0": [ 462 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_LUT2_F_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010100000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1023 ],
            "I0": [ 403 ],
            "I1": [ 474 ],
            "I2": [ 460 ],
            "I3": [ 461 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_LUT2_F_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010101010100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1024 ],
            "I0": [ 403 ],
            "I1": [ 474 ],
            "I2": [ 460 ],
            "I3": [ 461 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_LUT2_F_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1025 ],
            "I1": [ 1026 ],
            "O": [ 1022 ],
            "S0": [ 462 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_LUT2_F_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1025 ],
            "I0": [ 403 ],
            "I1": [ 460 ],
            "I2": [ 461 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_LUT2_F_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000001010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1026 ],
            "I0": [ 403 ],
            "I1": [ 474 ],
            "I2": [ 460 ],
            "I3": [ 461 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_LUT2_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1027 ],
            "I1": [ 1028 ],
            "O": [ 1020 ],
            "S0": [ 463 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_LUT2_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1029 ],
            "I1": [ 1030 ],
            "O": [ 1027 ],
            "S0": [ 462 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_LUT2_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010101000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1029 ],
            "I0": [ 403 ],
            "I1": [ 474 ],
            "I2": [ 460 ],
            "I3": [ 461 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_LUT2_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010001010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1030 ],
            "I0": [ 403 ],
            "I1": [ 474 ],
            "I2": [ 460 ],
            "I3": [ 461 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_LUT2_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1031 ],
            "I1": [ 1032 ],
            "O": [ 1028 ],
            "S0": [ 462 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_LUT2_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010101010001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1031 ],
            "I0": [ 403 ],
            "I1": [ 474 ],
            "I2": [ 460 ],
            "I3": [ 461 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_LUT2_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000001010101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1032 ],
            "I0": [ 403 ],
            "I1": [ 474 ],
            "I2": [ 460 ],
            "I3": [ 461 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000010000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 813 ],
            "I0": [ 458 ],
            "I1": [ 403 ],
            "I2": [ 474 ],
            "I3": [ 1033 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_LUT4_F_I3_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1034 ],
            "I1": [ 1035 ],
            "O": [ 1033 ],
            "S0": [ 467 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001000100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1034 ],
            "I0": [ 460 ],
            "I1": [ 461 ],
            "I2": [ 462 ],
            "I3": [ 463 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_LUT4_F_I3_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1035 ],
            "I0": [ 460 ],
            "I1": [ 461 ],
            "I2": [ 462 ],
            "I3": [ 463 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1036 ],
            "I1": [ 1037 ],
            "O": [ 807 ],
            "S0": [ 979 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1036 ],
            "I0": [ 358 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010101000001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1037 ],
            "I0": [ 358 ],
            "I1": [ 790 ],
            "I2": [ 982 ],
            "I3": [ 989 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1038 ],
            "I1": [ 1039 ],
            "O": [ 814 ],
            "S0": [ 467 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1040 ],
            "I1": [ 1041 ],
            "O": [ 1038 ],
            "S0": [ 463 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1042 ],
            "I1": [ 1043 ],
            "O": [ 1040 ],
            "S0": [ 462 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000101010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1042 ],
            "I0": [ 403 ],
            "I1": [ 474 ],
            "I2": [ 460 ],
            "I3": [ 461 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000010100010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1043 ],
            "I0": [ 403 ],
            "I1": [ 474 ],
            "I2": [ 460 ],
            "I3": [ 461 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1044 ],
            "I1": [ 1045 ],
            "O": [ 1041 ],
            "S0": [ 462 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000100010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1044 ],
            "I0": [ 403 ],
            "I1": [ 474 ],
            "I2": [ 460 ],
            "I3": [ 461 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1045 ],
            "I0": [ 403 ],
            "I1": [ 460 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1046 ],
            "I1": [ 1047 ],
            "O": [ 1039 ],
            "S0": [ 463 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1048 ],
            "I1": [ 1049 ],
            "O": [ 1046 ],
            "S0": [ 462 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000101010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1048 ],
            "I0": [ 403 ],
            "I1": [ 474 ],
            "I2": [ 460 ],
            "I3": [ 461 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1049 ],
            "I0": [ 403 ],
            "I1": [ 460 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1050 ],
            "I1": [ 1051 ],
            "O": [ 1047 ],
            "S0": [ 462 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1050 ],
            "I0": [ 403 ],
            "I1": [ 474 ],
            "I2": [ 460 ],
            "I3": [ 461 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000010101000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1051 ],
            "I0": [ 403 ],
            "I1": [ 474 ],
            "I2": [ 460 ],
            "I3": [ 461 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1052 ],
            "I1": [ 1053 ],
            "O": [ 1054 ],
            "S0": [ 776 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1055 ],
            "I1": [ 1056 ],
            "O": [ 1057 ],
            "S0": [ 776 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1058 ],
            "I1": [ 1059 ],
            "O": [ 1055 ],
            "S0": [ 522 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1058 ],
            "I0": [ 18 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1059 ],
            "I0": [ 18 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1060 ],
            "I1": [ 1061 ],
            "O": [ 1056 ],
            "S0": [ 522 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1060 ],
            "I0": [ 18 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1061 ],
            "I0": [ 18 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1062 ],
            "I1": [ 1063 ],
            "O": [ 1064 ],
            "S0": [ 776 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1065 ],
            "I1": [ 1066 ],
            "O": [ 1062 ],
            "S0": [ 522 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1065 ],
            "I0": [ 18 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011110011000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1066 ],
            "I0": [ 463 ],
            "I1": [ 460 ],
            "I2": [ 461 ],
            "I3": [ 462 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1067 ],
            "I1": [ 1068 ],
            "O": [ 1063 ],
            "S0": [ 522 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1067 ],
            "I0": [ 18 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001111000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1068 ],
            "I0": [ 463 ],
            "I1": [ 460 ],
            "I2": [ 461 ],
            "I3": [ 462 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1069 ],
            "I1": [ 1070 ],
            "O": [ 1071 ],
            "S0": [ 776 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1072 ],
            "I1": [ 1073 ],
            "O": [ 1069 ],
            "S0": [ 522 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1072 ],
            "I0": [ 18 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1073 ],
            "I0": [ 18 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1074 ],
            "I1": [ 1075 ],
            "O": [ 1070 ],
            "S0": [ 522 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1074 ],
            "I0": [ 18 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1075 ],
            "I0": [ 18 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_O_MUX2_LUT7_I0": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1071 ],
            "I1": [ 1064 ],
            "O": [ 1076 ],
            "S0": [ 521 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1077 ],
            "I1": [ 1078 ],
            "O": [ 1052 ],
            "S0": [ 522 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1077 ],
            "I0": [ 18 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1078 ],
            "I0": [ 18 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1079 ],
            "I1": [ 1080 ],
            "O": [ 1053 ],
            "S0": [ 522 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1079 ],
            "I0": [ 18 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1080 ],
            "I0": [ 18 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1057 ],
            "I1": [ 1054 ],
            "O": [ 1081 ],
            "S0": [ 521 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:172.14-172.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1076 ],
            "I1": [ 1081 ],
            "O": [ 894 ],
            "S0": [ 942 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 896 ],
            "I0": [ 358 ],
            "I1": [ 341 ],
            "I2": [ 1082 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_LUT3_F_I2_MUX2_LUT8_O": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:172.14-172.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1083 ],
            "I1": [ 1084 ],
            "O": [ 1082 ],
            "S0": [ 467 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1085 ],
            "I1": [ 1086 ],
            "O": [ 1083 ],
            "S0": [ 463 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1087 ],
            "I1": [ 1088 ],
            "O": [ 1085 ],
            "S0": [ 462 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1089 ],
            "I1": [ 1090 ],
            "O": [ 1087 ],
            "S0": [ 461 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1089 ],
            "I0": [ 458 ],
            "I1": [ 403 ],
            "I2": [ 474 ],
            "I3": [ 460 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1090 ],
            "I0": [ 458 ],
            "I1": [ 403 ],
            "I2": [ 474 ],
            "I3": [ 460 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1091 ],
            "I1": [ 1092 ],
            "O": [ 1088 ],
            "S0": [ 461 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1091 ],
            "I0": [ 18 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110011011101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1092 ],
            "I0": [ 458 ],
            "I1": [ 403 ],
            "I2": [ 474 ],
            "I3": [ 460 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1093 ],
            "I1": [ 1094 ],
            "O": [ 1086 ],
            "S0": [ 462 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1095 ],
            "I1": [ 1096 ],
            "O": [ 1093 ],
            "S0": [ 461 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1095 ],
            "I0": [ 458 ],
            "I1": [ 403 ],
            "I2": [ 474 ],
            "I3": [ 460 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111011101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1096 ],
            "I0": [ 458 ],
            "I1": [ 403 ],
            "I2": [ 474 ],
            "I3": [ 460 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1097 ],
            "I1": [ 1098 ],
            "O": [ 1094 ],
            "S0": [ 461 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1097 ],
            "I0": [ 18 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110011011101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1098 ],
            "I0": [ 458 ],
            "I1": [ 403 ],
            "I2": [ 474 ],
            "I3": [ 460 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1099 ],
            "I1": [ 1100 ],
            "O": [ 1084 ],
            "S0": [ 463 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1101 ],
            "I1": [ 1102 ],
            "O": [ 1099 ],
            "S0": [ 462 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1103 ],
            "I1": [ 1104 ],
            "O": [ 1101 ],
            "S0": [ 461 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1103 ],
            "I0": [ 458 ],
            "I1": [ 403 ],
            "I2": [ 474 ],
            "I3": [ 460 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1104 ],
            "I0": [ 458 ],
            "I1": [ 403 ],
            "I2": [ 460 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1105 ],
            "I1": [ 1106 ],
            "O": [ 1102 ],
            "S0": [ 461 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1105 ],
            "I0": [ 18 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110011011101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1106 ],
            "I0": [ 458 ],
            "I1": [ 403 ],
            "I2": [ 474 ],
            "I3": [ 460 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1107 ],
            "I1": [ 1108 ],
            "O": [ 1100 ],
            "S0": [ 462 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1109 ],
            "I1": [ 1110 ],
            "O": [ 1107 ],
            "S0": [ 461 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1109 ],
            "I0": [ 18 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111011101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1110 ],
            "I0": [ 458 ],
            "I1": [ 403 ],
            "I2": [ 474 ],
            "I3": [ 460 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1111 ],
            "I1": [ 1112 ],
            "O": [ 1108 ],
            "S0": [ 461 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1111 ],
            "I0": [ 458 ],
            "I1": [ 403 ],
            "I2": [ 474 ],
            "I3": [ 460 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110011011101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1112 ],
            "I0": [ 458 ],
            "I1": [ 403 ],
            "I2": [ 474 ],
            "I3": [ 460 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1113 ],
            "I1": [ 1114 ],
            "O": [ 895 ],
            "S0": [ 502 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1115 ],
            "I1": [ 1116 ],
            "O": [ 1113 ],
            "S0": [ 467 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1117 ],
            "I1": [ 1118 ],
            "O": [ 1115 ],
            "S0": [ 463 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1117 ],
            "I0": [ 18 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1118 ],
            "I0": [ 18 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1119 ],
            "I1": [ 1120 ],
            "O": [ 1116 ],
            "S0": [ 463 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1119 ],
            "I0": [ 18 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1120 ],
            "I0": [ 18 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1121 ],
            "I1": [ 1122 ],
            "O": [ 1114 ],
            "S0": [ 467 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1123 ],
            "I1": [ 1124 ],
            "O": [ 1121 ],
            "S0": [ 463 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010010100011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1123 ],
            "I0": [ 474 ],
            "I1": [ 460 ],
            "I2": [ 461 ],
            "I3": [ 462 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010010100001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1124 ],
            "I0": [ 474 ],
            "I1": [ 460 ],
            "I2": [ 461 ],
            "I3": [ 462 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1125 ],
            "I1": [ 1126 ],
            "O": [ 1122 ],
            "S0": [ 463 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010010100011110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1125 ],
            "I0": [ 474 ],
            "I1": [ 460 ],
            "I2": [ 461 ],
            "I3": [ 462 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010000100101101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1126 ],
            "I0": [ 474 ],
            "I1": [ 460 ],
            "I2": [ 461 ],
            "I3": [ 462 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:172.14-172.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1127 ],
            "I1": [ 1128 ],
            "O": [ 842 ],
            "S0": [ 467 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1129 ],
            "I1": [ 1130 ],
            "O": [ 1127 ],
            "S0": [ 463 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1131 ],
            "I1": [ 1132 ],
            "O": [ 1129 ],
            "S0": [ 462 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1133 ],
            "I1": [ 1134 ],
            "O": [ 1131 ],
            "S0": [ 461 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101010101000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1133 ],
            "I0": [ 458 ],
            "I1": [ 403 ],
            "I2": [ 474 ],
            "I3": [ 460 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1134 ],
            "I0": [ 458 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1135 ],
            "I1": [ 1136 ],
            "O": [ 1132 ],
            "S0": [ 461 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101000101000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1135 ],
            "I0": [ 458 ],
            "I1": [ 403 ],
            "I2": [ 474 ],
            "I3": [ 460 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01010100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1136 ],
            "I0": [ 458 ],
            "I1": [ 403 ],
            "I2": [ 474 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1137 ],
            "I1": [ 1138 ],
            "O": [ 1130 ],
            "S0": [ 462 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1139 ],
            "I1": [ 1140 ],
            "O": [ 1137 ],
            "S0": [ 461 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101010101000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1139 ],
            "I0": [ 458 ],
            "I1": [ 403 ],
            "I2": [ 474 ],
            "I3": [ 460 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101010001010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1140 ],
            "I0": [ 458 ],
            "I1": [ 403 ],
            "I2": [ 474 ],
            "I3": [ 460 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1141 ],
            "I1": [ 1142 ],
            "O": [ 1138 ],
            "S0": [ 461 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101010101000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1141 ],
            "I0": [ 458 ],
            "I1": [ 403 ],
            "I2": [ 474 ],
            "I3": [ 460 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101010001010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1142 ],
            "I0": [ 458 ],
            "I1": [ 403 ],
            "I2": [ 474 ],
            "I3": [ 460 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1143 ],
            "I1": [ 1144 ],
            "O": [ 1128 ],
            "S0": [ 463 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1145 ],
            "I1": [ 1146 ],
            "O": [ 1143 ],
            "S0": [ 462 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1147 ],
            "I1": [ 1148 ],
            "O": [ 1145 ],
            "S0": [ 461 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101010101000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1147 ],
            "I0": [ 458 ],
            "I1": [ 403 ],
            "I2": [ 474 ],
            "I3": [ 460 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101010001010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1148 ],
            "I0": [ 458 ],
            "I1": [ 403 ],
            "I2": [ 474 ],
            "I3": [ 460 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1149 ],
            "I1": [ 1150 ],
            "O": [ 1146 ],
            "S0": [ 461 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101010101000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1149 ],
            "I0": [ 458 ],
            "I1": [ 403 ],
            "I2": [ 474 ],
            "I3": [ 460 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101010001010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1150 ],
            "I0": [ 458 ],
            "I1": [ 403 ],
            "I2": [ 474 ],
            "I3": [ 460 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1151 ],
            "I1": [ 1152 ],
            "O": [ 1144 ],
            "S0": [ 462 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1153 ],
            "I1": [ 1154 ],
            "O": [ 1151 ],
            "S0": [ 461 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101010101000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1153 ],
            "I0": [ 458 ],
            "I1": [ 403 ],
            "I2": [ 474 ],
            "I3": [ 460 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01010100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1154 ],
            "I0": [ 458 ],
            "I1": [ 403 ],
            "I2": [ 474 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1155 ],
            "I1": [ 1156 ],
            "O": [ 1152 ],
            "S0": [ 461 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1155 ],
            "I0": [ 458 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101010001010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1156 ],
            "I0": [ 458 ],
            "I1": [ 403 ],
            "I2": [ 474 ],
            "I3": [ 460 ]
          }
        },
        "pixelCounter_DFFE_Q_9": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:86.3-140.6|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 35 ],
            "CLK": [ 9 ],
            "D": [ 1157 ],
            "Q": [ 467 ]
          }
        },
        "pixelCounter_DFFE_Q_9_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1157 ],
            "I0": [ 467 ]
          }
        },
        "pixelCounter_DFFE_Q_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:132.25-132.41|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 765 ],
            "COUT": [ 1158 ],
            "I0": [ 18 ],
            "I1": [ 358 ],
            "I3": [ 19 ],
            "SUM": [ 762 ]
          }
        },
        "reset_DFFSE_Q": {
          "hide_name": 0,
          "type": "DFFSE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:86.3-140.6|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:67.8-67.66"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "SET": "input"
          },
          "connections": {
            "CE": [ 244 ],
            "CLK": [ 9 ],
            "D": [ 1159 ],
            "Q": [ 759 ],
            "SET": [ 1160 ]
          }
        },
        "reset_DFFSE_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1159 ],
            "I0": [ 134 ],
            "I1": [ 76 ],
            "I2": [ 1161 ],
            "I3": [ 1162 ]
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1161 ],
            "I0": [ 101 ],
            "I1": [ 1163 ],
            "I2": [ 1164 ]
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I2_LUT3_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1163 ],
            "I0": [ 80 ],
            "I1": [ 126 ]
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I2_LUT3_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1164 ],
            "I0": [ 85 ],
            "I1": [ 113 ],
            "I2": [ 122 ]
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:92.18-92.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1165 ],
            "COUT": [ 1162 ],
            "I0": [ 18 ],
            "I1": [ 72 ],
            "I3": [ 18 ],
            "SUM": [ 1166 ]
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:92.18-92.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1167 ],
            "COUT": [ 1165 ],
            "I0": [ 18 ],
            "I1": [ 73 ],
            "I3": [ 18 ],
            "SUM": [ 1168 ]
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:92.18-92.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1169 ],
            "COUT": [ 1167 ],
            "I0": [ 18 ],
            "I1": [ 116 ],
            "I3": [ 18 ],
            "SUM": [ 1170 ]
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:92.18-92.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1171 ],
            "COUT": [ 1169 ],
            "I0": [ 18 ],
            "I1": [ 159 ],
            "I3": [ 18 ],
            "SUM": [ 1172 ]
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:92.18-92.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1173 ],
            "COUT": [ 1171 ],
            "I0": [ 18 ],
            "I1": [ 230 ],
            "I3": [ 18 ],
            "SUM": [ 1174 ]
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:92.18-92.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1175 ],
            "COUT": [ 1173 ],
            "I0": [ 18 ],
            "I1": [ 227 ],
            "I3": [ 18 ],
            "SUM": [ 1176 ]
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:92.18-92.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1177 ],
            "COUT": [ 1175 ],
            "I0": [ 18 ],
            "I1": [ 224 ],
            "I3": [ 18 ],
            "SUM": [ 1178 ]
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:92.18-92.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1179 ],
            "COUT": [ 1177 ],
            "I0": [ 18 ],
            "I1": [ 221 ],
            "I3": [ 18 ],
            "SUM": [ 1180 ]
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:92.18-92.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1181 ],
            "COUT": [ 1179 ],
            "I0": [ 19 ],
            "I1": [ 76 ],
            "I3": [ 18 ],
            "SUM": [ 1182 ]
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:92.18-92.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1183 ],
            "COUT": [ 1181 ],
            "I0": [ 18 ],
            "I1": [ 216 ],
            "I3": [ 18 ],
            "SUM": [ 1184 ]
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:92.18-92.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1185 ],
            "COUT": [ 1183 ],
            "I0": [ 18 ],
            "I1": [ 75 ],
            "I3": [ 18 ],
            "SUM": [ 1186 ]
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:92.18-92.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1187 ],
            "COUT": [ 1185 ],
            "I0": [ 19 ],
            "I1": [ 80 ],
            "I3": [ 18 ],
            "SUM": [ 1188 ]
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:92.18-92.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1189 ],
            "COUT": [ 1187 ],
            "I0": [ 19 ],
            "I1": [ 85 ],
            "I3": [ 18 ],
            "SUM": [ 1190 ]
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:92.18-92.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1191 ],
            "COUT": [ 1189 ],
            "I0": [ 18 ],
            "I1": [ 89 ],
            "I3": [ 18 ],
            "SUM": [ 1192 ]
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:92.18-92.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1193 ],
            "COUT": [ 1191 ],
            "I0": [ 18 ],
            "I1": [ 93 ],
            "I3": [ 18 ],
            "SUM": [ 1194 ]
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:92.18-92.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1195 ],
            "COUT": [ 1193 ],
            "I0": [ 18 ],
            "I1": [ 97 ],
            "I3": [ 18 ],
            "SUM": [ 1196 ]
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:92.18-92.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1197 ],
            "COUT": [ 1195 ],
            "I0": [ 19 ],
            "I1": [ 101 ],
            "I3": [ 18 ],
            "SUM": [ 1198 ]
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:92.18-92.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1199 ],
            "COUT": [ 1197 ],
            "I0": [ 18 ],
            "I1": [ 105 ],
            "I3": [ 18 ],
            "SUM": [ 1200 ]
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:92.18-92.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1201 ],
            "COUT": [ 1199 ],
            "I0": [ 18 ],
            "I1": [ 109 ],
            "I3": [ 18 ],
            "SUM": [ 1202 ]
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:92.18-92.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1203 ],
            "COUT": [ 1201 ],
            "I0": [ 19 ],
            "I1": [ 113 ],
            "I3": [ 18 ],
            "SUM": [ 1204 ]
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:92.18-92.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1205 ],
            "COUT": [ 1203 ],
            "I0": [ 18 ],
            "I1": [ 118 ],
            "I3": [ 18 ],
            "SUM": [ 1206 ]
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:92.18-92.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1207 ],
            "COUT": [ 1205 ],
            "I0": [ 19 ],
            "I1": [ 122 ],
            "I3": [ 18 ],
            "SUM": [ 1208 ]
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:92.18-92.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1209 ],
            "COUT": [ 1207 ],
            "I0": [ 19 ],
            "I1": [ 126 ],
            "I3": [ 18 ],
            "SUM": [ 1210 ]
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:92.18-92.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1211 ],
            "COUT": [ 1209 ],
            "I0": [ 18 ],
            "I1": [ 130 ],
            "I3": [ 18 ],
            "SUM": [ 1212 ]
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:92.18-92.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1213 ],
            "COUT": [ 1211 ],
            "I0": [ 19 ],
            "I1": [ 134 ],
            "I3": [ 18 ],
            "SUM": [ 1214 ]
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:92.18-92.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1215 ],
            "COUT": [ 1213 ],
            "I0": [ 18 ],
            "I1": [ 137 ],
            "I3": [ 18 ],
            "SUM": [ 1216 ]
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:92.18-92.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1217 ],
            "COUT": [ 1215 ],
            "I0": [ 18 ],
            "I1": [ 144 ],
            "I3": [ 18 ],
            "SUM": [ 1218 ]
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:92.18-92.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1219 ],
            "COUT": [ 1217 ],
            "I0": [ 18 ],
            "I1": [ 148 ],
            "I3": [ 18 ],
            "SUM": [ 1220 ]
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:92.18-92.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1221 ],
            "COUT": [ 1219 ],
            "I0": [ 18 ],
            "I1": [ 152 ],
            "I3": [ 18 ],
            "SUM": [ 1222 ]
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:92.18-92.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1223 ],
            "COUT": [ 1221 ],
            "I0": [ 18 ],
            "I1": [ 156 ],
            "I3": [ 18 ],
            "SUM": [ 1224 ]
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:92.18-92.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1225 ],
            "COUT": [ 1223 ],
            "I0": [ 18 ],
            "I1": [ 161 ],
            "I3": [ 18 ],
            "SUM": [ 1226 ]
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:92.18-92.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 1227 ],
            "COUT": [ 1225 ],
            "I0": [ 18 ],
            "I1": [ 165 ],
            "I3": [ 18 ],
            "SUM": [ 1228 ]
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:92.18-92.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 19 ],
            "COUT": [ 1227 ],
            "I0": [ 18 ],
            "I1": [ 64 ],
            "I3": [ 18 ],
            "SUM": [ 1229 ]
          }
        },
        "reset_DFFSE_Q_SET_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1160 ],
            "I0": [ 244 ],
            "I1": [ 240 ]
          }
        },
        "sclk_DFFSE_Q": {
          "hide_name": 0,
          "type": "DFFSE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:86.3-140.6|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:67.8-67.66"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "SET": "input"
          },
          "connections": {
            "CE": [ 23 ],
            "CLK": [ 9 ],
            "D": [ 25 ],
            "Q": [ 760 ],
            "SET": [ 18 ]
          }
        },
        "sdin_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:86.3-140.6|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 67 ],
            "CLK": [ 9 ],
            "D": [ 1230 ],
            "Q": [ 761 ]
          }
        },
        "sdin_DFFE_Q_CE_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 68 ],
            "I0": [ 64 ],
            "I1": [ 23 ]
          }
        },
        "sdin_DFFE_Q_CE_LUT2_F_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 71 ],
            "I0": [ 76 ],
            "I1": [ 137 ]
          }
        },
        "sdin_DFFE_Q_CE_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 67 ],
            "I0": [ 23 ],
            "I1": [ 36 ],
            "I2": [ 37 ],
            "I3": [ 38 ]
          }
        },
        "sdin_DFFE_Q_CE_LUT4_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1231 ],
            "I0": [ 72 ],
            "I1": [ 130 ],
            "I2": [ 134 ]
          }
        },
        "sdin_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:172.14-172.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1232 ],
            "I1": [ 1233 ],
            "O": [ 36 ],
            "S0": [ 76 ]
          }
        },
        "sdin_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1234 ],
            "I1": [ 1235 ],
            "O": [ 1232 ],
            "S0": [ 221 ]
          }
        },
        "sdin_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1236 ],
            "I1": [ 1237 ],
            "O": [ 1234 ],
            "S0": [ 224 ]
          }
        },
        "sdin_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1238 ],
            "I1": [ 1239 ],
            "O": [ 1236 ],
            "S0": [ 227 ]
          }
        },
        "sdin_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1238 ],
            "I0": [ 73 ],
            "I1": [ 116 ],
            "I2": [ 159 ],
            "I3": [ 230 ]
          }
        },
        "sdin_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1239 ],
            "I0": [ 18 ]
          }
        },
        "sdin_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1240 ],
            "I1": [ 1241 ],
            "O": [ 1237 ],
            "S0": [ 227 ]
          }
        },
        "sdin_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1240 ],
            "I0": [ 18 ]
          }
        },
        "sdin_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1241 ],
            "I0": [ 18 ]
          }
        },
        "sdin_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1242 ],
            "I1": [ 1243 ],
            "O": [ 1235 ],
            "S0": [ 224 ]
          }
        },
        "sdin_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1244 ],
            "I1": [ 1245 ],
            "O": [ 1242 ],
            "S0": [ 227 ]
          }
        },
        "sdin_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1244 ],
            "I0": [ 18 ]
          }
        },
        "sdin_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1245 ],
            "I0": [ 18 ]
          }
        },
        "sdin_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1246 ],
            "I1": [ 1247 ],
            "O": [ 1243 ],
            "S0": [ 227 ]
          }
        },
        "sdin_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1246 ],
            "I0": [ 18 ]
          }
        },
        "sdin_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1247 ],
            "I0": [ 18 ]
          }
        },
        "sdin_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1248 ],
            "I1": [ 1249 ],
            "O": [ 1233 ],
            "S0": [ 221 ]
          }
        },
        "sdin_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1250 ],
            "I1": [ 1251 ],
            "O": [ 1248 ],
            "S0": [ 224 ]
          }
        },
        "sdin_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1252 ],
            "I1": [ 1253 ],
            "O": [ 1250 ],
            "S0": [ 227 ]
          }
        },
        "sdin_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1252 ],
            "I0": [ 18 ]
          }
        },
        "sdin_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1253 ],
            "I0": [ 18 ]
          }
        },
        "sdin_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1254 ],
            "I1": [ 1255 ],
            "O": [ 1251 ],
            "S0": [ 227 ]
          }
        },
        "sdin_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1254 ],
            "I0": [ 18 ]
          }
        },
        "sdin_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1255 ],
            "I0": [ 18 ]
          }
        },
        "sdin_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1256 ],
            "I1": [ 1257 ],
            "O": [ 1249 ],
            "S0": [ 224 ]
          }
        },
        "sdin_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1258 ],
            "I1": [ 1259 ],
            "O": [ 1256 ],
            "S0": [ 227 ]
          }
        },
        "sdin_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1258 ],
            "I0": [ 18 ]
          }
        },
        "sdin_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1259 ],
            "I0": [ 18 ]
          }
        },
        "sdin_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1260 ],
            "I1": [ 1261 ],
            "O": [ 1257 ],
            "S0": [ 227 ]
          }
        },
        "sdin_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1260 ],
            "I0": [ 18 ]
          }
        },
        "sdin_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1261 ],
            "I0": [ 18 ]
          }
        },
        "sdin_DFFE_Q_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1262 ],
            "I1": [ 1263 ],
            "O": [ 1230 ],
            "S0": [ 1264 ]
          }
        },
        "sdin_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101010000010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1262 ],
            "I0": [ 11 ],
            "I1": [ 13 ],
            "I2": [ 1265 ],
            "I3": [ 1266 ]
          }
        },
        "sdin_DFFE_Q_D_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111010111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1263 ],
            "I0": [ 11 ],
            "I1": [ 13 ],
            "I2": [ 1265 ],
            "I3": [ 1266 ]
          }
        },
        "sdin_DFFE_Q_D_MUX2_LUT5_O_S0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1265 ],
            "I0": [ 449 ],
            "I1": [ 20 ],
            "I2": [ 658 ]
          }
        },
        "sdin_DFFE_Q_D_MUX2_LUT5_O_S0_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1266 ],
            "I0": [ 390 ],
            "I1": [ 428 ],
            "I2": [ 20 ]
          }
        },
        "sdin_DFFE_Q_D_MUX2_LUT5_O_S0_LUT3_F_2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1264 ],
            "I0": [ 20 ],
            "I1": [ 1267 ],
            "I2": [ 1268 ]
          }
        },
        "sdin_DFFE_Q_D_MUX2_LUT5_O_S0_LUT3_F_2_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1267 ],
            "I0": [ 325 ],
            "I1": [ 370 ],
            "I2": [ 13 ]
          }
        },
        "sdin_DFFE_Q_D_MUX2_LUT5_O_S0_LUT3_F_2_I1_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1268 ],
            "I0": [ 323 ],
            "I1": [ 348 ],
            "I2": [ 13 ]
          }
        },
        "startupCommands_VCC_V": {
          "hide_name": 0,
          "type": "VCC",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "V": "output"
          },
          "connections": {
            "V": [ 19 ]
          }
        },
        "state_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:86.3-140.6|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1269 ],
            "CLK": [ 9 ],
            "D": [ 39 ],
            "Q": [ 40 ]
          }
        },
        "state_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:86.3-140.6|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1269 ],
            "CLK": [ 9 ],
            "D": [ 1270 ],
            "Q": [ 41 ]
          }
        },
        "state_DFFE_Q_1_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1270 ],
            "I0": [ 23 ],
            "I1": [ 15 ]
          }
        },
        "state_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:86.3-140.6|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1269 ],
            "CLK": [ 9 ],
            "D": [ 1271 ],
            "Q": [ 42 ]
          }
        },
        "state_DFFE_Q_2_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1271 ],
            "I0": [ 30 ],
            "I1": [ 39 ]
          }
        },
        "state_DFFE_Q_CE_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1269 ],
            "I0": [ 1272 ],
            "I1": [ 244 ]
          }
        },
        "state_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1273 ],
            "I1": [ 1274 ],
            "O": [ 1272 ],
            "S0": [ 1275 ]
          }
        },
        "state_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1276 ],
            "I1": [ 1277 ],
            "O": [ 1273 ],
            "S0": [ 1278 ]
          }
        },
        "state_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1276 ],
            "I0": [ 18 ]
          }
        },
        "state_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1277 ],
            "I0": [ 18 ]
          }
        },
        "state_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1279 ],
            "I1": [ 1280 ],
            "O": [ 1274 ],
            "S0": [ 1278 ]
          }
        },
        "state_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1279 ],
            "I0": [ 1281 ],
            "I1": [ 23 ],
            "I2": [ 1282 ],
            "I3": [ 37 ]
          }
        },
        "state_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1281 ],
            "I0": [ 97 ],
            "I1": [ 101 ]
          }
        },
        "state_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_I0_LUT2_F_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1283 ],
            "I0": [ 80 ],
            "I1": [ 85 ]
          }
        },
        "state_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1284 ],
            "I0": [ 72 ],
            "I1": [ 130 ],
            "I2": [ 134 ],
            "I3": [ 1282 ]
          }
        },
        "state_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1285 ],
            "I0": [ 105 ],
            "I1": [ 109 ],
            "I2": [ 1283 ],
            "I3": [ 1231 ]
          }
        },
        "state_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I2_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1286 ],
            "I0": [ 105 ],
            "I1": [ 109 ],
            "I2": [ 1283 ],
            "I3": [ 1281 ]
          }
        },
        "state_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I2_F_MUX2_LUT5_I1": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1287 ],
            "I1": [ 1285 ],
            "O": [ 1275 ],
            "S0": [ 36 ]
          }
        },
        "state_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I2_F_MUX2_LUT5_I1_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1287 ],
            "I0": [ 18 ]
          }
        },
        "state_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I2_F_MUX2_LUT5_I1_O_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 23 ],
            "I0": [ 40 ],
            "I1": [ 41 ],
            "I2": [ 42 ]
          }
        },
        "state_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1282 ],
            "I0": [ 113 ],
            "I1": [ 118 ],
            "I2": [ 122 ],
            "I3": [ 126 ]
          }
        },
        "state_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010100010101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1278 ],
            "I0": [ 40 ],
            "I1": [ 41 ],
            "I2": [ 42 ],
            "I3": [ 24 ]
          }
        },
        "state_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1288 ],
            "I1": [ 1289 ],
            "O": [ 37 ],
            "S0": [ 1290 ]
          }
        },
        "state_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1291 ],
            "I1": [ 1292 ],
            "O": [ 1288 ],
            "S0": [ 1293 ]
          }
        },
        "state_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1291 ],
            "I0": [ 18 ]
          }
        },
        "state_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1292 ],
            "I0": [ 18 ]
          }
        },
        "state_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1294 ],
            "I1": [ 1295 ],
            "O": [ 1289 ],
            "S0": [ 1293 ]
          }
        },
        "state_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1294 ],
            "I0": [ 18 ]
          }
        },
        "state_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1295 ],
            "I0": [ 156 ],
            "I1": [ 161 ],
            "I2": [ 165 ],
            "I3": [ 64 ]
          }
        },
        "state_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_O_S0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1293 ],
            "I0": [ 144 ],
            "I1": [ 148 ],
            "I2": [ 152 ]
          }
        },
        "state_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_O_S0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1296 ],
            "I1": [ 1297 ],
            "O": [ 1290 ],
            "S0": [ 137 ]
          }
        },
        "state_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_O_S0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1296 ],
            "I0": [ 216 ],
            "I1": [ 75 ],
            "I2": [ 89 ],
            "I3": [ 93 ]
          }
        },
        "state_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_O_S0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1297 ],
            "I0": [ 18 ]
          }
        },
        "state_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_I0_MUX2_LUT5_S0": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1298 ],
            "I1": [ 1286 ],
            "O": [ 38 ],
            "S0": [ 1284 ]
          }
        },
        "state_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_I0_MUX2_LUT5_S0_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1298 ],
            "I0": [ 18 ]
          }
        },
        "state_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1280 ],
            "I0": [ 18 ]
          }
        }
      },
      "netnames": {
        "bitNumber": {
          "hide_name": 0,
          "bits": [ 20, 13, 11, 29 ],
          "attributes": {
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:32.13-32.22"
          }
        },
        "bitNumber_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
          }
        },
        "bitNumber_DFFE_Q_1_D_LUT2_F_I0": {
          "hide_name": 0,
          "bits": [ 14, 15 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "bitNumber_DFFE_Q_1_D_LUT2_F_I0_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:121.26-121.39|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "bitNumber_DFFE_Q_1_D_LUT2_F_I0_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "bitNumber_DFFE_Q_1_D_LUT2_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:121.26-121.39|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "bitNumber_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
          }
        },
        "bitNumber_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
          }
        },
        "bitNumber_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
          }
        },
        "bitNumber_DFFE_Q_D_LUT2_F_I0": {
          "hide_name": 0,
          "bits": [ 26, 15 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "bitNumber_DFFRE_Q_D": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
          }
        },
        "bitNumber_DFFRE_Q_D_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:121.26-121.39|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "bitNumber_DFFRE_Q_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:121.26-121.39|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "unused_bits": "0 "
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:8.11-8.14"
          }
        },
        "clk_IBUF_I_O": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
          }
        },
        "commandIndex": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 56, 54, 51, 34, 47 ],
          "attributes": {
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:75.13-75.25"
          }
        },
        "commandIndex_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 32, 35 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "commandIndex_DFFE_Q_CE_LUT2_I0_1_F": {
          "hide_name": 0,
          "bits": [ 23, 24, 15, 25 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "commandIndex_DFFE_Q_CE_LUT2_I0_F": {
          "hide_name": 0,
          "bits": [ 30, 39 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "commandIndex_DFFE_Q_CE_LUT2_I0_F_LUT4_F_I3": {
          "hide_name": 0,
          "bits": [ 35, 43, 60 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "commandIndex_DFFE_Q_CE_LUT2_I0_F_LUT4_F_I3_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "commandIndex_DFFE_Q_CE_LUT2_I0_F_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 56, 55, 52, 33, 48 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "commandIndex_DFFE_Q_CE_LUT2_I0_F_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_1_COUT": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "commandIndex_DFFE_Q_CE_LUT2_I0_F_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_2_CIN": {
          "hide_name": 0,
          "bits": [ 53 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "commandIndex_DFFE_Q_CE_LUT2_I0_F_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_2_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 57 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "commandIndex_DFFE_Q_CE_LUT2_I0_F_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_2_COUT": {
          "hide_name": 0,
          "bits": [ 50 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "commandIndex_DFFE_Q_CE_LUT2_I0_F_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "commandIndex_DFFE_Q_CE_LUT2_I0_F_LUT4_F_I3_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 45 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "unused_bits": "0 "
          }
        },
        "commandIndex_DFFE_Q_CE_LUT2_I0_F_LUT4_F_I3_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 58 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "commandIndex_DFFE_Q_CE_LUT2_I0_F_LUT4_F_I3_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 59 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "commandIndex_DFFSE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 61 ],
          "attributes": {
          }
        },
        "counter": {
          "hide_name": 0,
          "bits": [ 64, 165, 161, 156, 152, 148, 144, 137, 134, 130, 126, 122, 118, 113, 109, 105, 101, 97, 93, 89, 85, 80, 75, 216, 76, 221, 224, 227, 230, 159, 116, 73, 72 ],
          "attributes": {
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:22.14-22.21"
          }
        },
        "counter_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 62 ],
          "attributes": {
          }
        },
        "counter_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 63 ],
          "attributes": {
          }
        },
        "counter_DFFE_Q_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 65 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "counter_DFFE_Q_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 66 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "counter_DFFRE_Q_10_D": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
          }
        },
        "counter_DFFRE_Q_11_D": {
          "hide_name": 0,
          "bits": [ 79 ],
          "attributes": {
          }
        },
        "counter_DFFRE_Q_11_D_LUT2_F_I0": {
          "hide_name": 0,
          "bits": [ 81, 70 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "counter_DFFRE_Q_11_D_LUT2_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 83 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:89.20-89.31|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "counter_DFFRE_Q_12_D": {
          "hide_name": 0,
          "bits": [ 84 ],
          "attributes": {
          }
        },
        "counter_DFFRE_Q_12_D_LUT2_F_I0": {
          "hide_name": 0,
          "bits": [ 86, 70 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "counter_DFFRE_Q_12_D_LUT2_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 82 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:89.20-89.31|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "counter_DFFRE_Q_13_D": {
          "hide_name": 0,
          "bits": [ 88 ],
          "attributes": {
          }
        },
        "counter_DFFRE_Q_13_D_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 76, 90, 70, 78 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "counter_DFFRE_Q_13_D_LUT4_F_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 87 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:89.20-89.31|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "counter_DFFRE_Q_14_D": {
          "hide_name": 0,
          "bits": [ 92 ],
          "attributes": {
          }
        },
        "counter_DFFRE_Q_14_D_LUT2_F_I0": {
          "hide_name": 0,
          "bits": [ 94, 70 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "counter_DFFRE_Q_14_D_LUT2_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 91 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:89.20-89.31|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "counter_DFFRE_Q_15_D": {
          "hide_name": 0,
          "bits": [ 96 ],
          "attributes": {
          }
        },
        "counter_DFFRE_Q_15_D_LUT2_F_I0": {
          "hide_name": 0,
          "bits": [ 98, 70 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "counter_DFFRE_Q_15_D_LUT2_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 95 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:89.20-89.31|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "counter_DFFRE_Q_16_D": {
          "hide_name": 0,
          "bits": [ 100 ],
          "attributes": {
          }
        },
        "counter_DFFRE_Q_16_D_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 76, 102, 70, 78 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "counter_DFFRE_Q_16_D_LUT4_F_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 99 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:89.20-89.31|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "counter_DFFRE_Q_17_D": {
          "hide_name": 0,
          "bits": [ 104 ],
          "attributes": {
          }
        },
        "counter_DFFRE_Q_17_D_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 76, 106, 70, 78 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "counter_DFFRE_Q_17_D_LUT4_F_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 103 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:89.20-89.31|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "counter_DFFRE_Q_18_D": {
          "hide_name": 0,
          "bits": [ 108 ],
          "attributes": {
          }
        },
        "counter_DFFRE_Q_18_D_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 76, 110, 70, 78 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "counter_DFFRE_Q_18_D_LUT4_F_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 107 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:89.20-89.31|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "counter_DFFRE_Q_19_D": {
          "hide_name": 0,
          "bits": [ 112 ],
          "attributes": {
          }
        },
        "counter_DFFRE_Q_19_D_LUT2_F_I0": {
          "hide_name": 0,
          "bits": [ 114, 70 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "counter_DFFRE_Q_19_D_LUT2_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 111 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:89.20-89.31|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "counter_DFFRE_Q_20_D": {
          "hide_name": 0,
          "bits": [ 117 ],
          "attributes": {
          }
        },
        "counter_DFFRE_Q_20_D_LUT2_F_I0": {
          "hide_name": 0,
          "bits": [ 119, 70 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "counter_DFFRE_Q_20_D_LUT2_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 115 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:89.20-89.31|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "counter_DFFRE_Q_21_D": {
          "hide_name": 0,
          "bits": [ 121 ],
          "attributes": {
          }
        },
        "counter_DFFRE_Q_21_D_LUT2_F_I0": {
          "hide_name": 0,
          "bits": [ 123, 70 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "counter_DFFRE_Q_21_D_LUT2_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 120 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:89.20-89.31|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "counter_DFFRE_Q_22_D": {
          "hide_name": 0,
          "bits": [ 125 ],
          "attributes": {
          }
        },
        "counter_DFFRE_Q_22_D_LUT2_F_I0": {
          "hide_name": 0,
          "bits": [ 127, 70 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "counter_DFFRE_Q_22_D_LUT2_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 124 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:89.20-89.31|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "counter_DFFRE_Q_23_D": {
          "hide_name": 0,
          "bits": [ 129 ],
          "attributes": {
          }
        },
        "counter_DFFRE_Q_23_D_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 131, 76, 70, 78 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "counter_DFFRE_Q_23_D_LUT4_F_I0_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 132 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:89.20-89.31|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "counter_DFFRE_Q_23_D_LUT4_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 128 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:89.20-89.31|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "counter_DFFRE_Q_24_D": {
          "hide_name": 0,
          "bits": [ 133 ],
          "attributes": {
          }
        },
        "counter_DFFRE_Q_25_D": {
          "hide_name": 0,
          "bits": [ 136 ],
          "attributes": {
          }
        },
        "counter_DFFRE_Q_25_D_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 138, 76, 70, 78 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "counter_DFFRE_Q_25_D_LUT4_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 140 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:89.20-89.31|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "counter_DFFRE_Q_25_D_LUT4_F_I0_ALU_SUM_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 135, 76, 70, 78 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "counter_DFFRE_Q_26_D": {
          "hide_name": 0,
          "bits": [ 143 ],
          "attributes": {
          }
        },
        "counter_DFFRE_Q_26_D_LUT2_F_I0": {
          "hide_name": 0,
          "bits": [ 145, 70 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "counter_DFFRE_Q_26_D_LUT2_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 139 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:89.20-89.31|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "counter_DFFRE_Q_27_D": {
          "hide_name": 0,
          "bits": [ 147 ],
          "attributes": {
          }
        },
        "counter_DFFRE_Q_27_D_LUT2_F_I0": {
          "hide_name": 0,
          "bits": [ 149, 70 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "counter_DFFRE_Q_27_D_LUT2_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 146 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:89.20-89.31|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "counter_DFFRE_Q_28_D": {
          "hide_name": 0,
          "bits": [ 151 ],
          "attributes": {
          }
        },
        "counter_DFFRE_Q_28_D_LUT2_F_I0": {
          "hide_name": 0,
          "bits": [ 153, 70 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "counter_DFFRE_Q_28_D_LUT2_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 150 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:89.20-89.31|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "counter_DFFRE_Q_29_D": {
          "hide_name": 0,
          "bits": [ 155 ],
          "attributes": {
          }
        },
        "counter_DFFRE_Q_29_D_LUT2_F_I0": {
          "hide_name": 0,
          "bits": [ 157, 70 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "counter_DFFRE_Q_29_D_LUT2_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 154 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:89.20-89.31|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "counter_DFFRE_Q_30_D": {
          "hide_name": 0,
          "bits": [ 160 ],
          "attributes": {
          }
        },
        "counter_DFFRE_Q_30_D_LUT2_F_I0": {
          "hide_name": 0,
          "bits": [ 162, 70 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "counter_DFFRE_Q_30_D_LUT2_F_I0_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 163 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:89.20-89.31|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "counter_DFFRE_Q_30_D_LUT2_F_I0_ALU_SUM_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 164 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:89.20-89.31|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "counter_DFFRE_Q_30_D_LUT2_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 167 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "counter_DFFRE_Q_30_D_LUT2_F_I0_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 166 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "counter_DFFRE_Q_30_D_LUT2_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 158 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:89.20-89.31|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "counter_DFFRE_Q_31_D": {
          "hide_name": 0,
          "bits": [ 168 ],
          "attributes": {
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0": {
          "hide_name": 0,
          "bits": [ 169, 70 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 170 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:90.13-90.35|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 172 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 171 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:90.13-90.35|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 173 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:90.13-90.35|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 175 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:90.13-90.35|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 177 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:90.13-90.35|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 179 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:90.13-90.35|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 181 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:90.13-90.35|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 183 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:90.13-90.35|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 185 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:90.13-90.35|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 187 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:90.13-90.35|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 189 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:90.13-90.35|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 191 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:90.13-90.35|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 193 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:90.13-90.35|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 195 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:90.13-90.35|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 197 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:90.13-90.35|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 199 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:90.13-90.35|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 201 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:90.13-90.35|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 203 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:90.13-90.35|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 205 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:90.13-90.35|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 207 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:90.13-90.35|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 209 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:90.13-90.35|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 211 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:90.13-90.35|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 213 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:90.13-90.35|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 215 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:90.13-90.35|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 218 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:90.13-90.35|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 220 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:90.13-90.35|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 223 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:90.13-90.35|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 226 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:90.13-90.35|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 229 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:90.13-90.35|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 232 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:90.13-90.35|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 234 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:90.13-90.35|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 236 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:90.13-90.35|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 238 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:90.13-90.35|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_F": {
          "hide_name": 0,
          "bits": [ 244, 240 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_F_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 242 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_F_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 243 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2": {
          "hide_name": 0,
          "bits": [ 137, 238, 241 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 246, 247, 248 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1": {
          "hide_name": 0,
          "bits": [ 101, 141, 249, 247 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F": {
          "hide_name": 0,
          "bits": [ 141, 245, 76, 70, 142 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 250 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:94.18-94.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 252 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:94.18-94.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 254 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:94.18-94.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 256 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:94.18-94.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 258 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:94.18-94.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 260 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:94.18-94.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 262 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:94.18-94.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 264 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:94.18-94.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 266 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:94.18-94.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 268 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:94.18-94.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 270 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:94.18-94.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 272 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:94.18-94.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 274 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:94.18-94.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 276 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:94.18-94.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 278 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:94.18-94.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 280 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:94.18-94.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 282 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:94.18-94.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 284 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:94.18-94.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 286 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:94.18-94.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 288 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:94.18-94.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 290 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:94.18-94.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 292 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:94.18-94.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 294 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:94.18-94.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 296 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:94.18-94.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 298 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:94.18-94.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 300 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:94.18-94.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 302 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:94.18-94.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 304 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:94.18-94.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 306 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:94.18-94.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 308 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:94.18-94.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 310 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:94.18-94.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 312 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:94.18-94.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 314 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 313 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 311 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 309 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 307 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 305 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 303 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 301 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 299 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 297 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 295 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 293 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 291 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 289 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 287 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 285 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 283 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 281 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 279 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 277 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 275 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 273 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 271 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 269 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 267 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 265 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 263 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 261 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 259 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 257 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 255 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 253 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 251 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 239 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 237 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 235 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 233 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 231 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 228 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 225 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 222 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 219 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 217 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 214 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 212 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 210 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 208 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 206 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 204 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 202 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 200 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 198 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 196 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 194 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 192 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 190 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 188 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 186 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 184 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 182 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 180 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 178 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 176 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 174 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "counter_DFFRE_Q_8_D": {
          "hide_name": 0,
          "bits": [ 315 ],
          "attributes": {
          }
        },
        "counter_DFFRE_Q_8_D_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 76, 77, 70, 78 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "counter_DFFRE_Q_8_D_LUT4_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 316 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:89.20-89.31|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "counter_DFFRE_Q_9_D": {
          "hide_name": 0,
          "bits": [ 317 ],
          "attributes": {
          }
        },
        "counter_DFFRE_Q_9_D_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 76, 318, 70, 78 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "counter_DFFRE_Q_9_D_LUT4_F_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 319 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:89.20-89.31|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "unused_bits": "0 "
          }
        },
        "cs": {
          "hide_name": 0,
          "bits": [ 321 ],
          "attributes": {
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:29.7-29.9"
          }
        },
        "cs_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 320 ],
          "attributes": {
          }
        },
        "dataToSend": {
          "hide_name": 0,
          "bits": [ 658, 449, 428, 390, 370, 348, 325, 323 ],
          "attributes": {
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:31.13-31.23"
          }
        },
        "dataToSend_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 324 ],
          "attributes": {
          }
        },
        "dataToSend_DFFE_Q_1_D_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 326 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "dataToSend_DFFE_Q_1_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 329 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "dataToSend_DFFE_Q_1_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 332 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_1_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 333 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_1_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 330 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "dataToSend_DFFE_Q_1_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 335 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_1_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 336 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_1_D_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 327 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "dataToSend_DFFE_Q_1_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 337 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "dataToSend_DFFE_Q_1_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 339 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_1_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 340 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_1_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 338 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "dataToSend_DFFE_Q_1_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 345 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_1_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 346 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 347 ],
          "attributes": {
          }
        },
        "dataToSend_DFFE_Q_2_D_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 349 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "dataToSend_DFFE_Q_2_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 352 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "dataToSend_DFFE_Q_2_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 355 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_2_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 356 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_2_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 353 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "dataToSend_DFFE_Q_2_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 361 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_2_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 362 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_2_D_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 350 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "dataToSend_DFFE_Q_2_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 363 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "dataToSend_DFFE_Q_2_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 365 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_2_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 366 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_2_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 364 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "dataToSend_DFFE_Q_2_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 367 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_2_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 368 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 369 ],
          "attributes": {
          }
        },
        "dataToSend_DFFE_Q_3_D_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 371 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "dataToSend_DFFE_Q_3_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 374 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "dataToSend_DFFE_Q_3_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 377 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_3_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 378 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_3_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 375 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "dataToSend_DFFE_Q_3_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 381 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_3_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 382 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_3_D_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 372 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "dataToSend_DFFE_Q_3_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 383 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "dataToSend_DFFE_Q_3_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 385 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_3_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 386 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_3_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 384 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "dataToSend_DFFE_Q_3_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 387 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_3_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 388 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 389 ],
          "attributes": {
          }
        },
        "dataToSend_DFFE_Q_4_D_MUX2_LUT8_O_I0": {
          "hide_name": 0,
          "bits": [ 391 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "dataToSend_DFFE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 394 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "dataToSend_DFFE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 397 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "dataToSend_DFFE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 400 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 401 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 398 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "dataToSend_DFFE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 405 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 406 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 395 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "dataToSend_DFFE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 407 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "dataToSend_DFFE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 409 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 410 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 408 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "dataToSend_DFFE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 411 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 412 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_4_D_MUX2_LUT8_O_I1": {
          "hide_name": 0,
          "bits": [ 392 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "dataToSend_DFFE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 413 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "dataToSend_DFFE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 415 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "dataToSend_DFFE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 417 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 418 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 416 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "dataToSend_DFFE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 419 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 420 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 414 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "dataToSend_DFFE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 421 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "dataToSend_DFFE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 423 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 424 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 422 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "dataToSend_DFFE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 425 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 426 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 427 ],
          "attributes": {
          }
        },
        "dataToSend_DFFE_Q_5_D_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 429 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "dataToSend_DFFE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 432 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "dataToSend_DFFE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 435 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 436 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 433 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "dataToSend_DFFE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 440 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 441 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_5_D_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 430 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "dataToSend_DFFE_Q_5_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 442 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "dataToSend_DFFE_Q_5_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 444 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_5_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 445 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_5_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 443 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "dataToSend_DFFE_Q_5_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 446 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_5_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 447 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_6_D": {
          "hide_name": 0,
          "bits": [ 448 ],
          "attributes": {
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 450 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 451 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0": {
          "hide_name": 0,
          "bits": [ 35, 453, 454, 455, 452 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT2_F_I0": {
          "hide_name": 0,
          "bits": [ 403, 474, 456, 459, 466 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT2_F_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 464 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT2_F_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 465 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT2_F_I1": {
          "hide_name": 0,
          "bits": [ 456, 457 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT2_F_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 468 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT2_F_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 470 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT2_F_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 472 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT2_F_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 473 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT2_F_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 471 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT2_F_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 475 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT2_F_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 476 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT2_F_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 469 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT2_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 477 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT2_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 479 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT2_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 480 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT2_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 478 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT2_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 481 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT2_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 482 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I0": {
          "hide_name": 0,
          "bits": [ 486, 487, 488, 489 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I0_MUX2_LUT5_O_1_I0": {
          "hide_name": 0,
          "bits": [ 493 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I0_MUX2_LUT5_O_1_I1": {
          "hide_name": 0,
          "bits": [ 494 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I0_MUX2_LUT5_O_1_S0": {
          "hide_name": 0,
          "bits": [ 474, 460, 496, 497, 495 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I0_MUX2_LUT5_O_1_S0_LUT3_I2_F": {
          "hide_name": 0,
          "bits": [ 499, 501, 822, 505, 498 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I0_MUX2_LUT5_O_1_S0_LUT3_I2_F_LUT2_I0_F": {
          "hide_name": 0,
          "bits": [ 358, 502, 504, 503, 500 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 490 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 491 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I0_MUX2_LUT5_O_S0": {
          "hide_name": 0,
          "bits": [ 458, 403, 474, 460, 492 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I0_MUX2_LUT5_O_S0_LUT4_I2_F": {
          "hide_name": 0,
          "bits": [ 358, 496, 35, 510, 514 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I0_MUX2_LUT5_O_S0_LUT4_I2_F_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 512 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I0_MUX2_LUT5_O_S0_LUT4_I2_F_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 513 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I0_MUX2_LUT5_O_S0_LUT4_I2_I3": {
          "hide_name": 0,
          "bits": [ 474, 460, 492, 511 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I0_MUX2_LUT5_O_S0_LUT4_I2_I3_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 517 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I0_MUX2_LUT5_O_S0_LUT4_I2_I3_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 518 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I0_MUX2_LUT5_O_S0_MUX2_LUT5_S0_I0": {
          "hide_name": 0,
          "bits": [ 519 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I0_MUX2_LUT5_O_S0_MUX2_LUT5_S0_I1": {
          "hide_name": 0,
          "bits": [ 520 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I0_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O": {
          "hide_name": 0,
          "bits": [ 463, 460, 461, 462, 522, 776, 521, 942 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I1": {
          "hide_name": 0,
          "bits": [ 358, 523, 487, 525, 360 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I1_LUT4_I1_F": {
          "hide_name": 0,
          "bits": [ 524 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 526 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 527 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I1_MUX2_LUT5_O_S0": {
          "hide_name": 0,
          "bits": [ 507, 458, 460, 516, 515 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 341, 483, 484, 485 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_1_I0": {
          "hide_name": 0,
          "bits": [ 530 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 533 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 535 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 537 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 538 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 536 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 539 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 540 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 534 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 541 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 543 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 544 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 542 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 545 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 546 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_1_I1": {
          "hide_name": 0,
          "bits": [ 531 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 547 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 549 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 551 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 552 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 550 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 553 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 554 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 548 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 555 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 557 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 558 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 556 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 559 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 560 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_I0": {
          "hide_name": 0,
          "bits": [ 528 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 561 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 563 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 565 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 566 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 564 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 567 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 568 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 562 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 569 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 571 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 572 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 570 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 573 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 574 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_I1": {
          "hide_name": 0,
          "bits": [ 529 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 575 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 577 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 579 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 580 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 578 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 581 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 582 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 576 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 583 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 585 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 586 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 584 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 587 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 588 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3": {
          "hide_name": 0,
          "bits": [ 485, 590 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F": {
          "hide_name": 0,
          "bits": [ 625, 591, 629, 636, 589, 661 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_LUT2_F_I1": {
          "hide_name": 0,
          "bits": [ 341, 592 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_LUT2_F_I1_MUX2_LUT8_O_I0": {
          "hide_name": 0,
          "bits": [ 593 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_LUT2_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 595 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_LUT2_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 597 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_LUT2_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 599 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_LUT2_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 600 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_LUT2_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 598 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_LUT2_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 601 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_LUT2_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 602 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_LUT2_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 596 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_LUT2_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 603 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_LUT2_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 605 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_LUT2_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 606 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_LUT2_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 604 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_LUT2_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 607 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_LUT2_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 608 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_LUT2_F_I1_MUX2_LUT8_O_I1": {
          "hide_name": 0,
          "bits": [ 594 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_LUT2_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 609 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_LUT2_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 611 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_LUT2_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 613 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_LUT2_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 614 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_LUT2_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 612 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_LUT2_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 615 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_LUT2_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 616 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_LUT2_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 610 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_LUT2_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 617 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_LUT2_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 619 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_LUT2_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 620 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_LUT2_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 618 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_LUT2_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 621 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_LUT2_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 622 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_MUX2_LUT5_O_1_I0": {
          "hide_name": 0,
          "bits": [ 627 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_MUX2_LUT5_O_1_I1": {
          "hide_name": 0,
          "bits": [ 628 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_MUX2_LUT5_O_1_S0": {
          "hide_name": 0,
          "bits": [ 474, 496, 630, 631, 506 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 632 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 633 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_MUX2_LUT5_O_2_I0": {
          "hide_name": 0,
          "bits": [ 634 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_MUX2_LUT5_O_2_I1": {
          "hide_name": 0,
          "bits": [ 635 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_MUX2_LUT5_O_2_S0": {
          "hide_name": 0,
          "bits": [ 35, 55, 52, 48, 637 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 623 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 624 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_MUX2_LUT5_O_S0": {
          "hide_name": 0,
          "bits": [ 403, 474, 456, 638, 626 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 639 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 640 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 641 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 643 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 644 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 642 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 645 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 646 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 358, 474, 647, 648 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT4_F_I2_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 649 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT4_F_I2_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 650 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 651 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 652 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 653 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 654 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0": {
          "hide_name": 0,
          "bits": [ 56, 55, 48, 656, 655 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dataToSend_DFFE_Q_7_D": {
          "hide_name": 0,
          "bits": [ 657 ],
          "attributes": {
          }
        },
        "dataToSend_DFFE_Q_7_D_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 659 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "dataToSend_DFFE_Q_7_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 662 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_7_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 663 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_7_D_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 660 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "dataToSend_DFFE_Q_7_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 664 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_7_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 665 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 322 ],
          "attributes": {
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 666, 667, 668, 669 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_1_I2": {
          "hide_name": 0,
          "bits": [ 358, 502, 672, 500 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 341, 458, 670, 671 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 673 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 675 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 677 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 678 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 676 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 679 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 680 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 674 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 681 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 683 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 684 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 682 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 685 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 686 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT8_O_I0": {
          "hide_name": 0,
          "bits": [ 687 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 689 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 691 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 693 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 694 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 692 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 695 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 696 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 690 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 697 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 699 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 700 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 698 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 701 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 702 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT8_O_I1": {
          "hide_name": 0,
          "bits": [ 688 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 703 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 705 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 707 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 708 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 706 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 709 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 710 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 704 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 711 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 713 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 714 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 712 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 715 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 716 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_1_I0": {
          "hide_name": 0,
          "bits": [ 720 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_1_I1": {
          "hide_name": 0,
          "bits": [ 721 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 717 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I3": {
          "hide_name": 0,
          "bits": [ 56, 55, 48, 656, 725 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I3_1_F": {
          "hide_name": 0,
          "bits": [ 727 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I3_F": {
          "hide_name": 0,
          "bits": [ 726 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_S0_O": {
          "hide_name": 0,
          "bits": [ 341, 35, 438, 439, 437, 434, 431 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_S0_O_LUT2_F_I1": {
          "hide_name": 0,
          "bits": [ 456, 728 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_S0_O_LUT2_F_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 729 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_S0_O_LUT2_F_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 731 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_S0_O_LUT2_F_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 733 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_S0_O_LUT2_F_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 734 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_S0_O_LUT2_F_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 732 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_S0_O_LUT2_F_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 735 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_S0_O_LUT2_F_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 736 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_S0_O_LUT2_F_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 730 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_S0_O_LUT2_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 737 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_S0_O_LUT2_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 739 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_S0_O_LUT2_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 740 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_S0_O_LUT2_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 738 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_S0_O_LUT2_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 741 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_S0_O_LUT2_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 742 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_S0_O_LUT4_F_1_I1": {
          "hide_name": 0,
          "bits": [ 532, 745, 631, 746 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_S0_O_LUT4_F_1_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 747 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_S0_O_LUT4_F_1_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 748 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_S0_O_LUT4_F_1_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 751 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_S0_O_LUT4_F_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 753 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_S0_O_LUT4_F_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 754 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_S0_O_LUT4_F_1_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 752 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_S0_O_LUT4_F_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 755 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_S0_O_LUT4_F_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 756 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_S0_O_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 757 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 718 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_S0": {
          "hide_name": 0,
          "bits": [ 379, 48, 724, 656, 719 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dc": {
          "hide_name": 0,
          "bits": [ 758 ],
          "attributes": {
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:25.7-25.9"
          }
        },
        "io_cs": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:11.12-11.17"
          }
        },
        "io_dc": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:12.12-12.17"
          }
        },
        "io_reset": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:13.12-13.20"
          }
        },
        "io_sclk": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:9.12-9.19"
          }
        },
        "io_sdin": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:10.12-10.19"
          }
        },
        "pixelCounter": {
          "hide_name": 0,
          "bits": [ 467, 463, 462, 461, 460, 474, 403, 458, 341, 358 ],
          "attributes": {
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:33.13-33.25"
          }
        },
        "pixelCounter_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 763 ],
          "attributes": {
          }
        },
        "pixelCounter_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 766 ],
          "attributes": {
          }
        },
        "pixelCounter_DFFE_Q_2_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 764 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:132.25-132.41|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "pixelCounter_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 768 ],
          "attributes": {
          }
        },
        "pixelCounter_DFFE_Q_3_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 767 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:132.25-132.41|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "pixelCounter_DFFE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 770 ],
          "attributes": {
          }
        },
        "pixelCounter_DFFE_Q_4_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 769 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:132.25-132.41|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "pixelCounter_DFFE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 772 ],
          "attributes": {
          }
        },
        "pixelCounter_DFFE_Q_5_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 771 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:132.25-132.41|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "pixelCounter_DFFE_Q_6_D": {
          "hide_name": 0,
          "bits": [ 774 ],
          "attributes": {
          }
        },
        "pixelCounter_DFFE_Q_6_D_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 775 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:132.25-132.41|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "pixelCounter_DFFE_Q_6_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 773 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:132.25-132.41|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "pixelCounter_DFFE_Q_8_D": {
          "hide_name": 0,
          "bits": [ 777 ],
          "attributes": {
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 778 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:132.25-132.41|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 780 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 779 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:132.25-132.41|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 341, 458, 403, 503, 776 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F": {
          "hide_name": 0,
          "bits": [ 474, 955, 782, 781 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I1": {
          "hide_name": 0,
          "bits": [ 358, 458, 508, 509, 492 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 403, 509, 783 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_F": {
          "hide_name": 0,
          "bits": [ 508, 35, 787, 786, 795, 797 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_F_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 790, 509, 788 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_F_LUT3_F_I2_LUT3_I2_F": {
          "hide_name": 0,
          "bits": [ 474, 532, 794, 791, 789 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_F_LUT3_F_I2_LUT3_I2_F_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 792 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_F_LUT3_F_I2_LUT3_I2_F_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 793 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_F_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 458, 474, 796, 459 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_F_LUT4_F_I2_LUT4_I2_F": {
          "hide_name": 0,
          "bits": [ 358, 35, 359, 360, 357, 354, 351 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_F_LUT4_F_I2_LUT4_I2_F_LUT4_F_I3": {
          "hide_name": 0,
          "bits": [ 460, 461, 507, 799 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_F_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_O_1_I0": {
          "hide_name": 0,
          "bits": [ 802 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_F_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_O_1_I1": {
          "hide_name": 0,
          "bits": [ 803 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_F_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_O_1_S0": {
          "hide_name": 0,
          "bits": [ 458, 460, 785, 516, 804 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_F_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 800 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_F_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 801 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_F_LUT4_F_I2_LUT4_I2_F_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 805 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_F_LUT4_F_I2_LUT4_I2_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 808 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_F_LUT4_F_I2_LUT4_I2_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 809 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_F_LUT4_F_I2_LUT4_I2_F_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 806 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_F_LUT4_F_I2_LUT4_I2_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 811 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_F_LUT4_F_I2_LUT4_I2_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 812 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_F_LUT4_F_I2_LUT4_I2_I3": {
          "hide_name": 0,
          "bits": [ 474, 496, 796, 798 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_F_LUT4_I2_F": {
          "hide_name": 0,
          "bits": [ 816 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_F_MUX2_LUT5_S0_1_I0": {
          "hide_name": 0,
          "bits": [ 819 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_F_MUX2_LUT5_S0_1_I1": {
          "hide_name": 0,
          "bits": [ 820 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_F_MUX2_LUT5_S0_1_O": {
          "hide_name": 0,
          "bits": [ 821 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_F_MUX2_LUT5_S0_I1": {
          "hide_name": 0,
          "bits": [ 817 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_F_MUX2_LUT5_S0_O": {
          "hide_name": 0,
          "bits": [ 818 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_I2": {
          "hide_name": 0,
          "bits": [ 458, 403, 503, 750, 749 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_I2_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 823 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_I2_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 825 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_I2_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 826 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_I2_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 824 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_I2_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 827 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_I2_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 828 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F": {
          "hide_name": 0,
          "bits": [ 474, 502, 831, 784, 829 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_LUT4_I2_F": {
          "hide_name": 0,
          "bits": [ 830 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 832 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 833 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_I1": {
          "hide_name": 0,
          "bits": [ 834 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O": {
          "hide_name": 0,
          "bits": [ 358, 403, 35, 404, 402, 399, 396, 393 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 35, 48, 835, 836 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_I0": {
          "hide_name": 0,
          "bits": [ 839 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_I1": {
          "hide_name": 0,
          "bits": [ 840 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0": {
          "hide_name": 0,
          "bits": [ 842, 341, 458, 403, 841 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 843 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 844 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0": {
          "hide_name": 0,
          "bits": [ 458, 403, 462, 503, 845 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F": {
          "hide_name": 0,
          "bits": [ 358, 35, 380, 360, 379, 376, 373 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 458, 474, 460, 461, 462, 463, 467, 846 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_I0": {
          "hide_name": 0,
          "bits": [ 848 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 850 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 852 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 854 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 855 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 853 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 856 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 857 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 851 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 858 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 860 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 861 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 859 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 862 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 863 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_I1": {
          "hide_name": 0,
          "bits": [ 849 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 864 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 866 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 868 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 869 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 867 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 870 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 871 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 865 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 872 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 874 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 875 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 873 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 876 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 877 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_O": {
          "hide_name": 0,
          "bits": [ 358, 508, 35, 723, 722 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_O_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 878 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 880 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 882 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 883 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 881 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 884 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 885 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_O_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 879 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 886 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 888 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 889 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 887 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 890 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 891 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 458, 846, 847, 500 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 892 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 893 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 897 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 899 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 900 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 898 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 901 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 902 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 903 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 905 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 906 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 904 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 907 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 908 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 837 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 838 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0": {
          "hide_name": 0,
          "bits": [ 909 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 911 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 913 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 915 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 916 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 914 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 917 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 918 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 912 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 919 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 921 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 922 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 920 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 923 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 924 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1": {
          "hide_name": 0,
          "bits": [ 910 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 925 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 927 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 929 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 930 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 928 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 931 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 932 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 926 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 933 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 935 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 936 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 934 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 937 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 938 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_I2": {
          "hide_name": 0,
          "bits": [ 942, 403, 474, 460, 785, 939 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_I2_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 940 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_I2_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 943 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_I2_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 945 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_I2_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 946 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_I2_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 944 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_I2_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 947 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_I2_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 948 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_I2_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 941 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_I2_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 949 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_I2_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 951 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_I2_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 952 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_I2_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 950 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_I2_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 953 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_I2_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 954 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT4_I1_F": {
          "hide_name": 0,
          "bits": [ 341, 342, 343, 344, 334, 331, 328 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT4_I1_F_LUT2_F_I1": {
          "hide_name": 0,
          "bits": [ 458, 956 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT4_I1_F_LUT2_F_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 957 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT4_I1_F_LUT2_F_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 959 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT4_I1_F_LUT2_F_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 960 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT4_I1_F_LUT2_F_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 958 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT4_I1_F_LUT2_F_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 961 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT4_I1_F_LUT2_F_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 962 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT4_I1_F_MUX2_LUT5_O_1_I0": {
          "hide_name": 0,
          "bits": [ 965 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT4_I1_F_MUX2_LUT5_O_1_I1": {
          "hide_name": 0,
          "bits": [ 966 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT4_I1_F_MUX2_LUT5_O_2_I0": {
          "hide_name": 0,
          "bits": [ 967 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT4_I1_F_MUX2_LUT5_O_2_I1": {
          "hide_name": 0,
          "bits": [ 968 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT4_I1_F_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 963 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT4_I1_F_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 964 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 969 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 970 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_1_I0": {
          "hide_name": 0,
          "bits": [ 974 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_1_I0_LUT3_F_I1": {
          "hide_name": 0,
          "bits": [ 532, 743, 744, 503, 776, 791 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_1_I1": {
          "hide_name": 0,
          "bits": [ 975 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_1_O": {
          "hide_name": 0,
          "bits": [ 976 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_I0": {
          "hide_name": 0,
          "bits": [ 977 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_I1": {
          "hide_name": 0,
          "bits": [ 978 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O": {
          "hide_name": 0,
          "bits": [ 358, 790, 982, 989, 979 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 980 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 983 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 984 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 981 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 985 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 986 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT8_O_I0": {
          "hide_name": 0,
          "bits": [ 987 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 990 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 992 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 994 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 995 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 993 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 996 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 997 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 991 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 998 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1000 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1001 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 999 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1002 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1003 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT8_O_I1": {
          "hide_name": 0,
          "bits": [ 988 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 1004 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1006 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1008 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1009 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1007 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1010 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1011 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 1005 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1012 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1014 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1015 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1013 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1016 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1017 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_I0": {
          "hide_name": 0,
          "bits": [ 971 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_I1": {
          "hide_name": 0,
          "bits": [ 972 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O": {
          "hide_name": 0,
          "bits": [ 973 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O": {
          "hide_name": 0,
          "bits": [ 341, 813, 814, 815, 810, 807 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_LUT2_F_I1": {
          "hide_name": 0,
          "bits": [ 458, 1018 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_LUT2_F_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 1019 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_LUT2_F_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1021 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_LUT2_F_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1023 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_LUT2_F_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1024 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_LUT2_F_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1022 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_LUT2_F_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1025 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_LUT2_F_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1026 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_LUT2_F_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 1020 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_LUT2_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1027 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_LUT2_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1029 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_LUT2_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1030 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_LUT2_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1028 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_LUT2_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1031 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_LUT2_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1032 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_LUT4_F_I3": {
          "hide_name": 0,
          "bits": [ 458, 403, 474, 1033 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_LUT4_F_I3_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1034 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_LUT4_F_I3_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1035 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1036 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1037 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 1038 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1040 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1042 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1043 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1041 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1044 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1045 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 1039 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1046 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1048 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1049 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1047 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1050 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1051 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0": {
          "hide_name": 0,
          "bits": [ 1055 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1058 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1059 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1": {
          "hide_name": 0,
          "bits": [ 1056 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1060 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1061 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_O": {
          "hide_name": 0,
          "bits": [ 1057 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I0": {
          "hide_name": 0,
          "bits": [ 1062 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1065 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1066 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I1": {
          "hide_name": 0,
          "bits": [ 1063 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1067 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1068 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_O": {
          "hide_name": 0,
          "bits": [ 1064 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I0": {
          "hide_name": 0,
          "bits": [ 1069 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1072 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1073 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I1": {
          "hide_name": 0,
          "bits": [ 1070 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1074 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1075 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_O": {
          "hide_name": 0,
          "bits": [ 1071 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_O_MUX2_LUT7_I0_O": {
          "hide_name": 0,
          "bits": [ 1076 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0": {
          "hide_name": 0,
          "bits": [ 1052 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1077 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1078 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1": {
          "hide_name": 0,
          "bits": [ 1053 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1079 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1080 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O": {
          "hide_name": 0,
          "bits": [ 1054 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O": {
          "hide_name": 0,
          "bits": [ 1081 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O": {
          "hide_name": 0,
          "bits": [ 341, 842, 895, 896, 894 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 358, 341, 1082 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_LUT3_F_I2_MUX2_LUT8_O_I0": {
          "hide_name": 0,
          "bits": [ 1083 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 1085 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1087 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1089 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1090 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1088 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1091 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1092 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 1086 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1093 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1095 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1096 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1094 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1097 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1098 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_LUT3_F_I2_MUX2_LUT8_O_I1": {
          "hide_name": 0,
          "bits": [ 1084 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 1099 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1101 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1103 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1104 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1102 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1105 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1106 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 1100 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1107 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1109 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1110 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1108 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1111 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1112 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 1113 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1115 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1117 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1118 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1116 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1119 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1120 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 1114 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1121 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1123 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1124 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1122 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1125 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1126 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I0": {
          "hide_name": 0,
          "bits": [ 1127 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 1129 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1131 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1133 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1134 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1132 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1135 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1136 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 1130 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1137 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1139 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1140 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1138 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1141 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1142 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I1": {
          "hide_name": 0,
          "bits": [ 1128 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 1143 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1145 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1147 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1148 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1146 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1149 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1150 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 1144 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1151 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1153 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1154 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1152 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1155 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1156 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_9_D": {
          "hide_name": 0,
          "bits": [ 1157 ],
          "attributes": {
          }
        },
        "pixelCounter_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 762 ],
          "attributes": {
          }
        },
        "pixelCounter_DFFE_Q_D_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 765 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:132.25-132.41|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "pixelCounter_DFFE_Q_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 1158 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:132.25-132.41|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "unused_bits": "0 "
          }
        },
        "reset": {
          "hide_name": 0,
          "bits": [ 759 ],
          "attributes": {
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:28.7-28.12"
          }
        },
        "reset_DFFSE_Q_D": {
          "hide_name": 0,
          "bits": [ 1159 ],
          "attributes": {
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 134, 76, 1161, 1162 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I2_LUT3_F_I1": {
          "hide_name": 0,
          "bits": [ 101, 1163, 1164 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3": {
          "hide_name": 0,
          "bits": [ 1162 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:92.18-92.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 1165 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:92.18-92.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 1167 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:92.18-92.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 1169 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:92.18-92.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 1171 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:92.18-92.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 1173 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:92.18-92.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 1175 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:92.18-92.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 1177 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:92.18-92.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 1179 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:92.18-92.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 1181 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:92.18-92.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 1183 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:92.18-92.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 1185 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:92.18-92.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 1187 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:92.18-92.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 1189 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:92.18-92.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 1191 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:92.18-92.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 1193 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:92.18-92.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 1195 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:92.18-92.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 1197 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:92.18-92.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 1199 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:92.18-92.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 1201 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:92.18-92.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 1203 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:92.18-92.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 1205 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:92.18-92.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 1207 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:92.18-92.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 1209 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:92.18-92.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 1211 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:92.18-92.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 1213 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:92.18-92.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 1215 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:92.18-92.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 1217 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:92.18-92.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 1219 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:92.18-92.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 1221 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:92.18-92.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 1223 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:92.18-92.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 1225 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:92.18-92.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 1227 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:92.18-92.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29"
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 1229 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 1228 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 1226 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 1224 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 1222 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 1220 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 1218 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 1216 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 1214 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 1212 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 1210 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 1208 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 1206 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 1204 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 1202 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 1200 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 1198 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 1196 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 1194 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 1192 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 1190 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 1188 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 1186 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 1184 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 1182 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 1180 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 1178 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 1176 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 1174 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 1172 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 1170 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 1168 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 1166 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "reset_DFFSE_Q_SET": {
          "hide_name": 0,
          "bits": [ 1160 ],
          "attributes": {
          }
        },
        "sclk": {
          "hide_name": 0,
          "bits": [ 760 ],
          "attributes": {
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:26.7-26.11"
          }
        },
        "sdin": {
          "hide_name": 0,
          "bits": [ 761 ],
          "attributes": {
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:27.7-27.11"
          }
        },
        "sdin_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 68, 69, 70, 71, 67 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "sdin_DFFE_Q_CE_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 105, 109, 1283, 1231, 36 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "sdin_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I0": {
          "hide_name": 0,
          "bits": [ 1232 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "sdin_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 1234 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "sdin_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1236 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "sdin_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1238 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "sdin_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1239 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "sdin_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1237 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "sdin_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1240 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "sdin_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1241 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "sdin_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 1235 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "sdin_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1242 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "sdin_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1244 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "sdin_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1245 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "sdin_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1243 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "sdin_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1246 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "sdin_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1247 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "sdin_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I1": {
          "hide_name": 0,
          "bits": [ 1233 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "sdin_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 1248 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "sdin_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1250 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "sdin_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1252 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "sdin_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1253 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "sdin_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1251 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "sdin_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1254 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "sdin_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1255 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "sdin_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 1249 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "sdin_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1256 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "sdin_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1258 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "sdin_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1259 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "sdin_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1257 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "sdin_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1260 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "sdin_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1261 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "sdin_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 1230 ],
          "attributes": {
          }
        },
        "sdin_DFFE_Q_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1262 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "sdin_DFFE_Q_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1263 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "sdin_DFFE_Q_D_MUX2_LUT5_O_S0": {
          "hide_name": 0,
          "bits": [ 11, 13, 1265, 1266, 1264 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "sdin_DFFE_Q_D_MUX2_LUT5_O_S0_LUT3_F_2_I1": {
          "hide_name": 0,
          "bits": [ 20, 1267, 1268 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "startupCommands": {
          "hide_name": 0,
          "bits": [ 19, 19, 19, 19, 18, 19, 18, 19, 18, 18, 19, 18, 18, 19, 18, 19, 18, 18, 19, 18, 19, 18, 18, 18, 19, 18, 19, 19, 18, 18, 18, 19, 18, 18, 18, 18, 18, 19, 18, 18, 19, 19, 18, 19, 19, 18, 19, 19, 18, 19, 18, 18, 18, 19, 18, 18, 19, 18, 18, 19, 19, 18, 19, 19, 18, 18, 18, 18, 18, 18, 18, 19, 19, 18, 19, 18, 19, 18, 19, 19, 18, 18, 18, 18, 18, 18, 18, 18, 19, 19, 18, 18, 19, 18, 19, 19, 19, 19, 19, 19, 19, 19, 18, 18, 18, 18, 18, 19, 18, 19, 18, 19, 19, 18, 18, 18, 18, 19, 18, 19, 18, 18, 18, 18, 18, 18, 19, 18, 18, 18, 18, 19, 18, 18, 19, 19, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 19, 18, 18, 18, 19, 19, 18, 18, 19, 18, 19, 19, 19, 19, 19, 19, 19, 19, 18, 19, 18, 18, 18, 18, 18, 18, 19, 18, 19, 19, 19, 18, 19, 18, 19 ],
          "attributes": {
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:36.36-36.51"
          }
        },
        "state": {
          "hide_name": 0,
          "bits": [ 42, 41, 40 ],
          "attributes": {
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:23.13-23.18"
          }
        },
        "state_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 1270 ],
          "attributes": {
          }
        },
        "state_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 1271 ],
          "attributes": {
          }
        },
        "state_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 1269 ],
          "attributes": {
          }
        },
        "state_DFFE_Q_CE_LUT2_F_I0": {
          "hide_name": 0,
          "bits": [ 1272, 244 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "state_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1273 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "state_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1276 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "state_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1277 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "state_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1274 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "state_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1279 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "state_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 105, 109, 1283, 1281, 1284 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "state_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I2_1_F": {
          "hide_name": 0,
          "bits": [ 1286 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "state_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I2_F": {
          "hide_name": 0,
          "bits": [ 1285 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "state_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I2_F_MUX2_LUT5_I1_I0": {
          "hide_name": 0,
          "bits": [ 1287 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "state_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I2_F_MUX2_LUT5_I1_O": {
          "hide_name": 0,
          "bits": [ 1281, 23, 1282, 37, 1278, 1275 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "state_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1288 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "state_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1291 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "state_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1292 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "state_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1289 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "state_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1294 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "state_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1295 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "state_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_O_S0": {
          "hide_name": 0,
          "bits": [ 156, 161, 165, 64, 1293, 1290 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "state_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_O_S0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1296 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "state_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_O_S0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1297 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "state_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_I0_MUX2_LUT5_S0_I0": {
          "hide_name": 0,
          "bits": [ 1298 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "state_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_I0_MUX2_LUT5_S0_O": {
          "hide_name": 0,
          "bits": [ 36, 37, 38 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "state_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1280 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        }
      }
    }
  }
}
