
*** Running vivado
    with args -log Accumulator_MultiDMA_bd_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Accumulator_MultiDMA_bd_wrapper.tcl


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source Accumulator_MultiDMA_bd_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/yuhaoliu/Tools/Hardware/Xilinx/Vivado/2020.2/data/ip'.
add_files: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2414.254 ; gain = 8.016 ; free physical = 6502 ; free virtual = 23972
Command: synth_design -top Accumulator_MultiDMA_bd_wrapper -part xczu3eg-sbva484-1-i
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 68644
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2770.680 ; gain = 30.801 ; free physical = 4665 ; free virtual = 22272
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Accumulator_MultiDMA_bd_wrapper' [/home/yuhaoliu/Projects/Verilog/AXI-MultiDMA-Ultra96V2/src/bd/Accumulator_MultiDMA_bd/hdl/Accumulator_MultiDMA_bd_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'Accumulator_MultiDMA_bd' [/home/yuhaoliu/Projects/Verilog/AXI-MultiDMA-Ultra96V2/src/bd/Accumulator_MultiDMA_bd/synth/Accumulator_MultiDMA_bd.v:13]
INFO: [Synth 8-6157] synthesizing module 'Accumulator_MultiDMA_bd_Accumulator_MultiDMA_0_0' [/home/yuhaoliu/Projects/Verilog/AXI-MultiDMA-Ultra96V2/Accumulator_MultiDMA.runs/synth_1/.Xil/Vivado-68535-atlas/realtime/Accumulator_MultiDMA_bd_Accumulator_MultiDMA_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Accumulator_MultiDMA_bd_Accumulator_MultiDMA_0_0' (1#1) [/home/yuhaoliu/Projects/Verilog/AXI-MultiDMA-Ultra96V2/Accumulator_MultiDMA.runs/synth_1/.Xil/Vivado-68535-atlas/realtime/Accumulator_MultiDMA_bd_Accumulator_MultiDMA_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Accumulator_MultiDMA_bd_axi_dma_0_0' [/home/yuhaoliu/Projects/Verilog/AXI-MultiDMA-Ultra96V2/Accumulator_MultiDMA.runs/synth_1/.Xil/Vivado-68535-atlas/realtime/Accumulator_MultiDMA_bd_axi_dma_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Accumulator_MultiDMA_bd_axi_dma_0_0' (2#1) [/home/yuhaoliu/Projects/Verilog/AXI-MultiDMA-Ultra96V2/Accumulator_MultiDMA.runs/synth_1/.Xil/Vivado-68535-atlas/realtime/Accumulator_MultiDMA_bd_axi_dma_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mm2s_prmry_reset_out_n' of module 'Accumulator_MultiDMA_bd_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/yuhaoliu/Projects/Verilog/AXI-MultiDMA-Ultra96V2/src/bd/Accumulator_MultiDMA_bd/synth/Accumulator_MultiDMA_bd.v:361]
WARNING: [Synth 8-7071] port 's2mm_prmry_reset_out_n' of module 'Accumulator_MultiDMA_bd_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/yuhaoliu/Projects/Verilog/AXI-MultiDMA-Ultra96V2/src/bd/Accumulator_MultiDMA_bd/synth/Accumulator_MultiDMA_bd.v:361]
WARNING: [Synth 8-7071] port 'mm2s_introut' of module 'Accumulator_MultiDMA_bd_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/yuhaoliu/Projects/Verilog/AXI-MultiDMA-Ultra96V2/src/bd/Accumulator_MultiDMA_bd/synth/Accumulator_MultiDMA_bd.v:361]
WARNING: [Synth 8-7071] port 's2mm_introut' of module 'Accumulator_MultiDMA_bd_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/yuhaoliu/Projects/Verilog/AXI-MultiDMA-Ultra96V2/src/bd/Accumulator_MultiDMA_bd/synth/Accumulator_MultiDMA_bd.v:361]
WARNING: [Synth 8-7071] port 'axi_dma_tstvec' of module 'Accumulator_MultiDMA_bd_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/yuhaoliu/Projects/Verilog/AXI-MultiDMA-Ultra96V2/src/bd/Accumulator_MultiDMA_bd/synth/Accumulator_MultiDMA_bd.v:361]
WARNING: [Synth 8-7023] instance 'axi_dma_0' of module 'Accumulator_MultiDMA_bd_axi_dma_0_0' has 64 connections declared, but only 59 given [/home/yuhaoliu/Projects/Verilog/AXI-MultiDMA-Ultra96V2/src/bd/Accumulator_MultiDMA_bd/synth/Accumulator_MultiDMA_bd.v:361]
INFO: [Synth 8-6157] synthesizing module 'Accumulator_MultiDMA_bd_axi_dma_1_0' [/home/yuhaoliu/Projects/Verilog/AXI-MultiDMA-Ultra96V2/Accumulator_MultiDMA.runs/synth_1/.Xil/Vivado-68535-atlas/realtime/Accumulator_MultiDMA_bd_axi_dma_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Accumulator_MultiDMA_bd_axi_dma_1_0' (3#1) [/home/yuhaoliu/Projects/Verilog/AXI-MultiDMA-Ultra96V2/Accumulator_MultiDMA.runs/synth_1/.Xil/Vivado-68535-atlas/realtime/Accumulator_MultiDMA_bd_axi_dma_1_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mm2s_prmry_reset_out_n' of module 'Accumulator_MultiDMA_bd_axi_dma_1_0' is unconnected for instance 'axi_dma_1' [/home/yuhaoliu/Projects/Verilog/AXI-MultiDMA-Ultra96V2/src/bd/Accumulator_MultiDMA_bd/synth/Accumulator_MultiDMA_bd.v:421]
WARNING: [Synth 8-7071] port 'mm2s_introut' of module 'Accumulator_MultiDMA_bd_axi_dma_1_0' is unconnected for instance 'axi_dma_1' [/home/yuhaoliu/Projects/Verilog/AXI-MultiDMA-Ultra96V2/src/bd/Accumulator_MultiDMA_bd/synth/Accumulator_MultiDMA_bd.v:421]
WARNING: [Synth 8-7071] port 'axi_dma_tstvec' of module 'Accumulator_MultiDMA_bd_axi_dma_1_0' is unconnected for instance 'axi_dma_1' [/home/yuhaoliu/Projects/Verilog/AXI-MultiDMA-Ultra96V2/src/bd/Accumulator_MultiDMA_bd/synth/Accumulator_MultiDMA_bd.v:421]
WARNING: [Synth 8-7023] instance 'axi_dma_1' of module 'Accumulator_MultiDMA_bd_axi_dma_1_0' has 40 connections declared, but only 37 given [/home/yuhaoliu/Projects/Verilog/AXI-MultiDMA-Ultra96V2/src/bd/Accumulator_MultiDMA_bd/synth/Accumulator_MultiDMA_bd.v:421]
INFO: [Synth 8-6157] synthesizing module 'Accumulator_MultiDMA_bd_axi_dma_1_1' [/home/yuhaoliu/Projects/Verilog/AXI-MultiDMA-Ultra96V2/Accumulator_MultiDMA.runs/synth_1/.Xil/Vivado-68535-atlas/realtime/Accumulator_MultiDMA_bd_axi_dma_1_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Accumulator_MultiDMA_bd_axi_dma_1_1' (4#1) [/home/yuhaoliu/Projects/Verilog/AXI-MultiDMA-Ultra96V2/Accumulator_MultiDMA.runs/synth_1/.Xil/Vivado-68535-atlas/realtime/Accumulator_MultiDMA_bd_axi_dma_1_1_stub.v:6]
WARNING: [Synth 8-7071] port 'mm2s_prmry_reset_out_n' of module 'Accumulator_MultiDMA_bd_axi_dma_1_1' is unconnected for instance 'axi_dma_2' [/home/yuhaoliu/Projects/Verilog/AXI-MultiDMA-Ultra96V2/src/bd/Accumulator_MultiDMA_bd/synth/Accumulator_MultiDMA_bd.v:459]
WARNING: [Synth 8-7071] port 'mm2s_introut' of module 'Accumulator_MultiDMA_bd_axi_dma_1_1' is unconnected for instance 'axi_dma_2' [/home/yuhaoliu/Projects/Verilog/AXI-MultiDMA-Ultra96V2/src/bd/Accumulator_MultiDMA_bd/synth/Accumulator_MultiDMA_bd.v:459]
WARNING: [Synth 8-7071] port 'axi_dma_tstvec' of module 'Accumulator_MultiDMA_bd_axi_dma_1_1' is unconnected for instance 'axi_dma_2' [/home/yuhaoliu/Projects/Verilog/AXI-MultiDMA-Ultra96V2/src/bd/Accumulator_MultiDMA_bd/synth/Accumulator_MultiDMA_bd.v:459]
WARNING: [Synth 8-7023] instance 'axi_dma_2' of module 'Accumulator_MultiDMA_bd_axi_dma_1_1' has 40 connections declared, but only 37 given [/home/yuhaoliu/Projects/Verilog/AXI-MultiDMA-Ultra96V2/src/bd/Accumulator_MultiDMA_bd/synth/Accumulator_MultiDMA_bd.v:459]
INFO: [Synth 8-6157] synthesizing module 'Accumulator_MultiDMA_bd_axi_dma_1_2' [/home/yuhaoliu/Projects/Verilog/AXI-MultiDMA-Ultra96V2/Accumulator_MultiDMA.runs/synth_1/.Xil/Vivado-68535-atlas/realtime/Accumulator_MultiDMA_bd_axi_dma_1_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Accumulator_MultiDMA_bd_axi_dma_1_2' (5#1) [/home/yuhaoliu/Projects/Verilog/AXI-MultiDMA-Ultra96V2/Accumulator_MultiDMA.runs/synth_1/.Xil/Vivado-68535-atlas/realtime/Accumulator_MultiDMA_bd_axi_dma_1_2_stub.v:6]
WARNING: [Synth 8-7071] port 'mm2s_prmry_reset_out_n' of module 'Accumulator_MultiDMA_bd_axi_dma_1_2' is unconnected for instance 'axi_dma_3' [/home/yuhaoliu/Projects/Verilog/AXI-MultiDMA-Ultra96V2/src/bd/Accumulator_MultiDMA_bd/synth/Accumulator_MultiDMA_bd.v:497]
WARNING: [Synth 8-7071] port 'mm2s_introut' of module 'Accumulator_MultiDMA_bd_axi_dma_1_2' is unconnected for instance 'axi_dma_3' [/home/yuhaoliu/Projects/Verilog/AXI-MultiDMA-Ultra96V2/src/bd/Accumulator_MultiDMA_bd/synth/Accumulator_MultiDMA_bd.v:497]
WARNING: [Synth 8-7071] port 'axi_dma_tstvec' of module 'Accumulator_MultiDMA_bd_axi_dma_1_2' is unconnected for instance 'axi_dma_3' [/home/yuhaoliu/Projects/Verilog/AXI-MultiDMA-Ultra96V2/src/bd/Accumulator_MultiDMA_bd/synth/Accumulator_MultiDMA_bd.v:497]
WARNING: [Synth 8-7023] instance 'axi_dma_3' of module 'Accumulator_MultiDMA_bd_axi_dma_1_2' has 40 connections declared, but only 37 given [/home/yuhaoliu/Projects/Verilog/AXI-MultiDMA-Ultra96V2/src/bd/Accumulator_MultiDMA_bd/synth/Accumulator_MultiDMA_bd.v:497]
INFO: [Synth 8-6157] synthesizing module 'Accumulator_MultiDMA_bd_axi_gpio_0_0' [/home/yuhaoliu/Projects/Verilog/AXI-MultiDMA-Ultra96V2/Accumulator_MultiDMA.runs/synth_1/.Xil/Vivado-68535-atlas/realtime/Accumulator_MultiDMA_bd_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Accumulator_MultiDMA_bd_axi_gpio_0_0' (6#1) [/home/yuhaoliu/Projects/Verilog/AXI-MultiDMA-Ultra96V2/Accumulator_MultiDMA.runs/synth_1/.Xil/Vivado-68535-atlas/realtime/Accumulator_MultiDMA_bd_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Accumulator_MultiDMA_bd_axi_gpio_0_1' [/home/yuhaoliu/Projects/Verilog/AXI-MultiDMA-Ultra96V2/Accumulator_MultiDMA.runs/synth_1/.Xil/Vivado-68535-atlas/realtime/Accumulator_MultiDMA_bd_axi_gpio_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Accumulator_MultiDMA_bd_axi_gpio_0_1' (7#1) [/home/yuhaoliu/Projects/Verilog/AXI-MultiDMA-Ultra96V2/Accumulator_MultiDMA.runs/synth_1/.Xil/Vivado-68535-atlas/realtime/Accumulator_MultiDMA_bd_axi_gpio_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Accumulator_MultiDMA_bd_axi_gpio_0_2' [/home/yuhaoliu/Projects/Verilog/AXI-MultiDMA-Ultra96V2/Accumulator_MultiDMA.runs/synth_1/.Xil/Vivado-68535-atlas/realtime/Accumulator_MultiDMA_bd_axi_gpio_0_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Accumulator_MultiDMA_bd_axi_gpio_0_2' (8#1) [/home/yuhaoliu/Projects/Verilog/AXI-MultiDMA-Ultra96V2/Accumulator_MultiDMA.runs/synth_1/.Xil/Vivado-68535-atlas/realtime/Accumulator_MultiDMA_bd_axi_gpio_0_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Accumulator_MultiDMA_bd_axi_gpio_0_3' [/home/yuhaoliu/Projects/Verilog/AXI-MultiDMA-Ultra96V2/Accumulator_MultiDMA.runs/synth_1/.Xil/Vivado-68535-atlas/realtime/Accumulator_MultiDMA_bd_axi_gpio_0_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Accumulator_MultiDMA_bd_axi_gpio_0_3' (9#1) [/home/yuhaoliu/Projects/Verilog/AXI-MultiDMA-Ultra96V2/Accumulator_MultiDMA.runs/synth_1/.Xil/Vivado-68535-atlas/realtime/Accumulator_MultiDMA_bd_axi_gpio_0_3_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Accumulator_MultiDMA_bd_axi_smc_0' [/home/yuhaoliu/Projects/Verilog/AXI-MultiDMA-Ultra96V2/Accumulator_MultiDMA.runs/synth_1/.Xil/Vivado-68535-atlas/realtime/Accumulator_MultiDMA_bd_axi_smc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Accumulator_MultiDMA_bd_axi_smc_0' (10#1) [/home/yuhaoliu/Projects/Verilog/AXI-MultiDMA-Ultra96V2/Accumulator_MultiDMA.runs/synth_1/.Xil/Vivado-68535-atlas/realtime/Accumulator_MultiDMA_bd_axi_smc_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Accumulator_MultiDMA_bd_ps8_0_axi_periph_0' [/home/yuhaoliu/Projects/Verilog/AXI-MultiDMA-Ultra96V2/src/bd/Accumulator_MultiDMA_bd/synth/Accumulator_MultiDMA_bd.v:1012]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_POOG5M' [/home/yuhaoliu/Projects/Verilog/AXI-MultiDMA-Ultra96V2/src/bd/Accumulator_MultiDMA_bd/synth/Accumulator_MultiDMA_bd.v:2293]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_POOG5M' (11#1) [/home/yuhaoliu/Projects/Verilog/AXI-MultiDMA-Ultra96V2/src/bd/Accumulator_MultiDMA_bd/synth/Accumulator_MultiDMA_bd.v:2293]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_TIJWVT' [/home/yuhaoliu/Projects/Verilog/AXI-MultiDMA-Ultra96V2/src/bd/Accumulator_MultiDMA_bd/synth/Accumulator_MultiDMA_bd.v:2418]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_TIJWVT' (12#1) [/home/yuhaoliu/Projects/Verilog/AXI-MultiDMA-Ultra96V2/src/bd/Accumulator_MultiDMA_bd/synth/Accumulator_MultiDMA_bd.v:2418]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_DQ45D8' [/home/yuhaoliu/Projects/Verilog/AXI-MultiDMA-Ultra96V2/src/bd/Accumulator_MultiDMA_bd/synth/Accumulator_MultiDMA_bd.v:2543]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_DQ45D8' (13#1) [/home/yuhaoliu/Projects/Verilog/AXI-MultiDMA-Ultra96V2/src/bd/Accumulator_MultiDMA_bd/synth/Accumulator_MultiDMA_bd.v:2543]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_23499B' [/home/yuhaoliu/Projects/Verilog/AXI-MultiDMA-Ultra96V2/src/bd/Accumulator_MultiDMA_bd/synth/Accumulator_MultiDMA_bd.v:2668]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_23499B' (14#1) [/home/yuhaoliu/Projects/Verilog/AXI-MultiDMA-Ultra96V2/src/bd/Accumulator_MultiDMA_bd/synth/Accumulator_MultiDMA_bd.v:2668]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_11JXUKM' [/home/yuhaoliu/Projects/Verilog/AXI-MultiDMA-Ultra96V2/src/bd/Accumulator_MultiDMA_bd/synth/Accumulator_MultiDMA_bd.v:2793]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_11JXUKM' (15#1) [/home/yuhaoliu/Projects/Verilog/AXI-MultiDMA-Ultra96V2/src/bd/Accumulator_MultiDMA_bd/synth/Accumulator_MultiDMA_bd.v:2793]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_1DAND9X' [/home/yuhaoliu/Projects/Verilog/AXI-MultiDMA-Ultra96V2/src/bd/Accumulator_MultiDMA_bd/synth/Accumulator_MultiDMA_bd.v:2925]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_1DAND9X' (16#1) [/home/yuhaoliu/Projects/Verilog/AXI-MultiDMA-Ultra96V2/src/bd/Accumulator_MultiDMA_bd/synth/Accumulator_MultiDMA_bd.v:2925]
INFO: [Synth 8-6157] synthesizing module 'm06_couplers_imp_1T4RPI8' [/home/yuhaoliu/Projects/Verilog/AXI-MultiDMA-Ultra96V2/src/bd/Accumulator_MultiDMA_bd/synth/Accumulator_MultiDMA_bd.v:3057]
INFO: [Synth 8-6155] done synthesizing module 'm06_couplers_imp_1T4RPI8' (17#1) [/home/yuhaoliu/Projects/Verilog/AXI-MultiDMA-Ultra96V2/src/bd/Accumulator_MultiDMA_bd/synth/Accumulator_MultiDMA_bd.v:3057]
INFO: [Synth 8-6157] synthesizing module 'm07_couplers_imp_1P4M9EB' [/home/yuhaoliu/Projects/Verilog/AXI-MultiDMA-Ultra96V2/src/bd/Accumulator_MultiDMA_bd/synth/Accumulator_MultiDMA_bd.v:3189]
INFO: [Synth 8-6155] done synthesizing module 'm07_couplers_imp_1P4M9EB' (18#1) [/home/yuhaoliu/Projects/Verilog/AXI-MultiDMA-Ultra96V2/src/bd/Accumulator_MultiDMA_bd/synth/Accumulator_MultiDMA_bd.v:3189]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_63ISQF' [/home/yuhaoliu/Projects/Verilog/AXI-MultiDMA-Ultra96V2/src/bd/Accumulator_MultiDMA_bd/synth/Accumulator_MultiDMA_bd.v:3321]
INFO: [Synth 8-6157] synthesizing module 'Accumulator_MultiDMA_bd_auto_ds_0' [/home/yuhaoliu/Projects/Verilog/AXI-MultiDMA-Ultra96V2/Accumulator_MultiDMA.runs/synth_1/.Xil/Vivado-68535-atlas/realtime/Accumulator_MultiDMA_bd_auto_ds_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Accumulator_MultiDMA_bd_auto_ds_0' (19#1) [/home/yuhaoliu/Projects/Verilog/AXI-MultiDMA-Ultra96V2/Accumulator_MultiDMA.runs/synth_1/.Xil/Vivado-68535-atlas/realtime/Accumulator_MultiDMA_bd_auto_ds_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Accumulator_MultiDMA_bd_auto_pc_0' [/home/yuhaoliu/Projects/Verilog/AXI-MultiDMA-Ultra96V2/Accumulator_MultiDMA.runs/synth_1/.Xil/Vivado-68535-atlas/realtime/Accumulator_MultiDMA_bd_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Accumulator_MultiDMA_bd_auto_pc_0' (20#1) [/home/yuhaoliu/Projects/Verilog/AXI-MultiDMA-Ultra96V2/Accumulator_MultiDMA.runs/synth_1/.Xil/Vivado-68535-atlas/realtime/Accumulator_MultiDMA_bd_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_63ISQF' (21#1) [/home/yuhaoliu/Projects/Verilog/AXI-MultiDMA-Ultra96V2/src/bd/Accumulator_MultiDMA_bd/synth/Accumulator_MultiDMA_bd.v:3321]
INFO: [Synth 8-6157] synthesizing module 'Accumulator_MultiDMA_bd_xbar_0' [/home/yuhaoliu/Projects/Verilog/AXI-MultiDMA-Ultra96V2/Accumulator_MultiDMA.runs/synth_1/.Xil/Vivado-68535-atlas/realtime/Accumulator_MultiDMA_bd_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Accumulator_MultiDMA_bd_xbar_0' (22#1) [/home/yuhaoliu/Projects/Verilog/AXI-MultiDMA-Ultra96V2/Accumulator_MultiDMA.runs/synth_1/.Xil/Vivado-68535-atlas/realtime/Accumulator_MultiDMA_bd_xbar_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'Accumulator_MultiDMA_bd_xbar_0' is unconnected for instance 'xbar' [/home/yuhaoliu/Projects/Verilog/AXI-MultiDMA-Ultra96V2/src/bd/Accumulator_MultiDMA_bd/synth/Accumulator_MultiDMA_bd.v:2252]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'Accumulator_MultiDMA_bd_xbar_0' is unconnected for instance 'xbar' [/home/yuhaoliu/Projects/Verilog/AXI-MultiDMA-Ultra96V2/src/bd/Accumulator_MultiDMA_bd/synth/Accumulator_MultiDMA_bd.v:2252]
WARNING: [Synth 8-7023] instance 'xbar' of module 'Accumulator_MultiDMA_bd_xbar_0' has 40 connections declared, but only 38 given [/home/yuhaoliu/Projects/Verilog/AXI-MultiDMA-Ultra96V2/src/bd/Accumulator_MultiDMA_bd/synth/Accumulator_MultiDMA_bd.v:2252]
INFO: [Synth 8-6155] done synthesizing module 'Accumulator_MultiDMA_bd_ps8_0_axi_periph_0' (23#1) [/home/yuhaoliu/Projects/Verilog/AXI-MultiDMA-Ultra96V2/src/bd/Accumulator_MultiDMA_bd/synth/Accumulator_MultiDMA_bd.v:1012]
INFO: [Synth 8-6157] synthesizing module 'Accumulator_MultiDMA_bd_rst_ps8_0_100M_0' [/home/yuhaoliu/Projects/Verilog/AXI-MultiDMA-Ultra96V2/Accumulator_MultiDMA.runs/synth_1/.Xil/Vivado-68535-atlas/realtime/Accumulator_MultiDMA_bd_rst_ps8_0_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Accumulator_MultiDMA_bd_rst_ps8_0_100M_0' (24#1) [/home/yuhaoliu/Projects/Verilog/AXI-MultiDMA-Ultra96V2/Accumulator_MultiDMA.runs/synth_1/.Xil/Vivado-68535-atlas/realtime/Accumulator_MultiDMA_bd_rst_ps8_0_100M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'Accumulator_MultiDMA_bd_rst_ps8_0_100M_0' is unconnected for instance 'rst_ps8_0_100M' [/home/yuhaoliu/Projects/Verilog/AXI-MultiDMA-Ultra96V2/src/bd/Accumulator_MultiDMA_bd/synth/Accumulator_MultiDMA_bd.v:923]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'Accumulator_MultiDMA_bd_rst_ps8_0_100M_0' is unconnected for instance 'rst_ps8_0_100M' [/home/yuhaoliu/Projects/Verilog/AXI-MultiDMA-Ultra96V2/src/bd/Accumulator_MultiDMA_bd/synth/Accumulator_MultiDMA_bd.v:923]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'Accumulator_MultiDMA_bd_rst_ps8_0_100M_0' is unconnected for instance 'rst_ps8_0_100M' [/home/yuhaoliu/Projects/Verilog/AXI-MultiDMA-Ultra96V2/src/bd/Accumulator_MultiDMA_bd/synth/Accumulator_MultiDMA_bd.v:923]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'Accumulator_MultiDMA_bd_rst_ps8_0_100M_0' is unconnected for instance 'rst_ps8_0_100M' [/home/yuhaoliu/Projects/Verilog/AXI-MultiDMA-Ultra96V2/src/bd/Accumulator_MultiDMA_bd/synth/Accumulator_MultiDMA_bd.v:923]
WARNING: [Synth 8-7023] instance 'rst_ps8_0_100M' of module 'Accumulator_MultiDMA_bd_rst_ps8_0_100M_0' has 10 connections declared, but only 6 given [/home/yuhaoliu/Projects/Verilog/AXI-MultiDMA-Ultra96V2/src/bd/Accumulator_MultiDMA_bd/synth/Accumulator_MultiDMA_bd.v:923]
INFO: [Synth 8-6157] synthesizing module 'Accumulator_MultiDMA_bd_zynq_ultra_ps_e_0_0' [/home/yuhaoliu/Projects/Verilog/AXI-MultiDMA-Ultra96V2/Accumulator_MultiDMA.runs/synth_1/.Xil/Vivado-68535-atlas/realtime/Accumulator_MultiDMA_bd_zynq_ultra_ps_e_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Accumulator_MultiDMA_bd_zynq_ultra_ps_e_0_0' (25#1) [/home/yuhaoliu/Projects/Verilog/AXI-MultiDMA-Ultra96V2/Accumulator_MultiDMA.runs/synth_1/.Xil/Vivado-68535-atlas/realtime/Accumulator_MultiDMA_bd_zynq_ultra_ps_e_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'maxigp0_awuser' of module 'Accumulator_MultiDMA_bd_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/yuhaoliu/Projects/Verilog/AXI-MultiDMA-Ultra96V2/src/bd/Accumulator_MultiDMA_bd/synth/Accumulator_MultiDMA_bd.v:930]
WARNING: [Synth 8-7071] port 'maxigp0_aruser' of module 'Accumulator_MultiDMA_bd_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/yuhaoliu/Projects/Verilog/AXI-MultiDMA-Ultra96V2/src/bd/Accumulator_MultiDMA_bd/synth/Accumulator_MultiDMA_bd.v:930]
WARNING: [Synth 8-7071] port 'saxigp0_bid' of module 'Accumulator_MultiDMA_bd_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/yuhaoliu/Projects/Verilog/AXI-MultiDMA-Ultra96V2/src/bd/Accumulator_MultiDMA_bd/synth/Accumulator_MultiDMA_bd.v:930]
WARNING: [Synth 8-7071] port 'saxigp0_rid' of module 'Accumulator_MultiDMA_bd_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/yuhaoliu/Projects/Verilog/AXI-MultiDMA-Ultra96V2/src/bd/Accumulator_MultiDMA_bd/synth/Accumulator_MultiDMA_bd.v:930]
WARNING: [Synth 8-7023] instance 'zynq_ultra_ps_e_0' of module 'Accumulator_MultiDMA_bd_zynq_ultra_ps_e_0_0' has 83 connections declared, but only 79 given [/home/yuhaoliu/Projects/Verilog/AXI-MultiDMA-Ultra96V2/src/bd/Accumulator_MultiDMA_bd/synth/Accumulator_MultiDMA_bd.v:930]
INFO: [Synth 8-6155] done synthesizing module 'Accumulator_MultiDMA_bd' (26#1) [/home/yuhaoliu/Projects/Verilog/AXI-MultiDMA-Ultra96V2/src/bd/Accumulator_MultiDMA_bd/synth/Accumulator_MultiDMA_bd.v:13]
INFO: [Synth 8-6155] done synthesizing module 'Accumulator_MultiDMA_bd_wrapper' (27#1) [/home/yuhaoliu/Projects/Verilog/AXI-MultiDMA-Ultra96V2/src/bd/Accumulator_MultiDMA_bd/hdl/Accumulator_MultiDMA_bd_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2819.586 ; gain = 79.707 ; free physical = 5384 ; free virtual = 22992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2833.461 ; gain = 93.582 ; free physical = 5445 ; free virtual = 23052
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2833.461 ; gain = 93.582 ; free physical = 5445 ; free virtual = 23052
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2833.461 ; gain = 0.000 ; free physical = 5438 ; free virtual = 23046
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/yuhaoliu/Projects/Verilog/AXI-MultiDMA-Ultra96V2/src/bd/Accumulator_MultiDMA_bd/ip/Accumulator_MultiDMA_bd_zynq_ultra_ps_e_0_0/Accumulator_MultiDMA_bd_zynq_ultra_ps_e_0_0/Accumulator_MultiDMA_bd_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0'
Finished Parsing XDC File [/home/yuhaoliu/Projects/Verilog/AXI-MultiDMA-Ultra96V2/src/bd/Accumulator_MultiDMA_bd/ip/Accumulator_MultiDMA_bd_zynq_ultra_ps_e_0_0/Accumulator_MultiDMA_bd_zynq_ultra_ps_e_0_0/Accumulator_MultiDMA_bd_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0'
Parsing XDC File [/home/yuhaoliu/Projects/Verilog/AXI-MultiDMA-Ultra96V2/src/bd/Accumulator_MultiDMA_bd/ip/Accumulator_MultiDMA_bd_axi_gpio_0_0/Accumulator_MultiDMA_bd_axi_gpio_0_0/Accumulator_MultiDMA_bd_axi_gpio_0_0_in_context.xdc] for cell 'Accumulator_MultiDMA_bd_i/axi_gpio_0'
Finished Parsing XDC File [/home/yuhaoliu/Projects/Verilog/AXI-MultiDMA-Ultra96V2/src/bd/Accumulator_MultiDMA_bd/ip/Accumulator_MultiDMA_bd_axi_gpio_0_0/Accumulator_MultiDMA_bd_axi_gpio_0_0/Accumulator_MultiDMA_bd_axi_gpio_0_0_in_context.xdc] for cell 'Accumulator_MultiDMA_bd_i/axi_gpio_0'
Parsing XDC File [/home/yuhaoliu/Projects/Verilog/AXI-MultiDMA-Ultra96V2/src/bd/Accumulator_MultiDMA_bd/ip/Accumulator_MultiDMA_bd_axi_gpio_0_1/Accumulator_MultiDMA_bd_axi_gpio_0_1/Accumulator_MultiDMA_bd_axi_gpio_0_1_in_context.xdc] for cell 'Accumulator_MultiDMA_bd_i/axi_gpio_1'
Finished Parsing XDC File [/home/yuhaoliu/Projects/Verilog/AXI-MultiDMA-Ultra96V2/src/bd/Accumulator_MultiDMA_bd/ip/Accumulator_MultiDMA_bd_axi_gpio_0_1/Accumulator_MultiDMA_bd_axi_gpio_0_1/Accumulator_MultiDMA_bd_axi_gpio_0_1_in_context.xdc] for cell 'Accumulator_MultiDMA_bd_i/axi_gpio_1'
Parsing XDC File [/home/yuhaoliu/Projects/Verilog/AXI-MultiDMA-Ultra96V2/src/bd/Accumulator_MultiDMA_bd/ip/Accumulator_MultiDMA_bd_axi_dma_0_0/Accumulator_MultiDMA_bd_axi_dma_0_0/Accumulator_MultiDMA_bd_axi_dma_0_0_in_context.xdc] for cell 'Accumulator_MultiDMA_bd_i/axi_dma_0'
Finished Parsing XDC File [/home/yuhaoliu/Projects/Verilog/AXI-MultiDMA-Ultra96V2/src/bd/Accumulator_MultiDMA_bd/ip/Accumulator_MultiDMA_bd_axi_dma_0_0/Accumulator_MultiDMA_bd_axi_dma_0_0/Accumulator_MultiDMA_bd_axi_dma_0_0_in_context.xdc] for cell 'Accumulator_MultiDMA_bd_i/axi_dma_0'
Parsing XDC File [/home/yuhaoliu/Projects/Verilog/AXI-MultiDMA-Ultra96V2/src/bd/Accumulator_MultiDMA_bd/ip/Accumulator_MultiDMA_bd_axi_dma_1_0/Accumulator_MultiDMA_bd_axi_dma_1_0/Accumulator_MultiDMA_bd_axi_dma_1_2_in_context.xdc] for cell 'Accumulator_MultiDMA_bd_i/axi_dma_1'
Finished Parsing XDC File [/home/yuhaoliu/Projects/Verilog/AXI-MultiDMA-Ultra96V2/src/bd/Accumulator_MultiDMA_bd/ip/Accumulator_MultiDMA_bd_axi_dma_1_0/Accumulator_MultiDMA_bd_axi_dma_1_0/Accumulator_MultiDMA_bd_axi_dma_1_2_in_context.xdc] for cell 'Accumulator_MultiDMA_bd_i/axi_dma_1'
Parsing XDC File [/home/yuhaoliu/Projects/Verilog/AXI-MultiDMA-Ultra96V2/src/bd/Accumulator_MultiDMA_bd/ip/Accumulator_MultiDMA_bd_axi_dma_1_1/Accumulator_MultiDMA_bd_axi_dma_1_1/Accumulator_MultiDMA_bd_axi_dma_1_2_in_context.xdc] for cell 'Accumulator_MultiDMA_bd_i/axi_dma_2'
Finished Parsing XDC File [/home/yuhaoliu/Projects/Verilog/AXI-MultiDMA-Ultra96V2/src/bd/Accumulator_MultiDMA_bd/ip/Accumulator_MultiDMA_bd_axi_dma_1_1/Accumulator_MultiDMA_bd_axi_dma_1_1/Accumulator_MultiDMA_bd_axi_dma_1_2_in_context.xdc] for cell 'Accumulator_MultiDMA_bd_i/axi_dma_2'
Parsing XDC File [/home/yuhaoliu/Projects/Verilog/AXI-MultiDMA-Ultra96V2/src/bd/Accumulator_MultiDMA_bd/ip/Accumulator_MultiDMA_bd_axi_dma_1_2/Accumulator_MultiDMA_bd_axi_dma_1_2/Accumulator_MultiDMA_bd_axi_dma_1_2_in_context.xdc] for cell 'Accumulator_MultiDMA_bd_i/axi_dma_3'
Finished Parsing XDC File [/home/yuhaoliu/Projects/Verilog/AXI-MultiDMA-Ultra96V2/src/bd/Accumulator_MultiDMA_bd/ip/Accumulator_MultiDMA_bd_axi_dma_1_2/Accumulator_MultiDMA_bd_axi_dma_1_2/Accumulator_MultiDMA_bd_axi_dma_1_2_in_context.xdc] for cell 'Accumulator_MultiDMA_bd_i/axi_dma_3'
Parsing XDC File [/home/yuhaoliu/Projects/Verilog/AXI-MultiDMA-Ultra96V2/src/bd/Accumulator_MultiDMA_bd/ip/Accumulator_MultiDMA_bd_rst_ps8_0_100M_0/Accumulator_MultiDMA_bd_rst_ps8_0_100M_0/Accumulator_MultiDMA_bd_rst_ps8_0_100M_0_in_context.xdc] for cell 'Accumulator_MultiDMA_bd_i/rst_ps8_0_100M'
Finished Parsing XDC File [/home/yuhaoliu/Projects/Verilog/AXI-MultiDMA-Ultra96V2/src/bd/Accumulator_MultiDMA_bd/ip/Accumulator_MultiDMA_bd_rst_ps8_0_100M_0/Accumulator_MultiDMA_bd_rst_ps8_0_100M_0/Accumulator_MultiDMA_bd_rst_ps8_0_100M_0_in_context.xdc] for cell 'Accumulator_MultiDMA_bd_i/rst_ps8_0_100M'
Parsing XDC File [/home/yuhaoliu/Projects/Verilog/AXI-MultiDMA-Ultra96V2/src/bd/Accumulator_MultiDMA_bd/ip/Accumulator_MultiDMA_bd_xbar_0/Accumulator_MultiDMA_bd_xbar_0/Accumulator_MultiDMA_bd_xbar_0_in_context.xdc] for cell 'Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/xbar'
Finished Parsing XDC File [/home/yuhaoliu/Projects/Verilog/AXI-MultiDMA-Ultra96V2/src/bd/Accumulator_MultiDMA_bd/ip/Accumulator_MultiDMA_bd_xbar_0/Accumulator_MultiDMA_bd_xbar_0/Accumulator_MultiDMA_bd_xbar_0_in_context.xdc] for cell 'Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/xbar'
Parsing XDC File [/home/yuhaoliu/Projects/Verilog/AXI-MultiDMA-Ultra96V2/src/bd/Accumulator_MultiDMA_bd/ip/Accumulator_MultiDMA_bd_auto_ds_0/Accumulator_MultiDMA_bd_auto_ds_0/Accumulator_MultiDMA_bd_auto_ds_0_in_context.xdc] for cell 'Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds'
Finished Parsing XDC File [/home/yuhaoliu/Projects/Verilog/AXI-MultiDMA-Ultra96V2/src/bd/Accumulator_MultiDMA_bd/ip/Accumulator_MultiDMA_bd_auto_ds_0/Accumulator_MultiDMA_bd_auto_ds_0/Accumulator_MultiDMA_bd_auto_ds_0_in_context.xdc] for cell 'Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds'
Parsing XDC File [/home/yuhaoliu/Projects/Verilog/AXI-MultiDMA-Ultra96V2/src/bd/Accumulator_MultiDMA_bd/ip/Accumulator_MultiDMA_bd_auto_pc_0/Accumulator_MultiDMA_bd_auto_pc_0/Accumulator_MultiDMA_bd_auto_pc_0_in_context.xdc] for cell 'Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [/home/yuhaoliu/Projects/Verilog/AXI-MultiDMA-Ultra96V2/src/bd/Accumulator_MultiDMA_bd/ip/Accumulator_MultiDMA_bd_auto_pc_0/Accumulator_MultiDMA_bd_auto_pc_0/Accumulator_MultiDMA_bd_auto_pc_0_in_context.xdc] for cell 'Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [/home/yuhaoliu/Projects/Verilog/AXI-MultiDMA-Ultra96V2/src/bd/Accumulator_MultiDMA_bd/ip/Accumulator_MultiDMA_bd_axi_smc_0/Accumulator_MultiDMA_bd_axi_smc_0/Accumulator_MultiDMA_bd_axi_smc_0_in_context.xdc] for cell 'Accumulator_MultiDMA_bd_i/axi_smc'
Finished Parsing XDC File [/home/yuhaoliu/Projects/Verilog/AXI-MultiDMA-Ultra96V2/src/bd/Accumulator_MultiDMA_bd/ip/Accumulator_MultiDMA_bd_axi_smc_0/Accumulator_MultiDMA_bd_axi_smc_0/Accumulator_MultiDMA_bd_axi_smc_0_in_context.xdc] for cell 'Accumulator_MultiDMA_bd_i/axi_smc'
Parsing XDC File [/home/yuhaoliu/Projects/Verilog/AXI-MultiDMA-Ultra96V2/src/bd/Accumulator_MultiDMA_bd/ip/Accumulator_MultiDMA_bd_Accumulator_MultiDMA_0_0/Accumulator_MultiDMA_bd_Accumulator_MultiDMA_0_0/Accumulator_MultiDMA_bd_Accumulator_MultiDMA_0_0_in_context.xdc] for cell 'Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0'
Finished Parsing XDC File [/home/yuhaoliu/Projects/Verilog/AXI-MultiDMA-Ultra96V2/src/bd/Accumulator_MultiDMA_bd/ip/Accumulator_MultiDMA_bd_Accumulator_MultiDMA_0_0/Accumulator_MultiDMA_bd_Accumulator_MultiDMA_0_0/Accumulator_MultiDMA_bd_Accumulator_MultiDMA_0_0_in_context.xdc] for cell 'Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0'
Parsing XDC File [/home/yuhaoliu/Projects/Verilog/AXI-MultiDMA-Ultra96V2/src/bd/Accumulator_MultiDMA_bd/ip/Accumulator_MultiDMA_bd_axi_gpio_0_2/Accumulator_MultiDMA_bd_axi_gpio_0_2/Accumulator_MultiDMA_bd_axi_gpio_0_2_in_context.xdc] for cell 'Accumulator_MultiDMA_bd_i/axi_gpio_2'
Finished Parsing XDC File [/home/yuhaoliu/Projects/Verilog/AXI-MultiDMA-Ultra96V2/src/bd/Accumulator_MultiDMA_bd/ip/Accumulator_MultiDMA_bd_axi_gpio_0_2/Accumulator_MultiDMA_bd_axi_gpio_0_2/Accumulator_MultiDMA_bd_axi_gpio_0_2_in_context.xdc] for cell 'Accumulator_MultiDMA_bd_i/axi_gpio_2'
Parsing XDC File [/home/yuhaoliu/Projects/Verilog/AXI-MultiDMA-Ultra96V2/src/bd/Accumulator_MultiDMA_bd/ip/Accumulator_MultiDMA_bd_axi_gpio_0_3/Accumulator_MultiDMA_bd_axi_gpio_0_3/Accumulator_MultiDMA_bd_axi_gpio_0_3_in_context.xdc] for cell 'Accumulator_MultiDMA_bd_i/axi_gpio_3'
Finished Parsing XDC File [/home/yuhaoliu/Projects/Verilog/AXI-MultiDMA-Ultra96V2/src/bd/Accumulator_MultiDMA_bd/ip/Accumulator_MultiDMA_bd_axi_gpio_0_3/Accumulator_MultiDMA_bd_axi_gpio_0_3/Accumulator_MultiDMA_bd_axi_gpio_0_3_in_context.xdc] for cell 'Accumulator_MultiDMA_bd_i/axi_gpio_3'
Parsing XDC File [/home/yuhaoliu/Projects/Verilog/AXI-MultiDMA-Ultra96V2/Accumulator_MultiDMA.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/yuhaoliu/Projects/Verilog/AXI-MultiDMA-Ultra96V2/Accumulator_MultiDMA.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2876.316 ; gain = 0.000 ; free physical = 5349 ; free virtual = 22959
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2876.316 ; gain = 0.000 ; free physical = 5349 ; free virtual = 22959
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2876.316 ; gain = 136.438 ; free physical = 5399 ; free virtual = 23011
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2876.316 ; gain = 136.438 ; free physical = 5399 ; free virtual = 23011
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for Accumulator_MultiDMA_bd_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Accumulator_MultiDMA_bd_i/axi_gpio_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Accumulator_MultiDMA_bd_i/axi_gpio_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Accumulator_MultiDMA_bd_i/axi_dma_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Accumulator_MultiDMA_bd_i/axi_dma_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Accumulator_MultiDMA_bd_i/axi_dma_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Accumulator_MultiDMA_bd_i/axi_dma_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Accumulator_MultiDMA_bd_i/rst_ps8_0_100M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Accumulator_MultiDMA_bd_i/ps8_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Accumulator_MultiDMA_bd_i/axi_smc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Accumulator_MultiDMA_bd_i/axi_gpio_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Accumulator_MultiDMA_bd_i/axi_gpio_3. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2876.316 ; gain = 136.438 ; free physical = 5399 ; free virtual = 23011
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2876.316 ; gain = 136.438 ; free physical = 5401 ; free virtual = 23014
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2876.316 ; gain = 136.438 ; free physical = 5387 ; free virtual = 23004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:43 . Memory (MB): peak = 3363.746 ; gain = 623.867 ; free physical = 4698 ; free virtual = 22455
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:43 . Memory (MB): peak = 3363.746 ; gain = 623.867 ; free physical = 4698 ; free virtual = 22455
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:43 . Memory (MB): peak = 3383.785 ; gain = 643.906 ; free physical = 4696 ; free virtual = 22453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:46 . Memory (MB): peak = 3389.723 ; gain = 649.844 ; free physical = 4686 ; free virtual = 22453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:46 . Memory (MB): peak = 3389.723 ; gain = 649.844 ; free physical = 4686 ; free virtual = 22453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:46 . Memory (MB): peak = 3389.723 ; gain = 649.844 ; free physical = 4686 ; free virtual = 22453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:46 . Memory (MB): peak = 3389.723 ; gain = 649.844 ; free physical = 4686 ; free virtual = 22453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:46 . Memory (MB): peak = 3389.723 ; gain = 649.844 ; free physical = 4686 ; free virtual = 22453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:46 . Memory (MB): peak = 3389.723 ; gain = 649.844 ; free physical = 4686 ; free virtual = 22453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------------------------------+----------+
|      |BlackBox name                                    |Instances |
+------+-------------------------------------------------+----------+
|1     |Accumulator_MultiDMA_bd_xbar_0                   |         1|
|2     |Accumulator_MultiDMA_bd_auto_ds_0                |         1|
|3     |Accumulator_MultiDMA_bd_auto_pc_0                |         1|
|4     |Accumulator_MultiDMA_bd_Accumulator_MultiDMA_0_0 |         1|
|5     |Accumulator_MultiDMA_bd_axi_dma_0_0              |         1|
|6     |Accumulator_MultiDMA_bd_axi_dma_1_0              |         1|
|7     |Accumulator_MultiDMA_bd_axi_dma_1_1              |         1|
|8     |Accumulator_MultiDMA_bd_axi_dma_1_2              |         1|
|9     |Accumulator_MultiDMA_bd_axi_gpio_0_0             |         1|
|10    |Accumulator_MultiDMA_bd_axi_gpio_0_1             |         1|
|11    |Accumulator_MultiDMA_bd_axi_gpio_0_2             |         1|
|12    |Accumulator_MultiDMA_bd_axi_gpio_0_3             |         1|
|13    |Accumulator_MultiDMA_bd_axi_smc_0                |         1|
|14    |Accumulator_MultiDMA_bd_rst_ps8_0_100M_0         |         1|
|15    |Accumulator_MultiDMA_bd_zynq_ultra_ps_e_0_0      |         1|
+------+-------------------------------------------------+----------+

Report Cell Usage: 
+------+-----------------------------------------------+------+
|      |Cell                                           |Count |
+------+-----------------------------------------------+------+
|1     |Accumulator_MultiDMA_bd_Accumulator_MultiDMA_0 |     1|
|2     |Accumulator_MultiDMA_bd_auto_ds                |     1|
|3     |Accumulator_MultiDMA_bd_auto_pc                |     1|
|4     |Accumulator_MultiDMA_bd_axi_dma_0              |     1|
|5     |Accumulator_MultiDMA_bd_axi_dma_1              |     3|
|8     |Accumulator_MultiDMA_bd_axi_gpio_0             |     4|
|12    |Accumulator_MultiDMA_bd_axi_smc                |     1|
|13    |Accumulator_MultiDMA_bd_rst_ps8_0_100M         |     1|
|14    |Accumulator_MultiDMA_bd_xbar                   |     1|
|15    |Accumulator_MultiDMA_bd_zynq_ultra_ps_e_0      |     1|
+------+-----------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:46 . Memory (MB): peak = 3389.723 ; gain = 649.844 ; free physical = 4686 ; free virtual = 22453
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:39 . Memory (MB): peak = 3389.723 ; gain = 606.988 ; free physical = 4724 ; free virtual = 22490
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:46 . Memory (MB): peak = 3389.730 ; gain = 649.844 ; free physical = 4724 ; free virtual = 22490
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3389.730 ; gain = 0.000 ; free physical = 4807 ; free virtual = 22573
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3417.473 ; gain = 0.000 ; free physical = 4747 ; free virtual = 22513
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
70 Infos, 31 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:58 . Memory (MB): peak = 3431.410 ; gain = 1017.156 ; free physical = 4882 ; free virtual = 22648
INFO: [Common 17-1381] The checkpoint '/home/yuhaoliu/Projects/Verilog/AXI-MultiDMA-Ultra96V2/Accumulator_MultiDMA.runs/synth_1/Accumulator_MultiDMA_bd_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Accumulator_MultiDMA_bd_wrapper_utilization_synth.rpt -pb Accumulator_MultiDMA_bd_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Sep 22 16:08:54 2022...
