<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>E:\Gowin\Project_Contest\GW138_60B\AD_DA_test\src\AD_DA_test.sv<br>
E:\Gowin\Project_Contest\GW138_60B\AD_DA_test\src\dds_ii\dds_ii.v<br>
E:\Gowin\Project_Contest\GW138_60B\AD_DA_test\src\gowin_pll\gowin_pll_ad.v<br>
E:\Gowin\Project_Contest\GW138_60B\AD_DA_test\src\gowin_pll\gowin_pll_da.v<br>
E:\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_crc32.v<br>
E:\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v<br>
E:\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v<br>
E:\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v<br>
E:\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top_138.v<br>
E:\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\gw_jtag.v<br>
E:\Gowin\Project_Contest\GW138_60B\AD_DA_test\impl\gwsynthesis\RTL_GAO\gw_gao_top.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.03 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AST-LV138PG484AC1/I0</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AST-138</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Mar 17 18:08:13 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>AD_DA_test</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.346s, Peak memory usage = 203.031MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.033s, Peak memory usage = 203.031MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.017s, Peak memory usage = 203.031MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.043s, Peak memory usage = 203.031MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.014s, Peak memory usage = 203.031MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.006s, Peak memory usage = 203.031MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.003s, Peak memory usage = 203.031MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.002s, Peak memory usage = 203.031MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.036s, Peak memory usage = 203.031MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.009s, Peak memory usage = 203.031MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.006s, Peak memory usage = 203.031MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 0.046s, Elapsed time = 0h 0m 1s, Peak memory usage = 227.273MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.045s, Peak memory usage = 227.273MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.065s, Peak memory usage = 227.273MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 0.061s, Elapsed time = 0h 0m 1s, Peak memory usage = 227.273MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>54</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>51</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>30</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>21</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>857</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>497</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>36</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>324</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>636</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>96</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>144</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>396</td>
</tr>
<tr>
<td class="label"><b>MUX </b></td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMUX16</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>73</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>73</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>12</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>12</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>28</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPB</td>
<td>25</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsppROMX9</td>
<td>3</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspPLL</td>
<td>2</td>
</tr>
<tr>
<td class="label"><b>Black Box </b></td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspGW_JTAG</td>
<td>1</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>729(656 LUT, 73 ALU) / 138240</td>
<td><1%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>857 / 139095</td>
<td><1%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 139095</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>857 / 139095</td>
<td><1%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>28 / 340</td>
<td>9%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.0</td>
<td>0.000</td>
<td>10.000</td>
<td> </td>
<td> </td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>clk_in_ad_1[0]</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>clk_in_ad_1_0_ibuf/I </td>
</tr>
<tr>
<td>3</td>
<td>LTC2220_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>5.882</td>
<td>170.0</td>
<td>0.000</td>
<td>2.941</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>LTC2220_PLL/PLL_inst/CLKOUT0 </td>
</tr>
<tr>
<td>4</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>4.762</td>
<td>210.0</td>
<td>0.000</td>
<td>2.381</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0 </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk_in_ad_1[0]</td>
<td>100.000(MHz)</td>
<td>175.131(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>210.000(MHz)</td>
<td>172.340(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.041</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.451</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.411</td>
</tr>
<tr>
<td class="label">From</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/pre_doutb[6]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/o_sine_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.300</td>
<td>0.300</td>
<td>tCL</td>
<td>RR</td>
<td>501</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.713</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/pre_doutb[6]_0_s0/CLK</td>
</tr>
<tr>
<td>1.095</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/pre_doutb[6]_0_s0/Q</td>
</tr>
<tr>
<td>1.508</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n536_s24/I0</td>
</tr>
<tr>
<td>2.087</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n536_s24/F</td>
</tr>
<tr>
<td>2.499</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n530_s29/I2</td>
</tr>
<tr>
<td>3.007</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n530_s29/F</td>
</tr>
<tr>
<td>3.419</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n535_s22/I1</td>
</tr>
<tr>
<td>3.987</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n535_s22/F</td>
</tr>
<tr>
<td>4.399</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n535_s28/I0</td>
</tr>
<tr>
<td>4.978</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n535_s28/F</td>
</tr>
<tr>
<td>5.390</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n535_s25/I0</td>
</tr>
<tr>
<td>5.540</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n535_s25/O</td>
</tr>
<tr>
<td>5.953</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n535_s15/I1</td>
</tr>
<tr>
<td>6.039</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n535_s15/O</td>
</tr>
<tr>
<td>6.451</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/o_sine_8_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>4.762</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.062</td>
<td>0.300</td>
<td>tCL</td>
<td>RR</td>
<td>501</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.475</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/o_sine_8_s0/CLK</td>
</tr>
<tr>
<td>5.411</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/o_sine_8_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>4.762</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 2.469, 43.019%; route: 2.887, 50.316%; tC2Q: 0.382, 6.665%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.041</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.451</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.411</td>
</tr>
<tr>
<td class="label">From</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/pre_doutb[6]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/o_sine_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.300</td>
<td>0.300</td>
<td>tCL</td>
<td>RR</td>
<td>501</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.713</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/pre_doutb[6]_0_s0/CLK</td>
</tr>
<tr>
<td>1.095</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/pre_doutb[6]_0_s0/Q</td>
</tr>
<tr>
<td>1.508</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n536_s24/I0</td>
</tr>
<tr>
<td>2.087</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n536_s24/F</td>
</tr>
<tr>
<td>2.499</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n530_s29/I2</td>
</tr>
<tr>
<td>3.007</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n530_s29/F</td>
</tr>
<tr>
<td>3.419</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n534_s22/I1</td>
</tr>
<tr>
<td>3.987</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n534_s22/F</td>
</tr>
<tr>
<td>4.399</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n534_s28/I0</td>
</tr>
<tr>
<td>4.978</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n534_s28/F</td>
</tr>
<tr>
<td>5.390</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n534_s25/I0</td>
</tr>
<tr>
<td>5.540</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n534_s25/O</td>
</tr>
<tr>
<td>5.953</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n534_s15/I1</td>
</tr>
<tr>
<td>6.039</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n534_s15/O</td>
</tr>
<tr>
<td>6.451</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/o_sine_9_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>4.762</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.062</td>
<td>0.300</td>
<td>tCL</td>
<td>RR</td>
<td>501</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.475</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/o_sine_9_s0/CLK</td>
</tr>
<tr>
<td>5.411</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/o_sine_9_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>4.762</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 2.469, 43.019%; route: 2.887, 50.316%; tC2Q: 0.382, 6.665%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.041</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.451</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.411</td>
</tr>
<tr>
<td class="label">From</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/pre_douta[6]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/o_sine_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.300</td>
<td>0.300</td>
<td>tCL</td>
<td>RR</td>
<td>501</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.713</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/pre_douta[6]_0_s0/CLK</td>
</tr>
<tr>
<td>1.095</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/pre_douta[6]_0_s0/Q</td>
</tr>
<tr>
<td>1.508</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n536_s26/I0</td>
</tr>
<tr>
<td>2.087</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n536_s26/F</td>
</tr>
<tr>
<td>2.499</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n530_s30/I2</td>
</tr>
<tr>
<td>3.007</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n530_s30/F</td>
</tr>
<tr>
<td>3.419</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n533_s25/I0</td>
</tr>
<tr>
<td>3.998</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n533_s25/F</td>
</tr>
<tr>
<td>4.410</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n533_s31/I1</td>
</tr>
<tr>
<td>4.978</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n533_s31/F</td>
</tr>
<tr>
<td>5.390</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n533_s27/I1</td>
</tr>
<tr>
<td>5.540</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n533_s27/O</td>
</tr>
<tr>
<td>5.953</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n533_s15/I1</td>
</tr>
<tr>
<td>6.039</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n533_s15/O</td>
</tr>
<tr>
<td>6.451</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/o_sine_10_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>4.762</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.062</td>
<td>0.300</td>
<td>tCL</td>
<td>RR</td>
<td>501</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.475</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/o_sine_10_s0/CLK</td>
</tr>
<tr>
<td>5.411</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/o_sine_10_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>4.762</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 2.469, 43.019%; route: 2.887, 50.316%; tC2Q: 0.382, 6.665%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.041</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.451</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.411</td>
</tr>
<tr>
<td class="label">From</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/pre_doutb[6]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/o_sine_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.300</td>
<td>0.300</td>
<td>tCL</td>
<td>RR</td>
<td>501</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.713</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/pre_doutb[6]_0_s0/CLK</td>
</tr>
<tr>
<td>1.095</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/pre_doutb[6]_0_s0/Q</td>
</tr>
<tr>
<td>1.508</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n536_s24/I0</td>
</tr>
<tr>
<td>2.087</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n536_s24/F</td>
</tr>
<tr>
<td>2.499</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n530_s29/I2</td>
</tr>
<tr>
<td>3.007</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n530_s29/F</td>
</tr>
<tr>
<td>3.419</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n531_s22/I1</td>
</tr>
<tr>
<td>3.987</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n531_s22/F</td>
</tr>
<tr>
<td>4.399</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n531_s28/I0</td>
</tr>
<tr>
<td>4.978</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n531_s28/F</td>
</tr>
<tr>
<td>5.390</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n531_s25/I0</td>
</tr>
<tr>
<td>5.540</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n531_s25/O</td>
</tr>
<tr>
<td>5.953</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n531_s15/I1</td>
</tr>
<tr>
<td>6.039</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n531_s15/O</td>
</tr>
<tr>
<td>6.451</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/o_sine_12_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>4.762</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.062</td>
<td>0.300</td>
<td>tCL</td>
<td>RR</td>
<td>501</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.475</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/o_sine_12_s0/CLK</td>
</tr>
<tr>
<td>5.411</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/o_sine_12_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>4.762</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 2.469, 43.019%; route: 2.887, 50.316%; tC2Q: 0.382, 6.665%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.041</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.451</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.411</td>
</tr>
<tr>
<td class="label">From</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/pre_douta[6]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/o_sine_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.300</td>
<td>0.300</td>
<td>tCL</td>
<td>RR</td>
<td>501</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.713</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/pre_douta[6]_0_s0/CLK</td>
</tr>
<tr>
<td>1.095</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/pre_douta[6]_0_s0/Q</td>
</tr>
<tr>
<td>1.508</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n536_s26/I0</td>
</tr>
<tr>
<td>2.087</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n536_s26/F</td>
</tr>
<tr>
<td>2.499</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n530_s30/I2</td>
</tr>
<tr>
<td>3.007</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n530_s30/F</td>
</tr>
<tr>
<td>3.419</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n530_s24/I1</td>
</tr>
<tr>
<td>3.987</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n530_s24/F</td>
</tr>
<tr>
<td>4.399</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n530_s39/I0</td>
</tr>
<tr>
<td>4.978</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n530_s39/F</td>
</tr>
<tr>
<td>5.390</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n530_s35/I1</td>
</tr>
<tr>
<td>5.540</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n530_s35/O</td>
</tr>
<tr>
<td>5.953</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n530_s15/I1</td>
</tr>
<tr>
<td>6.039</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n530_s15/O</td>
</tr>
<tr>
<td>6.451</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/o_sine_13_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>4.762</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>AD9744_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.062</td>
<td>0.300</td>
<td>tCL</td>
<td>RR</td>
<td>501</td>
<td>AD9744_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.475</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/o_sine_13_s0/CLK</td>
</tr>
<tr>
<td>5.411</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/o_sine_13_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>4.762</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 2.469, 43.019%; route: 2.887, 50.316%; tC2Q: 0.382, 6.665%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
