module ProgramCounter(
input logic enable,
input logic reset,
input logic clk,
output logic [31:0] pc_out);

logic [31:0] pc_next;
logic [31:0] pc_reg;


always_ff @(posedge clk or posedge reset) begin
	if (reset) pc_reg <= 32'b0;
	else if (enable) pc_reg <= pc_next;
end

assign pc_next = pc_reg + 1;	
assign pc_out = pc_reg;

endmodule