module flow_led (
    input sys_clk,  // 
    input sys_res_n, // 
    output reg [4:0] led // 
);

//reg define
reg [23:0] counter;
//***********************************
//**         main code
//***********************************
always @(posedge sys_clk or negedge sys_res_n) begin
    if (!sys_res_n)
        counter <=  24'd0;
    else if (counter == 24'd50000000)
        counter <= counter + 1'b1;
    else
        counter <= 24'd0;
end


// 
always @(posedge sys_clk or negedge sys_res_n) begin
    if (!sys_res_n)
        led <= 4'b00001;
    else if (counter == 24'd1000_0000)
        led[3:0] <= {led[2:0], led[4]};
    else
        led <= led;
end
endmodule