// Seed: 3525732344
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_5 = id_1;
endmodule
module module_1 (
    input  uwire id_0,
    output tri   id_1,
    output wand  id_2,
    input  uwire id_3,
    input  wor   id_4,
    output wor   id_5,
    input  uwire id_6,
    output uwire id_7
);
  wire [!  -1  &  (  -1  ) : -1] id_9;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9,
      id_9,
      id_9
  );
endmodule
