xpm_memory.sv,systemverilog,xpm,D:/AMD/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,D:/AMD/Vivado/2024.1/data/ip/xpm/xpm_VCOMP.vhd,
main_block_main_0_0.vhd,vhdl,xil_defaultlib,../../../bd/main_block/ip/main_block_main_0_0/sim/main_block_main_0_0.vhd,
blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_8,../../../../memory_tryout.gen/sources_1/bd/main_block/ipshared/09bd/simulation/blk_mem_gen_v8_4.v,
main_block_blk_mem_gen_0_0.v,verilog,xil_defaultlib,../../../bd/main_block/ip/main_block_blk_mem_gen_0_0/sim/main_block_blk_mem_gen_0_0.v,
main_block_blk_mem_gen_1_0.v,verilog,xil_defaultlib,../../../bd/main_block/ip/main_block_blk_mem_gen_1_0/sim/main_block_blk_mem_gen_1_0.v,
main_block.vhd,vhdl,xil_defaultlib,../../../bd/main_block/sim/main_block.vhd,
glbl.v,Verilog,xil_defaultlib,glbl.v
