mkdir -p ./results/asap7/riscv_v_bw_xor/base ./logs/asap7/riscv_v_bw_xor/base ./reports/asap7/riscv_v_bw_xor/base ./objects/asap7/riscv_v_bw_xor/base
(env time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /home/ubuntu/mbucio/tools/openROAD/tools/install/yosys/bin/yosys -v 3 -c /home/ubuntu/mbucio/tools/openROAD/flow/scripts/synth_canonicalize.tcl) 2>&1 | tee /home/ubuntu/mbucio/tools/openROAD/flow/logs/asap7/riscv_v_bw_xor/base/1_1_yosys_canonicalize.log
1. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/riscv_v_stage_7EB58.v
2. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/riscv_v_stage_1F582_5645A.v
3. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/riscv_v_stage_96DA9_C2B4E.v
4. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/riscv_v_stage_300B3_9090A.v
5. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/riscv_v_stage_969A4_CCEB1.v
6. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/riscv_v_stage_63257_B3D37.v
7. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/riscv_v_stage_A4EAF_A7C6B.v
8. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/riscv_v_stage_C3F9D_39151.v
9. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/riscv_v_stage_E6BB0_71521.v
10. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/riscv_v_stage_EA379.v
11. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/riscv_v_stage_EE621_F935D.v
12. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/riscv_v_stage_300C0.v
13. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/riscv_v_stage_A8A75.v
14. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/riscv_v_stage_C9449.v
15. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/riscv_v_ctrl.v
16. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/riscv_v_csr_ctrl.v
17. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/riscv_v_csr.v
18. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/riscv_v_rf_ctrl.v
19. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/riscv_v_rf.v
20. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/riscv_v_decode.v
21. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/riscv_v_memory.v
22. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/riscv_v_reduct_src.v
23. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/riscv_v_bitwise_and.v
24. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/riscv_v_bw_and.v
25. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/riscv_v_bitwise_or.v
26. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/riscv_v_bw_or.v
27. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/riscv_v_bitwise_xor.v
28. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/riscv_v_bw_xor.v
29. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/shifter.v
30. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/riscv_v_shifter.v
31. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/riscv_v_logic_ALU.v
32. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/full_adder.v
33. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/half_adder.v
34. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/ripple_carry_adder.v
35. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/behavioral_adder.v
36. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/adder_nbit.v
37. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/riscv_v_adder.v
38. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/riscv_v_twos_comp_sel.v
39. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/multiplier_2bit.v
40. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/vedic_mul_unsigned_2bits.v
41. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/vedic_mul_unsigned_4bits.v
42. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/vedic_mul_unsigned_8bits.v
43. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/vedic_mul_unsigned_16bits.v
44. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/vedic_mul_unsigned_32bits.v
45. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/vedic_mul_unsigned_64bits.v
46. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/vedic_mul_unsigned_128bits.v
47. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/riscv_v_mul.v
48. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/riscv_v_extend.v
49. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/riscv_v_arithmetic_ALU.v
50. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/riscv_v_permutation_ALU.v
51. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/riscv_v_exe_alu.v
52. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/riscv_v_decode_element.v
53. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/riscv_v_bypass.v
54. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/riscv_v_swizzle.v
55. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/riscv_v_execute.v
56. Executing Verilog-2005 frontend: ./designs/src/riscv_v_bw_xor/convert_to_v/riscv_v.v
57. Executing Liberty frontend: ./objects/asap7/riscv_v_bw_xor/base/lib/asap7sc7p5t_AO_RVT_FF_nldm_211120.lib
58. Executing Liberty frontend: ./objects/asap7/riscv_v_bw_xor/base/lib/asap7sc7p5t_INVBUF_RVT_FF_nldm_220122.lib
59. Executing Liberty frontend: ./objects/asap7/riscv_v_bw_xor/base/lib/asap7sc7p5t_OA_RVT_FF_nldm_211120.lib
60. Executing Liberty frontend: ./objects/asap7/riscv_v_bw_xor/base/lib/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib
61. Executing Liberty frontend: ./objects/asap7/riscv_v_bw_xor/base/lib/asap7sc7p5t_SEQ_RVT_FF_nldm_220123.lib
62. Executing Verilog-2005 frontend: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/yoSys/cells_clkgate_R.v
Using ABC speed script.
Extracting clock period from SDC file: ./results/asap7/riscv_v_bw_xor/base/clock_period.txt
Setting clock period to 5000.0
63. Executing HIERARCHY pass (managing design hierarchy).
64. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_bw_xor'.
64.1. Analyzing design hierarchy..
64.2. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_bitwise_xor'.
64.3. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_reduct_src'.
64.4. Analyzing design hierarchy..
64.5. Analyzing design hierarchy..
65. Executing OPT_CLEAN pass (remove unused cells and wires).
Warning: Ignoring module riscv_v_reduct_src because it contains processes (run 'proc' command first).
66. Executing RTLIL backend.
Warnings: 1 unique messages, 1 total
End of script. Logfile hash: f147756b1b, CPU: user 0.54s system 0.04s, MEM: 82.88 MB peak
Yosys 0.46 (git sha1 e97731b9d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3)
Time spent: 87% 6x read_liberty (0 sec), 8% 114x read_verilog (0 sec), ...
Elapsed time: 0:00.64[h:]min:sec. CPU time: user 0.59 sys 0.04 (100%). Peak memory: 85888KB.
mkdir -p ./results/asap7/riscv_v_bw_xor/base ./logs/asap7/riscv_v_bw_xor/base ./reports/asap7/riscv_v_bw_xor/base
(export VERILOG_FILES=./results/asap7/riscv_v_bw_xor/base/1_synth.rtlil; \
env time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /home/ubuntu/mbucio/tools/openROAD/tools/install/yosys/bin/yosys -v 3 -c /home/ubuntu/mbucio/tools/openROAD/flow/scripts/synth_hier_report.tcl) 2>&1 | tee /home/ubuntu/mbucio/tools/openROAD/flow/logs/asap7/riscv_v_bw_xor/base/1_1_yosys_hier_report.log
End of script. Logfile hash: da39a3ee5e, CPU: user 0.00s system 0.00s, MEM: 11.25 MB peak
Yosys 0.46 (git sha1 e97731b9d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3)
Time spent: no commands executed
Elapsed time: 0:00.00[h:]min:sec. CPU time: user 0.00 sys 0.00 (80%). Peak memory: 13056KB.
mkdir -p ./results/asap7/riscv_v_bw_xor/base ./logs/asap7/riscv_v_bw_xor/base ./reports/asap7/riscv_v_bw_xor/base ./objects/asap7/riscv_v_bw_xor/base
(export VERILOG_FILES=./results/asap7/riscv_v_bw_xor/base/1_synth.rtlil; \
env time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /home/ubuntu/mbucio/tools/openROAD/tools/install/yosys/bin/yosys -v 3 -c /home/ubuntu/mbucio/tools/openROAD/flow/scripts/synth.tcl) 2>&1 | tee /home/ubuntu/mbucio/tools/openROAD/flow/logs/asap7/riscv_v_bw_xor/base/1_1_yosys.log
1. Executing RTLIL frontend.
2. Executing Liberty frontend: ./objects/asap7/riscv_v_bw_xor/base/lib/asap7sc7p5t_AO_RVT_FF_nldm_211120.lib
3. Executing Liberty frontend: ./objects/asap7/riscv_v_bw_xor/base/lib/asap7sc7p5t_INVBUF_RVT_FF_nldm_220122.lib
4. Executing Liberty frontend: ./objects/asap7/riscv_v_bw_xor/base/lib/asap7sc7p5t_OA_RVT_FF_nldm_211120.lib
5. Executing Liberty frontend: ./objects/asap7/riscv_v_bw_xor/base/lib/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib
6. Executing Liberty frontend: ./objects/asap7/riscv_v_bw_xor/base/lib/asap7sc7p5t_SEQ_RVT_FF_nldm_220123.lib
7. Executing Verilog-2005 frontend: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/yoSys/cells_clkgate_R.v
Using ABC speed script.
Extracting clock period from SDC file: ./results/asap7/riscv_v_bw_xor/base/clock_period.txt
Setting clock period to 5000.0
synth -top riscv_v_bw_xor -run :fine -flatten -extra-map /home/ubuntu/mbucio/tools/openROAD/flow/platforms/common/lcu_kogge_stone.v
8. Executing SYNTH pass.
8.1. Executing HIERARCHY pass (managing design hierarchy).
8.1.1. Analyzing design hierarchy..
8.1.2. Analyzing design hierarchy..
8.2. Executing PROC pass (convert processes to netlists).
8.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
8.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
8.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
8.2.4. Executing PROC_INIT pass (extract init attributes).
8.2.5. Executing PROC_ARST pass (detect async resets in processes).
8.2.6. Executing PROC_ROM pass (convert switches to ROMs).
8.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
8.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).
8.2.9. Executing PROC_DFF pass (convert process syncs to FFs).
8.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).
8.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
8.2.12. Executing OPT_EXPR pass (perform const folding).
8.3. Executing FLATTEN pass (flatten design).
8.4. Executing OPT_EXPR pass (perform const folding).
8.5. Executing OPT_CLEAN pass (remove unused cells and wires).
8.6. Executing CHECK pass (checking for obvious problems).
8.7. Executing OPT pass (performing simple optimizations).
8.7.1. Executing OPT_EXPR pass (perform const folding).
8.7.2. Executing OPT_MERGE pass (detect identical cells).
8.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
8.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
8.7.5. Executing OPT_MERGE pass (detect identical cells).
8.7.6. Executing OPT_DFF pass (perform DFF optimizations).
8.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
8.7.8. Executing OPT_EXPR pass (perform const folding).
8.7.9. Finished OPT passes. (There is nothing left to do.)
8.8. Executing FSM pass (extract and optimize FSM).
8.8.1. Executing FSM_DETECT pass (finding FSMs in design).
8.8.2. Executing FSM_EXTRACT pass (extracting FSM from design).
8.8.3. Executing FSM_OPT pass (simple optimizations of FSMs).
8.8.4. Executing OPT_CLEAN pass (remove unused cells and wires).
8.8.5. Executing FSM_OPT pass (simple optimizations of FSMs).
8.8.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
8.8.7. Executing FSM_INFO pass (dumping all available information on FSM cells).
8.8.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
8.9. Executing OPT pass (performing simple optimizations).
8.9.1. Executing OPT_EXPR pass (perform const folding).
8.9.2. Executing OPT_MERGE pass (detect identical cells).
8.9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
8.9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
8.9.5. Executing OPT_MERGE pass (detect identical cells).
8.9.6. Executing OPT_DFF pass (perform DFF optimizations).
8.9.7. Executing OPT_CLEAN pass (remove unused cells and wires).
8.9.8. Executing OPT_EXPR pass (perform const folding).
8.9.9. Finished OPT passes. (There is nothing left to do.)
8.10. Executing WREDUCE pass (reducing word size of cells).
8.11. Executing PEEPOPT pass (run peephole optimizers).
8.12. Executing OPT_CLEAN pass (remove unused cells and wires).
8.13. Executing ALUMACC pass (create $alu and $macc cells).
8.14. Executing SHARE pass (SAT-based resource sharing).
8.15. Executing OPT pass (performing simple optimizations).
8.15.1. Executing OPT_EXPR pass (perform const folding).
8.15.2. Executing OPT_MERGE pass (detect identical cells).
8.15.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
8.15.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
8.15.5. Executing OPT_MERGE pass (detect identical cells).
8.15.6. Executing OPT_DFF pass (perform DFF optimizations).
8.15.7. Executing OPT_CLEAN pass (remove unused cells and wires).
8.15.8. Executing OPT_EXPR pass (perform const folding).
8.15.9. Finished OPT passes. (There is nothing left to do.)
8.16. Executing MEMORY pass.
8.16.1. Executing OPT_MEM pass (optimize memories).
8.16.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
8.16.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
8.16.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).
8.16.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
8.16.6. Executing OPT_CLEAN pass (remove unused cells and wires).
8.16.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
8.16.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
8.16.9. Executing OPT_CLEAN pass (remove unused cells and wires).
8.16.10. Executing MEMORY_COLLECT pass (generating $mem cells).
8.17. Executing OPT_CLEAN pass (remove unused cells and wires).
9. Executing SYNTH pass.
9.1. Executing OPT pass (performing simple optimizations).
9.1.1. Executing OPT_EXPR pass (perform const folding).
9.1.2. Executing OPT_MERGE pass (detect identical cells).
9.1.3. Executing OPT_DFF pass (perform DFF optimizations).
9.1.4. Executing OPT_CLEAN pass (remove unused cells and wires).
9.1.5. Finished fast OPT passes.
9.2. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
9.3. Executing OPT pass (performing simple optimizations).
9.3.1. Executing OPT_EXPR pass (perform const folding).
9.3.2. Executing OPT_MERGE pass (detect identical cells).
9.3.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
9.3.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
9.3.5. Executing OPT_MERGE pass (detect identical cells).
9.3.6. Executing OPT_SHARE pass.
9.3.7. Executing OPT_DFF pass (perform DFF optimizations).
9.3.8. Executing OPT_CLEAN pass (remove unused cells and wires).
9.3.9. Executing OPT_EXPR pass (perform const folding).
9.3.10. Finished OPT passes. (There is nothing left to do.)
9.4. Executing TECHMAP pass (map to technology primitives).
9.4.1. Executing Verilog-2005 frontend: /home/ubuntu/mbucio/tools/openROAD/tools/install/yosys/bin/../share/yosys/techmap.v
9.4.2. Executing Verilog-2005 frontend: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/common/lcu_kogge_stone.v
9.4.3. Continuing TECHMAP pass.
9.5. Executing OPT pass (performing simple optimizations).
9.5.1. Executing OPT_EXPR pass (perform const folding).
9.5.2. Executing OPT_MERGE pass (detect identical cells).
9.5.3. Executing OPT_DFF pass (perform DFF optimizations).
9.5.4. Executing OPT_CLEAN pass (remove unused cells and wires).
9.5.5. Finished fast OPT passes.
9.6. Executing ABC pass (technology mapping using ABC).
9.6.1. Extracting gate netlist of module `\riscv_v_bw_xor' to `<abc-temp-dir>/input.blif'..
9.7. Executing OPT pass (performing simple optimizations).
9.7.1. Executing OPT_EXPR pass (perform const folding).
9.7.2. Executing OPT_MERGE pass (detect identical cells).
9.7.3. Executing OPT_DFF pass (perform DFF optimizations).
9.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).
9.7.5. Finished fast OPT passes.
9.8. Executing HIERARCHY pass (managing design hierarchy).
9.8.1. Analyzing design hierarchy..
9.8.2. Analyzing design hierarchy..
9.9. Printing statistics.
9.10. Executing CHECK pass (checking for obvious problems).
10. Executing OPT pass (performing simple optimizations).
10.1. Executing OPT_EXPR pass (perform const folding).
10.2. Executing OPT_MERGE pass (detect identical cells).
10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
10.5. Executing OPT_MERGE pass (detect identical cells).
10.6. Executing OPT_DFF pass (perform DFF optimizations).
10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
10.8. Executing OPT_EXPR pass (perform const folding).
10.9. Rerunning OPT passes. (Maybe there is more to do..)
10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
10.12. Executing OPT_MERGE pass (detect identical cells).
10.13. Executing OPT_DFF pass (perform DFF optimizations).
10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
10.15. Executing OPT_EXPR pass (perform const folding).
10.16. Finished OPT passes. (There is nothing left to do.)
11. Executing TECHMAP pass (map to technology primitives).
11.1. Executing Verilog-2005 frontend: /home/ubuntu/mbucio/tools/openROAD/tools/install/yosys/bin/../share/yosys/techmap.v
11.2. Continuing TECHMAP pass.
12. Executing TECHMAP pass (map to technology primitives).
12.1. Executing Verilog-2005 frontend: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/yoSys/cells_latch_R.v
12.2. Continuing TECHMAP pass.
13. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
13.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
14. Executing OPT pass (performing simple optimizations).
14.1. Executing OPT_EXPR pass (perform const folding).
14.2. Executing OPT_MERGE pass (detect identical cells).
14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
14.5. Executing OPT_MERGE pass (detect identical cells).
14.6. Executing OPT_DFF pass (perform DFF optimizations).
14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
14.8. Executing OPT_EXPR pass (perform const folding).
14.9. Finished OPT passes. (There is nothing left to do.)
abc -script /home/ubuntu/mbucio/tools/openROAD/flow/scripts/abc_speed.script -liberty ./objects/asap7/riscv_v_bw_xor/base/lib/merged.lib -constr ./objects/asap7/riscv_v_bw_xor/base/abc.constr -dont_use *x1p*_ASAP7* -dont_use *xp*_ASAP7* -dont_use SDF* -dont_use ICG* -D 5000.0
15. Executing ABC pass (technology mapping using ABC).
15.1. Extracting gate netlist of module `\riscv_v_bw_xor' to `<abc-temp-dir>/input.blif'..
15.1.1. Executing ABC.
15.1.2. Re-integrating ABC results.
16. Executing SETUNDEF pass (replace undef values with defined constants).
17. Executing SPLITNETS pass (splitting up multi-bit signals).
18. Executing OPT_CLEAN pass (remove unused cells and wires).
19. Executing HILOMAP pass (mapping to constant drivers).
20. Executing INSBUF pass (insert buffer cells for connected wires).
21. Executing CHECK pass (checking for obvious problems).
22. Printing statistics.
23. Executing Verilog backend.
exec cp ./designs/asap7/riscv_v_bw_xor/constraint.sdc ./results/asap7/riscv_v_bw_xor/base/1_synth.sdc
End of script. Logfile hash: d539cd44d1, CPU: user 1.77s system 0.07s, MEM: 139.62 MB peak
Yosys 0.46 (git sha1 e97731b9d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3)
Time spent: 61% 2x abc (2 sec), 10% 6x read_liberty (0 sec), ...
Elapsed time: 0:04.83[h:]min:sec. CPU time: user 4.69 sys 0.13 (100%). Peak memory: 143616KB.
mkdir -p ./results/asap7/riscv_v_bw_xor/base ./logs/asap7/riscv_v_bw_xor/base ./reports/asap7/riscv_v_bw_xor/base
cp ./results/asap7/riscv_v_bw_xor/base/1_1_yosys.v ./results/asap7/riscv_v_bw_xor/base/1_synth.v
Running floorplan.tcl, stage 2_1_floorplan
[INFO ODB-0227] LEF file: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/lef/asap7_tech_1x_201209.lef, created 24 layers, 9 vias
[INFO ODB-0227] LEF file: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/lef/asap7sc7p5t_28_R_1x_220121a.lef, created 212 library cells
[WARNING STA-0347] current_design for other than top cell not supported.
[WARNING STA-0366] port 'clk' not found.

==========================================================================
Floorplan check_setup
--------------------------------------------------------------------------
number instances in verilog is 1984
[WARNING IFP-0028] Core area lower left (200.000, 200.000) snapped to (200.016, 200.070).
[INFO IFP-0001] Added 1110 rows of 5555 site asap7sc7p5t.
[INFO RSZ-0026] Removed 145 buffers.
Default units for flow
 time 1ps
 capacitance 1fF
 resistance 1kohm
 voltage 1v
 current 1mA
 power 1pW
 distance 1um
Report metrics stage 2, floorplan final...

==========================================================================
floorplan final report_design_area
--------------------------------------------------------------------------
Design area 213 u^2 0% utilization.
Elapsed time: 0:02.41[h:]min:sec. CPU time: user 2.33 sys 0.08 (100%). Peak memory: 223084KB.
Running io_placement_random.tcl, stage 2_2_floorplan_io
[WARNING STA-0347] current_design for other than top cell not supported.
[WARNING STA-0366] port 'clk' not found.
place_pins -hor_layers M4 -ver_layers M5 -random
Found 0 macro blocks.
Using 2 tracks default min distance between IO pins.
[INFO PPL-0007] Random pin placement.
Elapsed time: 0:01.39[h:]min:sec. CPU time: user 1.28 sys 0.10 (100%). Peak memory: 215556KB.
Running tdms_place.tcl, stage 2_3_floorplan_tdms
exec cp ./results/asap7/riscv_v_bw_xor/base/2_2_floorplan_io.odb ./results/asap7/riscv_v_bw_xor/base/2_3_floorplan_tdms.odb
Elapsed time: 0:00.15[h:]min:sec. CPU time: user 0.12 sys 0.03 (100%). Peak memory: 100200KB.
Running macro_place.tcl, stage 2_4_floorplan_macro
[WARNING STA-0347] current_design for other than top cell not supported.
[WARNING STA-0366] port 'clk' not found.
No macros found: Skipping macro_placement
Elapsed time: 0:01.38[h:]min:sec. CPU time: user 1.30 sys 0.08 (100%). Peak memory: 213612KB.
Running tapcell.tcl, stage 2_5_floorplan_tapcell
[WARNING STA-0347] current_design for other than top cell not supported.
[WARNING STA-0366] port 'clk' not found.
Tap and End Cap cell insertion
  TAP Cell          : TAPCELL_ASAP7_75t_R
  ENDCAP Cell       : TAPCELL_ASAP7_75t_R
  Halo Around Macro : 2 2
  TAP Cell Distance : 25
[INFO TAP-0004] Inserted 2220 endcaps.
[INFO TAP-0005] Inserted 6672 tapcells.
Elapsed time: 0:01.40[h:]min:sec. CPU time: user 1.32 sys 0.08 (100%). Peak memory: 216680KB.
Running pdn.tcl, stage 2_6_floorplan_pdn
[WARNING STA-0347] current_design for other than top cell not supported.
[WARNING STA-0366] port 'clk' not found.
[INFO PDN-0001] Inserting grid: top
Elapsed time: 0:03.30[h:]min:sec. CPU time: user 3.17 sys 0.11 (99%). Peak memory: 246956KB.
cp ./results/asap7/riscv_v_bw_xor/base/2_6_floorplan_pdn.odb ./results/asap7/riscv_v_bw_xor/base/2_floorplan.odb
Running global_place_skip_io.tcl, stage 3_1_place_gp_skip_io
[INFO GPL-0002] DBU: 1000
[INFO GPL-0003] SiteSize: (  0.054  0.270 ) um
[INFO GPL-0004] CoreBBox: ( 200.016 200.070 ) ( 499.986 499.770 ) um
[INFO GPL-0006] NumInstances:             10731
[INFO GPL-0007] NumPlaceInstances:         1839
[INFO GPL-0008] NumFixedInstances:         8892
[INFO GPL-0009] NumDummyInstances:            0
[INFO GPL-0010] NumNets:                   2173
[INFO GPL-0011] NumPins:                   7945
[INFO GPL-0012] DieBBox:  (  0.000  0.000 ) ( 500.000 500.000 ) um
[INFO GPL-0013] CoreBBox: ( 200.016 200.070 ) ( 499.986 499.770 ) um
[INFO GPL-0016] CoreArea:             89901.009 um^2
[INFO GPL-0017] NonPlaceInstsArea:      259.291 um^2
[INFO GPL-0018] PlaceInstsArea:         212.926 um^2
[INFO GPL-0019] Util:                     0.238 %
[INFO GPL-0020] StdInstsArea:           212.926 um^2
[INFO GPL-0021] MacroInstsArea:           0.000 um^2
[INFO GPL-0031] FillerInit:NumGCells:    794225
[INFO GPL-0032] FillerInit:NumGNets:       2173
[INFO GPL-0033] FillerInit:NumGPins:       7945
[INFO GPL-0023] TargetDensity:            1.000
[INFO GPL-0024] AvrgPlaceInstArea:        0.116 um^2
[INFO GPL-0025] IdealBinArea:             0.116 um^2
[INFO GPL-0026] IdealBinCnt:             776461
[INFO GPL-0027] TotalBinArea:         89901.009 um^2
[INFO GPL-0028] BinCnt:       512    512
[INFO GPL-0029] BinSize: (  0.586  0.586 )
[INFO GPL-0030] NumBins: 262144
[INFO GPL-0002] DBU: 1000
[INFO GPL-0003] SiteSize: (  0.054  0.270 ) um
[INFO GPL-0004] CoreBBox: ( 200.016 200.070 ) ( 499.986 499.770 ) um
[INFO GPL-0006] NumInstances:             10731
[INFO GPL-0007] NumPlaceInstances:         1839
[INFO GPL-0008] NumFixedInstances:         8892
[INFO GPL-0009] NumDummyInstances:            0
[INFO GPL-0010] NumNets:                   2173
[INFO GPL-0011] NumPins:                   7483
[INFO GPL-0012] DieBBox:  (  0.000  0.000 ) ( 500.000 500.000 ) um
[INFO GPL-0013] CoreBBox: ( 200.016 200.070 ) ( 499.986 499.770 ) um
[INFO GPL-0016] CoreArea:             89901.009 um^2
[INFO GPL-0017] NonPlaceInstsArea:      259.291 um^2
[INFO GPL-0018] PlaceInstsArea:         212.926 um^2
[INFO GPL-0019] Util:                     0.238 %
[INFO GPL-0020] StdInstsArea:           212.926 um^2
[INFO GPL-0021] MacroInstsArea:           0.000 um^2
[INFO GPL-0031] FillerInit:NumGCells:    405975
[INFO GPL-0032] FillerInit:NumGNets:       2173
[INFO GPL-0033] FillerInit:NumGPins:       7483
[INFO GPL-0023] TargetDensity:            0.511
[INFO GPL-0024] AvrgPlaceInstArea:        0.116 um^2
[INFO GPL-0025] IdealBinArea:             0.226 um^2
[INFO GPL-0026] IdealBinCnt:             396917
[INFO GPL-0027] TotalBinArea:         89901.009 um^2
[INFO GPL-0028] BinCnt:       512    512
[INFO GPL-0029] BinSize: (  0.586  0.586 )
[INFO GPL-0030] NumBins: 262144
[NesterovSolve] Iter:    1 overflow: 0.983 HPWL: 1436961
[NesterovSolve] Iter:   10 overflow: 0.990 HPWL: 355930
[NesterovSolve] Iter:   20 overflow: 0.989 HPWL: 327320
[NesterovSolve] Iter:   30 overflow: 0.989 HPWL: 322126
[NesterovSolve] Iter:   40 overflow: 0.988 HPWL: 321063
[NesterovSolve] Iter:   50 overflow: 0.989 HPWL: 320838
[NesterovSolve] Iter:   60 overflow: 0.989 HPWL: 320879
[NesterovSolve] Iter:   70 overflow: 0.989 HPWL: 321341
[NesterovSolve] Iter:   80 overflow: 0.989 HPWL: 322178
[NesterovSolve] Iter:   90 overflow: 0.988 HPWL: 323696
[NesterovSolve] Iter:  100 overflow: 0.987 HPWL: 326742
[NesterovSolve] Iter:  110 overflow: 0.986 HPWL: 331973
[NesterovSolve] Iter:  120 overflow: 0.985 HPWL: 342089
[NesterovSolve] Iter:  130 overflow: 0.984 HPWL: 361254
[NesterovSolve] Iter:  140 overflow: 0.980 HPWL: 397158
[NesterovSolve] Iter:  150 overflow: 0.977 HPWL: 456818
[NesterovSolve] Iter:  160 overflow: 0.973 HPWL: 556367
[NesterovSolve] Iter:  170 overflow: 0.954 HPWL: 751326
[NesterovSolve] Iter:  180 overflow: 0.926 HPWL: 942122
[NesterovSolve] Iter:  190 overflow: 0.907 HPWL: 990918
[NesterovSolve] Iter:  200 overflow: 0.889 HPWL: 1063447
[NesterovSolve] Iter:  210 overflow: 0.851 HPWL: 1347134
[NesterovSolve] Iter:  220 overflow: 0.817 HPWL: 1496972
[NesterovSolve] Iter:  230 overflow: 0.781 HPWL: 1635203
[NesterovSolve] Iter:  240 overflow: 0.732 HPWL: 1819521
[NesterovSolve] Iter:  250 overflow: 0.689 HPWL: 1969670
[NesterovSolve] Iter:  260 overflow: 0.649 HPWL: 2128006
[NesterovSolve] Iter:  270 overflow: 0.602 HPWL: 2333946
[NesterovSolve] Iter:  280 overflow: 0.571 HPWL: 2510747
[NesterovSolve] Iter:  290 overflow: 0.537 HPWL: 2691834
[NesterovSolve] Iter:  300 overflow: 0.509 HPWL: 2832909
[NesterovSolve] Iter:  310 overflow: 0.473 HPWL: 2960751
[NesterovSolve] Iter:  320 overflow: 0.443 HPWL: 3059084
[NesterovSolve] Iter:  330 overflow: 0.407 HPWL: 3169278
[NesterovSolve] Iter:  340 overflow: 0.358 HPWL: 3296743
[NesterovSolve] Iter:  350 overflow: 0.314 HPWL: 3483143
[NesterovSolve] Iter:  360 overflow: 0.289 HPWL: 3287705
[NesterovSolve] Iter:  370 overflow: 0.252 HPWL: 3249326
[NesterovSolve] Iter:  380 overflow: 0.217 HPWL: 3308089
[NesterovSolve] Iter:  390 overflow: 0.186 HPWL: 3359965
[NesterovSolve] Iter:  400 overflow: 0.159 HPWL: 3406182
[NesterovSolve] Iter:  410 overflow: 0.138 HPWL: 3447531
[NesterovSolve] Iter:  420 overflow: 0.118 HPWL: 3481955
[NesterovSolve] Finished with Overflow: 0.097740
Elapsed time: 1:09.58[h:]min:sec. CPU time: user 128.28 sys 0.37 (184%). Peak memory: 445032KB.
Running io_placement.tcl, stage 3_2_place_iop
place_pins -hor_layers M4 -ver_layers M5
Found 0 macro blocks.
Using 2 tracks default min distance between IO pins.
[INFO PPL-0010] Tentative 0 to set up sections.
[INFO PPL-0001] Number of slots           20780
[INFO PPL-0002] Number of I/O             462
[INFO PPL-0003] Number of I/O w/sink      412
[INFO PPL-0004] Number of I/O w/o sink    50
[INFO PPL-0005] Slots per section         200
[INFO PPL-0006] Slots increase factor     0.01
[INFO PPL-0008] Successfully assigned pins to sections.
[INFO PPL-0012] I/O nets HPWL: 61291.09 um.
Elapsed time: 0:01.57[h:]min:sec. CPU time: user 1.46 sys 0.10 (99%). Peak memory: 236372KB.
Running global_place.tcl, stage 3_3_place_gp
[INFO GPL-0002] DBU: 1000
[INFO GPL-0003] SiteSize: (  0.054  0.270 ) um
[INFO GPL-0004] CoreBBox: ( 200.016 200.070 ) ( 499.986 499.770 ) um
[INFO GPL-0006] NumInstances:             10731
[INFO GPL-0007] NumPlaceInstances:         1839
[INFO GPL-0008] NumFixedInstances:         8892
[INFO GPL-0009] NumDummyInstances:            0
[INFO GPL-0010] NumNets:                   2173
[INFO GPL-0011] NumPins:                   7945
[INFO GPL-0012] DieBBox:  (  0.000  0.000 ) ( 500.000 500.000 ) um
[INFO GPL-0013] CoreBBox: ( 200.016 200.070 ) ( 499.986 499.770 ) um
[INFO GPL-0016] CoreArea:             89901.009 um^2
[INFO GPL-0017] NonPlaceInstsArea:      259.291 um^2
[INFO GPL-0018] PlaceInstsArea:         212.926 um^2
[INFO GPL-0019] Util:                     0.238 %
[INFO GPL-0020] StdInstsArea:           212.926 um^2
[INFO GPL-0021] MacroInstsArea:           0.000 um^2
[INFO GPL-0031] FillerInit:NumGCells:    794225
[INFO GPL-0032] FillerInit:NumGNets:       2173
[INFO GPL-0033] FillerInit:NumGPins:       7945
[INFO GPL-0023] TargetDensity:            1.000
[INFO GPL-0024] AvrgPlaceInstArea:        0.116 um^2
[INFO GPL-0025] IdealBinArea:             0.116 um^2
[INFO GPL-0026] IdealBinCnt:             776461
[INFO GPL-0027] TotalBinArea:         89901.009 um^2
[INFO GPL-0028] BinCnt:       512    512
[INFO GPL-0029] BinSize: (  0.586  0.586 )
[INFO GPL-0030] NumBins: 262144
global_placement -density 0.5111876518838108 -pad_left 0 -pad_right 0 -routability_driven -timing_driven
[INFO GPL-0002] DBU: 1000
[INFO GPL-0003] SiteSize: (  0.054  0.270 ) um
[INFO GPL-0004] CoreBBox: ( 200.016 200.070 ) ( 499.986 499.770 ) um
[INFO GPL-0006] NumInstances:             10731
[INFO GPL-0007] NumPlaceInstances:         1839
[INFO GPL-0008] NumFixedInstances:         8892
[INFO GPL-0009] NumDummyInstances:            0
[INFO GPL-0010] NumNets:                   2173
[INFO GPL-0011] NumPins:                   7945
[INFO GPL-0012] DieBBox:  (  0.000  0.000 ) ( 500.000 500.000 ) um
[INFO GPL-0013] CoreBBox: ( 200.016 200.070 ) ( 499.986 499.770 ) um
[INFO GPL-0016] CoreArea:             89901.009 um^2
[INFO GPL-0017] NonPlaceInstsArea:      259.291 um^2
[INFO GPL-0018] PlaceInstsArea:         212.926 um^2
[INFO GPL-0019] Util:                     0.238 %
[INFO GPL-0020] StdInstsArea:           212.926 um^2
[INFO GPL-0021] MacroInstsArea:           0.000 um^2
[InitialPlace]  Iter: 1 CG residual: 0.00000012 HPWL: 65899859
[InitialPlace]  Iter: 2 CG residual: 0.00000010 HPWL: 64403044
[InitialPlace]  Iter: 3 CG residual: 0.00000038 HPWL: 61206162
[InitialPlace]  Iter: 4 CG residual: 0.00000138 HPWL: 57160397
[InitialPlace]  Iter: 5 CG residual: 0.00000085 HPWL: 51939072
[INFO GPL-0031] FillerInit:NumGCells:    405975
[INFO GPL-0032] FillerInit:NumGNets:       2173
[INFO GPL-0033] FillerInit:NumGPins:       7945
[INFO GPL-0023] TargetDensity:            0.511
[INFO GPL-0024] AvrgPlaceInstArea:        0.116 um^2
[INFO GPL-0025] IdealBinArea:             0.226 um^2
[INFO GPL-0026] IdealBinCnt:             396917
[INFO GPL-0027] TotalBinArea:         89901.009 um^2
[INFO GPL-0028] BinCnt:       512    512
[INFO GPL-0029] BinSize: (  0.586  0.586 )
[INFO GPL-0030] NumBins: 262144
[NesterovSolve] Iter:    1 overflow: 0.337 HPWL: 46383991
[INFO GPL-0100] Timing-driven: executing resizer for reweighting nets.
[INFO GPL-0101] Timing-driven: worst slack 1.96e-09
[INFO GPL-0103] Timing-driven: weighted 214 nets.
[NesterovSolve] Snapshot saved at iter = 0
[NesterovSolve] Iter:   10 overflow: 0.415 HPWL: 45592864
[NesterovSolve] Iter:   20 overflow: 0.428 HPWL: 45132309
[NesterovSolve] Iter:   30 overflow: 0.428 HPWL: 44519218
[NesterovSolve] Iter:   40 overflow: 0.430 HPWL: 43721300
[NesterovSolve] Iter:   50 overflow: 0.454 HPWL: 42789828
[NesterovSolve] Iter:   60 overflow: 0.470 HPWL: 41858191
[NesterovSolve] Iter:   70 overflow: 0.484 HPWL: 40935861
[NesterovSolve] Iter:   80 overflow: 0.473 HPWL: 40269414
[NesterovSolve] Iter:   90 overflow: 0.483 HPWL: 39903082
[NesterovSolve] Iter:  100 overflow: 0.488 HPWL: 39572983
[NesterovSolve] Iter:  110 overflow: 0.493 HPWL: 39240198
[NesterovSolve] Iter:  120 overflow: 0.502 HPWL: 38855680
[NesterovSolve] Iter:  130 overflow: 0.488 HPWL: 38506656
[NesterovSolve] Iter:  140 overflow: 0.526 HPWL: 38107843
[NesterovSolve] Iter:  150 overflow: 0.508 HPWL: 37836220
[NesterovSolve] Iter:  160 overflow: 0.505 HPWL: 37536787
[NesterovSolve] Iter:  170 overflow: 0.503 HPWL: 37274939
[NesterovSolve] Iter:  180 overflow: 0.504 HPWL: 36999202
[NesterovSolve] Iter:  190 overflow: 0.517 HPWL: 36716644
[NesterovSolve] Iter:  200 overflow: 0.553 HPWL: 36402965
[NesterovSolve] Iter:  210 overflow: 0.511 HPWL: 36291088
[NesterovSolve] Iter:  220 overflow: 0.514 HPWL: 36166471
[NesterovSolve] Iter:  230 overflow: 0.562 HPWL: 36134335
[NesterovSolve] Iter:  240 overflow: 0.536 HPWL: 36104144
[NesterovSolve] Iter:  250 overflow: 0.515 HPWL: 36169758
[NesterovSolve] Iter:  260 overflow: 0.496 HPWL: 36072741
[NesterovSolve] Iter:  270 overflow: 0.482 HPWL: 36051051
[NesterovSolve] Iter:  280 overflow: 0.463 HPWL: 36082577
[NesterovSolve] Iter:  290 overflow: 0.460 HPWL: 36034799
[NesterovSolve] Iter:  300 overflow: 0.432 HPWL: 36050488
[NesterovSolve] Iter:  310 overflow: 0.420 HPWL: 36076280
[NesterovSolve] Iter:  320 overflow: 0.394 HPWL: 36096628
[NesterovSolve] Iter:  330 overflow: 0.368 HPWL: 36141338
[NesterovSolve] Iter:  340 overflow: 0.335 HPWL: 36204988
[NesterovSolve] Iter:  350 overflow: 0.303 HPWL: 36273809
[INFO GPL-0075] Routability numCall: 1 inflationIterCnt: 1 bloatIterCnt: 0
[INFO GPL-0036] TileBBox: (    0    0 ) (  540  540 ) DBU
[INFO GPL-0038] TileCnt:     925  925
[INFO GPL-0040] NumTiles: 855625
[INFO GPL-0081] TotalRouteOverflow: 0.0
[INFO GPL-0082] OverflowTileCnt: 0
[INFO GPL-0083] 0.5%RC: 0.6149454680551126
[INFO GPL-0084] 1.0%RC: 0.6067728428232122
[INFO GPL-0085] 2.0%RC: 0.594098157870291
[INFO GPL-0086] 5.0%RC: 0.5794465838399945
[INFO GPL-0087] FinalRC: 0.61085916
[INFO GPL-0077] FinalRC lower than targetRC(1.01), routability not needed.
[INFO GPL-0100] Timing-driven: executing resizer for reweighting nets.
[INFO GPL-0101] Timing-driven: worst slack 1.9e-09
[INFO GPL-0103] Timing-driven: weighted 207 nets.
[NesterovSolve] Iter:  360 overflow: 0.266 HPWL: 36485785
[NesterovSolve] Iter:  370 overflow: 0.243 HPWL: 36186886
[NesterovSolve] Iter:  380 overflow: 0.213 HPWL: 36193636
[INFO GPL-0100] Timing-driven: executing resizer for reweighting nets.
[INFO GPL-0101] Timing-driven: worst slack 1.91e-09
[INFO GPL-0103] Timing-driven: weighted 213 nets.
[NesterovSolve] Iter:  390 overflow: 0.187 HPWL: 36218778
[NesterovSolve] Iter:  400 overflow: 0.162 HPWL: 36254041
[INFO GPL-0100] Timing-driven: executing resizer for reweighting nets.
[INFO GPL-0101] Timing-driven: worst slack 1.91e-09
[INFO GPL-0103] Timing-driven: weighted 213 nets.
[NesterovSolve] Iter:  410 overflow: 0.138 HPWL: 36288572
[NesterovSolve] Iter:  420 overflow: 0.117 HPWL: 36312944
[NesterovSolve] Iter:  430 overflow: 0.097 HPWL: 36336168
[NesterovSolve] Finished with Overflow: 0.097101
Report metrics stage 5, global place...

==========================================================================
global place report_design_area
--------------------------------------------------------------------------
Design area 472 u^2 1% utilization.
Elapsed time: 1:18.28[h:]min:sec. CPU time: user 135.84 sys 0.75 (174%). Peak memory: 1301544KB.
Running resize.tcl, stage 3_4_place_resized
Perform port buffering...
[INFO RSZ-0027] Inserted 284 input buffers.
[INFO RSZ-0028] Inserted 128 output buffers.
Perform buffer insertion...
[INFO RSZ-0058] Using max wire length 162um.
[INFO RSZ-0034] Found 65 slew violations.
[INFO RSZ-0036] Found 2 capacitance violations.
[INFO RSZ-0037] Found 90 long wires.
[INFO RSZ-0038] Inserted 125 buffers in 92 nets.
[INFO RSZ-0039] Resized 430 instances.
Repair tie lo fanout...
Repair tie hi fanout...
Floating nets: 
Report metrics stage 3, resizer...
No registers in design

==========================================================================
resizer report_design_area
--------------------------------------------------------------------------
Design area 560 u^2 1% utilization.
Instance count before 10731, after 11268
Pin count before 7483, after 8557
Elapsed time: 0:03.92[h:]min:sec. CPU time: user 3.66 sys 0.25 (99%). Peak memory: 503996KB.
Running detail_place.tcl, stage 3_5_place_dp
Placement Analysis
---------------------------------
total displacement       1284.3 u
average displacement        0.1 u
max displacement            4.3 u
original HPWL           36578.6 u
legalized HPWL          37829.6 u
delta HPWL                    3 %

Detailed placement improvement.
Importing netlist into detailed improver.
[INFO DPO-0100] Creating network with 11268 cells, 462 terminals, 2710 edges, 9019 pins, and 0 blockages.
[INFO DPO-0109] Network stats: inst 11730, edges 2710, pins 9019
[INFO DPO-0110] Number of regions is 1
[INFO DPO-0401] Setting random seed to 1.
[INFO DPO-0402] Setting maximum displacement 5 1 to 1350 270 units.
[INFO DPO-0320] Collected 9354 fixed cells.
[INFO DPO-0318] Collected 2376 single height cells.
[INFO DPO-0321] Collected 0 wide cells.
[INFO DPO-0322] Image (200016, 200070) - (499932, 499770)
[INFO DPO-0310] Assigned 2376 cells into segments.  Movement in X-direction is 0.000000, movement in Y-direction is 0.000000.
[INFO DPO-0313] Found 0 cells in wrong regions.
[INFO DPO-0315] Found 0 row alignment problems.
[INFO DPO-0314] Found 0 site alignment problems.
[INFO DPO-0311] Found 0 overlaps between adjacent cells.
[INFO DPO-0312] Found 0 edge spacing violations and 0 padding violations.
[INFO DPO-0303] Running algorithm for independent set matching.
[INFO DPO-0300] Set matching objective is wirelength.
[INFO DPO-0301] Pass   1 of matching; objective is 3.784248e+07.
[INFO DPO-0302] End of matching; objective is 3.778798e+07, improvement is 0.14 percent.
[INFO DPO-0303] Running algorithm for global swaps.
[INFO DPO-0306] Pass   1 of global swaps; hpwl is 3.766138e+07.
[INFO DPO-0307] End of global swaps; objective is 3.766138e+07, improvement is 0.34 percent.
[INFO DPO-0303] Running algorithm for vertical swaps.
[INFO DPO-0308] Pass   1 of vertical swaps; hpwl is 3.762477e+07.
[INFO DPO-0309] End of vertical swaps; objective is 3.762477e+07, improvement is 0.10 percent.
[INFO DPO-0303] Running algorithm for reordering.
[INFO DPO-0304] Pass   1 of reordering; objective is 3.750888e+07.
[INFO DPO-0305] End of reordering; objective is 3.750888e+07, improvement is 0.31 percent.
[INFO DPO-0303] Running algorithm for random improvement.
[INFO DPO-0324] Random improver is using displacement generator.
[INFO DPO-0325] Random improver is using hpwl objective.
[INFO DPO-0326] Random improver cost string is (a).
[INFO DPO-0332] End of pass, Generator displacement called 47520 times.
[INFO DPO-0335] Generator displacement, Cumulative attempts 47520, swaps 7473, moves 10092 since last reset.
[INFO DPO-0333] End of pass, Objective hpwl, Initial cost 3.750888e+07, Scratch cost 3.736730e+07, Incremental cost 3.736730e+07, Mismatch? N
[INFO DPO-0338] End of pass, Total cost is 3.736730e+07.
[INFO DPO-0327] Pass   1 of random improver; improvement in cost is 0.38 percent.
[INFO DPO-0328] End of random improver; improvement is 0.377473 percent.
[INFO DPO-0380] Cell flipping.
[INFO DPO-0382] Changed 1204 cell orientations for row compatibility.
[INFO DPO-0383] Performed 697 cell flips.
[INFO DPO-0384] End of flipping; objective is 3.725019e+07, improvement is 0.31 percent.
[INFO DPO-0313] Found 0 cells in wrong regions.
[INFO DPO-0315] Found 0 row alignment problems.
[INFO DPO-0314] Found 0 site alignment problems.
[INFO DPO-0311] Found 0 overlaps between adjacent cells.
[INFO DPO-0312] Found 0 edge spacing violations and 0 padding violations.
Detailed Improvement Results
------------------------------------------
Original HPWL            37829.6 u
Final HPWL               37208.8 u
Delta HPWL                  -1.6 %

[INFO DPL-0020] Mirrored 249 instances
[INFO DPL-0021] HPWL before           37208.8 u
[INFO DPL-0022] HPWL after            37205.1 u
[INFO DPL-0023] HPWL delta               -0.0 %
[INFO FLW-0012] Placement violations .
Report metrics stage 3, detailed place...
No registers in design

==========================================================================
detailed place report_design_area
--------------------------------------------------------------------------
Design area 560 u^2 1% utilization.
Elapsed time: 0:05.24[h:]min:sec. CPU time: user 4.78 sys 0.45 (99%). Peak memory: 1130352KB.
cp ./results/asap7/riscv_v_bw_xor/base/3_5_place_dp.odb ./results/asap7/riscv_v_bw_xor/base/3_place.odb
cp ./results/asap7/riscv_v_bw_xor/base/2_floorplan.sdc ./results/asap7/riscv_v_bw_xor/base/3_place.sdc
Running cts.tcl, stage 4_1_cts
clock_tree_synthesis -sink_clustering_enable -balance_levels
[INFO CTS-0050] Root buffer is BUFx24_ASAP7_75t_R.
[INFO CTS-0051] Sink buffer is BUFx24_ASAP7_75t_R.
[INFO CTS-0052] The following clock buffers will be used for CTS:
                    BUFx24_ASAP7_75t_R
[INFO CTS-0049] Characterization buffer is BUFx24_ASAP7_75t_R.
[WARNING CTS-0083] No clock nets have been found.
[INFO CTS-0008] TritonCTS found 0 clock nets.
[WARNING CTS-0082] No valid clock nets in the design.
[WARNING STA-0450] virtual clock clk can not be propagated.
[INFO RSZ-0058] Using max wire length 162um.
Placement Analysis
---------------------------------
total displacement          0.0 u
average displacement        0.0 u
max displacement            0.0 u
original HPWL           37205.1 u
legalized HPWL          37357.8 u
delta HPWL                    0 %

repair_timing -verbose -repair_tns 100
[INFO RSZ-0098] No setup violations found
[INFO RSZ-0033] No hold violations found.
Placement Analysis
---------------------------------
total displacement          0.0 u
average displacement        0.0 u
max displacement            0.0 u
original HPWL           37357.8 u
legalized HPWL          37357.8 u
delta HPWL                    0 %

Report metrics stage 4, cts final...
No registers in design

==========================================================================
cts final report_design_area
--------------------------------------------------------------------------
Design area 560 u^2 1% utilization.
Elapsed time: 0:06.42[h:]min:sec. CPU time: user 5.76 sys 0.64 (99%). Peak memory: 1453292KB.
cp ./results/asap7/riscv_v_bw_xor/base/4_1_cts.odb ./results/asap7/riscv_v_bw_xor/base/4_cts.odb
Running global_route.tcl, stage 5_1_grt
global_route -congestion_report_file ./reports/asap7/riscv_v_bw_xor/base/congestion.rpt -congestion_iterations 30 -congestion_report_iter_step 5 -verbose
[INFO GRT-0020] Min routing layer: M1
[INFO GRT-0021] Max routing layer: M9
[INFO GRT-0022] Global adjustment: 0%
[INFO GRT-0023] Grid origin: (0, 0)
[INFO GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0088] Layer M1      Track-Pitch = 0.0360  line-2-Via Pitch: 0.0360
[INFO GRT-0088] Layer M2      Track-Pitch = 0.0390  line-2-Via Pitch: 0.0360
[INFO GRT-0088] Layer M3      Track-Pitch = 0.0360  line-2-Via Pitch: 0.0360
[INFO GRT-0088] Layer M4      Track-Pitch = 0.0480  line-2-Via Pitch: 0.0480
[INFO GRT-0088] Layer M5      Track-Pitch = 0.0480  line-2-Via Pitch: 0.0480
[INFO GRT-0088] Layer M6      Track-Pitch = 0.0640  line-2-Via Pitch: 0.0640
[INFO GRT-0088] Layer M7      Track-Pitch = 0.0640  line-2-Via Pitch: 0.0640
[INFO GRT-0088] Layer M8      Track-Pitch = 0.0800  line-2-Via Pitch: 0.0800
[INFO GRT-0088] Layer M9      Track-Pitch = 0.0800  line-2-Via Pitch: 0.0800
[INFO GRT-0019] Found 0 clock nets.
[INFO GRT-0001] Minimum degree: 2
[INFO GRT-0002] Maximum degree: 72
[INFO GRT-0003] Macros: 0
[INFO GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0004] Blockages: 10445

[INFO GRT-0053] Routing resources analysis:
          Routing      Original      Derated      Resource
Layer     Direction    Resources     Resources    Reduction (%)
---------------------------------------------------------------
M1         Vertical     12846400       4930062          61.62%
M2         Horizontal   11135150       6229593          44.05%
M3         Vertical     12846400       7638568          40.54%
M4         Horizontal    9421125       5957420          36.77%
M5         Vertical      9421125       5833324          38.08%
M6         Horizontal    6852400       4062296          40.72%
M7         Vertical      6852400       4278120          37.57%
M8         Horizontal    5140225       2568720          50.03%
M9         Vertical      5140225       2568720          50.03%
---------------------------------------------------------------

[INFO GRT-0197] Via related to pin nodes: 15976
[INFO GRT-0198] Via related Steiner nodes: 444
[INFO GRT-0199] Via filling finished.
[INFO GRT-0111] Final number of vias: 20920
[INFO GRT-0112] Final usage 3D: 133538

[INFO GRT-0096] Final congestion report:
Layer         Resource        Demand        Usage (%)    Max H / Max V / Total Overflow
---------------------------------------------------------------------------------------
M1             4930062             0            0.00%             0 /  0 /  0
M2             6229593         27215            0.44%             0 /  0 /  0
M3             7638568         32629            0.43%             0 /  0 /  0
M4             5957420          8162            0.14%             0 /  0 /  0
M5             5833324          2703            0.05%             0 /  0 /  0
M6             4062296            52            0.00%             0 /  0 /  0
M7             4278120             1            0.00%             0 /  0 /  0
M8             2568720            16            0.00%             0 /  0 /  0
M9             2568720             0            0.00%             0 /  0 /  0
---------------------------------------------------------------------------------------
Total         44066823         70778            0.16%             0 /  0 /  0

[INFO GRT-0018] Total wirelength: 42321 um
[INFO GRT-0014] Routed nets: 2660
[WARNING STA-0450] virtual clock clk can not be propagated.
Perform buffer insertion...
[INFO RSZ-0058] Using max wire length 162um.
[INFO RSZ-0037] Found 2 long wires.
[INFO RSZ-0038] Inserted 1 buffers in 1 nets.
[INFO RSZ-0039] Resized 1 instances.
Placement Analysis
---------------------------------
total displacement          0.0 u
average displacement        0.0 u
max displacement            0.0 u
original HPWL           37357.8 u
legalized HPWL          37357.8 u
delta HPWL                    0 %

Repair setup and hold violations...
repair_timing -verbose -repair_tns 100
[INFO RSZ-0098] No setup violations found
[INFO RSZ-0033] No hold violations found.
Placement Analysis
---------------------------------
total displacement          0.0 u
average displacement        0.0 u
max displacement            0.0 u
original HPWL           37357.8 u
legalized HPWL          37357.8 u
delta HPWL                    0 %

Repair antennas...
[WARNING GRT-0246] No diode with LEF class CORE ANTENNACELL found.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
Estimate parasitics...
Report metrics stage 5, global route...
No registers in design

==========================================================================
global route report_design_area
--------------------------------------------------------------------------
Design area 560 u^2 1% utilization.
[INFO FLW-0007] clock clk period 5000.000000
[INFO FLW-0008] Clock clk period 2997.404
[INFO FLW-0009] Clock clk slack 1844.837
[WARNING STA-0450] virtual clock clk can not be propagated.
[INFO FLW-0011] Path endpoint count 128
Elapsed time: 0:11.17[h:]min:sec. CPU time: user 13.17 sys 0.84 (125%). Peak memory: 2019784KB.
Running detail_route.tcl, stage 5_2_route
[WARNING STA-0450] virtual clock clk can not be propagated.
detailed_route -output_drc ./reports/asap7/riscv_v_bw_xor/base/5_route_drc.rpt -output_maze ./results/asap7/riscv_v_bw_xor/base/maze.log -bottom_routing_layer M1 -top_routing_layer M9 -save_guide_updates -verbose 1 -drc_report_iter_step 5
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     21
Number of macros:     212
Number of vias:       14
Number of viarulegen: 11

[INFO DRT-0150] Reading design.

Design:                   riscv_v_bw_xor
Die area:                 ( 0 0 ) ( 500000 500000 )
Number of track patterns: 32
Number of DEF vias:       0
Number of components:     11269
Number of terminals:      462
Number of snets:          2
Number of nets:           2711

[INFO DRT-0167] List of default vias:
  Layer V1
    default via: VIA12
  Layer V2
    default via: VIA23
  Layer V3
    default via: VIA34
  Layer V4
    default via: VIA45
  Layer V5
    default via: VIA56
  Layer V6
    default via: VIA67
  Layer V7
    default via: VIA78
  Layer V8
    default via: VIA89
  Layer V9
    default via: VIA9Pad
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 240.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete Active.
[INFO DRT-0024]   Complete V0.
[INFO DRT-0024]   Complete M1.
[INFO DRT-0024]   Complete V1.
[INFO DRT-0024]   Complete M2.
[INFO DRT-0024]   Complete V2.
[INFO DRT-0024]   Complete M3.
[INFO DRT-0024]   Complete V3.
[INFO DRT-0024]   Complete M4.
[INFO DRT-0024]   Complete V4.
[INFO DRT-0024]   Complete M5.
[INFO DRT-0024]   Complete V5.
[INFO DRT-0024]   Complete M6.
[INFO DRT-0024]   Complete V6.
[INFO DRT-0024]   Complete M7.
[INFO DRT-0024]   Complete V7.
[INFO DRT-0024]   Complete M8.
[INFO DRT-0024]   Complete V8.
[INFO DRT-0024]   Complete M9.
[INFO DRT-0024]   Complete V9.
[INFO DRT-0024]   Complete Pad.
[INFO DRT-0033] Active shape region query size = 0.
[INFO DRT-0033] V0 shape region query size = 0.
[INFO DRT-0033] M1 shape region query size = 57326.
[INFO DRT-0033] V1 shape region query size = 9257192.
[INFO DRT-0033] M2 shape region query size = 64608.
[INFO DRT-0033] V2 shape region query size = 186648.
[INFO DRT-0033] M3 shape region query size = 186648.
[INFO DRT-0033] V3 shape region query size = 124432.
[INFO DRT-0033] M4 shape region query size = 124619.
[INFO DRT-0033] V4 shape region query size = 124432.
[INFO DRT-0033] M5 shape region query size = 68875.
[INFO DRT-0033] V5 shape region query size = 12544.
[INFO DRT-0033] M6 shape region query size = 6384.
[INFO DRT-0033] V6 shape region query size = 0.
[INFO DRT-0033] M7 shape region query size = 0.
[INFO DRT-0033] V7 shape region query size = 0.
[INFO DRT-0033] M8 shape region query size = 0.
[INFO DRT-0033] V8 shape region query size = 0.
[INFO DRT-0033] M9 shape region query size = 0.
[INFO DRT-0033] V9 shape region query size = 0.
[INFO DRT-0033] Pad shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 950 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0081]   Complete 236 unique inst patterns.
[INFO DRT-0084]   Complete 1446 groups.
#scanned instances     = 11269
#unique  instances     = 240
#stdCellGenAp          = 7569
#stdCellValidPlanarAp  = 72
#stdCellValidViaAp     = 6206
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 8559
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:45, elapsed time = 00:00:05, memory = 577.98 (MB), peak = 910.60 (MB)

[INFO DRT-0157] Number of guides:     23455

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 925 STEP 540 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 925 STEP 540 ;
[INFO DRT-0028]   Complete Active.
[INFO DRT-0028]   Complete V0.
[INFO DRT-0028]   Complete M1.
[INFO DRT-0028]   Complete V1.
[INFO DRT-0028]   Complete M2.
[INFO DRT-0028]   Complete V2.
[INFO DRT-0028]   Complete M3.
[INFO DRT-0028]   Complete V3.
[INFO DRT-0028]   Complete M4.
[INFO DRT-0028]   Complete V4.
[INFO DRT-0028]   Complete M5.
[INFO DRT-0028]   Complete V5.
[INFO DRT-0028]   Complete M6.
[INFO DRT-0028]   Complete V6.
[INFO DRT-0028]   Complete M7.
[INFO DRT-0028]   Complete V7.
[INFO DRT-0028]   Complete M8.
[INFO DRT-0028]   Complete V8.
[INFO DRT-0028]   Complete M9.
[INFO DRT-0028]   Complete V9.
[INFO DRT-0028]   Complete Pad.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete Active (guide).
[INFO DRT-0035]   Complete V0 (guide).
[INFO DRT-0035]   Complete M1 (guide).
[INFO DRT-0035]   Complete V1 (guide).
[INFO DRT-0035]   Complete M2 (guide).
[INFO DRT-0035]   Complete V2 (guide).
[INFO DRT-0035]   Complete M3 (guide).
[INFO DRT-0035]   Complete V3 (guide).
[INFO DRT-0035]   Complete M4 (guide).
[INFO DRT-0035]   Complete V4 (guide).
[INFO DRT-0035]   Complete M5 (guide).
[INFO DRT-0035]   Complete V5 (guide).
[INFO DRT-0035]   Complete M6 (guide).
[INFO DRT-0035]   Complete V6 (guide).
[INFO DRT-0035]   Complete M7 (guide).
[INFO DRT-0035]   Complete V7 (guide).
[INFO DRT-0035]   Complete M8 (guide).
[INFO DRT-0035]   Complete V8 (guide).
[INFO DRT-0035]   Complete M9 (guide).
[INFO DRT-0035]   Complete V9 (guide).
[INFO DRT-0035]   Complete Pad (guide).
[INFO DRT-0036] Active guide region query size = 0.
[INFO DRT-0036] V0 guide region query size = 0.
[INFO DRT-0036] M1 guide region query size = 7449.
[INFO DRT-0036] V1 guide region query size = 0.
[INFO DRT-0036] M2 guide region query size = 6553.
[INFO DRT-0036] V2 guide region query size = 0.
[INFO DRT-0036] M3 guide region query size = 3953.
[INFO DRT-0036] V3 guide region query size = 0.
[INFO DRT-0036] M4 guide region query size = 785.
[INFO DRT-0036] V4 guide region query size = 0.
[INFO DRT-0036] M5 guide region query size = 303.
[INFO DRT-0036] V5 guide region query size = 0.
[INFO DRT-0036] M6 guide region query size = 9.
[INFO DRT-0036] V6 guide region query size = 0.
[INFO DRT-0036] M7 guide region query size = 4.
[INFO DRT-0036] V7 guide region query size = 0.
[INFO DRT-0036] M8 guide region query size = 2.
[INFO DRT-0036] V8 guide region query size = 0.
[INFO DRT-0036] M9 guide region query size = 0.
[INFO DRT-0036] V9 guide region query size = 0.
[INFO DRT-0036] Pad guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 11709 vertical wires in 19 frboxes and 7349 horizontal wires in 19 frboxes.
[INFO DRT-0186] Done with 1519 vertical wires in 19 frboxes and 1931 horizontal wires in 19 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:30, elapsed time = 00:00:06, memory = 1408.37 (MB), peak = 1408.37 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1408.37 (MB), peak = 1408.37 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 1408.62 (MB).
    Completing 20% with 4 violations.
    elapsed time = 00:00:10, memory = 2222.03 (MB).
    Completing 30% with 124 violations.
    elapsed time = 00:00:25, memory = 2906.22 (MB).
    Completing 40% with 124 violations.
    elapsed time = 00:00:25, memory = 2906.22 (MB).
    Completing 50% with 199 violations.
    elapsed time = 00:00:52, memory = 3624.56 (MB).
    Completing 60% with 235 violations.
    elapsed time = 00:00:54, memory = 3161.36 (MB).
    Completing 70% with 251 violations.
    elapsed time = 00:01:08, memory = 3494.70 (MB).
    Completing 80% with 344 violations.
    elapsed time = 00:01:27, memory = 3246.46 (MB).
    Completing 90% with 344 violations.
    elapsed time = 00:01:27, memory = 3246.46 (MB).
    Completing 100% with 435 violations.
    elapsed time = 00:02:03, memory = 3352.79 (MB).
[INFO DRT-0199]   Number of violations = 529.
Viol/Layer          M1     M2     M3     V3     M4     V4     M5
CutSpcTbl            0      0      0      1      0      2      0
EOL                  0     40      0      0      2      0      3
Metal Spacing       12      9     17      0      0      0      6
NS Metal             4      0      0      0      0      0      0
Recheck              6     57     27      0      4      0      0
Short                0     32      2      0      2      0      2
eolKeepOut           0    285      0      0     12      0      4
[INFO DRT-0267] cpu time = 00:14:12, elapsed time = 00:02:03, memory = 3501.54 (MB), peak = 3927.50 (MB)
Total wire length = 38909 um.
Total wire length on LAYER M1 = 39 um.
Total wire length on LAYER M2 = 14343 um.
Total wire length on LAYER M3 = 17921 um.
Total wire length on LAYER M4 = 4986 um.
Total wire length on LAYER M5 = 1580 um.
Total wire length on LAYER M6 = 29 um.
Total wire length on LAYER M7 = 0 um.
Total wire length on LAYER M8 = 8 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 25603.
Up-via summary (total 25603):

----------------
 Active        0
     M1     9147
     M2    13284
     M3     2627
     M4      516
     M5       23
     M6        4
     M7        2
     M8        0
     M9        0
----------------
           25603


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 529 violations.
    elapsed time = 00:00:00, memory = 3501.54 (MB).
    Completing 20% with 529 violations.
    elapsed time = 00:00:12, memory = 3881.77 (MB).
    Completing 30% with 381 violations.
    elapsed time = 00:00:30, memory = 3502.14 (MB).
    Completing 40% with 381 violations.
    elapsed time = 00:00:30, memory = 3502.14 (MB).
    Completing 50% with 316 violations.
    elapsed time = 00:01:01, memory = 3960.93 (MB).
    Completing 60% with 266 violations.
    elapsed time = 00:01:04, memory = 3513.78 (MB).
    Completing 70% with 260 violations.
    elapsed time = 00:01:16, memory = 3919.79 (MB).
    Completing 80% with 156 violations.
    elapsed time = 00:01:36, memory = 3532.32 (MB).
    Completing 90% with 156 violations.
    elapsed time = 00:01:36, memory = 3532.32 (MB).
    Completing 100% with 87 violations.
    elapsed time = 00:02:10, memory = 3543.25 (MB).
[INFO DRT-0199]   Number of violations = 94.
Viol/Layer          M1     M2     M3     M4     V4     M5
CutSpcTbl            0      0      0      0      1      0
EOL                  0      9      0      1      0      2
Metal Spacing        1      0     12      2      0      6
Recheck              0      5      2      0      0      0
Short                1      9      3      0      0      2
eolKeepOut           0     30      0      6      0      2
[INFO DRT-0267] cpu time = 00:15:10, elapsed time = 00:02:10, memory = 3549.12 (MB), peak = 4084.28 (MB)
Total wire length = 38841 um.
Total wire length on LAYER M1 = 32 um.
Total wire length on LAYER M2 = 14292 um.
Total wire length on LAYER M3 = 17901 um.
Total wire length on LAYER M4 = 5000 um.
Total wire length on LAYER M5 = 1577 um.
Total wire length on LAYER M6 = 28 um.
Total wire length on LAYER M7 = 0 um.
Total wire length on LAYER M8 = 7 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 25008.
Up-via summary (total 25008):

----------------
 Active        0
     M1     9040
     M2    12919
     M3     2534
     M4      494
     M5       17
     M6        2
     M7        2
     M8        0
     M9        0
----------------
           25008


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 94 violations.
    elapsed time = 00:00:00, memory = 3549.12 (MB).
    Completing 20% with 94 violations.
    elapsed time = 00:00:00, memory = 3549.12 (MB).
    Completing 30% with 86 violations.
    elapsed time = 00:00:05, memory = 3548.98 (MB).
    Completing 40% with 86 violations.
    elapsed time = 00:00:05, memory = 3548.98 (MB).
    Completing 50% with 77 violations.
    elapsed time = 00:00:11, memory = 3549.02 (MB).
    Completing 60% with 81 violations.
    elapsed time = 00:00:14, memory = 3549.14 (MB).
    Completing 70% with 80 violations.
    elapsed time = 00:00:15, memory = 3549.14 (MB).
    Completing 80% with 73 violations.
    elapsed time = 00:00:20, memory = 3549.34 (MB).
    Completing 90% with 73 violations.
    elapsed time = 00:00:20, memory = 3549.34 (MB).
    Completing 100% with 69 violations.
    elapsed time = 00:00:26, memory = 3549.28 (MB).
[INFO DRT-0199]   Number of violations = 77.
Viol/Layer          M2     M3     M4     V4     M5
CutSpcTbl            0      0      0      1      0
EOL                  5      0      1      0      1
Metal Spacing        3      6      1      0      6
Recheck              6      2      0      0      0
Short                1      1      0      0      2
eolKeepOut          36      0      4      0      1
[INFO DRT-0267] cpu time = 00:00:59, elapsed time = 00:00:26, memory = 3549.28 (MB), peak = 4084.28 (MB)
Total wire length = 38822 um.
Total wire length on LAYER M1 = 31 um.
Total wire length on LAYER M2 = 14287 um.
Total wire length on LAYER M3 = 17889 um.
Total wire length on LAYER M4 = 4994 um.
Total wire length on LAYER M5 = 1583 um.
Total wire length on LAYER M6 = 28 um.
Total wire length on LAYER M7 = 0 um.
Total wire length on LAYER M8 = 7 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 24748.
Up-via summary (total 24748):

----------------
 Active        0
     M1     8994
     M2    12815
     M3     2445
     M4      471
     M5       19
     M6        2
     M7        2
     M8        0
     M9        0
----------------
           24748


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 77 violations.
    elapsed time = 00:00:00, memory = 3549.28 (MB).
    Completing 20% with 77 violations.
    elapsed time = 00:00:00, memory = 3549.28 (MB).
    Completing 30% with 61 violations.
    elapsed time = 00:00:03, memory = 3549.40 (MB).
    Completing 40% with 61 violations.
    elapsed time = 00:00:03, memory = 3549.40 (MB).
    Completing 50% with 53 violations.
    elapsed time = 00:00:05, memory = 3549.33 (MB).
    Completing 60% with 53 violations.
    elapsed time = 00:00:05, memory = 3549.33 (MB).
    Completing 70% with 53 violations.
    elapsed time = 00:00:05, memory = 3549.33 (MB).
    Completing 80% with 23 violations.
    elapsed time = 00:00:09, memory = 3549.27 (MB).
    Completing 90% with 23 violations.
    elapsed time = 00:00:09, memory = 3549.27 (MB).
    Completing 100% with 12 violations.
    elapsed time = 00:00:13, memory = 3549.27 (MB).
[INFO DRT-0199]   Number of violations = 12.
Viol/Layer          M3     M4     V4     M5
CutSpcTbl            0      0      1      0
EOL                  0      0      0      1
Metal Spacing        1      1      0      5
Short                0      0      0      2
eolKeepOut           0      1      0      0
[INFO DRT-0267] cpu time = 00:00:22, elapsed time = 00:00:13, memory = 3549.27 (MB), peak = 4084.28 (MB)
Total wire length = 38820 um.
Total wire length on LAYER M1 = 29 um.
Total wire length on LAYER M2 = 14249 um.
Total wire length on LAYER M3 = 17883 um.
Total wire length on LAYER M4 = 5030 um.
Total wire length on LAYER M5 = 1587 um.
Total wire length on LAYER M6 = 30 um.
Total wire length on LAYER M7 = 0 um.
Total wire length on LAYER M8 = 7 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 24753.
Up-via summary (total 24753):

----------------
 Active        0
     M1     8966
     M2    12758
     M3     2514
     M4      486
     M5       23
     M6        4
     M7        2
     M8        0
     M9        0
----------------
           24753


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 12 violations.
    elapsed time = 00:00:00, memory = 3549.27 (MB).
    Completing 20% with 12 violations.
    elapsed time = 00:00:00, memory = 3549.27 (MB).
    Completing 30% with 12 violations.
    elapsed time = 00:00:00, memory = 3549.27 (MB).
    Completing 40% with 12 violations.
    elapsed time = 00:00:00, memory = 3549.27 (MB).
    Completing 50% with 12 violations.
    elapsed time = 00:00:00, memory = 3549.27 (MB).
    Completing 60% with 12 violations.
    elapsed time = 00:00:00, memory = 3549.27 (MB).
    Completing 70% with 12 violations.
    elapsed time = 00:00:00, memory = 3549.27 (MB).
    Completing 80% with 12 violations.
    elapsed time = 00:00:01, memory = 3549.27 (MB).
    Completing 90% with 12 violations.
    elapsed time = 00:00:01, memory = 3549.27 (MB).
    Completing 100% with 12 violations.
    elapsed time = 00:00:01, memory = 3549.27 (MB).
[INFO DRT-0199]   Number of violations = 12.
Viol/Layer          M3     M4     V4     M5
CutSpcTbl            0      0      1      0
EOL                  0      0      0      1
Metal Spacing        1      1      0      5
Short                0      0      0      2
eolKeepOut           0      1      0      0
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:01, memory = 3549.27 (MB), peak = 4084.28 (MB)
Total wire length = 38820 um.
Total wire length on LAYER M1 = 29 um.
Total wire length on LAYER M2 = 14249 um.
Total wire length on LAYER M3 = 17884 um.
Total wire length on LAYER M4 = 5030 um.
Total wire length on LAYER M5 = 1587 um.
Total wire length on LAYER M6 = 30 um.
Total wire length on LAYER M7 = 0 um.
Total wire length on LAYER M8 = 7 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 24753.
Up-via summary (total 24753):

----------------
 Active        0
     M1     8966
     M2    12758
     M3     2516
     M4      484
     M5       23
     M6        4
     M7        2
     M8        0
     M9        0
----------------
           24753


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 12 violations.
    elapsed time = 00:00:00, memory = 3549.27 (MB).
    Completing 20% with 12 violations.
    elapsed time = 00:00:00, memory = 3549.27 (MB).
    Completing 30% with 12 violations.
    elapsed time = 00:00:00, memory = 3549.27 (MB).
    Completing 40% with 12 violations.
    elapsed time = 00:00:00, memory = 3549.27 (MB).
    Completing 50% with 12 violations.
    elapsed time = 00:00:00, memory = 3549.27 (MB).
    Completing 60% with 12 violations.
    elapsed time = 00:00:00, memory = 3549.27 (MB).
    Completing 70% with 12 violations.
    elapsed time = 00:00:00, memory = 3549.27 (MB).
    Completing 80% with 12 violations.
    elapsed time = 00:00:01, memory = 3549.27 (MB).
    Completing 90% with 12 violations.
    elapsed time = 00:00:01, memory = 3549.27 (MB).
    Completing 100% with 12 violations.
    elapsed time = 00:00:01, memory = 3549.27 (MB).
[INFO DRT-0199]   Number of violations = 12.
Viol/Layer          M3     M4     V4     M5
CutSpcTbl            0      0      1      0
EOL                  0      0      0      1
Metal Spacing        1      1      0      5
Short                0      0      0      2
eolKeepOut           0      1      0      0
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:01, memory = 3549.27 (MB), peak = 4084.28 (MB)
Total wire length = 38820 um.
Total wire length on LAYER M1 = 29 um.
Total wire length on LAYER M2 = 14249 um.
Total wire length on LAYER M3 = 17884 um.
Total wire length on LAYER M4 = 5030 um.
Total wire length on LAYER M5 = 1587 um.
Total wire length on LAYER M6 = 30 um.
Total wire length on LAYER M7 = 0 um.
Total wire length on LAYER M8 = 7 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 24753.
Up-via summary (total 24753):

----------------
 Active        0
     M1     8966
     M2    12758
     M3     2516
     M4      484
     M5       23
     M6        4
     M7        2
     M8        0
     M9        0
----------------
           24753


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 12 violations.
    elapsed time = 00:00:00, memory = 3549.27 (MB).
    Completing 20% with 12 violations.
    elapsed time = 00:00:00, memory = 3549.27 (MB).
    Completing 30% with 12 violations.
    elapsed time = 00:00:00, memory = 3549.12 (MB).
    Completing 40% with 12 violations.
    elapsed time = 00:00:00, memory = 3549.12 (MB).
    Completing 50% with 12 violations.
    elapsed time = 00:00:00, memory = 3549.12 (MB).
    Completing 60% with 12 violations.
    elapsed time = 00:00:00, memory = 3549.12 (MB).
    Completing 70% with 12 violations.
    elapsed time = 00:00:00, memory = 3549.12 (MB).
    Completing 80% with 12 violations.
    elapsed time = 00:00:02, memory = 3549.12 (MB).
    Completing 90% with 12 violations.
    elapsed time = 00:00:02, memory = 3549.12 (MB).
    Completing 100% with 12 violations.
    elapsed time = 00:00:02, memory = 3549.12 (MB).
[INFO DRT-0199]   Number of violations = 12.
Viol/Layer          M3     M4     V4     M5
CutSpcTbl            0      0      1      0
EOL                  0      0      0      1
Metal Spacing        1      1      0      5
Short                0      0      0      2
eolKeepOut           0      1      0      0
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:02, memory = 3549.12 (MB), peak = 4084.28 (MB)
Total wire length = 38820 um.
Total wire length on LAYER M1 = 29 um.
Total wire length on LAYER M2 = 14249 um.
Total wire length on LAYER M3 = 17884 um.
Total wire length on LAYER M4 = 5030 um.
Total wire length on LAYER M5 = 1587 um.
Total wire length on LAYER M6 = 30 um.
Total wire length on LAYER M7 = 0 um.
Total wire length on LAYER M8 = 7 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 24753.
Up-via summary (total 24753):

----------------
 Active        0
     M1     8966
     M2    12758
     M3     2516
     M4      484
     M5       23
     M6        4
     M7        2
     M8        0
     M9        0
----------------
           24753


[INFO DRT-0195] Start 7th optimization iteration.
    Completing 10% with 12 violations.
    elapsed time = 00:00:00, memory = 3549.12 (MB).
    Completing 20% with 12 violations.
    elapsed time = 00:00:00, memory = 3549.12 (MB).
    Completing 30% with 12 violations.
    elapsed time = 00:00:01, memory = 3549.12 (MB).
    Completing 40% with 12 violations.
    elapsed time = 00:00:01, memory = 3549.12 (MB).
    Completing 50% with 12 violations.
    elapsed time = 00:00:01, memory = 3549.12 (MB).
    Completing 60% with 12 violations.
    elapsed time = 00:00:01, memory = 3549.12 (MB).
    Completing 70% with 12 violations.
    elapsed time = 00:00:01, memory = 3549.12 (MB).
    Completing 80% with 12 violations.
    elapsed time = 00:00:02, memory = 3549.12 (MB).
    Completing 90% with 12 violations.
    elapsed time = 00:00:02, memory = 3549.12 (MB).
    Completing 100% with 12 violations.
    elapsed time = 00:00:02, memory = 3549.12 (MB).
[INFO DRT-0199]   Number of violations = 12.
Viol/Layer          M4     V4     M5
CutSpcTbl            0      1      0
Metal Spacing        1      0      6
Short                0      0      2
eolKeepOut           1      0      1
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:03, memory = 3549.12 (MB), peak = 4084.28 (MB)
Total wire length = 38823 um.
Total wire length on LAYER M1 = 29 um.
Total wire length on LAYER M2 = 14249 um.
Total wire length on LAYER M3 = 17884 um.
Total wire length on LAYER M4 = 5031 um.
Total wire length on LAYER M5 = 1587 um.
Total wire length on LAYER M6 = 32 um.
Total wire length on LAYER M7 = 0 um.
Total wire length on LAYER M8 = 7 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 24765.
Up-via summary (total 24765):

----------------
 Active        0
     M1     8966
     M2    12756
     M3     2520
     M4      482
     M5       31
     M6        8
     M7        2
     M8        0
     M9        0
----------------
           24765


[INFO DRT-0195] Start 8th optimization iteration.
    Completing 10% with 12 violations.
    elapsed time = 00:00:00, memory = 3549.12 (MB).
    Completing 20% with 12 violations.
    elapsed time = 00:00:00, memory = 3549.12 (MB).
    Completing 30% with 12 violations.
    elapsed time = 00:00:00, memory = 3549.10 (MB).
    Completing 40% with 12 violations.
    elapsed time = 00:00:00, memory = 3549.10 (MB).
    Completing 50% with 12 violations.
    elapsed time = 00:00:00, memory = 3549.10 (MB).
    Completing 60% with 12 violations.
    elapsed time = 00:00:00, memory = 3549.10 (MB).
    Completing 70% with 12 violations.
    elapsed time = 00:00:00, memory = 3549.10 (MB).
    Completing 80% with 12 violations.
    elapsed time = 00:00:02, memory = 3549.25 (MB).
    Completing 90% with 12 violations.
    elapsed time = 00:00:02, memory = 3549.25 (MB).
    Completing 100% with 12 violations.
    elapsed time = 00:00:02, memory = 3549.25 (MB).
[INFO DRT-0199]   Number of violations = 12.
Viol/Layer          M4     V4     M5
CutSpcTbl            0      1      0
Metal Spacing        1      0      6
Short                0      0      2
eolKeepOut           1      0      1
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:03, memory = 3549.25 (MB), peak = 4084.28 (MB)
Total wire length = 38823 um.
Total wire length on LAYER M1 = 29 um.
Total wire length on LAYER M2 = 14249 um.
Total wire length on LAYER M3 = 17884 um.
Total wire length on LAYER M4 = 5031 um.
Total wire length on LAYER M5 = 1587 um.
Total wire length on LAYER M6 = 32 um.
Total wire length on LAYER M7 = 0 um.
Total wire length on LAYER M8 = 7 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 24765.
Up-via summary (total 24765):

----------------
 Active        0
     M1     8966
     M2    12756
     M3     2520
     M4      482
     M5       31
     M6        8
     M7        2
     M8        0
     M9        0
----------------
           24765


[INFO DRT-0195] Start 9th optimization iteration.
    Completing 10% with 12 violations.
    elapsed time = 00:00:00, memory = 3549.25 (MB).
    Completing 20% with 12 violations.
    elapsed time = 00:00:00, memory = 3549.25 (MB).
    Completing 30% with 12 violations.
    elapsed time = 00:00:01, memory = 3549.26 (MB).
    Completing 40% with 12 violations.
    elapsed time = 00:00:01, memory = 3549.26 (MB).
    Completing 50% with 12 violations.
    elapsed time = 00:00:01, memory = 3549.26 (MB).
    Completing 60% with 12 violations.
    elapsed time = 00:00:01, memory = 3549.26 (MB).
    Completing 70% with 12 violations.
    elapsed time = 00:00:01, memory = 3549.26 (MB).
    Completing 80% with 12 violations.
    elapsed time = 00:00:03, memory = 3549.32 (MB).
    Completing 90% with 12 violations.
    elapsed time = 00:00:03, memory = 3549.32 (MB).
    Completing 100% with 12 violations.
    elapsed time = 00:00:03, memory = 3549.32 (MB).
[INFO DRT-0199]   Number of violations = 12.
Viol/Layer          M4     V4     M5
CutSpcTbl            0      1      0
Metal Spacing        1      0      6
Short                0      0      2
eolKeepOut           1      0      1
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:03, memory = 3549.32 (MB), peak = 4084.28 (MB)
Total wire length = 38823 um.
Total wire length on LAYER M1 = 29 um.
Total wire length on LAYER M2 = 14249 um.
Total wire length on LAYER M3 = 17884 um.
Total wire length on LAYER M4 = 5031 um.
Total wire length on LAYER M5 = 1587 um.
Total wire length on LAYER M6 = 32 um.
Total wire length on LAYER M7 = 0 um.
Total wire length on LAYER M8 = 7 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 24765.
Up-via summary (total 24765):

----------------
 Active        0
     M1     8966
     M2    12756
     M3     2520
     M4      482
     M5       31
     M6        8
     M7        2
     M8        0
     M9        0
----------------
           24765


[INFO DRT-0195] Start 10th optimization iteration.
    Completing 10% with 12 violations.
    elapsed time = 00:00:00, memory = 3549.32 (MB).
    Completing 20% with 12 violations.
    elapsed time = 00:00:00, memory = 3549.32 (MB).
    Completing 30% with 12 violations.
    elapsed time = 00:00:00, memory = 3549.32 (MB).
    Completing 40% with 12 violations.
    elapsed time = 00:00:00, memory = 3549.32 (MB).
    Completing 50% with 12 violations.
    elapsed time = 00:00:00, memory = 3549.32 (MB).
    Completing 60% with 12 violations.
    elapsed time = 00:00:00, memory = 3549.32 (MB).
    Completing 70% with 12 violations.
    elapsed time = 00:00:00, memory = 3549.32 (MB).
    Completing 80% with 12 violations.
    elapsed time = 00:00:00, memory = 3520.04 (MB).
    Completing 90% with 12 violations.
    elapsed time = 00:00:00, memory = 3520.04 (MB).
    Completing 100% with 12 violations.
    elapsed time = 00:00:00, memory = 3520.04 (MB).
[INFO DRT-0199]   Number of violations = 12.
Viol/Layer          M4     V4     M5
CutSpcTbl            0      1      0
Metal Spacing        1      0      6
Short                0      0      2
eolKeepOut           1      0      1
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3520.04 (MB), peak = 4084.28 (MB)
Total wire length = 38823 um.
Total wire length on LAYER M1 = 29 um.
Total wire length on LAYER M2 = 14249 um.
Total wire length on LAYER M3 = 17884 um.
Total wire length on LAYER M4 = 5031 um.
Total wire length on LAYER M5 = 1587 um.
Total wire length on LAYER M6 = 32 um.
Total wire length on LAYER M7 = 0 um.
Total wire length on LAYER M8 = 7 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 24759.
Up-via summary (total 24759):

----------------
 Active        0
     M1     8966
     M2    12754
     M3     2520
     M4      482
     M5       29
     M6        6
     M7        2
     M8        0
     M9        0
----------------
           24759


[INFO DRT-0195] Start 11th optimization iteration.
    Completing 10% with 12 violations.
    elapsed time = 00:00:00, memory = 3520.04 (MB).
    Completing 20% with 12 violations.
    elapsed time = 00:00:00, memory = 3520.04 (MB).
    Completing 30% with 12 violations.
    elapsed time = 00:00:00, memory = 3520.04 (MB).
    Completing 40% with 12 violations.
    elapsed time = 00:00:00, memory = 3520.04 (MB).
    Completing 50% with 12 violations.
    elapsed time = 00:00:00, memory = 3520.04 (MB).
    Completing 60% with 12 violations.
    elapsed time = 00:00:00, memory = 3520.04 (MB).
    Completing 70% with 12 violations.
    elapsed time = 00:00:00, memory = 3520.04 (MB).
    Completing 80% with 12 violations.
    elapsed time = 00:00:01, memory = 3520.04 (MB).
    Completing 90% with 12 violations.
    elapsed time = 00:00:01, memory = 3520.04 (MB).
    Completing 100% with 12 violations.
    elapsed time = 00:00:01, memory = 3520.04 (MB).
[INFO DRT-0199]   Number of violations = 12.
Viol/Layer          M4     V4     M5
CutSpcTbl            0      1      0
EOL                  0      0      1
Metal Spacing        1      0      7
Short                0      0      1
eolKeepOut           1      0      0
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3520.04 (MB), peak = 4084.28 (MB)
Total wire length = 38823 um.
Total wire length on LAYER M1 = 29 um.
Total wire length on LAYER M2 = 14249 um.
Total wire length on LAYER M3 = 17884 um.
Total wire length on LAYER M4 = 5032 um.
Total wire length on LAYER M5 = 1587 um.
Total wire length on LAYER M6 = 31 um.
Total wire length on LAYER M7 = 0 um.
Total wire length on LAYER M8 = 7 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 24759.
Up-via summary (total 24759):

----------------
 Active        0
     M1     8966
     M2    12756
     M3     2522
     M4      482
     M5       27
     M6        4
     M7        2
     M8        0
     M9        0
----------------
           24759


[INFO DRT-0195] Start 12th optimization iteration.
    Completing 10% with 12 violations.
    elapsed time = 00:00:00, memory = 3520.04 (MB).
    Completing 20% with 12 violations.
    elapsed time = 00:00:00, memory = 3520.04 (MB).
    Completing 30% with 12 violations.
    elapsed time = 00:00:00, memory = 3520.04 (MB).
    Completing 40% with 12 violations.
    elapsed time = 00:00:00, memory = 3520.04 (MB).
    Completing 50% with 12 violations.
    elapsed time = 00:00:00, memory = 3520.04 (MB).
    Completing 60% with 12 violations.
    elapsed time = 00:00:00, memory = 3520.04 (MB).
    Completing 70% with 12 violations.
    elapsed time = 00:00:00, memory = 3520.04 (MB).
    Completing 80% with 12 violations.
    elapsed time = 00:00:01, memory = 3519.92 (MB).
    Completing 90% with 12 violations.
    elapsed time = 00:00:01, memory = 3519.92 (MB).
    Completing 100% with 12 violations.
    elapsed time = 00:00:01, memory = 3519.92 (MB).
[INFO DRT-0199]   Number of violations = 12.
Viol/Layer          M4     V4     M5
CutSpcTbl            0      1      0
Metal Spacing        1      0      6
Short                0      0      2
eolKeepOut           1      0      1
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3519.92 (MB), peak = 4084.28 (MB)
Total wire length = 38823 um.
Total wire length on LAYER M1 = 29 um.
Total wire length on LAYER M2 = 14248 um.
Total wire length on LAYER M3 = 17883 um.
Total wire length on LAYER M4 = 5031 um.
Total wire length on LAYER M5 = 1587 um.
Total wire length on LAYER M6 = 32 um.
Total wire length on LAYER M7 = 1 um.
Total wire length on LAYER M8 = 7 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 24759.
Up-via summary (total 24759):

----------------
 Active        0
     M1     8966
     M2    12754
     M3     2520
     M4      482
     M5       29
     M6        6
     M7        2
     M8        0
     M9        0
----------------
           24759


[INFO DRT-0195] Start 13th optimization iteration.
    Completing 10% with 12 violations.
    elapsed time = 00:00:00, memory = 3519.92 (MB).
    Completing 20% with 12 violations.
    elapsed time = 00:00:00, memory = 3519.92 (MB).
    Completing 30% with 10 violations.
    elapsed time = 00:00:00, memory = 3519.94 (MB).
    Completing 40% with 10 violations.
    elapsed time = 00:00:00, memory = 3519.94 (MB).
    Completing 50% with 10 violations.
    elapsed time = 00:00:00, memory = 3519.94 (MB).
    Completing 60% with 10 violations.
    elapsed time = 00:00:00, memory = 3519.94 (MB).
    Completing 70% with 10 violations.
    elapsed time = 00:00:00, memory = 3519.94 (MB).
    Completing 80% with 10 violations.
    elapsed time = 00:00:02, memory = 3519.94 (MB).
    Completing 90% with 10 violations.
    elapsed time = 00:00:02, memory = 3519.94 (MB).
    Completing 100% with 10 violations.
    elapsed time = 00:00:02, memory = 3519.94 (MB).
[INFO DRT-0199]   Number of violations = 10.
Viol/Layer          M5
EOL                  1
Metal Spacing        5
Short                2
eolKeepOut           2
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:02, memory = 3519.94 (MB), peak = 4084.28 (MB)
Total wire length = 38823 um.
Total wire length on LAYER M1 = 29 um.
Total wire length on LAYER M2 = 14248 um.
Total wire length on LAYER M3 = 17884 um.
Total wire length on LAYER M4 = 5030 um.
Total wire length on LAYER M5 = 1586 um.
Total wire length on LAYER M6 = 33 um.
Total wire length on LAYER M7 = 2 um.
Total wire length on LAYER M8 = 7 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 24771.
Up-via summary (total 24771):

----------------
 Active        0
     M1     8968
     M2    12754
     M3     2522
     M4      484
     M5       29
     M6       12
     M7        2
     M8        0
     M9        0
----------------
           24771


[INFO DRT-0195] Start 14th optimization iteration.
    Completing 10% with 10 violations.
    elapsed time = 00:00:00, memory = 3519.94 (MB).
    Completing 20% with 10 violations.
    elapsed time = 00:00:00, memory = 3519.94 (MB).
    Completing 30% with 8 violations.
    elapsed time = 00:00:00, memory = 3519.94 (MB).
    Completing 40% with 8 violations.
    elapsed time = 00:00:00, memory = 3519.94 (MB).
    Completing 50% with 8 violations.
    elapsed time = 00:00:00, memory = 3519.94 (MB).
    Completing 60% with 8 violations.
    elapsed time = 00:00:00, memory = 3519.94 (MB).
    Completing 70% with 8 violations.
    elapsed time = 00:00:00, memory = 3519.94 (MB).
    Completing 80% with 8 violations.
    elapsed time = 00:00:02, memory = 3519.94 (MB).
    Completing 90% with 8 violations.
    elapsed time = 00:00:02, memory = 3519.94 (MB).
    Completing 100% with 8 violations.
    elapsed time = 00:00:02, memory = 3519.94 (MB).
[INFO DRT-0199]   Number of violations = 8.
Viol/Layer          M5
EOL                  1
Metal Spacing        7
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:02, memory = 3519.94 (MB), peak = 4084.28 (MB)
Total wire length = 38822 um.
Total wire length on LAYER M1 = 29 um.
Total wire length on LAYER M2 = 14249 um.
Total wire length on LAYER M3 = 17884 um.
Total wire length on LAYER M4 = 5030 um.
Total wire length on LAYER M5 = 1587 um.
Total wire length on LAYER M6 = 32 um.
Total wire length on LAYER M7 = 0 um.
Total wire length on LAYER M8 = 7 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 24773.
Up-via summary (total 24773):

----------------
 Active        0
     M1     8968
     M2    12756
     M3     2526
     M4      484
     M5       29
     M6        8
     M7        2
     M8        0
     M9        0
----------------
           24773


[INFO DRT-0195] Start 15th optimization iteration.
    Completing 10% with 8 violations.
    elapsed time = 00:00:00, memory = 3519.94 (MB).
    Completing 20% with 8 violations.
    elapsed time = 00:00:00, memory = 3519.94 (MB).
    Completing 30% with 8 violations.
    elapsed time = 00:00:00, memory = 3519.87 (MB).
    Completing 40% with 8 violations.
    elapsed time = 00:00:00, memory = 3519.87 (MB).
    Completing 50% with 8 violations.
    elapsed time = 00:00:00, memory = 3519.87 (MB).
    Completing 60% with 8 violations.
    elapsed time = 00:00:00, memory = 3519.87 (MB).
    Completing 70% with 8 violations.
    elapsed time = 00:00:00, memory = 3519.87 (MB).
    Completing 80% with 8 violations.
    elapsed time = 00:00:03, memory = 3519.87 (MB).
    Completing 90% with 8 violations.
    elapsed time = 00:00:03, memory = 3519.87 (MB).
    Completing 100% with 8 violations.
    elapsed time = 00:00:03, memory = 3519.87 (MB).
[INFO DRT-0199]   Number of violations = 8.
Viol/Layer          M5
Metal Spacing        6
Short                1
eolKeepOut           1
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:03, memory = 3519.87 (MB), peak = 4084.28 (MB)
Total wire length = 38822 um.
Total wire length on LAYER M1 = 29 um.
Total wire length on LAYER M2 = 14249 um.
Total wire length on LAYER M3 = 17884 um.
Total wire length on LAYER M4 = 5030 um.
Total wire length on LAYER M5 = 1586 um.
Total wire length on LAYER M6 = 33 um.
Total wire length on LAYER M7 = 1 um.
Total wire length on LAYER M8 = 7 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 24773.
Up-via summary (total 24773):

----------------
 Active        0
     M1     8968
     M2    12758
     M3     2524
     M4      482
     M5       29
     M6       10
     M7        2
     M8        0
     M9        0
----------------
           24773


[INFO DRT-0195] Start 16th optimization iteration.
    Completing 10% with 8 violations.
    elapsed time = 00:00:00, memory = 3519.87 (MB).
    Completing 20% with 8 violations.
    elapsed time = 00:00:00, memory = 3519.87 (MB).
    Completing 30% with 8 violations.
    elapsed time = 00:00:00, memory = 3519.94 (MB).
    Completing 40% with 8 violations.
    elapsed time = 00:00:00, memory = 3519.94 (MB).
    Completing 50% with 8 violations.
    elapsed time = 00:00:00, memory = 3519.94 (MB).
    Completing 60% with 8 violations.
    elapsed time = 00:00:00, memory = 3519.94 (MB).
    Completing 70% with 8 violations.
    elapsed time = 00:00:00, memory = 3519.94 (MB).
    Completing 80% with 8 violations.
    elapsed time = 00:00:03, memory = 3519.82 (MB).
    Completing 90% with 8 violations.
    elapsed time = 00:00:03, memory = 3519.82 (MB).
    Completing 100% with 8 violations.
    elapsed time = 00:00:03, memory = 3519.82 (MB).
[INFO DRT-0199]   Number of violations = 8.
Viol/Layer          M5
EOL                  1
Metal Spacing        7
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:03, memory = 3519.82 (MB), peak = 4084.28 (MB)
Total wire length = 38822 um.
Total wire length on LAYER M1 = 29 um.
Total wire length on LAYER M2 = 14249 um.
Total wire length on LAYER M3 = 17885 um.
Total wire length on LAYER M4 = 5030 um.
Total wire length on LAYER M5 = 1586 um.
Total wire length on LAYER M6 = 32 um.
Total wire length on LAYER M7 = 0 um.
Total wire length on LAYER M8 = 7 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 24773.
Up-via summary (total 24773):

----------------
 Active        0
     M1     8968
     M2    12760
     M3     2526
     M4      482
     M5       27
     M6        8
     M7        2
     M8        0
     M9        0
----------------
           24773


[INFO DRT-0195] Start 17th optimization iteration.
    Completing 10% with 8 violations.
    elapsed time = 00:00:00, memory = 3519.82 (MB).
    Completing 20% with 8 violations.
    elapsed time = 00:00:00, memory = 3519.82 (MB).
    Completing 30% with 11 violations.
    elapsed time = 00:00:02, memory = 3519.82 (MB).
    Completing 40% with 11 violations.
    elapsed time = 00:00:02, memory = 3519.82 (MB).
    Completing 50% with 11 violations.
    elapsed time = 00:00:02, memory = 3519.82 (MB).
    Completing 60% with 11 violations.
    elapsed time = 00:00:02, memory = 3519.82 (MB).
    Completing 70% with 11 violations.
    elapsed time = 00:00:03, memory = 3519.82 (MB).
    Completing 80% with 11 violations.
    elapsed time = 00:00:07, memory = 3519.92 (MB).
    Completing 90% with 11 violations.
    elapsed time = 00:00:07, memory = 3519.92 (MB).
    Completing 100% with 11 violations.
    elapsed time = 00:00:07, memory = 3519.92 (MB).
[INFO DRT-0199]   Number of violations = 11.
Viol/Layer          M2     M5
EOL                  0      2
Metal Spacing        0      8
Short                1      0
[INFO DRT-0267] cpu time = 00:00:12, elapsed time = 00:00:07, memory = 3519.92 (MB), peak = 4084.28 (MB)
Total wire length = 38803 um.
Total wire length on LAYER M1 = 28 um.
Total wire length on LAYER M2 = 14091 um.
Total wire length on LAYER M3 = 17847 um.
Total wire length on LAYER M4 = 5161 um.
Total wire length on LAYER M5 = 1612 um.
Total wire length on LAYER M6 = 55 um.
Total wire length on LAYER M7 = 0 um.
Total wire length on LAYER M8 = 6 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 24894.
Up-via summary (total 24894):

----------------
 Active        0
     M1     8940
     M2    12673
     M3     2714
     M4      517
     M5       44
     M6        4
     M7        2
     M8        0
     M9        0
----------------
           24894


[INFO DRT-0195] Start 18th optimization iteration.
    Completing 10% with 11 violations.
    elapsed time = 00:00:00, memory = 3519.92 (MB).
    Completing 20% with 11 violations.
    elapsed time = 00:00:00, memory = 3519.92 (MB).
    Completing 30% with 11 violations.
    elapsed time = 00:00:00, memory = 3498.66 (MB).
    Completing 40% with 11 violations.
    elapsed time = 00:00:00, memory = 3498.66 (MB).
    Completing 50% with 11 violations.
    elapsed time = 00:00:00, memory = 3498.66 (MB).
    Completing 60% with 11 violations.
    elapsed time = 00:00:00, memory = 3498.66 (MB).
    Completing 70% with 11 violations.
    elapsed time = 00:00:00, memory = 3434.66 (MB).
    Completing 80% with 11 violations.
    elapsed time = 00:00:01, memory = 3434.66 (MB).
    Completing 90% with 11 violations.
    elapsed time = 00:00:01, memory = 3434.66 (MB).
    Completing 100% with 10 violations.
    elapsed time = 00:00:02, memory = 3434.66 (MB).
[INFO DRT-0199]   Number of violations = 10.
Viol/Layer          M5
EOL                  2
Metal Spacing        6
Short                1
eolKeepOut           1
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:02, memory = 3434.66 (MB), peak = 4084.28 (MB)
Total wire length = 38802 um.
Total wire length on LAYER M1 = 28 um.
Total wire length on LAYER M2 = 14091 um.
Total wire length on LAYER M3 = 17847 um.
Total wire length on LAYER M4 = 5160 um.
Total wire length on LAYER M5 = 1612 um.
Total wire length on LAYER M6 = 54 um.
Total wire length on LAYER M7 = 0 um.
Total wire length on LAYER M8 = 6 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 24886.
Up-via summary (total 24886):

----------------
 Active        0
     M1     8942
     M2    12669
     M3     2710
     M4      515
     M5       44
     M6        4
     M7        2
     M8        0
     M9        0
----------------
           24886


[INFO DRT-0195] Start 19th optimization iteration.
    Completing 10% with 10 violations.
    elapsed time = 00:00:00, memory = 3434.66 (MB).
    Completing 20% with 10 violations.
    elapsed time = 00:00:00, memory = 3434.66 (MB).
    Completing 30% with 10 violations.
    elapsed time = 00:00:00, memory = 3434.66 (MB).
    Completing 40% with 10 violations.
    elapsed time = 00:00:00, memory = 3434.66 (MB).
    Completing 50% with 10 violations.
    elapsed time = 00:00:00, memory = 3434.66 (MB).
    Completing 60% with 10 violations.
    elapsed time = 00:00:00, memory = 3434.66 (MB).
    Completing 70% with 10 violations.
    elapsed time = 00:00:00, memory = 3434.66 (MB).
    Completing 80% with 10 violations.
    elapsed time = 00:00:01, memory = 3434.66 (MB).
    Completing 90% with 10 violations.
    elapsed time = 00:00:01, memory = 3434.66 (MB).
    Completing 100% with 10 violations.
    elapsed time = 00:00:01, memory = 3434.66 (MB).
[INFO DRT-0199]   Number of violations = 10.
Viol/Layer          M5
EOL                  1
Metal Spacing        5
Short                2
eolKeepOut           2
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3434.66 (MB), peak = 4084.28 (MB)
Total wire length = 38802 um.
Total wire length on LAYER M1 = 28 um.
Total wire length on LAYER M2 = 14090 um.
Total wire length on LAYER M3 = 17845 um.
Total wire length on LAYER M4 = 5160 um.
Total wire length on LAYER M5 = 1612 um.
Total wire length on LAYER M6 = 56 um.
Total wire length on LAYER M7 = 1 um.
Total wire length on LAYER M8 = 6 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 24892.
Up-via summary (total 24892):

----------------
 Active        0
     M1     8942
     M2    12669
     M3     2712
     M4      515
     M5       46
     M6        6
     M7        2
     M8        0
     M9        0
----------------
           24892


[INFO DRT-0195] Start 20th optimization iteration.
    Completing 10% with 10 violations.
    elapsed time = 00:00:00, memory = 3434.66 (MB).
    Completing 20% with 10 violations.
    elapsed time = 00:00:00, memory = 3434.66 (MB).
    Completing 30% with 5 violations.
    elapsed time = 00:00:00, memory = 3434.66 (MB).
    Completing 40% with 5 violations.
    elapsed time = 00:00:00, memory = 3434.66 (MB).
    Completing 50% with 5 violations.
    elapsed time = 00:00:00, memory = 3434.66 (MB).
    Completing 60% with 5 violations.
    elapsed time = 00:00:00, memory = 3434.66 (MB).
    Completing 70% with 5 violations.
    elapsed time = 00:00:00, memory = 3434.66 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:01, memory = 3434.75 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:01, memory = 3434.75 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:01, memory = 3434.75 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer          M5
Metal Spacing        1
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3434.75 (MB), peak = 4084.28 (MB)
Total wire length = 38802 um.
Total wire length on LAYER M1 = 28 um.
Total wire length on LAYER M2 = 14089 um.
Total wire length on LAYER M3 = 17846 um.
Total wire length on LAYER M4 = 5161 um.
Total wire length on LAYER M5 = 1612 um.
Total wire length on LAYER M6 = 55 um.
Total wire length on LAYER M7 = 1 um.
Total wire length on LAYER M8 = 6 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 24892.
Up-via summary (total 24892):

----------------
 Active        0
     M1     8942
     M2    12669
     M3     2712
     M4      515
     M5       46
     M6        6
     M7        2
     M8        0
     M9        0
----------------
           24892


[INFO DRT-0195] Start 21st optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 3434.75 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 3434.75 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 3434.77 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 3434.77 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 3434.77 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 3434.77 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 3434.77 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:01, memory = 3434.77 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:01, memory = 3434.77 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:01, memory = 3434.77 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer          M5
Metal Spacing        1
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3434.77 (MB), peak = 4084.28 (MB)
Total wire length = 38802 um.
Total wire length on LAYER M1 = 28 um.
Total wire length on LAYER M2 = 14089 um.
Total wire length on LAYER M3 = 17846 um.
Total wire length on LAYER M4 = 5161 um.
Total wire length on LAYER M5 = 1612 um.
Total wire length on LAYER M6 = 55 um.
Total wire length on LAYER M7 = 1 um.
Total wire length on LAYER M8 = 6 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 24892.
Up-via summary (total 24892):

----------------
 Active        0
     M1     8942
     M2    12669
     M3     2712
     M4      515
     M5       46
     M6        6
     M7        2
     M8        0
     M9        0
----------------
           24892


[INFO DRT-0195] Start 22nd optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 3434.77 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 3434.77 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 3434.77 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 3434.77 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 3434.77 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 3434.77 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 3434.77 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:01, memory = 3434.70 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:01, memory = 3434.70 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:01, memory = 3434.70 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer          M5
Metal Spacing        1
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3434.70 (MB), peak = 4084.28 (MB)
Total wire length = 38802 um.
Total wire length on LAYER M1 = 28 um.
Total wire length on LAYER M2 = 14089 um.
Total wire length on LAYER M3 = 17846 um.
Total wire length on LAYER M4 = 5161 um.
Total wire length on LAYER M5 = 1612 um.
Total wire length on LAYER M6 = 55 um.
Total wire length on LAYER M7 = 1 um.
Total wire length on LAYER M8 = 6 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 24892.
Up-via summary (total 24892):

----------------
 Active        0
     M1     8942
     M2    12669
     M3     2712
     M4      515
     M5       46
     M6        6
     M7        2
     M8        0
     M9        0
----------------
           24892


[INFO DRT-0195] Start 23rd optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 3434.70 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 3434.70 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 3434.77 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 3434.77 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 3434.77 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 3434.77 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 3434.77 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 3434.77 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 3434.77 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 3434.77 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3434.77 (MB), peak = 4084.28 (MB)
Total wire length = 38802 um.
Total wire length on LAYER M1 = 28 um.
Total wire length on LAYER M2 = 14091 um.
Total wire length on LAYER M3 = 17846 um.
Total wire length on LAYER M4 = 5159 um.
Total wire length on LAYER M5 = 1613 um.
Total wire length on LAYER M6 = 55 um.
Total wire length on LAYER M7 = 0 um.
Total wire length on LAYER M8 = 6 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 24896.
Up-via summary (total 24896):

----------------
 Active        0
     M1     8944
     M2    12669
     M3     2712
     M4      517
     M5       46
     M6        6
     M7        2
     M8        0
     M9        0
----------------
           24896


[INFO DRT-0198] Complete detail routing.
Total wire length = 38802 um.
Total wire length on LAYER M1 = 28 um.
Total wire length on LAYER M2 = 14091 um.
Total wire length on LAYER M3 = 17846 um.
Total wire length on LAYER M4 = 5159 um.
Total wire length on LAYER M5 = 1613 um.
Total wire length on LAYER M6 = 55 um.
Total wire length on LAYER M7 = 0 um.
Total wire length on LAYER M8 = 6 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 24896.
Up-via summary (total 24896):

----------------
 Active        0
     M1     8944
     M2    12669
     M3     2712
     M4      517
     M5       46
     M6        6
     M7        2
     M8        0
     M9        0
----------------
           24896


[INFO DRT-0267] cpu time = 00:32:13, elapsed time = 00:05:43, memory = 3434.77 (MB), peak = 4084.28 (MB)

[INFO DRT-0180] Post processing.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
Elapsed time: 6:00.05[h:]min:sec. CPU time: user 1933.96 sys 83.80 (560%). Peak memory: 4182300KB.
Running fillcell.tcl, stage 5_3_fillcell
[WARNING STA-0450] virtual clock clk can not be propagated.
filler_placement FILLERxp5_ASAP7_75t_R FILLER_ASAP7_75t_R DECAPx1_ASAP7_75t_R DECAPx2_ASAP7_75t_R DECAPx4_ASAP7_75t_R DECAPx6_ASAP7_75t_R DECAPx10_ASAP7_75t_R
[INFO DPL-0001] Placed 289381 filler instances.
Elapsed time: 0:04.61[h:]min:sec. CPU time: user 4.00 sys 0.54 (98%). Peak memory: 1270384KB.
cp ./results/asap7/riscv_v_bw_xor/base/5_3_fillcell.odb ./results/asap7/riscv_v_bw_xor/base/5_route.odb
cp ./results/asap7/riscv_v_bw_xor/base/4_cts.sdc ./results/asap7/riscv_v_bw_xor/base/5_route.sdc
Running density_fill.tcl, stage 6_1_fill
exec cp ./results/asap7/riscv_v_bw_xor/base/5_route.odb ./results/asap7/riscv_v_bw_xor/base/6_1_fill.odb
Elapsed time: 0:02.17[h:]min:sec. CPU time: user 1.81 sys 0.26 (95%). Peak memory: 364784KB.
cp ./results/asap7/riscv_v_bw_xor/base/5_route.sdc ./results/asap7/riscv_v_bw_xor/base/6_1_fill.sdc
Running final_report.tcl, stage 6_report
[WARNING STA-0450] virtual clock clk can not be propagated.
Deleted 0 routing obstructions
[INFO RCX-0431] Defined process_corner X with ext_model_index 0
[INFO RCX-0029] Defined extraction corner X
[INFO RCX-0435] Reading extraction model file /home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/rcx_patterns.rules ...
[INFO RCX-0436] RC segment generation riscv_v_bw_xor (max_merge_res 50.0) ...
[INFO RCX-0040] Final 19689 rc segments
[INFO RCX-0439] Coupling Cap extraction riscv_v_bw_xor ...
[INFO RCX-0440] Coupling threshhold is 0.1000 fF, coupling capacitance less than 0.1000 fF will be grounded.
[INFO RCX-0442] 13% of 84666 wires extracted
[INFO RCX-0442] 22% of 84666 wires extracted
[INFO RCX-0442] 31% of 84666 wires extracted
[INFO RCX-0442] 45% of 84666 wires extracted
[INFO RCX-0442] 55% of 84666 wires extracted
[INFO RCX-0442] 64% of 84666 wires extracted
[INFO RCX-0442] 89% of 84666 wires extracted
[INFO RCX-0442] 95% of 84666 wires extracted
[INFO RCX-0442] 100% of 84666 wires extracted
[INFO RCX-0045] Extract 2711 nets, 22350 rsegs, 22350 caps, 28924 ccs
[INFO RCX-0443] 2711 nets finished
[INFO PSM-0040] All shapes on net VDD are connected.
[INFO PSM-0073] Using bump pattern with x-pitch 140.0000um, y-pitch 140.0000um, and size 70.0000um with an reduction factor of 3x.
########## IR report #################
Net              : VDD
Corner           : default
Supply voltage   : 7.70e-01 V
Worstcase voltage: 7.69e-01 V
Average voltage  : 7.70e-01 V
Average IR drop  : 1.64e-04 V
Worstcase IR drop: 7.37e-04 V
Percentage drop  : 0.10 %
######################################
[INFO PSM-0040] All shapes on net VSS are connected.
[INFO PSM-0073] Using bump pattern with x-pitch 140.0000um, y-pitch 140.0000um, and size 70.0000um with an reduction factor of 3x.
########## IR report #################
Net              : VSS
Corner           : default
Supply voltage   : 0.00e+00 V
Worstcase voltage: 7.56e-04 V
Average voltage  : 1.64e-04 V
Average IR drop  : 1.64e-04 V
Worstcase IR drop: 7.56e-04 V
Percentage drop  : 0.10 %
######################################
Cell type report:                       Count       Area
  Fill cell                            289381   89340.55
  Tap cell                               8892     259.29
  Timing Repair Buffer                    538      71.47
  Inverter                                 71       3.98
  Multi-Input combinational cell         1768     225.71
  Total                                300650   89901.01
Report metrics stage 6, finish...
No registers in design

==========================================================================
finish report_design_area
--------------------------------------------------------------------------
Design area 560 u^2 1% utilization.
Elapsed time: 4:10.59[h:]min:sec. CPU time: user 247.42 sys 2.67 (99%). Peak memory: 4445600KB.
cp ./results/asap7/riscv_v_bw_xor/base/5_route.sdc ./results/asap7/riscv_v_bw_xor/base/6_final.sdc
(env time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' stdbuf -o L /usr/bin/klayout -zz -rd design_name=riscv_v_bw_xor \
        -rd in_def=./results/asap7/riscv_v_bw_xor/base/6_final.def \
        -rd in_files="/home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/gds/asap7sc7p5t_28_R_220121a.gds  " \
        -rd seal_file="" \
        -rd out_file=./results/asap7/riscv_v_bw_xor/base/6_1_merged.gds \
        -rd tech_file=./objects/asap7/riscv_v_bw_xor/base/klayout.lyt \
        -rd layer_map= \
        -r /home/ubuntu/mbucio/tools/openROAD/flow/util/def2stream.py) 2>&1 | tee ./logs/asap7/riscv_v_bw_xor/base/6_1_merge.log
[INFO] Reporting cells prior to loading DEF ...
[INFO] Reading DEF ...
[INFO] Clearing cells...
[INFO] Merging GDS/OAS files...
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/gds/asap7sc7p5t_28_R_220121a.gds
[INFO] Copying toplevel cell 'riscv_v_bw_xor'
[INFO] Checking for missing cell from GDS/OAS...
[INFO] Found GDS_ALLOW_EMPTY variable.
[INFO] All LEF cells have matching GDS/OAS cells
[INFO] Checking for orphan cell in the final layout...
[INFO] No orphan cells
[INFO] Writing out GDS/OAS './results/asap7/riscv_v_bw_xor/base/6_1_merged.gds'
Elapsed time: 0:04.97[h:]min:sec. CPU time: user 4.64 sys 0.33 (99%). Peak memory: 922284KB.
cp results/asap7/riscv_v_bw_xor/base/6_1_merged.gds results/asap7/riscv_v_bw_xor/base/6_final.gds
./logs/asap7/riscv_v_bw_xor/base
Log                            Elapsed seconds Peak Memory/MB
1_1_yosys                                    4            140
1_1_yosys_canonicalize                       0             83
1_1_yosys_hier_report                        0             12
2_1_floorplan                                2            217
2_2_floorplan_io                             1            210
2_3_floorplan_tdms                           0             97
2_4_floorplan_macro                          1            208
2_5_floorplan_tapcell                        1            211
2_6_floorplan_pdn                            3            241
3_1_place_gp_skip_io                        69            434
3_2_place_iop                                1            230
3_3_place_gp                                78           1271
3_4_place_resized                            3            492
3_5_place_dp                                 5           1103
4_1_cts                                      6           1419
5_1_grt                                     11           1972
5_2_route                                  360           4084
5_3_fillcell                                 4           1240
6_1_fill                                     2            356
6_1_merge                                    4            900
6_report                                   250           4341
Total                                      805           4341
