# code DIR

to host **Verilog RTL modules** and their **testbenches** used for Digital Design and Verification practice.

Small, focused blocks (counters, registers, RAM, simple DUTs) for quick proof-of-concepts on lectures.
