==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [HLS 200-10] Analyzing design file 'Mul/new_sparse(s5).c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 100.809 ; gain = 45.133
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 100.809 ; gain = 45.133
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 102.336 ; gain = 46.660
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 102.590 ; gain = 46.914
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (Mul/new_sparse(s5).c:14) in function 'mul1' completely.
INFO: [XFORM 203-101] Partitioning array 'C' (Mul/new_sparse(s5).c:3) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'B' (Mul/new_sparse(s5).c:3) in dimension 2 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 124.266 ; gain = 68.590
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 124.266 ; gain = 68.590
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mul1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.016 seconds; current allocated memory: 75.265 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 75.615 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/B_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/B_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/B_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/B_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/B_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/B_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/B_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/B_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/C_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/C_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/C_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/C_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/C_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/C_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/C_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/C_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/sparse_new' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mul1' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'mul1/A_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul1/A_address0' to 0.
WARNING: [RTGEN 206-101] Port 'mul1/A_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul1/A_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'mul1/A_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul1/A_we0' to 0.
WARNING: [RTGEN 206-101] Port 'mul1/A_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul1/A_d0' to 0.
WARNING: [RTGEN 206-101] Port 'mul1/A_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mul1/A_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul1/A_address1' to 0.
WARNING: [RTGEN 206-101] Port 'mul1/A_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul1/A_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'mul1/A_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul1/A_we1' to 0.
WARNING: [RTGEN 206-101] Port 'mul1/A_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul1/A_d1' to 0.
WARNING: [RTGEN 206-101] Port 'mul1/A_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul1'.
INFO: [HLS 200-111]  Elapsed time: 0.553 seconds; current allocated memory: 76.211 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 126.313 ; gain = 70.637
INFO: [SYSC 207-301] Generating SystemC RTL for mul1.
INFO: [VHDL 208-304] Generating VHDL RTL for mul1.
INFO: [VLOG 209-307] Generating Verilog RTL for mul1.
INFO: [HLS 200-112] Total elapsed time: 13.579 seconds; peak allocated memory: 76.211 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [HLS 200-10] Analyzing design file 'Mul/new_sparse(s5).c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:31 . Memory (MB): peak = 100.961 ; gain = 44.867
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:31 . Memory (MB): peak = 100.961 ; gain = 44.867
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:33 . Memory (MB): peak = 102.254 ; gain = 46.160
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:33 . Memory (MB): peak = 102.770 ; gain = 46.676
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (Mul/new_sparse(s5).c:14) in function 'mul1' completely.
INFO: [XFORM 203-101] Partitioning array 'C' (Mul/new_sparse(s5).c:3) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'B' (Mul/new_sparse(s5).c:3) in dimension 2 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 124.430 ; gain = 68.336
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 124.430 ; gain = 68.336
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mul1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.217 seconds; current allocated memory: 75.280 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.567 seconds; current allocated memory: 75.613 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/B_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/B_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/B_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/B_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/B_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/B_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/B_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/B_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/C_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/C_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/C_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/C_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/C_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/C_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/C_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/C_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/sparse_new' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mul1' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'mul1/A_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul1/A_address0' to 0.
WARNING: [RTGEN 206-101] Port 'mul1/A_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul1/A_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'mul1/A_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul1/A_we0' to 0.
WARNING: [RTGEN 206-101] Port 'mul1/A_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul1/A_d0' to 0.
WARNING: [RTGEN 206-101] Port 'mul1/A_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mul1/A_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul1/A_address1' to 0.
WARNING: [RTGEN 206-101] Port 'mul1/A_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul1/A_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'mul1/A_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul1/A_we1' to 0.
WARNING: [RTGEN 206-101] Port 'mul1/A_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul1/A_d1' to 0.
WARNING: [RTGEN 206-101] Port 'mul1/A_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul1'.
INFO: [HLS 200-111]  Elapsed time: 1.371 seconds; current allocated memory: 76.221 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:42 . Memory (MB): peak = 126.230 ; gain = 70.137
INFO: [SYSC 207-301] Generating SystemC RTL for mul1.
INFO: [VHDL 208-304] Generating VHDL RTL for mul1.
INFO: [VLOG 209-307] Generating Verilog RTL for mul1.
INFO: [HLS 200-112] Total elapsed time: 41.867 seconds; peak allocated memory: 76.221 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [HLS 200-10] Analyzing design file 'Mul/new_sparse(s5).c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 100.992 ; gain = 44.641
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 100.992 ; gain = 44.641
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 102.199 ; gain = 45.848
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 102.715 ; gain = 46.363
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (Mul/new_sparse(s5).c:14) in function 'mul1' completely.
INFO: [XFORM 203-101] Partitioning array 'C' (Mul/new_sparse(s5).c:3) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'B' (Mul/new_sparse(s5).c:3) in dimension 2 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 123.887 ; gain = 67.535
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 123.887 ; gain = 67.535
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mul1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.457 seconds; current allocated memory: 75.296 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.202 seconds; current allocated memory: 75.631 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/B_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/B_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/B_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/B_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/B_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/B_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/B_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/B_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/C_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/C_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/C_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/C_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/C_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/C_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/C_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/C_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/sparse_new' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mul1' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'mul1/A_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul1/A_address0' to 0.
WARNING: [RTGEN 206-101] Port 'mul1/A_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul1/A_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'mul1/A_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul1/A_we0' to 0.
WARNING: [RTGEN 206-101] Port 'mul1/A_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul1/A_d0' to 0.
WARNING: [RTGEN 206-101] Port 'mul1/A_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mul1/A_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul1/A_address1' to 0.
WARNING: [RTGEN 206-101] Port 'mul1/A_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul1/A_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'mul1/A_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul1/A_we1' to 0.
WARNING: [RTGEN 206-101] Port 'mul1/A_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul1/A_d1' to 0.
WARNING: [RTGEN 206-101] Port 'mul1/A_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul1'.
INFO: [HLS 200-111]  Elapsed time: 0.863 seconds; current allocated memory: 76.258 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 126.453 ; gain = 70.102
INFO: [SYSC 207-301] Generating SystemC RTL for mul1.
INFO: [VHDL 208-304] Generating VHDL RTL for mul1.
INFO: [VLOG 209-307] Generating Verilog RTL for mul1.
INFO: [HLS 200-112] Total elapsed time: 19.765 seconds; peak allocated memory: 76.258 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [HLS 200-10] Analyzing design file 'Mul/new_sparse(s5).c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 101.258 ; gain = 45.594
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 101.258 ; gain = 45.594
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 102.172 ; gain = 46.508
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 102.691 ; gain = 47.027
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (Mul/new_sparse(s5).c:14) in function 'mul1' completely.
INFO: [XFORM 203-101] Partitioning array 'C' (Mul/new_sparse(s5).c:3) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'B' (Mul/new_sparse(s5).c:3) in dimension 2 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 124.438 ; gain = 68.773
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 124.438 ; gain = 68.773
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mul1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.44 seconds; current allocated memory: 75.414 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.059 seconds; current allocated memory: 75.815 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/B_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/B_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/B_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/B_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/B_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/B_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/B_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/B_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/B_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/B_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/C_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/C_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/C_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/C_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/C_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/C_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/C_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/C_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/C_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/C_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/sparse_new' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mul1' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'mul1/A_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul1/A_address0' to 0.
WARNING: [RTGEN 206-101] Port 'mul1/A_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul1/A_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'mul1/A_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul1/A_we0' to 0.
WARNING: [RTGEN 206-101] Port 'mul1/A_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul1/A_d0' to 0.
WARNING: [RTGEN 206-101] Port 'mul1/A_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mul1/A_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul1/A_address1' to 0.
WARNING: [RTGEN 206-101] Port 'mul1/A_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul1/A_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'mul1/A_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul1/A_we1' to 0.
WARNING: [RTGEN 206-101] Port 'mul1/A_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul1/A_d1' to 0.
WARNING: [RTGEN 206-101] Port 'mul1/A_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul1'.
INFO: [HLS 200-111]  Elapsed time: 0.833 seconds; current allocated memory: 76.483 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 127.723 ; gain = 72.059
INFO: [SYSC 207-301] Generating SystemC RTL for mul1.
INFO: [VHDL 208-304] Generating VHDL RTL for mul1.
INFO: [VLOG 209-307] Generating Verilog RTL for mul1.
INFO: [HLS 200-112] Total elapsed time: 17.959 seconds; peak allocated memory: 76.483 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
