

================================================================
== Vitis HLS Report for 'feedforward_Pipeline_VITIS_LOOP_146_4'
================================================================
* Date:           Fri Jun 13 23:25:27 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        bnn_hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.196 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       18|       18|  0.180 us|  0.180 us|   17|   17|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_146_4  |       16|       16|         2|          1|          1|    16|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    172|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     36|    -|
|Register         |        -|    -|      26|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      26|    208|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln146_fu_150_p2    |         +|   0|  0|  14|           7|           3|
    |add_ln149_1_fu_180_p2  |         +|   0|  0|  39|          32|          17|
    |add_ln149_2_fu_193_p2  |         +|   0|  0|  39|          32|          17|
    |add_ln149_3_fu_206_p2  |         +|   0|  0|  39|          32|          17|
    |add_ln149_fu_167_p2    |         +|   0|  0|  39|          32|          17|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 172|         136|          73|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    7|         14|
    |i_3_fu_44                |   9|          2|    7|         14|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   16|         32|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+---+----+-----+-----------+
    |                Name               | FF| LUT| Bits| Const Bits|
    +-----------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                          |  1|   0|    1|          0|
    |ap_done_reg                        |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |  1|   0|    1|          0|
    |i_3_fu_44                          |  7|   0|    7|          0|
    |layer2_activations_1_addr_reg_229  |  4|   0|    4|          0|
    |layer2_activations_2_addr_reg_235  |  4|   0|    4|          0|
    |layer2_activations_3_addr_reg_241  |  4|   0|    4|          0|
    |layer2_activations_addr_reg_223    |  4|   0|    4|          0|
    +-----------------------------------+---+----+-----+-----------+
    |Total                              | 26|   0|   26|          0|
    +-----------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+---------------------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+-------------------------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk                         |   in|    1|  ap_ctrl_hs|  feedforward_Pipeline_VITIS_LOOP_146_4|  return value|
|ap_rst                         |   in|    1|  ap_ctrl_hs|  feedforward_Pipeline_VITIS_LOOP_146_4|  return value|
|ap_start                       |   in|    1|  ap_ctrl_hs|  feedforward_Pipeline_VITIS_LOOP_146_4|  return value|
|ap_done                        |  out|    1|  ap_ctrl_hs|  feedforward_Pipeline_VITIS_LOOP_146_4|  return value|
|ap_idle                        |  out|    1|  ap_ctrl_hs|  feedforward_Pipeline_VITIS_LOOP_146_4|  return value|
|ap_ready                       |  out|    1|  ap_ctrl_hs|  feedforward_Pipeline_VITIS_LOOP_146_4|  return value|
|layer2_activations_3_address0  |  out|    4|   ap_memory|                   layer2_activations_3|         array|
|layer2_activations_3_ce0       |  out|    1|   ap_memory|                   layer2_activations_3|         array|
|layer2_activations_3_we0       |  out|    1|   ap_memory|                   layer2_activations_3|         array|
|layer2_activations_3_d0        |  out|   32|   ap_memory|                   layer2_activations_3|         array|
|layer2_activations_3_address1  |  out|    4|   ap_memory|                   layer2_activations_3|         array|
|layer2_activations_3_ce1       |  out|    1|   ap_memory|                   layer2_activations_3|         array|
|layer2_activations_3_q1        |   in|   32|   ap_memory|                   layer2_activations_3|         array|
|layer2_activations_2_address0  |  out|    4|   ap_memory|                   layer2_activations_2|         array|
|layer2_activations_2_ce0       |  out|    1|   ap_memory|                   layer2_activations_2|         array|
|layer2_activations_2_we0       |  out|    1|   ap_memory|                   layer2_activations_2|         array|
|layer2_activations_2_d0        |  out|   32|   ap_memory|                   layer2_activations_2|         array|
|layer2_activations_2_address1  |  out|    4|   ap_memory|                   layer2_activations_2|         array|
|layer2_activations_2_ce1       |  out|    1|   ap_memory|                   layer2_activations_2|         array|
|layer2_activations_2_q1        |   in|   32|   ap_memory|                   layer2_activations_2|         array|
|layer2_activations_1_address0  |  out|    4|   ap_memory|                   layer2_activations_1|         array|
|layer2_activations_1_ce0       |  out|    1|   ap_memory|                   layer2_activations_1|         array|
|layer2_activations_1_we0       |  out|    1|   ap_memory|                   layer2_activations_1|         array|
|layer2_activations_1_d0        |  out|   32|   ap_memory|                   layer2_activations_1|         array|
|layer2_activations_1_address1  |  out|    4|   ap_memory|                   layer2_activations_1|         array|
|layer2_activations_1_ce1       |  out|    1|   ap_memory|                   layer2_activations_1|         array|
|layer2_activations_1_q1        |   in|   32|   ap_memory|                   layer2_activations_1|         array|
|layer2_activations_address0    |  out|    4|   ap_memory|                     layer2_activations|         array|
|layer2_activations_ce0         |  out|    1|   ap_memory|                     layer2_activations|         array|
|layer2_activations_we0         |  out|    1|   ap_memory|                     layer2_activations|         array|
|layer2_activations_d0          |  out|   32|   ap_memory|                     layer2_activations|         array|
|layer2_activations_address1    |  out|    4|   ap_memory|                     layer2_activations|         array|
|layer2_activations_ce1         |  out|    1|   ap_memory|                     layer2_activations|         array|
|layer2_activations_q1          |   in|   32|   ap_memory|                     layer2_activations|         array|
+-------------------------------+-----+-----+------------+---------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.04>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_3 = alloca i32 1" [bnn.cpp:146]   --->   Operation 5 'alloca' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (1.58ns)   --->   "%store_ln146 = store i7 0, i7 %i_3" [bnn.cpp:146]   --->   Operation 6 'store' 'store_ln146' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body41"   --->   Operation 7 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = load i7 %i_3" [bnn.cpp:146]   --->   Operation 8 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %i, i32 6" [bnn.cpp:146]   --->   Operation 9 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln146 = br i1 %tmp, void %for.body41.split, void %for.inc64.preheader.exitStub" [bnn.cpp:146]   --->   Operation 10 'br' 'br_ln146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%lshr_ln2 = partselect i4 @_ssdm_op_PartSelect.i4.i7.i32.i32, i7 %i, i32 2, i32 5" [bnn.cpp:146]   --->   Operation 11 'partselect' 'lshr_ln2' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln146 = zext i4 %lshr_ln2" [bnn.cpp:146]   --->   Operation 12 'zext' 'zext_ln146' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%layer2_activations_addr = getelementptr i32 %layer2_activations, i64 0, i64 %zext_ln146" [bnn.cpp:149]   --->   Operation 13 'getelementptr' 'layer2_activations_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 14 [2/2] (2.32ns)   --->   "%layer2_activations_load = load i4 %layer2_activations_addr" [bnn.cpp:149]   --->   Operation 14 'load' 'layer2_activations_load' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%layer2_activations_1_addr = getelementptr i32 %layer2_activations_1, i64 0, i64 %zext_ln146" [bnn.cpp:149]   --->   Operation 15 'getelementptr' 'layer2_activations_1_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%layer2_activations_2_addr = getelementptr i32 %layer2_activations_2, i64 0, i64 %zext_ln146" [bnn.cpp:149]   --->   Operation 16 'getelementptr' 'layer2_activations_2_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%layer2_activations_3_addr = getelementptr i32 %layer2_activations_3, i64 0, i64 %zext_ln146" [bnn.cpp:149]   --->   Operation 17 'getelementptr' 'layer2_activations_3_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (2.32ns)   --->   "%layer2_activations_1_load = load i4 %layer2_activations_1_addr" [bnn.cpp:149]   --->   Operation 18 'load' 'layer2_activations_1_load' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 19 [2/2] (2.32ns)   --->   "%layer2_activations_2_load = load i4 %layer2_activations_2_addr" [bnn.cpp:149]   --->   Operation 19 'load' 'layer2_activations_2_load' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 20 [2/2] (2.32ns)   --->   "%layer2_activations_3_load = load i4 %layer2_activations_3_addr" [bnn.cpp:149]   --->   Operation 20 'load' 'layer2_activations_3_load' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 21 [1/1] (1.87ns)   --->   "%add_ln146 = add i7 %i, i7 4" [bnn.cpp:146]   --->   Operation 21 'add' 'add_ln146' <Predicate = (!tmp)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln146 = store i7 %add_ln146, i7 %i_3" [bnn.cpp:146]   --->   Operation 22 'store' 'store_ln146' <Predicate = (!tmp)> <Delay = 1.58>
ST_1 : Operation 43 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 43 'ret' 'ret_ln0' <Predicate = (tmp)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.19>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specpipeline_ln146 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [bnn.cpp:146]   --->   Operation 23 'specpipeline' 'specpipeline_ln146' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%speclooptripcount_ln146 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16" [bnn.cpp:146]   --->   Operation 24 'speclooptripcount' 'speclooptripcount_ln146' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specloopname_ln146 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [bnn.cpp:146]   --->   Operation 25 'specloopname' 'specloopname_ln146' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/2] ( I:2.32ns O:2.32ns )   --->   "%layer2_activations_load = load i4 %layer2_activations_addr" [bnn.cpp:149]   --->   Operation 26 'load' 'layer2_activations_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node add_ln149)   --->   "%shl_ln149 = shl i32 %layer2_activations_load, i32 1" [bnn.cpp:149]   --->   Operation 27 'shl' 'shl_ln149' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln149 = add i32 %shl_ln149, i32 4294934528" [bnn.cpp:149]   --->   Operation 28 'add' 'add_ln149' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/2] ( I:2.32ns O:2.32ns )   --->   "%layer2_activations_1_load = load i4 %layer2_activations_1_addr" [bnn.cpp:149]   --->   Operation 29 'load' 'layer2_activations_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node add_ln149_1)   --->   "%shl_ln149_1 = shl i32 %layer2_activations_1_load, i32 1" [bnn.cpp:149]   --->   Operation 30 'shl' 'shl_ln149_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln149_1 = add i32 %shl_ln149_1, i32 4294934528" [bnn.cpp:149]   --->   Operation 31 'add' 'add_ln149_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/2] ( I:2.32ns O:2.32ns )   --->   "%layer2_activations_2_load = load i4 %layer2_activations_2_addr" [bnn.cpp:149]   --->   Operation 32 'load' 'layer2_activations_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node add_ln149_2)   --->   "%shl_ln149_2 = shl i32 %layer2_activations_2_load, i32 1" [bnn.cpp:149]   --->   Operation 33 'shl' 'shl_ln149_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln149_2 = add i32 %shl_ln149_2, i32 4294934528" [bnn.cpp:149]   --->   Operation 34 'add' 'add_ln149_2' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/2] ( I:2.32ns O:2.32ns )   --->   "%layer2_activations_3_load = load i4 %layer2_activations_3_addr" [bnn.cpp:149]   --->   Operation 35 'load' 'layer2_activations_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node add_ln149_3)   --->   "%shl_ln149_3 = shl i32 %layer2_activations_3_load, i32 1" [bnn.cpp:149]   --->   Operation 36 'shl' 'shl_ln149_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln149_3 = add i32 %shl_ln149_3, i32 4294934528" [bnn.cpp:149]   --->   Operation 37 'add' 'add_ln149_3' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln149 = store i32 %add_ln149, i4 %layer2_activations_addr" [bnn.cpp:149]   --->   Operation 38 'store' 'store_ln149' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 39 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln149 = store i32 %add_ln149_1, i4 %layer2_activations_1_addr" [bnn.cpp:149]   --->   Operation 39 'store' 'store_ln149' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 40 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln149 = store i32 %add_ln149_2, i4 %layer2_activations_2_addr" [bnn.cpp:149]   --->   Operation 40 'store' 'store_ln149' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 41 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln149 = store i32 %add_ln149_3, i4 %layer2_activations_3_addr" [bnn.cpp:149]   --->   Operation 41 'store' 'store_ln149' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln146 = br void %for.body41" [bnn.cpp:146]   --->   Operation 42 'br' 'br_ln146' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ layer2_activations_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ layer2_activations_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ layer2_activations_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ layer2_activations]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_3                       (alloca           ) [ 010]
store_ln146               (store            ) [ 000]
br_ln0                    (br               ) [ 000]
i                         (load             ) [ 000]
tmp                       (bitselect        ) [ 010]
br_ln146                  (br               ) [ 000]
lshr_ln2                  (partselect       ) [ 000]
zext_ln146                (zext             ) [ 000]
layer2_activations_addr   (getelementptr    ) [ 011]
layer2_activations_1_addr (getelementptr    ) [ 011]
layer2_activations_2_addr (getelementptr    ) [ 011]
layer2_activations_3_addr (getelementptr    ) [ 011]
add_ln146                 (add              ) [ 000]
store_ln146               (store            ) [ 000]
specpipeline_ln146        (specpipeline     ) [ 000]
speclooptripcount_ln146   (speclooptripcount) [ 000]
specloopname_ln146        (specloopname     ) [ 000]
layer2_activations_load   (load             ) [ 000]
shl_ln149                 (shl              ) [ 000]
add_ln149                 (add              ) [ 000]
layer2_activations_1_load (load             ) [ 000]
shl_ln149_1               (shl              ) [ 000]
add_ln149_1               (add              ) [ 000]
layer2_activations_2_load (load             ) [ 000]
shl_ln149_2               (shl              ) [ 000]
add_ln149_2               (add              ) [ 000]
layer2_activations_3_load (load             ) [ 000]
shl_ln149_3               (shl              ) [ 000]
add_ln149_3               (add              ) [ 000]
store_ln149               (store            ) [ 000]
store_ln149               (store            ) [ 000]
store_ln149               (store            ) [ 000]
store_ln149               (store            ) [ 000]
br_ln146                  (br               ) [ 000]
ret_ln0                   (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="layer2_activations_3">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_activations_3"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="layer2_activations_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_activations_2"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="layer2_activations_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_activations_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="layer2_activations">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_activations"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i7.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="i_3_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_3/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="layer2_activations_addr_gep_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="32" slack="0"/>
<pin id="50" dir="0" index="1" bw="1" slack="0"/>
<pin id="51" dir="0" index="2" bw="4" slack="0"/>
<pin id="52" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer2_activations_addr/1 "/>
</bind>
</comp>

<comp id="55" class="1004" name="grp_access_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="4" slack="1"/>
<pin id="57" dir="0" index="1" bw="32" slack="0"/>
<pin id="58" dir="0" index="2" bw="0" slack="0"/>
<pin id="60" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="61" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="62" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="59" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="63" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="layer2_activations_load/1 store_ln149/2 "/>
</bind>
</comp>

<comp id="65" class="1004" name="layer2_activations_1_addr_gep_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="32" slack="0"/>
<pin id="67" dir="0" index="1" bw="1" slack="0"/>
<pin id="68" dir="0" index="2" bw="4" slack="0"/>
<pin id="69" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer2_activations_1_addr/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="layer2_activations_2_addr_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="4" slack="0"/>
<pin id="76" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer2_activations_2_addr/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="layer2_activations_3_addr_gep_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="32" slack="0"/>
<pin id="81" dir="0" index="1" bw="1" slack="0"/>
<pin id="82" dir="0" index="2" bw="4" slack="0"/>
<pin id="83" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer2_activations_3_addr/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_access_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="4" slack="1"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="0" index="2" bw="0" slack="0"/>
<pin id="91" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="92" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="93" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="90" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="94" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="layer2_activations_1_load/1 store_ln149/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_access_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="4" slack="1"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="0" index="2" bw="0" slack="0"/>
<pin id="101" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="102" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="103" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="100" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="104" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="layer2_activations_2_load/1 store_ln149/2 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_access_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="4" slack="1"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="0" index="2" bw="0" slack="0"/>
<pin id="111" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="112" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="113" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="110" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="114" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="layer2_activations_3_load/1 store_ln149/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="store_ln146_store_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="0" index="1" bw="7" slack="0"/>
<pin id="119" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln146/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="i_load_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="7" slack="0"/>
<pin id="123" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="tmp_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="0" index="1" bw="7" slack="0"/>
<pin id="127" dir="0" index="2" bw="4" slack="0"/>
<pin id="128" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="lshr_ln2_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="4" slack="0"/>
<pin id="134" dir="0" index="1" bw="7" slack="0"/>
<pin id="135" dir="0" index="2" bw="3" slack="0"/>
<pin id="136" dir="0" index="3" bw="4" slack="0"/>
<pin id="137" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln2/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="zext_ln146_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="4" slack="0"/>
<pin id="144" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln146/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="add_ln146_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="7" slack="0"/>
<pin id="152" dir="0" index="1" bw="4" slack="0"/>
<pin id="153" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln146/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="store_ln146_store_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="7" slack="0"/>
<pin id="158" dir="0" index="1" bw="7" slack="0"/>
<pin id="159" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln146/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="shl_ln149_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln149/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="add_ln149_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="0"/>
<pin id="169" dir="0" index="1" bw="16" slack="0"/>
<pin id="170" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln149/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="shl_ln149_1_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln149_1/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="add_ln149_1_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="16" slack="0"/>
<pin id="183" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln149_1/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="shl_ln149_2_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln149_2/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="add_ln149_2_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="0"/>
<pin id="195" dir="0" index="1" bw="16" slack="0"/>
<pin id="196" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln149_2/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="shl_ln149_3_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln149_3/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="add_ln149_3_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="0" index="1" bw="16" slack="0"/>
<pin id="209" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln149_3/2 "/>
</bind>
</comp>

<comp id="213" class="1005" name="i_3_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="7" slack="0"/>
<pin id="215" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="223" class="1005" name="layer2_activations_addr_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="4" slack="1"/>
<pin id="225" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="layer2_activations_addr "/>
</bind>
</comp>

<comp id="229" class="1005" name="layer2_activations_1_addr_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="4" slack="1"/>
<pin id="231" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="layer2_activations_1_addr "/>
</bind>
</comp>

<comp id="235" class="1005" name="layer2_activations_2_addr_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="4" slack="1"/>
<pin id="237" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="layer2_activations_2_addr "/>
</bind>
</comp>

<comp id="241" class="1005" name="layer2_activations_3_addr_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="4" slack="1"/>
<pin id="243" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="layer2_activations_3_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="8" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="53"><net_src comp="6" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="22" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="64"><net_src comp="48" pin="3"/><net_sink comp="55" pin=2"/></net>

<net id="70"><net_src comp="4" pin="0"/><net_sink comp="65" pin=0"/></net>

<net id="71"><net_src comp="22" pin="0"/><net_sink comp="65" pin=1"/></net>

<net id="77"><net_src comp="2" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="22" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="84"><net_src comp="0" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="85"><net_src comp="22" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="95"><net_src comp="65" pin="3"/><net_sink comp="86" pin=2"/></net>

<net id="105"><net_src comp="72" pin="3"/><net_sink comp="96" pin=2"/></net>

<net id="115"><net_src comp="79" pin="3"/><net_sink comp="106" pin=2"/></net>

<net id="120"><net_src comp="10" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="129"><net_src comp="12" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="121" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="131"><net_src comp="14" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="138"><net_src comp="16" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="121" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="140"><net_src comp="18" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="141"><net_src comp="20" pin="0"/><net_sink comp="132" pin=3"/></net>

<net id="145"><net_src comp="132" pin="4"/><net_sink comp="142" pin=0"/></net>

<net id="146"><net_src comp="142" pin="1"/><net_sink comp="48" pin=2"/></net>

<net id="147"><net_src comp="142" pin="1"/><net_sink comp="65" pin=2"/></net>

<net id="148"><net_src comp="142" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="149"><net_src comp="142" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="154"><net_src comp="121" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="24" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="150" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="165"><net_src comp="55" pin="7"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="8" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="171"><net_src comp="161" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="42" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="173"><net_src comp="167" pin="2"/><net_sink comp="55" pin=1"/></net>

<net id="178"><net_src comp="86" pin="7"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="8" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="174" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="42" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="186"><net_src comp="180" pin="2"/><net_sink comp="86" pin=1"/></net>

<net id="191"><net_src comp="96" pin="7"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="8" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="197"><net_src comp="187" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="42" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="199"><net_src comp="193" pin="2"/><net_sink comp="96" pin=1"/></net>

<net id="204"><net_src comp="106" pin="7"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="8" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="200" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="42" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="212"><net_src comp="206" pin="2"/><net_sink comp="106" pin=1"/></net>

<net id="216"><net_src comp="44" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="218"><net_src comp="213" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="219"><net_src comp="213" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="226"><net_src comp="48" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="55" pin=2"/></net>

<net id="228"><net_src comp="223" pin="1"/><net_sink comp="55" pin=0"/></net>

<net id="232"><net_src comp="65" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="234"><net_src comp="229" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="238"><net_src comp="72" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="240"><net_src comp="235" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="244"><net_src comp="79" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="246"><net_src comp="241" pin="1"/><net_sink comp="106" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: layer2_activations_3 | {2 }
	Port: layer2_activations_2 | {2 }
	Port: layer2_activations_1 | {2 }
	Port: layer2_activations | {2 }
 - Input state : 
	Port: feedforward_Pipeline_VITIS_LOOP_146_4 : layer2_activations_3 | {1 2 }
	Port: feedforward_Pipeline_VITIS_LOOP_146_4 : layer2_activations_2 | {1 2 }
	Port: feedforward_Pipeline_VITIS_LOOP_146_4 : layer2_activations_1 | {1 2 }
	Port: feedforward_Pipeline_VITIS_LOOP_146_4 : layer2_activations | {1 2 }
  - Chain level:
	State 1
		store_ln146 : 1
		i : 1
		tmp : 2
		br_ln146 : 3
		lshr_ln2 : 2
		zext_ln146 : 3
		layer2_activations_addr : 4
		layer2_activations_load : 5
		layer2_activations_1_addr : 4
		layer2_activations_2_addr : 4
		layer2_activations_3_addr : 4
		layer2_activations_1_load : 5
		layer2_activations_2_load : 5
		layer2_activations_3_load : 5
		add_ln146 : 2
		store_ln146 : 3
	State 2
		shl_ln149 : 1
		add_ln149 : 1
		shl_ln149_1 : 1
		add_ln149_1 : 1
		shl_ln149_2 : 1
		add_ln149_2 : 1
		shl_ln149_3 : 1
		add_ln149_3 : 1
		store_ln149 : 2
		store_ln149 : 2
		store_ln149 : 2
		store_ln149 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|          |  add_ln146_fu_150  |    0    |    14   |
|          |  add_ln149_fu_167  |    0    |    39   |
|    add   | add_ln149_1_fu_180 |    0    |    39   |
|          | add_ln149_2_fu_193 |    0    |    39   |
|          | add_ln149_3_fu_206 |    0    |    39   |
|----------|--------------------|---------|---------|
| bitselect|     tmp_fu_124     |    0    |    0    |
|----------|--------------------|---------|---------|
|partselect|   lshr_ln2_fu_132  |    0    |    0    |
|----------|--------------------|---------|---------|
|   zext   |  zext_ln146_fu_142 |    0    |    0    |
|----------|--------------------|---------|---------|
|          |  shl_ln149_fu_161  |    0    |    0    |
|    shl   | shl_ln149_1_fu_174 |    0    |    0    |
|          | shl_ln149_2_fu_187 |    0    |    0    |
|          | shl_ln149_3_fu_200 |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    0    |   170   |
|----------|--------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------+--------+
|                                 |   FF   |
+---------------------------------+--------+
|           i_3_reg_213           |    7   |
|layer2_activations_1_addr_reg_229|    4   |
|layer2_activations_2_addr_reg_235|    4   |
|layer2_activations_3_addr_reg_241|    4   |
| layer2_activations_addr_reg_223 |    4   |
+---------------------------------+--------+
|              Total              |   23   |
+---------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
|  grp_access_fu_55 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
|  grp_access_fu_86 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
|  grp_access_fu_96 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
| grp_access_fu_106 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |    0   ||  6.352  ||    0    ||    36   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   170  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    6   |    0   |   36   |
|  Register |    -   |   23   |    -   |
+-----------+--------+--------+--------+
|   Total   |    6   |   23   |   206  |
+-----------+--------+--------+--------+
