// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.2
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================

// convm
// 0x00000 : Control signals
//           bit 0  - ap_start (Read/Write/COH)
//           bit 1  - ap_done (Read/COR)
//           bit 2  - ap_idle (Read)
//           bit 3  - ap_ready (Read)
//           bit 7  - auto_restart (Read/Write)
//           others - reserved
// 0x00004 : Global Interrupt Enable Register
//           bit 0  - Global Interrupt Enable (Read/Write)
//           others - reserved
// 0x00008 : IP Interrupt Enable Register (Read/Write)
//           bit 0  - Channel 0 (ap_done)
//           bit 1  - Channel 1 (ap_ready)
//           others - reserved
// 0x0000c : IP Interrupt Status Register (Read/TOW)
//           bit 0  - Channel 0 (ap_done)
//           bit 1  - Channel 1 (ap_ready)
//           others - reserved
// 0x10000 ~
// 0x1ffff : Memory 'in_r' (65536 * 8b)
//           Word n : bit [ 7: 0] - in_r[4n]
//                    bit [15: 8] - in_r[4n+1]
//                    bit [23:16] - in_r[4n+2]
//                    bit [31:24] - in_r[4n+3]
// 0x20000 ~
// 0x2ffff : Memory 'out_r' (65536 * 8b)
//           Word n : bit [ 7: 0] - out_r[4n]
//                    bit [15: 8] - out_r[4n+1]
//                    bit [23:16] - out_r[4n+2]
//                    bit [31:24] - out_r[4n+3]
// 0x30000 ~
// 0x3000f : Memory 'krnl' (9 * 8b)
//           Word n : bit [ 7: 0] - krnl[4n]
//                    bit [15: 8] - krnl[4n+1]
//                    bit [23:16] - krnl[4n+2]
//                    bit [31:24] - krnl[4n+3]
// (SC = Self Clear, COR = Clear on Read, TOW = Toggle on Write, COH = Clear on Handshake)

#define XCONVOLVEMEDIUM_CONVM_ADDR_AP_CTRL    0x00000
#define XCONVOLVEMEDIUM_CONVM_ADDR_GIE        0x00004
#define XCONVOLVEMEDIUM_CONVM_ADDR_IER        0x00008
#define XCONVOLVEMEDIUM_CONVM_ADDR_ISR        0x0000c
#define XCONVOLVEMEDIUM_CONVM_ADDR_IN_R_BASE  0x10000
#define XCONVOLVEMEDIUM_CONVM_ADDR_IN_R_HIGH  0x1ffff
#define XCONVOLVEMEDIUM_CONVM_WIDTH_IN_R      8
#define XCONVOLVEMEDIUM_CONVM_DEPTH_IN_R      65536
#define XCONVOLVEMEDIUM_CONVM_ADDR_OUT_R_BASE 0x20000
#define XCONVOLVEMEDIUM_CONVM_ADDR_OUT_R_HIGH 0x2ffff
#define XCONVOLVEMEDIUM_CONVM_WIDTH_OUT_R     8
#define XCONVOLVEMEDIUM_CONVM_DEPTH_OUT_R     65536
#define XCONVOLVEMEDIUM_CONVM_ADDR_KRNL_BASE  0x30000
#define XCONVOLVEMEDIUM_CONVM_ADDR_KRNL_HIGH  0x3000f
#define XCONVOLVEMEDIUM_CONVM_WIDTH_KRNL      8
#define XCONVOLVEMEDIUM_CONVM_DEPTH_KRNL      9

