

================================================================
== Vitis HLS Report for 'fast_accel'
================================================================
* Date:           Fri Nov 11 20:46:52 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        fast
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.130 ns|     6.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    16783|    16783|  0.168 ms|  0.168 ms|  16784|  16784|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------+----------------------------------+---------+---------+----------+----------+-------+-------+---------+
        |                                            |                                  |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
        |                  Instance                  |              Module              |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
        +--------------------------------------------+----------------------------------+---------+---------+----------+----------+-------+-------+---------+
        |grp_fast_accel_Pipeline_Compute_Loop_fu_60  |fast_accel_Pipeline_Compute_Loop  |    16780|    16780|  0.168 ms|  0.168 ms|  16780|  16780|       no|
        +--------------------------------------------+----------------------------------+---------+---------+----------+----------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     80|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|    7697|   1537|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     34|    -|
|Register         |        -|    -|      69|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    7766|   1651|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       7|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------+----------------------------------+---------+----+------+------+-----+
    |                  Instance                  |              Module              | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +--------------------------------------------+----------------------------------+---------+----+------+------+-----+
    |grp_fast_accel_Pipeline_Compute_Loop_fu_60  |fast_accel_Pipeline_Compute_Loop  |        0|   0|  7697|  1537|    0|
    +--------------------------------------------+----------------------------------+---------+----+------+------+-----+
    |Total                                       |                                  |        0|   0|  7697|  1537|    0|
    +--------------------------------------------+----------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------------------------------+----------+----+---+----+------------+------------+
    |                       Variable Name                       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------------------------+----------+----+---+----+------------+------------+
    |op2_assign_1_fu_79_p2                                      |         +|   0|  0|  39|          32|           3|
    |op2_assign_fu_73_p2                                        |         +|   0|  0|  39|          32|           3|
    |grp_fast_accel_Pipeline_Compute_Loop_fu_60_img_out_TREADY  |       and|   0|  0|   2|           1|           1|
    +-----------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                      |          |   0|  0|  80|          65|           7|
    +-----------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  25|          5|    1|          5|
    |img_in_TREADY_int_regslice  |   9|          2|    1|          2|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  34|          7|    2|          7|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------+----+----+-----+-----------+
    |                           Name                          | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                |   4|   0|    4|          0|
    |grp_fast_accel_Pipeline_Compute_Loop_fu_60_ap_start_reg  |   1|   0|    1|          0|
    |op2_assign_1_reg_105                                     |  32|   0|   32|          0|
    |op2_assign_reg_100                                       |  32|   0|   32|          0|
    +---------------------------------------------------------+----+----+-----+-----------+
    |Total                                                    |  69|   0|   69|          0|
    +---------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|    fast_accel|  return value|
|ap_rst_n        |   in|    1|  ap_ctrl_hs|    fast_accel|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|    fast_accel|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|    fast_accel|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|    fast_accel|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|    fast_accel|  return value|
|img_in_TDATA    |   in|   16|        axis|        img_in|       pointer|
|img_in_TVALID   |   in|    1|        axis|        img_in|       pointer|
|img_in_TREADY   |  out|    1|        axis|        img_in|       pointer|
|threshold       |   in|   32|     ap_none|     threshold|        scalar|
|img_out_TDATA   |  out|   16|        axis|       img_out|       pointer|
|img_out_TVALID  |  out|    1|        axis|       img_out|       pointer|
|img_out_TREADY  |   in|    1|        axis|       img_out|       pointer|
|rows            |   in|   32|     ap_none|          rows|        scalar|
|cols            |   in|   32|     ap_none|          cols|        scalar|
+----------------+-----+-----+------------+--------------+--------------+

