**************************************************
Timing Summary for the benchmarks/atax example
The clk period constraint applied during synthesis is 4ns
The slack is -2.759ns
The actual clk period (CP) is 6.759ns
The cycles count from simulation is 840
The total execution time is 5677.560ns
 
**************************************************
Area Summary for the benchmarks/atax example
The LUTs count is  20256 
The FFs count is  4903 
The DSPs count is  6 
