#!/bin/csh -fb
rm -rf csrc simv*
vcs -timescale=1ns/10ps -full64 -f ./top_tb.f -sverilog +v2k -R -debug_pp +lint=all
