{
  "module_name": "display_gx1.h",
  "hash_id": "dd713fd2c3d16889a4d7233f6de01f2c9e637016aa745adb9eaebd8e7953d3fd",
  "original_prompt": "Ingested from linux-6.6.14/drivers/video/fbdev/geode/display_gx1.h",
  "human_readable_source": " \n \n#ifndef __DISPLAY_GX1_H__\n#define __DISPLAY_GX1_H__\n\nunsigned gx1_gx_base(void);\nint gx1_frame_buffer_size(void);\n\nextern const struct geode_dc_ops gx1_dc_ops;\n\n \n\n#define CONFIG_CCR3 0xc3\n#  define CONFIG_CCR3_MAPEN 0x10\n#define CONFIG_GCR  0xb8\n\n \n\n#define MC_BANK_CFG\t\t0x08\n#  define MC_BCFG_DIMM0_SZ_MASK\t\t0x00000700\n#  define MC_BCFG_DIMM0_PG_SZ_MASK\t0x00000070\n#  define MC_BCFG_DIMM0_PG_SZ_NO_DIMM\t0x00000070\n\n#define MC_GBASE_ADD\t\t0x14\n#  define MC_GADD_GBADD_MASK\t\t0x000003ff\n\n \n\n#define DC_PAL_ADDRESS\t\t0x70\n#define DC_PAL_DATA\t\t0x74\n\n#define DC_UNLOCK\t\t0x00\n#  define DC_UNLOCK_CODE\t\t0x00004758\n\n#define DC_GENERAL_CFG\t\t0x04\n#  define DC_GCFG_DFLE\t\t\t0x00000001\n#  define DC_GCFG_CURE\t\t\t0x00000002\n#  define DC_GCFG_VCLK_DIV\t\t0x00000004\n#  define DC_GCFG_PLNO\t\t\t0x00000004\n#  define DC_GCFG_PPC\t\t\t0x00000008\n#  define DC_GCFG_CMPE\t\t\t0x00000010\n#  define DC_GCFG_DECE\t\t\t0x00000020\n#  define DC_GCFG_DCLK_MASK\t\t0x000000C0\n#  define DC_GCFG_DCLK_DIV_1\t\t0x00000080\n#  define DC_GCFG_DFHPSL_MASK\t\t0x00000F00\n#  define DC_GCFG_DFHPSL_POS\t\t\t 8\n#  define DC_GCFG_DFHPEL_MASK\t\t0x0000F000\n#  define DC_GCFG_DFHPEL_POS\t\t\t12\n#  define DC_GCFG_CIM_MASK\t\t0x00030000\n#  define DC_GCFG_CIM_POS\t\t\t16\n#  define DC_GCFG_FDTY\t\t\t0x00040000\n#  define DC_GCFG_RTPM\t\t\t0x00080000\n#  define DC_GCFG_DAC_RS_MASK\t\t0x00700000\n#  define DC_GCFG_DAC_RS_POS\t\t\t20\n#  define DC_GCFG_CKWR\t\t\t0x00800000\n#  define DC_GCFG_LDBL\t\t\t0x01000000\n#  define DC_GCFG_DIAG\t\t\t0x02000000\n#  define DC_GCFG_CH4S\t\t\t0x04000000\n#  define DC_GCFG_SSLC\t\t\t0x08000000\n#  define DC_GCFG_VIDE\t\t\t0x10000000\n#  define DC_GCFG_VRDY\t\t\t0x20000000\n#  define DC_GCFG_DPCK\t\t\t0x40000000\n#  define DC_GCFG_DDCK\t\t\t0x80000000\n\n#define DC_TIMING_CFG\t\t0x08\n#  define DC_TCFG_FPPE\t\t\t0x00000001\n#  define DC_TCFG_HSYE\t\t\t0x00000002\n#  define DC_TCFG_VSYE\t\t\t0x00000004\n#  define DC_TCFG_BLKE\t\t\t0x00000008\n#  define DC_TCFG_DDCK\t\t\t0x00000010\n#  define DC_TCFG_TGEN\t\t\t0x00000020\n#  define DC_TCFG_VIEN\t\t\t0x00000040\n#  define DC_TCFG_BLNK\t\t\t0x00000080\n#  define DC_TCFG_CHSP\t\t\t0x00000100\n#  define DC_TCFG_CVSP\t\t\t0x00000200\n#  define DC_TCFG_FHSP\t\t\t0x00000400\n#  define DC_TCFG_FVSP\t\t\t0x00000800\n#  define DC_TCFG_FCEN\t\t\t0x00001000\n#  define DC_TCFG_CDCE\t\t\t0x00002000\n#  define DC_TCFG_PLNR\t\t\t0x00002000\n#  define DC_TCFG_INTL\t\t\t0x00004000\n#  define DC_TCFG_PXDB\t\t\t0x00008000\n#  define DC_TCFG_BKRT\t\t\t0x00010000\n#  define DC_TCFG_PSD_MASK\t\t0x000E0000\n#  define DC_TCFG_PSD_POS\t\t\t17\n#  define DC_TCFG_DDCI\t\t\t0x08000000\n#  define DC_TCFG_SENS\t\t\t0x10000000\n#  define DC_TCFG_DNA\t\t\t0x20000000\n#  define DC_TCFG_VNA\t\t\t0x40000000\n#  define DC_TCFG_VINT\t\t\t0x80000000\n\n#define DC_OUTPUT_CFG\t\t0x0C\n#  define DC_OCFG_8BPP\t\t\t0x00000001\n#  define DC_OCFG_555\t\t\t0x00000002\n#  define DC_OCFG_PCKE\t\t\t0x00000004\n#  define DC_OCFG_FRME\t\t\t0x00000008\n#  define DC_OCFG_DITE\t\t\t0x00000010\n#  define DC_OCFG_2PXE\t\t\t0x00000020\n#  define DC_OCFG_2XCK\t\t\t0x00000040\n#  define DC_OCFG_2IND\t\t\t0x00000080\n#  define DC_OCFG_34ADD\t\t\t0x00000100\n#  define DC_OCFG_FRMS\t\t\t0x00000200\n#  define DC_OCFG_CKSL\t\t\t0x00000400\n#  define DC_OCFG_PRMP\t\t\t0x00000800\n#  define DC_OCFG_PDEL\t\t\t0x00001000\n#  define DC_OCFG_PDEH\t\t\t0x00002000\n#  define DC_OCFG_CFRW\t\t\t0x00004000\n#  define DC_OCFG_DIAG\t\t\t0x00008000\n\n#define DC_FB_ST_OFFSET\t\t0x10\n#define DC_CB_ST_OFFSET\t\t0x14\n#define DC_CURS_ST_OFFSET\t0x18\n#define DC_ICON_ST_OFFSET\t0x1C\n#define DC_VID_ST_OFFSET\t0x20\n#define DC_LINE_DELTA\t\t0x24\n#define DC_BUF_SIZE\t\t0x28\n\n#define DC_H_TIMING_1\t\t0x30\n#define DC_H_TIMING_2\t\t0x34\n#define DC_H_TIMING_3\t\t0x38\n#define DC_FP_H_TIMING\t\t0x3C\n\n#define DC_V_TIMING_1\t\t0x40\n#define DC_V_TIMING_2\t\t0x44\n#define DC_V_TIMING_3\t\t0x48\n#define DC_FP_V_TIMING\t\t0x4C\n\n#define DC_CURSOR_X\t\t0x50\n#define DC_ICON_X\t\t0x54\n#define DC_V_LINE_CNT\t\t0x54\n#define DC_CURSOR_Y\t\t0x58\n#define DC_ICON_Y\t\t0x5C\n#define DC_SS_LINE_CMP\t\t0x5C\n#define DC_CURSOR_COLOR\t\t0x60\n#define DC_ICON_COLOR\t\t0x64\n#define DC_BORDER_COLOR\t\t0x68\n#define DC_PAL_ADDRESS\t\t0x70\n#define DC_PAL_DATA\t\t0x74\n#define DC_DFIFO_DIAG\t\t0x78\n#define DC_CFIFO_DIAG\t\t0x7C\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}