--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml KGPminiRISC.twx KGPminiRISC.ncd -o KGPminiRISC.twr
KGPminiRISC.pcf -ucf pin.ucf

Design file:              KGPminiRISC.ncd
Physical constraint file: KGPminiRISC.pcf
Device,package,speed:     xc7a100t,csg324,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 407 paths analyzed, 95 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.681ns.
--------------------------------------------------------------------------------

Paths for end point clk_div1/counter_25 (SLICE_X50Y89.CIN), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.319ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_div1/counter_1 (FF)
  Destination:          clk_div1/counter_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.627ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.168 - 0.187)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clk_div1/counter_1 to clk_div1/counter_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y83.BQ      Tcko                  0.518   clk_div1/counter<3>
                                                       clk_div1/counter_1
    SLICE_X50Y83.B2      net (fanout=1)        0.653   clk_div1/counter<1>
    SLICE_X50Y83.COUT    Topcyb                0.657   clk_div1/counter<3>
                                                       clk_div1/counter<1>_rt
                                                       clk_div1/Mcount_counter_cy<3>
    SLICE_X50Y84.CIN     net (fanout=1)        0.000   clk_div1/Mcount_counter_cy<3>
    SLICE_X50Y84.COUT    Tbyp                  0.117   clk_div1/counter<7>
                                                       clk_div1/Mcount_counter_cy<7>
    SLICE_X50Y85.CIN     net (fanout=1)        0.000   clk_div1/Mcount_counter_cy<7>
    SLICE_X50Y85.COUT    Tbyp                  0.117   clk_div1/counter<11>
                                                       clk_div1/Mcount_counter_cy<11>
    SLICE_X50Y86.CIN     net (fanout=1)        0.000   clk_div1/Mcount_counter_cy<11>
    SLICE_X50Y86.COUT    Tbyp                  0.117   clk_div1/counter<15>
                                                       clk_div1/Mcount_counter_cy<15>
    SLICE_X50Y87.CIN     net (fanout=1)        0.000   clk_div1/Mcount_counter_cy<15>
    SLICE_X50Y87.COUT    Tbyp                  0.117   clk_div1/counter<19>
                                                       clk_div1/Mcount_counter_cy<19>
    SLICE_X50Y88.CIN     net (fanout=1)        0.000   clk_div1/Mcount_counter_cy<19>
    SLICE_X50Y88.COUT    Tbyp                  0.117   clk_div1/counter<23>
                                                       clk_div1/Mcount_counter_cy<23>
    SLICE_X50Y89.CIN     net (fanout=1)        0.000   clk_div1/Mcount_counter_cy<23>
    SLICE_X50Y89.CLK     Tcinck                0.214   clk_div1/counter<27>
                                                       clk_div1/Mcount_counter_xor<27>
                                                       clk_div1/counter_25
    -------------------------------------------------  ---------------------------
    Total                                      2.627ns (1.974ns logic, 0.653ns route)
                                                       (75.1% logic, 24.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.435ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_div1/counter_5 (FF)
  Destination:          clk_div1/counter_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.510ns (Levels of Logic = 6)
  Clock Path Skew:      -0.020ns (0.168 - 0.188)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clk_div1/counter_5 to clk_div1/counter_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y84.BQ      Tcko                  0.518   clk_div1/counter<7>
                                                       clk_div1/counter_5
    SLICE_X50Y84.B2      net (fanout=1)        0.653   clk_div1/counter<5>
    SLICE_X50Y84.COUT    Topcyb                0.657   clk_div1/counter<7>
                                                       clk_div1/counter<5>_rt
                                                       clk_div1/Mcount_counter_cy<7>
    SLICE_X50Y85.CIN     net (fanout=1)        0.000   clk_div1/Mcount_counter_cy<7>
    SLICE_X50Y85.COUT    Tbyp                  0.117   clk_div1/counter<11>
                                                       clk_div1/Mcount_counter_cy<11>
    SLICE_X50Y86.CIN     net (fanout=1)        0.000   clk_div1/Mcount_counter_cy<11>
    SLICE_X50Y86.COUT    Tbyp                  0.117   clk_div1/counter<15>
                                                       clk_div1/Mcount_counter_cy<15>
    SLICE_X50Y87.CIN     net (fanout=1)        0.000   clk_div1/Mcount_counter_cy<15>
    SLICE_X50Y87.COUT    Tbyp                  0.117   clk_div1/counter<19>
                                                       clk_div1/Mcount_counter_cy<19>
    SLICE_X50Y88.CIN     net (fanout=1)        0.000   clk_div1/Mcount_counter_cy<19>
    SLICE_X50Y88.COUT    Tbyp                  0.117   clk_div1/counter<23>
                                                       clk_div1/Mcount_counter_cy<23>
    SLICE_X50Y89.CIN     net (fanout=1)        0.000   clk_div1/Mcount_counter_cy<23>
    SLICE_X50Y89.CLK     Tcinck                0.214   clk_div1/counter<27>
                                                       clk_div1/Mcount_counter_xor<27>
                                                       clk_div1/counter_25
    -------------------------------------------------  ---------------------------
    Total                                      2.510ns (1.857ns logic, 0.653ns route)
                                                       (74.0% logic, 26.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.470ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_div1/counter_2 (FF)
  Destination:          clk_div1/counter_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.476ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.168 - 0.187)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clk_div1/counter_2 to clk_div1/counter_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y83.CQ      Tcko                  0.518   clk_div1/counter<3>
                                                       clk_div1/counter_2
    SLICE_X50Y83.C2      net (fanout=1)        0.655   clk_div1/counter<2>
    SLICE_X50Y83.COUT    Topcyc                0.504   clk_div1/counter<3>
                                                       clk_div1/counter<2>_rt
                                                       clk_div1/Mcount_counter_cy<3>
    SLICE_X50Y84.CIN     net (fanout=1)        0.000   clk_div1/Mcount_counter_cy<3>
    SLICE_X50Y84.COUT    Tbyp                  0.117   clk_div1/counter<7>
                                                       clk_div1/Mcount_counter_cy<7>
    SLICE_X50Y85.CIN     net (fanout=1)        0.000   clk_div1/Mcount_counter_cy<7>
    SLICE_X50Y85.COUT    Tbyp                  0.117   clk_div1/counter<11>
                                                       clk_div1/Mcount_counter_cy<11>
    SLICE_X50Y86.CIN     net (fanout=1)        0.000   clk_div1/Mcount_counter_cy<11>
    SLICE_X50Y86.COUT    Tbyp                  0.117   clk_div1/counter<15>
                                                       clk_div1/Mcount_counter_cy<15>
    SLICE_X50Y87.CIN     net (fanout=1)        0.000   clk_div1/Mcount_counter_cy<15>
    SLICE_X50Y87.COUT    Tbyp                  0.117   clk_div1/counter<19>
                                                       clk_div1/Mcount_counter_cy<19>
    SLICE_X50Y88.CIN     net (fanout=1)        0.000   clk_div1/Mcount_counter_cy<19>
    SLICE_X50Y88.COUT    Tbyp                  0.117   clk_div1/counter<23>
                                                       clk_div1/Mcount_counter_cy<23>
    SLICE_X50Y89.CIN     net (fanout=1)        0.000   clk_div1/Mcount_counter_cy<23>
    SLICE_X50Y89.CLK     Tcinck                0.214   clk_div1/counter<27>
                                                       clk_div1/Mcount_counter_xor<27>
                                                       clk_div1/counter_25
    -------------------------------------------------  ---------------------------
    Total                                      2.476ns (1.821ns logic, 0.655ns route)
                                                       (73.5% logic, 26.5% route)

--------------------------------------------------------------------------------

Paths for end point clk_div1/counter_27 (SLICE_X50Y89.CIN), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.328ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_div1/counter_1 (FF)
  Destination:          clk_div1/counter_27 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.618ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.168 - 0.187)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clk_div1/counter_1 to clk_div1/counter_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y83.BQ      Tcko                  0.518   clk_div1/counter<3>
                                                       clk_div1/counter_1
    SLICE_X50Y83.B2      net (fanout=1)        0.653   clk_div1/counter<1>
    SLICE_X50Y83.COUT    Topcyb                0.657   clk_div1/counter<3>
                                                       clk_div1/counter<1>_rt
                                                       clk_div1/Mcount_counter_cy<3>
    SLICE_X50Y84.CIN     net (fanout=1)        0.000   clk_div1/Mcount_counter_cy<3>
    SLICE_X50Y84.COUT    Tbyp                  0.117   clk_div1/counter<7>
                                                       clk_div1/Mcount_counter_cy<7>
    SLICE_X50Y85.CIN     net (fanout=1)        0.000   clk_div1/Mcount_counter_cy<7>
    SLICE_X50Y85.COUT    Tbyp                  0.117   clk_div1/counter<11>
                                                       clk_div1/Mcount_counter_cy<11>
    SLICE_X50Y86.CIN     net (fanout=1)        0.000   clk_div1/Mcount_counter_cy<11>
    SLICE_X50Y86.COUT    Tbyp                  0.117   clk_div1/counter<15>
                                                       clk_div1/Mcount_counter_cy<15>
    SLICE_X50Y87.CIN     net (fanout=1)        0.000   clk_div1/Mcount_counter_cy<15>
    SLICE_X50Y87.COUT    Tbyp                  0.117   clk_div1/counter<19>
                                                       clk_div1/Mcount_counter_cy<19>
    SLICE_X50Y88.CIN     net (fanout=1)        0.000   clk_div1/Mcount_counter_cy<19>
    SLICE_X50Y88.COUT    Tbyp                  0.117   clk_div1/counter<23>
                                                       clk_div1/Mcount_counter_cy<23>
    SLICE_X50Y89.CIN     net (fanout=1)        0.000   clk_div1/Mcount_counter_cy<23>
    SLICE_X50Y89.CLK     Tcinck                0.205   clk_div1/counter<27>
                                                       clk_div1/Mcount_counter_xor<27>
                                                       clk_div1/counter_27
    -------------------------------------------------  ---------------------------
    Total                                      2.618ns (1.965ns logic, 0.653ns route)
                                                       (75.1% logic, 24.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.444ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_div1/counter_5 (FF)
  Destination:          clk_div1/counter_27 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.501ns (Levels of Logic = 6)
  Clock Path Skew:      -0.020ns (0.168 - 0.188)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clk_div1/counter_5 to clk_div1/counter_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y84.BQ      Tcko                  0.518   clk_div1/counter<7>
                                                       clk_div1/counter_5
    SLICE_X50Y84.B2      net (fanout=1)        0.653   clk_div1/counter<5>
    SLICE_X50Y84.COUT    Topcyb                0.657   clk_div1/counter<7>
                                                       clk_div1/counter<5>_rt
                                                       clk_div1/Mcount_counter_cy<7>
    SLICE_X50Y85.CIN     net (fanout=1)        0.000   clk_div1/Mcount_counter_cy<7>
    SLICE_X50Y85.COUT    Tbyp                  0.117   clk_div1/counter<11>
                                                       clk_div1/Mcount_counter_cy<11>
    SLICE_X50Y86.CIN     net (fanout=1)        0.000   clk_div1/Mcount_counter_cy<11>
    SLICE_X50Y86.COUT    Tbyp                  0.117   clk_div1/counter<15>
                                                       clk_div1/Mcount_counter_cy<15>
    SLICE_X50Y87.CIN     net (fanout=1)        0.000   clk_div1/Mcount_counter_cy<15>
    SLICE_X50Y87.COUT    Tbyp                  0.117   clk_div1/counter<19>
                                                       clk_div1/Mcount_counter_cy<19>
    SLICE_X50Y88.CIN     net (fanout=1)        0.000   clk_div1/Mcount_counter_cy<19>
    SLICE_X50Y88.COUT    Tbyp                  0.117   clk_div1/counter<23>
                                                       clk_div1/Mcount_counter_cy<23>
    SLICE_X50Y89.CIN     net (fanout=1)        0.000   clk_div1/Mcount_counter_cy<23>
    SLICE_X50Y89.CLK     Tcinck                0.205   clk_div1/counter<27>
                                                       clk_div1/Mcount_counter_xor<27>
                                                       clk_div1/counter_27
    -------------------------------------------------  ---------------------------
    Total                                      2.501ns (1.848ns logic, 0.653ns route)
                                                       (73.9% logic, 26.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.479ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_div1/counter_2 (FF)
  Destination:          clk_div1/counter_27 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.467ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.168 - 0.187)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clk_div1/counter_2 to clk_div1/counter_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y83.CQ      Tcko                  0.518   clk_div1/counter<3>
                                                       clk_div1/counter_2
    SLICE_X50Y83.C2      net (fanout=1)        0.655   clk_div1/counter<2>
    SLICE_X50Y83.COUT    Topcyc                0.504   clk_div1/counter<3>
                                                       clk_div1/counter<2>_rt
                                                       clk_div1/Mcount_counter_cy<3>
    SLICE_X50Y84.CIN     net (fanout=1)        0.000   clk_div1/Mcount_counter_cy<3>
    SLICE_X50Y84.COUT    Tbyp                  0.117   clk_div1/counter<7>
                                                       clk_div1/Mcount_counter_cy<7>
    SLICE_X50Y85.CIN     net (fanout=1)        0.000   clk_div1/Mcount_counter_cy<7>
    SLICE_X50Y85.COUT    Tbyp                  0.117   clk_div1/counter<11>
                                                       clk_div1/Mcount_counter_cy<11>
    SLICE_X50Y86.CIN     net (fanout=1)        0.000   clk_div1/Mcount_counter_cy<11>
    SLICE_X50Y86.COUT    Tbyp                  0.117   clk_div1/counter<15>
                                                       clk_div1/Mcount_counter_cy<15>
    SLICE_X50Y87.CIN     net (fanout=1)        0.000   clk_div1/Mcount_counter_cy<15>
    SLICE_X50Y87.COUT    Tbyp                  0.117   clk_div1/counter<19>
                                                       clk_div1/Mcount_counter_cy<19>
    SLICE_X50Y88.CIN     net (fanout=1)        0.000   clk_div1/Mcount_counter_cy<19>
    SLICE_X50Y88.COUT    Tbyp                  0.117   clk_div1/counter<23>
                                                       clk_div1/Mcount_counter_cy<23>
    SLICE_X50Y89.CIN     net (fanout=1)        0.000   clk_div1/Mcount_counter_cy<23>
    SLICE_X50Y89.CLK     Tcinck                0.205   clk_div1/counter<27>
                                                       clk_div1/Mcount_counter_xor<27>
                                                       clk_div1/counter_27
    -------------------------------------------------  ---------------------------
    Total                                      2.467ns (1.812ns logic, 0.655ns route)
                                                       (73.4% logic, 26.6% route)

--------------------------------------------------------------------------------

Paths for end point clk_div1/counter_26 (SLICE_X50Y89.CIN), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.403ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_div1/counter_1 (FF)
  Destination:          clk_div1/counter_26 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.543ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.168 - 0.187)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clk_div1/counter_1 to clk_div1/counter_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y83.BQ      Tcko                  0.518   clk_div1/counter<3>
                                                       clk_div1/counter_1
    SLICE_X50Y83.B2      net (fanout=1)        0.653   clk_div1/counter<1>
    SLICE_X50Y83.COUT    Topcyb                0.657   clk_div1/counter<3>
                                                       clk_div1/counter<1>_rt
                                                       clk_div1/Mcount_counter_cy<3>
    SLICE_X50Y84.CIN     net (fanout=1)        0.000   clk_div1/Mcount_counter_cy<3>
    SLICE_X50Y84.COUT    Tbyp                  0.117   clk_div1/counter<7>
                                                       clk_div1/Mcount_counter_cy<7>
    SLICE_X50Y85.CIN     net (fanout=1)        0.000   clk_div1/Mcount_counter_cy<7>
    SLICE_X50Y85.COUT    Tbyp                  0.117   clk_div1/counter<11>
                                                       clk_div1/Mcount_counter_cy<11>
    SLICE_X50Y86.CIN     net (fanout=1)        0.000   clk_div1/Mcount_counter_cy<11>
    SLICE_X50Y86.COUT    Tbyp                  0.117   clk_div1/counter<15>
                                                       clk_div1/Mcount_counter_cy<15>
    SLICE_X50Y87.CIN     net (fanout=1)        0.000   clk_div1/Mcount_counter_cy<15>
    SLICE_X50Y87.COUT    Tbyp                  0.117   clk_div1/counter<19>
                                                       clk_div1/Mcount_counter_cy<19>
    SLICE_X50Y88.CIN     net (fanout=1)        0.000   clk_div1/Mcount_counter_cy<19>
    SLICE_X50Y88.COUT    Tbyp                  0.117   clk_div1/counter<23>
                                                       clk_div1/Mcount_counter_cy<23>
    SLICE_X50Y89.CIN     net (fanout=1)        0.000   clk_div1/Mcount_counter_cy<23>
    SLICE_X50Y89.CLK     Tcinck                0.130   clk_div1/counter<27>
                                                       clk_div1/Mcount_counter_xor<27>
                                                       clk_div1/counter_26
    -------------------------------------------------  ---------------------------
    Total                                      2.543ns (1.890ns logic, 0.653ns route)
                                                       (74.3% logic, 25.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.519ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_div1/counter_5 (FF)
  Destination:          clk_div1/counter_26 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.426ns (Levels of Logic = 6)
  Clock Path Skew:      -0.020ns (0.168 - 0.188)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clk_div1/counter_5 to clk_div1/counter_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y84.BQ      Tcko                  0.518   clk_div1/counter<7>
                                                       clk_div1/counter_5
    SLICE_X50Y84.B2      net (fanout=1)        0.653   clk_div1/counter<5>
    SLICE_X50Y84.COUT    Topcyb                0.657   clk_div1/counter<7>
                                                       clk_div1/counter<5>_rt
                                                       clk_div1/Mcount_counter_cy<7>
    SLICE_X50Y85.CIN     net (fanout=1)        0.000   clk_div1/Mcount_counter_cy<7>
    SLICE_X50Y85.COUT    Tbyp                  0.117   clk_div1/counter<11>
                                                       clk_div1/Mcount_counter_cy<11>
    SLICE_X50Y86.CIN     net (fanout=1)        0.000   clk_div1/Mcount_counter_cy<11>
    SLICE_X50Y86.COUT    Tbyp                  0.117   clk_div1/counter<15>
                                                       clk_div1/Mcount_counter_cy<15>
    SLICE_X50Y87.CIN     net (fanout=1)        0.000   clk_div1/Mcount_counter_cy<15>
    SLICE_X50Y87.COUT    Tbyp                  0.117   clk_div1/counter<19>
                                                       clk_div1/Mcount_counter_cy<19>
    SLICE_X50Y88.CIN     net (fanout=1)        0.000   clk_div1/Mcount_counter_cy<19>
    SLICE_X50Y88.COUT    Tbyp                  0.117   clk_div1/counter<23>
                                                       clk_div1/Mcount_counter_cy<23>
    SLICE_X50Y89.CIN     net (fanout=1)        0.000   clk_div1/Mcount_counter_cy<23>
    SLICE_X50Y89.CLK     Tcinck                0.130   clk_div1/counter<27>
                                                       clk_div1/Mcount_counter_xor<27>
                                                       clk_div1/counter_26
    -------------------------------------------------  ---------------------------
    Total                                      2.426ns (1.773ns logic, 0.653ns route)
                                                       (73.1% logic, 26.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.554ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_div1/counter_2 (FF)
  Destination:          clk_div1/counter_26 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.392ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.168 - 0.187)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clk_div1/counter_2 to clk_div1/counter_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y83.CQ      Tcko                  0.518   clk_div1/counter<3>
                                                       clk_div1/counter_2
    SLICE_X50Y83.C2      net (fanout=1)        0.655   clk_div1/counter<2>
    SLICE_X50Y83.COUT    Topcyc                0.504   clk_div1/counter<3>
                                                       clk_div1/counter<2>_rt
                                                       clk_div1/Mcount_counter_cy<3>
    SLICE_X50Y84.CIN     net (fanout=1)        0.000   clk_div1/Mcount_counter_cy<3>
    SLICE_X50Y84.COUT    Tbyp                  0.117   clk_div1/counter<7>
                                                       clk_div1/Mcount_counter_cy<7>
    SLICE_X50Y85.CIN     net (fanout=1)        0.000   clk_div1/Mcount_counter_cy<7>
    SLICE_X50Y85.COUT    Tbyp                  0.117   clk_div1/counter<11>
                                                       clk_div1/Mcount_counter_cy<11>
    SLICE_X50Y86.CIN     net (fanout=1)        0.000   clk_div1/Mcount_counter_cy<11>
    SLICE_X50Y86.COUT    Tbyp                  0.117   clk_div1/counter<15>
                                                       clk_div1/Mcount_counter_cy<15>
    SLICE_X50Y87.CIN     net (fanout=1)        0.000   clk_div1/Mcount_counter_cy<15>
    SLICE_X50Y87.COUT    Tbyp                  0.117   clk_div1/counter<19>
                                                       clk_div1/Mcount_counter_cy<19>
    SLICE_X50Y88.CIN     net (fanout=1)        0.000   clk_div1/Mcount_counter_cy<19>
    SLICE_X50Y88.COUT    Tbyp                  0.117   clk_div1/counter<23>
                                                       clk_div1/Mcount_counter_cy<23>
    SLICE_X50Y89.CIN     net (fanout=1)        0.000   clk_div1/Mcount_counter_cy<23>
    SLICE_X50Y89.CLK     Tcinck                0.130   clk_div1/counter<27>
                                                       clk_div1/Mcount_counter_xor<27>
                                                       clk_div1/counter_26
    -------------------------------------------------  ---------------------------
    Total                                      2.392ns (1.737ns logic, 0.655ns route)
                                                       (72.6% logic, 27.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point clk_div1/out_clk (SLICE_X51Y89.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.272ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clk_div1/counter_27 (FF)
  Destination:          clk_div1/out_clk (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.285ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.071 - 0.058)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clk_div1/counter_27 to clk_div1/out_clk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y89.DQ      Tcko                  0.164   clk_div1/counter<27>
                                                       clk_div1/counter_27
    SLICE_X51Y89.AX      net (fanout=2)        0.191   clk_div1/counter<27>
    SLICE_X51Y89.CLK     Tckdi       (-Th)     0.070   clk_div1/out_clk
                                                       clk_div1/out_clk
    -------------------------------------------------  ---------------------------
    Total                                      0.285ns (0.094ns logic, 0.191ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------

Paths for end point clk_div1/counter_3 (SLICE_X50Y83.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.276ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clk_div1/counter_3 (FF)
  Destination:          clk_div1/counter_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.276ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clk_div1/counter_3 to clk_div1/counter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y83.DQ      Tcko                  0.164   clk_div1/counter<3>
                                                       clk_div1/counter_3
    SLICE_X50Y83.D3      net (fanout=1)        0.137   clk_div1/counter<3>
    SLICE_X50Y83.CLK     Tah         (-Th)     0.025   clk_div1/counter<3>
                                                       clk_div1/counter<3>_rt
                                                       clk_div1/Mcount_counter_cy<3>
                                                       clk_div1/counter_3
    -------------------------------------------------  ---------------------------
    Total                                      0.276ns (0.139ns logic, 0.137ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------

Paths for end point clk_div1/counter_7 (SLICE_X50Y84.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.276ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clk_div1/counter_7 (FF)
  Destination:          clk_div1/counter_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.276ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clk_div1/counter_7 to clk_div1/counter_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y84.DQ      Tcko                  0.164   clk_div1/counter<7>
                                                       clk_div1/counter_7
    SLICE_X50Y84.D3      net (fanout=1)        0.137   clk_div1/counter<7>
    SLICE_X50Y84.CLK     Tah         (-Th)     0.025   clk_div1/counter<7>
                                                       clk_div1/counter<7>_rt
                                                       clk_div1/Mcount_counter_cy<7>
                                                       clk_div1/counter_7
    -------------------------------------------------  ---------------------------
    Total                                      0.276ns (0.139ns logic, 0.137ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.845ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.155ns (464.037MHz) (Tbcper_I(Fmax))
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: clk_div1/counter<3>/CLK
  Logical resource: clk_div1/counter_0/CK
  Location pin: SLICE_X50Y83.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: clk_div1/counter<3>/CLK
  Logical resource: clk_div1/counter_0/CK
  Location pin: SLICE_X50Y83.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.681|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 407 paths, 0 nets, and 44 connections

Design statistics:
   Minimum period:   2.681ns{1}   (Maximum frequency: 372.995MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Nov 09 13:53:33 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5020 MB



