{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1716535083620 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716535083627 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 24 15:18:03 2024 " "Processing started: Fri May 24 15:18:03 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716535083627 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716535083627 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final_project_1 -c final_project_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off final_project_1 -c final_project_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716535083627 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1716535084420 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1716535084420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_1_soc/synthesis/final_project_1_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_1_soc/synthesis/final_project_1_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_1_soc " "Found entity 1: final_project_1_soc" {  } { { "final_project_1_soc/synthesis/final_project_1_soc.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/final_project_1_soc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535092535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716535092535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_1_soc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_1_soc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "final_project_1_soc/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535092537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716535092537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_1_soc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_1_soc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "final_project_1_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535092539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716535092539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_1_soc/synthesis/submodules/final_project_1_soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_1_soc/synthesis/submodules/final_project_1_soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_1_soc_irq_mapper " "Found entity 1: final_project_1_soc_irq_mapper" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_irq_mapper.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535092541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716535092541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_1_soc_mm_interconnect_0 " "Found entity 1: final_project_1_soc_mm_interconnect_0" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535092552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716535092552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_avalon_st_adapter_013.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_avalon_st_adapter_013.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_1_soc_mm_interconnect_0_avalon_st_adapter_013 " "Found entity 1: final_project_1_soc_mm_interconnect_0_avalon_st_adapter_013" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_avalon_st_adapter_013.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_avalon_st_adapter_013.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535092554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716535092554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_avalon_st_adapter_013_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_avalon_st_adapter_013_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_1_soc_mm_interconnect_0_avalon_st_adapter_013_error_adapter_0 " "Found entity 1: final_project_1_soc_mm_interconnect_0_avalon_st_adapter_013_error_adapter_0" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_avalon_st_adapter_013_error_adapter_0.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_avalon_st_adapter_013_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535092556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716535092556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_1_soc_mm_interconnect_0_avalon_st_adapter " "Found entity 1: final_project_1_soc_mm_interconnect_0_avalon_st_adapter" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535092558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716535092558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_1_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: final_project_1_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535092560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716535092560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_1_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_1_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "final_project_1_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535092562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716535092562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_1_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_1_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "final_project_1_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535092564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716535092564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_1_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_1_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "final_project_1_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535092566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716535092566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_1_soc/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_1_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "final_project_1_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535092568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716535092568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_1_soc/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_1_soc/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "final_project_1_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535092572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716535092572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_1_soc/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_1_soc/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "final_project_1_soc/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535092574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716535092574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_1_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_1_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "final_project_1_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535092576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716535092576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_1_soc_mm_interconnect_0_rsp_mux_001 " "Found entity 1: final_project_1_soc_mm_interconnect_0_rsp_mux_001" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535092578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716535092578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_1_soc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file final_project_1_soc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "final_project_1_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535092581 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "final_project_1_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535092581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716535092581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_1_soc_mm_interconnect_0_rsp_mux " "Found entity 1: final_project_1_soc_mm_interconnect_0_rsp_mux" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535092584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716535092584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_1_soc_mm_interconnect_0_rsp_demux_002 " "Found entity 1: final_project_1_soc_mm_interconnect_0_rsp_demux_002" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_rsp_demux_002.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535092585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716535092585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_1_soc_mm_interconnect_0_rsp_demux " "Found entity 1: final_project_1_soc_mm_interconnect_0_rsp_demux" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535092587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716535092587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_1_soc_mm_interconnect_0_cmd_mux_002 " "Found entity 1: final_project_1_soc_mm_interconnect_0_cmd_mux_002" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_cmd_mux_002.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535092590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716535092590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_1_soc_mm_interconnect_0_cmd_mux " "Found entity 1: final_project_1_soc_mm_interconnect_0_cmd_mux" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535092592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716535092592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_1_soc_mm_interconnect_0_cmd_demux_001 " "Found entity 1: final_project_1_soc_mm_interconnect_0_cmd_demux_001" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535092594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716535092594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_1_soc_mm_interconnect_0_cmd_demux " "Found entity 1: final_project_1_soc_mm_interconnect_0_cmd_demux" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535092596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716535092596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_1_soc/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_1_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "final_project_1_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535092598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716535092598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_1_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_1_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "final_project_1_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535092600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716535092600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_1_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file final_project_1_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "final_project_1_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535092604 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "final_project_1_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535092604 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "final_project_1_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535092604 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "final_project_1_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535092604 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "final_project_1_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535092604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716535092604 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "final_project_1_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1716535092609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_1_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_1_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "final_project_1_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535092610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716535092610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_1_soc/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_1_soc/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "final_project_1_soc/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535092612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716535092612 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "final_project_1_soc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1716535092614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_1_soc/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_1_soc/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "final_project_1_soc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535092614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716535092614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_1_soc/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_1_soc/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "final_project_1_soc/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535092617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716535092617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_1_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_1_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "final_project_1_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535092619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716535092619 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_project_1_soc_mm_interconnect_0_router_015.sv(48) " "Verilog HDL Declaration information at final_project_1_soc_mm_interconnect_0_router_015.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_router_015.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_router_015.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1716535092620 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_project_1_soc_mm_interconnect_0_router_015.sv(49) " "Verilog HDL Declaration information at final_project_1_soc_mm_interconnect_0_router_015.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_router_015.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_router_015.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1716535092620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_router_015.sv 2 2 " "Found 2 design units, including 2 entities, in source file final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_router_015.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_1_soc_mm_interconnect_0_router_015_default_decode " "Found entity 1: final_project_1_soc_mm_interconnect_0_router_015_default_decode" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_router_015.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_router_015.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535092621 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_1_soc_mm_interconnect_0_router_015 " "Found entity 2: final_project_1_soc_mm_interconnect_0_router_015" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_router_015.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_router_015.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535092621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716535092621 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_project_1_soc_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at final_project_1_soc_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_router_004.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1716535092623 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_project_1_soc_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at final_project_1_soc_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_router_004.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1716535092623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_1_soc_mm_interconnect_0_router_004_default_decode " "Found entity 1: final_project_1_soc_mm_interconnect_0_router_004_default_decode" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_router_004.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535092624 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_1_soc_mm_interconnect_0_router_004 " "Found entity 2: final_project_1_soc_mm_interconnect_0_router_004" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_router_004.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535092624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716535092624 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_project_1_soc_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at final_project_1_soc_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_router_002.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1716535092626 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_project_1_soc_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at final_project_1_soc_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_router_002.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1716535092626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_1_soc_mm_interconnect_0_router_002_default_decode " "Found entity 1: final_project_1_soc_mm_interconnect_0_router_002_default_decode" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_router_002.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535092627 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_1_soc_mm_interconnect_0_router_002 " "Found entity 2: final_project_1_soc_mm_interconnect_0_router_002" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_router_002.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535092627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716535092627 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_project_1_soc_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at final_project_1_soc_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_router_001.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1716535092628 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_project_1_soc_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at final_project_1_soc_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_router_001.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1716535092628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_1_soc_mm_interconnect_0_router_001_default_decode " "Found entity 1: final_project_1_soc_mm_interconnect_0_router_001_default_decode" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_router_001.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535092629 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_1_soc_mm_interconnect_0_router_001 " "Found entity 2: final_project_1_soc_mm_interconnect_0_router_001" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_router_001.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535092629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716535092629 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_project_1_soc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at final_project_1_soc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_router.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1716535092631 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_project_1_soc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at final_project_1_soc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_router.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1716535092631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_1_soc_mm_interconnect_0_router_default_decode " "Found entity 1: final_project_1_soc_mm_interconnect_0_router_default_decode" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_router.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535092633 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_1_soc_mm_interconnect_0_router " "Found entity 2: final_project_1_soc_mm_interconnect_0_router" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_router.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535092633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716535092633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_1_soc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_1_soc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "final_project_1_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535092636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716535092636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_1_soc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_1_soc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "final_project_1_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535092639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716535092639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_1_soc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_1_soc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "final_project_1_soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535092641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716535092641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_1_soc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_1_soc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "final_project_1_soc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535092643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716535092643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_1_soc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_1_soc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "final_project_1_soc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535092646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716535092646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_1_soc/synthesis/submodules/final_project_1_soc_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_1_soc/synthesis/submodules/final_project_1_soc_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_1_soc_sysid_qsys_0 " "Found entity 1: final_project_1_soc_sysid_qsys_0" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_sysid_qsys_0.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535092648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716535092648 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "spriteRam_avl_interface.sv(47) " "Verilog HDL information at spriteRam_avl_interface.sv(47): always construct contains both blocking and non-blocking assignments" {  } { { "final_project_1_soc/synthesis/submodules/spriteRam_avl_interface.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/spriteRam_avl_interface.sv" 47 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1716535092650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_1_soc/synthesis/submodules/spriteram_avl_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_1_soc/synthesis/submodules/spriteram_avl_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spriteRam_avl_interface " "Found entity 1: spriteRam_avl_interface" {  } { { "final_project_1_soc/synthesis/submodules/spriteRam_avl_interface.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/spriteRam_avl_interface.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535092651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716535092651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_1_soc/synthesis/submodules/final_project_1_soc_sdram_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file final_project_1_soc/synthesis/submodules/final_project_1_soc_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_1_soc_sdram_pll_dffpipe_l2c " "Found entity 1: final_project_1_soc_sdram_pll_dffpipe_l2c" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_sdram_pll.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_sdram_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535092655 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_1_soc_sdram_pll_stdsync_sv6 " "Found entity 2: final_project_1_soc_sdram_pll_stdsync_sv6" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_sdram_pll.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_sdram_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535092655 ""} { "Info" "ISGN_ENTITY_NAME" "3 final_project_1_soc_sdram_pll_altpll_lqa2 " "Found entity 3: final_project_1_soc_sdram_pll_altpll_lqa2" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_sdram_pll.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_sdram_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535092655 ""} { "Info" "ISGN_ENTITY_NAME" "4 final_project_1_soc_sdram_pll " "Found entity 4: final_project_1_soc_sdram_pll" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_sdram_pll.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_sdram_pll.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535092655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716535092655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_1_soc/synthesis/submodules/final_project_1_soc_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file final_project_1_soc/synthesis/submodules/final_project_1_soc_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_1_soc_sdram_input_efifo_module " "Found entity 1: final_project_1_soc_sdram_input_efifo_module" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_sdram.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535092658 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_1_soc_sdram " "Found entity 2: final_project_1_soc_sdram" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_sdram.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535092658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716535092658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_1_soc/synthesis/submodules/final_project_1_soc_otg_hpi_data.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_1_soc/synthesis/submodules/final_project_1_soc_otg_hpi_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_1_soc_otg_hpi_data " "Found entity 1: final_project_1_soc_otg_hpi_data" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_otg_hpi_data.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_otg_hpi_data.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535092661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716535092661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_1_soc/synthesis/submodules/final_project_1_soc_otg_hpi_cs.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_1_soc/synthesis/submodules/final_project_1_soc_otg_hpi_cs.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_1_soc_otg_hpi_cs " "Found entity 1: final_project_1_soc_otg_hpi_cs" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_otg_hpi_cs.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_otg_hpi_cs.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535092664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716535092664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_1_soc/synthesis/submodules/final_project_1_soc_otg_hpi_address.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_1_soc/synthesis/submodules/final_project_1_soc_otg_hpi_address.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_1_soc_otg_hpi_address " "Found entity 1: final_project_1_soc_otg_hpi_address" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_otg_hpi_address.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_otg_hpi_address.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535092666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716535092666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_1_soc/synthesis/submodules/final_project_1_soc_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_1_soc/synthesis/submodules/final_project_1_soc_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_1_soc_onchip_memory2_0 " "Found entity 1: final_project_1_soc_onchip_memory2_0" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_onchip_memory2_0.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535092669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716535092669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_1_soc_nios2_qsys_0 " "Found entity 1: final_project_1_soc_nios2_qsys_0" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535092671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716535092671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_1_soc_nios2_qsys_0_cpu_register_bank_a_module " "Found entity 1: final_project_1_soc_nios2_qsys_0_cpu_register_bank_a_module" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535092690 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_1_soc_nios2_qsys_0_cpu_register_bank_b_module " "Found entity 2: final_project_1_soc_nios2_qsys_0_cpu_register_bank_b_module" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535092690 ""} { "Info" "ISGN_ENTITY_NAME" "3 final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_debug " "Found entity 3: final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_debug" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535092690 ""} { "Info" "ISGN_ENTITY_NAME" "4 final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_break " "Found entity 4: final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_break" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535092690 ""} { "Info" "ISGN_ENTITY_NAME" "5 final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_xbrk " "Found entity 5: final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_xbrk" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535092690 ""} { "Info" "ISGN_ENTITY_NAME" "6 final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_dbrk " "Found entity 6: final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_dbrk" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535092690 ""} { "Info" "ISGN_ENTITY_NAME" "7 final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_itrace " "Found entity 7: final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_itrace" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535092690 ""} { "Info" "ISGN_ENTITY_NAME" "8 final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_td_mode " "Found entity 8: final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_td_mode" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535092690 ""} { "Info" "ISGN_ENTITY_NAME" "9 final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_dtrace " "Found entity 9: final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_dtrace" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535092690 ""} { "Info" "ISGN_ENTITY_NAME" "10 final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535092690 ""} { "Info" "ISGN_ENTITY_NAME" "11 final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535092690 ""} { "Info" "ISGN_ENTITY_NAME" "12 final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535092690 ""} { "Info" "ISGN_ENTITY_NAME" "13 final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_fifo " "Found entity 13: final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_fifo" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535092690 ""} { "Info" "ISGN_ENTITY_NAME" "14 final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_pib " "Found entity 14: final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_pib" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535092690 ""} { "Info" "ISGN_ENTITY_NAME" "15 final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_im " "Found entity 15: final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_im" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535092690 ""} { "Info" "ISGN_ENTITY_NAME" "16 final_project_1_soc_nios2_qsys_0_cpu_nios2_performance_monitors " "Found entity 16: final_project_1_soc_nios2_qsys_0_cpu_nios2_performance_monitors" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535092690 ""} { "Info" "ISGN_ENTITY_NAME" "17 final_project_1_soc_nios2_qsys_0_cpu_nios2_avalon_reg " "Found entity 17: final_project_1_soc_nios2_qsys_0_cpu_nios2_avalon_reg" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535092690 ""} { "Info" "ISGN_ENTITY_NAME" "18 final_project_1_soc_nios2_qsys_0_cpu_ociram_sp_ram_module " "Found entity 18: final_project_1_soc_nios2_qsys_0_cpu_ociram_sp_ram_module" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535092690 ""} { "Info" "ISGN_ENTITY_NAME" "19 final_project_1_soc_nios2_qsys_0_cpu_nios2_ocimem " "Found entity 19: final_project_1_soc_nios2_qsys_0_cpu_nios2_ocimem" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535092690 ""} { "Info" "ISGN_ENTITY_NAME" "20 final_project_1_soc_nios2_qsys_0_cpu_nios2_oci " "Found entity 20: final_project_1_soc_nios2_qsys_0_cpu_nios2_oci" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535092690 ""} { "Info" "ISGN_ENTITY_NAME" "21 final_project_1_soc_nios2_qsys_0_cpu " "Found entity 21: final_project_1_soc_nios2_qsys_0_cpu" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535092690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716535092690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_1_soc_nios2_qsys_0_cpu_debug_slave_sysclk " "Found entity 1: final_project_1_soc_nios2_qsys_0_cpu_debug_slave_sysclk" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu_debug_slave_sysclk.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535092693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716535092693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_1_soc_nios2_qsys_0_cpu_debug_slave_tck " "Found entity 1: final_project_1_soc_nios2_qsys_0_cpu_debug_slave_tck" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu_debug_slave_tck.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535092696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716535092696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_1_soc_nios2_qsys_0_cpu_debug_slave_wrapper " "Found entity 1: final_project_1_soc_nios2_qsys_0_cpu_debug_slave_wrapper" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu_debug_slave_wrapper.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535092699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716535092699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_1_soc_nios2_qsys_0_cpu_test_bench " "Found entity 1: final_project_1_soc_nios2_qsys_0_cpu_test_bench" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu_test_bench.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535092702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716535092702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_1_soc/synthesis/submodules/final_project_1_soc_keycode.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_1_soc/synthesis/submodules/final_project_1_soc_keycode.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_1_soc_keycode " "Found entity 1: final_project_1_soc_keycode" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_keycode.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_keycode.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535092705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716535092705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_1_soc/synthesis/submodules/final_project_1_soc_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file final_project_1_soc/synthesis/submodules/final_project_1_soc_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_1_soc_jtag_uart_0_sim_scfifo_w " "Found entity 1: final_project_1_soc_jtag_uart_0_sim_scfifo_w" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_jtag_uart_0.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535092710 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_1_soc_jtag_uart_0_scfifo_w " "Found entity 2: final_project_1_soc_jtag_uart_0_scfifo_w" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_jtag_uart_0.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535092710 ""} { "Info" "ISGN_ENTITY_NAME" "3 final_project_1_soc_jtag_uart_0_sim_scfifo_r " "Found entity 3: final_project_1_soc_jtag_uart_0_sim_scfifo_r" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_jtag_uart_0.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535092710 ""} { "Info" "ISGN_ENTITY_NAME" "4 final_project_1_soc_jtag_uart_0_scfifo_r " "Found entity 4: final_project_1_soc_jtag_uart_0_scfifo_r" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_jtag_uart_0.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535092710 ""} { "Info" "ISGN_ENTITY_NAME" "5 final_project_1_soc_jtag_uart_0 " "Found entity 5: final_project_1_soc_jtag_uart_0" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_jtag_uart_0.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535092710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716535092710 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "spriteRam_avl_interface.sv(47) " "Verilog HDL information at spriteRam_avl_interface.sv(47): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/spriteRam_avl_interface.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/spriteRam_avl_interface.sv" 47 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1716535092712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/ece385/final_project_1/rtl/spriteram_avl_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/ece385/final_project_1/rtl/spriteram_avl_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spriteRam_avl_interface " "Found entity 1: spriteRam_avl_interface" {  } { { "../rtl/spriteRam_avl_interface.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/spriteRam_avl_interface.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535092713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716535092713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/ece385/final_project_1/rtl/sprite_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/ece385/final_project_1/rtl/sprite_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_rom " "Found entity 1: sprite_rom" {  } { { "../rtl/sprite_rom.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/sprite_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535092716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716535092716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/ece385/final_project_1/rtl/vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/ece385/final_project_1/rtl/vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_controller " "Found entity 1: VGA_controller" {  } { { "../rtl/VGA_controller.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/VGA_controller.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535092718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716535092718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/ece385/final_project_1/rtl/vga_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/ece385/final_project_1/rtl/vga_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_clk " "Found entity 1: vga_clk" {  } { { "../rtl/vga_clk.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/vga_clk.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535092722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716535092722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/ece385/final_project_1/rtl/tristate.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/ece385/final_project_1/rtl/tristate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tristate " "Found entity 1: tristate" {  } { { "../rtl/tristate.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/tristate.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535092724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716535092724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/ece385/final_project_1/rtl/palette_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/ece385/final_project_1/rtl/palette_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 palette_rom " "Found entity 1: palette_rom" {  } { { "../rtl/palette_rom.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/palette_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535092727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716535092727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/ece385/final_project_1/rtl/mem2io.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/ece385/final_project_1/rtl/mem2io.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mem2IO " "Found entity 1: Mem2IO" {  } { { "../rtl/Mem2IO.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/Mem2IO.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535092729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716535092729 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "hpi_io_intf.sv(43) " "Verilog HDL warning at hpi_io_intf.sv(43): extended using \"x\" or \"z\"" {  } { { "../rtl/hpi_io_intf.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/hpi_io_intf.sv" 43 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1716535092730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/ece385/final_project_1/rtl/hpi_io_intf.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/ece385/final_project_1/rtl/hpi_io_intf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hpi_io_intf " "Found entity 1: hpi_io_intf" {  } { { "../rtl/hpi_io_intf.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/hpi_io_intf.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535092732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716535092732 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "../rtl/HexDriver.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1716535092733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/ece385/final_project_1/rtl/hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/ece385/final_project_1/rtl/hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "../rtl/HexDriver.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535092734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716535092734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/ece385/final_project_1/rtl/final_project_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/ece385/final_project_1/rtl/final_project_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_1 " "Found entity 1: final_project_1" {  } { { "../rtl/final_project_1.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/final_project_1.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535092737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716535092737 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_project_1_soc_sdram.v(318) " "Verilog HDL or VHDL warning at final_project_1_soc_sdram.v(318): conditional expression evaluates to a constant" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_sdram.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1716535092750 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_project_1_soc_sdram.v(328) " "Verilog HDL or VHDL warning at final_project_1_soc_sdram.v(328): conditional expression evaluates to a constant" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_sdram.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1716535092750 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_project_1_soc_sdram.v(338) " "Verilog HDL or VHDL warning at final_project_1_soc_sdram.v(338): conditional expression evaluates to a constant" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_sdram.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1716535092750 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_project_1_soc_sdram.v(682) " "Verilog HDL or VHDL warning at final_project_1_soc_sdram.v(682): conditional expression evaluates to a constant" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_sdram.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1716535092751 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "final_project_1 " "Elaborating entity \"final_project_1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1716535092928 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Reset_game final_project_1.sv(49) " "Verilog HDL or VHDL warning at final_project_1.sv(49): object \"Reset_game\" assigned a value but never read" {  } { { "../rtl/final_project_1.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/final_project_1.sv" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716535092929 "|final_project_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 final_project_1.sv(177) " "Verilog HDL assignment warning at final_project_1.sv(177): truncated value with size 32 to match size of target (19)" {  } { { "../rtl/final_project_1.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/final_project_1.sv" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716535092930 "|final_project_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 final_project_1.sv(178) " "Verilog HDL assignment warning at final_project_1.sv(178): truncated value with size 32 to match size of target (19)" {  } { { "../rtl/final_project_1.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/final_project_1.sv" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716535092930 "|final_project_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 final_project_1.sv(183) " "Verilog HDL assignment warning at final_project_1.sv(183): truncated value with size 32 to match size of target (19)" {  } { { "../rtl/final_project_1.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/final_project_1.sv" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716535092931 "|final_project_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 final_project_1.sv(186) " "Verilog HDL assignment warning at final_project_1.sv(186): truncated value with size 32 to match size of target (19)" {  } { { "../rtl/final_project_1.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/final_project_1.sv" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716535092931 "|final_project_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 final_project_1.sv(189) " "Verilog HDL assignment warning at final_project_1.sv(189): truncated value with size 32 to match size of target (19)" {  } { { "../rtl/final_project_1.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/final_project_1.sv" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716535092931 "|final_project_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 final_project_1.sv(193) " "Verilog HDL assignment warning at final_project_1.sv(193): truncated value with size 32 to match size of target (19)" {  } { { "../rtl/final_project_1.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/final_project_1.sv" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716535092931 "|final_project_1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R\[3..0\] final_project_1.sv(16) " "Output port \"VGA_R\[3..0\]\" at final_project_1.sv(16) has no driver" {  } { { "../rtl/final_project_1.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/final_project_1.sv" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1716535092932 "|final_project_1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G\[3..0\] final_project_1.sv(17) " "Output port \"VGA_G\[3..0\]\" at final_project_1.sv(17) has no driver" {  } { { "../rtl/final_project_1.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/final_project_1.sv" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1716535092932 "|final_project_1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B\[3..0\] final_project_1.sv(18) " "Output port \"VGA_B\[3..0\]\" at final_project_1.sv(18) has no driver" {  } { { "../rtl/final_project_1.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/final_project_1.sv" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1716535092932 "|final_project_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hpi_io_intf hpi_io_intf:hpi_io_inst " "Elaborating entity \"hpi_io_intf\" for hierarchy \"hpi_io_intf:hpi_io_inst\"" {  } { { "../rtl/final_project_1.sv" "hpi_io_inst" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/final_project_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535092944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_1_soc final_project_1_soc:nios_system " "Elaborating entity \"final_project_1_soc\" for hierarchy \"final_project_1_soc:nios_system\"" {  } { { "../rtl/final_project_1.sv" "nios_system" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/final_project_1.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535092953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_1_soc_jtag_uart_0 final_project_1_soc:nios_system\|final_project_1_soc_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"final_project_1_soc_jtag_uart_0\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_jtag_uart_0:jtag_uart_0\"" {  } { { "final_project_1_soc/synthesis/final_project_1_soc.v" "jtag_uart_0" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/final_project_1_soc.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535092985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_1_soc_jtag_uart_0_scfifo_w final_project_1_soc:nios_system\|final_project_1_soc_jtag_uart_0:jtag_uart_0\|final_project_1_soc_jtag_uart_0_scfifo_w:the_final_project_1_soc_jtag_uart_0_scfifo_w " "Elaborating entity \"final_project_1_soc_jtag_uart_0_scfifo_w\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_jtag_uart_0:jtag_uart_0\|final_project_1_soc_jtag_uart_0_scfifo_w:the_final_project_1_soc_jtag_uart_0_scfifo_w\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_jtag_uart_0.v" "the_final_project_1_soc_jtag_uart_0_scfifo_w" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535092995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo final_project_1_soc:nios_system\|final_project_1_soc_jtag_uart_0:jtag_uart_0\|final_project_1_soc_jtag_uart_0_scfifo_w:the_final_project_1_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_jtag_uart_0:jtag_uart_0\|final_project_1_soc_jtag_uart_0_scfifo_w:the_final_project_1_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_jtag_uart_0.v" "wfifo" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535093151 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_project_1_soc:nios_system\|final_project_1_soc_jtag_uart_0:jtag_uart_0\|final_project_1_soc_jtag_uart_0_scfifo_w:the_final_project_1_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"final_project_1_soc:nios_system\|final_project_1_soc_jtag_uart_0:jtag_uart_0\|final_project_1_soc_jtag_uart_0_scfifo_w:the_final_project_1_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_jtag_uart_0.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535093158 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_project_1_soc:nios_system\|final_project_1_soc_jtag_uart_0:jtag_uart_0\|final_project_1_soc_jtag_uart_0_scfifo_w:the_final_project_1_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"final_project_1_soc:nios_system\|final_project_1_soc_jtag_uart_0:jtag_uart_0\|final_project_1_soc_jtag_uart_0_scfifo_w:the_final_project_1_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535093158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535093158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535093158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535093158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535093158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535093158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535093158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535093158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535093158 ""}  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_jtag_uart_0.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716535093158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535093203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716535093203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 final_project_1_soc:nios_system\|final_project_1_soc_jtag_uart_0:jtag_uart_0\|final_project_1_soc_jtag_uart_0_scfifo_w:the_final_project_1_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_jtag_uart_0:jtag_uart_0\|final_project_1_soc_jtag_uart_0_scfifo_w:the_final_project_1_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.0_quartus/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535093204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535093225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716535093225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 final_project_1_soc:nios_system\|final_project_1_soc_jtag_uart_0:jtag_uart_0\|final_project_1_soc_jtag_uart_0_scfifo_w:the_final_project_1_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_jtag_uart_0:jtag_uart_0\|final_project_1_soc_jtag_uart_0_scfifo_w:the_final_project_1_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535093227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535093247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716535093247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf final_project_1_soc:nios_system\|final_project_1_soc_jtag_uart_0:jtag_uart_0\|final_project_1_soc_jtag_uart_0_scfifo_w:the_final_project_1_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_jtag_uart_0:jtag_uart_0\|final_project_1_soc_jtag_uart_0_scfifo_w:the_final_project_1_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535093250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535093294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716535093294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 final_project_1_soc:nios_system\|final_project_1_soc_jtag_uart_0:jtag_uart_0\|final_project_1_soc_jtag_uart_0_scfifo_w:the_final_project_1_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_jtag_uart_0:jtag_uart_0\|final_project_1_soc_jtag_uart_0_scfifo_w:the_final_project_1_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535093298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535093345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716535093345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 final_project_1_soc:nios_system\|final_project_1_soc_jtag_uart_0:jtag_uart_0\|final_project_1_soc_jtag_uart_0_scfifo_w:the_final_project_1_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_jtag_uart_0:jtag_uart_0\|final_project_1_soc_jtag_uart_0_scfifo_w:the_final_project_1_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535093347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535093393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716535093393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob final_project_1_soc:nios_system\|final_project_1_soc_jtag_uart_0:jtag_uart_0\|final_project_1_soc_jtag_uart_0_scfifo_w:the_final_project_1_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_jtag_uart_0:jtag_uart_0\|final_project_1_soc_jtag_uart_0_scfifo_w:the_final_project_1_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535093396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_1_soc_jtag_uart_0_scfifo_r final_project_1_soc:nios_system\|final_project_1_soc_jtag_uart_0:jtag_uart_0\|final_project_1_soc_jtag_uart_0_scfifo_r:the_final_project_1_soc_jtag_uart_0_scfifo_r " "Elaborating entity \"final_project_1_soc_jtag_uart_0_scfifo_r\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_jtag_uart_0:jtag_uart_0\|final_project_1_soc_jtag_uart_0_scfifo_r:the_final_project_1_soc_jtag_uart_0_scfifo_r\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_jtag_uart_0.v" "the_final_project_1_soc_jtag_uart_0_scfifo_r" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535093413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic final_project_1_soc:nios_system\|final_project_1_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_project_1_soc_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_project_1_soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_jtag_uart_0.v" "final_project_1_soc_jtag_uart_0_alt_jtag_atlantic" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535093653 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_project_1_soc:nios_system\|final_project_1_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_project_1_soc_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"final_project_1_soc:nios_system\|final_project_1_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_project_1_soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_jtag_uart_0.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535093683 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_project_1_soc:nios_system\|final_project_1_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_project_1_soc_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"final_project_1_soc:nios_system\|final_project_1_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_project_1_soc_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535093683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535093683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535093683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535093683 ""}  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_jtag_uart_0.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716535093683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter final_project_1_soc:nios_system\|final_project_1_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_project_1_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_project_1_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "d:/intelfpga_lite/18.0_quartus/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535094151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl final_project_1_soc:nios_system\|final_project_1_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_project_1_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_project_1_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/intelfpga_lite/18.0_quartus/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535094278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_1_soc_keycode final_project_1_soc:nios_system\|final_project_1_soc_keycode:keycode " "Elaborating entity \"final_project_1_soc_keycode\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_keycode:keycode\"" {  } { { "final_project_1_soc/synthesis/final_project_1_soc.v" "keycode" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/final_project_1_soc.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535094317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_1_soc_nios2_qsys_0 final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0 " "Elaborating entity \"final_project_1_soc_nios2_qsys_0\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\"" {  } { { "final_project_1_soc/synthesis/final_project_1_soc.v" "nios2_qsys_0" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/final_project_1_soc.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535094325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_1_soc_nios2_qsys_0_cpu final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu " "Elaborating entity \"final_project_1_soc_nios2_qsys_0_cpu\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0.v" "cpu" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535094335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_1_soc_nios2_qsys_0_cpu_test_bench final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_test_bench:the_final_project_1_soc_nios2_qsys_0_cpu_test_bench " "Elaborating entity \"final_project_1_soc_nios2_qsys_0_cpu_test_bench\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_test_bench:the_final_project_1_soc_nios2_qsys_0_cpu_test_bench\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" "the_final_project_1_soc_nios2_qsys_0_cpu_test_bench" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" 3546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535094410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_1_soc_nios2_qsys_0_cpu_register_bank_a_module final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_register_bank_a_module:final_project_1_soc_nios2_qsys_0_cpu_register_bank_a " "Elaborating entity \"final_project_1_soc_nios2_qsys_0_cpu_register_bank_a_module\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_register_bank_a_module:final_project_1_soc_nios2_qsys_0_cpu_register_bank_a\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" "final_project_1_soc_nios2_qsys_0_cpu_register_bank_a" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" 4063 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535094423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_register_bank_a_module:final_project_1_soc_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_register_bank_a_module:final_project_1_soc_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" "the_altsyncram" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535094489 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_register_bank_a_module:final_project_1_soc_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_register_bank_a_module:final_project_1_soc_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535094501 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_register_bank_a_module:final_project_1_soc_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_register_bank_a_module:final_project_1_soc_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535094501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535094501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535094501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535094501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535094501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535094501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535094501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535094501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535094501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535094501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535094501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535094501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535094501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535094501 ""}  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716535094501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/db/altsyncram_6mc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535094553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716535094553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_register_bank_a_module:final_project_1_soc_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_register_bank_a_module:final_project_1_soc_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.0_quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535094555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_1_soc_nios2_qsys_0_cpu_register_bank_b_module final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_register_bank_b_module:final_project_1_soc_nios2_qsys_0_cpu_register_bank_b " "Elaborating entity \"final_project_1_soc_nios2_qsys_0_cpu_register_bank_b_module\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_register_bank_b_module:final_project_1_soc_nios2_qsys_0_cpu_register_bank_b\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" "final_project_1_soc_nios2_qsys_0_cpu_register_bank_b" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" 4081 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535094579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_1_soc_nios2_qsys_0_cpu_nios2_oci final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci " "Elaborating entity \"final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" "the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" 4577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535094605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_debug final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_debug " "Elaborating entity \"final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_debug\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_debug\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" "the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_debug" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535094626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" "the_altera_std_synchronizer" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535094659 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535094664 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535094665 ""}  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716535094665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_break final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_break:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_break " "Elaborating entity \"final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_break\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_break:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_break\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" "the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_break" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535094670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_xbrk final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_xbrk:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_xbrk " "Elaborating entity \"final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_xbrk\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_xbrk:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_xbrk\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" "the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_xbrk" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535094708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_dbrk final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_dbrk:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_dbrk " "Elaborating entity \"final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_dbrk\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_dbrk:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_dbrk\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" "the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_dbrk" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535094715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_itrace final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_itrace:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_itrace " "Elaborating entity \"final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_itrace\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_itrace:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_itrace\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" "the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_itrace" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535094723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_dtrace final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_dtrace:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_dtrace " "Elaborating entity \"final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_dtrace\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_dtrace:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_dtrace\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" "the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_dtrace" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535094730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_td_mode final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_dtrace:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_dtrace\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_td_mode:final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_td_mode\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_dtrace:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_dtrace\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_td_mode:final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" "final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535094776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_fifo final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_fifo:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_fifo " "Elaborating entity \"final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_fifo\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_fifo:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_fifo\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" "the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_fifo" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535094782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_fifo:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_fifo\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_fifo:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_fifo\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" "the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535094809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_fifo:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_fifo\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_fifo:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_fifo\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" "the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535094815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_fifo:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_fifo\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_fifo:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_fifo\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" "the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535094821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_pib final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_pib:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_pib " "Elaborating entity \"final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_pib\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_pib:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_pib\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" "the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_pib" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535094828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_im final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_im:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_im " "Elaborating entity \"final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_im\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_im:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_im\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" "the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci_im" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535094834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_1_soc_nios2_qsys_0_cpu_nios2_avalon_reg final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_avalon_reg " "Elaborating entity \"final_project_1_soc_nios2_qsys_0_cpu_nios2_avalon_reg\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_avalon_reg\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" "the_final_project_1_soc_nios2_qsys_0_cpu_nios2_avalon_reg" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535094849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_1_soc_nios2_qsys_0_cpu_nios2_ocimem final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_nios2_ocimem:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_ocimem " "Elaborating entity \"final_project_1_soc_nios2_qsys_0_cpu_nios2_ocimem\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_nios2_ocimem:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_ocimem\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" "the_final_project_1_soc_nios2_qsys_0_cpu_nios2_ocimem" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535094860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_1_soc_nios2_qsys_0_cpu_ociram_sp_ram_module final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_nios2_ocimem:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_ocimem\|final_project_1_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:final_project_1_soc_nios2_qsys_0_cpu_ociram_sp_ram " "Elaborating entity \"final_project_1_soc_nios2_qsys_0_cpu_ociram_sp_ram_module\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_nios2_ocimem:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_ocimem\|final_project_1_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:final_project_1_soc_nios2_qsys_0_cpu_ociram_sp_ram\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" "final_project_1_soc_nios2_qsys_0_cpu_ociram_sp_ram" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535094896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_nios2_ocimem:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_ocimem\|final_project_1_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:final_project_1_soc_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_nios2_ocimem:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_ocimem\|final_project_1_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:final_project_1_soc_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" "the_altsyncram" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535094908 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_nios2_ocimem:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_ocimem\|final_project_1_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:final_project_1_soc_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_nios2_ocimem:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_ocimem\|final_project_1_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:final_project_1_soc_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535094918 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_nios2_ocimem:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_ocimem\|final_project_1_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:final_project_1_soc_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_nios2_ocimem:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_ocimem\|final_project_1_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:final_project_1_soc_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535094918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535094918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535094918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535094918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535094918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535094918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535094918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535094918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535094918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535094918 ""}  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716535094918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535094970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716535094970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_nios2_ocimem:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_ocimem\|final_project_1_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:final_project_1_soc_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_nios2_ocimem:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_ocimem\|final_project_1_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:final_project_1_soc_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.0_quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535094972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_1_soc_nios2_qsys_0_cpu_debug_slave_wrapper final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_1_soc_nios2_qsys_0_cpu_debug_slave_wrapper " "Elaborating entity \"final_project_1_soc_nios2_qsys_0_cpu_debug_slave_wrapper\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_1_soc_nios2_qsys_0_cpu_debug_slave_wrapper\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" "the_final_project_1_soc_nios2_qsys_0_cpu_debug_slave_wrapper" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535094994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_1_soc_nios2_qsys_0_cpu_debug_slave_tck final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_1_soc_nios2_qsys_0_cpu_debug_slave_wrapper\|final_project_1_soc_nios2_qsys_0_cpu_debug_slave_tck:the_final_project_1_soc_nios2_qsys_0_cpu_debug_slave_tck " "Elaborating entity \"final_project_1_soc_nios2_qsys_0_cpu_debug_slave_tck\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_1_soc_nios2_qsys_0_cpu_debug_slave_wrapper\|final_project_1_soc_nios2_qsys_0_cpu_debug_slave_tck:the_final_project_1_soc_nios2_qsys_0_cpu_debug_slave_tck\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu_debug_slave_wrapper.v" "the_final_project_1_soc_nios2_qsys_0_cpu_debug_slave_tck" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535095003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_1_soc_nios2_qsys_0_cpu_debug_slave_sysclk final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_1_soc_nios2_qsys_0_cpu_debug_slave_wrapper\|final_project_1_soc_nios2_qsys_0_cpu_debug_slave_sysclk:the_final_project_1_soc_nios2_qsys_0_cpu_debug_slave_sysclk " "Elaborating entity \"final_project_1_soc_nios2_qsys_0_cpu_debug_slave_sysclk\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_1_soc_nios2_qsys_0_cpu_debug_slave_wrapper\|final_project_1_soc_nios2_qsys_0_cpu_debug_slave_sysclk:the_final_project_1_soc_nios2_qsys_0_cpu_debug_slave_sysclk\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu_debug_slave_wrapper.v" "the_final_project_1_soc_nios2_qsys_0_cpu_debug_slave_sysclk" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535095045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_1_soc_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_1_soc_nios2_qsys_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_1_soc_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_1_soc_nios2_qsys_0_cpu_debug_slave_phy\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu_debug_slave_wrapper.v" "final_project_1_soc_nios2_qsys_0_cpu_debug_slave_phy" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535095109 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_1_soc_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_1_soc_nios2_qsys_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_1_soc_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_1_soc_nios2_qsys_0_cpu_debug_slave_phy\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu_debug_slave_wrapper.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535095114 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_1_soc_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_1_soc_nios2_qsys_0_cpu_debug_slave_phy " "Instantiated megafunction \"final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_1_soc_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_1_soc_nios2_qsys_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535095114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535095114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535095114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535095114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535095114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535095114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535095114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535095114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535095114 ""}  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu_debug_slave_wrapper.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716535095114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_1_soc_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_1_soc_nios2_qsys_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_1_soc_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_1_soc_nios2_qsys_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "d:/intelfpga_lite/18.0_quartus/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535095118 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_1_soc_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_1_soc_nios2_qsys_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_1_soc_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_1_soc_nios2_qsys_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_1_soc_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_1_soc_nios2_qsys_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_1_soc_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_1_soc_nios2_qsys_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "d:/intelfpga_lite/18.0_quartus/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu_debug_slave_wrapper.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535095124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_1_soc_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_1_soc_nios2_qsys_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_1_soc_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_1_soc_nios2_qsys_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "d:/intelfpga_lite/18.0_quartus/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535095128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_1_soc_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_1_soc_nios2_qsys_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_nios2_qsys_0:nios2_qsys_0\|final_project_1_soc_nios2_qsys_0_cpu:cpu\|final_project_1_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_1_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_1_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_1_soc_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_1_soc_nios2_qsys_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/intelfpga_lite/18.0_quartus/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535095139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_1_soc_onchip_memory2_0 final_project_1_soc:nios_system\|final_project_1_soc_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"final_project_1_soc_onchip_memory2_0\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_onchip_memory2_0:onchip_memory2_0\"" {  } { { "final_project_1_soc/synthesis/final_project_1_soc.v" "onchip_memory2_0" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/final_project_1_soc.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535095153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram final_project_1_soc:nios_system\|final_project_1_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_onchip_memory2_0.v" "the_altsyncram" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_onchip_memory2_0.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535095164 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_project_1_soc:nios_system\|final_project_1_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"final_project_1_soc:nios_system\|final_project_1_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_onchip_memory2_0.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_onchip_memory2_0.v" 68 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535095174 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_project_1_soc:nios_system\|final_project_1_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"final_project_1_soc:nios_system\|final_project_1_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535095174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file D:/intelFPGA_lite/ECE385/final_project_1/ECE385-HelperTools/SRAM/sprite.hex " "Parameter \"init_file\" = \"D:/intelFPGA_lite/ECE385/final_project_1/ECE385-HelperTools/SRAM/sprite.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535095174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535095174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 60000 " "Parameter \"maximum_depth\" = \"60000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535095174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 60000 " "Parameter \"numwords_a\" = \"60000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535095174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535095174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535095174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535095174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535095174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535095174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535095174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535095174 ""}  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_onchip_memory2_0.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_onchip_memory2_0.v" 68 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716535095174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dii1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dii1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dii1 " "Found entity 1: altsyncram_dii1" {  } { { "db/altsyncram_dii1.tdf" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/db/altsyncram_dii1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535095228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716535095228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dii1 final_project_1_soc:nios_system\|final_project_1_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_dii1:auto_generated " "Elaborating entity \"altsyncram_dii1\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_dii1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.0_quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535095230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rsa " "Found entity 1: decode_rsa" {  } { { "db/decode_rsa.tdf" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/db/decode_rsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535095493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716535095493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_rsa final_project_1_soc:nios_system\|final_project_1_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_dii1:auto_generated\|decode_rsa:decode3 " "Elaborating entity \"decode_rsa\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_dii1:auto_generated\|decode_rsa:decode3\"" {  } { { "db/altsyncram_dii1.tdf" "decode3" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/db/altsyncram_dii1.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535095496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_bnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_bnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_bnb " "Found entity 1: mux_bnb" {  } { { "db/mux_bnb.tdf" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/db/mux_bnb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535095542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716535095542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_bnb final_project_1_soc:nios_system\|final_project_1_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_dii1:auto_generated\|mux_bnb:mux2 " "Elaborating entity \"mux_bnb\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_dii1:auto_generated\|mux_bnb:mux2\"" {  } { { "db/altsyncram_dii1.tdf" "mux2" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/db/altsyncram_dii1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535095544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_1_soc_otg_hpi_address final_project_1_soc:nios_system\|final_project_1_soc_otg_hpi_address:otg_hpi_address " "Elaborating entity \"final_project_1_soc_otg_hpi_address\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_otg_hpi_address:otg_hpi_address\"" {  } { { "final_project_1_soc/synthesis/final_project_1_soc.v" "otg_hpi_address" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/final_project_1_soc.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535095610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_1_soc_otg_hpi_cs final_project_1_soc:nios_system\|final_project_1_soc_otg_hpi_cs:otg_hpi_cs " "Elaborating entity \"final_project_1_soc_otg_hpi_cs\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_otg_hpi_cs:otg_hpi_cs\"" {  } { { "final_project_1_soc/synthesis/final_project_1_soc.v" "otg_hpi_cs" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/final_project_1_soc.v" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535095618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_1_soc_otg_hpi_data final_project_1_soc:nios_system\|final_project_1_soc_otg_hpi_data:otg_hpi_data " "Elaborating entity \"final_project_1_soc_otg_hpi_data\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_otg_hpi_data:otg_hpi_data\"" {  } { { "final_project_1_soc/synthesis/final_project_1_soc.v" "otg_hpi_data" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/final_project_1_soc.v" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535095624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_1_soc_sdram final_project_1_soc:nios_system\|final_project_1_soc_sdram:sdram " "Elaborating entity \"final_project_1_soc_sdram\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_sdram:sdram\"" {  } { { "final_project_1_soc/synthesis/final_project_1_soc.v" "sdram" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/final_project_1_soc.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535095639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_1_soc_sdram_input_efifo_module final_project_1_soc:nios_system\|final_project_1_soc_sdram:sdram\|final_project_1_soc_sdram_input_efifo_module:the_final_project_1_soc_sdram_input_efifo_module " "Elaborating entity \"final_project_1_soc_sdram_input_efifo_module\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_sdram:sdram\|final_project_1_soc_sdram_input_efifo_module:the_final_project_1_soc_sdram_input_efifo_module\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_sdram.v" "the_final_project_1_soc_sdram_input_efifo_module" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535095691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_1_soc_sdram_pll final_project_1_soc:nios_system\|final_project_1_soc_sdram_pll:sdram_pll " "Elaborating entity \"final_project_1_soc_sdram_pll\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_sdram_pll:sdram_pll\"" {  } { { "final_project_1_soc/synthesis/final_project_1_soc.v" "sdram_pll" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/final_project_1_soc.v" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535095706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_1_soc_sdram_pll_stdsync_sv6 final_project_1_soc:nios_system\|final_project_1_soc_sdram_pll:sdram_pll\|final_project_1_soc_sdram_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"final_project_1_soc_sdram_pll_stdsync_sv6\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_sdram_pll:sdram_pll\|final_project_1_soc_sdram_pll_stdsync_sv6:stdsync2\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_sdram_pll.v" "stdsync2" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_sdram_pll.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535095713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_1_soc_sdram_pll_dffpipe_l2c final_project_1_soc:nios_system\|final_project_1_soc_sdram_pll:sdram_pll\|final_project_1_soc_sdram_pll_stdsync_sv6:stdsync2\|final_project_1_soc_sdram_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"final_project_1_soc_sdram_pll_dffpipe_l2c\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_sdram_pll:sdram_pll\|final_project_1_soc_sdram_pll_stdsync_sv6:stdsync2\|final_project_1_soc_sdram_pll_dffpipe_l2c:dffpipe3\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_sdram_pll.v" "dffpipe3" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_sdram_pll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535095718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_1_soc_sdram_pll_altpll_lqa2 final_project_1_soc:nios_system\|final_project_1_soc_sdram_pll:sdram_pll\|final_project_1_soc_sdram_pll_altpll_lqa2:sd1 " "Elaborating entity \"final_project_1_soc_sdram_pll_altpll_lqa2\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_sdram_pll:sdram_pll\|final_project_1_soc_sdram_pll_altpll_lqa2:sd1\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_sdram_pll.v" "sd1" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_sdram_pll.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535095725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spriteRam_avl_interface final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0 " "Elaborating entity \"spriteRam_avl_interface\" for hierarchy \"final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\"" {  } { { "final_project_1_soc/synthesis/final_project_1_soc.v" "spriteram_avl_interface_0" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/final_project_1_soc.v" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535095731 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 spriteRam_avl_interface.sv(131) " "Verilog HDL assignment warning at spriteRam_avl_interface.sv(131): truncated value with size 32 to match size of target (10)" {  } { { "final_project_1_soc/synthesis/submodules/spriteRam_avl_interface.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/spriteRam_avl_interface.sv" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716535095739 "|final_project_1|final_project_1_soc:nios_system|spriteRam_avl_interface:spriteram_avl_interface_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 spriteRam_avl_interface.sv(132) " "Verilog HDL assignment warning at spriteRam_avl_interface.sv(132): truncated value with size 32 to match size of target (10)" {  } { { "final_project_1_soc/synthesis/submodules/spriteRam_avl_interface.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/spriteRam_avl_interface.sv" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716535095739 "|final_project_1|final_project_1_soc:nios_system|spriteRam_avl_interface:spriteram_avl_interface_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 spriteRam_avl_interface.sv(135) " "Verilog HDL assignment warning at spriteRam_avl_interface.sv(135): truncated value with size 32 to match size of target (16)" {  } { { "final_project_1_soc/synthesis/submodules/spriteRam_avl_interface.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/spriteRam_avl_interface.sv" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716535095739 "|final_project_1|final_project_1_soc:nios_system|spriteRam_avl_interface:spriteram_avl_interface_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_1_soc_sysid_qsys_0 final_project_1_soc:nios_system\|final_project_1_soc_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"final_project_1_soc_sysid_qsys_0\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_sysid_qsys_0:sysid_qsys_0\"" {  } { { "final_project_1_soc/synthesis/final_project_1_soc.v" "sysid_qsys_0" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/final_project_1_soc.v" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535095815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_1_soc_mm_interconnect_0 final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"final_project_1_soc_mm_interconnect_0\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\"" {  } { { "final_project_1_soc/synthesis/final_project_1_soc.v" "mm_interconnect_0" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/final_project_1_soc.v" 436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535095822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" "nios2_qsys_0_data_master_translator" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" 1127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535096154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" "nios2_qsys_0_instruction_master_translator" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" 1187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535096167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" 1251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535096179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spriteram_avl_interface_0_avl_mm_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spriteram_avl_interface_0_avl_mm_slave_translator\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" "spriteram_avl_interface_0_avl_mm_slave_translator" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" 1315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535096192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" 1379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535096205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" "nios2_qsys_0_debug_mem_slave_translator" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" 1443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535096218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" "sdram_pll_pll_slave_translator" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" 1507 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535096230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" "sdram_s1_translator" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" 1571 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535096243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" "keycode_s1_translator" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" 1635 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535096255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535096280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_data_master_agent\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" "nios2_qsys_0_data_master_agent" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" 2164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535096291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" "nios2_qsys_0_instruction_master_agent" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" 2245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535096302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" 2329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535096313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "final_project_1_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535096328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" 2370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535096343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" 2995 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535096397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" 3036 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535096459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory2_0_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory2_0_s1_agent\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" "onchip_memory2_0_s1_agent" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" 3995 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535096518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory2_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory2_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "final_project_1_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535096531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" "onchip_memory2_0_s1_agent_rsp_fifo" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" 4036 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535096544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_1_soc_mm_interconnect_0_router final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|final_project_1_soc_mm_interconnect_0_router:router " "Elaborating entity \"final_project_1_soc_mm_interconnect_0_router\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|final_project_1_soc_mm_interconnect_0_router:router\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" "router" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" 4052 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535096570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_1_soc_mm_interconnect_0_router_default_decode final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|final_project_1_soc_mm_interconnect_0_router:router\|final_project_1_soc_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"final_project_1_soc_mm_interconnect_0_router_default_decode\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|final_project_1_soc_mm_interconnect_0_router:router\|final_project_1_soc_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_router.sv" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535096597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_1_soc_mm_interconnect_0_router_001 final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|final_project_1_soc_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"final_project_1_soc_mm_interconnect_0_router_001\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|final_project_1_soc_mm_interconnect_0_router_001:router_001\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" "router_001" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" 4068 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535096603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_1_soc_mm_interconnect_0_router_001_default_decode final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|final_project_1_soc_mm_interconnect_0_router_001:router_001\|final_project_1_soc_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"final_project_1_soc_mm_interconnect_0_router_001_default_decode\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|final_project_1_soc_mm_interconnect_0_router_001:router_001\|final_project_1_soc_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_router_001.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535096623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_1_soc_mm_interconnect_0_router_002 final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|final_project_1_soc_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"final_project_1_soc_mm_interconnect_0_router_002\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|final_project_1_soc_mm_interconnect_0_router_002:router_002\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" "router_002" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" 4084 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535096629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_1_soc_mm_interconnect_0_router_002_default_decode final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|final_project_1_soc_mm_interconnect_0_router_002:router_002\|final_project_1_soc_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"final_project_1_soc_mm_interconnect_0_router_002_default_decode\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|final_project_1_soc_mm_interconnect_0_router_002:router_002\|final_project_1_soc_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535096638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_1_soc_mm_interconnect_0_router_004 final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|final_project_1_soc_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"final_project_1_soc_mm_interconnect_0_router_004\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|final_project_1_soc_mm_interconnect_0_router_004:router_004\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" "router_004" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" 4116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535096647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_1_soc_mm_interconnect_0_router_004_default_decode final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|final_project_1_soc_mm_interconnect_0_router_004:router_004\|final_project_1_soc_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"final_project_1_soc_mm_interconnect_0_router_004_default_decode\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|final_project_1_soc_mm_interconnect_0_router_004:router_004\|final_project_1_soc_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535096656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_1_soc_mm_interconnect_0_router_015 final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|final_project_1_soc_mm_interconnect_0_router_015:router_015 " "Elaborating entity \"final_project_1_soc_mm_interconnect_0_router_015\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|final_project_1_soc_mm_interconnect_0_router_015:router_015\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" "router_015" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" 4292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535096699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_1_soc_mm_interconnect_0_router_015_default_decode final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|final_project_1_soc_mm_interconnect_0_router_015:router_015\|final_project_1_soc_mm_interconnect_0_router_015_default_decode:the_default_decode " "Elaborating entity \"final_project_1_soc_mm_interconnect_0_router_015_default_decode\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|final_project_1_soc_mm_interconnect_0_router_015:router_015\|final_project_1_soc_mm_interconnect_0_router_015_default_decode:the_default_decode\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_router_015.sv" "the_default_decode" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_router_015.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535096708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" "onchip_memory2_0_s1_burst_adapter" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" 4342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535096714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "final_project_1_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535096722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_1_soc_mm_interconnect_0_cmd_demux final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|final_project_1_soc_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"final_project_1_soc_mm_interconnect_0_cmd_demux\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|final_project_1_soc_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" "cmd_demux" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" 4437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535096729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_1_soc_mm_interconnect_0_cmd_demux_001 final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|final_project_1_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"final_project_1_soc_mm_interconnect_0_cmd_demux_001\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|final_project_1_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" "cmd_demux_001" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" 4478 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535096750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_1_soc_mm_interconnect_0_cmd_mux final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|final_project_1_soc_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"final_project_1_soc_mm_interconnect_0_cmd_mux\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|final_project_1_soc_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" "cmd_mux" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" 4495 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535096761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_1_soc_mm_interconnect_0_cmd_mux_002 final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|final_project_1_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"final_project_1_soc_mm_interconnect_0_cmd_mux_002\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|final_project_1_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" "cmd_mux_002" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" 4535 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535096770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|final_project_1_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|final_project_1_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535096784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|final_project_1_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|final_project_1_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "final_project_1_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535096790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_1_soc_mm_interconnect_0_rsp_demux final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|final_project_1_soc_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"final_project_1_soc_mm_interconnect_0_rsp_demux\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|final_project_1_soc_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" "rsp_demux" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" 4763 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535096828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_1_soc_mm_interconnect_0_rsp_demux_002 final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|final_project_1_soc_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"final_project_1_soc_mm_interconnect_0_rsp_demux_002\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|final_project_1_soc_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" "rsp_demux_002" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" 4803 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535096838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_1_soc_mm_interconnect_0_rsp_mux final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|final_project_1_soc_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"final_project_1_soc_mm_interconnect_0_rsp_mux\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|final_project_1_soc_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" "rsp_mux" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" 5109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535096865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|final_project_1_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|final_project_1_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_rsp_mux.sv" 502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535096914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|final_project_1_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|final_project_1_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "final_project_1_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535096921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_1_soc_mm_interconnect_0_rsp_mux_001 final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|final_project_1_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"final_project_1_soc_mm_interconnect_0_rsp_mux_001\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|final_project_1_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" "rsp_mux_001" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" 5150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535096927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|final_project_1_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|final_project_1_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_rsp_mux_001.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535096949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|final_project_1_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|final_project_1_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "final_project_1_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535096955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" "onchip_memory2_0_s1_rsp_width_adapter" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" 5216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535096961 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "final_project_1_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716535096967 "|final_project_1|final_project_1_soc:nios_system|final_project_1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "final_project_1_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716535096968 "|final_project_1|final_project_1_soc:nios_system|final_project_1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "final_project_1_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716535096968 "|final_project_1|final_project_1_soc:nios_system|final_project_1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" "onchip_memory2_0_s1_cmd_width_adapter" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" 5282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535097000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" "crosser" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" 5316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535097024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "final_project_1_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535097034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "final_project_1_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535097080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_1_soc_mm_interconnect_0_avalon_st_adapter final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|final_project_1_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"final_project_1_soc_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|final_project_1_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" 5447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535097108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_1_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|final_project_1_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|final_project_1_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"final_project_1_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|final_project_1_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|final_project_1_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535097115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_1_soc_mm_interconnect_0_avalon_st_adapter_013 final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|final_project_1_soc_mm_interconnect_0_avalon_st_adapter_013:avalon_st_adapter_013 " "Elaborating entity \"final_project_1_soc_mm_interconnect_0_avalon_st_adapter_013\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|final_project_1_soc_mm_interconnect_0_avalon_st_adapter_013:avalon_st_adapter_013\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" "avalon_st_adapter_013" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0.v" 5824 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535097158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_1_soc_mm_interconnect_0_avalon_st_adapter_013_error_adapter_0 final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|final_project_1_soc_mm_interconnect_0_avalon_st_adapter_013:avalon_st_adapter_013\|final_project_1_soc_mm_interconnect_0_avalon_st_adapter_013_error_adapter_0:error_adapter_0 " "Elaborating entity \"final_project_1_soc_mm_interconnect_0_avalon_st_adapter_013_error_adapter_0\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|final_project_1_soc_mm_interconnect_0_avalon_st_adapter_013:avalon_st_adapter_013\|final_project_1_soc_mm_interconnect_0_avalon_st_adapter_013_error_adapter_0:error_adapter_0\"" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_avalon_st_adapter_013.v" "error_adapter_0" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_mm_interconnect_0_avalon_st_adapter_013.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535097164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_1_soc_irq_mapper final_project_1_soc:nios_system\|final_project_1_soc_irq_mapper:irq_mapper " "Elaborating entity \"final_project_1_soc_irq_mapper\" for hierarchy \"final_project_1_soc:nios_system\|final_project_1_soc_irq_mapper:irq_mapper\"" {  } { { "final_project_1_soc/synthesis/final_project_1_soc.v" "irq_mapper" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/final_project_1_soc.v" 443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535097171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller final_project_1_soc:nios_system\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"final_project_1_soc:nios_system\|altera_reset_controller:rst_controller\"" {  } { { "final_project_1_soc/synthesis/final_project_1_soc.v" "rst_controller" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/final_project_1_soc.v" 506 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535097176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer final_project_1_soc:nios_system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"final_project_1_soc:nios_system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "final_project_1_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535097182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer final_project_1_soc:nios_system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"final_project_1_soc:nios_system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "final_project_1_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535097188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller final_project_1_soc:nios_system\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"final_project_1_soc:nios_system\|altera_reset_controller:rst_controller_001\"" {  } { { "final_project_1_soc/synthesis/final_project_1_soc.v" "rst_controller_001" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/final_project_1_soc.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535097194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller final_project_1_soc:nios_system\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"final_project_1_soc:nios_system\|altera_reset_controller:rst_controller_002\"" {  } { { "final_project_1_soc/synthesis/final_project_1_soc.v" "rst_controller_002" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/final_project_1_soc.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535097204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_clk vga_clk:vga_clk_instance " "Elaborating entity \"vga_clk\" for hierarchy \"vga_clk:vga_clk_instance\"" {  } { { "../rtl/final_project_1.sv" "vga_clk_instance" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/final_project_1.sv" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535097212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_clk:vga_clk_instance\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_clk:vga_clk_instance\|altpll:altpll_component\"" {  } { { "../rtl/vga_clk.v" "altpll_component" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/vga_clk.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535097267 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_clk:vga_clk_instance\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_clk:vga_clk_instance\|altpll:altpll_component\"" {  } { { "../rtl/vga_clk.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/vga_clk.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535097278 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_clk:vga_clk_instance\|altpll:altpll_component " "Instantiated megafunction \"vga_clk:vga_clk_instance\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535097278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535097278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535097278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535097278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535097278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535097278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535097278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535097278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=vga_clk " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=vga_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535097278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535097278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535097278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535097278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535097278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535097278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535097278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535097278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535097278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535097278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535097278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535097278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535097278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535097278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535097278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535097278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535097278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535097278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535097278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535097278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535097278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535097278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535097278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535097278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535097278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535097278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535097278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535097278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535097278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535097278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535097278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535097278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535097278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535097278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535097278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535097278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535097278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535097278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535097278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535097278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535097278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535097278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535097278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535097278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535097278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535097278 ""}  } { { "../rtl/vga_clk.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/vga_clk.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716535097278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/vga_clk_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/vga_clk_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_clk_altpll " "Found entity 1: vga_clk_altpll" {  } { { "db/vga_clk_altpll.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/db/vga_clk_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535097328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716535097328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_clk_altpll vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated " "Elaborating entity \"vga_clk_altpll\" for hierarchy \"vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.0_quartus/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535097332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_controller VGA_controller:vga_controller_instance " "Elaborating entity \"VGA_controller\" for hierarchy \"VGA_controller:vga_controller_instance\"" {  } { { "../rtl/final_project_1.sv" "vga_controller_instance" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/final_project_1.sv" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535097346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "palette_rom palette_rom:palette_rom_instance " "Elaborating entity \"palette_rom\" for hierarchy \"palette_rom:palette_rom_instance\"" {  } { { "../rtl/final_project_1.sv" "palette_rom_instance" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/final_project_1.sv" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535097355 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "216 0 255 palette_rom.sv(10) " "Verilog HDL warning at palette_rom.sv(10): number of words (216) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "../rtl/palette_rom.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/palette_rom.sv" 10 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1716535097357 "|final_project_1|palette_rom:palette_rom_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "palette.data_a 0 palette_rom.sv(7) " "Net \"palette.data_a\" at palette_rom.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/palette_rom.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/palette_rom.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1716535097359 "|final_project_1|palette_rom:palette_rom_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "palette.waddr_a 0 palette_rom.sv(7) " "Net \"palette.waddr_a\" at palette_rom.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/palette_rom.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/palette_rom.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1716535097359 "|final_project_1|palette_rom:palette_rom_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "palette.we_a 0 palette_rom.sv(7) " "Net \"palette.we_a\" at palette_rom.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/palette_rom.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/palette_rom.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1716535097359 "|final_project_1|palette_rom:palette_rom_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mem2IO Mem2IO:memory_subsystem " "Elaborating entity \"Mem2IO\" for hierarchy \"Mem2IO:memory_subsystem\"" {  } { { "../rtl/final_project_1.sv" "memory_subsystem" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/final_project_1.sv" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535097373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristate tristate:tr0 " "Elaborating entity \"tristate\" for hierarchy \"tristate:tr0\"" {  } { { "../rtl/final_project_1.sv" "tr0" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/final_project_1.sv" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535097379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:hex_inst_0 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:hex_inst_0\"" {  } { { "../rtl/final_project_1.sv" "hex_inst_0" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/final_project_1.sv" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535097387 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1716535098908 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.05.24.15:18:22 Progress: Loading sldbbb9a0ab/alt_sld_fab_wrapper_hw.tcl " "2024.05.24.15:18:22 Progress: Loading sldbbb9a0ab/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716535102117 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716535105031 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716535105127 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716535110657 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716535110756 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716535110849 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716535110957 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716535110962 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716535110962 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1716535111617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbbb9a0ab/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbbb9a0ab/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldbbb9a0ab/alt_sld_fab.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/db/ip/sldbbb9a0ab/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535111817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716535111817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbbb9a0ab/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbbb9a0ab/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldbbb9a0ab/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/db/ip/sldbbb9a0ab/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535111897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716535111897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbbb9a0ab/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbbb9a0ab/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldbbb9a0ab/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/db/ip/sldbbb9a0ab/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535111901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716535111901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbbb9a0ab/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbbb9a0ab/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldbbb9a0ab/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/db/ip/sldbbb9a0ab/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535111962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716535111962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbbb9a0ab/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldbbb9a0ab/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldbbb9a0ab/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/db/ip/sldbbb9a0ab/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535112045 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldbbb9a0ab/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/db/ip/sldbbb9a0ab/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535112045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716535112045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbbb9a0ab/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbbb9a0ab/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldbbb9a0ab/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/db/ip/sldbbb9a0ab/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535112109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716535112109 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "palette_rom:palette_rom_instance\|palette " "RAM logic \"palette_rom:palette_rom_instance\|palette\" is uninferred due to asynchronous read logic" {  } { { "../rtl/palette_rom.sv" "palette" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/palette_rom.sv" 7 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1716535114577 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"final_project_1_soc:nios_system\|final_project_1_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "final_project_1_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1716535114577 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1716535114577 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/intelFPGA_lite/ECE385/final_project_1/prj/db/final_project_1.ram0_palette_rom_87939644.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/intelFPGA_lite/ECE385/final_project_1/prj/db/final_project_1.ram0_palette_rom_87939644.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1716535114580 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "../rtl/final_project_1.sv" "Mult0" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/final_project_1.sv" 186 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716535116013 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|Mult1\"" {  } { { "final_project_1_soc/synthesis/submodules/spriteRam_avl_interface.sv" "Mult1" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/spriteRam_avl_interface.sv" 135 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716535116013 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|Mod0\"" {  } { { "final_project_1_soc/synthesis/submodules/spriteRam_avl_interface.sv" "Mod0" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/spriteRam_avl_interface.sv" 131 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716535116013 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|Div0\"" {  } { { "final_project_1_soc/synthesis/submodules/spriteRam_avl_interface.sv" "Div0" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/spriteRam_avl_interface.sv" 132 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716535116013 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|Mult0\"" {  } { { "final_project_1_soc/synthesis/submodules/spriteRam_avl_interface.sv" "Mult0" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/spriteRam_avl_interface.sv" 132 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716535116013 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1716535116013 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "../rtl/final_project_1.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/final_project_1.sv" 186 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535116090 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 19 " "Parameter \"LPM_WIDTHA\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535116090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535116090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 27 " "Parameter \"LPM_WIDTHP\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535116090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 27 " "Parameter \"LPM_WIDTHR\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535116090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535116090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535116090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535116090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535116090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535116090 ""}  } { { "../rtl/final_project_1.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/final_project_1.sv" 186 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716535116090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_ift.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_ift.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_ift " "Found entity 1: mult_ift" {  } { { "db/mult_ift.tdf" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/db/mult_ift.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535116136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716535116136 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|lpm_mult:Mult1\"" {  } { { "final_project_1_soc/synthesis/submodules/spriteRam_avl_interface.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/spriteRam_avl_interface.sv" 135 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535116163 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|lpm_mult:Mult1 " "Instantiated megafunction \"final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535116163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535116163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535116163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535116163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535116163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535116163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535116163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535116163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535116163 ""}  } { { "final_project_1_soc/synthesis/submodules/spriteRam_avl_interface.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/spriteRam_avl_interface.sv" 135 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716535116163 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|lpm_mult:Mult1\|multcore:mult_core final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/18.0_quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "final_project_1_soc/synthesis/submodules/spriteRam_avl_interface.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/spriteRam_avl_interface.sv" 135 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535116253 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "d:/intelfpga_lite/18.0_quartus/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "final_project_1_soc/synthesis/submodules/spriteRam_avl_interface.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/spriteRam_avl_interface.sv" 135 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535116302 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga_lite/18.0_quartus/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "final_project_1_soc/synthesis/submodules/spriteRam_avl_interface.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/spriteRam_avl_interface.sv" 135 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535116370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mgh " "Found entity 1: add_sub_mgh" {  } { { "db/add_sub_mgh.tdf" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/db/add_sub_mgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535116418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716535116418 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga_lite/18.0_quartus/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "final_project_1_soc/synthesis/submodules/spriteRam_avl_interface.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/spriteRam_avl_interface.sv" 135 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535116437 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga_lite/18.0_quartus/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "final_project_1_soc/synthesis/submodules/spriteRam_avl_interface.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/spriteRam_avl_interface.sv" 135 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535116457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qgh " "Found entity 1: add_sub_qgh" {  } { { "db/add_sub_qgh.tdf" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/db/add_sub_qgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535116505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716535116505 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|lpm_mult:Mult1\|altshift:external_latency_ffs final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/18.0_quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "final_project_1_soc/synthesis/submodules/spriteRam_avl_interface.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/spriteRam_avl_interface.sv" 135 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535116540 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|lpm_divide:Mod0\"" {  } { { "final_project_1_soc/synthesis/submodules/spriteRam_avl_interface.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/spriteRam_avl_interface.sv" 131 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535116587 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|lpm_divide:Mod0 " "Instantiated megafunction \"final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535116587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535116587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535116587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535116587 ""}  } { { "final_project_1_soc/synthesis/submodules/spriteRam_avl_interface.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/spriteRam_avl_interface.sv" 131 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716535116587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_l9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_l9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_l9m " "Found entity 1: lpm_divide_l9m" {  } { { "db/lpm_divide_l9m.tdf" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/db/lpm_divide_l9m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535116632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716535116632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/db/sign_div_unsign_akh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535116655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716535116655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_84f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_84f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_84f " "Found entity 1: alt_u_div_84f" {  } { { "db/alt_u_div_84f.tdf" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/db/alt_u_div_84f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535116681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716535116681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535116734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716535116734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535116783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716535116783 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|lpm_divide:Div0\"" {  } { { "final_project_1_soc/synthesis/submodules/spriteRam_avl_interface.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/spriteRam_avl_interface.sv" 132 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535116804 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|lpm_divide:Div0 " "Instantiated megafunction \"final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535116804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535116804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535116804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535116804 ""}  } { { "final_project_1_soc/synthesis/submodules/spriteRam_avl_interface.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/spriteRam_avl_interface.sv" 132 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716535116804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ihm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ihm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ihm " "Found entity 1: lpm_divide_ihm" {  } { { "db/lpm_divide_ihm.tdf" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/db/lpm_divide_ihm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535116849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716535116849 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|lpm_mult:Mult0\"" {  } { { "final_project_1_soc/synthesis/submodules/spriteRam_avl_interface.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/spriteRam_avl_interface.sv" 132 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535116896 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|lpm_mult:Mult0 " "Instantiated megafunction \"final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535116896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535116896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 13 " "Parameter \"LPM_WIDTHP\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535116896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 13 " "Parameter \"LPM_WIDTHR\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535116896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535116896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535116896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535116896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535116896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716535116896 ""}  } { { "final_project_1_soc/synthesis/submodules/spriteRam_avl_interface.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/spriteRam_avl_interface.sv" 132 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716535116896 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|lpm_mult:Mult0\|multcore:mult_core final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/18.0_quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "final_project_1_soc/synthesis/submodules/spriteRam_avl_interface.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/spriteRam_avl_interface.sv" 132 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535116915 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "d:/intelfpga_lite/18.0_quartus/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "final_project_1_soc/synthesis/submodules/spriteRam_avl_interface.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/spriteRam_avl_interface.sv" 132 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535116935 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga_lite/18.0_quartus/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "final_project_1_soc/synthesis/submodules/spriteRam_avl_interface.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/spriteRam_avl_interface.sv" 132 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535116952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_jgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_jgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_jgh " "Found entity 1: add_sub_jgh" {  } { { "db/add_sub_jgh.tdf" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/db/add_sub_jgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716535117000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716535117000 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|lpm_mult:Mult0\|altshift:external_latency_ffs final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"final_project_1_soc:nios_system\|spriteRam_avl_interface:spriteram_avl_interface_0\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/18.0_quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "final_project_1_soc/synthesis/submodules/spriteRam_avl_interface.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/spriteRam_avl_interface.sv" 132 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535117015 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1716535117482 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "3 " "Ignored 3 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "3 " "Ignored 3 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1716535117589 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1716535117589 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "final_project_1_soc/synthesis/submodules/final_project_1_soc_sdram.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_sdram.v" 442 -1 0 } } { "final_project_1_soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "final_project_1_soc/synthesis/submodules/final_project_1_soc_sdram.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_sdram.v" 356 -1 0 } } { "final_project_1_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "final_project_1_soc/synthesis/submodules/final_project_1_soc_jtag_uart_0.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_jtag_uart_0.v" 352 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/intelfpga_lite/18.0_quartus/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" 2878 -1 0 } } { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" 3879 -1 0 } } { "final_project_1_soc/synthesis/submodules/final_project_1_soc_sdram.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_sdram.v" 306 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/intelfpga_lite/18.0_quartus/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "final_project_1_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" 3501 -1 0 } } { "final_project_1_soc/synthesis/submodules/final_project_1_soc_jtag_uart_0.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_jtag_uart_0.v" 398 -1 0 } } { "final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_nios2_qsys_0_cpu.v" 2099 -1 0 } } { "final_project_1_soc/synthesis/submodules/final_project_1_soc_sdram_pll.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/final_project_1_soc_sdram_pll.v" 266 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/intelfpga_lite/18.0_quartus/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "final_project_1_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1716535117617 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1716535117617 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "../rtl/final_project_1.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/final_project_1.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716535119144 "|final_project_1|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "../rtl/final_project_1.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/final_project_1.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716535119144 "|final_project_1|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "../rtl/final_project_1.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/final_project_1.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716535119144 "|final_project_1|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "../rtl/final_project_1.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/final_project_1.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716535119144 "|final_project_1|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "../rtl/final_project_1.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/final_project_1.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716535119144 "|final_project_1|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "../rtl/final_project_1.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/final_project_1.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716535119144 "|final_project_1|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "../rtl/final_project_1.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/final_project_1.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716535119144 "|final_project_1|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "../rtl/final_project_1.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/final_project_1.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716535119144 "|final_project_1|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "../rtl/final_project_1.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/final_project_1.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716535119144 "|final_project_1|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "../rtl/final_project_1.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/final_project_1.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716535119144 "|final_project_1|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "../rtl/final_project_1.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/final_project_1.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716535119144 "|final_project_1|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "../rtl/final_project_1.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/final_project_1.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716535119144 "|final_project_1|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "../rtl/final_project_1.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/final_project_1.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716535119144 "|final_project_1|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "../rtl/final_project_1.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/final_project_1.sv" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716535119144 "|final_project_1|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "CE GND " "Pin \"CE\" is stuck at GND" {  } { { "../rtl/final_project_1.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/final_project_1.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716535119144 "|final_project_1|CE"} { "Warning" "WMLS_MLS_STUCK_PIN" "UB GND " "Pin \"UB\" is stuck at GND" {  } { { "../rtl/final_project_1.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/final_project_1.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716535119144 "|final_project_1|UB"} { "Warning" "WMLS_MLS_STUCK_PIN" "LB GND " "Pin \"LB\" is stuck at GND" {  } { { "../rtl/final_project_1.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/final_project_1.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716535119144 "|final_project_1|LB"} { "Warning" "WMLS_MLS_STUCK_PIN" "OE GND " "Pin \"OE\" is stuck at GND" {  } { { "../rtl/final_project_1.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/final_project_1.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716535119144 "|final_project_1|OE"} { "Warning" "WMLS_MLS_STUCK_PIN" "WE VCC " "Pin \"WE\" is stuck at VCC" {  } { { "../rtl/final_project_1.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/final_project_1.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716535119144 "|final_project_1|WE"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[19\] GND " "Pin \"SRAM_ADDR\[19\]\" is stuck at GND" {  } { { "../rtl/final_project_1.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/final_project_1.sv" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716535119144 "|final_project_1|SRAM_ADDR[19]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1716535119144 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535119390 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "221 " "221 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1716535121813 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE2_115_Default 27 " "Ignored 27 assignments for entity \"DE2_115_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_Default -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_Default -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716535121948 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_Default -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_Default -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716535121948 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROUTING_REGION OFF -entity DE2_115_Default -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_ROUTING_REGION OFF -entity DE2_115_Default -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716535121948 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE2_115_Default -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716535121948 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716535121948 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716535121948 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716535121948 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716535121948 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716535121948 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716535121948 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716535121948 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716535121948 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716535121948 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716535121948 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716535121948 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716535121948 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716535121948 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716535121948 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716535121948 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716535121948 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716535121948 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716535121948 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716535121948 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716535121948 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716535121948 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716535121948 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716535121948 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1716535121948 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1.map.smsg " "Generated suppressed messages file D:/intelFPGA_lite/ECE385/final_project_1/prj/final_project_1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716535122370 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1716535125142 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716535125142 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "../rtl/final_project_1.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/final_project_1.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716535125549 "|final_project_1|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "../rtl/final_project_1.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/final_project_1.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716535125549 "|final_project_1|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "../rtl/final_project_1.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/final_project_1.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716535125549 "|final_project_1|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT " "No output dependent on input pin \"OTG_INT\"" {  } { { "../rtl/final_project_1.sv" "" { Text "D:/intelFPGA_lite/ECE385/final_project_1/rtl/final_project_1.sv" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716535125549 "|final_project_1|OTG_INT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1716535125549 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5996 " "Implemented 5996 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1716535125549 ""} { "Info" "ICUT_CUT_TM_OPINS" "100 " "Implemented 100 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1716535125549 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "64 " "Implemented 64 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1716535125549 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5577 " "Implemented 5577 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1716535125549 ""} { "Info" "ICUT_CUT_TM_RAMS" "240 " "Implemented 240 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1716535125549 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1716535125549 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "3 " "Implemented 3 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1716535125549 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1716535125549 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 81 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 81 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5034 " "Peak virtual memory: 5034 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716535125624 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 24 15:18:45 2024 " "Processing ended: Fri May 24 15:18:45 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716535125624 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:42 " "Elapsed time: 00:00:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716535125624 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:56 " "Total CPU time (on all processors): 00:00:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716535125624 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1716535125624 ""}
