# Copyright (C) 2020  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details, at
# https://fpgasoftware.intel.com/eula.

# Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
# File: C:\intelFPGA_lite\20.1\teset\R_plus_I_arithematic_plus_Branch\top.csv
# Generated on: Wed Sep 27 12:15:00 2023

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Strict Preservation
clk,Input,PIN_M23,6,B6_N2,,,,,,
flags[3],Output,PIN_F21,7,B7_N0,,,,,,
flags[2],Output,PIN_E19,7,B7_N0,,,,,,
flags[1],Output,PIN_F19,7,B7_N0,,,,,,
flags[0],Output,PIN_G19,7,B7_N2,,,,,,
hex0[6],Output,PIN_H22,6,B6_N0,,,,,,
hex0[5],Output,PIN_J22,6,B6_N0,,,,,,
hex0[4],Output,PIN_L25,6,B6_N1,,,,,,
hex0[3],Output,PIN_L26,6,B6_N1,,,,,,
hex0[2],Output,PIN_E17,7,B7_N2,,,,,,
hex0[1],Output,PIN_F22,7,B7_N0,,,,,,
hex0[0],Output,PIN_G18,7,B7_N2,,,,,,
hex1[6],Output,PIN_U24,5,B5_N0,,,,,,
hex1[5],Output,PIN_U23,5,B5_N1,,,,,,
hex1[4],Output,PIN_W25,5,B5_N1,,,,,,
hex1[3],Output,PIN_W22,5,B5_N0,,,,,,
hex1[2],Output,PIN_W21,5,B5_N1,,,,,,
hex1[1],Output,PIN_Y22,5,B5_N0,,,,,,
hex1[0],Output,PIN_M24,6,B6_N2,,,,,,
hex2[6],Output,PIN_W28,5,B5_N1,,,,,,
hex2[5],Output,PIN_W27,5,B5_N1,,,,,,
hex2[4],Output,PIN_Y26,5,B5_N1,,,,,,
hex2[3],Output,PIN_W26,5,B5_N1,,,,,,
hex2[2],Output,PIN_Y25,5,B5_N1,,,,,,
hex2[1],Output,PIN_AA26,5,B5_N1,,,,,,
hex2[0],Output,PIN_AA25,5,B5_N1,,,,,,
hex3[6],Output,PIN_Y19,4,B4_N0,3.3-V LVTTL,,,,,
hex3[5],Output,PIN_AF23,4,B4_N0,3.3-V LVTTL,,,,,
hex3[4],Output,PIN_AD24,4,B4_N0,3.3-V LVTTL,,,,,
hex3[3],Output,PIN_AA21,4,B4_N0,3.3-V LVTTL,,,,,
hex3[2],Output,PIN_AB20,4,B4_N0,3.3-V LVTTL,,,,,
hex3[1],Output,PIN_U21,5,B5_N0,,,,,,
hex3[0],Output,PIN_V21,5,B5_N1,,,,,,
hex4[6],Output,PIN_AE18,4,B4_N2,3.3-V LVTTL,,,,,
hex4[5],Output,PIN_AF19,4,B4_N1,3.3-V LVTTL,,,,,
hex4[4],Output,PIN_AE19,4,B4_N1,3.3-V LVTTL,,,,,
hex4[3],Output,PIN_AH21,4,B4_N2,3.3-V LVTTL,,,,,
hex4[2],Output,PIN_AG21,4,B4_N2,3.3-V LVTTL,,,,,
hex4[1],Output,PIN_AA19,4,B4_N0,3.3-V LVTTL,,,,,
hex4[0],Output,PIN_AB19,4,B4_N0,3.3-V LVTTL,,,,,
hex5[6],Output,PIN_AH18,4,B4_N2,3.3-V LVTTL,,,,,
hex5[5],Output,PIN_AF18,4,B4_N1,3.3-V LVTTL,,,,,
hex5[4],Output,PIN_AG19,4,B4_N2,3.3-V LVTTL,,,,,
hex5[3],Output,PIN_AH19,4,B4_N2,3.3-V LVTTL,,,,,
hex5[2],Output,PIN_AB18,4,B4_N0,3.3-V LVTTL,,,,,
hex5[1],Output,PIN_AC18,4,B4_N1,3.3-V LVTTL,,,,,
hex5[0],Output,PIN_AD18,4,B4_N1,3.3-V LVTTL,,,,,
hex6[6],Output,PIN_AC17,4,B4_N2,3.3-V LVTTL,,,,,
hex6[5],Output,PIN_AA15,4,B4_N2,3.3-V LVTTL,,,,,
hex6[4],Output,PIN_AB15,4,B4_N2,3.3-V LVTTL,,,,,
hex6[3],Output,PIN_AB17,4,B4_N1,3.3-V LVTTL,,,,,
hex6[2],Output,PIN_AA16,4,B4_N2,3.3-V LVTTL,,,,,
hex6[1],Output,PIN_AB16,4,B4_N2,3.3-V LVTTL,,,,,
hex6[0],Output,PIN_AA17,4,B4_N1,3.3-V LVTTL,,,,,
hex7[6],Output,PIN_AA14,3,B3_N0,3.3-V LVTTL,,,,,
hex7[5],Output,PIN_AG18,4,B4_N2,3.3-V LVTTL,,,,,
hex7[4],Output,PIN_AF17,4,B4_N2,3.3-V LVTTL,,,,,
hex7[3],Output,PIN_AH17,4,B4_N2,3.3-V LVTTL,,,,,
hex7[2],Output,PIN_AG17,4,B4_N2,3.3-V LVTTL,,,,,
hex7[1],Output,PIN_AE17,4,B4_N2,3.3-V LVTTL,,,,,
hex7[0],Output,PIN_AD17,4,B4_N2,3.3-V LVTTL,,,,,
reset,Input,PIN_M21,6,B6_N1,,,,,,
selm[2],Input,PIN_AC27,5,B5_N2,,,,,,
selm[1],Input,PIN_AC28,5,B5_N2,,,,,,
selm[0],Input,PIN_AB28,5,B5_N1,,,,,,
