/***************************************************************************
 *     Copyright (c) 1999-2010, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_dsrm.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 1/25/10 8:13p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Fri Jan 22 20:21:11 2010
 *                 MD5 Checksum         a2d1f2163f65e87d228a0fb491cb442d
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7125/rdb/c0/bchp_dsrm.h $
 * 
 * Hydra_Software_Devel/1   1/25/10 8:13p albertl
 * SW7125-177: Initial revision.
 *
 ***************************************************************************/

#ifndef BCHP_DSRM_H__
#define BCHP_DSRM_H__

/***************************************************************************
 *DSRM - Downstream Token Processor Specific Registers
 ***************************************************************************/
#define BCHP_DSRM_CTRL                           0x04240000 /* DTP DSRM Control Register */
#define BCHP_DSRM_NM_CNTR                        0x04240004 /* DTP DSRM DSID No Match Counter Register */
#define BCHP_DSRM_INT_MASK                       0x04240008 /* DTP DSRM Interrupt Mask Register */
#define BCHP_DSRM_INT_STAT                       0x0424000c /* DTP DSRM Interrupt Status Register */
#define BCHP_DSRM_CLR_TM1K_IND                   0x04240010 /* DTP DSRM Clear Two Minute 1000 Pkts Indicator Register */
#define BCHP_DSRM_POWB_TC                        0x04240014 /* DTP DSRM DSID Packet outside window burst terminal count Register */
#define BCHP_DSRM_TWOMIN_TC                      0x04240018 /* DTP DSRM DSID Two Min Terminal Count Register */
#define BCHP_DSRM_PRESCALE_TC                    0x0424001c /* DTP DSRM DSID Prescale Terminal Count Register */
#define BCHP_DSRM_CUR_MS_CNT_LOAD                0x04240020 /* DTP DSRM Current MS Counter Load Value Register */
#define BCHP_DSRM_CUR_MS_CNT                     0x04240024 /* DTP DSRM Current MS Count Register */
#define BCHP_DSRM_CUR_US_CNT                     0x04240028 /* DTP DSRM Current US Count Register */
#define BCHP_DSRM_CUR_S_CNT                      0x0424002c /* DTP DSRM Current Seconds Count Register */
#define BCHP_DSRM_FREE_CLSTR_FIFO                0x04240030 /* DTP DSRM Free Cluster FIFO Write Value Register */
#define BCHP_DSRM_FREE_CLSTR_FIFO_LVL            0x04240034 /* DTP DSRM Free Cluster FIFO Level Register */
#define BCHP_DSRM_FREE_CLSTR_FIFO_LOW_WMK        0x04240038 /* DTP DSRM Free Cluster FIFO Low Watermark Register */
#define BCHP_DSRM_DSID_ASSIGNED                  0x0424003c /* DTP DSRM DSID Assigned Register */
#define BCHP_DSRM_DSID_LEARNING                  0x04240040 /* DTP DSRM DSID Assigned Register */
#define BCHP_DSRM_DSID_CHG_STS                   0x04240044 /* DTP DSRM DSID Change Status Register */
#define BCHP_DSRM_DSID_SCC_PENDING               0x04240048 /* DTP DSRM DSID SCC Pending Register */
#define BCHP_DSRM_FSM_CTRL                       0x0424004c /* DTP DSRM FSM Control Register */
#define BCHP_DSRM_FSM_ERR                        0x04240050 /* DTP DSRM FSM Error Status Register */
#define BCHP_DSRM_DSID_TAGC_DIRTY                0x04240054 /* DTP DSRM DSID Tag Cache Dirty Status Register */
#define BCHP_DSRM_DSID_CLSTR_DIRTY               0x04240058 /* DTP DSRM DSID Cluster Dirty Status Register */
#define BCHP_DSRM_TIMEOUT_VAL                    0x0424005c /* DTP DSRM Timeout Value Register */
#define BCHP_DSRM_TIMEOUT_ERR                    0x04240060 /* DTP DSRM Timeout Error Status Register */
#define BCHP_DSRM_ERRCAP_STAT                    0x04240064 /* DTP DSRM Error Capture Status Register */
#define BCHP_DSRM_UBCAP_MASK                     0x04240068 /* DTP DSRM Ubus Capture Mask Register */
#define BCHP_DSRM_DIAGCAP_MASK                   0x0424006c /* DTP DSRM Diag Capture Mask Register */
#define BCHP_DSRM_REVISION                       0x04240070 /* DTP DSRM Diag Capture Mask Register */
#define BCHP_DSRM_FSM_SW_CTRL                    0x04240074 /* DTP DSRM FSM Software Control Register */
#define BCHP_DSRM_FSM_SW_STS                     0x04240078 /* DTP DSRM FSM Software Status Register */
#define BCHP_DSRM_CUR_MOD_US_CNTR                0x0424007c /* DTP DSRM Current Modulo US Counter Register */
#define BCHP_DSRM_TKN_DATA0                      0x04240100 /* Token Data 0 Storage Register */
#define BCHP_DSRM_TKN_DATA1                      0x04240104 /* Token Data 1 Storage Register */
#define BCHP_DSRM_TKN_DATA2                      0x04240108 /* Token Data 2 Storage Register */
#define BCHP_DSRM_TKN_LU_RSLT                    0x0424010c /* Token Lookup Result Register */
#define BCHP_DSRM_TKN_LU_DATA1                   0x04240110 /* Token Lookup Data 1 Register */
#define BCHP_DSRM_TKN_LU_DATA2                   0x04240114 /* Token Lookup Data 2 Register */
#define BCHP_DSRM_DSID_RSQ_TKN_AVAIL             0x04240118 /* DTP DSRM DSID Reseq Tkn Avail Register */
#define BCHP_DSRM_DSID_TKN_QUEUED                0x0424011c /* DTP DSRM DSID Tkn Queued Register */
#define BCHP_DSRM_ST_CMD                         0x04240120 /* State In Command Register */
#define BCHP_DSRM_ST_RSLT                        0x04240124 /* State Result Register */
#define BCHP_DSRM_ST_UPDT_CMD                    0x04240128 /* DTP DSRM State Update Register */
#define BCHP_DSRM_ST_UPDT_DATA                   0x0424012c /* DTP DSRM State Update Register */
#define BCHP_DSRM_TKN_IN_CMD                     0x04240130 /* Token In Command Register */
#define BCHP_DSRM_TKN_IN_RSLT                    0x04240134 /* Token In Result Register */
#define BCHP_DSRM_TKN_IN_TKN                     0x04240138 /* Token In Returned Token Register */
#define BCHP_DSRM_SPARE                          0x0424013c /* DTP DSRM Token Access Command Register */
#define BCHP_DSRM_TKN_ACS_CMD                    0x04240140 /* DTP DSRM Token Access Command Register */
#define BCHP_DSRM_TKN_ACS_RSLT                   0x04240144 /* DTP DSRM Token Access Result Register */
#define BCHP_DSRM_TKN_ACS_STS                    0x04240148 /* DTP DSRM DSID Status Register */
#define BCHP_DSRM_TKN_ACS_STS_MSK                0x0424014c /* DTP DSRM DSID Status Mask Register */
#define BCHP_DSRM_BIST_TM0                       0x042401c0 /* DTP DSRM BIST TM0 Register */
#define BCHP_DSRM_BIST_TM1                       0x042401c4 /* DTP DSRM BIST TM1 Register */
#define BCHP_DSRM_DIAG_CTRL                      0x042401c8 /* DTP DSRM DIAG CTRL Register */
#define BCHP_DSRM_DIAG_STAT                      0x042401cc /* DTP DSRM DIAG STAT Register */
#define BCHP_DSRM_DIAG_RSLT                      0x042401d0 /* DTP DSRM DIAG RSLT Register */
#define BCHP_DSRM_DIAG_MASK                      0x042401d4 /* DTP DSRM DIAG MASK Register */
#define BCHP_DSRM_DIAG_CMP                       0x042401d8 /* DTP DSRM DIAG CMP Register */
#define BCHP_DSRM_DIAG_CAP                       0x042401dc /* DTP DSRM DIAG CAP Register */

/***************************************************************************
 *CTRL - DTP DSRM Control Register
 ***************************************************************************/
/* DSRM :: CTRL :: reserved0 [31:14] */
#define BCHP_DSRM_CTRL_reserved0_MASK                              0xffffc000
#define BCHP_DSRM_CTRL_reserved0_SHIFT                             14

/* DSRM :: CTRL :: EN_TAGC_INV_ON_BYPASS_BIT [13:13] */
#define BCHP_DSRM_CTRL_EN_TAGC_INV_ON_BYPASS_BIT_MASK              0x00002000
#define BCHP_DSRM_CTRL_EN_TAGC_INV_ON_BYPASS_BIT_SHIFT             13

/* DSRM :: CTRL :: EN_CHG_STS_IGN_LEARNING_BIT [12:12] */
#define BCHP_DSRM_CTRL_EN_CHG_STS_IGN_LEARNING_BIT_MASK            0x00001000
#define BCHP_DSRM_CTRL_EN_CHG_STS_IGN_LEARNING_BIT_SHIFT           12

/* DSRM :: CTRL :: EN_RSQ_TKN_SET_STOP_LRN_BIT [11:11] */
#define BCHP_DSRM_CTRL_EN_RSQ_TKN_SET_STOP_LRN_BIT_MASK            0x00000800
#define BCHP_DSRM_CTRL_EN_RSQ_TKN_SET_STOP_LRN_BIT_SHIFT           11

/* DSRM :: CTRL :: EN_RSQ_TKN_SET_RLD_TMOUT_BIT [10:10] */
#define BCHP_DSRM_CTRL_EN_RSQ_TKN_SET_RLD_TMOUT_BIT_MASK           0x00000400
#define BCHP_DSRM_CTRL_EN_RSQ_TKN_SET_RLD_TMOUT_BIT_SHIFT          10

/* DSRM :: CTRL :: EN_DYN_CLSTR_ALLOC [09:09] */
#define BCHP_DSRM_CTRL_EN_DYN_CLSTR_ALLOC_MASK                     0x00000200
#define BCHP_DSRM_CTRL_EN_DYN_CLSTR_ALLOC_SHIFT                    9

/* DSRM :: CTRL :: FREEZE_MS_CNTR [08:08] */
#define BCHP_DSRM_CTRL_FREEZE_MS_CNTR_MASK                         0x00000100
#define BCHP_DSRM_CTRL_FREEZE_MS_CNTR_SHIFT                        8

/* DSRM :: CTRL :: RST_MS_CNTR [07:07] */
#define BCHP_DSRM_CTRL_RST_MS_CNTR_MASK                            0x00000080
#define BCHP_DSRM_CTRL_RST_MS_CNTR_SHIFT                           7

/* DSRM :: CTRL :: reserved1 [06:05] */
#define BCHP_DSRM_CTRL_reserved1_MASK                              0x00000060
#define BCHP_DSRM_CTRL_reserved1_SHIFT                             5

/* DSRM :: CTRL :: RST_NM_CNTR [04:04] */
#define BCHP_DSRM_CTRL_RST_NM_CNTR_MASK                            0x00000010
#define BCHP_DSRM_CTRL_RST_NM_CNTR_SHIFT                           4

/* DSRM :: CTRL :: FREE_POOL_NUM [03:02] */
#define BCHP_DSRM_CTRL_FREE_POOL_NUM_MASK                          0x0000000c
#define BCHP_DSRM_CTRL_FREE_POOL_NUM_SHIFT                         2

/* DSRM :: CTRL :: reserved2 [01:00] */
#define BCHP_DSRM_CTRL_reserved2_MASK                              0x00000003
#define BCHP_DSRM_CTRL_reserved2_SHIFT                             0

/***************************************************************************
 *NM_CNTR - DTP DSRM DSID No Match Counter Register
 ***************************************************************************/
/* DSRM :: NM_CNTR :: COUNT [31:00] */
#define BCHP_DSRM_NM_CNTR_COUNT_MASK                               0xffffffff
#define BCHP_DSRM_NM_CNTR_COUNT_SHIFT                              0

/***************************************************************************
 *INT_MASK - DTP DSRM Interrupt Mask Register
 ***************************************************************************/
/* DSRM :: INT_MASK :: reserved0 [31:05] */
#define BCHP_DSRM_INT_MASK_reserved0_MASK                          0xffffffe0
#define BCHP_DSRM_INT_MASK_reserved0_SHIFT                         5

/* DSRM :: INT_MASK :: DIAG_HIGH_MATCH_MASK [04:04] */
#define BCHP_DSRM_INT_MASK_DIAG_HIGH_MATCH_MASK_MASK               0x00000010
#define BCHP_DSRM_INT_MASK_DIAG_HIGH_MATCH_MASK_SHIFT              4

/* DSRM :: INT_MASK :: DIAG_LOW_MATCH_MASK [03:03] */
#define BCHP_DSRM_INT_MASK_DIAG_LOW_MATCH_MASK_MASK                0x00000008
#define BCHP_DSRM_INT_MASK_DIAG_LOW_MATCH_MASK_SHIFT               3

/* DSRM :: INT_MASK :: FSM_ERR_MASK [02:02] */
#define BCHP_DSRM_INT_MASK_FSM_ERR_MASK_MASK                       0x00000004
#define BCHP_DSRM_INT_MASK_FSM_ERR_MASK_SHIFT                      2

/* DSRM :: INT_MASK :: ARB_TIMEOUT_ERR_MASK [01:01] */
#define BCHP_DSRM_INT_MASK_ARB_TIMEOUT_ERR_MASK_MASK               0x00000002
#define BCHP_DSRM_INT_MASK_ARB_TIMEOUT_ERR_MASK_SHIFT              1

/* DSRM :: INT_MASK :: TKN_STATUS_MASK [00:00] */
#define BCHP_DSRM_INT_MASK_TKN_STATUS_MASK_MASK                    0x00000001
#define BCHP_DSRM_INT_MASK_TKN_STATUS_MASK_SHIFT                   0

/***************************************************************************
 *INT_STAT - DTP DSRM Interrupt Status Register
 ***************************************************************************/
/* DSRM :: INT_STAT :: reserved0 [31:05] */
#define BCHP_DSRM_INT_STAT_reserved0_MASK                          0xffffffe0
#define BCHP_DSRM_INT_STAT_reserved0_SHIFT                         5

/* DSRM :: INT_STAT :: DIAG_HIGH_MATCH [04:04] */
#define BCHP_DSRM_INT_STAT_DIAG_HIGH_MATCH_MASK                    0x00000010
#define BCHP_DSRM_INT_STAT_DIAG_HIGH_MATCH_SHIFT                   4

/* DSRM :: INT_STAT :: DIAG_LOW_MATCH [03:03] */
#define BCHP_DSRM_INT_STAT_DIAG_LOW_MATCH_MASK                     0x00000008
#define BCHP_DSRM_INT_STAT_DIAG_LOW_MATCH_SHIFT                    3

/* DSRM :: INT_STAT :: FSM_ERR [02:02] */
#define BCHP_DSRM_INT_STAT_FSM_ERR_MASK                            0x00000004
#define BCHP_DSRM_INT_STAT_FSM_ERR_SHIFT                           2

/* DSRM :: INT_STAT :: ARB_TIMEOUT_ERR [01:01] */
#define BCHP_DSRM_INT_STAT_ARB_TIMEOUT_ERR_MASK                    0x00000002
#define BCHP_DSRM_INT_STAT_ARB_TIMEOUT_ERR_SHIFT                   1

/* DSRM :: INT_STAT :: TKN_STATUS [00:00] */
#define BCHP_DSRM_INT_STAT_TKN_STATUS_MASK                         0x00000001
#define BCHP_DSRM_INT_STAT_TKN_STATUS_SHIFT                        0

/***************************************************************************
 *CLR_TM1K_IND - DTP DSRM Clear Two Minute 1000 Pkts Indicator Register
 ***************************************************************************/
/* DSRM :: CLR_TM1K_IND :: reserved0 [31:16] */
#define BCHP_DSRM_CLR_TM1K_IND_reserved0_MASK                      0xffff0000
#define BCHP_DSRM_CLR_TM1K_IND_reserved0_SHIFT                     16

/* DSRM :: CLR_TM1K_IND :: DSID15 [15:15] */
#define BCHP_DSRM_CLR_TM1K_IND_DSID15_MASK                         0x00008000
#define BCHP_DSRM_CLR_TM1K_IND_DSID15_SHIFT                        15

/* DSRM :: CLR_TM1K_IND :: DSID14 [14:14] */
#define BCHP_DSRM_CLR_TM1K_IND_DSID14_MASK                         0x00004000
#define BCHP_DSRM_CLR_TM1K_IND_DSID14_SHIFT                        14

/* DSRM :: CLR_TM1K_IND :: DSID13 [13:13] */
#define BCHP_DSRM_CLR_TM1K_IND_DSID13_MASK                         0x00002000
#define BCHP_DSRM_CLR_TM1K_IND_DSID13_SHIFT                        13

/* DSRM :: CLR_TM1K_IND :: DSID12 [12:12] */
#define BCHP_DSRM_CLR_TM1K_IND_DSID12_MASK                         0x00001000
#define BCHP_DSRM_CLR_TM1K_IND_DSID12_SHIFT                        12

/* DSRM :: CLR_TM1K_IND :: DSID11 [11:11] */
#define BCHP_DSRM_CLR_TM1K_IND_DSID11_MASK                         0x00000800
#define BCHP_DSRM_CLR_TM1K_IND_DSID11_SHIFT                        11

/* DSRM :: CLR_TM1K_IND :: DSID10 [10:10] */
#define BCHP_DSRM_CLR_TM1K_IND_DSID10_MASK                         0x00000400
#define BCHP_DSRM_CLR_TM1K_IND_DSID10_SHIFT                        10

/* DSRM :: CLR_TM1K_IND :: DSID9 [09:09] */
#define BCHP_DSRM_CLR_TM1K_IND_DSID9_MASK                          0x00000200
#define BCHP_DSRM_CLR_TM1K_IND_DSID9_SHIFT                         9

/* DSRM :: CLR_TM1K_IND :: DSID8 [08:08] */
#define BCHP_DSRM_CLR_TM1K_IND_DSID8_MASK                          0x00000100
#define BCHP_DSRM_CLR_TM1K_IND_DSID8_SHIFT                         8

/* DSRM :: CLR_TM1K_IND :: DSID7 [07:07] */
#define BCHP_DSRM_CLR_TM1K_IND_DSID7_MASK                          0x00000080
#define BCHP_DSRM_CLR_TM1K_IND_DSID7_SHIFT                         7

/* DSRM :: CLR_TM1K_IND :: DSID6 [06:06] */
#define BCHP_DSRM_CLR_TM1K_IND_DSID6_MASK                          0x00000040
#define BCHP_DSRM_CLR_TM1K_IND_DSID6_SHIFT                         6

/* DSRM :: CLR_TM1K_IND :: DSID5 [05:05] */
#define BCHP_DSRM_CLR_TM1K_IND_DSID5_MASK                          0x00000020
#define BCHP_DSRM_CLR_TM1K_IND_DSID5_SHIFT                         5

/* DSRM :: CLR_TM1K_IND :: DSID4 [04:04] */
#define BCHP_DSRM_CLR_TM1K_IND_DSID4_MASK                          0x00000010
#define BCHP_DSRM_CLR_TM1K_IND_DSID4_SHIFT                         4

/* DSRM :: CLR_TM1K_IND :: DSID3 [03:03] */
#define BCHP_DSRM_CLR_TM1K_IND_DSID3_MASK                          0x00000008
#define BCHP_DSRM_CLR_TM1K_IND_DSID3_SHIFT                         3

/* DSRM :: CLR_TM1K_IND :: DSID2 [02:02] */
#define BCHP_DSRM_CLR_TM1K_IND_DSID2_MASK                          0x00000004
#define BCHP_DSRM_CLR_TM1K_IND_DSID2_SHIFT                         2

/* DSRM :: CLR_TM1K_IND :: DSID1 [01:01] */
#define BCHP_DSRM_CLR_TM1K_IND_DSID1_MASK                          0x00000002
#define BCHP_DSRM_CLR_TM1K_IND_DSID1_SHIFT                         1

/* DSRM :: CLR_TM1K_IND :: DSID0 [00:00] */
#define BCHP_DSRM_CLR_TM1K_IND_DSID0_MASK                          0x00000001
#define BCHP_DSRM_CLR_TM1K_IND_DSID0_SHIFT                         0

/***************************************************************************
 *POWB_TC - DTP DSRM DSID Packet outside window burst terminal count Register
 ***************************************************************************/
/* DSRM :: POWB_TC :: reserved0 [31:12] */
#define BCHP_DSRM_POWB_TC_reserved0_MASK                           0xfffff000
#define BCHP_DSRM_POWB_TC_reserved0_SHIFT                          12

/* DSRM :: POWB_TC :: TC [11:00] */
#define BCHP_DSRM_POWB_TC_TC_MASK                                  0x00000fff
#define BCHP_DSRM_POWB_TC_TC_SHIFT                                 0

/***************************************************************************
 *TWOMIN_TC - DTP DSRM DSID Two Min Terminal Count Register
 ***************************************************************************/
/* DSRM :: TWOMIN_TC :: reserved0 [31:09] */
#define BCHP_DSRM_TWOMIN_TC_reserved0_MASK                         0xfffffe00
#define BCHP_DSRM_TWOMIN_TC_reserved0_SHIFT                        9

/* DSRM :: TWOMIN_TC :: TC [08:00] */
#define BCHP_DSRM_TWOMIN_TC_TC_MASK                                0x000001ff
#define BCHP_DSRM_TWOMIN_TC_TC_SHIFT                               0

/***************************************************************************
 *PRESCALE_TC - DTP DSRM DSID Prescale Terminal Count Register
 ***************************************************************************/
/* DSRM :: PRESCALE_TC :: reserved0 [31:09] */
#define BCHP_DSRM_PRESCALE_TC_reserved0_MASK                       0xfffffe00
#define BCHP_DSRM_PRESCALE_TC_reserved0_SHIFT                      9

/* DSRM :: PRESCALE_TC :: TC [08:00] */
#define BCHP_DSRM_PRESCALE_TC_TC_MASK                              0x000001ff
#define BCHP_DSRM_PRESCALE_TC_TC_SHIFT                             0

/***************************************************************************
 *CUR_MS_CNT_LOAD - DTP DSRM Current MS Counter Load Value Register
 ***************************************************************************/
/* DSRM :: CUR_MS_CNT_LOAD :: LOAD_VAL [31:00] */
#define BCHP_DSRM_CUR_MS_CNT_LOAD_LOAD_VAL_MASK                    0xffffffff
#define BCHP_DSRM_CUR_MS_CNT_LOAD_LOAD_VAL_SHIFT                   0

/***************************************************************************
 *CUR_MS_CNT - DTP DSRM Current MS Count Register
 ***************************************************************************/
/* DSRM :: CUR_MS_CNT :: COUNT [31:00] */
#define BCHP_DSRM_CUR_MS_CNT_COUNT_MASK                            0xffffffff
#define BCHP_DSRM_CUR_MS_CNT_COUNT_SHIFT                           0

/***************************************************************************
 *CUR_US_CNT - DTP DSRM Current US Count Register
 ***************************************************************************/
/* DSRM :: CUR_US_CNT :: COUNT [31:00] */
#define BCHP_DSRM_CUR_US_CNT_COUNT_MASK                            0xffffffff
#define BCHP_DSRM_CUR_US_CNT_COUNT_SHIFT                           0

/***************************************************************************
 *CUR_S_CNT - DTP DSRM Current Seconds Count Register
 ***************************************************************************/
/* DSRM :: CUR_S_CNT :: COUNT [31:00] */
#define BCHP_DSRM_CUR_S_CNT_COUNT_MASK                             0xffffffff
#define BCHP_DSRM_CUR_S_CNT_COUNT_SHIFT                            0

/***************************************************************************
 *FREE_CLSTR_FIFO - DTP DSRM Free Cluster FIFO Write Value Register
 ***************************************************************************/
/* DSRM :: FREE_CLSTR_FIFO :: reserved0 [31:07] */
#define BCHP_DSRM_FREE_CLSTR_FIFO_reserved0_MASK                   0xffffff80
#define BCHP_DSRM_FREE_CLSTR_FIFO_reserved0_SHIFT                  7

/* DSRM :: FREE_CLSTR_FIFO :: WR_VAL [06:00] */
#define BCHP_DSRM_FREE_CLSTR_FIFO_WR_VAL_MASK                      0x0000007f
#define BCHP_DSRM_FREE_CLSTR_FIFO_WR_VAL_SHIFT                     0

/***************************************************************************
 *FREE_CLSTR_FIFO_LVL - DTP DSRM Free Cluster FIFO Level Register
 ***************************************************************************/
/* DSRM :: FREE_CLSTR_FIFO_LVL :: reserved0 [31:08] */
#define BCHP_DSRM_FREE_CLSTR_FIFO_LVL_reserved0_MASK               0xffffff00
#define BCHP_DSRM_FREE_CLSTR_FIFO_LVL_reserved0_SHIFT              8

/* DSRM :: FREE_CLSTR_FIFO_LVL :: LEVEL [07:00] */
#define BCHP_DSRM_FREE_CLSTR_FIFO_LVL_LEVEL_MASK                   0x000000ff
#define BCHP_DSRM_FREE_CLSTR_FIFO_LVL_LEVEL_SHIFT                  0

/***************************************************************************
 *FREE_CLSTR_FIFO_LOW_WMK - DTP DSRM Free Cluster FIFO Low Watermark Register
 ***************************************************************************/
/* DSRM :: FREE_CLSTR_FIFO_LOW_WMK :: reserved0 [31:08] */
#define BCHP_DSRM_FREE_CLSTR_FIFO_LOW_WMK_reserved0_MASK           0xffffff00
#define BCHP_DSRM_FREE_CLSTR_FIFO_LOW_WMK_reserved0_SHIFT          8

/* DSRM :: FREE_CLSTR_FIFO_LOW_WMK :: LOW_WMK [07:00] */
#define BCHP_DSRM_FREE_CLSTR_FIFO_LOW_WMK_LOW_WMK_MASK             0x000000ff
#define BCHP_DSRM_FREE_CLSTR_FIFO_LOW_WMK_LOW_WMK_SHIFT            0

/***************************************************************************
 *DSID_ASSIGNED - DTP DSRM DSID Assigned Register
 ***************************************************************************/
/* DSRM :: DSID_ASSIGNED :: reserved0 [31:16] */
#define BCHP_DSRM_DSID_ASSIGNED_reserved0_MASK                     0xffff0000
#define BCHP_DSRM_DSID_ASSIGNED_reserved0_SHIFT                    16

/* DSRM :: DSID_ASSIGNED :: DSID15 [15:15] */
#define BCHP_DSRM_DSID_ASSIGNED_DSID15_MASK                        0x00008000
#define BCHP_DSRM_DSID_ASSIGNED_DSID15_SHIFT                       15

/* DSRM :: DSID_ASSIGNED :: DSID14 [14:14] */
#define BCHP_DSRM_DSID_ASSIGNED_DSID14_MASK                        0x00004000
#define BCHP_DSRM_DSID_ASSIGNED_DSID14_SHIFT                       14

/* DSRM :: DSID_ASSIGNED :: DSID13 [13:13] */
#define BCHP_DSRM_DSID_ASSIGNED_DSID13_MASK                        0x00002000
#define BCHP_DSRM_DSID_ASSIGNED_DSID13_SHIFT                       13

/* DSRM :: DSID_ASSIGNED :: DSID12 [12:12] */
#define BCHP_DSRM_DSID_ASSIGNED_DSID12_MASK                        0x00001000
#define BCHP_DSRM_DSID_ASSIGNED_DSID12_SHIFT                       12

/* DSRM :: DSID_ASSIGNED :: DSID11 [11:11] */
#define BCHP_DSRM_DSID_ASSIGNED_DSID11_MASK                        0x00000800
#define BCHP_DSRM_DSID_ASSIGNED_DSID11_SHIFT                       11

/* DSRM :: DSID_ASSIGNED :: DSID10 [10:10] */
#define BCHP_DSRM_DSID_ASSIGNED_DSID10_MASK                        0x00000400
#define BCHP_DSRM_DSID_ASSIGNED_DSID10_SHIFT                       10

/* DSRM :: DSID_ASSIGNED :: DSID9 [09:09] */
#define BCHP_DSRM_DSID_ASSIGNED_DSID9_MASK                         0x00000200
#define BCHP_DSRM_DSID_ASSIGNED_DSID9_SHIFT                        9

/* DSRM :: DSID_ASSIGNED :: DSID8 [08:08] */
#define BCHP_DSRM_DSID_ASSIGNED_DSID8_MASK                         0x00000100
#define BCHP_DSRM_DSID_ASSIGNED_DSID8_SHIFT                        8

/* DSRM :: DSID_ASSIGNED :: DSID7 [07:07] */
#define BCHP_DSRM_DSID_ASSIGNED_DSID7_MASK                         0x00000080
#define BCHP_DSRM_DSID_ASSIGNED_DSID7_SHIFT                        7

/* DSRM :: DSID_ASSIGNED :: DSID6 [06:06] */
#define BCHP_DSRM_DSID_ASSIGNED_DSID6_MASK                         0x00000040
#define BCHP_DSRM_DSID_ASSIGNED_DSID6_SHIFT                        6

/* DSRM :: DSID_ASSIGNED :: DSID5 [05:05] */
#define BCHP_DSRM_DSID_ASSIGNED_DSID5_MASK                         0x00000020
#define BCHP_DSRM_DSID_ASSIGNED_DSID5_SHIFT                        5

/* DSRM :: DSID_ASSIGNED :: DSID4 [04:04] */
#define BCHP_DSRM_DSID_ASSIGNED_DSID4_MASK                         0x00000010
#define BCHP_DSRM_DSID_ASSIGNED_DSID4_SHIFT                        4

/* DSRM :: DSID_ASSIGNED :: DSID3 [03:03] */
#define BCHP_DSRM_DSID_ASSIGNED_DSID3_MASK                         0x00000008
#define BCHP_DSRM_DSID_ASSIGNED_DSID3_SHIFT                        3

/* DSRM :: DSID_ASSIGNED :: DSID2 [02:02] */
#define BCHP_DSRM_DSID_ASSIGNED_DSID2_MASK                         0x00000004
#define BCHP_DSRM_DSID_ASSIGNED_DSID2_SHIFT                        2

/* DSRM :: DSID_ASSIGNED :: DSID1 [01:01] */
#define BCHP_DSRM_DSID_ASSIGNED_DSID1_MASK                         0x00000002
#define BCHP_DSRM_DSID_ASSIGNED_DSID1_SHIFT                        1

/* DSRM :: DSID_ASSIGNED :: DSID0 [00:00] */
#define BCHP_DSRM_DSID_ASSIGNED_DSID0_MASK                         0x00000001
#define BCHP_DSRM_DSID_ASSIGNED_DSID0_SHIFT                        0

/***************************************************************************
 *DSID_LEARNING - DTP DSRM DSID Assigned Register
 ***************************************************************************/
/* DSRM :: DSID_LEARNING :: reserved0 [31:16] */
#define BCHP_DSRM_DSID_LEARNING_reserved0_MASK                     0xffff0000
#define BCHP_DSRM_DSID_LEARNING_reserved0_SHIFT                    16

/* DSRM :: DSID_LEARNING :: DSID15 [15:15] */
#define BCHP_DSRM_DSID_LEARNING_DSID15_MASK                        0x00008000
#define BCHP_DSRM_DSID_LEARNING_DSID15_SHIFT                       15

/* DSRM :: DSID_LEARNING :: DSID14 [14:14] */
#define BCHP_DSRM_DSID_LEARNING_DSID14_MASK                        0x00004000
#define BCHP_DSRM_DSID_LEARNING_DSID14_SHIFT                       14

/* DSRM :: DSID_LEARNING :: DSID13 [13:13] */
#define BCHP_DSRM_DSID_LEARNING_DSID13_MASK                        0x00002000
#define BCHP_DSRM_DSID_LEARNING_DSID13_SHIFT                       13

/* DSRM :: DSID_LEARNING :: DSID12 [12:12] */
#define BCHP_DSRM_DSID_LEARNING_DSID12_MASK                        0x00001000
#define BCHP_DSRM_DSID_LEARNING_DSID12_SHIFT                       12

/* DSRM :: DSID_LEARNING :: DSID11 [11:11] */
#define BCHP_DSRM_DSID_LEARNING_DSID11_MASK                        0x00000800
#define BCHP_DSRM_DSID_LEARNING_DSID11_SHIFT                       11

/* DSRM :: DSID_LEARNING :: DSID10 [10:10] */
#define BCHP_DSRM_DSID_LEARNING_DSID10_MASK                        0x00000400
#define BCHP_DSRM_DSID_LEARNING_DSID10_SHIFT                       10

/* DSRM :: DSID_LEARNING :: DSID9 [09:09] */
#define BCHP_DSRM_DSID_LEARNING_DSID9_MASK                         0x00000200
#define BCHP_DSRM_DSID_LEARNING_DSID9_SHIFT                        9

/* DSRM :: DSID_LEARNING :: DSID8 [08:08] */
#define BCHP_DSRM_DSID_LEARNING_DSID8_MASK                         0x00000100
#define BCHP_DSRM_DSID_LEARNING_DSID8_SHIFT                        8

/* DSRM :: DSID_LEARNING :: DSID7 [07:07] */
#define BCHP_DSRM_DSID_LEARNING_DSID7_MASK                         0x00000080
#define BCHP_DSRM_DSID_LEARNING_DSID7_SHIFT                        7

/* DSRM :: DSID_LEARNING :: DSID6 [06:06] */
#define BCHP_DSRM_DSID_LEARNING_DSID6_MASK                         0x00000040
#define BCHP_DSRM_DSID_LEARNING_DSID6_SHIFT                        6

/* DSRM :: DSID_LEARNING :: DSID5 [05:05] */
#define BCHP_DSRM_DSID_LEARNING_DSID5_MASK                         0x00000020
#define BCHP_DSRM_DSID_LEARNING_DSID5_SHIFT                        5

/* DSRM :: DSID_LEARNING :: DSID4 [04:04] */
#define BCHP_DSRM_DSID_LEARNING_DSID4_MASK                         0x00000010
#define BCHP_DSRM_DSID_LEARNING_DSID4_SHIFT                        4

/* DSRM :: DSID_LEARNING :: DSID3 [03:03] */
#define BCHP_DSRM_DSID_LEARNING_DSID3_MASK                         0x00000008
#define BCHP_DSRM_DSID_LEARNING_DSID3_SHIFT                        3

/* DSRM :: DSID_LEARNING :: DSID2 [02:02] */
#define BCHP_DSRM_DSID_LEARNING_DSID2_MASK                         0x00000004
#define BCHP_DSRM_DSID_LEARNING_DSID2_SHIFT                        2

/* DSRM :: DSID_LEARNING :: DSID1 [01:01] */
#define BCHP_DSRM_DSID_LEARNING_DSID1_MASK                         0x00000002
#define BCHP_DSRM_DSID_LEARNING_DSID1_SHIFT                        1

/* DSRM :: DSID_LEARNING :: DSID0 [00:00] */
#define BCHP_DSRM_DSID_LEARNING_DSID0_MASK                         0x00000001
#define BCHP_DSRM_DSID_LEARNING_DSID0_SHIFT                        0

/***************************************************************************
 *DSID_CHG_STS - DTP DSRM DSID Change Status Register
 ***************************************************************************/
/* DSRM :: DSID_CHG_STS :: reserved0 [31:16] */
#define BCHP_DSRM_DSID_CHG_STS_reserved0_MASK                      0xffff0000
#define BCHP_DSRM_DSID_CHG_STS_reserved0_SHIFT                     16

/* DSRM :: DSID_CHG_STS :: DSID15 [15:15] */
#define BCHP_DSRM_DSID_CHG_STS_DSID15_MASK                         0x00008000
#define BCHP_DSRM_DSID_CHG_STS_DSID15_SHIFT                        15

/* DSRM :: DSID_CHG_STS :: DSID14 [14:14] */
#define BCHP_DSRM_DSID_CHG_STS_DSID14_MASK                         0x00004000
#define BCHP_DSRM_DSID_CHG_STS_DSID14_SHIFT                        14

/* DSRM :: DSID_CHG_STS :: DSID13 [13:13] */
#define BCHP_DSRM_DSID_CHG_STS_DSID13_MASK                         0x00002000
#define BCHP_DSRM_DSID_CHG_STS_DSID13_SHIFT                        13

/* DSRM :: DSID_CHG_STS :: DSID12 [12:12] */
#define BCHP_DSRM_DSID_CHG_STS_DSID12_MASK                         0x00001000
#define BCHP_DSRM_DSID_CHG_STS_DSID12_SHIFT                        12

/* DSRM :: DSID_CHG_STS :: DSID11 [11:11] */
#define BCHP_DSRM_DSID_CHG_STS_DSID11_MASK                         0x00000800
#define BCHP_DSRM_DSID_CHG_STS_DSID11_SHIFT                        11

/* DSRM :: DSID_CHG_STS :: DSID10 [10:10] */
#define BCHP_DSRM_DSID_CHG_STS_DSID10_MASK                         0x00000400
#define BCHP_DSRM_DSID_CHG_STS_DSID10_SHIFT                        10

/* DSRM :: DSID_CHG_STS :: DSID9 [09:09] */
#define BCHP_DSRM_DSID_CHG_STS_DSID9_MASK                          0x00000200
#define BCHP_DSRM_DSID_CHG_STS_DSID9_SHIFT                         9

/* DSRM :: DSID_CHG_STS :: DSID8 [08:08] */
#define BCHP_DSRM_DSID_CHG_STS_DSID8_MASK                          0x00000100
#define BCHP_DSRM_DSID_CHG_STS_DSID8_SHIFT                         8

/* DSRM :: DSID_CHG_STS :: DSID7 [07:07] */
#define BCHP_DSRM_DSID_CHG_STS_DSID7_MASK                          0x00000080
#define BCHP_DSRM_DSID_CHG_STS_DSID7_SHIFT                         7

/* DSRM :: DSID_CHG_STS :: DSID6 [06:06] */
#define BCHP_DSRM_DSID_CHG_STS_DSID6_MASK                          0x00000040
#define BCHP_DSRM_DSID_CHG_STS_DSID6_SHIFT                         6

/* DSRM :: DSID_CHG_STS :: DSID5 [05:05] */
#define BCHP_DSRM_DSID_CHG_STS_DSID5_MASK                          0x00000020
#define BCHP_DSRM_DSID_CHG_STS_DSID5_SHIFT                         5

/* DSRM :: DSID_CHG_STS :: DSID4 [04:04] */
#define BCHP_DSRM_DSID_CHG_STS_DSID4_MASK                          0x00000010
#define BCHP_DSRM_DSID_CHG_STS_DSID4_SHIFT                         4

/* DSRM :: DSID_CHG_STS :: DSID3 [03:03] */
#define BCHP_DSRM_DSID_CHG_STS_DSID3_MASK                          0x00000008
#define BCHP_DSRM_DSID_CHG_STS_DSID3_SHIFT                         3

/* DSRM :: DSID_CHG_STS :: DSID2 [02:02] */
#define BCHP_DSRM_DSID_CHG_STS_DSID2_MASK                          0x00000004
#define BCHP_DSRM_DSID_CHG_STS_DSID2_SHIFT                         2

/* DSRM :: DSID_CHG_STS :: DSID1 [01:01] */
#define BCHP_DSRM_DSID_CHG_STS_DSID1_MASK                          0x00000002
#define BCHP_DSRM_DSID_CHG_STS_DSID1_SHIFT                         1

/* DSRM :: DSID_CHG_STS :: DSID0 [00:00] */
#define BCHP_DSRM_DSID_CHG_STS_DSID0_MASK                          0x00000001
#define BCHP_DSRM_DSID_CHG_STS_DSID0_SHIFT                         0

/***************************************************************************
 *DSID_SCC_PENDING - DTP DSRM DSID SCC Pending Register
 ***************************************************************************/
/* DSRM :: DSID_SCC_PENDING :: reserved0 [31:16] */
#define BCHP_DSRM_DSID_SCC_PENDING_reserved0_MASK                  0xffff0000
#define BCHP_DSRM_DSID_SCC_PENDING_reserved0_SHIFT                 16

/* DSRM :: DSID_SCC_PENDING :: DSID15 [15:15] */
#define BCHP_DSRM_DSID_SCC_PENDING_DSID15_MASK                     0x00008000
#define BCHP_DSRM_DSID_SCC_PENDING_DSID15_SHIFT                    15

/* DSRM :: DSID_SCC_PENDING :: DSID14 [14:14] */
#define BCHP_DSRM_DSID_SCC_PENDING_DSID14_MASK                     0x00004000
#define BCHP_DSRM_DSID_SCC_PENDING_DSID14_SHIFT                    14

/* DSRM :: DSID_SCC_PENDING :: DSID13 [13:13] */
#define BCHP_DSRM_DSID_SCC_PENDING_DSID13_MASK                     0x00002000
#define BCHP_DSRM_DSID_SCC_PENDING_DSID13_SHIFT                    13

/* DSRM :: DSID_SCC_PENDING :: DSID12 [12:12] */
#define BCHP_DSRM_DSID_SCC_PENDING_DSID12_MASK                     0x00001000
#define BCHP_DSRM_DSID_SCC_PENDING_DSID12_SHIFT                    12

/* DSRM :: DSID_SCC_PENDING :: DSID11 [11:11] */
#define BCHP_DSRM_DSID_SCC_PENDING_DSID11_MASK                     0x00000800
#define BCHP_DSRM_DSID_SCC_PENDING_DSID11_SHIFT                    11

/* DSRM :: DSID_SCC_PENDING :: DSID10 [10:10] */
#define BCHP_DSRM_DSID_SCC_PENDING_DSID10_MASK                     0x00000400
#define BCHP_DSRM_DSID_SCC_PENDING_DSID10_SHIFT                    10

/* DSRM :: DSID_SCC_PENDING :: DSID9 [09:09] */
#define BCHP_DSRM_DSID_SCC_PENDING_DSID9_MASK                      0x00000200
#define BCHP_DSRM_DSID_SCC_PENDING_DSID9_SHIFT                     9

/* DSRM :: DSID_SCC_PENDING :: DSID8 [08:08] */
#define BCHP_DSRM_DSID_SCC_PENDING_DSID8_MASK                      0x00000100
#define BCHP_DSRM_DSID_SCC_PENDING_DSID8_SHIFT                     8

/* DSRM :: DSID_SCC_PENDING :: DSID7 [07:07] */
#define BCHP_DSRM_DSID_SCC_PENDING_DSID7_MASK                      0x00000080
#define BCHP_DSRM_DSID_SCC_PENDING_DSID7_SHIFT                     7

/* DSRM :: DSID_SCC_PENDING :: DSID6 [06:06] */
#define BCHP_DSRM_DSID_SCC_PENDING_DSID6_MASK                      0x00000040
#define BCHP_DSRM_DSID_SCC_PENDING_DSID6_SHIFT                     6

/* DSRM :: DSID_SCC_PENDING :: DSID5 [05:05] */
#define BCHP_DSRM_DSID_SCC_PENDING_DSID5_MASK                      0x00000020
#define BCHP_DSRM_DSID_SCC_PENDING_DSID5_SHIFT                     5

/* DSRM :: DSID_SCC_PENDING :: DSID4 [04:04] */
#define BCHP_DSRM_DSID_SCC_PENDING_DSID4_MASK                      0x00000010
#define BCHP_DSRM_DSID_SCC_PENDING_DSID4_SHIFT                     4

/* DSRM :: DSID_SCC_PENDING :: DSID3 [03:03] */
#define BCHP_DSRM_DSID_SCC_PENDING_DSID3_MASK                      0x00000008
#define BCHP_DSRM_DSID_SCC_PENDING_DSID3_SHIFT                     3

/* DSRM :: DSID_SCC_PENDING :: DSID2 [02:02] */
#define BCHP_DSRM_DSID_SCC_PENDING_DSID2_MASK                      0x00000004
#define BCHP_DSRM_DSID_SCC_PENDING_DSID2_SHIFT                     2

/* DSRM :: DSID_SCC_PENDING :: DSID1 [01:01] */
#define BCHP_DSRM_DSID_SCC_PENDING_DSID1_MASK                      0x00000002
#define BCHP_DSRM_DSID_SCC_PENDING_DSID1_SHIFT                     1

/* DSRM :: DSID_SCC_PENDING :: DSID0 [00:00] */
#define BCHP_DSRM_DSID_SCC_PENDING_DSID0_MASK                      0x00000001
#define BCHP_DSRM_DSID_SCC_PENDING_DSID0_SHIFT                     0

/***************************************************************************
 *FSM_CTRL - DTP DSRM FSM Control Register
 ***************************************************************************/
/* DSRM :: FSM_CTRL :: reserved0 [31:09] */
#define BCHP_DSRM_FSM_CTRL_reserved0_MASK                          0xfffffe00
#define BCHP_DSRM_FSM_CTRL_reserved0_SHIFT                         9

/* DSRM :: FSM_CTRL :: TKNACS_DISABLE [08:08] */
#define BCHP_DSRM_FSM_CTRL_TKNACS_DISABLE_MASK                     0x00000100
#define BCHP_DSRM_FSM_CTRL_TKNACS_DISABLE_SHIFT                    8

/* DSRM :: FSM_CTRL :: TMOUT_DISABLE [07:07] */
#define BCHP_DSRM_FSM_CTRL_TMOUT_DISABLE_MASK                      0x00000080
#define BCHP_DSRM_FSM_CTRL_TMOUT_DISABLE_SHIFT                     7

/* DSRM :: FSM_CTRL :: RLD_DISABLE [06:06] */
#define BCHP_DSRM_FSM_CTRL_RLD_DISABLE_MASK                        0x00000040
#define BCHP_DSRM_FSM_CTRL_RLD_DISABLE_SHIFT                       6

/* DSRM :: FSM_CTRL :: SPARSE_ARY_DISABLE [05:05] */
#define BCHP_DSRM_FSM_CTRL_SPARSE_ARY_DISABLE_MASK                 0x00000020
#define BCHP_DSRM_FSM_CTRL_SPARSE_ARY_DISABLE_SHIFT                5

/* DSRM :: FSM_CTRL :: CLSTR_DISABLE [04:04] */
#define BCHP_DSRM_FSM_CTRL_CLSTR_DISABLE_MASK                      0x00000010
#define BCHP_DSRM_FSM_CTRL_CLSTR_DISABLE_SHIFT                     4

/* DSRM :: FSM_CTRL :: TAG_DISABLE [03:03] */
#define BCHP_DSRM_FSM_CTRL_TAG_DISABLE_MASK                        0x00000008
#define BCHP_DSRM_FSM_CTRL_TAG_DISABLE_SHIFT                       3

/* DSRM :: FSM_CTRL :: UPDATE_DISABLE [02:02] */
#define BCHP_DSRM_FSM_CTRL_UPDATE_DISABLE_MASK                     0x00000004
#define BCHP_DSRM_FSM_CTRL_UPDATE_DISABLE_SHIFT                    2

/* DSRM :: FSM_CTRL :: TKNIN_DISABLE [01:01] */
#define BCHP_DSRM_FSM_CTRL_TKNIN_DISABLE_MASK                      0x00000002
#define BCHP_DSRM_FSM_CTRL_TKNIN_DISABLE_SHIFT                     1

/* DSRM :: FSM_CTRL :: STIO_DISABLE [00:00] */
#define BCHP_DSRM_FSM_CTRL_STIO_DISABLE_MASK                       0x00000001
#define BCHP_DSRM_FSM_CTRL_STIO_DISABLE_SHIFT                      0

/***************************************************************************
 *FSM_ERR - DTP DSRM FSM Error Status Register
 ***************************************************************************/
/* DSRM :: FSM_ERR :: reserved0 [31:15] */
#define BCHP_DSRM_FSM_ERR_reserved0_MASK                           0xffff8000
#define BCHP_DSRM_FSM_ERR_reserved0_SHIFT                          15

/* DSRM :: FSM_ERR :: UPDT_ERR0 [14:14] */
#define BCHP_DSRM_FSM_ERR_UPDT_ERR0_MASK                           0x00004000
#define BCHP_DSRM_FSM_ERR_UPDT_ERR0_SHIFT                          14

/* DSRM :: FSM_ERR :: TKNIN_ERR0 [13:13] */
#define BCHP_DSRM_FSM_ERR_TKNIN_ERR0_MASK                          0x00002000
#define BCHP_DSRM_FSM_ERR_TKNIN_ERR0_SHIFT                         13

/* DSRM :: FSM_ERR :: TKNACS_ERR0 [12:12] */
#define BCHP_DSRM_FSM_ERR_TKNACS_ERR0_MASK                         0x00001000
#define BCHP_DSRM_FSM_ERR_TKNACS_ERR0_SHIFT                        12

/* DSRM :: FSM_ERR :: SA_ERR0 [11:11] */
#define BCHP_DSRM_FSM_ERR_SA_ERR0_MASK                             0x00000800
#define BCHP_DSRM_FSM_ERR_SA_ERR0_SHIFT                            11

/* DSRM :: FSM_ERR :: TMOUT_ERR1 [10:10] */
#define BCHP_DSRM_FSM_ERR_TMOUT_ERR1_MASK                          0x00000400
#define BCHP_DSRM_FSM_ERR_TMOUT_ERR1_SHIFT                         10

/* DSRM :: FSM_ERR :: TMOUT_ERR0 [09:09] */
#define BCHP_DSRM_FSM_ERR_TMOUT_ERR0_MASK                          0x00000200
#define BCHP_DSRM_FSM_ERR_TMOUT_ERR0_SHIFT                         9

/* DSRM :: FSM_ERR :: RLD_ERR0 [08:08] */
#define BCHP_DSRM_FSM_ERR_RLD_ERR0_MASK                            0x00000100
#define BCHP_DSRM_FSM_ERR_RLD_ERR0_SHIFT                           8

/* DSRM :: FSM_ERR :: CLSTR_ERR0 [07:07] */
#define BCHP_DSRM_FSM_ERR_CLSTR_ERR0_MASK                          0x00000080
#define BCHP_DSRM_FSM_ERR_CLSTR_ERR0_SHIFT                         7

/* DSRM :: FSM_ERR :: TAG_ERR2 [06:06] */
#define BCHP_DSRM_FSM_ERR_TAG_ERR2_MASK                            0x00000040
#define BCHP_DSRM_FSM_ERR_TAG_ERR2_SHIFT                           6

/* DSRM :: FSM_ERR :: TAG_ERR1 [05:05] */
#define BCHP_DSRM_FSM_ERR_TAG_ERR1_MASK                            0x00000020
#define BCHP_DSRM_FSM_ERR_TAG_ERR1_SHIFT                           5

/* DSRM :: FSM_ERR :: TAG_ERR0 [04:04] */
#define BCHP_DSRM_FSM_ERR_TAG_ERR0_MASK                            0x00000010
#define BCHP_DSRM_FSM_ERR_TAG_ERR0_SHIFT                           4

/* DSRM :: FSM_ERR :: STIO_ERR3 [03:03] */
#define BCHP_DSRM_FSM_ERR_STIO_ERR3_MASK                           0x00000008
#define BCHP_DSRM_FSM_ERR_STIO_ERR3_SHIFT                          3

/* DSRM :: FSM_ERR :: STIO_ERR2 [02:02] */
#define BCHP_DSRM_FSM_ERR_STIO_ERR2_MASK                           0x00000004
#define BCHP_DSRM_FSM_ERR_STIO_ERR2_SHIFT                          2

/* DSRM :: FSM_ERR :: STIO_ERR1 [01:01] */
#define BCHP_DSRM_FSM_ERR_STIO_ERR1_MASK                           0x00000002
#define BCHP_DSRM_FSM_ERR_STIO_ERR1_SHIFT                          1

/* DSRM :: FSM_ERR :: STIO_ERR0 [00:00] */
#define BCHP_DSRM_FSM_ERR_STIO_ERR0_MASK                           0x00000001
#define BCHP_DSRM_FSM_ERR_STIO_ERR0_SHIFT                          0

/***************************************************************************
 *DSID_TAGC_DIRTY - DTP DSRM DSID Tag Cache Dirty Status Register
 ***************************************************************************/
/* DSRM :: DSID_TAGC_DIRTY :: reserved0 [31:16] */
#define BCHP_DSRM_DSID_TAGC_DIRTY_reserved0_MASK                   0xffff0000
#define BCHP_DSRM_DSID_TAGC_DIRTY_reserved0_SHIFT                  16

/* DSRM :: DSID_TAGC_DIRTY :: DSID15 [15:15] */
#define BCHP_DSRM_DSID_TAGC_DIRTY_DSID15_MASK                      0x00008000
#define BCHP_DSRM_DSID_TAGC_DIRTY_DSID15_SHIFT                     15

/* DSRM :: DSID_TAGC_DIRTY :: DSID14 [14:14] */
#define BCHP_DSRM_DSID_TAGC_DIRTY_DSID14_MASK                      0x00004000
#define BCHP_DSRM_DSID_TAGC_DIRTY_DSID14_SHIFT                     14

/* DSRM :: DSID_TAGC_DIRTY :: DSID13 [13:13] */
#define BCHP_DSRM_DSID_TAGC_DIRTY_DSID13_MASK                      0x00002000
#define BCHP_DSRM_DSID_TAGC_DIRTY_DSID13_SHIFT                     13

/* DSRM :: DSID_TAGC_DIRTY :: DSID12 [12:12] */
#define BCHP_DSRM_DSID_TAGC_DIRTY_DSID12_MASK                      0x00001000
#define BCHP_DSRM_DSID_TAGC_DIRTY_DSID12_SHIFT                     12

/* DSRM :: DSID_TAGC_DIRTY :: DSID11 [11:11] */
#define BCHP_DSRM_DSID_TAGC_DIRTY_DSID11_MASK                      0x00000800
#define BCHP_DSRM_DSID_TAGC_DIRTY_DSID11_SHIFT                     11

/* DSRM :: DSID_TAGC_DIRTY :: DSID10 [10:10] */
#define BCHP_DSRM_DSID_TAGC_DIRTY_DSID10_MASK                      0x00000400
#define BCHP_DSRM_DSID_TAGC_DIRTY_DSID10_SHIFT                     10

/* DSRM :: DSID_TAGC_DIRTY :: DSID9 [09:09] */
#define BCHP_DSRM_DSID_TAGC_DIRTY_DSID9_MASK                       0x00000200
#define BCHP_DSRM_DSID_TAGC_DIRTY_DSID9_SHIFT                      9

/* DSRM :: DSID_TAGC_DIRTY :: DSID8 [08:08] */
#define BCHP_DSRM_DSID_TAGC_DIRTY_DSID8_MASK                       0x00000100
#define BCHP_DSRM_DSID_TAGC_DIRTY_DSID8_SHIFT                      8

/* DSRM :: DSID_TAGC_DIRTY :: DSID7 [07:07] */
#define BCHP_DSRM_DSID_TAGC_DIRTY_DSID7_MASK                       0x00000080
#define BCHP_DSRM_DSID_TAGC_DIRTY_DSID7_SHIFT                      7

/* DSRM :: DSID_TAGC_DIRTY :: DSID6 [06:06] */
#define BCHP_DSRM_DSID_TAGC_DIRTY_DSID6_MASK                       0x00000040
#define BCHP_DSRM_DSID_TAGC_DIRTY_DSID6_SHIFT                      6

/* DSRM :: DSID_TAGC_DIRTY :: DSID5 [05:05] */
#define BCHP_DSRM_DSID_TAGC_DIRTY_DSID5_MASK                       0x00000020
#define BCHP_DSRM_DSID_TAGC_DIRTY_DSID5_SHIFT                      5

/* DSRM :: DSID_TAGC_DIRTY :: DSID4 [04:04] */
#define BCHP_DSRM_DSID_TAGC_DIRTY_DSID4_MASK                       0x00000010
#define BCHP_DSRM_DSID_TAGC_DIRTY_DSID4_SHIFT                      4

/* DSRM :: DSID_TAGC_DIRTY :: DSID3 [03:03] */
#define BCHP_DSRM_DSID_TAGC_DIRTY_DSID3_MASK                       0x00000008
#define BCHP_DSRM_DSID_TAGC_DIRTY_DSID3_SHIFT                      3

/* DSRM :: DSID_TAGC_DIRTY :: DSID2 [02:02] */
#define BCHP_DSRM_DSID_TAGC_DIRTY_DSID2_MASK                       0x00000004
#define BCHP_DSRM_DSID_TAGC_DIRTY_DSID2_SHIFT                      2

/* DSRM :: DSID_TAGC_DIRTY :: DSID1 [01:01] */
#define BCHP_DSRM_DSID_TAGC_DIRTY_DSID1_MASK                       0x00000002
#define BCHP_DSRM_DSID_TAGC_DIRTY_DSID1_SHIFT                      1

/* DSRM :: DSID_TAGC_DIRTY :: DSID0 [00:00] */
#define BCHP_DSRM_DSID_TAGC_DIRTY_DSID0_MASK                       0x00000001
#define BCHP_DSRM_DSID_TAGC_DIRTY_DSID0_SHIFT                      0

/***************************************************************************
 *DSID_CLSTR_DIRTY - DTP DSRM DSID Cluster Dirty Status Register
 ***************************************************************************/
/* DSRM :: DSID_CLSTR_DIRTY :: reserved0 [31:16] */
#define BCHP_DSRM_DSID_CLSTR_DIRTY_reserved0_MASK                  0xffff0000
#define BCHP_DSRM_DSID_CLSTR_DIRTY_reserved0_SHIFT                 16

/* DSRM :: DSID_CLSTR_DIRTY :: DSID15 [15:15] */
#define BCHP_DSRM_DSID_CLSTR_DIRTY_DSID15_MASK                     0x00008000
#define BCHP_DSRM_DSID_CLSTR_DIRTY_DSID15_SHIFT                    15

/* DSRM :: DSID_CLSTR_DIRTY :: DSID14 [14:14] */
#define BCHP_DSRM_DSID_CLSTR_DIRTY_DSID14_MASK                     0x00004000
#define BCHP_DSRM_DSID_CLSTR_DIRTY_DSID14_SHIFT                    14

/* DSRM :: DSID_CLSTR_DIRTY :: DSID13 [13:13] */
#define BCHP_DSRM_DSID_CLSTR_DIRTY_DSID13_MASK                     0x00002000
#define BCHP_DSRM_DSID_CLSTR_DIRTY_DSID13_SHIFT                    13

/* DSRM :: DSID_CLSTR_DIRTY :: DSID12 [12:12] */
#define BCHP_DSRM_DSID_CLSTR_DIRTY_DSID12_MASK                     0x00001000
#define BCHP_DSRM_DSID_CLSTR_DIRTY_DSID12_SHIFT                    12

/* DSRM :: DSID_CLSTR_DIRTY :: DSID11 [11:11] */
#define BCHP_DSRM_DSID_CLSTR_DIRTY_DSID11_MASK                     0x00000800
#define BCHP_DSRM_DSID_CLSTR_DIRTY_DSID11_SHIFT                    11

/* DSRM :: DSID_CLSTR_DIRTY :: DSID10 [10:10] */
#define BCHP_DSRM_DSID_CLSTR_DIRTY_DSID10_MASK                     0x00000400
#define BCHP_DSRM_DSID_CLSTR_DIRTY_DSID10_SHIFT                    10

/* DSRM :: DSID_CLSTR_DIRTY :: DSID9 [09:09] */
#define BCHP_DSRM_DSID_CLSTR_DIRTY_DSID9_MASK                      0x00000200
#define BCHP_DSRM_DSID_CLSTR_DIRTY_DSID9_SHIFT                     9

/* DSRM :: DSID_CLSTR_DIRTY :: DSID8 [08:08] */
#define BCHP_DSRM_DSID_CLSTR_DIRTY_DSID8_MASK                      0x00000100
#define BCHP_DSRM_DSID_CLSTR_DIRTY_DSID8_SHIFT                     8

/* DSRM :: DSID_CLSTR_DIRTY :: DSID7 [07:07] */
#define BCHP_DSRM_DSID_CLSTR_DIRTY_DSID7_MASK                      0x00000080
#define BCHP_DSRM_DSID_CLSTR_DIRTY_DSID7_SHIFT                     7

/* DSRM :: DSID_CLSTR_DIRTY :: DSID6 [06:06] */
#define BCHP_DSRM_DSID_CLSTR_DIRTY_DSID6_MASK                      0x00000040
#define BCHP_DSRM_DSID_CLSTR_DIRTY_DSID6_SHIFT                     6

/* DSRM :: DSID_CLSTR_DIRTY :: DSID5 [05:05] */
#define BCHP_DSRM_DSID_CLSTR_DIRTY_DSID5_MASK                      0x00000020
#define BCHP_DSRM_DSID_CLSTR_DIRTY_DSID5_SHIFT                     5

/* DSRM :: DSID_CLSTR_DIRTY :: DSID4 [04:04] */
#define BCHP_DSRM_DSID_CLSTR_DIRTY_DSID4_MASK                      0x00000010
#define BCHP_DSRM_DSID_CLSTR_DIRTY_DSID4_SHIFT                     4

/* DSRM :: DSID_CLSTR_DIRTY :: DSID3 [03:03] */
#define BCHP_DSRM_DSID_CLSTR_DIRTY_DSID3_MASK                      0x00000008
#define BCHP_DSRM_DSID_CLSTR_DIRTY_DSID3_SHIFT                     3

/* DSRM :: DSID_CLSTR_DIRTY :: DSID2 [02:02] */
#define BCHP_DSRM_DSID_CLSTR_DIRTY_DSID2_MASK                      0x00000004
#define BCHP_DSRM_DSID_CLSTR_DIRTY_DSID2_SHIFT                     2

/* DSRM :: DSID_CLSTR_DIRTY :: DSID1 [01:01] */
#define BCHP_DSRM_DSID_CLSTR_DIRTY_DSID1_MASK                      0x00000002
#define BCHP_DSRM_DSID_CLSTR_DIRTY_DSID1_SHIFT                     1

/* DSRM :: DSID_CLSTR_DIRTY :: DSID0 [00:00] */
#define BCHP_DSRM_DSID_CLSTR_DIRTY_DSID0_MASK                      0x00000001
#define BCHP_DSRM_DSID_CLSTR_DIRTY_DSID0_SHIFT                     0

/***************************************************************************
 *TIMEOUT_VAL - DTP DSRM Timeout Value Register
 ***************************************************************************/
/* DSRM :: TIMEOUT_VAL :: reserved0 [31:12] */
#define BCHP_DSRM_TIMEOUT_VAL_reserved0_MASK                       0xfffff000
#define BCHP_DSRM_TIMEOUT_VAL_reserved0_SHIFT                      12

/* DSRM :: TIMEOUT_VAL :: TIMEOUT_VAL [11:00] */
#define BCHP_DSRM_TIMEOUT_VAL_TIMEOUT_VAL_MASK                     0x00000fff
#define BCHP_DSRM_TIMEOUT_VAL_TIMEOUT_VAL_SHIFT                    0

/***************************************************************************
 *TIMEOUT_ERR - DTP DSRM Timeout Error Status Register
 ***************************************************************************/
/* DSRM :: TIMEOUT_ERR :: reserved0 [31:14] */
#define BCHP_DSRM_TIMEOUT_ERR_reserved0_MASK                       0xffffc000
#define BCHP_DSRM_TIMEOUT_ERR_reserved0_SHIFT                      14

/* DSRM :: TIMEOUT_ERR :: TMOUT_MEM_ERR [13:13] */
#define BCHP_DSRM_TIMEOUT_ERR_TMOUT_MEM_ERR_MASK                   0x00002000
#define BCHP_DSRM_TIMEOUT_ERR_TMOUT_MEM_ERR_SHIFT                  13

/* DSRM :: TIMEOUT_ERR :: TMOUT_ENG_ERR [12:12] */
#define BCHP_DSRM_TIMEOUT_ERR_TMOUT_ENG_ERR_MASK                   0x00001000
#define BCHP_DSRM_TIMEOUT_ERR_TMOUT_ENG_ERR_SHIFT                  12

/* DSRM :: TIMEOUT_ERR :: RLD_MEM_ERR [11:11] */
#define BCHP_DSRM_TIMEOUT_ERR_RLD_MEM_ERR_MASK                     0x00000800
#define BCHP_DSRM_TIMEOUT_ERR_RLD_MEM_ERR_SHIFT                    11

/* DSRM :: TIMEOUT_ERR :: RLD_ENG_ERR [10:10] */
#define BCHP_DSRM_TIMEOUT_ERR_RLD_ENG_ERR_MASK                     0x00000400
#define BCHP_DSRM_TIMEOUT_ERR_RLD_ENG_ERR_SHIFT                    10

/* DSRM :: TIMEOUT_ERR :: SA_MEM_ERR [09:09] */
#define BCHP_DSRM_TIMEOUT_ERR_SA_MEM_ERR_MASK                      0x00000200
#define BCHP_DSRM_TIMEOUT_ERR_SA_MEM_ERR_SHIFT                     9

/* DSRM :: TIMEOUT_ERR :: SA_ENG_ERR [08:08] */
#define BCHP_DSRM_TIMEOUT_ERR_SA_ENG_ERR_MASK                      0x00000100
#define BCHP_DSRM_TIMEOUT_ERR_SA_ENG_ERR_SHIFT                     8

/* DSRM :: TIMEOUT_ERR :: CLSTR_MEM_ERR [07:07] */
#define BCHP_DSRM_TIMEOUT_ERR_CLSTR_MEM_ERR_MASK                   0x00000080
#define BCHP_DSRM_TIMEOUT_ERR_CLSTR_MEM_ERR_SHIFT                  7

/* DSRM :: TIMEOUT_ERR :: CLSTR_ENG_ERR [06:06] */
#define BCHP_DSRM_TIMEOUT_ERR_CLSTR_ENG_ERR_MASK                   0x00000040
#define BCHP_DSRM_TIMEOUT_ERR_CLSTR_ENG_ERR_SHIFT                  6

/* DSRM :: TIMEOUT_ERR :: TAGC_MEM_ERR [05:05] */
#define BCHP_DSRM_TIMEOUT_ERR_TAGC_MEM_ERR_MASK                    0x00000020
#define BCHP_DSRM_TIMEOUT_ERR_TAGC_MEM_ERR_SHIFT                   5

/* DSRM :: TIMEOUT_ERR :: TAG_MEM_ERR [04:04] */
#define BCHP_DSRM_TIMEOUT_ERR_TAG_MEM_ERR_MASK                     0x00000010
#define BCHP_DSRM_TIMEOUT_ERR_TAG_MEM_ERR_SHIFT                    4

/* DSRM :: TIMEOUT_ERR :: TAG_ENG_ERR [03:03] */
#define BCHP_DSRM_TIMEOUT_ERR_TAG_ENG_ERR_MASK                     0x00000008
#define BCHP_DSRM_TIMEOUT_ERR_TAG_ENG_ERR_SHIFT                    3

/* DSRM :: TIMEOUT_ERR :: UPDATE_ENG_ERR [02:02] */
#define BCHP_DSRM_TIMEOUT_ERR_UPDATE_ENG_ERR_MASK                  0x00000004
#define BCHP_DSRM_TIMEOUT_ERR_UPDATE_ENG_ERR_SHIFT                 2

/* DSRM :: TIMEOUT_ERR :: STATS_MEM_ERR [01:01] */
#define BCHP_DSRM_TIMEOUT_ERR_STATS_MEM_ERR_MASK                   0x00000002
#define BCHP_DSRM_TIMEOUT_ERR_STATS_MEM_ERR_SHIFT                  1

/* DSRM :: TIMEOUT_ERR :: STATE_MEM_ERR [00:00] */
#define BCHP_DSRM_TIMEOUT_ERR_STATE_MEM_ERR_MASK                   0x00000001
#define BCHP_DSRM_TIMEOUT_ERR_STATE_MEM_ERR_SHIFT                  0

/***************************************************************************
 *ERRCAP_STAT - DTP DSRM Error Capture Status Register
 ***************************************************************************/
/* DSRM :: ERRCAP_STAT :: reserved0 [31:05] */
#define BCHP_DSRM_ERRCAP_STAT_reserved0_MASK                       0xffffffe0
#define BCHP_DSRM_ERRCAP_STAT_reserved0_SHIFT                      5

/* DSRM :: ERRCAP_STAT :: DIAG_HIGH_MATCH [04:04] */
#define BCHP_DSRM_ERRCAP_STAT_DIAG_HIGH_MATCH_MASK                 0x00000010
#define BCHP_DSRM_ERRCAP_STAT_DIAG_HIGH_MATCH_SHIFT                4

/* DSRM :: ERRCAP_STAT :: DIAG_LOW_MATCH [03:03] */
#define BCHP_DSRM_ERRCAP_STAT_DIAG_LOW_MATCH_MASK                  0x00000008
#define BCHP_DSRM_ERRCAP_STAT_DIAG_LOW_MATCH_SHIFT                 3

/* DSRM :: ERRCAP_STAT :: FSM_ERR [02:02] */
#define BCHP_DSRM_ERRCAP_STAT_FSM_ERR_MASK                         0x00000004
#define BCHP_DSRM_ERRCAP_STAT_FSM_ERR_SHIFT                        2

/* DSRM :: ERRCAP_STAT :: ARB_TIMEOUT_ERR [01:01] */
#define BCHP_DSRM_ERRCAP_STAT_ARB_TIMEOUT_ERR_MASK                 0x00000002
#define BCHP_DSRM_ERRCAP_STAT_ARB_TIMEOUT_ERR_SHIFT                1

/* DSRM :: ERRCAP_STAT :: TKN_STATUS [00:00] */
#define BCHP_DSRM_ERRCAP_STAT_TKN_STATUS_MASK                      0x00000001
#define BCHP_DSRM_ERRCAP_STAT_TKN_STATUS_SHIFT                     0

/***************************************************************************
 *UBCAP_MASK - DTP DSRM Ubus Capture Mask Register
 ***************************************************************************/
/* DSRM :: UBCAP_MASK :: reserved0 [31:05] */
#define BCHP_DSRM_UBCAP_MASK_reserved0_MASK                        0xffffffe0
#define BCHP_DSRM_UBCAP_MASK_reserved0_SHIFT                       5

/* DSRM :: UBCAP_MASK :: DIAG_HIGH_MATCH_MASK [04:04] */
#define BCHP_DSRM_UBCAP_MASK_DIAG_HIGH_MATCH_MASK_MASK             0x00000010
#define BCHP_DSRM_UBCAP_MASK_DIAG_HIGH_MATCH_MASK_SHIFT            4

/* DSRM :: UBCAP_MASK :: DIAG_LOW_MATCH_MASK [03:03] */
#define BCHP_DSRM_UBCAP_MASK_DIAG_LOW_MATCH_MASK_MASK              0x00000008
#define BCHP_DSRM_UBCAP_MASK_DIAG_LOW_MATCH_MASK_SHIFT             3

/* DSRM :: UBCAP_MASK :: FSM_ERR_MASK [02:02] */
#define BCHP_DSRM_UBCAP_MASK_FSM_ERR_MASK_MASK                     0x00000004
#define BCHP_DSRM_UBCAP_MASK_FSM_ERR_MASK_SHIFT                    2

/* DSRM :: UBCAP_MASK :: ARB_TIMEOUT_ERR_MASK [01:01] */
#define BCHP_DSRM_UBCAP_MASK_ARB_TIMEOUT_ERR_MASK_MASK             0x00000002
#define BCHP_DSRM_UBCAP_MASK_ARB_TIMEOUT_ERR_MASK_SHIFT            1

/* DSRM :: UBCAP_MASK :: TKN_STATUS_MASK [00:00] */
#define BCHP_DSRM_UBCAP_MASK_TKN_STATUS_MASK_MASK                  0x00000001
#define BCHP_DSRM_UBCAP_MASK_TKN_STATUS_MASK_SHIFT                 0

/***************************************************************************
 *DIAGCAP_MASK - DTP DSRM Diag Capture Mask Register
 ***************************************************************************/
/* DSRM :: DIAGCAP_MASK :: reserved0 [31:05] */
#define BCHP_DSRM_DIAGCAP_MASK_reserved0_MASK                      0xffffffe0
#define BCHP_DSRM_DIAGCAP_MASK_reserved0_SHIFT                     5

/* DSRM :: DIAGCAP_MASK :: DIAG_HIGH_MATCH_MASK [04:04] */
#define BCHP_DSRM_DIAGCAP_MASK_DIAG_HIGH_MATCH_MASK_MASK           0x00000010
#define BCHP_DSRM_DIAGCAP_MASK_DIAG_HIGH_MATCH_MASK_SHIFT          4

/* DSRM :: DIAGCAP_MASK :: DIAG_LOW_MATCH_MASK [03:03] */
#define BCHP_DSRM_DIAGCAP_MASK_DIAG_LOW_MATCH_MASK_MASK            0x00000008
#define BCHP_DSRM_DIAGCAP_MASK_DIAG_LOW_MATCH_MASK_SHIFT           3

/* DSRM :: DIAGCAP_MASK :: FSM_ERR_MASK [02:02] */
#define BCHP_DSRM_DIAGCAP_MASK_FSM_ERR_MASK_MASK                   0x00000004
#define BCHP_DSRM_DIAGCAP_MASK_FSM_ERR_MASK_SHIFT                  2

/* DSRM :: DIAGCAP_MASK :: ARB_TIMEOUT_ERR_MASK [01:01] */
#define BCHP_DSRM_DIAGCAP_MASK_ARB_TIMEOUT_ERR_MASK_MASK           0x00000002
#define BCHP_DSRM_DIAGCAP_MASK_ARB_TIMEOUT_ERR_MASK_SHIFT          1

/* DSRM :: DIAGCAP_MASK :: TKN_STATUS_MASK [00:00] */
#define BCHP_DSRM_DIAGCAP_MASK_TKN_STATUS_MASK_MASK                0x00000001
#define BCHP_DSRM_DIAGCAP_MASK_TKN_STATUS_MASK_SHIFT               0

/***************************************************************************
 *REVISION - DTP DSRM Diag Capture Mask Register
 ***************************************************************************/
/* DSRM :: REVISION :: reserved0 [31:16] */
#define BCHP_DSRM_REVISION_reserved0_MASK                          0xffff0000
#define BCHP_DSRM_REVISION_reserved0_SHIFT                         16

/* DSRM :: REVISION :: MAJOR_REV [15:08] */
#define BCHP_DSRM_REVISION_MAJOR_REV_MASK                          0x0000ff00
#define BCHP_DSRM_REVISION_MAJOR_REV_SHIFT                         8

/* DSRM :: REVISION :: MINOR_REV [07:00] */
#define BCHP_DSRM_REVISION_MINOR_REV_MASK                          0x000000ff
#define BCHP_DSRM_REVISION_MINOR_REV_SHIFT                         0

/***************************************************************************
 *FSM_SW_CTRL - DTP DSRM FSM Software Control Register
 ***************************************************************************/
/* DSRM :: FSM_SW_CTRL :: reserved0 [31:09] */
#define BCHP_DSRM_FSM_SW_CTRL_reserved0_MASK                       0xfffffe00
#define BCHP_DSRM_FSM_SW_CTRL_reserved0_SHIFT                      9

/* DSRM :: FSM_SW_CTRL :: TKNACS_DISABLE [08:08] */
#define BCHP_DSRM_FSM_SW_CTRL_TKNACS_DISABLE_MASK                  0x00000100
#define BCHP_DSRM_FSM_SW_CTRL_TKNACS_DISABLE_SHIFT                 8

/* DSRM :: FSM_SW_CTRL :: TMOUT_DISABLE [07:07] */
#define BCHP_DSRM_FSM_SW_CTRL_TMOUT_DISABLE_MASK                   0x00000080
#define BCHP_DSRM_FSM_SW_CTRL_TMOUT_DISABLE_SHIFT                  7

/* DSRM :: FSM_SW_CTRL :: RLD_DISABLE [06:06] */
#define BCHP_DSRM_FSM_SW_CTRL_RLD_DISABLE_MASK                     0x00000040
#define BCHP_DSRM_FSM_SW_CTRL_RLD_DISABLE_SHIFT                    6

/* DSRM :: FSM_SW_CTRL :: SPARSE_ARY_DISABLE [05:05] */
#define BCHP_DSRM_FSM_SW_CTRL_SPARSE_ARY_DISABLE_MASK              0x00000020
#define BCHP_DSRM_FSM_SW_CTRL_SPARSE_ARY_DISABLE_SHIFT             5

/* DSRM :: FSM_SW_CTRL :: CLSTR_DISABLE [04:04] */
#define BCHP_DSRM_FSM_SW_CTRL_CLSTR_DISABLE_MASK                   0x00000010
#define BCHP_DSRM_FSM_SW_CTRL_CLSTR_DISABLE_SHIFT                  4

/* DSRM :: FSM_SW_CTRL :: TAG_DISABLE [03:03] */
#define BCHP_DSRM_FSM_SW_CTRL_TAG_DISABLE_MASK                     0x00000008
#define BCHP_DSRM_FSM_SW_CTRL_TAG_DISABLE_SHIFT                    3

/* DSRM :: FSM_SW_CTRL :: UPDATE_DISABLE [02:02] */
#define BCHP_DSRM_FSM_SW_CTRL_UPDATE_DISABLE_MASK                  0x00000004
#define BCHP_DSRM_FSM_SW_CTRL_UPDATE_DISABLE_SHIFT                 2

/* DSRM :: FSM_SW_CTRL :: TKNIN_DISABLE [01:01] */
#define BCHP_DSRM_FSM_SW_CTRL_TKNIN_DISABLE_MASK                   0x00000002
#define BCHP_DSRM_FSM_SW_CTRL_TKNIN_DISABLE_SHIFT                  1

/* DSRM :: FSM_SW_CTRL :: STIO_DISABLE [00:00] */
#define BCHP_DSRM_FSM_SW_CTRL_STIO_DISABLE_MASK                    0x00000001
#define BCHP_DSRM_FSM_SW_CTRL_STIO_DISABLE_SHIFT                   0

/***************************************************************************
 *FSM_SW_STS - DTP DSRM FSM Software Status Register
 ***************************************************************************/
/* DSRM :: FSM_SW_STS :: reserved0 [31:09] */
#define BCHP_DSRM_FSM_SW_STS_reserved0_MASK                        0xfffffe00
#define BCHP_DSRM_FSM_SW_STS_reserved0_SHIFT                       9

/* DSRM :: FSM_SW_STS :: TKNACS_DISABLED [08:08] */
#define BCHP_DSRM_FSM_SW_STS_TKNACS_DISABLED_MASK                  0x00000100
#define BCHP_DSRM_FSM_SW_STS_TKNACS_DISABLED_SHIFT                 8

/* DSRM :: FSM_SW_STS :: TMOUT_DISABLED [07:07] */
#define BCHP_DSRM_FSM_SW_STS_TMOUT_DISABLED_MASK                   0x00000080
#define BCHP_DSRM_FSM_SW_STS_TMOUT_DISABLED_SHIFT                  7

/* DSRM :: FSM_SW_STS :: RLD_DISABLED [06:06] */
#define BCHP_DSRM_FSM_SW_STS_RLD_DISABLED_MASK                     0x00000040
#define BCHP_DSRM_FSM_SW_STS_RLD_DISABLED_SHIFT                    6

/* DSRM :: FSM_SW_STS :: SPARSE_ARY_DISABLED [05:05] */
#define BCHP_DSRM_FSM_SW_STS_SPARSE_ARY_DISABLED_MASK              0x00000020
#define BCHP_DSRM_FSM_SW_STS_SPARSE_ARY_DISABLED_SHIFT             5

/* DSRM :: FSM_SW_STS :: CLSTR_DISABLED [04:04] */
#define BCHP_DSRM_FSM_SW_STS_CLSTR_DISABLED_MASK                   0x00000010
#define BCHP_DSRM_FSM_SW_STS_CLSTR_DISABLED_SHIFT                  4

/* DSRM :: FSM_SW_STS :: TAG_DISABLED [03:03] */
#define BCHP_DSRM_FSM_SW_STS_TAG_DISABLED_MASK                     0x00000008
#define BCHP_DSRM_FSM_SW_STS_TAG_DISABLED_SHIFT                    3

/* DSRM :: FSM_SW_STS :: UPDATE_DISABLED [02:02] */
#define BCHP_DSRM_FSM_SW_STS_UPDATE_DISABLED_MASK                  0x00000004
#define BCHP_DSRM_FSM_SW_STS_UPDATE_DISABLED_SHIFT                 2

/* DSRM :: FSM_SW_STS :: TKNIN_DISABLED [01:01] */
#define BCHP_DSRM_FSM_SW_STS_TKNIN_DISABLED_MASK                   0x00000002
#define BCHP_DSRM_FSM_SW_STS_TKNIN_DISABLED_SHIFT                  1

/* DSRM :: FSM_SW_STS :: STIO_DISABLED [00:00] */
#define BCHP_DSRM_FSM_SW_STS_STIO_DISABLED_MASK                    0x00000001
#define BCHP_DSRM_FSM_SW_STS_STIO_DISABLED_SHIFT                   0

/***************************************************************************
 *CUR_MOD_US_CNTR - DTP DSRM Current Modulo US Counter Register
 ***************************************************************************/
/* DSRM :: CUR_MOD_US_CNTR :: COUNT [31:00] */
#define BCHP_DSRM_CUR_MOD_US_CNTR_COUNT_MASK                       0xffffffff
#define BCHP_DSRM_CUR_MOD_US_CNTR_COUNT_SHIFT                      0

/***************************************************************************
 *POWB_CNT_DSID%i - Current count of packets outside window burst for DSID 0..15 Register
 ***************************************************************************/
#define BCHP_DSRM_POWB_CNT_DSIDi_ARRAY_BASE                        0x04240080
#define BCHP_DSRM_POWB_CNT_DSIDi_ARRAY_START                       0
#define BCHP_DSRM_POWB_CNT_DSIDi_ARRAY_END                         15
#define BCHP_DSRM_POWB_CNT_DSIDi_ARRAY_ELEMENT_SIZE                32

/***************************************************************************
 *POWB_CNT_DSID%i - Current count of packets outside window burst for DSID 0..15 Register
 ***************************************************************************/
/* DSRM :: POWB_CNT_DSIDi :: reserved0 [31:12] */
#define BCHP_DSRM_POWB_CNT_DSIDi_reserved0_MASK                    0xfffff000
#define BCHP_DSRM_POWB_CNT_DSIDi_reserved0_SHIFT                   12

/* DSRM :: POWB_CNT_DSIDi :: COUNT [11:00] */
#define BCHP_DSRM_POWB_CNT_DSIDi_COUNT_MASK                        0x00000fff
#define BCHP_DSRM_POWB_CNT_DSIDi_COUNT_SHIFT                       0


/***************************************************************************
 *TWOMIN_CNT_DSID%i - Current count of time since last good pkt for DSID 0..15 Register
 ***************************************************************************/
#define BCHP_DSRM_TWOMIN_CNT_DSIDi_ARRAY_BASE                      0x042400c0
#define BCHP_DSRM_TWOMIN_CNT_DSIDi_ARRAY_START                     0
#define BCHP_DSRM_TWOMIN_CNT_DSIDi_ARRAY_END                       15
#define BCHP_DSRM_TWOMIN_CNT_DSIDi_ARRAY_ELEMENT_SIZE              32

/***************************************************************************
 *TWOMIN_CNT_DSID%i - Current count of time since last good pkt for DSID 0..15 Register
 ***************************************************************************/
/* DSRM :: TWOMIN_CNT_DSIDi :: reserved0 [31:09] */
#define BCHP_DSRM_TWOMIN_CNT_DSIDi_reserved0_MASK                  0xfffffe00
#define BCHP_DSRM_TWOMIN_CNT_DSIDi_reserved0_SHIFT                 9

/* DSRM :: TWOMIN_CNT_DSIDi :: COUNT [08:00] */
#define BCHP_DSRM_TWOMIN_CNT_DSIDi_COUNT_MASK                      0x000001ff
#define BCHP_DSRM_TWOMIN_CNT_DSIDi_COUNT_SHIFT                     0


/***************************************************************************
 *TKN_DATA0 - Token Data 0 Storage Register
 ***************************************************************************/
/* DSRM :: TKN_DATA0 :: reserved0 [31:25] */
#define BCHP_DSRM_TKN_DATA0_reserved0_MASK                         0xfe000000
#define BCHP_DSRM_TKN_DATA0_reserved0_SHIFT                        25

/* DSRM :: TKN_DATA0 :: CH [24:20] */
#define BCHP_DSRM_TKN_DATA0_CH_MASK                                0x01f00000
#define BCHP_DSRM_TKN_DATA0_CH_SHIFT                               20

/* DSRM :: TKN_DATA0 :: reserved1 [19:16] */
#define BCHP_DSRM_TKN_DATA0_reserved1_MASK                         0x000f0000
#define BCHP_DSRM_TKN_DATA0_reserved1_SHIFT                        16

/* DSRM :: TKN_DATA0 :: PSN [15:00] */
#define BCHP_DSRM_TKN_DATA0_PSN_MASK                               0x0000ffff
#define BCHP_DSRM_TKN_DATA0_PSN_SHIFT                              0

/***************************************************************************
 *TKN_DATA1 - Token Data 1 Storage Register
 ***************************************************************************/
/* DSRM :: TKN_DATA1 :: reserved0 [31:21] */
#define BCHP_DSRM_TKN_DATA1_reserved0_MASK                         0xffe00000
#define BCHP_DSRM_TKN_DATA1_reserved0_SHIFT                        21

/* DSRM :: TKN_DATA1 :: SCC [20:20] */
#define BCHP_DSRM_TKN_DATA1_SCC_MASK                               0x00100000
#define BCHP_DSRM_TKN_DATA1_SCC_SHIFT                              20

/* DSRM :: TKN_DATA1 :: DSID [19:00] */
#define BCHP_DSRM_TKN_DATA1_DSID_MASK                              0x000fffff
#define BCHP_DSRM_TKN_DATA1_DSID_SHIFT                             0

/***************************************************************************
 *TKN_DATA2 - Token Data 2 Storage Register
 ***************************************************************************/
/* DSRM :: TKN_DATA2 :: TOKEN [31:00] */
#define BCHP_DSRM_TKN_DATA2_TOKEN_MASK                             0xffffffff
#define BCHP_DSRM_TKN_DATA2_TOKEN_SHIFT                            0

/***************************************************************************
 *TKN_LU_RSLT - Token Lookup Result Register
 ***************************************************************************/
/* DSRM :: TKN_LU_RSLT :: reserved0 [31:16] */
#define BCHP_DSRM_TKN_LU_RSLT_reserved0_MASK                       0xffff0000
#define BCHP_DSRM_TKN_LU_RSLT_reserved0_SHIFT                      16

/* DSRM :: TKN_LU_RSLT :: PKT_IS_NXT_EXP [15:15] */
#define BCHP_DSRM_TKN_LU_RSLT_PKT_IS_NXT_EXP_MASK                  0x00008000
#define BCHP_DSRM_TKN_LU_RSLT_PKT_IS_NXT_EXP_SHIFT                 15

/* DSRM :: TKN_LU_RSLT :: RWS [14:08] */
#define BCHP_DSRM_TKN_LU_RSLT_RWS_MASK                             0x00007f00
#define BCHP_DSRM_TKN_LU_RSLT_RWS_SHIFT                            8

/* DSRM :: TKN_LU_RSLT :: reserved1 [07:07] */
#define BCHP_DSRM_TKN_LU_RSLT_reserved1_MASK                       0x00000080
#define BCHP_DSRM_TKN_LU_RSLT_reserved1_SHIFT                      7

/* DSRM :: TKN_LU_RSLT :: LOG2RWS [06:04] */
#define BCHP_DSRM_TKN_LU_RSLT_LOG2RWS_MASK                         0x00000070
#define BCHP_DSRM_TKN_LU_RSLT_LOG2RWS_SHIFT                        4

/* DSRM :: TKN_LU_RSLT :: LOG_DSID [03:00] */
#define BCHP_DSRM_TKN_LU_RSLT_LOG_DSID_MASK                        0x0000000f
#define BCHP_DSRM_TKN_LU_RSLT_LOG_DSID_SHIFT                       0

/***************************************************************************
 *TKN_LU_DATA1 - Token Lookup Data 1 Register
 ***************************************************************************/
/* DSRM :: TKN_LU_DATA1 :: reserved0 [31:23] */
#define BCHP_DSRM_TKN_LU_DATA1_reserved0_MASK                      0xff800000
#define BCHP_DSRM_TKN_LU_DATA1_reserved0_SHIFT                     23

/* DSRM :: TKN_LU_DATA1 :: MOD_PSN [22:16] */
#define BCHP_DSRM_TKN_LU_DATA1_MOD_PSN_MASK                        0x007f0000
#define BCHP_DSRM_TKN_LU_DATA1_MOD_PSN_SHIFT                       16

/* DSRM :: TKN_LU_DATA1 :: reserved1 [15:15] */
#define BCHP_DSRM_TKN_LU_DATA1_reserved1_MASK                      0x00008000
#define BCHP_DSRM_TKN_LU_DATA1_reserved1_SHIFT                     15

/* DSRM :: TKN_LU_DATA1 :: NXT_MOD_PSN [14:00] */
#define BCHP_DSRM_TKN_LU_DATA1_NXT_MOD_PSN_MASK                    0x00007fff
#define BCHP_DSRM_TKN_LU_DATA1_NXT_MOD_PSN_SHIFT                   0

/***************************************************************************
 *TKN_LU_DATA2 - Token Lookup Data 2 Register
 ***************************************************************************/
/* DSRM :: TKN_LU_DATA2 :: CH_BITMASK [31:00] */
#define BCHP_DSRM_TKN_LU_DATA2_CH_BITMASK_MASK                     0xffffffff
#define BCHP_DSRM_TKN_LU_DATA2_CH_BITMASK_SHIFT                    0

/***************************************************************************
 *DSID_RSQ_TKN_AVAIL - DTP DSRM DSID Reseq Tkn Avail Register
 ***************************************************************************/
/* DSRM :: DSID_RSQ_TKN_AVAIL :: reserved0 [31:16] */
#define BCHP_DSRM_DSID_RSQ_TKN_AVAIL_reserved0_MASK                0xffff0000
#define BCHP_DSRM_DSID_RSQ_TKN_AVAIL_reserved0_SHIFT               16

/* DSRM :: DSID_RSQ_TKN_AVAIL :: DSID15 [15:15] */
#define BCHP_DSRM_DSID_RSQ_TKN_AVAIL_DSID15_MASK                   0x00008000
#define BCHP_DSRM_DSID_RSQ_TKN_AVAIL_DSID15_SHIFT                  15

/* DSRM :: DSID_RSQ_TKN_AVAIL :: DSID14 [14:14] */
#define BCHP_DSRM_DSID_RSQ_TKN_AVAIL_DSID14_MASK                   0x00004000
#define BCHP_DSRM_DSID_RSQ_TKN_AVAIL_DSID14_SHIFT                  14

/* DSRM :: DSID_RSQ_TKN_AVAIL :: DSID13 [13:13] */
#define BCHP_DSRM_DSID_RSQ_TKN_AVAIL_DSID13_MASK                   0x00002000
#define BCHP_DSRM_DSID_RSQ_TKN_AVAIL_DSID13_SHIFT                  13

/* DSRM :: DSID_RSQ_TKN_AVAIL :: DSID12 [12:12] */
#define BCHP_DSRM_DSID_RSQ_TKN_AVAIL_DSID12_MASK                   0x00001000
#define BCHP_DSRM_DSID_RSQ_TKN_AVAIL_DSID12_SHIFT                  12

/* DSRM :: DSID_RSQ_TKN_AVAIL :: DSID11 [11:11] */
#define BCHP_DSRM_DSID_RSQ_TKN_AVAIL_DSID11_MASK                   0x00000800
#define BCHP_DSRM_DSID_RSQ_TKN_AVAIL_DSID11_SHIFT                  11

/* DSRM :: DSID_RSQ_TKN_AVAIL :: DSID10 [10:10] */
#define BCHP_DSRM_DSID_RSQ_TKN_AVAIL_DSID10_MASK                   0x00000400
#define BCHP_DSRM_DSID_RSQ_TKN_AVAIL_DSID10_SHIFT                  10

/* DSRM :: DSID_RSQ_TKN_AVAIL :: DSID9 [09:09] */
#define BCHP_DSRM_DSID_RSQ_TKN_AVAIL_DSID9_MASK                    0x00000200
#define BCHP_DSRM_DSID_RSQ_TKN_AVAIL_DSID9_SHIFT                   9

/* DSRM :: DSID_RSQ_TKN_AVAIL :: DSID8 [08:08] */
#define BCHP_DSRM_DSID_RSQ_TKN_AVAIL_DSID8_MASK                    0x00000100
#define BCHP_DSRM_DSID_RSQ_TKN_AVAIL_DSID8_SHIFT                   8

/* DSRM :: DSID_RSQ_TKN_AVAIL :: DSID7 [07:07] */
#define BCHP_DSRM_DSID_RSQ_TKN_AVAIL_DSID7_MASK                    0x00000080
#define BCHP_DSRM_DSID_RSQ_TKN_AVAIL_DSID7_SHIFT                   7

/* DSRM :: DSID_RSQ_TKN_AVAIL :: DSID6 [06:06] */
#define BCHP_DSRM_DSID_RSQ_TKN_AVAIL_DSID6_MASK                    0x00000040
#define BCHP_DSRM_DSID_RSQ_TKN_AVAIL_DSID6_SHIFT                   6

/* DSRM :: DSID_RSQ_TKN_AVAIL :: DSID5 [05:05] */
#define BCHP_DSRM_DSID_RSQ_TKN_AVAIL_DSID5_MASK                    0x00000020
#define BCHP_DSRM_DSID_RSQ_TKN_AVAIL_DSID5_SHIFT                   5

/* DSRM :: DSID_RSQ_TKN_AVAIL :: DSID4 [04:04] */
#define BCHP_DSRM_DSID_RSQ_TKN_AVAIL_DSID4_MASK                    0x00000010
#define BCHP_DSRM_DSID_RSQ_TKN_AVAIL_DSID4_SHIFT                   4

/* DSRM :: DSID_RSQ_TKN_AVAIL :: DSID3 [03:03] */
#define BCHP_DSRM_DSID_RSQ_TKN_AVAIL_DSID3_MASK                    0x00000008
#define BCHP_DSRM_DSID_RSQ_TKN_AVAIL_DSID3_SHIFT                   3

/* DSRM :: DSID_RSQ_TKN_AVAIL :: DSID2 [02:02] */
#define BCHP_DSRM_DSID_RSQ_TKN_AVAIL_DSID2_MASK                    0x00000004
#define BCHP_DSRM_DSID_RSQ_TKN_AVAIL_DSID2_SHIFT                   2

/* DSRM :: DSID_RSQ_TKN_AVAIL :: DSID1 [01:01] */
#define BCHP_DSRM_DSID_RSQ_TKN_AVAIL_DSID1_MASK                    0x00000002
#define BCHP_DSRM_DSID_RSQ_TKN_AVAIL_DSID1_SHIFT                   1

/* DSRM :: DSID_RSQ_TKN_AVAIL :: DSID0 [00:00] */
#define BCHP_DSRM_DSID_RSQ_TKN_AVAIL_DSID0_MASK                    0x00000001
#define BCHP_DSRM_DSID_RSQ_TKN_AVAIL_DSID0_SHIFT                   0

/***************************************************************************
 *DSID_TKN_QUEUED - DTP DSRM DSID Tkn Queued Register
 ***************************************************************************/
/* DSRM :: DSID_TKN_QUEUED :: reserved0 [31:16] */
#define BCHP_DSRM_DSID_TKN_QUEUED_reserved0_MASK                   0xffff0000
#define BCHP_DSRM_DSID_TKN_QUEUED_reserved0_SHIFT                  16

/* DSRM :: DSID_TKN_QUEUED :: DSID15 [15:15] */
#define BCHP_DSRM_DSID_TKN_QUEUED_DSID15_MASK                      0x00008000
#define BCHP_DSRM_DSID_TKN_QUEUED_DSID15_SHIFT                     15

/* DSRM :: DSID_TKN_QUEUED :: DSID14 [14:14] */
#define BCHP_DSRM_DSID_TKN_QUEUED_DSID14_MASK                      0x00004000
#define BCHP_DSRM_DSID_TKN_QUEUED_DSID14_SHIFT                     14

/* DSRM :: DSID_TKN_QUEUED :: DSID13 [13:13] */
#define BCHP_DSRM_DSID_TKN_QUEUED_DSID13_MASK                      0x00002000
#define BCHP_DSRM_DSID_TKN_QUEUED_DSID13_SHIFT                     13

/* DSRM :: DSID_TKN_QUEUED :: DSID12 [12:12] */
#define BCHP_DSRM_DSID_TKN_QUEUED_DSID12_MASK                      0x00001000
#define BCHP_DSRM_DSID_TKN_QUEUED_DSID12_SHIFT                     12

/* DSRM :: DSID_TKN_QUEUED :: DSID11 [11:11] */
#define BCHP_DSRM_DSID_TKN_QUEUED_DSID11_MASK                      0x00000800
#define BCHP_DSRM_DSID_TKN_QUEUED_DSID11_SHIFT                     11

/* DSRM :: DSID_TKN_QUEUED :: DSID10 [10:10] */
#define BCHP_DSRM_DSID_TKN_QUEUED_DSID10_MASK                      0x00000400
#define BCHP_DSRM_DSID_TKN_QUEUED_DSID10_SHIFT                     10

/* DSRM :: DSID_TKN_QUEUED :: DSID9 [09:09] */
#define BCHP_DSRM_DSID_TKN_QUEUED_DSID9_MASK                       0x00000200
#define BCHP_DSRM_DSID_TKN_QUEUED_DSID9_SHIFT                      9

/* DSRM :: DSID_TKN_QUEUED :: DSID8 [08:08] */
#define BCHP_DSRM_DSID_TKN_QUEUED_DSID8_MASK                       0x00000100
#define BCHP_DSRM_DSID_TKN_QUEUED_DSID8_SHIFT                      8

/* DSRM :: DSID_TKN_QUEUED :: DSID7 [07:07] */
#define BCHP_DSRM_DSID_TKN_QUEUED_DSID7_MASK                       0x00000080
#define BCHP_DSRM_DSID_TKN_QUEUED_DSID7_SHIFT                      7

/* DSRM :: DSID_TKN_QUEUED :: DSID6 [06:06] */
#define BCHP_DSRM_DSID_TKN_QUEUED_DSID6_MASK                       0x00000040
#define BCHP_DSRM_DSID_TKN_QUEUED_DSID6_SHIFT                      6

/* DSRM :: DSID_TKN_QUEUED :: DSID5 [05:05] */
#define BCHP_DSRM_DSID_TKN_QUEUED_DSID5_MASK                       0x00000020
#define BCHP_DSRM_DSID_TKN_QUEUED_DSID5_SHIFT                      5

/* DSRM :: DSID_TKN_QUEUED :: DSID4 [04:04] */
#define BCHP_DSRM_DSID_TKN_QUEUED_DSID4_MASK                       0x00000010
#define BCHP_DSRM_DSID_TKN_QUEUED_DSID4_SHIFT                      4

/* DSRM :: DSID_TKN_QUEUED :: DSID3 [03:03] */
#define BCHP_DSRM_DSID_TKN_QUEUED_DSID3_MASK                       0x00000008
#define BCHP_DSRM_DSID_TKN_QUEUED_DSID3_SHIFT                      3

/* DSRM :: DSID_TKN_QUEUED :: DSID2 [02:02] */
#define BCHP_DSRM_DSID_TKN_QUEUED_DSID2_MASK                       0x00000004
#define BCHP_DSRM_DSID_TKN_QUEUED_DSID2_SHIFT                      2

/* DSRM :: DSID_TKN_QUEUED :: DSID1 [01:01] */
#define BCHP_DSRM_DSID_TKN_QUEUED_DSID1_MASK                       0x00000002
#define BCHP_DSRM_DSID_TKN_QUEUED_DSID1_SHIFT                      1

/* DSRM :: DSID_TKN_QUEUED :: DSID0 [00:00] */
#define BCHP_DSRM_DSID_TKN_QUEUED_DSID0_MASK                       0x00000001
#define BCHP_DSRM_DSID_TKN_QUEUED_DSID0_SHIFT                      0

/***************************************************************************
 *ST_CMD - State In Command Register
 ***************************************************************************/
/* DSRM :: ST_CMD :: reserved0 [31:05] */
#define BCHP_DSRM_ST_CMD_reserved0_MASK                            0xffffffe0
#define BCHP_DSRM_ST_CMD_reserved0_SHIFT                           5

/* DSRM :: ST_CMD :: EXECUTE [04:04] */
#define BCHP_DSRM_ST_CMD_EXECUTE_MASK                              0x00000010
#define BCHP_DSRM_ST_CMD_EXECUTE_SHIFT                             4

/* DSRM :: ST_CMD :: CMD [03:00] */
#define BCHP_DSRM_ST_CMD_CMD_MASK                                  0x0000000f
#define BCHP_DSRM_ST_CMD_CMD_SHIFT                                 0
#define BCHP_DSRM_ST_CMD_CMD_LOOKUP                                0
#define BCHP_DSRM_ST_CMD_CMD_CHANGE_SCC                            1
#define BCHP_DSRM_ST_CMD_CMD_START_RSQ_PSN                         2
#define BCHP_DSRM_ST_CMD_CMD_START_LRN_PSN                         3
#define BCHP_DSRM_ST_CMD_CMD_DELETE_DSID                           4
#define BCHP_DSRM_ST_CMD_CMD_FIND_DSID                             5
#define BCHP_DSRM_ST_CMD_CMD_UPDT_CHG_STS                          6
#define BCHP_DSRM_ST_CMD_CMD_CHANGE_DSID                           7
#define BCHP_DSRM_ST_CMD_CMD_STOP_LEARNING                         8

/***************************************************************************
 *ST_RSLT - State Result Register
 ***************************************************************************/
/* DSRM :: ST_RSLT :: VALID [31:31] */
#define BCHP_DSRM_ST_RSLT_VALID_MASK                               0x80000000
#define BCHP_DSRM_ST_RSLT_VALID_SHIFT                              31

/* DSRM :: ST_RSLT :: LOG_DSID [30:27] */
#define BCHP_DSRM_ST_RSLT_LOG_DSID_MASK                            0x78000000
#define BCHP_DSRM_ST_RSLT_LOG_DSID_SHIFT                           27

/* DSRM :: ST_RSLT :: reserved0 [26:22] */
#define BCHP_DSRM_ST_RSLT_reserved0_MASK                           0x07c00000
#define BCHP_DSRM_ST_RSLT_reserved0_SHIFT                          22

/* DSRM :: ST_RSLT :: LEARNING_ACTIVE [21:21] */
#define BCHP_DSRM_ST_RSLT_LEARNING_ACTIVE_MASK                     0x00200000
#define BCHP_DSRM_ST_RSLT_LEARNING_ACTIVE_SHIFT                    21

/* DSRM :: ST_RSLT :: RESEQ_TKN_AVAIL [20:20] */
#define BCHP_DSRM_ST_RSLT_RESEQ_TKN_AVAIL_MASK                     0x00100000
#define BCHP_DSRM_ST_RSLT_RESEQ_TKN_AVAIL_SHIFT                    20

/* DSRM :: ST_RSLT :: TM1K_ACTIVE [19:19] */
#define BCHP_DSRM_ST_RSLT_TM1K_ACTIVE_MASK                         0x00080000
#define BCHP_DSRM_ST_RSLT_TM1K_ACTIVE_SHIFT                        19

/* DSRM :: ST_RSLT :: NXT_EXP_PSN [18:18] */
#define BCHP_DSRM_ST_RSLT_NXT_EXP_PSN_MASK                         0x00040000
#define BCHP_DSRM_ST_RSLT_NXT_EXP_PSN_SHIFT                        18

/* DSRM :: ST_RSLT :: RLD_ACTIVE [17:17] */
#define BCHP_DSRM_ST_RSLT_RLD_ACTIVE_MASK                          0x00020000
#define BCHP_DSRM_ST_RSLT_RLD_ACTIVE_SHIFT                         17

/* DSRM :: ST_RSLT :: TIMEOUT_ACTIVE [16:16] */
#define BCHP_DSRM_ST_RSLT_TIMEOUT_ACTIVE_MASK                      0x00010000
#define BCHP_DSRM_ST_RSLT_TIMEOUT_ACTIVE_SHIFT                     16

/* DSRM :: ST_RSLT :: reserved1 [15:10] */
#define BCHP_DSRM_ST_RSLT_reserved1_MASK                           0x0000fc00
#define BCHP_DSRM_ST_RSLT_reserved1_SHIFT                          10

/* DSRM :: ST_RSLT :: BAD_TKN [09:09] */
#define BCHP_DSRM_ST_RSLT_BAD_TKN_MASK                             0x00000200
#define BCHP_DSRM_ST_RSLT_BAD_TKN_SHIFT                            9

/* DSRM :: ST_RSLT :: NULL_SEQ_PKT [08:08] */
#define BCHP_DSRM_ST_RSLT_NULL_SEQ_PKT_MASK                        0x00000100
#define BCHP_DSRM_ST_RSLT_NULL_SEQ_PKT_SHIFT                       8

/* DSRM :: ST_RSLT :: WARN_THRSH [07:07] */
#define BCHP_DSRM_ST_RSLT_WARN_THRSH_MASK                          0x00000080
#define BCHP_DSRM_ST_RSLT_WARN_THRSH_SHIFT                         7

/* DSRM :: ST_RSLT :: DIFF_SCC [06:06] */
#define BCHP_DSRM_ST_RSLT_DIFF_SCC_MASK                            0x00000040
#define BCHP_DSRM_ST_RSLT_DIFF_SCC_SHIFT                           6

/* DSRM :: ST_RSLT :: reserved2 [05:05] */
#define BCHP_DSRM_ST_RSLT_reserved2_MASK                           0x00000020
#define BCHP_DSRM_ST_RSLT_reserved2_SHIFT                          5

/* DSRM :: ST_RSLT :: OUTSIDE_WDW [04:04] */
#define BCHP_DSRM_ST_RSLT_OUTSIDE_WDW_MASK                         0x00000010
#define BCHP_DSRM_ST_RSLT_OUTSIDE_WDW_SHIFT                        4

/* DSRM :: ST_RSLT :: BAD_SCC [03:03] */
#define BCHP_DSRM_ST_RSLT_BAD_SCC_MASK                             0x00000008
#define BCHP_DSRM_ST_RSLT_BAD_SCC_SHIFT                            3

/* DSRM :: ST_RSLT :: BAD_CH [02:02] */
#define BCHP_DSRM_ST_RSLT_BAD_CH_MASK                              0x00000004
#define BCHP_DSRM_ST_RSLT_BAD_CH_SHIFT                             2

/* DSRM :: ST_RSLT :: DSID_MATCH [01:01] */
#define BCHP_DSRM_ST_RSLT_DSID_MATCH_MASK                          0x00000002
#define BCHP_DSRM_ST_RSLT_DSID_MATCH_SHIFT                         1

/* DSRM :: ST_RSLT :: NO_DSID_MATCH [00:00] */
#define BCHP_DSRM_ST_RSLT_NO_DSID_MATCH_MASK                       0x00000001
#define BCHP_DSRM_ST_RSLT_NO_DSID_MATCH_SHIFT                      0

/***************************************************************************
 *ST_UPDT_CMD - DTP DSRM State Update Register
 ***************************************************************************/
/* DSRM :: ST_UPDT_CMD :: reserved0 [31:04] */
#define BCHP_DSRM_ST_UPDT_CMD_reserved0_MASK                       0xfffffff0
#define BCHP_DSRM_ST_UPDT_CMD_reserved0_SHIFT                      4

/* DSRM :: ST_UPDT_CMD :: EXECUTE [03:03] */
#define BCHP_DSRM_ST_UPDT_CMD_EXECUTE_MASK                         0x00000008
#define BCHP_DSRM_ST_UPDT_CMD_EXECUTE_SHIFT                        3

/* DSRM :: ST_UPDT_CMD :: CMD [02:00] */
#define BCHP_DSRM_ST_UPDT_CMD_CMD_MASK                             0x00000007
#define BCHP_DSRM_ST_UPDT_CMD_CMD_SHIFT                            0
#define BCHP_DSRM_ST_UPDT_CMD_CMD_INCREMENT                        0

/***************************************************************************
 *ST_UPDT_DATA - DTP DSRM State Update Register
 ***************************************************************************/
/* DSRM :: ST_UPDT_DATA :: reserved0 [31:31] */
#define BCHP_DSRM_ST_UPDT_DATA_reserved0_MASK                      0x80000000
#define BCHP_DSRM_ST_UPDT_DATA_reserved0_SHIFT                     31

/* DSRM :: ST_UPDT_DATA :: LOG_DSID [30:27] */
#define BCHP_DSRM_ST_UPDT_DATA_LOG_DSID_MASK                       0x78000000
#define BCHP_DSRM_ST_UPDT_DATA_LOG_DSID_SHIFT                      27

/* DSRM :: ST_UPDT_DATA :: reserved1 [26:11] */
#define BCHP_DSRM_ST_UPDT_DATA_reserved1_MASK                      0x07fff800
#define BCHP_DSRM_ST_UPDT_DATA_reserved1_SHIFT                     11

/* DSRM :: ST_UPDT_DATA :: INS_ERR [10:10] */
#define BCHP_DSRM_ST_UPDT_DATA_INS_ERR_MASK                        0x00000400
#define BCHP_DSRM_ST_UPDT_DATA_INS_ERR_SHIFT                       10

/* DSRM :: ST_UPDT_DATA :: BAD_TKN [09:09] */
#define BCHP_DSRM_ST_UPDT_DATA_BAD_TKN_MASK                        0x00000200
#define BCHP_DSRM_ST_UPDT_DATA_BAD_TKN_SHIFT                       9

/* DSRM :: ST_UPDT_DATA :: NULL_SEQ_PKT [08:08] */
#define BCHP_DSRM_ST_UPDT_DATA_NULL_SEQ_PKT_MASK                   0x00000100
#define BCHP_DSRM_ST_UPDT_DATA_NULL_SEQ_PKT_SHIFT                  8

/* DSRM :: ST_UPDT_DATA :: WARN_THRSH [07:07] */
#define BCHP_DSRM_ST_UPDT_DATA_WARN_THRSH_MASK                     0x00000080
#define BCHP_DSRM_ST_UPDT_DATA_WARN_THRSH_SHIFT                    7

/* DSRM :: ST_UPDT_DATA :: DIFF_SCC [06:06] */
#define BCHP_DSRM_ST_UPDT_DATA_DIFF_SCC_MASK                       0x00000040
#define BCHP_DSRM_ST_UPDT_DATA_DIFF_SCC_SHIFT                      6

/* DSRM :: ST_UPDT_DATA :: DUP_PSN [05:05] */
#define BCHP_DSRM_ST_UPDT_DATA_DUP_PSN_MASK                        0x00000020
#define BCHP_DSRM_ST_UPDT_DATA_DUP_PSN_SHIFT                       5

/* DSRM :: ST_UPDT_DATA :: OUTSIDE_WDW [04:04] */
#define BCHP_DSRM_ST_UPDT_DATA_OUTSIDE_WDW_MASK                    0x00000010
#define BCHP_DSRM_ST_UPDT_DATA_OUTSIDE_WDW_SHIFT                   4

/* DSRM :: ST_UPDT_DATA :: BAD_SCC [03:03] */
#define BCHP_DSRM_ST_UPDT_DATA_BAD_SCC_MASK                        0x00000008
#define BCHP_DSRM_ST_UPDT_DATA_BAD_SCC_SHIFT                       3

/* DSRM :: ST_UPDT_DATA :: BAD_CH [02:02] */
#define BCHP_DSRM_ST_UPDT_DATA_BAD_CH_MASK                         0x00000004
#define BCHP_DSRM_ST_UPDT_DATA_BAD_CH_SHIFT                        2

/* DSRM :: ST_UPDT_DATA :: DSID_MATCH [01:01] */
#define BCHP_DSRM_ST_UPDT_DATA_DSID_MATCH_MASK                     0x00000002
#define BCHP_DSRM_ST_UPDT_DATA_DSID_MATCH_SHIFT                    1

/* DSRM :: ST_UPDT_DATA :: NO_DSID_MATCH [00:00] */
#define BCHP_DSRM_ST_UPDT_DATA_NO_DSID_MATCH_MASK                  0x00000001
#define BCHP_DSRM_ST_UPDT_DATA_NO_DSID_MATCH_SHIFT                 0

/***************************************************************************
 *TKN_IN_CMD - Token In Command Register
 ***************************************************************************/
/* DSRM :: TKN_IN_CMD :: reserved0 [31:04] */
#define BCHP_DSRM_TKN_IN_CMD_reserved0_MASK                        0xfffffff0
#define BCHP_DSRM_TKN_IN_CMD_reserved0_SHIFT                       4

/* DSRM :: TKN_IN_CMD :: EXECUTE [03:03] */
#define BCHP_DSRM_TKN_IN_CMD_EXECUTE_MASK                          0x00000008
#define BCHP_DSRM_TKN_IN_CMD_EXECUTE_SHIFT                         3

/* DSRM :: TKN_IN_CMD :: CMD [02:00] */
#define BCHP_DSRM_TKN_IN_CMD_CMD_MASK                              0x00000007
#define BCHP_DSRM_TKN_IN_CMD_CMD_SHIFT                             0
#define BCHP_DSRM_TKN_IN_CMD_CMD_INSERT                            0

/***************************************************************************
 *TKN_IN_RSLT - Token In Result Register
 ***************************************************************************/
/* DSRM :: TKN_IN_RSLT :: VALID [31:31] */
#define BCHP_DSRM_TKN_IN_RSLT_VALID_MASK                           0x80000000
#define BCHP_DSRM_TKN_IN_RSLT_VALID_SHIFT                          31

/* DSRM :: TKN_IN_RSLT :: LOG_DSID [30:27] */
#define BCHP_DSRM_TKN_IN_RSLT_LOG_DSID_MASK                        0x78000000
#define BCHP_DSRM_TKN_IN_RSLT_LOG_DSID_SHIFT                       27

/* DSRM :: TKN_IN_RSLT :: reserved0 [26:22] */
#define BCHP_DSRM_TKN_IN_RSLT_reserved0_MASK                       0x07c00000
#define BCHP_DSRM_TKN_IN_RSLT_reserved0_SHIFT                      22

/* DSRM :: TKN_IN_RSLT :: LEARNING_ACTIVE [21:21] */
#define BCHP_DSRM_TKN_IN_RSLT_LEARNING_ACTIVE_MASK                 0x00200000
#define BCHP_DSRM_TKN_IN_RSLT_LEARNING_ACTIVE_SHIFT                21

/* DSRM :: TKN_IN_RSLT :: RESEQ_TKN_AVAIL [20:20] */
#define BCHP_DSRM_TKN_IN_RSLT_RESEQ_TKN_AVAIL_MASK                 0x00100000
#define BCHP_DSRM_TKN_IN_RSLT_RESEQ_TKN_AVAIL_SHIFT                20

/* DSRM :: TKN_IN_RSLT :: TM1K_ACTIVE [19:19] */
#define BCHP_DSRM_TKN_IN_RSLT_TM1K_ACTIVE_MASK                     0x00080000
#define BCHP_DSRM_TKN_IN_RSLT_TM1K_ACTIVE_SHIFT                    19

/* DSRM :: TKN_IN_RSLT :: NXT_EXP_PSN [18:18] */
#define BCHP_DSRM_TKN_IN_RSLT_NXT_EXP_PSN_MASK                     0x00040000
#define BCHP_DSRM_TKN_IN_RSLT_NXT_EXP_PSN_SHIFT                    18

/* DSRM :: TKN_IN_RSLT :: RLD_ACTIVE [17:17] */
#define BCHP_DSRM_TKN_IN_RSLT_RLD_ACTIVE_MASK                      0x00020000
#define BCHP_DSRM_TKN_IN_RSLT_RLD_ACTIVE_SHIFT                     17

/* DSRM :: TKN_IN_RSLT :: TIMEOUT_ACTIVE [16:16] */
#define BCHP_DSRM_TKN_IN_RSLT_TIMEOUT_ACTIVE_MASK                  0x00010000
#define BCHP_DSRM_TKN_IN_RSLT_TIMEOUT_ACTIVE_SHIFT                 16

/* DSRM :: TKN_IN_RSLT :: reserved1 [15:11] */
#define BCHP_DSRM_TKN_IN_RSLT_reserved1_MASK                       0x0000f800
#define BCHP_DSRM_TKN_IN_RSLT_reserved1_SHIFT                      11

/* DSRM :: TKN_IN_RSLT :: INS_ERR [10:10] */
#define BCHP_DSRM_TKN_IN_RSLT_INS_ERR_MASK                         0x00000400
#define BCHP_DSRM_TKN_IN_RSLT_INS_ERR_SHIFT                        10

/* DSRM :: TKN_IN_RSLT :: BAD_TKN [09:09] */
#define BCHP_DSRM_TKN_IN_RSLT_BAD_TKN_MASK                         0x00000200
#define BCHP_DSRM_TKN_IN_RSLT_BAD_TKN_SHIFT                        9

/* DSRM :: TKN_IN_RSLT :: NULL_SEQ_PKT [08:08] */
#define BCHP_DSRM_TKN_IN_RSLT_NULL_SEQ_PKT_MASK                    0x00000100
#define BCHP_DSRM_TKN_IN_RSLT_NULL_SEQ_PKT_SHIFT                   8

/* DSRM :: TKN_IN_RSLT :: WARN_THRSH [07:07] */
#define BCHP_DSRM_TKN_IN_RSLT_WARN_THRSH_MASK                      0x00000080
#define BCHP_DSRM_TKN_IN_RSLT_WARN_THRSH_SHIFT                     7

/* DSRM :: TKN_IN_RSLT :: DIFF_SCC [06:06] */
#define BCHP_DSRM_TKN_IN_RSLT_DIFF_SCC_MASK                        0x00000040
#define BCHP_DSRM_TKN_IN_RSLT_DIFF_SCC_SHIFT                       6

/* DSRM :: TKN_IN_RSLT :: DUP_PSN [05:05] */
#define BCHP_DSRM_TKN_IN_RSLT_DUP_PSN_MASK                         0x00000020
#define BCHP_DSRM_TKN_IN_RSLT_DUP_PSN_SHIFT                        5

/* DSRM :: TKN_IN_RSLT :: OUTSIDE_WDW [04:04] */
#define BCHP_DSRM_TKN_IN_RSLT_OUTSIDE_WDW_MASK                     0x00000010
#define BCHP_DSRM_TKN_IN_RSLT_OUTSIDE_WDW_SHIFT                    4

/* DSRM :: TKN_IN_RSLT :: BAD_SCC [03:03] */
#define BCHP_DSRM_TKN_IN_RSLT_BAD_SCC_MASK                         0x00000008
#define BCHP_DSRM_TKN_IN_RSLT_BAD_SCC_SHIFT                        3

/* DSRM :: TKN_IN_RSLT :: BAD_CH [02:02] */
#define BCHP_DSRM_TKN_IN_RSLT_BAD_CH_MASK                          0x00000004
#define BCHP_DSRM_TKN_IN_RSLT_BAD_CH_SHIFT                         2

/* DSRM :: TKN_IN_RSLT :: DSID_MATCH [01:01] */
#define BCHP_DSRM_TKN_IN_RSLT_DSID_MATCH_MASK                      0x00000002
#define BCHP_DSRM_TKN_IN_RSLT_DSID_MATCH_SHIFT                     1

/* DSRM :: TKN_IN_RSLT :: NO_DSID_MATCH [00:00] */
#define BCHP_DSRM_TKN_IN_RSLT_NO_DSID_MATCH_MASK                   0x00000001
#define BCHP_DSRM_TKN_IN_RSLT_NO_DSID_MATCH_SHIFT                  0

/***************************************************************************
 *TKN_IN_TKN - Token In Returned Token Register
 ***************************************************************************/
/* DSRM :: TKN_IN_TKN :: TOKEN [31:00] */
#define BCHP_DSRM_TKN_IN_TKN_TOKEN_MASK                            0xffffffff
#define BCHP_DSRM_TKN_IN_TKN_TOKEN_SHIFT                           0

/***************************************************************************
 *SPARE - DTP DSRM Token Access Command Register
 ***************************************************************************/
/* DSRM :: SPARE :: VALUE [31:00] */
#define BCHP_DSRM_SPARE_VALUE_MASK                                 0xffffffff
#define BCHP_DSRM_SPARE_VALUE_SHIFT                                0

/***************************************************************************
 *TKN_ACS_CMD - DTP DSRM Token Access Command Register
 ***************************************************************************/
/* DSRM :: TKN_ACS_CMD :: reserved0 [31:24] */
#define BCHP_DSRM_TKN_ACS_CMD_reserved0_MASK                       0xff000000
#define BCHP_DSRM_TKN_ACS_CMD_reserved0_SHIFT                      24

/* union - case RD_PSN [23:08] */
/* DSRM :: TKN_ACS_CMD :: RD_PSN :: PSN [23:08] */
#define BCHP_DSRM_TKN_ACS_CMD_RD_PSN_PSN_MASK                      0x00ffff00
#define BCHP_DSRM_TKN_ACS_CMD_RD_PSN_PSN_SHIFT                     8

/* union - case OTHERS [23:08] */
/* DSRM :: TKN_ACS_CMD :: OTHERS :: reserved0 [23:08] */
#define BCHP_DSRM_TKN_ACS_CMD_OTHERS_reserved0_MASK                0x00ffff00
#define BCHP_DSRM_TKN_ACS_CMD_OTHERS_reserved0_SHIFT               8

/* DSRM :: TKN_ACS_CMD :: EXECUTE [07:07] */
#define BCHP_DSRM_TKN_ACS_CMD_EXECUTE_MASK                         0x00000080
#define BCHP_DSRM_TKN_ACS_CMD_EXECUTE_SHIFT                        7

/* DSRM :: TKN_ACS_CMD :: CMD [06:04] */
#define BCHP_DSRM_TKN_ACS_CMD_CMD_MASK                             0x00000070
#define BCHP_DSRM_TKN_ACS_CMD_CMD_SHIFT                            4
#define BCHP_DSRM_TKN_ACS_CMD_CMD_RD_FREE_NXT_PKT                  1
#define BCHP_DSRM_TKN_ACS_CMD_CMD_BYPASS_INS_ADV_PSN               3
#define BCHP_DSRM_TKN_ACS_CMD_CMD_RD_PSN                           4

/* DSRM :: TKN_ACS_CMD :: LOG_DSID [03:00] */
#define BCHP_DSRM_TKN_ACS_CMD_LOG_DSID_MASK                        0x0000000f
#define BCHP_DSRM_TKN_ACS_CMD_LOG_DSID_SHIFT                       0

/***************************************************************************
 *TKN_ACS_RSLT - DTP DSRM Token Access Result Register
 ***************************************************************************/
/* DSRM :: TKN_ACS_RSLT :: VALID [31:31] */
#define BCHP_DSRM_TKN_ACS_RSLT_VALID_MASK                          0x80000000
#define BCHP_DSRM_TKN_ACS_RSLT_VALID_SHIFT                         31

/* DSRM :: TKN_ACS_RSLT :: reserved0 [30:30] */
#define BCHP_DSRM_TKN_ACS_RSLT_reserved0_MASK                      0x40000000
#define BCHP_DSRM_TKN_ACS_RSLT_reserved0_SHIFT                     30

/* DSRM :: TKN_ACS_RSLT :: TOKEN [29:00] */
#define BCHP_DSRM_TKN_ACS_RSLT_TOKEN_MASK                          0x3fffffff
#define BCHP_DSRM_TKN_ACS_RSLT_TOKEN_SHIFT                         0

/***************************************************************************
 *TKN_ACS_STS - DTP DSRM DSID Status Register
 ***************************************************************************/
/* DSRM :: TKN_ACS_STS :: reserved0 [31:16] */
#define BCHP_DSRM_TKN_ACS_STS_reserved0_MASK                       0xffff0000
#define BCHP_DSRM_TKN_ACS_STS_reserved0_SHIFT                      16

/* DSRM :: TKN_ACS_STS :: DSID15 [15:15] */
#define BCHP_DSRM_TKN_ACS_STS_DSID15_MASK                          0x00008000
#define BCHP_DSRM_TKN_ACS_STS_DSID15_SHIFT                         15

/* DSRM :: TKN_ACS_STS :: DSID14 [14:14] */
#define BCHP_DSRM_TKN_ACS_STS_DSID14_MASK                          0x00004000
#define BCHP_DSRM_TKN_ACS_STS_DSID14_SHIFT                         14

/* DSRM :: TKN_ACS_STS :: DSID13 [13:13] */
#define BCHP_DSRM_TKN_ACS_STS_DSID13_MASK                          0x00002000
#define BCHP_DSRM_TKN_ACS_STS_DSID13_SHIFT                         13

/* DSRM :: TKN_ACS_STS :: DSID12 [12:12] */
#define BCHP_DSRM_TKN_ACS_STS_DSID12_MASK                          0x00001000
#define BCHP_DSRM_TKN_ACS_STS_DSID12_SHIFT                         12

/* DSRM :: TKN_ACS_STS :: DSID11 [11:11] */
#define BCHP_DSRM_TKN_ACS_STS_DSID11_MASK                          0x00000800
#define BCHP_DSRM_TKN_ACS_STS_DSID11_SHIFT                         11

/* DSRM :: TKN_ACS_STS :: DSID10 [10:10] */
#define BCHP_DSRM_TKN_ACS_STS_DSID10_MASK                          0x00000400
#define BCHP_DSRM_TKN_ACS_STS_DSID10_SHIFT                         10

/* DSRM :: TKN_ACS_STS :: DSID9 [09:09] */
#define BCHP_DSRM_TKN_ACS_STS_DSID9_MASK                           0x00000200
#define BCHP_DSRM_TKN_ACS_STS_DSID9_SHIFT                          9

/* DSRM :: TKN_ACS_STS :: DSID8 [08:08] */
#define BCHP_DSRM_TKN_ACS_STS_DSID8_MASK                           0x00000100
#define BCHP_DSRM_TKN_ACS_STS_DSID8_SHIFT                          8

/* DSRM :: TKN_ACS_STS :: DSID7 [07:07] */
#define BCHP_DSRM_TKN_ACS_STS_DSID7_MASK                           0x00000080
#define BCHP_DSRM_TKN_ACS_STS_DSID7_SHIFT                          7

/* DSRM :: TKN_ACS_STS :: DSID6 [06:06] */
#define BCHP_DSRM_TKN_ACS_STS_DSID6_MASK                           0x00000040
#define BCHP_DSRM_TKN_ACS_STS_DSID6_SHIFT                          6

/* DSRM :: TKN_ACS_STS :: DSID5 [05:05] */
#define BCHP_DSRM_TKN_ACS_STS_DSID5_MASK                           0x00000020
#define BCHP_DSRM_TKN_ACS_STS_DSID5_SHIFT                          5

/* DSRM :: TKN_ACS_STS :: DSID4 [04:04] */
#define BCHP_DSRM_TKN_ACS_STS_DSID4_MASK                           0x00000010
#define BCHP_DSRM_TKN_ACS_STS_DSID4_SHIFT                          4

/* DSRM :: TKN_ACS_STS :: DSID3 [03:03] */
#define BCHP_DSRM_TKN_ACS_STS_DSID3_MASK                           0x00000008
#define BCHP_DSRM_TKN_ACS_STS_DSID3_SHIFT                          3

/* DSRM :: TKN_ACS_STS :: DSID2 [02:02] */
#define BCHP_DSRM_TKN_ACS_STS_DSID2_MASK                           0x00000004
#define BCHP_DSRM_TKN_ACS_STS_DSID2_SHIFT                          2

/* DSRM :: TKN_ACS_STS :: DSID1 [01:01] */
#define BCHP_DSRM_TKN_ACS_STS_DSID1_MASK                           0x00000002
#define BCHP_DSRM_TKN_ACS_STS_DSID1_SHIFT                          1

/* DSRM :: TKN_ACS_STS :: DSID0 [00:00] */
#define BCHP_DSRM_TKN_ACS_STS_DSID0_MASK                           0x00000001
#define BCHP_DSRM_TKN_ACS_STS_DSID0_SHIFT                          0

/***************************************************************************
 *TKN_ACS_STS_MSK - DTP DSRM DSID Status Mask Register
 ***************************************************************************/
/* DSRM :: TKN_ACS_STS_MSK :: reserved0 [31:05] */
#define BCHP_DSRM_TKN_ACS_STS_MSK_reserved0_MASK                   0xffffffe0
#define BCHP_DSRM_TKN_ACS_STS_MSK_reserved0_SHIFT                  5

/* DSRM :: TKN_ACS_STS_MSK :: TKN_QUEUED [04:04] */
#define BCHP_DSRM_TKN_ACS_STS_MSK_TKN_QUEUED_MASK                  0x00000010
#define BCHP_DSRM_TKN_ACS_STS_MSK_TKN_QUEUED_SHIFT                 4

/* DSRM :: TKN_ACS_STS_MSK :: TM1K_ACTIVE [03:03] */
#define BCHP_DSRM_TKN_ACS_STS_MSK_TM1K_ACTIVE_MASK                 0x00000008
#define BCHP_DSRM_TKN_ACS_STS_MSK_TM1K_ACTIVE_SHIFT                3

/* DSRM :: TKN_ACS_STS_MSK :: RLD_ACTIVE [02:02] */
#define BCHP_DSRM_TKN_ACS_STS_MSK_RLD_ACTIVE_MASK                  0x00000004
#define BCHP_DSRM_TKN_ACS_STS_MSK_RLD_ACTIVE_SHIFT                 2

/* DSRM :: TKN_ACS_STS_MSK :: TIMEOUT_ACTIVE [01:01] */
#define BCHP_DSRM_TKN_ACS_STS_MSK_TIMEOUT_ACTIVE_MASK              0x00000002
#define BCHP_DSRM_TKN_ACS_STS_MSK_TIMEOUT_ACTIVE_SHIFT             1

/* DSRM :: TKN_ACS_STS_MSK :: RSQ_TKN_AVAIL [00:00] */
#define BCHP_DSRM_TKN_ACS_STS_MSK_RSQ_TKN_AVAIL_MASK               0x00000001
#define BCHP_DSRM_TKN_ACS_STS_MSK_RSQ_TKN_AVAIL_SHIFT              0

/***************************************************************************
 *TKN_ACS_STS_DSID%i - Token Access Status DSID 0..15 Register
 ***************************************************************************/
#define BCHP_DSRM_TKN_ACS_STS_DSIDi_ARRAY_BASE                     0x04240180
#define BCHP_DSRM_TKN_ACS_STS_DSIDi_ARRAY_START                    0
#define BCHP_DSRM_TKN_ACS_STS_DSIDi_ARRAY_END                      15
#define BCHP_DSRM_TKN_ACS_STS_DSIDi_ARRAY_ELEMENT_SIZE             32

/***************************************************************************
 *TKN_ACS_STS_DSID%i - Token Access Status DSID 0..15 Register
 ***************************************************************************/
/* DSRM :: TKN_ACS_STS_DSIDi :: reserved0 [31:05] */
#define BCHP_DSRM_TKN_ACS_STS_DSIDi_reserved0_MASK                 0xffffffe0
#define BCHP_DSRM_TKN_ACS_STS_DSIDi_reserved0_SHIFT                5

/* DSRM :: TKN_ACS_STS_DSIDi :: TKN_QUEUED [04:04] */
#define BCHP_DSRM_TKN_ACS_STS_DSIDi_TKN_QUEUED_MASK                0x00000010
#define BCHP_DSRM_TKN_ACS_STS_DSIDi_TKN_QUEUED_SHIFT               4

/* DSRM :: TKN_ACS_STS_DSIDi :: TM1K_ACTIVE [03:03] */
#define BCHP_DSRM_TKN_ACS_STS_DSIDi_TM1K_ACTIVE_MASK               0x00000008
#define BCHP_DSRM_TKN_ACS_STS_DSIDi_TM1K_ACTIVE_SHIFT              3

/* DSRM :: TKN_ACS_STS_DSIDi :: RLD_ACTIVE [02:02] */
#define BCHP_DSRM_TKN_ACS_STS_DSIDi_RLD_ACTIVE_MASK                0x00000004
#define BCHP_DSRM_TKN_ACS_STS_DSIDi_RLD_ACTIVE_SHIFT               2

/* DSRM :: TKN_ACS_STS_DSIDi :: TIMEOUT_ACTIVE [01:01] */
#define BCHP_DSRM_TKN_ACS_STS_DSIDi_TIMEOUT_ACTIVE_MASK            0x00000002
#define BCHP_DSRM_TKN_ACS_STS_DSIDi_TIMEOUT_ACTIVE_SHIFT           1

/* DSRM :: TKN_ACS_STS_DSIDi :: RSQ_TKN_AVAIL [00:00] */
#define BCHP_DSRM_TKN_ACS_STS_DSIDi_RSQ_TKN_AVAIL_MASK             0x00000001
#define BCHP_DSRM_TKN_ACS_STS_DSIDi_RSQ_TKN_AVAIL_SHIFT            0


/***************************************************************************
 *BIST_TM0 - DTP DSRM BIST TM0 Register
 ***************************************************************************/
/* DSRM :: BIST_TM0 :: TMOUT_MEM [31:28] */
#define BCHP_DSRM_BIST_TM0_TMOUT_MEM_MASK                          0xf0000000
#define BCHP_DSRM_BIST_TM0_TMOUT_MEM_SHIFT                         28

/* DSRM :: BIST_TM0 :: RLD_MEM [27:24] */
#define BCHP_DSRM_BIST_TM0_RLD_MEM_MASK                            0x0f000000
#define BCHP_DSRM_BIST_TM0_RLD_MEM_SHIFT                           24

/* DSRM :: BIST_TM0 :: CLSTR_MEM [23:20] */
#define BCHP_DSRM_BIST_TM0_CLSTR_MEM_MASK                          0x00f00000
#define BCHP_DSRM_BIST_TM0_CLSTR_MEM_SHIFT                         20

/* DSRM :: BIST_TM0 :: SA_MEM [19:16] */
#define BCHP_DSRM_BIST_TM0_SA_MEM_MASK                             0x000f0000
#define BCHP_DSRM_BIST_TM0_SA_MEM_SHIFT                            16

/* DSRM :: BIST_TM0 :: TAGC [15:12] */
#define BCHP_DSRM_BIST_TM0_TAGC_MASK                               0x0000f000
#define BCHP_DSRM_BIST_TM0_TAGC_SHIFT                              12

/* DSRM :: BIST_TM0 :: TAG [11:08] */
#define BCHP_DSRM_BIST_TM0_TAG_MASK                                0x00000f00
#define BCHP_DSRM_BIST_TM0_TAG_SHIFT                               8

/* DSRM :: BIST_TM0 :: STATS [07:04] */
#define BCHP_DSRM_BIST_TM0_STATS_MASK                              0x000000f0
#define BCHP_DSRM_BIST_TM0_STATS_SHIFT                             4

/* DSRM :: BIST_TM0 :: STATE [03:00] */
#define BCHP_DSRM_BIST_TM0_STATE_MASK                              0x0000000f
#define BCHP_DSRM_BIST_TM0_STATE_SHIFT                             0

/***************************************************************************
 *BIST_TM1 - DTP DSRM BIST TM1 Register
 ***************************************************************************/
/* DSRM :: BIST_TM1 :: reserved0 [31:02] */
#define BCHP_DSRM_BIST_TM1_reserved0_MASK                          0xfffffffc
#define BCHP_DSRM_BIST_TM1_reserved0_SHIFT                         2

/* DSRM :: BIST_TM1 :: CLSTR_FREE_FIFO_MEM [01:00] */
#define BCHP_DSRM_BIST_TM1_CLSTR_FREE_FIFO_MEM_MASK                0x00000003
#define BCHP_DSRM_BIST_TM1_CLSTR_FREE_FIFO_MEM_SHIFT               0

/***************************************************************************
 *DIAG_CTRL - DTP DSRM DIAG CTRL Register
 ***************************************************************************/
/* DSRM :: DIAG_CTRL :: USE_INT_DIAG_HIGH [31:31] */
#define BCHP_DSRM_DIAG_CTRL_USE_INT_DIAG_HIGH_MASK                 0x80000000
#define BCHP_DSRM_DIAG_CTRL_USE_INT_DIAG_HIGH_SHIFT                31

/* DSRM :: DIAG_CTRL :: DIAG_HIGH_MODE [30:28] */
#define BCHP_DSRM_DIAG_CTRL_DIAG_HIGH_MODE_MASK                    0x70000000
#define BCHP_DSRM_DIAG_CTRL_DIAG_HIGH_MODE_SHIFT                   28
#define BCHP_DSRM_DIAG_CTRL_DIAG_HIGH_MODE_CAPTURE_ON_HIGH         0
#define BCHP_DSRM_DIAG_CTRL_DIAG_HIGH_MODE_CAPTURE_ON_LOW          1
#define BCHP_DSRM_DIAG_CTRL_DIAG_HIGH_MODE_CAPTURE_ON_EITHER       2
#define BCHP_DSRM_DIAG_CTRL_DIAG_HIGH_MODE_CAPTURE_AFTER_LOW_ON_HIGH 3
#define BCHP_DSRM_DIAG_CTRL_DIAG_HIGH_MODE_CAPTURE_ON_HIGH_LAST    4

/* DSRM :: DIAG_CTRL :: reserved0 [27:24] */
#define BCHP_DSRM_DIAG_CTRL_reserved0_MASK                         0x0f000000
#define BCHP_DSRM_DIAG_CTRL_reserved0_SHIFT                        24

/* DSRM :: DIAG_CTRL :: DIAG_HIGH_SEL [23:16] */
#define BCHP_DSRM_DIAG_CTRL_DIAG_HIGH_SEL_MASK                     0x00ff0000
#define BCHP_DSRM_DIAG_CTRL_DIAG_HIGH_SEL_SHIFT                    16

/* DSRM :: DIAG_CTRL :: USE_INT_DIAG_LOW [15:15] */
#define BCHP_DSRM_DIAG_CTRL_USE_INT_DIAG_LOW_MASK                  0x00008000
#define BCHP_DSRM_DIAG_CTRL_USE_INT_DIAG_LOW_SHIFT                 15

/* DSRM :: DIAG_CTRL :: DIAG_LOW_MODE [14:12] */
#define BCHP_DSRM_DIAG_CTRL_DIAG_LOW_MODE_MASK                     0x00007000
#define BCHP_DSRM_DIAG_CTRL_DIAG_LOW_MODE_SHIFT                    12
#define BCHP_DSRM_DIAG_CTRL_DIAG_LOW_MODE_CAPTURE_ON_LOW           0
#define BCHP_DSRM_DIAG_CTRL_DIAG_LOW_MODE_CAPTURE_ON_HIGH          1
#define BCHP_DSRM_DIAG_CTRL_DIAG_LOW_MODE_CAPTURE_ON_EITHER        2
#define BCHP_DSRM_DIAG_CTRL_DIAG_LOW_MODE_CAPTURE_AFTER_HIGH_ON_LOW 3
#define BCHP_DSRM_DIAG_CTRL_DIAG_LOW_MODE_CAPTURE_ON_LOW_LAST      4

/* DSRM :: DIAG_CTRL :: reserved1 [11:08] */
#define BCHP_DSRM_DIAG_CTRL_reserved1_MASK                         0x00000f00
#define BCHP_DSRM_DIAG_CTRL_reserved1_SHIFT                        8

/* DSRM :: DIAG_CTRL :: DIAG_LOW_SEL [07:00] */
#define BCHP_DSRM_DIAG_CTRL_DIAG_LOW_SEL_MASK                      0x000000ff
#define BCHP_DSRM_DIAG_CTRL_DIAG_LOW_SEL_SHIFT                     0

/***************************************************************************
 *DIAG_STAT - DTP DSRM DIAG STAT Register
 ***************************************************************************/
/* DSRM :: DIAG_STAT :: reserved0 [31:17] */
#define BCHP_DSRM_DIAG_STAT_reserved0_MASK                         0xfffe0000
#define BCHP_DSRM_DIAG_STAT_reserved0_SHIFT                        17

/* DSRM :: DIAG_STAT :: DIAG_HIGH_CAPTURE_VALID [16:16] */
#define BCHP_DSRM_DIAG_STAT_DIAG_HIGH_CAPTURE_VALID_MASK           0x00010000
#define BCHP_DSRM_DIAG_STAT_DIAG_HIGH_CAPTURE_VALID_SHIFT          16

/* DSRM :: DIAG_STAT :: reserved1 [15:01] */
#define BCHP_DSRM_DIAG_STAT_reserved1_MASK                         0x0000fffe
#define BCHP_DSRM_DIAG_STAT_reserved1_SHIFT                        1

/* DSRM :: DIAG_STAT :: DIAG_LOW_CAPTURE_VALID [00:00] */
#define BCHP_DSRM_DIAG_STAT_DIAG_LOW_CAPTURE_VALID_MASK            0x00000001
#define BCHP_DSRM_DIAG_STAT_DIAG_LOW_CAPTURE_VALID_SHIFT           0

/***************************************************************************
 *DIAG_RSLT - DTP DSRM DIAG RSLT Register
 ***************************************************************************/
/* DSRM :: DIAG_RSLT :: DIAG_HIGH_RSLT [31:16] */
#define BCHP_DSRM_DIAG_RSLT_DIAG_HIGH_RSLT_MASK                    0xffff0000
#define BCHP_DSRM_DIAG_RSLT_DIAG_HIGH_RSLT_SHIFT                   16

/* DSRM :: DIAG_RSLT :: DIAG_LOW_RSLT [15:00] */
#define BCHP_DSRM_DIAG_RSLT_DIAG_LOW_RSLT_MASK                     0x0000ffff
#define BCHP_DSRM_DIAG_RSLT_DIAG_LOW_RSLT_SHIFT                    0

/***************************************************************************
 *DIAG_MASK - DTP DSRM DIAG MASK Register
 ***************************************************************************/
/* DSRM :: DIAG_MASK :: DIAG_HIGH_MASK [31:16] */
#define BCHP_DSRM_DIAG_MASK_DIAG_HIGH_MASK_MASK                    0xffff0000
#define BCHP_DSRM_DIAG_MASK_DIAG_HIGH_MASK_SHIFT                   16

/* DSRM :: DIAG_MASK :: DIAG_LOW_MASK [15:00] */
#define BCHP_DSRM_DIAG_MASK_DIAG_LOW_MASK_MASK                     0x0000ffff
#define BCHP_DSRM_DIAG_MASK_DIAG_LOW_MASK_SHIFT                    0

/***************************************************************************
 *DIAG_CMP - DTP DSRM DIAG CMP Register
 ***************************************************************************/
/* DSRM :: DIAG_CMP :: DIAG_HIGH_CMP [31:16] */
#define BCHP_DSRM_DIAG_CMP_DIAG_HIGH_CMP_MASK                      0xffff0000
#define BCHP_DSRM_DIAG_CMP_DIAG_HIGH_CMP_SHIFT                     16

/* DSRM :: DIAG_CMP :: DIAG_LOW_CMP [15:00] */
#define BCHP_DSRM_DIAG_CMP_DIAG_LOW_CMP_MASK                       0x0000ffff
#define BCHP_DSRM_DIAG_CMP_DIAG_LOW_CMP_SHIFT                      0

/***************************************************************************
 *DIAG_CAP - DTP DSRM DIAG CAP Register
 ***************************************************************************/
/* DSRM :: DIAG_CAP :: DIAG_HIGH_CAP [31:16] */
#define BCHP_DSRM_DIAG_CAP_DIAG_HIGH_CAP_MASK                      0xffff0000
#define BCHP_DSRM_DIAG_CAP_DIAG_HIGH_CAP_SHIFT                     16

/* DSRM :: DIAG_CAP :: DIAG_LOW_CAP [15:00] */
#define BCHP_DSRM_DIAG_CAP_DIAG_LOW_CAP_MASK                       0x0000ffff
#define BCHP_DSRM_DIAG_CAP_DIAG_LOW_CAP_SHIFT                      0

#endif /* #ifndef BCHP_DSRM_H__ */

/* End of File */
