FSM-based RTL control unit implemented in Verilog.
Includes synchronous reset, control signal generation,
and testbench-based functional verification using GTKWave.
