#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x5efe05175ae0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
enum0x5efe05133b80 .enum4 (1)
   "SRC1_REG1" 1'b0,
   "SRC1_PC" 1'b1
 ;
enum0x5efe051344e0 .enum4 (1)
   "SRC2_REG2" 1'b0,
   "SRC2_IMM" 1'b1
 ;
enum0x5efe05168340 .enum4 (2)
   "WRSRC_ALURES" 2'b00,
   "WRSRC_MEMREAD" 2'b01,
   "WRSRC_PC4" 2'b10
 ;
enum0x5efe05168990 .enum4 (4)
   "ALU_NOP" 4'b0000,
   "ALU_ADD" 4'b0001,
   "ALU_SUB" 4'b0010,
   "ALU_XOR" 4'b0011,
   "ALU_OR" 4'b0100,
   "ALU_AND" 4'b0101,
   "ALU_SL" 4'b0110,
   "ALU_SRL" 4'b0111,
   "ALU_SRA" 4'b1000,
   "ALU_LT" 4'b1001,
   "ALU_LTU" 4'b1010,
   "ALU_LUI" 4'b1011
 ;
enum0x5efe05169a10 .enum4 (3)
   "BR_NOP" 3'b000,
   "BR_EQ" 3'b001,
   "BR_NE" 3'b010,
   "BR_LT" 3'b011,
   "BR_GE" 3'b100,
   "BR_LTU" 3'b101,
   "BR_GEU" 3'b110
 ;
enum0x5efe0516a500 .enum4 (4)
   "MEM_NOP" 4'b0000,
   "MEM_SB" 4'b0001,
   "MEM_SH" 4'b0010,
   "MEM_SW" 4'b0011,
   "MEM_LB" 4'b0100,
   "MEM_LH" 4'b0101,
   "MEM_LW" 4'b0110,
   "MEM_LBU" 4'b0111,
   "MEM_LHU" 4'b1000
 ;
enum0x5efe0517d250 .enum4 (2)
   "FWD_SRC_ID" 2'b00,
   "FWD_SRC_MEM" 2'b01,
   "FWD_SRC_WB" 2'b10
 ;
S_0x5efe05174160 .scope module, "mem_wb_register_tb" "mem_wb_register_tb" 3 3;
 .timescale -9 -12;
P_0x5efe051745a0 .param/l "CLK_PERIOD" 1 3 6, +C4<00000000000000000000000000001010>;
enum0x5efe0517d920 .enum4 (2)
   "WRSRC_ALURES" 2'b00,
   "WRSRC_MEMREAD" 2'b01,
   "WRSRC_PC4" 2'b10
 ;
enum0x5efe0517df30 .enum4 (1)
   "SRC1_REG1" 1'b0,
   "SRC1_PC" 1'b1
 ;
enum0x5efe0517e420 .enum4 (1)
   "SRC2_REG2" 1'b0,
   "SRC2_IMM" 1'b1
 ;
enum0x5efe0517e930 .enum4 (4)
   "ALU_NOP" 4'b0000,
   "ALU_ADD" 4'b0001,
   "ALU_SUB" 4'b0010,
   "ALU_XOR" 4'b0011,
   "ALU_OR" 4'b0100,
   "ALU_AND" 4'b0101,
   "ALU_SL" 4'b0110,
   "ALU_SRL" 4'b0111,
   "ALU_SRA" 4'b1000,
   "ALU_LT" 4'b1001,
   "ALU_LTU" 4'b1010,
   "ALU_LUI" 4'b1011
 ;
enum0x5efe0517f9a0 .enum4 (3)
   "BR_NOP" 3'b000,
   "BR_EQ" 3'b001,
   "BR_NE" 3'b010,
   "BR_LT" 3'b011,
   "BR_GE" 3'b100,
   "BR_LTU" 3'b101,
   "BR_GEU" 3'b110
 ;
enum0x5efe05180490 .enum4 (4)
   "MEM_NOP" 4'b0000,
   "MEM_SB" 4'b0001,
   "MEM_SH" 4'b0010,
   "MEM_SW" 4'b0011,
   "MEM_LB" 4'b0100,
   "MEM_LH" 4'b0101,
   "MEM_LW" 4'b0110,
   "MEM_LBU" 4'b0111,
   "MEM_LHU" 4'b1000
 ;
enum0x5efe051811e0 .enum4 (2)
   "FWD_SRC_ID" 2'b00,
   "FWD_SRC_MEM" 2'b01,
   "FWD_SRC_WB" 2'b10
 ;
v0x5efe051adc90_0 .var "alu_result_mem", 31 0;
v0x5efe051add70_0 .net "alu_result_wb", 31 0, v0x5efe05134ba0_0;  1 drivers
v0x5efe051ade10_0 .var "clear", 0 0;
v0x5efe051adeb0_0 .var "clk", 0 0;
v0x5efe051adf80_0 .var "enable", 0 0;
v0x5efe051ae020_0 .var "mem_data_out_mem", 31 0;
v0x5efe051ae0f0_0 .net "mem_data_out_wb", 31 0, v0x5efe051ad310_0;  1 drivers
v0x5efe051ae1c0_0 .var "pc_plus4_mem", 31 0;
v0x5efe051ae290_0 .net "pc_plus4_wb", 31 0, v0x5efe051ad4d0_0;  1 drivers
v0x5efe051ae360_0 .var "reg_do_write_ctrl_mem", 0 0;
v0x5efe051ae430_0 .net "reg_do_write_ctrl_wb", 0 0, v0x5efe051ad670_0;  1 drivers
v0x5efe051ae500_0 .var "reg_wr_src_ctrl_mem", 1 0;
v0x5efe051ae5d0_0 .net "reg_wr_src_ctrl_wb", 1 0, v0x5efe051ad810_0;  1 drivers
v0x5efe051ae6a0_0 .var "wr_reg_idx_mem", 4 0;
v0x5efe051ae770_0 .net "wr_reg_idx_wb", 4 0, v0x5efe051ad9d0_0;  1 drivers
S_0x5efe05173c00 .scope module, "dut" "mem_wb_register" 3 19, 4 3 0, S_0x5efe05174160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "reg_do_write_ctrl_mem";
    .port_info 4 /INPUT 2 "reg_wr_src_ctrl_mem";
    .port_info 5 /INPUT 32 "pc_plus4_mem";
    .port_info 6 /INPUT 32 "alu_result_mem";
    .port_info 7 /INPUT 32 "mem_data_out_mem";
    .port_info 8 /INPUT 5 "wr_reg_idx_mem";
    .port_info 9 /OUTPUT 1 "reg_do_write_ctrl_wb";
    .port_info 10 /OUTPUT 2 "reg_wr_src_ctrl_wb";
    .port_info 11 /OUTPUT 32 "pc_plus4_wb";
    .port_info 12 /OUTPUT 32 "alu_result_wb";
    .port_info 13 /OUTPUT 32 "mem_data_out_wb";
    .port_info 14 /OUTPUT 5 "wr_reg_idx_wb";
v0x5efe05174700_0 .net "alu_result_mem", 31 0, v0x5efe051adc90_0;  1 drivers
v0x5efe05134ba0_0 .var "alu_result_wb", 31 0;
v0x5efe0518bb00_0 .net "clear", 0 0, v0x5efe051ade10_0;  1 drivers
v0x5efe0518c8d0_0 .net "clk", 0 0, v0x5efe051adeb0_0;  1 drivers
v0x5efe051ad120_0 .net "enable", 0 0, v0x5efe051adf80_0;  1 drivers
v0x5efe051ad230_0 .net "mem_data_out_mem", 31 0, v0x5efe051ae020_0;  1 drivers
v0x5efe051ad310_0 .var "mem_data_out_wb", 31 0;
v0x5efe051ad3f0_0 .net "pc_plus4_mem", 31 0, v0x5efe051ae1c0_0;  1 drivers
v0x5efe051ad4d0_0 .var "pc_plus4_wb", 31 0;
v0x5efe051ad5b0_0 .net "reg_do_write_ctrl_mem", 0 0, v0x5efe051ae360_0;  1 drivers
v0x5efe051ad670_0 .var "reg_do_write_ctrl_wb", 0 0;
v0x5efe051ad730_0 .net "reg_wr_src_ctrl_mem", 1 0, v0x5efe051ae500_0;  1 drivers
v0x5efe051ad810_0 .var "reg_wr_src_ctrl_wb", 1 0;
v0x5efe051ad8f0_0 .net "wr_reg_idx_mem", 4 0, v0x5efe051ae6a0_0;  1 drivers
v0x5efe051ad9d0_0 .var "wr_reg_idx_wb", 4 0;
E_0x5efe0516e760 .event posedge, v0x5efe0518c8d0_0;
    .scope S_0x5efe05173c00;
T_0 ;
    %wait E_0x5efe0516e760;
    %load/vec4 v0x5efe0518bb00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5efe051ad670_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5efe051ad810_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5efe051ad4d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5efe05134ba0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5efe051ad310_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5efe051ad9d0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5efe051ad120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x5efe051ad5b0_0;
    %assign/vec4 v0x5efe051ad670_0, 0;
    %load/vec4 v0x5efe051ad730_0;
    %assign/vec4 v0x5efe051ad810_0, 0;
    %load/vec4 v0x5efe051ad3f0_0;
    %assign/vec4 v0x5efe051ad4d0_0, 0;
    %load/vec4 v0x5efe05174700_0;
    %assign/vec4 v0x5efe05134ba0_0, 0;
    %load/vec4 v0x5efe051ad230_0;
    %assign/vec4 v0x5efe051ad310_0, 0;
    %load/vec4 v0x5efe051ad8f0_0;
    %assign/vec4 v0x5efe051ad9d0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5efe05174160;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5efe051adeb0_0, 0, 1;
T_1.0 ;
    %delay 5000, 0;
    %load/vec4 v0x5efe051adeb0_0;
    %inv;
    %store/vec4 v0x5efe051adeb0_0, 0, 1;
    %jmp T_1.0;
    %end;
    .thread T_1;
    .scope S_0x5efe05174160;
T_2 ;
    %vpi_call/w 3 29 "$display", "--- Starting MEM/WB Register Test ---" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5efe051ade10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5efe051adf80_0, 0, 1;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x5efe051adc90_0, 0, 32;
    %delay 10000, 0;
    %load/vec4 v0x5efe051add70_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %vpi_call/w 3 36 "$display", "PASS: Clear asserted, outputs are zeroed." {0 0 0};
    %jmp T_2.1;
T_2.0 ;
    %vpi_call/w 3 38 "$error", "FAIL: Clear failed." {0 0 0};
T_2.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5efe051ade10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5efe051ae360_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5efe051ae500_0, 0, 2;
    %pushi/vec4 4277006349, 0, 32;
    %store/vec4 v0x5efe051ae020_0, 0, 32;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0x5efe051ae6a0_0, 0, 5;
    %vpi_call/w 3 46 "$display", "\012--- Testing Normal Latching (Enable=1) ---" {0 0 0};
    %wait E_0x5efe0516e760;
    %delay 1000, 0;
    %load/vec4 v0x5efe051ae0f0_0;
    %pushi/vec4 4277006349, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5efe051ae770_0;
    %pad/u 32;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %vpi_call/w 3 50 "$display", "PASS: Data latched correctly." {0 0 0};
    %jmp T_2.3;
T_2.2 ;
    %vpi_call/w 3 52 "$error", "FAIL: Data did not latch correctly." {0 0 0};
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5efe051adf80_0, 0, 1;
    %pushi/vec4 3149642683, 0, 32;
    %store/vec4 v0x5efe051ae020_0, 0, 32;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x5efe051ae6a0_0, 0, 5;
    %vpi_call/w 3 58 "$display", "\012--- Testing Stall (Enable=0) ---" {0 0 0};
    %wait E_0x5efe0516e760;
    %delay 1000, 0;
    %load/vec4 v0x5efe051ae0f0_0;
    %pushi/vec4 4277006349, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5efe051ae770_0;
    %pad/u 32;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %vpi_call/w 3 62 "$display", "PASS: Register correctly held its value during stall." {0 0 0};
    %jmp T_2.5;
T_2.4 ;
    %vpi_call/w 3 64 "$error", "FAIL: Register changed value during stall." {0 0 0};
T_2.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5efe051adf80_0, 0, 1;
    %vpi_call/w 3 68 "$display", "\012--- Testing Resume (Enable=1) ---" {0 0 0};
    %wait E_0x5efe0516e760;
    %delay 1000, 0;
    %load/vec4 v0x5efe051ae0f0_0;
    %pushi/vec4 3149642683, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5efe051ae770_0;
    %pad/u 32;
    %pushi/vec4 12, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %vpi_call/w 3 72 "$display", "PASS: Register resumed latching new data." {0 0 0};
    %jmp T_2.7;
T_2.6 ;
    %vpi_call/w 3 74 "$error", "FAIL: Register did not resume correctly." {0 0 0};
T_2.7 ;
    %vpi_call/w 3 76 "$display", "\012--- Test Finished ---" {0 0 0};
    %vpi_call/w 3 77 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "verif/src/mem_wb_register_tb.sv";
    "design/rtl/mem_wb_register.sv";
