Analysis & Synthesis report for DE10_LITE_D8M_VIP
Tue May 30 16:30:15 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Tue May 30 16:30:15 2023           ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; DE10_LITE_D8M_VIP                           ;
; Top-level Entity Name              ; DE10_LITE_D8M_VIP                           ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
; UFM blocks                         ; N/A until Partition Merge                   ;
; ADC blocks                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; DE10_LITE_D8M_VIP  ; DE10_LITE_D8M_VIP  ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Tue May 30 16:28:42 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_LITE_D8M_VIP -c DE10_LITE_D8M_VIP
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12248): Elaborating Platform Designer system entity "Qsys.qsys"
Info (12250): 2023.05.30.16:29:00 Progress: Loading R_DETECT/Qsys.qsys
Info (12250): 2023.05.30.16:29:01 Progress: Reading input file
Info (12250): 2023.05.30.16:29:01 Progress: Adding EEE_IMGPROC_0 [EEE_IMGPROC 1.0]
Info (12250): 2023.05.30.16:29:02 Progress: Parameterizing module EEE_IMGPROC_0
Info (12250): 2023.05.30.16:29:02 Progress: Adding TERASIC_AUTO_FOCUS_0 [TERASIC_AUTO_FOCUS 1.0]
Info (12250): 2023.05.30.16:29:02 Progress: Parameterizing module TERASIC_AUTO_FOCUS_0
Info (12250): 2023.05.30.16:29:02 Progress: Adding TERASIC_CAMERA_0 [TERASIC_CAMERA 1.0]
Info (12250): 2023.05.30.16:29:04 Progress: Parameterizing module TERASIC_CAMERA_0
Info (12250): 2023.05.30.16:29:04 Progress: Adding alt_vip_itc_0 [alt_vip_itc 14.0]
Info (12250): 2023.05.30.16:29:04 Progress: Parameterizing module alt_vip_itc_0
Info (12250): 2023.05.30.16:29:04 Progress: Adding alt_vip_vfb_0 [alt_vip_vfb 13.1]
Info (12250): 2023.05.30.16:29:06 Progress: Parameterizing module alt_vip_vfb_0
Info (12250): 2023.05.30.16:29:06 Progress: Adding altpll_0 [altpll 18.1]
Info (12250): 2023.05.30.16:29:06 Progress: Parameterizing module altpll_0
Info (12250): 2023.05.30.16:29:06 Progress: Adding clk_50 [clock_source 18.1]
Info (12250): 2023.05.30.16:29:06 Progress: Parameterizing module clk_50
Info (12250): 2023.05.30.16:29:06 Progress: Adding i2c_opencores_camera [i2c_opencores 12.0]
Info (12250): 2023.05.30.16:29:06 Progress: Parameterizing module i2c_opencores_camera
Info (12250): 2023.05.30.16:29:06 Progress: Adding i2c_opencores_mipi [i2c_opencores 12.0]
Info (12250): 2023.05.30.16:29:06 Progress: Parameterizing module i2c_opencores_mipi
Info (12250): 2023.05.30.16:29:06 Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Info (12250): 2023.05.30.16:29:06 Progress: Parameterizing module jtag_uart
Info (12250): 2023.05.30.16:29:06 Progress: Adding key [altera_avalon_pio 18.1]
Info (12250): 2023.05.30.16:29:06 Progress: Parameterizing module key
Info (12250): 2023.05.30.16:29:06 Progress: Adding led [altera_avalon_pio 18.1]
Info (12250): 2023.05.30.16:29:06 Progress: Parameterizing module led
Info (12250): 2023.05.30.16:29:06 Progress: Adding mipi_pwdn_n [altera_avalon_pio 18.1]
Info (12250): 2023.05.30.16:29:06 Progress: Parameterizing module mipi_pwdn_n
Info (12250): 2023.05.30.16:29:06 Progress: Adding mipi_reset_n [altera_avalon_pio 18.1]
Info (12250): 2023.05.30.16:29:06 Progress: Parameterizing module mipi_reset_n
Info (12250): 2023.05.30.16:29:06 Progress: Adding nios2_gen2 [altera_nios2_gen2 18.1]
Info (12250): 2023.05.30.16:29:06 Progress: Parameterizing module nios2_gen2
Info (12250): 2023.05.30.16:29:06 Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Info (12250): 2023.05.30.16:29:06 Progress: Parameterizing module onchip_memory2_0
Info (12250): 2023.05.30.16:29:06 Progress: Adding sdram [altera_avalon_new_sdram_controller 18.1]
Info (12250): 2023.05.30.16:29:06 Progress: Parameterizing module sdram
Info (12250): 2023.05.30.16:29:06 Progress: Adding sw [altera_avalon_pio 18.1]
Info (12250): 2023.05.30.16:29:06 Progress: Parameterizing module sw
Info (12250): 2023.05.30.16:29:06 Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 18.1]
Info (12250): 2023.05.30.16:29:06 Progress: Parameterizing module sysid_qsys
Info (12250): 2023.05.30.16:29:06 Progress: Adding timer [altera_avalon_timer 18.1]
Info (12250): 2023.05.30.16:29:06 Progress: Parameterizing module timer
Info (12250): 2023.05.30.16:29:06 Progress: Adding uart_0 [altera_avalon_uart 18.1]
Info (12250): 2023.05.30.16:29:06 Progress: Parameterizing module uart_0
Info (12250): 2023.05.30.16:29:06 Progress: Building connections
Info (12250): 2023.05.30.16:29:06 Progress: Parameterizing connections
Info (12250): 2023.05.30.16:29:06 Progress: Validating
Info (12250): 2023.05.30.16:29:07 Progress: Done reading input file
Info (12250): Qsys.alt_vip_vfb_0: The Frame Buffer will no longer be available after 16.1, please upgrade to Frame Buffer II.
Info (12250): Qsys.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info (12250): Qsys.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info (12250): Qsys.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info (12250): Qsys.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info (12250): Qsys.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info (12250): Qsys.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info (12250): Qsys: Generating Qsys "Qsys" for QUARTUS_SYNTH
Info (12250): Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0
Info (12250): Inserting clock-crossing logic between cmd_demux.src14 and cmd_mux_014.sink0
Info (12250): Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5
Info (12250): Inserting clock-crossing logic between rsp_demux_014.src0 and rsp_mux.sink14
Info (12250): EEE_IMGPROC_0: "Qsys" instantiated EEE_IMGPROC "EEE_IMGPROC_0"
Info (12250): TERASIC_AUTO_FOCUS_0: "Qsys" instantiated TERASIC_AUTO_FOCUS "TERASIC_AUTO_FOCUS_0"
Info (12250): TERASIC_CAMERA_0: "Qsys" instantiated TERASIC_CAMERA "TERASIC_CAMERA_0"
Info (12250): Alt_vip_itc_0: "Qsys" instantiated alt_vip_itc "alt_vip_itc_0"
Info (12250): Alt_vip_vfb_0: "Qsys" instantiated alt_vip_vfb "alt_vip_vfb_0"
Info (12250): Altpll_0: "Qsys" instantiated altpll "altpll_0"
Info (12250): I2c_opencores_camera: "Qsys" instantiated i2c_opencores "i2c_opencores_camera"
Info (12250): Jtag_uart: Starting RTL generation for module 'Qsys_jtag_uart'
Info (12250): Jtag_uart:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=Qsys_jtag_uart --dir=C:/Users/bens1/AppData/Local/Temp/alt9507_5260658624364118828.dir/0011_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/bens1/AppData/Local/Temp/alt9507_5260658624364118828.dir/0011_jtag_uart_gen//Qsys_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Jtag_uart: Done RTL generation for module 'Qsys_jtag_uart'
Info (12250): Jtag_uart: "Qsys" instantiated altera_avalon_jtag_uart "jtag_uart"
Info (12250): Key: Starting RTL generation for module 'Qsys_key'
Info (12250): Key:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Qsys_key --dir=C:/Users/bens1/AppData/Local/Temp/alt9507_5260658624364118828.dir/0012_key_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/bens1/AppData/Local/Temp/alt9507_5260658624364118828.dir/0012_key_gen//Qsys_key_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Key: Done RTL generation for module 'Qsys_key'
Info (12250): Key: "Qsys" instantiated altera_avalon_pio "key"
Info (12250): Led: Starting RTL generation for module 'Qsys_led'
Info (12250): Led:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Qsys_led --dir=C:/Users/bens1/AppData/Local/Temp/alt9507_5260658624364118828.dir/0013_led_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/bens1/AppData/Local/Temp/alt9507_5260658624364118828.dir/0013_led_gen//Qsys_led_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Led: Done RTL generation for module 'Qsys_led'
Info (12250): Led: "Qsys" instantiated altera_avalon_pio "led"
Info (12250): Mipi_pwdn_n: Starting RTL generation for module 'Qsys_mipi_pwdn_n'
Info (12250): Mipi_pwdn_n:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Qsys_mipi_pwdn_n --dir=C:/Users/bens1/AppData/Local/Temp/alt9507_5260658624364118828.dir/0014_mipi_pwdn_n_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/bens1/AppData/Local/Temp/alt9507_5260658624364118828.dir/0014_mipi_pwdn_n_gen//Qsys_mipi_pwdn_n_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Mipi_pwdn_n: Done RTL generation for module 'Qsys_mipi_pwdn_n'
Info (12250): Mipi_pwdn_n: "Qsys" instantiated altera_avalon_pio "mipi_pwdn_n"
Info (12250): Nios2_gen2: "Qsys" instantiated altera_nios2_gen2 "nios2_gen2"
Info (12250): Onchip_memory2_0: Starting RTL generation for module 'Qsys_onchip_memory2_0'
Info (12250): Onchip_memory2_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Qsys_onchip_memory2_0 --dir=C:/Users/bens1/AppData/Local/Temp/alt9507_5260658624364118828.dir/0015_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/bens1/AppData/Local/Temp/alt9507_5260658624364118828.dir/0015_onchip_memory2_0_gen//Qsys_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Onchip_memory2_0: Done RTL generation for module 'Qsys_onchip_memory2_0'
Info (12250): Onchip_memory2_0: "Qsys" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info (12250): Sdram: Starting RTL generation for module 'Qsys_sdram'
Info (12250): Sdram:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=Qsys_sdram --dir=C:/Users/bens1/AppData/Local/Temp/alt9507_5260658624364118828.dir/0016_sdram_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/bens1/AppData/Local/Temp/alt9507_5260658624364118828.dir/0016_sdram_gen//Qsys_sdram_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Sdram: Done RTL generation for module 'Qsys_sdram'
Info (12250): Sdram: "Qsys" instantiated altera_avalon_new_sdram_controller "sdram"
Info (12250): Sw: Starting RTL generation for module 'Qsys_sw'
Info (12250): Sw:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Qsys_sw --dir=C:/Users/bens1/AppData/Local/Temp/alt9507_5260658624364118828.dir/0017_sw_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/bens1/AppData/Local/Temp/alt9507_5260658624364118828.dir/0017_sw_gen//Qsys_sw_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Sw: Done RTL generation for module 'Qsys_sw'
Info (12250): Sw: "Qsys" instantiated altera_avalon_pio "sw"
Info (12250): Sysid_qsys: "Qsys" instantiated altera_avalon_sysid_qsys "sysid_qsys"
Info (12250): Timer: Starting RTL generation for module 'Qsys_timer'
Info (12250): Timer:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=Qsys_timer --dir=C:/Users/bens1/AppData/Local/Temp/alt9507_5260658624364118828.dir/0019_timer_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/bens1/AppData/Local/Temp/alt9507_5260658624364118828.dir/0019_timer_gen//Qsys_timer_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Timer: Done RTL generation for module 'Qsys_timer'
Info (12250): Timer: "Qsys" instantiated altera_avalon_timer "timer"
Info (12250): Uart_0: Starting RTL generation for module 'Qsys_uart_0'
Info (12250): Uart_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=Qsys_uart_0 --dir=C:/Users/bens1/AppData/Local/Temp/alt9507_5260658624364118828.dir/0020_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/bens1/AppData/Local/Temp/alt9507_5260658624364118828.dir/0020_uart_0_gen//Qsys_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Uart_0: Done RTL generation for module 'Qsys_uart_0'
Info (12250): Uart_0: "Qsys" instantiated altera_avalon_uart "uart_0"
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_014: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_015: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_0: "Qsys" instantiated altera_mm_interconnect "mm_interconnect_0"
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_1: "Qsys" instantiated altera_mm_interconnect "mm_interconnect_1"
Info (12250): Irq_mapper: "Qsys" instantiated altera_irq_mapper "irq_mapper"
Info (12250): Rst_controller: "Qsys" instantiated altera_reset_controller "rst_controller"
Info (12250): Vfb_writer_packet_write_address_au_l_muxinst: "alt_vip_vfb_0" instantiated alt_cusp_muxbin2 "vfb_writer_packet_write_address_au_l_muxinst"
Info (12250): Vfb_writer_packet_write_address_au: "alt_vip_vfb_0" instantiated alt_au "vfb_writer_packet_write_address_au"
Info (12250): Vfb_writer_overflow_flag_reg: "alt_vip_vfb_0" instantiated alt_reg "vfb_writer_overflow_flag_reg"
Info (12250): Reusing file C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/Qsys/submodules/alt_cusp181_package.vhd
Info (12250): Vfb_writer_length_counter_au_enable_muxinst: "alt_vip_vfb_0" instantiated alt_cusp_muxhot16 "vfb_writer_length_counter_au_enable_muxinst"
Info (12250): Din: "alt_vip_vfb_0" instantiated alt_avalon_st_input "din"
Info (12250): Reusing file C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/Qsys/submodules/alt_cusp181_package.vhd
Info (12250): Dout: "alt_vip_vfb_0" instantiated alt_avalon_st_output "dout"
Info (12250): Reusing file C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/Qsys/submodules/alt_cusp181_package.vhd
Info (12250): Read_master: "alt_vip_vfb_0" instantiated alt_avalon_mm_bursting_master_fifo "read_master"
Info (12250): Reusing file C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/Qsys/submodules/alt_cusp181_package.vhd
Info (12250): Read_master_pull: "alt_vip_vfb_0" instantiated alt_cusp_pulling_width_adapter "read_master_pull"
Info (12250): Reusing file C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/Qsys/submodules/alt_cusp181_package.vhd
Info (12250): Write_master_push: "alt_vip_vfb_0" instantiated alt_cusp_pushing_width_adapter "write_master_push"
Info (12250): Reusing file C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/Qsys/submodules/alt_cusp181_package.vhd
Info (12250): Pc0: "alt_vip_vfb_0" instantiated alt_pc "pc0"
Info (12250): Reusing file C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/Qsys/submodules/alt_cusp181_package.vhd
Info (12250): Fu_id_4494_line325_93: "alt_vip_vfb_0" instantiated alt_cmp "fu_id_4494_line325_93"
Info (12250): Reusing file C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/Qsys/submodules/alt_cusp181_package.vhd
Info (12250): Clocksource: "alt_vip_vfb_0" instantiated alt_cusp_testbench_clock "clocksource"
Info (12250): Reusing file C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/Qsys/submodules/alt_cusp181_package.vhd
Info (12250): Cpu: Starting RTL generation for module 'Qsys_nios2_gen2_cpu'
Info (12250): Cpu:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=Qsys_nios2_gen2_cpu --dir=C:/Users/bens1/AppData/Local/Temp/alt9507_5260658624364118828.dir/0023_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/bens1/AppData/Local/Temp/alt9507_5260658624364118828.dir/0023_cpu_gen//Qsys_nios2_gen2_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info (12250): Cpu: # 2023.05.30 16:29:59 (*) Starting Nios II generation
Info (12250): Cpu: # 2023.05.30 16:29:59 (*)   Checking for plaintext license.
Info (12250): Cpu: # 2023.05.30 16:29:59 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info (12250): Cpu: # 2023.05.30 16:29:59 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info (12250): Cpu: # 2023.05.30 16:29:59 (*)   LM_LICENSE_FILE environment variable is empty
Info (12250): Cpu: # 2023.05.30 16:29:59 (*)   Plaintext license not found.
Info (12250): Cpu: # 2023.05.30 16:29:59 (*)   Checking for encrypted license (non-evaluation).
Info (12250): Cpu: # 2023.05.30 16:30:00 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info (12250): Cpu: # 2023.05.30 16:30:00 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info (12250): Cpu: # 2023.05.30 16:30:00 (*)   LM_LICENSE_FILE environment variable is empty
Info (12250): Cpu: # 2023.05.30 16:30:00 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info (12250): Cpu: # 2023.05.30 16:30:00 (*)   Elaborating CPU configuration settings
Info (12250): Cpu: # 2023.05.30 16:30:00 (*)   Creating all objects for CPU
Info (12250): Cpu: # 2023.05.30 16:30:00 (*)     Testbench
Info (12250): Cpu: # 2023.05.30 16:30:00 (*)     Instruction decoding
Info (12250): Cpu: # 2023.05.30 16:30:00 (*)       Instruction fields
Info (12250): Cpu: # 2023.05.30 16:30:00 (*)       Instruction decodes
Info (12250): Cpu: # 2023.05.30 16:30:01 (*)       Signals for RTL simulation waveforms
Info (12250): Cpu: # 2023.05.30 16:30:01 (*)       Instruction controls
Info (12250): Cpu: # 2023.05.30 16:30:01 (*)     Pipeline frontend
Info (12250): Cpu: # 2023.05.30 16:30:01 (*)     Pipeline backend
Info (12250): Cpu: # 2023.05.30 16:30:03 (*)   Generating RTL from CPU objects
Info (12250): Cpu: # 2023.05.30 16:30:05 (*)   Creating encrypted RTL
Info (12250): Cpu: # 2023.05.30 16:30:05 (*) Done Nios II generation
Info (12250): Cpu: Done RTL generation for module 'Qsys_nios2_gen2_cpu'
Info (12250): Cpu: "nios2_gen2" instantiated altera_nios2_gen2_unit "cpu"
Info (12250): Nios2_gen2_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_data_master_translator"
Info (12250): Jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info (12250): Nios2_gen2_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_data_master_agent"
Info (12250): Jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info (12250): Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info (12250): Router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info (12250): Router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info (12250): Router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info (12250): Router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info (12250): Nios2_gen2_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_gen2_data_master_limiter"
Info (12250): Reusing file C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/Qsys/submodules/altera_avalon_sc_fifo.v
Info (12250): Cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info (12250): Cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Cmd_mux_004: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_004"
Info (12250): Reusing file C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/Qsys/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info (12250): Rsp_demux_004: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_004"
Info (12250): Rsp_demux_005: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_005"
Info (12250): Rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/Qsys/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info (12250): Reusing file C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/Qsys/submodules/altera_merlin_arbitrator.sv
Info (12250): Crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info (12250): Reusing file C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/Qsys/submodules/altera_avalon_st_pipeline_base.v
Info (12250): Avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info (12250): Router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info (12250): Router_002: "mm_interconnect_1" instantiated altera_merlin_router "router_002"
Info (12250): Sdram_s1_burst_adapter: "mm_interconnect_1" instantiated altera_merlin_burst_adapter "sdram_s1_burst_adapter"
Info (12250): Reusing file C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/Qsys/submodules/altera_avalon_st_pipeline_base.v
Info (12250): Cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Reusing file C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/Qsys/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info (12250): Rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/Qsys/submodules/altera_merlin_arbitrator.sv
Info (12250): Sdram_s1_rsp_width_adapter: "mm_interconnect_1" instantiated altera_merlin_width_adapter "sdram_s1_rsp_width_adapter"
Info (12250): Reusing file C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/Qsys/submodules/altera_merlin_address_alignment.sv
Info (12250): Reusing file C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/Qsys/submodules/altera_merlin_burst_uncompressor.sv
Info (12250): Avalon_st_adapter: "mm_interconnect_1" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info (12250): Error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info (12250): Error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info (12250): Qsys: Done "Qsys" with 68 modules, 143 files
Info (12249): Finished elaborating Platform Designer system entity "Qsys.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file fpsmonitor.v
    Info (12023): Found entity 1: FpsMonitor File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/FpsMonitor.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ip/eee_imgproc/stream_reg.v
    Info (12023): Found entity 1: STREAM_REG File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/ip/EEE_IMGPROC/STREAM_REG.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file de10_lite_d8m_vip.v
    Info (12023): Found entity 1: DE10_LITE_D8M_VIP File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/DE10_LITE_D8M_VIP.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file ip/eee_imgproc/stream_reg_test.v
    Info (12023): Found entity 1: STREAM_REG_TEST File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/ip/EEE_IMGPROC/STREAM_REG_TEST.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ip/eee_imgproc/msg_fifo.v
    Info (12023): Found entity 1: MSG_FIFO File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/ip/EEE_IMGPROC/MSG_FIFO.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ip/eee_imgproc/eee_imgproc.v
    Info (12023): Found entity 1: EEE_IMGPROC File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/ip/EEE_IMGPROC/EEE_IMGPROC.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/qsys.v
    Info (12023): Found entity 1: Qsys File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/qsys.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/bayer2rgb.v
    Info (12023): Found entity 1: Bayer2RGB File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/bayer2rgb.v Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/bayer_linebuffer.v
    Info (12023): Found entity 1: Bayer_LineBuffer File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/bayer_linebuffer.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/camera_bayer.v
    Info (12023): Found entity 1: CAMERA_Bayer File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/camera_bayer.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/camera_rgb.v
    Info (12023): Found entity 1: CAMERA_RGB File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/camera_rgb.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/eee_imgproc.v
    Info (12023): Found entity 1: EEE_IMGPROC File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/eee_imgproc.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/f_vcm.v
    Info (12023): Found entity 1: F_VCM File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/f_vcm.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/i2c_vcm_config.v
    Info (12023): Found entity 1: I2C_VCM_Config File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/i2c_vcm_config.v Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/i2c_vcm_controller.v
    Info (12023): Found entity 1: I2C_VCM_Controller File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/i2c_vcm_controller.v Line: 45
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd
    Info (12022): Found design unit 1: Qsys_alt_vip_vfb_0-rtl File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 52
    Info (12023): Found entity 1: Qsys_alt_vip_vfb_0 File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_alt_vip_vfb_0_tb.vhd
    Info (12022): Found design unit 1: Qsys_alt_vip_vfb_0_tb-rtl File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0_tb.vhd Line: 13
    Info (12023): Found entity 1: Qsys_alt_vip_vfb_0_tb File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_alt_vip_vfb_0_tb.vhd Line: 10
Info (12021): Found 4 design units, including 4 entities, in source file db/ip/qsys/submodules/qsys_altpll_0.v
    Info (12023): Found entity 1: Qsys_altpll_0_dffpipe_l2c File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_altpll_0.v Line: 37
    Info (12023): Found entity 2: Qsys_altpll_0_stdsync_sv6 File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_altpll_0.v Line: 98
    Info (12023): Found entity 3: Qsys_altpll_0_altpll_u3t2 File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_altpll_0.v Line: 130
    Info (12023): Found entity 4: Qsys_altpll_0 File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_altpll_0.v Line: 229
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_irq_mapper.sv
    Info (12023): Found entity 1: Qsys_irq_mapper File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_irq_mapper.sv Line: 31
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/qsys/submodules/qsys_jtag_uart.v
    Info (12023): Found entity 1: Qsys_jtag_uart_sim_scfifo_w File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_jtag_uart.v Line: 21
    Info (12023): Found entity 2: Qsys_jtag_uart_scfifo_w File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_jtag_uart.v Line: 78
    Info (12023): Found entity 3: Qsys_jtag_uart_sim_scfifo_r File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_jtag_uart.v Line: 164
    Info (12023): Found entity 4: Qsys_jtag_uart_scfifo_r File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_jtag_uart.v Line: 243
    Info (12023): Found entity 5: Qsys_jtag_uart File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_jtag_uart.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_key.v
    Info (12023): Found entity 1: Qsys_key File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_key.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_led.v
    Info (12023): Found entity 1: Qsys_led File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_led.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mipi_pwdn_n.v
    Info (12023): Found entity 1: Qsys_mipi_pwdn_n File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_mipi_pwdn_n.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0.v
    Info (12023): Found entity 1: Qsys_mm_interconnect_0 File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: Qsys_mm_interconnect_0_avalon_st_adapter File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: Qsys_mm_interconnect_0_cmd_demux File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: Qsys_mm_interconnect_0_cmd_demux_001 File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: Qsys_mm_interconnect_0_cmd_mux File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_mux_004.sv
    Info (12023): Found entity 1: Qsys_mm_interconnect_0_cmd_mux_004 File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_mux_004.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: Qsys_mm_interconnect_0_router_default_decode File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: Qsys_mm_interconnect_0_router File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: Qsys_mm_interconnect_0_router_001_default_decode File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: Qsys_mm_interconnect_0_router_001 File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: Qsys_mm_interconnect_0_router_002_default_decode File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: Qsys_mm_interconnect_0_router_002 File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_router_006.sv
    Info (12023): Found entity 1: Qsys_mm_interconnect_0_router_006_default_decode File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_006.sv Line: 45
    Info (12023): Found entity 2: Qsys_mm_interconnect_0_router_006 File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_006.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: Qsys_mm_interconnect_0_rsp_demux File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_demux_004.sv
    Info (12023): Found entity 1: Qsys_mm_interconnect_0_rsp_demux_004 File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_demux_004.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_demux_005.sv
    Info (12023): Found entity 1: Qsys_mm_interconnect_0_rsp_demux_005 File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_demux_005.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: Qsys_mm_interconnect_0_rsp_mux File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: Qsys_mm_interconnect_0_rsp_mux_001 File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_1.v
    Info (12023): Found entity 1: Qsys_mm_interconnect_1 File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_mm_interconnect_1.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_1_avalon_st_adapter.v
    Info (12023): Found entity 1: Qsys_mm_interconnect_1_avalon_st_adapter File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_mm_interconnect_1_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: Qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0 File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_1_cmd_demux.sv
    Info (12023): Found entity 1: Qsys_mm_interconnect_1_cmd_demux File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_mm_interconnect_1_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_1_cmd_mux.sv
    Info (12023): Found entity 1: Qsys_mm_interconnect_1_cmd_mux File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_mm_interconnect_1_cmd_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_1_router.sv
    Info (12023): Found entity 1: Qsys_mm_interconnect_1_router_default_decode File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_mm_interconnect_1_router.sv Line: 45
    Info (12023): Found entity 2: Qsys_mm_interconnect_1_router File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_mm_interconnect_1_router.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_1_router_002.sv
    Info (12023): Found entity 1: Qsys_mm_interconnect_1_router_002_default_decode File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_mm_interconnect_1_router_002.sv Line: 45
    Info (12023): Found entity 2: Qsys_mm_interconnect_1_router_002 File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_mm_interconnect_1_router_002.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_1_rsp_demux.sv
    Info (12023): Found entity 1: Qsys_mm_interconnect_1_rsp_demux File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_mm_interconnect_1_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_1_rsp_mux.sv
    Info (12023): Found entity 1: Qsys_mm_interconnect_1_rsp_mux File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_mm_interconnect_1_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_nios2_gen2.v
    Info (12023): Found entity 1: Qsys_nios2_gen2 File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_nios2_gen2.v Line: 9
Info (12021): Found 27 design units, including 27 entities, in source file db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v
    Info (12023): Found entity 1: Qsys_nios2_gen2_cpu_ic_data_module File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 21
    Info (12023): Found entity 2: Qsys_nios2_gen2_cpu_ic_tag_module File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 89
    Info (12023): Found entity 3: Qsys_nios2_gen2_cpu_bht_module File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 158
    Info (12023): Found entity 4: Qsys_nios2_gen2_cpu_register_bank_a_module File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 227
    Info (12023): Found entity 5: Qsys_nios2_gen2_cpu_register_bank_b_module File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 293
    Info (12023): Found entity 6: Qsys_nios2_gen2_cpu_dc_tag_module File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 359
    Info (12023): Found entity 7: Qsys_nios2_gen2_cpu_dc_data_module File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 425
    Info (12023): Found entity 8: Qsys_nios2_gen2_cpu_dc_victim_module File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 494
    Info (12023): Found entity 9: Qsys_nios2_gen2_cpu_nios2_oci_debug File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 562
    Info (12023): Found entity 10: Qsys_nios2_gen2_cpu_nios2_oci_break File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 708
    Info (12023): Found entity 11: Qsys_nios2_gen2_cpu_nios2_oci_xbrk File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 1001
    Info (12023): Found entity 12: Qsys_nios2_gen2_cpu_nios2_oci_dbrk File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 1262
    Info (12023): Found entity 13: Qsys_nios2_gen2_cpu_nios2_oci_itrace File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 1451
    Info (12023): Found entity 14: Qsys_nios2_gen2_cpu_nios2_oci_td_mode File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 1634
    Info (12023): Found entity 15: Qsys_nios2_gen2_cpu_nios2_oci_dtrace File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 1702
    Info (12023): Found entity 16: Qsys_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 1784
    Info (12023): Found entity 17: Qsys_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 1856
    Info (12023): Found entity 18: Qsys_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 1899
    Info (12023): Found entity 19: Qsys_nios2_gen2_cpu_nios2_oci_fifo File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 1946
    Info (12023): Found entity 20: Qsys_nios2_gen2_cpu_nios2_oci_pib File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 2432
    Info (12023): Found entity 21: Qsys_nios2_gen2_cpu_nios2_oci_im File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 2455
    Info (12023): Found entity 22: Qsys_nios2_gen2_cpu_nios2_performance_monitors File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 2525
    Info (12023): Found entity 23: Qsys_nios2_gen2_cpu_nios2_avalon_reg File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 2542
    Info (12023): Found entity 24: Qsys_nios2_gen2_cpu_ociram_sp_ram_module File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 2635
    Info (12023): Found entity 25: Qsys_nios2_gen2_cpu_nios2_ocimem File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 2700
    Info (12023): Found entity 26: Qsys_nios2_gen2_cpu_nios2_oci File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 2881
    Info (12023): Found entity 27: Qsys_nios2_gen2_cpu File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 3426
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_nios2_gen2_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: Qsys_nios2_gen2_cpu_debug_slave_sysclk File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_nios2_gen2_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_nios2_gen2_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: Qsys_nios2_gen2_cpu_debug_slave_tck File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_nios2_gen2_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_nios2_gen2_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: Qsys_nios2_gen2_cpu_debug_slave_wrapper File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_nios2_gen2_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_nios2_gen2_cpu_mult_cell.v
    Info (12023): Found entity 1: Qsys_nios2_gen2_cpu_mult_cell File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_nios2_gen2_cpu_mult_cell.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_nios2_gen2_cpu_test_bench.v
    Info (12023): Found entity 1: Qsys_nios2_gen2_cpu_test_bench File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_nios2_gen2_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_onchip_memory2_0.v
    Info (12023): Found entity 1: Qsys_onchip_memory2_0 File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_onchip_memory2_0.v Line: 21
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/qsys/submodules/qsys_sdram.v
    Info (12023): Found entity 1: Qsys_sdram_input_efifo_module File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_sdram.v Line: 21
    Info (12023): Found entity 2: Qsys_sdram File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_sdram.v Line: 159
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/qsys/submodules/qsys_sdram_test_component.v
    Info (12023): Found entity 1: Qsys_sdram_test_component_ram_module File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_sdram_test_component.v Line: 21
    Info (12023): Found entity 2: Qsys_sdram_test_component File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_sdram_test_component.v Line: 114
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_sw.v
    Info (12023): Found entity 1: Qsys_sw File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_sw.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_sysid_qsys.v
    Info (12023): Found entity 1: Qsys_sysid_qsys File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_sysid_qsys.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_timer.v
    Info (12023): Found entity 1: Qsys_timer File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_timer.v Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/qsys/submodules/qsys_uart_0.v
    Info (12023): Found entity 1: Qsys_uart_0_tx File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_uart_0.v Line: 21
    Info (12023): Found entity 2: Qsys_uart_0_rx_stimulus_source File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_uart_0.v Line: 194
    Info (12023): Found entity 3: Qsys_uart_0_rx File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_uart_0.v Line: 288
    Info (12023): Found entity 4: Qsys_uart_0_regs File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_uart_0.v Line: 547
    Info (12023): Found entity 5: Qsys_uart_0 File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/qsys_uart_0.v Line: 793
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/terasic_auto_focus.v
    Info (12023): Found entity 1: TERASIC_AUTO_FOCUS File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/terasic_auto_focus.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/terasic_camera.v
    Info (12023): Found entity 1: TERASIC_CAMERA File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/terasic_camera.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/vcm_ctrl_p.v
    Info (12023): Found entity 1: VCM_CTRL_P File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/vcm_ctrl_p.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/add2.v
    Info (12023): Found entity 1: add2 File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/add2.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/add4.v
    Info (12023): Found entity 1: add4 File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/add4.v Line: 39
Info (12021): Found 4 design units, including 2 entities, in source file db/ip/qsys/submodules/alt_cusp181_addsubcarry.vhd
    Info (12022): Found design unit 1: alt_cusp181_asc_carrypropagator-WYSI File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_addsubcarry.vhd Line: 36
    Info (12022): Found design unit 2: alt_cusp181_addsubcarry-RTL File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_addsubcarry.vhd Line: 155
    Info (12023): Found entity 1: alt_cusp181_asc_carrypropagator File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_addsubcarry.vhd Line: 28
    Info (12023): Found entity 2: alt_cusp181_addsubcarry File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_addsubcarry.vhd Line: 134
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_cusp181_atlantic_reporter.vhd
    Info (12022): Found design unit 1: alt_cusp181_atlantic_reporter-rtl File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_atlantic_reporter.vhd Line: 39
    Info (12023): Found entity 1: alt_cusp181_atlantic_reporter File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_atlantic_reporter.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_cusp181_au.vhd
    Info (12022): Found design unit 1: ALT_CUSP181_AU-rtl File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_au.vhd Line: 51
    Info (12023): Found entity 1: ALT_CUSP181_AU File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_au.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd
    Info (12022): Found design unit 1: alt_cusp181_avalon_mm_bursting_master_fifo-rtl File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd Line: 92
    Info (12023): Found entity 1: alt_cusp181_avalon_mm_bursting_master_fifo File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_cusp181_avalon_st_input.vhd
    Info (12022): Found design unit 1: alt_cusp181_avalon_st_input-rtl File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_avalon_st_input.vhd Line: 59
    Info (12023): Found entity 1: alt_cusp181_avalon_st_input File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_avalon_st_input.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_cusp181_avalon_st_output.vhd
    Info (12022): Found design unit 1: ALT_CUSP181_AVALON_ST_OUTPUT-rtl File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_avalon_st_output.vhd Line: 66
    Info (12023): Found entity 1: ALT_CUSP181_AVALON_ST_OUTPUT File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_avalon_st_output.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_cusp181_clock_reset.vhd
    Info (12022): Found design unit 1: alt_cusp181_clock_reset-rtl File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_clock_reset.vhd Line: 33
    Info (12023): Found entity 1: alt_cusp181_clock_reset File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_clock_reset.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_cusp181_cmp.vhd
    Info (12022): Found design unit 1: alt_cusp181_cmp-rtl File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_cmp.vhd Line: 40
    Info (12023): Found entity 1: alt_cusp181_cmp File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_cmp.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_cusp181_fifo.vhd
    Info (12022): Found design unit 1: alt_cusp181_fifo-rtl File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_fifo.vhd Line: 53
    Info (12023): Found entity 1: alt_cusp181_fifo File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_fifo.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_cusp181_fifo_usedw_calculator.vhd
    Info (12022): Found design unit 1: alt_cusp181_fifo_usedw_calculator-rtl File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_fifo_usedw_calculator.vhd Line: 53
    Info (12023): Found entity 1: alt_cusp181_fifo_usedw_calculator File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_fifo_usedw_calculator.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_cusp181_general_fifo.vhd
    Info (12022): Found design unit 1: alt_cusp181_general_fifo-rtl File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_general_fifo.vhd Line: 57
    Info (12023): Found entity 1: alt_cusp181_general_fifo File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_general_fifo.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_cusp181_gray_clock_crosser.vhd
    Info (12022): Found design unit 1: alt_cusp181_gray_clock_crosser-rtl File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_gray_clock_crosser.vhd Line: 40
    Info (12023): Found entity 1: alt_cusp181_gray_clock_crosser File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_gray_clock_crosser.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_cusp181_logic_fifo.vhd
    Info (12022): Found design unit 1: alt_cusp181_logic_fifo-rtl File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_logic_fifo.vhd Line: 52
    Info (12023): Found entity 1: alt_cusp181_logic_fifo File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_logic_fifo.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_cusp181_muxbin2.vhd
    Info (12022): Found design unit 1: alt_cusp181_muxbin2-rtl File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_muxbin2.vhd Line: 23
    Info (12023): Found entity 1: alt_cusp181_muxbin2 File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_muxbin2.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_cusp181_muxhot16.vhd
    Info (12022): Found design unit 1: alt_cusp181_muxhot16-rtl File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_muxhot16.vhd Line: 37
    Info (12023): Found entity 1: alt_cusp181_muxhot16 File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_muxhot16.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_cusp181_one_bit_delay.vhd
    Info (12022): Found design unit 1: alt_cusp181_one_bit_delay-rtl File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_one_bit_delay.vhd Line: 37
    Info (12023): Found entity 1: alt_cusp181_one_bit_delay File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_one_bit_delay.vhd Line: 19
Info (12021): Found 2 design units, including 0 entities, in source file db/ip/qsys/submodules/alt_cusp181_package.vhd
    Info (12022): Found design unit 1: ALT_CUSP181_PACKAGE (altera) File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_package.vhd Line: 19
    Info (12022): Found design unit 2: ALT_CUSP181_PACKAGE-body File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_package.vhd Line: 3655
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_cusp181_pc.vhd
    Info (12022): Found design unit 1: alt_cusp181_pc-syn File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_pc.vhd Line: 58
    Info (12023): Found entity 1: alt_cusp181_pc File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_pc.vhd Line: 25
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_cusp181_pulling_width_adapter.vhd
    Info (12022): Found design unit 1: alt_cusp181_pulling_width_adapter-rtl File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_pulling_width_adapter.vhd Line: 51
    Info (12023): Found entity 1: alt_cusp181_pulling_width_adapter File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_pulling_width_adapter.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_cusp181_pushing_width_adapter.vhd
    Info (12022): Found design unit 1: alt_cusp181_pushing_width_adapter-rtl File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_pushing_width_adapter.vhd Line: 51
    Info (12023): Found entity 1: alt_cusp181_pushing_width_adapter File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_pushing_width_adapter.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_cusp181_ram_fifo.vhd
    Info (12022): Found design unit 1: alt_cusp181_ram_fifo-rtl File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_ram_fifo.vhd Line: 56
    Info (12023): Found entity 1: alt_cusp181_ram_fifo File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_ram_fifo.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_cusp181_reg.vhd
    Info (12022): Found design unit 1: alt_cusp181_reg-rtl File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_reg.vhd Line: 41
    Info (12023): Found entity 1: alt_cusp181_reg File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_reg.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_cusp181_std_logic_vector_delay.vhd
    Info (12022): Found design unit 1: alt_cusp181_std_logic_vector_delay-rtl File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_std_logic_vector_delay.vhd Line: 38
    Info (12023): Found entity 1: alt_cusp181_std_logic_vector_delay File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_cusp181_std_logic_vector_delay.vhd Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_vipitc131_is2vid.sv
    Info (12023): Found entity 1: alt_vipitc131_IS2Vid File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_vipitc131_is2vid.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_vipitc131_is2vid_calculate_mode.v
    Info (12023): Found entity 1: alt_vipitc131_IS2Vid_calculate_mode File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_vipitc131_is2vid_calculate_mode.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_vipitc131_is2vid_control.v
    Info (12023): Found entity 1: alt_vipitc131_IS2Vid_control File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_vipitc131_is2vid_control.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_vipitc131_is2vid_mode_banks.sv
    Info (12023): Found entity 1: alt_vipitc131_IS2Vid_mode_banks File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_vipitc131_is2vid_mode_banks.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_vipitc131_is2vid_statemachine.v
    Info (12023): Found entity 1: alt_vipitc131_IS2Vid_statemachine File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_vipitc131_is2vid_statemachine.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_vipitc131_is2vid_sync_compare.v
    Info (12023): Found entity 1: alt_vipitc131_IS2Vid_sync_compare File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_vipitc131_is2vid_sync_compare.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_vipitc131_common_fifo.v
    Info (12023): Found entity 1: alt_vipitc131_common_fifo File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_vipitc131_common_fifo.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_vipitc131_common_frame_counter.v
    Info (12023): Found entity 1: alt_vipitc131_common_frame_counter File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_vipitc131_common_frame_counter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_vipitc131_common_generic_count.v
    Info (12023): Found entity 1: alt_vipitc131_common_generic_count File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_vipitc131_common_generic_count.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_vipitc131_common_sample_counter.v
    Info (12023): Found entity 1: alt_vipitc131_common_sample_counter File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_vipitc131_common_sample_counter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_vipitc131_common_sync.v
    Info (12023): Found entity 1: alt_vipitc131_common_sync File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_vipitc131_common_sync.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_vipitc131_common_sync_generation.v
    Info (12023): Found entity 1: alt_vipitc131_common_sync_generation File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_vipitc131_common_sync_generation.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_vipitc131_common_to_binary.v
    Info (12023): Found entity 1: alt_vipitc131_common_to_binary File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_vipitc131_common_to_binary.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_vipitc131_common_trigger_sync.v
    Info (12023): Found entity 1: alt_vipitc131_common_trigger_sync File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/alt_vipitc131_common_trigger_sync.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_avalon_st_handshake_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_handshake_clock_crosser File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/qsys/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/qsys/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/qsys/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/i2c_master_bit_ctrl.v
    Info (12023): Found entity 1: i2c_master_bit_ctrl File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/i2c_master_bit_ctrl.v Line: 129
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/i2c_master_byte_ctrl.v
    Info (12023): Found entity 1: i2c_master_byte_ctrl File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/i2c_master_byte_ctrl.v Line: 75
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/qsys/submodules/i2c_master_defines.v
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/i2c_master_top.v
    Info (12023): Found entity 1: i2c_master_top File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/i2c_master_top.v Line: 75
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/i2c_opencores.v
    Info (12023): Found entity 1: i2c_opencores File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/i2c_opencores.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/rgb_fifo.v
    Info (12023): Found entity 1: rgb_fifo File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/db/ip/qsys/submodules/rgb_fifo.v Line: 39
Error (10161): Verilog HDL error at DE10_LITE_D8M_VIP.v(188): object "top_signal" is not declared. Verify the object name is correct. If the name is correct, declare the object. File: C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/DE10_LITE_D8M_VIP.v Line: 188
Info (144001): Generated suppressed messages file C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/output_files/DE10_LITE_D8M_VIP.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning
    Error: Peak virtual memory: 4831 megabytes
    Error: Processing ended: Tue May 30 16:30:16 2023
    Error: Elapsed time: 00:01:34
    Error: Total CPU time (on all processors): 00:02:32


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/bens1/Documents/Uni/Year_2/Design_Project_2/EEEBalanceBug/FPGA/R_DETECT/output_files/DE10_LITE_D8M_VIP.map.smsg.


