// Seed: 219017856
`timescale 1ps / 1ps
module module_0 (
    input reg id_0,
    input id_1,
    output id_2
);
  always @(posedge "", 1'b0) id_2 <= id_1;
  assign id_2 = id_1;
  always @(posedge 1'b0) begin
    id_2 <= id_0;
  end
endmodule
