<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Comparator_Sche.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Comparator_Sche.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Comparator_Sche.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="Comparator_Sche.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Comparator_Sche.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Comparator_Sche.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Comparator_Sche.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Comparator_Sche.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Comparator_Sche.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="Comparator_Sche.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="Comparator_Sche.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="Comparator_Sche.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Comparator_Sche.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="Comparator_Sche.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Comparator_Sche.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Comparator_Sche.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="Comparator_Sche.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="Comparator_Sche.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="Comparator_Sche.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="Comparator_Sche.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="Comparator_Sche.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="Comparator_Sche.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Comparator_Sche.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Comparator_Sche_Comparator_Sche_sch_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Comparator_Sche_Comparator_Sche_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Comparator_Sche_Comparator_Sche_sch_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Comparator_Sche_Comparator_Sche_sch_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Comparator_Sche_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Comparator_Sche_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Comparator_Sche_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Comparator_Sche_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Comparator_Sche_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="Comparator_Sche_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Comparator_Sche_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Comparator_Sche_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="Comparator_Sche_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="Comparator_Sche_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Comparator_Sche_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Comparator_Sche_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="Comparator_Sche_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="Comparator_Sche_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Comparator_Sche_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Comparator_Sche_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="comparator_sche.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="comparator_sche.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="comparator_sche.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/synthesis/Comparator_Sche_synthesis.nlf"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="netgen/synthesis/Comparator_Sche_synthesis.vhd"/>
    <file xil_pn:branch="PostTranslateSimulation" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/translate/Comparator_Sche_translate.nlf"/>
    <file xil_pn:branch="PostTranslateSimulation" xil_pn:fileType="FILE_VHDL" xil_pn:name="netgen/translate/Comparator_Sche_translate.vhd"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1507976079" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1507976079">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1507976132" xil_pn:in_ck="-2934018880880124706" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1507976132">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Comparator_Sche.v"/>
    </transform>
    <transform xil_pn:end_ts="1507976107" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="3420323544111242827" xil_pn:start_ts="1507976107">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1507976110" xil_pn:in_ck="-3859836526703375162" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-7021117664894826931" xil_pn:start_ts="1507976107">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Comparator_Sche.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1507976132" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-8791548768316265315" xil_pn:start_ts="1507976132">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1507976132" xil_pn:in_ck="-7251229696072667574" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1507976132">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Comparator_Sche.v"/>
      <outfile xil_pn:name="Comparator_Sche.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1507976141" xil_pn:in_ck="-7251229696072667574" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="7654028327727064200" xil_pn:start_ts="1507976132">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Comparator_Sche_Comparator_Sche_sch_tb_beh.prj"/>
      <outfile xil_pn:name="Comparator_Sche_Comparator_Sche_sch_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1507982271" xil_pn:in_ck="-7314855832757386252" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-3484060393608583307" xil_pn:start_ts="1507982270">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Comparator_Sche_Comparator_Sche_sch_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1507795181" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1507795181">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1507975806" xil_pn:in_ck="-3859836526703375162" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-1201246512143433758" xil_pn:start_ts="1507975801">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <outfile xil_pn:name="Comparator_Sche.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1507795183" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="534350169429420690" xil_pn:start_ts="1507795183">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1507795183" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1507795183">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1507795183" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-5537988282575802848" xil_pn:start_ts="1507795183">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1507795183" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2988080280822507185" xil_pn:start_ts="1507795183">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1507795183" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="7307703878860946588" xil_pn:start_ts="1507795183">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1507975826" xil_pn:in_ck="-3859836526703371732" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="7651998469751324412" xil_pn:start_ts="1507975806">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Comparator_Sche.jhd"/>
      <outfile xil_pn:name="Comparator_Sche.lso"/>
      <outfile xil_pn:name="Comparator_Sche.ngc"/>
      <outfile xil_pn:name="Comparator_Sche.ngr"/>
      <outfile xil_pn:name="Comparator_Sche.prj"/>
      <outfile xil_pn:name="Comparator_Sche.stx"/>
      <outfile xil_pn:name="Comparator_Sche.syr"/>
      <outfile xil_pn:name="Comparator_Sche.xst"/>
      <outfile xil_pn:name="Comparator_Sche_vhdl.prj"/>
      <outfile xil_pn:name="Comparator_Sche_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1507862956" xil_pn:in_ck="-3859836526703372986" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-6007536460608388292" xil_pn:start_ts="1507862956">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1507975841" xil_pn:in_ck="-1963415161020215994" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-699074645135391041" xil_pn:start_ts="1507975826">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Comparator_Sche.bld"/>
      <outfile xil_pn:name="Comparator_Sche.ngd"/>
      <outfile xil_pn:name="Comparator_Sche_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1507975850" xil_pn:in_ck="-7678272554021340249" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-1303429204059397298" xil_pn:start_ts="1507975841">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Comparator_Sche.pcf"/>
      <outfile xil_pn:name="Comparator_Sche_map.map"/>
      <outfile xil_pn:name="Comparator_Sche_map.mrp"/>
      <outfile xil_pn:name="Comparator_Sche_map.ncd"/>
      <outfile xil_pn:name="Comparator_Sche_map.ngm"/>
      <outfile xil_pn:name="Comparator_Sche_map.xrpt"/>
      <outfile xil_pn:name="Comparator_Sche_summary.xml"/>
      <outfile xil_pn:name="Comparator_Sche_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1507975867" xil_pn:in_ck="-2623102687013317088" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-4078461964484670437" xil_pn:start_ts="1507975850">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Comparator_Sche.ncd"/>
      <outfile xil_pn:name="Comparator_Sche.pad"/>
      <outfile xil_pn:name="Comparator_Sche.par"/>
      <outfile xil_pn:name="Comparator_Sche.ptwx"/>
      <outfile xil_pn:name="Comparator_Sche.unroutes"/>
      <outfile xil_pn:name="Comparator_Sche.xpi"/>
      <outfile xil_pn:name="Comparator_Sche_pad.csv"/>
      <outfile xil_pn:name="Comparator_Sche_pad.txt"/>
      <outfile xil_pn:name="Comparator_Sche_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1507975875" xil_pn:in_ck="-3859836526703380611" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="287829442711806529" xil_pn:start_ts="1507975867">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Comparator_Sche.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="comparator_sche.bgn"/>
      <outfile xil_pn:name="comparator_sche.bit"/>
      <outfile xil_pn:name="comparator_sche.drc"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1507865031" xil_pn:in_ck="5691275546605627783" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="2182533642587968765" xil_pn:start_ts="1507865030">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1507975867" xil_pn:in_ck="8813140373744996771" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1507975861">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Comparator_Sche.twr"/>
      <outfile xil_pn:name="Comparator_Sche.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1507861519" xil_pn:in_ck="-3859836526703380479" xil_pn:name="TRAN_postXlateSimModel" xil_pn:prop_ck="-1684335283052281564" xil_pn:start_ts="1507861516">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/translate/Comparator_Sche_translate.nlf"/>
      <outfile xil_pn:name="netgen/translate/Comparator_Sche_translate.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1507974814" xil_pn:in_ck="-3859836526703380480" xil_pn:name="TRAN_postSynthesisSimModel" xil_pn:prop_ck="1259551339256834537" xil_pn:start_ts="1507974808">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/synthesis/Comparator_Sche_synthesis.nlf"/>
      <outfile xil_pn:name="netgen/synthesis/Comparator_Sche_synthesis.vhd"/>
    </transform>
  </transforms>

</generated_project>
