--
--	Conversion of Robot_PSoC_test.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Fri Feb 26 21:42:08 2021
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL Net_2860 : bit;
SIGNAL \PWM_RESET:clk\ : bit;
SIGNAL \PWM_RESET:rst\ : bit;
SIGNAL Net_973 : bit;
SIGNAL \PWM_RESET:control_out_0\ : bit;
SIGNAL Net_1139 : bit;
SIGNAL \PWM_RESET:control_out_1\ : bit;
SIGNAL Net_1544 : bit;
SIGNAL \PWM_RESET:control_out_2\ : bit;
SIGNAL Net_1545 : bit;
SIGNAL \PWM_RESET:control_out_3\ : bit;
SIGNAL Net_1546 : bit;
SIGNAL \PWM_RESET:control_out_4\ : bit;
SIGNAL Net_1547 : bit;
SIGNAL \PWM_RESET:control_out_5\ : bit;
SIGNAL Net_1548 : bit;
SIGNAL \PWM_RESET:control_out_6\ : bit;
SIGNAL Net_1549 : bit;
SIGNAL \PWM_RESET:control_out_7\ : bit;
SIGNAL \PWM_RESET:control_7\ : bit;
SIGNAL \PWM_RESET:control_6\ : bit;
SIGNAL \PWM_RESET:control_5\ : bit;
SIGNAL \PWM_RESET:control_4\ : bit;
SIGNAL \PWM_RESET:control_3\ : bit;
SIGNAL \PWM_RESET:control_2\ : bit;
SIGNAL \PWM_RESET:control_1\ : bit;
SIGNAL \PWM_RESET:control_0\ : bit;
SIGNAL tmpOE__PWM_R_CW_net_0 : bit;
SIGNAL Net_1543 : bit;
SIGNAL tmpFB_0__PWM_R_CW_net_0 : bit;
SIGNAL tmpIO_0__PWM_R_CW_net_0 : bit;
TERMINAL tmpSIOVREF__PWM_R_CW_net_0 : bit;
SIGNAL zero : bit;
SIGNAL one : bit;
SIGNAL tmpINTERRUPT_0__PWM_R_CW_net_0 : bit;
SIGNAL tmpOE__PWM_L_CW_net_0 : bit;
SIGNAL Net_1542 : bit;
SIGNAL tmpFB_0__PWM_L_CW_net_0 : bit;
SIGNAL tmpIO_0__PWM_L_CW_net_0 : bit;
TERMINAL tmpSIOVREF__PWM_L_CW_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PWM_L_CW_net_0 : bit;
SIGNAL tmpOE__PWM_R_CCW_net_0 : bit;
SIGNAL Net_976 : bit;
SIGNAL tmpFB_0__PWM_R_CCW_net_0 : bit;
SIGNAL tmpIO_0__PWM_R_CCW_net_0 : bit;
TERMINAL tmpSIOVREF__PWM_R_CCW_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PWM_R_CCW_net_0 : bit;
SIGNAL tmpOE__PWM_L_CCW_net_0 : bit;
SIGNAL Net_1541 : bit;
SIGNAL tmpFB_0__PWM_L_CCW_net_0 : bit;
SIGNAL tmpIO_0__PWM_L_CCW_net_0 : bit;
TERMINAL tmpSIOVREF__PWM_L_CCW_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PWM_L_CCW_net_0 : bit;
SIGNAL \PWM_L:PWMUDB:km_run\ : bit;
SIGNAL \PWM_L:PWMUDB:min_kill_reg\ : bit;
SIGNAL \PWM_L:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \PWM_L:PWMUDB:control_7\ : bit;
SIGNAL \PWM_L:PWMUDB:control_6\ : bit;
SIGNAL \PWM_L:PWMUDB:control_5\ : bit;
SIGNAL \PWM_L:PWMUDB:control_4\ : bit;
SIGNAL \PWM_L:PWMUDB:control_3\ : bit;
SIGNAL \PWM_L:PWMUDB:control_2\ : bit;
SIGNAL \PWM_L:PWMUDB:control_1\ : bit;
SIGNAL \PWM_L:PWMUDB:control_0\ : bit;
SIGNAL \PWM_L:PWMUDB:ctrl_enable\ : bit;
SIGNAL \PWM_L:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \PWM_L:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \PWM_L:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \PWM_L:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \PWM_L:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \PWM_L:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \PWM_L:PWMUDB:prevCapture\ : bit;
SIGNAL \PWM_L:PWMUDB:capt_rising\ : bit;
SIGNAL \PWM_L:PWMUDB:capt_falling\ : bit;
SIGNAL \PWM_L:PWMUDB:hwCapture\ : bit;
SIGNAL \PWM_L:PWMUDB:hwEnable\ : bit;
SIGNAL \PWM_L:PWMUDB:trig_last\ : bit;
SIGNAL \PWM_L:PWMUDB:trig_rise\ : bit;
SIGNAL \PWM_L:PWMUDB:trig_fall\ : bit;
SIGNAL \PWM_L:PWMUDB:trig_out\ : bit;
SIGNAL \PWM_L:PWMUDB:runmode_enable\ : bit;
SIGNAL \PWM_L:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \PWM_L:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \PWM_L:PWMUDB:final_enable\ : bit;
SIGNAL \PWM_L:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \PWM_L:PWMUDB:tc_i\ : bit;
SIGNAL \PWM_L:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \PWM_L:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \PWM_L:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \PWM_L:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \PWM_L:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \PWM_L:PWMUDB:sc_kill\ : bit;
SIGNAL \PWM_L:PWMUDB:min_kill\ : bit;
SIGNAL \PWM_L:PWMUDB:final_kill\ : bit;
SIGNAL \PWM_L:PWMUDB:km_tc\ : bit;
SIGNAL \PWM_L:PWMUDB:db_tc\ : bit;
SIGNAL \PWM_L:PWMUDB:dith_count_1\ : bit;
SIGNAL \PWM_L:PWMUDB:add_vi_vv_MODGEN_1_1\ : bit;
SIGNAL \PWM_L:PWMUDB:dith_count_0\ : bit;
SIGNAL \PWM_L:PWMUDB:add_vi_vv_MODGEN_1_0\ : bit;
SIGNAL \PWM_L:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \PWM_L:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \PWM_L:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \PWM_L:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \PWM_L:PWMUDB:dith_sel\ : bit;
SIGNAL \PWM_L:PWMUDB:cs_addr_2\ : bit;
SIGNAL \PWM_L:PWMUDB:cs_addr_1\ : bit;
SIGNAL \PWM_L:PWMUDB:cs_addr_0\ : bit;
SIGNAL \PWM_L:PWMUDB:final_capture\ : bit;
SIGNAL \PWM_L:PWMUDB:cmp1_eq\ : bit;
SIGNAL \PWM_L:PWMUDB:cmp1_less\ : bit;
SIGNAL \PWM_L:PWMUDB:sP8:pwmdp:ff0\ : bit;
ATTRIBUTE port_state_att of \PWM_L:PWMUDB:sP8:pwmdp:ff0\:SIGNAL IS 2;
SIGNAL \PWM_L:PWMUDB:cmp2_eq\ : bit;
SIGNAL \PWM_L:PWMUDB:cmp2_less\ : bit;
SIGNAL \PWM_L:PWMUDB:sP8:pwmdp:z1\ : bit;
ATTRIBUTE port_state_att of \PWM_L:PWMUDB:sP8:pwmdp:z1\:SIGNAL IS 2;
SIGNAL \PWM_L:PWMUDB:sP8:pwmdp:ff1\ : bit;
ATTRIBUTE port_state_att of \PWM_L:PWMUDB:sP8:pwmdp:ff1\:SIGNAL IS 2;
SIGNAL \PWM_L:PWMUDB:sP8:pwmdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \PWM_L:PWMUDB:sP8:pwmdp:ov_msb\:SIGNAL IS 2;
SIGNAL \PWM_L:PWMUDB:sP8:pwmdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \PWM_L:PWMUDB:sP8:pwmdp:co_msb\:SIGNAL IS 2;
SIGNAL \PWM_L:PWMUDB:sP8:pwmdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \PWM_L:PWMUDB:sP8:pwmdp:cmsb\:SIGNAL IS 2;
SIGNAL \PWM_L:PWMUDB:sP8:pwmdp:so\ : bit;
ATTRIBUTE port_state_att of \PWM_L:PWMUDB:sP8:pwmdp:so\:SIGNAL IS 2;
SIGNAL \PWM_L:PWMUDB:sP8:pwmdp:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \PWM_L:PWMUDB:sP8:pwmdp:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \PWM_L:PWMUDB:sP8:pwmdp:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \PWM_L:PWMUDB:sP8:pwmdp:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \PWM_L:PWMUDB:fifo_nempty\ : bit;
SIGNAL \PWM_L:PWMUDB:fifo_full\ : bit;
SIGNAL \PWM_L:PWMUDB:sP8:pwmdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_L:PWMUDB:sP8:pwmdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \PWM_L:PWMUDB:sP8:pwmdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_L:PWMUDB:sP8:pwmdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \PWM_L:PWMUDB:sP8:pwmdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_L:PWMUDB:sP8:pwmdp:z0_reg\:SIGNAL IS 2;
SIGNAL \PWM_L:PWMUDB:sP8:pwmdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_L:PWMUDB:sP8:pwmdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \PWM_L:PWMUDB:sP8:pwmdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_L:PWMUDB:sP8:pwmdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \PWM_L:PWMUDB:sP8:pwmdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_L:PWMUDB:sP8:pwmdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \PWM_L:PWMUDB:sP8:pwmdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_L:PWMUDB:sP8:pwmdp:z1_reg\:SIGNAL IS 2;
SIGNAL \PWM_L:PWMUDB:sP8:pwmdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_L:PWMUDB:sP8:pwmdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \PWM_L:PWMUDB:sP8:pwmdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_L:PWMUDB:sP8:pwmdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \PWM_L:PWMUDB:sP8:pwmdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_L:PWMUDB:sP8:pwmdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \PWM_L:PWMUDB:sP8:pwmdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_L:PWMUDB:sP8:pwmdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \PWM_L:PWMUDB:sP8:pwmdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_L:PWMUDB:sP8:pwmdp:so_reg\:SIGNAL IS 2;
SIGNAL \PWM_L:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_L:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_L:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_L:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_L:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_L:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_L:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_L:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_L:PWMUDB:compare1\ : bit;
SIGNAL \PWM_L:PWMUDB:compare2\ : bit;
SIGNAL \PWM_L:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \PWM_L:PWMUDB:pwm_i\ : bit;
SIGNAL \PWM_L:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \PWM_L:PWMUDB:pwm1_i\ : bit;
SIGNAL \PWM_L:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \PWM_L:PWMUDB:pwm2_i\ : bit;
SIGNAL \PWM_L:PWMUDB:tc_i_reg\ : bit;
SIGNAL \PWM_L:Net_101\ : bit;
SIGNAL \PWM_L:Net_96\ : bit;
SIGNAL \PWM_L:PWMUDB:pwm_temp\ : bit;
SIGNAL \PWM_L:PWMUDB:cmp1\ : bit;
SIGNAL \PWM_L:PWMUDB:cmp2\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:b_31\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:b_30\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:b_29\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:b_28\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:b_27\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:b_26\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:b_25\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:b_24\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:b_23\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:b_22\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:b_21\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:b_20\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:b_19\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:b_18\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:b_17\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:b_16\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:b_15\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:b_14\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:b_13\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:b_12\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:b_11\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:b_10\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:b_9\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:b_8\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:b_7\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:b_6\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:b_5\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:b_4\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:b_3\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:b_2\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:b_1\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:b_0\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:a_31\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:a_30\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:a_29\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:a_28\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:a_27\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:a_26\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:a_25\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:a_24\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:a_23\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:a_22\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:a_21\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:a_20\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:a_19\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:a_18\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:a_17\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:a_16\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:a_15\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:a_14\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:a_13\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:a_12\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:a_11\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:a_10\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:a_9\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:a_8\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:a_7\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:a_6\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:a_5\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:a_4\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:a_3\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:a_2\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:a_1\ : bit;
SIGNAL \PWM_L:PWMUDB:MODIN1_1\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:a_0\ : bit;
SIGNAL \PWM_L:PWMUDB:MODIN1_0\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:b_31\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:b_30\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:b_29\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:b_28\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:b_27\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:b_26\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:b_25\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:b_24\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:b_23\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:b_22\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:b_21\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:b_20\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:b_19\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:b_18\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:b_17\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:b_16\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:b_15\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:b_14\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:b_13\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:b_12\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:b_11\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:b_10\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:b_9\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:b_8\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:b_7\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:b_6\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:b_5\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:b_4\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:b_3\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:b_2\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:b_1\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:b_0\ : bit;
SIGNAL \PWM_L:PWMUDB:add_vi_vv_MODGEN_1_31\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:s_31\ : bit;
SIGNAL \PWM_L:PWMUDB:add_vi_vv_MODGEN_1_30\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:s_30\ : bit;
SIGNAL \PWM_L:PWMUDB:add_vi_vv_MODGEN_1_29\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:s_29\ : bit;
SIGNAL \PWM_L:PWMUDB:add_vi_vv_MODGEN_1_28\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:s_28\ : bit;
SIGNAL \PWM_L:PWMUDB:add_vi_vv_MODGEN_1_27\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:s_27\ : bit;
SIGNAL \PWM_L:PWMUDB:add_vi_vv_MODGEN_1_26\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:s_26\ : bit;
SIGNAL \PWM_L:PWMUDB:add_vi_vv_MODGEN_1_25\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:s_25\ : bit;
SIGNAL \PWM_L:PWMUDB:add_vi_vv_MODGEN_1_24\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:s_24\ : bit;
SIGNAL \PWM_L:PWMUDB:add_vi_vv_MODGEN_1_23\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:s_23\ : bit;
SIGNAL \PWM_L:PWMUDB:add_vi_vv_MODGEN_1_22\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:s_22\ : bit;
SIGNAL \PWM_L:PWMUDB:add_vi_vv_MODGEN_1_21\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:s_21\ : bit;
SIGNAL \PWM_L:PWMUDB:add_vi_vv_MODGEN_1_20\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:s_20\ : bit;
SIGNAL \PWM_L:PWMUDB:add_vi_vv_MODGEN_1_19\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:s_19\ : bit;
SIGNAL \PWM_L:PWMUDB:add_vi_vv_MODGEN_1_18\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:s_18\ : bit;
SIGNAL \PWM_L:PWMUDB:add_vi_vv_MODGEN_1_17\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:s_17\ : bit;
SIGNAL \PWM_L:PWMUDB:add_vi_vv_MODGEN_1_16\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:s_16\ : bit;
SIGNAL \PWM_L:PWMUDB:add_vi_vv_MODGEN_1_15\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:s_15\ : bit;
SIGNAL \PWM_L:PWMUDB:add_vi_vv_MODGEN_1_14\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:s_14\ : bit;
SIGNAL \PWM_L:PWMUDB:add_vi_vv_MODGEN_1_13\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:s_13\ : bit;
SIGNAL \PWM_L:PWMUDB:add_vi_vv_MODGEN_1_12\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:s_12\ : bit;
SIGNAL \PWM_L:PWMUDB:add_vi_vv_MODGEN_1_11\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:s_11\ : bit;
SIGNAL \PWM_L:PWMUDB:add_vi_vv_MODGEN_1_10\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:s_10\ : bit;
SIGNAL \PWM_L:PWMUDB:add_vi_vv_MODGEN_1_9\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:s_9\ : bit;
SIGNAL \PWM_L:PWMUDB:add_vi_vv_MODGEN_1_8\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:s_8\ : bit;
SIGNAL \PWM_L:PWMUDB:add_vi_vv_MODGEN_1_7\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:s_7\ : bit;
SIGNAL \PWM_L:PWMUDB:add_vi_vv_MODGEN_1_6\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:s_6\ : bit;
SIGNAL \PWM_L:PWMUDB:add_vi_vv_MODGEN_1_5\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:s_5\ : bit;
SIGNAL \PWM_L:PWMUDB:add_vi_vv_MODGEN_1_4\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:s_4\ : bit;
SIGNAL \PWM_L:PWMUDB:add_vi_vv_MODGEN_1_3\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:s_3\ : bit;
SIGNAL \PWM_L:PWMUDB:add_vi_vv_MODGEN_1_2\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:s_2\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:s_1\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:s_0\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_3903 : bit;
SIGNAL Net_3897 : bit;
SIGNAL \PWM_L:Net_55\ : bit;
SIGNAL Net_1383 : bit;
SIGNAL \PWM_L:Net_113\ : bit;
SIGNAL \PWM_L:Net_107\ : bit;
SIGNAL \PWM_L:Net_114\ : bit;
SIGNAL \PWM_R:PWMUDB:km_run\ : bit;
SIGNAL \PWM_R:PWMUDB:min_kill_reg\ : bit;
SIGNAL \PWM_R:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \PWM_R:PWMUDB:control_7\ : bit;
SIGNAL \PWM_R:PWMUDB:control_6\ : bit;
SIGNAL \PWM_R:PWMUDB:control_5\ : bit;
SIGNAL \PWM_R:PWMUDB:control_4\ : bit;
SIGNAL \PWM_R:PWMUDB:control_3\ : bit;
SIGNAL \PWM_R:PWMUDB:control_2\ : bit;
SIGNAL \PWM_R:PWMUDB:control_1\ : bit;
SIGNAL \PWM_R:PWMUDB:control_0\ : bit;
SIGNAL \PWM_R:PWMUDB:ctrl_enable\ : bit;
SIGNAL \PWM_R:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \PWM_R:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \PWM_R:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \PWM_R:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \PWM_R:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \PWM_R:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \PWM_R:PWMUDB:prevCapture\ : bit;
SIGNAL \PWM_R:PWMUDB:capt_rising\ : bit;
SIGNAL \PWM_R:PWMUDB:capt_falling\ : bit;
SIGNAL \PWM_R:PWMUDB:hwCapture\ : bit;
SIGNAL \PWM_R:PWMUDB:hwEnable\ : bit;
SIGNAL \PWM_R:PWMUDB:trig_last\ : bit;
SIGNAL \PWM_R:PWMUDB:trig_rise\ : bit;
SIGNAL \PWM_R:PWMUDB:trig_fall\ : bit;
SIGNAL \PWM_R:PWMUDB:trig_out\ : bit;
SIGNAL \PWM_R:PWMUDB:runmode_enable\ : bit;
SIGNAL \PWM_R:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \PWM_R:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \PWM_R:PWMUDB:final_enable\ : bit;
SIGNAL \PWM_R:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \PWM_R:PWMUDB:tc_i\ : bit;
SIGNAL \PWM_R:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \PWM_R:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \PWM_R:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \PWM_R:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \PWM_R:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \PWM_R:PWMUDB:sc_kill\ : bit;
SIGNAL \PWM_R:PWMUDB:min_kill\ : bit;
SIGNAL \PWM_R:PWMUDB:final_kill\ : bit;
SIGNAL \PWM_R:PWMUDB:km_tc\ : bit;
SIGNAL \PWM_R:PWMUDB:db_tc\ : bit;
SIGNAL \PWM_R:PWMUDB:dith_count_1\ : bit;
SIGNAL \PWM_R:PWMUDB:add_vi_vv_MODGEN_2_1\ : bit;
SIGNAL \PWM_R:PWMUDB:dith_count_0\ : bit;
SIGNAL \PWM_R:PWMUDB:add_vi_vv_MODGEN_2_0\ : bit;
SIGNAL \PWM_R:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \PWM_R:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \PWM_R:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \PWM_R:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \PWM_R:PWMUDB:dith_sel\ : bit;
SIGNAL \PWM_R:PWMUDB:cs_addr_2\ : bit;
SIGNAL \PWM_R:PWMUDB:cs_addr_1\ : bit;
SIGNAL \PWM_R:PWMUDB:cs_addr_0\ : bit;
SIGNAL \PWM_R:PWMUDB:final_capture\ : bit;
SIGNAL \PWM_R:PWMUDB:cmp1_eq\ : bit;
SIGNAL \PWM_R:PWMUDB:cmp1_less\ : bit;
SIGNAL \PWM_R:PWMUDB:sP8:pwmdp:ff0\ : bit;
ATTRIBUTE port_state_att of \PWM_R:PWMUDB:sP8:pwmdp:ff0\:SIGNAL IS 2;
SIGNAL \PWM_R:PWMUDB:cmp2_eq\ : bit;
SIGNAL \PWM_R:PWMUDB:cmp2_less\ : bit;
SIGNAL \PWM_R:PWMUDB:sP8:pwmdp:z1\ : bit;
ATTRIBUTE port_state_att of \PWM_R:PWMUDB:sP8:pwmdp:z1\:SIGNAL IS 2;
SIGNAL \PWM_R:PWMUDB:sP8:pwmdp:ff1\ : bit;
ATTRIBUTE port_state_att of \PWM_R:PWMUDB:sP8:pwmdp:ff1\:SIGNAL IS 2;
SIGNAL \PWM_R:PWMUDB:sP8:pwmdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \PWM_R:PWMUDB:sP8:pwmdp:ov_msb\:SIGNAL IS 2;
SIGNAL \PWM_R:PWMUDB:sP8:pwmdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \PWM_R:PWMUDB:sP8:pwmdp:co_msb\:SIGNAL IS 2;
SIGNAL \PWM_R:PWMUDB:sP8:pwmdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \PWM_R:PWMUDB:sP8:pwmdp:cmsb\:SIGNAL IS 2;
SIGNAL \PWM_R:PWMUDB:sP8:pwmdp:so\ : bit;
ATTRIBUTE port_state_att of \PWM_R:PWMUDB:sP8:pwmdp:so\:SIGNAL IS 2;
SIGNAL \PWM_R:PWMUDB:sP8:pwmdp:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \PWM_R:PWMUDB:sP8:pwmdp:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \PWM_R:PWMUDB:sP8:pwmdp:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \PWM_R:PWMUDB:sP8:pwmdp:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \PWM_R:PWMUDB:fifo_nempty\ : bit;
SIGNAL \PWM_R:PWMUDB:fifo_full\ : bit;
SIGNAL \PWM_R:PWMUDB:sP8:pwmdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_R:PWMUDB:sP8:pwmdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \PWM_R:PWMUDB:sP8:pwmdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_R:PWMUDB:sP8:pwmdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \PWM_R:PWMUDB:sP8:pwmdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_R:PWMUDB:sP8:pwmdp:z0_reg\:SIGNAL IS 2;
SIGNAL \PWM_R:PWMUDB:sP8:pwmdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_R:PWMUDB:sP8:pwmdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \PWM_R:PWMUDB:sP8:pwmdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_R:PWMUDB:sP8:pwmdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \PWM_R:PWMUDB:sP8:pwmdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_R:PWMUDB:sP8:pwmdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \PWM_R:PWMUDB:sP8:pwmdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_R:PWMUDB:sP8:pwmdp:z1_reg\:SIGNAL IS 2;
SIGNAL \PWM_R:PWMUDB:sP8:pwmdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_R:PWMUDB:sP8:pwmdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \PWM_R:PWMUDB:sP8:pwmdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_R:PWMUDB:sP8:pwmdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \PWM_R:PWMUDB:sP8:pwmdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_R:PWMUDB:sP8:pwmdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \PWM_R:PWMUDB:sP8:pwmdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_R:PWMUDB:sP8:pwmdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \PWM_R:PWMUDB:sP8:pwmdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_R:PWMUDB:sP8:pwmdp:so_reg\:SIGNAL IS 2;
SIGNAL \PWM_R:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_R:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_R:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_R:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_R:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_R:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_R:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_R:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_R:PWMUDB:compare1\ : bit;
SIGNAL \PWM_R:PWMUDB:compare2\ : bit;
SIGNAL \PWM_R:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \PWM_R:PWMUDB:pwm_i\ : bit;
SIGNAL \PWM_R:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \PWM_R:PWMUDB:pwm1_i\ : bit;
SIGNAL \PWM_R:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \PWM_R:PWMUDB:pwm2_i\ : bit;
SIGNAL \PWM_R:PWMUDB:tc_i_reg\ : bit;
SIGNAL \PWM_R:Net_101\ : bit;
SIGNAL \PWM_R:Net_96\ : bit;
SIGNAL \PWM_R:PWMUDB:pwm_temp\ : bit;
SIGNAL \PWM_R:PWMUDB:cmp1\ : bit;
SIGNAL \PWM_R:PWMUDB:cmp2\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:b_31\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:b_30\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:b_29\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:b_28\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:b_27\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:b_26\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:b_25\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:b_24\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:b_23\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:b_22\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:b_21\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:b_20\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:b_19\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:b_18\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:b_17\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:b_16\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:b_15\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:b_14\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:b_13\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:b_12\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:b_11\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:b_10\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:b_9\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:b_8\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:b_7\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:b_6\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:b_5\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:b_4\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:b_3\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:b_2\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:b_1\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:b_0\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:a_31\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:a_30\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:a_29\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:a_28\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:a_27\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:a_26\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:a_25\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:a_24\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:a_23\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:a_22\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:a_21\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:a_20\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:a_19\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:a_18\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:a_17\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:a_16\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:a_15\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:a_14\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:a_13\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:a_12\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:a_11\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:a_10\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:a_9\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:a_8\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:a_7\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:a_6\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:a_5\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:a_4\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:a_3\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:a_2\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:a_1\ : bit;
SIGNAL \PWM_R:PWMUDB:MODIN2_1\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:a_0\ : bit;
SIGNAL \PWM_R:PWMUDB:MODIN2_0\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:b_31\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:b_30\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:b_29\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:b_28\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:b_27\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:b_26\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:b_25\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:b_24\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:b_23\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:b_22\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:b_21\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:b_20\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:b_19\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:b_18\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:b_17\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:b_16\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:b_15\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:b_14\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:b_13\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:b_12\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:b_11\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:b_10\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:b_9\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:b_8\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:b_7\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:b_6\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:b_5\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:b_4\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:b_3\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:b_2\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:b_1\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:b_0\ : bit;
SIGNAL \PWM_R:PWMUDB:add_vi_vv_MODGEN_2_31\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:s_31\ : bit;
SIGNAL \PWM_R:PWMUDB:add_vi_vv_MODGEN_2_30\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:s_30\ : bit;
SIGNAL \PWM_R:PWMUDB:add_vi_vv_MODGEN_2_29\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:s_29\ : bit;
SIGNAL \PWM_R:PWMUDB:add_vi_vv_MODGEN_2_28\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:s_28\ : bit;
SIGNAL \PWM_R:PWMUDB:add_vi_vv_MODGEN_2_27\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:s_27\ : bit;
SIGNAL \PWM_R:PWMUDB:add_vi_vv_MODGEN_2_26\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:s_26\ : bit;
SIGNAL \PWM_R:PWMUDB:add_vi_vv_MODGEN_2_25\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:s_25\ : bit;
SIGNAL \PWM_R:PWMUDB:add_vi_vv_MODGEN_2_24\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:s_24\ : bit;
SIGNAL \PWM_R:PWMUDB:add_vi_vv_MODGEN_2_23\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:s_23\ : bit;
SIGNAL \PWM_R:PWMUDB:add_vi_vv_MODGEN_2_22\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:s_22\ : bit;
SIGNAL \PWM_R:PWMUDB:add_vi_vv_MODGEN_2_21\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:s_21\ : bit;
SIGNAL \PWM_R:PWMUDB:add_vi_vv_MODGEN_2_20\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:s_20\ : bit;
SIGNAL \PWM_R:PWMUDB:add_vi_vv_MODGEN_2_19\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:s_19\ : bit;
SIGNAL \PWM_R:PWMUDB:add_vi_vv_MODGEN_2_18\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:s_18\ : bit;
SIGNAL \PWM_R:PWMUDB:add_vi_vv_MODGEN_2_17\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:s_17\ : bit;
SIGNAL \PWM_R:PWMUDB:add_vi_vv_MODGEN_2_16\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:s_16\ : bit;
SIGNAL \PWM_R:PWMUDB:add_vi_vv_MODGEN_2_15\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:s_15\ : bit;
SIGNAL \PWM_R:PWMUDB:add_vi_vv_MODGEN_2_14\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:s_14\ : bit;
SIGNAL \PWM_R:PWMUDB:add_vi_vv_MODGEN_2_13\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:s_13\ : bit;
SIGNAL \PWM_R:PWMUDB:add_vi_vv_MODGEN_2_12\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:s_12\ : bit;
SIGNAL \PWM_R:PWMUDB:add_vi_vv_MODGEN_2_11\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:s_11\ : bit;
SIGNAL \PWM_R:PWMUDB:add_vi_vv_MODGEN_2_10\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:s_10\ : bit;
SIGNAL \PWM_R:PWMUDB:add_vi_vv_MODGEN_2_9\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:s_9\ : bit;
SIGNAL \PWM_R:PWMUDB:add_vi_vv_MODGEN_2_8\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:s_8\ : bit;
SIGNAL \PWM_R:PWMUDB:add_vi_vv_MODGEN_2_7\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:s_7\ : bit;
SIGNAL \PWM_R:PWMUDB:add_vi_vv_MODGEN_2_6\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:s_6\ : bit;
SIGNAL \PWM_R:PWMUDB:add_vi_vv_MODGEN_2_5\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:s_5\ : bit;
SIGNAL \PWM_R:PWMUDB:add_vi_vv_MODGEN_2_4\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:s_4\ : bit;
SIGNAL \PWM_R:PWMUDB:add_vi_vv_MODGEN_2_3\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:s_3\ : bit;
SIGNAL \PWM_R:PWMUDB:add_vi_vv_MODGEN_2_2\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:s_2\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:s_1\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:s_0\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_3912 : bit;
SIGNAL Net_3906 : bit;
SIGNAL \PWM_R:Net_55\ : bit;
SIGNAL Net_974 : bit;
SIGNAL \PWM_R:Net_113\ : bit;
SIGNAL \PWM_R:Net_107\ : bit;
SIGNAL \PWM_R:Net_114\ : bit;
SIGNAL tmpOE__Encoder_L0_net_0 : bit;
SIGNAL Net_4035 : bit;
SIGNAL tmpIO_0__Encoder_L0_net_0 : bit;
TERMINAL tmpSIOVREF__Encoder_L0_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Encoder_L0_net_0 : bit;
SIGNAL tmpOE__Encoder_R0_net_0 : bit;
SIGNAL Net_4023 : bit;
SIGNAL tmpIO_0__Encoder_R0_net_0 : bit;
TERMINAL tmpSIOVREF__Encoder_R0_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Encoder_R0_net_0 : bit;
SIGNAL \Encoder_L0_Timer:Net_260\ : bit;
SIGNAL Net_1394 : bit;
SIGNAL \Encoder_L0_Timer:Net_55\ : bit;
SIGNAL Net_1481 : bit;
SIGNAL \Encoder_L0_Timer:Net_53\ : bit;
SIGNAL Net_4058 : bit;
SIGNAL \Encoder_L0_Timer:TimerUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Encoder_L0_Timer:TimerUDB:Clk_Ctl_i\ : bit;
SIGNAL \Encoder_L0_Timer:TimerUDB:control_7\ : bit;
SIGNAL \Encoder_L0_Timer:TimerUDB:control_6\ : bit;
SIGNAL \Encoder_L0_Timer:TimerUDB:control_5\ : bit;
SIGNAL \Encoder_L0_Timer:TimerUDB:control_4\ : bit;
SIGNAL \Encoder_L0_Timer:TimerUDB:control_3\ : bit;
SIGNAL \Encoder_L0_Timer:TimerUDB:control_2\ : bit;
SIGNAL \Encoder_L0_Timer:TimerUDB:control_1\ : bit;
SIGNAL \Encoder_L0_Timer:TimerUDB:control_0\ : bit;
SIGNAL \Encoder_L0_Timer:TimerUDB:ctrl_enable\ : bit;
SIGNAL \Encoder_L0_Timer:TimerUDB:ctrl_ten\ : bit;
SIGNAL \Encoder_L0_Timer:TimerUDB:ctrl_cmode_1\ : bit;
SIGNAL \Encoder_L0_Timer:TimerUDB:ctrl_cmode_0\ : bit;
SIGNAL \Encoder_L0_Timer:TimerUDB:ctrl_tmode_1\ : bit;
SIGNAL \Encoder_L0_Timer:TimerUDB:ctrl_tmode_0\ : bit;
SIGNAL \Encoder_L0_Timer:TimerUDB:ctrl_ic_1\ : bit;
SIGNAL \Encoder_L0_Timer:TimerUDB:ctrl_ic_0\ : bit;
SIGNAL \Encoder_L0_Timer:TimerUDB:fifo_load_polarized\ : bit;
SIGNAL \Encoder_L0_Timer:TimerUDB:capture_last\ : bit;
SIGNAL \Encoder_L0_Timer:TimerUDB:capt_fifo_load\ : bit;
SIGNAL \Encoder_L0_Timer:TimerUDB:timer_enable\ : bit;
SIGNAL \Encoder_L0_Timer:TimerUDB:run_mode\ : bit;
SIGNAL \Encoder_L0_Timer:TimerUDB:hwEnable\ : bit;
SIGNAL \Encoder_L0_Timer:TimerUDB:status_tc\ : bit;
SIGNAL \Encoder_L0_Timer:TimerUDB:trigger_enable\ : bit;
SIGNAL \Encoder_L0_Timer:TimerUDB:per_zero\ : bit;
SIGNAL \Encoder_L0_Timer:TimerUDB:tc_i\ : bit;
SIGNAL \Encoder_L0_Timer:TimerUDB:tc_reg_i\ : bit;
SIGNAL \Encoder_L0_Timer:TimerUDB:hwEnable_reg\ : bit;
SIGNAL \Encoder_L0_Timer:TimerUDB:capture_out_reg_i\ : bit;
SIGNAL Net_1398 : bit;
SIGNAL \Encoder_L0_Timer:TimerUDB:capt_fifo_load_int\ : bit;
SIGNAL \Encoder_L0_Timer:TimerUDB:runmode_enable\ : bit;
SIGNAL \Encoder_L0_Timer:TimerUDB:trig_reg\ : bit;
SIGNAL \Encoder_L0_Timer:TimerUDB:status_6\ : bit;
SIGNAL \Encoder_L0_Timer:TimerUDB:status_5\ : bit;
SIGNAL \Encoder_L0_Timer:TimerUDB:status_4\ : bit;
SIGNAL \Encoder_L0_Timer:TimerUDB:status_0\ : bit;
SIGNAL \Encoder_L0_Timer:TimerUDB:status_1\ : bit;
SIGNAL \Encoder_L0_Timer:TimerUDB:status_2\ : bit;
SIGNAL \Encoder_L0_Timer:TimerUDB:fifo_full\ : bit;
SIGNAL \Encoder_L0_Timer:TimerUDB:status_3\ : bit;
SIGNAL \Encoder_L0_Timer:TimerUDB:fifo_nempty\ : bit;
SIGNAL Net_4059 : bit;
SIGNAL \Encoder_L0_Timer:TimerUDB:cs_addr_2\ : bit;
SIGNAL \Encoder_L0_Timer:TimerUDB:cs_addr_1\ : bit;
SIGNAL \Encoder_L0_Timer:TimerUDB:cs_addr_0\ : bit;
SIGNAL \Encoder_L0_Timer:TimerUDB:zeros_3\ : bit;
SIGNAL \Encoder_L0_Timer:TimerUDB:zeros_2\ : bit;
SIGNAL \Encoder_L0_Timer:TimerUDB:sT16:timerdp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_L0_Timer:TimerUDB:sT16:timerdp:ce0_0\:SIGNAL IS 2;
SIGNAL \Encoder_L0_Timer:TimerUDB:sT16:timerdp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_L0_Timer:TimerUDB:sT16:timerdp:cl0_0\:SIGNAL IS 2;
SIGNAL \Encoder_L0_Timer:TimerUDB:nc0\ : bit;
SIGNAL \Encoder_L0_Timer:TimerUDB:sT16:timerdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_L0_Timer:TimerUDB:sT16:timerdp:ff0_0\:SIGNAL IS 2;
SIGNAL \Encoder_L0_Timer:TimerUDB:sT16:timerdp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_L0_Timer:TimerUDB:sT16:timerdp:ce1_0\:SIGNAL IS 2;
SIGNAL \Encoder_L0_Timer:TimerUDB:sT16:timerdp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_L0_Timer:TimerUDB:sT16:timerdp:cl1_0\:SIGNAL IS 2;
SIGNAL \Encoder_L0_Timer:TimerUDB:sT16:timerdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_L0_Timer:TimerUDB:sT16:timerdp:z1_0\:SIGNAL IS 2;
SIGNAL \Encoder_L0_Timer:TimerUDB:sT16:timerdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_L0_Timer:TimerUDB:sT16:timerdp:ff1_0\:SIGNAL IS 2;
SIGNAL \Encoder_L0_Timer:TimerUDB:sT16:timerdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_L0_Timer:TimerUDB:sT16:timerdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \Encoder_L0_Timer:TimerUDB:sT16:timerdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_L0_Timer:TimerUDB:sT16:timerdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \Encoder_L0_Timer:TimerUDB:sT16:timerdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_L0_Timer:TimerUDB:sT16:timerdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \Encoder_L0_Timer:TimerUDB:sT16:timerdp:so_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_L0_Timer:TimerUDB:sT16:timerdp:so_0\:SIGNAL IS 2;
SIGNAL \Encoder_L0_Timer:TimerUDB:nc3\ : bit;
SIGNAL \Encoder_L0_Timer:TimerUDB:nc4\ : bit;
SIGNAL \Encoder_L0_Timer:TimerUDB:sT16:timerdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_L0_Timer:TimerUDB:sT16:timerdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \Encoder_L0_Timer:TimerUDB:sT16:timerdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_L0_Timer:TimerUDB:sT16:timerdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \Encoder_L0_Timer:TimerUDB:sT16:timerdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_L0_Timer:TimerUDB:sT16:timerdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_L0_Timer:TimerUDB:sT16:timerdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_L0_Timer:TimerUDB:sT16:timerdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_L0_Timer:TimerUDB:sT16:timerdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_L0_Timer:TimerUDB:sT16:timerdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_L0_Timer:TimerUDB:sT16:timerdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_L0_Timer:TimerUDB:sT16:timerdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_L0_Timer:TimerUDB:sT16:timerdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_L0_Timer:TimerUDB:sT16:timerdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_L0_Timer:TimerUDB:sT16:timerdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_L0_Timer:TimerUDB:sT16:timerdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_L0_Timer:TimerUDB:sT16:timerdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_L0_Timer:TimerUDB:sT16:timerdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_L0_Timer:TimerUDB:sT16:timerdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_L0_Timer:TimerUDB:sT16:timerdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_L0_Timer:TimerUDB:sT16:timerdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_L0_Timer:TimerUDB:sT16:timerdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_L0_Timer:TimerUDB:sT16:timerdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_L0_Timer:TimerUDB:sT16:timerdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_L0_Timer:TimerUDB:sT16:timerdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_L0_Timer:TimerUDB:sT16:timerdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_L0_Timer:TimerUDB:sT16:timerdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_L0_Timer:TimerUDB:sT16:timerdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_L0_Timer:TimerUDB:sT16:timerdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_L0_Timer:TimerUDB:sT16:timerdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_L0_Timer:TimerUDB:sT16:timerdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_L0_Timer:TimerUDB:sT16:timerdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_L0_Timer:TimerUDB:sT16:timerdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_L0_Timer:TimerUDB:sT16:timerdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_L0_Timer:TimerUDB:sT16:timerdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_L0_Timer:TimerUDB:sT16:timerdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_L0_Timer:TimerUDB:sT16:timerdp:carry\ : bit;
SIGNAL \Encoder_L0_Timer:TimerUDB:sT16:timerdp:sh_right\ : bit;
SIGNAL \Encoder_L0_Timer:TimerUDB:sT16:timerdp:sh_left\ : bit;
SIGNAL \Encoder_L0_Timer:TimerUDB:sT16:timerdp:msb\ : bit;
SIGNAL \Encoder_L0_Timer:TimerUDB:sT16:timerdp:cmp_eq_1\ : bit;
SIGNAL \Encoder_L0_Timer:TimerUDB:sT16:timerdp:cmp_eq_0\ : bit;
SIGNAL \Encoder_L0_Timer:TimerUDB:sT16:timerdp:cmp_lt_1\ : bit;
SIGNAL \Encoder_L0_Timer:TimerUDB:sT16:timerdp:cmp_lt_0\ : bit;
SIGNAL \Encoder_L0_Timer:TimerUDB:sT16:timerdp:cmp_zero_1\ : bit;
SIGNAL \Encoder_L0_Timer:TimerUDB:sT16:timerdp:cmp_zero_0\ : bit;
SIGNAL \Encoder_L0_Timer:TimerUDB:sT16:timerdp:cmp_ff_1\ : bit;
SIGNAL \Encoder_L0_Timer:TimerUDB:sT16:timerdp:cmp_ff_0\ : bit;
SIGNAL \Encoder_L0_Timer:TimerUDB:sT16:timerdp:cap_1\ : bit;
SIGNAL \Encoder_L0_Timer:TimerUDB:sT16:timerdp:cap_0\ : bit;
SIGNAL \Encoder_L0_Timer:TimerUDB:sT16:timerdp:cfb\ : bit;
SIGNAL \Encoder_L0_Timer:TimerUDB:sT16:timerdp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_L0_Timer:TimerUDB:sT16:timerdp:ce0_1\:SIGNAL IS 2;
SIGNAL \Encoder_L0_Timer:TimerUDB:sT16:timerdp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_L0_Timer:TimerUDB:sT16:timerdp:cl0_1\:SIGNAL IS 2;
SIGNAL \Encoder_L0_Timer:TimerUDB:sT16:timerdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_L0_Timer:TimerUDB:sT16:timerdp:ff0_1\:SIGNAL IS 2;
SIGNAL \Encoder_L0_Timer:TimerUDB:sT16:timerdp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_L0_Timer:TimerUDB:sT16:timerdp:ce1_1\:SIGNAL IS 2;
SIGNAL \Encoder_L0_Timer:TimerUDB:sT16:timerdp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_L0_Timer:TimerUDB:sT16:timerdp:cl1_1\:SIGNAL IS 2;
SIGNAL \Encoder_L0_Timer:TimerUDB:sT16:timerdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_L0_Timer:TimerUDB:sT16:timerdp:z1_1\:SIGNAL IS 2;
SIGNAL \Encoder_L0_Timer:TimerUDB:sT16:timerdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_L0_Timer:TimerUDB:sT16:timerdp:ff1_1\:SIGNAL IS 2;
SIGNAL \Encoder_L0_Timer:TimerUDB:sT16:timerdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_L0_Timer:TimerUDB:sT16:timerdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \Encoder_L0_Timer:TimerUDB:sT16:timerdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_L0_Timer:TimerUDB:sT16:timerdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \Encoder_L0_Timer:TimerUDB:sT16:timerdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_L0_Timer:TimerUDB:sT16:timerdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \Encoder_L0_Timer:TimerUDB:sT16:timerdp:so_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_L0_Timer:TimerUDB:sT16:timerdp:so_1\:SIGNAL IS 2;
SIGNAL \Encoder_L0_Timer:TimerUDB:sT16:timerdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_L0_Timer:TimerUDB:sT16:timerdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \Encoder_L0_Timer:TimerUDB:sT16:timerdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_L0_Timer:TimerUDB:sT16:timerdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \Encoder_L0_Timer:TimerUDB:sT16:timerdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_L0_Timer:TimerUDB:sT16:timerdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_L0_Timer:TimerUDB:sT16:timerdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_L0_Timer:TimerUDB:sT16:timerdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_L0_Timer:TimerUDB:sT16:timerdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_L0_Timer:TimerUDB:sT16:timerdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_L0_Timer:TimerUDB:sT16:timerdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_L0_Timer:TimerUDB:sT16:timerdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_L0_Timer:TimerUDB:sT16:timerdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_L0_Timer:TimerUDB:sT16:timerdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_L0_Timer:TimerUDB:sT16:timerdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_L0_Timer:TimerUDB:sT16:timerdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_L0_Timer:TimerUDB:sT16:timerdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_L0_Timer:TimerUDB:sT16:timerdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_L0_Timer:TimerUDB:sT16:timerdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_L0_Timer:TimerUDB:sT16:timerdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_L0_Timer:TimerUDB:sT16:timerdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_L0_Timer:TimerUDB:sT16:timerdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_L0_Timer:TimerUDB:sT16:timerdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_L0_Timer:TimerUDB:sT16:timerdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_L0_Timer:TimerUDB:sT16:timerdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_L0_Timer:TimerUDB:sT16:timerdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_L0_Timer:TimerUDB:sT16:timerdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_L0_Timer:TimerUDB:sT16:timerdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_L0_Timer:TimerUDB:sT16:timerdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_L0_Timer:TimerUDB:sT16:timerdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_L0_Timer:TimerUDB:sT16:timerdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_L0_Timer:TimerUDB:sT16:timerdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_L0_Timer:TimerUDB:sT16:timerdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_L0_Timer:TimerUDB:sT16:timerdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_L0_Timer:TimerUDB:sT16:timerdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_L0_Timer:TimerUDB:sT16:timerdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_L0_Timer:Net_102\ : bit;
SIGNAL \Encoder_L0_Timer:Net_266\ : bit;
SIGNAL Net_1428 : bit;
SIGNAL \ENCODER_TMR_RESET:clk\ : bit;
SIGNAL \ENCODER_TMR_RESET:rst\ : bit;
SIGNAL Net_4060 : bit;
SIGNAL \ENCODER_TMR_RESET:control_out_0\ : bit;
SIGNAL \ENCODER_TMR_RESET:control_out_1\ : bit;
SIGNAL Net_3510 : bit;
SIGNAL \ENCODER_TMR_RESET:control_out_2\ : bit;
SIGNAL Net_3511 : bit;
SIGNAL \ENCODER_TMR_RESET:control_out_3\ : bit;
SIGNAL Net_2146 : bit;
SIGNAL \ENCODER_TMR_RESET:control_out_4\ : bit;
SIGNAL Net_2147 : bit;
SIGNAL \ENCODER_TMR_RESET:control_out_5\ : bit;
SIGNAL Net_2148 : bit;
SIGNAL \ENCODER_TMR_RESET:control_out_6\ : bit;
SIGNAL Net_2149 : bit;
SIGNAL \ENCODER_TMR_RESET:control_out_7\ : bit;
SIGNAL \ENCODER_TMR_RESET:control_7\ : bit;
SIGNAL \ENCODER_TMR_RESET:control_6\ : bit;
SIGNAL \ENCODER_TMR_RESET:control_5\ : bit;
SIGNAL \ENCODER_TMR_RESET:control_4\ : bit;
SIGNAL \ENCODER_TMR_RESET:control_3\ : bit;
SIGNAL \ENCODER_TMR_RESET:control_2\ : bit;
SIGNAL \ENCODER_TMR_RESET:control_1\ : bit;
SIGNAL \ENCODER_TMR_RESET:control_0\ : bit;
SIGNAL \Encoder_R0_Timer:Net_260\ : bit;
SIGNAL Net_4061 : bit;
SIGNAL \Encoder_R0_Timer:Net_55\ : bit;
SIGNAL \Encoder_R0_Timer:Net_53\ : bit;
SIGNAL \Encoder_R0_Timer:TimerUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Encoder_R0_Timer:TimerUDB:Clk_Ctl_i\ : bit;
SIGNAL \Encoder_R0_Timer:TimerUDB:control_7\ : bit;
SIGNAL \Encoder_R0_Timer:TimerUDB:control_6\ : bit;
SIGNAL \Encoder_R0_Timer:TimerUDB:control_5\ : bit;
SIGNAL \Encoder_R0_Timer:TimerUDB:control_4\ : bit;
SIGNAL \Encoder_R0_Timer:TimerUDB:control_3\ : bit;
SIGNAL \Encoder_R0_Timer:TimerUDB:control_2\ : bit;
SIGNAL \Encoder_R0_Timer:TimerUDB:control_1\ : bit;
SIGNAL \Encoder_R0_Timer:TimerUDB:control_0\ : bit;
SIGNAL \Encoder_R0_Timer:TimerUDB:ctrl_enable\ : bit;
SIGNAL \Encoder_R0_Timer:TimerUDB:ctrl_ten\ : bit;
SIGNAL \Encoder_R0_Timer:TimerUDB:ctrl_cmode_1\ : bit;
SIGNAL \Encoder_R0_Timer:TimerUDB:ctrl_cmode_0\ : bit;
SIGNAL \Encoder_R0_Timer:TimerUDB:ctrl_tmode_1\ : bit;
SIGNAL \Encoder_R0_Timer:TimerUDB:ctrl_tmode_0\ : bit;
SIGNAL \Encoder_R0_Timer:TimerUDB:ctrl_ic_1\ : bit;
SIGNAL \Encoder_R0_Timer:TimerUDB:ctrl_ic_0\ : bit;
SIGNAL \Encoder_R0_Timer:TimerUDB:fifo_load_polarized\ : bit;
SIGNAL \Encoder_R0_Timer:TimerUDB:capture_last\ : bit;
SIGNAL \Encoder_R0_Timer:TimerUDB:capt_fifo_load\ : bit;
SIGNAL \Encoder_R0_Timer:TimerUDB:timer_enable\ : bit;
SIGNAL \Encoder_R0_Timer:TimerUDB:run_mode\ : bit;
SIGNAL \Encoder_R0_Timer:TimerUDB:hwEnable\ : bit;
SIGNAL \Encoder_R0_Timer:TimerUDB:status_tc\ : bit;
SIGNAL \Encoder_R0_Timer:TimerUDB:trigger_enable\ : bit;
SIGNAL \Encoder_R0_Timer:TimerUDB:per_zero\ : bit;
SIGNAL \Encoder_R0_Timer:TimerUDB:tc_i\ : bit;
SIGNAL \Encoder_R0_Timer:TimerUDB:tc_reg_i\ : bit;
SIGNAL \Encoder_R0_Timer:TimerUDB:hwEnable_reg\ : bit;
SIGNAL \Encoder_R0_Timer:TimerUDB:capture_out_reg_i\ : bit;
SIGNAL Net_1427 : bit;
SIGNAL \Encoder_R0_Timer:TimerUDB:capt_fifo_load_int\ : bit;
SIGNAL \Encoder_R0_Timer:TimerUDB:runmode_enable\ : bit;
SIGNAL \Encoder_R0_Timer:TimerUDB:trig_reg\ : bit;
SIGNAL \Encoder_R0_Timer:TimerUDB:status_6\ : bit;
SIGNAL \Encoder_R0_Timer:TimerUDB:status_5\ : bit;
SIGNAL \Encoder_R0_Timer:TimerUDB:status_4\ : bit;
SIGNAL \Encoder_R0_Timer:TimerUDB:status_0\ : bit;
SIGNAL \Encoder_R0_Timer:TimerUDB:status_1\ : bit;
SIGNAL \Encoder_R0_Timer:TimerUDB:status_2\ : bit;
SIGNAL \Encoder_R0_Timer:TimerUDB:fifo_full\ : bit;
SIGNAL \Encoder_R0_Timer:TimerUDB:status_3\ : bit;
SIGNAL \Encoder_R0_Timer:TimerUDB:fifo_nempty\ : bit;
SIGNAL \Encoder_R0_Timer:TimerUDB:cs_addr_2\ : bit;
SIGNAL \Encoder_R0_Timer:TimerUDB:cs_addr_1\ : bit;
SIGNAL \Encoder_R0_Timer:TimerUDB:cs_addr_0\ : bit;
SIGNAL \Encoder_R0_Timer:TimerUDB:zeros_3\ : bit;
SIGNAL \Encoder_R0_Timer:TimerUDB:zeros_2\ : bit;
SIGNAL \Encoder_R0_Timer:TimerUDB:sT16:timerdp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_R0_Timer:TimerUDB:sT16:timerdp:ce0_0\:SIGNAL IS 2;
SIGNAL \Encoder_R0_Timer:TimerUDB:sT16:timerdp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_R0_Timer:TimerUDB:sT16:timerdp:cl0_0\:SIGNAL IS 2;
SIGNAL \Encoder_R0_Timer:TimerUDB:nc0\ : bit;
SIGNAL \Encoder_R0_Timer:TimerUDB:sT16:timerdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_R0_Timer:TimerUDB:sT16:timerdp:ff0_0\:SIGNAL IS 2;
SIGNAL \Encoder_R0_Timer:TimerUDB:sT16:timerdp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_R0_Timer:TimerUDB:sT16:timerdp:ce1_0\:SIGNAL IS 2;
SIGNAL \Encoder_R0_Timer:TimerUDB:sT16:timerdp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_R0_Timer:TimerUDB:sT16:timerdp:cl1_0\:SIGNAL IS 2;
SIGNAL \Encoder_R0_Timer:TimerUDB:sT16:timerdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_R0_Timer:TimerUDB:sT16:timerdp:z1_0\:SIGNAL IS 2;
SIGNAL \Encoder_R0_Timer:TimerUDB:sT16:timerdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_R0_Timer:TimerUDB:sT16:timerdp:ff1_0\:SIGNAL IS 2;
SIGNAL \Encoder_R0_Timer:TimerUDB:sT16:timerdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_R0_Timer:TimerUDB:sT16:timerdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \Encoder_R0_Timer:TimerUDB:sT16:timerdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_R0_Timer:TimerUDB:sT16:timerdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \Encoder_R0_Timer:TimerUDB:sT16:timerdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_R0_Timer:TimerUDB:sT16:timerdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \Encoder_R0_Timer:TimerUDB:sT16:timerdp:so_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_R0_Timer:TimerUDB:sT16:timerdp:so_0\:SIGNAL IS 2;
SIGNAL \Encoder_R0_Timer:TimerUDB:nc3\ : bit;
SIGNAL \Encoder_R0_Timer:TimerUDB:nc4\ : bit;
SIGNAL \Encoder_R0_Timer:TimerUDB:sT16:timerdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_R0_Timer:TimerUDB:sT16:timerdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \Encoder_R0_Timer:TimerUDB:sT16:timerdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_R0_Timer:TimerUDB:sT16:timerdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \Encoder_R0_Timer:TimerUDB:sT16:timerdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_R0_Timer:TimerUDB:sT16:timerdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_R0_Timer:TimerUDB:sT16:timerdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_R0_Timer:TimerUDB:sT16:timerdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_R0_Timer:TimerUDB:sT16:timerdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_R0_Timer:TimerUDB:sT16:timerdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_R0_Timer:TimerUDB:sT16:timerdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_R0_Timer:TimerUDB:sT16:timerdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_R0_Timer:TimerUDB:sT16:timerdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_R0_Timer:TimerUDB:sT16:timerdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_R0_Timer:TimerUDB:sT16:timerdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_R0_Timer:TimerUDB:sT16:timerdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_R0_Timer:TimerUDB:sT16:timerdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_R0_Timer:TimerUDB:sT16:timerdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_R0_Timer:TimerUDB:sT16:timerdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_R0_Timer:TimerUDB:sT16:timerdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_R0_Timer:TimerUDB:sT16:timerdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_R0_Timer:TimerUDB:sT16:timerdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_R0_Timer:TimerUDB:sT16:timerdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_R0_Timer:TimerUDB:sT16:timerdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_R0_Timer:TimerUDB:sT16:timerdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_R0_Timer:TimerUDB:sT16:timerdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_R0_Timer:TimerUDB:sT16:timerdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_R0_Timer:TimerUDB:sT16:timerdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_R0_Timer:TimerUDB:sT16:timerdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_R0_Timer:TimerUDB:sT16:timerdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_R0_Timer:TimerUDB:sT16:timerdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_R0_Timer:TimerUDB:sT16:timerdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_R0_Timer:TimerUDB:sT16:timerdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_R0_Timer:TimerUDB:sT16:timerdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_R0_Timer:TimerUDB:sT16:timerdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_R0_Timer:TimerUDB:sT16:timerdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_R0_Timer:TimerUDB:sT16:timerdp:carry\ : bit;
SIGNAL \Encoder_R0_Timer:TimerUDB:sT16:timerdp:sh_right\ : bit;
SIGNAL \Encoder_R0_Timer:TimerUDB:sT16:timerdp:sh_left\ : bit;
SIGNAL \Encoder_R0_Timer:TimerUDB:sT16:timerdp:msb\ : bit;
SIGNAL \Encoder_R0_Timer:TimerUDB:sT16:timerdp:cmp_eq_1\ : bit;
SIGNAL \Encoder_R0_Timer:TimerUDB:sT16:timerdp:cmp_eq_0\ : bit;
SIGNAL \Encoder_R0_Timer:TimerUDB:sT16:timerdp:cmp_lt_1\ : bit;
SIGNAL \Encoder_R0_Timer:TimerUDB:sT16:timerdp:cmp_lt_0\ : bit;
SIGNAL \Encoder_R0_Timer:TimerUDB:sT16:timerdp:cmp_zero_1\ : bit;
SIGNAL \Encoder_R0_Timer:TimerUDB:sT16:timerdp:cmp_zero_0\ : bit;
SIGNAL \Encoder_R0_Timer:TimerUDB:sT16:timerdp:cmp_ff_1\ : bit;
SIGNAL \Encoder_R0_Timer:TimerUDB:sT16:timerdp:cmp_ff_0\ : bit;
SIGNAL \Encoder_R0_Timer:TimerUDB:sT16:timerdp:cap_1\ : bit;
SIGNAL \Encoder_R0_Timer:TimerUDB:sT16:timerdp:cap_0\ : bit;
SIGNAL \Encoder_R0_Timer:TimerUDB:sT16:timerdp:cfb\ : bit;
SIGNAL \Encoder_R0_Timer:TimerUDB:sT16:timerdp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_R0_Timer:TimerUDB:sT16:timerdp:ce0_1\:SIGNAL IS 2;
SIGNAL \Encoder_R0_Timer:TimerUDB:sT16:timerdp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_R0_Timer:TimerUDB:sT16:timerdp:cl0_1\:SIGNAL IS 2;
SIGNAL \Encoder_R0_Timer:TimerUDB:sT16:timerdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_R0_Timer:TimerUDB:sT16:timerdp:ff0_1\:SIGNAL IS 2;
SIGNAL \Encoder_R0_Timer:TimerUDB:sT16:timerdp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_R0_Timer:TimerUDB:sT16:timerdp:ce1_1\:SIGNAL IS 2;
SIGNAL \Encoder_R0_Timer:TimerUDB:sT16:timerdp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_R0_Timer:TimerUDB:sT16:timerdp:cl1_1\:SIGNAL IS 2;
SIGNAL \Encoder_R0_Timer:TimerUDB:sT16:timerdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_R0_Timer:TimerUDB:sT16:timerdp:z1_1\:SIGNAL IS 2;
SIGNAL \Encoder_R0_Timer:TimerUDB:sT16:timerdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_R0_Timer:TimerUDB:sT16:timerdp:ff1_1\:SIGNAL IS 2;
SIGNAL \Encoder_R0_Timer:TimerUDB:sT16:timerdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_R0_Timer:TimerUDB:sT16:timerdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \Encoder_R0_Timer:TimerUDB:sT16:timerdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_R0_Timer:TimerUDB:sT16:timerdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \Encoder_R0_Timer:TimerUDB:sT16:timerdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_R0_Timer:TimerUDB:sT16:timerdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \Encoder_R0_Timer:TimerUDB:sT16:timerdp:so_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_R0_Timer:TimerUDB:sT16:timerdp:so_1\:SIGNAL IS 2;
SIGNAL \Encoder_R0_Timer:TimerUDB:sT16:timerdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_R0_Timer:TimerUDB:sT16:timerdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \Encoder_R0_Timer:TimerUDB:sT16:timerdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_R0_Timer:TimerUDB:sT16:timerdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \Encoder_R0_Timer:TimerUDB:sT16:timerdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_R0_Timer:TimerUDB:sT16:timerdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_R0_Timer:TimerUDB:sT16:timerdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_R0_Timer:TimerUDB:sT16:timerdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_R0_Timer:TimerUDB:sT16:timerdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_R0_Timer:TimerUDB:sT16:timerdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_R0_Timer:TimerUDB:sT16:timerdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_R0_Timer:TimerUDB:sT16:timerdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_R0_Timer:TimerUDB:sT16:timerdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_R0_Timer:TimerUDB:sT16:timerdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_R0_Timer:TimerUDB:sT16:timerdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_R0_Timer:TimerUDB:sT16:timerdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_R0_Timer:TimerUDB:sT16:timerdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_R0_Timer:TimerUDB:sT16:timerdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_R0_Timer:TimerUDB:sT16:timerdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_R0_Timer:TimerUDB:sT16:timerdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_R0_Timer:TimerUDB:sT16:timerdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_R0_Timer:TimerUDB:sT16:timerdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_R0_Timer:TimerUDB:sT16:timerdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_R0_Timer:TimerUDB:sT16:timerdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_R0_Timer:TimerUDB:sT16:timerdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_R0_Timer:TimerUDB:sT16:timerdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_R0_Timer:TimerUDB:sT16:timerdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_R0_Timer:TimerUDB:sT16:timerdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_R0_Timer:TimerUDB:sT16:timerdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_R0_Timer:TimerUDB:sT16:timerdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_R0_Timer:TimerUDB:sT16:timerdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_R0_Timer:TimerUDB:sT16:timerdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_R0_Timer:TimerUDB:sT16:timerdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_R0_Timer:TimerUDB:sT16:timerdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_R0_Timer:TimerUDB:sT16:timerdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_R0_Timer:TimerUDB:sT16:timerdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_R0_Timer:Net_102\ : bit;
SIGNAL \Encoder_R0_Timer:Net_266\ : bit;
SIGNAL Net_1472 : bit;
SIGNAL \UART:Net_9\ : bit;
SIGNAL Net_1473 : bit;
SIGNAL \UART:Net_61\ : bit;
SIGNAL \UART:BUART:clock_op\ : bit;
SIGNAL \UART:BUART:reset_reg\ : bit;
SIGNAL Net_1470 : bit;
SIGNAL \UART:BUART:tx_hd_send_break\ : bit;
SIGNAL \UART:BUART:HalfDuplexSend\ : bit;
SIGNAL \UART:BUART:FinalParityType_1\ : bit;
SIGNAL \UART:BUART:FinalParityType_0\ : bit;
SIGNAL \UART:BUART:FinalAddrMode_2\ : bit;
SIGNAL \UART:BUART:FinalAddrMode_1\ : bit;
SIGNAL \UART:BUART:FinalAddrMode_0\ : bit;
SIGNAL \UART:BUART:tx_ctrl_mark\ : bit;
SIGNAL \UART:BUART:reset_sr\ : bit;
SIGNAL \UART:BUART:HalfDuplexSend_last\ : bit;
SIGNAL Net_1466 : bit;
SIGNAL \UART:BUART:txn\ : bit;
SIGNAL \UART:BUART:tx_interrupt_out\ : bit;
SIGNAL \UART:BUART:rx_interrupt_out\ : bit;
SIGNAL \UART:BUART:tx_state_1\ : bit;
SIGNAL \UART:BUART:tx_state_0\ : bit;
SIGNAL \UART:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL \UART:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART:BUART:tx_shift_out\ : bit;
SIGNAL \UART:BUART:tx_fifo_notfull\ : bit;
SIGNAL \UART:BUART:tx_fifo_empty\ : bit;
SIGNAL \UART:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:counter_load_not\ : bit;
SIGNAL \UART:BUART:tx_state_2\ : bit;
SIGNAL \UART:BUART:tx_bitclk_dp\ : bit;
SIGNAL \UART:BUART:tx_counter_dp\ : bit;
SIGNAL \UART:BUART:sc_out_7\ : bit;
SIGNAL \UART:BUART:sc_out_6\ : bit;
SIGNAL \UART:BUART:sc_out_5\ : bit;
SIGNAL \UART:BUART:sc_out_4\ : bit;
SIGNAL \UART:BUART:sc_out_3\ : bit;
SIGNAL \UART:BUART:sc_out_2\ : bit;
SIGNAL \UART:BUART:sc_out_1\ : bit;
SIGNAL \UART:BUART:sc_out_0\ : bit;
SIGNAL \UART:BUART:tx_counter_tc\ : bit;
SIGNAL \UART:BUART:tx_status_6\ : bit;
SIGNAL \UART:BUART:tx_status_5\ : bit;
SIGNAL \UART:BUART:tx_status_4\ : bit;
SIGNAL \UART:BUART:tx_status_0\ : bit;
SIGNAL \UART:BUART:tx_status_1\ : bit;
SIGNAL \UART:BUART:tx_status_2\ : bit;
SIGNAL \UART:BUART:tx_status_3\ : bit;
SIGNAL Net_1468 : bit;
SIGNAL \UART:BUART:tx_bitclk\ : bit;
SIGNAL \UART:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \UART:BUART:tx_mark\ : bit;
SIGNAL \UART:BUART:tx_parity_bit\ : bit;
SIGNAL \UART:BUART:rx_addressmatch\ : bit;
SIGNAL \UART:BUART:rx_addressmatch1\ : bit;
SIGNAL \UART:BUART:rx_addressmatch2\ : bit;
SIGNAL \UART:BUART:rx_state_1\ : bit;
SIGNAL \UART:BUART:rx_state_0\ : bit;
SIGNAL \UART:BUART:rx_bitclk_enable\ : bit;
SIGNAL \UART:BUART:rx_postpoll\ : bit;
ATTRIBUTE soft of \UART:BUART:rx_postpoll\:SIGNAL IS '1';
SIGNAL \UART:BUART:rx_load_fifo\ : bit;
SIGNAL \UART:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART:BUART:hd_shift_out\ : bit;
SIGNAL \UART:BUART:rx_fifonotempty\ : bit;
SIGNAL \UART:BUART:rx_fifofull\ : bit;
SIGNAL \UART:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \UART:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \UART:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:rx_counter_load\ : bit;
SIGNAL \UART:BUART:rx_state_3\ : bit;
SIGNAL \UART:BUART:rx_state_2\ : bit;
SIGNAL \UART:BUART:rx_bitclk_pre\ : bit;
SIGNAL \UART:BUART:rx_count_2\ : bit;
SIGNAL \UART:BUART:rx_count_1\ : bit;
SIGNAL \UART:BUART:rx_count_0\ : bit;
SIGNAL \UART:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \UART:BUART:rx_count_6\ : bit;
SIGNAL \UART:BUART:rx_count_5\ : bit;
SIGNAL \UART:BUART:rx_count_4\ : bit;
SIGNAL \UART:BUART:rx_count_3\ : bit;
SIGNAL \UART:BUART:rx_count7_tc\ : bit;
SIGNAL \UART:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \UART:BUART:rx_bitclk\ : bit;
SIGNAL \UART:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \UART:BUART:rx_poll_bit1\ : bit;
SIGNAL \UART:BUART:rx_poll_bit2\ : bit;
SIGNAL \UART:BUART:pollingrange\ : bit;
SIGNAL \UART:BUART:pollcount_1\ : bit;
SIGNAL Net_1471 : bit;
SIGNAL \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_3_1\ : bit;
SIGNAL \UART:BUART:pollcount_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_3_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_4\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_5\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:a_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODIN3_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:a_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODIN3_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:b_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:b_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODIN4_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODIN4_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:newa_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODIN5_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:newa_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODIN5_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:dataa_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:dataa_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:datab_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:datab_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_0\ : bit;
SIGNAL \UART:BUART:rx_status_0\ : bit;
SIGNAL \UART:BUART:rx_markspace_status\ : bit;
SIGNAL \UART:BUART:rx_status_1\ : bit;
SIGNAL \UART:BUART:rx_status_2\ : bit;
SIGNAL \UART:BUART:rx_parity_error_status\ : bit;
SIGNAL \UART:BUART:rx_status_3\ : bit;
SIGNAL \UART:BUART:rx_stop_bit_error\ : bit;
SIGNAL \UART:BUART:rx_status_4\ : bit;
SIGNAL \UART:BUART:rx_status_5\ : bit;
SIGNAL \UART:BUART:rx_status_6\ : bit;
SIGNAL \UART:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_1467 : bit;
SIGNAL \UART:BUART:rx_markspace_pre\ : bit;
SIGNAL \UART:BUART:rx_parity_error_pre\ : bit;
SIGNAL \UART:BUART:rx_break_status\ : bit;
SIGNAL \UART:BUART:sRX:cmp_vv_vv_MODGEN_6\ : bit;
SIGNAL \UART:BUART:rx_address_detected\ : bit;
SIGNAL \UART:BUART:rx_last\ : bit;
SIGNAL \UART:BUART:rx_parity_bit\ : bit;
SIGNAL \UART:BUART:sRX:cmp_vv_vv_MODGEN_7\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:newa_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:newa_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:newa_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:newa_3\ : bit;
SIGNAL \UART:BUART:sRX:MODIN6_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:newa_2\ : bit;
SIGNAL \UART:BUART:sRX:MODIN6_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:newa_1\ : bit;
SIGNAL \UART:BUART:sRX:MODIN6_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:newa_0\ : bit;
SIGNAL \UART:BUART:sRX:MODIN6_3\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:newb_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:newb_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:newb_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:newb_3\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:newb_2\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:newb_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:newb_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:dataa_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:dataa_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:dataa_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:dataa_3\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:dataa_2\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:dataa_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:dataa_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:datab_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:datab_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:datab_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:datab_3\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:datab_2\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:datab_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:datab_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:lta_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:gta_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:lta_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:gta_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:lta_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:gta_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:lta_3\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:gta_3\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:lta_2\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:gta_2\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:lta_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:gta_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:lta_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:gta_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_7:g1:a0:newa_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_7:g1:a0:newb_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_7:g1:a0:dataa_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_7:g1:a0:datab_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_7:g1:a0:xeq\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_7:g1:a0:xneq\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_7:g1:a0:xlt\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_7:g1:a0:xlte\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_7:g1:a0:xgt\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_7:g1:a0:xgte\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_7:lt\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:MODULE_7:lt\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:MODULE_7:eq\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:MODULE_7:eq\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:MODULE_7:gt\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:MODULE_7:gt\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:MODULE_7:gte\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:MODULE_7:gte\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:MODULE_7:lte\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:MODULE_7:lte\:SIGNAL IS 2;
SIGNAL tmpOE__Rx_1_net_0 : bit;
SIGNAL tmpIO_0__Rx_1_net_0 : bit;
TERMINAL tmpSIOVREF__Rx_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Rx_1_net_0 : bit;
SIGNAL tmpOE__Tx_1_net_0 : bit;
SIGNAL tmpFB_0__Tx_1_net_0 : bit;
SIGNAL tmpIO_0__Tx_1_net_0 : bit;
TERMINAL tmpSIOVREF__Tx_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Tx_1_net_0 : bit;
SIGNAL \ROBOT_ID_REG:status_0\ : bit;
SIGNAL Net_1506 : bit;
SIGNAL \ROBOT_ID_REG:status_1\ : bit;
SIGNAL Net_1507 : bit;
SIGNAL \ROBOT_ID_REG:status_2\ : bit;
SIGNAL Net_1508 : bit;
SIGNAL \ROBOT_ID_REG:status_3\ : bit;
SIGNAL Net_1509 : bit;
SIGNAL \ROBOT_ID_REG:status_4\ : bit;
SIGNAL \ROBOT_ID_REG:status_5\ : bit;
SIGNAL \ROBOT_ID_REG:status_6\ : bit;
SIGNAL \ROBOT_ID_REG:status_7\ : bit;
SIGNAL Net_1510 : bit;
SIGNAL tmpOE__DIP_0_net_0 : bit;
SIGNAL tmpIO_0__DIP_0_net_0 : bit;
TERMINAL tmpSIOVREF__DIP_0_net_0 : bit;
SIGNAL tmpINTERRUPT_0__DIP_0_net_0 : bit;
SIGNAL tmpOE__DIP_1_net_0 : bit;
SIGNAL tmpIO_0__DIP_1_net_0 : bit;
TERMINAL tmpSIOVREF__DIP_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__DIP_1_net_0 : bit;
SIGNAL tmpOE__DIP_2_net_0 : bit;
SIGNAL tmpIO_0__DIP_2_net_0 : bit;
TERMINAL tmpSIOVREF__DIP_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__DIP_2_net_0 : bit;
SIGNAL tmpOE__DIP_3_net_0 : bit;
SIGNAL tmpIO_0__DIP_3_net_0 : bit;
TERMINAL tmpSIOVREF__DIP_3_net_0 : bit;
SIGNAL tmpINTERRUPT_0__DIP_3_net_0 : bit;
SIGNAL tmpOE__Encoder_R1_net_0 : bit;
SIGNAL tmpFB_0__Encoder_R1_net_0 : bit;
SIGNAL tmpIO_0__Encoder_R1_net_0 : bit;
TERMINAL tmpSIOVREF__Encoder_R1_net_0 : bit;
SIGNAL Net_3646 : bit;
SIGNAL tmpOE__Encoder_L1_net_0 : bit;
SIGNAL tmpFB_0__Encoder_L1_net_0 : bit;
SIGNAL tmpIO_0__Encoder_L1_net_0 : bit;
TERMINAL tmpSIOVREF__Encoder_L1_net_0 : bit;
SIGNAL Net_3645 : bit;
SIGNAL \USBUART:Net_1010\ : bit;
SIGNAL \USBUART:tmpOE__Dm_net_0\ : bit;
SIGNAL \USBUART:tmpFB_0__Dm_net_0\ : bit;
TERMINAL \USBUART:Net_597\ : bit;
SIGNAL \USBUART:tmpIO_0__Dm_net_0\ : bit;
TERMINAL \USBUART:tmpSIOVREF__Dm_net_0\ : bit;
SIGNAL \USBUART:tmpINTERRUPT_0__Dm_net_0\ : bit;
SIGNAL \USBUART:tmpOE__Dp_net_0\ : bit;
SIGNAL \USBUART:tmpFB_0__Dp_net_0\ : bit;
TERMINAL \USBUART:Net_1000\ : bit;
SIGNAL \USBUART:tmpIO_0__Dp_net_0\ : bit;
TERMINAL \USBUART:tmpSIOVREF__Dp_net_0\ : bit;
SIGNAL Net_3930 : bit;
SIGNAL \USBUART:Net_1889\ : bit;
SIGNAL \USBUART:Net_1876\ : bit;
SIGNAL \USBUART:ep_int_8\ : bit;
SIGNAL \USBUART:ep_int_7\ : bit;
SIGNAL \USBUART:ep_int_6\ : bit;
SIGNAL \USBUART:ep_int_5\ : bit;
SIGNAL \USBUART:ep_int_4\ : bit;
SIGNAL \USBUART:ep_int_3\ : bit;
SIGNAL \USBUART:ep_int_2\ : bit;
SIGNAL \USBUART:ep_int_1\ : bit;
SIGNAL \USBUART:ep_int_0\ : bit;
SIGNAL \USBUART:Net_95\ : bit;
SIGNAL \USBUART:dma_request_7\ : bit;
SIGNAL \USBUART:dma_request_6\ : bit;
SIGNAL \USBUART:dma_request_5\ : bit;
SIGNAL \USBUART:dma_request_4\ : bit;
SIGNAL \USBUART:dma_request_3\ : bit;
SIGNAL \USBUART:dma_request_2\ : bit;
SIGNAL \USBUART:dma_request_1\ : bit;
SIGNAL \USBUART:dma_request_0\ : bit;
SIGNAL \USBUART:dma_terminate\ : bit;
SIGNAL \USBUART:dma_complete_0\ : bit;
SIGNAL \USBUART:Net_1922\ : bit;
SIGNAL \USBUART:dma_complete_1\ : bit;
SIGNAL \USBUART:Net_1921\ : bit;
SIGNAL \USBUART:dma_complete_2\ : bit;
SIGNAL \USBUART:Net_1920\ : bit;
SIGNAL \USBUART:dma_complete_3\ : bit;
SIGNAL \USBUART:Net_1919\ : bit;
SIGNAL \USBUART:dma_complete_4\ : bit;
SIGNAL \USBUART:Net_1918\ : bit;
SIGNAL \USBUART:dma_complete_5\ : bit;
SIGNAL \USBUART:Net_1917\ : bit;
SIGNAL \USBUART:dma_complete_6\ : bit;
SIGNAL \USBUART:Net_1916\ : bit;
SIGNAL \USBUART:dma_complete_7\ : bit;
SIGNAL \USBUART:Net_1915\ : bit;
SIGNAL \PWM_L:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \PWM_L:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \PWM_L:PWMUDB:trig_last\\D\ : bit;
SIGNAL \PWM_L:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \PWM_L:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \PWM_L:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \PWM_L:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \PWM_L:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \PWM_L:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \PWM_L:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \PWM_L:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \PWM_L:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \PWM_R:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \PWM_R:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \PWM_R:PWMUDB:trig_last\\D\ : bit;
SIGNAL \PWM_R:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \PWM_R:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \PWM_R:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \PWM_R:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \PWM_R:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \PWM_R:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \PWM_R:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \PWM_R:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \PWM_R:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \Encoder_L0_Timer:TimerUDB:capture_last\\D\ : bit;
SIGNAL \Encoder_L0_Timer:TimerUDB:tc_reg_i\\D\ : bit;
SIGNAL \Encoder_L0_Timer:TimerUDB:hwEnable_reg\\D\ : bit;
SIGNAL \Encoder_L0_Timer:TimerUDB:capture_out_reg_i\\D\ : bit;
SIGNAL \Encoder_R0_Timer:TimerUDB:capture_last\\D\ : bit;
SIGNAL \Encoder_R0_Timer:TimerUDB:tc_reg_i\\D\ : bit;
SIGNAL \Encoder_R0_Timer:TimerUDB:hwEnable_reg\\D\ : bit;
SIGNAL \Encoder_R0_Timer:TimerUDB:capture_out_reg_i\\D\ : bit;
SIGNAL \UART:BUART:reset_reg\\D\ : bit;
SIGNAL \UART:BUART:txn\\D\ : bit;
SIGNAL \UART:BUART:tx_state_1\\D\ : bit;
SIGNAL \UART:BUART:tx_state_0\\D\ : bit;
SIGNAL \UART:BUART:tx_state_2\\D\ : bit;
SIGNAL Net_1468D : bit;
SIGNAL \UART:BUART:tx_bitclk\\D\ : bit;
SIGNAL \UART:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \UART:BUART:tx_mark\\D\ : bit;
SIGNAL \UART:BUART:tx_parity_bit\\D\ : bit;
SIGNAL \UART:BUART:rx_state_1\\D\ : bit;
SIGNAL \UART:BUART:rx_state_0\\D\ : bit;
SIGNAL \UART:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \UART:BUART:rx_state_3\\D\ : bit;
SIGNAL \UART:BUART:rx_state_2\\D\ : bit;
SIGNAL \UART:BUART:rx_bitclk\\D\ : bit;
SIGNAL \UART:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \UART:BUART:pollcount_1\\D\ : bit;
SIGNAL \UART:BUART:pollcount_0\\D\ : bit;
SIGNAL \UART:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \UART:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \UART:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \UART:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \UART:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \UART:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \UART:BUART:rx_break_status\\D\ : bit;
SIGNAL \UART:BUART:rx_address_detected\\D\ : bit;
SIGNAL \UART:BUART:rx_last\\D\ : bit;
SIGNAL \UART:BUART:rx_parity_bit\\D\ : bit;
BEGIN

zero <=  ('0') ;

tmpOE__PWM_R_CW_net_0 <=  ('1') ;

\PWM_L:PWMUDB:sc_kill_tmp\\D\ <= (not \PWM_L:PWMUDB:tc_i\);

\PWM_L:PWMUDB:dith_count_1\\D\ <= ((not \PWM_L:PWMUDB:dith_count_1\ and \PWM_L:PWMUDB:tc_i\ and \PWM_L:PWMUDB:dith_count_0\)
	OR (not \PWM_L:PWMUDB:dith_count_0\ and \PWM_L:PWMUDB:dith_count_1\)
	OR (not \PWM_L:PWMUDB:tc_i\ and \PWM_L:PWMUDB:dith_count_1\));

\PWM_L:PWMUDB:dith_count_0\\D\ <= ((not \PWM_L:PWMUDB:dith_count_0\ and \PWM_L:PWMUDB:tc_i\)
	OR (not \PWM_L:PWMUDB:tc_i\ and \PWM_L:PWMUDB:dith_count_0\));

\PWM_L:PWMUDB:tc_i_reg\\D\ <= ((\PWM_L:PWMUDB:runmode_enable\ and \PWM_L:PWMUDB:tc_i\));

\PWM_L:PWMUDB:pwm1_i\ <= ((\PWM_L:PWMUDB:runmode_enable\ and \PWM_L:PWMUDB:cmp1_less\));

\PWM_L:PWMUDB:pwm2_i\ <= ((\PWM_L:PWMUDB:runmode_enable\ and \PWM_L:PWMUDB:cmp2_less\));

\PWM_R:PWMUDB:sc_kill_tmp\\D\ <= (not \PWM_R:PWMUDB:tc_i\);

\PWM_R:PWMUDB:dith_count_1\\D\ <= ((not \PWM_R:PWMUDB:dith_count_1\ and \PWM_R:PWMUDB:tc_i\ and \PWM_R:PWMUDB:dith_count_0\)
	OR (not \PWM_R:PWMUDB:dith_count_0\ and \PWM_R:PWMUDB:dith_count_1\)
	OR (not \PWM_R:PWMUDB:tc_i\ and \PWM_R:PWMUDB:dith_count_1\));

\PWM_R:PWMUDB:dith_count_0\\D\ <= ((not \PWM_R:PWMUDB:dith_count_0\ and \PWM_R:PWMUDB:tc_i\)
	OR (not \PWM_R:PWMUDB:tc_i\ and \PWM_R:PWMUDB:dith_count_0\));

\PWM_R:PWMUDB:tc_i_reg\\D\ <= ((\PWM_R:PWMUDB:runmode_enable\ and \PWM_R:PWMUDB:tc_i\));

\PWM_R:PWMUDB:pwm1_i\ <= ((\PWM_R:PWMUDB:runmode_enable\ and \PWM_R:PWMUDB:cmp1_less\)
	OR (\PWM_R:PWMUDB:runmode_enable\ and \PWM_R:PWMUDB:cmp1_eq\));

\PWM_R:PWMUDB:pwm2_i\ <= ((\PWM_R:PWMUDB:runmode_enable\ and \PWM_R:PWMUDB:cmp2_less\)
	OR (\PWM_R:PWMUDB:runmode_enable\ and \PWM_R:PWMUDB:cmp2_eq\));

\Encoder_L0_Timer:TimerUDB:capt_fifo_load\ <= ((not \Encoder_L0_Timer:TimerUDB:capture_last\ and Net_4035 and \Encoder_L0_Timer:TimerUDB:control_7\));

\Encoder_L0_Timer:TimerUDB:status_tc\ <= ((\Encoder_L0_Timer:TimerUDB:control_7\ and \Encoder_L0_Timer:TimerUDB:per_zero\));

\Encoder_R0_Timer:TimerUDB:capt_fifo_load\ <= ((not \Encoder_R0_Timer:TimerUDB:capture_last\ and Net_4023 and \Encoder_R0_Timer:TimerUDB:control_7\));

\Encoder_R0_Timer:TimerUDB:status_tc\ <= ((\Encoder_R0_Timer:TimerUDB:control_7\ and \Encoder_R0_Timer:TimerUDB:per_zero\));

Net_1466 <= (not \UART:BUART:txn\);

\UART:BUART:counter_load_not\ <= ((not \UART:BUART:tx_bitclk_enable_pre\ and \UART:BUART:tx_state_2\)
	OR \UART:BUART:tx_state_0\
	OR \UART:BUART:tx_state_1\);

\UART:BUART:tx_status_0\ <= ((not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_state_0\ and \UART:BUART:tx_bitclk_enable_pre\ and \UART:BUART:tx_fifo_empty\ and \UART:BUART:tx_state_2\));

\UART:BUART:tx_status_2\ <= (not \UART:BUART:tx_fifo_notfull\);

Net_1468D <= ((not \UART:BUART:reset_reg\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:tx_state_0\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:tx_state_1\));

\UART:BUART:tx_bitclk\\D\ <= ((not \UART:BUART:tx_state_2\ and \UART:BUART:tx_bitclk_enable_pre\)
	OR (\UART:BUART:tx_state_0\ and \UART:BUART:tx_bitclk_enable_pre\)
	OR (\UART:BUART:tx_state_1\ and \UART:BUART:tx_bitclk_enable_pre\));

\UART:BUART:tx_mark\\D\ <= ((not \UART:BUART:reset_reg\ and \UART:BUART:tx_mark\));

\UART:BUART:tx_state_2\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_2\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_state_0\ and \UART:BUART:tx_bitclk\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_0\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and \UART:BUART:tx_state_0\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_bitclk_enable_pre\ and \UART:BUART:tx_state_2\));

\UART:BUART:tx_state_1\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_state_2\ and \UART:BUART:tx_state_0\ and \UART:BUART:tx_bitclk\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_bitclk_enable_pre\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_2\ and not \UART:BUART:tx_bitclk\ and \UART:BUART:tx_state_1\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_0\ and \UART:BUART:tx_state_1\));

\UART:BUART:tx_state_0\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_fifo_empty\ and \UART:BUART:tx_bitclk_enable_pre\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_0\ and not \UART:BUART:tx_state_2\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_counter_dp\ and \UART:BUART:tx_bitclk\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_state_0\ and not \UART:BUART:tx_fifo_empty\ and not \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_2\ and not \UART:BUART:tx_bitclk\ and \UART:BUART:tx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_bitclk_enable_pre\ and \UART:BUART:tx_state_0\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_fifo_empty\ and \UART:BUART:tx_state_0\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and \UART:BUART:tx_state_0\ and \UART:BUART:tx_state_2\));

\UART:BUART:txn\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:txn\ and not \UART:BUART:tx_state_0\ and not \UART:BUART:tx_state_2\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_counter_dp\ and \UART:BUART:tx_bitclk\ and \UART:BUART:tx_parity_bit\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_0\ and not \UART:BUART:tx_shift_out\ and not \UART:BUART:tx_state_2\ and not \UART:BUART:tx_counter_dp\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_bitclk\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_0\ and not \UART:BUART:tx_parity_bit\ and \UART:BUART:txn\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_counter_dp\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_state_2\ and not \UART:BUART:tx_bitclk\ and \UART:BUART:tx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_shift_out\ and not \UART:BUART:tx_state_2\ and \UART:BUART:tx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_bitclk\ and \UART:BUART:txn\ and \UART:BUART:tx_state_1\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:txn\ and \UART:BUART:tx_state_2\));

\UART:BUART:tx_parity_bit\\D\ <= ((not \UART:BUART:tx_state_0\ and \UART:BUART:txn\ and \UART:BUART:tx_parity_bit\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:txn\ and not \UART:BUART:tx_state_0\ and not \UART:BUART:tx_state_2\ and not \UART:BUART:tx_parity_bit\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_bitclk\)
	OR (\UART:BUART:tx_state_1\ and \UART:BUART:tx_state_0\ and \UART:BUART:tx_parity_bit\)
	OR (not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_state_0\ and \UART:BUART:tx_parity_bit\)
	OR (not \UART:BUART:tx_bitclk\ and \UART:BUART:tx_parity_bit\)
	OR (\UART:BUART:tx_state_2\ and \UART:BUART:tx_parity_bit\)
	OR (\UART:BUART:reset_reg\ and \UART:BUART:tx_parity_bit\));

\UART:BUART:rx_counter_load\ <= ((not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_0\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:rx_state_2\));

\UART:BUART:rx_bitclk_pre\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

\UART:BUART:rx_state_stop1_reg\\D\ <= (not \UART:BUART:rx_state_2\
	OR not \UART:BUART:rx_state_3\
	OR \UART:BUART:rx_state_0\
	OR \UART:BUART:rx_state_1\);

\UART:BUART:pollcount_1\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:pollcount_1\ and Net_1471 and \UART:BUART:pollcount_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:pollcount_0\ and \UART:BUART:pollcount_1\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not Net_1471 and \UART:BUART:pollcount_1\));

\UART:BUART:pollcount_0\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:pollcount_0\ and Net_1471)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not Net_1471 and \UART:BUART:pollcount_0\));

\UART:BUART:rx_postpoll\ <= ((Net_1471 and \UART:BUART:pollcount_0\)
	OR \UART:BUART:pollcount_1\);

\UART:BUART:rx_status_4\ <= ((\UART:BUART:rx_load_fifo\ and \UART:BUART:rx_fifofull\));

\UART:BUART:rx_status_5\ <= ((\UART:BUART:rx_fifonotempty\ and \UART:BUART:rx_state_stop1_reg\));

\UART:BUART:rx_stop_bit_error\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_0\ and not \UART:BUART:rx_postpoll\ and \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_3\ and \UART:BUART:rx_state_2\));

\UART:BUART:rx_parity_error_status\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_0\ and \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_3\ and \UART:BUART:rx_state_2\ and \UART:BUART:rx_parity_error_pre\));

\UART:BUART:rx_load_fifo\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_0\ and not \UART:BUART:rx_state_2\ and \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_3\));

\UART:BUART:rx_state_3\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_2\ and not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\ and \UART:BUART:rx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_2\ and not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\ and \UART:BUART:rx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_3\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_1\ and \UART:BUART:rx_state_3\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_2\ and \UART:BUART:rx_state_3\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_0\ and \UART:BUART:rx_state_3\));

\UART:BUART:rx_state_2\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_0\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:rx_state_2\ and not Net_1471 and \UART:BUART:rx_last\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_0\ and not \UART:BUART:rx_state_2\ and \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_3\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_2\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_0\ and \UART:BUART:rx_state_2\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_1\ and \UART:BUART:rx_state_2\));

\UART:BUART:rx_state_1\\D\ <= ((not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_1\));

\UART:BUART:rx_state_0\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_postpoll\ and not \UART:BUART:rx_state_3\ and \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_2\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_0\ and \UART:BUART:rx_count_5\ and \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_0\ and \UART:BUART:rx_count_6\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_0\ and \UART:BUART:rx_state_3\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_1\ and \UART:BUART:rx_state_0\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_0\ and \UART:BUART:rx_state_2\));

\UART:BUART:rx_last\\D\ <= ((not \UART:BUART:reset_reg\ and Net_1471));

\UART:BUART:rx_address_detected\\D\ <= ((not \UART:BUART:reset_reg\ and \UART:BUART:rx_address_detected\));

\UART:BUART:rx_parity_bit\\D\ <= ((not \UART:BUART:rx_state_0\ and not \UART:BUART:rx_state_2\ and \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:rx_postpoll\ and \UART:BUART:rx_state_2\ and \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:rx_postpoll\ and \UART:BUART:rx_state_0\ and \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:rx_state_2\ and not \UART:BUART:rx_parity_bit\ and \UART:BUART:rx_state_0\ and \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_postpoll\)
	OR (not \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:rx_state_3\ and \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:rx_state_1\ and \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:reset_reg\ and \UART:BUART:rx_parity_bit\));

\UART:BUART:rx_parity_error_pre\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_0\ and not \UART:BUART:rx_postpoll\ and not \UART:BUART:rx_state_2\ and \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_3\ and \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_0\ and not \UART:BUART:rx_state_2\ and not \UART:BUART:rx_parity_bit\ and \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_postpoll\ and \UART:BUART:rx_state_3\)
	OR (not \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_parity_error_pre\)
	OR (\UART:BUART:rx_state_0\ and \UART:BUART:rx_parity_error_pre\)
	OR (\UART:BUART:rx_state_1\ and \UART:BUART:rx_parity_error_pre\)
	OR (\UART:BUART:reset_reg\ and \UART:BUART:rx_parity_error_pre\)
	OR (\UART:BUART:rx_postpoll\ and \UART:BUART:rx_parity_error_pre\)
	OR (not \UART:BUART:rx_state_2\ and \UART:BUART:rx_parity_error_pre\)
	OR (\UART:BUART:rx_state_3\ and \UART:BUART:rx_parity_error_pre\));

Clock_1:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"abbf6f17-082c-4e3b-986c-8366944292ee",
		source_clock_id=>"39D5E4C2-EBFC-44ab-AE3D-19F9BBFD674D",
		divisor=>0,
		period=>"39215686274.5098",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_2860,
		dig_domain_out=>open);
\PWM_RESET:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\PWM_RESET:control_7\, \PWM_RESET:control_6\, \PWM_RESET:control_5\, \PWM_RESET:control_4\,
			\PWM_RESET:control_3\, \PWM_RESET:control_2\, Net_1139, Net_973));
PWM_R_CW:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e851a3b9-efb8-48be-bbb8-b303b216c393",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__PWM_R_CW_net_0),
		y=>Net_1543,
		fb=>(tmpFB_0__PWM_R_CW_net_0),
		analog=>(open),
		io=>(tmpIO_0__PWM_R_CW_net_0),
		siovref=>(tmpSIOVREF__PWM_R_CW_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__PWM_R_CW_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__PWM_R_CW_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PWM_R_CW_net_0);
PWM_L_CW:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"63343848-72a9-42c6-b888-8a84337997dd",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__PWM_R_CW_net_0),
		y=>Net_1542,
		fb=>(tmpFB_0__PWM_L_CW_net_0),
		analog=>(open),
		io=>(tmpIO_0__PWM_L_CW_net_0),
		siovref=>(tmpSIOVREF__PWM_L_CW_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__PWM_R_CW_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__PWM_R_CW_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PWM_L_CW_net_0);
PWM_R_CCW:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"50d07409-be8d-496a-88aa-01d52a46459f",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__PWM_R_CW_net_0),
		y=>Net_976,
		fb=>(tmpFB_0__PWM_R_CCW_net_0),
		analog=>(open),
		io=>(tmpIO_0__PWM_R_CCW_net_0),
		siovref=>(tmpSIOVREF__PWM_R_CCW_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__PWM_R_CW_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__PWM_R_CW_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PWM_R_CCW_net_0);
PWM_L_CCW:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ec322ec3-7de1-46a0-8f28-b83433b73997",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__PWM_R_CW_net_0),
		y=>Net_1541,
		fb=>(tmpFB_0__PWM_L_CCW_net_0),
		analog=>(open),
		io=>(tmpIO_0__PWM_L_CCW_net_0),
		siovref=>(tmpSIOVREF__PWM_L_CCW_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__PWM_R_CW_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__PWM_R_CW_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PWM_L_CCW_net_0);
\PWM_L:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_2860,
		enable=>tmpOE__PWM_R_CW_net_0,
		clock_out=>\PWM_L:PWMUDB:ClockOutFromEnBlock\);
\PWM_L:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\PWM_L:PWMUDB:ClockOutFromEnBlock\,
		control=>(\PWM_L:PWMUDB:control_7\, \PWM_L:PWMUDB:control_6\, \PWM_L:PWMUDB:control_5\, \PWM_L:PWMUDB:control_4\,
			\PWM_L:PWMUDB:control_3\, \PWM_L:PWMUDB:control_2\, \PWM_L:PWMUDB:control_1\, \PWM_L:PWMUDB:control_0\));
\PWM_L:PWMUDB:sP8:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_L:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_L:PWMUDB:tc_i\, \PWM_L:PWMUDB:runmode_enable\, Net_1139),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_L:PWMUDB:cmp1_eq\,
		cl0=>\PWM_L:PWMUDB:cmp1_less\,
		z0=>\PWM_L:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\PWM_L:PWMUDB:cmp2_eq\,
		cl1=>\PWM_L:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_L:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\PWM_L:PWMUDB:fifo_full\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\);
\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\);
\PWM_R:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_2860,
		enable=>tmpOE__PWM_R_CW_net_0,
		clock_out=>\PWM_R:PWMUDB:ClockOutFromEnBlock\);
\PWM_R:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\PWM_R:PWMUDB:ClockOutFromEnBlock\,
		control=>(\PWM_R:PWMUDB:control_7\, \PWM_R:PWMUDB:control_6\, \PWM_R:PWMUDB:control_5\, \PWM_R:PWMUDB:control_4\,
			\PWM_R:PWMUDB:control_3\, \PWM_R:PWMUDB:control_2\, \PWM_R:PWMUDB:control_1\, \PWM_R:PWMUDB:control_0\));
\PWM_R:PWMUDB:sP8:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_R:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_R:PWMUDB:tc_i\, \PWM_R:PWMUDB:runmode_enable\, Net_973),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_R:PWMUDB:cmp1_eq\,
		cl0=>\PWM_R:PWMUDB:cmp1_less\,
		z0=>\PWM_R:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\PWM_R:PWMUDB:cmp2_eq\,
		cl1=>\PWM_R:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_R:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\PWM_R:PWMUDB:fifo_full\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\);
\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\);
Encoder_L0:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__PWM_R_CW_net_0),
		y=>(zero),
		fb=>Net_4035,
		analog=>(open),
		io=>(tmpIO_0__Encoder_L0_net_0),
		siovref=>(tmpSIOVREF__Encoder_L0_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__PWM_R_CW_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__PWM_R_CW_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Encoder_L0_net_0);
Encoder_R0:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"c3c559fe-ff6a-4b02-b7de-5f670662eb1a",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__PWM_R_CW_net_0),
		y=>(zero),
		fb=>Net_4023,
		analog=>(open),
		io=>(tmpIO_0__Encoder_R0_net_0),
		siovref=>(tmpSIOVREF__Encoder_R0_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__PWM_R_CW_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__PWM_R_CW_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Encoder_R0_net_0);
\Encoder_L0_Timer:TimerUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_4058,
		enable=>tmpOE__PWM_R_CW_net_0,
		clock_out=>\Encoder_L0_Timer:TimerUDB:ClockOutFromEnBlock\);
\Encoder_L0_Timer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_4058,
		enable=>tmpOE__PWM_R_CW_net_0,
		clock_out=>\Encoder_L0_Timer:TimerUDB:Clk_Ctl_i\);
\Encoder_L0_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\Encoder_L0_Timer:TimerUDB:Clk_Ctl_i\,
		control=>(\Encoder_L0_Timer:TimerUDB:control_7\, \Encoder_L0_Timer:TimerUDB:control_6\, \Encoder_L0_Timer:TimerUDB:control_5\, \Encoder_L0_Timer:TimerUDB:control_4\,
			\Encoder_L0_Timer:TimerUDB:control_3\, \Encoder_L0_Timer:TimerUDB:control_2\, \Encoder_L0_Timer:TimerUDB:control_1\, \Encoder_L0_Timer:TimerUDB:control_0\));
\Encoder_L0_Timer:TimerUDB:rstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000011",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>Net_4059,
		clock=>\Encoder_L0_Timer:TimerUDB:ClockOutFromEnBlock\,
		status=>(zero, zero, zero, \Encoder_L0_Timer:TimerUDB:status_3\,
			\Encoder_L0_Timer:TimerUDB:status_2\, \Encoder_L0_Timer:TimerUDB:capt_fifo_load\, \Encoder_L0_Timer:TimerUDB:status_tc\),
		interrupt=>\Encoder_L0_Timer:Net_55\);
\Encoder_L0_Timer:TimerUDB:sT16:timerdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Encoder_L0_Timer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(Net_4059, \Encoder_L0_Timer:TimerUDB:control_7\, \Encoder_L0_Timer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\Encoder_L0_Timer:TimerUDB:capt_fifo_load\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\Encoder_L0_Timer:TimerUDB:nc0\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Encoder_L0_Timer:TimerUDB:nc3\,
		f0_blk_stat=>\Encoder_L0_Timer:TimerUDB:nc4\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\Encoder_L0_Timer:TimerUDB:sT16:timerdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\Encoder_L0_Timer:TimerUDB:sT16:timerdp:sh_right\,
		sol=>\Encoder_L0_Timer:TimerUDB:sT16:timerdp:sh_left\,
		msbi=>\Encoder_L0_Timer:TimerUDB:sT16:timerdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\Encoder_L0_Timer:TimerUDB:sT16:timerdp:cmp_eq_1\, \Encoder_L0_Timer:TimerUDB:sT16:timerdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\Encoder_L0_Timer:TimerUDB:sT16:timerdp:cmp_lt_1\, \Encoder_L0_Timer:TimerUDB:sT16:timerdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\Encoder_L0_Timer:TimerUDB:sT16:timerdp:cmp_zero_1\, \Encoder_L0_Timer:TimerUDB:sT16:timerdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\Encoder_L0_Timer:TimerUDB:sT16:timerdp:cmp_ff_1\, \Encoder_L0_Timer:TimerUDB:sT16:timerdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\Encoder_L0_Timer:TimerUDB:sT16:timerdp:cap_1\, \Encoder_L0_Timer:TimerUDB:sT16:timerdp:cap_0\),
		cfbi=>zero,
		cfbo=>\Encoder_L0_Timer:TimerUDB:sT16:timerdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Encoder_L0_Timer:TimerUDB:sT16:timerdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Encoder_L0_Timer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(Net_4059, \Encoder_L0_Timer:TimerUDB:control_7\, \Encoder_L0_Timer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\Encoder_L0_Timer:TimerUDB:capt_fifo_load\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\Encoder_L0_Timer:TimerUDB:per_zero\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Encoder_L0_Timer:TimerUDB:status_3\,
		f0_blk_stat=>\Encoder_L0_Timer:TimerUDB:status_2\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Encoder_L0_Timer:TimerUDB:sT16:timerdp:carry\,
		co=>open,
		sir=>\Encoder_L0_Timer:TimerUDB:sT16:timerdp:sh_left\,
		sor=>\Encoder_L0_Timer:TimerUDB:sT16:timerdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\Encoder_L0_Timer:TimerUDB:sT16:timerdp:msb\,
		cei=>(\Encoder_L0_Timer:TimerUDB:sT16:timerdp:cmp_eq_1\, \Encoder_L0_Timer:TimerUDB:sT16:timerdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\Encoder_L0_Timer:TimerUDB:sT16:timerdp:cmp_lt_1\, \Encoder_L0_Timer:TimerUDB:sT16:timerdp:cmp_lt_0\),
		clo=>open,
		zi=>(\Encoder_L0_Timer:TimerUDB:sT16:timerdp:cmp_zero_1\, \Encoder_L0_Timer:TimerUDB:sT16:timerdp:cmp_zero_0\),
		zo=>open,
		fi=>(\Encoder_L0_Timer:TimerUDB:sT16:timerdp:cmp_ff_1\, \Encoder_L0_Timer:TimerUDB:sT16:timerdp:cmp_ff_0\),
		fo=>open,
		capi=>(\Encoder_L0_Timer:TimerUDB:sT16:timerdp:cap_1\, \Encoder_L0_Timer:TimerUDB:sT16:timerdp:cap_0\),
		capo=>open,
		cfbi=>\Encoder_L0_Timer:TimerUDB:sT16:timerdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
ENCODER_R0_OVF_ISR:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_1428);
\ENCODER_TMR_RESET:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\ENCODER_TMR_RESET:control_7\, \ENCODER_TMR_RESET:control_6\, \ENCODER_TMR_RESET:control_5\, \ENCODER_TMR_RESET:control_4\,
			\ENCODER_TMR_RESET:control_3\, \ENCODER_TMR_RESET:control_2\, Net_4059, Net_4060));
\Encoder_R0_Timer:TimerUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_4058,
		enable=>tmpOE__PWM_R_CW_net_0,
		clock_out=>\Encoder_R0_Timer:TimerUDB:ClockOutFromEnBlock\);
\Encoder_R0_Timer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_4058,
		enable=>tmpOE__PWM_R_CW_net_0,
		clock_out=>\Encoder_R0_Timer:TimerUDB:Clk_Ctl_i\);
\Encoder_R0_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\Encoder_R0_Timer:TimerUDB:Clk_Ctl_i\,
		control=>(\Encoder_R0_Timer:TimerUDB:control_7\, \Encoder_R0_Timer:TimerUDB:control_6\, \Encoder_R0_Timer:TimerUDB:control_5\, \Encoder_R0_Timer:TimerUDB:control_4\,
			\Encoder_R0_Timer:TimerUDB:control_3\, \Encoder_R0_Timer:TimerUDB:control_2\, \Encoder_R0_Timer:TimerUDB:control_1\, \Encoder_R0_Timer:TimerUDB:control_0\));
\Encoder_R0_Timer:TimerUDB:rstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000011",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>Net_4060,
		clock=>\Encoder_R0_Timer:TimerUDB:ClockOutFromEnBlock\,
		status=>(zero, zero, zero, \Encoder_R0_Timer:TimerUDB:status_3\,
			\Encoder_R0_Timer:TimerUDB:status_2\, \Encoder_R0_Timer:TimerUDB:capt_fifo_load\, \Encoder_R0_Timer:TimerUDB:status_tc\),
		interrupt=>\Encoder_R0_Timer:Net_55\);
\Encoder_R0_Timer:TimerUDB:sT16:timerdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Encoder_R0_Timer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(Net_4060, \Encoder_R0_Timer:TimerUDB:control_7\, \Encoder_R0_Timer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\Encoder_R0_Timer:TimerUDB:capt_fifo_load\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\Encoder_R0_Timer:TimerUDB:nc0\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Encoder_R0_Timer:TimerUDB:nc3\,
		f0_blk_stat=>\Encoder_R0_Timer:TimerUDB:nc4\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\Encoder_R0_Timer:TimerUDB:sT16:timerdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\Encoder_R0_Timer:TimerUDB:sT16:timerdp:sh_right\,
		sol=>\Encoder_R0_Timer:TimerUDB:sT16:timerdp:sh_left\,
		msbi=>\Encoder_R0_Timer:TimerUDB:sT16:timerdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\Encoder_R0_Timer:TimerUDB:sT16:timerdp:cmp_eq_1\, \Encoder_R0_Timer:TimerUDB:sT16:timerdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\Encoder_R0_Timer:TimerUDB:sT16:timerdp:cmp_lt_1\, \Encoder_R0_Timer:TimerUDB:sT16:timerdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\Encoder_R0_Timer:TimerUDB:sT16:timerdp:cmp_zero_1\, \Encoder_R0_Timer:TimerUDB:sT16:timerdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\Encoder_R0_Timer:TimerUDB:sT16:timerdp:cmp_ff_1\, \Encoder_R0_Timer:TimerUDB:sT16:timerdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\Encoder_R0_Timer:TimerUDB:sT16:timerdp:cap_1\, \Encoder_R0_Timer:TimerUDB:sT16:timerdp:cap_0\),
		cfbi=>zero,
		cfbo=>\Encoder_R0_Timer:TimerUDB:sT16:timerdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Encoder_R0_Timer:TimerUDB:sT16:timerdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Encoder_R0_Timer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(Net_4060, \Encoder_R0_Timer:TimerUDB:control_7\, \Encoder_R0_Timer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\Encoder_R0_Timer:TimerUDB:capt_fifo_load\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\Encoder_R0_Timer:TimerUDB:per_zero\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Encoder_R0_Timer:TimerUDB:status_3\,
		f0_blk_stat=>\Encoder_R0_Timer:TimerUDB:status_2\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Encoder_R0_Timer:TimerUDB:sT16:timerdp:carry\,
		co=>open,
		sir=>\Encoder_R0_Timer:TimerUDB:sT16:timerdp:sh_left\,
		sor=>\Encoder_R0_Timer:TimerUDB:sT16:timerdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\Encoder_R0_Timer:TimerUDB:sT16:timerdp:msb\,
		cei=>(\Encoder_R0_Timer:TimerUDB:sT16:timerdp:cmp_eq_1\, \Encoder_R0_Timer:TimerUDB:sT16:timerdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\Encoder_R0_Timer:TimerUDB:sT16:timerdp:cmp_lt_1\, \Encoder_R0_Timer:TimerUDB:sT16:timerdp:cmp_lt_0\),
		clo=>open,
		zi=>(\Encoder_R0_Timer:TimerUDB:sT16:timerdp:cmp_zero_1\, \Encoder_R0_Timer:TimerUDB:sT16:timerdp:cmp_zero_0\),
		zo=>open,
		fi=>(\Encoder_R0_Timer:TimerUDB:sT16:timerdp:cmp_ff_1\, \Encoder_R0_Timer:TimerUDB:sT16:timerdp:cmp_ff_0\),
		fo=>open,
		capi=>(\Encoder_R0_Timer:TimerUDB:sT16:timerdp:cap_1\, \Encoder_R0_Timer:TimerUDB:sT16:timerdp:cap_0\),
		capo=>open,
		cfbi=>\Encoder_R0_Timer:TimerUDB:sT16:timerdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
ENCODER_L0_OVF_ISR:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_1481);
\UART:TXInternalInterrupt\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_1472);
\UART:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"b0162966-0060-4af5-82d1-fcb491ad7619/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"1085069444.44444",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\UART:Net_9\,
		dig_domain_out=>open);
\UART:RXInternalInterrupt\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_1473);
\UART:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\UART:Net_9\,
		enable=>tmpOE__PWM_R_CW_net_0,
		clock_out=>\UART:BUART:clock_op\);
\UART:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART:BUART:reset_reg\,
		clk=>\UART:BUART:clock_op\,
		cs_addr=>(\UART:BUART:tx_state_1\, \UART:BUART:tx_state_0\, \UART:BUART:tx_bitclk_enable_pre\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART:BUART:tx_shift_out\,
		f0_bus_stat=>\UART:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\UART:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART:BUART:reset_reg\,
		clk=>\UART:BUART:clock_op\,
		cs_addr=>(zero, zero, \UART:BUART:counter_load_not\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>\UART:BUART:tx_bitclk_enable_pre\,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>\UART:BUART:tx_counter_dp\,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>(\UART:BUART:sc_out_7\, \UART:BUART:sc_out_6\, \UART:BUART:sc_out_5\, \UART:BUART:sc_out_4\,
			\UART:BUART:sc_out_3\, \UART:BUART:sc_out_2\, \UART:BUART:sc_out_1\, \UART:BUART:sc_out_0\));
\UART:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART:BUART:reset_reg\,
		clock=>\UART:BUART:clock_op\,
		status=>(zero, zero, zero, \UART:BUART:tx_fifo_notfull\,
			\UART:BUART:tx_status_2\, \UART:BUART:tx_fifo_empty\, \UART:BUART:tx_status_0\),
		interrupt=>Net_1472);
\UART:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART:BUART:reset_reg\,
		clk=>\UART:BUART:clock_op\,
		cs_addr=>(\UART:BUART:rx_state_1\, \UART:BUART:rx_state_0\, \UART:BUART:rx_bitclk_enable\),
		route_si=>\UART:BUART:rx_postpoll\,
		route_ci=>zero,
		f0_load=>\UART:BUART:rx_load_fifo\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\UART:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\UART:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART:BUART:hd_shift_out\,
		f0_bus_stat=>\UART:BUART:rx_fifonotempty\,
		f0_blk_stat=>\UART:BUART:rx_fifofull\,
		f1_bus_stat=>\UART:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\UART:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110010",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\UART:BUART:clock_op\,
		reset=>\UART:BUART:reset_reg\,
		load=>\UART:BUART:rx_counter_load\,
		enable=>tmpOE__PWM_R_CW_net_0,
		count=>(\UART:BUART:rx_count_6\, \UART:BUART:rx_count_5\, \UART:BUART:rx_count_4\, \UART:BUART:rx_count_3\,
			\UART:BUART:rx_count_2\, \UART:BUART:rx_count_1\, \UART:BUART:rx_count_0\),
		tc=>\UART:BUART:rx_count7_tc\);
\UART:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART:BUART:reset_reg\,
		clock=>\UART:BUART:clock_op\,
		status=>(zero, \UART:BUART:rx_status_5\, \UART:BUART:rx_status_4\, \UART:BUART:rx_status_3\,
			\UART:BUART:rx_status_2\, zero, zero),
		interrupt=>Net_1473);
Rx_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1425177d-0d0e-4468-8bcc-e638e5509a9b",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__PWM_R_CW_net_0),
		y=>(zero),
		fb=>Net_1471,
		analog=>(open),
		io=>(tmpIO_0__Rx_1_net_0),
		siovref=>(tmpSIOVREF__Rx_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__PWM_R_CW_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__PWM_R_CW_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Rx_1_net_0);
Tx_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ed092b9b-d398-4703-be89-cebf998501f6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__PWM_R_CW_net_0),
		y=>Net_1466,
		fb=>(tmpFB_0__Tx_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__Tx_1_net_0),
		siovref=>(tmpSIOVREF__Tx_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__PWM_R_CW_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__PWM_R_CW_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Tx_1_net_0);
tx_isr:cy_isr_v1_0
	GENERIC MAP(int_type=>"00",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_1472);
rx_isr:cy_isr_v1_0
	GENERIC MAP(int_type=>"00",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_1473);
ENC_R0_ISR:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_1427);
ENC_L0_ISR:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_1398);
\ROBOT_ID_REG:sts:sts_reg\:cy_psoc3_status
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"00000000")
	PORT MAP(reset=>zero,
		clock=>Net_1510,
		status=>(zero, zero, zero, zero,
			Net_1509, Net_1508, Net_1507, Net_1506));
Clock_2:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"512bb090-4961-44b8-ba18-10ad8b6ad686",
		source_clock_id=>"39D5E4C2-EBFC-44ab-AE3D-19F9BBFD674D",
		divisor=>0,
		period=>"250000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_1510,
		dig_domain_out=>open);
DIP_0:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"a8f9c0ff-122b-43fd-83a9-48bebfb7df04",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__PWM_R_CW_net_0),
		y=>(zero),
		fb=>Net_1506,
		analog=>(open),
		io=>(tmpIO_0__DIP_0_net_0),
		siovref=>(tmpSIOVREF__DIP_0_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__PWM_R_CW_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__PWM_R_CW_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__DIP_0_net_0);
DIP_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"66f11fae-6447-4466-b416-f3e4819f2784",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__PWM_R_CW_net_0),
		y=>(zero),
		fb=>Net_1507,
		analog=>(open),
		io=>(tmpIO_0__DIP_1_net_0),
		siovref=>(tmpSIOVREF__DIP_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__PWM_R_CW_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__PWM_R_CW_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__DIP_1_net_0);
DIP_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"5ab2e5c8-531f-44ab-bad1-4799de419ad9",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__PWM_R_CW_net_0),
		y=>(zero),
		fb=>Net_1508,
		analog=>(open),
		io=>(tmpIO_0__DIP_2_net_0),
		siovref=>(tmpSIOVREF__DIP_2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__PWM_R_CW_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__PWM_R_CW_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__DIP_2_net_0);
DIP_3:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1dc78803-3c63-484a-80b2-bd02cc518023",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__PWM_R_CW_net_0),
		y=>(zero),
		fb=>Net_1509,
		analog=>(open),
		io=>(tmpIO_0__DIP_3_net_0),
		siovref=>(tmpSIOVREF__DIP_3_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__PWM_R_CW_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__PWM_R_CW_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__DIP_3_net_0);
Encoder_R1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"76812379-d8ca-47a6-9308-8c7c37f4712b",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"01",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__PWM_R_CW_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Encoder_R1_net_0),
		analog=>(open),
		io=>(tmpIO_0__Encoder_R1_net_0),
		siovref=>(tmpSIOVREF__Encoder_R1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__PWM_R_CW_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__PWM_R_CW_net_0,
		out_reset=>zero,
		interrupt=>Net_3646);
Encoder_L1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"94835a1a-8332-4c18-89d0-e8eae8cff89b",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"01",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__PWM_R_CW_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Encoder_L1_net_0),
		analog=>(open),
		io=>(tmpIO_0__Encoder_L1_net_0),
		siovref=>(tmpSIOVREF__Encoder_L1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__PWM_R_CW_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__PWM_R_CW_net_0,
		out_reset=>zero,
		interrupt=>Net_3645);
ENC_L1_ISR:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_3645);
ENC_R1_ISR:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_3646);
\USBUART:dp_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART:Net_1010\);
\USBUART:Dm\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"beca5e2d-f70f-4900-a4db-7eca1ed3126e/8b77a6c4-10a0-4390-971c-672353e2a49c",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"NONCONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'1',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__PWM_R_CW_net_0),
		y=>(zero),
		fb=>(\USBUART:tmpFB_0__Dm_net_0\),
		analog=>\USBUART:Net_597\,
		io=>(\USBUART:tmpIO_0__Dm_net_0\),
		siovref=>(\USBUART:tmpSIOVREF__Dm_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__PWM_R_CW_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__PWM_R_CW_net_0,
		out_reset=>zero,
		interrupt=>\USBUART:tmpINTERRUPT_0__Dm_net_0\);
\USBUART:Dp\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"beca5e2d-f70f-4900-a4db-7eca1ed3126e/618a72fc-5ddd-4df5-958f-a3d55102db42",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"10",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__PWM_R_CW_net_0),
		y=>(zero),
		fb=>(\USBUART:tmpFB_0__Dp_net_0\),
		analog=>\USBUART:Net_1000\,
		io=>(\USBUART:tmpIO_0__Dp_net_0\),
		siovref=>(\USBUART:tmpSIOVREF__Dp_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__PWM_R_CW_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__PWM_R_CW_net_0,
		out_reset=>zero,
		interrupt=>\USBUART:Net_1010\);
\USBUART:USB\:cy_psoc3_usb_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(dp=>\USBUART:Net_1000\,
		dm=>\USBUART:Net_597\,
		sof_int=>Net_3930,
		arb_int=>\USBUART:Net_1889\,
		usb_int=>\USBUART:Net_1876\,
		ept_int=>(\USBUART:ep_int_8\, \USBUART:ep_int_7\, \USBUART:ep_int_6\, \USBUART:ep_int_5\,
			\USBUART:ep_int_4\, \USBUART:ep_int_3\, \USBUART:ep_int_2\, \USBUART:ep_int_1\,
			\USBUART:ep_int_0\),
		ord_int=>\USBUART:Net_95\,
		dma_req=>(\USBUART:dma_request_7\, \USBUART:dma_request_6\, \USBUART:dma_request_5\, \USBUART:dma_request_4\,
			\USBUART:dma_request_3\, \USBUART:dma_request_2\, \USBUART:dma_request_1\, \USBUART:dma_request_0\),
		dma_termin=>\USBUART:dma_terminate\);
\USBUART:ep_3\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART:ep_int_3\);
\USBUART:ep_2\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART:ep_int_2\);
\USBUART:ep_1\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART:ep_int_1\);
\USBUART:ep_0\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART:ep_int_0\);
\USBUART:bus_reset\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART:Net_1876\);
\USBUART:arb_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART:Net_1889\);
\USBUART:sof_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_3930);
Clock_3:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"1a47d182-ac84-4e80-832a-7113bf80100e",
		source_clock_id=>"CEF43CFB-0213-49b9-B980-2FFAB81C5B47",
		divisor=>0,
		period=>"8000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_4058,
		dig_domain_out=>open);
\PWM_L:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__PWM_R_CW_net_0,
		s=>zero,
		r=>Net_1139,
		clk=>\PWM_L:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_L:PWMUDB:min_kill_reg\);
\PWM_L:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_L:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_L:PWMUDB:prevCapture\);
\PWM_L:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_L:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_L:PWMUDB:trig_last\);
\PWM_L:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\PWM_L:PWMUDB:control_7\,
		s=>zero,
		r=>Net_1139,
		clk=>\PWM_L:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_L:PWMUDB:runmode_enable\);
\PWM_L:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\PWM_L:PWMUDB:sc_kill_tmp\\D\,
		clk=>\PWM_L:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_L:PWMUDB:sc_kill_tmp\);
\PWM_L:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__PWM_R_CW_net_0,
		s=>zero,
		r=>Net_1139,
		clk=>\PWM_L:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_L:PWMUDB:ltch_kill_reg\);
\PWM_L:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\PWM_L:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>Net_1139,
		clk=>\PWM_L:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_L:PWMUDB:dith_count_1\);
\PWM_L:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\PWM_L:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>Net_1139,
		clk=>\PWM_L:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_L:PWMUDB:dith_count_0\);
\PWM_L:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_L:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_L:PWMUDB:pwm_i_reg\);
\PWM_L:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>\PWM_L:PWMUDB:pwm1_i\,
		clk=>\PWM_L:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_1542);
\PWM_L:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>\PWM_L:PWMUDB:pwm2_i\,
		clk=>\PWM_L:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_1541);
\PWM_L:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\PWM_L:PWMUDB:tc_i_reg\\D\,
		clk=>\PWM_L:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_L:PWMUDB:tc_i_reg\);
\PWM_R:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__PWM_R_CW_net_0,
		s=>zero,
		r=>Net_973,
		clk=>\PWM_R:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_R:PWMUDB:min_kill_reg\);
\PWM_R:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_R:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_R:PWMUDB:prevCapture\);
\PWM_R:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_R:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_R:PWMUDB:trig_last\);
\PWM_R:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\PWM_R:PWMUDB:control_7\,
		s=>zero,
		r=>Net_973,
		clk=>\PWM_R:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_R:PWMUDB:runmode_enable\);
\PWM_R:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\PWM_R:PWMUDB:sc_kill_tmp\\D\,
		clk=>\PWM_R:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_R:PWMUDB:sc_kill_tmp\);
\PWM_R:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__PWM_R_CW_net_0,
		s=>zero,
		r=>Net_973,
		clk=>\PWM_R:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_R:PWMUDB:ltch_kill_reg\);
\PWM_R:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\PWM_R:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>Net_973,
		clk=>\PWM_R:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_R:PWMUDB:dith_count_1\);
\PWM_R:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\PWM_R:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>Net_973,
		clk=>\PWM_R:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_R:PWMUDB:dith_count_0\);
\PWM_R:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_R:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_R:PWMUDB:pwm_i_reg\);
\PWM_R:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>\PWM_R:PWMUDB:pwm1_i\,
		clk=>\PWM_R:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_1543);
\PWM_R:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>\PWM_R:PWMUDB:pwm2_i\,
		clk=>\PWM_R:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_976);
\PWM_R:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\PWM_R:PWMUDB:tc_i_reg\\D\,
		clk=>\PWM_R:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_R:PWMUDB:tc_i_reg\);
\Encoder_L0_Timer:TimerUDB:capture_last\:cy_dff
	PORT MAP(d=>Net_4035,
		clk=>\Encoder_L0_Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\Encoder_L0_Timer:TimerUDB:capture_last\);
\Encoder_L0_Timer:TimerUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\Encoder_L0_Timer:TimerUDB:status_tc\,
		clk=>\Encoder_L0_Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>Net_1481);
\Encoder_L0_Timer:TimerUDB:hwEnable_reg\:cy_dff
	PORT MAP(d=>\Encoder_L0_Timer:TimerUDB:control_7\,
		clk=>\Encoder_L0_Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\Encoder_L0_Timer:TimerUDB:hwEnable_reg\);
\Encoder_L0_Timer:TimerUDB:capture_out_reg_i\:cy_dff
	PORT MAP(d=>\Encoder_L0_Timer:TimerUDB:capt_fifo_load\,
		clk=>\Encoder_L0_Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>Net_1398);
\Encoder_R0_Timer:TimerUDB:capture_last\:cy_dff
	PORT MAP(d=>Net_4023,
		clk=>\Encoder_R0_Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\Encoder_R0_Timer:TimerUDB:capture_last\);
\Encoder_R0_Timer:TimerUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\Encoder_R0_Timer:TimerUDB:status_tc\,
		clk=>\Encoder_R0_Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>Net_1428);
\Encoder_R0_Timer:TimerUDB:hwEnable_reg\:cy_dff
	PORT MAP(d=>\Encoder_R0_Timer:TimerUDB:control_7\,
		clk=>\Encoder_R0_Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\Encoder_R0_Timer:TimerUDB:hwEnable_reg\);
\Encoder_R0_Timer:TimerUDB:capture_out_reg_i\:cy_dff
	PORT MAP(d=>\Encoder_R0_Timer:TimerUDB:capt_fifo_load\,
		clk=>\Encoder_R0_Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>Net_1427);
\UART:BUART:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:reset_reg\);
\UART:BUART:txn\:cy_dff
	PORT MAP(d=>\UART:BUART:txn\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:txn\);
\UART:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_state_1\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_state_1\);
\UART:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_state_0\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_state_0\);
\UART:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_state_2\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_state_2\);
Net_1468:cy_dff
	PORT MAP(d=>Net_1468D,
		clk=>\UART:BUART:clock_op\,
		q=>Net_1468);
\UART:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_bitclk\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_bitclk\);
\UART:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_ctrl_mark_last\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_ctrl_mark_last\);
\UART:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_mark\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_mark\);
\UART:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_parity_bit\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_parity_bit\);
\UART:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_state_1\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_state_1\);
\UART:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_state_0\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_state_0\);
\UART:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_load_fifo\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_load_fifo\);
\UART:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_state_3\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_state_3\);
\UART:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_state_2\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_state_2\);
\UART:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_bitclk_pre\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_bitclk_enable\);
\UART:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_state_stop1_reg\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_state_stop1_reg\);
\UART:BUART:pollcount_1\:cy_dff
	PORT MAP(d=>\UART:BUART:pollcount_1\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:pollcount_1\);
\UART:BUART:pollcount_0\:cy_dff
	PORT MAP(d=>\UART:BUART:pollcount_0\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:pollcount_0\);
\UART:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_markspace_status\);
\UART:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_parity_error_status\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_status_2\);
\UART:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_stop_bit_error\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_status_3\);
\UART:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_addr_match_status\);
\UART:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_markspace_pre\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_markspace_pre\);
\UART:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_parity_error_pre\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_parity_error_pre\);
\UART:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_break_status\);
\UART:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_address_detected\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_address_detected\);
\UART:BUART:rx_last\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_last\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_last\);
\UART:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_parity_bit\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_parity_bit\);

END R_T_L;
