{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 22 14:40:19 2021 " "Info: Processing started: Wed Dec 22 14:40:19 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Lab1Full -c Lab1Full " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Lab1Full -c Lab1Full" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "Lab1Full EP3C5E144C8 " "Info: Selected device EP3C5E144C8 for design \"Lab1Full\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL:inst5\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 Cyclone III PLL " "Info: Implemented PLL \"PLL:inst5\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:inst5\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] 1 25 0 0 " "Info: Implementing clock multiplication of 1, clock division of 25, and phase shift of 0 degrees (0 ps) for PLL:inst5\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/student/Desktop/Lab3/Ырср1Full/db/pll_altpll.v" 43 -1 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "db/pll_altpll.v" "" { Text "C:/Users/student/Desktop/Lab3/Ырср1Full/db/pll_altpll.v" 77 -1 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C10E144C8 " "Info: Device EP3C10E144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16E144C8 " "Info: Device EP3C16E144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25E144C8 " "Info: Device EP3C25E144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info: Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Ырср1Full/" 0 { } { { 0 { 0 ""} 0 1812 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Ырср1Full/" 0 { } { { 0 { 0 ""} 0 1814 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Info: Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Ырср1Full/" 0 { } { { 0 { 0 ""} 0 1816 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Info: Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Ырср1Full/" 0 { } { { 0 { 0 ""} 0 1818 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Info: Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Ырср1Full/" 0 { } { { 0 { 0 ""} 0 1820 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "55 55 " "Critical Warning: No exact pin location assignment(s) for 55 pins of 55 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DIV10 " "Info: Pin DIV10 not assigned to an exact location on the device" {  } { { "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" { DIV10 } } } { "Lab1Full.bdf" "" { Schematic "C:/Users/student/Desktop/Lab3/Ырср1Full/Lab1Full.bdf" { { 40 696 872 56 "DIV10" "" } } } } { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DIV10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Ырср1Full/" 0 { } { { 0 { 0 ""} 0 788 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BusOut\[31\] " "Info: Pin BusOut\[31\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" { BusOut[31] } } } { "Lab1Full.bdf" "" { Schematic "C:/Users/student/Desktop/Lab3/Ырср1Full/Lab1Full.bdf" { { 24 696 872 40 "BusOut\[31..0\]" "" } { 418 1152 1240 434 "BusOut\[31..0\]" "" } { 16 664 740 32 "BusOut\[31..0\]" "" } } } } { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { BusOut[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Ырср1Full/" 0 { } { { 0 { 0 ""} 0 740 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BusOut\[30\] " "Info: Pin BusOut\[30\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" { BusOut[30] } } } { "Lab1Full.bdf" "" { Schematic "C:/Users/student/Desktop/Lab3/Ырср1Full/Lab1Full.bdf" { { 24 696 872 40 "BusOut\[31..0\]" "" } { 418 1152 1240 434 "BusOut\[31..0\]" "" } { 16 664 740 32 "BusOut\[31..0\]" "" } } } } { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { BusOut[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Ырср1Full/" 0 { } { { 0 { 0 ""} 0 741 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BusOut\[29\] " "Info: Pin BusOut\[29\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" { BusOut[29] } } } { "Lab1Full.bdf" "" { Schematic "C:/Users/student/Desktop/Lab3/Ырср1Full/Lab1Full.bdf" { { 24 696 872 40 "BusOut\[31..0\]" "" } { 418 1152 1240 434 "BusOut\[31..0\]" "" } { 16 664 740 32 "BusOut\[31..0\]" "" } } } } { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { BusOut[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Ырср1Full/" 0 { } { { 0 { 0 ""} 0 742 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BusOut\[28\] " "Info: Pin BusOut\[28\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" { BusOut[28] } } } { "Lab1Full.bdf" "" { Schematic "C:/Users/student/Desktop/Lab3/Ырср1Full/Lab1Full.bdf" { { 24 696 872 40 "BusOut\[31..0\]" "" } { 418 1152 1240 434 "BusOut\[31..0\]" "" } { 16 664 740 32 "BusOut\[31..0\]" "" } } } } { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { BusOut[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Ырср1Full/" 0 { } { { 0 { 0 ""} 0 743 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BusOut\[27\] " "Info: Pin BusOut\[27\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" { BusOut[27] } } } { "Lab1Full.bdf" "" { Schematic "C:/Users/student/Desktop/Lab3/Ырср1Full/Lab1Full.bdf" { { 24 696 872 40 "BusOut\[31..0\]" "" } { 418 1152 1240 434 "BusOut\[31..0\]" "" } { 16 664 740 32 "BusOut\[31..0\]" "" } } } } { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { BusOut[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Ырср1Full/" 0 { } { { 0 { 0 ""} 0 744 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BusOut\[26\] " "Info: Pin BusOut\[26\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" { BusOut[26] } } } { "Lab1Full.bdf" "" { Schematic "C:/Users/student/Desktop/Lab3/Ырср1Full/Lab1Full.bdf" { { 24 696 872 40 "BusOut\[31..0\]" "" } { 418 1152 1240 434 "BusOut\[31..0\]" "" } { 16 664 740 32 "BusOut\[31..0\]" "" } } } } { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { BusOut[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Ырср1Full/" 0 { } { { 0 { 0 ""} 0 745 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BusOut\[25\] " "Info: Pin BusOut\[25\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" { BusOut[25] } } } { "Lab1Full.bdf" "" { Schematic "C:/Users/student/Desktop/Lab3/Ырср1Full/Lab1Full.bdf" { { 24 696 872 40 "BusOut\[31..0\]" "" } { 418 1152 1240 434 "BusOut\[31..0\]" "" } { 16 664 740 32 "BusOut\[31..0\]" "" } } } } { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { BusOut[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Ырср1Full/" 0 { } { { 0 { 0 ""} 0 746 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BusOut\[24\] " "Info: Pin BusOut\[24\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" { BusOut[24] } } } { "Lab1Full.bdf" "" { Schematic "C:/Users/student/Desktop/Lab3/Ырср1Full/Lab1Full.bdf" { { 24 696 872 40 "BusOut\[31..0\]" "" } { 418 1152 1240 434 "BusOut\[31..0\]" "" } { 16 664 740 32 "BusOut\[31..0\]" "" } } } } { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { BusOut[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Ырср1Full/" 0 { } { { 0 { 0 ""} 0 747 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BusOut\[23\] " "Info: Pin BusOut\[23\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" { BusOut[23] } } } { "Lab1Full.bdf" "" { Schematic "C:/Users/student/Desktop/Lab3/Ырср1Full/Lab1Full.bdf" { { 24 696 872 40 "BusOut\[31..0\]" "" } { 418 1152 1240 434 "BusOut\[31..0\]" "" } { 16 664 740 32 "BusOut\[31..0\]" "" } } } } { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { BusOut[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Ырср1Full/" 0 { } { { 0 { 0 ""} 0 748 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BusOut\[22\] " "Info: Pin BusOut\[22\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" { BusOut[22] } } } { "Lab1Full.bdf" "" { Schematic "C:/Users/student/Desktop/Lab3/Ырср1Full/Lab1Full.bdf" { { 24 696 872 40 "BusOut\[31..0\]" "" } { 418 1152 1240 434 "BusOut\[31..0\]" "" } { 16 664 740 32 "BusOut\[31..0\]" "" } } } } { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { BusOut[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Ырср1Full/" 0 { } { { 0 { 0 ""} 0 749 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BusOut\[21\] " "Info: Pin BusOut\[21\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" { BusOut[21] } } } { "Lab1Full.bdf" "" { Schematic "C:/Users/student/Desktop/Lab3/Ырср1Full/Lab1Full.bdf" { { 24 696 872 40 "BusOut\[31..0\]" "" } { 418 1152 1240 434 "BusOut\[31..0\]" "" } { 16 664 740 32 "BusOut\[31..0\]" "" } } } } { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { BusOut[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Ырср1Full/" 0 { } { { 0 { 0 ""} 0 750 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BusOut\[20\] " "Info: Pin BusOut\[20\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" { BusOut[20] } } } { "Lab1Full.bdf" "" { Schematic "C:/Users/student/Desktop/Lab3/Ырср1Full/Lab1Full.bdf" { { 24 696 872 40 "BusOut\[31..0\]" "" } { 418 1152 1240 434 "BusOut\[31..0\]" "" } { 16 664 740 32 "BusOut\[31..0\]" "" } } } } { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { BusOut[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Ырср1Full/" 0 { } { { 0 { 0 ""} 0 751 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BusOut\[19\] " "Info: Pin BusOut\[19\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" { BusOut[19] } } } { "Lab1Full.bdf" "" { Schematic "C:/Users/student/Desktop/Lab3/Ырср1Full/Lab1Full.bdf" { { 24 696 872 40 "BusOut\[31..0\]" "" } { 418 1152 1240 434 "BusOut\[31..0\]" "" } { 16 664 740 32 "BusOut\[31..0\]" "" } } } } { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { BusOut[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Ырср1Full/" 0 { } { { 0 { 0 ""} 0 752 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BusOut\[18\] " "Info: Pin BusOut\[18\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" { BusOut[18] } } } { "Lab1Full.bdf" "" { Schematic "C:/Users/student/Desktop/Lab3/Ырср1Full/Lab1Full.bdf" { { 24 696 872 40 "BusOut\[31..0\]" "" } { 418 1152 1240 434 "BusOut\[31..0\]" "" } { 16 664 740 32 "BusOut\[31..0\]" "" } } } } { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { BusOut[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Ырср1Full/" 0 { } { { 0 { 0 ""} 0 753 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BusOut\[17\] " "Info: Pin BusOut\[17\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" { BusOut[17] } } } { "Lab1Full.bdf" "" { Schematic "C:/Users/student/Desktop/Lab3/Ырср1Full/Lab1Full.bdf" { { 24 696 872 40 "BusOut\[31..0\]" "" } { 418 1152 1240 434 "BusOut\[31..0\]" "" } { 16 664 740 32 "BusOut\[31..0\]" "" } } } } { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { BusOut[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Ырср1Full/" 0 { } { { 0 { 0 ""} 0 754 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BusOut\[16\] " "Info: Pin BusOut\[16\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" { BusOut[16] } } } { "Lab1Full.bdf" "" { Schematic "C:/Users/student/Desktop/Lab3/Ырср1Full/Lab1Full.bdf" { { 24 696 872 40 "BusOut\[31..0\]" "" } { 418 1152 1240 434 "BusOut\[31..0\]" "" } { 16 664 740 32 "BusOut\[31..0\]" "" } } } } { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { BusOut[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Ырср1Full/" 0 { } { { 0 { 0 ""} 0 755 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BusOut\[15\] " "Info: Pin BusOut\[15\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" { BusOut[15] } } } { "Lab1Full.bdf" "" { Schematic "C:/Users/student/Desktop/Lab3/Ырср1Full/Lab1Full.bdf" { { 24 696 872 40 "BusOut\[31..0\]" "" } { 418 1152 1240 434 "BusOut\[31..0\]" "" } { 16 664 740 32 "BusOut\[31..0\]" "" } } } } { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { BusOut[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Ырср1Full/" 0 { } { { 0 { 0 ""} 0 756 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BusOut\[14\] " "Info: Pin BusOut\[14\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" { BusOut[14] } } } { "Lab1Full.bdf" "" { Schematic "C:/Users/student/Desktop/Lab3/Ырср1Full/Lab1Full.bdf" { { 24 696 872 40 "BusOut\[31..0\]" "" } { 418 1152 1240 434 "BusOut\[31..0\]" "" } { 16 664 740 32 "BusOut\[31..0\]" "" } } } } { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { BusOut[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Ырср1Full/" 0 { } { { 0 { 0 ""} 0 757 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BusOut\[13\] " "Info: Pin BusOut\[13\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" { BusOut[13] } } } { "Lab1Full.bdf" "" { Schematic "C:/Users/student/Desktop/Lab3/Ырср1Full/Lab1Full.bdf" { { 24 696 872 40 "BusOut\[31..0\]" "" } { 418 1152 1240 434 "BusOut\[31..0\]" "" } { 16 664 740 32 "BusOut\[31..0\]" "" } } } } { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { BusOut[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Ырср1Full/" 0 { } { { 0 { 0 ""} 0 758 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BusOut\[12\] " "Info: Pin BusOut\[12\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" { BusOut[12] } } } { "Lab1Full.bdf" "" { Schematic "C:/Users/student/Desktop/Lab3/Ырср1Full/Lab1Full.bdf" { { 24 696 872 40 "BusOut\[31..0\]" "" } { 418 1152 1240 434 "BusOut\[31..0\]" "" } { 16 664 740 32 "BusOut\[31..0\]" "" } } } } { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { BusOut[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Ырср1Full/" 0 { } { { 0 { 0 ""} 0 759 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BusOut\[11\] " "Info: Pin BusOut\[11\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" { BusOut[11] } } } { "Lab1Full.bdf" "" { Schematic "C:/Users/student/Desktop/Lab3/Ырср1Full/Lab1Full.bdf" { { 24 696 872 40 "BusOut\[31..0\]" "" } { 418 1152 1240 434 "BusOut\[31..0\]" "" } { 16 664 740 32 "BusOut\[31..0\]" "" } } } } { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { BusOut[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Ырср1Full/" 0 { } { { 0 { 0 ""} 0 760 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BusOut\[10\] " "Info: Pin BusOut\[10\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" { BusOut[10] } } } { "Lab1Full.bdf" "" { Schematic "C:/Users/student/Desktop/Lab3/Ырср1Full/Lab1Full.bdf" { { 24 696 872 40 "BusOut\[31..0\]" "" } { 418 1152 1240 434 "BusOut\[31..0\]" "" } { 16 664 740 32 "BusOut\[31..0\]" "" } } } } { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { BusOut[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Ырср1Full/" 0 { } { { 0 { 0 ""} 0 761 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BusOut\[9\] " "Info: Pin BusOut\[9\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" { BusOut[9] } } } { "Lab1Full.bdf" "" { Schematic "C:/Users/student/Desktop/Lab3/Ырср1Full/Lab1Full.bdf" { { 24 696 872 40 "BusOut\[31..0\]" "" } { 418 1152 1240 434 "BusOut\[31..0\]" "" } { 16 664 740 32 "BusOut\[31..0\]" "" } } } } { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { BusOut[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Ырср1Full/" 0 { } { { 0 { 0 ""} 0 762 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BusOut\[8\] " "Info: Pin BusOut\[8\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" { BusOut[8] } } } { "Lab1Full.bdf" "" { Schematic "C:/Users/student/Desktop/Lab3/Ырср1Full/Lab1Full.bdf" { { 24 696 872 40 "BusOut\[31..0\]" "" } { 418 1152 1240 434 "BusOut\[31..0\]" "" } { 16 664 740 32 "BusOut\[31..0\]" "" } } } } { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { BusOut[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Ырср1Full/" 0 { } { { 0 { 0 ""} 0 763 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BusOut\[7\] " "Info: Pin BusOut\[7\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" { BusOut[7] } } } { "Lab1Full.bdf" "" { Schematic "C:/Users/student/Desktop/Lab3/Ырср1Full/Lab1Full.bdf" { { 24 696 872 40 "BusOut\[31..0\]" "" } { 418 1152 1240 434 "BusOut\[31..0\]" "" } { 16 664 740 32 "BusOut\[31..0\]" "" } } } } { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { BusOut[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Ырср1Full/" 0 { } { { 0 { 0 ""} 0 764 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BusOut\[6\] " "Info: Pin BusOut\[6\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" { BusOut[6] } } } { "Lab1Full.bdf" "" { Schematic "C:/Users/student/Desktop/Lab3/Ырср1Full/Lab1Full.bdf" { { 24 696 872 40 "BusOut\[31..0\]" "" } { 418 1152 1240 434 "BusOut\[31..0\]" "" } { 16 664 740 32 "BusOut\[31..0\]" "" } } } } { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { BusOut[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Ырср1Full/" 0 { } { { 0 { 0 ""} 0 765 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BusOut\[5\] " "Info: Pin BusOut\[5\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" { BusOut[5] } } } { "Lab1Full.bdf" "" { Schematic "C:/Users/student/Desktop/Lab3/Ырср1Full/Lab1Full.bdf" { { 24 696 872 40 "BusOut\[31..0\]" "" } { 418 1152 1240 434 "BusOut\[31..0\]" "" } { 16 664 740 32 "BusOut\[31..0\]" "" } } } } { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { BusOut[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Ырср1Full/" 0 { } { { 0 { 0 ""} 0 766 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BusOut\[4\] " "Info: Pin BusOut\[4\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" { BusOut[4] } } } { "Lab1Full.bdf" "" { Schematic "C:/Users/student/Desktop/Lab3/Ырср1Full/Lab1Full.bdf" { { 24 696 872 40 "BusOut\[31..0\]" "" } { 418 1152 1240 434 "BusOut\[31..0\]" "" } { 16 664 740 32 "BusOut\[31..0\]" "" } } } } { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { BusOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Ырср1Full/" 0 { } { { 0 { 0 ""} 0 767 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BusOut\[3\] " "Info: Pin BusOut\[3\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" { BusOut[3] } } } { "Lab1Full.bdf" "" { Schematic "C:/Users/student/Desktop/Lab3/Ырср1Full/Lab1Full.bdf" { { 24 696 872 40 "BusOut\[31..0\]" "" } { 418 1152 1240 434 "BusOut\[31..0\]" "" } { 16 664 740 32 "BusOut\[31..0\]" "" } } } } { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { BusOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Ырср1Full/" 0 { } { { 0 { 0 ""} 0 768 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BusOut\[2\] " "Info: Pin BusOut\[2\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" { BusOut[2] } } } { "Lab1Full.bdf" "" { Schematic "C:/Users/student/Desktop/Lab3/Ырср1Full/Lab1Full.bdf" { { 24 696 872 40 "BusOut\[31..0\]" "" } { 418 1152 1240 434 "BusOut\[31..0\]" "" } { 16 664 740 32 "BusOut\[31..0\]" "" } } } } { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { BusOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Ырср1Full/" 0 { } { { 0 { 0 ""} 0 769 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BusOut\[1\] " "Info: Pin BusOut\[1\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" { BusOut[1] } } } { "Lab1Full.bdf" "" { Schematic "C:/Users/student/Desktop/Lab3/Ырср1Full/Lab1Full.bdf" { { 24 696 872 40 "BusOut\[31..0\]" "" } { 418 1152 1240 434 "BusOut\[31..0\]" "" } { 16 664 740 32 "BusOut\[31..0\]" "" } } } } { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { BusOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Ырср1Full/" 0 { } { { 0 { 0 ""} 0 770 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BusOut\[0\] " "Info: Pin BusOut\[0\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" { BusOut[0] } } } { "Lab1Full.bdf" "" { Schematic "C:/Users/student/Desktop/Lab3/Ырср1Full/Lab1Full.bdf" { { 24 696 872 40 "BusOut\[31..0\]" "" } { 418 1152 1240 434 "BusOut\[31..0\]" "" } { 16 664 740 32 "BusOut\[31..0\]" "" } } } } { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { BusOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Ырср1Full/" 0 { } { { 0 { 0 ""} 0 771 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "usb_wr " "Info: Pin usb_wr not assigned to an exact location on the device" {  } { { "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" { usb_wr } } } { "Lab1Full.bdf" "" { Schematic "C:/Users/student/Desktop/Lab3/Ырср1Full/Lab1Full.bdf" { { 362 1520 1696 378 "usb_wr" "" } } } } { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { usb_wr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Ырср1Full/" 0 { } { { 0 { 0 ""} 0 793 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "usb_rdn " "Info: Pin usb_rdn not assigned to an exact location on the device" {  } { { "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" { usb_rdn } } } { "Lab1Full.bdf" "" { Schematic "C:/Users/student/Desktop/Lab3/Ырср1Full/Lab1Full.bdf" { { 378 1520 1696 394 "usb_rdn" "" } } } } { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { usb_rdn } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Ырср1Full/" 0 { } { { 0 { 0 ""} 0 794 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led\[7\] " "Info: Pin led\[7\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" { led[7] } } } { "Lab1Full.bdf" "" { Schematic "C:/Users/student/Desktop/Lab3/Ырср1Full/Lab1Full.bdf" { { 202 1712 1888 218 "led\[7..0\]" "" } } } } { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { led[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Ырср1Full/" 0 { } { { 0 { 0 ""} 0 780 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led\[6\] " "Info: Pin led\[6\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" { led[6] } } } { "Lab1Full.bdf" "" { Schematic "C:/Users/student/Desktop/Lab3/Ырср1Full/Lab1Full.bdf" { { 202 1712 1888 218 "led\[7..0\]" "" } } } } { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { led[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Ырср1Full/" 0 { } { { 0 { 0 ""} 0 781 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led\[5\] " "Info: Pin led\[5\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" { led[5] } } } { "Lab1Full.bdf" "" { Schematic "C:/Users/student/Desktop/Lab3/Ырср1Full/Lab1Full.bdf" { { 202 1712 1888 218 "led\[7..0\]" "" } } } } { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { led[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Ырср1Full/" 0 { } { { 0 { 0 ""} 0 782 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led\[4\] " "Info: Pin led\[4\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" { led[4] } } } { "Lab1Full.bdf" "" { Schematic "C:/Users/student/Desktop/Lab3/Ырср1Full/Lab1Full.bdf" { { 202 1712 1888 218 "led\[7..0\]" "" } } } } { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { led[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Ырср1Full/" 0 { } { { 0 { 0 ""} 0 783 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led\[3\] " "Info: Pin led\[3\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" { led[3] } } } { "Lab1Full.bdf" "" { Schematic "C:/Users/student/Desktop/Lab3/Ырср1Full/Lab1Full.bdf" { { 202 1712 1888 218 "led\[7..0\]" "" } } } } { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { led[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Ырср1Full/" 0 { } { { 0 { 0 ""} 0 784 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led\[2\] " "Info: Pin led\[2\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" { led[2] } } } { "Lab1Full.bdf" "" { Schematic "C:/Users/student/Desktop/Lab3/Ырср1Full/Lab1Full.bdf" { { 202 1712 1888 218 "led\[7..0\]" "" } } } } { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { led[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Ырср1Full/" 0 { } { { 0 { 0 ""} 0 785 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led\[1\] " "Info: Pin led\[1\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" { led[1] } } } { "Lab1Full.bdf" "" { Schematic "C:/Users/student/Desktop/Lab3/Ырср1Full/Lab1Full.bdf" { { 202 1712 1888 218 "led\[7..0\]" "" } } } } { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { led[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Ырср1Full/" 0 { } { { 0 { 0 ""} 0 786 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led\[0\] " "Info: Pin led\[0\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" { led[0] } } } { "Lab1Full.bdf" "" { Schematic "C:/Users/student/Desktop/Lab3/Ырср1Full/Lab1Full.bdf" { { 202 1712 1888 218 "led\[7..0\]" "" } } } } { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { led[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Ырср1Full/" 0 { } { { 0 { 0 ""} 0 787 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "usb_d\[7\] " "Info: Pin usb_d\[7\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" { usb_d[7] } } } { "Lab1Full.bdf" "" { Schematic "C:/Users/student/Desktop/Lab3/Ырср1Full/Lab1Full.bdf" { { 394 1520 1696 410 "usb_d\[7..0\]" "" } } } } { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { usb_d[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Ырср1Full/" 0 { } { { 0 { 0 ""} 0 772 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "usb_d\[6\] " "Info: Pin usb_d\[6\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" { usb_d[6] } } } { "Lab1Full.bdf" "" { Schematic "C:/Users/student/Desktop/Lab3/Ырср1Full/Lab1Full.bdf" { { 394 1520 1696 410 "usb_d\[7..0\]" "" } } } } { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { usb_d[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Ырср1Full/" 0 { } { { 0 { 0 ""} 0 773 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "usb_d\[5\] " "Info: Pin usb_d\[5\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" { usb_d[5] } } } { "Lab1Full.bdf" "" { Schematic "C:/Users/student/Desktop/Lab3/Ырср1Full/Lab1Full.bdf" { { 394 1520 1696 410 "usb_d\[7..0\]" "" } } } } { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { usb_d[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Ырср1Full/" 0 { } { { 0 { 0 ""} 0 774 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "usb_d\[4\] " "Info: Pin usb_d\[4\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" { usb_d[4] } } } { "Lab1Full.bdf" "" { Schematic "C:/Users/student/Desktop/Lab3/Ырср1Full/Lab1Full.bdf" { { 394 1520 1696 410 "usb_d\[7..0\]" "" } } } } { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { usb_d[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Ырср1Full/" 0 { } { { 0 { 0 ""} 0 775 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "usb_d\[3\] " "Info: Pin usb_d\[3\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" { usb_d[3] } } } { "Lab1Full.bdf" "" { Schematic "C:/Users/student/Desktop/Lab3/Ырср1Full/Lab1Full.bdf" { { 394 1520 1696 410 "usb_d\[7..0\]" "" } } } } { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { usb_d[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Ырср1Full/" 0 { } { { 0 { 0 ""} 0 776 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "usb_d\[2\] " "Info: Pin usb_d\[2\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" { usb_d[2] } } } { "Lab1Full.bdf" "" { Schematic "C:/Users/student/Desktop/Lab3/Ырср1Full/Lab1Full.bdf" { { 394 1520 1696 410 "usb_d\[7..0\]" "" } } } } { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { usb_d[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Ырср1Full/" 0 { } { { 0 { 0 ""} 0 777 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "usb_d\[1\] " "Info: Pin usb_d\[1\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" { usb_d[1] } } } { "Lab1Full.bdf" "" { Schematic "C:/Users/student/Desktop/Lab3/Ырср1Full/Lab1Full.bdf" { { 394 1520 1696 410 "usb_d\[7..0\]" "" } } } } { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { usb_d[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Ырср1Full/" 0 { } { { 0 { 0 ""} 0 778 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "usb_d\[0\] " "Info: Pin usb_d\[0\] not assigned to an exact location on the device" {  } { { "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" { usb_d[0] } } } { "Lab1Full.bdf" "" { Schematic "C:/Users/student/Desktop/Lab3/Ырср1Full/Lab1Full.bdf" { { 394 1520 1696 410 "usb_d\[7..0\]" "" } } } } { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { usb_d[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Ырср1Full/" 0 { } { { 0 { 0 ""} 0 779 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mode_usb_n " "Info: Pin mode_usb_n not assigned to an exact location on the device" {  } { { "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" { mode_usb_n } } } { "Lab1Full.bdf" "" { Schematic "C:/Users/student/Desktop/Lab3/Ырср1Full/Lab1Full.bdf" { { 282 936 1104 298 "mode_usb_n" "" } } } } { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mode_usb_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Ырср1Full/" 0 { } { { 0 { 0 ""} 0 790 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk_25mhz " "Info: Pin clk_25mhz not assigned to an exact location on the device" {  } { { "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" { clk_25mhz } } } { "Lab1Full.bdf" "" { Schematic "C:/Users/student/Desktop/Lab3/Ырср1Full/Lab1Full.bdf" { { 0 912 1080 16 "clk_25mhz" "" } { -8 1080 1176 8 "clk_25mhz" "" } { 264 408 501 280 "clk_25mhz" "" } } } } { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_25mhz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Ырср1Full/" 0 { } { { 0 { 0 ""} 0 789 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "usb_txen " "Info: Pin usb_txen not assigned to an exact location on the device" {  } { { "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" { usb_txen } } } { "Lab1Full.bdf" "" { Schematic "C:/Users/student/Desktop/Lab3/Ырср1Full/Lab1Full.bdf" { { 298 936 1104 314 "usb_txen" "" } } } } { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { usb_txen } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Ырср1Full/" 0 { } { { 0 { 0 ""} 0 791 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "usb_rxfn " "Info: Pin usb_rxfn not assigned to an exact location on the device" {  } { { "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/91sp2/quartus/bin/pin_planner.ppl" { usb_rxfn } } } { "Lab1Full.bdf" "" { Schematic "C:/Users/student/Desktop/Lab3/Ырср1Full/Lab1Full.bdf" { { 314 936 1104 330 "usb_rxfn" "" } } } } { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { usb_rxfn } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Ырср1Full/" 0 { } { { 0 { 0 ""} 0 792 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Lab1Full.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'Lab1Full.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "Info: No user constrained generated clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|S2_1  from: datad  to: combout " "Info: Cell: inst2\|S2_1  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{UA:inst2\|S1\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{UA:inst2\|S1\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{UA:inst2\|S1\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{UA:inst2\|S1\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{UA:inst2\|S1\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{UA:inst2\|S1\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{UA:inst2\|S1\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{UA:inst2\|S1\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{UA:inst2\|S1\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{UA:inst2\|S1\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{UA:inst2\|S1\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{UA:inst2\|S1\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{UA:inst2\|S1\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{UA:inst2\|S1\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{UA:inst2\|S1\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{UA:inst2\|S1\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_25mhz~input (placed in PIN 22 (CLK0, DIFFCLK_0p)) " "Info: Automatically promoted node clk_25mhz~input (placed in PIN 22 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UA:inst2\|S2 " "Info: Destination node UA:inst2\|S2" {  } { { "files/UA.vhd" "" { Text "C:/Users/student/Desktop/Lab3/Ырср1Full/files/UA.vhd" 140 -1 0 } } { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { UA:inst2|S2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Ырср1Full/" 0 { } { { 0 { 0 ""} 0 331 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UA:inst2\|S2_1 " "Info: Destination node UA:inst2\|S2_1" {  } { { "files/UA.vhd" "" { Text "C:/Users/student/Desktop/Lab3/Ырср1Full/files/UA.vhd" 141 -1 0 } } { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { UA:inst2|S2_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Ырср1Full/" 0 { } { { 0 { 0 ""} 0 330 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "Lab1Full.bdf" "" { Schematic "C:/Users/student/Desktop/Lab3/Ырср1Full/Lab1Full.bdf" { { 0 912 1080 16 "clk_25mhz" "" } { -8 1080 1176 8 "clk_25mhz" "" } { 264 408 501 280 "clk_25mhz" "" } } } } { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_25mhz~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Ырср1Full/" 0 { } { { 0 { 0 ""} 0 1808 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:inst5\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Info: Automatically promoted node PLL:inst5\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/pll_altpll.v" "" { Text "C:/Users/student/Desktop/Lab3/Ырср1Full/db/pll_altpll.v" 77 -1 0 } } { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL:inst5|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Ырср1Full/" 0 { } { { 0 { 0 ""} 0 336 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "USBBridge:isntx\|USBRDn  " "Info: Automatically promoted node USBBridge:isntx\|USBRDn " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "usb_rdn~output " "Info: Destination node usb_rdn~output" {  } { { "Lab1Full.bdf" "" { Schematic "C:/Users/student/Desktop/Lab3/Ырср1Full/Lab1Full.bdf" { { 378 1520 1696 394 "usb_rdn" "" } } } } { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { usb_rdn~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Ырср1Full/" 0 { } { { 0 { 0 ""} 0 1384 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "USBBridge:isntx\|DOStrobes\[0\] " "Info: Destination node USBBridge:isntx\|DOStrobes\[0\]" {  } { { "files/USBBridge.vhd" "" { Text "C:/Users/student/Desktop/Lab3/Ырср1Full/files/USBBridge.vhd" 366 -1 0 } } { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { USBBridge:isntx|DOStrobes[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Ырср1Full/" 0 { } { { 0 { 0 ""} 0 199 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "USBBridge:isntx\|USB_RG8E:b2v_inst11\|DO_ALTERA_SYNTHESIZED\[0\] " "Info: Destination node USBBridge:isntx\|USB_RG8E:b2v_inst11\|DO_ALTERA_SYNTHESIZED\[0\]" {  } { { "files/USB_RG8E.vhd" "" { Text "C:/Users/student/Desktop/Lab3/Ырср1Full/files/USB_RG8E.vhd" 45 -1 0 } } { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Ырср1Full/" 0 { } { { 0 { 0 ""} 0 941 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "USBBridge:isntx\|DOStrobes\[1\] " "Info: Destination node USBBridge:isntx\|DOStrobes\[1\]" {  } { { "files/USBBridge.vhd" "" { Text "C:/Users/student/Desktop/Lab3/Ырср1Full/files/USBBridge.vhd" 376 -1 0 } } { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { USBBridge:isntx|DOStrobes[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Ырср1Full/" 0 { } { { 0 { 0 ""} 0 200 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "files/USBBridge.vhd" "" { Text "C:/Users/student/Desktop/Lab3/Ырср1Full/files/USBBridge.vhd" 211 -1 0 } } { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { USBBridge:isntx|USBRDn } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Ырср1Full/" 0 { } { { 0 { 0 ""} 0 210 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "USBBridge:isntx\|Z_ALTERA_SYNTHESIZED  " "Info: Automatically promoted node USBBridge:isntx\|Z_ALTERA_SYNTHESIZED " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "USBBridge:isntx\|Z_ALTERA_SYNTHESIZED~0 " "Info: Destination node USBBridge:isntx\|Z_ALTERA_SYNTHESIZED~0" {  } { { "files/USBBridge.vhd" "" { Text "C:/Users/student/Desktop/Lab3/Ырср1Full/files/USBBridge.vhd" 442 -1 0 } } { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { USBBridge:isntx|Z_ALTERA_SYNTHESIZED~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Ырср1Full/" 0 { } { { 0 { 0 ""} 0 997 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "USBBridge:isntx\|DFFE_inst33~0 " "Info: Destination node USBBridge:isntx\|DFFE_inst33~0" {  } { { "files/USBBridge.vhd" "" { Text "C:/Users/student/Desktop/Lab3/Ырср1Full/files/USBBridge.vhd" 229 -1 0 } } { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { USBBridge:isntx|DFFE_inst33~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Ырср1Full/" 0 { } { { 0 { 0 ""} 0 1050 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UA:inst2\|ua_ms67x1:b2v_inst13\|lpm_mux:LPM_MUX_component\|mux_a8e:auto_generated\|result_node\[0\]~7 " "Info: Destination node UA:inst2\|ua_ms67x1:b2v_inst13\|lpm_mux:LPM_MUX_component\|mux_a8e:auto_generated\|result_node\[0\]~7" {  } { { "db/mux_a8e.tdf" "" { Text "C:/Users/student/Desktop/Lab3/Ырср1Full/db/mux_a8e.tdf" 29 13 0 } } { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { UA:inst2|ua_ms67x1:b2v_inst13|lpm_mux:LPM_MUX_component|mux_a8e:auto_generated|result_node[0]~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Ырср1Full/" 0 { } { { 0 { 0 ""} 0 1185 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "led\[5\]~output " "Info: Destination node led\[5\]~output" {  } { { "Lab1Full.bdf" "" { Schematic "C:/Users/student/Desktop/Lab3/Ырср1Full/Lab1Full.bdf" { { 202 1712 1888 218 "led\[7..0\]" "" } } } } { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { led[5]~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Ырср1Full/" 0 { } { { 0 { 0 ""} 0 1793 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "files/USBBridge.vhd" "" { Text "C:/Users/student/Desktop/Lab3/Ырср1Full/files/USBBridge.vhd" 442 -1 0 } } { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { USBBridge:isntx|Z_ALTERA_SYNTHESIZED } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Ырср1Full/" 0 { } { { 0 { 0 ""} 0 206 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "UA:inst2\|S2_1  " "Info: Automatically promoted node UA:inst2\|S2_1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UA:inst2\|PZUMPR:b2v_inst\|altsyncram:altsyncram_component\|altsyncram_v2a1:auto_generated\|ram_block1a8 " "Info: Destination node UA:inst2\|PZUMPR:b2v_inst\|altsyncram:altsyncram_component\|altsyncram_v2a1:auto_generated\|ram_block1a8" {  } { { "db/altsyncram_v2a1.tdf" "" { Text "C:/Users/student/Desktop/Lab3/Ырср1Full/db/altsyncram_v2a1.tdf" 202 2 0 } } { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|q_a[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Ырср1Full/" 0 { } { { 0 { 0 ""} 0 270 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UA:inst2\|PZUMPR:b2v_inst\|altsyncram:altsyncram_component\|altsyncram_v2a1:auto_generated\|ram_block1a11 " "Info: Destination node UA:inst2\|PZUMPR:b2v_inst\|altsyncram:altsyncram_component\|altsyncram_v2a1:auto_generated\|ram_block1a11" {  } { { "db/altsyncram_v2a1.tdf" "" { Text "C:/Users/student/Desktop/Lab3/Ырср1Full/db/altsyncram_v2a1.tdf" 265 2 0 } } { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|q_a[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Ырср1Full/" 0 { } { { 0 { 0 ""} 0 273 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UA:inst2\|PZUMPR:b2v_inst\|altsyncram:altsyncram_component\|altsyncram_v2a1:auto_generated\|ram_block1a14 " "Info: Destination node UA:inst2\|PZUMPR:b2v_inst\|altsyncram:altsyncram_component\|altsyncram_v2a1:auto_generated\|ram_block1a14" {  } { { "db/altsyncram_v2a1.tdf" "" { Text "C:/Users/student/Desktop/Lab3/Ырср1Full/db/altsyncram_v2a1.tdf" 328 2 0 } } { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|q_a[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Ырср1Full/" 0 { } { { 0 { 0 ""} 0 276 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "files/UA.vhd" "" { Text "C:/Users/student/Desktop/Lab3/Ырср1Full/files/UA.vhd" 141 -1 0 } } { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { UA:inst2|S2_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Ырср1Full/" 0 { } { { 0 { 0 ""} 0 330 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "UA:inst2\|S1  " "Info: Automatically promoted node UA:inst2\|S1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "files/UA.vhd" "" { Text "C:/Users/student/Desktop/Lab3/Ырср1Full/files/UA.vhd" 139 -1 0 } } { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { UA:inst2|S1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Ырср1Full/" 0 { } { { 0 { 0 ""} 0 332 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "courseProject:inst\|inst12  " "Info: Automatically promoted node courseProject:inst\|inst12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "../Ырср1/courseProject.bdf" "" { Schematic "C:/Users/student/Desktop/Lab3/Ырср1/courseProject.bdf" { { 440 616 680 488 "inst12" "" } } } } { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { courseProject:inst|inst12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Ырср1Full/" 0 { } { { 0 { 0 ""} 0 730 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "USBBridge:isntx\|USB_MUX1x2:b2v_inst116\|lpm_mux:LPM_MUX_component\|mux_96e:auto_generated\|result_node\[0\]  " "Info: Automatically promoted node USBBridge:isntx\|USB_MUX1x2:b2v_inst116\|lpm_mux:LPM_MUX_component\|mux_96e:auto_generated\|result_node\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "led\[3\]~output " "Info: Destination node led\[3\]~output" {  } { { "Lab1Full.bdf" "" { Schematic "C:/Users/student/Desktop/Lab3/Ырср1Full/Lab1Full.bdf" { { 202 1712 1888 218 "led\[7..0\]" "" } } } } { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { led[3]~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Ырср1Full/" 0 { } { { 0 { 0 ""} 0 1795 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "db/mux_96e.tdf" "" { Text "C:/Users/student/Desktop/Lab3/Ырср1Full/db/mux_96e.tdf" 29 13 0 } } { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { USBBridge:isntx|USB_MUX1x2:b2v_inst116|lpm_mux:LPM_MUX_component|mux_96e:auto_generated|result_node[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Ырср1Full/" 0 { } { { 0 { 0 ""} 0 188 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mode_usb_n~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Info: Automatically promoted node mode_usb_n~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "usb_rdn~output " "Info: Destination node usb_rdn~output" {  } { { "Lab1Full.bdf" "" { Schematic "C:/Users/student/Desktop/Lab3/Ырср1Full/Lab1Full.bdf" { { 378 1520 1696 394 "usb_rdn" "" } } } } { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { usb_rdn~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Ырср1Full/" 0 { } { { 0 { 0 ""} 0 1384 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "usb_wr~output " "Info: Destination node usb_wr~output" {  } { { "Lab1Full.bdf" "" { Schematic "C:/Users/student/Desktop/Lab3/Ырср1Full/Lab1Full.bdf" { { 362 1520 1696 378 "usb_wr" "" } } } } { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { usb_wr~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Ырср1Full/" 0 { } { { 0 { 0 ""} 0 1383 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "USBBridge:isntx\|SYNTHESIZED_WIRE_31~0 " "Info: Destination node USBBridge:isntx\|SYNTHESIZED_WIRE_31~0" {  } { { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { USBBridge:isntx|SYNTHESIZED_WIRE_31~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Ырср1Full/" 0 { } { { 0 { 0 ""} 0 996 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "USBBridge:isntx\|SYNTHESIZED_WIRE_33~0 " "Info: Destination node USBBridge:isntx\|SYNTHESIZED_WIRE_33~0" {  } { { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { USBBridge:isntx|SYNTHESIZED_WIRE_33~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Ырср1Full/" 0 { } { { 0 { 0 ""} 0 998 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "USBBridge:isntx\|SYNTHESIZED_WIRE_13 " "Info: Destination node USBBridge:isntx\|SYNTHESIZED_WIRE_13" {  } { { "files/USBBridge.vhd" "" { Text "C:/Users/student/Desktop/Lab3/Ырср1Full/files/USBBridge.vhd" 226 -1 0 } } { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { USBBridge:isntx|SYNTHESIZED_WIRE_13 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Ырср1Full/" 0 { } { { 0 { 0 ""} 0 209 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "Lab1Full.bdf" "" { Schematic "C:/Users/student/Desktop/Lab3/Ырср1Full/Lab1Full.bdf" { { 282 936 1104 298 "mode_usb_n" "" } } } } { "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mode_usb_n~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/Lab3/Ырср1Full/" 0 { } { { 0 { 0 ""} 0 1807 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "53 unused 2.5V 2 43 8 " "Info: Number of I/O pins in group: 53 (unused VREF, 2.5V VCCIO, 2 input, 43 output, 8 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "Info: I/O standards used: 2.5 V." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 6 7 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 6 total pin(s) used --  7 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 8 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 14 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 9 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Info: Average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X23_Y12 X34_Y24 " "Info: Peak interconnect usage is 6% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "253 " "Info: Peak virtual memory: 253 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 22 14:40:25 2021 " "Info: Processing ended: Wed Dec 22 14:40:25 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
