Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/ctnguyen/Works/MultiCycleProcessor/tb_fixedpoint_divider_module_isim_beh.exe -prj /home/ctnguyen/Works/MultiCycleProcessor/tb_fixedpoint_divider_module_beh.prj work.tb_fixedpoint_divider_module 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Parsing VHDL file "/home/ctnguyen/Works/MultiCycleProcessor/four_bits_CLA_adder.vhd" into library work
Parsing VHDL file "/home/ctnguyen/Works/MultiCycleProcessor/carry_look_ahead_block.vhd" into library work
Parsing VHDL file "/home/ctnguyen/Works/MultiCycleProcessor/sixteen_bits_adder.vhd" into library work
Parsing VHDL file "/home/ctnguyen/Works/MultiCycleProcessor/thirtytwo_bits_adder.vhd" into library work
Parsing VHDL file "/home/ctnguyen/Works/MultiCycleProcessor/thirtytwo_bits_add_sub.vhd" into library work
Parsing VHDL file "/home/ctnguyen/Works/MultiCycleProcessor/unsigned_fixedpoint_divider_module.vhd" into library work
Parsing VHDL file "/home/ctnguyen/Works/MultiCycleProcessor/fixedpoint_divider_module.vhd" into library work
WARNING:HDLCompiler:946 - "/home/ctnguyen/Works/MultiCycleProcessor/fixedpoint_divider_module.vhd" Line 107: Actual for formal port operand_a is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "/home/ctnguyen/Works/MultiCycleProcessor/fixedpoint_divider_module.vhd" Line 115: Actual for formal port operand_a is neither a static name nor a globally static expression
Parsing VHDL file "/home/ctnguyen/Works/MultiCycleProcessor/tb_fixedpoint_divider_module.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 37788 KB
Fuse CPU Usage: 1450 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity four_bits_CLA_adder [four_bits_cla_adder_default]
Compiling architecture behavioral of entity carry_look_ahead_block [carry_look_ahead_block_default]
Compiling architecture behavioral of entity sixteen_bits_adder [sixteen_bits_adder_default]
Compiling architecture behavioral of entity thirtytwo_bits_adder [thirtytwo_bits_adder_default]
Compiling architecture behavioral of entity thirtytwo_bits_add_sub [thirtytwo_bits_add_sub_default]
Compiling architecture behavioral of entity unsigned_fixedpoint_divider_module [unsigned_fixedpoint_divider_modu...]
Compiling architecture behavioral of entity fixedpoint_divider_module [\fixedpoint_divider_module(32)\]
Compiling architecture behavior of entity tb_fixedpoint_divider_module
Time Resolution for simulation is 1ps.
Compiled 18 VHDL Units
Built simulation executable /home/ctnguyen/Works/MultiCycleProcessor/tb_fixedpoint_divider_module_isim_beh.exe
Fuse Memory Usage: 50492 KB
Fuse CPU Usage: 1580 ms
GCC CPU Usage: 600 ms
