{'accEnIn': {'DefVars': ['accEnOut'],
             'Lines': ['298:D'],
             'Sensitivities': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f3def8c6750>]},
 'accMuxSelIn': {'DefVars': ['accMuxSelOut'],
                 'Lines': ['297:D'],
                 'Sensitivities': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f3def8c6610>]},
 'aluEnIn': {'DefVars': ['aluEnOut'],
             'Lines': ['300:D'],
             'Sensitivities': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f3def8c6a10>]},
 'aluOpcodeIn': {'DefVars': ['aluOpcodeOut'],
                 'Lines': ['301:D'],
                 'Sensitivities': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f3def8c6b90>]},
 'bitRamEnIn': {'DefVars': ['bitRamEnOut'],
                'Lines': ['302:D'],
                'Sensitivities': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f3def8c6cd0>]},
 'bitRamRwIn': {'DefVars': ['bitRamRwOut'],
                'Lines': ['303:D'],
                'Sensitivities': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f3def8c6e10>]},
 'byteRamEnIn': {'DefVars': ['byteRamEnOut'],
                 'Lines': ['304:D'],
                 'Sensitivities': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f3def8c6f90>]},
 'byteRamRwIn': {'DefVars': ['byteRamRwOut'],
                 'Lines': ['305:D'],
                 'Sensitivities': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f3def8c3150>]},
 'entypeEnIn': {'DefVars': ['entypeEnOut'],
                'Lines': ['310:D'],
                'Sensitivities': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f3def8c33d0>]},
 'fieldIn': {'DefVars': ['fieldOut'],
             'Lines': ['295:D'],
             'Sensitivities': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f3def8c6490>]},
 'op2MuxSelIn': {'DefVars': ['op2MuxSelOut'],
                 'Lines': ['299:D'],
                 'Sensitivities': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f3def8c68d0>]},
 'outputRwIn': {'DefVars': ['outputRwOut'],
                'Lines': ['306:D'],
                'Sensitivities': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f3def8c3290>]},
 'tcAccReadIn': {'DefVars': ['tcAccReadOut'],
                 'Lines': ['311:D'],
                 'Sensitivities': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f3def8c3550>]},
 'tcPresetEnIn': {'DefVars': ['tcPresetEnOut'],
                  'Lines': ['313:D'],
                  'Sensitivities': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f3def8c3890>]},
 'tcResetEnIn': {'DefVars': ['tcResetEnOut'],
                 'Lines': ['312:D'],
                 'Sensitivities': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f3def8c36d0>]},
 'uartReadIn': {'DefVars': ['uartReadOut'],
                'Lines': ['320:D'],
                'Sensitivities': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f3def8c39d0>]},
 'uartWriteIn': {'DefVars': ['uartWriteOut'],
                 'Lines': ['321:D'],
                 'Sensitivities': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f3def8c3b50>]}}
