// Seed: 2776564531
module module_0 (
    input uwire   id_0,
    input supply1 id_1
);
  wire id_3;
  module_2 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
endmodule
module module_1 (
    input wand id_0,
    output tri id_1,
    input tri0 id_2,
    input wand id_3,
    input supply0 id_4,
    input uwire id_5,
    output logic id_6,
    input wire id_7
);
  id_9 :
  assert property (@(posedge id_2) id_0)
  else id_6 <= id_4 / 1;
  module_0 modCall_1 (
      id_3,
      id_3
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  assign module_0.id_1 = 0;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
endmodule
