
// Verilog netlist produced by program backanno, Version Radiant Software (64-bit) 2022.1.0.52.3

// backanno -o tron_impl_1_vo.vo -sp High-Performance_1.2V -w -neg -gui tron_impl_1.udb 
// Netlist created on Mon Jan  2 20:24:21 2023
// Netlist written on Mon Jan  2 20:24:27 2023
// Design is for device iCE40UP5K
// Design is for package SG48
// Design is for performance grade High-Performance_1.2V

`timescale 1 ns / 1 ps

module top_vga ( rgb_out, vsync_out, hsync_out, pll_out, continCLK_out, 
                 latch_out, ref_clk_in, data_in_one, data_in_two );
  input  ref_clk_in, data_in_one, data_in_two;
  output [5:0] rgb_out;
  output vsync_out, hsync_out, pll_out, continCLK_out, latch_out;
  wire   \vga_comms.n45[4] , \vga_comms.n45[3] , \vga_comms.n11040 , 
         \col_sig[4] , \vga_comms.n8040 , \col_sig[3] , \vga_comms.n2869 , 
         clk_sig, \vga_comms.n8042 , \vga_comms.n45[2] , \vga_comms.n45[1] , 
         \vga_comms.n11037 , \col_sig[2] , \vga_comms.n8038 , \col_sig[1] , 
         \vga_comms.n45[0] , \vga_comms.n11001 , \col_sig[0] , VCC_net, 
         \vga_comms.n35[9] , \vga_comms.n11016 , \vga_comms.n8035 , 
         \row_sig[9] , \vga_comms.n3073 , \vga_comms.n35[8] , 
         \vga_comms.n35[7] , \vga_comms.n10914 , \row_sig[8] , 
         \vga_comms.n8033 , \row_sig[7] , \vga_comms.n35[6] , 
         \vga_comms.n35[5] , \vga_comms.n10911 , \row_sig[6] , 
         \vga_comms.n8031 , \row_sig[5] , \vga_comms.n35[4] , 
         \vga_comms.n35[3] , \vga_comms.n10887 , \row_sig[4] , 
         \vga_comms.n8029 , \row_sig[3] , \vga_comms.n45[9] , 
         \vga_comms.n11049 , \vga_comms.n8046 , \col_sig[9] , 
         \vga_comms.n35[2] , \vga_comms.n35[1] , \vga_comms.n10884 , 
         \row_sig[2] , \vga_comms.n8027 , \row_sig[1] , \vga_comms.n45[8] , 
         \vga_comms.n45[7] , \vga_comms.n11046 , \col_sig[8] , 
         \vga_comms.n8044 , \col_sig[7] , \vga_comms.n35[0] , 
         \vga_comms.n10881 , \vga_comms.row_sig[0]_2 , \vga_comms.n45[6] , 
         \vga_comms.n45[5] , \vga_comms.n11043 , \col_sig[6] , \col_sig[5] , 
         \NES_inst.n85[16] , \NES_inst.n85[15] , \NES_inst.n10992 , 
         \NES_inst.NEScount[8] , \NES_inst.n8063 , \NES_inst.NEScount[7] , 
         \NES_inst.CLK , \NES_inst.n8065 , \NES_inst.n85[14] , 
         \NES_inst.n85[13] , \NES_inst.n10989 , \NES_inst.NEScount[6] , 
         \NES_inst.n8061 , \NES_inst.NEScount[5] , \NES_inst.n85[12] , 
         \NES_inst.n85[11] , \NES_inst.n10986 , \NES_inst.NEScount[4] , 
         \NES_inst.n8059 , \NES_inst.NEScount[3] , \NES_inst.n85[10] , 
         \NES_inst.n85[9] , \NES_inst.n10983 , \NES_inst.NEScount[2] , 
         \NES_inst.n8057 , \NES_inst.NEScount[1] , \NES_inst.n85[8] , 
         \NES_inst.n85[7] , \NES_inst.n10980 , \NES_inst.NEScount[0] , 
         \NES_inst.n8055 , \NES_inst.NESclk , \NES_inst.n85[6] , 
         \NES_inst.n85[5] , \NES_inst.n10977 , \NES_inst.n14 , 
         \NES_inst.n8053 , \NES_inst.n15 , \NES_inst.n85[4] , 
         \NES_inst.n85[3] , \NES_inst.n10974 , \NES_inst.n16 , 
         \NES_inst.n8051 , \NES_inst.n17 , \NES_inst.n85[2] , 
         \NES_inst.n85[1] , \NES_inst.n10971 , \NES_inst.n18 , 
         \NES_inst.n8049 , \NES_inst.n19 , \NES_inst.n85[0] , 
         \NES_inst.n10968 , \NES_inst.n20 , \NES_inst.n85[19] , 
         \NES_inst.n10998 , \NES_inst.n8067 , \NES_inst.NEScount[11] , 
         \NES_inst.n85[18] , \NES_inst.n85[17] , \NES_inst.n10995 , 
         \NES_inst.NEScount[10] , \NES_inst.NEScount[9] , \color.n11031 , 
         \color.n8003 , \color.mem_col[8] , \color.n10953 , \color.n8024 , 
         \prev_x_sig_P1[5] , \color.collision_p2_N_345[8] , 
         \color.collision_p2_N_345[9] , \color.n10950 , \prev_x_sig_P1[4] , 
         \color.n8022 , \prev_x_sig_P1[3] , \color.collision_p2_N_345[6] , 
         \color.collision_p2_N_345[7] , \color.n49[10] , \color.n49[9] , 
         \color.n10908 , \color.memoryBC[10] , \color.n8078 , 
         \color.memoryBC[9] , n2858, n5438, \color.n49[8] , \color.n49[7] , 
         \color.n10905 , \color.memoryBC[8] , \color.n8076 , 
         \color.memoryBC[7] , \color.n11028 , \color.n8001 , 
         \color.mem_col[6] , \color.mem_col[7] , \color.n10938 , 
         \object_x_sig_P2[4] , \color.n7992 , \object_x_sig_P2[3] , 
         \color.collision_p2_N_261[6] , \color.collision_p2_N_261[7] , 
         \color.n7994 , \color.n10947 , \prev_x_sig_P1[2] , \color.n8020 , 
         \prev_x_sig_P1[1] , \color.collision_p2_N_345[4] , 
         \color.collision_p2_N_345[5] , \color.n10932 , \object_x_sig_P2[0] , 
         \color.collision_p2_N_261[3] , \color.n7990 , \color.n10944 , 
         \prev_x_sig_P1[0] , \color.collision_p2_N_345[3] , \color.n11019 , 
         \color.n7997 , \color.n10929 , \color.n8017 , \prev_x_sig_P2[5] , 
         \color.read_b_N_369[8] , \color.read_b_N_369[9] , \color.n10926 , 
         \prev_x_sig_P2[4] , \color.n8015 , \prev_x_sig_P2[3] , 
         \color.read_b_N_369[6] , \color.read_b_N_369[7] , \color.n10923 , 
         \prev_x_sig_P2[2] , \color.n8013 , \prev_x_sig_P2[1] , 
         \color.read_b_N_369[4] , \color.read_b_N_369[5] , \color.n11022 , 
         \color.mem_col[3] , \color.n7999 , \color.n10920 , \prev_x_sig_P2[0] , 
         \color.read_b_N_369[3] , \color.n10965 , \color.n8010 , 
         \object_x_sig_P1[5] , \color.collision_p1_N_321[8] , 
         \color.collision_p1_N_321[9] , \color.n10962 , \object_x_sig_P1[4] , 
         \color.n8008 , \object_x_sig_P1[3] , \color.collision_p1_N_321[6] , 
         \color.collision_p1_N_321[7] , \color.n10935 , \object_x_sig_P2[2] , 
         \object_x_sig_P2[1] , \color.collision_p2_N_261[4] , 
         \color.collision_p2_N_261[5] , \color.n11025 , \color.mem_col[4] , 
         \color.mem_col[5] , \color.n10959 , \object_x_sig_P1[2] , 
         \color.n8006 , \object_x_sig_P1[1] , \color.collision_p1_N_321[4] , 
         \color.collision_p1_N_321[5] , \color.n49[6] , \color.n49[5] , 
         \color.n10902 , \color.memoryBC[6] , \color.n8074 , 
         \color.memoryBC[5] , \color.n10941 , \object_x_sig_P2[5] , 
         \color.collision_p2_N_261[8] , \color.collision_p2_N_261[9] , 
         \color.n10956 , \object_x_sig_P1[0] , \color.collision_p1_N_321[3] , 
         \color.n49[4] , \color.n49[3] , \color.n10899 , \color.memoryBC[4] , 
         \color.n8072 , \color.memoryBC[3] , \color.n49[2] , \color.n49[1] , 
         \color.n10896 , \color.memoryBC[2] , \color.n8070 , 
         \color.memoryBC[1] , \color.n49[0] , \color.n10893 , 
         \color.memoryBC[0] , \velocity_P2.n42[6] , \velocity_P2.n11058 , 
         \velocity_P2.n8086 , n750, n3140, \velocity_P2.n2873 , game_clk_sig, 
         \velocity_P2.n42[5] , \velocity_P2.n42[4] , \velocity_P2.n11055 , 
         \velocity_P2.n8084 , \velocity_P2.n42[3] , \velocity_P2.n42[2] , 
         \velocity_P2.n11052 , \velocity_P2.n8082 , \velocity_P2.n42[1] , 
         \velocity_P2.n10917 , \encoded_velocity_sig2[0] , 
         \velocity_P1.n42[3] , \velocity_P1.n42[2] , \velocity_P1.n11076 , 
         \velocity_P1.n782 , \velocity_P1.n8089 , \velocity_P1.n2886 , 
         \velocity_P1.n2855 , \velocity_P1.n8091 , \velocity_P1.n42[1] , 
         \velocity_P1.n11034 , \encoded_velocity_sig1[0] , 
         \velocity_P1.n42[6] , \velocity_P1.n11082 , \velocity_P1.n8093 , 
         \velocity_P1.n42[5] , \velocity_P1.n42[4] , \velocity_P1.n11079 , 
         n3097, n3099, \controller_sig_two[2] , flag_adj_641, prev_s_adj_639, 
         \controller_sig_two[3] , prev_n_adj_637, n3092, n3096, 
         \controller_sig_one[5] , \controller_sig_two[1] , prev_w_adj_640, 
         \vga_comms.n17[1] , \vga_comms.n17[0] , \vga_comms.n2 , 
         \vga_comms.n3 , \vga_comms.frame_clk_sig , \vga_comms.n17[2] , 
         \NES_inst.output2[2].sig_000.FeedThruLUT , \NES_inst.output2[2] , 
         \NES_inst.output1_7__N_508 , \NES_inst.output2[3] , 
         \NES_inst.output2[0].sig_002.FeedThruLUT , 
         \NES_inst.output2[1].sig_001.FeedThruLUT , \NES_inst.output2[0] , 
         \NES_inst.output2[1] , \NES_inst.output1[4].sig_003.FeedThruLUT , 
         \NES_inst.output1[4] , \NES_inst.output1[5] , 
         \NES_inst.output1[2].sig_005.FeedThruLUT , 
         \NES_inst.output1[3].sig_004.FeedThruLUT , \NES_inst.output1[2] , 
         \NES_inst.output1[3] , \NES_inst.output1[0].sig_007.FeedThruLUT , 
         \NES_inst.output1[1].sig_006.FeedThruLUT , \NES_inst.output1[0] , 
         \NES_inst.output1[1] , \color.n53[1] , \color.n53[0] , 
         trail_to_player, n2861, \w_addr_sig[0] , \w_addr_sig[1] , 
         \color.n5118 , \color.n3053 , \color.n23_adj_584 , \color.n24 , n2863, 
         collision_p1, collision_p2, \color.n9333 , \color.n52 , 
         trail_to_player_N_159, trail_to_player_N_160, n2446, \color.n53[10] , 
         \trail_to_player.sig_008.FeedThruLUT , \prev_y_sig_P1[4] , 
         \prev_y_sig_P2[4] , \w_data_sig[0] , \w_addr_sig[10] , \color.n53[8] , 
         \color.n53[9] , \prev_y_sig_P2[2] , \prev_y_sig_P1[2] , 
         \prev_y_sig_P2[3] , \prev_y_sig_P1[3] , \w_addr_sig[9] , 
         \w_addr_sig[8] , \color.n53[6] , \color.n53[7] , \prev_y_sig_P1[0] , 
         \prev_y_sig_P2[0] , \prev_y_sig_P1[1] , \prev_y_sig_P2[1] , 
         \w_addr_sig[7] , \w_addr_sig[6] , \color.n53[4] , \color.n53[5] , 
         \w_addr_sig[5] , \w_addr_sig[4] , \color.n53[2] , \color.n53[3] , 
         \w_addr_sig[3] , \w_addr_sig[2] , \color.rgb_5__N_94[5] , 
         \color.rgb_5__N_94[4] , \color.n9330 , \color.n4_adj_568 , 
         \color.n9604 , \color.n5358 , \color.n10408 , \color.n5362 , 
         valid_N_101, rgb_out_c_4, rgb_out_c_5, \color.n10384 , \color.n10381 , 
         \controller_sig_one[0] , \controller_sig_one[3] , n1962, 
         \color.n35_c , rgb_out_c_2, \n17_2$n2 , \n15$n1 , \color.n4797 , 
         \color.r_addr_sig[8] , n525, \color.r_addr_sig[9] , \n21_2$n4 , 
         \n19$n3 , \color.r_addr_sig[6] , \color.r_addr_sig[7] , \n25$n6 , 
         \n23$n5 , \color.r_addr_sig[4] , \color.r_addr_sig[5] , \n29$n8 , 
         \n27$n7 , \color.r_addr_sig[2] , \color.r_addr_sig[3] , \n33$n10 , 
         \n31$n9 , \color.r_addr_sig[0] , \color.r_addr_sig[1] , 
         \object_x_sig_P2[1].sig_014.FeedThruLUT , 
         \object_x_sig_P2[0].sig_009.FeedThruLUT , flag_adj_642, 
         \velocity_P2.n8557 , \velocity_P2.n8553 , \velocity_P2.n6 , 
         \object_y_sig_P2[3] , \object_y_sig_P2[4] , n3137, 
         \velocity_P2.n2532 , \velocity_P2.n8554 , \object_y_sig_P2[1] , 
         \object_y_sig_P2[0] , \object_y_sig_P2[2] , 
         \object_x_sig_P2[4].sig_011.FeedThruLUT , 
         \object_x_sig_P2[5].sig_010.FeedThruLUT , 
         \object_x_sig_P2[2].sig_013.FeedThruLUT , 
         \object_x_sig_P2[3].sig_012.FeedThruLUT , 
         \object_y_sig_P2[4].sig_015.FeedThruLUT , 
         \object_y_sig_P2[2].sig_017.FeedThruLUT , 
         \object_y_sig_P2[3].sig_016.FeedThruLUT , 
         \object_y_sig_P2[0].sig_019.FeedThruLUT , 
         \object_y_sig_P2[1].sig_018.FeedThruLUT , n3101, n3110, prev_s, flag, 
         \controller_sig_one[2] , n3103, prev_n, n3100, n3102, prev_w, 
         \controller_sig_one[1] , prev_e, 
         \object_x_sig_P1[1].sig_025.FeedThruLUT , 
         \object_x_sig_P1[0].sig_020.FeedThruLUT , flag_adj_636, 
         \velocity_P1.n8555 , \velocity_P1.n8556 , \object_y_sig_P1[3] , 
         \velocity_P1.n6 , \object_y_sig_P1[4] , n3132, \velocity_P1.n2524 , 
         \velocity_P1.n8558 , \object_y_sig_P1[1] , \object_y_sig_P1[0] , 
         \object_y_sig_P1[2] , \object_x_sig_P1[4].sig_022.FeedThruLUT , 
         \object_x_sig_P1[5].sig_021.FeedThruLUT , 
         \object_x_sig_P1[2].sig_024.FeedThruLUT , 
         \object_x_sig_P1[3].sig_023.FeedThruLUT , 
         \object_y_sig_P1[2].sig_028.FeedThruLUT , 
         \object_y_sig_P1[3].sig_027.FeedThruLUT , 
         \object_y_sig_P1[0].sig_030.FeedThruLUT , 
         \object_y_sig_P1[1].sig_029.FeedThruLUT , 
         \RAM.r_data_1__N_464[0].sig_032.FeedThruLUT , 
         \RAM.r_data_1__N_464[1].sig_031.FeedThruLUT , 
         \RAM.r_data_1__N_464[0] , \RAM.r_data_1__N_464[1] , \r_data_sig[1] , 
         \r_data_sig[0] , \color.n18_adj_614 , \color.n18_adj_561 , 
         \color.n1351 , \color.n16_adj_560 , \color.n6_adj_619 , 
         \color.n14_adj_562 , \color.n1344 , \color.n12_adj_599 , 
         \color.n16_adj_606 , \color.n1315 , \color.n18_adj_600 , 
         \color.n14_adj_607 , \color.n1308 , \color.n12_adj_610 , 
         \NES_inst.n2644 , \NES_inst.n9372 , \direction_P2.n20 , 
         \controller_sig_two[0] , \direction_P2.n15 , \direction_P2.n10 , 
         prev_e_adj_638, \direction_P2.n6 , \vga_comms.n6_adj_630 , n2762, n6, 
         n9892, n99, n4262, n109, \color.n7 , \vga_comms.n10 , n2456, 
         \vga_comms.n16 , n2817, \vga_comms.n12 , n2483, \vga_comms.n71 , 
         \vga_comms.n4931 , n5157, n5131, n33, \color.r_addr_sig[10] , n13, 
         n3104, n2680, \vga_comms.n57 , start_collision, \color.n1975 , 
         \color.read_b_N_192 , read_b_N_200, n2747, read_b_N_197, 
         \color.n9883 , n536, n9366, \color.n10393 , \color.n10396 , 
         \color.n10405 , n10, \direction_P1.n9367 , \color.n9590 , 
         \color.n2185 , \color.n525_2[4] , n1973, \color.n9194 , 
         \color.read_b_N_183 , \color.n4871 , \color.n10399 , \color.n1964 , 
         \color.n10402 , \color.n10390 , \color.n10387 , \color.n10423 , 
         \color.n9885 , \color.n10426 , \color.n8527 , \color.n4_adj_547 , 
         \color.n2813 , n5079, \color.n3_adj_524 , \color.n4_adj_551 , 
         \color.n9630 , \color.read_b_N_185 , \color.n4_adj_550 , 
         \color.n2780 , \color.n525_2[3] , \color.n516[3] , \color.n10414 , 
         \color.n10411 , \color.n10417 , \color.n9326 , \color.n10420 , 
         \color.n525_2[5] , \color.n516[5] , \color.n525_2[2] , \color.n10375 , 
         \color.n10378 , \color.n9344 , vsync_out_c, \vga_comms.n9348 , 
         \color.n16_adj_572 , \color.n20 , n5437, val_sig, \vga_comms.n5075 , 
         n3120, \color.n9893 , \color.n3_adj_556 , \color.n9 , 
         \vga_comms.n2800 , \vga_comms.n8550 , read_b_N_217, n4, n2754, 
         \vga_comms.n8_adj_635 , \color.n8503 , \color.n5087 , \color.n2494 , 
         n1963, read_b_N_209, n8513, \color.n8_adj_549 , \color.n8_adj_613 , 
         \color.n8_adj_554 , \color.n8_adj_563 , n8, \vga_comms.n8_c , 
         \vga_comms.n12_adj_631 , \vga_comms.n2636 , n2629, 
         \vga_comms.n10_adj_633 , \vga_comms.n8_adj_634 , hsync_N_45, 
         \color.n8_adj_627 , \color.n8_c , \color.n10_adj_515 , 
         \color.n16_adj_612 , \color.n10_adj_546 , \color.n5003 , 
         \NES_inst.n6 , \NES_inst.n2791 , continCLK_out_c, \NES_inst.n10 , 
         latch_out_c, \color.collision_p2_N_344 , 
         \color.collision_p2_N_357[8] , \color.n16 , \color.n5 , \color.n1272 , 
         \color.n16_adj_509 , \color.n14 , \color.collision_p2_N_343 , 
         \color.n12_adj_626 , \color.n10_adj_625 , \color.n6_c , 
         \color.n6_adj_511 , \color.n5_adj_510 , \color.collision_p1_N_319 , 
         \color.collision_p1_N_333[8] , \color.n16_adj_535 , \color.n18 , 
         \color.collision_p1_N_331 , \color.n16_adj_519 , \color.n16_adj_513 , 
         \color.n14_adj_512 , \color.n12_adj_629 , \color.n10 , \color.n12 , 
         \color.n14_adj_514 , \color.n9363 , \color.n4_c , \color.n9346 , 
         \color.n9383 , \color.n14_adj_598 , \color.n10653 , 
         \color.collision_p2_N_271 , \color.n14_adj_518 , \color.n15 , 
         \color.n4_adj_517 , \color.n6_adj_520 , \color.n8_adj_521 , 
         \color.n10_adj_522 , \color.n3_adj_526 , \color.n9316 , 
         \color.n3_adj_525 , \color.n9620 , \color.n3 , \color.n19 , 
         \color.n9908 , \color.n17 , \color.n1 , \color.n15_adj_523 , 
         \color.n9642 , \color.n13_adj_529 , \color.n4_adj_527 , 
         \color.n5_adj_528 , \color.n2 , \color.n9644 , \color.n2759 , 
         \color.collision_p2_N_357[5] , \color.n10_adj_530 , 
         \color.n12_adj_531 , \color.n14_adj_534 , \color.n13 , 
         \color.n18_adj_533 , \color.n16_adj_623 , 
         \color.collision_p2_N_357[7] , \color.n16_adj_570 , 
         \color.n14_adj_569 , \color.n11_adj_536 , \color.n1337 , 
         \color.n10_adj_548 , \color.n1301 , \color.n10_adj_555 , 
         \color.n1236 , \color.n1229 , \color.n12_adj_597 , 
         \color.collision_p2_N_240 , \color.n10_adj_557 , \color.n12_adj_590 , 
         \color.n10_adj_559 , \color.n12_adj_621 , \color.n5071 , 
         \color.n10_adj_564 , \color.n12_adj_587 , \color.n8_adj_565 , 
         \color.n10_adj_595 , \color.n17_adj_574 , \color.n9626 , \color.n11 , 
         \color.n12_adj_567 , \color.n10_adj_566 , \color.n18_adj_571 , 
         \color.n9385 , \object_y_sig_P1[4].sig_026.FeedThruLUT , 
         \color.n9_adj_575 , \color.collision_p1_N_314 , \color.n10_adj_582 , 
         \color.n15_adj_583 , \color.n1_adj_576 , \color.n1_adj_577 , 
         \color.n9640 , \color.n13_adj_578 , \color.n4_adj_579 , 
         \color.n6_adj_580 , \color.n8_adj_581 , \color.n14_adj_586 , 
         \color.n1243 , \color.n14_adj_591 , \color.n16_adj_592 , 
         \color.n18_adj_593 , \color.collision_p2_N_260 , \color.n8_adj_594 , 
         \color.collision_p2_N_259 , \color.n16_adj_589 , \color.n8_adj_601 , 
         \color.n10_adj_602 , \color.n12_adj_603 , \color.n14_adj_604 , 
         \color.n16_adj_605 , \color.read_b_N_367 , \color.n10_adj_608 , 
         \color.n12_adj_609 , \color.n14_adj_611 , \color.n8_adj_615 , 
         \color.n10_adj_616 , \color.n12_adj_617 , \color.n14_adj_618 , 
         \color.n16_adj_620 , \color.n14_adj_622 , \color.n8_adj_624 , 
         \color.n10_adj_628 , \color.n12_adj_516 , \color.n14_adj_588 , 
         \color.n12_adj_596 , \direction_P2.n10633 , \direction_P2.n2859 , 
         \velocity_P2.n8561 , \encoded_velocity_sig2[1] , \color.n581[3] , 
         rgb_out_c_3, n8772, \vga_comms.n11 , a_enable_sig, 
         \direction_P2.next_velocity_1__N_407[0] , \direction_P2.n2347 , n3098, 
         \direction_P2.n9248 , \direction_P2.n21[1] , write_enable_N_151, 
         \color.w_enable_sig , mem_N_466, \n13$n0 , n15, n17_2, n19, n21_2, 
         n23, n25, n27, n29, n31, \color.rgb_5__N_94[0] , rgb_out_c_0, n3094, 
         n3090, \encoded_velocity_sig1[1] , n9162, \velocity_P1.n8559 , 
         \direction_P1.n21[1] , data_in_two_c, data_in_one_c, ref_clk_in_c, 
         \pll.lscc_pll_inst.feedback_w , pll_out_c;

  vga_comms_SLICE_0 \vga_comms.SLICE_0 ( .DI1(\vga_comms.n45[4] ), 
    .DI0(\vga_comms.n45[3] ), .D1(\vga_comms.n11040 ), .C1(\col_sig[4] ), 
    .D0(\vga_comms.n8040 ), .C0(\col_sig[3] ), .LSR(\vga_comms.n2869 ), 
    .CLK(clk_sig), .CIN0(\vga_comms.n8040 ), .CIN1(\vga_comms.n11040 ), 
    .Q0(\col_sig[3] ), .Q1(\col_sig[4] ), .F0(\vga_comms.n45[3] ), 
    .F1(\vga_comms.n45[4] ), .COUT1(\vga_comms.n8042 ), 
    .COUT0(\vga_comms.n11040 ));
  vga_comms_SLICE_1 \vga_comms.SLICE_1 ( .DI1(\vga_comms.n45[2] ), 
    .DI0(\vga_comms.n45[1] ), .D1(\vga_comms.n11037 ), .C1(\col_sig[2] ), 
    .D0(\vga_comms.n8038 ), .C0(\col_sig[1] ), .LSR(\vga_comms.n2869 ), 
    .CLK(clk_sig), .CIN0(\vga_comms.n8038 ), .CIN1(\vga_comms.n11037 ), 
    .Q0(\col_sig[1] ), .Q1(\col_sig[2] ), .F0(\vga_comms.n45[1] ), 
    .F1(\vga_comms.n45[2] ), .COUT1(\vga_comms.n8040 ), 
    .COUT0(\vga_comms.n11037 ));
  vga_comms_SLICE_2 \vga_comms.SLICE_2 ( .DI1(\vga_comms.n45[0] ), 
    .D1(\vga_comms.n11001 ), .C1(\col_sig[0] ), .B1(VCC_net), 
    .LSR(\vga_comms.n2869 ), .CLK(clk_sig), .CIN1(\vga_comms.n11001 ), 
    .Q1(\col_sig[0] ), .F1(\vga_comms.n45[0] ), .COUT1(\vga_comms.n8038 ), 
    .COUT0(\vga_comms.n11001 ));
  vga_comms_SLICE_3 \vga_comms.SLICE_3 ( .DI0(\vga_comms.n35[9] ), 
    .D1(\vga_comms.n11016 ), .D0(\vga_comms.n8035 ), .C0(\row_sig[9] ), 
    .CE(\vga_comms.n2869 ), .LSR(\vga_comms.n3073 ), .CLK(clk_sig), 
    .CIN0(\vga_comms.n8035 ), .CIN1(\vga_comms.n11016 ), .Q0(\row_sig[9] ), 
    .F0(\vga_comms.n35[9] ), .COUT0(\vga_comms.n11016 ));
  vga_comms_SLICE_4 \vga_comms.SLICE_4 ( .DI1(\vga_comms.n35[8] ), 
    .DI0(\vga_comms.n35[7] ), .D1(\vga_comms.n10914 ), .C1(\row_sig[8] ), 
    .D0(\vga_comms.n8033 ), .C0(\row_sig[7] ), .CE(\vga_comms.n2869 ), 
    .LSR(\vga_comms.n3073 ), .CLK(clk_sig), .CIN0(\vga_comms.n8033 ), 
    .CIN1(\vga_comms.n10914 ), .Q0(\row_sig[7] ), .Q1(\row_sig[8] ), 
    .F0(\vga_comms.n35[7] ), .F1(\vga_comms.n35[8] ), 
    .COUT1(\vga_comms.n8035 ), .COUT0(\vga_comms.n10914 ));
  vga_comms_SLICE_5 \vga_comms.SLICE_5 ( .DI1(\vga_comms.n35[6] ), 
    .DI0(\vga_comms.n35[5] ), .D1(\vga_comms.n10911 ), .C1(\row_sig[6] ), 
    .D0(\vga_comms.n8031 ), .C0(\row_sig[5] ), .CE(\vga_comms.n2869 ), 
    .LSR(\vga_comms.n3073 ), .CLK(clk_sig), .CIN0(\vga_comms.n8031 ), 
    .CIN1(\vga_comms.n10911 ), .Q0(\row_sig[5] ), .Q1(\row_sig[6] ), 
    .F0(\vga_comms.n35[5] ), .F1(\vga_comms.n35[6] ), 
    .COUT1(\vga_comms.n8033 ), .COUT0(\vga_comms.n10911 ));
  vga_comms_SLICE_6 \vga_comms.SLICE_6 ( .DI1(\vga_comms.n35[4] ), 
    .DI0(\vga_comms.n35[3] ), .D1(\vga_comms.n10887 ), .C1(\row_sig[4] ), 
    .D0(\vga_comms.n8029 ), .C0(\row_sig[3] ), .CE(\vga_comms.n2869 ), 
    .LSR(\vga_comms.n3073 ), .CLK(clk_sig), .CIN0(\vga_comms.n8029 ), 
    .CIN1(\vga_comms.n10887 ), .Q0(\row_sig[3] ), .Q1(\row_sig[4] ), 
    .F0(\vga_comms.n35[3] ), .F1(\vga_comms.n35[4] ), 
    .COUT1(\vga_comms.n8031 ), .COUT0(\vga_comms.n10887 ));
  vga_comms_SLICE_7 \vga_comms.SLICE_7 ( .DI0(\vga_comms.n45[9] ), 
    .D1(\vga_comms.n11049 ), .D0(\vga_comms.n8046 ), .C0(\col_sig[9] ), 
    .LSR(\vga_comms.n2869 ), .CLK(clk_sig), .CIN0(\vga_comms.n8046 ), 
    .CIN1(\vga_comms.n11049 ), .Q0(\col_sig[9] ), .F0(\vga_comms.n45[9] ), 
    .COUT0(\vga_comms.n11049 ));
  vga_comms_SLICE_8 \vga_comms.SLICE_8 ( .DI1(\vga_comms.n35[2] ), 
    .DI0(\vga_comms.n35[1] ), .D1(\vga_comms.n10884 ), .C1(\row_sig[2] ), 
    .D0(\vga_comms.n8027 ), .C0(\row_sig[1] ), .CE(\vga_comms.n2869 ), 
    .LSR(\vga_comms.n3073 ), .CLK(clk_sig), .CIN0(\vga_comms.n8027 ), 
    .CIN1(\vga_comms.n10884 ), .Q0(\row_sig[1] ), .Q1(\row_sig[2] ), 
    .F0(\vga_comms.n35[1] ), .F1(\vga_comms.n35[2] ), 
    .COUT1(\vga_comms.n8029 ), .COUT0(\vga_comms.n10884 ));
  vga_comms_SLICE_9 \vga_comms.SLICE_9 ( .DI1(\vga_comms.n45[8] ), 
    .DI0(\vga_comms.n45[7] ), .D1(\vga_comms.n11046 ), .C1(\col_sig[8] ), 
    .D0(\vga_comms.n8044 ), .C0(\col_sig[7] ), .LSR(\vga_comms.n2869 ), 
    .CLK(clk_sig), .CIN0(\vga_comms.n8044 ), .CIN1(\vga_comms.n11046 ), 
    .Q0(\col_sig[7] ), .Q1(\col_sig[8] ), .F0(\vga_comms.n45[7] ), 
    .F1(\vga_comms.n45[8] ), .COUT1(\vga_comms.n8046 ), 
    .COUT0(\vga_comms.n11046 ));
  vga_comms_SLICE_10 \vga_comms.SLICE_10 ( .DI1(\vga_comms.n35[0] ), 
    .D1(\vga_comms.n10881 ), .C1(\vga_comms.row_sig[0]_2 ), .B1(VCC_net), 
    .CE(\vga_comms.n2869 ), .LSR(\vga_comms.n3073 ), .CLK(clk_sig), 
    .CIN1(\vga_comms.n10881 ), .Q1(\vga_comms.row_sig[0]_2 ), 
    .F1(\vga_comms.n35[0] ), .COUT1(\vga_comms.n8027 ), 
    .COUT0(\vga_comms.n10881 ));
  vga_comms_SLICE_11 \vga_comms.SLICE_11 ( .DI1(\vga_comms.n45[6] ), 
    .DI0(\vga_comms.n45[5] ), .D1(\vga_comms.n11043 ), .C1(\col_sig[6] ), 
    .D0(\vga_comms.n8042 ), .C0(\col_sig[5] ), .LSR(\vga_comms.n2869 ), 
    .CLK(clk_sig), .CIN0(\vga_comms.n8042 ), .CIN1(\vga_comms.n11043 ), 
    .Q0(\col_sig[5] ), .Q1(\col_sig[6] ), .F0(\vga_comms.n45[5] ), 
    .F1(\vga_comms.n45[6] ), .COUT1(\vga_comms.n8044 ), 
    .COUT0(\vga_comms.n11043 ));
  NES_inst_SLICE_12 \NES_inst.SLICE_12 ( .DI1(\NES_inst.n85[16] ), 
    .DI0(\NES_inst.n85[15] ), .D1(\NES_inst.n10992 ), 
    .C1(\NES_inst.NEScount[8] ), .D0(\NES_inst.n8063 ), 
    .C0(\NES_inst.NEScount[7] ), .CLK(\NES_inst.CLK ), .CIN0(\NES_inst.n8063 ), 
    .CIN1(\NES_inst.n10992 ), .Q0(\NES_inst.NEScount[7] ), 
    .Q1(\NES_inst.NEScount[8] ), .F0(\NES_inst.n85[15] ), 
    .F1(\NES_inst.n85[16] ), .COUT1(\NES_inst.n8065 ), 
    .COUT0(\NES_inst.n10992 ));
  NES_inst_SLICE_13 \NES_inst.SLICE_13 ( .DI1(\NES_inst.n85[14] ), 
    .DI0(\NES_inst.n85[13] ), .D1(\NES_inst.n10989 ), 
    .C1(\NES_inst.NEScount[6] ), .D0(\NES_inst.n8061 ), 
    .C0(\NES_inst.NEScount[5] ), .CLK(\NES_inst.CLK ), .CIN0(\NES_inst.n8061 ), 
    .CIN1(\NES_inst.n10989 ), .Q0(\NES_inst.NEScount[5] ), 
    .Q1(\NES_inst.NEScount[6] ), .F0(\NES_inst.n85[13] ), 
    .F1(\NES_inst.n85[14] ), .COUT1(\NES_inst.n8063 ), 
    .COUT0(\NES_inst.n10989 ));
  NES_inst_SLICE_14 \NES_inst.SLICE_14 ( .DI1(\NES_inst.n85[12] ), 
    .DI0(\NES_inst.n85[11] ), .D1(\NES_inst.n10986 ), 
    .C1(\NES_inst.NEScount[4] ), .D0(\NES_inst.n8059 ), 
    .C0(\NES_inst.NEScount[3] ), .CLK(\NES_inst.CLK ), .CIN0(\NES_inst.n8059 ), 
    .CIN1(\NES_inst.n10986 ), .Q0(\NES_inst.NEScount[3] ), 
    .Q1(\NES_inst.NEScount[4] ), .F0(\NES_inst.n85[11] ), 
    .F1(\NES_inst.n85[12] ), .COUT1(\NES_inst.n8061 ), 
    .COUT0(\NES_inst.n10986 ));
  NES_inst_SLICE_15 \NES_inst.SLICE_15 ( .DI1(\NES_inst.n85[10] ), 
    .DI0(\NES_inst.n85[9] ), .D1(\NES_inst.n10983 ), 
    .C1(\NES_inst.NEScount[2] ), .D0(\NES_inst.n8057 ), 
    .C0(\NES_inst.NEScount[1] ), .CLK(\NES_inst.CLK ), .CIN0(\NES_inst.n8057 ), 
    .CIN1(\NES_inst.n10983 ), .Q0(\NES_inst.NEScount[1] ), 
    .Q1(\NES_inst.NEScount[2] ), .F0(\NES_inst.n85[9] ), 
    .F1(\NES_inst.n85[10] ), .COUT1(\NES_inst.n8059 ), 
    .COUT0(\NES_inst.n10983 ));
  NES_inst_SLICE_16 \NES_inst.SLICE_16 ( .DI1(\NES_inst.n85[8] ), 
    .DI0(\NES_inst.n85[7] ), .D1(\NES_inst.n10980 ), 
    .C1(\NES_inst.NEScount[0] ), .D0(\NES_inst.n8055 ), .C0(\NES_inst.NESclk ), 
    .CLK(\NES_inst.CLK ), .CIN0(\NES_inst.n8055 ), .CIN1(\NES_inst.n10980 ), 
    .Q0(\NES_inst.NESclk ), .Q1(\NES_inst.NEScount[0] ), 
    .F0(\NES_inst.n85[7] ), .F1(\NES_inst.n85[8] ), .COUT1(\NES_inst.n8057 ), 
    .COUT0(\NES_inst.n10980 ));
  NES_inst_SLICE_17 \NES_inst.SLICE_17 ( .DI1(\NES_inst.n85[6] ), 
    .DI0(\NES_inst.n85[5] ), .D1(\NES_inst.n10977 ), .C1(\NES_inst.n14 ), 
    .D0(\NES_inst.n8053 ), .C0(\NES_inst.n15 ), .CLK(\NES_inst.CLK ), 
    .CIN0(\NES_inst.n8053 ), .CIN1(\NES_inst.n10977 ), .Q0(\NES_inst.n15 ), 
    .Q1(\NES_inst.n14 ), .F0(\NES_inst.n85[5] ), .F1(\NES_inst.n85[6] ), 
    .COUT1(\NES_inst.n8055 ), .COUT0(\NES_inst.n10977 ));
  NES_inst_SLICE_18 \NES_inst.SLICE_18 ( .DI1(\NES_inst.n85[4] ), 
    .DI0(\NES_inst.n85[3] ), .D1(\NES_inst.n10974 ), .C1(\NES_inst.n16 ), 
    .D0(\NES_inst.n8051 ), .C0(\NES_inst.n17 ), .CLK(\NES_inst.CLK ), 
    .CIN0(\NES_inst.n8051 ), .CIN1(\NES_inst.n10974 ), .Q0(\NES_inst.n17 ), 
    .Q1(\NES_inst.n16 ), .F0(\NES_inst.n85[3] ), .F1(\NES_inst.n85[4] ), 
    .COUT1(\NES_inst.n8053 ), .COUT0(\NES_inst.n10974 ));
  NES_inst_SLICE_19 \NES_inst.SLICE_19 ( .DI1(\NES_inst.n85[2] ), 
    .DI0(\NES_inst.n85[1] ), .D1(\NES_inst.n10971 ), .C1(\NES_inst.n18 ), 
    .D0(\NES_inst.n8049 ), .C0(\NES_inst.n19 ), .CLK(\NES_inst.CLK ), 
    .CIN0(\NES_inst.n8049 ), .CIN1(\NES_inst.n10971 ), .Q0(\NES_inst.n19 ), 
    .Q1(\NES_inst.n18 ), .F0(\NES_inst.n85[1] ), .F1(\NES_inst.n85[2] ), 
    .COUT1(\NES_inst.n8051 ), .COUT0(\NES_inst.n10971 ));
  NES_inst_SLICE_20 \NES_inst.SLICE_20 ( .DI1(\NES_inst.n85[0] ), 
    .D1(\NES_inst.n10968 ), .C1(\NES_inst.n20 ), .B1(VCC_net), 
    .CLK(\NES_inst.CLK ), .CIN1(\NES_inst.n10968 ), .Q1(\NES_inst.n20 ), 
    .F1(\NES_inst.n85[0] ), .COUT1(\NES_inst.n8049 ), 
    .COUT0(\NES_inst.n10968 ));
  NES_inst_SLICE_21 \NES_inst.SLICE_21 ( .DI0(\NES_inst.n85[19] ), 
    .D1(\NES_inst.n10998 ), .D0(\NES_inst.n8067 ), 
    .C0(\NES_inst.NEScount[11] ), .CLK(\NES_inst.CLK ), 
    .CIN0(\NES_inst.n8067 ), .CIN1(\NES_inst.n10998 ), 
    .Q0(\NES_inst.NEScount[11] ), .F0(\NES_inst.n85[19] ), 
    .COUT0(\NES_inst.n10998 ));
  NES_inst_SLICE_22 \NES_inst.SLICE_22 ( .DI1(\NES_inst.n85[18] ), 
    .DI0(\NES_inst.n85[17] ), .D1(\NES_inst.n10995 ), 
    .C1(\NES_inst.NEScount[10] ), .D0(\NES_inst.n8065 ), 
    .C0(\NES_inst.NEScount[9] ), .CLK(\NES_inst.CLK ), .CIN0(\NES_inst.n8065 ), 
    .CIN1(\NES_inst.n10995 ), .Q0(\NES_inst.NEScount[9] ), 
    .Q1(\NES_inst.NEScount[10] ), .F0(\NES_inst.n85[17] ), 
    .F1(\NES_inst.n85[18] ), .COUT1(\NES_inst.n8067 ), 
    .COUT0(\NES_inst.n10995 ));
  color_SLICE_23 \color.SLICE_23 ( .D1(\color.n11031 ), .D0(\color.n8003 ), 
    .B0(\col_sig[8] ), .CIN0(\color.n8003 ), .CIN1(\color.n11031 ), 
    .F0(\color.mem_col[8] ), .COUT0(\color.n11031 ));
  color_SLICE_24 \color.SLICE_24 ( .D1(\color.n10953 ), .D0(\color.n8024 ), 
    .B0(\prev_x_sig_P1[5] ), .CIN0(\color.n8024 ), .CIN1(\color.n10953 ), 
    .F0(\color.collision_p2_N_345[8] ), .F1(\color.collision_p2_N_345[9] ), 
    .COUT0(\color.n10953 ));
  color_SLICE_25 \color.SLICE_25 ( .D1(\color.n10950 ), 
    .B1(\prev_x_sig_P1[4] ), .D0(\color.n8022 ), .B0(\prev_x_sig_P1[3] ), 
    .CIN0(\color.n8022 ), .CIN1(\color.n10950 ), 
    .F0(\color.collision_p2_N_345[6] ), .F1(\color.collision_p2_N_345[7] ), 
    .COUT1(\color.n8024 ), .COUT0(\color.n10950 ));
  color_SLICE_26 \color.SLICE_26 ( .DI1(\color.n49[10] ), .DI0(\color.n49[9] ), 
    .D1(\color.n10908 ), .C1(\color.memoryBC[10] ), .D0(\color.n8078 ), 
    .C0(\color.memoryBC[9] ), .CE(n2858), .LSR(n5438), .CLK(clk_sig), 
    .CIN0(\color.n8078 ), .CIN1(\color.n10908 ), .Q0(\color.memoryBC[9] ), 
    .Q1(\color.memoryBC[10] ), .F0(\color.n49[9] ), .F1(\color.n49[10] ), 
    .COUT0(\color.n10908 ));
  color_SLICE_27 \color.SLICE_27 ( .DI1(\color.n49[8] ), .DI0(\color.n49[7] ), 
    .D1(\color.n10905 ), .C1(\color.memoryBC[8] ), .D0(\color.n8076 ), 
    .C0(\color.memoryBC[7] ), .CE(n2858), .LSR(n5438), .CLK(clk_sig), 
    .CIN0(\color.n8076 ), .CIN1(\color.n10905 ), .Q0(\color.memoryBC[7] ), 
    .Q1(\color.memoryBC[8] ), .F0(\color.n49[7] ), .F1(\color.n49[8] ), 
    .COUT1(\color.n8078 ), .COUT0(\color.n10905 ));
  color_SLICE_28 \color.SLICE_28 ( .D1(\color.n11028 ), .B1(\col_sig[7] ), 
    .D0(\color.n8001 ), .B0(\col_sig[6] ), .CIN0(\color.n8001 ), 
    .CIN1(\color.n11028 ), .F0(\color.mem_col[6] ), .F1(\color.mem_col[7] ), 
    .COUT1(\color.n8003 ), .COUT0(\color.n11028 ));
  color_SLICE_29 \color.SLICE_29 ( .D1(\color.n10938 ), 
    .B1(\object_x_sig_P2[4] ), .D0(\color.n7992 ), .B0(\object_x_sig_P2[3] ), 
    .CIN0(\color.n7992 ), .CIN1(\color.n10938 ), 
    .F0(\color.collision_p2_N_261[6] ), .F1(\color.collision_p2_N_261[7] ), 
    .COUT1(\color.n7994 ), .COUT0(\color.n10938 ));
  color_SLICE_30 \color.SLICE_30 ( .D1(\color.n10947 ), 
    .B1(\prev_x_sig_P1[2] ), .D0(\color.n8020 ), .B0(\prev_x_sig_P1[1] ), 
    .CIN0(\color.n8020 ), .CIN1(\color.n10947 ), 
    .F0(\color.collision_p2_N_345[4] ), .F1(\color.collision_p2_N_345[5] ), 
    .COUT1(\color.n8022 ), .COUT0(\color.n10947 ));
  color_SLICE_31 \color.SLICE_31 ( .D1(\color.n10932 ), .C1(VCC_net), 
    .B1(\object_x_sig_P2[0] ), .CIN1(\color.n10932 ), 
    .F1(\color.collision_p2_N_261[3] ), .COUT1(\color.n7990 ), 
    .COUT0(\color.n10932 ));
  color_SLICE_32 \color.SLICE_32 ( .D1(\color.n10944 ), .C1(VCC_net), 
    .B1(\prev_x_sig_P1[0] ), .CIN1(\color.n10944 ), 
    .F1(\color.collision_p2_N_345[3] ), .COUT1(\color.n8020 ), 
    .COUT0(\color.n10944 ));
  color_SLICE_33 \color.SLICE_33 ( .D1(\color.n11019 ), .C1(\col_sig[0] ), 
    .B1(\col_sig[1] ), .CIN1(\color.n11019 ), .COUT1(\color.n7997 ), 
    .COUT0(\color.n11019 ));
  color_SLICE_34 \color.SLICE_34 ( .D1(\color.n10929 ), .D0(\color.n8017 ), 
    .B0(\prev_x_sig_P2[5] ), .CIN0(\color.n8017 ), .CIN1(\color.n10929 ), 
    .F0(\color.read_b_N_369[8] ), .F1(\color.read_b_N_369[9] ), 
    .COUT0(\color.n10929 ));
  color_SLICE_35 \color.SLICE_35 ( .D1(\color.n10926 ), 
    .B1(\prev_x_sig_P2[4] ), .D0(\color.n8015 ), .B0(\prev_x_sig_P2[3] ), 
    .CIN0(\color.n8015 ), .CIN1(\color.n10926 ), .F0(\color.read_b_N_369[6] ), 
    .F1(\color.read_b_N_369[7] ), .COUT1(\color.n8017 ), 
    .COUT0(\color.n10926 ));
  color_SLICE_36 \color.SLICE_36 ( .D1(\color.n10923 ), 
    .B1(\prev_x_sig_P2[2] ), .D0(\color.n8013 ), .B0(\prev_x_sig_P2[1] ), 
    .CIN0(\color.n8013 ), .CIN1(\color.n10923 ), .F0(\color.read_b_N_369[4] ), 
    .F1(\color.read_b_N_369[5] ), .COUT1(\color.n8015 ), 
    .COUT0(\color.n10923 ));
  color_SLICE_37 \color.SLICE_37 ( .D1(\color.n11022 ), .B1(\col_sig[3] ), 
    .D0(\color.n7997 ), .B0(\col_sig[2] ), .CIN0(\color.n7997 ), 
    .CIN1(\color.n11022 ), .F1(\color.mem_col[3] ), .COUT1(\color.n7999 ), 
    .COUT0(\color.n11022 ));
  color_SLICE_38 \color.SLICE_38 ( .D1(\color.n10920 ), .C1(VCC_net), 
    .B1(\prev_x_sig_P2[0] ), .CIN1(\color.n10920 ), 
    .F1(\color.read_b_N_369[3] ), .COUT1(\color.n8013 ), 
    .COUT0(\color.n10920 ));
  color_SLICE_39 \color.SLICE_39 ( .D1(\color.n10965 ), .D0(\color.n8010 ), 
    .B0(\object_x_sig_P1[5] ), .CIN0(\color.n8010 ), .CIN1(\color.n10965 ), 
    .F0(\color.collision_p1_N_321[8] ), .F1(\color.collision_p1_N_321[9] ), 
    .COUT0(\color.n10965 ));
  color_SLICE_40 \color.SLICE_40 ( .D1(\color.n10962 ), 
    .B1(\object_x_sig_P1[4] ), .D0(\color.n8008 ), .B0(\object_x_sig_P1[3] ), 
    .CIN0(\color.n8008 ), .CIN1(\color.n10962 ), 
    .F0(\color.collision_p1_N_321[6] ), .F1(\color.collision_p1_N_321[7] ), 
    .COUT1(\color.n8010 ), .COUT0(\color.n10962 ));
  color_SLICE_41 \color.SLICE_41 ( .D1(\color.n10935 ), 
    .B1(\object_x_sig_P2[2] ), .D0(\color.n7990 ), .B0(\object_x_sig_P2[1] ), 
    .CIN0(\color.n7990 ), .CIN1(\color.n10935 ), 
    .F0(\color.collision_p2_N_261[4] ), .F1(\color.collision_p2_N_261[5] ), 
    .COUT1(\color.n7992 ), .COUT0(\color.n10935 ));
  color_SLICE_42 \color.SLICE_42 ( .D1(\color.n11025 ), .B1(\col_sig[5] ), 
    .D0(\color.n7999 ), .B0(\col_sig[4] ), .CIN0(\color.n7999 ), 
    .CIN1(\color.n11025 ), .F0(\color.mem_col[4] ), .F1(\color.mem_col[5] ), 
    .COUT1(\color.n8001 ), .COUT0(\color.n11025 ));
  color_SLICE_43 \color.SLICE_43 ( .D1(\color.n10959 ), 
    .B1(\object_x_sig_P1[2] ), .D0(\color.n8006 ), .B0(\object_x_sig_P1[1] ), 
    .CIN0(\color.n8006 ), .CIN1(\color.n10959 ), 
    .F0(\color.collision_p1_N_321[4] ), .F1(\color.collision_p1_N_321[5] ), 
    .COUT1(\color.n8008 ), .COUT0(\color.n10959 ));
  color_SLICE_44 \color.SLICE_44 ( .DI1(\color.n49[6] ), .DI0(\color.n49[5] ), 
    .D1(\color.n10902 ), .C1(\color.memoryBC[6] ), .D0(\color.n8074 ), 
    .C0(\color.memoryBC[5] ), .CE(n2858), .LSR(n5438), .CLK(clk_sig), 
    .CIN0(\color.n8074 ), .CIN1(\color.n10902 ), .Q0(\color.memoryBC[5] ), 
    .Q1(\color.memoryBC[6] ), .F0(\color.n49[5] ), .F1(\color.n49[6] ), 
    .COUT1(\color.n8076 ), .COUT0(\color.n10902 ));
  color_SLICE_45 \color.SLICE_45 ( .D1(\color.n10941 ), .D0(\color.n7994 ), 
    .B0(\object_x_sig_P2[5] ), .CIN0(\color.n7994 ), .CIN1(\color.n10941 ), 
    .F0(\color.collision_p2_N_261[8] ), .F1(\color.collision_p2_N_261[9] ), 
    .COUT0(\color.n10941 ));
  color_SLICE_46 \color.SLICE_46 ( .D1(\color.n10956 ), .C1(VCC_net), 
    .B1(\object_x_sig_P1[0] ), .CIN1(\color.n10956 ), 
    .F1(\color.collision_p1_N_321[3] ), .COUT1(\color.n8006 ), 
    .COUT0(\color.n10956 ));
  color_SLICE_47 \color.SLICE_47 ( .DI1(\color.n49[4] ), .DI0(\color.n49[3] ), 
    .D1(\color.n10899 ), .C1(\color.memoryBC[4] ), .D0(\color.n8072 ), 
    .C0(\color.memoryBC[3] ), .CE(n2858), .LSR(n5438), .CLK(clk_sig), 
    .CIN0(\color.n8072 ), .CIN1(\color.n10899 ), .Q0(\color.memoryBC[3] ), 
    .Q1(\color.memoryBC[4] ), .F0(\color.n49[3] ), .F1(\color.n49[4] ), 
    .COUT1(\color.n8074 ), .COUT0(\color.n10899 ));
  color_SLICE_48 \color.SLICE_48 ( .DI1(\color.n49[2] ), .DI0(\color.n49[1] ), 
    .D1(\color.n10896 ), .C1(\color.memoryBC[2] ), .D0(\color.n8070 ), 
    .C0(\color.memoryBC[1] ), .CE(n2858), .LSR(n5438), .CLK(clk_sig), 
    .CIN0(\color.n8070 ), .CIN1(\color.n10896 ), .Q0(\color.memoryBC[1] ), 
    .Q1(\color.memoryBC[2] ), .F0(\color.n49[1] ), .F1(\color.n49[2] ), 
    .COUT1(\color.n8072 ), .COUT0(\color.n10896 ));
  color_SLICE_49 \color.SLICE_49 ( .DI1(\color.n49[0] ), .D1(\color.n10893 ), 
    .C1(\color.memoryBC[0] ), .B1(VCC_net), .CE(n2858), .LSR(n5438), 
    .CLK(clk_sig), .CIN1(\color.n10893 ), .Q1(\color.memoryBC[0] ), 
    .F1(\color.n49[0] ), .COUT1(\color.n8070 ), .COUT0(\color.n10893 ));
  velocity_P2_SLICE_50 \velocity_P2.SLICE_50 ( .DI0(\velocity_P2.n42[6] ), 
    .D1(\velocity_P2.n11058 ), .D0(\velocity_P2.n8086 ), .C0(n750), 
    .B0(\object_x_sig_P2[5] ), .CE(n3140), .LSR(\velocity_P2.n2873 ), 
    .CLK(game_clk_sig), .CIN0(\velocity_P2.n8086 ), 
    .CIN1(\velocity_P2.n11058 ), .Q0(\object_x_sig_P2[5] ), 
    .F0(\velocity_P2.n42[6] ), .COUT0(\velocity_P2.n11058 ));
  velocity_P2_SLICE_51 \velocity_P2.SLICE_51 ( .DI1(\velocity_P2.n42[5] ), 
    .DI0(\velocity_P2.n42[4] ), .D1(\velocity_P2.n11055 ), .C1(n750), 
    .B1(\object_x_sig_P2[4] ), .D0(\velocity_P2.n8084 ), .C0(n750), 
    .B0(\object_x_sig_P2[3] ), .CE(n3140), .LSR(\velocity_P2.n2873 ), 
    .CLK(game_clk_sig), .CIN0(\velocity_P2.n8084 ), 
    .CIN1(\velocity_P2.n11055 ), .Q0(\object_x_sig_P2[3] ), 
    .Q1(\object_x_sig_P2[4] ), .F0(\velocity_P2.n42[4] ), 
    .F1(\velocity_P2.n42[5] ), .COUT1(\velocity_P2.n8086 ), 
    .COUT0(\velocity_P2.n11055 ));
  velocity_P2_SLICE_52 \velocity_P2.SLICE_52 ( .DI1(\velocity_P2.n42[3] ), 
    .DI0(\velocity_P2.n42[2] ), .D1(\velocity_P2.n11052 ), .C1(n750), 
    .B1(\object_x_sig_P2[2] ), .D0(\velocity_P2.n8082 ), .C0(n750), 
    .B0(\object_x_sig_P2[1] ), .CE(n3140), .LSR(\velocity_P2.n2873 ), 
    .CLK(game_clk_sig), .CIN0(\velocity_P2.n8082 ), 
    .CIN1(\velocity_P2.n11052 ), .Q0(\object_x_sig_P2[1] ), 
    .Q1(\object_x_sig_P2[2] ), .F0(\velocity_P2.n42[2] ), 
    .F1(\velocity_P2.n42[3] ), .COUT1(\velocity_P2.n8084 ), 
    .COUT0(\velocity_P2.n11052 ));
  velocity_P2_SLICE_53 \velocity_P2.SLICE_53 ( .DI1(\velocity_P2.n42[1] ), 
    .D1(\velocity_P2.n10917 ), .C1(\encoded_velocity_sig2[0] ), 
    .B1(\object_x_sig_P2[0] ), .B0(n750), .CE(n3140), 
    .LSR(\velocity_P2.n2873 ), .CLK(game_clk_sig), .CIN1(\velocity_P2.n10917 ), 
    .Q1(\object_x_sig_P2[0] ), .F1(\velocity_P2.n42[1] ), 
    .COUT1(\velocity_P2.n8082 ), .COUT0(\velocity_P2.n10917 ));
  velocity_P1_SLICE_54 \velocity_P1.SLICE_54 ( .DI1(\velocity_P1.n42[3] ), 
    .DI0(\velocity_P1.n42[2] ), .D1(\velocity_P1.n11076 ), 
    .C1(\velocity_P1.n782 ), .B1(\object_x_sig_P1[2] ), 
    .D0(\velocity_P1.n8089 ), .C0(\velocity_P1.n782 ), 
    .B0(\object_x_sig_P1[1] ), .CE(\velocity_P1.n2886 ), 
    .LSR(\velocity_P1.n2855 ), .CLK(game_clk_sig), .CIN0(\velocity_P1.n8089 ), 
    .CIN1(\velocity_P1.n11076 ), .Q0(\object_x_sig_P1[1] ), 
    .Q1(\object_x_sig_P1[2] ), .F0(\velocity_P1.n42[2] ), 
    .F1(\velocity_P1.n42[3] ), .COUT1(\velocity_P1.n8091 ), 
    .COUT0(\velocity_P1.n11076 ));
  velocity_P1_SLICE_55 \velocity_P1.SLICE_55 ( .DI1(\velocity_P1.n42[1] ), 
    .D1(\velocity_P1.n11034 ), .C1(\encoded_velocity_sig1[0] ), 
    .B1(\object_x_sig_P1[0] ), .B0(\velocity_P1.n782 ), 
    .CE(\velocity_P1.n2886 ), .LSR(\velocity_P1.n2855 ), .CLK(game_clk_sig), 
    .CIN1(\velocity_P1.n11034 ), .Q1(\object_x_sig_P1[0] ), 
    .F1(\velocity_P1.n42[1] ), .COUT1(\velocity_P1.n8089 ), 
    .COUT0(\velocity_P1.n11034 ));
  velocity_P1_SLICE_56 \velocity_P1.SLICE_56 ( .DI0(\velocity_P1.n42[6] ), 
    .D1(\velocity_P1.n11082 ), .D0(\velocity_P1.n8093 ), 
    .C0(\velocity_P1.n782 ), .B0(\object_x_sig_P1[5] ), 
    .CE(\velocity_P1.n2886 ), .LSR(\velocity_P1.n2855 ), .CLK(game_clk_sig), 
    .CIN0(\velocity_P1.n8093 ), .CIN1(\velocity_P1.n11082 ), 
    .Q0(\object_x_sig_P1[5] ), .F0(\velocity_P1.n42[6] ), 
    .COUT0(\velocity_P1.n11082 ));
  velocity_P1_SLICE_57 \velocity_P1.SLICE_57 ( .DI1(\velocity_P1.n42[5] ), 
    .DI0(\velocity_P1.n42[4] ), .D1(\velocity_P1.n11079 ), 
    .C1(\velocity_P1.n782 ), .B1(\object_x_sig_P1[4] ), 
    .D0(\velocity_P1.n8091 ), .C0(\velocity_P1.n782 ), 
    .B0(\object_x_sig_P1[3] ), .CE(\velocity_P1.n2886 ), 
    .LSR(\velocity_P1.n2855 ), .CLK(game_clk_sig), .CIN0(\velocity_P1.n8091 ), 
    .CIN1(\velocity_P1.n11079 ), .Q0(\object_x_sig_P1[3] ), 
    .Q1(\object_x_sig_P1[4] ), .F0(\velocity_P1.n42[4] ), 
    .F1(\velocity_P1.n42[5] ), .COUT1(\velocity_P1.n8093 ), 
    .COUT0(\velocity_P1.n11079 ));
  SLICE_59 SLICE_59( .DI1(n3097), .DI0(n3099), .D1(\controller_sig_two[2] ), 
    .C1(flag_adj_641), .B1(prev_s_adj_639), .D0(\controller_sig_two[3] ), 
    .C0(prev_n_adj_637), .B0(flag_adj_641), .CLK(clk_sig), .Q0(prev_n_adj_637), 
    .Q1(prev_s_adj_639), .F0(n3099), .F1(n3097));
  SLICE_62 SLICE_62( .DI1(n3092), .DI0(n3096), .D1(\controller_sig_one[5] ), 
    .B1(flag_adj_641), .D0(\controller_sig_two[1] ), .C0(flag_adj_641), 
    .B0(prev_w_adj_640), .CLK(clk_sig), .Q0(prev_w_adj_640), .Q1(flag_adj_641), 
    .F0(n3096), .F1(n3092));
  vga_comms_SLICE_65 \vga_comms.SLICE_65 ( .DI1(\vga_comms.n17[1] ), 
    .DI0(\vga_comms.n17[0] ), .D1(\vga_comms.n2 ), .C1(\vga_comms.n3 ), 
    .D0(\vga_comms.n3 ), .CLK(\vga_comms.frame_clk_sig ), .Q0(\vga_comms.n3 ), 
    .Q1(\vga_comms.n2 ), .F0(\vga_comms.n17[0] ), .F1(\vga_comms.n17[1] ));
  vga_comms_SLICE_66 \vga_comms.SLICE_66 ( .DI0(\vga_comms.n17[2] ), 
    .D0(game_clk_sig), .C0(\vga_comms.n2 ), .B0(\vga_comms.n3 ), 
    .CLK(\vga_comms.frame_clk_sig ), .Q0(game_clk_sig), 
    .F0(\vga_comms.n17[2] ));
  NES_inst_SLICE_68 \NES_inst.SLICE_68 ( 
    .DI0(\NES_inst.output2[2].sig_000.FeedThruLUT ), 
    .D0(\NES_inst.output2[2] ), .CE(\NES_inst.output1_7__N_508 ), 
    .CLK(\NES_inst.NESclk ), .Q0(\NES_inst.output2[3] ), 
    .F0(\NES_inst.output2[2].sig_000.FeedThruLUT ));
  NES_inst_SLICE_69 \NES_inst.SLICE_69 ( 
    .DI1(\NES_inst.output2[0].sig_002.FeedThruLUT ), 
    .DI0(\NES_inst.output2[1].sig_001.FeedThruLUT ), 
    .D1(\NES_inst.output2[0] ), .D0(\NES_inst.output2[1] ), 
    .CE(\NES_inst.output1_7__N_508 ), .CLK(\NES_inst.NESclk ), 
    .Q0(\NES_inst.output2[2] ), .Q1(\NES_inst.output2[1] ), 
    .F0(\NES_inst.output2[1].sig_001.FeedThruLUT ), 
    .F1(\NES_inst.output2[0].sig_002.FeedThruLUT ));
  NES_inst_SLICE_71 \NES_inst.SLICE_71 ( 
    .DI0(\NES_inst.output1[4].sig_003.FeedThruLUT ), 
    .D0(\NES_inst.output1[4] ), .CE(\NES_inst.output1_7__N_508 ), 
    .CLK(\NES_inst.NESclk ), .Q0(\NES_inst.output1[5] ), 
    .F0(\NES_inst.output1[4].sig_003.FeedThruLUT ));
  NES_inst_SLICE_72 \NES_inst.SLICE_72 ( 
    .DI1(\NES_inst.output1[2].sig_005.FeedThruLUT ), 
    .DI0(\NES_inst.output1[3].sig_004.FeedThruLUT ), 
    .D1(\NES_inst.output1[2] ), .D0(\NES_inst.output1[3] ), 
    .CE(\NES_inst.output1_7__N_508 ), .CLK(\NES_inst.NESclk ), 
    .Q0(\NES_inst.output1[4] ), .Q1(\NES_inst.output1[3] ), 
    .F0(\NES_inst.output1[3].sig_004.FeedThruLUT ), 
    .F1(\NES_inst.output1[2].sig_005.FeedThruLUT ));
  NES_inst_SLICE_74 \NES_inst.SLICE_74 ( 
    .DI1(\NES_inst.output1[0].sig_007.FeedThruLUT ), 
    .DI0(\NES_inst.output1[1].sig_006.FeedThruLUT ), 
    .D1(\NES_inst.output1[0] ), .D0(\NES_inst.output1[1] ), 
    .CE(\NES_inst.output1_7__N_508 ), .CLK(\NES_inst.NESclk ), 
    .Q0(\NES_inst.output1[2] ), .Q1(\NES_inst.output1[1] ), 
    .F0(\NES_inst.output1[1].sig_006.FeedThruLUT ), 
    .F1(\NES_inst.output1[0].sig_007.FeedThruLUT ));
  color_SLICE_77 \color.SLICE_77 ( .DI1(\color.n53[1] ), .DI0(\color.n53[0] ), 
    .D1(\prev_x_sig_P1[1] ), .C1(\prev_x_sig_P2[1] ), .B1(trail_to_player), 
    .D0(\prev_x_sig_P1[0] ), .C0(\prev_x_sig_P2[0] ), .A0(trail_to_player), 
    .CE(n2861), .CLK(clk_sig), .Q0(\w_addr_sig[0] ), .Q1(\w_addr_sig[1] ), 
    .F0(\color.n53[0] ), .F1(\color.n53[1] ));
  color_SLICE_78 \color.SLICE_78 ( .DI1(\color.n5118 ), .DI0(\color.n3053 ), 
    .D1(\color.n23_adj_584 ), .C1(\color.n24 ), .B1(n2863), .A1(collision_p1), 
    .D0(collision_p1), .C0(n2863), .B0(collision_p2), .A0(\color.n9333 ), 
    .CE(\color.n52 ), .CLK(clk_sig), .Q0(collision_p2), .Q1(collision_p1), 
    .F0(\color.n3053 ), .F1(\color.n5118 ));
  SLICE_80 SLICE_80( .DI0(trail_to_player_N_159), .D0(trail_to_player), 
    .C0(trail_to_player_N_160), .CE(n2446), .CLK(clk_sig), 
    .Q0(trail_to_player), .F0(trail_to_player_N_159));
  SLICE_81 SLICE_81( .DI1(\color.n53[10] ), 
    .DI0(\trail_to_player.sig_008.FeedThruLUT ), .D1(\prev_y_sig_P1[4] ), 
    .C1(\prev_y_sig_P2[4] ), .B1(trail_to_player), .C0(trail_to_player), 
    .CE(n2861), .CLK(clk_sig), .Q0(\w_data_sig[0] ), .Q1(\w_addr_sig[10] ), 
    .F0(\trail_to_player.sig_008.FeedThruLUT ), .F1(\color.n53[10] ));
  color_SLICE_84 \color.SLICE_84 ( .DI1(\color.n53[8] ), .DI0(\color.n53[9] ), 
    .D1(\prev_y_sig_P2[2] ), .C1(\prev_y_sig_P1[2] ), .B1(trail_to_player), 
    .D0(\prev_y_sig_P2[3] ), .C0(\prev_y_sig_P1[3] ), .A0(trail_to_player), 
    .CE(n2861), .CLK(clk_sig), .Q0(\w_addr_sig[9] ), .Q1(\w_addr_sig[8] ), 
    .F0(\color.n53[9] ), .F1(\color.n53[8] ));
  color_SLICE_86 \color.SLICE_86 ( .DI1(\color.n53[6] ), .DI0(\color.n53[7] ), 
    .D1(\prev_y_sig_P1[0] ), .C1(\prev_y_sig_P2[0] ), .A1(trail_to_player), 
    .D0(\prev_y_sig_P1[1] ), .C0(\prev_y_sig_P2[1] ), .B0(trail_to_player), 
    .CE(n2861), .CLK(clk_sig), .Q0(\w_addr_sig[7] ), .Q1(\w_addr_sig[6] ), 
    .F0(\color.n53[7] ), .F1(\color.n53[6] ));
  color_SLICE_88 \color.SLICE_88 ( .DI1(\color.n53[4] ), .DI0(\color.n53[5] ), 
    .D1(\prev_x_sig_P2[4] ), .C1(\prev_x_sig_P1[4] ), .B1(trail_to_player), 
    .D0(\prev_x_sig_P2[5] ), .C0(\prev_x_sig_P1[5] ), .A0(trail_to_player), 
    .CE(n2861), .CLK(clk_sig), .Q0(\w_addr_sig[5] ), .Q1(\w_addr_sig[4] ), 
    .F0(\color.n53[5] ), .F1(\color.n53[4] ));
  color_SLICE_90 \color.SLICE_90 ( .DI1(\color.n53[2] ), .DI0(\color.n53[3] ), 
    .D1(\prev_x_sig_P1[2] ), .C1(\prev_x_sig_P2[2] ), .B1(trail_to_player), 
    .D0(\prev_x_sig_P1[3] ), .C0(\prev_x_sig_P2[3] ), .A0(trail_to_player), 
    .CE(n2861), .CLK(clk_sig), .Q0(\w_addr_sig[3] ), .Q1(\w_addr_sig[2] ), 
    .F0(\color.n53[3] ), .F1(\color.n53[2] ));
  color_SLICE_93 \color.SLICE_93 ( .DI1(\color.rgb_5__N_94[5] ), 
    .DI0(\color.rgb_5__N_94[4] ), .D1(\color.n9330 ), .C1(\color.n4_adj_568 ), 
    .B1(\color.n9604 ), .A1(\color.n5358 ), .D0(\color.n10408 ), 
    .C0(\color.n5362 ), .B0(\color.n5358 ), .LSR(valid_N_101), .CLK(clk_sig), 
    .Q0(rgb_out_c_4), .Q1(rgb_out_c_5), .F0(\color.rgb_5__N_94[4] ), 
    .F1(\color.rgb_5__N_94[5] ));
  color_SLICE_95 \color.SLICE_95 ( .DI0(\color.n10384 ), .D0(\color.n10381 ), 
    .C0(\controller_sig_one[0] ), .B0(\controller_sig_one[3] ), .A0(n1962), 
    .LSR(\color.n35_c ), .CLK(clk_sig), .Q0(rgb_out_c_2), .F0(\color.n10384 ));
  color_SLICE_98 \color.SLICE_98 ( .DI1(\n17_2$n2 ), .DI0(\n15$n1 ), 
    .D1(\color.n4797 ), .C1(\color.r_addr_sig[8] ), .B1(n525), 
    .A1(\row_sig[5] ), .D0(\color.r_addr_sig[9] ), .C0(\color.n4797 ), 
    .B0(\row_sig[6] ), .A0(n525), .CLK(clk_sig), .Q0(\color.r_addr_sig[9] ), 
    .Q1(\color.r_addr_sig[8] ), .F0(\n15$n1 ), .F1(\n17_2$n2 ));
  color_SLICE_100 \color.SLICE_100 ( .DI1(\n21_2$n4 ), .DI0(\n19$n3 ), 
    .D1(\color.n4797 ), .C1(\color.r_addr_sig[6] ), .B1(n525), 
    .A1(\row_sig[3] ), .D0(\color.r_addr_sig[7] ), .C0(\color.n4797 ), 
    .B0(\row_sig[4] ), .A0(n525), .CLK(clk_sig), .Q0(\color.r_addr_sig[7] ), 
    .Q1(\color.r_addr_sig[6] ), .F0(\n19$n3 ), .F1(\n21_2$n4 ));
  color_SLICE_102 \color.SLICE_102 ( .DI1(\n25$n6 ), .DI0(\n23$n5 ), .D1(n525), 
    .C1(\color.r_addr_sig[4] ), .B1(\color.mem_col[7] ), .A1(\color.n4797 ), 
    .D0(\color.r_addr_sig[5] ), .C0(\color.n4797 ), .B0(\color.mem_col[8] ), 
    .A0(n525), .CLK(clk_sig), .Q0(\color.r_addr_sig[5] ), 
    .Q1(\color.r_addr_sig[4] ), .F0(\n23$n5 ), .F1(\n25$n6 ));
  color_SLICE_104 \color.SLICE_104 ( .DI1(\n29$n8 ), .DI0(\n27$n7 ), 
    .D1(\color.n4797 ), .C1(\color.mem_col[5] ), .B1(\color.r_addr_sig[2] ), 
    .A1(n525), .D0(n525), .C0(\color.n4797 ), .B0(\color.mem_col[6] ), 
    .A0(\color.r_addr_sig[3] ), .CLK(clk_sig), .Q0(\color.r_addr_sig[3] ), 
    .Q1(\color.r_addr_sig[2] ), .F0(\n27$n7 ), .F1(\n29$n8 ));
  color_SLICE_106 \color.SLICE_106 ( .DI1(\n33$n10 ), .DI0(\n31$n9 ), 
    .D1(\color.n4797 ), .C1(\color.mem_col[3] ), .B1(\color.r_addr_sig[0] ), 
    .A1(n525), .D0(n525), .C0(\color.n4797 ), .B0(\color.r_addr_sig[1] ), 
    .A0(\color.mem_col[4] ), .CLK(clk_sig), .Q0(\color.r_addr_sig[1] ), 
    .Q1(\color.r_addr_sig[0] ), .F0(\n31$n9 ), .F1(\n33$n10 ));
  SLICE_110 SLICE_110( .DI1(\object_x_sig_P2[1].sig_014.FeedThruLUT ), 
    .DI0(\object_x_sig_P2[0].sig_009.FeedThruLUT ), .C1(\object_x_sig_P2[1] ), 
    .D0(\object_x_sig_P2[0] ), .CE(flag_adj_642), .CLK(game_clk_sig), 
    .Q0(\prev_x_sig_P2[0] ), .Q1(\prev_x_sig_P2[1] ), 
    .F0(\object_x_sig_P2[0].sig_009.FeedThruLUT ), 
    .F1(\object_x_sig_P2[1].sig_014.FeedThruLUT ));
  velocity_P2_SLICE_112 \velocity_P2.SLICE_112 ( .DI1(\velocity_P2.n8557 ), 
    .DI0(\velocity_P2.n8553 ), .D1(\velocity_P2.n6 ), 
    .C1(\object_y_sig_P2[3] ), .B1(\object_y_sig_P2[4] ), 
    .A1(\encoded_velocity_sig2[0] ), .D0(\object_y_sig_P2[3] ), 
    .C0(\velocity_P2.n6 ), .B0(\encoded_velocity_sig2[0] ), .CE(n3137), 
    .LSR(\velocity_P2.n2873 ), .CLK(game_clk_sig), .Q0(\object_y_sig_P2[3] ), 
    .Q1(\object_y_sig_P2[4] ), .F0(\velocity_P2.n8553 ), 
    .F1(\velocity_P2.n8557 ));
  velocity_P2_SLICE_113 \velocity_P2.SLICE_113 ( .DI1(\velocity_P2.n2532 ), 
    .DI0(\velocity_P2.n8554 ), .D1(\object_y_sig_P2[1] ), 
    .C1(\object_y_sig_P2[0] ), .A1(\encoded_velocity_sig2[0] ), 
    .D0(\encoded_velocity_sig2[0] ), .C0(\object_y_sig_P2[1] ), 
    .B0(\object_y_sig_P2[0] ), .A0(\object_y_sig_P2[2] ), .CE(n3137), 
    .LSR(\velocity_P2.n2873 ), .CLK(game_clk_sig), .Q0(\object_y_sig_P2[2] ), 
    .Q1(\object_y_sig_P2[1] ), .F0(\velocity_P2.n8554 ), 
    .F1(\velocity_P2.n2532 ));
  SLICE_115 SLICE_115( .DI1(\object_x_sig_P2[4].sig_011.FeedThruLUT ), 
    .DI0(\object_x_sig_P2[5].sig_010.FeedThruLUT ), .D1(\object_x_sig_P2[4] ), 
    .D0(\object_x_sig_P2[5] ), .CE(flag_adj_642), .CLK(game_clk_sig), 
    .Q0(\prev_x_sig_P2[5] ), .Q1(\prev_x_sig_P2[4] ), 
    .F0(\object_x_sig_P2[5].sig_010.FeedThruLUT ), 
    .F1(\object_x_sig_P2[4].sig_011.FeedThruLUT ));
  SLICE_117 SLICE_117( .DI1(\object_x_sig_P2[2].sig_013.FeedThruLUT ), 
    .DI0(\object_x_sig_P2[3].sig_012.FeedThruLUT ), .D1(\object_x_sig_P2[2] ), 
    .D0(\object_x_sig_P2[3] ), .CE(flag_adj_642), .CLK(game_clk_sig), 
    .Q0(\prev_x_sig_P2[3] ), .Q1(\prev_x_sig_P2[2] ), 
    .F0(\object_x_sig_P2[3].sig_012.FeedThruLUT ), 
    .F1(\object_x_sig_P2[2].sig_013.FeedThruLUT ));
  SLICE_120 SLICE_120( .DI0(\object_y_sig_P2[4].sig_015.FeedThruLUT ), 
    .D0(\object_y_sig_P2[4] ), .CE(flag_adj_642), .CLK(game_clk_sig), 
    .Q0(\prev_y_sig_P2[4] ), .F0(\object_y_sig_P2[4].sig_015.FeedThruLUT ));
  SLICE_121 SLICE_121( .DI1(\object_y_sig_P2[2].sig_017.FeedThruLUT ), 
    .DI0(\object_y_sig_P2[3].sig_016.FeedThruLUT ), .D1(\object_y_sig_P2[2] ), 
    .D0(\object_y_sig_P2[3] ), .CE(flag_adj_642), .CLK(game_clk_sig), 
    .Q0(\prev_y_sig_P2[3] ), .Q1(\prev_y_sig_P2[2] ), 
    .F0(\object_y_sig_P2[3].sig_016.FeedThruLUT ), 
    .F1(\object_y_sig_P2[2].sig_017.FeedThruLUT ));
  SLICE_123 SLICE_123( .DI1(\object_y_sig_P2[0].sig_019.FeedThruLUT ), 
    .DI0(\object_y_sig_P2[1].sig_018.FeedThruLUT ), .D1(\object_y_sig_P2[0] ), 
    .D0(\object_y_sig_P2[1] ), .CE(flag_adj_642), .CLK(game_clk_sig), 
    .Q0(\prev_y_sig_P2[1] ), .Q1(\prev_y_sig_P2[0] ), 
    .F0(\object_y_sig_P2[1].sig_018.FeedThruLUT ), 
    .F1(\object_y_sig_P2[0].sig_019.FeedThruLUT ));
  SLICE_127 SLICE_127( .DI1(n3101), .DI0(n3110), .D1(prev_s), .C1(flag), 
    .B1(\controller_sig_one[2] ), .D0(flag), .C0(\controller_sig_one[5] ), 
    .CLK(clk_sig), .Q0(flag), .Q1(prev_s), .F0(n3110), .F1(n3101));
  SLICE_129 SLICE_129( .DI0(n3103), .D0(prev_n), .C0(flag), 
    .B0(\controller_sig_one[3] ), .CLK(clk_sig), .Q0(prev_n), .F0(n3103));
  SLICE_130 SLICE_130( .DI1(n3100), .DI0(n3102), .D1(prev_w), .C1(flag), 
    .A1(\controller_sig_one[1] ), .D0(prev_e), .C0(\controller_sig_one[0] ), 
    .B0(flag), .CLK(clk_sig), .Q0(prev_e), .Q1(prev_w), .F0(n3102), .F1(n3100));
  SLICE_134 SLICE_134( .DI1(\object_x_sig_P1[1].sig_025.FeedThruLUT ), 
    .DI0(\object_x_sig_P1[0].sig_020.FeedThruLUT ), .D1(\object_x_sig_P1[1] ), 
    .D0(\object_x_sig_P1[0] ), .CE(flag_adj_636), .CLK(game_clk_sig), 
    .Q0(\prev_x_sig_P1[0] ), .Q1(\prev_x_sig_P1[1] ), 
    .F0(\object_x_sig_P1[0].sig_020.FeedThruLUT ), 
    .F1(\object_x_sig_P1[1].sig_025.FeedThruLUT ));
  velocity_P1_SLICE_136 \velocity_P1.SLICE_136 ( .DI1(\velocity_P1.n8555 ), 
    .DI0(\velocity_P1.n8556 ), .D1(\object_y_sig_P1[3] ), 
    .C1(\velocity_P1.n6 ), .B1(\encoded_velocity_sig1[0] ), 
    .D0(\velocity_P1.n6 ), .C0(\object_y_sig_P1[4] ), 
    .B0(\encoded_velocity_sig1[0] ), .A0(\object_y_sig_P1[3] ), .CE(n3132), 
    .LSR(\velocity_P1.n2855 ), .CLK(game_clk_sig), .Q0(\object_y_sig_P1[4] ), 
    .Q1(\object_y_sig_P1[3] ), .F0(\velocity_P1.n8556 ), 
    .F1(\velocity_P1.n8555 ));
  velocity_P1_SLICE_138 \velocity_P1.SLICE_138 ( .DI1(\velocity_P1.n2524 ), 
    .DI0(\velocity_P1.n8558 ), .D1(\object_y_sig_P1[1] ), 
    .C1(\object_y_sig_P1[0] ), .B1(\encoded_velocity_sig1[0] ), 
    .D0(\object_y_sig_P1[2] ), .C0(\object_y_sig_P1[1] ), 
    .B0(\object_y_sig_P1[0] ), .A0(\encoded_velocity_sig1[0] ), .CE(n3132), 
    .LSR(\velocity_P1.n2855 ), .CLK(game_clk_sig), .Q0(\object_y_sig_P1[2] ), 
    .Q1(\object_y_sig_P1[1] ), .F0(\velocity_P1.n8558 ), 
    .F1(\velocity_P1.n2524 ));
  SLICE_140 SLICE_140( .DI1(\object_x_sig_P1[4].sig_022.FeedThruLUT ), 
    .DI0(\object_x_sig_P1[5].sig_021.FeedThruLUT ), .D1(\object_x_sig_P1[4] ), 
    .D0(\object_x_sig_P1[5] ), .CE(flag_adj_636), .CLK(game_clk_sig), 
    .Q0(\prev_x_sig_P1[5] ), .Q1(\prev_x_sig_P1[4] ), 
    .F0(\object_x_sig_P1[5].sig_021.FeedThruLUT ), 
    .F1(\object_x_sig_P1[4].sig_022.FeedThruLUT ));
  SLICE_142 SLICE_142( .DI1(\object_x_sig_P1[2].sig_024.FeedThruLUT ), 
    .DI0(\object_x_sig_P1[3].sig_023.FeedThruLUT ), .D1(\object_x_sig_P1[2] ), 
    .D0(\object_x_sig_P1[3] ), .CE(flag_adj_636), .CLK(game_clk_sig), 
    .Q0(\prev_x_sig_P1[3] ), .Q1(\prev_x_sig_P1[2] ), 
    .F0(\object_x_sig_P1[3].sig_023.FeedThruLUT ), 
    .F1(\object_x_sig_P1[2].sig_024.FeedThruLUT ));
  SLICE_146 SLICE_146( .DI1(\object_y_sig_P1[2].sig_028.FeedThruLUT ), 
    .DI0(\object_y_sig_P1[3].sig_027.FeedThruLUT ), .D1(\object_y_sig_P1[2] ), 
    .D0(\object_y_sig_P1[3] ), .CE(flag_adj_636), .CLK(game_clk_sig), 
    .Q0(\prev_y_sig_P1[3] ), .Q1(\prev_y_sig_P1[2] ), 
    .F0(\object_y_sig_P1[3].sig_027.FeedThruLUT ), 
    .F1(\object_y_sig_P1[2].sig_028.FeedThruLUT ));
  SLICE_148 SLICE_148( .DI1(\object_y_sig_P1[0].sig_030.FeedThruLUT ), 
    .DI0(\object_y_sig_P1[1].sig_029.FeedThruLUT ), .D1(\object_y_sig_P1[0] ), 
    .D0(\object_y_sig_P1[1] ), .CE(flag_adj_636), .CLK(game_clk_sig), 
    .Q0(\prev_y_sig_P1[1] ), .Q1(\prev_y_sig_P1[0] ), 
    .F0(\object_y_sig_P1[1].sig_029.FeedThruLUT ), 
    .F1(\object_y_sig_P1[0].sig_030.FeedThruLUT ));
  RAM_SLICE_151 \RAM.SLICE_151 ( 
    .DI1(\RAM.r_data_1__N_464[0].sig_032.FeedThruLUT ), 
    .DI0(\RAM.r_data_1__N_464[1].sig_031.FeedThruLUT ), 
    .D1(\RAM.r_data_1__N_464[0] ), .C0(\RAM.r_data_1__N_464[1] ), 
    .CLK(clk_sig), .Q0(\r_data_sig[1] ), .Q1(\r_data_sig[0] ), 
    .F0(\RAM.r_data_1__N_464[1].sig_031.FeedThruLUT ), 
    .F1(\RAM.r_data_1__N_464[0].sig_032.FeedThruLUT ));
  color_SLICE_153 \color.SLICE_153 ( .D1(\color.n18_adj_614 ), 
    .C1(\color.n18_adj_561 ), .B1(\color.read_b_N_369[9] ), .A1(\col_sig[9] ), 
    .D0(\color.n1351 ), .C0(\color.n16_adj_560 ), .B0(\prev_y_sig_P2[4] ), 
    .A0(\row_sig[8] ), .F0(\color.n18_adj_561 ), .F1(\color.n6_adj_619 ));
  color_SLICE_154 \color.SLICE_154 ( .D1(\prev_y_sig_P2[4] ), 
    .C1(\color.n14_adj_562 ), .B1(\row_sig[7] ), .A1(\color.n1351 ), 
    .D0(\color.n1344 ), .C0(\color.n12_adj_599 ), .B0(\prev_y_sig_P2[3] ), 
    .A0(\row_sig[6] ), .F0(\color.n14_adj_562 ), .F1(\color.n16_adj_560 ));
  color_SLICE_155 \color.SLICE_155 ( .D1(\color.n16_adj_606 ), 
    .C1(\color.n1315 ), .B1(\row_sig[8] ), .A1(\object_y_sig_P2[4] ), 
    .D0(\object_y_sig_P2[2] ), .C0(\object_y_sig_P2[3] ), 
    .B0(\object_y_sig_P2[1] ), .A0(\object_y_sig_P2[0] ), .F0(\color.n1315 ), 
    .F1(\color.n18_adj_600 ));
  color_SLICE_156 \color.SLICE_156 ( .D1(\color.n1315 ), 
    .C1(\color.n14_adj_607 ), .B1(\row_sig[7] ), .A1(\object_y_sig_P2[4] ), 
    .D0(\color.n1308 ), .C0(\color.n12_adj_610 ), .B0(\row_sig[6] ), 
    .A0(\object_y_sig_P2[3] ), .F0(\color.n14_adj_607 ), 
    .F1(\color.n16_adj_606 ));
  direction_P2_SLICE_157 \direction_P2.SLICE_157 ( 
    .C1(\controller_sig_two[2] ), .A1(prev_n_adj_637), .D0(\NES_inst.n2644 ), 
    .C0(\NES_inst.output2[2] ), .B0(\NES_inst.n9372 ), 
    .A0(\controller_sig_two[2] ), .F0(\controller_sig_two[2] ), 
    .F1(\direction_P2.n20 ));
  direction_P2_SLICE_159 \direction_P2.SLICE_159 ( .D1(prev_w_adj_640), 
    .C1(\controller_sig_two[0] ), .D0(\NES_inst.n2644 ), .C0(\NES_inst.n9372 ), 
    .B0(\controller_sig_two[0] ), .A0(\NES_inst.output2[0] ), 
    .F0(\controller_sig_two[0] ), .F1(\direction_P2.n15 ));
  direction_P2_SLICE_161 \direction_P2.SLICE_161 ( .D1(prev_s_adj_639), 
    .C1(\controller_sig_two[3] ), .D0(\NES_inst.n2644 ), 
    .C0(\NES_inst.output2[3] ), .B0(\NES_inst.n9372 ), 
    .A0(\controller_sig_two[3] ), .F0(\controller_sig_two[3] ), 
    .F1(\direction_P2.n10 ));
  direction_P2_SLICE_163 \direction_P2.SLICE_163 ( .D1(flag_adj_641), 
    .C1(\controller_sig_two[1] ), .B1(prev_e_adj_638), 
    .D0(\controller_sig_two[1] ), .C0(\NES_inst.output2[1] ), 
    .B0(\NES_inst.n9372 ), .A0(\NES_inst.n2644 ), .F0(\controller_sig_two[1] ), 
    .F1(\direction_P2.n6 ));
  vga_comms_SLICE_165 \vga_comms.SLICE_165 ( .D1(\row_sig[8] ), 
    .C1(\row_sig[7] ), .B1(\row_sig[6] ), .D0(\row_sig[3] ), 
    .C0(\vga_comms.n6_adj_630 ), .B0(n2762), .A0(n6), .F0(n9892), .F1(n2762));
  color_SLICE_166 \color.SLICE_166 ( .D1(n99), .C1(n4262), .A1(valid_N_101), 
    .D0(n9892), .C0(n2762), .B0(n109), .A0(\row_sig[9] ), .F0(n4262), 
    .F1(\color.n7 ));
  vga_comms_SLICE_167 \vga_comms.SLICE_167 ( .D1(n2762), .C1(\vga_comms.n10 ), 
    .B1(\row_sig[5] ), .A1(n2456), .D0(\row_sig[3] ), .B0(\row_sig[4] ), 
    .F0(\vga_comms.n10 ), .F1(\vga_comms.n16 ));
  vga_comms_SLICE_168 \vga_comms.SLICE_168 ( .D1(n2817), .C1(\vga_comms.n12 ), 
    .B1(\row_sig[5] ), .A1(\vga_comms.n16 ), .D0(n2483), .C0(\row_sig[9] ), 
    .B0(\col_sig[3] ), .F0(\vga_comms.n12 ), .F1(\vga_comms.n71 ));
  vga_comms_SLICE_169 \vga_comms.SLICE_169 ( .D1(\color.n4797 ), .C1(n525), 
    .B1(\color.r_addr_sig[0] ), .A1(\color.mem_col[3] ), 
    .D0(\vga_comms.n4931 ), .C0(n5157), .B0(\row_sig[9] ), .A0(n5131), 
    .F0(n525), .F1(n33));
  color_SLICE_170 \color.SLICE_170 ( .D1(\color.r_addr_sig[10] ), 
    .C1(\color.n4797 ), .B1(n525), .A1(\row_sig[7] ), .D0(n5157), 
    .C0(valid_N_101), .A0(n525), .F0(\color.n4797 ), .F1(n13));
  NES_inst_SLICE_171 \NES_inst.SLICE_171 ( .DI1(n3104), .D1(n2680), 
    .C1(\controller_sig_one[5] ), .B1(\vga_comms.n57 ), .A1(start_collision), 
    .D0(\NES_inst.n2644 ), .C0(\NES_inst.output1[5] ), .B0(\NES_inst.n9372 ), 
    .A0(\controller_sig_one[5] ), .CLK(clk_sig), .Q1(start_collision), 
    .F0(\controller_sig_one[5] ), .F1(n3104));
  color_SLICE_172 \color.SLICE_172 ( .D1(\controller_sig_one[1] ), 
    .C1(\color.n1975 ), .A1(\controller_sig_one[5] ), 
    .D0(\color.read_b_N_192 ), .C0(read_b_N_200), .B0(n2747), 
    .A0(read_b_N_197), .F0(\color.n1975 ), .F1(\color.n9883 ));
  NES_inst_SLICE_173 \NES_inst.SLICE_173 ( .D1(prev_e), 
    .C1(\controller_sig_one[1] ), .A1(flag), .D0(\controller_sig_one[1] ), 
    .C0(\NES_inst.n2644 ), .B0(\NES_inst.output1[1] ), .A0(\NES_inst.n9372 ), 
    .F0(\controller_sig_one[1] ), .F1(n536));
  NES_inst_SLICE_175 \NES_inst.SLICE_175 ( .D1(prev_n), 
    .C1(\controller_sig_one[2] ), .B1(\controller_sig_one[0] ), .A1(prev_w), 
    .D0(\controller_sig_one[2] ), .C0(\NES_inst.n2644 ), 
    .B0(\NES_inst.output1[2] ), .A0(\NES_inst.n9372 ), 
    .F0(\controller_sig_one[2] ), .F1(n9366));
  NES_inst_SLICE_177 \NES_inst.SLICE_177 ( .D1(\color.n10393 ), 
    .C1(\controller_sig_one[0] ), .B1(\controller_sig_one[3] ), .A1(n1962), 
    .D0(\controller_sig_one[0] ), .C0(\NES_inst.n2644 ), 
    .B0(\NES_inst.output1[0] ), .A0(\NES_inst.n9372 ), 
    .F0(\controller_sig_one[0] ), .F1(\color.n10396 ));
  color_SLICE_178 \color.SLICE_178 ( .D0(n1962), .C0(\color.n10405 ), 
    .B0(\controller_sig_one[0] ), .A0(\controller_sig_one[3] ), 
    .F0(\color.n10408 ));
  NES_inst_SLICE_179 \NES_inst.SLICE_179 ( .D1(prev_s), 
    .C1(\controller_sig_one[3] ), .D0(\controller_sig_one[3] ), 
    .C0(\NES_inst.n2644 ), .B0(\NES_inst.output1[3] ), .A0(\NES_inst.n9372 ), 
    .F0(\controller_sig_one[3] ), .F1(n10));
  direction_P1_SLICE_180 \direction_P1.SLICE_180 ( .D0(n536), .C0(n9366), 
    .B0(prev_s), .A0(\controller_sig_one[3] ), .F0(\direction_P1.n9367 ));
  color_SLICE_181 \color.SLICE_181 ( .D1(n5131), .C1(\color.n5358 ), 
    .B1(\vga_comms.n4931 ), .A1(\row_sig[9] ), .D0(collision_p1), 
    .C0(\color.n9590 ), .B0(\row_sig[9] ), .F0(\color.n5358 ), 
    .F1(\color.n2185 ));
  color_SLICE_183 \color.SLICE_183 ( .D1(\color.n1975 ), 
    .C1(\color.n525_2[4] ), .B1(n1973), .A1(collision_p1), .D0(\color.n9194 ), 
    .C0(\color.read_b_N_183 ), .B0(collision_p2), .A0(\color.n4871 ), 
    .F0(\color.n525_2[4] ), .F1(\color.n10399 ));
  color_SLICE_184 \color.SLICE_184 ( .D1(\color.n1964 ), .C1(\color.n10402 ), 
    .B1(\controller_sig_one[2] ), .A1(n1962), .D0(\controller_sig_one[1] ), 
    .C0(\color.n10399 ), .B0(\controller_sig_one[5] ), .A0(n1973), 
    .F0(\color.n10402 ), .F1(\color.n10405 ));
  color_SLICE_185 \color.SLICE_185 ( .D1(\color.n1964 ), .C1(\color.n10390 ), 
    .B1(\controller_sig_one[2] ), .A1(n1962), .D0(\controller_sig_one[1] ), 
    .C0(\color.n10387 ), .B0(n1973), .A0(\controller_sig_one[5] ), 
    .F0(\color.n10390 ), .F1(\color.n10393 ));
  color_SLICE_187 \color.SLICE_187 ( .D1(\controller_sig_one[0] ), 
    .C1(\color.n10423 ), .B1(n1962), .A1(\controller_sig_one[3] ), 
    .D0(\color.n1964 ), .C0(\color.n9885 ), .B0(n1962), 
    .A0(\controller_sig_one[2] ), .F0(\color.n10423 ), .F1(\color.n10426 ));
  color_SLICE_189 \color.SLICE_189 ( .D1(n2747), .C1(read_b_N_197), 
    .D0(\color.n8527 ), .C0(\color.n4_adj_547 ), .B0(\color.n2813 ), 
    .A0(\col_sig[5] ), .F0(read_b_N_197), .F1(\vga_comms.n57 ));
  color_SLICE_190 \color.SLICE_190 ( .D1(\object_x_sig_P2[2] ), 
    .B1(\col_sig[5] ), .D0(n5079), .C0(\col_sig[5] ), .B0(\col_sig[1] ), 
    .A0(\col_sig[0] ), .F0(\color.n8527 ), .F1(\color.n3_adj_524 ));
  color_SLICE_191 \color.SLICE_191 ( .D1(\col_sig[5] ), 
    .C1(\color.n4_adj_551 ), .B1(\col_sig[6] ), .A1(\col_sig[4] ), 
    .D0(\col_sig[2] ), .C0(\col_sig[1] ), .B0(\col_sig[3] ), .A0(\col_sig[0] ), 
    .F0(\color.n4_adj_551 ), .F1(\color.n9630 ));
  color_SLICE_192 \color.SLICE_192 ( .D1(n2747), .C1(\color.read_b_N_185 ), 
    .D0(\color.n9630 ), .C0(\color.n4_adj_550 ), .B0(\col_sig[6] ), 
    .A0(\color.n2780 ), .F0(\color.read_b_N_185 ), .F1(\color.read_b_N_183 ));
  color_SLICE_193 \color.SLICE_193 ( .D1(\color.n1975 ), 
    .C1(\color.n525_2[3] ), .B1(collision_p1), .A1(n1973), 
    .D0(\color.read_b_N_185 ), .C0(\color.n516[3] ), .B0(collision_p2), 
    .A0(n2747), .F0(\color.n525_2[3] ), .F1(\color.n10387 ));
  color_SLICE_195 \color.SLICE_195 ( .D1(\color.n1964 ), .C1(\color.n10414 ), 
    .B1(\controller_sig_one[2] ), .A1(n1962), .D0(\controller_sig_one[1] ), 
    .C0(\color.n10411 ), .B0(n1973), .A0(\controller_sig_one[5] ), 
    .F0(\color.n10414 ), .F1(\color.n10417 ));
  color_SLICE_196 \color.SLICE_196 ( .D1(\color.n9326 ), .C1(\color.n10420 ), 
    .B1(\row_sig[9] ), .A1(collision_p2), .D0(n1962), .C0(\color.n10417 ), 
    .B0(\controller_sig_one[0] ), .A0(\controller_sig_one[3] ), 
    .F0(\color.n10420 ), .F1(\color.n4_adj_568 ));
  color_SLICE_197 \color.SLICE_197 ( .D1(\color.n1975 ), 
    .C1(\color.n525_2[5] ), .B1(collision_p1), .A1(n1973), .D0(collision_p2), 
    .C0(\color.n516[5] ), .B0(n2747), .A0(\color.read_b_N_185 ), 
    .F0(\color.n525_2[5] ), .F1(\color.n10411 ));
  color_SLICE_199 \color.SLICE_199 ( .D1(\color.n1975 ), 
    .C1(\color.n525_2[2] ), .B1(collision_p1), .A1(n1973), 
    .D0(\r_data_sig[1] ), .C0(\color.read_b_N_185 ), .B0(n2747), .A0(n2863), 
    .F0(\color.n525_2[2] ), .F1(\color.n10375 ));
  color_SLICE_200 \color.SLICE_200 ( .D1(\color.n1964 ), .C1(\color.n10378 ), 
    .B1(\controller_sig_one[2] ), .A1(n1962), .D0(\controller_sig_one[5] ), 
    .C0(\color.n10375 ), .B0(n1973), .A0(\controller_sig_one[1] ), 
    .F0(\color.n10378 ), .F1(\color.n10381 ));
  color_SLICE_201 \color.SLICE_201 ( .D1(\row_sig[3] ), .C1(\color.n9344 ), 
    .B1(n6), .A1(\row_sig[9] ), .D0(n5131), .C0(\row_sig[3] ), 
    .B0(\row_sig[2] ), .A0(\row_sig[4] ), .F0(\color.n9344 ), .F1(vsync_out_c));
  vga_comms_SLICE_203 \vga_comms.SLICE_203 ( .D1(\vga_comms.n71 ), 
    .C1(trail_to_player_N_160), .B1(start_collision), 
    .D0(trail_to_player_N_160), .C0(start_collision), .F0(\vga_comms.n9348 ), 
    .F1(n5438));
  color_SLICE_204 \color.SLICE_204 ( .D1(start_collision), 
    .C1(trail_to_player_N_160), .D0(\color.n16_adj_572 ), .C0(\color.n20 ), 
    .B0(\color.memoryBC[8] ), .A0(\color.memoryBC[4] ), 
    .F0(trail_to_player_N_160), .F1(n5437));
  vga_comms_SLICE_205 \vga_comms.SLICE_205 ( .D1(n5131), 
    .C1(\vga_comms.n4931 ), .A1(\row_sig[9] ), .D0(\col_sig[8] ), 
    .C0(\col_sig[7] ), .A0(\col_sig[9] ), .F0(\vga_comms.n4931 ), .F1(val_sig));
  vga_comms_SLICE_207 \vga_comms.SLICE_207 ( .D1(valid_N_101), 
    .C1(\vga_comms.n5075 ), .B1(start_collision), .D0(n5131), 
    .C0(\row_sig[9] ), .B0(\vga_comms.n4931 ), .F0(\vga_comms.n5075 ), 
    .F1(n3120));
  vga_comms_SLICE_209 \vga_comms.SLICE_209 ( .D1(\r_data_sig[1] ), .C1(n2863), 
    .A1(collision_p1), .D0(\col_sig[9] ), .C0(\row_sig[8] ), .B0(\row_sig[9] ), 
    .F0(n2863), .F1(\color.n516[3] ));
  color_SLICE_210 \color.SLICE_210 ( .D1(\color.n9883 ), .C1(\color.n9893 ), 
    .B1(n1973), .A1(\color.n1975 ), .D0(\color.n3_adj_556 ), 
    .C0(\color.read_b_N_185 ), .B0(n2747), .A0(n2863), .F0(\color.n9893 ), 
    .F1(\color.n9885 ));
  vga_comms_SLICE_211 \vga_comms.SLICE_211 ( .D1(\object_y_sig_P1[1] ), 
    .C1(\row_sig[4] ), .D0(\row_sig[5] ), .B0(\row_sig[4] ), .F0(n109), 
    .F1(\color.n9 ));
  vga_comms_SLICE_212 \vga_comms.SLICE_212 ( .D1(n109), .C1(\vga_comms.n2800 ), 
    .B1(\vga_comms.row_sig[0]_2 ), .A1(\row_sig[1] ), .D0(\row_sig[3] ), 
    .B0(\row_sig[2] ), .F0(\vga_comms.n2800 ), .F1(\vga_comms.n8550 ));
  vga_comms_SLICE_213 \vga_comms.SLICE_213 ( .D1(n4262), .C1(read_b_N_217), 
    .A1(n4), .D0(n2754), .C0(\vga_comms.n8_adj_635 ), .B0(n2762), 
    .A0(\vga_comms.n8550 ), .F0(read_b_N_217), .F1(n1962));
  color_SLICE_214 \color.SLICE_214 ( .D1(\color.n8503 ), .C1(\color.n5087 ), 
    .B1(\color.n2494 ), .A1(\color.n2813 ), .D0(\col_sig[3] ), 
    .C0(\col_sig[5] ), .B0(\col_sig[4] ), .A0(n2483), .F0(\color.n5087 ), 
    .F1(n4));
  vga_comms_SLICE_215 \vga_comms.SLICE_215 ( .C1(n1963), .A1(read_b_N_217), 
    .D0(read_b_N_209), .C0(n4), .B0(n2747), .A0(n4262), .F0(n1963), 
    .F1(\color.n1964 ));
  color_SLICE_216 \color.SLICE_216 ( .D1(\row_sig[6] ), .C1(read_b_N_209), 
    .B1(\row_sig[9] ), .A1(n8513), .D0(\color.n2494 ), .C0(\color.n4_adj_551 ), 
    .B0(\col_sig[4] ), .A0(\color.n8_adj_549 ), .F0(read_b_N_209), 
    .F1(\vga_comms.n8_adj_635 ));
  vga_comms_SLICE_217 \vga_comms.SLICE_217 ( .D1(n4262), .C1(n99), 
    .D0(\color.n8_adj_613 ), .C0(\color.n2494 ), .B0(\color.n8_adj_549 ), 
    .A0(\col_sig[4] ), .F0(n99), .F1(read_b_N_200));
  color_SLICE_220 \color.SLICE_220 ( .D1(n2762), .C1(\color.n8_adj_554 ), 
    .B1(\row_sig[5] ), .A1(\row_sig[9] ), .D0(\row_sig[1] ), .C0(\row_sig[3] ), 
    .B0(\row_sig[2] ), .A0(\row_sig[4] ), .F0(\color.n8_adj_554 ), .F1(n2747));
  color_SLICE_222 \color.SLICE_222 ( .D1(\object_x_sig_P2[0] ), .C1(n2483), 
    .A1(\col_sig[3] ), .D0(\col_sig[2] ), .C0(\col_sig[1] ), .B0(\col_sig[0] ), 
    .F0(n2483), .F1(\color.n8_adj_563 ));
  vga_comms_SLICE_223 \vga_comms.SLICE_223 ( .D1(n8), .C1(\vga_comms.n8_c ), 
    .B1(\vga_comms.n2869 ), .A1(\vga_comms.n12_adj_631 ), .D0(\row_sig[7] ), 
    .C0(\row_sig[5] ), .F0(\vga_comms.n8_c ), .F1(\vga_comms.n3073 ));
  vga_comms_SLICE_225 \vga_comms.SLICE_225 ( .D1(\row_sig[9] ), 
    .C1(\vga_comms.n2636 ), .B1(\row_sig[8] ), .A1(\row_sig[6] ), 
    .D0(\row_sig[1] ), .C0(\vga_comms.row_sig[0]_2 ), .B0(\row_sig[4] ), 
    .F0(\vga_comms.n2636 ), .F1(\vga_comms.n12_adj_631 ));
  vga_comms_SLICE_227 \vga_comms.SLICE_227 ( .D1(\col_sig[0] ), .C1(n5079), 
    .B1(\col_sig[9] ), .A1(n2629), .D0(\col_sig[2] ), .C0(\col_sig[4] ), 
    .A0(\col_sig[3] ), .F0(n5079), .F1(\vga_comms.n10_adj_633 ));
  vga_comms_SLICE_229 \vga_comms.SLICE_229 ( .D1(\col_sig[8] ), 
    .C1(\vga_comms.n8_adj_634 ), .B1(\col_sig[7] ), .A1(\col_sig[9] ), 
    .D0(\col_sig[5] ), .C0(\col_sig[6] ), .B0(\col_sig[4] ), 
    .F0(\vga_comms.n8_adj_634 ), .F1(hsync_N_45));
  vga_comms_SLICE_231 \vga_comms.SLICE_231 ( .D1(\prev_y_sig_P1[0] ), 
    .C1(n2456), .B1(\row_sig[3] ), .D0(\row_sig[1] ), 
    .C0(\vga_comms.row_sig[0]_2 ), .B0(\row_sig[2] ), .F0(n2456), 
    .F1(\color.n8_adj_627 ));
  color_SLICE_232 \color.SLICE_232 ( .D1(\object_y_sig_P1[1] ), 
    .C1(\color.n8_c ), .A1(\row_sig[4] ), .D0(\row_sig[3] ), 
    .C0(\object_y_sig_P1[0] ), .B0(n2456), .F0(\color.n8_c ), 
    .F1(\color.n10_adj_515 ));
  vga_comms_SLICE_233 \vga_comms.SLICE_233 ( .D1(n5131), .C1(\row_sig[9] ), 
    .B1(start_collision), .A1(trail_to_player_N_160), .D0(\row_sig[9] ), 
    .C0(n5131), .A0(start_collision), .F0(n2446), .F1(n2861));
  vga_comms_SLICE_234 \vga_comms.SLICE_234 ( .D1(\vga_comms.n4931 ), 
    .C1(n5131), .B1(\row_sig[9] ), .D0(\row_sig[6] ), .C0(\row_sig[5] ), 
    .B0(\row_sig[7] ), .A0(\row_sig[8] ), .F0(n5131), .F1(valid_N_101));
  vga_comms_SLICE_237 \vga_comms.SLICE_237 ( .D1(\row_sig[9] ), .C1(n5131), 
    .B1(\vga_comms.n2636 ), .A1(\vga_comms.n2800 ), .D0(n5131), .C0(n5437), 
    .B0(\vga_comms.n71 ), .A0(\row_sig[9] ), .F0(n2858), 
    .F1(\vga_comms.frame_clk_sig ));
  vga_comms_SLICE_239 \vga_comms.SLICE_239 ( .D1(\col_sig[8] ), .C1(n2629), 
    .B1(\col_sig[9] ), .D0(\col_sig[5] ), .C0(\col_sig[6] ), .A0(\col_sig[7] ), 
    .F0(n2629), .F1(\color.n2494 ));
  color_SLICE_240 \color.SLICE_240 ( .D1(\color.n16_adj_612 ), 
    .C1(\color.read_b_N_369[8] ), .B1(\col_sig[8] ), .D0(n2629), 
    .C0(\col_sig[8] ), .B0(\col_sig[9] ), .A0(\col_sig[4] ), .F0(n2817), 
    .F1(\color.n18_adj_614 ));
  color_SLICE_244 \color.SLICE_244 ( .D1(\prev_y_sig_P2[1] ), 
    .C1(\prev_y_sig_P2[0] ), .B1(\row_sig[3] ), .A1(\row_sig[4] ), 
    .D0(\row_sig[4] ), .C0(\row_sig[3] ), .A0(\row_sig[5] ), .F0(n8513), 
    .F1(\color.n10_adj_546 ));
  vga_comms_SLICE_247 \vga_comms.SLICE_247 ( .D1(n99), .C1(n4), 
    .D0(read_b_N_197), .C0(n99), .B0(n2747), .A0(n4262), .F0(n1973), 
    .F1(\color.n5003 ));
  NES_inst_SLICE_249 \NES_inst.SLICE_249 ( .D1(\NES_inst.NEScount[3] ), 
    .C1(\NES_inst.n6 ), .B1(\NES_inst.NEScount[7] ), 
    .A1(\NES_inst.NEScount[4] ), .D0(\NES_inst.NEScount[5] ), 
    .B0(\NES_inst.NEScount[6] ), .F0(\NES_inst.n6 ), .F1(\NES_inst.n9372 ));
  NES_inst_SLICE_251 \NES_inst.SLICE_251 ( .D1(\NES_inst.NEScount[0] ), 
    .C1(\NES_inst.n2791 ), .B1(\NES_inst.NEScount[2] ), 
    .A1(\NES_inst.NEScount[1] ), .D0(\NES_inst.NEScount[9] ), 
    .C0(\NES_inst.NEScount[8] ), .B0(\NES_inst.NEScount[10] ), 
    .A0(\NES_inst.NEScount[11] ), .F0(\NES_inst.n2791 ), .F1(\NES_inst.n2644 ));
  NES_inst_SLICE_252 \NES_inst.SLICE_252 ( .D1(\NES_inst.n9372 ), 
    .C1(\NES_inst.n2791 ), .D0(\NES_inst.NESclk ), .C0(\NES_inst.n9372 ), 
    .B0(\NES_inst.n2791 ), .F0(continCLK_out_c), 
    .F1(\NES_inst.output1_7__N_508 ));
  NES_inst_SLICE_254 \NES_inst.SLICE_254 ( .D1(\NES_inst.NEScount[3] ), 
    .C1(\NES_inst.n10 ), .A1(\NES_inst.NEScount[6] ), 
    .D0(\NES_inst.NEScount[4] ), .C0(\NES_inst.NEScount[7] ), 
    .B0(\NES_inst.NEScount[5] ), .A0(\NES_inst.n2644 ), .F0(\NES_inst.n10 ), 
    .F1(latch_out_c));
  color_SLICE_255 \color.SLICE_255 ( .D0(\color.collision_p2_N_344 ), 
    .C0(\color.collision_p2_N_357[8] ), .B0(\color.n16 ), .A0(\row_sig[8] ), 
    .F0(\color.n5 ));
  color_SLICE_256 \color.SLICE_256 ( .D1(\prev_y_sig_P1[3] ), 
    .C1(\color.n1272 ), .B1(\prev_y_sig_P1[4] ), .D0(\prev_y_sig_P1[2] ), 
    .C0(\prev_y_sig_P1[0] ), .B0(\prev_y_sig_P1[1] ), .F0(\color.n1272 ), 
    .F1(\color.collision_p2_N_357[8] ));
  color_SLICE_257 \color.SLICE_257 ( .D1(\prev_x_sig_P1[5] ), 
    .C1(\color.n16_adj_509 ), .B1(\col_sig[8] ), .A1(\col_sig[9] ), 
    .D0(\prev_x_sig_P1[4] ), .C0(\color.n14 ), .A0(\col_sig[7] ), 
    .F0(\color.n16_adj_509 ), .F1(\color.collision_p2_N_343 ));
  color_SLICE_258 \color.SLICE_258 ( .D1(\prev_x_sig_P1[3] ), 
    .C1(\color.n12_adj_626 ), .B1(\col_sig[6] ), .D0(\prev_x_sig_P1[2] ), 
    .C0(\color.n10_adj_625 ), .B0(\col_sig[5] ), .F0(\color.n12_adj_626 ), 
    .F1(\color.n14 ));
  color_SLICE_259 \color.SLICE_259 ( .D1(\color.n6_c ), 
    .C1(\color.n6_adj_511 ), .B1(\color.n5_adj_510 ), .A1(\color.n5 ), 
    .D0(\color.collision_p1_N_319 ), .C0(\color.collision_p1_N_333[8] ), 
    .B0(\color.n16_adj_535 ), .A0(\row_sig[8] ), .F0(\color.n6_adj_511 ), 
    .F1(\color.n9590 ));
  color_SLICE_260 \color.SLICE_260 ( .D1(\color.collision_p1_N_321[9] ), 
    .C1(\color.n18 ), .B1(\col_sig[9] ), .A1(\color.collision_p1_N_331 ), 
    .D0(\color.collision_p1_N_321[8] ), .C0(\color.n16_adj_519 ), 
    .B0(\col_sig[8] ), .F0(\color.n18 ), .F1(\color.n5_adj_510 ));
  color_SLICE_262 \color.SLICE_262 ( .D1(collision_p1), .C1(\col_sig[9] ), 
    .B1(\row_sig[9] ), .A1(\row_sig[8] ), .D0(\color.n16_adj_513 ), 
    .C0(\color.collision_p2_N_343 ), .B0(\row_sig[8] ), .A0(\row_sig[9] ), 
    .F0(\color.n6_c ), .F1(\color.n4871 ));
  color_SLICE_263 \color.SLICE_263 ( .D1(\prev_y_sig_P1[4] ), 
    .C1(\color.n14_adj_512 ), .B1(\row_sig[7] ), .D0(\prev_y_sig_P1[3] ), 
    .C0(\color.n12_adj_629 ), .B0(\row_sig[6] ), .F0(\color.n14_adj_512 ), 
    .F1(\color.n16_adj_513 ));
  color_SLICE_265 \color.SLICE_265 ( .D1(\color.collision_p1_N_321[5] ), 
    .C1(\color.n10 ), .B1(\col_sig[5] ), .D0(\color.collision_p1_N_321[4] ), 
    .C0(\color.collision_p1_N_321[3] ), .B0(\col_sig[4] ), .A0(\col_sig[3] ), 
    .F0(\color.n10 ), .F1(\color.n12 ));
  color_SLICE_267 \color.SLICE_267 ( .D1(\color.collision_p1_N_321[7] ), 
    .C1(\color.n14_adj_514 ), .B1(\col_sig[7] ), 
    .D0(\color.collision_p1_N_321[6] ), .C0(\color.n12 ), .B0(\col_sig[6] ), 
    .F0(\color.n14_adj_514 ), .F1(\color.n16_adj_519 ));
  color_SLICE_269 \color.SLICE_269 ( .D1(\color.n7 ), .C1(\color.n9363 ), 
    .B1(\color.n5358 ), .A1(n1963), .D0(\color.n5362 ), .C0(read_b_N_217), 
    .F0(\color.n9363 ), .F1(n2680));
  color_SLICE_270 \color.SLICE_270 ( .D1(\color.n5358 ), .C1(\color.n5362 ), 
    .B1(valid_N_101), .D0(\color.n9326 ), .C0(\color.n9330 ), 
    .B0(collision_p2), .A0(\row_sig[9] ), .F0(\color.n5362 ), 
    .F1(\color.n35_c ));
  color_SLICE_272 \color.SLICE_272 ( .D1(read_b_N_197), .C1(\color.n4_c ), 
    .B1(n2747), .A1(n2680), .D0(\color.read_b_N_185 ), 
    .C0(\color.read_b_N_192 ), .F0(\color.n4_c ), .F1(\color.n52 ));
  color_SLICE_274 \color.SLICE_274 ( .D1(\color.read_b_N_185 ), 
    .C1(\color.read_b_N_192 ), .B1(read_b_N_197), .A1(read_b_N_209), 
    .D0(\color.n2780 ), .C0(\color.n9346 ), .B0(\col_sig[6] ), 
    .A0(\col_sig[4] ), .F0(\color.read_b_N_192 ), .F1(\color.n9383 ));
  color_SLICE_275 \color.SLICE_275 ( .D1(\color.n14_adj_598 ), 
    .C1(\color.n10653 ), .B1(\row_sig[7] ), .A1(\object_y_sig_P2[4] ), 
    .D0(\row_sig[9] ), .C0(\row_sig[8] ), .F0(\color.n10653 ), 
    .F1(\color.collision_p2_N_271 ));
  color_SLICE_276 \color.SLICE_276 ( .D1(\object_y_sig_P1[4] ), 
    .C1(\row_sig[7] ), .D0(\color.n10653 ), .C0(\color.n14_adj_518 ), 
    .B0(\row_sig[7] ), .A0(\object_y_sig_P1[4] ), 
    .F0(\color.collision_p1_N_331 ), .F1(\color.n15 ));
  color_SLICE_277 \color.SLICE_277 ( .D1(\object_x_sig_P2[2] ), 
    .C1(\color.n4_adj_517 ), .B1(\prev_x_sig_P2[2] ), 
    .D0(\object_x_sig_P2[1] ), .C0(\object_x_sig_P2[0] ), 
    .B0(\prev_x_sig_P2[1] ), .A0(\prev_x_sig_P2[0] ), .F0(\color.n4_adj_517 ), 
    .F1(\color.n6_adj_520 ));
  color_SLICE_279 \color.SLICE_279 ( .D1(\object_x_sig_P2[4] ), 
    .C1(\color.n8_adj_521 ), .B1(\prev_x_sig_P2[4] ), 
    .D0(\object_x_sig_P2[3] ), .C0(\color.n6_adj_520 ), 
    .A0(\prev_x_sig_P2[3] ), .F0(\color.n8_adj_521 ), .F1(\color.n10_adj_522 ));
  color_SLICE_281 \color.SLICE_281 ( .D1(\color.n3_adj_526 ), 
    .C1(\color.n9316 ), .B1(\color.n3_adj_525 ), .A1(\color.n9620 ), 
    .D0(\prev_x_sig_P2[5] ), .C0(\color.n10_adj_522 ), .B0(\color.n3 ), 
    .A0(\object_x_sig_P2[5] ), .F0(\color.n9316 ), .F1(\color.n19 ));
  color_SLICE_282 \color.SLICE_282 ( .D1(\r_data_sig[0] ), 
    .C1(\r_data_sig[1] ), .D0(\r_data_sig[1] ), .C0(\r_data_sig[0] ), 
    .F0(\color.n3 ), .F1(\color.n9908 ));
  color_SLICE_283 \color.SLICE_283 ( .D1(\color.n17 ), .C1(\color.n1 ), 
    .B1(\color.n15_adj_523 ), .A1(\color.n3_adj_524 ), 
    .D0(\object_x_sig_P2[0] ), .C0(\col_sig[3] ), .F0(\color.n1 ), 
    .F1(\color.n9642 ));
  color_SLICE_286 \color.SLICE_286 ( .D1(\object_y_sig_P2[0] ), 
    .C1(\object_y_sig_P2[2] ), .A1(\object_y_sig_P2[1] ), 
    .D0(\object_y_sig_P2[2] ), .C0(\row_sig[5] ), .F0(\color.n3_adj_525 ), 
    .F1(\color.n1308 ));
  color_SLICE_287 \color.SLICE_287 ( .D1(\color.n13_adj_529 ), 
    .C1(\color.n4_adj_527 ), .B1(\color.n5_adj_528 ), .A1(\color.n2 ), 
    .D0(\object_y_sig_P2[3] ), .B0(\row_sig[6] ), .F0(\color.n4_adj_527 ), 
    .F1(\color.n9644 ));
  color_SLICE_289 \color.SLICE_289 ( .D1(\color.n9644 ), .C1(\color.n2759 ), 
    .B1(\color.n19 ), .A1(\color.n9642 ), .D0(\r_data_sig[0] ), 
    .C0(start_collision), .B0(\r_data_sig[1] ), .F0(\color.n2759 ), 
    .F1(\color.n9333 ));
  color_SLICE_291 \color.SLICE_291 ( .D1(\color.collision_p2_N_357[5] ), 
    .C1(\color.n10_adj_530 ), .B1(\row_sig[5] ), .D0(\prev_y_sig_P1[1] ), 
    .C0(\prev_y_sig_P1[0] ), .B0(\row_sig[3] ), .A0(\row_sig[4] ), 
    .F0(\color.n10_adj_530 ), .F1(\color.n12_adj_531 ));
  color_SLICE_292 \color.SLICE_292 ( .D1(\object_y_sig_P1[3] ), 
    .C1(\row_sig[6] ), .D0(\prev_y_sig_P1[3] ), .C0(\color.n12_adj_531 ), 
    .B0(\row_sig[6] ), .A0(\color.n1272 ), .F0(\color.n14_adj_534 ), 
    .F1(\color.n13 ));
  color_SLICE_293 \color.SLICE_293 ( .D1(\color.collision_p2_N_345[9] ), 
    .C1(\color.n18_adj_533 ), .B1(\col_sig[9] ), 
    .D0(\color.collision_p2_N_345[8] ), .C0(\color.n16_adj_623 ), 
    .A0(\col_sig[8] ), .F0(\color.n18_adj_533 ), 
    .F1(\color.collision_p2_N_344 ));
  color_SLICE_295 \color.SLICE_295 ( .D1(\color.n14_adj_534 ), 
    .C1(\color.collision_p2_N_357[7] ), .B1(\row_sig[7] ), 
    .D0(\prev_y_sig_P1[3] ), .C0(\color.n1272 ), .B0(\prev_y_sig_P1[4] ), 
    .F0(\color.collision_p2_N_357[7] ), .F1(\color.n16 ));
  color_SLICE_298 \color.SLICE_298 ( .D1(\col_sig[8] ), 
    .C1(\color.n16_adj_570 ), .B1(\col_sig[9] ), .A1(\object_x_sig_P1[5] ), 
    .D0(\object_x_sig_P1[4] ), .C0(\color.n14_adj_569 ), .B0(\col_sig[7] ), 
    .F0(\color.n16_adj_570 ), .F1(\color.collision_p1_N_319 ));
  color_SLICE_299 \color.SLICE_299 ( .C1(\color.n11_adj_536 ), 
    .A1(\col_sig[5] ), .D0(\col_sig[2] ), .C0(\col_sig[1] ), .B0(\col_sig[0] ), 
    .A0(\col_sig[3] ), .F0(\color.n11_adj_536 ), .F1(\color.n9346 ));
  color_SLICE_302 \color.SLICE_302 ( .D1(\prev_y_sig_P2[2] ), 
    .C1(\color.n1337 ), .B1(\color.n10_adj_546 ), .A1(\row_sig[5] ), 
    .D0(\prev_y_sig_P2[1] ), .C0(\prev_y_sig_P2[0] ), .F0(\color.n1337 ), 
    .F1(\color.n12_adj_599 ));
  color_SLICE_303 \color.SLICE_303 ( .D1(\object_y_sig_P2[1] ), 
    .C1(\row_sig[4] ), .D0(\object_y_sig_P2[0] ), .C0(\object_y_sig_P2[1] ), 
    .B0(\row_sig[3] ), .A0(\row_sig[4] ), .F0(\color.n10_adj_548 ), 
    .F1(\color.n2 ));
  color_SLICE_304 \color.SLICE_304 ( .D1(\color.n10_adj_548 ), 
    .C1(\color.n1301 ), .B1(\row_sig[5] ), .A1(\object_y_sig_P2[2] ), 
    .D0(\object_y_sig_P2[1] ), .C0(\object_y_sig_P2[0] ), .F0(\color.n1301 ), 
    .F1(\color.n12_adj_610 ));
  color_SLICE_305 \color.SLICE_305 ( .D1(\col_sig[5] ), 
    .C1(\color.n8_adj_549 ), .B1(\col_sig[4] ), .D0(\col_sig[2] ), 
    .C0(\col_sig[1] ), .B0(\col_sig[3] ), .A0(\col_sig[0] ), 
    .F0(\color.n8_adj_549 ), .F1(\color.n4_adj_550 ));
  color_SLICE_311 \color.SLICE_311 ( .D1(\object_y_sig_P1[2] ), 
    .C1(\object_y_sig_P1[0] ), .B1(\object_y_sig_P1[1] ), .D0(\row_sig[4] ), 
    .C0(\object_y_sig_P1[1] ), .B0(\row_sig[3] ), .A0(\object_y_sig_P1[0] ), 
    .F0(\color.n10_adj_555 ), .F1(\color.n1236 ));
  color_SLICE_312 \color.SLICE_312 ( .D1(\object_y_sig_P1[2] ), 
    .C1(\color.n1229 ), .B1(\color.n10_adj_555 ), .A1(\row_sig[5] ), 
    .D0(\object_y_sig_P1[1] ), .B0(\object_y_sig_P1[0] ), .F0(\color.n1229 ), 
    .F1(\color.n12_adj_597 ));
  color_SLICE_314 \color.SLICE_314 ( .D1(\color.n3_adj_556 ), 
    .C1(\color.collision_p2_N_240 ), .B1(n2863), .A1(\color.n9908 ), 
    .D0(collision_p2), .C0(collision_p1), .F0(\color.collision_p2_N_240 ), 
    .F1(\color.n516[5] ));
  color_SLICE_315 \color.SLICE_315 ( .D1(\color.collision_p2_N_261[5] ), 
    .C1(\color.n10_adj_557 ), .B1(\col_sig[5] ), .D0(\col_sig[3] ), 
    .C0(\color.collision_p2_N_261[3] ), .B0(\col_sig[4] ), 
    .A0(\color.collision_p2_N_261[4] ), .F0(\color.n10_adj_557 ), 
    .F1(\color.n12_adj_590 ));
  color_SLICE_317 \color.SLICE_317 ( .D1(\color.collision_p2_N_345[5] ), 
    .C1(\color.n10_adj_559 ), .B1(\col_sig[5] ), 
    .D0(\color.collision_p2_N_345[4] ), .C0(\color.collision_p2_N_345[3] ), 
    .B0(\col_sig[4] ), .A0(\col_sig[3] ), .F0(\color.n10_adj_559 ), 
    .F1(\color.n12_adj_621 ));
  color_SLICE_319 \color.SLICE_319 ( .D1(\col_sig[4] ), .C1(\color.n5071 ), 
    .B1(\col_sig[3] ), .A1(\col_sig[2] ), .C0(\col_sig[1] ), .A0(\col_sig[0] ), 
    .F0(\color.n5071 ), .F1(\color.n4_adj_547 ));
  color_SLICE_320 \color.SLICE_320 ( .D1(\col_sig[1] ), .C1(\col_sig[2] ), 
    .B1(\col_sig[3] ), .A1(\col_sig[0] ), .D0(\color.n5071 ), 
    .C0(\col_sig[4] ), .B0(\col_sig[2] ), .A0(\col_sig[3] ), 
    .F0(\color.n8503 ), .F1(\color.n8_adj_613 ));
  color_SLICE_323 \color.SLICE_323 ( .D1(\object_x_sig_P2[2] ), 
    .C1(\color.n10_adj_564 ), .B1(\col_sig[5] ), .D0(\object_x_sig_P2[1] ), 
    .C0(\color.n8_adj_563 ), .B0(\col_sig[4] ), .F0(\color.n10_adj_564 ), 
    .F1(\color.n12_adj_587 ));
  color_SLICE_325 \color.SLICE_325 ( .D1(\object_y_sig_P2[1] ), 
    .C1(\color.n8_adj_565 ), .A1(\row_sig[4] ), .D0(\object_y_sig_P2[0] ), 
    .C0(n2456), .B0(\row_sig[3] ), .F0(\color.n8_adj_565 ), 
    .F1(\color.n10_adj_595 ));
  color_SLICE_327 \color.SLICE_327 ( .D1(\color.n17_adj_574 ), 
    .C1(\color.n9626 ), .B1(\color.n2759 ), .A1(\color.n11 ), 
    .D0(\object_x_sig_P1[2] ), .C0(\object_x_sig_P1[4] ), .B0(\col_sig[5] ), 
    .A0(\col_sig[7] ), .F0(\color.n9626 ), .F1(\color.n23_adj_584 ));
  color_SLICE_329 \color.SLICE_329 ( .D1(\object_x_sig_P1[3] ), 
    .C1(\color.n12_adj_567 ), .A1(\col_sig[6] ), .D0(\object_x_sig_P1[2] ), 
    .C0(\color.n10_adj_566 ), .A0(\col_sig[5] ), .F0(\color.n12_adj_567 ), 
    .F1(\color.n14_adj_569 ));
  color_SLICE_331 \color.SLICE_331 ( .D1(\color.memoryBC[6] ), 
    .C1(\color.n18_adj_571 ), .B1(\color.memoryBC[3] ), 
    .A1(\color.memoryBC[10] ), .D0(\color.memoryBC[2] ), 
    .C0(\color.memoryBC[7] ), .B0(\color.memoryBC[0] ), 
    .A0(\color.memoryBC[9] ), .F0(\color.n18_adj_571 ), .F1(\color.n20 ));
  color_SLICE_334 \color.SLICE_334 ( .D1(\color.n9363 ), .C1(\color.n9385 ), 
    .B1(\color.n5358 ), .A1(n2863), .D0(\color.n5003 ), .C0(\color.n9383 ), 
    .B0(n4262), .A0(n2747), .F0(\color.n9385 ), .F1(n5157));
  color_SLICE_335 \color.SLICE_335 ( 
    .DI1(\object_y_sig_P1[4].sig_026.FeedThruLUT ), .D1(\object_y_sig_P1[4] ), 
    .D0(\object_x_sig_P1[1] ), .B0(\col_sig[4] ), .CE(flag_adj_636), 
    .CLK(game_clk_sig), .Q1(\prev_y_sig_P1[4] ), .F0(\color.n9_adj_575 ), 
    .F1(\object_y_sig_P1[4].sig_026.FeedThruLUT ));
  color_SLICE_336 \color.SLICE_336 ( .D1(\color.n9_adj_575 ), 
    .C1(\color.collision_p1_N_314 ), .B1(\color.n3 ), .A1(\color.n3_adj_526 ), 
    .D0(\object_x_sig_P1[5] ), .C0(\color.n10_adj_582 ), 
    .B0(\prev_x_sig_P1[5] ), .F0(\color.collision_p1_N_314 ), 
    .F1(\color.n15_adj_583 ));
  color_SLICE_337 \color.SLICE_337 ( .D0(\object_x_sig_P1[0] ), 
    .C0(\col_sig[3] ), .F0(\color.n1_adj_576 ));
  color_SLICE_338 \color.SLICE_338 ( .D1(\color.n15_adj_583 ), 
    .C1(\color.n1_adj_577 ), .B1(\color.n1_adj_576 ), .A1(\color.n9640 ), 
    .D0(\row_sig[3] ), .C0(\object_y_sig_P1[0] ), .F0(\color.n1_adj_577 ), 
    .F1(\color.n24 ));
  color_SLICE_340 \color.SLICE_340 ( .D1(\color.n15 ), 
    .C1(\color.n13_adj_578 ), .B1(\color.n13 ), .A1(\color.n9 ), 
    .D0(\object_x_sig_P1[3] ), .B0(\col_sig[6] ), .F0(\color.n13_adj_578 ), 
    .F1(\color.n9640 ));
  color_SLICE_341 \color.SLICE_341 ( .D1(\object_x_sig_P1[2] ), 
    .C1(\color.n4_adj_579 ), .B1(\prev_x_sig_P1[2] ), 
    .D0(\object_x_sig_P1[0] ), .C0(\object_x_sig_P1[1] ), 
    .B0(\prev_x_sig_P1[1] ), .A0(\prev_x_sig_P1[0] ), .F0(\color.n4_adj_579 ), 
    .F1(\color.n6_adj_580 ));
  color_SLICE_343 \color.SLICE_343 ( .D1(\object_x_sig_P1[4] ), 
    .C1(\color.n8_adj_581 ), .B1(\prev_x_sig_P1[4] ), 
    .D0(\object_x_sig_P1[3] ), .C0(\color.n6_adj_580 ), 
    .A0(\prev_x_sig_P1[3] ), .F0(\color.n8_adj_581 ), .F1(\color.n10_adj_582 ));
  color_SLICE_345 \color.SLICE_345 ( .D1(\object_y_sig_P1[4] ), 
    .C1(\color.n14_adj_586 ), .B1(\color.n1243 ), .A1(\row_sig[7] ), 
    .D0(\color.n1236 ), .C0(\color.n12_adj_597 ), .B0(\object_y_sig_P1[3] ), 
    .A0(\row_sig[6] ), .F0(\color.n14_adj_586 ), .F1(\color.n16_adj_535 ));
  color_SLICE_346 \color.SLICE_346 ( .D1(\object_y_sig_P1[4] ), 
    .C1(\color.n1243 ), .D0(\object_y_sig_P1[3] ), .C0(\object_y_sig_P1[2] ), 
    .B0(\object_y_sig_P1[0] ), .A0(\object_y_sig_P1[1] ), .F0(\color.n1243 ), 
    .F1(\color.collision_p1_N_333[8] ));
  color_SLICE_347 \color.SLICE_347 ( .D1(\color.collision_p2_N_261[7] ), 
    .C1(\color.n14_adj_591 ), .B1(\col_sig[7] ), 
    .D0(\color.collision_p2_N_261[6] ), .C0(\color.n12_adj_590 ), 
    .A0(\col_sig[6] ), .F0(\color.n14_adj_591 ), .F1(\color.n16_adj_592 ));
  color_SLICE_349 \color.SLICE_349 ( .D1(\color.collision_p2_N_261[9] ), 
    .C1(\color.n18_adj_593 ), .B1(\col_sig[9] ), 
    .D0(\color.collision_p2_N_261[8] ), .C0(\color.n16_adj_592 ), 
    .B0(\col_sig[8] ), .F0(\color.n18_adj_593 ), 
    .F1(\color.collision_p2_N_260 ));
  color_SLICE_351 \color.SLICE_351 ( .D1(\object_x_sig_P1[1] ), 
    .C1(\color.n8_adj_594 ), .B1(\col_sig[4] ), .D0(\object_x_sig_P1[0] ), 
    .C0(n2483), .B0(\col_sig[3] ), .F0(\color.n8_adj_594 ), 
    .F1(\color.n10_adj_566 ));
  color_SLICE_356 \color.SLICE_356 ( .D1(\prev_y_sig_P2[2] ), 
    .C1(\prev_y_sig_P2[3] ), .B1(\prev_y_sig_P2[0] ), .A1(\prev_y_sig_P2[1] ), 
    .D0(\prev_y_sig_P2[1] ), .C0(\prev_y_sig_P2[2] ), .A0(\prev_y_sig_P2[0] ), 
    .F0(\color.n1344 ), .F1(\color.n1351 ));
  color_SLICE_357 \color.SLICE_357 ( .D1(\color.n18_adj_600 ), 
    .C1(\color.collision_p2_N_259 ), .B1(\color.collision_p2_N_260 ), 
    .A1(\color.collision_p2_N_271 ), .D0(\object_x_sig_P2[5] ), 
    .C0(\color.n16_adj_589 ), .B0(\col_sig[8] ), .A0(\col_sig[9] ), 
    .F0(\color.collision_p2_N_259 ), .F1(\color.n9330 ));
  color_SLICE_359 \color.SLICE_359 ( .D1(\prev_x_sig_P2[1] ), 
    .C1(\color.n8_adj_601 ), .B1(\col_sig[4] ), .D0(\prev_x_sig_P2[0] ), 
    .C0(n2483), .B0(\col_sig[3] ), .F0(\color.n8_adj_601 ), 
    .F1(\color.n10_adj_602 ));
  color_SLICE_361 \color.SLICE_361 ( .D1(\col_sig[6] ), 
    .C1(\color.n12_adj_603 ), .A1(\prev_x_sig_P2[3] ), .D0(\prev_x_sig_P2[2] ), 
    .C0(\color.n10_adj_602 ), .A0(\col_sig[5] ), .F0(\color.n12_adj_603 ), 
    .F1(\color.n14_adj_604 ));
  color_SLICE_363 \color.SLICE_363 ( .D1(\prev_x_sig_P2[5] ), 
    .C1(\color.n16_adj_605 ), .B1(\col_sig[9] ), .A1(\col_sig[8] ), 
    .D0(\col_sig[7] ), .C0(\color.n14_adj_604 ), .A0(\prev_x_sig_P2[4] ), 
    .F0(\color.n16_adj_605 ), .F1(\color.read_b_N_367 ));
  color_SLICE_365 \color.SLICE_365 ( .D1(\color.read_b_N_369[5] ), 
    .C1(\color.n10_adj_608 ), .B1(\col_sig[5] ), .D0(\color.read_b_N_369[3] ), 
    .C0(\color.read_b_N_369[4] ), .B0(\col_sig[3] ), .A0(\col_sig[4] ), 
    .F0(\color.n10_adj_608 ), .F1(\color.n12_adj_609 ));
  color_SLICE_369 \color.SLICE_369 ( .D1(\color.read_b_N_369[7] ), 
    .C1(\color.n14_adj_611 ), .B1(\col_sig[7] ), .D0(\color.read_b_N_369[6] ), 
    .C0(\color.n12_adj_609 ), .A0(\col_sig[6] ), .F0(\color.n14_adj_611 ), 
    .F1(\color.n16_adj_612 ));
  color_SLICE_373 \color.SLICE_373 ( .D1(\prev_y_sig_P2[1] ), 
    .C1(\color.n8_adj_615 ), .B1(\row_sig[4] ), .D0(\prev_y_sig_P2[0] ), 
    .C0(n2456), .B0(\row_sig[3] ), .F0(\color.n8_adj_615 ), 
    .F1(\color.n10_adj_616 ));
  color_SLICE_375 \color.SLICE_375 ( .D1(\prev_y_sig_P2[3] ), 
    .C1(\color.n12_adj_617 ), .B1(\row_sig[6] ), .D0(\prev_y_sig_P2[2] ), 
    .C0(\color.n10_adj_616 ), .B0(\row_sig[5] ), .F0(\color.n12_adj_617 ), 
    .F1(\color.n14_adj_618 ));
  color_SLICE_377 \color.SLICE_377 ( .D0(\prev_y_sig_P2[4] ), 
    .C0(\color.n14_adj_618 ), .B0(\row_sig[7] ), .F0(\color.n16_adj_620 ));
  color_SLICE_378 \color.SLICE_378 ( .D0(\color.n16_adj_620 ), 
    .C0(\color.read_b_N_367 ), .B0(\color.n10653 ), .A0(\color.n6_adj_619 ), 
    .F0(\color.n9326 ));
  color_SLICE_379 \color.SLICE_379 ( .D1(\color.collision_p2_N_345[7] ), 
    .C1(\color.n14_adj_622 ), .B1(\col_sig[7] ), 
    .D0(\color.collision_p2_N_345[6] ), .C0(\color.n12_adj_621 ), 
    .B0(\col_sig[6] ), .F0(\color.n14_adj_622 ), .F1(\color.n16_adj_623 ));
  color_SLICE_381 \color.SLICE_381 ( .D1(\prev_x_sig_P1[1] ), 
    .C1(\color.n8_adj_624 ), .B1(\col_sig[4] ), .D0(\prev_x_sig_P1[0] ), 
    .C0(n2483), .B0(\col_sig[3] ), .F0(\color.n8_adj_624 ), 
    .F1(\color.n10_adj_625 ));
  color_SLICE_384 \color.SLICE_384 ( .D1(\prev_y_sig_P1[2] ), 
    .C1(\color.n10_adj_628 ), .A1(\row_sig[5] ), .D0(\row_sig[4] ), 
    .C0(\color.n8_adj_627 ), .B0(\prev_y_sig_P1[1] ), .F0(\color.n10_adj_628 ), 
    .F1(\color.n12_adj_629 ));
  color_SLICE_385 \color.SLICE_385 ( .D1(\object_y_sig_P1[3] ), 
    .C1(\color.n12_adj_516 ), .B1(\row_sig[6] ), .C0(\color.n10_adj_515 ), 
    .B0(\object_y_sig_P1[2] ), .A0(\row_sig[5] ), .F0(\color.n12_adj_516 ), 
    .F1(\color.n14_adj_518 ));
  color_SLICE_387 \color.SLICE_387 ( .D1(\object_x_sig_P2[4] ), 
    .C1(\color.n14_adj_588 ), .B1(\col_sig[7] ), .D0(\object_x_sig_P2[3] ), 
    .C0(\color.n12_adj_587 ), .A0(\col_sig[6] ), .F0(\color.n14_adj_588 ), 
    .F1(\color.n16_adj_589 ));
  color_SLICE_390 \color.SLICE_390 ( .D1(\object_y_sig_P2[3] ), 
    .C1(\color.n12_adj_596 ), .B1(\row_sig[6] ), .D0(\object_y_sig_P2[2] ), 
    .C0(\color.n10_adj_595 ), .A0(\row_sig[5] ), .F0(\color.n12_adj_596 ), 
    .F1(\color.n14_adj_598 ));
  direction_P2_SLICE_391 \direction_P2.SLICE_391 ( .D0(\direction_P2.n20 ), 
    .C0(\direction_P2.n6 ), .B0(\direction_P2.n15 ), .A0(\direction_P2.n10 ), 
    .F0(\direction_P2.n10633 ));
  direction_P2_SLICE_392 \direction_P2.SLICE_392 ( .D0(\direction_P2.n20 ), 
    .C0(\direction_P2.n10 ), .B0(\direction_P2.n15 ), .A0(\direction_P2.n6 ), 
    .F0(\direction_P2.n2859 ));
  vga_comms_SLICE_395 \vga_comms.SLICE_395 ( .C1(\row_sig[1] ), 
    .A1(\row_sig[2] ), .D0(\row_sig[2] ), .C0(\vga_comms.row_sig[0]_2 ), 
    .B0(\row_sig[1] ), .A0(\row_sig[3] ), .F0(\vga_comms.n6_adj_630 ), .F1(n6));
  color_SLICE_398 \color.SLICE_398 ( .D0(\prev_y_sig_P1[2] ), 
    .C0(\prev_y_sig_P1[0] ), .B0(\prev_y_sig_P1[1] ), 
    .F0(\color.collision_p2_N_357[5] ));
  color_SLICE_399 \color.SLICE_399 ( .D1(\col_sig[7] ), .C1(\col_sig[9] ), 
    .B1(\col_sig[8] ), .A1(\col_sig[6] ), .D0(\col_sig[9] ), .C0(\col_sig[8] ), 
    .A0(\col_sig[7] ), .F0(\color.n2780 ), .F1(\color.n2813 ));
  velocity_P2_SLICE_402 \velocity_P2.SLICE_402 ( .DI1(\velocity_P2.n8561 ), 
    .D1(\object_y_sig_P2[0] ), .C1(\encoded_velocity_sig2[1] ), 
    .D0(\object_y_sig_P2[2] ), .C0(\object_y_sig_P2[1] ), 
    .B0(\encoded_velocity_sig2[0] ), .A0(\object_y_sig_P2[0] ), 
    .LSR(\velocity_P2.n2873 ), .CLK(game_clk_sig), .Q1(\object_y_sig_P2[0] ), 
    .F0(\velocity_P2.n6 ), .F1(\velocity_P2.n8561 ));
  color_SLICE_403 \color.SLICE_403 ( .D0(\color.memoryBC[5] ), 
    .C0(\color.memoryBC[1] ), .F0(\color.n16_adj_572 ));
  color_SLICE_415 \color.SLICE_415 ( .D1(\r_data_sig[0] ), 
    .C1(\r_data_sig[1] ), .D0(\r_data_sig[1] ), .C0(\r_data_sig[0] ), 
    .F0(\color.n3_adj_526 ), .F1(\color.n3_adj_556 ));
  color_SLICE_416 \color.SLICE_416 ( .D1(\row_sig[3] ), .C1(\row_sig[2] ), 
    .D0(\object_x_sig_P2[1] ), .C0(\object_y_sig_P2[0] ), .B0(\col_sig[4] ), 
    .A0(\row_sig[3] ), .F0(\color.n9620 ), .F1(n8));
  color_SLICE_422 \color.SLICE_422 ( .DI1(\color.n581[3] ), 
    .D1(\color.n10396 ), .C1(\color.n5362 ), .D0(\row_sig[5] ), 
    .C0(\object_y_sig_P1[2] ), .LSR(\color.n2185 ), .CLK(clk_sig), 
    .Q1(rgb_out_c_3), .F0(\color.n11 ), .F1(\color.n581[3] ));
  vga_comms_SLICE_423 \vga_comms.SLICE_423 ( .DI1(n8772), 
    .D1(\vga_comms.n5075 ), .C1(\vga_comms.n11 ), .B1(valid_N_101), 
    .A1(\vga_comms.n9348 ), .D0(a_enable_sig), .C0(\vga_comms.n5075 ), 
    .A0(start_collision), .CLK(clk_sig), .Q1(a_enable_sig), 
    .F0(\vga_comms.n11 ), .F1(n8772));
  SLICE_425 SLICE_425( .F0(VCC_net));
  direction_P2_SLICE_426 \direction_P2.SLICE_426 ( 
    .DI1(\direction_P2.next_velocity_1__N_407[0] ), .D1(\direction_P2.n15 ), 
    .C1(\controller_sig_two[1] ), .B1(prev_e_adj_638), .A1(\direction_P2.n20 ), 
    .D0(\encoded_velocity_sig2[0] ), .CE(\direction_P2.n2859 ), 
    .LSR(\direction_P2.n2347 ), .CLK(clk_sig), .Q1(\encoded_velocity_sig2[0] ), 
    .F0(n750), .F1(\direction_P2.next_velocity_1__N_407[0] ));
  direction_P2_SLICE_427 \direction_P2.SLICE_427 ( .D0(flag_adj_641), 
    .F0(\direction_P2.n2347 ));
  direction_P2_SLICE_428 \direction_P2.SLICE_428 ( .DI1(n3098), 
    .D1(prev_e_adj_638), .C1(\controller_sig_two[0] ), .B1(flag_adj_641), 
    .D0(\controller_sig_two[1] ), .C0(flag_adj_641), .A0(prev_e_adj_638), 
    .CLK(clk_sig), .Q1(prev_e_adj_638), .F0(\direction_P2.n9248 ), .F1(n3098));
  vga_comms_SLICE_430 \vga_comms.SLICE_430 ( .D0(\col_sig[8] ), 
    .C0(\vga_comms.n10_adj_633 ), .B0(\col_sig[1] ), .F0(\vga_comms.n2869 ));
  SLICE_431 SLICE_431( .DI1(\direction_P2.n21[1] ), 
    .D1(\controller_sig_two[0] ), .C1(\controller_sig_two[2] ), 
    .B1(prev_w_adj_640), .A1(prev_n_adj_637), .D0(flag_adj_642), 
    .C0(\encoded_velocity_sig2[1] ), .CE(\direction_P2.n10633 ), 
    .LSR(\direction_P2.n9248 ), .CLK(clk_sig), .Q1(\encoded_velocity_sig2[1] ), 
    .F0(n3140), .F1(\direction_P2.n21[1] ));
  color_SLICE_436 \color.SLICE_436 ( .D0(\r_data_sig[0] ), .C0(n2863), 
    .A0(collision_p1), .F0(\color.n9194 ));
  color_SLICE_437 \color.SLICE_437 ( .D1(\object_y_sig_P2[4] ), 
    .B1(\row_sig[7] ), .C0(\row_sig[8] ), .A0(\row_sig[7] ), .F0(n2754), 
    .F1(\color.n5_adj_528 ));
  color_SLICE_439 \color.SLICE_439 ( .DI1(write_enable_N_151), 
    .D1(trail_to_player), .C1(collision_p2), .B1(collision_p1), 
    .A1(trail_to_player_N_160), .D0(\color.w_enable_sig ), .B0(a_enable_sig), 
    .CE(n3120), .LSR(val_sig), .CLK(clk_sig), .Q1(\color.w_enable_sig ), 
    .F0(mem_N_466), .F1(write_enable_N_151));
  color_SLICE_441 \color.SLICE_441 ( .DI1(\n13$n0 ), .D1(n525), 
    .C1(\row_sig[7] ), .B1(\color.r_addr_sig[10] ), .A1(\color.n4797 ), 
    .D0(\color.r_addr_sig[9] ), .C0(\color.n4797 ), .B0(\row_sig[6] ), 
    .A0(n525), .CLK(clk_sig), .Q1(\color.r_addr_sig[10] ), .F0(n15), 
    .F1(\n13$n0 ));
  color_SLICE_442 \color.SLICE_442 ( .D1(\color.n4797 ), 
    .C1(\color.r_addr_sig[7] ), .B1(\row_sig[4] ), .A1(n525), 
    .D0(\color.r_addr_sig[8] ), .C0(\color.n4797 ), .B0(n525), 
    .A0(\row_sig[5] ), .F0(n17_2), .F1(n19));
  color_SLICE_444 \color.SLICE_444 ( .D1(\color.n4797 ), 
    .C1(\color.r_addr_sig[5] ), .B1(n525), .A1(\color.mem_col[8] ), 
    .D0(\color.r_addr_sig[6] ), .C0(\color.n4797 ), .B0(\row_sig[3] ), 
    .A0(n525), .F0(n21_2), .F1(n23));
  color_SLICE_446 \color.SLICE_446 ( .D1(n525), .C1(\color.r_addr_sig[3] ), 
    .B1(\color.mem_col[6] ), .A1(\color.n4797 ), .D0(\color.r_addr_sig[4] ), 
    .C0(n525), .B0(\color.n4797 ), .A0(\color.mem_col[7] ), .F0(n25), .F1(n27));
  color_SLICE_448 \color.SLICE_448 ( .D1(\color.n4797 ), .C1(n525), 
    .B1(\color.mem_col[4] ), .A1(\color.r_addr_sig[1] ), 
    .D0(\color.mem_col[5] ), .C0(\color.n4797 ), .B0(n525), 
    .A0(\color.r_addr_sig[2] ), .F0(n29), .F1(n31));
  color_SLICE_452 \color.SLICE_452 ( .D1(\object_x_sig_P2[5] ), 
    .B1(\col_sig[8] ), .D0(\object_x_sig_P1[5] ), .C0(\col_sig[8] ), 
    .F0(\color.n17_adj_574 ), .F1(\color.n17 ));
  color_SLICE_455 \color.SLICE_455 ( .D0(\object_x_sig_P2[3] ), 
    .C0(\col_sig[6] ), .F0(\color.n13_adj_529 ));
  color_SLICE_460 \color.SLICE_460 ( .D0(\object_x_sig_P2[4] ), 
    .C0(\col_sig[7] ), .F0(\color.n15_adj_523 ));
  color_SLICE_464 \color.SLICE_464 ( .DI1(\color.rgb_5__N_94[0] ), 
    .D1(\color.n10426 ), .C1(\color.n5358 ), .B1(\color.n5362 ), 
    .D0(\row_sig[9] ), .C0(collision_p2), .LSR(valid_N_101), .CLK(clk_sig), 
    .Q1(rgb_out_c_0), .F0(\color.n9604 ), .F1(\color.rgb_5__N_94[0] ));
  SLICE_470 SLICE_470( .DI1(n3094), .D1(flag_adj_642), 
    .C1(\controller_sig_one[5] ), .D0(\encoded_velocity_sig2[1] ), 
    .C0(flag_adj_642), .CLK(game_clk_sig), .Q1(flag_adj_642), .F0(n3137), 
    .F1(n3094));
  SLICE_471 SLICE_471( .DI1(n3090), .D1(flag_adj_636), 
    .C1(\controller_sig_one[5] ), .D0(\encoded_velocity_sig1[1] ), 
    .C0(flag_adj_636), .CLK(game_clk_sig), .Q1(flag_adj_636), .F0(n3132), 
    .F1(n3090));
  velocity_P2_SLICE_472 \velocity_P2.SLICE_472 ( .D0(flag_adj_642), 
    .F0(\velocity_P2.n2873 ));
  velocity_P1_SLICE_474 \velocity_P1.SLICE_474 ( .DI1(n9162), .D1(n10), 
    .C1(n9366), .B1(\encoded_velocity_sig1[0] ), .A1(n536), 
    .C0(\encoded_velocity_sig1[0] ), .CLK(clk_sig), 
    .Q1(\encoded_velocity_sig1[0] ), .F0(\velocity_P1.n782 ), .F1(n9162));
  velocity_P1_SLICE_475 \velocity_P1.SLICE_475 ( .D0(flag_adj_636), 
    .F0(\velocity_P1.n2855 ));
  velocity_P1_SLICE_476 \velocity_P1.SLICE_476 ( .DI1(\velocity_P1.n8559 ), 
    .D1(\encoded_velocity_sig1[1] ), .C1(\object_y_sig_P1[0] ), 
    .D0(\object_y_sig_P1[2] ), .C0(\object_y_sig_P1[1] ), 
    .B0(\object_y_sig_P1[0] ), .A0(\encoded_velocity_sig1[0] ), 
    .LSR(\velocity_P1.n2855 ), .CLK(game_clk_sig), .Q1(\object_y_sig_P1[0] ), 
    .F0(\velocity_P1.n6 ), .F1(\velocity_P1.n8559 ));
  velocity_P1_SLICE_477 \velocity_P1.SLICE_477 ( .DI1(\direction_P1.n21[1] ), 
    .D1(prev_n), .C1(\controller_sig_one[0] ), .B1(prev_w), 
    .A1(\controller_sig_one[2] ), .D0(\encoded_velocity_sig1[1] ), 
    .B0(flag_adj_636), .CE(\direction_P1.n9367 ), .LSR(n536), .CLK(clk_sig), 
    .Q1(\encoded_velocity_sig1[1] ), .F0(\velocity_P1.n2886 ), 
    .F1(\direction_P1.n21[1] ));
  NES_inst_output2_i0_i0 \NES_inst.output2_i0_i0 ( .PADDI(data_in_two_c), 
    .CE(\NES_inst.output1_7__N_508 ), .INCLK(\NES_inst.NESclk ), 
    .DI0(\NES_inst.output2[0] ));
  NES_inst_HSOSC_instance \NES_inst.HSOSC_instance ( .CLKHFPU(VCC_net), 
    .CLKHFEN(VCC_net), .CLKHF(\NES_inst.CLK ));
  NES_inst_output1_i0_i0 \NES_inst.output1_i0_i0 ( .PADDI(data_in_one_c), 
    .CE(\NES_inst.output1_7__N_508 ), .INCLK(\NES_inst.NESclk ), 
    .DI0(\NES_inst.output1[0] ));
  pll_lscc_pll_inst_u_PLL_B \pll.lscc_pll_inst.u_PLL_B ( 
    .REFERENCECLK(ref_clk_in_c), .FEEDBACK(\pll.lscc_pll_inst.feedback_w ), 
    .RESET_N(VCC_net), .INTFBOUT(\pll.lscc_pll_inst.feedback_w ), 
    .OUTCORE(pll_out_c), .OUTGLOBAL(clk_sig));
  RAM_mem0 \RAM.mem0 ( .RADDR10(n13), .RADDR9(n15), .RADDR8(n17_2), 
    .RADDR7(n19), .RADDR6(n21_2), .RADDR5(n23), .RADDR4(n25), .RADDR3(n27), 
    .RADDR2(n29), .RADDR1(n31), .RADDR0(n33), .WADDR10(\w_addr_sig[10] ), 
    .WADDR9(\w_addr_sig[9] ), .WADDR8(\w_addr_sig[8] ), 
    .WADDR7(\w_addr_sig[7] ), .WADDR6(\w_addr_sig[6] ), 
    .WADDR5(\w_addr_sig[5] ), .WADDR4(\w_addr_sig[4] ), 
    .WADDR3(\w_addr_sig[3] ), .WADDR2(\w_addr_sig[2] ), 
    .WADDR1(\w_addr_sig[1] ), .WADDR0(\w_addr_sig[0] ), .WDATA11(VCC_net), 
    .WDATA3(\w_data_sig[0] ), .RCLKE(VCC_net), .RCLK(clk_sig), .RE(VCC_net), 
    .WCLKE(VCC_net), .WCLK(clk_sig), .WE(mem_N_466), 
    .RDATA11(\RAM.r_data_1__N_464[1] ), .RDATA3(\RAM.r_data_1__N_464[0] ));
  rgb_out_3_ \rgb_out[3]_I ( .PADDO(rgb_out_c_3), .rgbout3(rgb_out[3]));
  rgb_out_4_ \rgb_out[4]_I ( .PADDO(rgb_out_c_4), .rgbout4(rgb_out[4]));
  rgb_out_5_ \rgb_out[5]_I ( .PADDO(rgb_out_c_5), .rgbout5(rgb_out[5]));
  vsync_out vsync_out_I( .PADDO(vsync_out_c), .vsync_out(vsync_out));
  hsync_out hsync_out_I( .PADDO(hsync_N_45), .hsync_out(hsync_out));
  rgb_out_2_ \rgb_out[2]_I ( .PADDO(rgb_out_c_2), .rgbout2(rgb_out[2]));
  rgb_out_1_ \rgb_out[1]_I ( .PADDO(rgb_out_c_0), .rgbout1(rgb_out[1]));
  rgb_out_0_ \rgb_out[0]_I ( .PADDO(rgb_out_c_0), .rgbout0(rgb_out[0]));
  pll_out pll_out_I( .PADDO(pll_out_c), .pll_out(pll_out));
  continCLK_out continCLK_out_I( .PADDO(continCLK_out_c), 
    .continCLK_out(continCLK_out));
  latch_out latch_out_I( .PADDO(latch_out_c), .latch_out(latch_out));
  ref_clk_in ref_clk_in_I( .PADDI(ref_clk_in_c), .ref_clk_in(ref_clk_in));
  data_in_one data_in_one_I( .PADDI(data_in_one_c), .data_in_one(data_in_one));
  data_in_two data_in_two_I( .PADDI(data_in_two_c), .data_in_two(data_in_two));
endmodule

module vga_comms_SLICE_0 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \vga_comms/hor_count_465_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_comms/hor_count_465__i3 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_comms/hor_count_465__i4 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module fa2 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI0, CI1, output S0, S1, 
    CO0, CO1 );

  FA2 inst1( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .CI0(CI0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI1(CI1), .CO0(CO0), .CO1(CO1), .S0(S0), .S1(S1));
  defparam inst1.INIT0 = "0xc33c";
  defparam inst1.INIT1 = "0xc33c";
endmodule

module gnd ( output PWR0 );

  VLO INST1( .Z(PWR0));
endmodule

module ffsre2 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "RESET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module vcc ( output PWR1 );

  VHI INST1( .Z(PWR1));
endmodule

module vga_comms_SLICE_1 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \vga_comms/hor_count_465_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_comms/hor_count_465__i1 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_comms/hor_count_465__i2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_comms_SLICE_2 ( input DI1, D1, C1, B1, LSR, CLK, CIN1, output Q1, 
    F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  fa2 \vga_comms/hor_count_465_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_comms/hor_count_465__i0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_comms_SLICE_3 ( input DI0, D1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \vga_comms/ver_count_464_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_comms/ver_count_464__i9 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_comms_SLICE_4 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \vga_comms/ver_count_464_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_comms/ver_count_464__i7 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \vga_comms/ver_count_464__i8 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_comms_SLICE_5 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \vga_comms/ver_count_464_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_comms/ver_count_464__i5 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \vga_comms/ver_count_464__i6 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_comms_SLICE_6 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \vga_comms/ver_count_464_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_comms/ver_count_464__i3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \vga_comms/ver_count_464__i4 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_comms_SLICE_7 ( input DI0, D1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  fa2 \vga_comms/hor_count_465_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_comms/hor_count_465__i9 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_comms_SLICE_8 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \vga_comms/ver_count_464_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_comms/ver_count_464__i1 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \vga_comms/ver_count_464__i2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_comms_SLICE_9 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \vga_comms/hor_count_465_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_comms/hor_count_465__i7 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_comms/hor_count_465__i8 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_comms_SLICE_10 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, output 
    Q1, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \vga_comms/ver_count_464_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_comms/ver_count_464__i0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_comms_SLICE_11 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \vga_comms/hor_count_465_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_comms/hor_count_465__i5 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_comms/hor_count_465__i6 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module NES_inst_SLICE_12 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \NES_inst/count_468_553_add_4_17 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \NES_inst/count_468_553__i16 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \NES_inst/count_468_553__i17 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module NES_inst_SLICE_13 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \NES_inst/count_468_553_add_4_15 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \NES_inst/count_468_553__i14 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \NES_inst/count_468_553__i15 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module NES_inst_SLICE_14 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \NES_inst/count_468_553_add_4_13 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \NES_inst/count_468_553__i12 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \NES_inst/count_468_553__i13 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module NES_inst_SLICE_15 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \NES_inst/count_468_553_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \NES_inst/count_468_553__i10 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \NES_inst/count_468_553__i11 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module NES_inst_SLICE_16 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \NES_inst/count_468_553_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \NES_inst/count_468_553__i8 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \NES_inst/count_468_553__i9 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module NES_inst_SLICE_17 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \NES_inst/count_468_553_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \NES_inst/count_468_553__i6 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \NES_inst/count_468_553__i7 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module NES_inst_SLICE_18 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \NES_inst/count_468_553_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \NES_inst/count_468_553__i4 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \NES_inst/count_468_553__i5 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module NES_inst_SLICE_19 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \NES_inst/count_468_553_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \NES_inst/count_468_553__i2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \NES_inst/count_468_553__i3 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module NES_inst_SLICE_20 ( input DI1, D1, C1, B1, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  fa2 \NES_inst/count_468_553_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \NES_inst/count_468_553__i1 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module NES_inst_SLICE_21 ( input DI0, D1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    F0, COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  fa2 \NES_inst/count_468_553_add_4_21 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \NES_inst/count_468_553__i20 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module NES_inst_SLICE_22 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \NES_inst/count_468_553_add_4_19 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \NES_inst/count_468_553__i18 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \NES_inst/count_468_553__i19 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module color_SLICE_23 ( input D1, D0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \color/add_242_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module color_SLICE_24 ( input D1, D0, B0, CIN0, CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \color/add_310_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module color_SLICE_25 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \color/add_310_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module color_SLICE_26 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \color/memoryBC_467_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \color/memoryBC_467__i9 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \color/memoryBC_467__i10 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module color_SLICE_27 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \color/memoryBC_467_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \color/memoryBC_467__i7 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \color/memoryBC_467__i8 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module color_SLICE_28 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \color/add_242_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module color_SLICE_29 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \color/add_312_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module color_SLICE_30 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \color/add_310_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module color_SLICE_31 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \color/add_312_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module color_SLICE_32 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \color/add_310_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module color_SLICE_33 ( input D1, C1, B1, CIN1, output COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \color/add_242_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), .S1(), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module color_SLICE_34 ( input D1, D0, B0, CIN0, CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \color/add_314_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module color_SLICE_35 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \color/add_314_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module color_SLICE_36 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \color/add_314_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module color_SLICE_37 ( input D1, B1, D0, B0, CIN0, CIN1, output F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \color/add_242_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module color_SLICE_38 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \color/add_314_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module color_SLICE_39 ( input D1, D0, B0, CIN0, CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \color/add_308_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module color_SLICE_40 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \color/add_308_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module color_SLICE_41 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \color/add_312_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module color_SLICE_42 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \color/add_242_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module color_SLICE_43 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \color/add_308_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module color_SLICE_44 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \color/memoryBC_467_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \color/memoryBC_467__i5 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \color/memoryBC_467__i6 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module color_SLICE_45 ( input D1, D0, B0, CIN0, CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \color/add_312_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module color_SLICE_46 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \color/add_308_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module color_SLICE_47 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \color/memoryBC_467_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \color/memoryBC_467__i3 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \color/memoryBC_467__i4 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module color_SLICE_48 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \color/memoryBC_467_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \color/memoryBC_467__i1 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \color/memoryBC_467__i2 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module color_SLICE_49 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, output Q1, 
    F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \color/memoryBC_467_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \color/memoryBC_467__i0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module velocity_P2_SLICE_50 ( input DI0, D1, D0, C0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \velocity_P2/add_7055_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \velocity_P2/object_x_i0_i5 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module velocity_P2_SLICE_51 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \velocity_P2/add_7055_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \velocity_P2/object_x_i0_i3 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \velocity_P2/object_x_i0_i4 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module velocity_P2_SLICE_52 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \velocity_P2/add_7055_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \velocity_P2/object_x_i0_i1 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre20001 \velocity_P2/object_x_i0_i2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ffsre20001 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "SET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module velocity_P2_SLICE_53 ( input DI1, D1, C1, B1, B0, CE, LSR, CLK, CIN1, 
    output Q1, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \velocity_P2/add_7055_1 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \velocity_P2/object_x_i0_i0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module velocity_P1_SLICE_54 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \velocity_P1/add_7054_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \velocity_P1/object_x_i0_i1 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \velocity_P1/object_x_i0_i2 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module velocity_P1_SLICE_55 ( input DI1, D1, C1, B1, B0, CE, LSR, CLK, CIN1, 
    output Q1, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \velocity_P1/add_7054_1 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \velocity_P1/object_x_i0_i0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module velocity_P1_SLICE_56 ( input DI0, D1, D0, C0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \velocity_P1/add_7054_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \velocity_P1/object_x_i0_i5 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module velocity_P1_SLICE_57 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \velocity_P1/add_7054_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \velocity_P1/object_x_i0_i3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre20001 \velocity_P1/object_x_i0_i4 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_59 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 i2245_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 i2247_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \direction_P2/prev_s_c ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \direction_P2/prev_n_c ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut4 ( input A, B, C, D, output Z );

  LUT4 #("0xFC0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40002 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_62 ( input DI1, DI0, D1, B1, D0, C0, B0, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40003 i3927_2_lut( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 i2244_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \direction_P2/flag_c ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \direction_P2/prev_w_c ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40003 ( input A, B, C, D, output Z );

  LUT4 #("0xCCFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40004 ( input A, B, C, D, output Z );

  LUT4 #("0xFC0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_comms_SLICE_65 ( input DI1, DI0, D1, C1, D0, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40005 \vga_comms/i7086_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \vga_comms/i7084_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \vga_comms/gameBC_466__i2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_comms/gameBC_466__i1 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40005 ( input A, B, C, D, output Z );

  LUT4 #("0x0FF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40006 ( input A, B, C, D, output Z );

  LUT4 #("0x00FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_comms_SLICE_66 ( input DI0, D0, C0, B0, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  lut40007 \vga_comms/i7093_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_comms/gameBC_466__i3 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40007 ( input A, B, C, D, output Z );

  LUT4 #("0x3FC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module NES_inst_SLICE_68 ( input DI0, D0, CE, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40008 \NES_inst.SLICE_68_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \NES_inst/output2_i0_i3 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40008 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module NES_inst_SLICE_69 ( input DI1, DI0, D1, D0, CE, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40009 \NES_inst.SLICE_69_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \NES_inst.SLICE_69_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \NES_inst/output2_i0_i1 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \NES_inst/output2_i0_i2 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40009 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module NES_inst_SLICE_71 ( input DI0, D0, CE, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40008 \NES_inst.SLICE_71_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \NES_inst/output1_i0_i5 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module NES_inst_SLICE_72 ( input DI1, DI0, D1, D0, CE, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40009 \NES_inst.SLICE_72_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \NES_inst.SLICE_72_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \NES_inst/output1_i0_i3 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \NES_inst/output1_i0_i4 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module NES_inst_SLICE_74 ( input DI1, DI0, D1, D0, CE, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40009 \NES_inst.SLICE_74_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \NES_inst.SLICE_74_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \NES_inst/output1_i0_i1 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \NES_inst/output1_i0_i2 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module color_SLICE_77 ( input DI1, DI0, D1, C1, B1, D0, C0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40010 \color/mux_19_i2_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \color/mux_19_i1_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre2 \color/w_address_i0_i1 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \color/w_address_i0_i0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40010 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40011 ( input A, B, C, D, output Z );

  LUT4 #("0xF5A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module color_SLICE_78 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40012 \color/i4253_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40013 \color/i2201_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \color/collision_p1_c ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \color/collision_p2_c ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40012 ( input A, B, C, D, output Z );

  LUT4 #("0xBAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40013 ( input A, B, C, D, output Z );

  LUT4 #("0x0ECE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_80 ( input DI0, D0, C0, CE, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40014 \vga_comms/i8634_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \color/trail_to_player_c ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40014 ( input A, B, C, D, output Z );

  LUT4 #("0xF00F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_81 ( input DI1, DI0, D1, C1, B1, C0, CE, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40010 \color/mux_19_i11_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40015 SLICE_81_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \color/w_address_i0_i10 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \color/data_to_mem__i1 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40015 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module color_SLICE_84 ( input DI1, DI0, D1, C1, B1, D0, C0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40016 \color/mux_19_i9_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40017 \color/mux_19_i10_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre2 \color/w_address_i0_i8 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \color/w_address_i0_i9 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40016 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40017 ( input A, B, C, D, output Z );

  LUT4 #("0xFA50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module color_SLICE_86 ( input DI1, DI0, D1, C1, A1, D0, C0, B0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40018 \color/mux_19_i7_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40019 \color/mux_19_i8_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \color/w_address_i0_i6 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \color/w_address_i0_i7 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40018 ( input A, B, C, D, output Z );

  LUT4 #("0xF5A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40019 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module color_SLICE_88 ( input DI1, DI0, D1, C1, B1, D0, C0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40016 \color/mux_19_i5_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40017 \color/mux_19_i6_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre2 \color/w_address_i0_i4 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \color/w_address_i0_i5 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module color_SLICE_90 ( input DI1, DI0, D1, C1, B1, D0, C0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40010 \color/mux_19_i3_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \color/mux_19_i4_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre2 \color/w_address_i0_i2 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \color/w_address_i0_i3 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module color_SLICE_93 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40020 \color/i1_4_lut_adj_200 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40021 \color/i1_2_lut_3_lut_adj_205 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \color/rgb__i6 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \color/rgb__i5 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40020 ( input A, B, C, D, output Z );

  LUT4 #("0xEAFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40021 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module color_SLICE_95 ( input DI0, D0, C0, B0, A0, LSR, CLK, output Q0, F0 );
  wire   VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40022 \color/n10381_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \color/rgb__i3 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40022 ( input A, B, C, D, output Z );

  LUT4 #("0xFA44") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module color_SLICE_98 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40023 \color.SLICE_98_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40024 \color.SLICE_98_K0 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \color/r_address__i8 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \color/r_address__i9 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40023 ( input A, B, C, D, output Z );

  LUT4 #("0xE200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40024 ( input A, B, C, D, output Z );

  LUT4 #("0xE040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module color_SLICE_100 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40023 \color.SLICE_100_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40024 \color.SLICE_100_K0 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \color/r_address__i6 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \color/r_address__i7 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module color_SLICE_102 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40025 \color.SLICE_102_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40024 \color.SLICE_102_K0 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \color/r_address__i4 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \color/r_address__i5 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40025 ( input A, B, C, D, output Z );

  LUT4 #("0xA088") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module color_SLICE_104 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40026 \color.SLICE_104_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40027 \color.SLICE_104_K0 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \color/r_address__i2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \color/r_address__i3 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40026 ( input A, B, C, D, output Z );

  LUT4 #("0xD800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40027 ( input A, B, C, D, output Z );

  LUT4 #("0xA0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module color_SLICE_106 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40026 \color.SLICE_106_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40028 \color.SLICE_106_K0 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \color/r_address__i0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \color/r_address__i1 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40028 ( input A, B, C, D, output Z );

  LUT4 #("0xC0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_110 ( input DI1, DI0, C1, D0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40029 SLICE_110_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 SLICE_110_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \velocity_P2/prev_x_i0_i1 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \velocity_P2/prev_x_i0_i0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40029 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module velocity_P2_SLICE_112 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, CE, 
    LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40030 \velocity_P2/i2_4_lut_4_lut_adj_183 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40031 \velocity_P2/i2_3_lut_adj_182 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \velocity_P2/object_y_i0_i4 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre2 \velocity_P2/object_y_i0_i3 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40030 ( input A, B, C, D, output Z );

  LUT4 #("0x6CC9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40031 ( input A, B, C, D, output Z );

  LUT4 #("0x3CC3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module velocity_P2_SLICE_113 ( input DI1, DI0, D1, C1, A1, D0, C0, B0, A0, CE, 
    LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40032 \velocity_P2/i2_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40033 \velocity_P2/i2_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \velocity_P2/object_y_i0_i1 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \velocity_P2/object_y_i0_i2 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40032 ( input A, B, C, D, output Z );

  LUT4 #("0x5AA5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40033 ( input A, B, C, D, output Z );

  LUT4 #("0x6AA9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_115 ( input DI1, DI0, D1, D0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40009 SLICE_115_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 SLICE_115_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \velocity_P2/prev_x_i0_i4 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \velocity_P2/prev_x_i0_i5 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_117 ( input DI1, DI0, D1, D0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40009 SLICE_117_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 SLICE_117_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \velocity_P2/prev_x_i0_i2 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \velocity_P2/prev_x_i0_i3 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_120 ( input DI0, D0, CE, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40008 SLICE_120_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \velocity_P2/prev_y_i0_i4 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_121 ( input DI1, DI0, D1, D0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40009 SLICE_121_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 SLICE_121_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \velocity_P2/prev_y_i0_i2 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \velocity_P2/prev_y_i0_i3 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_123 ( input DI1, DI0, D1, D0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40009 SLICE_123_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 SLICE_123_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \velocity_P2/prev_y_i0_i0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \velocity_P2/prev_y_i0_i1 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_127 ( input DI1, DI0, D1, C1, B1, D0, C0, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40034 i2249_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40035 i4064_2_lut( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre2 \direction_P1/prev_s_c ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \direction_P1/flag_c ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40034 ( input A, B, C, D, output Z );

  LUT4 #("0xCFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40035 ( input A, B, C, D, output Z );

  LUT4 #("0xFF0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_129 ( input DI0, D0, C0, B0, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  lut40036 i2251_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \direction_P1/prev_n_c ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40036 ( input A, B, C, D, output Z );

  LUT4 #("0xCFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_130 ( input DI1, DI0, D1, C1, A1, D0, C0, B0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40037 i2248_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40019 i2250_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \direction_P1/prev_w_c ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \direction_P1/prev_e_c ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40037 ( input A, B, C, D, output Z );

  LUT4 #("0xAFA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_134 ( input DI1, DI0, D1, D0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40009 SLICE_134_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 SLICE_134_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \velocity_P1/prev_x_i0_i1 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \velocity_P1/prev_x_i0_i0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module velocity_P1_SLICE_136 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, A0, CE, 
    LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40038 \velocity_P1/i2_3_lut_adj_180 ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40039 \velocity_P1/i2_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \velocity_P1/object_y_i0_i3 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \velocity_P1/object_y_i0_i4 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40038 ( input A, B, C, D, output Z );

  LUT4 #("0x3CC3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40039 ( input A, B, C, D, output Z );

  LUT4 #("0x78E1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module velocity_P1_SLICE_138 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, A0, CE, 
    LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40040 \velocity_P1/i2_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40041 \velocity_P1/i2_4_lut_4_lut_adj_181 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \velocity_P1/object_y_i0_i1 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \velocity_P1/object_y_i0_i2 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40040 ( input A, B, C, D, output Z );

  LUT4 #("0x3CC3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40041 ( input A, B, C, D, output Z );

  LUT4 #("0x7E81") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_140 ( input DI1, DI0, D1, D0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40009 SLICE_140_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 SLICE_140_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \velocity_P1/prev_x_i0_i4 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \velocity_P1/prev_x_i0_i5 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_142 ( input DI1, DI0, D1, D0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40009 SLICE_142_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 SLICE_142_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \velocity_P1/prev_x_i0_i2 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \velocity_P1/prev_x_i0_i3 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_146 ( input DI1, DI0, D1, D0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40009 SLICE_146_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 SLICE_146_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \velocity_P1/prev_y_i0_i2 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \velocity_P1/prev_y_i0_i3 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_148 ( input DI1, DI0, D1, D0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40009 SLICE_148_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 SLICE_148_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \velocity_P1/prev_y_i0_i0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \velocity_P1/prev_y_i0_i1 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module RAM_SLICE_151 ( input DI1, DI0, D1, C0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40009 \RAM.SLICE_151_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40015 \RAM.SLICE_151_K0 ( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \RAM/r_data_i0_i0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \RAM/r_data_i0_i1 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module color_SLICE_153 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40042 \color/i2_4_lut_adj_225 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40043 \color/row_9__I_0_i18_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40042 ( input A, B, C, D, output Z );

  LUT4 #("0xD040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40043 ( input A, B, C, D, output Z );

  LUT4 #("0xD450") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module color_SLICE_154 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40044 \color/row_9__I_0_i16_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40045 \color/row_9__I_0_i14_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40044 ( input A, B, C, D, output Z );

  LUT4 #("0x71B2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40045 ( input A, B, C, D, output Z );

  LUT4 #("0x71D4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module color_SLICE_155 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40046 \color/row_9__I_0_10_i18_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40047 \color/i796_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40046 ( input A, B, C, D, output Z );

  LUT4 #("0xB320") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40047 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module color_SLICE_156 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40048 \color/row_9__I_0_10_i16_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40049 \color/row_9__I_0_10_i14_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40048 ( input A, B, C, D, output Z );

  LUT4 #("0x71B2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40049 ( input A, B, C, D, output Z );

  LUT4 #("0x71B2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module direction_P2_SLICE_157 ( input C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40050 \direction_P2/i16_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40051 \NES_inst/digital_two_7__I_0_i3_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40050 ( input A, B, C, D, output Z );

  LUT4 #("0x0A0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40051 ( input A, B, C, D, output Z );

  LUT4 #("0xAAB8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module direction_P2_SLICE_159 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40052 \direction_P2/i13_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40053 \NES_inst/digital_two_7__I_0_i1_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40052 ( input A, B, C, D, output Z );

  LUT4 #("0x0F00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40053 ( input A, B, C, D, output Z );

  LUT4 #("0xCCCA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module direction_P2_SLICE_161 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40052 \direction_P2/i10_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40051 \NES_inst/digital_two_7__I_0_i4_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module direction_P2_SLICE_163 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40054 \direction_P2/i2_2_lut_3_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40055 \NES_inst/digital_two_7__I_0_i2_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40054 ( input A, B, C, D, output Z );

  LUT4 #("0x0CFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40055 ( input A, B, C, D, output Z );

  LUT4 #("0xFE10") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_comms_SLICE_165 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40056 \color/i1_2_lut_3_lut_adj_228 ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40057 \vga_comms/i8623_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40056 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40057 ( input A, B, C, D, output Z );

  LUT4 #("0x3F2A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module color_SLICE_166 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40058 \color/i1_2_lut_3_lut_adj_230 ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40059 \color/i1_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40058 ( input A, B, C, D, output Z );

  LUT4 #("0xFAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40059 ( input A, B, C, D, output Z );

  LUT4 #("0x1000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_comms_SLICE_167 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40060 \vga_comms/i7_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40061 \vga_comms/i1_2_lut_adj_234 ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40060 ( input A, B, C, D, output Z );

  LUT4 #("0xFBFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40061 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_comms_SLICE_168 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40062 \vga_comms/i8_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40063 \vga_comms/i3_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40062 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40063 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_comms_SLICE_169 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40064 \color/i3906_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40065 \vga_comms/i1426_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40064 ( input A, B, C, D, output Z );

  LUT4 #("0xCA00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40065 ( input A, B, C, D, output Z );

  LUT4 #("0x1110") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module color_SLICE_170 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40066 \color/i4081_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40067 \color/i3935_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40066 ( input A, B, C, D, output Z );

  LUT4 #("0xE020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40067 ( input A, B, C, D, output Z );

  LUT4 #("0xAAAF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module NES_inst_SLICE_171 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly;

  lut40068 \vga_comms/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40051 \NES_inst/digital_one_7__I_0_i6_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  ffsre2 \color/start_collision_c ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40068 ( input A, B, C, D, output Z );

  LUT4 #("0xAAAE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module color_SLICE_172 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40037 \color/i8611_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40069 \color/i1_4_lut_adj_196 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40069 ( input A, B, C, D, output Z );

  LUT4 #("0x0C08") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module NES_inst_SLICE_173 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40070 \direction_P1/i226_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40071 \NES_inst/digital_one_7__I_0_i2_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40070 ( input A, B, C, D, output Z );

  LUT4 #("0x5F55") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40071 ( input A, B, C, D, output Z );

  LUT4 #("0xFE04") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module NES_inst_SLICE_175 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40072 \direction_P1/i1_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40071 \NES_inst/digital_one_7__I_0_i3_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40072 ( input A, B, C, D, output Z );

  LUT4 #("0x2F22") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module NES_inst_SLICE_177 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40073 \color/n10393_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40071 \NES_inst/digital_one_7__I_0_i1_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40073 ( input A, B, C, D, output Z );

  LUT4 #("0xFA44") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module color_SLICE_178 ( input D0, C0, B0, A0, output F0 );

  lut40074 \color/n10405_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40074 ( input A, B, C, D, output Z );

  LUT4 #("0xF0CA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module NES_inst_SLICE_179 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40052 \direction_P1/i10_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40071 \NES_inst/digital_one_7__I_0_i4_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module direction_P1_SLICE_180 ( input D0, C0, B0, A0, output F0 );

  lut40075 \direction_P1.i2_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40075 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module color_SLICE_181 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40076 \color.i1_2_lut_adj_206 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40077 \color/i8389_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40076 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40077 ( input A, B, C, D, output Z );

  LUT4 #("0x0030") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module color_SLICE_183 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40078 \color/n1975_bdd_4_lut_4 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40079 \color/mux_207_i5_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40078 ( input A, B, C, D, output Z );

  LUT4 #("0xBBC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40079 ( input A, B, C, D, output Z );

  LUT4 #("0xCEC4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module color_SLICE_184 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40080 \color/n1964_bdd_4_lut_4 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40081 \color/n10399_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40080 ( input A, B, C, D, output Z );

  LUT4 #("0xDDA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40081 ( input A, B, C, D, output Z );

  LUT4 #("0xE5E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module color_SLICE_185 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40080 \color/n1964_bdd_4_lut_3 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40082 \color/n10387_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40082 ( input A, B, C, D, output Z );

  LUT4 #("0xE3E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module color_SLICE_187 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40083 \color/n10423_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40084 \color/n1964_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40083 ( input A, B, C, D, output Z );

  LUT4 #("0xF2C2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40084 ( input A, B, C, D, output Z );

  LUT4 #("0xBBC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module color_SLICE_189 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40085 \vga_comms/i1_2_lut_adj_233 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40086 \color/i1_4_lut_adj_193 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40085 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40086 ( input A, B, C, D, output Z );

  LUT4 #("0x0020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module color_SLICE_190 ( input D1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40087 \color/col_8__I_0_3_i3_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40088 \color/i2_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40087 ( input A, B, C, D, output Z );

  LUT4 #("0x33CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40088 ( input A, B, C, D, output Z );

  LUT4 #("0xE000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module color_SLICE_191 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40089 \color/i8427_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40090 \color/i1_3_lut_4_lut_adj_222 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40089 ( input A, B, C, D, output Z );

  LUT4 #("0xC800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40090 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module color_SLICE_192 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40085 \color/i1_2_lut_adj_195 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40091 \color/i1_4_lut_adj_194 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40091 ( input A, B, C, D, output Z );

  LUT4 #("0x0040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module color_SLICE_193 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40080 \color/n1975_bdd_4_lut_3 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40092 \color.mux_207_i4_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40092 ( input A, B, C, D, output Z );

  LUT4 #("0xD8F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module color_SLICE_195 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40080 \color/n1964_bdd_4_lut_5 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40082 \color/n10411_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module color_SLICE_196 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40093 \color.i1_3_lut_adj_199 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40074 \color/n10417_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40093 ( input A, B, C, D, output Z );

  LUT4 #("0xE0F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module color_SLICE_197 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40080 \color/n1975_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40094 \color.mux_207_i6_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40094 ( input A, B, C, D, output Z );

  LUT4 #("0xF870") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module color_SLICE_199 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40080 \color/n1975_bdd_4_lut_2 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40095 \color/i4274_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40095 ( input A, B, C, D, output Z );

  LUT4 #("0x0015") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module color_SLICE_200 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40080 \color/n1964_bdd_4_lut_2 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40096 \color/n10375_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40096 ( input A, B, C, D, output Z );

  LUT4 #("0xF2C2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module color_SLICE_201 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40097 \color/i8806_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40098 \color/i2_3_lut_4_lut_adj_223 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40097 ( input A, B, C, D, output Z );

  LUT4 #("0xBFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40098 ( input A, B, C, D, output Z );

  LUT4 #("0x1500") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_comms_SLICE_203 ( input D1, C1, B1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40099 \vga_comms.i1_2_lut_adj_235 ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40100 \vga_comms/i1_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40099 ( input A, B, C, D, output Z );

  LUT4 #("0x00F3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40100 ( input A, B, C, D, output Z );

  LUT4 #("0x00F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module color_SLICE_204 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40101 \color/i1_2_lut_adj_202 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40102 \color/i10_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40101 ( input A, B, C, D, output Z );

  LUT4 #("0xF0FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40102 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_comms_SLICE_205 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40103 \vga_comms.i4288_1_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40104 \vga_comms/i4069_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40103 ( input A, B, C, D, output Z );

  LUT4 #("0x0005") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40104 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_comms_SLICE_207 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40105 \vga_comms/i1_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40106 \vga_comms/i4210_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40105 ( input A, B, C, D, output Z );

  LUT4 #("0x0CFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40106 ( input A, B, C, D, output Z );

  LUT4 #("0x000C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_comms_SLICE_209 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40107 \color/mux_204_i4_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40108 \vga_comms/i2_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40107 ( input A, B, C, D, output Z );

  LUT4 #("0xA0AF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40108 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module color_SLICE_210 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40109 \color/i8613_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40110 \color.i8633_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40109 ( input A, B, C, D, output Z );

  LUT4 #("0x7340") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40110 ( input A, B, C, D, output Z );

  LUT4 #("0x3F2A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_comms_SLICE_211 ( input D1, C1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40005 \color/object_y_P1_4__I_0_i9_2_lut ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40061 \vga_comms/i109_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_comms_SLICE_212 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40111 \vga_comms/i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40061 \vga_comms/i1_2_lut_adj_242 ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40111 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_comms_SLICE_213 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40112 \vga_comms/i4007_2_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40113 \vga_comms/i4_4_lut_adj_243 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40112 ( input A, B, C, D, output Z );

  LUT4 #("0x050F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40113 ( input A, B, C, D, output Z );

  LUT4 #("0x7000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module color_SLICE_214 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40114 \color/i1_4_lut_adj_218 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40115 \color/i4222_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40114 ( input A, B, C, D, output Z );

  LUT4 #("0x0504") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40115 ( input A, B, C, D, output Z );

  LUT4 #("0xE0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_comms_SLICE_215 ( input C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40116 \color/i1_2_lut_adj_203 ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40117 \vga_comms/i1226_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40116 ( input A, B, C, D, output Z );

  LUT4 #("0x5050") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40117 ( input A, B, C, D, output Z );

  LUT4 #("0xECA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module color_SLICE_216 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40118 \vga_comms/i3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40119 \color/i2_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40118 ( input A, B, C, D, output Z );

  LUT4 #("0x3020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40119 ( input A, B, C, D, output Z );

  LUT4 #("0x0008") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_comms_SLICE_217 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40120 \vga_comms/i1_2_lut_adj_232 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40121 \color/i2_4_lut_4_lut_adj_229 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40120 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40121 ( input A, B, C, D, output Z );

  LUT4 #("0x0702") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module color_SLICE_220 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40122 \color/i2_3_lut_4_lut_adj_215 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40123 \color/i19_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40122 ( input A, B, C, D, output Z );

  LUT4 #("0x1000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40123 ( input A, B, C, D, output Z );

  LUT4 #("0x424A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module color_SLICE_222 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40124 \color/object_x_P2_5__I_0_i8_3_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40021 \color/i1_2_lut_3_lut_adj_208 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40124 ( input A, B, C, D, output Z );

  LUT4 #("0xA0FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_comms_SLICE_223 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40125 \vga_comms/i8793_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40126 \vga_comms/i1_2_lut_adj_236 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40125 ( input A, B, C, D, output Z );

  LUT4 #("0x0400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40126 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_comms_SLICE_225 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40127 \vga_comms/i5_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40128 \vga_comms/i1_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40127 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40128 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_comms_SLICE_227 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40129 \vga_comms/i4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40130 \color/i2_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40129 ( input A, B, C, D, output Z );

  LUT4 #("0xBFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40130 ( input A, B, C, D, output Z );

  LUT4 #("0xA000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_comms_SLICE_229 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40131 \vga_comms/i8776_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40132 \vga_comms/i19_4_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40131 ( input A, B, C, D, output Z );

  LUT4 #("0xFF7F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40132 ( input A, B, C, D, output Z );

  LUT4 #("0x3FFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_comms_SLICE_231 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40133 \color/prev_y_P1_4__I_0_i8_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40128 \vga_comms/i1_2_lut_3_lut_adj_239 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40133 ( input A, B, C, D, output Z );

  LUT4 #("0xC0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module color_SLICE_232 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40134 \color.object_y_P1_4__I_0_i10_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40135 \color/object_y_P1_4__I_0_i8_3_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40134 ( input A, B, C, D, output Z );

  LUT4 #("0xA0FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40135 ( input A, B, C, D, output Z );

  LUT4 #("0xCF0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_comms_SLICE_233 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40136 \vga_comms/i1_2_lut_3_lut_4_lut_adj_241 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40137 \vga_comms/i2_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40136 ( input A, B, C, D, output Z );

  LUT4 #("0x4440") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40137 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_comms_SLICE_234 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40138 \vga_comms/i4287_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40047 \vga_comms/i1_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40138 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_comms_SLICE_237 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40139 \vga_comms/i566_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40140 \vga_comms/i8809_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40139 ( input A, B, C, D, output Z );

  LUT4 #("0xFFE0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40140 ( input A, B, C, D, output Z );

  LUT4 #("0x3F3B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_comms_SLICE_239 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40141 \color/i1_2_lut_3_lut_adj_214 ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40142 \vga_comms/i1_2_lut_3_lut_adj_240 ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40141 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40142 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module color_SLICE_240 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40143 \color/col_9__I_0_i18_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40144 \color.i1_2_lut_adj_197 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40143 ( input A, B, C, D, output Z );

  LUT4 #("0xF330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40144 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module color_SLICE_244 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40145 \color/row_9__I_0_i10_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40146 \color/i2_3_lut_adj_227 ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40145 ( input A, B, C, D, output Z );

  LUT4 #("0x0751") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40146 ( input A, B, C, D, output Z );

  LUT4 #("0xA000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_comms_SLICE_247 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40147 \color/i4046_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40148 \vga_comms/i22_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40147 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40148 ( input A, B, C, D, output Z );

  LUT4 #("0x135F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module NES_inst_SLICE_249 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40149 \NES_inst/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40150 \NES_inst/i2_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40149 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40150 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module NES_inst_SLICE_251 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40151 \NES_inst/i1_4_lut_adj_231 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40152 \NES_inst/i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40151 ( input A, B, C, D, output Z );

  LUT4 #("0xF7FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40152 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module NES_inst_SLICE_252 ( input D1, C1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40153 \NES_inst/i8799_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40154 \NES_inst/i3941_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40153 ( input A, B, C, D, output Z );

  LUT4 #("0x000F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40154 ( input A, B, C, D, output Z );

  LUT4 #("0x0300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module NES_inst_SLICE_254 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40155 \NES_inst/i5_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40156 \NES_inst/i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40155 ( input A, B, C, D, output Z );

  LUT4 #("0xA000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40156 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module color_SLICE_255 ( input D0, C0, B0, A0, output F0 );

  lut40157 \color/i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40157 ( input A, B, C, D, output Z );

  LUT4 #("0xD400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module color_SLICE_256 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40158 \color/i767_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40159 \color/i753_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40158 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40159 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module color_SLICE_257 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40160 \color/i1215_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40161 \color/prev_x_P1_5__I_0_i16_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40160 ( input A, B, C, D, output Z );

  LUT4 #("0xEAFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40161 ( input A, B, C, D, output Z );

  LUT4 #("0xA0FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module color_SLICE_258 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40133 \color/prev_x_P1_5__I_0_i14_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40162 \color/prev_x_P1_5__I_0_i12_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40162 ( input A, B, C, D, output Z );

  LUT4 #("0xC0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module color_SLICE_259 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40163 \color/i1_4_lut_adj_184 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40157 \color/i2_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40163 ( input A, B, C, D, output Z );

  LUT4 #("0xEAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module color_SLICE_260 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40164 \color/i1_4_lut_adj_191 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40165 \color/col_9__I_0_16_i18_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40164 ( input A, B, C, D, output Z );

  LUT4 #("0xA220") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40165 ( input A, B, C, D, output Z );

  LUT4 #("0xF330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module color_SLICE_262 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40166 \color.i4009_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40167 \color/i2_4_lut_adj_190 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40166 ( input A, B, C, D, output Z );

  LUT4 #("0xFF01") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40167 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module color_SLICE_263 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40133 \color/prev_y_P1_4__I_0_i16_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40162 \color/prev_y_P1_4__I_0_i14_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module color_SLICE_265 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40168 \color/col_9__I_0_16_i12_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40169 \color/col_9__I_0_16_i10_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40168 ( input A, B, C, D, output Z );

  LUT4 #("0xF330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40169 ( input A, B, C, D, output Z );

  LUT4 #("0x7310") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module color_SLICE_267 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40168 \color/col_9__I_0_16_i16_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40165 \color/col_9__I_0_16_i14_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module color_SLICE_269 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40170 \color/i5_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40171 \color/i1_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40170 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40171 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module color_SLICE_270 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40172 \color/i1_2_lut_3_lut_adj_204 ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40173 \color/i8404_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40172 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40173 ( input A, B, C, D, output Z );

  LUT4 #("0x1110") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module color_SLICE_272 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40174 \color/i8812_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40126 \color/i1_2_lut_adj_185 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40174 ( input A, B, C, D, output Z );

  LUT4 #("0x1115") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module color_SLICE_274 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40175 \color/i2_4_lut_adj_209 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40176 \color/i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40175 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40176 ( input A, B, C, D, output Z );

  LUT4 #("0x0080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module color_SLICE_275 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40177 \color.i1_4_lut_adj_219 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40171 \color/i1_rep_35_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40177 ( input A, B, C, D, output Z );

  LUT4 #("0xFDF4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module color_SLICE_276 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40005 \color/object_y_P1_4__I_0_i15_2_lut ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40178 \color.i1_4_lut_adj_187 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40178 ( input A, B, C, D, output Z );

  LUT4 #("0xFFD4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module color_SLICE_277 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40133 \color/object_x_P2_5__I_0_2_i6_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \color/object_x_P2_5__I_0_2_i4_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40179 ( input A, B, C, D, output Z );

  LUT4 #("0x8CEF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module color_SLICE_279 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40133 \color/object_x_P2_5__I_0_2_i10_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40161 \color/object_x_P2_5__I_0_2_i8_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module color_SLICE_281 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40180 \color/i7_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40181 \color/i1_4_lut_adj_186 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40180 ( input A, B, C, D, output Z );

  LUT4 #("0x1011") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40181 ( input A, B, C, D, output Z );

  LUT4 #("0xF773") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module color_SLICE_282 ( input D1, C1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40182 \color/i8636_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40183 \color/data_from_mem_1__I_0_2_i3_2_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40182 ( input A, B, C, D, output Z );

  LUT4 #("0x0FF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40183 ( input A, B, C, D, output Z );

  LUT4 #("0xF0FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module color_SLICE_283 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40184 \color/i8438_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40185 \color/col_8__I_0_3_i1_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40184 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40185 ( input A, B, C, D, output Z );

  LUT4 #("0x0FF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module color_SLICE_286 ( input D1, C1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40186 \color/i789_2_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40185 \color/row_7__I_0_2_i3_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40186 ( input A, B, C, D, output Z );

  LUT4 #("0xA000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module color_SLICE_287 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40184 \color/i8440_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40187 \color/row_7__I_0_2_i4_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40187 ( input A, B, C, D, output Z );

  LUT4 #("0x33CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module color_SLICE_289 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40188 \color/i1_4_lut_adj_188 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40189 \color/i1_2_lut_3_lut_adj_221 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40188 ( input A, B, C, D, output Z );

  LUT4 #("0x0040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40189 ( input A, B, C, D, output Z );

  LUT4 #("0xF0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module color_SLICE_291 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40168 \color/row_9__I_0_12_i12_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40190 \color/row_9__I_0_12_i10_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40190 ( input A, B, C, D, output Z );

  LUT4 #("0x0751") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module color_SLICE_292 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40005 \color/object_y_P1_4__I_0_i13_2_lut ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40191 \color/row_9__I_0_12_i14_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40191 ( input A, B, C, D, output Z );

  LUT4 #("0x71B2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module color_SLICE_293 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40168 \color/col_9__I_0_17_i20_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40192 \color/col_9__I_0_17_i18_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40192 ( input A, B, C, D, output Z );

  LUT4 #("0xF550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module color_SLICE_295 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40143 \color/row_9__I_0_12_i16_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40193 \color/i765_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40193 ( input A, B, C, D, output Z );

  LUT4 #("0x3CCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module color_SLICE_298 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40194 \color.i1206_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40195 \color/object_x_P1_5__I_0_i16_3_lut_3_lut ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40194 ( input A, B, C, D, output Z );

  LUT4 #("0xFDDC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40195 ( input A, B, C, D, output Z );

  LUT4 #("0xC0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module color_SLICE_299 ( input C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40116 \color/i1_2_lut_adj_192 ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40196 \color/i24_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40196 ( input A, B, C, D, output Z );

  LUT4 #("0x557E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module color_SLICE_302 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40197 \color/row_9__I_0_i12_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40198 \color/i818_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40197 ( input A, B, C, D, output Z );

  LUT4 #("0x4DD4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40198 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module color_SLICE_303 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40182 \color/row_7__I_0_2_i2_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40199 \color/row_9__I_0_10_i10_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40199 ( input A, B, C, D, output Z );

  LUT4 #("0x0571") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module color_SLICE_304 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40200 \color/row_9__I_0_10_i12_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40198 \color/i782_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40200 ( input A, B, C, D, output Z );

  LUT4 #("0x7B12") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module color_SLICE_305 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40201 \color/i1_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40202 \color/i567_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40201 ( input A, B, C, D, output Z );

  LUT4 #("0xFC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40202 ( input A, B, C, D, output Z );

  LUT4 #("0xFECC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module color_SLICE_311 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40203 \color/i717_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40204 \color/row_9__I_0_11_i10_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40203 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40204 ( input A, B, C, D, output Z );

  LUT4 #("0x105B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module color_SLICE_312 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40197 \color/row_9__I_0_11_i12_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40205 \color/i710_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40205 ( input A, B, C, D, output Z );

  LUT4 #("0xCC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module color_SLICE_314 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40206 \color/mux_204_i6_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40207 \color/i3898_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40206 ( input A, B, C, D, output Z );

  LUT4 #("0xE2C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40207 ( input A, B, C, D, output Z );

  LUT4 #("0x0F00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module color_SLICE_315 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40168 \color/col_9__I_0_15_i12_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40208 \color/col_9__I_0_15_i10_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40208 ( input A, B, C, D, output Z );

  LUT4 #("0x22B2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module color_SLICE_317 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40168 \color/col_9__I_0_17_i12_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40169 \color/col_9__I_0_17_i10_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module color_SLICE_319 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40209 \color/i1_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40210 \color/i4206_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40209 ( input A, B, C, D, output Z );

  LUT4 #("0xFE00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40210 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module color_SLICE_320 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40211 \color/i614_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40212 \color/i2_3_lut_4_lut_adj_224 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40211 ( input A, B, C, D, output Z );

  LUT4 #("0xC8C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40212 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module color_SLICE_323 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40213 \color.object_x_P2_5__I_0_i12_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40214 \color/object_x_P2_5__I_0_i10_3_lut_3_lut ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40213 ( input A, B, C, D, output Z );

  LUT4 #("0xC0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40214 ( input A, B, C, D, output Z );

  LUT4 #("0xC0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module color_SLICE_325 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40215 \color.object_y_P2_4__I_0_i10_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40214 \color/object_y_P2_4__I_0_i8_3_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40215 ( input A, B, C, D, output Z );

  LUT4 #("0xA0FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module color_SLICE_327 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40216 \color/i10_4_lut_adj_217 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40217 \color/i8423_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40216 ( input A, B, C, D, output Z );

  LUT4 #("0x0004") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40217 ( input A, B, C, D, output Z );

  LUT4 #("0x7BDE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module color_SLICE_329 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40134 \color.object_x_P1_5__I_0_i14_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40218 \color/object_x_P1_5__I_0_i12_3_lut_3_lut ( .A(A0), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40218 ( input A, B, C, D, output Z );

  LUT4 #("0xA0FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module color_SLICE_331 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40219 \color/i9_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40220 \color/i7_4_lut_adj_201 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40219 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40220 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module color_SLICE_334 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40221 \color/i3_4_lut_adj_211 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40222 \color/i1_4_lut_adj_210 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40221 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40222 ( input A, B, C, D, output Z );

  LUT4 #("0xECA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module color_SLICE_335 ( input DI1, D1, D0, B0, CE, CLK, output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40009 \color.SLICE_335_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40223 \color/object_x_P1_5__I_0_i9_2_lut ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre2 \velocity_P1/prev_y_i0_i4 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40223 ( input A, B, C, D, output Z );

  LUT4 #("0x33CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module color_SLICE_336 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40224 \color/i2_4_lut_adj_216 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40162 \color/object_x_P1_5__I_0_2_i12_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40224 ( input A, B, C, D, output Z );

  LUT4 #("0x00FD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module color_SLICE_337 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40185 \color/col_8__I_0_i1_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module color_SLICE_338 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40225 \color/i11_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40226 \color/row_7__I_0_i1_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40225 ( input A, B, C, D, output Z );

  LUT4 #("0x0100") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40226 ( input A, B, C, D, output Z );

  LUT4 #("0x0FF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module color_SLICE_340 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40227 \color/i8436_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40223 \color/object_x_P1_5__I_0_i13_2_lut ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40227 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module color_SLICE_341 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40133 \color/object_x_P1_5__I_0_2_i6_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40228 \color/object_x_P1_5__I_0_2_i4_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40228 ( input A, B, C, D, output Z );

  LUT4 #("0x8ECF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module color_SLICE_343 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40133 \color/object_x_P1_5__I_0_2_i10_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40161 \color/object_x_P1_5__I_0_2_i8_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module color_SLICE_345 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40229 \color/row_9__I_0_11_i16_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40045 \color/row_9__I_0_11_i14_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40229 ( input A, B, C, D, output Z );

  LUT4 #("0x71D4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module color_SLICE_346 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40120 \color/i731_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40230 \color/i724_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40230 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module color_SLICE_347 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40168 \color/col_9__I_0_15_i16_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40192 \color/col_9__I_0_15_i14_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module color_SLICE_349 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40168 \color/col_9__I_0_15_i20_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40165 \color/col_9__I_0_15_i18_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module color_SLICE_351 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40231 \color.object_x_P1_5__I_0_i10_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40162 \color/object_x_P1_5__I_0_i8_3_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40231 ( input A, B, C, D, output Z );

  LUT4 #("0xC0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module color_SLICE_356 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40232 \color/i832_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40233 \color/i825_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40232 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40233 ( input A, B, C, D, output Z );

  LUT4 #("0xA000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module color_SLICE_357 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40234 \color/i3_4_lut_adj_220 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40235 \color.i1212_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40234 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40235 ( input A, B, C, D, output Z );

  LUT4 #("0xEAFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module color_SLICE_359 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40133 \color/prev_x_P2_5__I_0_i10_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40162 \color/prev_x_P2_5__I_0_i8_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module color_SLICE_361 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40236 \color/prev_x_P2_5__I_0_i14_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40161 \color/prev_x_P2_5__I_0_i12_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40236 ( input A, B, C, D, output Z );

  LUT4 #("0xF550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module color_SLICE_363 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40237 \color/i1190_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40192 \color/prev_x_P2_5__I_0_i16_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40237 ( input A, B, C, D, output Z );

  LUT4 #("0xECFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module color_SLICE_365 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40168 \color/col_9__I_0_i12_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40238 \color/col_9__I_0_i10_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40238 ( input A, B, C, D, output Z );

  LUT4 #("0x7150") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module color_SLICE_369 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40168 \color/col_9__I_0_i16_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40192 \color/col_9__I_0_i14_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module color_SLICE_373 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40133 \color/prev_y_P2_4__I_0_i10_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40162 \color/prev_y_P2_4__I_0_i8_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module color_SLICE_375 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40133 \color/prev_y_P2_4__I_0_i14_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40162 \color/prev_y_P2_4__I_0_i12_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module color_SLICE_377 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40162 \color/prev_y_P2_4__I_0_i16_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module color_SLICE_378 ( input D0, C0, B0, A0, output F0 );

  lut40239 \color/i3_4_lut_adj_226 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40239 ( input A, B, C, D, output Z );

  LUT4 #("0xA080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module color_SLICE_379 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40168 \color/col_9__I_0_17_i16_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40165 \color/col_9__I_0_17_i14_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module color_SLICE_381 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40133 \color/prev_x_P1_5__I_0_i10_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40162 \color/prev_x_P1_5__I_0_i8_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module color_SLICE_384 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40124 \color/prev_y_P1_4__I_0_i12_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40165 \color/prev_y_P1_4__I_0_i10_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module color_SLICE_385 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40231 \color.object_y_P1_4__I_0_i14_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40240 \color.object_y_P1_4__I_0_i12_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40240 ( input A, B, C, D, output Z );

  LUT4 #("0xB2B2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module color_SLICE_387 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40231 \color.object_x_P2_5__I_0_i16_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40241 \color.object_x_P2_5__I_0_i14_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40241 ( input A, B, C, D, output Z );

  LUT4 #("0xA0FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module color_SLICE_390 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40213 \color.object_y_P2_4__I_0_i14_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40242 \color.object_y_P2_4__I_0_i12_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40242 ( input A, B, C, D, output Z );

  LUT4 #("0xA0FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module direction_P2_SLICE_391 ( input D0, C0, B0, A0, output F0 );

  lut40243 \direction_P2/i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40243 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module direction_P2_SLICE_392 ( input D0, C0, B0, A0, output F0 );

  lut40244 \direction_P2/i3_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40244 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_comms_SLICE_395 ( input C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40245 \vga_comms/i648_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40246 \vga_comms/i2_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40245 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40246 ( input A, B, C, D, output Z );

  LUT4 #("0xA800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module color_SLICE_398 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40247 \color/i751_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40247 ( input A, B, C, D, output Z );

  LUT4 #("0x3FC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module color_SLICE_399 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40248 \color.i1_2_lut_adj_189 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40142 \color/i1_2_lut_3_lut_adj_213 ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40248 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module velocity_P2_SLICE_402 ( input DI1, D1, C1, D0, C0, B0, A0, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40249 \velocity_P2/i1_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40250 \velocity_P2/i863_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \velocity_P2/object_y_i0_i0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40249 ( input A, B, C, D, output Z );

  LUT4 #("0xF00F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40250 ( input A, B, C, D, output Z );

  LUT4 #("0xB332") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module color_SLICE_403 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40251 \color/i5_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40251 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module color_SLICE_415 ( input D1, C1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40252 \color/data_from_mem_1__I_0_i3_2_lut ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40253 \color/data_from_mem_1__I_0_3_i3_2_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40252 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40253 ( input A, B, C, D, output Z );

  LUT4 #("0xFF0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module color_SLICE_416 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40085 \color/i606_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40254 \color/i8417_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40254 ( input A, B, C, D, output Z );

  LUT4 #("0x7BDE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module color_SLICE_422 ( input DI1, D1, C1, D0, C0, LSR, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40252 \color/i1_2_lut_adj_207 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40185 \color/object_y_P1_4__I_0_i11_2_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \color/rgb__i4 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_comms_SLICE_423 ( input DI1, D1, C1, B1, A1, D0, C0, A0, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40255 \vga_comms/i1_4_lut_adj_238 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40256 \vga_comms/i1_3_lut_adj_237 ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \color/write_a ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40255 ( input A, B, C, D, output Z );

  LUT4 #("0xC0C8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40256 ( input A, B, C, D, output Z );

  LUT4 #("0xF500") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_425 ( output F0 );
  wire   GNDI;

  lut40257 i2( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module lut40257 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module direction_P2_SLICE_426 ( input DI1, D1, C1, B1, A1, D0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40258 \direction_P2/i2132_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40006 \direction_P2/i320_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \direction_P2/next_velocity_i0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40258 ( input A, B, C, D, output Z );

  LUT4 #("0xF3A2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module direction_P2_SLICE_427 ( input D0, output F0 );
  wire   GNDI;

  lut40006 \direction_P2/i1575_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module direction_P2_SLICE_428 ( input DI1, D1, C1, B1, D0, C0, A0, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40010 i2246_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40259 \direction_P2/i1_3_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \direction_P2/prev_e_c ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40259 ( input A, B, C, D, output Z );

  LUT4 #("0x0FAF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_comms_SLICE_430 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40260 \vga_comms/i8788_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40260 ( input A, B, C, D, output Z );

  LUT4 #("0x0C00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_431 ( input DI1, D1, C1, B1, A1, D0, C0, CE, LSR, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40261 \direction_P2/i4068_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40183 i2288_2_lut( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \direction_P2/next_velocity_i1 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40261 ( input A, B, C, D, output Z );

  LUT4 #("0x00C4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module color_SLICE_436 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40262 \color/i18_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40262 ( input A, B, C, D, output Z );

  LUT4 #("0xAFA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module color_SLICE_437 ( input D1, B1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40087 \color/row_7__I_0_2_i5_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40210 \color/i1_2_lut_adj_198 ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module color_SLICE_439 ( input DI1, D1, C1, B1, A1, D0, B0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40263 \vga_comms/i8803_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40264 \color/i1_2_lut_adj_212 ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \color/write_enable ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40263 ( input A, B, C, D, output Z );

  LUT4 #("0x0511") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40264 ( input A, B, C, D, output Z );

  LUT4 #("0xCC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module color_SLICE_441 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly;

  lut40265 \color.SLICE_441_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40024 \color/i3914_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \color/r_address__i10 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40265 ( input A, B, C, D, output Z );

  LUT4 #("0x88A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module color_SLICE_442 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40266 \color/i3979_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40267 \color/i3915_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40266 ( input A, B, C, D, output Z );

  LUT4 #("0xE400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40267 ( input A, B, C, D, output Z );

  LUT4 #("0xE020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module color_SLICE_444 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40023 \color/i4077_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40024 \color/i4004_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module color_SLICE_446 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40025 \color/i4082_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40268 \color/i4078_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40268 ( input A, B, C, D, output Z );

  LUT4 #("0xC808") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module color_SLICE_448 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40269 \color/i4084_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40270 \color/i4083_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40269 ( input A, B, C, D, output Z );

  LUT4 #("0xAC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40270 ( input A, B, C, D, output Z );

  LUT4 #("0xB080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module color_SLICE_452 ( input D1, B1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40271 \color/object_x_P2_5__I_0_i17_2_lut ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40226 \color/object_x_P1_5__I_0_i17_2_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40271 ( input A, B, C, D, output Z );

  LUT4 #("0x33CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module color_SLICE_455 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40226 \color/object_x_P2_5__I_0_i13_2_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module color_SLICE_460 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40226 \color/object_x_P2_5__I_0_i15_2_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module color_SLICE_464 ( input DI1, D1, C1, B1, D0, C0, LSR, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40272 \color/i1_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40171 \color/i8402_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre2 \color/rgb__i1 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40272 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_470 ( input DI1, D1, C1, D0, C0, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40273 i3934_2_lut( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40274 i8779_2_lut( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre2 \velocity_P2/flag_c ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40273 ( input A, B, C, D, output Z );

  LUT4 #("0xFF0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40274 ( input A, B, C, D, output Z );

  LUT4 #("0x0FFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_471 ( input DI1, D1, C1, D0, C0, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40273 i3916_2_lut( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40274 i8783_2_lut( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre2 \velocity_P1/flag_c ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module velocity_P2_SLICE_472 ( input D0, output F0 );
  wire   GNDI;

  lut40006 \velocity_P2/i2071_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module velocity_P1_SLICE_474 ( input DI1, D1, C1, B1, A1, C0, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40275 i1_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40276 \velocity_P1/i351_1_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \direction_P1/next_velocity_i0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40275 ( input A, B, C, D, output Z );

  LUT4 #("0x5054") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40276 ( input A, B, C, D, output Z );

  LUT4 #("0x0F0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module velocity_P1_SLICE_475 ( input D0, output F0 );
  wire   GNDI;

  lut40006 \velocity_P1/i2053_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module velocity_P1_SLICE_476 ( input DI1, D1, C1, D0, C0, B0, A0, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40277 \velocity_P1/i1_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40278 \velocity_P1/i684_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \velocity_P1/object_y_i0_i0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40277 ( input A, B, C, D, output Z );

  LUT4 #("0xF00F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40278 ( input A, B, C, D, output Z );

  LUT4 #("0xD554") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module velocity_P1_SLICE_477 ( input DI1, D1, C1, B1, A1, D0, B0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40279 \direction_P1/i4072_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40280 \velocity_P1/i1_2_lut_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \direction_P1/next_velocity_i1 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40279 ( input A, B, C, D, output Z );

  LUT4 #("0x080C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40280 ( input A, B, C, D, output Z );

  LUT4 #("0xFF33") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module NES_inst_output2_i0_i0 ( input PADDI, CE, INCLK, output DI0 );
  wire   GNDI, PADDI_dly, INCLK_dly, CE_dly;

  IOL_B_B \NES_inst/output2_i0_i0 ( .PADDI(PADDI_dly), .DO1(GNDI), .DO0(GNDI), 
    .CE(CE_dly), .IOLTO(GNDI), .HOLD(GNDI), .INCLK(INCLK_dly), .OUTCLK(GNDI), 
    .PADDO(), .PADDT(), .DI1(), .DI0(DI0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (INCLK => DI0) = (0:0:0,0:0:0);
    $setuphold (posedge INCLK, PADDI, 0:0:0, 0:0:0,,,, INCLK_dly, PADDI_dly);
    $setuphold (posedge INCLK, CE, 0:0:0, 0:0:0,,,, INCLK_dly, CE_dly);
  endspecify

endmodule

module IOL_B_B ( input PADDI, DO1, DO0, CE, IOLTO, HOLD, INCLK, OUTCLK, 
    output PADDO, PADDT, DI1, DI0 );

  IOL_B INST10( .PADDI(PADDI), .DO1(DO1), .DO0(DO0), .CE(CE), .IOLTO(IOLTO), 
    .HOLD(HOLD), .INCLK(INCLK), .OUTCLK(OUTCLK), .PADDO(PADDO), .PADDT(PADDT), 
    .DI1(DI1), .DI0(DI0));
  defparam INST10.LATCHIN = "NONE_REG";
  defparam INST10.DDROUT = "NO";
endmodule

module NES_inst_HSOSC_instance ( input CLKHFPU, CLKHFEN, output CLKHF );
  wire   GNDI;

  HSOSC_CORE_B \NES_inst/HSOSC_instance ( .CLKHFPU(CLKHFPU), .CLKHFEN(CLKHFEN), 
    .TRIM9(GNDI), .TRIM8(GNDI), .TRIM7(GNDI), .TRIM6(GNDI), .TRIM5(GNDI), 
    .TRIM4(GNDI), .TRIM3(GNDI), .TRIM2(GNDI), .TRIM1(GNDI), .TRIM0(GNDI), 
    .CLKHF(CLKHF));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module HSOSC_CORE_B ( input CLKHFPU, CLKHFEN, TRIM9, TRIM8, TRIM7, TRIM6, 
    TRIM5, TRIM4, TRIM3, TRIM2, TRIM1, TRIM0, output CLKHF );

  HSOSC_CORE INST10( .CLKHFPU(CLKHFPU), .CLKHFEN(CLKHFEN), .TRIM9(TRIM9), 
    .TRIM8(TRIM8), .TRIM7(TRIM7), .TRIM6(TRIM6), .TRIM5(TRIM5), .TRIM4(TRIM4), 
    .TRIM3(TRIM3), .TRIM2(TRIM2), .TRIM1(TRIM1), .TRIM0(TRIM0), .CLKHF(CLKHF));
  defparam INST10.CLKHF_DIV = "0b00";
  defparam INST10.FABRIC_TRIME = "DISABLE";
endmodule

module NES_inst_output1_i0_i0 ( input PADDI, CE, INCLK, output DI0 );
  wire   GNDI, PADDI_dly, INCLK_dly, CE_dly;

  IOL_B_B \NES_inst/output1_i0_i0 ( .PADDI(PADDI_dly), .DO1(GNDI), .DO0(GNDI), 
    .CE(CE_dly), .IOLTO(GNDI), .HOLD(GNDI), .INCLK(INCLK_dly), .OUTCLK(GNDI), 
    .PADDO(), .PADDT(), .DI1(), .DI0(DI0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (INCLK => DI0) = (0:0:0,0:0:0);
    $setuphold (posedge INCLK, PADDI, 0:0:0, 0:0:0,,,, INCLK_dly, PADDI_dly);
    $setuphold (posedge INCLK, CE, 0:0:0, 0:0:0,,,, INCLK_dly, CE_dly);
  endspecify

endmodule

module pll_lscc_pll_inst_u_PLL_B ( input REFERENCECLK, FEEDBACK, RESET_N, 
    output INTFBOUT, OUTCORE, OUTGLOBAL );
  wire   GNDI;

  PLL_B_B \pll/lscc_pll_inst/u_PLL_B ( .REFERENCECLK(REFERENCECLK), 
    .FEEDBACK(FEEDBACK), .DYNAMICDELAY7(GNDI), .DYNAMICDELAY6(GNDI), 
    .DYNAMICDELAY5(GNDI), .DYNAMICDELAY4(GNDI), .DYNAMICDELAY3(GNDI), 
    .DYNAMICDELAY2(GNDI), .DYNAMICDELAY1(GNDI), .DYNAMICDELAY0(GNDI), 
    .BYPASS(GNDI), .RESET_N(RESET_N), .SCLK(GNDI), .SDI(GNDI), .LATCH(GNDI), 
    .INTFBOUT(INTFBOUT), .OUTCORE(OUTCORE), .OUTGLOBAL(OUTGLOBAL), .OUTCOREB(), 
    .OUTGLOBALB(), .SDO(), .LOCK());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (REFERENCECLK => OUTCORE) = (0:0:0,0:0:0);
    (REFERENCECLK => OUTGLOBAL) = (0:0:0,0:0:0);
  endspecify

endmodule

module PLL_B_B ( input REFERENCECLK, FEEDBACK, DYNAMICDELAY7, DYNAMICDELAY6, 
    DYNAMICDELAY5, DYNAMICDELAY4, DYNAMICDELAY3, DYNAMICDELAY2, DYNAMICDELAY1, 
    DYNAMICDELAY0, BYPASS, RESET_N, SCLK, SDI, LATCH, output INTFBOUT, OUTCORE, 
    OUTGLOBAL, OUTCOREB, OUTGLOBALB, SDO, LOCK );

  PLL_B INST10( .REFERENCECLK(REFERENCECLK), .FEEDBACK(FEEDBACK), 
    .DYNAMICDELAY7(DYNAMICDELAY7), .DYNAMICDELAY6(DYNAMICDELAY6), 
    .DYNAMICDELAY5(DYNAMICDELAY5), .DYNAMICDELAY4(DYNAMICDELAY4), 
    .DYNAMICDELAY3(DYNAMICDELAY3), .DYNAMICDELAY2(DYNAMICDELAY2), 
    .DYNAMICDELAY1(DYNAMICDELAY1), .DYNAMICDELAY0(DYNAMICDELAY0), 
    .BYPASS(BYPASS), .RESET_N(RESET_N), .SCLK(SCLK), .SDI(SDI), .LATCH(LATCH), 
    .INTFBOUT(INTFBOUT), .OUTCORE(OUTCORE), .OUTGLOBAL(OUTGLOBAL), 
    .OUTCOREB(OUTCOREB), .OUTGLOBALB(OUTGLOBALB), .SDO(SDO), .LOCK(LOCK));
  defparam INST10.FEEDBACK_PATH = "SIMPLE";
  defparam INST10.DELAY_ADJUSTMENT_MODE_FEEDBACK = "FIXED";
  defparam INST10.FDA_FEEDBACK = "0";
  defparam INST10.DELAY_ADJUSTMENT_MODE_RELATIVE = "FIXED";
  defparam INST10.FDA_RELATIVE = "0";
  defparam INST10.SHIFTREG_DIV_MODE = "0";
  defparam INST10.PLLOUT_SELECT_PORTA = "GENCLK";
  defparam INST10.PLLOUT_SELECT_PORTB = "GENCLK";
  defparam INST10.DIVR = "0";
  defparam INST10.DIVF = "66";
  defparam INST10.DIVQ = "5";
  defparam INST10.FILTER_RANGE = "1";
  defparam INST10.ENABLE_ICEGATE_PORTA = "0";
  defparam INST10.ENABLE_ICEGATE_PORTB = "0";
  defparam INST10.TEST_MODE = "0";
  defparam INST10.EXTERNAL_DIVIDE_FACTOR = "NONE";
  defparam INST10.FREQUENCY_PIN_REFERENCECLK = "12.000000";
endmodule

module RAM_mem0 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, WDATA11, WDATA3, 
    RCLKE, RCLK, RE, WCLKE, WCLK, WE, output RDATA11, RDATA3 );
  wire   GNDI, RADDR10_dly, RCLK_dly, RADDR9_dly, RADDR8_dly, RADDR7_dly, 
         RADDR6_dly, RADDR5_dly, RADDR4_dly, RADDR3_dly, RADDR2_dly, 
         RADDR1_dly, RADDR0_dly, WADDR10_dly, WCLK_dly, WADDR9_dly, WADDR8_dly, 
         WADDR7_dly, WADDR6_dly, WADDR5_dly, WADDR4_dly, WADDR3_dly, 
         WADDR2_dly, WADDR1_dly, WADDR0_dly, WDATA11_dly, WDATA3_dly, 
         RCLKE_dly, RE_dly, WCLKE_dly, WE_dly;

  EBR_B_B \RAM/mem0 ( .RADDR10(RADDR10_dly), .RADDR9(RADDR9_dly), 
    .RADDR8(RADDR8_dly), .RADDR7(RADDR7_dly), .RADDR6(RADDR6_dly), 
    .RADDR5(RADDR5_dly), .RADDR4(RADDR4_dly), .RADDR3(RADDR3_dly), 
    .RADDR2(RADDR2_dly), .RADDR1(RADDR1_dly), .RADDR0(RADDR0_dly), 
    .WADDR10(WADDR10_dly), .WADDR9(WADDR9_dly), .WADDR8(WADDR8_dly), 
    .WADDR7(WADDR7_dly), .WADDR6(WADDR6_dly), .WADDR5(WADDR5_dly), 
    .WADDR4(WADDR4_dly), .WADDR3(WADDR3_dly), .WADDR2(WADDR2_dly), 
    .WADDR1(WADDR1_dly), .WADDR0(WADDR0_dly), .MASK_N15(GNDI), .MASK_N14(GNDI), 
    .MASK_N13(GNDI), .MASK_N12(GNDI), .MASK_N11(GNDI), .MASK_N10(GNDI), 
    .MASK_N9(GNDI), .MASK_N8(GNDI), .MASK_N7(GNDI), .MASK_N6(GNDI), 
    .MASK_N5(GNDI), .MASK_N4(GNDI), .MASK_N3(GNDI), .MASK_N2(GNDI), 
    .MASK_N1(GNDI), .MASK_N0(GNDI), .WDATA15(GNDI), .WDATA14(GNDI), 
    .WDATA13(GNDI), .WDATA12(GNDI), .WDATA11(WDATA11_dly), .WDATA10(GNDI), 
    .WDATA9(GNDI), .WDATA8(GNDI), .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), 
    .WDATA4(GNDI), .WDATA3(WDATA3_dly), .WDATA2(GNDI), .WDATA1(GNDI), 
    .WDATA0(GNDI), .RCLKE(RCLKE_dly), .RCLK(RCLK_dly), .RE(RE_dly), 
    .WCLKE(WCLKE_dly), .WCLK(WCLK_dly), .WE(WE_dly), .RDATA15(), .RDATA14(), 
    .RDATA13(), .RDATA12(), .RDATA11(RDATA11), .RDATA10(), .RDATA9(), 
    .RDATA8(), .RDATA7(), .RDATA6(), .RDATA5(), .RDATA4(), .RDATA3(RDATA3), 
    .RDATA2(), .RDATA1(), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (RCLK => RDATA11) = (0:0:0,0:0:0);
    (RCLK => RDATA3) = (0:0:0,0:0:0);
    $setuphold 
      (posedge RCLK, RADDR10, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR10_dly);
    $setuphold (posedge RCLK, RADDR9, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR9_dly);
    $setuphold (posedge RCLK, RADDR8, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR8_dly);
    $setuphold (posedge RCLK, RADDR7, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR7_dly);
    $setuphold (posedge RCLK, RADDR6, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR6_dly);
    $setuphold (posedge RCLK, RADDR5, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR5_dly);
    $setuphold (posedge RCLK, RADDR4, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR4_dly);
    $setuphold (posedge RCLK, RADDR3, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR3_dly);
    $setuphold (posedge RCLK, RADDR2, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR2_dly);
    $setuphold (posedge RCLK, RADDR1, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR1_dly);
    $setuphold (posedge RCLK, RADDR0, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR0_dly);
    $setuphold 
      (posedge WCLK, WADDR10, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR10_dly);
    $setuphold (posedge WCLK, WADDR9, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR9_dly);
    $setuphold (posedge WCLK, WADDR8, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR8_dly);
    $setuphold (posedge WCLK, WADDR7, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR7_dly);
    $setuphold (posedge WCLK, WADDR6, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR6_dly);
    $setuphold (posedge WCLK, WADDR5, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR5_dly);
    $setuphold (posedge WCLK, WADDR4, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR4_dly);
    $setuphold (posedge WCLK, WADDR3, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR3_dly);
    $setuphold (posedge WCLK, WADDR2, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR2_dly);
    $setuphold (posedge WCLK, WADDR1, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR1_dly);
    $setuphold (posedge WCLK, WADDR0, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR0_dly);
    $setuphold 
      (posedge WCLK, WDATA11, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA11_dly);
    $setuphold (posedge WCLK, WDATA3, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA3_dly);
    $setuphold (posedge RCLK, RCLKE, 0:0:0, 0:0:0,,,, RCLK_dly, RCLKE_dly);
    $setuphold (posedge RCLK, RE, 0:0:0, 0:0:0,,,, RCLK_dly, RE_dly);
    $setuphold (posedge WCLK, WCLKE, 0:0:0, 0:0:0,,,, WCLK_dly, WCLKE_dly);
    $setuphold (posedge WCLK, WE, 0:0:0, 0:0:0,,,, WCLK_dly, WE_dly);
    $width (posedge RCLK, 0:0:0);
    $width (negedge RCLK, 0:0:0);
    $width (posedge WCLK, 0:0:0);
    $width (negedge WCLK, 0:0:0);
  endspecify

endmodule

module EBR_B_B ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, RADDR4, 
    RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, WADDR6, 
    WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "2";
  defparam INST10.DATA_WIDTH_R = "2";

    defparam INST10.INIT_0 = "0x00010001000100010001000100010001000100010001000100010001000100FF";

    defparam INST10.INIT_1 = "0x0001000100010001000100010001000100010001000100010001000100010001";

    defparam INST10.INIT_2 = "0x0001000100010001000100010001000100010001000100010001000100010001";

    defparam INST10.INIT_3 = "0x00FF000100010001000100010001000100010001000100010001000100010001";

    defparam INST10.INIT_4 = "0x00000000000000000000000000000000000000000000000000000000000000FF";

    defparam INST10.INIT_5 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_7 = "0x00FF000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_8 = "0x00000000000000000000000000000000000000000000000000000000000000FF";

    defparam INST10.INIT_9 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_A = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_B = "0x00FF000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_C = "0x00800080008000800080008000800080008000800080008000800080008000FF";

    defparam INST10.INIT_D = "0x0080008000800080008000800080008000800080008000800080008000800080";

    defparam INST10.INIT_E = "0x0080008000800080008000800080008000800080008000800080008000800080";

    defparam INST10.INIT_F = "0x00FF008000800080008000800080008000800080008000800080008000800080";
endmodule

module rgb_out_3_ ( input PADDO, output rgbout3 );
  wire   VCCI;

  BB_B_B \rgb_out_pad[3].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgbout3));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgbout3) = (0:0:0,0:0:0);
  endspecify

endmodule

module BB_B_B ( input T_N, I, output O, inout B );

  BB_B INST10( .T_N(T_N), .I(I), .O(O), .B(B));
endmodule

module rgb_out_4_ ( input PADDO, output rgbout4 );
  wire   VCCI;

  BB_B_B \rgb_out_pad[4].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgbout4));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgbout4) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_out_5_ ( input PADDO, output rgbout5 );
  wire   VCCI;

  BB_B_B \rgb_out_pad[5].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgbout5));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgbout5) = (0:0:0,0:0:0);
  endspecify

endmodule

module vsync_out ( input PADDO, output vsync_out );
  wire   VCCI;

  BB_B_B \vsync_out_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(vsync_out));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => vsync_out) = (0:0:0,0:0:0);
  endspecify

endmodule

module hsync_out ( input PADDO, output hsync_out );
  wire   VCCI;

  BB_B_B \hsync_out_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(hsync_out));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => hsync_out) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_out_2_ ( input PADDO, output rgbout2 );
  wire   VCCI;

  BB_B_B \rgb_out_pad[2].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgbout2));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgbout2) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_out_1_ ( input PADDO, output rgbout1 );
  wire   VCCI;

  BB_B_B \rgb_out_pad[1].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgbout1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgbout1) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_out_0_ ( input PADDO, output rgbout0 );
  wire   VCCI;

  BB_B_B \rgb_out_pad[0].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgbout0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgbout0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pll_out ( input PADDO, output pll_out );
  wire   VCCI;

  BB_B_B \pll_out_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(pll_out));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => pll_out) = (0:0:0,0:0:0);
  endspecify

endmodule

module continCLK_out ( input PADDO, output continCLK_out );
  wire   VCCI;

  BB_B_B \continCLK_out_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(continCLK_out));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => continCLK_out) = (0:0:0,0:0:0);
  endspecify

endmodule

module latch_out ( input PADDO, output latch_out );
  wire   VCCI;

  BB_B_B \latch_out_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(latch_out));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => latch_out) = (0:0:0,0:0:0);
  endspecify

endmodule

module ref_clk_in ( output PADDI, input ref_clk_in );
  wire   GNDI;

  BB_B_B \ref_clk_in_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), 
    .B(ref_clk_in));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (ref_clk_in => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module data_in_one ( output PADDI, input data_in_one );
  wire   GNDI;

  BB_B_B \data_in_one_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), 
    .B(data_in_one));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (data_in_one => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module data_in_two ( output PADDI, input data_in_two );
  wire   GNDI;

  BB_B_B \data_in_two_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), 
    .B(data_in_two));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (data_in_two => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule
