# Reading C:/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do lab8_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlib lab7_soc
# ** Warning: (vlib-34) Library already exists at "lab7_soc".
# vmap lab7_soc lab7_soc
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap lab7_soc lab7_soc 
# Modifying modelsim.ini
# vlog -vlog01compat -work lab7_soc +incdir+E:/My_Document/ECE385/Lab8/tianhao6/lab8_final_version/Lab8_provided/lab7_soc/synthesis/submodules {E:/My_Document/ECE385/Lab8/tianhao6/lab8_final_version/Lab8_provided/lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:29:12 on Apr 15,2019
# vlog -reportprogress 300 -vlog01compat -work lab7_soc "+incdir+E:/My_Document/ECE385/Lab8/tianhao6/lab8_final_version/Lab8_provided/lab7_soc/synthesis/submodules" E:/My_Document/ECE385/Lab8/tianhao6/lab8_final_version/Lab8_provided/lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v 
# -- Compiling module lab7_soc_jtag_uart_0_sim_scfifo_w
# -- Compiling module lab7_soc_jtag_uart_0_scfifo_w
# -- Compiling module lab7_soc_jtag_uart_0_sim_scfifo_r
# -- Compiling module lab7_soc_jtag_uart_0_scfifo_r
# -- Compiling module lab7_soc_jtag_uart_0
# 
# Top level modules:
# 	lab7_soc_jtag_uart_0
# End time: 22:29:12 on Apr 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/My_Document/ECE385/Lab8/tianhao6/lab8_final_version/Lab8_provided {E:/My_Document/ECE385/Lab8/tianhao6/lab8_final_version/Lab8_provided/VGA_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:29:12 on Apr 15,2019
# vlog -reportprogress 300 -sv -work work "+incdir+E:/My_Document/ECE385/Lab8/tianhao6/lab8_final_version/Lab8_provided" E:/My_Document/ECE385/Lab8/tianhao6/lab8_final_version/Lab8_provided/VGA_controller.sv 
# -- Compiling module VGA_controller
# 
# Top level modules:
# 	VGA_controller
# End time: 22:29:12 on Apr 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+E:/My_Document/ECE385/Lab8/tianhao6/lab8_final_version/Lab8_provided {E:/My_Document/ECE385/Lab8/tianhao6/lab8_final_version/Lab8_provided/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:29:12 on Apr 15,2019
# vlog -reportprogress 300 -sv -work work "+incdir+E:/My_Document/ECE385/Lab8/tianhao6/lab8_final_version/Lab8_provided" E:/My_Document/ECE385/Lab8/tianhao6/lab8_final_version/Lab8_provided/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 22:29:12 on Apr 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -L lab7_soc -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -L lab7_soc -voptargs=""+acc"" testbench 
# Start time: 22:29:12 on Apr 15,2019
# Loading sv_std.std
# Loading work.testbench
# Loading work.VGA_controller
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 2000 ns
do lab8_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlib lab7_soc
# ** Warning: (vlib-34) Library already exists at "lab7_soc".
# vmap lab7_soc lab7_soc
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap lab7_soc lab7_soc 
# Modifying modelsim.ini
# vlog -vlog01compat -work lab7_soc +incdir+E:/My_Document/ECE385/Lab8/tianhao6/lab8_final_version/Lab8_provided/lab7_soc/synthesis/submodules {E:/My_Document/ECE385/Lab8/tianhao6/lab8_final_version/Lab8_provided/lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:31:53 on Apr 15,2019
# vlog -reportprogress 300 -vlog01compat -work lab7_soc "+incdir+E:/My_Document/ECE385/Lab8/tianhao6/lab8_final_version/Lab8_provided/lab7_soc/synthesis/submodules" E:/My_Document/ECE385/Lab8/tianhao6/lab8_final_version/Lab8_provided/lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v 
# -- Compiling module lab7_soc_jtag_uart_0_sim_scfifo_w
# -- Compiling module lab7_soc_jtag_uart_0_scfifo_w
# -- Compiling module lab7_soc_jtag_uart_0_sim_scfifo_r
# -- Compiling module lab7_soc_jtag_uart_0_scfifo_r
# -- Compiling module lab7_soc_jtag_uart_0
# 
# Top level modules:
# 	lab7_soc_jtag_uart_0
# End time: 22:31:54 on Apr 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/My_Document/ECE385/Lab8/tianhao6/lab8_final_version/Lab8_provided {E:/My_Document/ECE385/Lab8/tianhao6/lab8_final_version/Lab8_provided/VGA_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:31:54 on Apr 15,2019
# vlog -reportprogress 300 -sv -work work "+incdir+E:/My_Document/ECE385/Lab8/tianhao6/lab8_final_version/Lab8_provided" E:/My_Document/ECE385/Lab8/tianhao6/lab8_final_version/Lab8_provided/VGA_controller.sv 
# -- Compiling module VGA_controller
# 
# Top level modules:
# 	VGA_controller
# End time: 22:31:54 on Apr 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+E:/My_Document/ECE385/Lab8/tianhao6/lab8_final_version/Lab8_provided {E:/My_Document/ECE385/Lab8/tianhao6/lab8_final_version/Lab8_provided/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:31:54 on Apr 15,2019
# vlog -reportprogress 300 -sv -work work "+incdir+E:/My_Document/ECE385/Lab8/tianhao6/lab8_final_version/Lab8_provided" E:/My_Document/ECE385/Lab8/tianhao6/lab8_final_version/Lab8_provided/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 22:31:54 on Apr 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -L lab7_soc -voptargs="+acc"  testbench
# End time: 22:31:57 on Apr 15,2019, Elapsed time: 0:02:45
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -L lab7_soc -voptargs=""+acc"" testbench 
# Start time: 22:31:57 on Apr 15,2019
# Loading sv_std.std
# Loading work.testbench
# Loading work.VGA_controller
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 2000 ns
restart -f; run 20ms
restart -f; run 20ms
do lab8_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlib lab7_soc
# ** Warning: (vlib-34) Library already exists at "lab7_soc".
# vmap lab7_soc lab7_soc
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap lab7_soc lab7_soc 
# Modifying modelsim.ini
# vlog -vlog01compat -work lab7_soc +incdir+E:/My_Document/ECE385/Lab8/tianhao6/lab8_final_version/Lab8_provided/lab7_soc/synthesis/submodules {E:/My_Document/ECE385/Lab8/tianhao6/lab8_final_version/Lab8_provided/lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:26 on Apr 15,2019
# vlog -reportprogress 300 -vlog01compat -work lab7_soc "+incdir+E:/My_Document/ECE385/Lab8/tianhao6/lab8_final_version/Lab8_provided/lab7_soc/synthesis/submodules" E:/My_Document/ECE385/Lab8/tianhao6/lab8_final_version/Lab8_provided/lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v 
# -- Compiling module lab7_soc_jtag_uart_0_sim_scfifo_w
# -- Compiling module lab7_soc_jtag_uart_0_scfifo_w
# -- Compiling module lab7_soc_jtag_uart_0_sim_scfifo_r
# -- Compiling module lab7_soc_jtag_uart_0_scfifo_r
# -- Compiling module lab7_soc_jtag_uart_0
# 
# Top level modules:
# 	lab7_soc_jtag_uart_0
# End time: 22:36:26 on Apr 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/My_Document/ECE385/Lab8/tianhao6/lab8_final_version/Lab8_provided {E:/My_Document/ECE385/Lab8/tianhao6/lab8_final_version/Lab8_provided/VGA_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:26 on Apr 15,2019
# vlog -reportprogress 300 -sv -work work "+incdir+E:/My_Document/ECE385/Lab8/tianhao6/lab8_final_version/Lab8_provided" E:/My_Document/ECE385/Lab8/tianhao6/lab8_final_version/Lab8_provided/VGA_controller.sv 
# -- Compiling module VGA_controller
# ** Error: (vlog-13069) E:/My_Document/ECE385/Lab8/tianhao6/lab8_final_version/Lab8_provided/VGA_controller.sv(34): near "output": syntax error, unexpected output, expecting ')'.
# End time: 22:36:26 on Apr 15,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./lab8_run_msim_rtl_verilog.do line 11
# C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv -work work +incdir+E:/My_Document/ECE385/Lab8/tianhao6/lab8_final_version/Lab8_provided {E:/My_Document/ECE385/Lab8/tianhao6/lab8_final_versi..."
do lab8_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "E:/My_Document/ECE385/Lab8/tianhao6/lab8_final_version/Lab8_provided/simulation/modelsim/rtl_work/_lib.qdb".
# Error 133: Unable to remove directory "E:/My_Document/ECE385/Lab8/tianhao6/lab8_final_version/Lab8_provided/simulation/modelsim/rtl_work".
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlib lab7_soc
# ** Warning: (vlib-34) Library already exists at "lab7_soc".
# vmap lab7_soc lab7_soc
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap lab7_soc lab7_soc 
# Modifying modelsim.ini
# vlog -vlog01compat -work lab7_soc +incdir+E:/My_Document/ECE385/Lab8/tianhao6/lab8_final_version/Lab8_provided/lab7_soc/synthesis/submodules {E:/My_Document/ECE385/Lab8/tianhao6/lab8_final_version/Lab8_provided/lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:43 on Apr 15,2019
# vlog -reportprogress 300 -vlog01compat -work lab7_soc "+incdir+E:/My_Document/ECE385/Lab8/tianhao6/lab8_final_version/Lab8_provided/lab7_soc/synthesis/submodules" E:/My_Document/ECE385/Lab8/tianhao6/lab8_final_version/Lab8_provided/lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v 
# -- Compiling module lab7_soc_jtag_uart_0_sim_scfifo_w
# -- Compiling module lab7_soc_jtag_uart_0_scfifo_w
# -- Compiling module lab7_soc_jtag_uart_0_sim_scfifo_r
# -- Compiling module lab7_soc_jtag_uart_0_scfifo_r
# -- Compiling module lab7_soc_jtag_uart_0
# 
# Top level modules:
# 	lab7_soc_jtag_uart_0
# End time: 22:36:43 on Apr 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/My_Document/ECE385/Lab8/tianhao6/lab8_final_version/Lab8_provided {E:/My_Document/ECE385/Lab8/tianhao6/lab8_final_version/Lab8_provided/VGA_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:44 on Apr 15,2019
# vlog -reportprogress 300 -sv -work work "+incdir+E:/My_Document/ECE385/Lab8/tianhao6/lab8_final_version/Lab8_provided" E:/My_Document/ECE385/Lab8/tianhao6/lab8_final_version/Lab8_provided/VGA_controller.sv 
# -- Compiling module VGA_controller
# 
# Top level modules:
# 	VGA_controller
# End time: 22:36:44 on Apr 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+E:/My_Document/ECE385/Lab8/tianhao6/lab8_final_version/Lab8_provided {E:/My_Document/ECE385/Lab8/tianhao6/lab8_final_version/Lab8_provided/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:44 on Apr 15,2019
# vlog -reportprogress 300 -sv -work work "+incdir+E:/My_Document/ECE385/Lab8/tianhao6/lab8_final_version/Lab8_provided" E:/My_Document/ECE385/Lab8/tianhao6/lab8_final_version/Lab8_provided/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 22:36:44 on Apr 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -L lab7_soc -voptargs="+acc"  testbench
# End time: 22:36:46 on Apr 15,2019, Elapsed time: 0:04:49
# Errors: 4, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -L lab7_soc -voptargs=""+acc"" testbench 
# Start time: 22:36:46 on Apr 15,2019
# Loading sv_std.std
# Loading work.testbench
# Loading work.VGA_controller
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 2000 ns
restart -f; run 20ms
# End time: 22:55:25 on Apr 15,2019, Elapsed time: 0:18:39
# Errors: 0, Warnings: 0
