-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.3
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity GaussianBlur is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC;
    fifo1_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    fifo1_empty_n : IN STD_LOGIC;
    fifo1_read : OUT STD_LOGIC;
    fifo2_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    fifo2_full_n : IN STD_LOGIC;
    fifo2_write : OUT STD_LOGIC );
end;


architecture behav of GaussianBlur is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv10_200 : STD_LOGIC_VECTOR (9 downto 0) := "1000000000";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";

    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal internal_ap_ready : STD_LOGIC;
    signal fifo1_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal tmp_66_i_reg_1284 : STD_LOGIC_VECTOR (0 downto 0);
    signal fifo2_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal tmp_66_i_reg_1284_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xi_i_reg_234 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_i_fu_245_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal yi_fu_251_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal yi_reg_1279 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_66_i_fu_257_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state3_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal tmp_66_i_reg_1284_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_66_i_reg_1284_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xi_fu_263_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal line_buf_addr_reg_1293 : STD_LOGIC_VECTOR (8 downto 0);
    signal window_buf_0_3_1_reg_1299 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_buf_1_1_6_reg_1304 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_buf_1_2_1_reg_1310 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_buf_2_1_6_reg_1316 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_buf_2_2_1_reg_1323 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_buf_2_3_1_reg_1329 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_buf_3_2_1_reg_1335 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_buf_0_4_reg_1341 : STD_LOGIC_VECTOR (7 downto 0);
    signal pix_gauss_2_0_2_i_fu_447_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal pix_gauss_2_0_2_i_reg_1346 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp9_fu_625_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp9_reg_1351 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp12_fu_631_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp12_reg_1356 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp13_fu_647_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp13_reg_1361 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp16_fu_653_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp16_reg_1366 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp17_fu_669_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp17_reg_1371 : STD_LOGIC_VECTOR (10 downto 0);
    signal pix_gauss_2_1_1_i_fu_837_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal pix_gauss_2_1_1_i_reg_1376 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_110_1_2_i_fu_865_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_110_1_2_i_reg_1381 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp5_fu_1033_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp5_reg_1386 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp6_fu_1058_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp6_reg_1391 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp10_fu_1096_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp10_reg_1396 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_71_i_reg_1401 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_condition_pp0_exit_iter1_state4 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal line_buf_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal line_buf_ce0 : STD_LOGIC;
    signal line_buf_q0 : STD_LOGIC_VECTOR (39 downto 0);
    signal line_buf_ce1 : STD_LOGIC;
    signal line_buf_we1 : STD_LOGIC;
    signal line_buf_d1 : STD_LOGIC_VECTOR (39 downto 0);
    signal yi_i_reg_223 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal tmp_67_i_fu_269_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal window_buf_0_1_fu_110 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_buf_0_1_5_fu_114 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_buf_0_2_fu_118 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_buf_0_3_fu_122 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_buf_1_1_fu_126 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_buf_1_1_5_fu_130 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_buf_1_2_fu_134 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_buf_1_3_fu_138 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_buf_1_4_fu_338_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_buf_2_1_fu_142 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_buf_2_1_5_fu_146 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_buf_2_2_fu_150 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_buf_2_3_fu_154 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_buf_2_4_fu_348_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_buf_3_1_fu_158 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_buf_3_1_1_fu_162 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_buf_3_2_fu_166 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_buf_3_3_fu_170 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_buf_3_4_fu_358_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_buf_4_1_fu_174 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_buf_4_1_1_fu_178 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_buf_4_2_fu_182 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_buf_4_3_fu_186 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_35_i_fu_368_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_110_0_1_i_fu_391_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_109_0_cast_i_fu_387_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_110_0_1_cast_i_fu_399_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal pix_gauss_2_0_1_i_fu_403_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_shl2_i_fu_413_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_shl3_i_fu_425_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_shl2_cast_i_fu_421_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_shl3_cast_i_fu_433_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_110_0_2_i_fu_437_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal pix_gauss_2_0_1_cast_fu_409_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_110_0_2_cast_i_fu_443_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_110_1_3_i_fu_453_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_110_1_4_i_fu_465_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_shl13_i_fu_477_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_shl14_i_fu_489_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_shl13_cast_i_fu_485_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_shl14_cast_i_fu_497_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_110_2_4_i_fu_501_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_110_3_i_fu_511_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_110_3_1_i_fu_523_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_110_3_3_i_fu_535_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_110_3_4_i_fu_547_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_110_4_1_i_fu_563_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_shl_i_fu_575_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_shl10_i_fu_587_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_shl_cast_i_fu_583_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_shl10_cast_i_fu_595_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_110_4_2_i_fu_599_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_110_4_3_i_fu_609_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_110_4_2_cast_i_c_fu_605_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_110_2_4_cast_i_c_fu_507_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_110_3_1_cast_i_c_fu_531_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_110_1_3_cast_i_c_fu_461_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_110_3_cast_i_cas_fu_519_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_110_1_4_cast_i_c_fu_473_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp14_fu_637_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_110_3_3_cast_i_c_fu_543_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp14_cast_fu_643_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_110_4_1_cast_i_c_fu_571_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_110_3_4_cast_i_c_fu_555_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_109_4_4_cast_i_c_fu_621_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_109_4_cast_i_cas_fu_559_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp18_fu_659_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_110_4_3_cast_i_c_fu_617_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp18_cast_fu_665_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_110_0_3_i_fu_774_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_110_1_i_fu_788_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_110_0_3_cast_i_fu_781_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal pix_gauss_2_0_2_cast_fu_771_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_109_0_4_cast_i_c_fu_785_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_110_1_cast_i_cas_fu_796_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp1_fu_806_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_fu_800_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp1_cast_fu_812_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal pix_gauss_2_1_i_fu_816_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_110_1_1_i_fu_826_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_110_1_1_cast_i_fu_833_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal pix_gauss_2_1_cast_i_fu_822_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_shl4_i_fu_843_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_shl5_i_fu_854_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_shl4_cast_i_fu_850_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_shl5_cast_i_fu_861_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_shl6_i_fu_871_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_shl7_i_fu_883_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_shl6_cast_i_fu_879_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_shl7_cast_i_fu_891_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_110_2_i_fu_895_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_shl8_i_fu_905_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_shl9_i_fu_916_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_shl8_cast_i_fu_912_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_shl9_cast_i_fu_923_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_110_2_1_i_fu_927_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_shl17_i_fu_937_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_shl18_i_fu_948_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_shl18_cast_i_fu_955_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_shl17_cast_i_fu_944_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_110_2_2_i_fu_959_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_shl15_i_fu_969_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_shl16_i_fu_980_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_shl15_cast_i_fu_976_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_shl16_cast_i_fu_987_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_110_2_3_i_fu_991_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_shl11_i_fu_1001_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_shl12_i_fu_1012_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_shl11_cast_i_fu_1008_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_shl12_cast_i_fu_1019_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_110_3_2_i_fu_1023_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_110_2_3_cast_i_c_fu_997_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_110_2_1_cast_i_c_fu_933_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_110_2_2_cast_i_fu_965_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_110_3_2_cast_i_fu_1029_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_110_2_cast_i_cas_fu_901_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp9_cast_fu_1045_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp8_fu_1048_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp7_fu_1039_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp8_cast_fu_1054_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp12_cast_fu_1064_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp13_cast_fu_1067_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp11_fu_1070_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp16_cast_fu_1080_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp17_cast_fu_1083_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp15_fu_1086_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp11_cast_fu_1076_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp15_cast_fu_1092_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_110_1_2_cast_i_fu_1113_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal pix_gauss_2_1_1_cast_fu_1110_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp4_fu_1116_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp5_cast_fu_1122_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp3_fu_1125_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp2_fu_1131_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp10_cast_fu_1136_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal pix_gauss_2_4_4_i_fu_1139_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;

    component GaussianBlur_lineeOg IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (39 downto 0);
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (39 downto 0) );
    end component;



begin
    line_buf_U : component GaussianBlur_lineeOg
    generic map (
        DataWidth => 40,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => line_buf_address0,
        ce0 => line_buf_ce0,
        q0 => line_buf_q0,
        address1 => line_buf_addr_reg_1293,
        ce1 => line_buf_ce1,
        we1 => line_buf_we1,
        d1 => line_buf_d1);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((tmp_i_fu_245_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((tmp_66_i_fu_257_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((tmp_i_fu_245_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp0_exit_iter1_state4)) then 
                        ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter0;
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                elsif (((tmp_i_fu_245_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((internal_ap_ready = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    xi_i_reg_234_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_fu_245_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                xi_i_reg_234 <= ap_const_lv10_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_66_i_fu_257_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                xi_i_reg_234 <= xi_fu_263_p2;
            end if; 
        end if;
    end process;

    yi_i_reg_223_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                yi_i_reg_223 <= yi_reg_1279;
            elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                yi_i_reg_223 <= ap_const_lv10_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_66_i_fu_257_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                line_buf_addr_reg_1293 <= tmp_67_i_fu_269_p1(9 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_66_i_reg_1284 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                pix_gauss_2_0_2_i_reg_1346 <= pix_gauss_2_0_2_i_fu_447_p2;
                    tmp12_reg_1356(12 downto 4) <= tmp12_fu_631_p2(12 downto 4);
                    tmp13_reg_1361(12 downto 2) <= tmp13_fu_647_p2(12 downto 2);
                    tmp16_reg_1366(10 downto 2) <= tmp16_fu_653_p2(10 downto 2);
                tmp17_reg_1371 <= tmp17_fu_669_p2;
                    tmp9_reg_1351(12 downto 1) <= tmp9_fu_625_p2(12 downto 1);
                window_buf_0_4_reg_1341 <= line_buf_q0(15 downto 8);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_66_i_reg_1284_pp0_iter1_reg = ap_const_lv1_0))) then
                pix_gauss_2_1_1_i_reg_1376 <= pix_gauss_2_1_1_i_fu_837_p2;
                tmp10_reg_1396 <= tmp10_fu_1096_p2;
                    tmp5_reg_1386(14 downto 3) <= tmp5_fu_1033_p2(14 downto 3);
                    tmp6_reg_1391(15 downto 1) <= tmp6_fu_1058_p2(15 downto 1);
                    tmp_110_1_2_i_reg_1381(13 downto 3) <= tmp_110_1_2_i_fu_865_p2(13 downto 3);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_66_i_reg_1284 <= tmp_66_i_fu_257_p2;
                tmp_66_i_reg_1284_pp0_iter1_reg <= tmp_66_i_reg_1284;
                window_buf_0_3_1_reg_1299 <= window_buf_0_3_fu_122;
                window_buf_1_1_6_reg_1304 <= window_buf_1_1_5_fu_130;
                window_buf_1_2_1_reg_1310 <= window_buf_1_2_fu_134;
                window_buf_2_1_6_reg_1316 <= window_buf_2_1_5_fu_146;
                window_buf_2_2_1_reg_1323 <= window_buf_2_2_fu_150;
                window_buf_2_3_1_reg_1329 <= window_buf_2_3_fu_154;
                window_buf_3_2_1_reg_1335 <= window_buf_3_2_fu_166;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                tmp_66_i_reg_1284_pp0_iter2_reg <= tmp_66_i_reg_1284_pp0_iter1_reg;
                tmp_66_i_reg_1284_pp0_iter3_reg <= tmp_66_i_reg_1284_pp0_iter2_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_66_i_reg_1284_pp0_iter2_reg = ap_const_lv1_0))) then
                tmp_71_i_reg_1401 <= pix_gauss_2_4_4_i_fu_1139_p2(15 downto 8);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_66_i_reg_1284 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                window_buf_0_1_5_fu_114 <= window_buf_0_2_fu_118;
                window_buf_0_1_fu_110 <= window_buf_0_1_5_fu_114;
                window_buf_0_2_fu_118 <= window_buf_0_3_fu_122;
                window_buf_0_3_fu_122 <= line_buf_q0(15 downto 8);
                window_buf_1_1_5_fu_130 <= window_buf_1_2_fu_134;
                window_buf_1_2_fu_134 <= window_buf_1_3_fu_138;
                window_buf_1_3_fu_138 <= line_buf_q0(23 downto 16);
                window_buf_2_1_5_fu_146 <= window_buf_2_2_fu_150;
                window_buf_2_2_fu_150 <= window_buf_2_3_fu_154;
                window_buf_2_3_fu_154 <= line_buf_q0(31 downto 24);
                window_buf_3_1_1_fu_162 <= window_buf_3_2_fu_166;
                window_buf_3_1_fu_158 <= window_buf_3_1_1_fu_162;
                window_buf_3_2_fu_166 <= window_buf_3_3_fu_170;
                window_buf_3_3_fu_170 <= line_buf_q0(39 downto 32);
                window_buf_4_1_1_fu_178 <= window_buf_4_2_fu_182;
                window_buf_4_1_fu_174 <= window_buf_4_1_1_fu_178;
                window_buf_4_2_fu_182 <= window_buf_4_3_fu_186;
                window_buf_4_3_fu_186 <= fifo1_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_66_i_reg_1284_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                window_buf_1_1_fu_126 <= window_buf_1_1_6_reg_1304;
                window_buf_2_1_fu_142 <= window_buf_2_1_6_reg_1316;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                yi_reg_1279 <= yi_fu_251_p2;
            end if;
        end if;
    end process;
    tmp9_reg_1351(0) <= '0';
    tmp12_reg_1356(3 downto 0) <= "0000";
    tmp13_reg_1361(1 downto 0) <= "00";
    tmp16_reg_1366(1 downto 0) <= "00";
    tmp_110_1_2_i_reg_1381(2 downto 0) <= "000";
    tmp5_reg_1386(2 downto 0) <= "000";
    tmp6_reg_1391(0) <= '0';

    ap_NS_fsm_assign_proc : process (real_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter4, tmp_i_fu_245_p2, ap_CS_fsm_state2, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((tmp_i_fu_245_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) and not(((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0)))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state2;
            when others =>  
                ap_NS_fsm <= "XXXX";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(2);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state8 <= ap_CS_fsm(3);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(fifo1_empty_n, fifo2_full_n, ap_enable_reg_pp0_iter1, tmp_66_i_reg_1284, ap_enable_reg_pp0_iter4, tmp_66_i_reg_1284_pp0_iter3_reg)
    begin
                ap_block_pp0_stage0_01001 <= (((tmp_66_i_reg_1284_pp0_iter3_reg = ap_const_lv1_0) and (fifo2_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((tmp_66_i_reg_1284 = ap_const_lv1_0) and (fifo1_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(fifo1_empty_n, fifo2_full_n, ap_enable_reg_pp0_iter1, tmp_66_i_reg_1284, ap_enable_reg_pp0_iter4, tmp_66_i_reg_1284_pp0_iter3_reg)
    begin
                ap_block_pp0_stage0_11001 <= (((tmp_66_i_reg_1284_pp0_iter3_reg = ap_const_lv1_0) and (fifo2_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((tmp_66_i_reg_1284 = ap_const_lv1_0) and (fifo1_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(fifo1_empty_n, fifo2_full_n, ap_enable_reg_pp0_iter1, tmp_66_i_reg_1284, ap_enable_reg_pp0_iter4, tmp_66_i_reg_1284_pp0_iter3_reg)
    begin
                ap_block_pp0_stage0_subdone <= (((tmp_66_i_reg_1284_pp0_iter3_reg = ap_const_lv1_0) and (fifo2_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((tmp_66_i_reg_1284 = ap_const_lv1_0) and (fifo1_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_state1_assign_proc : process(real_start, ap_done_reg)
    begin
                ap_block_state1 <= ((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;

        ap_block_state3_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state4_pp0_stage0_iter1_assign_proc : process(fifo1_empty_n, tmp_66_i_reg_1284)
    begin
                ap_block_state4_pp0_stage0_iter1 <= ((tmp_66_i_reg_1284 = ap_const_lv1_0) and (fifo1_empty_n = ap_const_logic_0));
    end process;

        ap_block_state5_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state7_pp0_stage0_iter4_assign_proc : process(fifo2_full_n, tmp_66_i_reg_1284_pp0_iter3_reg)
    begin
                ap_block_state7_pp0_stage0_iter4 <= ((tmp_66_i_reg_1284_pp0_iter3_reg = ap_const_lv1_0) and (fifo2_full_n = ap_const_logic_0));
    end process;


    ap_condition_pp0_exit_iter1_state4_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_condition_pp0_exit_iter1_state4 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter1_state4 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_done_reg, tmp_i_fu_245_p2, ap_CS_fsm_state2)
    begin
        if (((tmp_i_fu_245_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(real_start, ap_CS_fsm_state1)
    begin
        if (((real_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_ready <= internal_ap_ready;

    fifo1_blk_n_assign_proc : process(fifo1_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, tmp_66_i_reg_1284)
    begin
        if (((tmp_66_i_reg_1284 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            fifo1_blk_n <= fifo1_empty_n;
        else 
            fifo1_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    fifo1_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_66_i_reg_1284, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_66_i_reg_1284 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            fifo1_read <= ap_const_logic_1;
        else 
            fifo1_read <= ap_const_logic_0;
        end if; 
    end process;


    fifo2_blk_n_assign_proc : process(fifo2_full_n, ap_block_pp0_stage0, ap_enable_reg_pp0_iter4, tmp_66_i_reg_1284_pp0_iter3_reg)
    begin
        if (((tmp_66_i_reg_1284_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            fifo2_blk_n <= fifo2_full_n;
        else 
            fifo2_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    fifo2_din <= tmp_71_i_reg_1401;

    fifo2_write_assign_proc : process(ap_enable_reg_pp0_iter4, tmp_66_i_reg_1284_pp0_iter3_reg, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_66_i_reg_1284_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            fifo2_write <= ap_const_logic_1;
        else 
            fifo2_write <= ap_const_logic_0;
        end if; 
    end process;


    internal_ap_ready_assign_proc : process(tmp_i_fu_245_p2, ap_CS_fsm_state2)
    begin
        if (((tmp_i_fu_245_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            internal_ap_ready <= ap_const_logic_1;
        else 
            internal_ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    line_buf_address0 <= tmp_67_i_fu_269_p1(9 - 1 downto 0);

    line_buf_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            line_buf_ce0 <= ap_const_logic_1;
        else 
            line_buf_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    line_buf_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            line_buf_ce1 <= ap_const_logic_1;
        else 
            line_buf_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    line_buf_d1 <= (fifo1_dout & tmp_35_i_fu_368_p4);

    line_buf_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_66_i_reg_1284, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_66_i_reg_1284 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            line_buf_we1 <= ap_const_logic_1;
        else 
            line_buf_we1 <= ap_const_logic_0;
        end if; 
    end process;

    p_shl10_cast_i_fu_595_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl10_i_fu_587_p3),12));
    p_shl10_i_fu_587_p3 <= (window_buf_4_2_fu_182 & ap_const_lv1_0);
    p_shl11_cast_i_fu_1008_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl11_i_fu_1001_p3),14));
    p_shl11_i_fu_1001_p3 <= (window_buf_3_2_1_reg_1335 & ap_const_lv5_0);
    p_shl12_cast_i_fu_1019_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl12_i_fu_1012_p3),14));
    p_shl12_i_fu_1012_p3 <= (window_buf_3_2_1_reg_1335 & ap_const_lv3_0);
    p_shl13_cast_i_fu_485_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl13_i_fu_477_p3),12));
    p_shl13_i_fu_477_p3 <= (window_buf_2_4_fu_348_p4 & ap_const_lv3_0);
    p_shl14_cast_i_fu_497_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl14_i_fu_489_p3),12));
    p_shl14_i_fu_489_p3 <= (window_buf_2_4_fu_348_p4 & ap_const_lv1_0);
    p_shl15_cast_i_fu_976_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl15_i_fu_969_p3),14));
    p_shl15_i_fu_969_p3 <= (window_buf_2_3_1_reg_1329 & ap_const_lv5_0);
    p_shl16_cast_i_fu_987_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl16_i_fu_980_p3),14));
    p_shl16_i_fu_980_p3 <= (window_buf_2_3_1_reg_1329 & ap_const_lv3_0);
    p_shl17_cast_i_fu_944_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl17_i_fu_937_p3),14));
    p_shl17_i_fu_937_p3 <= (window_buf_2_2_1_reg_1323 & ap_const_lv5_0);
    p_shl18_cast_i_fu_955_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl18_i_fu_948_p3),14));
    p_shl18_i_fu_948_p3 <= (window_buf_2_2_1_reg_1323 & ap_const_lv2_0);
    p_shl2_cast_i_fu_421_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl2_i_fu_413_p3),12));
    p_shl2_i_fu_413_p3 <= (window_buf_0_2_fu_118 & ap_const_lv3_0);
    p_shl3_cast_i_fu_433_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl3_i_fu_425_p3),12));
    p_shl3_i_fu_425_p3 <= (window_buf_0_2_fu_118 & ap_const_lv1_0);
    p_shl4_cast_i_fu_850_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl4_i_fu_843_p3),14));
    p_shl4_i_fu_843_p3 <= (window_buf_1_2_1_reg_1310 & ap_const_lv5_0);
    p_shl5_cast_i_fu_861_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl5_i_fu_854_p3),14));
    p_shl5_i_fu_854_p3 <= (window_buf_1_2_1_reg_1310 & ap_const_lv3_0);
    p_shl6_cast_i_fu_879_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl6_i_fu_871_p3),12));
    p_shl6_i_fu_871_p3 <= (window_buf_2_1_fu_142 & ap_const_lv3_0);
    p_shl7_cast_i_fu_891_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl7_i_fu_883_p3),12));
    p_shl7_i_fu_883_p3 <= (window_buf_2_1_fu_142 & ap_const_lv1_0);
    p_shl8_cast_i_fu_912_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl8_i_fu_905_p3),14));
    p_shl8_i_fu_905_p3 <= (window_buf_2_1_6_reg_1316 & ap_const_lv5_0);
    p_shl9_cast_i_fu_923_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl9_i_fu_916_p3),14));
    p_shl9_i_fu_916_p3 <= (window_buf_2_1_6_reg_1316 & ap_const_lv3_0);
    p_shl_cast_i_fu_583_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl_i_fu_575_p3),12));
    p_shl_i_fu_575_p3 <= (window_buf_4_2_fu_182 & ap_const_lv3_0);
    pix_gauss_2_0_1_cast_fu_409_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(pix_gauss_2_0_1_i_fu_403_p2),13));
    pix_gauss_2_0_1_i_fu_403_p2 <= std_logic_vector(unsigned(tmp_109_0_cast_i_fu_387_p1) + unsigned(tmp_110_0_1_cast_i_fu_399_p1));
        pix_gauss_2_0_2_cast_fu_771_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(pix_gauss_2_0_2_i_reg_1346),14));

    pix_gauss_2_0_2_i_fu_447_p2 <= std_logic_vector(unsigned(pix_gauss_2_0_1_cast_fu_409_p1) + unsigned(tmp_110_0_2_cast_i_fu_443_p1));
        pix_gauss_2_1_1_cast_fu_1110_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(pix_gauss_2_1_1_i_reg_1376),16));

    pix_gauss_2_1_1_i_fu_837_p2 <= std_logic_vector(unsigned(tmp_110_1_1_cast_i_fu_833_p1) + unsigned(pix_gauss_2_1_cast_i_fu_822_p1));
        pix_gauss_2_1_cast_i_fu_822_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(pix_gauss_2_1_i_fu_816_p2),15));

    pix_gauss_2_1_i_fu_816_p2 <= std_logic_vector(unsigned(tmp_fu_800_p2) + unsigned(tmp1_cast_fu_812_p1));
    pix_gauss_2_4_4_i_fu_1139_p2 <= std_logic_vector(unsigned(tmp2_fu_1131_p2) + unsigned(tmp10_cast_fu_1136_p1));

    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (start_full_n = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;

    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;

    tmp10_cast_fu_1136_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp10_reg_1396),16));
    tmp10_fu_1096_p2 <= std_logic_vector(unsigned(tmp11_cast_fu_1076_p1) + unsigned(tmp15_cast_fu_1092_p1));
    tmp11_cast_fu_1076_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp11_fu_1070_p2),15));
    tmp11_fu_1070_p2 <= std_logic_vector(unsigned(tmp12_cast_fu_1064_p1) + unsigned(tmp13_cast_fu_1067_p1));
    tmp12_cast_fu_1064_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp12_reg_1356),14));
    tmp12_fu_631_p2 <= std_logic_vector(unsigned(tmp_110_3_1_cast_i_c_fu_531_p1) + unsigned(tmp_110_1_3_cast_i_c_fu_461_p1));
    tmp13_cast_fu_1067_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp13_reg_1361),14));
    tmp13_fu_647_p2 <= std_logic_vector(unsigned(tmp_110_3_3_cast_i_c_fu_543_p1) + unsigned(tmp14_cast_fu_643_p1));
    tmp14_cast_fu_643_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp14_fu_637_p2),13));
    tmp14_fu_637_p2 <= std_logic_vector(unsigned(tmp_110_3_cast_i_cas_fu_519_p1) + unsigned(tmp_110_1_4_cast_i_c_fu_473_p1));
    tmp15_cast_fu_1092_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp15_fu_1086_p2),15));
    tmp15_fu_1086_p2 <= std_logic_vector(unsigned(tmp16_cast_fu_1080_p1) + unsigned(tmp17_cast_fu_1083_p1));
    tmp16_cast_fu_1080_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp16_reg_1366),12));
    tmp16_fu_653_p2 <= std_logic_vector(unsigned(tmp_110_4_1_cast_i_c_fu_571_p1) + unsigned(tmp_110_3_4_cast_i_c_fu_555_p1));
    tmp17_cast_fu_1083_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp17_reg_1371),12));
    tmp17_fu_669_p2 <= std_logic_vector(unsigned(tmp_110_4_3_cast_i_c_fu_617_p1) + unsigned(tmp18_cast_fu_665_p1));
    tmp18_cast_fu_665_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp18_fu_659_p2),11));
    tmp18_fu_659_p2 <= std_logic_vector(unsigned(tmp_109_4_4_cast_i_c_fu_621_p1) + unsigned(tmp_109_4_cast_i_cas_fu_559_p1));
    tmp1_cast_fu_812_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp1_fu_806_p2),14));
    tmp1_fu_806_p2 <= std_logic_vector(unsigned(tmp_109_0_4_cast_i_c_fu_785_p1) + unsigned(tmp_110_1_cast_i_cas_fu_796_p1));
    tmp2_fu_1131_p2 <= std_logic_vector(unsigned(tmp3_fu_1125_p2) + unsigned(tmp6_reg_1391));
    tmp3_fu_1125_p2 <= std_logic_vector(unsigned(tmp4_fu_1116_p2) + unsigned(tmp5_cast_fu_1122_p1));
    tmp4_fu_1116_p2 <= std_logic_vector(signed(tmp_110_1_2_cast_i_fu_1113_p1) + signed(pix_gauss_2_1_1_cast_fu_1110_p1));
        tmp5_cast_fu_1122_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp5_reg_1386),16));

    tmp5_fu_1033_p2 <= std_logic_vector(signed(tmp_110_2_3_cast_i_c_fu_997_p1) + signed(tmp_110_2_1_cast_i_c_fu_933_p1));
    tmp6_fu_1058_p2 <= std_logic_vector(unsigned(tmp7_fu_1039_p2) + unsigned(tmp8_cast_fu_1054_p1));
    tmp7_fu_1039_p2 <= std_logic_vector(unsigned(tmp_110_2_2_cast_i_fu_965_p1) + unsigned(tmp_110_3_2_cast_i_fu_1029_p1));
        tmp8_cast_fu_1054_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp8_fu_1048_p2),16));

    tmp8_fu_1048_p2 <= std_logic_vector(signed(tmp_110_2_cast_i_cas_fu_901_p1) + signed(tmp9_cast_fu_1045_p1));
        tmp9_cast_fu_1045_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp9_reg_1351),14));

    tmp9_fu_625_p2 <= std_logic_vector(signed(tmp_110_4_2_cast_i_c_fu_605_p1) + signed(tmp_110_2_4_cast_i_c_fu_507_p1));
    tmp_109_0_4_cast_i_c_fu_785_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_buf_0_4_reg_1341),11));
    tmp_109_0_cast_i_fu_387_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_buf_0_1_fu_110),11));
    tmp_109_4_4_cast_i_c_fu_621_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(fifo1_dout),9));
    tmp_109_4_cast_i_cas_fu_559_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_buf_4_1_fu_174),9));
    tmp_110_0_1_cast_i_fu_399_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_110_0_1_i_fu_391_p3),11));
    tmp_110_0_1_i_fu_391_p3 <= (window_buf_0_1_5_fu_114 & ap_const_lv2_0);
        tmp_110_0_2_cast_i_fu_443_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_110_0_2_i_fu_437_p2),13));

    tmp_110_0_2_i_fu_437_p2 <= std_logic_vector(unsigned(p_shl2_cast_i_fu_421_p1) - unsigned(p_shl3_cast_i_fu_433_p1));
    tmp_110_0_3_cast_i_fu_781_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_110_0_3_i_fu_774_p3),14));
    tmp_110_0_3_i_fu_774_p3 <= (window_buf_0_3_1_reg_1299 & ap_const_lv2_0);
    tmp_110_1_1_cast_i_fu_833_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_110_1_1_i_fu_826_p3),15));
    tmp_110_1_1_i_fu_826_p3 <= (window_buf_1_1_6_reg_1304 & ap_const_lv4_0);
        tmp_110_1_2_cast_i_fu_1113_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_110_1_2_i_reg_1381),16));

    tmp_110_1_2_i_fu_865_p2 <= std_logic_vector(unsigned(p_shl4_cast_i_fu_850_p1) - unsigned(p_shl5_cast_i_fu_861_p1));
    tmp_110_1_3_cast_i_c_fu_461_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_110_1_3_i_fu_453_p3),13));
    tmp_110_1_3_i_fu_453_p3 <= (window_buf_1_3_fu_138 & ap_const_lv4_0);
    tmp_110_1_4_cast_i_c_fu_473_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_110_1_4_i_fu_465_p3),11));
    tmp_110_1_4_i_fu_465_p3 <= (window_buf_1_4_fu_338_p4 & ap_const_lv2_0);
    tmp_110_1_cast_i_cas_fu_796_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_110_1_i_fu_788_p3),11));
    tmp_110_1_i_fu_788_p3 <= (window_buf_1_1_fu_126 & ap_const_lv2_0);
        tmp_110_2_1_cast_i_c_fu_933_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_110_2_1_i_fu_927_p2),15));

    tmp_110_2_1_i_fu_927_p2 <= std_logic_vector(unsigned(p_shl8_cast_i_fu_912_p1) - unsigned(p_shl9_cast_i_fu_923_p1));
    tmp_110_2_2_cast_i_fu_965_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_110_2_2_i_fu_959_p2),16));
    tmp_110_2_2_i_fu_959_p2 <= std_logic_vector(unsigned(p_shl18_cast_i_fu_955_p1) + unsigned(p_shl17_cast_i_fu_944_p1));
        tmp_110_2_3_cast_i_c_fu_997_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_110_2_3_i_fu_991_p2),15));

    tmp_110_2_3_i_fu_991_p2 <= std_logic_vector(unsigned(p_shl15_cast_i_fu_976_p1) - unsigned(p_shl16_cast_i_fu_987_p1));
        tmp_110_2_4_cast_i_c_fu_507_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_110_2_4_i_fu_501_p2),13));

    tmp_110_2_4_i_fu_501_p2 <= std_logic_vector(unsigned(p_shl13_cast_i_fu_485_p1) - unsigned(p_shl14_cast_i_fu_497_p1));
        tmp_110_2_cast_i_cas_fu_901_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_110_2_i_fu_895_p2),14));

    tmp_110_2_i_fu_895_p2 <= std_logic_vector(unsigned(p_shl6_cast_i_fu_879_p1) - unsigned(p_shl7_cast_i_fu_891_p1));
    tmp_110_3_1_cast_i_c_fu_531_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_110_3_1_i_fu_523_p3),13));
    tmp_110_3_1_i_fu_523_p3 <= (window_buf_3_1_1_fu_162 & ap_const_lv4_0);
        tmp_110_3_2_cast_i_fu_1029_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_110_3_2_i_fu_1023_p2),16));

    tmp_110_3_2_i_fu_1023_p2 <= std_logic_vector(unsigned(p_shl11_cast_i_fu_1008_p1) - unsigned(p_shl12_cast_i_fu_1019_p1));
    tmp_110_3_3_cast_i_c_fu_543_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_110_3_3_i_fu_535_p3),13));
    tmp_110_3_3_i_fu_535_p3 <= (window_buf_3_3_fu_170 & ap_const_lv4_0);
    tmp_110_3_4_cast_i_c_fu_555_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_110_3_4_i_fu_547_p3),11));
    tmp_110_3_4_i_fu_547_p3 <= (window_buf_3_4_fu_358_p4 & ap_const_lv2_0);
    tmp_110_3_cast_i_cas_fu_519_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_110_3_i_fu_511_p3),11));
    tmp_110_3_i_fu_511_p3 <= (window_buf_3_1_fu_158 & ap_const_lv2_0);
    tmp_110_4_1_cast_i_c_fu_571_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_110_4_1_i_fu_563_p3),11));
    tmp_110_4_1_i_fu_563_p3 <= (window_buf_4_1_1_fu_178 & ap_const_lv2_0);
        tmp_110_4_2_cast_i_c_fu_605_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_110_4_2_i_fu_599_p2),13));

    tmp_110_4_2_i_fu_599_p2 <= std_logic_vector(unsigned(p_shl_cast_i_fu_583_p1) - unsigned(p_shl10_cast_i_fu_595_p1));
    tmp_110_4_3_cast_i_c_fu_617_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_110_4_3_i_fu_609_p3),11));
    tmp_110_4_3_i_fu_609_p3 <= (window_buf_4_3_fu_186 & ap_const_lv2_0);
    tmp_35_i_fu_368_p4 <= line_buf_q0(39 downto 8);
    tmp_66_i_fu_257_p2 <= "1" when (xi_i_reg_234 = ap_const_lv10_200) else "0";
    tmp_67_i_fu_269_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xi_i_reg_234),64));
    tmp_fu_800_p2 <= std_logic_vector(unsigned(tmp_110_0_3_cast_i_fu_781_p1) + unsigned(pix_gauss_2_0_2_cast_fu_771_p1));
    tmp_i_fu_245_p2 <= "1" when (yi_i_reg_223 = ap_const_lv10_200) else "0";
    window_buf_1_4_fu_338_p4 <= line_buf_q0(23 downto 16);
    window_buf_2_4_fu_348_p4 <= line_buf_q0(31 downto 24);
    window_buf_3_4_fu_358_p4 <= line_buf_q0(39 downto 32);
    xi_fu_263_p2 <= std_logic_vector(unsigned(xi_i_reg_234) + unsigned(ap_const_lv10_1));
    yi_fu_251_p2 <= std_logic_vector(unsigned(yi_i_reg_223) + unsigned(ap_const_lv10_1));
end behav;
