0.7
2020.2
Nov 18 2020
09:47:47
D:/Logic_Design_Lab/Lab_5/Advance/Lab5_111060013_Greatest_Common_Divisor/Lab5_111060013_Greatest_Common_Divisor.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
D:/Logic_Design_Lab/Lab_5/Advance/Lab5_111060013_Greatest_Common_Divisor/Lab5_111060013_Greatest_Common_Divisor.v,1700148683,verilog,,D:/Logic_Design_Lab/Lab_5/Advance/Lab5_111060013_Greatest_Common_Divisor/Lab5_111060013_Greatest_Common_Divisor_t.v,,Greatest_Common_Divisor,,,,,,,,
D:/Logic_Design_Lab/Lab_5/Advance/Lab5_111060013_Greatest_Common_Divisor/Lab5_111060013_Greatest_Common_Divisor_t.v,1700401918,verilog,,,,Lab5_111060013_Greatest_Common_Divisor_t,,,,,,,,
