// Seed: 1559983256
module module_0 (
    output uwire id_0,
    input id_1,
    input wor id_2
);
  `define pp_3 0
  logic id_4, id_5, id_6, id_7, id_8;
  logic id_9;
  logic id_10;
  logic id_11;
  assign id_6 = id_2[1];
  assign id_0[1] = 1 ? `pp_3 : id_1 == 1;
endmodule
