{
  "design": {
    "design_info": {
      "boundary_crc": "0xDF8C401F4083BDC7",
      "device": "xc7z020clg400-1",
      "gen_directory": "../../../../hall_sensor.gen/sources_1/bd/better_read_hall_sensor",
      "name": "better_read_hall_sensor",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2024.2",
      "validated": "true"
    },
    "design_tree": {
      "determine_direction": "",
      "get_deg": "",
      "generate_clock_0": ""
    },
    "ports": {
      "motor_a": {
        "direction": "I"
      },
      "motor_b": {
        "direction": "I"
      },
      "clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "rst",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "better_read_hall_sensor_clk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "rst": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "external_sensor": {
        "direction": "I"
      },
      "count_0": {
        "direction": "O",
        "left": "7",
        "right": "0"
      }
    },
    "components": {
      "determine_direction": {
        "vlnv": "xilinx.com:module_ref:advanced_compare:1.0",
        "ip_revision": "1",
        "xci_name": "better_read_hall_sensor_advanced_compare_0_0",
        "xci_path": "ip\\better_read_hall_sensor_advanced_compare_0_0\\better_read_hall_sensor_advanced_compare_0_0.xci",
        "inst_hier_path": "determine_direction",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "advanced_compare",
          "boundary_crc": "0x0"
        },
        "ports": {
          "a_in": {
            "direction": "I"
          },
          "b_in": {
            "direction": "I"
          },
          "direction": {
            "direction": "O"
          }
        }
      },
      "get_deg": {
        "vlnv": "xilinx.com:module_ref:advanced_counter:1.0",
        "ip_revision": "1",
        "xci_name": "better_read_hall_sensor_advanced_counter_0_0",
        "xci_path": "ip\\better_read_hall_sensor_advanced_counter_0_0\\better_read_hall_sensor_advanced_counter_0_0.xci",
        "inst_hier_path": "get_deg",
        "parameters": {
          "n_bits": {
            "value": "8"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "advanced_counter",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "better_read_hall_sensor_clk",
                "value_src": "default_prop"
              }
            }
          },
          "up": {
            "direction": "I"
          },
          "en": {
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "default_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "default_prop"
              },
              "CLK_DOMAIN": {
                "value": "better_read_hall_sensor_generate_clock_0_0_gen_clk",
                "value_src": "default_prop"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "clr": {
            "direction": "I"
          },
          "count": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      },
      "generate_clock_0": {
        "vlnv": "xilinx.com:module_ref:generate_clock:1.0",
        "ip_revision": "1",
        "xci_name": "better_read_hall_sensor_generate_clock_0_0",
        "xci_path": "ip\\better_read_hall_sensor_generate_clock_0_0\\better_read_hall_sensor_generate_clock_0_0.xci",
        "inst_hier_path": "generate_clock_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "generate_clock",
          "boundary_crc": "0x0"
        },
        "ports": {
          "pwm_a": {
            "direction": "I"
          },
          "pwm_b": {
            "direction": "I"
          },
          "internal_clock": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "better_read_hall_sensor_clk",
                "value_src": "default_prop"
              }
            }
          },
          "gen_clk": {
            "type": "clk",
            "direction": "O"
          }
        }
      }
    },
    "nets": {
      "a_in_0_1": {
        "ports": [
          "motor_a",
          "determine_direction/a_in",
          "generate_clock_0/pwm_a"
        ]
      },
      "advanced_compare_0_direction": {
        "ports": [
          "determine_direction/direction",
          "get_deg/up"
        ]
      },
      "b_in_0_1": {
        "ports": [
          "motor_b",
          "determine_direction/b_in",
          "generate_clock_0/pwm_b"
        ]
      },
      "clk_0_1": {
        "ports": [
          "clk",
          "get_deg/clk",
          "generate_clock_0/internal_clock"
        ]
      },
      "clr_0_1": {
        "ports": [
          "external_sensor",
          "get_deg/clr"
        ]
      },
      "generate_clock_0_gen_clk": {
        "ports": [
          "generate_clock_0/gen_clk",
          "get_deg/en"
        ]
      },
      "get_deg_count": {
        "ports": [
          "get_deg/count",
          "count_0"
        ]
      },
      "rst_0_1": {
        "ports": [
          "rst",
          "get_deg/rst"
        ]
      }
    }
  }
}