DECL|QM_SPI_BMODE_0|enumerator|QM_SPI_BMODE_0, /**< Clock Polarity = 0, Clock Phase = 0. */
DECL|QM_SPI_BMODE_1|enumerator|QM_SPI_BMODE_1, /**< Clock Polarity = 0, Clock Phase = 1. */
DECL|QM_SPI_BMODE_2|enumerator|QM_SPI_BMODE_2, /**< Clock Polarity = 1, Clock Phase = 0. */
DECL|QM_SPI_BMODE_3|enumerator|QM_SPI_BMODE_3 /**< Clock Polarity = 1, Clock Phase = 1. */
DECL|QM_SPI_BUSY|enumerator|QM_SPI_BUSY, /**< SPI device is busy. */
DECL|QM_SPI_FRAME_FORMAT_QUAD|enumerator|QM_SPI_FRAME_FORMAT_QUAD = 0x2
DECL|QM_SPI_FRAME_FORMAT_STANDARD|enumerator|QM_SPI_FRAME_FORMAT_STANDARD = 0x0,
DECL|QM_SPI_FRAME_SIZE_10_BIT|enumerator|QM_SPI_FRAME_SIZE_10_BIT, /**< 10 bit frame. */
DECL|QM_SPI_FRAME_SIZE_11_BIT|enumerator|QM_SPI_FRAME_SIZE_11_BIT, /**< 11 bit frame. */
DECL|QM_SPI_FRAME_SIZE_12_BIT|enumerator|QM_SPI_FRAME_SIZE_12_BIT, /**< 12 bit frame. */
DECL|QM_SPI_FRAME_SIZE_13_BIT|enumerator|QM_SPI_FRAME_SIZE_13_BIT, /**< 13 bit frame. */
DECL|QM_SPI_FRAME_SIZE_14_BIT|enumerator|QM_SPI_FRAME_SIZE_14_BIT, /**< 14 bit frame. */
DECL|QM_SPI_FRAME_SIZE_15_BIT|enumerator|QM_SPI_FRAME_SIZE_15_BIT, /**< 15 bit frame. */
DECL|QM_SPI_FRAME_SIZE_16_BIT|enumerator|QM_SPI_FRAME_SIZE_16_BIT, /**< 16 bit frame. */
DECL|QM_SPI_FRAME_SIZE_17_BIT|enumerator|QM_SPI_FRAME_SIZE_17_BIT, /**< 17 bit frame. */
DECL|QM_SPI_FRAME_SIZE_18_BIT|enumerator|QM_SPI_FRAME_SIZE_18_BIT, /**< 18 bit frame. */
DECL|QM_SPI_FRAME_SIZE_19_BIT|enumerator|QM_SPI_FRAME_SIZE_19_BIT, /**< 19 bit frame. */
DECL|QM_SPI_FRAME_SIZE_20_BIT|enumerator|QM_SPI_FRAME_SIZE_20_BIT, /**< 20 bit frame. */
DECL|QM_SPI_FRAME_SIZE_21_BIT|enumerator|QM_SPI_FRAME_SIZE_21_BIT, /**< 21 bit frame. */
DECL|QM_SPI_FRAME_SIZE_22_BIT|enumerator|QM_SPI_FRAME_SIZE_22_BIT, /**< 22 bit frame. */
DECL|QM_SPI_FRAME_SIZE_23_BIT|enumerator|QM_SPI_FRAME_SIZE_23_BIT, /**< 23 bit frame. */
DECL|QM_SPI_FRAME_SIZE_24_BIT|enumerator|QM_SPI_FRAME_SIZE_24_BIT, /**< 24 bit frame. */
DECL|QM_SPI_FRAME_SIZE_25_BIT|enumerator|QM_SPI_FRAME_SIZE_25_BIT, /**< 25 bit frame. */
DECL|QM_SPI_FRAME_SIZE_26_BIT|enumerator|QM_SPI_FRAME_SIZE_26_BIT, /**< 26 bit frame. */
DECL|QM_SPI_FRAME_SIZE_27_BIT|enumerator|QM_SPI_FRAME_SIZE_27_BIT, /**< 27 bit frame. */
DECL|QM_SPI_FRAME_SIZE_28_BIT|enumerator|QM_SPI_FRAME_SIZE_28_BIT, /**< 28 bit frame. */
DECL|QM_SPI_FRAME_SIZE_29_BIT|enumerator|QM_SPI_FRAME_SIZE_29_BIT, /**< 29 bit frame. */
DECL|QM_SPI_FRAME_SIZE_30_BIT|enumerator|QM_SPI_FRAME_SIZE_30_BIT, /**< 30 bit frame. */
DECL|QM_SPI_FRAME_SIZE_31_BIT|enumerator|QM_SPI_FRAME_SIZE_31_BIT, /**< 31 bit frame. */
DECL|QM_SPI_FRAME_SIZE_32_BIT|enumerator|QM_SPI_FRAME_SIZE_32_BIT /**< 32 bit frame. */
DECL|QM_SPI_FRAME_SIZE_4_BIT|enumerator|QM_SPI_FRAME_SIZE_4_BIT = 3, /**< 4 bit frame. */
DECL|QM_SPI_FRAME_SIZE_5_BIT|enumerator|QM_SPI_FRAME_SIZE_5_BIT, /**< 5 bit frame. */
DECL|QM_SPI_FRAME_SIZE_6_BIT|enumerator|QM_SPI_FRAME_SIZE_6_BIT, /**< 6 bit frame. */
DECL|QM_SPI_FRAME_SIZE_7_BIT|enumerator|QM_SPI_FRAME_SIZE_7_BIT, /**< 7 bit frame. */
DECL|QM_SPI_FRAME_SIZE_8_BIT|enumerator|QM_SPI_FRAME_SIZE_8_BIT, /**< 8 bit frame. */
DECL|QM_SPI_FRAME_SIZE_9_BIT|enumerator|QM_SPI_FRAME_SIZE_9_BIT, /**< 9 bit frame. */
DECL|QM_SPI_IDLE|enumerator|QM_SPI_IDLE, /**< SPI device is not in use. */
DECL|QM_SPI_QUAD_0_WAIT_CYCLES|enumerator|QM_SPI_QUAD_0_WAIT_CYCLES = 0x0, /**< No wait cycles */
DECL|QM_SPI_QUAD_10_WAIT_CYCLES|enumerator|QM_SPI_QUAD_10_WAIT_CYCLES = 0xA, /**< 10 wait cycles */
DECL|QM_SPI_QUAD_11_WAIT_CYCLES|enumerator|QM_SPI_QUAD_11_WAIT_CYCLES = 0xB, /**< 11 wait cycles */
DECL|QM_SPI_QUAD_12_WAIT_CYCLES|enumerator|QM_SPI_QUAD_12_WAIT_CYCLES = 0xC, /**< 12 wait cycles */
DECL|QM_SPI_QUAD_13_WAIT_CYCLES|enumerator|QM_SPI_QUAD_13_WAIT_CYCLES = 0xD, /**< 13 wait cycles */
DECL|QM_SPI_QUAD_14_WAIT_CYCLES|enumerator|QM_SPI_QUAD_14_WAIT_CYCLES = 0xE, /**< 14 wait cycles */
DECL|QM_SPI_QUAD_15_WAIT_CYCLES|enumerator|QM_SPI_QUAD_15_WAIT_CYCLES = 0xF, /**< 15 wait cycles */
DECL|QM_SPI_QUAD_1_WAIT_CYCLES|enumerator|QM_SPI_QUAD_1_WAIT_CYCLES = 0x1, /**< 1 wait cycle */
DECL|QM_SPI_QUAD_2_WAIT_CYCLES|enumerator|QM_SPI_QUAD_2_WAIT_CYCLES = 0x2, /**< 2 wait cycles */
DECL|QM_SPI_QUAD_3_WAIT_CYCLES|enumerator|QM_SPI_QUAD_3_WAIT_CYCLES = 0x3, /**< 3 wait cycles */
DECL|QM_SPI_QUAD_4_WAIT_CYCLES|enumerator|QM_SPI_QUAD_4_WAIT_CYCLES = 0x4, /**< 4 wait cycles */
DECL|QM_SPI_QUAD_5_WAIT_CYCLES|enumerator|QM_SPI_QUAD_5_WAIT_CYCLES = 0x5, /**< 5 wait cycles */
DECL|QM_SPI_QUAD_6_WAIT_CYCLES|enumerator|QM_SPI_QUAD_6_WAIT_CYCLES = 0x6, /**< 6 wait cycles */
DECL|QM_SPI_QUAD_7_WAIT_CYCLES|enumerator|QM_SPI_QUAD_7_WAIT_CYCLES = 0x7, /**< 7 wait cycles */
DECL|QM_SPI_QUAD_8_WAIT_CYCLES|enumerator|QM_SPI_QUAD_8_WAIT_CYCLES = 0x8, /**< 8 wait cycles */
DECL|QM_SPI_QUAD_9_WAIT_CYCLES|enumerator|QM_SPI_QUAD_9_WAIT_CYCLES = 0x9, /**< 9 wait cycles */
DECL|QM_SPI_QUAD_ADDR_LENGTH_0_BITS|enumerator|QM_SPI_QUAD_ADDR_LENGTH_0_BITS = 0x0, /**< No address */
DECL|QM_SPI_QUAD_ADDR_LENGTH_12_BITS|enumerator|QM_SPI_QUAD_ADDR_LENGTH_12_BITS = 0x3, /**< 12 bit address */
DECL|QM_SPI_QUAD_ADDR_LENGTH_16_BITS|enumerator|QM_SPI_QUAD_ADDR_LENGTH_16_BITS = 0x4, /**< 16 bit address */
DECL|QM_SPI_QUAD_ADDR_LENGTH_20_BITS|enumerator|QM_SPI_QUAD_ADDR_LENGTH_20_BITS = 0x5, /**< 20 bit address */
DECL|QM_SPI_QUAD_ADDR_LENGTH_24_BITS|enumerator|QM_SPI_QUAD_ADDR_LENGTH_24_BITS = 0x6, /**< 24 bit address */
DECL|QM_SPI_QUAD_ADDR_LENGTH_28_BITS|enumerator|QM_SPI_QUAD_ADDR_LENGTH_28_BITS = 0x7, /**< 28 bit address */
DECL|QM_SPI_QUAD_ADDR_LENGTH_32_BITS|enumerator|QM_SPI_QUAD_ADDR_LENGTH_32_BITS = 0x8, /**< 32 bit address */
DECL|QM_SPI_QUAD_ADDR_LENGTH_36_BITS|enumerator|QM_SPI_QUAD_ADDR_LENGTH_36_BITS = 0x9, /**< 36 bit address */
DECL|QM_SPI_QUAD_ADDR_LENGTH_40_BITS|enumerator|QM_SPI_QUAD_ADDR_LENGTH_40_BITS = 0xA, /**< 40 bit address */
DECL|QM_SPI_QUAD_ADDR_LENGTH_44_BITS|enumerator|QM_SPI_QUAD_ADDR_LENGTH_44_BITS = 0xB, /**< 44 bit address */
DECL|QM_SPI_QUAD_ADDR_LENGTH_48_BITS|enumerator|QM_SPI_QUAD_ADDR_LENGTH_48_BITS = 0xC, /**< 48 bit address */
DECL|QM_SPI_QUAD_ADDR_LENGTH_4_BITS|enumerator|QM_SPI_QUAD_ADDR_LENGTH_4_BITS = 0x1, /**< 4 bit address */
DECL|QM_SPI_QUAD_ADDR_LENGTH_52_BITS|enumerator|QM_SPI_QUAD_ADDR_LENGTH_52_BITS = 0xD, /**< 52 bit address */
DECL|QM_SPI_QUAD_ADDR_LENGTH_56_BITS|enumerator|QM_SPI_QUAD_ADDR_LENGTH_56_BITS = 0xE, /**< 56 bit address */
DECL|QM_SPI_QUAD_ADDR_LENGTH_60_BITS|enumerator|QM_SPI_QUAD_ADDR_LENGTH_60_BITS = 0xF /**< 60 bit address */
DECL|QM_SPI_QUAD_ADDR_LENGTH_8_BITS|enumerator|QM_SPI_QUAD_ADDR_LENGTH_8_BITS = 0x2, /**< 8 bit address */
DECL|QM_SPI_QUAD_INST_LENGTH_0_BITS|enumerator|QM_SPI_QUAD_INST_LENGTH_0_BITS = 0x0, /**< No instruction */
DECL|QM_SPI_QUAD_INST_LENGTH_16_BITS|enumerator|QM_SPI_QUAD_INST_LENGTH_16_BITS = 0x3 /**< 16 bit instruction */
DECL|QM_SPI_QUAD_INST_LENGTH_4_BITS|enumerator|QM_SPI_QUAD_INST_LENGTH_4_BITS = 0x1, /**< 4 bit instruction */
DECL|QM_SPI_QUAD_INST_LENGTH_8_BITS|enumerator|QM_SPI_QUAD_INST_LENGTH_8_BITS = 0x2, /**< 8 bit instruction */
DECL|QM_SPI_QUAD_INST_QUAD_ADDR_QUAD|enumerator|QM_SPI_QUAD_INST_QUAD_ADDR_QUAD = 0x2
DECL|QM_SPI_QUAD_INST_STD_ADDR_QUAD|enumerator|QM_SPI_QUAD_INST_STD_ADDR_QUAD = 0x1,
DECL|QM_SPI_QUAD_INST_STD_ADDR_STD|enumerator|QM_SPI_QUAD_INST_STD_ADDR_STD = 0x0,
DECL|QM_SPI_RX_OVERFLOW|enumerator|QM_SPI_RX_OVERFLOW /**< RX transfer has overflown. */
DECL|QM_SPI_SS_0|enumerator|QM_SPI_SS_0 = BIT(0), /**< Slave Select 0. */
DECL|QM_SPI_SS_1|enumerator|QM_SPI_SS_1 = BIT(1), /**< Slave Select 1. */
DECL|QM_SPI_SS_2|enumerator|QM_SPI_SS_2 = BIT(2), /**< Slave Select 2. */
DECL|QM_SPI_SS_3|enumerator|QM_SPI_SS_3 = BIT(3), /**< Slave Select 3. */
DECL|QM_SPI_SS_DISABLED|enumerator|QM_SPI_SS_DISABLED = 0, /**< Slave select disable. */
DECL|QM_SPI_TMOD_EEPROM_READ|enumerator|QM_SPI_TMOD_EEPROM_READ /**< EEPROM Read. */
DECL|QM_SPI_TMOD_RX|enumerator|QM_SPI_TMOD_RX, /**< Receive Only. */
DECL|QM_SPI_TMOD_TX_RX|enumerator|QM_SPI_TMOD_TX_RX, /**< Transmit & Receive. */
DECL|QM_SPI_TMOD_TX|enumerator|QM_SPI_TMOD_TX, /**< Transmit Only. */
DECL|__QM_SPI_H__|macro|__QM_SPI_H__
DECL|addr_length|member|qm_spi_quad_addr_length_t addr_length; /**< Address length */
DECL|bus_mode|member|qm_spi_bmode_t bus_mode; /**< Bus mode (enum). */
DECL|callback_data|member|void *callback_data; /**< Callback user data. */
DECL|callback|member|void (*callback)(void *data, int error, qm_spi_status_t status,
DECL|clk_divider|member|uint16_t clk_divider;
DECL|frame_format|member|qm_spi_frame_format_t frame_format; /* Data frame format for TX/RX */
DECL|frame_size|member|qm_spi_frame_size_t frame_size; /**< Frame Size. */
DECL|inst_length|member|qm_spi_quad_inst_length_t inst_length; /**< Instruction length */
DECL|qm_spi_async_transfer_t|typedef|} qm_spi_async_transfer_t;
DECL|qm_spi_bmode_t|typedef|} qm_spi_bmode_t;
DECL|qm_spi_config_t|typedef|} qm_spi_config_t;
DECL|qm_spi_frame_format_t|typedef|} qm_spi_frame_format_t;
DECL|qm_spi_frame_size_t|typedef|} qm_spi_frame_size_t;
DECL|qm_spi_quad_addr_length_t|typedef|} qm_spi_quad_addr_length_t;
DECL|qm_spi_quad_config_t|typedef|} qm_spi_quad_config_t;
DECL|qm_spi_quad_inst_length_t|typedef|} qm_spi_quad_inst_length_t;
DECL|qm_spi_quad_transfer_type_t|typedef|} qm_spi_quad_transfer_type_t;
DECL|qm_spi_quad_wait_cycles_t|typedef|} qm_spi_quad_wait_cycles_t;
DECL|qm_spi_slave_select_t|typedef|} qm_spi_slave_select_t;
DECL|qm_spi_status_t|typedef|} qm_spi_status_t;
DECL|qm_spi_tmode_t|typedef|} qm_spi_tmode_t;
DECL|qm_spi_transfer_t|typedef|} qm_spi_transfer_t;
DECL|qspi_cfg|member|qm_spi_quad_config_t qspi_cfg; /* QSPI transfer parameters */
DECL|qspi_cfg|member|qm_spi_quad_config_t qspi_cfg; /**< QSPI transfer parameters */
DECL|rx_len|member|uint16_t rx_len; /**< Number of data frames to read. */
DECL|rx_len|member|uint16_t rx_len; /**< Number of data frames to read. */
DECL|rx|member|void *rx; /**< Read data. */
DECL|rx|member|void *rx; /**< Read data. */
DECL|trans_type|member|qm_spi_quad_transfer_type_t trans_type; /**< QSPI Transfer type */
DECL|transfer_mode|member|qm_spi_tmode_t transfer_mode; /**< Transfer mode (enum). */
DECL|tx_len|member|uint16_t tx_len; /**< Number of data frames to write. */
DECL|tx_len|member|uint16_t tx_len; /**< Number of data frames to write. */
DECL|tx|member|void *tx; /**< Write data. */
DECL|tx|member|void *tx; /**< Write data. */
DECL|wait_cycles|member|wait_cycles; /**< Wait cycles for QSPI reads */
