Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Mar  5 11:22:50 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_upcounter_timing_summary_routed.rpt -pb top_upcounter_timing_summary_routed.pb -rpx top_upcounter_timing_summary_routed.rpx -warn_on_violation
| Design       : top_upcounter
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (16)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (32)
5. checking no_input_delay (2)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (16)
-------------------------
 There are 14 register/latch pins with no clock driven by root clock pin: U_clock_devider/o_clk_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U_cotrol/U_clock_devider/o_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (32)
-------------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.770        0.000                      0                  130        0.280        0.000                      0                  130        4.500        0.000                       0                    67  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.770        0.000                      0                  130        0.280        0.000                      0                  130        4.500        0.000                       0                    67  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.770ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.770ns  (required time - arrival time)
  Source:                 U_cotrol/U_clock_devider/count_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_cotrol/U_clock_devider/count_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.200ns  (logic 1.200ns (23.079%)  route 4.000ns (76.921%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.629     5.150    U_cotrol/U_clock_devider/count_reg[31]_0
    SLICE_X62Y17         FDCE                                         r  U_cotrol/U_clock_devider/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y17         FDCE (Prop_fdce_C_Q)         0.456     5.606 r  U_cotrol/U_clock_devider/count_reg[22]/Q
                         net (fo=2, routed)           0.817     6.423    U_cotrol/U_clock_devider/count_reg_n_0_[22]
    SLICE_X62Y17         LUT4 (Prop_lut4_I1_O)        0.124     6.547 r  U_cotrol/U_clock_devider/count[31]_i_11/O
                         net (fo=1, routed)           0.509     7.056    U_cotrol/U_clock_devider/count[31]_i_11_n_0
    SLICE_X62Y16         LUT5 (Prop_lut5_I4_O)        0.124     7.180 r  U_cotrol/U_clock_devider/count[31]_i_10/O
                         net (fo=1, routed)           0.575     7.755    U_cotrol/U_clock_devider/count[31]_i_10_n_0
    SLICE_X62Y14         LUT6 (Prop_lut6_I5_O)        0.124     7.879 r  U_cotrol/U_clock_devider/count[31]_i_6/O
                         net (fo=1, routed)           0.375     8.254    U_cotrol/U_clock_devider/count[31]_i_6_n_0
    SLICE_X62Y14         LUT6 (Prop_lut6_I0_O)        0.124     8.378 r  U_cotrol/U_clock_devider/count[31]_i_3/O
                         net (fo=3, routed)           0.333     8.711    U_cotrol/U_clock_devider/count[31]_i_3_n_0
    SLICE_X60Y14         LUT6 (Prop_lut6_I5_O)        0.124     8.835 r  U_cotrol/U_clock_devider/count[31]_i_4/O
                         net (fo=32, routed)          1.391    10.226    U_cotrol/U_clock_devider/count[31]_i_4_n_0
    SLICE_X62Y18         LUT2 (Prop_lut2_I0_O)        0.124    10.350 r  U_cotrol/U_clock_devider/count[30]_i_1/O
                         net (fo=1, routed)           0.000    10.350    U_cotrol/U_clock_devider/count[30]
    SLICE_X62Y18         FDCE                                         r  U_cotrol/U_clock_devider/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.509    14.850    U_cotrol/U_clock_devider/count_reg[31]_0
    SLICE_X62Y18         FDCE                                         r  U_cotrol/U_clock_devider/count_reg[30]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X62Y18         FDCE (Setup_fdce_C_D)        0.031    15.120    U_cotrol/U_clock_devider/count_reg[30]
  -------------------------------------------------------------------
                         required time                         15.120    
                         arrival time                         -10.350    
  -------------------------------------------------------------------
                         slack                                  4.770    

Slack (MET) :             4.784ns  (required time - arrival time)
  Source:                 U_cotrol/U_clock_devider/count_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_cotrol/U_clock_devider/count_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.230ns  (logic 1.230ns (23.520%)  route 4.000ns (76.480%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.629     5.150    U_cotrol/U_clock_devider/count_reg[31]_0
    SLICE_X62Y17         FDCE                                         r  U_cotrol/U_clock_devider/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y17         FDCE (Prop_fdce_C_Q)         0.456     5.606 r  U_cotrol/U_clock_devider/count_reg[22]/Q
                         net (fo=2, routed)           0.817     6.423    U_cotrol/U_clock_devider/count_reg_n_0_[22]
    SLICE_X62Y17         LUT4 (Prop_lut4_I1_O)        0.124     6.547 r  U_cotrol/U_clock_devider/count[31]_i_11/O
                         net (fo=1, routed)           0.509     7.056    U_cotrol/U_clock_devider/count[31]_i_11_n_0
    SLICE_X62Y16         LUT5 (Prop_lut5_I4_O)        0.124     7.180 r  U_cotrol/U_clock_devider/count[31]_i_10/O
                         net (fo=1, routed)           0.575     7.755    U_cotrol/U_clock_devider/count[31]_i_10_n_0
    SLICE_X62Y14         LUT6 (Prop_lut6_I5_O)        0.124     7.879 r  U_cotrol/U_clock_devider/count[31]_i_6/O
                         net (fo=1, routed)           0.375     8.254    U_cotrol/U_clock_devider/count[31]_i_6_n_0
    SLICE_X62Y14         LUT6 (Prop_lut6_I0_O)        0.124     8.378 r  U_cotrol/U_clock_devider/count[31]_i_3/O
                         net (fo=3, routed)           0.333     8.711    U_cotrol/U_clock_devider/count[31]_i_3_n_0
    SLICE_X60Y14         LUT6 (Prop_lut6_I5_O)        0.124     8.835 r  U_cotrol/U_clock_devider/count[31]_i_4/O
                         net (fo=32, routed)          1.391    10.226    U_cotrol/U_clock_devider/count[31]_i_4_n_0
    SLICE_X62Y18         LUT2 (Prop_lut2_I0_O)        0.154    10.380 r  U_cotrol/U_clock_devider/count[31]_i_2/O
                         net (fo=1, routed)           0.000    10.380    U_cotrol/U_clock_devider/count[31]
    SLICE_X62Y18         FDCE                                         r  U_cotrol/U_clock_devider/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.509    14.850    U_cotrol/U_clock_devider/count_reg[31]_0
    SLICE_X62Y18         FDCE                                         r  U_cotrol/U_clock_devider/count_reg[31]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X62Y18         FDCE (Setup_fdce_C_D)        0.075    15.164    U_cotrol/U_clock_devider/count_reg[31]
  -------------------------------------------------------------------
                         required time                         15.164    
                         arrival time                         -10.380    
  -------------------------------------------------------------------
                         slack                                  4.784    

Slack (MET) :             4.932ns  (required time - arrival time)
  Source:                 U_cotrol/U_clock_devider/count_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_cotrol/U_clock_devider/count_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.036ns  (logic 1.200ns (23.829%)  route 3.836ns (76.171%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.629     5.150    U_cotrol/U_clock_devider/count_reg[31]_0
    SLICE_X62Y17         FDCE                                         r  U_cotrol/U_clock_devider/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y17         FDCE (Prop_fdce_C_Q)         0.456     5.606 r  U_cotrol/U_clock_devider/count_reg[22]/Q
                         net (fo=2, routed)           0.817     6.423    U_cotrol/U_clock_devider/count_reg_n_0_[22]
    SLICE_X62Y17         LUT4 (Prop_lut4_I1_O)        0.124     6.547 r  U_cotrol/U_clock_devider/count[31]_i_11/O
                         net (fo=1, routed)           0.509     7.056    U_cotrol/U_clock_devider/count[31]_i_11_n_0
    SLICE_X62Y16         LUT5 (Prop_lut5_I4_O)        0.124     7.180 r  U_cotrol/U_clock_devider/count[31]_i_10/O
                         net (fo=1, routed)           0.575     7.755    U_cotrol/U_clock_devider/count[31]_i_10_n_0
    SLICE_X62Y14         LUT6 (Prop_lut6_I5_O)        0.124     7.879 r  U_cotrol/U_clock_devider/count[31]_i_6/O
                         net (fo=1, routed)           0.375     8.254    U_cotrol/U_clock_devider/count[31]_i_6_n_0
    SLICE_X62Y14         LUT6 (Prop_lut6_I0_O)        0.124     8.378 r  U_cotrol/U_clock_devider/count[31]_i_3/O
                         net (fo=3, routed)           0.333     8.711    U_cotrol/U_clock_devider/count[31]_i_3_n_0
    SLICE_X60Y14         LUT6 (Prop_lut6_I5_O)        0.124     8.835 r  U_cotrol/U_clock_devider/count[31]_i_4/O
                         net (fo=32, routed)          1.227    10.062    U_cotrol/U_clock_devider/count[31]_i_4_n_0
    SLICE_X62Y18         LUT2 (Prop_lut2_I0_O)        0.124    10.186 r  U_cotrol/U_clock_devider/count[26]_i_1/O
                         net (fo=1, routed)           0.000    10.186    U_cotrol/U_clock_devider/count[26]
    SLICE_X62Y18         FDCE                                         r  U_cotrol/U_clock_devider/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.509    14.850    U_cotrol/U_clock_devider/count_reg[31]_0
    SLICE_X62Y18         FDCE                                         r  U_cotrol/U_clock_devider/count_reg[26]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X62Y18         FDCE (Setup_fdce_C_D)        0.029    15.118    U_cotrol/U_clock_devider/count_reg[26]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                         -10.186    
  -------------------------------------------------------------------
                         slack                                  4.932    

Slack (MET) :             4.952ns  (required time - arrival time)
  Source:                 U_cotrol/U_clock_devider/count_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_cotrol/U_clock_devider/count_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.062ns  (logic 1.226ns (24.220%)  route 3.836ns (75.780%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.629     5.150    U_cotrol/U_clock_devider/count_reg[31]_0
    SLICE_X62Y17         FDCE                                         r  U_cotrol/U_clock_devider/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y17         FDCE (Prop_fdce_C_Q)         0.456     5.606 r  U_cotrol/U_clock_devider/count_reg[22]/Q
                         net (fo=2, routed)           0.817     6.423    U_cotrol/U_clock_devider/count_reg_n_0_[22]
    SLICE_X62Y17         LUT4 (Prop_lut4_I1_O)        0.124     6.547 r  U_cotrol/U_clock_devider/count[31]_i_11/O
                         net (fo=1, routed)           0.509     7.056    U_cotrol/U_clock_devider/count[31]_i_11_n_0
    SLICE_X62Y16         LUT5 (Prop_lut5_I4_O)        0.124     7.180 r  U_cotrol/U_clock_devider/count[31]_i_10/O
                         net (fo=1, routed)           0.575     7.755    U_cotrol/U_clock_devider/count[31]_i_10_n_0
    SLICE_X62Y14         LUT6 (Prop_lut6_I5_O)        0.124     7.879 r  U_cotrol/U_clock_devider/count[31]_i_6/O
                         net (fo=1, routed)           0.375     8.254    U_cotrol/U_clock_devider/count[31]_i_6_n_0
    SLICE_X62Y14         LUT6 (Prop_lut6_I0_O)        0.124     8.378 r  U_cotrol/U_clock_devider/count[31]_i_3/O
                         net (fo=3, routed)           0.333     8.711    U_cotrol/U_clock_devider/count[31]_i_3_n_0
    SLICE_X60Y14         LUT6 (Prop_lut6_I5_O)        0.124     8.835 r  U_cotrol/U_clock_devider/count[31]_i_4/O
                         net (fo=32, routed)          1.227    10.062    U_cotrol/U_clock_devider/count[31]_i_4_n_0
    SLICE_X62Y18         LUT2 (Prop_lut2_I0_O)        0.150    10.212 r  U_cotrol/U_clock_devider/count[29]_i_1/O
                         net (fo=1, routed)           0.000    10.212    U_cotrol/U_clock_devider/count[29]
    SLICE_X62Y18         FDCE                                         r  U_cotrol/U_clock_devider/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.509    14.850    U_cotrol/U_clock_devider/count_reg[31]_0
    SLICE_X62Y18         FDCE                                         r  U_cotrol/U_clock_devider/count_reg[29]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X62Y18         FDCE (Setup_fdce_C_D)        0.075    15.164    U_cotrol/U_clock_devider/count_reg[29]
  -------------------------------------------------------------------
                         required time                         15.164    
                         arrival time                         -10.212    
  -------------------------------------------------------------------
                         slack                                  4.952    

Slack (MET) :             4.985ns  (required time - arrival time)
  Source:                 U_cotrol/U_clock_devider/count_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_cotrol/U_clock_devider/count_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.774ns  (logic 1.076ns (22.537%)  route 3.698ns (77.463%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.629     5.150    U_cotrol/U_clock_devider/count_reg[31]_0
    SLICE_X62Y17         FDCE                                         r  U_cotrol/U_clock_devider/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y17         FDCE (Prop_fdce_C_Q)         0.456     5.606 r  U_cotrol/U_clock_devider/count_reg[22]/Q
                         net (fo=2, routed)           0.817     6.423    U_cotrol/U_clock_devider/count_reg_n_0_[22]
    SLICE_X62Y17         LUT4 (Prop_lut4_I1_O)        0.124     6.547 r  U_cotrol/U_clock_devider/count[31]_i_11/O
                         net (fo=1, routed)           0.509     7.056    U_cotrol/U_clock_devider/count[31]_i_11_n_0
    SLICE_X62Y16         LUT5 (Prop_lut5_I4_O)        0.124     7.180 r  U_cotrol/U_clock_devider/count[31]_i_10/O
                         net (fo=1, routed)           0.575     7.755    U_cotrol/U_clock_devider/count[31]_i_10_n_0
    SLICE_X62Y14         LUT6 (Prop_lut6_I5_O)        0.124     7.879 r  U_cotrol/U_clock_devider/count[31]_i_6/O
                         net (fo=1, routed)           0.375     8.254    U_cotrol/U_clock_devider/count[31]_i_6_n_0
    SLICE_X62Y14         LUT6 (Prop_lut6_I0_O)        0.124     8.378 r  U_cotrol/U_clock_devider/count[31]_i_3/O
                         net (fo=3, routed)           0.599     8.977    U_cotrol/U_clock_devider/count[31]_i_3_n_0
    SLICE_X61Y14         LUT6 (Prop_lut6_I4_O)        0.124     9.101 r  U_cotrol/U_clock_devider/count[31]_i_1/O
                         net (fo=32, routed)          0.824     9.925    U_cotrol/U_clock_devider/count[31]_i_1_n_0
    SLICE_X62Y17         FDCE                                         r  U_cotrol/U_clock_devider/count_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.511    14.852    U_cotrol/U_clock_devider/count_reg[31]_0
    SLICE_X62Y17         FDCE                                         r  U_cotrol/U_clock_devider/count_reg[22]/C
                         clock pessimism              0.298    15.150    
                         clock uncertainty           -0.035    15.115    
    SLICE_X62Y17         FDCE (Setup_fdce_C_CE)      -0.205    14.910    U_cotrol/U_clock_devider/count_reg[22]
  -------------------------------------------------------------------
                         required time                         14.910    
                         arrival time                          -9.925    
  -------------------------------------------------------------------
                         slack                                  4.985    

Slack (MET) :             4.985ns  (required time - arrival time)
  Source:                 U_cotrol/U_clock_devider/count_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_cotrol/U_clock_devider/count_reg[23]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.774ns  (logic 1.076ns (22.537%)  route 3.698ns (77.463%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.629     5.150    U_cotrol/U_clock_devider/count_reg[31]_0
    SLICE_X62Y17         FDCE                                         r  U_cotrol/U_clock_devider/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y17         FDCE (Prop_fdce_C_Q)         0.456     5.606 r  U_cotrol/U_clock_devider/count_reg[22]/Q
                         net (fo=2, routed)           0.817     6.423    U_cotrol/U_clock_devider/count_reg_n_0_[22]
    SLICE_X62Y17         LUT4 (Prop_lut4_I1_O)        0.124     6.547 r  U_cotrol/U_clock_devider/count[31]_i_11/O
                         net (fo=1, routed)           0.509     7.056    U_cotrol/U_clock_devider/count[31]_i_11_n_0
    SLICE_X62Y16         LUT5 (Prop_lut5_I4_O)        0.124     7.180 r  U_cotrol/U_clock_devider/count[31]_i_10/O
                         net (fo=1, routed)           0.575     7.755    U_cotrol/U_clock_devider/count[31]_i_10_n_0
    SLICE_X62Y14         LUT6 (Prop_lut6_I5_O)        0.124     7.879 r  U_cotrol/U_clock_devider/count[31]_i_6/O
                         net (fo=1, routed)           0.375     8.254    U_cotrol/U_clock_devider/count[31]_i_6_n_0
    SLICE_X62Y14         LUT6 (Prop_lut6_I0_O)        0.124     8.378 r  U_cotrol/U_clock_devider/count[31]_i_3/O
                         net (fo=3, routed)           0.599     8.977    U_cotrol/U_clock_devider/count[31]_i_3_n_0
    SLICE_X61Y14         LUT6 (Prop_lut6_I4_O)        0.124     9.101 r  U_cotrol/U_clock_devider/count[31]_i_1/O
                         net (fo=32, routed)          0.824     9.925    U_cotrol/U_clock_devider/count[31]_i_1_n_0
    SLICE_X62Y17         FDCE                                         r  U_cotrol/U_clock_devider/count_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.511    14.852    U_cotrol/U_clock_devider/count_reg[31]_0
    SLICE_X62Y17         FDCE                                         r  U_cotrol/U_clock_devider/count_reg[23]/C
                         clock pessimism              0.298    15.150    
                         clock uncertainty           -0.035    15.115    
    SLICE_X62Y17         FDCE (Setup_fdce_C_CE)      -0.205    14.910    U_cotrol/U_clock_devider/count_reg[23]
  -------------------------------------------------------------------
                         required time                         14.910    
                         arrival time                          -9.925    
  -------------------------------------------------------------------
                         slack                                  4.985    

Slack (MET) :             4.985ns  (required time - arrival time)
  Source:                 U_cotrol/U_clock_devider/count_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_cotrol/U_clock_devider/count_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.774ns  (logic 1.076ns (22.537%)  route 3.698ns (77.463%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.629     5.150    U_cotrol/U_clock_devider/count_reg[31]_0
    SLICE_X62Y17         FDCE                                         r  U_cotrol/U_clock_devider/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y17         FDCE (Prop_fdce_C_Q)         0.456     5.606 r  U_cotrol/U_clock_devider/count_reg[22]/Q
                         net (fo=2, routed)           0.817     6.423    U_cotrol/U_clock_devider/count_reg_n_0_[22]
    SLICE_X62Y17         LUT4 (Prop_lut4_I1_O)        0.124     6.547 r  U_cotrol/U_clock_devider/count[31]_i_11/O
                         net (fo=1, routed)           0.509     7.056    U_cotrol/U_clock_devider/count[31]_i_11_n_0
    SLICE_X62Y16         LUT5 (Prop_lut5_I4_O)        0.124     7.180 r  U_cotrol/U_clock_devider/count[31]_i_10/O
                         net (fo=1, routed)           0.575     7.755    U_cotrol/U_clock_devider/count[31]_i_10_n_0
    SLICE_X62Y14         LUT6 (Prop_lut6_I5_O)        0.124     7.879 r  U_cotrol/U_clock_devider/count[31]_i_6/O
                         net (fo=1, routed)           0.375     8.254    U_cotrol/U_clock_devider/count[31]_i_6_n_0
    SLICE_X62Y14         LUT6 (Prop_lut6_I0_O)        0.124     8.378 r  U_cotrol/U_clock_devider/count[31]_i_3/O
                         net (fo=3, routed)           0.599     8.977    U_cotrol/U_clock_devider/count[31]_i_3_n_0
    SLICE_X61Y14         LUT6 (Prop_lut6_I4_O)        0.124     9.101 r  U_cotrol/U_clock_devider/count[31]_i_1/O
                         net (fo=32, routed)          0.824     9.925    U_cotrol/U_clock_devider/count[31]_i_1_n_0
    SLICE_X62Y17         FDCE                                         r  U_cotrol/U_clock_devider/count_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.511    14.852    U_cotrol/U_clock_devider/count_reg[31]_0
    SLICE_X62Y17         FDCE                                         r  U_cotrol/U_clock_devider/count_reg[24]/C
                         clock pessimism              0.298    15.150    
                         clock uncertainty           -0.035    15.115    
    SLICE_X62Y17         FDCE (Setup_fdce_C_CE)      -0.205    14.910    U_cotrol/U_clock_devider/count_reg[24]
  -------------------------------------------------------------------
                         required time                         14.910    
                         arrival time                          -9.925    
  -------------------------------------------------------------------
                         slack                                  4.985    

Slack (MET) :             4.985ns  (required time - arrival time)
  Source:                 U_cotrol/U_clock_devider/count_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_cotrol/U_clock_devider/count_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.774ns  (logic 1.076ns (22.537%)  route 3.698ns (77.463%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.629     5.150    U_cotrol/U_clock_devider/count_reg[31]_0
    SLICE_X62Y17         FDCE                                         r  U_cotrol/U_clock_devider/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y17         FDCE (Prop_fdce_C_Q)         0.456     5.606 r  U_cotrol/U_clock_devider/count_reg[22]/Q
                         net (fo=2, routed)           0.817     6.423    U_cotrol/U_clock_devider/count_reg_n_0_[22]
    SLICE_X62Y17         LUT4 (Prop_lut4_I1_O)        0.124     6.547 r  U_cotrol/U_clock_devider/count[31]_i_11/O
                         net (fo=1, routed)           0.509     7.056    U_cotrol/U_clock_devider/count[31]_i_11_n_0
    SLICE_X62Y16         LUT5 (Prop_lut5_I4_O)        0.124     7.180 r  U_cotrol/U_clock_devider/count[31]_i_10/O
                         net (fo=1, routed)           0.575     7.755    U_cotrol/U_clock_devider/count[31]_i_10_n_0
    SLICE_X62Y14         LUT6 (Prop_lut6_I5_O)        0.124     7.879 r  U_cotrol/U_clock_devider/count[31]_i_6/O
                         net (fo=1, routed)           0.375     8.254    U_cotrol/U_clock_devider/count[31]_i_6_n_0
    SLICE_X62Y14         LUT6 (Prop_lut6_I0_O)        0.124     8.378 r  U_cotrol/U_clock_devider/count[31]_i_3/O
                         net (fo=3, routed)           0.599     8.977    U_cotrol/U_clock_devider/count[31]_i_3_n_0
    SLICE_X61Y14         LUT6 (Prop_lut6_I4_O)        0.124     9.101 r  U_cotrol/U_clock_devider/count[31]_i_1/O
                         net (fo=32, routed)          0.824     9.925    U_cotrol/U_clock_devider/count[31]_i_1_n_0
    SLICE_X62Y17         FDCE                                         r  U_cotrol/U_clock_devider/count_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.511    14.852    U_cotrol/U_clock_devider/count_reg[31]_0
    SLICE_X62Y17         FDCE                                         r  U_cotrol/U_clock_devider/count_reg[25]/C
                         clock pessimism              0.298    15.150    
                         clock uncertainty           -0.035    15.115    
    SLICE_X62Y17         FDCE (Setup_fdce_C_CE)      -0.205    14.910    U_cotrol/U_clock_devider/count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.910    
                         arrival time                          -9.925    
  -------------------------------------------------------------------
                         slack                                  4.985    

Slack (MET) :             5.102ns  (required time - arrival time)
  Source:                 U_cotrol/U_clock_devider/count_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_cotrol/U_clock_devider/count_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.635ns  (logic 1.076ns (23.217%)  route 3.559ns (76.783%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.629     5.150    U_cotrol/U_clock_devider/count_reg[31]_0
    SLICE_X62Y17         FDCE                                         r  U_cotrol/U_clock_devider/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y17         FDCE (Prop_fdce_C_Q)         0.456     5.606 r  U_cotrol/U_clock_devider/count_reg[22]/Q
                         net (fo=2, routed)           0.817     6.423    U_cotrol/U_clock_devider/count_reg_n_0_[22]
    SLICE_X62Y17         LUT4 (Prop_lut4_I1_O)        0.124     6.547 r  U_cotrol/U_clock_devider/count[31]_i_11/O
                         net (fo=1, routed)           0.509     7.056    U_cotrol/U_clock_devider/count[31]_i_11_n_0
    SLICE_X62Y16         LUT5 (Prop_lut5_I4_O)        0.124     7.180 r  U_cotrol/U_clock_devider/count[31]_i_10/O
                         net (fo=1, routed)           0.575     7.755    U_cotrol/U_clock_devider/count[31]_i_10_n_0
    SLICE_X62Y14         LUT6 (Prop_lut6_I5_O)        0.124     7.879 r  U_cotrol/U_clock_devider/count[31]_i_6/O
                         net (fo=1, routed)           0.375     8.254    U_cotrol/U_clock_devider/count[31]_i_6_n_0
    SLICE_X62Y14         LUT6 (Prop_lut6_I0_O)        0.124     8.378 r  U_cotrol/U_clock_devider/count[31]_i_3/O
                         net (fo=3, routed)           0.599     8.977    U_cotrol/U_clock_devider/count[31]_i_3_n_0
    SLICE_X61Y14         LUT6 (Prop_lut6_I4_O)        0.124     9.101 r  U_cotrol/U_clock_devider/count[31]_i_1/O
                         net (fo=32, routed)          0.684     9.785    U_cotrol/U_clock_devider/count[31]_i_1_n_0
    SLICE_X62Y16         FDCE                                         r  U_cotrol/U_clock_devider/count_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.512    14.853    U_cotrol/U_clock_devider/count_reg[31]_0
    SLICE_X62Y16         FDCE                                         r  U_cotrol/U_clock_devider/count_reg[18]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X62Y16         FDCE (Setup_fdce_C_CE)      -0.205    14.887    U_cotrol/U_clock_devider/count_reg[18]
  -------------------------------------------------------------------
                         required time                         14.887    
                         arrival time                          -9.785    
  -------------------------------------------------------------------
                         slack                                  5.102    

Slack (MET) :             5.102ns  (required time - arrival time)
  Source:                 U_cotrol/U_clock_devider/count_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_cotrol/U_clock_devider/count_reg[19]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.635ns  (logic 1.076ns (23.217%)  route 3.559ns (76.783%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.629     5.150    U_cotrol/U_clock_devider/count_reg[31]_0
    SLICE_X62Y17         FDCE                                         r  U_cotrol/U_clock_devider/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y17         FDCE (Prop_fdce_C_Q)         0.456     5.606 r  U_cotrol/U_clock_devider/count_reg[22]/Q
                         net (fo=2, routed)           0.817     6.423    U_cotrol/U_clock_devider/count_reg_n_0_[22]
    SLICE_X62Y17         LUT4 (Prop_lut4_I1_O)        0.124     6.547 r  U_cotrol/U_clock_devider/count[31]_i_11/O
                         net (fo=1, routed)           0.509     7.056    U_cotrol/U_clock_devider/count[31]_i_11_n_0
    SLICE_X62Y16         LUT5 (Prop_lut5_I4_O)        0.124     7.180 r  U_cotrol/U_clock_devider/count[31]_i_10/O
                         net (fo=1, routed)           0.575     7.755    U_cotrol/U_clock_devider/count[31]_i_10_n_0
    SLICE_X62Y14         LUT6 (Prop_lut6_I5_O)        0.124     7.879 r  U_cotrol/U_clock_devider/count[31]_i_6/O
                         net (fo=1, routed)           0.375     8.254    U_cotrol/U_clock_devider/count[31]_i_6_n_0
    SLICE_X62Y14         LUT6 (Prop_lut6_I0_O)        0.124     8.378 r  U_cotrol/U_clock_devider/count[31]_i_3/O
                         net (fo=3, routed)           0.599     8.977    U_cotrol/U_clock_devider/count[31]_i_3_n_0
    SLICE_X61Y14         LUT6 (Prop_lut6_I4_O)        0.124     9.101 r  U_cotrol/U_clock_devider/count[31]_i_1/O
                         net (fo=32, routed)          0.684     9.785    U_cotrol/U_clock_devider/count[31]_i_1_n_0
    SLICE_X62Y16         FDCE                                         r  U_cotrol/U_clock_devider/count_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.512    14.853    U_cotrol/U_clock_devider/count_reg[31]_0
    SLICE_X62Y16         FDCE                                         r  U_cotrol/U_clock_devider/count_reg[19]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X62Y16         FDCE (Setup_fdce_C_CE)      -0.205    14.887    U_cotrol/U_clock_devider/count_reg[19]
  -------------------------------------------------------------------
                         required time                         14.887    
                         arrival time                          -9.785    
  -------------------------------------------------------------------
                         slack                                  5.102    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 U_clock_devider/o_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clock_devider/o_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.595     1.478    U_clock_devider/CLK
    SLICE_X62Y3          FDCE                                         r  U_clock_devider/o_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y3          FDCE (Prop_fdce_C_Q)         0.141     1.619 r  U_clock_devider/o_clk_reg/Q
                         net (fo=15, routed)          0.185     1.804    U_clock_devider/o_clk_reg_0
    SLICE_X62Y3          LUT3 (Prop_lut3_I2_O)        0.045     1.849 r  U_clock_devider/o_clk_i_1__0/O
                         net (fo=1, routed)           0.000     1.849    U_clock_devider/o_clk_i_1__0_n_0
    SLICE_X62Y3          FDCE                                         r  U_clock_devider/o_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.866     1.993    U_clock_devider/CLK
    SLICE_X62Y3          FDCE                                         r  U_clock_devider/o_clk_reg/C
                         clock pessimism             -0.515     1.478    
    SLICE_X62Y3          FDCE (Hold_fdce_C_D)         0.091     1.569    U_clock_devider/o_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 U_clock_devider/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clock_devider/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.184ns (44.305%)  route 0.231ns (55.695%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.595     1.478    U_clock_devider/CLK
    SLICE_X59Y2          FDCE                                         r  U_clock_devider/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y2          FDCE (Prop_fdce_C_Q)         0.141     1.619 f  U_clock_devider/count_reg[0]/Q
                         net (fo=3, routed)           0.231     1.850    U_clock_devider/count[0]
    SLICE_X59Y2          LUT1 (Prop_lut1_I0_O)        0.043     1.893 r  U_clock_devider/count[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.893    U_clock_devider/count_0[0]
    SLICE_X59Y2          FDCE                                         r  U_clock_devider/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.865     1.992    U_clock_devider/CLK
    SLICE_X59Y2          FDCE                                         r  U_clock_devider/count_reg[0]/C
                         clock pessimism             -0.514     1.478    
    SLICE_X59Y2          FDCE (Hold_fdce_C_D)         0.104     1.582    U_clock_devider/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 U_cotrol/U_clock_devider/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_cotrol/U_clock_devider/o_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.231ns (50.045%)  route 0.231ns (49.955%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.590     1.473    U_cotrol/U_clock_devider/count_reg[31]_0
    SLICE_X61Y14         FDCE                                         r  U_cotrol/U_clock_devider/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y14         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  U_cotrol/U_clock_devider/count_reg[10]/Q
                         net (fo=4, routed)           0.114     1.728    U_cotrol/U_clock_devider/count_reg_n_0_[10]
    SLICE_X60Y14         LUT6 (Prop_lut6_I4_O)        0.045     1.773 r  U_cotrol/U_clock_devider/o_clk_i_2/O
                         net (fo=1, routed)           0.116     1.890    U_cotrol/U_clock_devider/o_clk_i_2_n_0
    SLICE_X60Y12         LUT3 (Prop_lut3_I1_O)        0.045     1.935 r  U_cotrol/U_clock_devider/o_clk_i_1/O
                         net (fo=1, routed)           0.000     1.935    U_cotrol/U_clock_devider/o_clk_i_1_n_0
    SLICE_X60Y12         FDCE                                         r  U_cotrol/U_clock_devider/o_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.860     1.987    U_cotrol/U_clock_devider/count_reg[31]_0
    SLICE_X60Y12         FDCE                                         r  U_cotrol/U_clock_devider/o_clk_reg/C
                         clock pessimism             -0.498     1.489    
    SLICE_X60Y12         FDCE (Hold_fdce_C_D)         0.120     1.609    U_cotrol/U_clock_devider/o_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 U_cotrol/U_clock_devider/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_cotrol/U_clock_devider/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.410%)  route 0.242ns (56.590%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.591     1.474    U_cotrol/U_clock_devider/count_reg[31]_0
    SLICE_X62Y15         FDCE                                         r  U_cotrol/U_clock_devider/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y15         FDCE (Prop_fdce_C_Q)         0.141     1.615 f  U_cotrol/U_clock_devider/count_reg[0]/Q
                         net (fo=3, routed)           0.242     1.858    U_cotrol/U_clock_devider/count_reg_n_0_[0]
    SLICE_X62Y15         LUT1 (Prop_lut1_I0_O)        0.045     1.903 r  U_cotrol/U_clock_devider/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.903    U_cotrol/U_clock_devider/count[0]
    SLICE_X62Y15         FDCE                                         r  U_cotrol/U_clock_devider/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.860     1.987    U_cotrol/U_clock_devider/count_reg[31]_0
    SLICE_X62Y15         FDCE                                         r  U_cotrol/U_clock_devider/count_reg[0]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X62Y15         FDCE (Hold_fdce_C_D)         0.092     1.566    U_cotrol/U_clock_devider/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 U_cotrol/U_clock_devider/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_cotrol/U_clock_devider/count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.231ns (43.489%)  route 0.300ns (56.511%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.590     1.473    U_cotrol/U_clock_devider/count_reg[31]_0
    SLICE_X61Y14         FDCE                                         r  U_cotrol/U_clock_devider/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y14         FDCE (Prop_fdce_C_Q)         0.141     1.614 f  U_cotrol/U_clock_devider/count_reg[10]/Q
                         net (fo=4, routed)           0.110     1.724    U_cotrol/U_clock_devider/count_reg_n_0_[10]
    SLICE_X60Y14         LUT6 (Prop_lut6_I1_O)        0.045     1.769 r  U_cotrol/U_clock_devider/count[31]_i_4/O
                         net (fo=32, routed)          0.190     1.959    U_cotrol/U_clock_devider/count[31]_i_4_n_0
    SLICE_X62Y14         LUT2 (Prop_lut2_I0_O)        0.045     2.004 r  U_cotrol/U_clock_devider/count[11]_i_1/O
                         net (fo=1, routed)           0.000     2.004    U_cotrol/U_clock_devider/count[11]
    SLICE_X62Y14         FDCE                                         r  U_cotrol/U_clock_devider/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.861     1.988    U_cotrol/U_clock_devider/count_reg[31]_0
    SLICE_X62Y14         FDCE                                         r  U_cotrol/U_clock_devider/count_reg[11]/C
                         clock pessimism             -0.478     1.510    
    SLICE_X62Y14         FDCE (Hold_fdce_C_D)         0.092     1.602    U_cotrol/U_clock_devider/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 U_cotrol/U_clock_devider/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_cotrol/U_clock_devider/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.234ns (41.803%)  route 0.326ns (58.197%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.590     1.473    U_cotrol/U_clock_devider/count_reg[31]_0
    SLICE_X61Y14         FDCE                                         r  U_cotrol/U_clock_devider/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y14         FDCE (Prop_fdce_C_Q)         0.141     1.614 f  U_cotrol/U_clock_devider/count_reg[10]/Q
                         net (fo=4, routed)           0.110     1.724    U_cotrol/U_clock_devider/count_reg_n_0_[10]
    SLICE_X60Y14         LUT6 (Prop_lut6_I1_O)        0.045     1.769 r  U_cotrol/U_clock_devider/count[31]_i_4/O
                         net (fo=32, routed)          0.215     1.985    U_cotrol/U_clock_devider/count[31]_i_4_n_0
    SLICE_X62Y13         LUT2 (Prop_lut2_I0_O)        0.048     2.033 r  U_cotrol/U_clock_devider/count[1]_i_1/O
                         net (fo=1, routed)           0.000     2.033    U_cotrol/U_clock_devider/count[1]
    SLICE_X62Y13         FDCE                                         r  U_cotrol/U_clock_devider/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.861     1.988    U_cotrol/U_clock_devider/count_reg[31]_0
    SLICE_X62Y13         FDCE                                         r  U_cotrol/U_clock_devider/count_reg[1]/C
                         clock pessimism             -0.478     1.510    
    SLICE_X62Y13         FDCE (Hold_fdce_C_D)         0.107     1.617    U_cotrol/U_clock_devider/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 U_cotrol/U_clock_devider/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_cotrol/U_clock_devider/count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.231ns (41.489%)  route 0.326ns (58.511%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.590     1.473    U_cotrol/U_clock_devider/count_reg[31]_0
    SLICE_X61Y14         FDCE                                         r  U_cotrol/U_clock_devider/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y14         FDCE (Prop_fdce_C_Q)         0.141     1.614 f  U_cotrol/U_clock_devider/count_reg[10]/Q
                         net (fo=4, routed)           0.110     1.724    U_cotrol/U_clock_devider/count_reg_n_0_[10]
    SLICE_X60Y14         LUT6 (Prop_lut6_I1_O)        0.045     1.769 r  U_cotrol/U_clock_devider/count[31]_i_4/O
                         net (fo=32, routed)          0.215     1.985    U_cotrol/U_clock_devider/count[31]_i_4_n_0
    SLICE_X62Y13         LUT2 (Prop_lut2_I0_O)        0.045     2.030 r  U_cotrol/U_clock_devider/count[12]_i_1/O
                         net (fo=1, routed)           0.000     2.030    U_cotrol/U_clock_devider/count[12]
    SLICE_X62Y13         FDCE                                         r  U_cotrol/U_clock_devider/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.861     1.988    U_cotrol/U_clock_devider/count_reg[31]_0
    SLICE_X62Y13         FDCE                                         r  U_cotrol/U_clock_devider/count_reg[12]/C
                         clock pessimism             -0.478     1.510    
    SLICE_X62Y13         FDCE (Hold_fdce_C_D)         0.091     1.601    U_cotrol/U_clock_devider/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 U_cotrol/U_clock_devider/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_cotrol/U_clock_devider/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.234ns (42.394%)  route 0.318ns (57.606%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.590     1.473    U_cotrol/U_clock_devider/count_reg[31]_0
    SLICE_X61Y14         FDCE                                         r  U_cotrol/U_clock_devider/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y14         FDCE (Prop_fdce_C_Q)         0.141     1.614 f  U_cotrol/U_clock_devider/count_reg[10]/Q
                         net (fo=4, routed)           0.110     1.724    U_cotrol/U_clock_devider/count_reg_n_0_[10]
    SLICE_X60Y14         LUT6 (Prop_lut6_I1_O)        0.045     1.769 r  U_cotrol/U_clock_devider/count[31]_i_4/O
                         net (fo=32, routed)          0.208     1.977    U_cotrol/U_clock_devider/count[31]_i_4_n_0
    SLICE_X61Y13         LUT2 (Prop_lut2_I0_O)        0.048     2.025 r  U_cotrol/U_clock_devider/count[7]_i_1/O
                         net (fo=1, routed)           0.000     2.025    U_cotrol/U_clock_devider/count[7]
    SLICE_X61Y13         FDCE                                         r  U_cotrol/U_clock_devider/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.859     1.986    U_cotrol/U_clock_devider/count_reg[31]_0
    SLICE_X61Y13         FDCE                                         r  U_cotrol/U_clock_devider/count_reg[7]/C
                         clock pessimism             -0.498     1.488    
    SLICE_X61Y13         FDCE (Hold_fdce_C_D)         0.107     1.595    U_cotrol/U_clock_devider/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 U_cotrol/U_clock_devider/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_cotrol/U_clock_devider/count_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.234ns (40.181%)  route 0.348ns (59.819%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.590     1.473    U_cotrol/U_clock_devider/count_reg[31]_0
    SLICE_X61Y14         FDCE                                         r  U_cotrol/U_clock_devider/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y14         FDCE (Prop_fdce_C_Q)         0.141     1.614 f  U_cotrol/U_clock_devider/count_reg[10]/Q
                         net (fo=4, routed)           0.110     1.724    U_cotrol/U_clock_devider/count_reg_n_0_[10]
    SLICE_X60Y14         LUT6 (Prop_lut6_I1_O)        0.045     1.769 r  U_cotrol/U_clock_devider/count[31]_i_4/O
                         net (fo=32, routed)          0.238     2.007    U_cotrol/U_clock_devider/count[31]_i_4_n_0
    SLICE_X62Y15         LUT2 (Prop_lut2_I0_O)        0.048     2.055 r  U_cotrol/U_clock_devider/count[17]_i_1/O
                         net (fo=1, routed)           0.000     2.055    U_cotrol/U_clock_devider/count[17]
    SLICE_X62Y15         FDCE                                         r  U_cotrol/U_clock_devider/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.860     1.987    U_cotrol/U_clock_devider/count_reg[31]_0
    SLICE_X62Y15         FDCE                                         r  U_cotrol/U_clock_devider/count_reg[17]/C
                         clock pessimism             -0.478     1.509    
    SLICE_X62Y15         FDCE (Hold_fdce_C_D)         0.107     1.616    U_cotrol/U_clock_devider/count_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 U_cotrol/U_clock_devider/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_cotrol/U_clock_devider/count_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.235ns (40.215%)  route 0.349ns (59.785%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.590     1.473    U_cotrol/U_clock_devider/count_reg[31]_0
    SLICE_X61Y14         FDCE                                         r  U_cotrol/U_clock_devider/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y14         FDCE (Prop_fdce_C_Q)         0.141     1.614 f  U_cotrol/U_clock_devider/count_reg[10]/Q
                         net (fo=4, routed)           0.110     1.724    U_cotrol/U_clock_devider/count_reg_n_0_[10]
    SLICE_X60Y14         LUT6 (Prop_lut6_I1_O)        0.045     1.769 r  U_cotrol/U_clock_devider/count[31]_i_4/O
                         net (fo=32, routed)          0.239     2.008    U_cotrol/U_clock_devider/count[31]_i_4_n_0
    SLICE_X62Y15         LUT2 (Prop_lut2_I0_O)        0.049     2.057 r  U_cotrol/U_clock_devider/count[16]_i_1/O
                         net (fo=1, routed)           0.000     2.057    U_cotrol/U_clock_devider/count[16]
    SLICE_X62Y15         FDCE                                         r  U_cotrol/U_clock_devider/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.860     1.987    U_cotrol/U_clock_devider/count_reg[31]_0
    SLICE_X62Y15         FDCE                                         r  U_cotrol/U_clock_devider/count_reg[16]/C
                         clock pessimism             -0.478     1.509    
    SLICE_X62Y15         FDCE (Hold_fdce_C_D)         0.107     1.616    U_cotrol/U_clock_devider/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.441    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y6    U_clock_devider/count_reg[17]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y6    U_clock_devider/count_reg[18]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y6    U_clock_devider/count_reg[19]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y2    U_clock_devider/count_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y6    U_clock_devider/count_reg[20]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y6    U_clock_devider/count_reg[21]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y7    U_clock_devider/count_reg[22]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y7    U_clock_devider/count_reg[23]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y7    U_clock_devider/count_reg[24]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y15   U_cotrol/U_clock_devider/count_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y16   U_cotrol/U_clock_devider/count_reg[18]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y16   U_cotrol/U_clock_devider/count_reg[19]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y13   U_cotrol/U_clock_devider/count_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y16   U_cotrol/U_clock_devider/count_reg[20]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y16   U_cotrol/U_clock_devider/count_reg[21]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y18   U_cotrol/U_clock_devider/count_reg[28]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y18   U_cotrol/U_clock_devider/count_reg[29]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y13   U_cotrol/U_clock_devider/count_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y18   U_cotrol/U_clock_devider/count_reg[30]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y6    U_clock_devider/count_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y6    U_clock_devider/count_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y6    U_clock_devider/count_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y2    U_clock_devider/count_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y6    U_clock_devider/count_reg[20]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y6    U_clock_devider/count_reg[21]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y2    U_clock_devider/count_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y2    U_clock_devider/count_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y3    U_clock_devider/count_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y3    U_clock_devider/count_reg[5]/C



