---
Project:
  - BuildPdb
title:
tags:
  - Makefile
  - xspdb
created: 2025-07-22 | 14:37
parent: Resource
---
# Resources
å¥½çš„ï¼Œä¸€ä»½è¦ç¯„ã€æ¸…æ™°çš„ Makefile èƒ½æ¥µå¤§åœ°æé«˜å°ˆæ¡ˆçš„å¯ç¶­è­·æ€§å’Œæ˜“ç”¨æ€§ã€‚
ä¸€ä»½å¥½çš„ Makefile æ‡‰è©²åƒä¸€ä»½æ¸…æ™°çš„èªªæ˜Žæ›¸ï¼Œæ ¸å¿ƒç›®æ¨™æ˜¯**è‡ªå‹•åŒ–**ã€**å¯ç§»æ¤**å’Œ**æ˜“æ–¼ç†è§£**ã€‚
### ## ðŸ“œ æ ¸å¿ƒçµ„æˆ
Makefile çš„åŸºæœ¬å–®ä½æ˜¯**è¦å‰‡ (Rule)**ï¼Œå®ƒå®šç¾©äº†å¦‚ä½•ç”Ÿæˆç›®æ¨™æª”æ¡ˆã€‚

```
# é€™æ˜¯ä¸€æ¢è¦å‰‡ 
target: prerequisites 
		command
```

### ## âœ¨ å¯«æ³•è¦ç¯„èˆ‡æœ€ä½³å¯¦è¸

éµå¾ªä»¥ä¸‹è¦ç¯„ï¼Œå¯ä»¥è®“ä½ çš„ Makefile è®Šå¾—å°ˆæ¥­ä¸”æ˜“æ–¼ç¶­è­·ã€‚
#### 1. ä½¿ç”¨è®Šæ•¸ (Variables)
**ä¸è¦ç¡¬ç·¨ç¢¼**ä»»ä½•æª”åæˆ–ç·¨è­¯å™¨æŒ‡ä»¤ï¼Œæ°¸é ç”¨è®Šæ•¸ä»£æ›¿ã€‚é€™æ¨£ç•¶ä½ éœ€è¦ä¿®æ”¹æ™‚ï¼Œåªéœ€æ”¹å‹•ä¸€è™•ã€‚
- **å®šç¾©è®Šæ•¸**ï¼šä½¿ç”¨ `VARIABLE_NAME = value` çš„æ ¼å¼ã€‚
- **ä½¿ç”¨è®Šæ•¸**ï¼šç”¨ `$(VARIABLE_NAME)` æˆ– `${VARIABLE_NAME}`ã€‚

**å¸¸è¦‹è®Šæ•¸ç´„å®šï¼š**

|è®Šæ•¸|ç”¨é€”|ç¯„ä¾‹|
|---|---|---|
|`CC`|C ç·¨è­¯å™¨|`gcc`|
|`CXX`|C++ ç·¨è­¯å™¨|`g++`|
|`CFLAGS`|C ç·¨è­¯é¸é …|`-g -Wall -O2`|
|`CXXFLAGS`|C++ ç·¨è­¯é¸é …|`-g -Wall -std=c++17`|
|`LDFLAGS`|é€£çµå™¨é¸é … (Linker Flags)|`-L/usr/local/lib`|
|`LDLIBS`|é€£çµæ™‚æ‰€éœ€çš„å‡½å¼åº«|`-lm -lpthread`|
|`RM`|åˆªé™¤å‘½ä»¤|`rm -f`|
|`SRCS`|ä¾†æºæª”æ¡ˆåˆ—è¡¨|`main.c utils.c`|
|`OBJS`|ç›®æ¨™æª”æ¡ˆåˆ—è¡¨|`main.o utils.o`|
|`TARGET`|æœ€çµ‚ç”Ÿæˆçš„å¯åŸ·è¡Œæª”|`my_app`|

```
WORK_HOME = $(abspath ./)
RTL_HOME  = $(abspath ./build/rtl)
PDB_HOME  = $(abspath ./build/xspdb)
PICKER_INCLUDE = $(shell picker --show_xcom_lib_location_cpp|grep include|awk '{print $$2}')
PYTHON_VERSION = $(shell python3 --version|awk '{print $$2}'|cut -d'.' -f1-2)
lib_diff_path  = $(abspath ./build/rtl)
SIM_LDFLAGS    = $(shell cat ./build/xspdb/python/sim_ld_flags.txt)

export LD_LIBRARY_PATH := ${lib_diff_path}
pdb_all: pdb-prepare xspython-build pdb-build

pdb-prepare:
        cd $(WORK_HOME) && NOOP_HOME=$(WORK_HOME) make sim-verilog WITH_CONSTANTIN=0 WITH_CHISELDB=0
        rm $(WORK_HOME)/build/xspdb/python -rf
        rm $(WORK_HOME)/build/xspdb/swig_obj -rf
        cd $(WORK_HOME) && NOOP_HOME=$(WORK_HOME) make -C difftest/ difftest_python WITH_CONSTANTIN=0 WITH_CHISELDB=0

xspython-build:
        cp $(WORK_HOME)/difftest/src/test/vsrc/common/* $(RTL_HOME)
        cp $(WORK_HOME)/build/xspdb/python/_difftest.so $(WORK_HOME)/build/rtl/libdifftest.so
        cd $(WORK_HOME)/build/rtl && ls|grep -E "\.sv$$|\.v$$|\.cpp$$|\.so$$"|grep -v "SimTop\.sv" > picker.f
        cd $(PDB_HOME) && time picker export $(RTL_HOME)/SimTop.sv --rw 1 -w xs.fst --lang python --tdir XSIT --fs $(RTL_HOME)/picker.f -V "--no-timing;--threads;8;+define+DIFFTEST" -C "-fPIC -lz -I$(PICKER_INCLUDE) -L$(RTL_HOME) -ldifftest -lpython${PYTHON_VERSION} ${SIM_LDFLAGS}"

pdb-build:
        cd $(PDB_HOME)/XSIT && rm -rf _difftest.so libdifftest.so difftest.py
        cp $(WORK_HOME)/build/xspdb/python/_difftest.so $(PDB_HOME)/XSIT/
        ln -s $(PDB_HOME)/XSIT/_difftest.so $(PDB_HOME)/XSIT/libdifftest.so
        cp $(WORK_HOME)/build/xspdb/python/difftest.py $(PDB_HOME)/XSIT
        cp -r $(WORK_HOME)/scripts/xspdb $(PDB_HOME)/XSPdb
        mv $(PDB_HOME)/XSIT $(PDB_HOME)/XSPdb/XSPython
        cp -r $(WORK_HOME)/ready-to-run $(PDB_HOME)/XSPdb/

pdb-compress:
        cd $(PDB_HOME) && tar czvf xspdb.tar.gz XSPdb  

pdb-test:
        cd $(PDB_HOME)/XSPdb && make test
        
pdb_clean:
        rm -rf $(PDB_HOME)/XSIT
        rm -rf __pycache__

info:
        @echo $(PDB_HOME)
        @echo "include:" $(picker_include)
"pdb.mk" 45L, 1978B                                                                                                                                   1,25          All


```