// Seed: 2651268227
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  input wire id_3;
  assign module_1.id_8 = 0;
  output wire id_2;
  output wire id_1;
  wand id_6 = -1'b0;
endmodule
module module_1 #(
    parameter id_1 = 32'd55,
    parameter id_5 = 32'd12
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  inout logic [7:0] id_7;
  output wire id_6;
  input wire _id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire _id_1;
  assign id_8 = -1 ^ -1;
  assign id_7[-1+:id_1] = id_5;
  reg id_9;
  module_0 modCall_1 (
      id_6,
      id_8,
      id_2,
      id_2,
      id_4
  );
  id_10 :
  assert property (@(id_7[id_1]) id_2)
  else
    id_9#(
        .id_7({1{1}}),
        .id_9(-1)
    ) <= id_9;
  assign id_7[-1] = id_10;
  wire [id_5 : 1] id_11;
  assign id_8 = -1;
endmodule
