
NRF24_Rx_OLED.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000079e0  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000018ac  08007af0  08007af0  00008af0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800939c  0800939c  0000b1ec  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800939c  0800939c  0000a39c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080093a4  080093a4  0000b1ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080093a4  080093a4  0000a3a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080093a8  080093a8  0000a3a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001ec  20000000  080093ac  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000504  200001ec  08009598  0000b1ec  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200006f0  08009598  0000b6f0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000b1ec  2**0
                  CONTENTS, READONLY
 12 .debug_info   000100bd  00000000  00000000  0000b215  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002c56  00000000  00000000  0001b2d2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000011c8  00000000  00000000  0001df28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000dae  00000000  00000000  0001f0f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019ac8  00000000  00000000  0001fe9e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001509e  00000000  00000000  00039966  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008f303  00000000  00000000  0004ea04  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000ddd07  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005bb4  00000000  00000000  000ddd4c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004b  00000000  00000000  000e3900  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001ec 	.word	0x200001ec
 800012c:	00000000 	.word	0x00000000
 8000130:	08007ad8 	.word	0x08007ad8

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001f0 	.word	0x200001f0
 800014c:	08007ad8 	.word	0x08007ad8

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__gesf2>:
 8000a88:	f04f 3cff 	mov.w	ip, #4294967295
 8000a8c:	e006      	b.n	8000a9c <__cmpsf2+0x4>
 8000a8e:	bf00      	nop

08000a90 <__lesf2>:
 8000a90:	f04f 0c01 	mov.w	ip, #1
 8000a94:	e002      	b.n	8000a9c <__cmpsf2+0x4>
 8000a96:	bf00      	nop

08000a98 <__cmpsf2>:
 8000a98:	f04f 0c01 	mov.w	ip, #1
 8000a9c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000aa0:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000aa4:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000aa8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000aac:	bf18      	it	ne
 8000aae:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ab2:	d011      	beq.n	8000ad8 <__cmpsf2+0x40>
 8000ab4:	b001      	add	sp, #4
 8000ab6:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000aba:	bf18      	it	ne
 8000abc:	ea90 0f01 	teqne	r0, r1
 8000ac0:	bf58      	it	pl
 8000ac2:	ebb2 0003 	subspl.w	r0, r2, r3
 8000ac6:	bf88      	it	hi
 8000ac8:	17c8      	asrhi	r0, r1, #31
 8000aca:	bf38      	it	cc
 8000acc:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000ad0:	bf18      	it	ne
 8000ad2:	f040 0001 	orrne.w	r0, r0, #1
 8000ad6:	4770      	bx	lr
 8000ad8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000adc:	d102      	bne.n	8000ae4 <__cmpsf2+0x4c>
 8000ade:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000ae2:	d105      	bne.n	8000af0 <__cmpsf2+0x58>
 8000ae4:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000ae8:	d1e4      	bne.n	8000ab4 <__cmpsf2+0x1c>
 8000aea:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000aee:	d0e1      	beq.n	8000ab4 <__cmpsf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cfrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4608      	mov	r0, r1
 8000afc:	4661      	mov	r1, ip
 8000afe:	e7ff      	b.n	8000b00 <__aeabi_cfcmpeq>

08000b00 <__aeabi_cfcmpeq>:
 8000b00:	b50f      	push	{r0, r1, r2, r3, lr}
 8000b02:	f7ff ffc9 	bl	8000a98 <__cmpsf2>
 8000b06:	2800      	cmp	r0, #0
 8000b08:	bf48      	it	mi
 8000b0a:	f110 0f00 	cmnmi.w	r0, #0
 8000b0e:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000b10 <__aeabi_fcmpeq>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff fff4 	bl	8000b00 <__aeabi_cfcmpeq>
 8000b18:	bf0c      	ite	eq
 8000b1a:	2001      	moveq	r0, #1
 8000b1c:	2000      	movne	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_fcmplt>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffea 	bl	8000b00 <__aeabi_cfcmpeq>
 8000b2c:	bf34      	ite	cc
 8000b2e:	2001      	movcc	r0, #1
 8000b30:	2000      	movcs	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_fcmple>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffe0 	bl	8000b00 <__aeabi_cfcmpeq>
 8000b40:	bf94      	ite	ls
 8000b42:	2001      	movls	r0, #1
 8000b44:	2000      	movhi	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_fcmpge>:
 8000b4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b50:	f7ff ffd2 	bl	8000af8 <__aeabi_cfrcmple>
 8000b54:	bf94      	ite	ls
 8000b56:	2001      	movls	r0, #1
 8000b58:	2000      	movhi	r0, #0
 8000b5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5e:	bf00      	nop

08000b60 <__aeabi_fcmpgt>:
 8000b60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b64:	f7ff ffc8 	bl	8000af8 <__aeabi_cfrcmple>
 8000b68:	bf34      	ite	cc
 8000b6a:	2001      	movcc	r0, #1
 8000b6c:	2000      	movcs	r0, #0
 8000b6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b72:	bf00      	nop

08000b74 <csn_high>:
#include "NRF24.h"

extern SPI_HandleTypeDef hspi1;


void csn_high(void){
 8000b74:	b580      	push	{r7, lr}
 8000b76:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(csn_gpio_port, csn_gpio_pin, 1);
 8000b78:	2201      	movs	r2, #1
 8000b7a:	2108      	movs	r1, #8
 8000b7c:	4802      	ldr	r0, [pc, #8]	@ (8000b88 <csn_high+0x14>)
 8000b7e:	f001 fd57 	bl	8002630 <HAL_GPIO_WritePin>
}
 8000b82:	bf00      	nop
 8000b84:	bd80      	pop	{r7, pc}
 8000b86:	bf00      	nop
 8000b88:	40010800 	.word	0x40010800

08000b8c <csn_low>:

void csn_low(void){
 8000b8c:	b580      	push	{r7, lr}
 8000b8e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(csn_gpio_port, csn_gpio_pin, 0);
 8000b90:	2200      	movs	r2, #0
 8000b92:	2108      	movs	r1, #8
 8000b94:	4802      	ldr	r0, [pc, #8]	@ (8000ba0 <csn_low+0x14>)
 8000b96:	f001 fd4b 	bl	8002630 <HAL_GPIO_WritePin>
}
 8000b9a:	bf00      	nop
 8000b9c:	bd80      	pop	{r7, pc}
 8000b9e:	bf00      	nop
 8000ba0:	40010800 	.word	0x40010800

08000ba4 <ce_high>:

void ce_high(void){
 8000ba4:	b580      	push	{r7, lr}
 8000ba6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(ce_gpio_port, ce_gpio_pin, 1);
 8000ba8:	2201      	movs	r2, #1
 8000baa:	2110      	movs	r1, #16
 8000bac:	4802      	ldr	r0, [pc, #8]	@ (8000bb8 <ce_high+0x14>)
 8000bae:	f001 fd3f 	bl	8002630 <HAL_GPIO_WritePin>
}
 8000bb2:	bf00      	nop
 8000bb4:	bd80      	pop	{r7, pc}
 8000bb6:	bf00      	nop
 8000bb8:	40010800 	.word	0x40010800

08000bbc <nrf24_w_reg>:

void ce_low(void){
	HAL_GPIO_WritePin(ce_gpio_port, ce_gpio_pin, 0);
}

void nrf24_w_reg(uint8_t reg, uint8_t *data, uint8_t size){
 8000bbc:	b580      	push	{r7, lr}
 8000bbe:	b084      	sub	sp, #16
 8000bc0:	af00      	add	r7, sp, #0
 8000bc2:	4603      	mov	r3, r0
 8000bc4:	6039      	str	r1, [r7, #0]
 8000bc6:	71fb      	strb	r3, [r7, #7]
 8000bc8:	4613      	mov	r3, r2
 8000bca:	71bb      	strb	r3, [r7, #6]

	uint8_t cmd = W_REGISTER | reg;
 8000bcc:	79fb      	ldrb	r3, [r7, #7]
 8000bce:	f043 0320 	orr.w	r3, r3, #32
 8000bd2:	b2db      	uxtb	r3, r3
 8000bd4:	73fb      	strb	r3, [r7, #15]

	csn_low();
 8000bd6:	f7ff ffd9 	bl	8000b8c <csn_low>

	HAL_SPI_Transmit(&hspi1, &cmd, 1, spi_w_timeout);
 8000bda:	f107 010f 	add.w	r1, r7, #15
 8000bde:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000be2:	2201      	movs	r2, #1
 8000be4:	4808      	ldr	r0, [pc, #32]	@ (8000c08 <nrf24_w_reg+0x4c>)
 8000be6:	f002 fea3 	bl	8003930 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi1, data, size, spi_w_timeout);
 8000bea:	79bb      	ldrb	r3, [r7, #6]
 8000bec:	b29a      	uxth	r2, r3
 8000bee:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000bf2:	6839      	ldr	r1, [r7, #0]
 8000bf4:	4804      	ldr	r0, [pc, #16]	@ (8000c08 <nrf24_w_reg+0x4c>)
 8000bf6:	f002 fe9b 	bl	8003930 <HAL_SPI_Transmit>

	csn_high();
 8000bfa:	f7ff ffbb 	bl	8000b74 <csn_high>
}
 8000bfe:	bf00      	nop
 8000c00:	3710      	adds	r7, #16
 8000c02:	46bd      	mov	sp, r7
 8000c04:	bd80      	pop	{r7, pc}
 8000c06:	bf00      	nop
 8000c08:	20000288 	.word	0x20000288

08000c0c <nrf24_r_reg>:

uint8_t nrf24_r_reg(uint8_t reg, uint8_t size){
 8000c0c:	b580      	push	{r7, lr}
 8000c0e:	b084      	sub	sp, #16
 8000c10:	af00      	add	r7, sp, #0
 8000c12:	4603      	mov	r3, r0
 8000c14:	460a      	mov	r2, r1
 8000c16:	71fb      	strb	r3, [r7, #7]
 8000c18:	4613      	mov	r3, r2
 8000c1a:	71bb      	strb	r3, [r7, #6]
	uint8_t cmd = R_REGISTER | reg;
 8000c1c:	79fb      	ldrb	r3, [r7, #7]
 8000c1e:	73fb      	strb	r3, [r7, #15]
	uint8_t data = 0;
 8000c20:	2300      	movs	r3, #0
 8000c22:	73bb      	strb	r3, [r7, #14]

	csn_low();
 8000c24:	f7ff ffb2 	bl	8000b8c <csn_low>

	HAL_SPI_Transmit(&hspi1, &cmd, 1, spi_w_timeout);
 8000c28:	f107 010f 	add.w	r1, r7, #15
 8000c2c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000c30:	2201      	movs	r2, #1
 8000c32:	4809      	ldr	r0, [pc, #36]	@ (8000c58 <nrf24_r_reg+0x4c>)
 8000c34:	f002 fe7c 	bl	8003930 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi1, &data, size, spi_r_timeout);
 8000c38:	79bb      	ldrb	r3, [r7, #6]
 8000c3a:	b29a      	uxth	r2, r3
 8000c3c:	f107 010e 	add.w	r1, r7, #14
 8000c40:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000c44:	4804      	ldr	r0, [pc, #16]	@ (8000c58 <nrf24_r_reg+0x4c>)
 8000c46:	f002 ffb7 	bl	8003bb8 <HAL_SPI_Receive>

	csn_high();
 8000c4a:	f7ff ff93 	bl	8000b74 <csn_high>

	return data;
 8000c4e:	7bbb      	ldrb	r3, [r7, #14]
}
 8000c50:	4618      	mov	r0, r3
 8000c52:	3710      	adds	r7, #16
 8000c54:	46bd      	mov	sp, r7
 8000c56:	bd80      	pop	{r7, pc}
 8000c58:	20000288 	.word	0x20000288

08000c5c <nrf24_w_spec_cmd>:

void nrf24_w_spec_cmd(uint8_t cmd){
 8000c5c:	b580      	push	{r7, lr}
 8000c5e:	b082      	sub	sp, #8
 8000c60:	af00      	add	r7, sp, #0
 8000c62:	4603      	mov	r3, r0
 8000c64:	71fb      	strb	r3, [r7, #7]
	HAL_SPI_Transmit(&hspi1, &cmd, 1, spi_w_timeout);
 8000c66:	1df9      	adds	r1, r7, #7
 8000c68:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000c6c:	2201      	movs	r2, #1
 8000c6e:	4803      	ldr	r0, [pc, #12]	@ (8000c7c <nrf24_w_spec_cmd+0x20>)
 8000c70:	f002 fe5e 	bl	8003930 <HAL_SPI_Transmit>
}
 8000c74:	bf00      	nop
 8000c76:	3708      	adds	r7, #8
 8000c78:	46bd      	mov	sp, r7
 8000c7a:	bd80      	pop	{r7, pc}
 8000c7c:	20000288 	.word	0x20000288

08000c80 <nrf24_pwr_up>:

void nrf24_r_spec_reg(uint8_t *data, uint8_t size){
	HAL_SPI_Receive(&hspi1, data, size, spi_r_timeout);
}

void nrf24_pwr_up(void){
 8000c80:	b580      	push	{r7, lr}
 8000c82:	b082      	sub	sp, #8
 8000c84:	af00      	add	r7, sp, #0
	uint8_t data = 0;
 8000c86:	2300      	movs	r3, #0
 8000c88:	71fb      	strb	r3, [r7, #7]

	data = nrf24_r_reg(CONFIG, 1);
 8000c8a:	2101      	movs	r1, #1
 8000c8c:	2000      	movs	r0, #0
 8000c8e:	f7ff ffbd 	bl	8000c0c <nrf24_r_reg>
 8000c92:	4603      	mov	r3, r0
 8000c94:	71fb      	strb	r3, [r7, #7]

	data |= (1 << PWR_UP);
 8000c96:	79fb      	ldrb	r3, [r7, #7]
 8000c98:	f043 0302 	orr.w	r3, r3, #2
 8000c9c:	b2db      	uxtb	r3, r3
 8000c9e:	71fb      	strb	r3, [r7, #7]

	nrf24_w_reg(CONFIG, &data, 1);
 8000ca0:	1dfb      	adds	r3, r7, #7
 8000ca2:	2201      	movs	r2, #1
 8000ca4:	4619      	mov	r1, r3
 8000ca6:	2000      	movs	r0, #0
 8000ca8:	f7ff ff88 	bl	8000bbc <nrf24_w_reg>
}
 8000cac:	bf00      	nop
 8000cae:	3708      	adds	r7, #8
 8000cb0:	46bd      	mov	sp, r7
 8000cb2:	bd80      	pop	{r7, pc}

08000cb4 <nrf24_tx_pwr>:
	data &= ~(1 << PWR_UP);

	nrf24_w_reg(CONFIG, &data, 1);
}

void nrf24_tx_pwr(uint8_t pwr){
 8000cb4:	b580      	push	{r7, lr}
 8000cb6:	b084      	sub	sp, #16
 8000cb8:	af00      	add	r7, sp, #0
 8000cba:	4603      	mov	r3, r0
 8000cbc:	71fb      	strb	r3, [r7, #7]
	uint8_t data = 0;
 8000cbe:	2300      	movs	r3, #0
 8000cc0:	73fb      	strb	r3, [r7, #15]

	data = nrf24_r_reg(RF_SETUP, 1);
 8000cc2:	2101      	movs	r1, #1
 8000cc4:	2006      	movs	r0, #6
 8000cc6:	f7ff ffa1 	bl	8000c0c <nrf24_r_reg>
 8000cca:	4603      	mov	r3, r0
 8000ccc:	73fb      	strb	r3, [r7, #15]

	data &= 184;
 8000cce:	7bfb      	ldrb	r3, [r7, #15]
 8000cd0:	f023 0347 	bic.w	r3, r3, #71	@ 0x47
 8000cd4:	b2db      	uxtb	r3, r3
 8000cd6:	73fb      	strb	r3, [r7, #15]

	data |= (pwr << RF_PWR);
 8000cd8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cdc:	005b      	lsls	r3, r3, #1
 8000cde:	b25a      	sxtb	r2, r3
 8000ce0:	7bfb      	ldrb	r3, [r7, #15]
 8000ce2:	b25b      	sxtb	r3, r3
 8000ce4:	4313      	orrs	r3, r2
 8000ce6:	b25b      	sxtb	r3, r3
 8000ce8:	b2db      	uxtb	r3, r3
 8000cea:	73fb      	strb	r3, [r7, #15]

	nrf24_w_reg(RF_SETUP, &data, 1);
 8000cec:	f107 030f 	add.w	r3, r7, #15
 8000cf0:	2201      	movs	r2, #1
 8000cf2:	4619      	mov	r1, r3
 8000cf4:	2006      	movs	r0, #6
 8000cf6:	f7ff ff61 	bl	8000bbc <nrf24_w_reg>
}
 8000cfa:	bf00      	nop
 8000cfc:	3710      	adds	r7, #16
 8000cfe:	46bd      	mov	sp, r7
 8000d00:	bd80      	pop	{r7, pc}

08000d02 <nrf24_data_rate>:

void nrf24_data_rate(uint8_t bps){
 8000d02:	b580      	push	{r7, lr}
 8000d04:	b084      	sub	sp, #16
 8000d06:	af00      	add	r7, sp, #0
 8000d08:	4603      	mov	r3, r0
 8000d0a:	71fb      	strb	r3, [r7, #7]
	uint8_t data = 0;
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	73fb      	strb	r3, [r7, #15]

	data = nrf24_r_reg(RF_SETUP, 1);
 8000d10:	2101      	movs	r1, #1
 8000d12:	2006      	movs	r0, #6
 8000d14:	f7ff ff7a 	bl	8000c0c <nrf24_r_reg>
 8000d18:	4603      	mov	r3, r0
 8000d1a:	73fb      	strb	r3, [r7, #15]

	data &= ~(1 << RF_DR_LOW) & ~(1 << RF_DR_HIGH);
 8000d1c:	7bfb      	ldrb	r3, [r7, #15]
 8000d1e:	f023 0328 	bic.w	r3, r3, #40	@ 0x28
 8000d22:	b2db      	uxtb	r3, r3
 8000d24:	73fb      	strb	r3, [r7, #15]

	if(bps == _2mbps){
 8000d26:	79fb      	ldrb	r3, [r7, #7]
 8000d28:	2b01      	cmp	r3, #1
 8000d2a:	d105      	bne.n	8000d38 <nrf24_data_rate+0x36>
		data |= (1 << RF_DR_HIGH);
 8000d2c:	7bfb      	ldrb	r3, [r7, #15]
 8000d2e:	f043 0308 	orr.w	r3, r3, #8
 8000d32:	b2db      	uxtb	r3, r3
 8000d34:	73fb      	strb	r3, [r7, #15]
 8000d36:	e007      	b.n	8000d48 <nrf24_data_rate+0x46>
	}else if(bps == _250kbps){
 8000d38:	79fb      	ldrb	r3, [r7, #7]
 8000d3a:	2b02      	cmp	r3, #2
 8000d3c:	d104      	bne.n	8000d48 <nrf24_data_rate+0x46>
		data |= (1 << RF_DR_LOW);
 8000d3e:	7bfb      	ldrb	r3, [r7, #15]
 8000d40:	f043 0320 	orr.w	r3, r3, #32
 8000d44:	b2db      	uxtb	r3, r3
 8000d46:	73fb      	strb	r3, [r7, #15]
	}

	nrf24_w_reg(RF_SETUP, &data, 1);
 8000d48:	f107 030f 	add.w	r3, r7, #15
 8000d4c:	2201      	movs	r2, #1
 8000d4e:	4619      	mov	r1, r3
 8000d50:	2006      	movs	r0, #6
 8000d52:	f7ff ff33 	bl	8000bbc <nrf24_w_reg>
}
 8000d56:	bf00      	nop
 8000d58:	3710      	adds	r7, #16
 8000d5a:	46bd      	mov	sp, r7
 8000d5c:	bd80      	pop	{r7, pc}

08000d5e <nrf24_set_channel>:

void nrf24_set_channel(uint8_t ch){
 8000d5e:	b580      	push	{r7, lr}
 8000d60:	b082      	sub	sp, #8
 8000d62:	af00      	add	r7, sp, #0
 8000d64:	4603      	mov	r3, r0
 8000d66:	71fb      	strb	r3, [r7, #7]
	nrf24_w_reg(RF_CH, &ch, 1);
 8000d68:	1dfb      	adds	r3, r7, #7
 8000d6a:	2201      	movs	r2, #1
 8000d6c:	4619      	mov	r1, r3
 8000d6e:	2005      	movs	r0, #5
 8000d70:	f7ff ff24 	bl	8000bbc <nrf24_w_reg>
}
 8000d74:	bf00      	nop
 8000d76:	3708      	adds	r7, #8
 8000d78:	46bd      	mov	sp, r7
 8000d7a:	bd80      	pop	{r7, pc}

08000d7c <nrf24_pipe_pld_size>:

void nrf24_open_tx_pipe(uint8_t *addr){
	nrf24_w_reg(TX_ADDR, addr, 5);
}

void nrf24_pipe_pld_size(uint8_t pipe, uint8_t size){
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	b082      	sub	sp, #8
 8000d80:	af00      	add	r7, sp, #0
 8000d82:	4603      	mov	r3, r0
 8000d84:	460a      	mov	r2, r1
 8000d86:	71fb      	strb	r3, [r7, #7]
 8000d88:	4613      	mov	r3, r2
 8000d8a:	71bb      	strb	r3, [r7, #6]
	if(size > 32){
 8000d8c:	79bb      	ldrb	r3, [r7, #6]
 8000d8e:	2b20      	cmp	r3, #32
 8000d90:	d901      	bls.n	8000d96 <nrf24_pipe_pld_size+0x1a>
		size = 32;
 8000d92:	2320      	movs	r3, #32
 8000d94:	71bb      	strb	r3, [r7, #6]
	}

	switch(pipe){
 8000d96:	79fb      	ldrb	r3, [r7, #7]
 8000d98:	2b05      	cmp	r3, #5
 8000d9a:	d839      	bhi.n	8000e10 <nrf24_pipe_pld_size+0x94>
 8000d9c:	a201      	add	r2, pc, #4	@ (adr r2, 8000da4 <nrf24_pipe_pld_size+0x28>)
 8000d9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000da2:	bf00      	nop
 8000da4:	08000dbd 	.word	0x08000dbd
 8000da8:	08000dcb 	.word	0x08000dcb
 8000dac:	08000dd9 	.word	0x08000dd9
 8000db0:	08000de7 	.word	0x08000de7
 8000db4:	08000df5 	.word	0x08000df5
 8000db8:	08000e03 	.word	0x08000e03
	case 0:
		nrf24_w_reg(RX_PW_P0, &size, 1);
 8000dbc:	1dbb      	adds	r3, r7, #6
 8000dbe:	2201      	movs	r2, #1
 8000dc0:	4619      	mov	r1, r3
 8000dc2:	2011      	movs	r0, #17
 8000dc4:	f7ff fefa 	bl	8000bbc <nrf24_w_reg>

		break;
 8000dc8:	e022      	b.n	8000e10 <nrf24_pipe_pld_size+0x94>
	case 1:
		nrf24_w_reg(RX_PW_P1, &size, 1);
 8000dca:	1dbb      	adds	r3, r7, #6
 8000dcc:	2201      	movs	r2, #1
 8000dce:	4619      	mov	r1, r3
 8000dd0:	2012      	movs	r0, #18
 8000dd2:	f7ff fef3 	bl	8000bbc <nrf24_w_reg>

		break;
 8000dd6:	e01b      	b.n	8000e10 <nrf24_pipe_pld_size+0x94>
	case 2:
		nrf24_w_reg(RX_PW_P2, &size, 1);
 8000dd8:	1dbb      	adds	r3, r7, #6
 8000dda:	2201      	movs	r2, #1
 8000ddc:	4619      	mov	r1, r3
 8000dde:	2013      	movs	r0, #19
 8000de0:	f7ff feec 	bl	8000bbc <nrf24_w_reg>

		break;
 8000de4:	e014      	b.n	8000e10 <nrf24_pipe_pld_size+0x94>
	case 3:
		nrf24_w_reg(RX_PW_P3, &size, 1);
 8000de6:	1dbb      	adds	r3, r7, #6
 8000de8:	2201      	movs	r2, #1
 8000dea:	4619      	mov	r1, r3
 8000dec:	2014      	movs	r0, #20
 8000dee:	f7ff fee5 	bl	8000bbc <nrf24_w_reg>

		break;
 8000df2:	e00d      	b.n	8000e10 <nrf24_pipe_pld_size+0x94>
	case 4:
		nrf24_w_reg(RX_PW_P4, &size, 1);
 8000df4:	1dbb      	adds	r3, r7, #6
 8000df6:	2201      	movs	r2, #1
 8000df8:	4619      	mov	r1, r3
 8000dfa:	2015      	movs	r0, #21
 8000dfc:	f7ff fede 	bl	8000bbc <nrf24_w_reg>

		break;
 8000e00:	e006      	b.n	8000e10 <nrf24_pipe_pld_size+0x94>
	case 5:
		nrf24_w_reg(RX_PW_P5, &size, 1);
 8000e02:	1dbb      	adds	r3, r7, #6
 8000e04:	2201      	movs	r2, #1
 8000e06:	4619      	mov	r1, r3
 8000e08:	2016      	movs	r0, #22
 8000e0a:	f7ff fed7 	bl	8000bbc <nrf24_w_reg>

		break;
 8000e0e:	bf00      	nop
	}
}
 8000e10:	bf00      	nop
 8000e12:	3708      	adds	r7, #8
 8000e14:	46bd      	mov	sp, r7
 8000e16:	bd80      	pop	{r7, pc}

08000e18 <nrf24_open_rx_pipe>:

void nrf24_open_rx_pipe(uint8_t pipe, uint8_t *addr){
 8000e18:	b580      	push	{r7, lr}
 8000e1a:	b084      	sub	sp, #16
 8000e1c:	af00      	add	r7, sp, #0
 8000e1e:	4603      	mov	r3, r0
 8000e20:	6039      	str	r1, [r7, #0]
 8000e22:	71fb      	strb	r3, [r7, #7]

	uint8_t data = 0;
 8000e24:	2300      	movs	r3, #0
 8000e26:	73fb      	strb	r3, [r7, #15]

	data = nrf24_r_reg(EN_RXADDR, 1);
 8000e28:	2101      	movs	r1, #1
 8000e2a:	2002      	movs	r0, #2
 8000e2c:	f7ff feee 	bl	8000c0c <nrf24_r_reg>
 8000e30:	4603      	mov	r3, r0
 8000e32:	73fb      	strb	r3, [r7, #15]

	switch(pipe){
 8000e34:	79fb      	ldrb	r3, [r7, #7]
 8000e36:	2b05      	cmp	r3, #5
 8000e38:	d850      	bhi.n	8000edc <nrf24_open_rx_pipe+0xc4>
 8000e3a:	a201      	add	r2, pc, #4	@ (adr r2, 8000e40 <nrf24_open_rx_pipe+0x28>)
 8000e3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e40:	08000e59 	.word	0x08000e59
 8000e44:	08000e6f 	.word	0x08000e6f
 8000e48:	08000e85 	.word	0x08000e85
 8000e4c:	08000e9b 	.word	0x08000e9b
 8000e50:	08000eb1 	.word	0x08000eb1
 8000e54:	08000ec7 	.word	0x08000ec7
	case 0:
		nrf24_w_reg(RX_ADDR_P0, addr, 5);
 8000e58:	2205      	movs	r2, #5
 8000e5a:	6839      	ldr	r1, [r7, #0]
 8000e5c:	200a      	movs	r0, #10
 8000e5e:	f7ff fead 	bl	8000bbc <nrf24_w_reg>

		data |= (1 << ERX_P0);
 8000e62:	7bfb      	ldrb	r3, [r7, #15]
 8000e64:	f043 0301 	orr.w	r3, r3, #1
 8000e68:	b2db      	uxtb	r3, r3
 8000e6a:	73fb      	strb	r3, [r7, #15]
		break;
 8000e6c:	e036      	b.n	8000edc <nrf24_open_rx_pipe+0xc4>
	case 1:
		nrf24_w_reg(RX_ADDR_P1, addr, 5);
 8000e6e:	2205      	movs	r2, #5
 8000e70:	6839      	ldr	r1, [r7, #0]
 8000e72:	200b      	movs	r0, #11
 8000e74:	f7ff fea2 	bl	8000bbc <nrf24_w_reg>

		data |= (1 << ERX_P1);
 8000e78:	7bfb      	ldrb	r3, [r7, #15]
 8000e7a:	f043 0302 	orr.w	r3, r3, #2
 8000e7e:	b2db      	uxtb	r3, r3
 8000e80:	73fb      	strb	r3, [r7, #15]
		break;
 8000e82:	e02b      	b.n	8000edc <nrf24_open_rx_pipe+0xc4>
	case 2:
		nrf24_w_reg(RX_ADDR_P2, addr, 1);
 8000e84:	2201      	movs	r2, #1
 8000e86:	6839      	ldr	r1, [r7, #0]
 8000e88:	200c      	movs	r0, #12
 8000e8a:	f7ff fe97 	bl	8000bbc <nrf24_w_reg>

		data |= (1 << ERX_P2);
 8000e8e:	7bfb      	ldrb	r3, [r7, #15]
 8000e90:	f043 0304 	orr.w	r3, r3, #4
 8000e94:	b2db      	uxtb	r3, r3
 8000e96:	73fb      	strb	r3, [r7, #15]
		break;
 8000e98:	e020      	b.n	8000edc <nrf24_open_rx_pipe+0xc4>
	case 3:
		nrf24_w_reg(RX_ADDR_P3, addr, 1);
 8000e9a:	2201      	movs	r2, #1
 8000e9c:	6839      	ldr	r1, [r7, #0]
 8000e9e:	200d      	movs	r0, #13
 8000ea0:	f7ff fe8c 	bl	8000bbc <nrf24_w_reg>

		data |= (1 << ERX_P3);
 8000ea4:	7bfb      	ldrb	r3, [r7, #15]
 8000ea6:	f043 0308 	orr.w	r3, r3, #8
 8000eaa:	b2db      	uxtb	r3, r3
 8000eac:	73fb      	strb	r3, [r7, #15]
		break;
 8000eae:	e015      	b.n	8000edc <nrf24_open_rx_pipe+0xc4>
	case 4:
		nrf24_w_reg(RX_ADDR_P4, addr, 1);
 8000eb0:	2201      	movs	r2, #1
 8000eb2:	6839      	ldr	r1, [r7, #0]
 8000eb4:	200e      	movs	r0, #14
 8000eb6:	f7ff fe81 	bl	8000bbc <nrf24_w_reg>

		data |= (1 << ERX_P4);
 8000eba:	7bfb      	ldrb	r3, [r7, #15]
 8000ebc:	f043 0310 	orr.w	r3, r3, #16
 8000ec0:	b2db      	uxtb	r3, r3
 8000ec2:	73fb      	strb	r3, [r7, #15]
		break;
 8000ec4:	e00a      	b.n	8000edc <nrf24_open_rx_pipe+0xc4>
	case 5:
		nrf24_w_reg(RX_ADDR_P5, addr, 1);
 8000ec6:	2201      	movs	r2, #1
 8000ec8:	6839      	ldr	r1, [r7, #0]
 8000eca:	200f      	movs	r0, #15
 8000ecc:	f7ff fe76 	bl	8000bbc <nrf24_w_reg>

		data |= (1 << ERX_P5);
 8000ed0:	7bfb      	ldrb	r3, [r7, #15]
 8000ed2:	f043 0320 	orr.w	r3, r3, #32
 8000ed6:	b2db      	uxtb	r3, r3
 8000ed8:	73fb      	strb	r3, [r7, #15]
		break;
 8000eda:	bf00      	nop
	}

	nrf24_w_reg(EN_RXADDR, &data, 1);
 8000edc:	f107 030f 	add.w	r3, r7, #15
 8000ee0:	2201      	movs	r2, #1
 8000ee2:	4619      	mov	r1, r3
 8000ee4:	2002      	movs	r0, #2
 8000ee6:	f7ff fe69 	bl	8000bbc <nrf24_w_reg>
}
 8000eea:	bf00      	nop
 8000eec:	3710      	adds	r7, #16
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	bd80      	pop	{r7, pc}
 8000ef2:	bf00      	nop

08000ef4 <nrf24_set_addr_width>:
	data |= (en_crc << EN_CRC) | (crc0 << CRCO);

	nrf24_w_reg(CONFIG, &data, 1);
}

void nrf24_set_addr_width(uint8_t bytes){
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	b082      	sub	sp, #8
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	4603      	mov	r3, r0
 8000efc:	71fb      	strb	r3, [r7, #7]
	bytes -= 2;
 8000efe:	79fb      	ldrb	r3, [r7, #7]
 8000f00:	3b02      	subs	r3, #2
 8000f02:	b2db      	uxtb	r3, r3
 8000f04:	71fb      	strb	r3, [r7, #7]
	nrf24_w_reg(SETUP_AW, &bytes, 1);
 8000f06:	1dfb      	adds	r3, r7, #7
 8000f08:	2201      	movs	r2, #1
 8000f0a:	4619      	mov	r1, r3
 8000f0c:	2003      	movs	r0, #3
 8000f0e:	f7ff fe55 	bl	8000bbc <nrf24_w_reg>
}
 8000f12:	bf00      	nop
 8000f14:	3708      	adds	r7, #8
 8000f16:	46bd      	mov	sp, r7
 8000f18:	bd80      	pop	{r7, pc}

08000f1a <nrf24_flush_tx>:

void nrf24_flush_tx(void){
 8000f1a:	b580      	push	{r7, lr}
 8000f1c:	af00      	add	r7, sp, #0
	csn_low();
 8000f1e:	f7ff fe35 	bl	8000b8c <csn_low>
	nrf24_w_spec_cmd(FLUSH_TX);
 8000f22:	20e1      	movs	r0, #225	@ 0xe1
 8000f24:	f7ff fe9a 	bl	8000c5c <nrf24_w_spec_cmd>
	csn_high();
 8000f28:	f7ff fe24 	bl	8000b74 <csn_high>
}
 8000f2c:	bf00      	nop
 8000f2e:	bd80      	pop	{r7, pc}

08000f30 <nrf24_flush_rx>:

void nrf24_flush_rx(void){
 8000f30:	b580      	push	{r7, lr}
 8000f32:	af00      	add	r7, sp, #0
	csn_low();
 8000f34:	f7ff fe2a 	bl	8000b8c <csn_low>
	nrf24_w_spec_cmd(FLUSH_RX);
 8000f38:	20e2      	movs	r0, #226	@ 0xe2
 8000f3a:	f7ff fe8f 	bl	8000c5c <nrf24_w_spec_cmd>
	csn_high();
 8000f3e:	f7ff fe19 	bl	8000b74 <csn_high>
}
 8000f42:	bf00      	nop
 8000f44:	bd80      	pop	{r7, pc}
	...

08000f48 <nrf24_r_status>:

uint8_t nrf24_r_status(void){
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	b084      	sub	sp, #16
 8000f4c:	af02      	add	r7, sp, #8
	uint8_t data = 0;
 8000f4e:	2300      	movs	r3, #0
 8000f50:	71fb      	strb	r3, [r7, #7]
	uint8_t cmd = NOP_CMD;
 8000f52:	23ff      	movs	r3, #255	@ 0xff
 8000f54:	71bb      	strb	r3, [r7, #6]

	csn_low();
 8000f56:	f7ff fe19 	bl	8000b8c <csn_low>
	HAL_SPI_TransmitReceive(&hspi1, &cmd, &data, 1, spi_rw_timeout);
 8000f5a:	1dfa      	adds	r2, r7, #7
 8000f5c:	1db9      	adds	r1, r7, #6
 8000f5e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000f62:	9300      	str	r3, [sp, #0]
 8000f64:	2301      	movs	r3, #1
 8000f66:	4805      	ldr	r0, [pc, #20]	@ (8000f7c <nrf24_r_status+0x34>)
 8000f68:	f002 ff3f 	bl	8003dea <HAL_SPI_TransmitReceive>
	csn_high();
 8000f6c:	f7ff fe02 	bl	8000b74 <csn_high>

	return data;
 8000f70:	79fb      	ldrb	r3, [r7, #7]
}
 8000f72:	4618      	mov	r0, r3
 8000f74:	3708      	adds	r7, #8
 8000f76:	46bd      	mov	sp, r7
 8000f78:	bd80      	pop	{r7, pc}
 8000f7a:	bf00      	nop
 8000f7c:	20000288 	.word	0x20000288

08000f80 <nrf24_clear_rx_dr>:

void nrf24_clear_rx_dr(void){
 8000f80:	b580      	push	{r7, lr}
 8000f82:	b082      	sub	sp, #8
 8000f84:	af00      	add	r7, sp, #0
	uint8_t data = 0;
 8000f86:	2300      	movs	r3, #0
 8000f88:	71fb      	strb	r3, [r7, #7]

	data = nrf24_r_status();
 8000f8a:	f7ff ffdd 	bl	8000f48 <nrf24_r_status>
 8000f8e:	4603      	mov	r3, r0
 8000f90:	71fb      	strb	r3, [r7, #7]

	data |= (1 << RX_DR);
 8000f92:	79fb      	ldrb	r3, [r7, #7]
 8000f94:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000f98:	b2db      	uxtb	r3, r3
 8000f9a:	71fb      	strb	r3, [r7, #7]

	nrf24_w_reg(STATUS, &data, 1);
 8000f9c:	1dfb      	adds	r3, r7, #7
 8000f9e:	2201      	movs	r2, #1
 8000fa0:	4619      	mov	r1, r3
 8000fa2:	2007      	movs	r0, #7
 8000fa4:	f7ff fe0a 	bl	8000bbc <nrf24_w_reg>
}
 8000fa8:	bf00      	nop
 8000faa:	3708      	adds	r7, #8
 8000fac:	46bd      	mov	sp, r7
 8000fae:	bd80      	pop	{r7, pc}

08000fb0 <nrf24_clear_tx_ds>:

void nrf24_clear_tx_ds(void){
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	b082      	sub	sp, #8
 8000fb4:	af00      	add	r7, sp, #0
	uint8_t data = 0;
 8000fb6:	2300      	movs	r3, #0
 8000fb8:	71fb      	strb	r3, [r7, #7]

	data = nrf24_r_status();
 8000fba:	f7ff ffc5 	bl	8000f48 <nrf24_r_status>
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	71fb      	strb	r3, [r7, #7]

	data |= (1 << TX_DS);
 8000fc2:	79fb      	ldrb	r3, [r7, #7]
 8000fc4:	f043 0320 	orr.w	r3, r3, #32
 8000fc8:	b2db      	uxtb	r3, r3
 8000fca:	71fb      	strb	r3, [r7, #7]

    nrf24_w_reg(STATUS, &data, 1);
 8000fcc:	1dfb      	adds	r3, r7, #7
 8000fce:	2201      	movs	r2, #1
 8000fd0:	4619      	mov	r1, r3
 8000fd2:	2007      	movs	r0, #7
 8000fd4:	f7ff fdf2 	bl	8000bbc <nrf24_w_reg>
}
 8000fd8:	bf00      	nop
 8000fda:	3708      	adds	r7, #8
 8000fdc:	46bd      	mov	sp, r7
 8000fde:	bd80      	pop	{r7, pc}

08000fe0 <nrf24_clear_max_rt>:

void nrf24_clear_max_rt(void){
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	b082      	sub	sp, #8
 8000fe4:	af00      	add	r7, sp, #0
	uint8_t data = 0;
 8000fe6:	2300      	movs	r3, #0
 8000fe8:	71fb      	strb	r3, [r7, #7]

	data = nrf24_r_status();
 8000fea:	f7ff ffad 	bl	8000f48 <nrf24_r_status>
 8000fee:	4603      	mov	r3, r0
 8000ff0:	71fb      	strb	r3, [r7, #7]

	data |= (1 << MAX_RT);
 8000ff2:	79fb      	ldrb	r3, [r7, #7]
 8000ff4:	f043 0310 	orr.w	r3, r3, #16
 8000ff8:	b2db      	uxtb	r3, r3
 8000ffa:	71fb      	strb	r3, [r7, #7]

    nrf24_w_reg(STATUS, &data, 1);
 8000ffc:	1dfb      	adds	r3, r7, #7
 8000ffe:	2201      	movs	r2, #1
 8001000:	4619      	mov	r1, r3
 8001002:	2007      	movs	r0, #7
 8001004:	f7ff fdda 	bl	8000bbc <nrf24_w_reg>
}
 8001008:	bf00      	nop
 800100a:	3708      	adds	r7, #8
 800100c:	46bd      	mov	sp, r7
 800100e:	bd80      	pop	{r7, pc}

08001010 <nrf24_listen>:
	csn_high();

	return width;
}

void nrf24_listen(void){
 8001010:	b580      	push	{r7, lr}
 8001012:	b082      	sub	sp, #8
 8001014:	af00      	add	r7, sp, #0
	uint8_t data = 0;
 8001016:	2300      	movs	r3, #0
 8001018:	71fb      	strb	r3, [r7, #7]

	data = nrf24_r_reg(CONFIG, 1);
 800101a:	2101      	movs	r1, #1
 800101c:	2000      	movs	r0, #0
 800101e:	f7ff fdf5 	bl	8000c0c <nrf24_r_reg>
 8001022:	4603      	mov	r3, r0
 8001024:	71fb      	strb	r3, [r7, #7]

	data |= (1 << PRIM_RX);
 8001026:	79fb      	ldrb	r3, [r7, #7]
 8001028:	f043 0301 	orr.w	r3, r3, #1
 800102c:	b2db      	uxtb	r3, r3
 800102e:	71fb      	strb	r3, [r7, #7]

	nrf24_w_reg(CONFIG, &data, 1);
 8001030:	1dfb      	adds	r3, r7, #7
 8001032:	2201      	movs	r2, #1
 8001034:	4619      	mov	r1, r3
 8001036:	2000      	movs	r0, #0
 8001038:	f7ff fdc0 	bl	8000bbc <nrf24_w_reg>

	ce_high();
 800103c:	f7ff fdb2 	bl	8000ba4 <ce_high>
}
 8001040:	bf00      	nop
 8001042:	3708      	adds	r7, #8
 8001044:	46bd      	mov	sp, r7
 8001046:	bd80      	pop	{r7, pc}

08001048 <nrf24_data_available>:

uint8_t nrf24_carrier_detect(void){
	return nrf24_r_reg(RPD, 1);
}

uint8_t nrf24_data_available(void){
 8001048:	b580      	push	{r7, lr}
 800104a:	b082      	sub	sp, #8
 800104c:	af00      	add	r7, sp, #0

 	uint8_t reg_dt = nrf24_r_reg(FIFO_STATUS, 1);
 800104e:	2101      	movs	r1, #1
 8001050:	2017      	movs	r0, #23
 8001052:	f7ff fddb 	bl	8000c0c <nrf24_r_reg>
 8001056:	4603      	mov	r3, r0
 8001058:	71fb      	strb	r3, [r7, #7]

	if(!(reg_dt & (1 << RX_EMPTY))){
 800105a:	79fb      	ldrb	r3, [r7, #7]
 800105c:	f003 0301 	and.w	r3, r3, #1
 8001060:	2b00      	cmp	r3, #0
 8001062:	d101      	bne.n	8001068 <nrf24_data_available+0x20>
		return 1;
 8001064:	2301      	movs	r3, #1
 8001066:	e000      	b.n	800106a <nrf24_data_available+0x22>
	}

	return 0;
 8001068:	2300      	movs	r3, #0
}
 800106a:	4618      	mov	r0, r3
 800106c:	3708      	adds	r7, #8
 800106e:	46bd      	mov	sp, r7
 8001070:	bd80      	pop	{r7, pc}
	...

08001074 <nrf24_receive>:

void nrf24_receive(uint8_t *data, uint8_t size){
 8001074:	b580      	push	{r7, lr}
 8001076:	b084      	sub	sp, #16
 8001078:	af00      	add	r7, sp, #0
 800107a:	6078      	str	r0, [r7, #4]
 800107c:	460b      	mov	r3, r1
 800107e:	70fb      	strb	r3, [r7, #3]
	uint8_t cmd = R_RX_PAYLOAD;
 8001080:	2361      	movs	r3, #97	@ 0x61
 8001082:	73fb      	strb	r3, [r7, #15]

	csn_low();
 8001084:	f7ff fd82 	bl	8000b8c <csn_low>
	HAL_SPI_Transmit(&hspi1, &cmd, 1, spi_w_timeout);
 8001088:	f107 010f 	add.w	r1, r7, #15
 800108c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001090:	2201      	movs	r2, #1
 8001092:	4809      	ldr	r0, [pc, #36]	@ (80010b8 <nrf24_receive+0x44>)
 8001094:	f002 fc4c 	bl	8003930 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi1, data, size, spi_r_timeout);
 8001098:	78fb      	ldrb	r3, [r7, #3]
 800109a:	b29a      	uxth	r2, r3
 800109c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80010a0:	6879      	ldr	r1, [r7, #4]
 80010a2:	4805      	ldr	r0, [pc, #20]	@ (80010b8 <nrf24_receive+0x44>)
 80010a4:	f002 fd88 	bl	8003bb8 <HAL_SPI_Receive>
	csn_high();
 80010a8:	f7ff fd64 	bl	8000b74 <csn_high>

	nrf24_clear_rx_dr();
 80010ac:	f7ff ff68 	bl	8000f80 <nrf24_clear_rx_dr>
}
 80010b0:	bf00      	nop
 80010b2:	3710      	adds	r7, #16
 80010b4:	46bd      	mov	sp, r7
 80010b6:	bd80      	pop	{r7, pc}
 80010b8:	20000288 	.word	0x20000288

080010bc <nrf24_init>:
	}

	ce_high();
}

void nrf24_init(void){
 80010bc:	b580      	push	{r7, lr}
 80010be:	af00      	add	r7, sp, #0

	nrf24_pwr_up();
 80010c0:	f7ff fdde 	bl	8000c80 <nrf24_pwr_up>

	nrf24_flush_tx();
 80010c4:	f7ff ff29 	bl	8000f1a <nrf24_flush_tx>
	nrf24_flush_rx();
 80010c8:	f7ff ff32 	bl	8000f30 <nrf24_flush_rx>

	nrf24_clear_rx_dr();
 80010cc:	f7ff ff58 	bl	8000f80 <nrf24_clear_rx_dr>
	nrf24_clear_tx_ds();
 80010d0:	f7ff ff6e 	bl	8000fb0 <nrf24_clear_tx_ds>
	nrf24_clear_max_rt();
 80010d4:	f7ff ff84 	bl	8000fe0 <nrf24_clear_max_rt>
}
 80010d8:	bf00      	nop
 80010da:	bd80      	pop	{r7, pc}

080010dc <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	b088      	sub	sp, #32
 80010e0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010e2:	f107 0310 	add.w	r3, r7, #16
 80010e6:	2200      	movs	r2, #0
 80010e8:	601a      	str	r2, [r3, #0]
 80010ea:	605a      	str	r2, [r3, #4]
 80010ec:	609a      	str	r2, [r3, #8]
 80010ee:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80010f0:	4b3a      	ldr	r3, [pc, #232]	@ (80011dc <MX_GPIO_Init+0x100>)
 80010f2:	699b      	ldr	r3, [r3, #24]
 80010f4:	4a39      	ldr	r2, [pc, #228]	@ (80011dc <MX_GPIO_Init+0x100>)
 80010f6:	f043 0310 	orr.w	r3, r3, #16
 80010fa:	6193      	str	r3, [r2, #24]
 80010fc:	4b37      	ldr	r3, [pc, #220]	@ (80011dc <MX_GPIO_Init+0x100>)
 80010fe:	699b      	ldr	r3, [r3, #24]
 8001100:	f003 0310 	and.w	r3, r3, #16
 8001104:	60fb      	str	r3, [r7, #12]
 8001106:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001108:	4b34      	ldr	r3, [pc, #208]	@ (80011dc <MX_GPIO_Init+0x100>)
 800110a:	699b      	ldr	r3, [r3, #24]
 800110c:	4a33      	ldr	r2, [pc, #204]	@ (80011dc <MX_GPIO_Init+0x100>)
 800110e:	f043 0320 	orr.w	r3, r3, #32
 8001112:	6193      	str	r3, [r2, #24]
 8001114:	4b31      	ldr	r3, [pc, #196]	@ (80011dc <MX_GPIO_Init+0x100>)
 8001116:	699b      	ldr	r3, [r3, #24]
 8001118:	f003 0320 	and.w	r3, r3, #32
 800111c:	60bb      	str	r3, [r7, #8]
 800111e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001120:	4b2e      	ldr	r3, [pc, #184]	@ (80011dc <MX_GPIO_Init+0x100>)
 8001122:	699b      	ldr	r3, [r3, #24]
 8001124:	4a2d      	ldr	r2, [pc, #180]	@ (80011dc <MX_GPIO_Init+0x100>)
 8001126:	f043 0304 	orr.w	r3, r3, #4
 800112a:	6193      	str	r3, [r2, #24]
 800112c:	4b2b      	ldr	r3, [pc, #172]	@ (80011dc <MX_GPIO_Init+0x100>)
 800112e:	699b      	ldr	r3, [r3, #24]
 8001130:	f003 0304 	and.w	r3, r3, #4
 8001134:	607b      	str	r3, [r7, #4]
 8001136:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001138:	4b28      	ldr	r3, [pc, #160]	@ (80011dc <MX_GPIO_Init+0x100>)
 800113a:	699b      	ldr	r3, [r3, #24]
 800113c:	4a27      	ldr	r2, [pc, #156]	@ (80011dc <MX_GPIO_Init+0x100>)
 800113e:	f043 0308 	orr.w	r3, r3, #8
 8001142:	6193      	str	r3, [r2, #24]
 8001144:	4b25      	ldr	r3, [pc, #148]	@ (80011dc <MX_GPIO_Init+0x100>)
 8001146:	699b      	ldr	r3, [r3, #24]
 8001148:	f003 0308 	and.w	r3, r3, #8
 800114c:	603b      	str	r3, [r7, #0]
 800114e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001150:	2200      	movs	r2, #0
 8001152:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001156:	4822      	ldr	r0, [pc, #136]	@ (80011e0 <MX_GPIO_Init+0x104>)
 8001158:	f001 fa6a 	bl	8002630 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CSN_GPIO_Port, CSN_Pin, GPIO_PIN_SET);
 800115c:	2201      	movs	r2, #1
 800115e:	2108      	movs	r1, #8
 8001160:	4820      	ldr	r0, [pc, #128]	@ (80011e4 <MX_GPIO_Init+0x108>)
 8001162:	f001 fa65 	bl	8002630 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CE_GPIO_Port, CE_Pin, GPIO_PIN_RESET);
 8001166:	2200      	movs	r2, #0
 8001168:	2110      	movs	r1, #16
 800116a:	481e      	ldr	r0, [pc, #120]	@ (80011e4 <MX_GPIO_Init+0x108>)
 800116c:	f001 fa60 	bl	8002630 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001170:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001174:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001176:	2301      	movs	r3, #1
 8001178:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800117a:	2300      	movs	r3, #0
 800117c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800117e:	2302      	movs	r3, #2
 8001180:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001182:	f107 0310 	add.w	r3, r7, #16
 8001186:	4619      	mov	r1, r3
 8001188:	4815      	ldr	r0, [pc, #84]	@ (80011e0 <MX_GPIO_Init+0x104>)
 800118a:	f001 f8cd 	bl	8002328 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 800118e:	2301      	movs	r3, #1
 8001190:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001192:	4b15      	ldr	r3, [pc, #84]	@ (80011e8 <MX_GPIO_Init+0x10c>)
 8001194:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001196:	2300      	movs	r3, #0
 8001198:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800119a:	f107 0310 	add.w	r3, r7, #16
 800119e:	4619      	mov	r1, r3
 80011a0:	4810      	ldr	r0, [pc, #64]	@ (80011e4 <MX_GPIO_Init+0x108>)
 80011a2:	f001 f8c1 	bl	8002328 <HAL_GPIO_Init>

  /*Configure GPIO pins : CSN_Pin CE_Pin */
  GPIO_InitStruct.Pin = CSN_Pin|CE_Pin;
 80011a6:	2318      	movs	r3, #24
 80011a8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011aa:	2301      	movs	r3, #1
 80011ac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ae:	2300      	movs	r3, #0
 80011b0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80011b2:	2303      	movs	r3, #3
 80011b4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011b6:	f107 0310 	add.w	r3, r7, #16
 80011ba:	4619      	mov	r1, r3
 80011bc:	4809      	ldr	r0, [pc, #36]	@ (80011e4 <MX_GPIO_Init+0x108>)
 80011be:	f001 f8b3 	bl	8002328 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 80011c2:	2200      	movs	r2, #0
 80011c4:	2100      	movs	r1, #0
 80011c6:	2006      	movs	r0, #6
 80011c8:	f000 ffff 	bl	80021ca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80011cc:	2006      	movs	r0, #6
 80011ce:	f001 f818 	bl	8002202 <HAL_NVIC_EnableIRQ>

}
 80011d2:	bf00      	nop
 80011d4:	3720      	adds	r7, #32
 80011d6:	46bd      	mov	sp, r7
 80011d8:	bd80      	pop	{r7, pc}
 80011da:	bf00      	nop
 80011dc:	40021000 	.word	0x40021000
 80011e0:	40011000 	.word	0x40011000
 80011e4:	40010800 	.word	0x40010800
 80011e8:	10210000 	.word	0x10210000

080011ec <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80011ec:	b580      	push	{r7, lr}
 80011ee:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80011f0:	4b12      	ldr	r3, [pc, #72]	@ (800123c <MX_I2C1_Init+0x50>)
 80011f2:	4a13      	ldr	r2, [pc, #76]	@ (8001240 <MX_I2C1_Init+0x54>)
 80011f4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 80011f6:	4b11      	ldr	r3, [pc, #68]	@ (800123c <MX_I2C1_Init+0x50>)
 80011f8:	4a12      	ldr	r2, [pc, #72]	@ (8001244 <MX_I2C1_Init+0x58>)
 80011fa:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80011fc:	4b0f      	ldr	r3, [pc, #60]	@ (800123c <MX_I2C1_Init+0x50>)
 80011fe:	2200      	movs	r2, #0
 8001200:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001202:	4b0e      	ldr	r3, [pc, #56]	@ (800123c <MX_I2C1_Init+0x50>)
 8001204:	2200      	movs	r2, #0
 8001206:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001208:	4b0c      	ldr	r3, [pc, #48]	@ (800123c <MX_I2C1_Init+0x50>)
 800120a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800120e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001210:	4b0a      	ldr	r3, [pc, #40]	@ (800123c <MX_I2C1_Init+0x50>)
 8001212:	2200      	movs	r2, #0
 8001214:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001216:	4b09      	ldr	r3, [pc, #36]	@ (800123c <MX_I2C1_Init+0x50>)
 8001218:	2200      	movs	r2, #0
 800121a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800121c:	4b07      	ldr	r3, [pc, #28]	@ (800123c <MX_I2C1_Init+0x50>)
 800121e:	2200      	movs	r2, #0
 8001220:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001222:	4b06      	ldr	r3, [pc, #24]	@ (800123c <MX_I2C1_Init+0x50>)
 8001224:	2200      	movs	r2, #0
 8001226:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001228:	4804      	ldr	r0, [pc, #16]	@ (800123c <MX_I2C1_Init+0x50>)
 800122a:	f001 fa55 	bl	80026d8 <HAL_I2C_Init>
 800122e:	4603      	mov	r3, r0
 8001230:	2b00      	cmp	r3, #0
 8001232:	d001      	beq.n	8001238 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001234:	f000 f9ab 	bl	800158e <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001238:	bf00      	nop
 800123a:	bd80      	pop	{r7, pc}
 800123c:	20000208 	.word	0x20000208
 8001240:	40005400 	.word	0x40005400
 8001244:	00061a80 	.word	0x00061a80

08001248 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001248:	b580      	push	{r7, lr}
 800124a:	b088      	sub	sp, #32
 800124c:	af00      	add	r7, sp, #0
 800124e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001250:	f107 0310 	add.w	r3, r7, #16
 8001254:	2200      	movs	r2, #0
 8001256:	601a      	str	r2, [r3, #0]
 8001258:	605a      	str	r2, [r3, #4]
 800125a:	609a      	str	r2, [r3, #8]
 800125c:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	4a15      	ldr	r2, [pc, #84]	@ (80012b8 <HAL_I2C_MspInit+0x70>)
 8001264:	4293      	cmp	r3, r2
 8001266:	d123      	bne.n	80012b0 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001268:	4b14      	ldr	r3, [pc, #80]	@ (80012bc <HAL_I2C_MspInit+0x74>)
 800126a:	699b      	ldr	r3, [r3, #24]
 800126c:	4a13      	ldr	r2, [pc, #76]	@ (80012bc <HAL_I2C_MspInit+0x74>)
 800126e:	f043 0308 	orr.w	r3, r3, #8
 8001272:	6193      	str	r3, [r2, #24]
 8001274:	4b11      	ldr	r3, [pc, #68]	@ (80012bc <HAL_I2C_MspInit+0x74>)
 8001276:	699b      	ldr	r3, [r3, #24]
 8001278:	f003 0308 	and.w	r3, r3, #8
 800127c:	60fb      	str	r3, [r7, #12]
 800127e:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001280:	23c0      	movs	r3, #192	@ 0xc0
 8001282:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001284:	2312      	movs	r3, #18
 8001286:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001288:	2303      	movs	r3, #3
 800128a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800128c:	f107 0310 	add.w	r3, r7, #16
 8001290:	4619      	mov	r1, r3
 8001292:	480b      	ldr	r0, [pc, #44]	@ (80012c0 <HAL_I2C_MspInit+0x78>)
 8001294:	f001 f848 	bl	8002328 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001298:	4b08      	ldr	r3, [pc, #32]	@ (80012bc <HAL_I2C_MspInit+0x74>)
 800129a:	69db      	ldr	r3, [r3, #28]
 800129c:	4a07      	ldr	r2, [pc, #28]	@ (80012bc <HAL_I2C_MspInit+0x74>)
 800129e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80012a2:	61d3      	str	r3, [r2, #28]
 80012a4:	4b05      	ldr	r3, [pc, #20]	@ (80012bc <HAL_I2C_MspInit+0x74>)
 80012a6:	69db      	ldr	r3, [r3, #28]
 80012a8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80012ac:	60bb      	str	r3, [r7, #8]
 80012ae:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80012b0:	bf00      	nop
 80012b2:	3720      	adds	r7, #32
 80012b4:	46bd      	mov	sp, r7
 80012b6:	bd80      	pop	{r7, pc}
 80012b8:	40005400 	.word	0x40005400
 80012bc:	40021000 	.word	0x40021000
 80012c0:	40010c00 	.word	0x40010c00

080012c4 <XOR_Cipher>:

RadioPacket myPacket;
uint8_t rx_data[32];

// Prosta funkcja szyfrujca/deszyfrujca (XOR)
void XOR_Cipher(uint8_t* data, uint16_t len) {
 80012c4:	b480      	push	{r7}
 80012c6:	b085      	sub	sp, #20
 80012c8:	af00      	add	r7, sp, #0
 80012ca:	6078      	str	r0, [r7, #4]
 80012cc:	460b      	mov	r3, r1
 80012ce:	807b      	strh	r3, [r7, #2]
    for(int i=0; i<len; i++) {
 80012d0:	2300      	movs	r3, #0
 80012d2:	60fb      	str	r3, [r7, #12]
 80012d4:	e00e      	b.n	80012f4 <XOR_Cipher+0x30>
        data[i] ^= CRYPTO_KEY;
 80012d6:	68fb      	ldr	r3, [r7, #12]
 80012d8:	687a      	ldr	r2, [r7, #4]
 80012da:	4413      	add	r3, r2
 80012dc:	781b      	ldrb	r3, [r3, #0]
 80012de:	68fa      	ldr	r2, [r7, #12]
 80012e0:	6879      	ldr	r1, [r7, #4]
 80012e2:	440a      	add	r2, r1
 80012e4:	f083 035a 	eor.w	r3, r3, #90	@ 0x5a
 80012e8:	43db      	mvns	r3, r3
 80012ea:	b2db      	uxtb	r3, r3
 80012ec:	7013      	strb	r3, [r2, #0]
    for(int i=0; i<len; i++) {
 80012ee:	68fb      	ldr	r3, [r7, #12]
 80012f0:	3301      	adds	r3, #1
 80012f2:	60fb      	str	r3, [r7, #12]
 80012f4:	887b      	ldrh	r3, [r7, #2]
 80012f6:	68fa      	ldr	r2, [r7, #12]
 80012f8:	429a      	cmp	r2, r3
 80012fa:	dbec      	blt.n	80012d6 <XOR_Cipher+0x12>
    }
}
 80012fc:	bf00      	nop
 80012fe:	bf00      	nop
 8001300:	3714      	adds	r7, #20
 8001302:	46bd      	mov	sp, r7
 8001304:	bc80      	pop	{r7}
 8001306:	4770      	bx	lr

08001308 <Calc_CRC>:

// CRC
uint16_t Calc_CRC(uint8_t* data, uint16_t len) {
 8001308:	b480      	push	{r7}
 800130a:	b085      	sub	sp, #20
 800130c:	af00      	add	r7, sp, #0
 800130e:	6078      	str	r0, [r7, #4]
 8001310:	460b      	mov	r3, r1
 8001312:	807b      	strh	r3, [r7, #2]
    uint16_t sum = 0;
 8001314:	2300      	movs	r3, #0
 8001316:	81fb      	strh	r3, [r7, #14]
    for(int i=0; i<len; i++) {
 8001318:	2300      	movs	r3, #0
 800131a:	60bb      	str	r3, [r7, #8]
 800131c:	e00a      	b.n	8001334 <Calc_CRC+0x2c>
        sum += data[i];
 800131e:	68bb      	ldr	r3, [r7, #8]
 8001320:	687a      	ldr	r2, [r7, #4]
 8001322:	4413      	add	r3, r2
 8001324:	781b      	ldrb	r3, [r3, #0]
 8001326:	461a      	mov	r2, r3
 8001328:	89fb      	ldrh	r3, [r7, #14]
 800132a:	4413      	add	r3, r2
 800132c:	81fb      	strh	r3, [r7, #14]
    for(int i=0; i<len; i++) {
 800132e:	68bb      	ldr	r3, [r7, #8]
 8001330:	3301      	adds	r3, #1
 8001332:	60bb      	str	r3, [r7, #8]
 8001334:	887b      	ldrh	r3, [r7, #2]
 8001336:	68ba      	ldr	r2, [r7, #8]
 8001338:	429a      	cmp	r2, r3
 800133a:	dbf0      	blt.n	800131e <Calc_CRC+0x16>
    }
    return sum;
 800133c:	89fb      	ldrh	r3, [r7, #14]
}
 800133e:	4618      	mov	r0, r3
 8001340:	3714      	adds	r7, #20
 8001342:	46bd      	mov	sp, r7
 8001344:	bc80      	pop	{r7}
 8001346:	4770      	bx	lr

08001348 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001348:	b580      	push	{r7, lr}
 800134a:	b08a      	sub	sp, #40	@ 0x28
 800134c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800134e:	f000 fddf 	bl	8001f10 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001352:	f000 f8d7 	bl	8001504 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001356:	f7ff fec1 	bl	80010dc <MX_GPIO_Init>
  MX_SPI1_Init();
 800135a:	f000 f91f 	bl	800159c <MX_SPI1_Init>
  MX_TIM2_Init();
 800135e:	f000 fd41 	bl	8001de4 <MX_TIM2_Init>
  MX_I2C1_Init();
 8001362:	f7ff ff43 	bl	80011ec <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */

  // --- INICJALIZACJA OLED ---
    // Ekran 0.91" (128x32)
    ssd1306_Init(&hi2c1);
 8001366:	4859      	ldr	r0, [pc, #356]	@ (80014cc <main+0x184>)
 8001368:	f000 f9b8 	bl	80016dc <ssd1306_Init>
    ssd1306_Fill(Black);
 800136c:	2000      	movs	r0, #0
 800136e:	f000 fa85 	bl	800187c <ssd1306_Fill>
    ssd1306_SetCursor(0, 0);
 8001372:	2100      	movs	r1, #0
 8001374:	2000      	movs	r0, #0
 8001376:	f000 fbdb 	bl	8001b30 <ssd1306_SetCursor>
    ssd1306_WriteString("Oczekuje...", Font_11x18, White);
 800137a:	4a55      	ldr	r2, [pc, #340]	@ (80014d0 <main+0x188>)
 800137c:	2301      	movs	r3, #1
 800137e:	ca06      	ldmia	r2, {r1, r2}
 8001380:	4854      	ldr	r0, [pc, #336]	@ (80014d4 <main+0x18c>)
 8001382:	f000 fbaf 	bl	8001ae4 <ssd1306_WriteString>
    ssd1306_UpdateScreen(&hi2c1);
 8001386:	4851      	ldr	r0, [pc, #324]	@ (80014cc <main+0x184>)
 8001388:	f000 fa9a 	bl	80018c0 <ssd1306_UpdateScreen>

  // --- INICJALIZACJA NRF24 ---
  csn_high();
 800138c:	f7ff fbf2 	bl	8000b74 <csn_high>
  ce_high();
 8001390:	f7ff fc08 	bl	8000ba4 <ce_high>
  HAL_Delay(100);
 8001394:	2064      	movs	r0, #100	@ 0x64
 8001396:	f000 fe1d 	bl	8001fd4 <HAL_Delay>

  nrf24_init();
 800139a:	f7ff fe8f 	bl	80010bc <nrf24_init>
  nrf24_tx_pwr(3);          // Max moc
 800139e:	2003      	movs	r0, #3
 80013a0:	f7ff fc88 	bl	8000cb4 <nrf24_tx_pwr>
  nrf24_data_rate(0);       // 1Mbps
 80013a4:	2000      	movs	r0, #0
 80013a6:	f7ff fcac 	bl	8000d02 <nrf24_data_rate>
  nrf24_set_channel(81);
 80013aa:	2051      	movs	r0, #81	@ 0x51
 80013ac:	f7ff fcd7 	bl	8000d5e <nrf24_set_channel>
  nrf24_set_addr_width(5);
 80013b0:	2005      	movs	r0, #5
 80013b2:	f7ff fd9f 	bl	8000ef4 <nrf24_set_addr_width>
  nrf24_open_rx_pipe(1, rx_address);
 80013b6:	4948      	ldr	r1, [pc, #288]	@ (80014d8 <main+0x190>)
 80013b8:	2001      	movs	r0, #1
 80013ba:	f7ff fd2d 	bl	8000e18 <nrf24_open_rx_pipe>
  nrf24_pipe_pld_size(1, sizeof(RadioPacket));
 80013be:	210a      	movs	r1, #10
 80013c0:	2001      	movs	r0, #1
 80013c2:	f7ff fcdb 	bl	8000d7c <nrf24_pipe_pld_size>
  memset(rx_data, 0, 32);
 80013c6:	2220      	movs	r2, #32
 80013c8:	2100      	movs	r1, #0
 80013ca:	4844      	ldr	r0, [pc, #272]	@ (80014dc <main+0x194>)
 80013cc:	f004 faab 	bl	8005926 <memset>
  nrf24_listen();      // Tryb nadajnika
 80013d0:	f7ff fe1e 	bl	8001010 <nrf24_listen>
  char oled_buf[32]; // Bufor pomocniczy do tworzenia napisw (sprintf)

  while (1)
    {
        // Sprawd, czy co przyszo
        if(nrf24_data_available())
 80013d4:	f7ff fe38 	bl	8001048 <nrf24_data_available>
 80013d8:	4603      	mov	r3, r0
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d071      	beq.n	80014c2 <main+0x17a>
        {
            // 1. Odbierz dane (zaszyfrowana struktura)
            nrf24_receive(rx_data, sizeof(RadioPacket));
 80013de:	210a      	movs	r1, #10
 80013e0:	483e      	ldr	r0, [pc, #248]	@ (80014dc <main+0x194>)
 80013e2:	f7ff fe47 	bl	8001074 <nrf24_receive>

            // 2. ODSZYFRUJ (XOR)
            // Przywracamy dane do formy czytelnej dla procesora
            XOR_Cipher(rx_data, sizeof(RadioPacket));
 80013e6:	210a      	movs	r1, #10
 80013e8:	483c      	ldr	r0, [pc, #240]	@ (80014dc <main+0x194>)
 80013ea:	f7ff ff6b 	bl	80012c4 <XOR_Cipher>

            // 3. Skopiuj surowe bajty do struktury, eby mie do nich atwy dostp
            memcpy(&myPacket, rx_data, sizeof(RadioPacket));
 80013ee:	4b3c      	ldr	r3, [pc, #240]	@ (80014e0 <main+0x198>)
 80013f0:	4a3a      	ldr	r2, [pc, #232]	@ (80014dc <main+0x194>)
 80013f2:	ca07      	ldmia	r2, {r0, r1, r2}
 80013f4:	c303      	stmia	r3!, {r0, r1}
 80013f6:	801a      	strh	r2, [r3, #0]

            // 4. Sprawd Sum Kontroln (CRC)
            // Liczymy CRC z tego co odebralimy (bez ostatnich 2 bajtw, ktre s CRC)
            uint16_t calculated_crc = Calc_CRC((uint8_t*)&myPacket, sizeof(RadioPacket) - 2);
 80013f8:	2108      	movs	r1, #8
 80013fa:	4839      	ldr	r0, [pc, #228]	@ (80014e0 <main+0x198>)
 80013fc:	f7ff ff84 	bl	8001308 <Calc_CRC>
 8001400:	4603      	mov	r3, r0
 8001402:	84fb      	strh	r3, [r7, #38]	@ 0x26

            ssd1306_Fill(Black);
 8001404:	2000      	movs	r0, #0
 8001406:	f000 fa39 	bl	800187c <ssd1306_Fill>

            if (calculated_crc == myPacket.crc)
 800140a:	4b35      	ldr	r3, [pc, #212]	@ (80014e0 <main+0x198>)
 800140c:	891b      	ldrh	r3, [r3, #8]
 800140e:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8001410:	429a      	cmp	r2, r3
 8001412:	d13f      	bne.n	8001494 <main+0x14c>
                      {
                          // --- DANE POPRAWNE ---
                          if(myPacket.temperature <= -900.0f) // Sprawdzenie bdu czujnika
 8001414:	4b32      	ldr	r3, [pc, #200]	@ (80014e0 <main+0x198>)
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	4932      	ldr	r1, [pc, #200]	@ (80014e4 <main+0x19c>)
 800141a:	4618      	mov	r0, r3
 800141c:	f7ff fb8c 	bl	8000b38 <__aeabi_fcmple>
 8001420:	4603      	mov	r3, r0
 8001422:	2b00      	cmp	r3, #0
 8001424:	d00a      	beq.n	800143c <main+0xf4>
                          {
                              ssd1306_SetCursor(0, 5);
 8001426:	2105      	movs	r1, #5
 8001428:	2000      	movs	r0, #0
 800142a:	f000 fb81 	bl	8001b30 <ssd1306_SetCursor>
                              ssd1306_WriteString("Sensor Error!", Font_11x18, White);
 800142e:	4a28      	ldr	r2, [pc, #160]	@ (80014d0 <main+0x188>)
 8001430:	2301      	movs	r3, #1
 8001432:	ca06      	ldmia	r2, {r1, r2}
 8001434:	482c      	ldr	r0, [pc, #176]	@ (80014e8 <main+0x1a0>)
 8001436:	f000 fb55 	bl	8001ae4 <ssd1306_WriteString>
 800143a:	e025      	b.n	8001488 <main+0x140>
                          }
                          else
                          {
                              // Wywietl ID pakietu
                              sprintf(oled_buf, "Pck: %lu", myPacket.packet_id);
 800143c:	4b28      	ldr	r3, [pc, #160]	@ (80014e0 <main+0x198>)
 800143e:	685a      	ldr	r2, [r3, #4]
 8001440:	1d3b      	adds	r3, r7, #4
 8001442:	492a      	ldr	r1, [pc, #168]	@ (80014ec <main+0x1a4>)
 8001444:	4618      	mov	r0, r3
 8001446:	f004 fa09 	bl	800585c <siprintf>
                              ssd1306_SetCursor(0, 0);
 800144a:	2100      	movs	r1, #0
 800144c:	2000      	movs	r0, #0
 800144e:	f000 fb6f 	bl	8001b30 <ssd1306_SetCursor>
                              ssd1306_WriteString(oled_buf, Font_7x10, White);
 8001452:	4a27      	ldr	r2, [pc, #156]	@ (80014f0 <main+0x1a8>)
 8001454:	1d38      	adds	r0, r7, #4
 8001456:	2301      	movs	r3, #1
 8001458:	ca06      	ldmia	r2, {r1, r2}
 800145a:	f000 fb43 	bl	8001ae4 <ssd1306_WriteString>

                              // Wywietl Temperatur
                              sprintf(oled_buf, "%.2f C", myPacket.temperature);
 800145e:	4b20      	ldr	r3, [pc, #128]	@ (80014e0 <main+0x198>)
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	4618      	mov	r0, r3
 8001464:	f7fe ffe0 	bl	8000428 <__aeabi_f2d>
 8001468:	4602      	mov	r2, r0
 800146a:	460b      	mov	r3, r1
 800146c:	1d38      	adds	r0, r7, #4
 800146e:	4921      	ldr	r1, [pc, #132]	@ (80014f4 <main+0x1ac>)
 8001470:	f004 f9f4 	bl	800585c <siprintf>
                              ssd1306_SetCursor(0, 12);
 8001474:	210c      	movs	r1, #12
 8001476:	2000      	movs	r0, #0
 8001478:	f000 fb5a 	bl	8001b30 <ssd1306_SetCursor>
                              ssd1306_WriteString(oled_buf, Font_11x18, White);
 800147c:	4a14      	ldr	r2, [pc, #80]	@ (80014d0 <main+0x188>)
 800147e:	1d38      	adds	r0, r7, #4
 8001480:	2301      	movs	r3, #1
 8001482:	ca06      	ldmia	r2, {r1, r2}
 8001484:	f000 fb2e 	bl	8001ae4 <ssd1306_WriteString>
                          }
                          HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8001488:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800148c:	481a      	ldr	r0, [pc, #104]	@ (80014f8 <main+0x1b0>)
 800148e:	f001 f8e7 	bl	8002660 <HAL_GPIO_TogglePin>
 8001492:	e013      	b.n	80014bc <main+0x174>
                      }
                      else
                      {
                          // --- BD CRC ---
                          ssd1306_SetCursor(0, 0);
 8001494:	2100      	movs	r1, #0
 8001496:	2000      	movs	r0, #0
 8001498:	f000 fb4a 	bl	8001b30 <ssd1306_SetCursor>
                          ssd1306_WriteString("SEC ERROR", Font_7x10, White);
 800149c:	4a14      	ldr	r2, [pc, #80]	@ (80014f0 <main+0x1a8>)
 800149e:	2301      	movs	r3, #1
 80014a0:	ca06      	ldmia	r2, {r1, r2}
 80014a2:	4816      	ldr	r0, [pc, #88]	@ (80014fc <main+0x1b4>)
 80014a4:	f000 fb1e 	bl	8001ae4 <ssd1306_WriteString>

                          ssd1306_SetCursor(0, 12);
 80014a8:	210c      	movs	r1, #12
 80014aa:	2000      	movs	r0, #0
 80014ac:	f000 fb40 	bl	8001b30 <ssd1306_SetCursor>
                          ssd1306_WriteString("Bad Key/CRC", Font_11x18, White);
 80014b0:	4a07      	ldr	r2, [pc, #28]	@ (80014d0 <main+0x188>)
 80014b2:	2301      	movs	r3, #1
 80014b4:	ca06      	ldmia	r2, {r1, r2}
 80014b6:	4812      	ldr	r0, [pc, #72]	@ (8001500 <main+0x1b8>)
 80014b8:	f000 fb14 	bl	8001ae4 <ssd1306_WriteString>
                      }

                      // 5. Wylij na ekran (tylko tutaj!)
                      ssd1306_UpdateScreen(&hi2c1);
 80014bc:	4803      	ldr	r0, [pc, #12]	@ (80014cc <main+0x184>)
 80014be:	f000 f9ff 	bl	80018c0 <ssd1306_UpdateScreen>
                  }

                  HAL_Delay(1);
 80014c2:	2001      	movs	r0, #1
 80014c4:	f000 fd86 	bl	8001fd4 <HAL_Delay>
        if(nrf24_data_available())
 80014c8:	e784      	b.n	80013d4 <main+0x8c>
 80014ca:	bf00      	nop
 80014cc:	20000208 	.word	0x20000208
 80014d0:	20000008 	.word	0x20000008
 80014d4:	08007af0 	.word	0x08007af0
 80014d8:	20000010 	.word	0x20000010
 80014dc:	20000268 	.word	0x20000268
 80014e0:	2000025c 	.word	0x2000025c
 80014e4:	c4610000 	.word	0xc4610000
 80014e8:	08007afc 	.word	0x08007afc
 80014ec:	08007b0c 	.word	0x08007b0c
 80014f0:	20000000 	.word	0x20000000
 80014f4:	08007b18 	.word	0x08007b18
 80014f8:	40011000 	.word	0x40011000
 80014fc:	08007b20 	.word	0x08007b20
 8001500:	08007b2c 	.word	0x08007b2c

08001504 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001504:	b580      	push	{r7, lr}
 8001506:	b090      	sub	sp, #64	@ 0x40
 8001508:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800150a:	f107 0318 	add.w	r3, r7, #24
 800150e:	2228      	movs	r2, #40	@ 0x28
 8001510:	2100      	movs	r1, #0
 8001512:	4618      	mov	r0, r3
 8001514:	f004 fa07 	bl	8005926 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001518:	1d3b      	adds	r3, r7, #4
 800151a:	2200      	movs	r2, #0
 800151c:	601a      	str	r2, [r3, #0]
 800151e:	605a      	str	r2, [r3, #4]
 8001520:	609a      	str	r2, [r3, #8]
 8001522:	60da      	str	r2, [r3, #12]
 8001524:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001526:	2301      	movs	r3, #1
 8001528:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800152a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800152e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001530:	2300      	movs	r3, #0
 8001532:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001534:	2301      	movs	r3, #1
 8001536:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001538:	2302      	movs	r3, #2
 800153a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800153c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001540:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001542:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8001546:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001548:	f107 0318 	add.w	r3, r7, #24
 800154c:	4618      	mov	r0, r3
 800154e:	f001 fd6f 	bl	8003030 <HAL_RCC_OscConfig>
 8001552:	4603      	mov	r3, r0
 8001554:	2b00      	cmp	r3, #0
 8001556:	d001      	beq.n	800155c <SystemClock_Config+0x58>
  {
    Error_Handler();
 8001558:	f000 f819 	bl	800158e <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800155c:	230f      	movs	r3, #15
 800155e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001560:	2302      	movs	r3, #2
 8001562:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001564:	2300      	movs	r3, #0
 8001566:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001568:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800156c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800156e:	2300      	movs	r3, #0
 8001570:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001572:	1d3b      	adds	r3, r7, #4
 8001574:	2102      	movs	r1, #2
 8001576:	4618      	mov	r0, r3
 8001578:	f001 ffdc 	bl	8003534 <HAL_RCC_ClockConfig>
 800157c:	4603      	mov	r3, r0
 800157e:	2b00      	cmp	r3, #0
 8001580:	d001      	beq.n	8001586 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8001582:	f000 f804 	bl	800158e <Error_Handler>
  }
}
 8001586:	bf00      	nop
 8001588:	3740      	adds	r7, #64	@ 0x40
 800158a:	46bd      	mov	sp, r7
 800158c:	bd80      	pop	{r7, pc}

0800158e <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800158e:	b480      	push	{r7}
 8001590:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001592:	b672      	cpsid	i
}
 8001594:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001596:	bf00      	nop
 8001598:	e7fd      	b.n	8001596 <Error_Handler+0x8>
	...

0800159c <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80015a0:	4b17      	ldr	r3, [pc, #92]	@ (8001600 <MX_SPI1_Init+0x64>)
 80015a2:	4a18      	ldr	r2, [pc, #96]	@ (8001604 <MX_SPI1_Init+0x68>)
 80015a4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80015a6:	4b16      	ldr	r3, [pc, #88]	@ (8001600 <MX_SPI1_Init+0x64>)
 80015a8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80015ac:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80015ae:	4b14      	ldr	r3, [pc, #80]	@ (8001600 <MX_SPI1_Init+0x64>)
 80015b0:	2200      	movs	r2, #0
 80015b2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80015b4:	4b12      	ldr	r3, [pc, #72]	@ (8001600 <MX_SPI1_Init+0x64>)
 80015b6:	2200      	movs	r2, #0
 80015b8:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80015ba:	4b11      	ldr	r3, [pc, #68]	@ (8001600 <MX_SPI1_Init+0x64>)
 80015bc:	2200      	movs	r2, #0
 80015be:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80015c0:	4b0f      	ldr	r3, [pc, #60]	@ (8001600 <MX_SPI1_Init+0x64>)
 80015c2:	2200      	movs	r2, #0
 80015c4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80015c6:	4b0e      	ldr	r3, [pc, #56]	@ (8001600 <MX_SPI1_Init+0x64>)
 80015c8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80015cc:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80015ce:	4b0c      	ldr	r3, [pc, #48]	@ (8001600 <MX_SPI1_Init+0x64>)
 80015d0:	2210      	movs	r2, #16
 80015d2:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80015d4:	4b0a      	ldr	r3, [pc, #40]	@ (8001600 <MX_SPI1_Init+0x64>)
 80015d6:	2200      	movs	r2, #0
 80015d8:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80015da:	4b09      	ldr	r3, [pc, #36]	@ (8001600 <MX_SPI1_Init+0x64>)
 80015dc:	2200      	movs	r2, #0
 80015de:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80015e0:	4b07      	ldr	r3, [pc, #28]	@ (8001600 <MX_SPI1_Init+0x64>)
 80015e2:	2200      	movs	r2, #0
 80015e4:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80015e6:	4b06      	ldr	r3, [pc, #24]	@ (8001600 <MX_SPI1_Init+0x64>)
 80015e8:	220a      	movs	r2, #10
 80015ea:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80015ec:	4804      	ldr	r0, [pc, #16]	@ (8001600 <MX_SPI1_Init+0x64>)
 80015ee:	f002 f91b 	bl	8003828 <HAL_SPI_Init>
 80015f2:	4603      	mov	r3, r0
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d001      	beq.n	80015fc <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80015f8:	f7ff ffc9 	bl	800158e <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80015fc:	bf00      	nop
 80015fe:	bd80      	pop	{r7, pc}
 8001600:	20000288 	.word	0x20000288
 8001604:	40013000 	.word	0x40013000

08001608 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001608:	b580      	push	{r7, lr}
 800160a:	b088      	sub	sp, #32
 800160c:	af00      	add	r7, sp, #0
 800160e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001610:	f107 0310 	add.w	r3, r7, #16
 8001614:	2200      	movs	r2, #0
 8001616:	601a      	str	r2, [r3, #0]
 8001618:	605a      	str	r2, [r3, #4]
 800161a:	609a      	str	r2, [r3, #8]
 800161c:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI1)
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	4a1f      	ldr	r2, [pc, #124]	@ (80016a0 <HAL_SPI_MspInit+0x98>)
 8001624:	4293      	cmp	r3, r2
 8001626:	d137      	bne.n	8001698 <HAL_SPI_MspInit+0x90>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001628:	4b1e      	ldr	r3, [pc, #120]	@ (80016a4 <HAL_SPI_MspInit+0x9c>)
 800162a:	699b      	ldr	r3, [r3, #24]
 800162c:	4a1d      	ldr	r2, [pc, #116]	@ (80016a4 <HAL_SPI_MspInit+0x9c>)
 800162e:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001632:	6193      	str	r3, [r2, #24]
 8001634:	4b1b      	ldr	r3, [pc, #108]	@ (80016a4 <HAL_SPI_MspInit+0x9c>)
 8001636:	699b      	ldr	r3, [r3, #24]
 8001638:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800163c:	60fb      	str	r3, [r7, #12]
 800163e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001640:	4b18      	ldr	r3, [pc, #96]	@ (80016a4 <HAL_SPI_MspInit+0x9c>)
 8001642:	699b      	ldr	r3, [r3, #24]
 8001644:	4a17      	ldr	r2, [pc, #92]	@ (80016a4 <HAL_SPI_MspInit+0x9c>)
 8001646:	f043 0304 	orr.w	r3, r3, #4
 800164a:	6193      	str	r3, [r2, #24]
 800164c:	4b15      	ldr	r3, [pc, #84]	@ (80016a4 <HAL_SPI_MspInit+0x9c>)
 800164e:	699b      	ldr	r3, [r3, #24]
 8001650:	f003 0304 	and.w	r3, r3, #4
 8001654:	60bb      	str	r3, [r7, #8]
 8001656:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8001658:	23a0      	movs	r3, #160	@ 0xa0
 800165a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800165c:	2302      	movs	r3, #2
 800165e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001660:	2303      	movs	r3, #3
 8001662:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001664:	f107 0310 	add.w	r3, r7, #16
 8001668:	4619      	mov	r1, r3
 800166a:	480f      	ldr	r0, [pc, #60]	@ (80016a8 <HAL_SPI_MspInit+0xa0>)
 800166c:	f000 fe5c 	bl	8002328 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001670:	2340      	movs	r3, #64	@ 0x40
 8001672:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001674:	2300      	movs	r3, #0
 8001676:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001678:	2300      	movs	r3, #0
 800167a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800167c:	f107 0310 	add.w	r3, r7, #16
 8001680:	4619      	mov	r1, r3
 8001682:	4809      	ldr	r0, [pc, #36]	@ (80016a8 <HAL_SPI_MspInit+0xa0>)
 8001684:	f000 fe50 	bl	8002328 <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8001688:	2200      	movs	r2, #0
 800168a:	2100      	movs	r1, #0
 800168c:	2023      	movs	r0, #35	@ 0x23
 800168e:	f000 fd9c 	bl	80021ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8001692:	2023      	movs	r0, #35	@ 0x23
 8001694:	f000 fdb5 	bl	8002202 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8001698:	bf00      	nop
 800169a:	3720      	adds	r7, #32
 800169c:	46bd      	mov	sp, r7
 800169e:	bd80      	pop	{r7, pc}
 80016a0:	40013000 	.word	0x40013000
 80016a4:	40021000 	.word	0x40021000
 80016a8:	40010800 	.word	0x40010800

080016ac <ssd1306_WriteCommand>:

//
//  Send a byte to the command register
//
static uint8_t ssd1306_WriteCommand(I2C_HandleTypeDef *hi2c, uint8_t command)
{
 80016ac:	b580      	push	{r7, lr}
 80016ae:	b086      	sub	sp, #24
 80016b0:	af04      	add	r7, sp, #16
 80016b2:	6078      	str	r0, [r7, #4]
 80016b4:	460b      	mov	r3, r1
 80016b6:	70fb      	strb	r3, [r7, #3]
    return HAL_I2C_Mem_Write(hi2c, SSD1306_I2C_ADDR, 0x00, 1, &command, 1, 10);
 80016b8:	230a      	movs	r3, #10
 80016ba:	9302      	str	r3, [sp, #8]
 80016bc:	2301      	movs	r3, #1
 80016be:	9301      	str	r3, [sp, #4]
 80016c0:	1cfb      	adds	r3, r7, #3
 80016c2:	9300      	str	r3, [sp, #0]
 80016c4:	2301      	movs	r3, #1
 80016c6:	2200      	movs	r2, #0
 80016c8:	2178      	movs	r1, #120	@ 0x78
 80016ca:	6878      	ldr	r0, [r7, #4]
 80016cc:	f001 f948 	bl	8002960 <HAL_I2C_Mem_Write>
 80016d0:	4603      	mov	r3, r0
}
 80016d2:	4618      	mov	r0, r3
 80016d4:	3708      	adds	r7, #8
 80016d6:	46bd      	mov	sp, r7
 80016d8:	bd80      	pop	{r7, pc}
	...

080016dc <ssd1306_Init>:
//  Initialize the oled screen
//
// PODMIE CA T FUNKCJ W PLIKU ssd1306.c

uint8_t ssd1306_Init(I2C_HandleTypeDef *hi2c)
{
 80016dc:	b580      	push	{r7, lr}
 80016de:	b084      	sub	sp, #16
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	6078      	str	r0, [r7, #4]
    HAL_Delay(100); // Czekamy na start ekranu
 80016e4:	2064      	movs	r0, #100	@ 0x64
 80016e6:	f000 fc75 	bl	8001fd4 <HAL_Delay>

    int status = 0;
 80016ea:	2300      	movs	r3, #0
 80016ec:	60fb      	str	r3, [r7, #12]

    // --- SEKWENCJA INICJALIZACJA DLA 128x32 (0.91") ---

    status += ssd1306_WriteCommand(hi2c, 0xAE); // 1. Display OFF
 80016ee:	21ae      	movs	r1, #174	@ 0xae
 80016f0:	6878      	ldr	r0, [r7, #4]
 80016f2:	f7ff ffdb 	bl	80016ac <ssd1306_WriteCommand>
 80016f6:	4603      	mov	r3, r0
 80016f8:	461a      	mov	r2, r3
 80016fa:	68fb      	ldr	r3, [r7, #12]
 80016fc:	4413      	add	r3, r2
 80016fe:	60fb      	str	r3, [r7, #12]

    status += ssd1306_WriteCommand(hi2c, 0xA8); // 2. Set Multiplex Ratio
 8001700:	21a8      	movs	r1, #168	@ 0xa8
 8001702:	6878      	ldr	r0, [r7, #4]
 8001704:	f7ff ffd2 	bl	80016ac <ssd1306_WriteCommand>
 8001708:	4603      	mov	r3, r0
 800170a:	461a      	mov	r2, r3
 800170c:	68fb      	ldr	r3, [r7, #12]
 800170e:	4413      	add	r3, r2
 8001710:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x1F); //    0x1F = 32 linie (dla 128x32)
 8001712:	211f      	movs	r1, #31
 8001714:	6878      	ldr	r0, [r7, #4]
 8001716:	f7ff ffc9 	bl	80016ac <ssd1306_WriteCommand>
 800171a:	4603      	mov	r3, r0
 800171c:	461a      	mov	r2, r3
 800171e:	68fb      	ldr	r3, [r7, #12]
 8001720:	4413      	add	r3, r2
 8001722:	60fb      	str	r3, [r7, #12]

    status += ssd1306_WriteCommand(hi2c, 0xD3); // 3. Set Display Offset
 8001724:	21d3      	movs	r1, #211	@ 0xd3
 8001726:	6878      	ldr	r0, [r7, #4]
 8001728:	f7ff ffc0 	bl	80016ac <ssd1306_WriteCommand>
 800172c:	4603      	mov	r3, r0
 800172e:	461a      	mov	r2, r3
 8001730:	68fb      	ldr	r3, [r7, #12]
 8001732:	4413      	add	r3, r2
 8001734:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x00); //    0 offset
 8001736:	2100      	movs	r1, #0
 8001738:	6878      	ldr	r0, [r7, #4]
 800173a:	f7ff ffb7 	bl	80016ac <ssd1306_WriteCommand>
 800173e:	4603      	mov	r3, r0
 8001740:	461a      	mov	r2, r3
 8001742:	68fb      	ldr	r3, [r7, #12]
 8001744:	4413      	add	r3, r2
 8001746:	60fb      	str	r3, [r7, #12]

    status += ssd1306_WriteCommand(hi2c, 0x40); // 4. Set Display Start Line (0)
 8001748:	2140      	movs	r1, #64	@ 0x40
 800174a:	6878      	ldr	r0, [r7, #4]
 800174c:	f7ff ffae 	bl	80016ac <ssd1306_WriteCommand>
 8001750:	4603      	mov	r3, r0
 8001752:	461a      	mov	r2, r3
 8001754:	68fb      	ldr	r3, [r7, #12]
 8001756:	4413      	add	r3, r2
 8001758:	60fb      	str	r3, [r7, #12]

    status += ssd1306_WriteCommand(hi2c, 0xA1); // 5. Set Segment Re-map (Obraca obraz w poziomie)
 800175a:	21a1      	movs	r1, #161	@ 0xa1
 800175c:	6878      	ldr	r0, [r7, #4]
 800175e:	f7ff ffa5 	bl	80016ac <ssd1306_WriteCommand>
 8001762:	4603      	mov	r3, r0
 8001764:	461a      	mov	r2, r3
 8001766:	68fb      	ldr	r3, [r7, #12]
 8001768:	4413      	add	r3, r2
 800176a:	60fb      	str	r3, [r7, #12]
    // Jeli obraz bdzie lustrzanym odbiciem, zmie 0xA1 na 0xA0

    status += ssd1306_WriteCommand(hi2c, 0xC8); // 6. Set COM Output Scan Direction (Obraca w pionie)
 800176c:	21c8      	movs	r1, #200	@ 0xc8
 800176e:	6878      	ldr	r0, [r7, #4]
 8001770:	f7ff ff9c 	bl	80016ac <ssd1306_WriteCommand>
 8001774:	4603      	mov	r3, r0
 8001776:	461a      	mov	r2, r3
 8001778:	68fb      	ldr	r3, [r7, #12]
 800177a:	4413      	add	r3, r2
 800177c:	60fb      	str	r3, [r7, #12]
    // Jeli obraz bdzie "do gry nogami", zmie 0xC8 na 0xC0

    status += ssd1306_WriteCommand(hi2c, 0xDA); // 7. Set COM Pins Hardware Configuration
 800177e:	21da      	movs	r1, #218	@ 0xda
 8001780:	6878      	ldr	r0, [r7, #4]
 8001782:	f7ff ff93 	bl	80016ac <ssd1306_WriteCommand>
 8001786:	4603      	mov	r3, r0
 8001788:	461a      	mov	r2, r3
 800178a:	68fb      	ldr	r3, [r7, #12]
 800178c:	4413      	add	r3, r2
 800178e:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x02); //    WANE! 0x02 = Sequential, No Remap (Klucz dla 128x32)
 8001790:	2102      	movs	r1, #2
 8001792:	6878      	ldr	r0, [r7, #4]
 8001794:	f7ff ff8a 	bl	80016ac <ssd1306_WriteCommand>
 8001798:	4603      	mov	r3, r0
 800179a:	461a      	mov	r2, r3
 800179c:	68fb      	ldr	r3, [r7, #12]
 800179e:	4413      	add	r3, r2
 80017a0:	60fb      	str	r3, [r7, #12]

    status += ssd1306_WriteCommand(hi2c, 0x81); // 8. Set Contrast Control
 80017a2:	2181      	movs	r1, #129	@ 0x81
 80017a4:	6878      	ldr	r0, [r7, #4]
 80017a6:	f7ff ff81 	bl	80016ac <ssd1306_WriteCommand>
 80017aa:	4603      	mov	r3, r0
 80017ac:	461a      	mov	r2, r3
 80017ae:	68fb      	ldr	r3, [r7, #12]
 80017b0:	4413      	add	r3, r2
 80017b2:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x7F); //    redni kontrast (0x00-0xFF)
 80017b4:	217f      	movs	r1, #127	@ 0x7f
 80017b6:	6878      	ldr	r0, [r7, #4]
 80017b8:	f7ff ff78 	bl	80016ac <ssd1306_WriteCommand>
 80017bc:	4603      	mov	r3, r0
 80017be:	461a      	mov	r2, r3
 80017c0:	68fb      	ldr	r3, [r7, #12]
 80017c2:	4413      	add	r3, r2
 80017c4:	60fb      	str	r3, [r7, #12]

    status += ssd1306_WriteCommand(hi2c, 0xA4); // 9. Entire Display ON (resume)
 80017c6:	21a4      	movs	r1, #164	@ 0xa4
 80017c8:	6878      	ldr	r0, [r7, #4]
 80017ca:	f7ff ff6f 	bl	80016ac <ssd1306_WriteCommand>
 80017ce:	4603      	mov	r3, r0
 80017d0:	461a      	mov	r2, r3
 80017d2:	68fb      	ldr	r3, [r7, #12]
 80017d4:	4413      	add	r3, r2
 80017d6:	60fb      	str	r3, [r7, #12]

    status += ssd1306_WriteCommand(hi2c, 0xA6); // 10. Set Normal Display (0xA7 = inwersja)
 80017d8:	21a6      	movs	r1, #166	@ 0xa6
 80017da:	6878      	ldr	r0, [r7, #4]
 80017dc:	f7ff ff66 	bl	80016ac <ssd1306_WriteCommand>
 80017e0:	4603      	mov	r3, r0
 80017e2:	461a      	mov	r2, r3
 80017e4:	68fb      	ldr	r3, [r7, #12]
 80017e6:	4413      	add	r3, r2
 80017e8:	60fb      	str	r3, [r7, #12]

    status += ssd1306_WriteCommand(hi2c, 0xD5); // 11. Set Osc Frequency
 80017ea:	21d5      	movs	r1, #213	@ 0xd5
 80017ec:	6878      	ldr	r0, [r7, #4]
 80017ee:	f7ff ff5d 	bl	80016ac <ssd1306_WriteCommand>
 80017f2:	4603      	mov	r3, r0
 80017f4:	461a      	mov	r2, r3
 80017f6:	68fb      	ldr	r3, [r7, #12]
 80017f8:	4413      	add	r3, r2
 80017fa:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x80);
 80017fc:	2180      	movs	r1, #128	@ 0x80
 80017fe:	6878      	ldr	r0, [r7, #4]
 8001800:	f7ff ff54 	bl	80016ac <ssd1306_WriteCommand>
 8001804:	4603      	mov	r3, r0
 8001806:	461a      	mov	r2, r3
 8001808:	68fb      	ldr	r3, [r7, #12]
 800180a:	4413      	add	r3, r2
 800180c:	60fb      	str	r3, [r7, #12]

    status += ssd1306_WriteCommand(hi2c, 0x8D); // 12. Charge Pump Setting
 800180e:	218d      	movs	r1, #141	@ 0x8d
 8001810:	6878      	ldr	r0, [r7, #4]
 8001812:	f7ff ff4b 	bl	80016ac <ssd1306_WriteCommand>
 8001816:	4603      	mov	r3, r0
 8001818:	461a      	mov	r2, r3
 800181a:	68fb      	ldr	r3, [r7, #12]
 800181c:	4413      	add	r3, r2
 800181e:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x14); //     Enable Charge Pump (bez tego ekran jest czarny!)
 8001820:	2114      	movs	r1, #20
 8001822:	6878      	ldr	r0, [r7, #4]
 8001824:	f7ff ff42 	bl	80016ac <ssd1306_WriteCommand>
 8001828:	4603      	mov	r3, r0
 800182a:	461a      	mov	r2, r3
 800182c:	68fb      	ldr	r3, [r7, #12]
 800182e:	4413      	add	r3, r2
 8001830:	60fb      	str	r3, [r7, #12]

    status += ssd1306_WriteCommand(hi2c, 0xAF); // 13. Display ON
 8001832:	21af      	movs	r1, #175	@ 0xaf
 8001834:	6878      	ldr	r0, [r7, #4]
 8001836:	f7ff ff39 	bl	80016ac <ssd1306_WriteCommand>
 800183a:	4603      	mov	r3, r0
 800183c:	461a      	mov	r2, r3
 800183e:	68fb      	ldr	r3, [r7, #12]
 8001840:	4413      	add	r3, r2
 8001842:	60fb      	str	r3, [r7, #12]

    if (status != 0) {
 8001844:	68fb      	ldr	r3, [r7, #12]
 8001846:	2b00      	cmp	r3, #0
 8001848:	d001      	beq.n	800184e <ssd1306_Init+0x172>
        return 1;
 800184a:	2301      	movs	r3, #1
 800184c:	e00f      	b.n	800186e <ssd1306_Init+0x192>
    }

    // Wyczy bufor i ekran na start
    ssd1306_Fill(Black);
 800184e:	2000      	movs	r0, #0
 8001850:	f000 f814 	bl	800187c <ssd1306_Fill>
    ssd1306_UpdateScreen(hi2c);
 8001854:	6878      	ldr	r0, [r7, #4]
 8001856:	f000 f833 	bl	80018c0 <ssd1306_UpdateScreen>

    // Reset zmiennych struktury
    SSD1306.CurrentX = 0;
 800185a:	4b07      	ldr	r3, [pc, #28]	@ (8001878 <ssd1306_Init+0x19c>)
 800185c:	2200      	movs	r2, #0
 800185e:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8001860:	4b05      	ldr	r3, [pc, #20]	@ (8001878 <ssd1306_Init+0x19c>)
 8001862:	2200      	movs	r2, #0
 8001864:	805a      	strh	r2, [r3, #2]
    SSD1306.Initialized = 1;
 8001866:	4b04      	ldr	r3, [pc, #16]	@ (8001878 <ssd1306_Init+0x19c>)
 8001868:	2201      	movs	r2, #1
 800186a:	715a      	strb	r2, [r3, #5]

    return 0;
 800186c:	2300      	movs	r3, #0
}
 800186e:	4618      	mov	r0, r3
 8001870:	3710      	adds	r7, #16
 8001872:	46bd      	mov	sp, r7
 8001874:	bd80      	pop	{r7, pc}
 8001876:	bf00      	nop
 8001878:	200004e0 	.word	0x200004e0

0800187c <ssd1306_Fill>:
//
//  Fill the whole screen with the given color
//
void ssd1306_Fill(SSD1306_COLOR color)
{
 800187c:	b480      	push	{r7}
 800187e:	b085      	sub	sp, #20
 8001880:	af00      	add	r7, sp, #0
 8001882:	4603      	mov	r3, r0
 8001884:	71fb      	strb	r3, [r7, #7]
    // Fill screenbuffer with a constant value (color)
    uint32_t i;

    for(i = 0; i < sizeof(SSD1306_Buffer); i++)
 8001886:	2300      	movs	r3, #0
 8001888:	60fb      	str	r3, [r7, #12]
 800188a:	e00d      	b.n	80018a8 <ssd1306_Fill+0x2c>
    {
        SSD1306_Buffer[i] = (color == Black) ? 0x00 : 0xFF;
 800188c:	79fb      	ldrb	r3, [r7, #7]
 800188e:	2b00      	cmp	r3, #0
 8001890:	d101      	bne.n	8001896 <ssd1306_Fill+0x1a>
 8001892:	2100      	movs	r1, #0
 8001894:	e000      	b.n	8001898 <ssd1306_Fill+0x1c>
 8001896:	21ff      	movs	r1, #255	@ 0xff
 8001898:	4a08      	ldr	r2, [pc, #32]	@ (80018bc <ssd1306_Fill+0x40>)
 800189a:	68fb      	ldr	r3, [r7, #12]
 800189c:	4413      	add	r3, r2
 800189e:	460a      	mov	r2, r1
 80018a0:	701a      	strb	r2, [r3, #0]
    for(i = 0; i < sizeof(SSD1306_Buffer); i++)
 80018a2:	68fb      	ldr	r3, [r7, #12]
 80018a4:	3301      	adds	r3, #1
 80018a6:	60fb      	str	r3, [r7, #12]
 80018a8:	68fb      	ldr	r3, [r7, #12]
 80018aa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80018ae:	d3ed      	bcc.n	800188c <ssd1306_Fill+0x10>
    }
}
 80018b0:	bf00      	nop
 80018b2:	bf00      	nop
 80018b4:	3714      	adds	r7, #20
 80018b6:	46bd      	mov	sp, r7
 80018b8:	bc80      	pop	{r7}
 80018ba:	4770      	bx	lr
 80018bc:	200002e0 	.word	0x200002e0

080018c0 <ssd1306_UpdateScreen>:

//
//  Write the screenbuffer with changed to the screen
//
void ssd1306_UpdateScreen(I2C_HandleTypeDef *hi2c)
{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	b088      	sub	sp, #32
 80018c4:	af04      	add	r7, sp, #16
 80018c6:	6078      	str	r0, [r7, #4]
    uint8_t i;

    for (i = 0; i < 8; i++) {
 80018c8:	2300      	movs	r3, #0
 80018ca:	73fb      	strb	r3, [r7, #15]
 80018cc:	e020      	b.n	8001910 <ssd1306_UpdateScreen+0x50>
        ssd1306_WriteCommand(hi2c, 0xB0 + i);
 80018ce:	7bfb      	ldrb	r3, [r7, #15]
 80018d0:	3b50      	subs	r3, #80	@ 0x50
 80018d2:	b2db      	uxtb	r3, r3
 80018d4:	4619      	mov	r1, r3
 80018d6:	6878      	ldr	r0, [r7, #4]
 80018d8:	f7ff fee8 	bl	80016ac <ssd1306_WriteCommand>
        ssd1306_WriteCommand(hi2c, 0x00);
 80018dc:	2100      	movs	r1, #0
 80018de:	6878      	ldr	r0, [r7, #4]
 80018e0:	f7ff fee4 	bl	80016ac <ssd1306_WriteCommand>
        ssd1306_WriteCommand(hi2c, 0x10);
 80018e4:	2110      	movs	r1, #16
 80018e6:	6878      	ldr	r0, [r7, #4]
 80018e8:	f7ff fee0 	bl	80016ac <ssd1306_WriteCommand>

        HAL_I2C_Mem_Write(hi2c, SSD1306_I2C_ADDR, 0x40, 1, &SSD1306_Buffer[SSD1306_WIDTH * i], SSD1306_WIDTH, 100);
 80018ec:	7bfb      	ldrb	r3, [r7, #15]
 80018ee:	01db      	lsls	r3, r3, #7
 80018f0:	4a0b      	ldr	r2, [pc, #44]	@ (8001920 <ssd1306_UpdateScreen+0x60>)
 80018f2:	4413      	add	r3, r2
 80018f4:	2264      	movs	r2, #100	@ 0x64
 80018f6:	9202      	str	r2, [sp, #8]
 80018f8:	2280      	movs	r2, #128	@ 0x80
 80018fa:	9201      	str	r2, [sp, #4]
 80018fc:	9300      	str	r3, [sp, #0]
 80018fe:	2301      	movs	r3, #1
 8001900:	2240      	movs	r2, #64	@ 0x40
 8001902:	2178      	movs	r1, #120	@ 0x78
 8001904:	6878      	ldr	r0, [r7, #4]
 8001906:	f001 f82b 	bl	8002960 <HAL_I2C_Mem_Write>
    for (i = 0; i < 8; i++) {
 800190a:	7bfb      	ldrb	r3, [r7, #15]
 800190c:	3301      	adds	r3, #1
 800190e:	73fb      	strb	r3, [r7, #15]
 8001910:	7bfb      	ldrb	r3, [r7, #15]
 8001912:	2b07      	cmp	r3, #7
 8001914:	d9db      	bls.n	80018ce <ssd1306_UpdateScreen+0xe>
    }
}
 8001916:	bf00      	nop
 8001918:	bf00      	nop
 800191a:	3710      	adds	r7, #16
 800191c:	46bd      	mov	sp, r7
 800191e:	bd80      	pop	{r7, pc}
 8001920:	200002e0 	.word	0x200002e0

08001924 <ssd1306_DrawPixel>:
//  X => X Coordinate
//  Y => Y Coordinate
//  color => Pixel color
//
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color)
{
 8001924:	b480      	push	{r7}
 8001926:	b083      	sub	sp, #12
 8001928:	af00      	add	r7, sp, #0
 800192a:	4603      	mov	r3, r0
 800192c:	71fb      	strb	r3, [r7, #7]
 800192e:	460b      	mov	r3, r1
 8001930:	71bb      	strb	r3, [r7, #6]
 8001932:	4613      	mov	r3, r2
 8001934:	717b      	strb	r3, [r7, #5]
    if (x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT)
 8001936:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800193a:	2b00      	cmp	r3, #0
 800193c:	db48      	blt.n	80019d0 <ssd1306_DrawPixel+0xac>
 800193e:	79bb      	ldrb	r3, [r7, #6]
 8001940:	2b1f      	cmp	r3, #31
 8001942:	d845      	bhi.n	80019d0 <ssd1306_DrawPixel+0xac>
        // Don't write outside the buffer
        return;
    }

    // Check if pixel should be inverted
    if (SSD1306.Inverted)
 8001944:	4b25      	ldr	r3, [pc, #148]	@ (80019dc <ssd1306_DrawPixel+0xb8>)
 8001946:	791b      	ldrb	r3, [r3, #4]
 8001948:	2b00      	cmp	r3, #0
 800194a:	d006      	beq.n	800195a <ssd1306_DrawPixel+0x36>
    {
        color = (SSD1306_COLOR)!color;
 800194c:	797b      	ldrb	r3, [r7, #5]
 800194e:	2b00      	cmp	r3, #0
 8001950:	bf0c      	ite	eq
 8001952:	2301      	moveq	r3, #1
 8001954:	2300      	movne	r3, #0
 8001956:	b2db      	uxtb	r3, r3
 8001958:	717b      	strb	r3, [r7, #5]
    }

    // Draw in the correct color
    if (color == White)
 800195a:	797b      	ldrb	r3, [r7, #5]
 800195c:	2b01      	cmp	r3, #1
 800195e:	d11a      	bne.n	8001996 <ssd1306_DrawPixel+0x72>
    {
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8001960:	79fa      	ldrb	r2, [r7, #7]
 8001962:	79bb      	ldrb	r3, [r7, #6]
 8001964:	08db      	lsrs	r3, r3, #3
 8001966:	b2d8      	uxtb	r0, r3
 8001968:	4603      	mov	r3, r0
 800196a:	01db      	lsls	r3, r3, #7
 800196c:	4413      	add	r3, r2
 800196e:	4a1c      	ldr	r2, [pc, #112]	@ (80019e0 <ssd1306_DrawPixel+0xbc>)
 8001970:	5cd3      	ldrb	r3, [r2, r3]
 8001972:	b25a      	sxtb	r2, r3
 8001974:	79bb      	ldrb	r3, [r7, #6]
 8001976:	f003 0307 	and.w	r3, r3, #7
 800197a:	2101      	movs	r1, #1
 800197c:	fa01 f303 	lsl.w	r3, r1, r3
 8001980:	b25b      	sxtb	r3, r3
 8001982:	4313      	orrs	r3, r2
 8001984:	b259      	sxtb	r1, r3
 8001986:	79fa      	ldrb	r2, [r7, #7]
 8001988:	4603      	mov	r3, r0
 800198a:	01db      	lsls	r3, r3, #7
 800198c:	4413      	add	r3, r2
 800198e:	b2c9      	uxtb	r1, r1
 8001990:	4a13      	ldr	r2, [pc, #76]	@ (80019e0 <ssd1306_DrawPixel+0xbc>)
 8001992:	54d1      	strb	r1, [r2, r3]
 8001994:	e01d      	b.n	80019d2 <ssd1306_DrawPixel+0xae>
    }
    else
    {
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8001996:	79fa      	ldrb	r2, [r7, #7]
 8001998:	79bb      	ldrb	r3, [r7, #6]
 800199a:	08db      	lsrs	r3, r3, #3
 800199c:	b2d8      	uxtb	r0, r3
 800199e:	4603      	mov	r3, r0
 80019a0:	01db      	lsls	r3, r3, #7
 80019a2:	4413      	add	r3, r2
 80019a4:	4a0e      	ldr	r2, [pc, #56]	@ (80019e0 <ssd1306_DrawPixel+0xbc>)
 80019a6:	5cd3      	ldrb	r3, [r2, r3]
 80019a8:	b25a      	sxtb	r2, r3
 80019aa:	79bb      	ldrb	r3, [r7, #6]
 80019ac:	f003 0307 	and.w	r3, r3, #7
 80019b0:	2101      	movs	r1, #1
 80019b2:	fa01 f303 	lsl.w	r3, r1, r3
 80019b6:	b25b      	sxtb	r3, r3
 80019b8:	43db      	mvns	r3, r3
 80019ba:	b25b      	sxtb	r3, r3
 80019bc:	4013      	ands	r3, r2
 80019be:	b259      	sxtb	r1, r3
 80019c0:	79fa      	ldrb	r2, [r7, #7]
 80019c2:	4603      	mov	r3, r0
 80019c4:	01db      	lsls	r3, r3, #7
 80019c6:	4413      	add	r3, r2
 80019c8:	b2c9      	uxtb	r1, r1
 80019ca:	4a05      	ldr	r2, [pc, #20]	@ (80019e0 <ssd1306_DrawPixel+0xbc>)
 80019cc:	54d1      	strb	r1, [r2, r3]
 80019ce:	e000      	b.n	80019d2 <ssd1306_DrawPixel+0xae>
        return;
 80019d0:	bf00      	nop
    }
}
 80019d2:	370c      	adds	r7, #12
 80019d4:	46bd      	mov	sp, r7
 80019d6:	bc80      	pop	{r7}
 80019d8:	4770      	bx	lr
 80019da:	bf00      	nop
 80019dc:	200004e0 	.word	0x200004e0
 80019e0:	200002e0 	.word	0x200002e0

080019e4 <ssd1306_WriteChar>:
//  ch      => Character to write
//  Font    => Font to use
//  color   => Black or White
//
char ssd1306_WriteChar(char ch, FontDef Font, SSD1306_COLOR color)
{
 80019e4:	b590      	push	{r4, r7, lr}
 80019e6:	b089      	sub	sp, #36	@ 0x24
 80019e8:	af00      	add	r7, sp, #0
 80019ea:	4604      	mov	r4, r0
 80019ec:	1d38      	adds	r0, r7, #4
 80019ee:	e880 0006 	stmia.w	r0, {r1, r2}
 80019f2:	461a      	mov	r2, r3
 80019f4:	4623      	mov	r3, r4
 80019f6:	73fb      	strb	r3, [r7, #15]
 80019f8:	4613      	mov	r3, r2
 80019fa:	73bb      	strb	r3, [r7, #14]
    uint32_t i, b, j;

    // Check remaining space on current line
    if (SSD1306_WIDTH <= (SSD1306.CurrentX + Font.FontWidth) ||
 80019fc:	4b38      	ldr	r3, [pc, #224]	@ (8001ae0 <ssd1306_WriteChar+0xfc>)
 80019fe:	881b      	ldrh	r3, [r3, #0]
 8001a00:	461a      	mov	r2, r3
 8001a02:	793b      	ldrb	r3, [r7, #4]
 8001a04:	4413      	add	r3, r2
 8001a06:	2b7f      	cmp	r3, #127	@ 0x7f
 8001a08:	dc06      	bgt.n	8001a18 <ssd1306_WriteChar+0x34>
        SSD1306_HEIGHT <= (SSD1306.CurrentY + Font.FontHeight))
 8001a0a:	4b35      	ldr	r3, [pc, #212]	@ (8001ae0 <ssd1306_WriteChar+0xfc>)
 8001a0c:	885b      	ldrh	r3, [r3, #2]
 8001a0e:	461a      	mov	r2, r3
 8001a10:	797b      	ldrb	r3, [r7, #5]
 8001a12:	4413      	add	r3, r2
    if (SSD1306_WIDTH <= (SSD1306.CurrentX + Font.FontWidth) ||
 8001a14:	2b1f      	cmp	r3, #31
 8001a16:	dd01      	ble.n	8001a1c <ssd1306_WriteChar+0x38>
    {
        // Not enough space on current line
        return 0;
 8001a18:	2300      	movs	r3, #0
 8001a1a:	e05c      	b.n	8001ad6 <ssd1306_WriteChar+0xf2>
    }

    // Translate font to screenbuffer
    for (i = 0; i < Font.FontHeight; i++)
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	61fb      	str	r3, [r7, #28]
 8001a20:	e04c      	b.n	8001abc <ssd1306_WriteChar+0xd8>
    {
        b = Font.data[(ch - 32) * Font.FontHeight + i];
 8001a22:	68ba      	ldr	r2, [r7, #8]
 8001a24:	7bfb      	ldrb	r3, [r7, #15]
 8001a26:	3b20      	subs	r3, #32
 8001a28:	7979      	ldrb	r1, [r7, #5]
 8001a2a:	fb01 f303 	mul.w	r3, r1, r3
 8001a2e:	4619      	mov	r1, r3
 8001a30:	69fb      	ldr	r3, [r7, #28]
 8001a32:	440b      	add	r3, r1
 8001a34:	005b      	lsls	r3, r3, #1
 8001a36:	4413      	add	r3, r2
 8001a38:	881b      	ldrh	r3, [r3, #0]
 8001a3a:	617b      	str	r3, [r7, #20]
        for (j = 0; j < Font.FontWidth; j++)
 8001a3c:	2300      	movs	r3, #0
 8001a3e:	61bb      	str	r3, [r7, #24]
 8001a40:	e034      	b.n	8001aac <ssd1306_WriteChar+0xc8>
        {
            if ((b << j) & 0x8000)
 8001a42:	697a      	ldr	r2, [r7, #20]
 8001a44:	69bb      	ldr	r3, [r7, #24]
 8001a46:	fa02 f303 	lsl.w	r3, r2, r3
 8001a4a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d012      	beq.n	8001a78 <ssd1306_WriteChar+0x94>
            {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8001a52:	4b23      	ldr	r3, [pc, #140]	@ (8001ae0 <ssd1306_WriteChar+0xfc>)
 8001a54:	881b      	ldrh	r3, [r3, #0]
 8001a56:	b2da      	uxtb	r2, r3
 8001a58:	69bb      	ldr	r3, [r7, #24]
 8001a5a:	b2db      	uxtb	r3, r3
 8001a5c:	4413      	add	r3, r2
 8001a5e:	b2d8      	uxtb	r0, r3
 8001a60:	4b1f      	ldr	r3, [pc, #124]	@ (8001ae0 <ssd1306_WriteChar+0xfc>)
 8001a62:	885b      	ldrh	r3, [r3, #2]
 8001a64:	b2da      	uxtb	r2, r3
 8001a66:	69fb      	ldr	r3, [r7, #28]
 8001a68:	b2db      	uxtb	r3, r3
 8001a6a:	4413      	add	r3, r2
 8001a6c:	b2db      	uxtb	r3, r3
 8001a6e:	7bba      	ldrb	r2, [r7, #14]
 8001a70:	4619      	mov	r1, r3
 8001a72:	f7ff ff57 	bl	8001924 <ssd1306_DrawPixel>
 8001a76:	e016      	b.n	8001aa6 <ssd1306_WriteChar+0xc2>
            }
            else
            {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8001a78:	4b19      	ldr	r3, [pc, #100]	@ (8001ae0 <ssd1306_WriteChar+0xfc>)
 8001a7a:	881b      	ldrh	r3, [r3, #0]
 8001a7c:	b2da      	uxtb	r2, r3
 8001a7e:	69bb      	ldr	r3, [r7, #24]
 8001a80:	b2db      	uxtb	r3, r3
 8001a82:	4413      	add	r3, r2
 8001a84:	b2d8      	uxtb	r0, r3
 8001a86:	4b16      	ldr	r3, [pc, #88]	@ (8001ae0 <ssd1306_WriteChar+0xfc>)
 8001a88:	885b      	ldrh	r3, [r3, #2]
 8001a8a:	b2da      	uxtb	r2, r3
 8001a8c:	69fb      	ldr	r3, [r7, #28]
 8001a8e:	b2db      	uxtb	r3, r3
 8001a90:	4413      	add	r3, r2
 8001a92:	b2d9      	uxtb	r1, r3
 8001a94:	7bbb      	ldrb	r3, [r7, #14]
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	bf0c      	ite	eq
 8001a9a:	2301      	moveq	r3, #1
 8001a9c:	2300      	movne	r3, #0
 8001a9e:	b2db      	uxtb	r3, r3
 8001aa0:	461a      	mov	r2, r3
 8001aa2:	f7ff ff3f 	bl	8001924 <ssd1306_DrawPixel>
        for (j = 0; j < Font.FontWidth; j++)
 8001aa6:	69bb      	ldr	r3, [r7, #24]
 8001aa8:	3301      	adds	r3, #1
 8001aaa:	61bb      	str	r3, [r7, #24]
 8001aac:	793b      	ldrb	r3, [r7, #4]
 8001aae:	461a      	mov	r2, r3
 8001ab0:	69bb      	ldr	r3, [r7, #24]
 8001ab2:	4293      	cmp	r3, r2
 8001ab4:	d3c5      	bcc.n	8001a42 <ssd1306_WriteChar+0x5e>
    for (i = 0; i < Font.FontHeight; i++)
 8001ab6:	69fb      	ldr	r3, [r7, #28]
 8001ab8:	3301      	adds	r3, #1
 8001aba:	61fb      	str	r3, [r7, #28]
 8001abc:	797b      	ldrb	r3, [r7, #5]
 8001abe:	461a      	mov	r2, r3
 8001ac0:	69fb      	ldr	r3, [r7, #28]
 8001ac2:	4293      	cmp	r3, r2
 8001ac4:	d3ad      	bcc.n	8001a22 <ssd1306_WriteChar+0x3e>
            }
        }
    }

    // The current space is now taken
    SSD1306.CurrentX += Font.FontWidth;
 8001ac6:	4b06      	ldr	r3, [pc, #24]	@ (8001ae0 <ssd1306_WriteChar+0xfc>)
 8001ac8:	881b      	ldrh	r3, [r3, #0]
 8001aca:	793a      	ldrb	r2, [r7, #4]
 8001acc:	4413      	add	r3, r2
 8001ace:	b29a      	uxth	r2, r3
 8001ad0:	4b03      	ldr	r3, [pc, #12]	@ (8001ae0 <ssd1306_WriteChar+0xfc>)
 8001ad2:	801a      	strh	r2, [r3, #0]

    // Return written char for validation
    return ch;
 8001ad4:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ad6:	4618      	mov	r0, r3
 8001ad8:	3724      	adds	r7, #36	@ 0x24
 8001ada:	46bd      	mov	sp, r7
 8001adc:	bd90      	pop	{r4, r7, pc}
 8001ade:	bf00      	nop
 8001ae0:	200004e0 	.word	0x200004e0

08001ae4 <ssd1306_WriteString>:

//
//  Write full string to screenbuffer
//
char ssd1306_WriteString(const char* str, FontDef Font, SSD1306_COLOR color)
{
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	b084      	sub	sp, #16
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	60f8      	str	r0, [r7, #12]
 8001aec:	1d38      	adds	r0, r7, #4
 8001aee:	e880 0006 	stmia.w	r0, {r1, r2}
 8001af2:	70fb      	strb	r3, [r7, #3]
    // Write until null-byte
    while (*str)
 8001af4:	e012      	b.n	8001b1c <ssd1306_WriteString+0x38>
    {
        if (ssd1306_WriteChar(*str, Font, color) != *str)
 8001af6:	68fb      	ldr	r3, [r7, #12]
 8001af8:	7818      	ldrb	r0, [r3, #0]
 8001afa:	78fb      	ldrb	r3, [r7, #3]
 8001afc:	1d3a      	adds	r2, r7, #4
 8001afe:	ca06      	ldmia	r2, {r1, r2}
 8001b00:	f7ff ff70 	bl	80019e4 <ssd1306_WriteChar>
 8001b04:	4603      	mov	r3, r0
 8001b06:	461a      	mov	r2, r3
 8001b08:	68fb      	ldr	r3, [r7, #12]
 8001b0a:	781b      	ldrb	r3, [r3, #0]
 8001b0c:	429a      	cmp	r2, r3
 8001b0e:	d002      	beq.n	8001b16 <ssd1306_WriteString+0x32>
        {
            // Char could not be written
            return *str;
 8001b10:	68fb      	ldr	r3, [r7, #12]
 8001b12:	781b      	ldrb	r3, [r3, #0]
 8001b14:	e008      	b.n	8001b28 <ssd1306_WriteString+0x44>
        }

        // Next char
        str++;
 8001b16:	68fb      	ldr	r3, [r7, #12]
 8001b18:	3301      	adds	r3, #1
 8001b1a:	60fb      	str	r3, [r7, #12]
    while (*str)
 8001b1c:	68fb      	ldr	r3, [r7, #12]
 8001b1e:	781b      	ldrb	r3, [r3, #0]
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d1e8      	bne.n	8001af6 <ssd1306_WriteString+0x12>
    }

    // Everything ok
    return *str;
 8001b24:	68fb      	ldr	r3, [r7, #12]
 8001b26:	781b      	ldrb	r3, [r3, #0]
}
 8001b28:	4618      	mov	r0, r3
 8001b2a:	3710      	adds	r7, #16
 8001b2c:	46bd      	mov	sp, r7
 8001b2e:	bd80      	pop	{r7, pc}

08001b30 <ssd1306_SetCursor>:

//
//  Set cursor position
//
void ssd1306_SetCursor(uint8_t x, uint8_t y)
{
 8001b30:	b480      	push	{r7}
 8001b32:	b083      	sub	sp, #12
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	4603      	mov	r3, r0
 8001b38:	460a      	mov	r2, r1
 8001b3a:	71fb      	strb	r3, [r7, #7]
 8001b3c:	4613      	mov	r3, r2
 8001b3e:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8001b40:	79fb      	ldrb	r3, [r7, #7]
 8001b42:	b29a      	uxth	r2, r3
 8001b44:	4b05      	ldr	r3, [pc, #20]	@ (8001b5c <ssd1306_SetCursor+0x2c>)
 8001b46:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8001b48:	79bb      	ldrb	r3, [r7, #6]
 8001b4a:	b29a      	uxth	r2, r3
 8001b4c:	4b03      	ldr	r3, [pc, #12]	@ (8001b5c <ssd1306_SetCursor+0x2c>)
 8001b4e:	805a      	strh	r2, [r3, #2]
}
 8001b50:	bf00      	nop
 8001b52:	370c      	adds	r7, #12
 8001b54:	46bd      	mov	sp, r7
 8001b56:	bc80      	pop	{r7}
 8001b58:	4770      	bx	lr
 8001b5a:	bf00      	nop
 8001b5c:	200004e0 	.word	0x200004e0

08001b60 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b60:	b480      	push	{r7}
 8001b62:	b085      	sub	sp, #20
 8001b64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001b66:	4b15      	ldr	r3, [pc, #84]	@ (8001bbc <HAL_MspInit+0x5c>)
 8001b68:	699b      	ldr	r3, [r3, #24]
 8001b6a:	4a14      	ldr	r2, [pc, #80]	@ (8001bbc <HAL_MspInit+0x5c>)
 8001b6c:	f043 0301 	orr.w	r3, r3, #1
 8001b70:	6193      	str	r3, [r2, #24]
 8001b72:	4b12      	ldr	r3, [pc, #72]	@ (8001bbc <HAL_MspInit+0x5c>)
 8001b74:	699b      	ldr	r3, [r3, #24]
 8001b76:	f003 0301 	and.w	r3, r3, #1
 8001b7a:	60bb      	str	r3, [r7, #8]
 8001b7c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b7e:	4b0f      	ldr	r3, [pc, #60]	@ (8001bbc <HAL_MspInit+0x5c>)
 8001b80:	69db      	ldr	r3, [r3, #28]
 8001b82:	4a0e      	ldr	r2, [pc, #56]	@ (8001bbc <HAL_MspInit+0x5c>)
 8001b84:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001b88:	61d3      	str	r3, [r2, #28]
 8001b8a:	4b0c      	ldr	r3, [pc, #48]	@ (8001bbc <HAL_MspInit+0x5c>)
 8001b8c:	69db      	ldr	r3, [r3, #28]
 8001b8e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b92:	607b      	str	r3, [r7, #4]
 8001b94:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001b96:	4b0a      	ldr	r3, [pc, #40]	@ (8001bc0 <HAL_MspInit+0x60>)
 8001b98:	685b      	ldr	r3, [r3, #4]
 8001b9a:	60fb      	str	r3, [r7, #12]
 8001b9c:	68fb      	ldr	r3, [r7, #12]
 8001b9e:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001ba2:	60fb      	str	r3, [r7, #12]
 8001ba4:	68fb      	ldr	r3, [r7, #12]
 8001ba6:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001baa:	60fb      	str	r3, [r7, #12]
 8001bac:	4a04      	ldr	r2, [pc, #16]	@ (8001bc0 <HAL_MspInit+0x60>)
 8001bae:	68fb      	ldr	r3, [r7, #12]
 8001bb0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001bb2:	bf00      	nop
 8001bb4:	3714      	adds	r7, #20
 8001bb6:	46bd      	mov	sp, r7
 8001bb8:	bc80      	pop	{r7}
 8001bba:	4770      	bx	lr
 8001bbc:	40021000 	.word	0x40021000
 8001bc0:	40010000 	.word	0x40010000

08001bc4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001bc4:	b480      	push	{r7}
 8001bc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001bc8:	bf00      	nop
 8001bca:	e7fd      	b.n	8001bc8 <NMI_Handler+0x4>

08001bcc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001bcc:	b480      	push	{r7}
 8001bce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001bd0:	bf00      	nop
 8001bd2:	e7fd      	b.n	8001bd0 <HardFault_Handler+0x4>

08001bd4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001bd4:	b480      	push	{r7}
 8001bd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001bd8:	bf00      	nop
 8001bda:	e7fd      	b.n	8001bd8 <MemManage_Handler+0x4>

08001bdc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001bdc:	b480      	push	{r7}
 8001bde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001be0:	bf00      	nop
 8001be2:	e7fd      	b.n	8001be0 <BusFault_Handler+0x4>

08001be4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001be4:	b480      	push	{r7}
 8001be6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001be8:	bf00      	nop
 8001bea:	e7fd      	b.n	8001be8 <UsageFault_Handler+0x4>

08001bec <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001bec:	b480      	push	{r7}
 8001bee:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001bf0:	bf00      	nop
 8001bf2:	46bd      	mov	sp, r7
 8001bf4:	bc80      	pop	{r7}
 8001bf6:	4770      	bx	lr

08001bf8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001bf8:	b480      	push	{r7}
 8001bfa:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001bfc:	bf00      	nop
 8001bfe:	46bd      	mov	sp, r7
 8001c00:	bc80      	pop	{r7}
 8001c02:	4770      	bx	lr

08001c04 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001c04:	b480      	push	{r7}
 8001c06:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001c08:	bf00      	nop
 8001c0a:	46bd      	mov	sp, r7
 8001c0c:	bc80      	pop	{r7}
 8001c0e:	4770      	bx	lr

08001c10 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001c10:	b580      	push	{r7, lr}
 8001c12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001c14:	f000 f9c2 	bl	8001f9c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001c18:	bf00      	nop
 8001c1a:	bd80      	pop	{r7, pc}

08001c1c <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8001c20:	2001      	movs	r0, #1
 8001c22:	f000 fd37 	bl	8002694 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8001c26:	bf00      	nop
 8001c28:	bd80      	pop	{r7, pc}
	...

08001c2c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001c30:	4802      	ldr	r0, [pc, #8]	@ (8001c3c <TIM2_IRQHandler+0x10>)
 8001c32:	f002 fcef 	bl	8004614 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001c36:	bf00      	nop
 8001c38:	bd80      	pop	{r7, pc}
 8001c3a:	bf00      	nop
 8001c3c:	200004ec 	.word	0x200004ec

08001c40 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8001c40:	b580      	push	{r7, lr}
 8001c42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8001c44:	4802      	ldr	r0, [pc, #8]	@ (8001c50 <SPI1_IRQHandler+0x10>)
 8001c46:	f002 fa79 	bl	800413c <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8001c4a:	bf00      	nop
 8001c4c:	bd80      	pop	{r7, pc}
 8001c4e:	bf00      	nop
 8001c50:	20000288 	.word	0x20000288

08001c54 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001c54:	b480      	push	{r7}
 8001c56:	af00      	add	r7, sp, #0
  return 1;
 8001c58:	2301      	movs	r3, #1
}
 8001c5a:	4618      	mov	r0, r3
 8001c5c:	46bd      	mov	sp, r7
 8001c5e:	bc80      	pop	{r7}
 8001c60:	4770      	bx	lr

08001c62 <_kill>:

int _kill(int pid, int sig)
{
 8001c62:	b580      	push	{r7, lr}
 8001c64:	b082      	sub	sp, #8
 8001c66:	af00      	add	r7, sp, #0
 8001c68:	6078      	str	r0, [r7, #4]
 8001c6a:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001c6c:	f003 feae 	bl	80059cc <__errno>
 8001c70:	4603      	mov	r3, r0
 8001c72:	2216      	movs	r2, #22
 8001c74:	601a      	str	r2, [r3, #0]
  return -1;
 8001c76:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c7a:	4618      	mov	r0, r3
 8001c7c:	3708      	adds	r7, #8
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	bd80      	pop	{r7, pc}

08001c82 <_exit>:

void _exit (int status)
{
 8001c82:	b580      	push	{r7, lr}
 8001c84:	b082      	sub	sp, #8
 8001c86:	af00      	add	r7, sp, #0
 8001c88:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001c8a:	f04f 31ff 	mov.w	r1, #4294967295
 8001c8e:	6878      	ldr	r0, [r7, #4]
 8001c90:	f7ff ffe7 	bl	8001c62 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001c94:	bf00      	nop
 8001c96:	e7fd      	b.n	8001c94 <_exit+0x12>

08001c98 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	b086      	sub	sp, #24
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	60f8      	str	r0, [r7, #12]
 8001ca0:	60b9      	str	r1, [r7, #8]
 8001ca2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ca4:	2300      	movs	r3, #0
 8001ca6:	617b      	str	r3, [r7, #20]
 8001ca8:	e00a      	b.n	8001cc0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001caa:	f3af 8000 	nop.w
 8001cae:	4601      	mov	r1, r0
 8001cb0:	68bb      	ldr	r3, [r7, #8]
 8001cb2:	1c5a      	adds	r2, r3, #1
 8001cb4:	60ba      	str	r2, [r7, #8]
 8001cb6:	b2ca      	uxtb	r2, r1
 8001cb8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cba:	697b      	ldr	r3, [r7, #20]
 8001cbc:	3301      	adds	r3, #1
 8001cbe:	617b      	str	r3, [r7, #20]
 8001cc0:	697a      	ldr	r2, [r7, #20]
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	429a      	cmp	r2, r3
 8001cc6:	dbf0      	blt.n	8001caa <_read+0x12>
  }

  return len;
 8001cc8:	687b      	ldr	r3, [r7, #4]
}
 8001cca:	4618      	mov	r0, r3
 8001ccc:	3718      	adds	r7, #24
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	bd80      	pop	{r7, pc}

08001cd2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001cd2:	b580      	push	{r7, lr}
 8001cd4:	b086      	sub	sp, #24
 8001cd6:	af00      	add	r7, sp, #0
 8001cd8:	60f8      	str	r0, [r7, #12]
 8001cda:	60b9      	str	r1, [r7, #8]
 8001cdc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cde:	2300      	movs	r3, #0
 8001ce0:	617b      	str	r3, [r7, #20]
 8001ce2:	e009      	b.n	8001cf8 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001ce4:	68bb      	ldr	r3, [r7, #8]
 8001ce6:	1c5a      	adds	r2, r3, #1
 8001ce8:	60ba      	str	r2, [r7, #8]
 8001cea:	781b      	ldrb	r3, [r3, #0]
 8001cec:	4618      	mov	r0, r3
 8001cee:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cf2:	697b      	ldr	r3, [r7, #20]
 8001cf4:	3301      	adds	r3, #1
 8001cf6:	617b      	str	r3, [r7, #20]
 8001cf8:	697a      	ldr	r2, [r7, #20]
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	429a      	cmp	r2, r3
 8001cfe:	dbf1      	blt.n	8001ce4 <_write+0x12>
  }
  return len;
 8001d00:	687b      	ldr	r3, [r7, #4]
}
 8001d02:	4618      	mov	r0, r3
 8001d04:	3718      	adds	r7, #24
 8001d06:	46bd      	mov	sp, r7
 8001d08:	bd80      	pop	{r7, pc}

08001d0a <_close>:

int _close(int file)
{
 8001d0a:	b480      	push	{r7}
 8001d0c:	b083      	sub	sp, #12
 8001d0e:	af00      	add	r7, sp, #0
 8001d10:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001d12:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d16:	4618      	mov	r0, r3
 8001d18:	370c      	adds	r7, #12
 8001d1a:	46bd      	mov	sp, r7
 8001d1c:	bc80      	pop	{r7}
 8001d1e:	4770      	bx	lr

08001d20 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001d20:	b480      	push	{r7}
 8001d22:	b083      	sub	sp, #12
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	6078      	str	r0, [r7, #4]
 8001d28:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001d2a:	683b      	ldr	r3, [r7, #0]
 8001d2c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001d30:	605a      	str	r2, [r3, #4]
  return 0;
 8001d32:	2300      	movs	r3, #0
}
 8001d34:	4618      	mov	r0, r3
 8001d36:	370c      	adds	r7, #12
 8001d38:	46bd      	mov	sp, r7
 8001d3a:	bc80      	pop	{r7}
 8001d3c:	4770      	bx	lr

08001d3e <_isatty>:

int _isatty(int file)
{
 8001d3e:	b480      	push	{r7}
 8001d40:	b083      	sub	sp, #12
 8001d42:	af00      	add	r7, sp, #0
 8001d44:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001d46:	2301      	movs	r3, #1
}
 8001d48:	4618      	mov	r0, r3
 8001d4a:	370c      	adds	r7, #12
 8001d4c:	46bd      	mov	sp, r7
 8001d4e:	bc80      	pop	{r7}
 8001d50:	4770      	bx	lr

08001d52 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001d52:	b480      	push	{r7}
 8001d54:	b085      	sub	sp, #20
 8001d56:	af00      	add	r7, sp, #0
 8001d58:	60f8      	str	r0, [r7, #12]
 8001d5a:	60b9      	str	r1, [r7, #8]
 8001d5c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001d5e:	2300      	movs	r3, #0
}
 8001d60:	4618      	mov	r0, r3
 8001d62:	3714      	adds	r7, #20
 8001d64:	46bd      	mov	sp, r7
 8001d66:	bc80      	pop	{r7}
 8001d68:	4770      	bx	lr
	...

08001d6c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	b086      	sub	sp, #24
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001d74:	4a14      	ldr	r2, [pc, #80]	@ (8001dc8 <_sbrk+0x5c>)
 8001d76:	4b15      	ldr	r3, [pc, #84]	@ (8001dcc <_sbrk+0x60>)
 8001d78:	1ad3      	subs	r3, r2, r3
 8001d7a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001d7c:	697b      	ldr	r3, [r7, #20]
 8001d7e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001d80:	4b13      	ldr	r3, [pc, #76]	@ (8001dd0 <_sbrk+0x64>)
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d102      	bne.n	8001d8e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001d88:	4b11      	ldr	r3, [pc, #68]	@ (8001dd0 <_sbrk+0x64>)
 8001d8a:	4a12      	ldr	r2, [pc, #72]	@ (8001dd4 <_sbrk+0x68>)
 8001d8c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001d8e:	4b10      	ldr	r3, [pc, #64]	@ (8001dd0 <_sbrk+0x64>)
 8001d90:	681a      	ldr	r2, [r3, #0]
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	4413      	add	r3, r2
 8001d96:	693a      	ldr	r2, [r7, #16]
 8001d98:	429a      	cmp	r2, r3
 8001d9a:	d207      	bcs.n	8001dac <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001d9c:	f003 fe16 	bl	80059cc <__errno>
 8001da0:	4603      	mov	r3, r0
 8001da2:	220c      	movs	r2, #12
 8001da4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001da6:	f04f 33ff 	mov.w	r3, #4294967295
 8001daa:	e009      	b.n	8001dc0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001dac:	4b08      	ldr	r3, [pc, #32]	@ (8001dd0 <_sbrk+0x64>)
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001db2:	4b07      	ldr	r3, [pc, #28]	@ (8001dd0 <_sbrk+0x64>)
 8001db4:	681a      	ldr	r2, [r3, #0]
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	4413      	add	r3, r2
 8001dba:	4a05      	ldr	r2, [pc, #20]	@ (8001dd0 <_sbrk+0x64>)
 8001dbc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001dbe:	68fb      	ldr	r3, [r7, #12]
}
 8001dc0:	4618      	mov	r0, r3
 8001dc2:	3718      	adds	r7, #24
 8001dc4:	46bd      	mov	sp, r7
 8001dc6:	bd80      	pop	{r7, pc}
 8001dc8:	20005000 	.word	0x20005000
 8001dcc:	00000400 	.word	0x00000400
 8001dd0:	200004e8 	.word	0x200004e8
 8001dd4:	200006f0 	.word	0x200006f0

08001dd8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001dd8:	b480      	push	{r7}
 8001dda:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001ddc:	bf00      	nop
 8001dde:	46bd      	mov	sp, r7
 8001de0:	bc80      	pop	{r7}
 8001de2:	4770      	bx	lr

08001de4 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001de4:	b580      	push	{r7, lr}
 8001de6:	b086      	sub	sp, #24
 8001de8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001dea:	f107 0308 	add.w	r3, r7, #8
 8001dee:	2200      	movs	r2, #0
 8001df0:	601a      	str	r2, [r3, #0]
 8001df2:	605a      	str	r2, [r3, #4]
 8001df4:	609a      	str	r2, [r3, #8]
 8001df6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001df8:	463b      	mov	r3, r7
 8001dfa:	2200      	movs	r2, #0
 8001dfc:	601a      	str	r2, [r3, #0]
 8001dfe:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001e00:	4b1d      	ldr	r3, [pc, #116]	@ (8001e78 <MX_TIM2_Init+0x94>)
 8001e02:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001e06:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 71;
 8001e08:	4b1b      	ldr	r3, [pc, #108]	@ (8001e78 <MX_TIM2_Init+0x94>)
 8001e0a:	2247      	movs	r2, #71	@ 0x47
 8001e0c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e0e:	4b1a      	ldr	r3, [pc, #104]	@ (8001e78 <MX_TIM2_Init+0x94>)
 8001e10:	2200      	movs	r2, #0
 8001e12:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8001e14:	4b18      	ldr	r3, [pc, #96]	@ (8001e78 <MX_TIM2_Init+0x94>)
 8001e16:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001e1a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e1c:	4b16      	ldr	r3, [pc, #88]	@ (8001e78 <MX_TIM2_Init+0x94>)
 8001e1e:	2200      	movs	r2, #0
 8001e20:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001e22:	4b15      	ldr	r3, [pc, #84]	@ (8001e78 <MX_TIM2_Init+0x94>)
 8001e24:	2280      	movs	r2, #128	@ 0x80
 8001e26:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001e28:	4813      	ldr	r0, [pc, #76]	@ (8001e78 <MX_TIM2_Init+0x94>)
 8001e2a:	f002 fb97 	bl	800455c <HAL_TIM_Base_Init>
 8001e2e:	4603      	mov	r3, r0
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d001      	beq.n	8001e38 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001e34:	f7ff fbab 	bl	800158e <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001e38:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001e3c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001e3e:	f107 0308 	add.w	r3, r7, #8
 8001e42:	4619      	mov	r1, r3
 8001e44:	480c      	ldr	r0, [pc, #48]	@ (8001e78 <MX_TIM2_Init+0x94>)
 8001e46:	f002 fcf5 	bl	8004834 <HAL_TIM_ConfigClockSource>
 8001e4a:	4603      	mov	r3, r0
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d001      	beq.n	8001e54 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001e50:	f7ff fb9d 	bl	800158e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e54:	2300      	movs	r3, #0
 8001e56:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e58:	2300      	movs	r3, #0
 8001e5a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001e5c:	463b      	mov	r3, r7
 8001e5e:	4619      	mov	r1, r3
 8001e60:	4805      	ldr	r0, [pc, #20]	@ (8001e78 <MX_TIM2_Init+0x94>)
 8001e62:	f002 ff65 	bl	8004d30 <HAL_TIMEx_MasterConfigSynchronization>
 8001e66:	4603      	mov	r3, r0
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d001      	beq.n	8001e70 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001e6c:	f7ff fb8f 	bl	800158e <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001e70:	bf00      	nop
 8001e72:	3718      	adds	r7, #24
 8001e74:	46bd      	mov	sp, r7
 8001e76:	bd80      	pop	{r7, pc}
 8001e78:	200004ec 	.word	0x200004ec

08001e7c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	b084      	sub	sp, #16
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001e8c:	d113      	bne.n	8001eb6 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001e8e:	4b0c      	ldr	r3, [pc, #48]	@ (8001ec0 <HAL_TIM_Base_MspInit+0x44>)
 8001e90:	69db      	ldr	r3, [r3, #28]
 8001e92:	4a0b      	ldr	r2, [pc, #44]	@ (8001ec0 <HAL_TIM_Base_MspInit+0x44>)
 8001e94:	f043 0301 	orr.w	r3, r3, #1
 8001e98:	61d3      	str	r3, [r2, #28]
 8001e9a:	4b09      	ldr	r3, [pc, #36]	@ (8001ec0 <HAL_TIM_Base_MspInit+0x44>)
 8001e9c:	69db      	ldr	r3, [r3, #28]
 8001e9e:	f003 0301 	and.w	r3, r3, #1
 8001ea2:	60fb      	str	r3, [r7, #12]
 8001ea4:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001ea6:	2200      	movs	r2, #0
 8001ea8:	2100      	movs	r1, #0
 8001eaa:	201c      	movs	r0, #28
 8001eac:	f000 f98d 	bl	80021ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001eb0:	201c      	movs	r0, #28
 8001eb2:	f000 f9a6 	bl	8002202 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8001eb6:	bf00      	nop
 8001eb8:	3710      	adds	r7, #16
 8001eba:	46bd      	mov	sp, r7
 8001ebc:	bd80      	pop	{r7, pc}
 8001ebe:	bf00      	nop
 8001ec0:	40021000 	.word	0x40021000

08001ec4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001ec4:	f7ff ff88 	bl	8001dd8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001ec8:	480b      	ldr	r0, [pc, #44]	@ (8001ef8 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001eca:	490c      	ldr	r1, [pc, #48]	@ (8001efc <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001ecc:	4a0c      	ldr	r2, [pc, #48]	@ (8001f00 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001ece:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001ed0:	e002      	b.n	8001ed8 <LoopCopyDataInit>

08001ed2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001ed2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ed4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001ed6:	3304      	adds	r3, #4

08001ed8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001ed8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001eda:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001edc:	d3f9      	bcc.n	8001ed2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001ede:	4a09      	ldr	r2, [pc, #36]	@ (8001f04 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001ee0:	4c09      	ldr	r4, [pc, #36]	@ (8001f08 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001ee2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001ee4:	e001      	b.n	8001eea <LoopFillZerobss>

08001ee6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001ee6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001ee8:	3204      	adds	r2, #4

08001eea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001eea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001eec:	d3fb      	bcc.n	8001ee6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001eee:	f003 fd73 	bl	80059d8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001ef2:	f7ff fa29 	bl	8001348 <main>
  bx lr
 8001ef6:	4770      	bx	lr
  ldr r0, =_sdata
 8001ef8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001efc:	200001ec 	.word	0x200001ec
  ldr r2, =_sidata
 8001f00:	080093ac 	.word	0x080093ac
  ldr r2, =_sbss
 8001f04:	200001ec 	.word	0x200001ec
  ldr r4, =_ebss
 8001f08:	200006f0 	.word	0x200006f0

08001f0c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001f0c:	e7fe      	b.n	8001f0c <ADC1_2_IRQHandler>
	...

08001f10 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001f10:	b580      	push	{r7, lr}
 8001f12:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001f14:	4b08      	ldr	r3, [pc, #32]	@ (8001f38 <HAL_Init+0x28>)
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	4a07      	ldr	r2, [pc, #28]	@ (8001f38 <HAL_Init+0x28>)
 8001f1a:	f043 0310 	orr.w	r3, r3, #16
 8001f1e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001f20:	2003      	movs	r0, #3
 8001f22:	f000 f947 	bl	80021b4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001f26:	200f      	movs	r0, #15
 8001f28:	f000 f808 	bl	8001f3c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001f2c:	f7ff fe18 	bl	8001b60 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001f30:	2300      	movs	r3, #0
}
 8001f32:	4618      	mov	r0, r3
 8001f34:	bd80      	pop	{r7, pc}
 8001f36:	bf00      	nop
 8001f38:	40022000 	.word	0x40022000

08001f3c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	b082      	sub	sp, #8
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001f44:	4b12      	ldr	r3, [pc, #72]	@ (8001f90 <HAL_InitTick+0x54>)
 8001f46:	681a      	ldr	r2, [r3, #0]
 8001f48:	4b12      	ldr	r3, [pc, #72]	@ (8001f94 <HAL_InitTick+0x58>)
 8001f4a:	781b      	ldrb	r3, [r3, #0]
 8001f4c:	4619      	mov	r1, r3
 8001f4e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001f52:	fbb3 f3f1 	udiv	r3, r3, r1
 8001f56:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f5a:	4618      	mov	r0, r3
 8001f5c:	f000 f95f 	bl	800221e <HAL_SYSTICK_Config>
 8001f60:	4603      	mov	r3, r0
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d001      	beq.n	8001f6a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001f66:	2301      	movs	r3, #1
 8001f68:	e00e      	b.n	8001f88 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	2b0f      	cmp	r3, #15
 8001f6e:	d80a      	bhi.n	8001f86 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001f70:	2200      	movs	r2, #0
 8001f72:	6879      	ldr	r1, [r7, #4]
 8001f74:	f04f 30ff 	mov.w	r0, #4294967295
 8001f78:	f000 f927 	bl	80021ca <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001f7c:	4a06      	ldr	r2, [pc, #24]	@ (8001f98 <HAL_InitTick+0x5c>)
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001f82:	2300      	movs	r3, #0
 8001f84:	e000      	b.n	8001f88 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001f86:	2301      	movs	r3, #1
}
 8001f88:	4618      	mov	r0, r3
 8001f8a:	3708      	adds	r7, #8
 8001f8c:	46bd      	mov	sp, r7
 8001f8e:	bd80      	pop	{r7, pc}
 8001f90:	20000018 	.word	0x20000018
 8001f94:	20000020 	.word	0x20000020
 8001f98:	2000001c 	.word	0x2000001c

08001f9c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001f9c:	b480      	push	{r7}
 8001f9e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001fa0:	4b05      	ldr	r3, [pc, #20]	@ (8001fb8 <HAL_IncTick+0x1c>)
 8001fa2:	781b      	ldrb	r3, [r3, #0]
 8001fa4:	461a      	mov	r2, r3
 8001fa6:	4b05      	ldr	r3, [pc, #20]	@ (8001fbc <HAL_IncTick+0x20>)
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	4413      	add	r3, r2
 8001fac:	4a03      	ldr	r2, [pc, #12]	@ (8001fbc <HAL_IncTick+0x20>)
 8001fae:	6013      	str	r3, [r2, #0]
}
 8001fb0:	bf00      	nop
 8001fb2:	46bd      	mov	sp, r7
 8001fb4:	bc80      	pop	{r7}
 8001fb6:	4770      	bx	lr
 8001fb8:	20000020 	.word	0x20000020
 8001fbc:	200005a0 	.word	0x200005a0

08001fc0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001fc0:	b480      	push	{r7}
 8001fc2:	af00      	add	r7, sp, #0
  return uwTick;
 8001fc4:	4b02      	ldr	r3, [pc, #8]	@ (8001fd0 <HAL_GetTick+0x10>)
 8001fc6:	681b      	ldr	r3, [r3, #0]
}
 8001fc8:	4618      	mov	r0, r3
 8001fca:	46bd      	mov	sp, r7
 8001fcc:	bc80      	pop	{r7}
 8001fce:	4770      	bx	lr
 8001fd0:	200005a0 	.word	0x200005a0

08001fd4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	b084      	sub	sp, #16
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001fdc:	f7ff fff0 	bl	8001fc0 <HAL_GetTick>
 8001fe0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001fec:	d005      	beq.n	8001ffa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001fee:	4b0a      	ldr	r3, [pc, #40]	@ (8002018 <HAL_Delay+0x44>)
 8001ff0:	781b      	ldrb	r3, [r3, #0]
 8001ff2:	461a      	mov	r2, r3
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	4413      	add	r3, r2
 8001ff8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001ffa:	bf00      	nop
 8001ffc:	f7ff ffe0 	bl	8001fc0 <HAL_GetTick>
 8002000:	4602      	mov	r2, r0
 8002002:	68bb      	ldr	r3, [r7, #8]
 8002004:	1ad3      	subs	r3, r2, r3
 8002006:	68fa      	ldr	r2, [r7, #12]
 8002008:	429a      	cmp	r2, r3
 800200a:	d8f7      	bhi.n	8001ffc <HAL_Delay+0x28>
  {
  }
}
 800200c:	bf00      	nop
 800200e:	bf00      	nop
 8002010:	3710      	adds	r7, #16
 8002012:	46bd      	mov	sp, r7
 8002014:	bd80      	pop	{r7, pc}
 8002016:	bf00      	nop
 8002018:	20000020 	.word	0x20000020

0800201c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800201c:	b480      	push	{r7}
 800201e:	b085      	sub	sp, #20
 8002020:	af00      	add	r7, sp, #0
 8002022:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	f003 0307 	and.w	r3, r3, #7
 800202a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800202c:	4b0c      	ldr	r3, [pc, #48]	@ (8002060 <__NVIC_SetPriorityGrouping+0x44>)
 800202e:	68db      	ldr	r3, [r3, #12]
 8002030:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002032:	68ba      	ldr	r2, [r7, #8]
 8002034:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002038:	4013      	ands	r3, r2
 800203a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002040:	68bb      	ldr	r3, [r7, #8]
 8002042:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002044:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002048:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800204c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800204e:	4a04      	ldr	r2, [pc, #16]	@ (8002060 <__NVIC_SetPriorityGrouping+0x44>)
 8002050:	68bb      	ldr	r3, [r7, #8]
 8002052:	60d3      	str	r3, [r2, #12]
}
 8002054:	bf00      	nop
 8002056:	3714      	adds	r7, #20
 8002058:	46bd      	mov	sp, r7
 800205a:	bc80      	pop	{r7}
 800205c:	4770      	bx	lr
 800205e:	bf00      	nop
 8002060:	e000ed00 	.word	0xe000ed00

08002064 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002064:	b480      	push	{r7}
 8002066:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002068:	4b04      	ldr	r3, [pc, #16]	@ (800207c <__NVIC_GetPriorityGrouping+0x18>)
 800206a:	68db      	ldr	r3, [r3, #12]
 800206c:	0a1b      	lsrs	r3, r3, #8
 800206e:	f003 0307 	and.w	r3, r3, #7
}
 8002072:	4618      	mov	r0, r3
 8002074:	46bd      	mov	sp, r7
 8002076:	bc80      	pop	{r7}
 8002078:	4770      	bx	lr
 800207a:	bf00      	nop
 800207c:	e000ed00 	.word	0xe000ed00

08002080 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002080:	b480      	push	{r7}
 8002082:	b083      	sub	sp, #12
 8002084:	af00      	add	r7, sp, #0
 8002086:	4603      	mov	r3, r0
 8002088:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800208a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800208e:	2b00      	cmp	r3, #0
 8002090:	db0b      	blt.n	80020aa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002092:	79fb      	ldrb	r3, [r7, #7]
 8002094:	f003 021f 	and.w	r2, r3, #31
 8002098:	4906      	ldr	r1, [pc, #24]	@ (80020b4 <__NVIC_EnableIRQ+0x34>)
 800209a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800209e:	095b      	lsrs	r3, r3, #5
 80020a0:	2001      	movs	r0, #1
 80020a2:	fa00 f202 	lsl.w	r2, r0, r2
 80020a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80020aa:	bf00      	nop
 80020ac:	370c      	adds	r7, #12
 80020ae:	46bd      	mov	sp, r7
 80020b0:	bc80      	pop	{r7}
 80020b2:	4770      	bx	lr
 80020b4:	e000e100 	.word	0xe000e100

080020b8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80020b8:	b480      	push	{r7}
 80020ba:	b083      	sub	sp, #12
 80020bc:	af00      	add	r7, sp, #0
 80020be:	4603      	mov	r3, r0
 80020c0:	6039      	str	r1, [r7, #0]
 80020c2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80020c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	db0a      	blt.n	80020e2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020cc:	683b      	ldr	r3, [r7, #0]
 80020ce:	b2da      	uxtb	r2, r3
 80020d0:	490c      	ldr	r1, [pc, #48]	@ (8002104 <__NVIC_SetPriority+0x4c>)
 80020d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020d6:	0112      	lsls	r2, r2, #4
 80020d8:	b2d2      	uxtb	r2, r2
 80020da:	440b      	add	r3, r1
 80020dc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80020e0:	e00a      	b.n	80020f8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020e2:	683b      	ldr	r3, [r7, #0]
 80020e4:	b2da      	uxtb	r2, r3
 80020e6:	4908      	ldr	r1, [pc, #32]	@ (8002108 <__NVIC_SetPriority+0x50>)
 80020e8:	79fb      	ldrb	r3, [r7, #7]
 80020ea:	f003 030f 	and.w	r3, r3, #15
 80020ee:	3b04      	subs	r3, #4
 80020f0:	0112      	lsls	r2, r2, #4
 80020f2:	b2d2      	uxtb	r2, r2
 80020f4:	440b      	add	r3, r1
 80020f6:	761a      	strb	r2, [r3, #24]
}
 80020f8:	bf00      	nop
 80020fa:	370c      	adds	r7, #12
 80020fc:	46bd      	mov	sp, r7
 80020fe:	bc80      	pop	{r7}
 8002100:	4770      	bx	lr
 8002102:	bf00      	nop
 8002104:	e000e100 	.word	0xe000e100
 8002108:	e000ed00 	.word	0xe000ed00

0800210c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800210c:	b480      	push	{r7}
 800210e:	b089      	sub	sp, #36	@ 0x24
 8002110:	af00      	add	r7, sp, #0
 8002112:	60f8      	str	r0, [r7, #12]
 8002114:	60b9      	str	r1, [r7, #8]
 8002116:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	f003 0307 	and.w	r3, r3, #7
 800211e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002120:	69fb      	ldr	r3, [r7, #28]
 8002122:	f1c3 0307 	rsb	r3, r3, #7
 8002126:	2b04      	cmp	r3, #4
 8002128:	bf28      	it	cs
 800212a:	2304      	movcs	r3, #4
 800212c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800212e:	69fb      	ldr	r3, [r7, #28]
 8002130:	3304      	adds	r3, #4
 8002132:	2b06      	cmp	r3, #6
 8002134:	d902      	bls.n	800213c <NVIC_EncodePriority+0x30>
 8002136:	69fb      	ldr	r3, [r7, #28]
 8002138:	3b03      	subs	r3, #3
 800213a:	e000      	b.n	800213e <NVIC_EncodePriority+0x32>
 800213c:	2300      	movs	r3, #0
 800213e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002140:	f04f 32ff 	mov.w	r2, #4294967295
 8002144:	69bb      	ldr	r3, [r7, #24]
 8002146:	fa02 f303 	lsl.w	r3, r2, r3
 800214a:	43da      	mvns	r2, r3
 800214c:	68bb      	ldr	r3, [r7, #8]
 800214e:	401a      	ands	r2, r3
 8002150:	697b      	ldr	r3, [r7, #20]
 8002152:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002154:	f04f 31ff 	mov.w	r1, #4294967295
 8002158:	697b      	ldr	r3, [r7, #20]
 800215a:	fa01 f303 	lsl.w	r3, r1, r3
 800215e:	43d9      	mvns	r1, r3
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002164:	4313      	orrs	r3, r2
         );
}
 8002166:	4618      	mov	r0, r3
 8002168:	3724      	adds	r7, #36	@ 0x24
 800216a:	46bd      	mov	sp, r7
 800216c:	bc80      	pop	{r7}
 800216e:	4770      	bx	lr

08002170 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002170:	b580      	push	{r7, lr}
 8002172:	b082      	sub	sp, #8
 8002174:	af00      	add	r7, sp, #0
 8002176:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	3b01      	subs	r3, #1
 800217c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002180:	d301      	bcc.n	8002186 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002182:	2301      	movs	r3, #1
 8002184:	e00f      	b.n	80021a6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002186:	4a0a      	ldr	r2, [pc, #40]	@ (80021b0 <SysTick_Config+0x40>)
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	3b01      	subs	r3, #1
 800218c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800218e:	210f      	movs	r1, #15
 8002190:	f04f 30ff 	mov.w	r0, #4294967295
 8002194:	f7ff ff90 	bl	80020b8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002198:	4b05      	ldr	r3, [pc, #20]	@ (80021b0 <SysTick_Config+0x40>)
 800219a:	2200      	movs	r2, #0
 800219c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800219e:	4b04      	ldr	r3, [pc, #16]	@ (80021b0 <SysTick_Config+0x40>)
 80021a0:	2207      	movs	r2, #7
 80021a2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80021a4:	2300      	movs	r3, #0
}
 80021a6:	4618      	mov	r0, r3
 80021a8:	3708      	adds	r7, #8
 80021aa:	46bd      	mov	sp, r7
 80021ac:	bd80      	pop	{r7, pc}
 80021ae:	bf00      	nop
 80021b0:	e000e010 	.word	0xe000e010

080021b4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80021b4:	b580      	push	{r7, lr}
 80021b6:	b082      	sub	sp, #8
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80021bc:	6878      	ldr	r0, [r7, #4]
 80021be:	f7ff ff2d 	bl	800201c <__NVIC_SetPriorityGrouping>
}
 80021c2:	bf00      	nop
 80021c4:	3708      	adds	r7, #8
 80021c6:	46bd      	mov	sp, r7
 80021c8:	bd80      	pop	{r7, pc}

080021ca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80021ca:	b580      	push	{r7, lr}
 80021cc:	b086      	sub	sp, #24
 80021ce:	af00      	add	r7, sp, #0
 80021d0:	4603      	mov	r3, r0
 80021d2:	60b9      	str	r1, [r7, #8]
 80021d4:	607a      	str	r2, [r7, #4]
 80021d6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80021d8:	2300      	movs	r3, #0
 80021da:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80021dc:	f7ff ff42 	bl	8002064 <__NVIC_GetPriorityGrouping>
 80021e0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80021e2:	687a      	ldr	r2, [r7, #4]
 80021e4:	68b9      	ldr	r1, [r7, #8]
 80021e6:	6978      	ldr	r0, [r7, #20]
 80021e8:	f7ff ff90 	bl	800210c <NVIC_EncodePriority>
 80021ec:	4602      	mov	r2, r0
 80021ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80021f2:	4611      	mov	r1, r2
 80021f4:	4618      	mov	r0, r3
 80021f6:	f7ff ff5f 	bl	80020b8 <__NVIC_SetPriority>
}
 80021fa:	bf00      	nop
 80021fc:	3718      	adds	r7, #24
 80021fe:	46bd      	mov	sp, r7
 8002200:	bd80      	pop	{r7, pc}

08002202 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002202:	b580      	push	{r7, lr}
 8002204:	b082      	sub	sp, #8
 8002206:	af00      	add	r7, sp, #0
 8002208:	4603      	mov	r3, r0
 800220a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800220c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002210:	4618      	mov	r0, r3
 8002212:	f7ff ff35 	bl	8002080 <__NVIC_EnableIRQ>
}
 8002216:	bf00      	nop
 8002218:	3708      	adds	r7, #8
 800221a:	46bd      	mov	sp, r7
 800221c:	bd80      	pop	{r7, pc}

0800221e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800221e:	b580      	push	{r7, lr}
 8002220:	b082      	sub	sp, #8
 8002222:	af00      	add	r7, sp, #0
 8002224:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002226:	6878      	ldr	r0, [r7, #4]
 8002228:	f7ff ffa2 	bl	8002170 <SysTick_Config>
 800222c:	4603      	mov	r3, r0
}
 800222e:	4618      	mov	r0, r3
 8002230:	3708      	adds	r7, #8
 8002232:	46bd      	mov	sp, r7
 8002234:	bd80      	pop	{r7, pc}
	...

08002238 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002238:	b580      	push	{r7, lr}
 800223a:	b084      	sub	sp, #16
 800223c:	af00      	add	r7, sp, #0
 800223e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002240:	2300      	movs	r3, #0
 8002242:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800224a:	b2db      	uxtb	r3, r3
 800224c:	2b02      	cmp	r3, #2
 800224e:	d005      	beq.n	800225c <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	2204      	movs	r2, #4
 8002254:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8002256:	2301      	movs	r3, #1
 8002258:	73fb      	strb	r3, [r7, #15]
 800225a:	e051      	b.n	8002300 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	681a      	ldr	r2, [r3, #0]
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	f022 020e 	bic.w	r2, r2, #14
 800226a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	681a      	ldr	r2, [r3, #0]
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	f022 0201 	bic.w	r2, r2, #1
 800227a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	4a22      	ldr	r2, [pc, #136]	@ (800230c <HAL_DMA_Abort_IT+0xd4>)
 8002282:	4293      	cmp	r3, r2
 8002284:	d029      	beq.n	80022da <HAL_DMA_Abort_IT+0xa2>
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	4a21      	ldr	r2, [pc, #132]	@ (8002310 <HAL_DMA_Abort_IT+0xd8>)
 800228c:	4293      	cmp	r3, r2
 800228e:	d022      	beq.n	80022d6 <HAL_DMA_Abort_IT+0x9e>
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	4a1f      	ldr	r2, [pc, #124]	@ (8002314 <HAL_DMA_Abort_IT+0xdc>)
 8002296:	4293      	cmp	r3, r2
 8002298:	d01a      	beq.n	80022d0 <HAL_DMA_Abort_IT+0x98>
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	4a1e      	ldr	r2, [pc, #120]	@ (8002318 <HAL_DMA_Abort_IT+0xe0>)
 80022a0:	4293      	cmp	r3, r2
 80022a2:	d012      	beq.n	80022ca <HAL_DMA_Abort_IT+0x92>
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	4a1c      	ldr	r2, [pc, #112]	@ (800231c <HAL_DMA_Abort_IT+0xe4>)
 80022aa:	4293      	cmp	r3, r2
 80022ac:	d00a      	beq.n	80022c4 <HAL_DMA_Abort_IT+0x8c>
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	4a1b      	ldr	r2, [pc, #108]	@ (8002320 <HAL_DMA_Abort_IT+0xe8>)
 80022b4:	4293      	cmp	r3, r2
 80022b6:	d102      	bne.n	80022be <HAL_DMA_Abort_IT+0x86>
 80022b8:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80022bc:	e00e      	b.n	80022dc <HAL_DMA_Abort_IT+0xa4>
 80022be:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80022c2:	e00b      	b.n	80022dc <HAL_DMA_Abort_IT+0xa4>
 80022c4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80022c8:	e008      	b.n	80022dc <HAL_DMA_Abort_IT+0xa4>
 80022ca:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80022ce:	e005      	b.n	80022dc <HAL_DMA_Abort_IT+0xa4>
 80022d0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80022d4:	e002      	b.n	80022dc <HAL_DMA_Abort_IT+0xa4>
 80022d6:	2310      	movs	r3, #16
 80022d8:	e000      	b.n	80022dc <HAL_DMA_Abort_IT+0xa4>
 80022da:	2301      	movs	r3, #1
 80022dc:	4a11      	ldr	r2, [pc, #68]	@ (8002324 <HAL_DMA_Abort_IT+0xec>)
 80022de:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	2201      	movs	r2, #1
 80022e4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	2200      	movs	r2, #0
 80022ec:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d003      	beq.n	8002300 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80022fc:	6878      	ldr	r0, [r7, #4]
 80022fe:	4798      	blx	r3
    } 
  }
  return status;
 8002300:	7bfb      	ldrb	r3, [r7, #15]
}
 8002302:	4618      	mov	r0, r3
 8002304:	3710      	adds	r7, #16
 8002306:	46bd      	mov	sp, r7
 8002308:	bd80      	pop	{r7, pc}
 800230a:	bf00      	nop
 800230c:	40020008 	.word	0x40020008
 8002310:	4002001c 	.word	0x4002001c
 8002314:	40020030 	.word	0x40020030
 8002318:	40020044 	.word	0x40020044
 800231c:	40020058 	.word	0x40020058
 8002320:	4002006c 	.word	0x4002006c
 8002324:	40020000 	.word	0x40020000

08002328 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002328:	b480      	push	{r7}
 800232a:	b08b      	sub	sp, #44	@ 0x2c
 800232c:	af00      	add	r7, sp, #0
 800232e:	6078      	str	r0, [r7, #4]
 8002330:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002332:	2300      	movs	r3, #0
 8002334:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002336:	2300      	movs	r3, #0
 8002338:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800233a:	e169      	b.n	8002610 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800233c:	2201      	movs	r2, #1
 800233e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002340:	fa02 f303 	lsl.w	r3, r2, r3
 8002344:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002346:	683b      	ldr	r3, [r7, #0]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	69fa      	ldr	r2, [r7, #28]
 800234c:	4013      	ands	r3, r2
 800234e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002350:	69ba      	ldr	r2, [r7, #24]
 8002352:	69fb      	ldr	r3, [r7, #28]
 8002354:	429a      	cmp	r2, r3
 8002356:	f040 8158 	bne.w	800260a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800235a:	683b      	ldr	r3, [r7, #0]
 800235c:	685b      	ldr	r3, [r3, #4]
 800235e:	4a9a      	ldr	r2, [pc, #616]	@ (80025c8 <HAL_GPIO_Init+0x2a0>)
 8002360:	4293      	cmp	r3, r2
 8002362:	d05e      	beq.n	8002422 <HAL_GPIO_Init+0xfa>
 8002364:	4a98      	ldr	r2, [pc, #608]	@ (80025c8 <HAL_GPIO_Init+0x2a0>)
 8002366:	4293      	cmp	r3, r2
 8002368:	d875      	bhi.n	8002456 <HAL_GPIO_Init+0x12e>
 800236a:	4a98      	ldr	r2, [pc, #608]	@ (80025cc <HAL_GPIO_Init+0x2a4>)
 800236c:	4293      	cmp	r3, r2
 800236e:	d058      	beq.n	8002422 <HAL_GPIO_Init+0xfa>
 8002370:	4a96      	ldr	r2, [pc, #600]	@ (80025cc <HAL_GPIO_Init+0x2a4>)
 8002372:	4293      	cmp	r3, r2
 8002374:	d86f      	bhi.n	8002456 <HAL_GPIO_Init+0x12e>
 8002376:	4a96      	ldr	r2, [pc, #600]	@ (80025d0 <HAL_GPIO_Init+0x2a8>)
 8002378:	4293      	cmp	r3, r2
 800237a:	d052      	beq.n	8002422 <HAL_GPIO_Init+0xfa>
 800237c:	4a94      	ldr	r2, [pc, #592]	@ (80025d0 <HAL_GPIO_Init+0x2a8>)
 800237e:	4293      	cmp	r3, r2
 8002380:	d869      	bhi.n	8002456 <HAL_GPIO_Init+0x12e>
 8002382:	4a94      	ldr	r2, [pc, #592]	@ (80025d4 <HAL_GPIO_Init+0x2ac>)
 8002384:	4293      	cmp	r3, r2
 8002386:	d04c      	beq.n	8002422 <HAL_GPIO_Init+0xfa>
 8002388:	4a92      	ldr	r2, [pc, #584]	@ (80025d4 <HAL_GPIO_Init+0x2ac>)
 800238a:	4293      	cmp	r3, r2
 800238c:	d863      	bhi.n	8002456 <HAL_GPIO_Init+0x12e>
 800238e:	4a92      	ldr	r2, [pc, #584]	@ (80025d8 <HAL_GPIO_Init+0x2b0>)
 8002390:	4293      	cmp	r3, r2
 8002392:	d046      	beq.n	8002422 <HAL_GPIO_Init+0xfa>
 8002394:	4a90      	ldr	r2, [pc, #576]	@ (80025d8 <HAL_GPIO_Init+0x2b0>)
 8002396:	4293      	cmp	r3, r2
 8002398:	d85d      	bhi.n	8002456 <HAL_GPIO_Init+0x12e>
 800239a:	2b12      	cmp	r3, #18
 800239c:	d82a      	bhi.n	80023f4 <HAL_GPIO_Init+0xcc>
 800239e:	2b12      	cmp	r3, #18
 80023a0:	d859      	bhi.n	8002456 <HAL_GPIO_Init+0x12e>
 80023a2:	a201      	add	r2, pc, #4	@ (adr r2, 80023a8 <HAL_GPIO_Init+0x80>)
 80023a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80023a8:	08002423 	.word	0x08002423
 80023ac:	080023fd 	.word	0x080023fd
 80023b0:	0800240f 	.word	0x0800240f
 80023b4:	08002451 	.word	0x08002451
 80023b8:	08002457 	.word	0x08002457
 80023bc:	08002457 	.word	0x08002457
 80023c0:	08002457 	.word	0x08002457
 80023c4:	08002457 	.word	0x08002457
 80023c8:	08002457 	.word	0x08002457
 80023cc:	08002457 	.word	0x08002457
 80023d0:	08002457 	.word	0x08002457
 80023d4:	08002457 	.word	0x08002457
 80023d8:	08002457 	.word	0x08002457
 80023dc:	08002457 	.word	0x08002457
 80023e0:	08002457 	.word	0x08002457
 80023e4:	08002457 	.word	0x08002457
 80023e8:	08002457 	.word	0x08002457
 80023ec:	08002405 	.word	0x08002405
 80023f0:	08002419 	.word	0x08002419
 80023f4:	4a79      	ldr	r2, [pc, #484]	@ (80025dc <HAL_GPIO_Init+0x2b4>)
 80023f6:	4293      	cmp	r3, r2
 80023f8:	d013      	beq.n	8002422 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80023fa:	e02c      	b.n	8002456 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80023fc:	683b      	ldr	r3, [r7, #0]
 80023fe:	68db      	ldr	r3, [r3, #12]
 8002400:	623b      	str	r3, [r7, #32]
          break;
 8002402:	e029      	b.n	8002458 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002404:	683b      	ldr	r3, [r7, #0]
 8002406:	68db      	ldr	r3, [r3, #12]
 8002408:	3304      	adds	r3, #4
 800240a:	623b      	str	r3, [r7, #32]
          break;
 800240c:	e024      	b.n	8002458 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800240e:	683b      	ldr	r3, [r7, #0]
 8002410:	68db      	ldr	r3, [r3, #12]
 8002412:	3308      	adds	r3, #8
 8002414:	623b      	str	r3, [r7, #32]
          break;
 8002416:	e01f      	b.n	8002458 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002418:	683b      	ldr	r3, [r7, #0]
 800241a:	68db      	ldr	r3, [r3, #12]
 800241c:	330c      	adds	r3, #12
 800241e:	623b      	str	r3, [r7, #32]
          break;
 8002420:	e01a      	b.n	8002458 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002422:	683b      	ldr	r3, [r7, #0]
 8002424:	689b      	ldr	r3, [r3, #8]
 8002426:	2b00      	cmp	r3, #0
 8002428:	d102      	bne.n	8002430 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800242a:	2304      	movs	r3, #4
 800242c:	623b      	str	r3, [r7, #32]
          break;
 800242e:	e013      	b.n	8002458 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002430:	683b      	ldr	r3, [r7, #0]
 8002432:	689b      	ldr	r3, [r3, #8]
 8002434:	2b01      	cmp	r3, #1
 8002436:	d105      	bne.n	8002444 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002438:	2308      	movs	r3, #8
 800243a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	69fa      	ldr	r2, [r7, #28]
 8002440:	611a      	str	r2, [r3, #16]
          break;
 8002442:	e009      	b.n	8002458 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002444:	2308      	movs	r3, #8
 8002446:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	69fa      	ldr	r2, [r7, #28]
 800244c:	615a      	str	r2, [r3, #20]
          break;
 800244e:	e003      	b.n	8002458 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002450:	2300      	movs	r3, #0
 8002452:	623b      	str	r3, [r7, #32]
          break;
 8002454:	e000      	b.n	8002458 <HAL_GPIO_Init+0x130>
          break;
 8002456:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002458:	69bb      	ldr	r3, [r7, #24]
 800245a:	2bff      	cmp	r3, #255	@ 0xff
 800245c:	d801      	bhi.n	8002462 <HAL_GPIO_Init+0x13a>
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	e001      	b.n	8002466 <HAL_GPIO_Init+0x13e>
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	3304      	adds	r3, #4
 8002466:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002468:	69bb      	ldr	r3, [r7, #24]
 800246a:	2bff      	cmp	r3, #255	@ 0xff
 800246c:	d802      	bhi.n	8002474 <HAL_GPIO_Init+0x14c>
 800246e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002470:	009b      	lsls	r3, r3, #2
 8002472:	e002      	b.n	800247a <HAL_GPIO_Init+0x152>
 8002474:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002476:	3b08      	subs	r3, #8
 8002478:	009b      	lsls	r3, r3, #2
 800247a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800247c:	697b      	ldr	r3, [r7, #20]
 800247e:	681a      	ldr	r2, [r3, #0]
 8002480:	210f      	movs	r1, #15
 8002482:	693b      	ldr	r3, [r7, #16]
 8002484:	fa01 f303 	lsl.w	r3, r1, r3
 8002488:	43db      	mvns	r3, r3
 800248a:	401a      	ands	r2, r3
 800248c:	6a39      	ldr	r1, [r7, #32]
 800248e:	693b      	ldr	r3, [r7, #16]
 8002490:	fa01 f303 	lsl.w	r3, r1, r3
 8002494:	431a      	orrs	r2, r3
 8002496:	697b      	ldr	r3, [r7, #20]
 8002498:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800249a:	683b      	ldr	r3, [r7, #0]
 800249c:	685b      	ldr	r3, [r3, #4]
 800249e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	f000 80b1 	beq.w	800260a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80024a8:	4b4d      	ldr	r3, [pc, #308]	@ (80025e0 <HAL_GPIO_Init+0x2b8>)
 80024aa:	699b      	ldr	r3, [r3, #24]
 80024ac:	4a4c      	ldr	r2, [pc, #304]	@ (80025e0 <HAL_GPIO_Init+0x2b8>)
 80024ae:	f043 0301 	orr.w	r3, r3, #1
 80024b2:	6193      	str	r3, [r2, #24]
 80024b4:	4b4a      	ldr	r3, [pc, #296]	@ (80025e0 <HAL_GPIO_Init+0x2b8>)
 80024b6:	699b      	ldr	r3, [r3, #24]
 80024b8:	f003 0301 	and.w	r3, r3, #1
 80024bc:	60bb      	str	r3, [r7, #8]
 80024be:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80024c0:	4a48      	ldr	r2, [pc, #288]	@ (80025e4 <HAL_GPIO_Init+0x2bc>)
 80024c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024c4:	089b      	lsrs	r3, r3, #2
 80024c6:	3302      	adds	r3, #2
 80024c8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80024cc:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80024ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024d0:	f003 0303 	and.w	r3, r3, #3
 80024d4:	009b      	lsls	r3, r3, #2
 80024d6:	220f      	movs	r2, #15
 80024d8:	fa02 f303 	lsl.w	r3, r2, r3
 80024dc:	43db      	mvns	r3, r3
 80024de:	68fa      	ldr	r2, [r7, #12]
 80024e0:	4013      	ands	r3, r2
 80024e2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	4a40      	ldr	r2, [pc, #256]	@ (80025e8 <HAL_GPIO_Init+0x2c0>)
 80024e8:	4293      	cmp	r3, r2
 80024ea:	d013      	beq.n	8002514 <HAL_GPIO_Init+0x1ec>
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	4a3f      	ldr	r2, [pc, #252]	@ (80025ec <HAL_GPIO_Init+0x2c4>)
 80024f0:	4293      	cmp	r3, r2
 80024f2:	d00d      	beq.n	8002510 <HAL_GPIO_Init+0x1e8>
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	4a3e      	ldr	r2, [pc, #248]	@ (80025f0 <HAL_GPIO_Init+0x2c8>)
 80024f8:	4293      	cmp	r3, r2
 80024fa:	d007      	beq.n	800250c <HAL_GPIO_Init+0x1e4>
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	4a3d      	ldr	r2, [pc, #244]	@ (80025f4 <HAL_GPIO_Init+0x2cc>)
 8002500:	4293      	cmp	r3, r2
 8002502:	d101      	bne.n	8002508 <HAL_GPIO_Init+0x1e0>
 8002504:	2303      	movs	r3, #3
 8002506:	e006      	b.n	8002516 <HAL_GPIO_Init+0x1ee>
 8002508:	2304      	movs	r3, #4
 800250a:	e004      	b.n	8002516 <HAL_GPIO_Init+0x1ee>
 800250c:	2302      	movs	r3, #2
 800250e:	e002      	b.n	8002516 <HAL_GPIO_Init+0x1ee>
 8002510:	2301      	movs	r3, #1
 8002512:	e000      	b.n	8002516 <HAL_GPIO_Init+0x1ee>
 8002514:	2300      	movs	r3, #0
 8002516:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002518:	f002 0203 	and.w	r2, r2, #3
 800251c:	0092      	lsls	r2, r2, #2
 800251e:	4093      	lsls	r3, r2
 8002520:	68fa      	ldr	r2, [r7, #12]
 8002522:	4313      	orrs	r3, r2
 8002524:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002526:	492f      	ldr	r1, [pc, #188]	@ (80025e4 <HAL_GPIO_Init+0x2bc>)
 8002528:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800252a:	089b      	lsrs	r3, r3, #2
 800252c:	3302      	adds	r3, #2
 800252e:	68fa      	ldr	r2, [r7, #12]
 8002530:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002534:	683b      	ldr	r3, [r7, #0]
 8002536:	685b      	ldr	r3, [r3, #4]
 8002538:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800253c:	2b00      	cmp	r3, #0
 800253e:	d006      	beq.n	800254e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002540:	4b2d      	ldr	r3, [pc, #180]	@ (80025f8 <HAL_GPIO_Init+0x2d0>)
 8002542:	689a      	ldr	r2, [r3, #8]
 8002544:	492c      	ldr	r1, [pc, #176]	@ (80025f8 <HAL_GPIO_Init+0x2d0>)
 8002546:	69bb      	ldr	r3, [r7, #24]
 8002548:	4313      	orrs	r3, r2
 800254a:	608b      	str	r3, [r1, #8]
 800254c:	e006      	b.n	800255c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800254e:	4b2a      	ldr	r3, [pc, #168]	@ (80025f8 <HAL_GPIO_Init+0x2d0>)
 8002550:	689a      	ldr	r2, [r3, #8]
 8002552:	69bb      	ldr	r3, [r7, #24]
 8002554:	43db      	mvns	r3, r3
 8002556:	4928      	ldr	r1, [pc, #160]	@ (80025f8 <HAL_GPIO_Init+0x2d0>)
 8002558:	4013      	ands	r3, r2
 800255a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800255c:	683b      	ldr	r3, [r7, #0]
 800255e:	685b      	ldr	r3, [r3, #4]
 8002560:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002564:	2b00      	cmp	r3, #0
 8002566:	d006      	beq.n	8002576 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002568:	4b23      	ldr	r3, [pc, #140]	@ (80025f8 <HAL_GPIO_Init+0x2d0>)
 800256a:	68da      	ldr	r2, [r3, #12]
 800256c:	4922      	ldr	r1, [pc, #136]	@ (80025f8 <HAL_GPIO_Init+0x2d0>)
 800256e:	69bb      	ldr	r3, [r7, #24]
 8002570:	4313      	orrs	r3, r2
 8002572:	60cb      	str	r3, [r1, #12]
 8002574:	e006      	b.n	8002584 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002576:	4b20      	ldr	r3, [pc, #128]	@ (80025f8 <HAL_GPIO_Init+0x2d0>)
 8002578:	68da      	ldr	r2, [r3, #12]
 800257a:	69bb      	ldr	r3, [r7, #24]
 800257c:	43db      	mvns	r3, r3
 800257e:	491e      	ldr	r1, [pc, #120]	@ (80025f8 <HAL_GPIO_Init+0x2d0>)
 8002580:	4013      	ands	r3, r2
 8002582:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002584:	683b      	ldr	r3, [r7, #0]
 8002586:	685b      	ldr	r3, [r3, #4]
 8002588:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800258c:	2b00      	cmp	r3, #0
 800258e:	d006      	beq.n	800259e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002590:	4b19      	ldr	r3, [pc, #100]	@ (80025f8 <HAL_GPIO_Init+0x2d0>)
 8002592:	685a      	ldr	r2, [r3, #4]
 8002594:	4918      	ldr	r1, [pc, #96]	@ (80025f8 <HAL_GPIO_Init+0x2d0>)
 8002596:	69bb      	ldr	r3, [r7, #24]
 8002598:	4313      	orrs	r3, r2
 800259a:	604b      	str	r3, [r1, #4]
 800259c:	e006      	b.n	80025ac <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800259e:	4b16      	ldr	r3, [pc, #88]	@ (80025f8 <HAL_GPIO_Init+0x2d0>)
 80025a0:	685a      	ldr	r2, [r3, #4]
 80025a2:	69bb      	ldr	r3, [r7, #24]
 80025a4:	43db      	mvns	r3, r3
 80025a6:	4914      	ldr	r1, [pc, #80]	@ (80025f8 <HAL_GPIO_Init+0x2d0>)
 80025a8:	4013      	ands	r3, r2
 80025aa:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80025ac:	683b      	ldr	r3, [r7, #0]
 80025ae:	685b      	ldr	r3, [r3, #4]
 80025b0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d021      	beq.n	80025fc <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80025b8:	4b0f      	ldr	r3, [pc, #60]	@ (80025f8 <HAL_GPIO_Init+0x2d0>)
 80025ba:	681a      	ldr	r2, [r3, #0]
 80025bc:	490e      	ldr	r1, [pc, #56]	@ (80025f8 <HAL_GPIO_Init+0x2d0>)
 80025be:	69bb      	ldr	r3, [r7, #24]
 80025c0:	4313      	orrs	r3, r2
 80025c2:	600b      	str	r3, [r1, #0]
 80025c4:	e021      	b.n	800260a <HAL_GPIO_Init+0x2e2>
 80025c6:	bf00      	nop
 80025c8:	10320000 	.word	0x10320000
 80025cc:	10310000 	.word	0x10310000
 80025d0:	10220000 	.word	0x10220000
 80025d4:	10210000 	.word	0x10210000
 80025d8:	10120000 	.word	0x10120000
 80025dc:	10110000 	.word	0x10110000
 80025e0:	40021000 	.word	0x40021000
 80025e4:	40010000 	.word	0x40010000
 80025e8:	40010800 	.word	0x40010800
 80025ec:	40010c00 	.word	0x40010c00
 80025f0:	40011000 	.word	0x40011000
 80025f4:	40011400 	.word	0x40011400
 80025f8:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80025fc:	4b0b      	ldr	r3, [pc, #44]	@ (800262c <HAL_GPIO_Init+0x304>)
 80025fe:	681a      	ldr	r2, [r3, #0]
 8002600:	69bb      	ldr	r3, [r7, #24]
 8002602:	43db      	mvns	r3, r3
 8002604:	4909      	ldr	r1, [pc, #36]	@ (800262c <HAL_GPIO_Init+0x304>)
 8002606:	4013      	ands	r3, r2
 8002608:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800260a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800260c:	3301      	adds	r3, #1
 800260e:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002610:	683b      	ldr	r3, [r7, #0]
 8002612:	681a      	ldr	r2, [r3, #0]
 8002614:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002616:	fa22 f303 	lsr.w	r3, r2, r3
 800261a:	2b00      	cmp	r3, #0
 800261c:	f47f ae8e 	bne.w	800233c <HAL_GPIO_Init+0x14>
  }
}
 8002620:	bf00      	nop
 8002622:	bf00      	nop
 8002624:	372c      	adds	r7, #44	@ 0x2c
 8002626:	46bd      	mov	sp, r7
 8002628:	bc80      	pop	{r7}
 800262a:	4770      	bx	lr
 800262c:	40010400 	.word	0x40010400

08002630 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002630:	b480      	push	{r7}
 8002632:	b083      	sub	sp, #12
 8002634:	af00      	add	r7, sp, #0
 8002636:	6078      	str	r0, [r7, #4]
 8002638:	460b      	mov	r3, r1
 800263a:	807b      	strh	r3, [r7, #2]
 800263c:	4613      	mov	r3, r2
 800263e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002640:	787b      	ldrb	r3, [r7, #1]
 8002642:	2b00      	cmp	r3, #0
 8002644:	d003      	beq.n	800264e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002646:	887a      	ldrh	r2, [r7, #2]
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800264c:	e003      	b.n	8002656 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800264e:	887b      	ldrh	r3, [r7, #2]
 8002650:	041a      	lsls	r2, r3, #16
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	611a      	str	r2, [r3, #16]
}
 8002656:	bf00      	nop
 8002658:	370c      	adds	r7, #12
 800265a:	46bd      	mov	sp, r7
 800265c:	bc80      	pop	{r7}
 800265e:	4770      	bx	lr

08002660 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002660:	b480      	push	{r7}
 8002662:	b085      	sub	sp, #20
 8002664:	af00      	add	r7, sp, #0
 8002666:	6078      	str	r0, [r7, #4]
 8002668:	460b      	mov	r3, r1
 800266a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	68db      	ldr	r3, [r3, #12]
 8002670:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002672:	887a      	ldrh	r2, [r7, #2]
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	4013      	ands	r3, r2
 8002678:	041a      	lsls	r2, r3, #16
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	43d9      	mvns	r1, r3
 800267e:	887b      	ldrh	r3, [r7, #2]
 8002680:	400b      	ands	r3, r1
 8002682:	431a      	orrs	r2, r3
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	611a      	str	r2, [r3, #16]
}
 8002688:	bf00      	nop
 800268a:	3714      	adds	r7, #20
 800268c:	46bd      	mov	sp, r7
 800268e:	bc80      	pop	{r7}
 8002690:	4770      	bx	lr
	...

08002694 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002694:	b580      	push	{r7, lr}
 8002696:	b082      	sub	sp, #8
 8002698:	af00      	add	r7, sp, #0
 800269a:	4603      	mov	r3, r0
 800269c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800269e:	4b08      	ldr	r3, [pc, #32]	@ (80026c0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80026a0:	695a      	ldr	r2, [r3, #20]
 80026a2:	88fb      	ldrh	r3, [r7, #6]
 80026a4:	4013      	ands	r3, r2
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d006      	beq.n	80026b8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80026aa:	4a05      	ldr	r2, [pc, #20]	@ (80026c0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80026ac:	88fb      	ldrh	r3, [r7, #6]
 80026ae:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80026b0:	88fb      	ldrh	r3, [r7, #6]
 80026b2:	4618      	mov	r0, r3
 80026b4:	f000 f806 	bl	80026c4 <HAL_GPIO_EXTI_Callback>
  }
}
 80026b8:	bf00      	nop
 80026ba:	3708      	adds	r7, #8
 80026bc:	46bd      	mov	sp, r7
 80026be:	bd80      	pop	{r7, pc}
 80026c0:	40010400 	.word	0x40010400

080026c4 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80026c4:	b480      	push	{r7}
 80026c6:	b083      	sub	sp, #12
 80026c8:	af00      	add	r7, sp, #0
 80026ca:	4603      	mov	r3, r0
 80026cc:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80026ce:	bf00      	nop
 80026d0:	370c      	adds	r7, #12
 80026d2:	46bd      	mov	sp, r7
 80026d4:	bc80      	pop	{r7}
 80026d6:	4770      	bx	lr

080026d8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80026d8:	b580      	push	{r7, lr}
 80026da:	b084      	sub	sp, #16
 80026dc:	af00      	add	r7, sp, #0
 80026de:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d101      	bne.n	80026ea <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80026e6:	2301      	movs	r3, #1
 80026e8:	e12b      	b.n	8002942 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80026f0:	b2db      	uxtb	r3, r3
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d106      	bne.n	8002704 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	2200      	movs	r2, #0
 80026fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80026fe:	6878      	ldr	r0, [r7, #4]
 8002700:	f7fe fda2 	bl	8001248 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	2224      	movs	r2, #36	@ 0x24
 8002708:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	681a      	ldr	r2, [r3, #0]
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	f022 0201 	bic.w	r2, r2, #1
 800271a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	681a      	ldr	r2, [r3, #0]
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800272a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	681a      	ldr	r2, [r3, #0]
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800273a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800273c:	f001 f842 	bl	80037c4 <HAL_RCC_GetPCLK1Freq>
 8002740:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	685b      	ldr	r3, [r3, #4]
 8002746:	4a81      	ldr	r2, [pc, #516]	@ (800294c <HAL_I2C_Init+0x274>)
 8002748:	4293      	cmp	r3, r2
 800274a:	d807      	bhi.n	800275c <HAL_I2C_Init+0x84>
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	4a80      	ldr	r2, [pc, #512]	@ (8002950 <HAL_I2C_Init+0x278>)
 8002750:	4293      	cmp	r3, r2
 8002752:	bf94      	ite	ls
 8002754:	2301      	movls	r3, #1
 8002756:	2300      	movhi	r3, #0
 8002758:	b2db      	uxtb	r3, r3
 800275a:	e006      	b.n	800276a <HAL_I2C_Init+0x92>
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	4a7d      	ldr	r2, [pc, #500]	@ (8002954 <HAL_I2C_Init+0x27c>)
 8002760:	4293      	cmp	r3, r2
 8002762:	bf94      	ite	ls
 8002764:	2301      	movls	r3, #1
 8002766:	2300      	movhi	r3, #0
 8002768:	b2db      	uxtb	r3, r3
 800276a:	2b00      	cmp	r3, #0
 800276c:	d001      	beq.n	8002772 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800276e:	2301      	movs	r3, #1
 8002770:	e0e7      	b.n	8002942 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	4a78      	ldr	r2, [pc, #480]	@ (8002958 <HAL_I2C_Init+0x280>)
 8002776:	fba2 2303 	umull	r2, r3, r2, r3
 800277a:	0c9b      	lsrs	r3, r3, #18
 800277c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	685b      	ldr	r3, [r3, #4]
 8002784:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	68ba      	ldr	r2, [r7, #8]
 800278e:	430a      	orrs	r2, r1
 8002790:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	6a1b      	ldr	r3, [r3, #32]
 8002798:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	685b      	ldr	r3, [r3, #4]
 80027a0:	4a6a      	ldr	r2, [pc, #424]	@ (800294c <HAL_I2C_Init+0x274>)
 80027a2:	4293      	cmp	r3, r2
 80027a4:	d802      	bhi.n	80027ac <HAL_I2C_Init+0xd4>
 80027a6:	68bb      	ldr	r3, [r7, #8]
 80027a8:	3301      	adds	r3, #1
 80027aa:	e009      	b.n	80027c0 <HAL_I2C_Init+0xe8>
 80027ac:	68bb      	ldr	r3, [r7, #8]
 80027ae:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80027b2:	fb02 f303 	mul.w	r3, r2, r3
 80027b6:	4a69      	ldr	r2, [pc, #420]	@ (800295c <HAL_I2C_Init+0x284>)
 80027b8:	fba2 2303 	umull	r2, r3, r2, r3
 80027bc:	099b      	lsrs	r3, r3, #6
 80027be:	3301      	adds	r3, #1
 80027c0:	687a      	ldr	r2, [r7, #4]
 80027c2:	6812      	ldr	r2, [r2, #0]
 80027c4:	430b      	orrs	r3, r1
 80027c6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	69db      	ldr	r3, [r3, #28]
 80027ce:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80027d2:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	685b      	ldr	r3, [r3, #4]
 80027da:	495c      	ldr	r1, [pc, #368]	@ (800294c <HAL_I2C_Init+0x274>)
 80027dc:	428b      	cmp	r3, r1
 80027de:	d819      	bhi.n	8002814 <HAL_I2C_Init+0x13c>
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	1e59      	subs	r1, r3, #1
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	685b      	ldr	r3, [r3, #4]
 80027e8:	005b      	lsls	r3, r3, #1
 80027ea:	fbb1 f3f3 	udiv	r3, r1, r3
 80027ee:	1c59      	adds	r1, r3, #1
 80027f0:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80027f4:	400b      	ands	r3, r1
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d00a      	beq.n	8002810 <HAL_I2C_Init+0x138>
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	1e59      	subs	r1, r3, #1
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	685b      	ldr	r3, [r3, #4]
 8002802:	005b      	lsls	r3, r3, #1
 8002804:	fbb1 f3f3 	udiv	r3, r1, r3
 8002808:	3301      	adds	r3, #1
 800280a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800280e:	e051      	b.n	80028b4 <HAL_I2C_Init+0x1dc>
 8002810:	2304      	movs	r3, #4
 8002812:	e04f      	b.n	80028b4 <HAL_I2C_Init+0x1dc>
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	689b      	ldr	r3, [r3, #8]
 8002818:	2b00      	cmp	r3, #0
 800281a:	d111      	bne.n	8002840 <HAL_I2C_Init+0x168>
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	1e58      	subs	r0, r3, #1
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	6859      	ldr	r1, [r3, #4]
 8002824:	460b      	mov	r3, r1
 8002826:	005b      	lsls	r3, r3, #1
 8002828:	440b      	add	r3, r1
 800282a:	fbb0 f3f3 	udiv	r3, r0, r3
 800282e:	3301      	adds	r3, #1
 8002830:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002834:	2b00      	cmp	r3, #0
 8002836:	bf0c      	ite	eq
 8002838:	2301      	moveq	r3, #1
 800283a:	2300      	movne	r3, #0
 800283c:	b2db      	uxtb	r3, r3
 800283e:	e012      	b.n	8002866 <HAL_I2C_Init+0x18e>
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	1e58      	subs	r0, r3, #1
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	6859      	ldr	r1, [r3, #4]
 8002848:	460b      	mov	r3, r1
 800284a:	009b      	lsls	r3, r3, #2
 800284c:	440b      	add	r3, r1
 800284e:	0099      	lsls	r1, r3, #2
 8002850:	440b      	add	r3, r1
 8002852:	fbb0 f3f3 	udiv	r3, r0, r3
 8002856:	3301      	adds	r3, #1
 8002858:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800285c:	2b00      	cmp	r3, #0
 800285e:	bf0c      	ite	eq
 8002860:	2301      	moveq	r3, #1
 8002862:	2300      	movne	r3, #0
 8002864:	b2db      	uxtb	r3, r3
 8002866:	2b00      	cmp	r3, #0
 8002868:	d001      	beq.n	800286e <HAL_I2C_Init+0x196>
 800286a:	2301      	movs	r3, #1
 800286c:	e022      	b.n	80028b4 <HAL_I2C_Init+0x1dc>
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	689b      	ldr	r3, [r3, #8]
 8002872:	2b00      	cmp	r3, #0
 8002874:	d10e      	bne.n	8002894 <HAL_I2C_Init+0x1bc>
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	1e58      	subs	r0, r3, #1
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	6859      	ldr	r1, [r3, #4]
 800287e:	460b      	mov	r3, r1
 8002880:	005b      	lsls	r3, r3, #1
 8002882:	440b      	add	r3, r1
 8002884:	fbb0 f3f3 	udiv	r3, r0, r3
 8002888:	3301      	adds	r3, #1
 800288a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800288e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002892:	e00f      	b.n	80028b4 <HAL_I2C_Init+0x1dc>
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	1e58      	subs	r0, r3, #1
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	6859      	ldr	r1, [r3, #4]
 800289c:	460b      	mov	r3, r1
 800289e:	009b      	lsls	r3, r3, #2
 80028a0:	440b      	add	r3, r1
 80028a2:	0099      	lsls	r1, r3, #2
 80028a4:	440b      	add	r3, r1
 80028a6:	fbb0 f3f3 	udiv	r3, r0, r3
 80028aa:	3301      	adds	r3, #1
 80028ac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80028b0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80028b4:	6879      	ldr	r1, [r7, #4]
 80028b6:	6809      	ldr	r1, [r1, #0]
 80028b8:	4313      	orrs	r3, r2
 80028ba:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	69da      	ldr	r2, [r3, #28]
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	6a1b      	ldr	r3, [r3, #32]
 80028ce:	431a      	orrs	r2, r3
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	430a      	orrs	r2, r1
 80028d6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	689b      	ldr	r3, [r3, #8]
 80028de:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80028e2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80028e6:	687a      	ldr	r2, [r7, #4]
 80028e8:	6911      	ldr	r1, [r2, #16]
 80028ea:	687a      	ldr	r2, [r7, #4]
 80028ec:	68d2      	ldr	r2, [r2, #12]
 80028ee:	4311      	orrs	r1, r2
 80028f0:	687a      	ldr	r2, [r7, #4]
 80028f2:	6812      	ldr	r2, [r2, #0]
 80028f4:	430b      	orrs	r3, r1
 80028f6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	68db      	ldr	r3, [r3, #12]
 80028fe:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	695a      	ldr	r2, [r3, #20]
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	699b      	ldr	r3, [r3, #24]
 800290a:	431a      	orrs	r2, r3
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	430a      	orrs	r2, r1
 8002912:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	681a      	ldr	r2, [r3, #0]
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	f042 0201 	orr.w	r2, r2, #1
 8002922:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	2200      	movs	r2, #0
 8002928:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	2220      	movs	r2, #32
 800292e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	2200      	movs	r2, #0
 8002936:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	2200      	movs	r2, #0
 800293c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002940:	2300      	movs	r3, #0
}
 8002942:	4618      	mov	r0, r3
 8002944:	3710      	adds	r7, #16
 8002946:	46bd      	mov	sp, r7
 8002948:	bd80      	pop	{r7, pc}
 800294a:	bf00      	nop
 800294c:	000186a0 	.word	0x000186a0
 8002950:	001e847f 	.word	0x001e847f
 8002954:	003d08ff 	.word	0x003d08ff
 8002958:	431bde83 	.word	0x431bde83
 800295c:	10624dd3 	.word	0x10624dd3

08002960 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002960:	b580      	push	{r7, lr}
 8002962:	b088      	sub	sp, #32
 8002964:	af02      	add	r7, sp, #8
 8002966:	60f8      	str	r0, [r7, #12]
 8002968:	4608      	mov	r0, r1
 800296a:	4611      	mov	r1, r2
 800296c:	461a      	mov	r2, r3
 800296e:	4603      	mov	r3, r0
 8002970:	817b      	strh	r3, [r7, #10]
 8002972:	460b      	mov	r3, r1
 8002974:	813b      	strh	r3, [r7, #8]
 8002976:	4613      	mov	r3, r2
 8002978:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800297a:	f7ff fb21 	bl	8001fc0 <HAL_GetTick>
 800297e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002986:	b2db      	uxtb	r3, r3
 8002988:	2b20      	cmp	r3, #32
 800298a:	f040 80d9 	bne.w	8002b40 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800298e:	697b      	ldr	r3, [r7, #20]
 8002990:	9300      	str	r3, [sp, #0]
 8002992:	2319      	movs	r3, #25
 8002994:	2201      	movs	r2, #1
 8002996:	496d      	ldr	r1, [pc, #436]	@ (8002b4c <HAL_I2C_Mem_Write+0x1ec>)
 8002998:	68f8      	ldr	r0, [r7, #12]
 800299a:	f000 f971 	bl	8002c80 <I2C_WaitOnFlagUntilTimeout>
 800299e:	4603      	mov	r3, r0
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d001      	beq.n	80029a8 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80029a4:	2302      	movs	r3, #2
 80029a6:	e0cc      	b.n	8002b42 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80029ae:	2b01      	cmp	r3, #1
 80029b0:	d101      	bne.n	80029b6 <HAL_I2C_Mem_Write+0x56>
 80029b2:	2302      	movs	r3, #2
 80029b4:	e0c5      	b.n	8002b42 <HAL_I2C_Mem_Write+0x1e2>
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	2201      	movs	r2, #1
 80029ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	f003 0301 	and.w	r3, r3, #1
 80029c8:	2b01      	cmp	r3, #1
 80029ca:	d007      	beq.n	80029dc <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	681a      	ldr	r2, [r3, #0]
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	f042 0201 	orr.w	r2, r2, #1
 80029da:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	681a      	ldr	r2, [r3, #0]
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80029ea:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	2221      	movs	r2, #33	@ 0x21
 80029f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	2240      	movs	r2, #64	@ 0x40
 80029f8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	2200      	movs	r2, #0
 8002a00:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	6a3a      	ldr	r2, [r7, #32]
 8002a06:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002a0c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a12:	b29a      	uxth	r2, r3
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	4a4d      	ldr	r2, [pc, #308]	@ (8002b50 <HAL_I2C_Mem_Write+0x1f0>)
 8002a1c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002a1e:	88f8      	ldrh	r0, [r7, #6]
 8002a20:	893a      	ldrh	r2, [r7, #8]
 8002a22:	8979      	ldrh	r1, [r7, #10]
 8002a24:	697b      	ldr	r3, [r7, #20]
 8002a26:	9301      	str	r3, [sp, #4]
 8002a28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a2a:	9300      	str	r3, [sp, #0]
 8002a2c:	4603      	mov	r3, r0
 8002a2e:	68f8      	ldr	r0, [r7, #12]
 8002a30:	f000 f890 	bl	8002b54 <I2C_RequestMemoryWrite>
 8002a34:	4603      	mov	r3, r0
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d052      	beq.n	8002ae0 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8002a3a:	2301      	movs	r3, #1
 8002a3c:	e081      	b.n	8002b42 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002a3e:	697a      	ldr	r2, [r7, #20]
 8002a40:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002a42:	68f8      	ldr	r0, [r7, #12]
 8002a44:	f000 fa36 	bl	8002eb4 <I2C_WaitOnTXEFlagUntilTimeout>
 8002a48:	4603      	mov	r3, r0
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d00d      	beq.n	8002a6a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a52:	2b04      	cmp	r3, #4
 8002a54:	d107      	bne.n	8002a66 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	681a      	ldr	r2, [r3, #0]
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002a64:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002a66:	2301      	movs	r3, #1
 8002a68:	e06b      	b.n	8002b42 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a6e:	781a      	ldrb	r2, [r3, #0]
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a7a:	1c5a      	adds	r2, r3, #1
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a84:	3b01      	subs	r3, #1
 8002a86:	b29a      	uxth	r2, r3
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a90:	b29b      	uxth	r3, r3
 8002a92:	3b01      	subs	r3, #1
 8002a94:	b29a      	uxth	r2, r3
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	695b      	ldr	r3, [r3, #20]
 8002aa0:	f003 0304 	and.w	r3, r3, #4
 8002aa4:	2b04      	cmp	r3, #4
 8002aa6:	d11b      	bne.n	8002ae0 <HAL_I2C_Mem_Write+0x180>
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d017      	beq.n	8002ae0 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ab4:	781a      	ldrb	r2, [r3, #0]
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ac0:	1c5a      	adds	r2, r3, #1
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002aca:	3b01      	subs	r3, #1
 8002acc:	b29a      	uxth	r2, r3
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002ad6:	b29b      	uxth	r3, r3
 8002ad8:	3b01      	subs	r3, #1
 8002ada:	b29a      	uxth	r2, r3
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d1aa      	bne.n	8002a3e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002ae8:	697a      	ldr	r2, [r7, #20]
 8002aea:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002aec:	68f8      	ldr	r0, [r7, #12]
 8002aee:	f000 fa29 	bl	8002f44 <I2C_WaitOnBTFFlagUntilTimeout>
 8002af2:	4603      	mov	r3, r0
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d00d      	beq.n	8002b14 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002afc:	2b04      	cmp	r3, #4
 8002afe:	d107      	bne.n	8002b10 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	681a      	ldr	r2, [r3, #0]
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002b0e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002b10:	2301      	movs	r3, #1
 8002b12:	e016      	b.n	8002b42 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	681a      	ldr	r2, [r3, #0]
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002b22:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	2220      	movs	r2, #32
 8002b28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	2200      	movs	r2, #0
 8002b30:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	2200      	movs	r2, #0
 8002b38:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002b3c:	2300      	movs	r3, #0
 8002b3e:	e000      	b.n	8002b42 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8002b40:	2302      	movs	r3, #2
  }
}
 8002b42:	4618      	mov	r0, r3
 8002b44:	3718      	adds	r7, #24
 8002b46:	46bd      	mov	sp, r7
 8002b48:	bd80      	pop	{r7, pc}
 8002b4a:	bf00      	nop
 8002b4c:	00100002 	.word	0x00100002
 8002b50:	ffff0000 	.word	0xffff0000

08002b54 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8002b54:	b580      	push	{r7, lr}
 8002b56:	b088      	sub	sp, #32
 8002b58:	af02      	add	r7, sp, #8
 8002b5a:	60f8      	str	r0, [r7, #12]
 8002b5c:	4608      	mov	r0, r1
 8002b5e:	4611      	mov	r1, r2
 8002b60:	461a      	mov	r2, r3
 8002b62:	4603      	mov	r3, r0
 8002b64:	817b      	strh	r3, [r7, #10]
 8002b66:	460b      	mov	r3, r1
 8002b68:	813b      	strh	r3, [r7, #8]
 8002b6a:	4613      	mov	r3, r2
 8002b6c:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	681a      	ldr	r2, [r3, #0]
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002b7c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002b7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b80:	9300      	str	r3, [sp, #0]
 8002b82:	6a3b      	ldr	r3, [r7, #32]
 8002b84:	2200      	movs	r2, #0
 8002b86:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002b8a:	68f8      	ldr	r0, [r7, #12]
 8002b8c:	f000 f878 	bl	8002c80 <I2C_WaitOnFlagUntilTimeout>
 8002b90:	4603      	mov	r3, r0
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d00d      	beq.n	8002bb2 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ba0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002ba4:	d103      	bne.n	8002bae <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002bac:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002bae:	2303      	movs	r3, #3
 8002bb0:	e05f      	b.n	8002c72 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002bb2:	897b      	ldrh	r3, [r7, #10]
 8002bb4:	b2db      	uxtb	r3, r3
 8002bb6:	461a      	mov	r2, r3
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002bc0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002bc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bc4:	6a3a      	ldr	r2, [r7, #32]
 8002bc6:	492d      	ldr	r1, [pc, #180]	@ (8002c7c <I2C_RequestMemoryWrite+0x128>)
 8002bc8:	68f8      	ldr	r0, [r7, #12]
 8002bca:	f000 f8d3 	bl	8002d74 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002bce:	4603      	mov	r3, r0
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d001      	beq.n	8002bd8 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8002bd4:	2301      	movs	r3, #1
 8002bd6:	e04c      	b.n	8002c72 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002bd8:	2300      	movs	r3, #0
 8002bda:	617b      	str	r3, [r7, #20]
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	695b      	ldr	r3, [r3, #20]
 8002be2:	617b      	str	r3, [r7, #20]
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	699b      	ldr	r3, [r3, #24]
 8002bea:	617b      	str	r3, [r7, #20]
 8002bec:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002bee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002bf0:	6a39      	ldr	r1, [r7, #32]
 8002bf2:	68f8      	ldr	r0, [r7, #12]
 8002bf4:	f000 f95e 	bl	8002eb4 <I2C_WaitOnTXEFlagUntilTimeout>
 8002bf8:	4603      	mov	r3, r0
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d00d      	beq.n	8002c1a <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c02:	2b04      	cmp	r3, #4
 8002c04:	d107      	bne.n	8002c16 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	681a      	ldr	r2, [r3, #0]
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002c14:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8002c16:	2301      	movs	r3, #1
 8002c18:	e02b      	b.n	8002c72 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002c1a:	88fb      	ldrh	r3, [r7, #6]
 8002c1c:	2b01      	cmp	r3, #1
 8002c1e:	d105      	bne.n	8002c2c <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002c20:	893b      	ldrh	r3, [r7, #8]
 8002c22:	b2da      	uxtb	r2, r3
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	611a      	str	r2, [r3, #16]
 8002c2a:	e021      	b.n	8002c70 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8002c2c:	893b      	ldrh	r3, [r7, #8]
 8002c2e:	0a1b      	lsrs	r3, r3, #8
 8002c30:	b29b      	uxth	r3, r3
 8002c32:	b2da      	uxtb	r2, r3
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002c3a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002c3c:	6a39      	ldr	r1, [r7, #32]
 8002c3e:	68f8      	ldr	r0, [r7, #12]
 8002c40:	f000 f938 	bl	8002eb4 <I2C_WaitOnTXEFlagUntilTimeout>
 8002c44:	4603      	mov	r3, r0
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d00d      	beq.n	8002c66 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c4e:	2b04      	cmp	r3, #4
 8002c50:	d107      	bne.n	8002c62 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	681a      	ldr	r2, [r3, #0]
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002c60:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002c62:	2301      	movs	r3, #1
 8002c64:	e005      	b.n	8002c72 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002c66:	893b      	ldrh	r3, [r7, #8]
 8002c68:	b2da      	uxtb	r2, r3
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8002c70:	2300      	movs	r3, #0
}
 8002c72:	4618      	mov	r0, r3
 8002c74:	3718      	adds	r7, #24
 8002c76:	46bd      	mov	sp, r7
 8002c78:	bd80      	pop	{r7, pc}
 8002c7a:	bf00      	nop
 8002c7c:	00010002 	.word	0x00010002

08002c80 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002c80:	b580      	push	{r7, lr}
 8002c82:	b084      	sub	sp, #16
 8002c84:	af00      	add	r7, sp, #0
 8002c86:	60f8      	str	r0, [r7, #12]
 8002c88:	60b9      	str	r1, [r7, #8]
 8002c8a:	603b      	str	r3, [r7, #0]
 8002c8c:	4613      	mov	r3, r2
 8002c8e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002c90:	e048      	b.n	8002d24 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002c92:	683b      	ldr	r3, [r7, #0]
 8002c94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c98:	d044      	beq.n	8002d24 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002c9a:	f7ff f991 	bl	8001fc0 <HAL_GetTick>
 8002c9e:	4602      	mov	r2, r0
 8002ca0:	69bb      	ldr	r3, [r7, #24]
 8002ca2:	1ad3      	subs	r3, r2, r3
 8002ca4:	683a      	ldr	r2, [r7, #0]
 8002ca6:	429a      	cmp	r2, r3
 8002ca8:	d302      	bcc.n	8002cb0 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002caa:	683b      	ldr	r3, [r7, #0]
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d139      	bne.n	8002d24 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002cb0:	68bb      	ldr	r3, [r7, #8]
 8002cb2:	0c1b      	lsrs	r3, r3, #16
 8002cb4:	b2db      	uxtb	r3, r3
 8002cb6:	2b01      	cmp	r3, #1
 8002cb8:	d10d      	bne.n	8002cd6 <I2C_WaitOnFlagUntilTimeout+0x56>
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	695b      	ldr	r3, [r3, #20]
 8002cc0:	43da      	mvns	r2, r3
 8002cc2:	68bb      	ldr	r3, [r7, #8]
 8002cc4:	4013      	ands	r3, r2
 8002cc6:	b29b      	uxth	r3, r3
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	bf0c      	ite	eq
 8002ccc:	2301      	moveq	r3, #1
 8002cce:	2300      	movne	r3, #0
 8002cd0:	b2db      	uxtb	r3, r3
 8002cd2:	461a      	mov	r2, r3
 8002cd4:	e00c      	b.n	8002cf0 <I2C_WaitOnFlagUntilTimeout+0x70>
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	699b      	ldr	r3, [r3, #24]
 8002cdc:	43da      	mvns	r2, r3
 8002cde:	68bb      	ldr	r3, [r7, #8]
 8002ce0:	4013      	ands	r3, r2
 8002ce2:	b29b      	uxth	r3, r3
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	bf0c      	ite	eq
 8002ce8:	2301      	moveq	r3, #1
 8002cea:	2300      	movne	r3, #0
 8002cec:	b2db      	uxtb	r3, r3
 8002cee:	461a      	mov	r2, r3
 8002cf0:	79fb      	ldrb	r3, [r7, #7]
 8002cf2:	429a      	cmp	r2, r3
 8002cf4:	d116      	bne.n	8002d24 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	2200      	movs	r2, #0
 8002cfa:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	2220      	movs	r2, #32
 8002d00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	2200      	movs	r2, #0
 8002d08:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d10:	f043 0220 	orr.w	r2, r3, #32
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	2200      	movs	r2, #0
 8002d1c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002d20:	2301      	movs	r3, #1
 8002d22:	e023      	b.n	8002d6c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002d24:	68bb      	ldr	r3, [r7, #8]
 8002d26:	0c1b      	lsrs	r3, r3, #16
 8002d28:	b2db      	uxtb	r3, r3
 8002d2a:	2b01      	cmp	r3, #1
 8002d2c:	d10d      	bne.n	8002d4a <I2C_WaitOnFlagUntilTimeout+0xca>
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	695b      	ldr	r3, [r3, #20]
 8002d34:	43da      	mvns	r2, r3
 8002d36:	68bb      	ldr	r3, [r7, #8]
 8002d38:	4013      	ands	r3, r2
 8002d3a:	b29b      	uxth	r3, r3
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	bf0c      	ite	eq
 8002d40:	2301      	moveq	r3, #1
 8002d42:	2300      	movne	r3, #0
 8002d44:	b2db      	uxtb	r3, r3
 8002d46:	461a      	mov	r2, r3
 8002d48:	e00c      	b.n	8002d64 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	699b      	ldr	r3, [r3, #24]
 8002d50:	43da      	mvns	r2, r3
 8002d52:	68bb      	ldr	r3, [r7, #8]
 8002d54:	4013      	ands	r3, r2
 8002d56:	b29b      	uxth	r3, r3
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	bf0c      	ite	eq
 8002d5c:	2301      	moveq	r3, #1
 8002d5e:	2300      	movne	r3, #0
 8002d60:	b2db      	uxtb	r3, r3
 8002d62:	461a      	mov	r2, r3
 8002d64:	79fb      	ldrb	r3, [r7, #7]
 8002d66:	429a      	cmp	r2, r3
 8002d68:	d093      	beq.n	8002c92 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002d6a:	2300      	movs	r3, #0
}
 8002d6c:	4618      	mov	r0, r3
 8002d6e:	3710      	adds	r7, #16
 8002d70:	46bd      	mov	sp, r7
 8002d72:	bd80      	pop	{r7, pc}

08002d74 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002d74:	b580      	push	{r7, lr}
 8002d76:	b084      	sub	sp, #16
 8002d78:	af00      	add	r7, sp, #0
 8002d7a:	60f8      	str	r0, [r7, #12]
 8002d7c:	60b9      	str	r1, [r7, #8]
 8002d7e:	607a      	str	r2, [r7, #4]
 8002d80:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002d82:	e071      	b.n	8002e68 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	695b      	ldr	r3, [r3, #20]
 8002d8a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002d8e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002d92:	d123      	bne.n	8002ddc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	681a      	ldr	r2, [r3, #0]
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002da2:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002dac:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	2200      	movs	r2, #0
 8002db2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	2220      	movs	r2, #32
 8002db8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	2200      	movs	r2, #0
 8002dc0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dc8:	f043 0204 	orr.w	r2, r3, #4
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	2200      	movs	r2, #0
 8002dd4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8002dd8:	2301      	movs	r3, #1
 8002dda:	e067      	b.n	8002eac <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002de2:	d041      	beq.n	8002e68 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002de4:	f7ff f8ec 	bl	8001fc0 <HAL_GetTick>
 8002de8:	4602      	mov	r2, r0
 8002dea:	683b      	ldr	r3, [r7, #0]
 8002dec:	1ad3      	subs	r3, r2, r3
 8002dee:	687a      	ldr	r2, [r7, #4]
 8002df0:	429a      	cmp	r2, r3
 8002df2:	d302      	bcc.n	8002dfa <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d136      	bne.n	8002e68 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8002dfa:	68bb      	ldr	r3, [r7, #8]
 8002dfc:	0c1b      	lsrs	r3, r3, #16
 8002dfe:	b2db      	uxtb	r3, r3
 8002e00:	2b01      	cmp	r3, #1
 8002e02:	d10c      	bne.n	8002e1e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	695b      	ldr	r3, [r3, #20]
 8002e0a:	43da      	mvns	r2, r3
 8002e0c:	68bb      	ldr	r3, [r7, #8]
 8002e0e:	4013      	ands	r3, r2
 8002e10:	b29b      	uxth	r3, r3
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	bf14      	ite	ne
 8002e16:	2301      	movne	r3, #1
 8002e18:	2300      	moveq	r3, #0
 8002e1a:	b2db      	uxtb	r3, r3
 8002e1c:	e00b      	b.n	8002e36 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	699b      	ldr	r3, [r3, #24]
 8002e24:	43da      	mvns	r2, r3
 8002e26:	68bb      	ldr	r3, [r7, #8]
 8002e28:	4013      	ands	r3, r2
 8002e2a:	b29b      	uxth	r3, r3
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	bf14      	ite	ne
 8002e30:	2301      	movne	r3, #1
 8002e32:	2300      	moveq	r3, #0
 8002e34:	b2db      	uxtb	r3, r3
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d016      	beq.n	8002e68 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	2200      	movs	r2, #0
 8002e3e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	2220      	movs	r2, #32
 8002e44:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	2200      	movs	r2, #0
 8002e4c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e54:	f043 0220 	orr.w	r2, r3, #32
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	2200      	movs	r2, #0
 8002e60:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002e64:	2301      	movs	r3, #1
 8002e66:	e021      	b.n	8002eac <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002e68:	68bb      	ldr	r3, [r7, #8]
 8002e6a:	0c1b      	lsrs	r3, r3, #16
 8002e6c:	b2db      	uxtb	r3, r3
 8002e6e:	2b01      	cmp	r3, #1
 8002e70:	d10c      	bne.n	8002e8c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	695b      	ldr	r3, [r3, #20]
 8002e78:	43da      	mvns	r2, r3
 8002e7a:	68bb      	ldr	r3, [r7, #8]
 8002e7c:	4013      	ands	r3, r2
 8002e7e:	b29b      	uxth	r3, r3
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	bf14      	ite	ne
 8002e84:	2301      	movne	r3, #1
 8002e86:	2300      	moveq	r3, #0
 8002e88:	b2db      	uxtb	r3, r3
 8002e8a:	e00b      	b.n	8002ea4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	699b      	ldr	r3, [r3, #24]
 8002e92:	43da      	mvns	r2, r3
 8002e94:	68bb      	ldr	r3, [r7, #8]
 8002e96:	4013      	ands	r3, r2
 8002e98:	b29b      	uxth	r3, r3
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	bf14      	ite	ne
 8002e9e:	2301      	movne	r3, #1
 8002ea0:	2300      	moveq	r3, #0
 8002ea2:	b2db      	uxtb	r3, r3
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	f47f af6d 	bne.w	8002d84 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8002eaa:	2300      	movs	r3, #0
}
 8002eac:	4618      	mov	r0, r3
 8002eae:	3710      	adds	r7, #16
 8002eb0:	46bd      	mov	sp, r7
 8002eb2:	bd80      	pop	{r7, pc}

08002eb4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002eb4:	b580      	push	{r7, lr}
 8002eb6:	b084      	sub	sp, #16
 8002eb8:	af00      	add	r7, sp, #0
 8002eba:	60f8      	str	r0, [r7, #12]
 8002ebc:	60b9      	str	r1, [r7, #8]
 8002ebe:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002ec0:	e034      	b.n	8002f2c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002ec2:	68f8      	ldr	r0, [r7, #12]
 8002ec4:	f000 f886 	bl	8002fd4 <I2C_IsAcknowledgeFailed>
 8002ec8:	4603      	mov	r3, r0
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d001      	beq.n	8002ed2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002ece:	2301      	movs	r3, #1
 8002ed0:	e034      	b.n	8002f3c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002ed2:	68bb      	ldr	r3, [r7, #8]
 8002ed4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ed8:	d028      	beq.n	8002f2c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002eda:	f7ff f871 	bl	8001fc0 <HAL_GetTick>
 8002ede:	4602      	mov	r2, r0
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	1ad3      	subs	r3, r2, r3
 8002ee4:	68ba      	ldr	r2, [r7, #8]
 8002ee6:	429a      	cmp	r2, r3
 8002ee8:	d302      	bcc.n	8002ef0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002eea:	68bb      	ldr	r3, [r7, #8]
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d11d      	bne.n	8002f2c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	695b      	ldr	r3, [r3, #20]
 8002ef6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002efa:	2b80      	cmp	r3, #128	@ 0x80
 8002efc:	d016      	beq.n	8002f2c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	2200      	movs	r2, #0
 8002f02:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	2220      	movs	r2, #32
 8002f08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	2200      	movs	r2, #0
 8002f10:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f18:	f043 0220 	orr.w	r2, r3, #32
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	2200      	movs	r2, #0
 8002f24:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002f28:	2301      	movs	r3, #1
 8002f2a:	e007      	b.n	8002f3c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	695b      	ldr	r3, [r3, #20]
 8002f32:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002f36:	2b80      	cmp	r3, #128	@ 0x80
 8002f38:	d1c3      	bne.n	8002ec2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002f3a:	2300      	movs	r3, #0
}
 8002f3c:	4618      	mov	r0, r3
 8002f3e:	3710      	adds	r7, #16
 8002f40:	46bd      	mov	sp, r7
 8002f42:	bd80      	pop	{r7, pc}

08002f44 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002f44:	b580      	push	{r7, lr}
 8002f46:	b084      	sub	sp, #16
 8002f48:	af00      	add	r7, sp, #0
 8002f4a:	60f8      	str	r0, [r7, #12]
 8002f4c:	60b9      	str	r1, [r7, #8]
 8002f4e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002f50:	e034      	b.n	8002fbc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002f52:	68f8      	ldr	r0, [r7, #12]
 8002f54:	f000 f83e 	bl	8002fd4 <I2C_IsAcknowledgeFailed>
 8002f58:	4603      	mov	r3, r0
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d001      	beq.n	8002f62 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002f5e:	2301      	movs	r3, #1
 8002f60:	e034      	b.n	8002fcc <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002f62:	68bb      	ldr	r3, [r7, #8]
 8002f64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f68:	d028      	beq.n	8002fbc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002f6a:	f7ff f829 	bl	8001fc0 <HAL_GetTick>
 8002f6e:	4602      	mov	r2, r0
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	1ad3      	subs	r3, r2, r3
 8002f74:	68ba      	ldr	r2, [r7, #8]
 8002f76:	429a      	cmp	r2, r3
 8002f78:	d302      	bcc.n	8002f80 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002f7a:	68bb      	ldr	r3, [r7, #8]
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d11d      	bne.n	8002fbc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	695b      	ldr	r3, [r3, #20]
 8002f86:	f003 0304 	and.w	r3, r3, #4
 8002f8a:	2b04      	cmp	r3, #4
 8002f8c:	d016      	beq.n	8002fbc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	2200      	movs	r2, #0
 8002f92:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	2220      	movs	r2, #32
 8002f98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	2200      	movs	r2, #0
 8002fa0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fa8:	f043 0220 	orr.w	r2, r3, #32
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	2200      	movs	r2, #0
 8002fb4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002fb8:	2301      	movs	r3, #1
 8002fba:	e007      	b.n	8002fcc <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	695b      	ldr	r3, [r3, #20]
 8002fc2:	f003 0304 	and.w	r3, r3, #4
 8002fc6:	2b04      	cmp	r3, #4
 8002fc8:	d1c3      	bne.n	8002f52 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002fca:	2300      	movs	r3, #0
}
 8002fcc:	4618      	mov	r0, r3
 8002fce:	3710      	adds	r7, #16
 8002fd0:	46bd      	mov	sp, r7
 8002fd2:	bd80      	pop	{r7, pc}

08002fd4 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002fd4:	b480      	push	{r7}
 8002fd6:	b083      	sub	sp, #12
 8002fd8:	af00      	add	r7, sp, #0
 8002fda:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	695b      	ldr	r3, [r3, #20]
 8002fe2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002fe6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002fea:	d11b      	bne.n	8003024 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002ff4:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	2200      	movs	r2, #0
 8002ffa:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	2220      	movs	r2, #32
 8003000:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	2200      	movs	r2, #0
 8003008:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003010:	f043 0204 	orr.w	r2, r3, #4
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	2200      	movs	r2, #0
 800301c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003020:	2301      	movs	r3, #1
 8003022:	e000      	b.n	8003026 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003024:	2300      	movs	r3, #0
}
 8003026:	4618      	mov	r0, r3
 8003028:	370c      	adds	r7, #12
 800302a:	46bd      	mov	sp, r7
 800302c:	bc80      	pop	{r7}
 800302e:	4770      	bx	lr

08003030 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003030:	b580      	push	{r7, lr}
 8003032:	b086      	sub	sp, #24
 8003034:	af00      	add	r7, sp, #0
 8003036:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	2b00      	cmp	r3, #0
 800303c:	d101      	bne.n	8003042 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800303e:	2301      	movs	r3, #1
 8003040:	e272      	b.n	8003528 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	f003 0301 	and.w	r3, r3, #1
 800304a:	2b00      	cmp	r3, #0
 800304c:	f000 8087 	beq.w	800315e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003050:	4b92      	ldr	r3, [pc, #584]	@ (800329c <HAL_RCC_OscConfig+0x26c>)
 8003052:	685b      	ldr	r3, [r3, #4]
 8003054:	f003 030c 	and.w	r3, r3, #12
 8003058:	2b04      	cmp	r3, #4
 800305a:	d00c      	beq.n	8003076 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800305c:	4b8f      	ldr	r3, [pc, #572]	@ (800329c <HAL_RCC_OscConfig+0x26c>)
 800305e:	685b      	ldr	r3, [r3, #4]
 8003060:	f003 030c 	and.w	r3, r3, #12
 8003064:	2b08      	cmp	r3, #8
 8003066:	d112      	bne.n	800308e <HAL_RCC_OscConfig+0x5e>
 8003068:	4b8c      	ldr	r3, [pc, #560]	@ (800329c <HAL_RCC_OscConfig+0x26c>)
 800306a:	685b      	ldr	r3, [r3, #4]
 800306c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003070:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003074:	d10b      	bne.n	800308e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003076:	4b89      	ldr	r3, [pc, #548]	@ (800329c <HAL_RCC_OscConfig+0x26c>)
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800307e:	2b00      	cmp	r3, #0
 8003080:	d06c      	beq.n	800315c <HAL_RCC_OscConfig+0x12c>
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	685b      	ldr	r3, [r3, #4]
 8003086:	2b00      	cmp	r3, #0
 8003088:	d168      	bne.n	800315c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800308a:	2301      	movs	r3, #1
 800308c:	e24c      	b.n	8003528 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	685b      	ldr	r3, [r3, #4]
 8003092:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003096:	d106      	bne.n	80030a6 <HAL_RCC_OscConfig+0x76>
 8003098:	4b80      	ldr	r3, [pc, #512]	@ (800329c <HAL_RCC_OscConfig+0x26c>)
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	4a7f      	ldr	r2, [pc, #508]	@ (800329c <HAL_RCC_OscConfig+0x26c>)
 800309e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80030a2:	6013      	str	r3, [r2, #0]
 80030a4:	e02e      	b.n	8003104 <HAL_RCC_OscConfig+0xd4>
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	685b      	ldr	r3, [r3, #4]
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d10c      	bne.n	80030c8 <HAL_RCC_OscConfig+0x98>
 80030ae:	4b7b      	ldr	r3, [pc, #492]	@ (800329c <HAL_RCC_OscConfig+0x26c>)
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	4a7a      	ldr	r2, [pc, #488]	@ (800329c <HAL_RCC_OscConfig+0x26c>)
 80030b4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80030b8:	6013      	str	r3, [r2, #0]
 80030ba:	4b78      	ldr	r3, [pc, #480]	@ (800329c <HAL_RCC_OscConfig+0x26c>)
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	4a77      	ldr	r2, [pc, #476]	@ (800329c <HAL_RCC_OscConfig+0x26c>)
 80030c0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80030c4:	6013      	str	r3, [r2, #0]
 80030c6:	e01d      	b.n	8003104 <HAL_RCC_OscConfig+0xd4>
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	685b      	ldr	r3, [r3, #4]
 80030cc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80030d0:	d10c      	bne.n	80030ec <HAL_RCC_OscConfig+0xbc>
 80030d2:	4b72      	ldr	r3, [pc, #456]	@ (800329c <HAL_RCC_OscConfig+0x26c>)
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	4a71      	ldr	r2, [pc, #452]	@ (800329c <HAL_RCC_OscConfig+0x26c>)
 80030d8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80030dc:	6013      	str	r3, [r2, #0]
 80030de:	4b6f      	ldr	r3, [pc, #444]	@ (800329c <HAL_RCC_OscConfig+0x26c>)
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	4a6e      	ldr	r2, [pc, #440]	@ (800329c <HAL_RCC_OscConfig+0x26c>)
 80030e4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80030e8:	6013      	str	r3, [r2, #0]
 80030ea:	e00b      	b.n	8003104 <HAL_RCC_OscConfig+0xd4>
 80030ec:	4b6b      	ldr	r3, [pc, #428]	@ (800329c <HAL_RCC_OscConfig+0x26c>)
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	4a6a      	ldr	r2, [pc, #424]	@ (800329c <HAL_RCC_OscConfig+0x26c>)
 80030f2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80030f6:	6013      	str	r3, [r2, #0]
 80030f8:	4b68      	ldr	r3, [pc, #416]	@ (800329c <HAL_RCC_OscConfig+0x26c>)
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	4a67      	ldr	r2, [pc, #412]	@ (800329c <HAL_RCC_OscConfig+0x26c>)
 80030fe:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003102:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	685b      	ldr	r3, [r3, #4]
 8003108:	2b00      	cmp	r3, #0
 800310a:	d013      	beq.n	8003134 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800310c:	f7fe ff58 	bl	8001fc0 <HAL_GetTick>
 8003110:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003112:	e008      	b.n	8003126 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003114:	f7fe ff54 	bl	8001fc0 <HAL_GetTick>
 8003118:	4602      	mov	r2, r0
 800311a:	693b      	ldr	r3, [r7, #16]
 800311c:	1ad3      	subs	r3, r2, r3
 800311e:	2b64      	cmp	r3, #100	@ 0x64
 8003120:	d901      	bls.n	8003126 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003122:	2303      	movs	r3, #3
 8003124:	e200      	b.n	8003528 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003126:	4b5d      	ldr	r3, [pc, #372]	@ (800329c <HAL_RCC_OscConfig+0x26c>)
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800312e:	2b00      	cmp	r3, #0
 8003130:	d0f0      	beq.n	8003114 <HAL_RCC_OscConfig+0xe4>
 8003132:	e014      	b.n	800315e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003134:	f7fe ff44 	bl	8001fc0 <HAL_GetTick>
 8003138:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800313a:	e008      	b.n	800314e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800313c:	f7fe ff40 	bl	8001fc0 <HAL_GetTick>
 8003140:	4602      	mov	r2, r0
 8003142:	693b      	ldr	r3, [r7, #16]
 8003144:	1ad3      	subs	r3, r2, r3
 8003146:	2b64      	cmp	r3, #100	@ 0x64
 8003148:	d901      	bls.n	800314e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800314a:	2303      	movs	r3, #3
 800314c:	e1ec      	b.n	8003528 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800314e:	4b53      	ldr	r3, [pc, #332]	@ (800329c <HAL_RCC_OscConfig+0x26c>)
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003156:	2b00      	cmp	r3, #0
 8003158:	d1f0      	bne.n	800313c <HAL_RCC_OscConfig+0x10c>
 800315a:	e000      	b.n	800315e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800315c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	f003 0302 	and.w	r3, r3, #2
 8003166:	2b00      	cmp	r3, #0
 8003168:	d063      	beq.n	8003232 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800316a:	4b4c      	ldr	r3, [pc, #304]	@ (800329c <HAL_RCC_OscConfig+0x26c>)
 800316c:	685b      	ldr	r3, [r3, #4]
 800316e:	f003 030c 	and.w	r3, r3, #12
 8003172:	2b00      	cmp	r3, #0
 8003174:	d00b      	beq.n	800318e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003176:	4b49      	ldr	r3, [pc, #292]	@ (800329c <HAL_RCC_OscConfig+0x26c>)
 8003178:	685b      	ldr	r3, [r3, #4]
 800317a:	f003 030c 	and.w	r3, r3, #12
 800317e:	2b08      	cmp	r3, #8
 8003180:	d11c      	bne.n	80031bc <HAL_RCC_OscConfig+0x18c>
 8003182:	4b46      	ldr	r3, [pc, #280]	@ (800329c <HAL_RCC_OscConfig+0x26c>)
 8003184:	685b      	ldr	r3, [r3, #4]
 8003186:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800318a:	2b00      	cmp	r3, #0
 800318c:	d116      	bne.n	80031bc <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800318e:	4b43      	ldr	r3, [pc, #268]	@ (800329c <HAL_RCC_OscConfig+0x26c>)
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	f003 0302 	and.w	r3, r3, #2
 8003196:	2b00      	cmp	r3, #0
 8003198:	d005      	beq.n	80031a6 <HAL_RCC_OscConfig+0x176>
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	691b      	ldr	r3, [r3, #16]
 800319e:	2b01      	cmp	r3, #1
 80031a0:	d001      	beq.n	80031a6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80031a2:	2301      	movs	r3, #1
 80031a4:	e1c0      	b.n	8003528 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80031a6:	4b3d      	ldr	r3, [pc, #244]	@ (800329c <HAL_RCC_OscConfig+0x26c>)
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	695b      	ldr	r3, [r3, #20]
 80031b2:	00db      	lsls	r3, r3, #3
 80031b4:	4939      	ldr	r1, [pc, #228]	@ (800329c <HAL_RCC_OscConfig+0x26c>)
 80031b6:	4313      	orrs	r3, r2
 80031b8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80031ba:	e03a      	b.n	8003232 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	691b      	ldr	r3, [r3, #16]
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d020      	beq.n	8003206 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80031c4:	4b36      	ldr	r3, [pc, #216]	@ (80032a0 <HAL_RCC_OscConfig+0x270>)
 80031c6:	2201      	movs	r2, #1
 80031c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031ca:	f7fe fef9 	bl	8001fc0 <HAL_GetTick>
 80031ce:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80031d0:	e008      	b.n	80031e4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80031d2:	f7fe fef5 	bl	8001fc0 <HAL_GetTick>
 80031d6:	4602      	mov	r2, r0
 80031d8:	693b      	ldr	r3, [r7, #16]
 80031da:	1ad3      	subs	r3, r2, r3
 80031dc:	2b02      	cmp	r3, #2
 80031de:	d901      	bls.n	80031e4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80031e0:	2303      	movs	r3, #3
 80031e2:	e1a1      	b.n	8003528 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80031e4:	4b2d      	ldr	r3, [pc, #180]	@ (800329c <HAL_RCC_OscConfig+0x26c>)
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	f003 0302 	and.w	r3, r3, #2
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d0f0      	beq.n	80031d2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80031f0:	4b2a      	ldr	r3, [pc, #168]	@ (800329c <HAL_RCC_OscConfig+0x26c>)
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	695b      	ldr	r3, [r3, #20]
 80031fc:	00db      	lsls	r3, r3, #3
 80031fe:	4927      	ldr	r1, [pc, #156]	@ (800329c <HAL_RCC_OscConfig+0x26c>)
 8003200:	4313      	orrs	r3, r2
 8003202:	600b      	str	r3, [r1, #0]
 8003204:	e015      	b.n	8003232 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003206:	4b26      	ldr	r3, [pc, #152]	@ (80032a0 <HAL_RCC_OscConfig+0x270>)
 8003208:	2200      	movs	r2, #0
 800320a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800320c:	f7fe fed8 	bl	8001fc0 <HAL_GetTick>
 8003210:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003212:	e008      	b.n	8003226 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003214:	f7fe fed4 	bl	8001fc0 <HAL_GetTick>
 8003218:	4602      	mov	r2, r0
 800321a:	693b      	ldr	r3, [r7, #16]
 800321c:	1ad3      	subs	r3, r2, r3
 800321e:	2b02      	cmp	r3, #2
 8003220:	d901      	bls.n	8003226 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003222:	2303      	movs	r3, #3
 8003224:	e180      	b.n	8003528 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003226:	4b1d      	ldr	r3, [pc, #116]	@ (800329c <HAL_RCC_OscConfig+0x26c>)
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	f003 0302 	and.w	r3, r3, #2
 800322e:	2b00      	cmp	r3, #0
 8003230:	d1f0      	bne.n	8003214 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	f003 0308 	and.w	r3, r3, #8
 800323a:	2b00      	cmp	r3, #0
 800323c:	d03a      	beq.n	80032b4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	699b      	ldr	r3, [r3, #24]
 8003242:	2b00      	cmp	r3, #0
 8003244:	d019      	beq.n	800327a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003246:	4b17      	ldr	r3, [pc, #92]	@ (80032a4 <HAL_RCC_OscConfig+0x274>)
 8003248:	2201      	movs	r2, #1
 800324a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800324c:	f7fe feb8 	bl	8001fc0 <HAL_GetTick>
 8003250:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003252:	e008      	b.n	8003266 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003254:	f7fe feb4 	bl	8001fc0 <HAL_GetTick>
 8003258:	4602      	mov	r2, r0
 800325a:	693b      	ldr	r3, [r7, #16]
 800325c:	1ad3      	subs	r3, r2, r3
 800325e:	2b02      	cmp	r3, #2
 8003260:	d901      	bls.n	8003266 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003262:	2303      	movs	r3, #3
 8003264:	e160      	b.n	8003528 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003266:	4b0d      	ldr	r3, [pc, #52]	@ (800329c <HAL_RCC_OscConfig+0x26c>)
 8003268:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800326a:	f003 0302 	and.w	r3, r3, #2
 800326e:	2b00      	cmp	r3, #0
 8003270:	d0f0      	beq.n	8003254 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003272:	2001      	movs	r0, #1
 8003274:	f000 faba 	bl	80037ec <RCC_Delay>
 8003278:	e01c      	b.n	80032b4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800327a:	4b0a      	ldr	r3, [pc, #40]	@ (80032a4 <HAL_RCC_OscConfig+0x274>)
 800327c:	2200      	movs	r2, #0
 800327e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003280:	f7fe fe9e 	bl	8001fc0 <HAL_GetTick>
 8003284:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003286:	e00f      	b.n	80032a8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003288:	f7fe fe9a 	bl	8001fc0 <HAL_GetTick>
 800328c:	4602      	mov	r2, r0
 800328e:	693b      	ldr	r3, [r7, #16]
 8003290:	1ad3      	subs	r3, r2, r3
 8003292:	2b02      	cmp	r3, #2
 8003294:	d908      	bls.n	80032a8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003296:	2303      	movs	r3, #3
 8003298:	e146      	b.n	8003528 <HAL_RCC_OscConfig+0x4f8>
 800329a:	bf00      	nop
 800329c:	40021000 	.word	0x40021000
 80032a0:	42420000 	.word	0x42420000
 80032a4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80032a8:	4b92      	ldr	r3, [pc, #584]	@ (80034f4 <HAL_RCC_OscConfig+0x4c4>)
 80032aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032ac:	f003 0302 	and.w	r3, r3, #2
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d1e9      	bne.n	8003288 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	f003 0304 	and.w	r3, r3, #4
 80032bc:	2b00      	cmp	r3, #0
 80032be:	f000 80a6 	beq.w	800340e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80032c2:	2300      	movs	r3, #0
 80032c4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80032c6:	4b8b      	ldr	r3, [pc, #556]	@ (80034f4 <HAL_RCC_OscConfig+0x4c4>)
 80032c8:	69db      	ldr	r3, [r3, #28]
 80032ca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d10d      	bne.n	80032ee <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80032d2:	4b88      	ldr	r3, [pc, #544]	@ (80034f4 <HAL_RCC_OscConfig+0x4c4>)
 80032d4:	69db      	ldr	r3, [r3, #28]
 80032d6:	4a87      	ldr	r2, [pc, #540]	@ (80034f4 <HAL_RCC_OscConfig+0x4c4>)
 80032d8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80032dc:	61d3      	str	r3, [r2, #28]
 80032de:	4b85      	ldr	r3, [pc, #532]	@ (80034f4 <HAL_RCC_OscConfig+0x4c4>)
 80032e0:	69db      	ldr	r3, [r3, #28]
 80032e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80032e6:	60bb      	str	r3, [r7, #8]
 80032e8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80032ea:	2301      	movs	r3, #1
 80032ec:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80032ee:	4b82      	ldr	r3, [pc, #520]	@ (80034f8 <HAL_RCC_OscConfig+0x4c8>)
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d118      	bne.n	800332c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80032fa:	4b7f      	ldr	r3, [pc, #508]	@ (80034f8 <HAL_RCC_OscConfig+0x4c8>)
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	4a7e      	ldr	r2, [pc, #504]	@ (80034f8 <HAL_RCC_OscConfig+0x4c8>)
 8003300:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003304:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003306:	f7fe fe5b 	bl	8001fc0 <HAL_GetTick>
 800330a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800330c:	e008      	b.n	8003320 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800330e:	f7fe fe57 	bl	8001fc0 <HAL_GetTick>
 8003312:	4602      	mov	r2, r0
 8003314:	693b      	ldr	r3, [r7, #16]
 8003316:	1ad3      	subs	r3, r2, r3
 8003318:	2b64      	cmp	r3, #100	@ 0x64
 800331a:	d901      	bls.n	8003320 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800331c:	2303      	movs	r3, #3
 800331e:	e103      	b.n	8003528 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003320:	4b75      	ldr	r3, [pc, #468]	@ (80034f8 <HAL_RCC_OscConfig+0x4c8>)
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003328:	2b00      	cmp	r3, #0
 800332a:	d0f0      	beq.n	800330e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	68db      	ldr	r3, [r3, #12]
 8003330:	2b01      	cmp	r3, #1
 8003332:	d106      	bne.n	8003342 <HAL_RCC_OscConfig+0x312>
 8003334:	4b6f      	ldr	r3, [pc, #444]	@ (80034f4 <HAL_RCC_OscConfig+0x4c4>)
 8003336:	6a1b      	ldr	r3, [r3, #32]
 8003338:	4a6e      	ldr	r2, [pc, #440]	@ (80034f4 <HAL_RCC_OscConfig+0x4c4>)
 800333a:	f043 0301 	orr.w	r3, r3, #1
 800333e:	6213      	str	r3, [r2, #32]
 8003340:	e02d      	b.n	800339e <HAL_RCC_OscConfig+0x36e>
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	68db      	ldr	r3, [r3, #12]
 8003346:	2b00      	cmp	r3, #0
 8003348:	d10c      	bne.n	8003364 <HAL_RCC_OscConfig+0x334>
 800334a:	4b6a      	ldr	r3, [pc, #424]	@ (80034f4 <HAL_RCC_OscConfig+0x4c4>)
 800334c:	6a1b      	ldr	r3, [r3, #32]
 800334e:	4a69      	ldr	r2, [pc, #420]	@ (80034f4 <HAL_RCC_OscConfig+0x4c4>)
 8003350:	f023 0301 	bic.w	r3, r3, #1
 8003354:	6213      	str	r3, [r2, #32]
 8003356:	4b67      	ldr	r3, [pc, #412]	@ (80034f4 <HAL_RCC_OscConfig+0x4c4>)
 8003358:	6a1b      	ldr	r3, [r3, #32]
 800335a:	4a66      	ldr	r2, [pc, #408]	@ (80034f4 <HAL_RCC_OscConfig+0x4c4>)
 800335c:	f023 0304 	bic.w	r3, r3, #4
 8003360:	6213      	str	r3, [r2, #32]
 8003362:	e01c      	b.n	800339e <HAL_RCC_OscConfig+0x36e>
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	68db      	ldr	r3, [r3, #12]
 8003368:	2b05      	cmp	r3, #5
 800336a:	d10c      	bne.n	8003386 <HAL_RCC_OscConfig+0x356>
 800336c:	4b61      	ldr	r3, [pc, #388]	@ (80034f4 <HAL_RCC_OscConfig+0x4c4>)
 800336e:	6a1b      	ldr	r3, [r3, #32]
 8003370:	4a60      	ldr	r2, [pc, #384]	@ (80034f4 <HAL_RCC_OscConfig+0x4c4>)
 8003372:	f043 0304 	orr.w	r3, r3, #4
 8003376:	6213      	str	r3, [r2, #32]
 8003378:	4b5e      	ldr	r3, [pc, #376]	@ (80034f4 <HAL_RCC_OscConfig+0x4c4>)
 800337a:	6a1b      	ldr	r3, [r3, #32]
 800337c:	4a5d      	ldr	r2, [pc, #372]	@ (80034f4 <HAL_RCC_OscConfig+0x4c4>)
 800337e:	f043 0301 	orr.w	r3, r3, #1
 8003382:	6213      	str	r3, [r2, #32]
 8003384:	e00b      	b.n	800339e <HAL_RCC_OscConfig+0x36e>
 8003386:	4b5b      	ldr	r3, [pc, #364]	@ (80034f4 <HAL_RCC_OscConfig+0x4c4>)
 8003388:	6a1b      	ldr	r3, [r3, #32]
 800338a:	4a5a      	ldr	r2, [pc, #360]	@ (80034f4 <HAL_RCC_OscConfig+0x4c4>)
 800338c:	f023 0301 	bic.w	r3, r3, #1
 8003390:	6213      	str	r3, [r2, #32]
 8003392:	4b58      	ldr	r3, [pc, #352]	@ (80034f4 <HAL_RCC_OscConfig+0x4c4>)
 8003394:	6a1b      	ldr	r3, [r3, #32]
 8003396:	4a57      	ldr	r2, [pc, #348]	@ (80034f4 <HAL_RCC_OscConfig+0x4c4>)
 8003398:	f023 0304 	bic.w	r3, r3, #4
 800339c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	68db      	ldr	r3, [r3, #12]
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d015      	beq.n	80033d2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80033a6:	f7fe fe0b 	bl	8001fc0 <HAL_GetTick>
 80033aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80033ac:	e00a      	b.n	80033c4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80033ae:	f7fe fe07 	bl	8001fc0 <HAL_GetTick>
 80033b2:	4602      	mov	r2, r0
 80033b4:	693b      	ldr	r3, [r7, #16]
 80033b6:	1ad3      	subs	r3, r2, r3
 80033b8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80033bc:	4293      	cmp	r3, r2
 80033be:	d901      	bls.n	80033c4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80033c0:	2303      	movs	r3, #3
 80033c2:	e0b1      	b.n	8003528 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80033c4:	4b4b      	ldr	r3, [pc, #300]	@ (80034f4 <HAL_RCC_OscConfig+0x4c4>)
 80033c6:	6a1b      	ldr	r3, [r3, #32]
 80033c8:	f003 0302 	and.w	r3, r3, #2
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d0ee      	beq.n	80033ae <HAL_RCC_OscConfig+0x37e>
 80033d0:	e014      	b.n	80033fc <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80033d2:	f7fe fdf5 	bl	8001fc0 <HAL_GetTick>
 80033d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80033d8:	e00a      	b.n	80033f0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80033da:	f7fe fdf1 	bl	8001fc0 <HAL_GetTick>
 80033de:	4602      	mov	r2, r0
 80033e0:	693b      	ldr	r3, [r7, #16]
 80033e2:	1ad3      	subs	r3, r2, r3
 80033e4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80033e8:	4293      	cmp	r3, r2
 80033ea:	d901      	bls.n	80033f0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80033ec:	2303      	movs	r3, #3
 80033ee:	e09b      	b.n	8003528 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80033f0:	4b40      	ldr	r3, [pc, #256]	@ (80034f4 <HAL_RCC_OscConfig+0x4c4>)
 80033f2:	6a1b      	ldr	r3, [r3, #32]
 80033f4:	f003 0302 	and.w	r3, r3, #2
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d1ee      	bne.n	80033da <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80033fc:	7dfb      	ldrb	r3, [r7, #23]
 80033fe:	2b01      	cmp	r3, #1
 8003400:	d105      	bne.n	800340e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003402:	4b3c      	ldr	r3, [pc, #240]	@ (80034f4 <HAL_RCC_OscConfig+0x4c4>)
 8003404:	69db      	ldr	r3, [r3, #28]
 8003406:	4a3b      	ldr	r2, [pc, #236]	@ (80034f4 <HAL_RCC_OscConfig+0x4c4>)
 8003408:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800340c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	69db      	ldr	r3, [r3, #28]
 8003412:	2b00      	cmp	r3, #0
 8003414:	f000 8087 	beq.w	8003526 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003418:	4b36      	ldr	r3, [pc, #216]	@ (80034f4 <HAL_RCC_OscConfig+0x4c4>)
 800341a:	685b      	ldr	r3, [r3, #4]
 800341c:	f003 030c 	and.w	r3, r3, #12
 8003420:	2b08      	cmp	r3, #8
 8003422:	d061      	beq.n	80034e8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	69db      	ldr	r3, [r3, #28]
 8003428:	2b02      	cmp	r3, #2
 800342a:	d146      	bne.n	80034ba <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800342c:	4b33      	ldr	r3, [pc, #204]	@ (80034fc <HAL_RCC_OscConfig+0x4cc>)
 800342e:	2200      	movs	r2, #0
 8003430:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003432:	f7fe fdc5 	bl	8001fc0 <HAL_GetTick>
 8003436:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003438:	e008      	b.n	800344c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800343a:	f7fe fdc1 	bl	8001fc0 <HAL_GetTick>
 800343e:	4602      	mov	r2, r0
 8003440:	693b      	ldr	r3, [r7, #16]
 8003442:	1ad3      	subs	r3, r2, r3
 8003444:	2b02      	cmp	r3, #2
 8003446:	d901      	bls.n	800344c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003448:	2303      	movs	r3, #3
 800344a:	e06d      	b.n	8003528 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800344c:	4b29      	ldr	r3, [pc, #164]	@ (80034f4 <HAL_RCC_OscConfig+0x4c4>)
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003454:	2b00      	cmp	r3, #0
 8003456:	d1f0      	bne.n	800343a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	6a1b      	ldr	r3, [r3, #32]
 800345c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003460:	d108      	bne.n	8003474 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003462:	4b24      	ldr	r3, [pc, #144]	@ (80034f4 <HAL_RCC_OscConfig+0x4c4>)
 8003464:	685b      	ldr	r3, [r3, #4]
 8003466:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	689b      	ldr	r3, [r3, #8]
 800346e:	4921      	ldr	r1, [pc, #132]	@ (80034f4 <HAL_RCC_OscConfig+0x4c4>)
 8003470:	4313      	orrs	r3, r2
 8003472:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003474:	4b1f      	ldr	r3, [pc, #124]	@ (80034f4 <HAL_RCC_OscConfig+0x4c4>)
 8003476:	685b      	ldr	r3, [r3, #4]
 8003478:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	6a19      	ldr	r1, [r3, #32]
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003484:	430b      	orrs	r3, r1
 8003486:	491b      	ldr	r1, [pc, #108]	@ (80034f4 <HAL_RCC_OscConfig+0x4c4>)
 8003488:	4313      	orrs	r3, r2
 800348a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800348c:	4b1b      	ldr	r3, [pc, #108]	@ (80034fc <HAL_RCC_OscConfig+0x4cc>)
 800348e:	2201      	movs	r2, #1
 8003490:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003492:	f7fe fd95 	bl	8001fc0 <HAL_GetTick>
 8003496:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003498:	e008      	b.n	80034ac <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800349a:	f7fe fd91 	bl	8001fc0 <HAL_GetTick>
 800349e:	4602      	mov	r2, r0
 80034a0:	693b      	ldr	r3, [r7, #16]
 80034a2:	1ad3      	subs	r3, r2, r3
 80034a4:	2b02      	cmp	r3, #2
 80034a6:	d901      	bls.n	80034ac <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80034a8:	2303      	movs	r3, #3
 80034aa:	e03d      	b.n	8003528 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80034ac:	4b11      	ldr	r3, [pc, #68]	@ (80034f4 <HAL_RCC_OscConfig+0x4c4>)
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d0f0      	beq.n	800349a <HAL_RCC_OscConfig+0x46a>
 80034b8:	e035      	b.n	8003526 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80034ba:	4b10      	ldr	r3, [pc, #64]	@ (80034fc <HAL_RCC_OscConfig+0x4cc>)
 80034bc:	2200      	movs	r2, #0
 80034be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034c0:	f7fe fd7e 	bl	8001fc0 <HAL_GetTick>
 80034c4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80034c6:	e008      	b.n	80034da <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80034c8:	f7fe fd7a 	bl	8001fc0 <HAL_GetTick>
 80034cc:	4602      	mov	r2, r0
 80034ce:	693b      	ldr	r3, [r7, #16]
 80034d0:	1ad3      	subs	r3, r2, r3
 80034d2:	2b02      	cmp	r3, #2
 80034d4:	d901      	bls.n	80034da <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80034d6:	2303      	movs	r3, #3
 80034d8:	e026      	b.n	8003528 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80034da:	4b06      	ldr	r3, [pc, #24]	@ (80034f4 <HAL_RCC_OscConfig+0x4c4>)
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d1f0      	bne.n	80034c8 <HAL_RCC_OscConfig+0x498>
 80034e6:	e01e      	b.n	8003526 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	69db      	ldr	r3, [r3, #28]
 80034ec:	2b01      	cmp	r3, #1
 80034ee:	d107      	bne.n	8003500 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80034f0:	2301      	movs	r3, #1
 80034f2:	e019      	b.n	8003528 <HAL_RCC_OscConfig+0x4f8>
 80034f4:	40021000 	.word	0x40021000
 80034f8:	40007000 	.word	0x40007000
 80034fc:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003500:	4b0b      	ldr	r3, [pc, #44]	@ (8003530 <HAL_RCC_OscConfig+0x500>)
 8003502:	685b      	ldr	r3, [r3, #4]
 8003504:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	6a1b      	ldr	r3, [r3, #32]
 8003510:	429a      	cmp	r2, r3
 8003512:	d106      	bne.n	8003522 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800351e:	429a      	cmp	r2, r3
 8003520:	d001      	beq.n	8003526 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8003522:	2301      	movs	r3, #1
 8003524:	e000      	b.n	8003528 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003526:	2300      	movs	r3, #0
}
 8003528:	4618      	mov	r0, r3
 800352a:	3718      	adds	r7, #24
 800352c:	46bd      	mov	sp, r7
 800352e:	bd80      	pop	{r7, pc}
 8003530:	40021000 	.word	0x40021000

08003534 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003534:	b580      	push	{r7, lr}
 8003536:	b084      	sub	sp, #16
 8003538:	af00      	add	r7, sp, #0
 800353a:	6078      	str	r0, [r7, #4]
 800353c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	2b00      	cmp	r3, #0
 8003542:	d101      	bne.n	8003548 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003544:	2301      	movs	r3, #1
 8003546:	e0d0      	b.n	80036ea <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003548:	4b6a      	ldr	r3, [pc, #424]	@ (80036f4 <HAL_RCC_ClockConfig+0x1c0>)
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	f003 0307 	and.w	r3, r3, #7
 8003550:	683a      	ldr	r2, [r7, #0]
 8003552:	429a      	cmp	r2, r3
 8003554:	d910      	bls.n	8003578 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003556:	4b67      	ldr	r3, [pc, #412]	@ (80036f4 <HAL_RCC_ClockConfig+0x1c0>)
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	f023 0207 	bic.w	r2, r3, #7
 800355e:	4965      	ldr	r1, [pc, #404]	@ (80036f4 <HAL_RCC_ClockConfig+0x1c0>)
 8003560:	683b      	ldr	r3, [r7, #0]
 8003562:	4313      	orrs	r3, r2
 8003564:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003566:	4b63      	ldr	r3, [pc, #396]	@ (80036f4 <HAL_RCC_ClockConfig+0x1c0>)
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	f003 0307 	and.w	r3, r3, #7
 800356e:	683a      	ldr	r2, [r7, #0]
 8003570:	429a      	cmp	r2, r3
 8003572:	d001      	beq.n	8003578 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003574:	2301      	movs	r3, #1
 8003576:	e0b8      	b.n	80036ea <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	f003 0302 	and.w	r3, r3, #2
 8003580:	2b00      	cmp	r3, #0
 8003582:	d020      	beq.n	80035c6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	f003 0304 	and.w	r3, r3, #4
 800358c:	2b00      	cmp	r3, #0
 800358e:	d005      	beq.n	800359c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003590:	4b59      	ldr	r3, [pc, #356]	@ (80036f8 <HAL_RCC_ClockConfig+0x1c4>)
 8003592:	685b      	ldr	r3, [r3, #4]
 8003594:	4a58      	ldr	r2, [pc, #352]	@ (80036f8 <HAL_RCC_ClockConfig+0x1c4>)
 8003596:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800359a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	f003 0308 	and.w	r3, r3, #8
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d005      	beq.n	80035b4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80035a8:	4b53      	ldr	r3, [pc, #332]	@ (80036f8 <HAL_RCC_ClockConfig+0x1c4>)
 80035aa:	685b      	ldr	r3, [r3, #4]
 80035ac:	4a52      	ldr	r2, [pc, #328]	@ (80036f8 <HAL_RCC_ClockConfig+0x1c4>)
 80035ae:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80035b2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80035b4:	4b50      	ldr	r3, [pc, #320]	@ (80036f8 <HAL_RCC_ClockConfig+0x1c4>)
 80035b6:	685b      	ldr	r3, [r3, #4]
 80035b8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	689b      	ldr	r3, [r3, #8]
 80035c0:	494d      	ldr	r1, [pc, #308]	@ (80036f8 <HAL_RCC_ClockConfig+0x1c4>)
 80035c2:	4313      	orrs	r3, r2
 80035c4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	f003 0301 	and.w	r3, r3, #1
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d040      	beq.n	8003654 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	685b      	ldr	r3, [r3, #4]
 80035d6:	2b01      	cmp	r3, #1
 80035d8:	d107      	bne.n	80035ea <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80035da:	4b47      	ldr	r3, [pc, #284]	@ (80036f8 <HAL_RCC_ClockConfig+0x1c4>)
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d115      	bne.n	8003612 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80035e6:	2301      	movs	r3, #1
 80035e8:	e07f      	b.n	80036ea <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	685b      	ldr	r3, [r3, #4]
 80035ee:	2b02      	cmp	r3, #2
 80035f0:	d107      	bne.n	8003602 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80035f2:	4b41      	ldr	r3, [pc, #260]	@ (80036f8 <HAL_RCC_ClockConfig+0x1c4>)
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d109      	bne.n	8003612 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80035fe:	2301      	movs	r3, #1
 8003600:	e073      	b.n	80036ea <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003602:	4b3d      	ldr	r3, [pc, #244]	@ (80036f8 <HAL_RCC_ClockConfig+0x1c4>)
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	f003 0302 	and.w	r3, r3, #2
 800360a:	2b00      	cmp	r3, #0
 800360c:	d101      	bne.n	8003612 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800360e:	2301      	movs	r3, #1
 8003610:	e06b      	b.n	80036ea <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003612:	4b39      	ldr	r3, [pc, #228]	@ (80036f8 <HAL_RCC_ClockConfig+0x1c4>)
 8003614:	685b      	ldr	r3, [r3, #4]
 8003616:	f023 0203 	bic.w	r2, r3, #3
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	685b      	ldr	r3, [r3, #4]
 800361e:	4936      	ldr	r1, [pc, #216]	@ (80036f8 <HAL_RCC_ClockConfig+0x1c4>)
 8003620:	4313      	orrs	r3, r2
 8003622:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003624:	f7fe fccc 	bl	8001fc0 <HAL_GetTick>
 8003628:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800362a:	e00a      	b.n	8003642 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800362c:	f7fe fcc8 	bl	8001fc0 <HAL_GetTick>
 8003630:	4602      	mov	r2, r0
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	1ad3      	subs	r3, r2, r3
 8003636:	f241 3288 	movw	r2, #5000	@ 0x1388
 800363a:	4293      	cmp	r3, r2
 800363c:	d901      	bls.n	8003642 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800363e:	2303      	movs	r3, #3
 8003640:	e053      	b.n	80036ea <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003642:	4b2d      	ldr	r3, [pc, #180]	@ (80036f8 <HAL_RCC_ClockConfig+0x1c4>)
 8003644:	685b      	ldr	r3, [r3, #4]
 8003646:	f003 020c 	and.w	r2, r3, #12
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	685b      	ldr	r3, [r3, #4]
 800364e:	009b      	lsls	r3, r3, #2
 8003650:	429a      	cmp	r2, r3
 8003652:	d1eb      	bne.n	800362c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003654:	4b27      	ldr	r3, [pc, #156]	@ (80036f4 <HAL_RCC_ClockConfig+0x1c0>)
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	f003 0307 	and.w	r3, r3, #7
 800365c:	683a      	ldr	r2, [r7, #0]
 800365e:	429a      	cmp	r2, r3
 8003660:	d210      	bcs.n	8003684 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003662:	4b24      	ldr	r3, [pc, #144]	@ (80036f4 <HAL_RCC_ClockConfig+0x1c0>)
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	f023 0207 	bic.w	r2, r3, #7
 800366a:	4922      	ldr	r1, [pc, #136]	@ (80036f4 <HAL_RCC_ClockConfig+0x1c0>)
 800366c:	683b      	ldr	r3, [r7, #0]
 800366e:	4313      	orrs	r3, r2
 8003670:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003672:	4b20      	ldr	r3, [pc, #128]	@ (80036f4 <HAL_RCC_ClockConfig+0x1c0>)
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	f003 0307 	and.w	r3, r3, #7
 800367a:	683a      	ldr	r2, [r7, #0]
 800367c:	429a      	cmp	r2, r3
 800367e:	d001      	beq.n	8003684 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003680:	2301      	movs	r3, #1
 8003682:	e032      	b.n	80036ea <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	f003 0304 	and.w	r3, r3, #4
 800368c:	2b00      	cmp	r3, #0
 800368e:	d008      	beq.n	80036a2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003690:	4b19      	ldr	r3, [pc, #100]	@ (80036f8 <HAL_RCC_ClockConfig+0x1c4>)
 8003692:	685b      	ldr	r3, [r3, #4]
 8003694:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	68db      	ldr	r3, [r3, #12]
 800369c:	4916      	ldr	r1, [pc, #88]	@ (80036f8 <HAL_RCC_ClockConfig+0x1c4>)
 800369e:	4313      	orrs	r3, r2
 80036a0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	f003 0308 	and.w	r3, r3, #8
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d009      	beq.n	80036c2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80036ae:	4b12      	ldr	r3, [pc, #72]	@ (80036f8 <HAL_RCC_ClockConfig+0x1c4>)
 80036b0:	685b      	ldr	r3, [r3, #4]
 80036b2:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	691b      	ldr	r3, [r3, #16]
 80036ba:	00db      	lsls	r3, r3, #3
 80036bc:	490e      	ldr	r1, [pc, #56]	@ (80036f8 <HAL_RCC_ClockConfig+0x1c4>)
 80036be:	4313      	orrs	r3, r2
 80036c0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80036c2:	f000 f821 	bl	8003708 <HAL_RCC_GetSysClockFreq>
 80036c6:	4602      	mov	r2, r0
 80036c8:	4b0b      	ldr	r3, [pc, #44]	@ (80036f8 <HAL_RCC_ClockConfig+0x1c4>)
 80036ca:	685b      	ldr	r3, [r3, #4]
 80036cc:	091b      	lsrs	r3, r3, #4
 80036ce:	f003 030f 	and.w	r3, r3, #15
 80036d2:	490a      	ldr	r1, [pc, #40]	@ (80036fc <HAL_RCC_ClockConfig+0x1c8>)
 80036d4:	5ccb      	ldrb	r3, [r1, r3]
 80036d6:	fa22 f303 	lsr.w	r3, r2, r3
 80036da:	4a09      	ldr	r2, [pc, #36]	@ (8003700 <HAL_RCC_ClockConfig+0x1cc>)
 80036dc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80036de:	4b09      	ldr	r3, [pc, #36]	@ (8003704 <HAL_RCC_ClockConfig+0x1d0>)
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	4618      	mov	r0, r3
 80036e4:	f7fe fc2a 	bl	8001f3c <HAL_InitTick>

  return HAL_OK;
 80036e8:	2300      	movs	r3, #0
}
 80036ea:	4618      	mov	r0, r3
 80036ec:	3710      	adds	r7, #16
 80036ee:	46bd      	mov	sp, r7
 80036f0:	bd80      	pop	{r7, pc}
 80036f2:	bf00      	nop
 80036f4:	40022000 	.word	0x40022000
 80036f8:	40021000 	.word	0x40021000
 80036fc:	08009000 	.word	0x08009000
 8003700:	20000018 	.word	0x20000018
 8003704:	2000001c 	.word	0x2000001c

08003708 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003708:	b480      	push	{r7}
 800370a:	b087      	sub	sp, #28
 800370c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800370e:	2300      	movs	r3, #0
 8003710:	60fb      	str	r3, [r7, #12]
 8003712:	2300      	movs	r3, #0
 8003714:	60bb      	str	r3, [r7, #8]
 8003716:	2300      	movs	r3, #0
 8003718:	617b      	str	r3, [r7, #20]
 800371a:	2300      	movs	r3, #0
 800371c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800371e:	2300      	movs	r3, #0
 8003720:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003722:	4b1e      	ldr	r3, [pc, #120]	@ (800379c <HAL_RCC_GetSysClockFreq+0x94>)
 8003724:	685b      	ldr	r3, [r3, #4]
 8003726:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	f003 030c 	and.w	r3, r3, #12
 800372e:	2b04      	cmp	r3, #4
 8003730:	d002      	beq.n	8003738 <HAL_RCC_GetSysClockFreq+0x30>
 8003732:	2b08      	cmp	r3, #8
 8003734:	d003      	beq.n	800373e <HAL_RCC_GetSysClockFreq+0x36>
 8003736:	e027      	b.n	8003788 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003738:	4b19      	ldr	r3, [pc, #100]	@ (80037a0 <HAL_RCC_GetSysClockFreq+0x98>)
 800373a:	613b      	str	r3, [r7, #16]
      break;
 800373c:	e027      	b.n	800378e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	0c9b      	lsrs	r3, r3, #18
 8003742:	f003 030f 	and.w	r3, r3, #15
 8003746:	4a17      	ldr	r2, [pc, #92]	@ (80037a4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003748:	5cd3      	ldrb	r3, [r2, r3]
 800374a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003752:	2b00      	cmp	r3, #0
 8003754:	d010      	beq.n	8003778 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003756:	4b11      	ldr	r3, [pc, #68]	@ (800379c <HAL_RCC_GetSysClockFreq+0x94>)
 8003758:	685b      	ldr	r3, [r3, #4]
 800375a:	0c5b      	lsrs	r3, r3, #17
 800375c:	f003 0301 	and.w	r3, r3, #1
 8003760:	4a11      	ldr	r2, [pc, #68]	@ (80037a8 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003762:	5cd3      	ldrb	r3, [r2, r3]
 8003764:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	4a0d      	ldr	r2, [pc, #52]	@ (80037a0 <HAL_RCC_GetSysClockFreq+0x98>)
 800376a:	fb03 f202 	mul.w	r2, r3, r2
 800376e:	68bb      	ldr	r3, [r7, #8]
 8003770:	fbb2 f3f3 	udiv	r3, r2, r3
 8003774:	617b      	str	r3, [r7, #20]
 8003776:	e004      	b.n	8003782 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	4a0c      	ldr	r2, [pc, #48]	@ (80037ac <HAL_RCC_GetSysClockFreq+0xa4>)
 800377c:	fb02 f303 	mul.w	r3, r2, r3
 8003780:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8003782:	697b      	ldr	r3, [r7, #20]
 8003784:	613b      	str	r3, [r7, #16]
      break;
 8003786:	e002      	b.n	800378e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003788:	4b05      	ldr	r3, [pc, #20]	@ (80037a0 <HAL_RCC_GetSysClockFreq+0x98>)
 800378a:	613b      	str	r3, [r7, #16]
      break;
 800378c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800378e:	693b      	ldr	r3, [r7, #16]
}
 8003790:	4618      	mov	r0, r3
 8003792:	371c      	adds	r7, #28
 8003794:	46bd      	mov	sp, r7
 8003796:	bc80      	pop	{r7}
 8003798:	4770      	bx	lr
 800379a:	bf00      	nop
 800379c:	40021000 	.word	0x40021000
 80037a0:	007a1200 	.word	0x007a1200
 80037a4:	08009018 	.word	0x08009018
 80037a8:	08009028 	.word	0x08009028
 80037ac:	003d0900 	.word	0x003d0900

080037b0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80037b0:	b480      	push	{r7}
 80037b2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80037b4:	4b02      	ldr	r3, [pc, #8]	@ (80037c0 <HAL_RCC_GetHCLKFreq+0x10>)
 80037b6:	681b      	ldr	r3, [r3, #0]
}
 80037b8:	4618      	mov	r0, r3
 80037ba:	46bd      	mov	sp, r7
 80037bc:	bc80      	pop	{r7}
 80037be:	4770      	bx	lr
 80037c0:	20000018 	.word	0x20000018

080037c4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80037c4:	b580      	push	{r7, lr}
 80037c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80037c8:	f7ff fff2 	bl	80037b0 <HAL_RCC_GetHCLKFreq>
 80037cc:	4602      	mov	r2, r0
 80037ce:	4b05      	ldr	r3, [pc, #20]	@ (80037e4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80037d0:	685b      	ldr	r3, [r3, #4]
 80037d2:	0a1b      	lsrs	r3, r3, #8
 80037d4:	f003 0307 	and.w	r3, r3, #7
 80037d8:	4903      	ldr	r1, [pc, #12]	@ (80037e8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80037da:	5ccb      	ldrb	r3, [r1, r3]
 80037dc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80037e0:	4618      	mov	r0, r3
 80037e2:	bd80      	pop	{r7, pc}
 80037e4:	40021000 	.word	0x40021000
 80037e8:	08009010 	.word	0x08009010

080037ec <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80037ec:	b480      	push	{r7}
 80037ee:	b085      	sub	sp, #20
 80037f0:	af00      	add	r7, sp, #0
 80037f2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80037f4:	4b0a      	ldr	r3, [pc, #40]	@ (8003820 <RCC_Delay+0x34>)
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	4a0a      	ldr	r2, [pc, #40]	@ (8003824 <RCC_Delay+0x38>)
 80037fa:	fba2 2303 	umull	r2, r3, r2, r3
 80037fe:	0a5b      	lsrs	r3, r3, #9
 8003800:	687a      	ldr	r2, [r7, #4]
 8003802:	fb02 f303 	mul.w	r3, r2, r3
 8003806:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003808:	bf00      	nop
  }
  while (Delay --);
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	1e5a      	subs	r2, r3, #1
 800380e:	60fa      	str	r2, [r7, #12]
 8003810:	2b00      	cmp	r3, #0
 8003812:	d1f9      	bne.n	8003808 <RCC_Delay+0x1c>
}
 8003814:	bf00      	nop
 8003816:	bf00      	nop
 8003818:	3714      	adds	r7, #20
 800381a:	46bd      	mov	sp, r7
 800381c:	bc80      	pop	{r7}
 800381e:	4770      	bx	lr
 8003820:	20000018 	.word	0x20000018
 8003824:	10624dd3 	.word	0x10624dd3

08003828 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003828:	b580      	push	{r7, lr}
 800382a:	b082      	sub	sp, #8
 800382c:	af00      	add	r7, sp, #0
 800382e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	2b00      	cmp	r3, #0
 8003834:	d101      	bne.n	800383a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003836:	2301      	movs	r3, #1
 8003838:	e076      	b.n	8003928 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800383e:	2b00      	cmp	r3, #0
 8003840:	d108      	bne.n	8003854 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	685b      	ldr	r3, [r3, #4]
 8003846:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800384a:	d009      	beq.n	8003860 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	2200      	movs	r2, #0
 8003850:	61da      	str	r2, [r3, #28]
 8003852:	e005      	b.n	8003860 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	2200      	movs	r2, #0
 8003858:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	2200      	movs	r2, #0
 800385e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	2200      	movs	r2, #0
 8003864:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800386c:	b2db      	uxtb	r3, r3
 800386e:	2b00      	cmp	r3, #0
 8003870:	d106      	bne.n	8003880 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	2200      	movs	r2, #0
 8003876:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800387a:	6878      	ldr	r0, [r7, #4]
 800387c:	f7fd fec4 	bl	8001608 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	2202      	movs	r2, #2
 8003884:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	681a      	ldr	r2, [r3, #0]
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003896:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	685b      	ldr	r3, [r3, #4]
 800389c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	689b      	ldr	r3, [r3, #8]
 80038a4:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80038a8:	431a      	orrs	r2, r3
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	68db      	ldr	r3, [r3, #12]
 80038ae:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80038b2:	431a      	orrs	r2, r3
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	691b      	ldr	r3, [r3, #16]
 80038b8:	f003 0302 	and.w	r3, r3, #2
 80038bc:	431a      	orrs	r2, r3
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	695b      	ldr	r3, [r3, #20]
 80038c2:	f003 0301 	and.w	r3, r3, #1
 80038c6:	431a      	orrs	r2, r3
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	699b      	ldr	r3, [r3, #24]
 80038cc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80038d0:	431a      	orrs	r2, r3
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	69db      	ldr	r3, [r3, #28]
 80038d6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80038da:	431a      	orrs	r2, r3
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	6a1b      	ldr	r3, [r3, #32]
 80038e0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80038e4:	ea42 0103 	orr.w	r1, r2, r3
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80038ec:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	430a      	orrs	r2, r1
 80038f6:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	699b      	ldr	r3, [r3, #24]
 80038fc:	0c1a      	lsrs	r2, r3, #16
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	f002 0204 	and.w	r2, r2, #4
 8003906:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	69da      	ldr	r2, [r3, #28]
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003916:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	2200      	movs	r2, #0
 800391c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	2201      	movs	r2, #1
 8003922:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8003926:	2300      	movs	r3, #0
}
 8003928:	4618      	mov	r0, r3
 800392a:	3708      	adds	r7, #8
 800392c:	46bd      	mov	sp, r7
 800392e:	bd80      	pop	{r7, pc}

08003930 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003930:	b580      	push	{r7, lr}
 8003932:	b088      	sub	sp, #32
 8003934:	af00      	add	r7, sp, #0
 8003936:	60f8      	str	r0, [r7, #12]
 8003938:	60b9      	str	r1, [r7, #8]
 800393a:	603b      	str	r3, [r7, #0]
 800393c:	4613      	mov	r3, r2
 800393e:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003940:	f7fe fb3e 	bl	8001fc0 <HAL_GetTick>
 8003944:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8003946:	88fb      	ldrh	r3, [r7, #6]
 8003948:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003950:	b2db      	uxtb	r3, r3
 8003952:	2b01      	cmp	r3, #1
 8003954:	d001      	beq.n	800395a <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8003956:	2302      	movs	r3, #2
 8003958:	e12a      	b.n	8003bb0 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 800395a:	68bb      	ldr	r3, [r7, #8]
 800395c:	2b00      	cmp	r3, #0
 800395e:	d002      	beq.n	8003966 <HAL_SPI_Transmit+0x36>
 8003960:	88fb      	ldrh	r3, [r7, #6]
 8003962:	2b00      	cmp	r3, #0
 8003964:	d101      	bne.n	800396a <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8003966:	2301      	movs	r3, #1
 8003968:	e122      	b.n	8003bb0 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003970:	2b01      	cmp	r3, #1
 8003972:	d101      	bne.n	8003978 <HAL_SPI_Transmit+0x48>
 8003974:	2302      	movs	r3, #2
 8003976:	e11b      	b.n	8003bb0 <HAL_SPI_Transmit+0x280>
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	2201      	movs	r2, #1
 800397c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	2203      	movs	r2, #3
 8003984:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	2200      	movs	r2, #0
 800398c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	68ba      	ldr	r2, [r7, #8]
 8003992:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	88fa      	ldrh	r2, [r7, #6]
 8003998:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	88fa      	ldrh	r2, [r7, #6]
 800399e:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	2200      	movs	r2, #0
 80039a4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	2200      	movs	r2, #0
 80039aa:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	2200      	movs	r2, #0
 80039b0:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	2200      	movs	r2, #0
 80039b6:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	2200      	movs	r2, #0
 80039bc:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	689b      	ldr	r3, [r3, #8]
 80039c2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80039c6:	d10f      	bne.n	80039e8 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	681a      	ldr	r2, [r3, #0]
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80039d6:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	681a      	ldr	r2, [r3, #0]
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80039e6:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80039f2:	2b40      	cmp	r3, #64	@ 0x40
 80039f4:	d007      	beq.n	8003a06 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	681a      	ldr	r2, [r3, #0]
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003a04:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	68db      	ldr	r3, [r3, #12]
 8003a0a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003a0e:	d152      	bne.n	8003ab6 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	685b      	ldr	r3, [r3, #4]
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d002      	beq.n	8003a1e <HAL_SPI_Transmit+0xee>
 8003a18:	8b7b      	ldrh	r3, [r7, #26]
 8003a1a:	2b01      	cmp	r3, #1
 8003a1c:	d145      	bne.n	8003aaa <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a22:	881a      	ldrh	r2, [r3, #0]
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a2e:	1c9a      	adds	r2, r3, #2
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003a38:	b29b      	uxth	r3, r3
 8003a3a:	3b01      	subs	r3, #1
 8003a3c:	b29a      	uxth	r2, r3
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003a42:	e032      	b.n	8003aaa <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	689b      	ldr	r3, [r3, #8]
 8003a4a:	f003 0302 	and.w	r3, r3, #2
 8003a4e:	2b02      	cmp	r3, #2
 8003a50:	d112      	bne.n	8003a78 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a56:	881a      	ldrh	r2, [r3, #0]
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a62:	1c9a      	adds	r2, r3, #2
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003a6c:	b29b      	uxth	r3, r3
 8003a6e:	3b01      	subs	r3, #1
 8003a70:	b29a      	uxth	r2, r3
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	86da      	strh	r2, [r3, #54]	@ 0x36
 8003a76:	e018      	b.n	8003aaa <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003a78:	f7fe faa2 	bl	8001fc0 <HAL_GetTick>
 8003a7c:	4602      	mov	r2, r0
 8003a7e:	69fb      	ldr	r3, [r7, #28]
 8003a80:	1ad3      	subs	r3, r2, r3
 8003a82:	683a      	ldr	r2, [r7, #0]
 8003a84:	429a      	cmp	r2, r3
 8003a86:	d803      	bhi.n	8003a90 <HAL_SPI_Transmit+0x160>
 8003a88:	683b      	ldr	r3, [r7, #0]
 8003a8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a8e:	d102      	bne.n	8003a96 <HAL_SPI_Transmit+0x166>
 8003a90:	683b      	ldr	r3, [r7, #0]
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d109      	bne.n	8003aaa <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	2201      	movs	r2, #1
 8003a9a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	2200      	movs	r2, #0
 8003aa2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8003aa6:	2303      	movs	r3, #3
 8003aa8:	e082      	b.n	8003bb0 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003aae:	b29b      	uxth	r3, r3
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d1c7      	bne.n	8003a44 <HAL_SPI_Transmit+0x114>
 8003ab4:	e053      	b.n	8003b5e <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	685b      	ldr	r3, [r3, #4]
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d002      	beq.n	8003ac4 <HAL_SPI_Transmit+0x194>
 8003abe:	8b7b      	ldrh	r3, [r7, #26]
 8003ac0:	2b01      	cmp	r3, #1
 8003ac2:	d147      	bne.n	8003b54 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	330c      	adds	r3, #12
 8003ace:	7812      	ldrb	r2, [r2, #0]
 8003ad0:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ad6:	1c5a      	adds	r2, r3, #1
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003ae0:	b29b      	uxth	r3, r3
 8003ae2:	3b01      	subs	r3, #1
 8003ae4:	b29a      	uxth	r2, r3
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8003aea:	e033      	b.n	8003b54 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	689b      	ldr	r3, [r3, #8]
 8003af2:	f003 0302 	and.w	r3, r3, #2
 8003af6:	2b02      	cmp	r3, #2
 8003af8:	d113      	bne.n	8003b22 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	330c      	adds	r3, #12
 8003b04:	7812      	ldrb	r2, [r2, #0]
 8003b06:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b0c:	1c5a      	adds	r2, r3, #1
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003b16:	b29b      	uxth	r3, r3
 8003b18:	3b01      	subs	r3, #1
 8003b1a:	b29a      	uxth	r2, r3
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	86da      	strh	r2, [r3, #54]	@ 0x36
 8003b20:	e018      	b.n	8003b54 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003b22:	f7fe fa4d 	bl	8001fc0 <HAL_GetTick>
 8003b26:	4602      	mov	r2, r0
 8003b28:	69fb      	ldr	r3, [r7, #28]
 8003b2a:	1ad3      	subs	r3, r2, r3
 8003b2c:	683a      	ldr	r2, [r7, #0]
 8003b2e:	429a      	cmp	r2, r3
 8003b30:	d803      	bhi.n	8003b3a <HAL_SPI_Transmit+0x20a>
 8003b32:	683b      	ldr	r3, [r7, #0]
 8003b34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b38:	d102      	bne.n	8003b40 <HAL_SPI_Transmit+0x210>
 8003b3a:	683b      	ldr	r3, [r7, #0]
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d109      	bne.n	8003b54 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	2201      	movs	r2, #1
 8003b44:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	2200      	movs	r2, #0
 8003b4c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8003b50:	2303      	movs	r3, #3
 8003b52:	e02d      	b.n	8003bb0 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003b58:	b29b      	uxth	r3, r3
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d1c6      	bne.n	8003aec <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003b5e:	69fa      	ldr	r2, [r7, #28]
 8003b60:	6839      	ldr	r1, [r7, #0]
 8003b62:	68f8      	ldr	r0, [r7, #12]
 8003b64:	f000 fcc8 	bl	80044f8 <SPI_EndRxTxTransaction>
 8003b68:	4603      	mov	r3, r0
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d002      	beq.n	8003b74 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	2220      	movs	r2, #32
 8003b72:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	689b      	ldr	r3, [r3, #8]
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d10a      	bne.n	8003b92 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003b7c:	2300      	movs	r3, #0
 8003b7e:	617b      	str	r3, [r7, #20]
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	68db      	ldr	r3, [r3, #12]
 8003b86:	617b      	str	r3, [r7, #20]
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	689b      	ldr	r3, [r3, #8]
 8003b8e:	617b      	str	r3, [r7, #20]
 8003b90:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	2201      	movs	r2, #1
 8003b96:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	2200      	movs	r2, #0
 8003b9e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d001      	beq.n	8003bae <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8003baa:	2301      	movs	r3, #1
 8003bac:	e000      	b.n	8003bb0 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8003bae:	2300      	movs	r3, #0
  }
}
 8003bb0:	4618      	mov	r0, r3
 8003bb2:	3720      	adds	r7, #32
 8003bb4:	46bd      	mov	sp, r7
 8003bb6:	bd80      	pop	{r7, pc}

08003bb8 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003bb8:	b580      	push	{r7, lr}
 8003bba:	b088      	sub	sp, #32
 8003bbc:	af02      	add	r7, sp, #8
 8003bbe:	60f8      	str	r0, [r7, #12]
 8003bc0:	60b9      	str	r1, [r7, #8]
 8003bc2:	603b      	str	r3, [r7, #0]
 8003bc4:	4613      	mov	r3, r2
 8003bc6:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003bce:	b2db      	uxtb	r3, r3
 8003bd0:	2b01      	cmp	r3, #1
 8003bd2:	d001      	beq.n	8003bd8 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8003bd4:	2302      	movs	r3, #2
 8003bd6:	e104      	b.n	8003de2 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	685b      	ldr	r3, [r3, #4]
 8003bdc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003be0:	d112      	bne.n	8003c08 <HAL_SPI_Receive+0x50>
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	689b      	ldr	r3, [r3, #8]
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d10e      	bne.n	8003c08 <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	2204      	movs	r2, #4
 8003bee:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8003bf2:	88fa      	ldrh	r2, [r7, #6]
 8003bf4:	683b      	ldr	r3, [r7, #0]
 8003bf6:	9300      	str	r3, [sp, #0]
 8003bf8:	4613      	mov	r3, r2
 8003bfa:	68ba      	ldr	r2, [r7, #8]
 8003bfc:	68b9      	ldr	r1, [r7, #8]
 8003bfe:	68f8      	ldr	r0, [r7, #12]
 8003c00:	f000 f8f3 	bl	8003dea <HAL_SPI_TransmitReceive>
 8003c04:	4603      	mov	r3, r0
 8003c06:	e0ec      	b.n	8003de2 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003c08:	f7fe f9da 	bl	8001fc0 <HAL_GetTick>
 8003c0c:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 8003c0e:	68bb      	ldr	r3, [r7, #8]
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d002      	beq.n	8003c1a <HAL_SPI_Receive+0x62>
 8003c14:	88fb      	ldrh	r3, [r7, #6]
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d101      	bne.n	8003c1e <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 8003c1a:	2301      	movs	r3, #1
 8003c1c:	e0e1      	b.n	8003de2 <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003c24:	2b01      	cmp	r3, #1
 8003c26:	d101      	bne.n	8003c2c <HAL_SPI_Receive+0x74>
 8003c28:	2302      	movs	r3, #2
 8003c2a:	e0da      	b.n	8003de2 <HAL_SPI_Receive+0x22a>
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	2201      	movs	r2, #1
 8003c30:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	2204      	movs	r2, #4
 8003c38:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	2200      	movs	r2, #0
 8003c40:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	68ba      	ldr	r2, [r7, #8]
 8003c46:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	88fa      	ldrh	r2, [r7, #6]
 8003c4c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	88fa      	ldrh	r2, [r7, #6]
 8003c52:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	2200      	movs	r2, #0
 8003c58:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	2200      	movs	r2, #0
 8003c5e:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	2200      	movs	r2, #0
 8003c64:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	2200      	movs	r2, #0
 8003c6a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	2200      	movs	r2, #0
 8003c70:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	689b      	ldr	r3, [r3, #8]
 8003c76:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003c7a:	d10f      	bne.n	8003c9c <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	681a      	ldr	r2, [r3, #0]
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003c8a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	681a      	ldr	r2, [r3, #0]
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8003c9a:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ca6:	2b40      	cmp	r3, #64	@ 0x40
 8003ca8:	d007      	beq.n	8003cba <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	681a      	ldr	r2, [r3, #0]
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003cb8:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	68db      	ldr	r3, [r3, #12]
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d170      	bne.n	8003da4 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8003cc2:	e035      	b.n	8003d30 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	689b      	ldr	r3, [r3, #8]
 8003cca:	f003 0301 	and.w	r3, r3, #1
 8003cce:	2b01      	cmp	r3, #1
 8003cd0:	d115      	bne.n	8003cfe <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	f103 020c 	add.w	r2, r3, #12
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003cde:	7812      	ldrb	r2, [r2, #0]
 8003ce0:	b2d2      	uxtb	r2, r2
 8003ce2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ce8:	1c5a      	adds	r2, r3, #1
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003cf2:	b29b      	uxth	r3, r3
 8003cf4:	3b01      	subs	r3, #1
 8003cf6:	b29a      	uxth	r2, r3
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003cfc:	e018      	b.n	8003d30 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003cfe:	f7fe f95f 	bl	8001fc0 <HAL_GetTick>
 8003d02:	4602      	mov	r2, r0
 8003d04:	697b      	ldr	r3, [r7, #20]
 8003d06:	1ad3      	subs	r3, r2, r3
 8003d08:	683a      	ldr	r2, [r7, #0]
 8003d0a:	429a      	cmp	r2, r3
 8003d0c:	d803      	bhi.n	8003d16 <HAL_SPI_Receive+0x15e>
 8003d0e:	683b      	ldr	r3, [r7, #0]
 8003d10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d14:	d102      	bne.n	8003d1c <HAL_SPI_Receive+0x164>
 8003d16:	683b      	ldr	r3, [r7, #0]
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d109      	bne.n	8003d30 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	2201      	movs	r2, #1
 8003d20:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	2200      	movs	r2, #0
 8003d28:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8003d2c:	2303      	movs	r3, #3
 8003d2e:	e058      	b.n	8003de2 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003d34:	b29b      	uxth	r3, r3
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d1c4      	bne.n	8003cc4 <HAL_SPI_Receive+0x10c>
 8003d3a:	e038      	b.n	8003dae <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	689b      	ldr	r3, [r3, #8]
 8003d42:	f003 0301 	and.w	r3, r3, #1
 8003d46:	2b01      	cmp	r3, #1
 8003d48:	d113      	bne.n	8003d72 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	68da      	ldr	r2, [r3, #12]
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d54:	b292      	uxth	r2, r2
 8003d56:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d5c:	1c9a      	adds	r2, r3, #2
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003d66:	b29b      	uxth	r3, r3
 8003d68:	3b01      	subs	r3, #1
 8003d6a:	b29a      	uxth	r2, r3
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003d70:	e018      	b.n	8003da4 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003d72:	f7fe f925 	bl	8001fc0 <HAL_GetTick>
 8003d76:	4602      	mov	r2, r0
 8003d78:	697b      	ldr	r3, [r7, #20]
 8003d7a:	1ad3      	subs	r3, r2, r3
 8003d7c:	683a      	ldr	r2, [r7, #0]
 8003d7e:	429a      	cmp	r2, r3
 8003d80:	d803      	bhi.n	8003d8a <HAL_SPI_Receive+0x1d2>
 8003d82:	683b      	ldr	r3, [r7, #0]
 8003d84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d88:	d102      	bne.n	8003d90 <HAL_SPI_Receive+0x1d8>
 8003d8a:	683b      	ldr	r3, [r7, #0]
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d109      	bne.n	8003da4 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	2201      	movs	r2, #1
 8003d94:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	2200      	movs	r2, #0
 8003d9c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8003da0:	2303      	movs	r3, #3
 8003da2:	e01e      	b.n	8003de2 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003da8:	b29b      	uxth	r3, r3
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d1c6      	bne.n	8003d3c <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003dae:	697a      	ldr	r2, [r7, #20]
 8003db0:	6839      	ldr	r1, [r7, #0]
 8003db2:	68f8      	ldr	r0, [r7, #12]
 8003db4:	f000 fb4e 	bl	8004454 <SPI_EndRxTransaction>
 8003db8:	4603      	mov	r3, r0
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d002      	beq.n	8003dc4 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	2220      	movs	r2, #32
 8003dc2:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	2201      	movs	r2, #1
 8003dc8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	2200      	movs	r2, #0
 8003dd0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d001      	beq.n	8003de0 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 8003ddc:	2301      	movs	r3, #1
 8003dde:	e000      	b.n	8003de2 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8003de0:	2300      	movs	r3, #0
  }
}
 8003de2:	4618      	mov	r0, r3
 8003de4:	3718      	adds	r7, #24
 8003de6:	46bd      	mov	sp, r7
 8003de8:	bd80      	pop	{r7, pc}

08003dea <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8003dea:	b580      	push	{r7, lr}
 8003dec:	b08a      	sub	sp, #40	@ 0x28
 8003dee:	af00      	add	r7, sp, #0
 8003df0:	60f8      	str	r0, [r7, #12]
 8003df2:	60b9      	str	r1, [r7, #8]
 8003df4:	607a      	str	r2, [r7, #4]
 8003df6:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8003df8:	2301      	movs	r3, #1
 8003dfa:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003dfc:	f7fe f8e0 	bl	8001fc0 <HAL_GetTick>
 8003e00:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003e08:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	685b      	ldr	r3, [r3, #4]
 8003e0e:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8003e10:	887b      	ldrh	r3, [r7, #2]
 8003e12:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003e14:	7ffb      	ldrb	r3, [r7, #31]
 8003e16:	2b01      	cmp	r3, #1
 8003e18:	d00c      	beq.n	8003e34 <HAL_SPI_TransmitReceive+0x4a>
 8003e1a:	69bb      	ldr	r3, [r7, #24]
 8003e1c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003e20:	d106      	bne.n	8003e30 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	689b      	ldr	r3, [r3, #8]
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d102      	bne.n	8003e30 <HAL_SPI_TransmitReceive+0x46>
 8003e2a:	7ffb      	ldrb	r3, [r7, #31]
 8003e2c:	2b04      	cmp	r3, #4
 8003e2e:	d001      	beq.n	8003e34 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8003e30:	2302      	movs	r3, #2
 8003e32:	e17f      	b.n	8004134 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003e34:	68bb      	ldr	r3, [r7, #8]
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d005      	beq.n	8003e46 <HAL_SPI_TransmitReceive+0x5c>
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d002      	beq.n	8003e46 <HAL_SPI_TransmitReceive+0x5c>
 8003e40:	887b      	ldrh	r3, [r7, #2]
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d101      	bne.n	8003e4a <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8003e46:	2301      	movs	r3, #1
 8003e48:	e174      	b.n	8004134 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003e50:	2b01      	cmp	r3, #1
 8003e52:	d101      	bne.n	8003e58 <HAL_SPI_TransmitReceive+0x6e>
 8003e54:	2302      	movs	r3, #2
 8003e56:	e16d      	b.n	8004134 <HAL_SPI_TransmitReceive+0x34a>
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	2201      	movs	r2, #1
 8003e5c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003e66:	b2db      	uxtb	r3, r3
 8003e68:	2b04      	cmp	r3, #4
 8003e6a:	d003      	beq.n	8003e74 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	2205      	movs	r2, #5
 8003e70:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	2200      	movs	r2, #0
 8003e78:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	687a      	ldr	r2, [r7, #4]
 8003e7e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	887a      	ldrh	r2, [r7, #2]
 8003e84:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	887a      	ldrh	r2, [r7, #2]
 8003e8a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	68ba      	ldr	r2, [r7, #8]
 8003e90:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	887a      	ldrh	r2, [r7, #2]
 8003e96:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	887a      	ldrh	r2, [r7, #2]
 8003e9c:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	2200      	movs	r2, #0
 8003ea2:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	2200      	movs	r2, #0
 8003ea8:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003eb4:	2b40      	cmp	r3, #64	@ 0x40
 8003eb6:	d007      	beq.n	8003ec8 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	681a      	ldr	r2, [r3, #0]
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003ec6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	68db      	ldr	r3, [r3, #12]
 8003ecc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003ed0:	d17e      	bne.n	8003fd0 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	685b      	ldr	r3, [r3, #4]
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d002      	beq.n	8003ee0 <HAL_SPI_TransmitReceive+0xf6>
 8003eda:	8afb      	ldrh	r3, [r7, #22]
 8003edc:	2b01      	cmp	r3, #1
 8003ede:	d16c      	bne.n	8003fba <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ee4:	881a      	ldrh	r2, [r3, #0]
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ef0:	1c9a      	adds	r2, r3, #2
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003efa:	b29b      	uxth	r3, r3
 8003efc:	3b01      	subs	r3, #1
 8003efe:	b29a      	uxth	r2, r3
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003f04:	e059      	b.n	8003fba <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	689b      	ldr	r3, [r3, #8]
 8003f0c:	f003 0302 	and.w	r3, r3, #2
 8003f10:	2b02      	cmp	r3, #2
 8003f12:	d11b      	bne.n	8003f4c <HAL_SPI_TransmitReceive+0x162>
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003f18:	b29b      	uxth	r3, r3
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d016      	beq.n	8003f4c <HAL_SPI_TransmitReceive+0x162>
 8003f1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f20:	2b01      	cmp	r3, #1
 8003f22:	d113      	bne.n	8003f4c <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f28:	881a      	ldrh	r2, [r3, #0]
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f34:	1c9a      	adds	r2, r3, #2
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003f3e:	b29b      	uxth	r3, r3
 8003f40:	3b01      	subs	r3, #1
 8003f42:	b29a      	uxth	r2, r3
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003f48:	2300      	movs	r3, #0
 8003f4a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	689b      	ldr	r3, [r3, #8]
 8003f52:	f003 0301 	and.w	r3, r3, #1
 8003f56:	2b01      	cmp	r3, #1
 8003f58:	d119      	bne.n	8003f8e <HAL_SPI_TransmitReceive+0x1a4>
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003f5e:	b29b      	uxth	r3, r3
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d014      	beq.n	8003f8e <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	68da      	ldr	r2, [r3, #12]
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f6e:	b292      	uxth	r2, r2
 8003f70:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f76:	1c9a      	adds	r2, r3, #2
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003f80:	b29b      	uxth	r3, r3
 8003f82:	3b01      	subs	r3, #1
 8003f84:	b29a      	uxth	r2, r3
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003f8a:	2301      	movs	r3, #1
 8003f8c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003f8e:	f7fe f817 	bl	8001fc0 <HAL_GetTick>
 8003f92:	4602      	mov	r2, r0
 8003f94:	6a3b      	ldr	r3, [r7, #32]
 8003f96:	1ad3      	subs	r3, r2, r3
 8003f98:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003f9a:	429a      	cmp	r2, r3
 8003f9c:	d80d      	bhi.n	8003fba <HAL_SPI_TransmitReceive+0x1d0>
 8003f9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003fa0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003fa4:	d009      	beq.n	8003fba <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	2201      	movs	r2, #1
 8003faa:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	2200      	movs	r2, #0
 8003fb2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8003fb6:	2303      	movs	r3, #3
 8003fb8:	e0bc      	b.n	8004134 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003fbe:	b29b      	uxth	r3, r3
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d1a0      	bne.n	8003f06 <HAL_SPI_TransmitReceive+0x11c>
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003fc8:	b29b      	uxth	r3, r3
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d19b      	bne.n	8003f06 <HAL_SPI_TransmitReceive+0x11c>
 8003fce:	e082      	b.n	80040d6 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	685b      	ldr	r3, [r3, #4]
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d002      	beq.n	8003fde <HAL_SPI_TransmitReceive+0x1f4>
 8003fd8:	8afb      	ldrh	r3, [r7, #22]
 8003fda:	2b01      	cmp	r3, #1
 8003fdc:	d171      	bne.n	80040c2 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	330c      	adds	r3, #12
 8003fe8:	7812      	ldrb	r2, [r2, #0]
 8003fea:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ff0:	1c5a      	adds	r2, r3, #1
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003ffa:	b29b      	uxth	r3, r3
 8003ffc:	3b01      	subs	r3, #1
 8003ffe:	b29a      	uxth	r2, r3
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004004:	e05d      	b.n	80040c2 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	689b      	ldr	r3, [r3, #8]
 800400c:	f003 0302 	and.w	r3, r3, #2
 8004010:	2b02      	cmp	r3, #2
 8004012:	d11c      	bne.n	800404e <HAL_SPI_TransmitReceive+0x264>
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004018:	b29b      	uxth	r3, r3
 800401a:	2b00      	cmp	r3, #0
 800401c:	d017      	beq.n	800404e <HAL_SPI_TransmitReceive+0x264>
 800401e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004020:	2b01      	cmp	r3, #1
 8004022:	d114      	bne.n	800404e <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	330c      	adds	r3, #12
 800402e:	7812      	ldrb	r2, [r2, #0]
 8004030:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004036:	1c5a      	adds	r2, r3, #1
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004040:	b29b      	uxth	r3, r3
 8004042:	3b01      	subs	r3, #1
 8004044:	b29a      	uxth	r2, r3
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800404a:	2300      	movs	r3, #0
 800404c:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	689b      	ldr	r3, [r3, #8]
 8004054:	f003 0301 	and.w	r3, r3, #1
 8004058:	2b01      	cmp	r3, #1
 800405a:	d119      	bne.n	8004090 <HAL_SPI_TransmitReceive+0x2a6>
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004060:	b29b      	uxth	r3, r3
 8004062:	2b00      	cmp	r3, #0
 8004064:	d014      	beq.n	8004090 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	68da      	ldr	r2, [r3, #12]
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004070:	b2d2      	uxtb	r2, r2
 8004072:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004078:	1c5a      	adds	r2, r3, #1
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004082:	b29b      	uxth	r3, r3
 8004084:	3b01      	subs	r3, #1
 8004086:	b29a      	uxth	r2, r3
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800408c:	2301      	movs	r3, #1
 800408e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004090:	f7fd ff96 	bl	8001fc0 <HAL_GetTick>
 8004094:	4602      	mov	r2, r0
 8004096:	6a3b      	ldr	r3, [r7, #32]
 8004098:	1ad3      	subs	r3, r2, r3
 800409a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800409c:	429a      	cmp	r2, r3
 800409e:	d803      	bhi.n	80040a8 <HAL_SPI_TransmitReceive+0x2be>
 80040a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80040a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040a6:	d102      	bne.n	80040ae <HAL_SPI_TransmitReceive+0x2c4>
 80040a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d109      	bne.n	80040c2 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	2201      	movs	r2, #1
 80040b2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	2200      	movs	r2, #0
 80040ba:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80040be:	2303      	movs	r3, #3
 80040c0:	e038      	b.n	8004134 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80040c6:	b29b      	uxth	r3, r3
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d19c      	bne.n	8004006 <HAL_SPI_TransmitReceive+0x21c>
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80040d0:	b29b      	uxth	r3, r3
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d197      	bne.n	8004006 <HAL_SPI_TransmitReceive+0x21c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80040d6:	6a3a      	ldr	r2, [r7, #32]
 80040d8:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80040da:	68f8      	ldr	r0, [r7, #12]
 80040dc:	f000 fa0c 	bl	80044f8 <SPI_EndRxTxTransaction>
 80040e0:	4603      	mov	r3, r0
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d008      	beq.n	80040f8 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	2220      	movs	r2, #32
 80040ea:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	2200      	movs	r2, #0
 80040f0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 80040f4:	2301      	movs	r3, #1
 80040f6:	e01d      	b.n	8004134 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	689b      	ldr	r3, [r3, #8]
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d10a      	bne.n	8004116 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004100:	2300      	movs	r3, #0
 8004102:	613b      	str	r3, [r7, #16]
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	68db      	ldr	r3, [r3, #12]
 800410a:	613b      	str	r3, [r7, #16]
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	689b      	ldr	r3, [r3, #8]
 8004112:	613b      	str	r3, [r7, #16]
 8004114:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	2201      	movs	r2, #1
 800411a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	2200      	movs	r2, #0
 8004122:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800412a:	2b00      	cmp	r3, #0
 800412c:	d001      	beq.n	8004132 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 800412e:	2301      	movs	r3, #1
 8004130:	e000      	b.n	8004134 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8004132:	2300      	movs	r3, #0
  }
}
 8004134:	4618      	mov	r0, r3
 8004136:	3728      	adds	r7, #40	@ 0x28
 8004138:	46bd      	mov	sp, r7
 800413a:	bd80      	pop	{r7, pc}

0800413c <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800413c:	b580      	push	{r7, lr}
 800413e:	b088      	sub	sp, #32
 8004140:	af00      	add	r7, sp, #0
 8004142:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	685b      	ldr	r3, [r3, #4]
 800414a:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	689b      	ldr	r3, [r3, #8]
 8004152:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8004154:	69bb      	ldr	r3, [r7, #24]
 8004156:	099b      	lsrs	r3, r3, #6
 8004158:	f003 0301 	and.w	r3, r3, #1
 800415c:	2b00      	cmp	r3, #0
 800415e:	d10f      	bne.n	8004180 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8004160:	69bb      	ldr	r3, [r7, #24]
 8004162:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8004166:	2b00      	cmp	r3, #0
 8004168:	d00a      	beq.n	8004180 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800416a:	69fb      	ldr	r3, [r7, #28]
 800416c:	099b      	lsrs	r3, r3, #6
 800416e:	f003 0301 	and.w	r3, r3, #1
 8004172:	2b00      	cmp	r3, #0
 8004174:	d004      	beq.n	8004180 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800417a:	6878      	ldr	r0, [r7, #4]
 800417c:	4798      	blx	r3
    return;
 800417e:	e0be      	b.n	80042fe <HAL_SPI_IRQHandler+0x1c2>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8004180:	69bb      	ldr	r3, [r7, #24]
 8004182:	085b      	lsrs	r3, r3, #1
 8004184:	f003 0301 	and.w	r3, r3, #1
 8004188:	2b00      	cmp	r3, #0
 800418a:	d00a      	beq.n	80041a2 <HAL_SPI_IRQHandler+0x66>
 800418c:	69fb      	ldr	r3, [r7, #28]
 800418e:	09db      	lsrs	r3, r3, #7
 8004190:	f003 0301 	and.w	r3, r3, #1
 8004194:	2b00      	cmp	r3, #0
 8004196:	d004      	beq.n	80041a2 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800419c:	6878      	ldr	r0, [r7, #4]
 800419e:	4798      	blx	r3
    return;
 80041a0:	e0ad      	b.n	80042fe <HAL_SPI_IRQHandler+0x1c2>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET))
 80041a2:	69bb      	ldr	r3, [r7, #24]
 80041a4:	095b      	lsrs	r3, r3, #5
 80041a6:	f003 0301 	and.w	r3, r3, #1
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d106      	bne.n	80041bc <HAL_SPI_IRQHandler+0x80>
 80041ae:	69bb      	ldr	r3, [r7, #24]
 80041b0:	099b      	lsrs	r3, r3, #6
 80041b2:	f003 0301 	and.w	r3, r3, #1
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	f000 80a1 	beq.w	80042fe <HAL_SPI_IRQHandler+0x1c2>
      && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 80041bc:	69fb      	ldr	r3, [r7, #28]
 80041be:	095b      	lsrs	r3, r3, #5
 80041c0:	f003 0301 	and.w	r3, r3, #1
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	f000 809a 	beq.w	80042fe <HAL_SPI_IRQHandler+0x1c2>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80041ca:	69bb      	ldr	r3, [r7, #24]
 80041cc:	099b      	lsrs	r3, r3, #6
 80041ce:	f003 0301 	and.w	r3, r3, #1
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d023      	beq.n	800421e <HAL_SPI_IRQHandler+0xe2>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80041dc:	b2db      	uxtb	r3, r3
 80041de:	2b03      	cmp	r3, #3
 80041e0:	d011      	beq.n	8004206 <HAL_SPI_IRQHandler+0xca>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80041e6:	f043 0204 	orr.w	r2, r3, #4
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	655a      	str	r2, [r3, #84]	@ 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80041ee:	2300      	movs	r3, #0
 80041f0:	617b      	str	r3, [r7, #20]
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	68db      	ldr	r3, [r3, #12]
 80041f8:	617b      	str	r3, [r7, #20]
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	689b      	ldr	r3, [r3, #8]
 8004200:	617b      	str	r3, [r7, #20]
 8004202:	697b      	ldr	r3, [r7, #20]
 8004204:	e00b      	b.n	800421e <HAL_SPI_IRQHandler+0xe2>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004206:	2300      	movs	r3, #0
 8004208:	613b      	str	r3, [r7, #16]
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	68db      	ldr	r3, [r3, #12]
 8004210:	613b      	str	r3, [r7, #16]
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	689b      	ldr	r3, [r3, #8]
 8004218:	613b      	str	r3, [r7, #16]
 800421a:	693b      	ldr	r3, [r7, #16]
        return;
 800421c:	e06f      	b.n	80042fe <HAL_SPI_IRQHandler+0x1c2>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800421e:	69bb      	ldr	r3, [r7, #24]
 8004220:	095b      	lsrs	r3, r3, #5
 8004222:	f003 0301 	and.w	r3, r3, #1
 8004226:	2b00      	cmp	r3, #0
 8004228:	d014      	beq.n	8004254 <HAL_SPI_IRQHandler+0x118>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800422e:	f043 0201 	orr.w	r2, r3, #1
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8004236:	2300      	movs	r3, #0
 8004238:	60fb      	str	r3, [r7, #12]
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	689b      	ldr	r3, [r3, #8]
 8004240:	60fb      	str	r3, [r7, #12]
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	681a      	ldr	r2, [r3, #0]
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004250:	601a      	str	r2, [r3, #0]
 8004252:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004258:	2b00      	cmp	r3, #0
 800425a:	d04f      	beq.n	80042fc <HAL_SPI_IRQHandler+0x1c0>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	685a      	ldr	r2, [r3, #4]
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800426a:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	2201      	movs	r2, #1
 8004270:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8004274:	69fb      	ldr	r3, [r7, #28]
 8004276:	f003 0302 	and.w	r3, r3, #2
 800427a:	2b00      	cmp	r3, #0
 800427c:	d104      	bne.n	8004288 <HAL_SPI_IRQHandler+0x14c>
 800427e:	69fb      	ldr	r3, [r7, #28]
 8004280:	f003 0301 	and.w	r3, r3, #1
 8004284:	2b00      	cmp	r3, #0
 8004286:	d034      	beq.n	80042f2 <HAL_SPI_IRQHandler+0x1b6>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	685a      	ldr	r2, [r3, #4]
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	f022 0203 	bic.w	r2, r2, #3
 8004296:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800429c:	2b00      	cmp	r3, #0
 800429e:	d011      	beq.n	80042c4 <HAL_SPI_IRQHandler+0x188>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80042a4:	4a17      	ldr	r2, [pc, #92]	@ (8004304 <HAL_SPI_IRQHandler+0x1c8>)
 80042a6:	635a      	str	r2, [r3, #52]	@ 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80042ac:	4618      	mov	r0, r3
 80042ae:	f7fd ffc3 	bl	8002238 <HAL_DMA_Abort_IT>
 80042b2:	4603      	mov	r3, r0
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d005      	beq.n	80042c4 <HAL_SPI_IRQHandler+0x188>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80042bc:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	655a      	str	r2, [r3, #84]	@ 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d016      	beq.n	80042fa <HAL_SPI_IRQHandler+0x1be>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80042d0:	4a0c      	ldr	r2, [pc, #48]	@ (8004304 <HAL_SPI_IRQHandler+0x1c8>)
 80042d2:	635a      	str	r2, [r3, #52]	@ 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80042d8:	4618      	mov	r0, r3
 80042da:	f7fd ffad 	bl	8002238 <HAL_DMA_Abort_IT>
 80042de:	4603      	mov	r3, r0
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d00a      	beq.n	80042fa <HAL_SPI_IRQHandler+0x1be>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80042e8:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	655a      	str	r2, [r3, #84]	@ 0x54
        if (hspi->hdmatx != NULL)
 80042f0:	e003      	b.n	80042fa <HAL_SPI_IRQHandler+0x1be>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 80042f2:	6878      	ldr	r0, [r7, #4]
 80042f4:	f000 f808 	bl	8004308 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 80042f8:	e000      	b.n	80042fc <HAL_SPI_IRQHandler+0x1c0>
        if (hspi->hdmatx != NULL)
 80042fa:	bf00      	nop
    return;
 80042fc:	bf00      	nop
  }
}
 80042fe:	3720      	adds	r7, #32
 8004300:	46bd      	mov	sp, r7
 8004302:	bd80      	pop	{r7, pc}
 8004304:	0800431b 	.word	0x0800431b

08004308 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8004308:	b480      	push	{r7}
 800430a:	b083      	sub	sp, #12
 800430c:	af00      	add	r7, sp, #0
 800430e:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8004310:	bf00      	nop
 8004312:	370c      	adds	r7, #12
 8004314:	46bd      	mov	sp, r7
 8004316:	bc80      	pop	{r7}
 8004318:	4770      	bx	lr

0800431a <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800431a:	b580      	push	{r7, lr}
 800431c:	b084      	sub	sp, #16
 800431e:	af00      	add	r7, sp, #0
 8004320:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004326:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	2200      	movs	r2, #0
 800432c:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	2200      	movs	r2, #0
 8004332:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8004334:	68f8      	ldr	r0, [r7, #12]
 8004336:	f7ff ffe7 	bl	8004308 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800433a:	bf00      	nop
 800433c:	3710      	adds	r7, #16
 800433e:	46bd      	mov	sp, r7
 8004340:	bd80      	pop	{r7, pc}
	...

08004344 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004344:	b580      	push	{r7, lr}
 8004346:	b088      	sub	sp, #32
 8004348:	af00      	add	r7, sp, #0
 800434a:	60f8      	str	r0, [r7, #12]
 800434c:	60b9      	str	r1, [r7, #8]
 800434e:	603b      	str	r3, [r7, #0]
 8004350:	4613      	mov	r3, r2
 8004352:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004354:	f7fd fe34 	bl	8001fc0 <HAL_GetTick>
 8004358:	4602      	mov	r2, r0
 800435a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800435c:	1a9b      	subs	r3, r3, r2
 800435e:	683a      	ldr	r2, [r7, #0]
 8004360:	4413      	add	r3, r2
 8004362:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004364:	f7fd fe2c 	bl	8001fc0 <HAL_GetTick>
 8004368:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800436a:	4b39      	ldr	r3, [pc, #228]	@ (8004450 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	015b      	lsls	r3, r3, #5
 8004370:	0d1b      	lsrs	r3, r3, #20
 8004372:	69fa      	ldr	r2, [r7, #28]
 8004374:	fb02 f303 	mul.w	r3, r2, r3
 8004378:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800437a:	e054      	b.n	8004426 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800437c:	683b      	ldr	r3, [r7, #0]
 800437e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004382:	d050      	beq.n	8004426 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004384:	f7fd fe1c 	bl	8001fc0 <HAL_GetTick>
 8004388:	4602      	mov	r2, r0
 800438a:	69bb      	ldr	r3, [r7, #24]
 800438c:	1ad3      	subs	r3, r2, r3
 800438e:	69fa      	ldr	r2, [r7, #28]
 8004390:	429a      	cmp	r2, r3
 8004392:	d902      	bls.n	800439a <SPI_WaitFlagStateUntilTimeout+0x56>
 8004394:	69fb      	ldr	r3, [r7, #28]
 8004396:	2b00      	cmp	r3, #0
 8004398:	d13d      	bne.n	8004416 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	685a      	ldr	r2, [r3, #4]
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80043a8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	685b      	ldr	r3, [r3, #4]
 80043ae:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80043b2:	d111      	bne.n	80043d8 <SPI_WaitFlagStateUntilTimeout+0x94>
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	689b      	ldr	r3, [r3, #8]
 80043b8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80043bc:	d004      	beq.n	80043c8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	689b      	ldr	r3, [r3, #8]
 80043c2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80043c6:	d107      	bne.n	80043d8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	681a      	ldr	r2, [r3, #0]
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80043d6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043dc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80043e0:	d10f      	bne.n	8004402 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	681a      	ldr	r2, [r3, #0]
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80043f0:	601a      	str	r2, [r3, #0]
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	681a      	ldr	r2, [r3, #0]
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004400:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	2201      	movs	r2, #1
 8004406:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	2200      	movs	r2, #0
 800440e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8004412:	2303      	movs	r3, #3
 8004414:	e017      	b.n	8004446 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004416:	697b      	ldr	r3, [r7, #20]
 8004418:	2b00      	cmp	r3, #0
 800441a:	d101      	bne.n	8004420 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800441c:	2300      	movs	r3, #0
 800441e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004420:	697b      	ldr	r3, [r7, #20]
 8004422:	3b01      	subs	r3, #1
 8004424:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	689a      	ldr	r2, [r3, #8]
 800442c:	68bb      	ldr	r3, [r7, #8]
 800442e:	4013      	ands	r3, r2
 8004430:	68ba      	ldr	r2, [r7, #8]
 8004432:	429a      	cmp	r2, r3
 8004434:	bf0c      	ite	eq
 8004436:	2301      	moveq	r3, #1
 8004438:	2300      	movne	r3, #0
 800443a:	b2db      	uxtb	r3, r3
 800443c:	461a      	mov	r2, r3
 800443e:	79fb      	ldrb	r3, [r7, #7]
 8004440:	429a      	cmp	r2, r3
 8004442:	d19b      	bne.n	800437c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004444:	2300      	movs	r3, #0
}
 8004446:	4618      	mov	r0, r3
 8004448:	3720      	adds	r7, #32
 800444a:	46bd      	mov	sp, r7
 800444c:	bd80      	pop	{r7, pc}
 800444e:	bf00      	nop
 8004450:	20000018 	.word	0x20000018

08004454 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8004454:	b580      	push	{r7, lr}
 8004456:	b086      	sub	sp, #24
 8004458:	af02      	add	r7, sp, #8
 800445a:	60f8      	str	r0, [r7, #12]
 800445c:	60b9      	str	r1, [r7, #8]
 800445e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	685b      	ldr	r3, [r3, #4]
 8004464:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004468:	d111      	bne.n	800448e <SPI_EndRxTransaction+0x3a>
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	689b      	ldr	r3, [r3, #8]
 800446e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004472:	d004      	beq.n	800447e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	689b      	ldr	r3, [r3, #8]
 8004478:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800447c:	d107      	bne.n	800448e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	681a      	ldr	r2, [r3, #0]
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800448c:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	685b      	ldr	r3, [r3, #4]
 8004492:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004496:	d117      	bne.n	80044c8 <SPI_EndRxTransaction+0x74>
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	689b      	ldr	r3, [r3, #8]
 800449c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80044a0:	d112      	bne.n	80044c8 <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	9300      	str	r3, [sp, #0]
 80044a6:	68bb      	ldr	r3, [r7, #8]
 80044a8:	2200      	movs	r2, #0
 80044aa:	2101      	movs	r1, #1
 80044ac:	68f8      	ldr	r0, [r7, #12]
 80044ae:	f7ff ff49 	bl	8004344 <SPI_WaitFlagStateUntilTimeout>
 80044b2:	4603      	mov	r3, r0
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d01a      	beq.n	80044ee <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80044bc:	f043 0220 	orr.w	r2, r3, #32
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80044c4:	2303      	movs	r3, #3
 80044c6:	e013      	b.n	80044f0 <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	9300      	str	r3, [sp, #0]
 80044cc:	68bb      	ldr	r3, [r7, #8]
 80044ce:	2200      	movs	r2, #0
 80044d0:	2180      	movs	r1, #128	@ 0x80
 80044d2:	68f8      	ldr	r0, [r7, #12]
 80044d4:	f7ff ff36 	bl	8004344 <SPI_WaitFlagStateUntilTimeout>
 80044d8:	4603      	mov	r3, r0
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d007      	beq.n	80044ee <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80044e2:	f043 0220 	orr.w	r2, r3, #32
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80044ea:	2303      	movs	r3, #3
 80044ec:	e000      	b.n	80044f0 <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 80044ee:	2300      	movs	r3, #0
}
 80044f0:	4618      	mov	r0, r3
 80044f2:	3710      	adds	r7, #16
 80044f4:	46bd      	mov	sp, r7
 80044f6:	bd80      	pop	{r7, pc}

080044f8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80044f8:	b580      	push	{r7, lr}
 80044fa:	b086      	sub	sp, #24
 80044fc:	af02      	add	r7, sp, #8
 80044fe:	60f8      	str	r0, [r7, #12]
 8004500:	60b9      	str	r1, [r7, #8]
 8004502:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	9300      	str	r3, [sp, #0]
 8004508:	68bb      	ldr	r3, [r7, #8]
 800450a:	2201      	movs	r2, #1
 800450c:	2102      	movs	r1, #2
 800450e:	68f8      	ldr	r0, [r7, #12]
 8004510:	f7ff ff18 	bl	8004344 <SPI_WaitFlagStateUntilTimeout>
 8004514:	4603      	mov	r3, r0
 8004516:	2b00      	cmp	r3, #0
 8004518:	d007      	beq.n	800452a <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800451e:	f043 0220 	orr.w	r2, r3, #32
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8004526:	2303      	movs	r3, #3
 8004528:	e013      	b.n	8004552 <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	9300      	str	r3, [sp, #0]
 800452e:	68bb      	ldr	r3, [r7, #8]
 8004530:	2200      	movs	r2, #0
 8004532:	2180      	movs	r1, #128	@ 0x80
 8004534:	68f8      	ldr	r0, [r7, #12]
 8004536:	f7ff ff05 	bl	8004344 <SPI_WaitFlagStateUntilTimeout>
 800453a:	4603      	mov	r3, r0
 800453c:	2b00      	cmp	r3, #0
 800453e:	d007      	beq.n	8004550 <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004544:	f043 0220 	orr.w	r2, r3, #32
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800454c:	2303      	movs	r3, #3
 800454e:	e000      	b.n	8004552 <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 8004550:	2300      	movs	r3, #0
}
 8004552:	4618      	mov	r0, r3
 8004554:	3710      	adds	r7, #16
 8004556:	46bd      	mov	sp, r7
 8004558:	bd80      	pop	{r7, pc}
	...

0800455c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800455c:	b580      	push	{r7, lr}
 800455e:	b082      	sub	sp, #8
 8004560:	af00      	add	r7, sp, #0
 8004562:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	2b00      	cmp	r3, #0
 8004568:	d101      	bne.n	800456e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800456a:	2301      	movs	r3, #1
 800456c:	e04c      	b.n	8004608 <HAL_TIM_Base_Init+0xac>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004574:	b2db      	uxtb	r3, r3
 8004576:	2b00      	cmp	r3, #0
 8004578:	d111      	bne.n	800459e <HAL_TIM_Base_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	2200      	movs	r2, #0
 800457e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8004582:	6878      	ldr	r0, [r7, #4]
 8004584:	f000 fb7c 	bl	8004c80 <TIM_ResetCallback>

    if (htim->Base_MspInitCallback == NULL)
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800458c:	2b00      	cmp	r3, #0
 800458e:	d102      	bne.n	8004596 <HAL_TIM_Base_Init+0x3a>
    {
      htim->Base_MspInitCallback = HAL_TIM_Base_MspInit;
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	4a1f      	ldr	r2, [pc, #124]	@ (8004610 <HAL_TIM_Base_Init+0xb4>)
 8004594:	649a      	str	r2, [r3, #72]	@ 0x48
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800459a:	6878      	ldr	r0, [r7, #4]
 800459c:	4798      	blx	r3
    HAL_TIM_Base_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	2202      	movs	r2, #2
 80045a2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681a      	ldr	r2, [r3, #0]
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	3304      	adds	r3, #4
 80045ae:	4619      	mov	r1, r3
 80045b0:	4610      	mov	r0, r2
 80045b2:	f000 fa61 	bl	8004a78 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	2201      	movs	r2, #1
 80045ba:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	2201      	movs	r2, #1
 80045c2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	2201      	movs	r2, #1
 80045ca:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	2201      	movs	r2, #1
 80045d2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	2201      	movs	r2, #1
 80045da:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	2201      	movs	r2, #1
 80045e2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	2201      	movs	r2, #1
 80045ea:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	2201      	movs	r2, #1
 80045f2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	2201      	movs	r2, #1
 80045fa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	2201      	movs	r2, #1
 8004602:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004606:	2300      	movs	r3, #0
}
 8004608:	4618      	mov	r0, r3
 800460a:	3708      	adds	r7, #8
 800460c:	46bd      	mov	sp, r7
 800460e:	bd80      	pop	{r7, pc}
 8004610:	08001e7d 	.word	0x08001e7d

08004614 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004614:	b580      	push	{r7, lr}
 8004616:	b084      	sub	sp, #16
 8004618:	af00      	add	r7, sp, #0
 800461a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	68db      	ldr	r3, [r3, #12]
 8004622:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	691b      	ldr	r3, [r3, #16]
 800462a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800462c:	68bb      	ldr	r3, [r7, #8]
 800462e:	f003 0302 	and.w	r3, r3, #2
 8004632:	2b00      	cmp	r3, #0
 8004634:	d026      	beq.n	8004684 <HAL_TIM_IRQHandler+0x70>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	f003 0302 	and.w	r3, r3, #2
 800463c:	2b00      	cmp	r3, #0
 800463e:	d021      	beq.n	8004684 <HAL_TIM_IRQHandler+0x70>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	f06f 0202 	mvn.w	r2, #2
 8004648:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	2201      	movs	r2, #1
 800464e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	699b      	ldr	r3, [r3, #24]
 8004656:	f003 0303 	and.w	r3, r3, #3
 800465a:	2b00      	cmp	r3, #0
 800465c:	d005      	beq.n	800466a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004664:	6878      	ldr	r0, [r7, #4]
 8004666:	4798      	blx	r3
 8004668:	e009      	b.n	800467e <HAL_TIM_IRQHandler+0x6a>
        }
        /* Output compare event */
        else
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004670:	6878      	ldr	r0, [r7, #4]
 8004672:	4798      	blx	r3
          htim->PWM_PulseFinishedCallback(htim);
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800467a:	6878      	ldr	r0, [r7, #4]
 800467c:	4798      	blx	r3
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	2200      	movs	r2, #0
 8004682:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004684:	68bb      	ldr	r3, [r7, #8]
 8004686:	f003 0304 	and.w	r3, r3, #4
 800468a:	2b00      	cmp	r3, #0
 800468c:	d026      	beq.n	80046dc <HAL_TIM_IRQHandler+0xc8>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	f003 0304 	and.w	r3, r3, #4
 8004694:	2b00      	cmp	r3, #0
 8004696:	d021      	beq.n	80046dc <HAL_TIM_IRQHandler+0xc8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	f06f 0204 	mvn.w	r2, #4
 80046a0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	2202      	movs	r2, #2
 80046a6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	699b      	ldr	r3, [r3, #24]
 80046ae:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d005      	beq.n	80046c2 <HAL_TIM_IRQHandler+0xae>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80046bc:	6878      	ldr	r0, [r7, #4]
 80046be:	4798      	blx	r3
 80046c0:	e009      	b.n	80046d6 <HAL_TIM_IRQHandler+0xc2>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80046c8:	6878      	ldr	r0, [r7, #4]
 80046ca:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80046d2:	6878      	ldr	r0, [r7, #4]
 80046d4:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	2200      	movs	r2, #0
 80046da:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80046dc:	68bb      	ldr	r3, [r7, #8]
 80046de:	f003 0308 	and.w	r3, r3, #8
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d026      	beq.n	8004734 <HAL_TIM_IRQHandler+0x120>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	f003 0308 	and.w	r3, r3, #8
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d021      	beq.n	8004734 <HAL_TIM_IRQHandler+0x120>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	f06f 0208 	mvn.w	r2, #8
 80046f8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	2204      	movs	r2, #4
 80046fe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	69db      	ldr	r3, [r3, #28]
 8004706:	f003 0303 	and.w	r3, r3, #3
 800470a:	2b00      	cmp	r3, #0
 800470c:	d005      	beq.n	800471a <HAL_TIM_IRQHandler+0x106>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004714:	6878      	ldr	r0, [r7, #4]
 8004716:	4798      	blx	r3
 8004718:	e009      	b.n	800472e <HAL_TIM_IRQHandler+0x11a>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004720:	6878      	ldr	r0, [r7, #4]
 8004722:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800472a:	6878      	ldr	r0, [r7, #4]
 800472c:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	2200      	movs	r2, #0
 8004732:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004734:	68bb      	ldr	r3, [r7, #8]
 8004736:	f003 0310 	and.w	r3, r3, #16
 800473a:	2b00      	cmp	r3, #0
 800473c:	d026      	beq.n	800478c <HAL_TIM_IRQHandler+0x178>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	f003 0310 	and.w	r3, r3, #16
 8004744:	2b00      	cmp	r3, #0
 8004746:	d021      	beq.n	800478c <HAL_TIM_IRQHandler+0x178>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	f06f 0210 	mvn.w	r2, #16
 8004750:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	2208      	movs	r2, #8
 8004756:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	69db      	ldr	r3, [r3, #28]
 800475e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004762:	2b00      	cmp	r3, #0
 8004764:	d005      	beq.n	8004772 <HAL_TIM_IRQHandler+0x15e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800476c:	6878      	ldr	r0, [r7, #4]
 800476e:	4798      	blx	r3
 8004770:	e009      	b.n	8004786 <HAL_TIM_IRQHandler+0x172>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004778:	6878      	ldr	r0, [r7, #4]
 800477a:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004782:	6878      	ldr	r0, [r7, #4]
 8004784:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	2200      	movs	r2, #0
 800478a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800478c:	68bb      	ldr	r3, [r7, #8]
 800478e:	f003 0301 	and.w	r3, r3, #1
 8004792:	2b00      	cmp	r3, #0
 8004794:	d00e      	beq.n	80047b4 <HAL_TIM_IRQHandler+0x1a0>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	f003 0301 	and.w	r3, r3, #1
 800479c:	2b00      	cmp	r3, #0
 800479e:	d009      	beq.n	80047b4 <HAL_TIM_IRQHandler+0x1a0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	f06f 0201 	mvn.w	r2, #1
 80047a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80047b0:	6878      	ldr	r0, [r7, #4]
 80047b2:	4798      	blx	r3
      HAL_TIM_PeriodElapsedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80047b4:	68bb      	ldr	r3, [r7, #8]
 80047b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d00e      	beq.n	80047dc <HAL_TIM_IRQHandler+0x1c8>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d009      	beq.n	80047dc <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80047d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80047d8:	6878      	ldr	r0, [r7, #4]
 80047da:	4798      	blx	r3
      HAL_TIMEx_BreakCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80047dc:	68bb      	ldr	r3, [r7, #8]
 80047de:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d00e      	beq.n	8004804 <HAL_TIM_IRQHandler+0x1f0>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d009      	beq.n	8004804 <HAL_TIM_IRQHandler+0x1f0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80047f8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004800:	6878      	ldr	r0, [r7, #4]
 8004802:	4798      	blx	r3
      HAL_TIM_TriggerCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004804:	68bb      	ldr	r3, [r7, #8]
 8004806:	f003 0320 	and.w	r3, r3, #32
 800480a:	2b00      	cmp	r3, #0
 800480c:	d00e      	beq.n	800482c <HAL_TIM_IRQHandler+0x218>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	f003 0320 	and.w	r3, r3, #32
 8004814:	2b00      	cmp	r3, #0
 8004816:	d009      	beq.n	800482c <HAL_TIM_IRQHandler+0x218>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	f06f 0220 	mvn.w	r2, #32
 8004820:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8004828:	6878      	ldr	r0, [r7, #4]
 800482a:	4798      	blx	r3
#else
      HAL_TIMEx_CommutCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800482c:	bf00      	nop
 800482e:	3710      	adds	r7, #16
 8004830:	46bd      	mov	sp, r7
 8004832:	bd80      	pop	{r7, pc}

08004834 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004834:	b580      	push	{r7, lr}
 8004836:	b084      	sub	sp, #16
 8004838:	af00      	add	r7, sp, #0
 800483a:	6078      	str	r0, [r7, #4]
 800483c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800483e:	2300      	movs	r3, #0
 8004840:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004848:	2b01      	cmp	r3, #1
 800484a:	d101      	bne.n	8004850 <HAL_TIM_ConfigClockSource+0x1c>
 800484c:	2302      	movs	r3, #2
 800484e:	e0b4      	b.n	80049ba <HAL_TIM_ConfigClockSource+0x186>
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	2201      	movs	r2, #1
 8004854:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	2202      	movs	r2, #2
 800485c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	689b      	ldr	r3, [r3, #8]
 8004866:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004868:	68bb      	ldr	r3, [r7, #8]
 800486a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800486e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004870:	68bb      	ldr	r3, [r7, #8]
 8004872:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004876:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	68ba      	ldr	r2, [r7, #8]
 800487e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004880:	683b      	ldr	r3, [r7, #0]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004888:	d03e      	beq.n	8004908 <HAL_TIM_ConfigClockSource+0xd4>
 800488a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800488e:	f200 8087 	bhi.w	80049a0 <HAL_TIM_ConfigClockSource+0x16c>
 8004892:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004896:	f000 8086 	beq.w	80049a6 <HAL_TIM_ConfigClockSource+0x172>
 800489a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800489e:	d87f      	bhi.n	80049a0 <HAL_TIM_ConfigClockSource+0x16c>
 80048a0:	2b70      	cmp	r3, #112	@ 0x70
 80048a2:	d01a      	beq.n	80048da <HAL_TIM_ConfigClockSource+0xa6>
 80048a4:	2b70      	cmp	r3, #112	@ 0x70
 80048a6:	d87b      	bhi.n	80049a0 <HAL_TIM_ConfigClockSource+0x16c>
 80048a8:	2b60      	cmp	r3, #96	@ 0x60
 80048aa:	d050      	beq.n	800494e <HAL_TIM_ConfigClockSource+0x11a>
 80048ac:	2b60      	cmp	r3, #96	@ 0x60
 80048ae:	d877      	bhi.n	80049a0 <HAL_TIM_ConfigClockSource+0x16c>
 80048b0:	2b50      	cmp	r3, #80	@ 0x50
 80048b2:	d03c      	beq.n	800492e <HAL_TIM_ConfigClockSource+0xfa>
 80048b4:	2b50      	cmp	r3, #80	@ 0x50
 80048b6:	d873      	bhi.n	80049a0 <HAL_TIM_ConfigClockSource+0x16c>
 80048b8:	2b40      	cmp	r3, #64	@ 0x40
 80048ba:	d058      	beq.n	800496e <HAL_TIM_ConfigClockSource+0x13a>
 80048bc:	2b40      	cmp	r3, #64	@ 0x40
 80048be:	d86f      	bhi.n	80049a0 <HAL_TIM_ConfigClockSource+0x16c>
 80048c0:	2b30      	cmp	r3, #48	@ 0x30
 80048c2:	d064      	beq.n	800498e <HAL_TIM_ConfigClockSource+0x15a>
 80048c4:	2b30      	cmp	r3, #48	@ 0x30
 80048c6:	d86b      	bhi.n	80049a0 <HAL_TIM_ConfigClockSource+0x16c>
 80048c8:	2b20      	cmp	r3, #32
 80048ca:	d060      	beq.n	800498e <HAL_TIM_ConfigClockSource+0x15a>
 80048cc:	2b20      	cmp	r3, #32
 80048ce:	d867      	bhi.n	80049a0 <HAL_TIM_ConfigClockSource+0x16c>
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d05c      	beq.n	800498e <HAL_TIM_ConfigClockSource+0x15a>
 80048d4:	2b10      	cmp	r3, #16
 80048d6:	d05a      	beq.n	800498e <HAL_TIM_ConfigClockSource+0x15a>
 80048d8:	e062      	b.n	80049a0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80048de:	683b      	ldr	r3, [r7, #0]
 80048e0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80048e2:	683b      	ldr	r3, [r7, #0]
 80048e4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80048e6:	683b      	ldr	r3, [r7, #0]
 80048e8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80048ea:	f000 f9aa 	bl	8004c42 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	689b      	ldr	r3, [r3, #8]
 80048f4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80048f6:	68bb      	ldr	r3, [r7, #8]
 80048f8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80048fc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	68ba      	ldr	r2, [r7, #8]
 8004904:	609a      	str	r2, [r3, #8]
      break;
 8004906:	e04f      	b.n	80049a8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800490c:	683b      	ldr	r3, [r7, #0]
 800490e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004910:	683b      	ldr	r3, [r7, #0]
 8004912:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004914:	683b      	ldr	r3, [r7, #0]
 8004916:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004918:	f000 f993 	bl	8004c42 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	689a      	ldr	r2, [r3, #8]
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800492a:	609a      	str	r2, [r3, #8]
      break;
 800492c:	e03c      	b.n	80049a8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004932:	683b      	ldr	r3, [r7, #0]
 8004934:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004936:	683b      	ldr	r3, [r7, #0]
 8004938:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800493a:	461a      	mov	r2, r3
 800493c:	f000 f90a 	bl	8004b54 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	2150      	movs	r1, #80	@ 0x50
 8004946:	4618      	mov	r0, r3
 8004948:	f000 f961 	bl	8004c0e <TIM_ITRx_SetConfig>
      break;
 800494c:	e02c      	b.n	80049a8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004952:	683b      	ldr	r3, [r7, #0]
 8004954:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004956:	683b      	ldr	r3, [r7, #0]
 8004958:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800495a:	461a      	mov	r2, r3
 800495c:	f000 f928 	bl	8004bb0 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	2160      	movs	r1, #96	@ 0x60
 8004966:	4618      	mov	r0, r3
 8004968:	f000 f951 	bl	8004c0e <TIM_ITRx_SetConfig>
      break;
 800496c:	e01c      	b.n	80049a8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004972:	683b      	ldr	r3, [r7, #0]
 8004974:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004976:	683b      	ldr	r3, [r7, #0]
 8004978:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800497a:	461a      	mov	r2, r3
 800497c:	f000 f8ea 	bl	8004b54 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	2140      	movs	r1, #64	@ 0x40
 8004986:	4618      	mov	r0, r3
 8004988:	f000 f941 	bl	8004c0e <TIM_ITRx_SetConfig>
      break;
 800498c:	e00c      	b.n	80049a8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	681a      	ldr	r2, [r3, #0]
 8004992:	683b      	ldr	r3, [r7, #0]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	4619      	mov	r1, r3
 8004998:	4610      	mov	r0, r2
 800499a:	f000 f938 	bl	8004c0e <TIM_ITRx_SetConfig>
      break;
 800499e:	e003      	b.n	80049a8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80049a0:	2301      	movs	r3, #1
 80049a2:	73fb      	strb	r3, [r7, #15]
      break;
 80049a4:	e000      	b.n	80049a8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80049a6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	2201      	movs	r2, #1
 80049ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	2200      	movs	r2, #0
 80049b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80049b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80049ba:	4618      	mov	r0, r3
 80049bc:	3710      	adds	r7, #16
 80049be:	46bd      	mov	sp, r7
 80049c0:	bd80      	pop	{r7, pc}

080049c2 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80049c2:	b480      	push	{r7}
 80049c4:	b083      	sub	sp, #12
 80049c6:	af00      	add	r7, sp, #0
 80049c8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80049ca:	bf00      	nop
 80049cc:	370c      	adds	r7, #12
 80049ce:	46bd      	mov	sp, r7
 80049d0:	bc80      	pop	{r7}
 80049d2:	4770      	bx	lr

080049d4 <HAL_TIM_PeriodElapsedHalfCpltCallback>:
  * @brief  Period elapsed half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 80049d4:	b480      	push	{r7}
 80049d6:	b083      	sub	sp, #12
 80049d8:	af00      	add	r7, sp, #0
 80049da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedHalfCpltCallback could be implemented in the user file
   */
}
 80049dc:	bf00      	nop
 80049de:	370c      	adds	r7, #12
 80049e0:	46bd      	mov	sp, r7
 80049e2:	bc80      	pop	{r7}
 80049e4:	4770      	bx	lr

080049e6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80049e6:	b480      	push	{r7}
 80049e8:	b083      	sub	sp, #12
 80049ea:	af00      	add	r7, sp, #0
 80049ec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80049ee:	bf00      	nop
 80049f0:	370c      	adds	r7, #12
 80049f2:	46bd      	mov	sp, r7
 80049f4:	bc80      	pop	{r7}
 80049f6:	4770      	bx	lr

080049f8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80049f8:	b480      	push	{r7}
 80049fa:	b083      	sub	sp, #12
 80049fc:	af00      	add	r7, sp, #0
 80049fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004a00:	bf00      	nop
 8004a02:	370c      	adds	r7, #12
 8004a04:	46bd      	mov	sp, r7
 8004a06:	bc80      	pop	{r7}
 8004a08:	4770      	bx	lr

08004a0a <HAL_TIM_IC_CaptureHalfCpltCallback>:
  * @brief  Input Capture half complete callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8004a0a:	b480      	push	{r7}
 8004a0c:	b083      	sub	sp, #12
 8004a0e:	af00      	add	r7, sp, #0
 8004a10:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureHalfCpltCallback could be implemented in the user file
   */
}
 8004a12:	bf00      	nop
 8004a14:	370c      	adds	r7, #12
 8004a16:	46bd      	mov	sp, r7
 8004a18:	bc80      	pop	{r7}
 8004a1a:	4770      	bx	lr

08004a1c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004a1c:	b480      	push	{r7}
 8004a1e:	b083      	sub	sp, #12
 8004a20:	af00      	add	r7, sp, #0
 8004a22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004a24:	bf00      	nop
 8004a26:	370c      	adds	r7, #12
 8004a28:	46bd      	mov	sp, r7
 8004a2a:	bc80      	pop	{r7}
 8004a2c:	4770      	bx	lr

08004a2e <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8004a2e:	b480      	push	{r7}
 8004a30:	b083      	sub	sp, #12
 8004a32:	af00      	add	r7, sp, #0
 8004a34:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 8004a36:	bf00      	nop
 8004a38:	370c      	adds	r7, #12
 8004a3a:	46bd      	mov	sp, r7
 8004a3c:	bc80      	pop	{r7}
 8004a3e:	4770      	bx	lr

08004a40 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004a40:	b480      	push	{r7}
 8004a42:	b083      	sub	sp, #12
 8004a44:	af00      	add	r7, sp, #0
 8004a46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004a48:	bf00      	nop
 8004a4a:	370c      	adds	r7, #12
 8004a4c:	46bd      	mov	sp, r7
 8004a4e:	bc80      	pop	{r7}
 8004a50:	4770      	bx	lr

08004a52 <HAL_TIM_TriggerHalfCpltCallback>:
  * @brief  Hall Trigger detection half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8004a52:	b480      	push	{r7}
 8004a54:	b083      	sub	sp, #12
 8004a56:	af00      	add	r7, sp, #0
 8004a58:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerHalfCpltCallback could be implemented in the user file
   */
}
 8004a5a:	bf00      	nop
 8004a5c:	370c      	adds	r7, #12
 8004a5e:	46bd      	mov	sp, r7
 8004a60:	bc80      	pop	{r7}
 8004a62:	4770      	bx	lr

08004a64 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8004a64:	b480      	push	{r7}
 8004a66:	b083      	sub	sp, #12
 8004a68:	af00      	add	r7, sp, #0
 8004a6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8004a6c:	bf00      	nop
 8004a6e:	370c      	adds	r7, #12
 8004a70:	46bd      	mov	sp, r7
 8004a72:	bc80      	pop	{r7}
 8004a74:	4770      	bx	lr
	...

08004a78 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004a78:	b480      	push	{r7}
 8004a7a:	b085      	sub	sp, #20
 8004a7c:	af00      	add	r7, sp, #0
 8004a7e:	6078      	str	r0, [r7, #4]
 8004a80:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	4a2f      	ldr	r2, [pc, #188]	@ (8004b48 <TIM_Base_SetConfig+0xd0>)
 8004a8c:	4293      	cmp	r3, r2
 8004a8e:	d00b      	beq.n	8004aa8 <TIM_Base_SetConfig+0x30>
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004a96:	d007      	beq.n	8004aa8 <TIM_Base_SetConfig+0x30>
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	4a2c      	ldr	r2, [pc, #176]	@ (8004b4c <TIM_Base_SetConfig+0xd4>)
 8004a9c:	4293      	cmp	r3, r2
 8004a9e:	d003      	beq.n	8004aa8 <TIM_Base_SetConfig+0x30>
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	4a2b      	ldr	r2, [pc, #172]	@ (8004b50 <TIM_Base_SetConfig+0xd8>)
 8004aa4:	4293      	cmp	r3, r2
 8004aa6:	d108      	bne.n	8004aba <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004aae:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004ab0:	683b      	ldr	r3, [r7, #0]
 8004ab2:	685b      	ldr	r3, [r3, #4]
 8004ab4:	68fa      	ldr	r2, [r7, #12]
 8004ab6:	4313      	orrs	r3, r2
 8004ab8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	4a22      	ldr	r2, [pc, #136]	@ (8004b48 <TIM_Base_SetConfig+0xd0>)
 8004abe:	4293      	cmp	r3, r2
 8004ac0:	d00b      	beq.n	8004ada <TIM_Base_SetConfig+0x62>
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004ac8:	d007      	beq.n	8004ada <TIM_Base_SetConfig+0x62>
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	4a1f      	ldr	r2, [pc, #124]	@ (8004b4c <TIM_Base_SetConfig+0xd4>)
 8004ace:	4293      	cmp	r3, r2
 8004ad0:	d003      	beq.n	8004ada <TIM_Base_SetConfig+0x62>
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	4a1e      	ldr	r2, [pc, #120]	@ (8004b50 <TIM_Base_SetConfig+0xd8>)
 8004ad6:	4293      	cmp	r3, r2
 8004ad8:	d108      	bne.n	8004aec <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004ae0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004ae2:	683b      	ldr	r3, [r7, #0]
 8004ae4:	68db      	ldr	r3, [r3, #12]
 8004ae6:	68fa      	ldr	r2, [r7, #12]
 8004ae8:	4313      	orrs	r3, r2
 8004aea:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004af2:	683b      	ldr	r3, [r7, #0]
 8004af4:	695b      	ldr	r3, [r3, #20]
 8004af6:	4313      	orrs	r3, r2
 8004af8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	68fa      	ldr	r2, [r7, #12]
 8004afe:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004b00:	683b      	ldr	r3, [r7, #0]
 8004b02:	689a      	ldr	r2, [r3, #8]
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004b08:	683b      	ldr	r3, [r7, #0]
 8004b0a:	681a      	ldr	r2, [r3, #0]
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	4a0d      	ldr	r2, [pc, #52]	@ (8004b48 <TIM_Base_SetConfig+0xd0>)
 8004b14:	4293      	cmp	r3, r2
 8004b16:	d103      	bne.n	8004b20 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004b18:	683b      	ldr	r3, [r7, #0]
 8004b1a:	691a      	ldr	r2, [r3, #16]
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	2201      	movs	r2, #1
 8004b24:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	691b      	ldr	r3, [r3, #16]
 8004b2a:	f003 0301 	and.w	r3, r3, #1
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d005      	beq.n	8004b3e <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	691b      	ldr	r3, [r3, #16]
 8004b36:	f023 0201 	bic.w	r2, r3, #1
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	611a      	str	r2, [r3, #16]
  }
}
 8004b3e:	bf00      	nop
 8004b40:	3714      	adds	r7, #20
 8004b42:	46bd      	mov	sp, r7
 8004b44:	bc80      	pop	{r7}
 8004b46:	4770      	bx	lr
 8004b48:	40012c00 	.word	0x40012c00
 8004b4c:	40000400 	.word	0x40000400
 8004b50:	40000800 	.word	0x40000800

08004b54 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004b54:	b480      	push	{r7}
 8004b56:	b087      	sub	sp, #28
 8004b58:	af00      	add	r7, sp, #0
 8004b5a:	60f8      	str	r0, [r7, #12]
 8004b5c:	60b9      	str	r1, [r7, #8]
 8004b5e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	6a1b      	ldr	r3, [r3, #32]
 8004b64:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	6a1b      	ldr	r3, [r3, #32]
 8004b6a:	f023 0201 	bic.w	r2, r3, #1
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	699b      	ldr	r3, [r3, #24]
 8004b76:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004b78:	693b      	ldr	r3, [r7, #16]
 8004b7a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004b7e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	011b      	lsls	r3, r3, #4
 8004b84:	693a      	ldr	r2, [r7, #16]
 8004b86:	4313      	orrs	r3, r2
 8004b88:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004b8a:	697b      	ldr	r3, [r7, #20]
 8004b8c:	f023 030a 	bic.w	r3, r3, #10
 8004b90:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004b92:	697a      	ldr	r2, [r7, #20]
 8004b94:	68bb      	ldr	r3, [r7, #8]
 8004b96:	4313      	orrs	r3, r2
 8004b98:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	693a      	ldr	r2, [r7, #16]
 8004b9e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	697a      	ldr	r2, [r7, #20]
 8004ba4:	621a      	str	r2, [r3, #32]
}
 8004ba6:	bf00      	nop
 8004ba8:	371c      	adds	r7, #28
 8004baa:	46bd      	mov	sp, r7
 8004bac:	bc80      	pop	{r7}
 8004bae:	4770      	bx	lr

08004bb0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004bb0:	b480      	push	{r7}
 8004bb2:	b087      	sub	sp, #28
 8004bb4:	af00      	add	r7, sp, #0
 8004bb6:	60f8      	str	r0, [r7, #12]
 8004bb8:	60b9      	str	r1, [r7, #8]
 8004bba:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	6a1b      	ldr	r3, [r3, #32]
 8004bc0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	6a1b      	ldr	r3, [r3, #32]
 8004bc6:	f023 0210 	bic.w	r2, r3, #16
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	699b      	ldr	r3, [r3, #24]
 8004bd2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004bd4:	693b      	ldr	r3, [r7, #16]
 8004bd6:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004bda:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	031b      	lsls	r3, r3, #12
 8004be0:	693a      	ldr	r2, [r7, #16]
 8004be2:	4313      	orrs	r3, r2
 8004be4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004be6:	697b      	ldr	r3, [r7, #20]
 8004be8:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004bec:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004bee:	68bb      	ldr	r3, [r7, #8]
 8004bf0:	011b      	lsls	r3, r3, #4
 8004bf2:	697a      	ldr	r2, [r7, #20]
 8004bf4:	4313      	orrs	r3, r2
 8004bf6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	693a      	ldr	r2, [r7, #16]
 8004bfc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	697a      	ldr	r2, [r7, #20]
 8004c02:	621a      	str	r2, [r3, #32]
}
 8004c04:	bf00      	nop
 8004c06:	371c      	adds	r7, #28
 8004c08:	46bd      	mov	sp, r7
 8004c0a:	bc80      	pop	{r7}
 8004c0c:	4770      	bx	lr

08004c0e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004c0e:	b480      	push	{r7}
 8004c10:	b085      	sub	sp, #20
 8004c12:	af00      	add	r7, sp, #0
 8004c14:	6078      	str	r0, [r7, #4]
 8004c16:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	689b      	ldr	r3, [r3, #8]
 8004c1c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004c24:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004c26:	683a      	ldr	r2, [r7, #0]
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	4313      	orrs	r3, r2
 8004c2c:	f043 0307 	orr.w	r3, r3, #7
 8004c30:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	68fa      	ldr	r2, [r7, #12]
 8004c36:	609a      	str	r2, [r3, #8]
}
 8004c38:	bf00      	nop
 8004c3a:	3714      	adds	r7, #20
 8004c3c:	46bd      	mov	sp, r7
 8004c3e:	bc80      	pop	{r7}
 8004c40:	4770      	bx	lr

08004c42 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004c42:	b480      	push	{r7}
 8004c44:	b087      	sub	sp, #28
 8004c46:	af00      	add	r7, sp, #0
 8004c48:	60f8      	str	r0, [r7, #12]
 8004c4a:	60b9      	str	r1, [r7, #8]
 8004c4c:	607a      	str	r2, [r7, #4]
 8004c4e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	689b      	ldr	r3, [r3, #8]
 8004c54:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004c56:	697b      	ldr	r3, [r7, #20]
 8004c58:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004c5c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004c5e:	683b      	ldr	r3, [r7, #0]
 8004c60:	021a      	lsls	r2, r3, #8
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	431a      	orrs	r2, r3
 8004c66:	68bb      	ldr	r3, [r7, #8]
 8004c68:	4313      	orrs	r3, r2
 8004c6a:	697a      	ldr	r2, [r7, #20]
 8004c6c:	4313      	orrs	r3, r2
 8004c6e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	697a      	ldr	r2, [r7, #20]
 8004c74:	609a      	str	r2, [r3, #8]
}
 8004c76:	bf00      	nop
 8004c78:	371c      	adds	r7, #28
 8004c7a:	46bd      	mov	sp, r7
 8004c7c:	bc80      	pop	{r7}
 8004c7e:	4770      	bx	lr

08004c80 <TIM_ResetCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void TIM_ResetCallback(TIM_HandleTypeDef *htim)
{
 8004c80:	b480      	push	{r7}
 8004c82:	b083      	sub	sp, #12
 8004c84:	af00      	add	r7, sp, #0
 8004c86:	6078      	str	r0, [r7, #4]
  /* Reset the TIM callback to the legacy weak callbacks */
  htim->PeriodElapsedCallback             = HAL_TIM_PeriodElapsedCallback;
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	4a1c      	ldr	r2, [pc, #112]	@ (8004cfc <TIM_ResetCallback+0x7c>)
 8004c8c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  htim->PeriodElapsedHalfCpltCallback     = HAL_TIM_PeriodElapsedHalfCpltCallback;
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	4a1b      	ldr	r2, [pc, #108]	@ (8004d00 <TIM_ResetCallback+0x80>)
 8004c94:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  htim->TriggerCallback                   = HAL_TIM_TriggerCallback;
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	4a1a      	ldr	r2, [pc, #104]	@ (8004d04 <TIM_ResetCallback+0x84>)
 8004c9c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  htim->TriggerHalfCpltCallback           = HAL_TIM_TriggerHalfCpltCallback;
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	4a19      	ldr	r2, [pc, #100]	@ (8004d08 <TIM_ResetCallback+0x88>)
 8004ca4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  htim->IC_CaptureCallback                = HAL_TIM_IC_CaptureCallback;
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	4a18      	ldr	r2, [pc, #96]	@ (8004d0c <TIM_ResetCallback+0x8c>)
 8004cac:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  htim->IC_CaptureHalfCpltCallback        = HAL_TIM_IC_CaptureHalfCpltCallback;
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	4a17      	ldr	r2, [pc, #92]	@ (8004d10 <TIM_ResetCallback+0x90>)
 8004cb4:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  htim->OC_DelayElapsedCallback           = HAL_TIM_OC_DelayElapsedCallback;
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	4a16      	ldr	r2, [pc, #88]	@ (8004d14 <TIM_ResetCallback+0x94>)
 8004cbc:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
  htim->PWM_PulseFinishedCallback         = HAL_TIM_PWM_PulseFinishedCallback;
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	4a15      	ldr	r2, [pc, #84]	@ (8004d18 <TIM_ResetCallback+0x98>)
 8004cc4:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  htim->PWM_PulseFinishedHalfCpltCallback = HAL_TIM_PWM_PulseFinishedHalfCpltCallback;
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	4a14      	ldr	r2, [pc, #80]	@ (8004d1c <TIM_ResetCallback+0x9c>)
 8004ccc:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
  htim->ErrorCallback                     = HAL_TIM_ErrorCallback;
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	4a13      	ldr	r2, [pc, #76]	@ (8004d20 <TIM_ResetCallback+0xa0>)
 8004cd4:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
  htim->CommutationCallback               = HAL_TIMEx_CommutCallback;
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	4a12      	ldr	r2, [pc, #72]	@ (8004d24 <TIM_ResetCallback+0xa4>)
 8004cdc:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
  htim->CommutationHalfCpltCallback       = HAL_TIMEx_CommutHalfCpltCallback;
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	4a11      	ldr	r2, [pc, #68]	@ (8004d28 <TIM_ResetCallback+0xa8>)
 8004ce4:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
  htim->BreakCallback                     = HAL_TIMEx_BreakCallback;
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	4a10      	ldr	r2, [pc, #64]	@ (8004d2c <TIM_ResetCallback+0xac>)
 8004cec:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
}
 8004cf0:	bf00      	nop
 8004cf2:	370c      	adds	r7, #12
 8004cf4:	46bd      	mov	sp, r7
 8004cf6:	bc80      	pop	{r7}
 8004cf8:	4770      	bx	lr
 8004cfa:	bf00      	nop
 8004cfc:	080049c3 	.word	0x080049c3
 8004d00:	080049d5 	.word	0x080049d5
 8004d04:	08004a41 	.word	0x08004a41
 8004d08:	08004a53 	.word	0x08004a53
 8004d0c:	080049f9 	.word	0x080049f9
 8004d10:	08004a0b 	.word	0x08004a0b
 8004d14:	080049e7 	.word	0x080049e7
 8004d18:	08004a1d 	.word	0x08004a1d
 8004d1c:	08004a2f 	.word	0x08004a2f
 8004d20:	08004a65 	.word	0x08004a65
 8004d24:	08004ded 	.word	0x08004ded
 8004d28:	08004dff 	.word	0x08004dff
 8004d2c:	08004e11 	.word	0x08004e11

08004d30 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004d30:	b480      	push	{r7}
 8004d32:	b085      	sub	sp, #20
 8004d34:	af00      	add	r7, sp, #0
 8004d36:	6078      	str	r0, [r7, #4]
 8004d38:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004d40:	2b01      	cmp	r3, #1
 8004d42:	d101      	bne.n	8004d48 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004d44:	2302      	movs	r3, #2
 8004d46:	e046      	b.n	8004dd6 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	2201      	movs	r2, #1
 8004d4c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	2202      	movs	r2, #2
 8004d54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	685b      	ldr	r3, [r3, #4]
 8004d5e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	689b      	ldr	r3, [r3, #8]
 8004d66:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004d6e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004d70:	683b      	ldr	r3, [r7, #0]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	68fa      	ldr	r2, [r7, #12]
 8004d76:	4313      	orrs	r3, r2
 8004d78:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	68fa      	ldr	r2, [r7, #12]
 8004d80:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	4a16      	ldr	r2, [pc, #88]	@ (8004de0 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004d88:	4293      	cmp	r3, r2
 8004d8a:	d00e      	beq.n	8004daa <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004d94:	d009      	beq.n	8004daa <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	4a12      	ldr	r2, [pc, #72]	@ (8004de4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004d9c:	4293      	cmp	r3, r2
 8004d9e:	d004      	beq.n	8004daa <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	4a10      	ldr	r2, [pc, #64]	@ (8004de8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004da6:	4293      	cmp	r3, r2
 8004da8:	d10c      	bne.n	8004dc4 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004daa:	68bb      	ldr	r3, [r7, #8]
 8004dac:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004db0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004db2:	683b      	ldr	r3, [r7, #0]
 8004db4:	685b      	ldr	r3, [r3, #4]
 8004db6:	68ba      	ldr	r2, [r7, #8]
 8004db8:	4313      	orrs	r3, r2
 8004dba:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	68ba      	ldr	r2, [r7, #8]
 8004dc2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	2201      	movs	r2, #1
 8004dc8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	2200      	movs	r2, #0
 8004dd0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004dd4:	2300      	movs	r3, #0
}
 8004dd6:	4618      	mov	r0, r3
 8004dd8:	3714      	adds	r7, #20
 8004dda:	46bd      	mov	sp, r7
 8004ddc:	bc80      	pop	{r7}
 8004dde:	4770      	bx	lr
 8004de0:	40012c00 	.word	0x40012c00
 8004de4:	40000400 	.word	0x40000400
 8004de8:	40000800 	.word	0x40000800

08004dec <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004dec:	b480      	push	{r7}
 8004dee:	b083      	sub	sp, #12
 8004df0:	af00      	add	r7, sp, #0
 8004df2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004df4:	bf00      	nop
 8004df6:	370c      	adds	r7, #12
 8004df8:	46bd      	mov	sp, r7
 8004dfa:	bc80      	pop	{r7}
 8004dfc:	4770      	bx	lr

08004dfe <HAL_TIMEx_CommutHalfCpltCallback>:
  * @brief  Commutation half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8004dfe:	b480      	push	{r7}
 8004e00:	b083      	sub	sp, #12
 8004e02:	af00      	add	r7, sp, #0
 8004e04:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutHalfCpltCallback could be implemented in the user file
   */
}
 8004e06:	bf00      	nop
 8004e08:	370c      	adds	r7, #12
 8004e0a:	46bd      	mov	sp, r7
 8004e0c:	bc80      	pop	{r7}
 8004e0e:	4770      	bx	lr

08004e10 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004e10:	b480      	push	{r7}
 8004e12:	b083      	sub	sp, #12
 8004e14:	af00      	add	r7, sp, #0
 8004e16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004e18:	bf00      	nop
 8004e1a:	370c      	adds	r7, #12
 8004e1c:	46bd      	mov	sp, r7
 8004e1e:	bc80      	pop	{r7}
 8004e20:	4770      	bx	lr

08004e22 <__cvt>:
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004e28:	461d      	mov	r5, r3
 8004e2a:	bfbb      	ittet	lt
 8004e2c:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 8004e30:	461d      	movlt	r5, r3
 8004e32:	2300      	movge	r3, #0
 8004e34:	232d      	movlt	r3, #45	@ 0x2d
 8004e36:	b088      	sub	sp, #32
 8004e38:	4614      	mov	r4, r2
 8004e3a:	bfb8      	it	lt
 8004e3c:	4614      	movlt	r4, r2
 8004e3e:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8004e40:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8004e42:	7013      	strb	r3, [r2, #0]
 8004e44:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8004e46:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8004e4a:	f023 0820 	bic.w	r8, r3, #32
 8004e4e:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004e52:	d005      	beq.n	8004e60 <__cvt+0x3e>
 8004e54:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8004e58:	d100      	bne.n	8004e5c <__cvt+0x3a>
 8004e5a:	3601      	adds	r6, #1
 8004e5c:	2302      	movs	r3, #2
 8004e5e:	e000      	b.n	8004e62 <__cvt+0x40>
 8004e60:	2303      	movs	r3, #3
 8004e62:	aa07      	add	r2, sp, #28
 8004e64:	9204      	str	r2, [sp, #16]
 8004e66:	aa06      	add	r2, sp, #24
 8004e68:	e9cd a202 	strd	sl, r2, [sp, #8]
 8004e6c:	e9cd 3600 	strd	r3, r6, [sp]
 8004e70:	4622      	mov	r2, r4
 8004e72:	462b      	mov	r3, r5
 8004e74:	f000 fe70 	bl	8005b58 <_dtoa_r>
 8004e78:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8004e7c:	4607      	mov	r7, r0
 8004e7e:	d119      	bne.n	8004eb4 <__cvt+0x92>
 8004e80:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8004e82:	07db      	lsls	r3, r3, #31
 8004e84:	d50e      	bpl.n	8004ea4 <__cvt+0x82>
 8004e86:	eb00 0906 	add.w	r9, r0, r6
 8004e8a:	2200      	movs	r2, #0
 8004e8c:	2300      	movs	r3, #0
 8004e8e:	4620      	mov	r0, r4
 8004e90:	4629      	mov	r1, r5
 8004e92:	f7fb fd89 	bl	80009a8 <__aeabi_dcmpeq>
 8004e96:	b108      	cbz	r0, 8004e9c <__cvt+0x7a>
 8004e98:	f8cd 901c 	str.w	r9, [sp, #28]
 8004e9c:	2230      	movs	r2, #48	@ 0x30
 8004e9e:	9b07      	ldr	r3, [sp, #28]
 8004ea0:	454b      	cmp	r3, r9
 8004ea2:	d31e      	bcc.n	8004ee2 <__cvt+0xc0>
 8004ea4:	4638      	mov	r0, r7
 8004ea6:	9b07      	ldr	r3, [sp, #28]
 8004ea8:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8004eaa:	1bdb      	subs	r3, r3, r7
 8004eac:	6013      	str	r3, [r2, #0]
 8004eae:	b008      	add	sp, #32
 8004eb0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004eb4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004eb8:	eb00 0906 	add.w	r9, r0, r6
 8004ebc:	d1e5      	bne.n	8004e8a <__cvt+0x68>
 8004ebe:	7803      	ldrb	r3, [r0, #0]
 8004ec0:	2b30      	cmp	r3, #48	@ 0x30
 8004ec2:	d10a      	bne.n	8004eda <__cvt+0xb8>
 8004ec4:	2200      	movs	r2, #0
 8004ec6:	2300      	movs	r3, #0
 8004ec8:	4620      	mov	r0, r4
 8004eca:	4629      	mov	r1, r5
 8004ecc:	f7fb fd6c 	bl	80009a8 <__aeabi_dcmpeq>
 8004ed0:	b918      	cbnz	r0, 8004eda <__cvt+0xb8>
 8004ed2:	f1c6 0601 	rsb	r6, r6, #1
 8004ed6:	f8ca 6000 	str.w	r6, [sl]
 8004eda:	f8da 3000 	ldr.w	r3, [sl]
 8004ede:	4499      	add	r9, r3
 8004ee0:	e7d3      	b.n	8004e8a <__cvt+0x68>
 8004ee2:	1c59      	adds	r1, r3, #1
 8004ee4:	9107      	str	r1, [sp, #28]
 8004ee6:	701a      	strb	r2, [r3, #0]
 8004ee8:	e7d9      	b.n	8004e9e <__cvt+0x7c>

08004eea <__exponent>:
 8004eea:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004eec:	2900      	cmp	r1, #0
 8004eee:	bfb6      	itet	lt
 8004ef0:	232d      	movlt	r3, #45	@ 0x2d
 8004ef2:	232b      	movge	r3, #43	@ 0x2b
 8004ef4:	4249      	neglt	r1, r1
 8004ef6:	2909      	cmp	r1, #9
 8004ef8:	7002      	strb	r2, [r0, #0]
 8004efa:	7043      	strb	r3, [r0, #1]
 8004efc:	dd29      	ble.n	8004f52 <__exponent+0x68>
 8004efe:	f10d 0307 	add.w	r3, sp, #7
 8004f02:	461d      	mov	r5, r3
 8004f04:	270a      	movs	r7, #10
 8004f06:	fbb1 f6f7 	udiv	r6, r1, r7
 8004f0a:	461a      	mov	r2, r3
 8004f0c:	fb07 1416 	mls	r4, r7, r6, r1
 8004f10:	3430      	adds	r4, #48	@ 0x30
 8004f12:	f802 4c01 	strb.w	r4, [r2, #-1]
 8004f16:	460c      	mov	r4, r1
 8004f18:	2c63      	cmp	r4, #99	@ 0x63
 8004f1a:	4631      	mov	r1, r6
 8004f1c:	f103 33ff 	add.w	r3, r3, #4294967295
 8004f20:	dcf1      	bgt.n	8004f06 <__exponent+0x1c>
 8004f22:	3130      	adds	r1, #48	@ 0x30
 8004f24:	1e94      	subs	r4, r2, #2
 8004f26:	f803 1c01 	strb.w	r1, [r3, #-1]
 8004f2a:	4623      	mov	r3, r4
 8004f2c:	1c41      	adds	r1, r0, #1
 8004f2e:	42ab      	cmp	r3, r5
 8004f30:	d30a      	bcc.n	8004f48 <__exponent+0x5e>
 8004f32:	f10d 0309 	add.w	r3, sp, #9
 8004f36:	1a9b      	subs	r3, r3, r2
 8004f38:	42ac      	cmp	r4, r5
 8004f3a:	bf88      	it	hi
 8004f3c:	2300      	movhi	r3, #0
 8004f3e:	3302      	adds	r3, #2
 8004f40:	4403      	add	r3, r0
 8004f42:	1a18      	subs	r0, r3, r0
 8004f44:	b003      	add	sp, #12
 8004f46:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004f48:	f813 6b01 	ldrb.w	r6, [r3], #1
 8004f4c:	f801 6f01 	strb.w	r6, [r1, #1]!
 8004f50:	e7ed      	b.n	8004f2e <__exponent+0x44>
 8004f52:	2330      	movs	r3, #48	@ 0x30
 8004f54:	3130      	adds	r1, #48	@ 0x30
 8004f56:	7083      	strb	r3, [r0, #2]
 8004f58:	70c1      	strb	r1, [r0, #3]
 8004f5a:	1d03      	adds	r3, r0, #4
 8004f5c:	e7f1      	b.n	8004f42 <__exponent+0x58>
	...

08004f60 <_printf_float>:
 8004f60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f64:	b091      	sub	sp, #68	@ 0x44
 8004f66:	460c      	mov	r4, r1
 8004f68:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8004f6c:	4616      	mov	r6, r2
 8004f6e:	461f      	mov	r7, r3
 8004f70:	4605      	mov	r5, r0
 8004f72:	f000 fce1 	bl	8005938 <_localeconv_r>
 8004f76:	6803      	ldr	r3, [r0, #0]
 8004f78:	4618      	mov	r0, r3
 8004f7a:	9308      	str	r3, [sp, #32]
 8004f7c:	f7fb f8e8 	bl	8000150 <strlen>
 8004f80:	2300      	movs	r3, #0
 8004f82:	930e      	str	r3, [sp, #56]	@ 0x38
 8004f84:	f8d8 3000 	ldr.w	r3, [r8]
 8004f88:	9009      	str	r0, [sp, #36]	@ 0x24
 8004f8a:	3307      	adds	r3, #7
 8004f8c:	f023 0307 	bic.w	r3, r3, #7
 8004f90:	f103 0208 	add.w	r2, r3, #8
 8004f94:	f894 a018 	ldrb.w	sl, [r4, #24]
 8004f98:	f8d4 b000 	ldr.w	fp, [r4]
 8004f9c:	f8c8 2000 	str.w	r2, [r8]
 8004fa0:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004fa4:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8004fa8:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004faa:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8004fae:	f04f 32ff 	mov.w	r2, #4294967295
 8004fb2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8004fb6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8004fba:	4b9c      	ldr	r3, [pc, #624]	@ (800522c <_printf_float+0x2cc>)
 8004fbc:	f7fb fd26 	bl	8000a0c <__aeabi_dcmpun>
 8004fc0:	bb70      	cbnz	r0, 8005020 <_printf_float+0xc0>
 8004fc2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8004fc6:	f04f 32ff 	mov.w	r2, #4294967295
 8004fca:	4b98      	ldr	r3, [pc, #608]	@ (800522c <_printf_float+0x2cc>)
 8004fcc:	f7fb fd00 	bl	80009d0 <__aeabi_dcmple>
 8004fd0:	bb30      	cbnz	r0, 8005020 <_printf_float+0xc0>
 8004fd2:	2200      	movs	r2, #0
 8004fd4:	2300      	movs	r3, #0
 8004fd6:	4640      	mov	r0, r8
 8004fd8:	4649      	mov	r1, r9
 8004fda:	f7fb fcef 	bl	80009bc <__aeabi_dcmplt>
 8004fde:	b110      	cbz	r0, 8004fe6 <_printf_float+0x86>
 8004fe0:	232d      	movs	r3, #45	@ 0x2d
 8004fe2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004fe6:	4a92      	ldr	r2, [pc, #584]	@ (8005230 <_printf_float+0x2d0>)
 8004fe8:	4b92      	ldr	r3, [pc, #584]	@ (8005234 <_printf_float+0x2d4>)
 8004fea:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8004fee:	bf8c      	ite	hi
 8004ff0:	4690      	movhi	r8, r2
 8004ff2:	4698      	movls	r8, r3
 8004ff4:	2303      	movs	r3, #3
 8004ff6:	f04f 0900 	mov.w	r9, #0
 8004ffa:	6123      	str	r3, [r4, #16]
 8004ffc:	f02b 0304 	bic.w	r3, fp, #4
 8005000:	6023      	str	r3, [r4, #0]
 8005002:	4633      	mov	r3, r6
 8005004:	4621      	mov	r1, r4
 8005006:	4628      	mov	r0, r5
 8005008:	9700      	str	r7, [sp, #0]
 800500a:	aa0f      	add	r2, sp, #60	@ 0x3c
 800500c:	f000 f9d4 	bl	80053b8 <_printf_common>
 8005010:	3001      	adds	r0, #1
 8005012:	f040 8090 	bne.w	8005136 <_printf_float+0x1d6>
 8005016:	f04f 30ff 	mov.w	r0, #4294967295
 800501a:	b011      	add	sp, #68	@ 0x44
 800501c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005020:	4642      	mov	r2, r8
 8005022:	464b      	mov	r3, r9
 8005024:	4640      	mov	r0, r8
 8005026:	4649      	mov	r1, r9
 8005028:	f7fb fcf0 	bl	8000a0c <__aeabi_dcmpun>
 800502c:	b148      	cbz	r0, 8005042 <_printf_float+0xe2>
 800502e:	464b      	mov	r3, r9
 8005030:	2b00      	cmp	r3, #0
 8005032:	bfb8      	it	lt
 8005034:	232d      	movlt	r3, #45	@ 0x2d
 8005036:	4a80      	ldr	r2, [pc, #512]	@ (8005238 <_printf_float+0x2d8>)
 8005038:	bfb8      	it	lt
 800503a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800503e:	4b7f      	ldr	r3, [pc, #508]	@ (800523c <_printf_float+0x2dc>)
 8005040:	e7d3      	b.n	8004fea <_printf_float+0x8a>
 8005042:	6863      	ldr	r3, [r4, #4]
 8005044:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8005048:	1c5a      	adds	r2, r3, #1
 800504a:	d13f      	bne.n	80050cc <_printf_float+0x16c>
 800504c:	2306      	movs	r3, #6
 800504e:	6063      	str	r3, [r4, #4]
 8005050:	2200      	movs	r2, #0
 8005052:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 8005056:	6023      	str	r3, [r4, #0]
 8005058:	9206      	str	r2, [sp, #24]
 800505a:	aa0e      	add	r2, sp, #56	@ 0x38
 800505c:	e9cd a204 	strd	sl, r2, [sp, #16]
 8005060:	aa0d      	add	r2, sp, #52	@ 0x34
 8005062:	9203      	str	r2, [sp, #12]
 8005064:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8005068:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800506c:	6863      	ldr	r3, [r4, #4]
 800506e:	4642      	mov	r2, r8
 8005070:	9300      	str	r3, [sp, #0]
 8005072:	4628      	mov	r0, r5
 8005074:	464b      	mov	r3, r9
 8005076:	910a      	str	r1, [sp, #40]	@ 0x28
 8005078:	f7ff fed3 	bl	8004e22 <__cvt>
 800507c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800507e:	4680      	mov	r8, r0
 8005080:	2947      	cmp	r1, #71	@ 0x47
 8005082:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8005084:	d128      	bne.n	80050d8 <_printf_float+0x178>
 8005086:	1cc8      	adds	r0, r1, #3
 8005088:	db02      	blt.n	8005090 <_printf_float+0x130>
 800508a:	6863      	ldr	r3, [r4, #4]
 800508c:	4299      	cmp	r1, r3
 800508e:	dd40      	ble.n	8005112 <_printf_float+0x1b2>
 8005090:	f1aa 0a02 	sub.w	sl, sl, #2
 8005094:	fa5f fa8a 	uxtb.w	sl, sl
 8005098:	4652      	mov	r2, sl
 800509a:	3901      	subs	r1, #1
 800509c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80050a0:	910d      	str	r1, [sp, #52]	@ 0x34
 80050a2:	f7ff ff22 	bl	8004eea <__exponent>
 80050a6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80050a8:	4681      	mov	r9, r0
 80050aa:	1813      	adds	r3, r2, r0
 80050ac:	2a01      	cmp	r2, #1
 80050ae:	6123      	str	r3, [r4, #16]
 80050b0:	dc02      	bgt.n	80050b8 <_printf_float+0x158>
 80050b2:	6822      	ldr	r2, [r4, #0]
 80050b4:	07d2      	lsls	r2, r2, #31
 80050b6:	d501      	bpl.n	80050bc <_printf_float+0x15c>
 80050b8:	3301      	adds	r3, #1
 80050ba:	6123      	str	r3, [r4, #16]
 80050bc:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d09e      	beq.n	8005002 <_printf_float+0xa2>
 80050c4:	232d      	movs	r3, #45	@ 0x2d
 80050c6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80050ca:	e79a      	b.n	8005002 <_printf_float+0xa2>
 80050cc:	2947      	cmp	r1, #71	@ 0x47
 80050ce:	d1bf      	bne.n	8005050 <_printf_float+0xf0>
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d1bd      	bne.n	8005050 <_printf_float+0xf0>
 80050d4:	2301      	movs	r3, #1
 80050d6:	e7ba      	b.n	800504e <_printf_float+0xee>
 80050d8:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80050dc:	d9dc      	bls.n	8005098 <_printf_float+0x138>
 80050de:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80050e2:	d118      	bne.n	8005116 <_printf_float+0x1b6>
 80050e4:	2900      	cmp	r1, #0
 80050e6:	6863      	ldr	r3, [r4, #4]
 80050e8:	dd0b      	ble.n	8005102 <_printf_float+0x1a2>
 80050ea:	6121      	str	r1, [r4, #16]
 80050ec:	b913      	cbnz	r3, 80050f4 <_printf_float+0x194>
 80050ee:	6822      	ldr	r2, [r4, #0]
 80050f0:	07d0      	lsls	r0, r2, #31
 80050f2:	d502      	bpl.n	80050fa <_printf_float+0x19a>
 80050f4:	3301      	adds	r3, #1
 80050f6:	440b      	add	r3, r1
 80050f8:	6123      	str	r3, [r4, #16]
 80050fa:	f04f 0900 	mov.w	r9, #0
 80050fe:	65a1      	str	r1, [r4, #88]	@ 0x58
 8005100:	e7dc      	b.n	80050bc <_printf_float+0x15c>
 8005102:	b913      	cbnz	r3, 800510a <_printf_float+0x1aa>
 8005104:	6822      	ldr	r2, [r4, #0]
 8005106:	07d2      	lsls	r2, r2, #31
 8005108:	d501      	bpl.n	800510e <_printf_float+0x1ae>
 800510a:	3302      	adds	r3, #2
 800510c:	e7f4      	b.n	80050f8 <_printf_float+0x198>
 800510e:	2301      	movs	r3, #1
 8005110:	e7f2      	b.n	80050f8 <_printf_float+0x198>
 8005112:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8005116:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005118:	4299      	cmp	r1, r3
 800511a:	db05      	blt.n	8005128 <_printf_float+0x1c8>
 800511c:	6823      	ldr	r3, [r4, #0]
 800511e:	6121      	str	r1, [r4, #16]
 8005120:	07d8      	lsls	r0, r3, #31
 8005122:	d5ea      	bpl.n	80050fa <_printf_float+0x19a>
 8005124:	1c4b      	adds	r3, r1, #1
 8005126:	e7e7      	b.n	80050f8 <_printf_float+0x198>
 8005128:	2900      	cmp	r1, #0
 800512a:	bfcc      	ite	gt
 800512c:	2201      	movgt	r2, #1
 800512e:	f1c1 0202 	rsble	r2, r1, #2
 8005132:	4413      	add	r3, r2
 8005134:	e7e0      	b.n	80050f8 <_printf_float+0x198>
 8005136:	6823      	ldr	r3, [r4, #0]
 8005138:	055a      	lsls	r2, r3, #21
 800513a:	d407      	bmi.n	800514c <_printf_float+0x1ec>
 800513c:	6923      	ldr	r3, [r4, #16]
 800513e:	4642      	mov	r2, r8
 8005140:	4631      	mov	r1, r6
 8005142:	4628      	mov	r0, r5
 8005144:	47b8      	blx	r7
 8005146:	3001      	adds	r0, #1
 8005148:	d12b      	bne.n	80051a2 <_printf_float+0x242>
 800514a:	e764      	b.n	8005016 <_printf_float+0xb6>
 800514c:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005150:	f240 80dc 	bls.w	800530c <_printf_float+0x3ac>
 8005154:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005158:	2200      	movs	r2, #0
 800515a:	2300      	movs	r3, #0
 800515c:	f7fb fc24 	bl	80009a8 <__aeabi_dcmpeq>
 8005160:	2800      	cmp	r0, #0
 8005162:	d033      	beq.n	80051cc <_printf_float+0x26c>
 8005164:	2301      	movs	r3, #1
 8005166:	4631      	mov	r1, r6
 8005168:	4628      	mov	r0, r5
 800516a:	4a35      	ldr	r2, [pc, #212]	@ (8005240 <_printf_float+0x2e0>)
 800516c:	47b8      	blx	r7
 800516e:	3001      	adds	r0, #1
 8005170:	f43f af51 	beq.w	8005016 <_printf_float+0xb6>
 8005174:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8005178:	4543      	cmp	r3, r8
 800517a:	db02      	blt.n	8005182 <_printf_float+0x222>
 800517c:	6823      	ldr	r3, [r4, #0]
 800517e:	07d8      	lsls	r0, r3, #31
 8005180:	d50f      	bpl.n	80051a2 <_printf_float+0x242>
 8005182:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005186:	4631      	mov	r1, r6
 8005188:	4628      	mov	r0, r5
 800518a:	47b8      	blx	r7
 800518c:	3001      	adds	r0, #1
 800518e:	f43f af42 	beq.w	8005016 <_printf_float+0xb6>
 8005192:	f04f 0900 	mov.w	r9, #0
 8005196:	f108 38ff 	add.w	r8, r8, #4294967295
 800519a:	f104 0a1a 	add.w	sl, r4, #26
 800519e:	45c8      	cmp	r8, r9
 80051a0:	dc09      	bgt.n	80051b6 <_printf_float+0x256>
 80051a2:	6823      	ldr	r3, [r4, #0]
 80051a4:	079b      	lsls	r3, r3, #30
 80051a6:	f100 8102 	bmi.w	80053ae <_printf_float+0x44e>
 80051aa:	68e0      	ldr	r0, [r4, #12]
 80051ac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80051ae:	4298      	cmp	r0, r3
 80051b0:	bfb8      	it	lt
 80051b2:	4618      	movlt	r0, r3
 80051b4:	e731      	b.n	800501a <_printf_float+0xba>
 80051b6:	2301      	movs	r3, #1
 80051b8:	4652      	mov	r2, sl
 80051ba:	4631      	mov	r1, r6
 80051bc:	4628      	mov	r0, r5
 80051be:	47b8      	blx	r7
 80051c0:	3001      	adds	r0, #1
 80051c2:	f43f af28 	beq.w	8005016 <_printf_float+0xb6>
 80051c6:	f109 0901 	add.w	r9, r9, #1
 80051ca:	e7e8      	b.n	800519e <_printf_float+0x23e>
 80051cc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	dc38      	bgt.n	8005244 <_printf_float+0x2e4>
 80051d2:	2301      	movs	r3, #1
 80051d4:	4631      	mov	r1, r6
 80051d6:	4628      	mov	r0, r5
 80051d8:	4a19      	ldr	r2, [pc, #100]	@ (8005240 <_printf_float+0x2e0>)
 80051da:	47b8      	blx	r7
 80051dc:	3001      	adds	r0, #1
 80051de:	f43f af1a 	beq.w	8005016 <_printf_float+0xb6>
 80051e2:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 80051e6:	ea59 0303 	orrs.w	r3, r9, r3
 80051ea:	d102      	bne.n	80051f2 <_printf_float+0x292>
 80051ec:	6823      	ldr	r3, [r4, #0]
 80051ee:	07d9      	lsls	r1, r3, #31
 80051f0:	d5d7      	bpl.n	80051a2 <_printf_float+0x242>
 80051f2:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80051f6:	4631      	mov	r1, r6
 80051f8:	4628      	mov	r0, r5
 80051fa:	47b8      	blx	r7
 80051fc:	3001      	adds	r0, #1
 80051fe:	f43f af0a 	beq.w	8005016 <_printf_float+0xb6>
 8005202:	f04f 0a00 	mov.w	sl, #0
 8005206:	f104 0b1a 	add.w	fp, r4, #26
 800520a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800520c:	425b      	negs	r3, r3
 800520e:	4553      	cmp	r3, sl
 8005210:	dc01      	bgt.n	8005216 <_printf_float+0x2b6>
 8005212:	464b      	mov	r3, r9
 8005214:	e793      	b.n	800513e <_printf_float+0x1de>
 8005216:	2301      	movs	r3, #1
 8005218:	465a      	mov	r2, fp
 800521a:	4631      	mov	r1, r6
 800521c:	4628      	mov	r0, r5
 800521e:	47b8      	blx	r7
 8005220:	3001      	adds	r0, #1
 8005222:	f43f aef8 	beq.w	8005016 <_printf_float+0xb6>
 8005226:	f10a 0a01 	add.w	sl, sl, #1
 800522a:	e7ee      	b.n	800520a <_printf_float+0x2aa>
 800522c:	7fefffff 	.word	0x7fefffff
 8005230:	0800902e 	.word	0x0800902e
 8005234:	0800902a 	.word	0x0800902a
 8005238:	08009036 	.word	0x08009036
 800523c:	08009032 	.word	0x08009032
 8005240:	0800903a 	.word	0x0800903a
 8005244:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005246:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 800524a:	4553      	cmp	r3, sl
 800524c:	bfa8      	it	ge
 800524e:	4653      	movge	r3, sl
 8005250:	2b00      	cmp	r3, #0
 8005252:	4699      	mov	r9, r3
 8005254:	dc36      	bgt.n	80052c4 <_printf_float+0x364>
 8005256:	f04f 0b00 	mov.w	fp, #0
 800525a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800525e:	f104 021a 	add.w	r2, r4, #26
 8005262:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005264:	930a      	str	r3, [sp, #40]	@ 0x28
 8005266:	eba3 0309 	sub.w	r3, r3, r9
 800526a:	455b      	cmp	r3, fp
 800526c:	dc31      	bgt.n	80052d2 <_printf_float+0x372>
 800526e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005270:	459a      	cmp	sl, r3
 8005272:	dc3a      	bgt.n	80052ea <_printf_float+0x38a>
 8005274:	6823      	ldr	r3, [r4, #0]
 8005276:	07da      	lsls	r2, r3, #31
 8005278:	d437      	bmi.n	80052ea <_printf_float+0x38a>
 800527a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800527c:	ebaa 0903 	sub.w	r9, sl, r3
 8005280:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005282:	ebaa 0303 	sub.w	r3, sl, r3
 8005286:	4599      	cmp	r9, r3
 8005288:	bfa8      	it	ge
 800528a:	4699      	movge	r9, r3
 800528c:	f1b9 0f00 	cmp.w	r9, #0
 8005290:	dc33      	bgt.n	80052fa <_printf_float+0x39a>
 8005292:	f04f 0800 	mov.w	r8, #0
 8005296:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800529a:	f104 0b1a 	add.w	fp, r4, #26
 800529e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80052a0:	ebaa 0303 	sub.w	r3, sl, r3
 80052a4:	eba3 0309 	sub.w	r3, r3, r9
 80052a8:	4543      	cmp	r3, r8
 80052aa:	f77f af7a 	ble.w	80051a2 <_printf_float+0x242>
 80052ae:	2301      	movs	r3, #1
 80052b0:	465a      	mov	r2, fp
 80052b2:	4631      	mov	r1, r6
 80052b4:	4628      	mov	r0, r5
 80052b6:	47b8      	blx	r7
 80052b8:	3001      	adds	r0, #1
 80052ba:	f43f aeac 	beq.w	8005016 <_printf_float+0xb6>
 80052be:	f108 0801 	add.w	r8, r8, #1
 80052c2:	e7ec      	b.n	800529e <_printf_float+0x33e>
 80052c4:	4642      	mov	r2, r8
 80052c6:	4631      	mov	r1, r6
 80052c8:	4628      	mov	r0, r5
 80052ca:	47b8      	blx	r7
 80052cc:	3001      	adds	r0, #1
 80052ce:	d1c2      	bne.n	8005256 <_printf_float+0x2f6>
 80052d0:	e6a1      	b.n	8005016 <_printf_float+0xb6>
 80052d2:	2301      	movs	r3, #1
 80052d4:	4631      	mov	r1, r6
 80052d6:	4628      	mov	r0, r5
 80052d8:	920a      	str	r2, [sp, #40]	@ 0x28
 80052da:	47b8      	blx	r7
 80052dc:	3001      	adds	r0, #1
 80052de:	f43f ae9a 	beq.w	8005016 <_printf_float+0xb6>
 80052e2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80052e4:	f10b 0b01 	add.w	fp, fp, #1
 80052e8:	e7bb      	b.n	8005262 <_printf_float+0x302>
 80052ea:	4631      	mov	r1, r6
 80052ec:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80052f0:	4628      	mov	r0, r5
 80052f2:	47b8      	blx	r7
 80052f4:	3001      	adds	r0, #1
 80052f6:	d1c0      	bne.n	800527a <_printf_float+0x31a>
 80052f8:	e68d      	b.n	8005016 <_printf_float+0xb6>
 80052fa:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80052fc:	464b      	mov	r3, r9
 80052fe:	4631      	mov	r1, r6
 8005300:	4628      	mov	r0, r5
 8005302:	4442      	add	r2, r8
 8005304:	47b8      	blx	r7
 8005306:	3001      	adds	r0, #1
 8005308:	d1c3      	bne.n	8005292 <_printf_float+0x332>
 800530a:	e684      	b.n	8005016 <_printf_float+0xb6>
 800530c:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8005310:	f1ba 0f01 	cmp.w	sl, #1
 8005314:	dc01      	bgt.n	800531a <_printf_float+0x3ba>
 8005316:	07db      	lsls	r3, r3, #31
 8005318:	d536      	bpl.n	8005388 <_printf_float+0x428>
 800531a:	2301      	movs	r3, #1
 800531c:	4642      	mov	r2, r8
 800531e:	4631      	mov	r1, r6
 8005320:	4628      	mov	r0, r5
 8005322:	47b8      	blx	r7
 8005324:	3001      	adds	r0, #1
 8005326:	f43f ae76 	beq.w	8005016 <_printf_float+0xb6>
 800532a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800532e:	4631      	mov	r1, r6
 8005330:	4628      	mov	r0, r5
 8005332:	47b8      	blx	r7
 8005334:	3001      	adds	r0, #1
 8005336:	f43f ae6e 	beq.w	8005016 <_printf_float+0xb6>
 800533a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800533e:	2200      	movs	r2, #0
 8005340:	2300      	movs	r3, #0
 8005342:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005346:	f7fb fb2f 	bl	80009a8 <__aeabi_dcmpeq>
 800534a:	b9c0      	cbnz	r0, 800537e <_printf_float+0x41e>
 800534c:	4653      	mov	r3, sl
 800534e:	f108 0201 	add.w	r2, r8, #1
 8005352:	4631      	mov	r1, r6
 8005354:	4628      	mov	r0, r5
 8005356:	47b8      	blx	r7
 8005358:	3001      	adds	r0, #1
 800535a:	d10c      	bne.n	8005376 <_printf_float+0x416>
 800535c:	e65b      	b.n	8005016 <_printf_float+0xb6>
 800535e:	2301      	movs	r3, #1
 8005360:	465a      	mov	r2, fp
 8005362:	4631      	mov	r1, r6
 8005364:	4628      	mov	r0, r5
 8005366:	47b8      	blx	r7
 8005368:	3001      	adds	r0, #1
 800536a:	f43f ae54 	beq.w	8005016 <_printf_float+0xb6>
 800536e:	f108 0801 	add.w	r8, r8, #1
 8005372:	45d0      	cmp	r8, sl
 8005374:	dbf3      	blt.n	800535e <_printf_float+0x3fe>
 8005376:	464b      	mov	r3, r9
 8005378:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800537c:	e6e0      	b.n	8005140 <_printf_float+0x1e0>
 800537e:	f04f 0800 	mov.w	r8, #0
 8005382:	f104 0b1a 	add.w	fp, r4, #26
 8005386:	e7f4      	b.n	8005372 <_printf_float+0x412>
 8005388:	2301      	movs	r3, #1
 800538a:	4642      	mov	r2, r8
 800538c:	e7e1      	b.n	8005352 <_printf_float+0x3f2>
 800538e:	2301      	movs	r3, #1
 8005390:	464a      	mov	r2, r9
 8005392:	4631      	mov	r1, r6
 8005394:	4628      	mov	r0, r5
 8005396:	47b8      	blx	r7
 8005398:	3001      	adds	r0, #1
 800539a:	f43f ae3c 	beq.w	8005016 <_printf_float+0xb6>
 800539e:	f108 0801 	add.w	r8, r8, #1
 80053a2:	68e3      	ldr	r3, [r4, #12]
 80053a4:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80053a6:	1a5b      	subs	r3, r3, r1
 80053a8:	4543      	cmp	r3, r8
 80053aa:	dcf0      	bgt.n	800538e <_printf_float+0x42e>
 80053ac:	e6fd      	b.n	80051aa <_printf_float+0x24a>
 80053ae:	f04f 0800 	mov.w	r8, #0
 80053b2:	f104 0919 	add.w	r9, r4, #25
 80053b6:	e7f4      	b.n	80053a2 <_printf_float+0x442>

080053b8 <_printf_common>:
 80053b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80053bc:	4616      	mov	r6, r2
 80053be:	4698      	mov	r8, r3
 80053c0:	688a      	ldr	r2, [r1, #8]
 80053c2:	690b      	ldr	r3, [r1, #16]
 80053c4:	4607      	mov	r7, r0
 80053c6:	4293      	cmp	r3, r2
 80053c8:	bfb8      	it	lt
 80053ca:	4613      	movlt	r3, r2
 80053cc:	6033      	str	r3, [r6, #0]
 80053ce:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80053d2:	460c      	mov	r4, r1
 80053d4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80053d8:	b10a      	cbz	r2, 80053de <_printf_common+0x26>
 80053da:	3301      	adds	r3, #1
 80053dc:	6033      	str	r3, [r6, #0]
 80053de:	6823      	ldr	r3, [r4, #0]
 80053e0:	0699      	lsls	r1, r3, #26
 80053e2:	bf42      	ittt	mi
 80053e4:	6833      	ldrmi	r3, [r6, #0]
 80053e6:	3302      	addmi	r3, #2
 80053e8:	6033      	strmi	r3, [r6, #0]
 80053ea:	6825      	ldr	r5, [r4, #0]
 80053ec:	f015 0506 	ands.w	r5, r5, #6
 80053f0:	d106      	bne.n	8005400 <_printf_common+0x48>
 80053f2:	f104 0a19 	add.w	sl, r4, #25
 80053f6:	68e3      	ldr	r3, [r4, #12]
 80053f8:	6832      	ldr	r2, [r6, #0]
 80053fa:	1a9b      	subs	r3, r3, r2
 80053fc:	42ab      	cmp	r3, r5
 80053fe:	dc2b      	bgt.n	8005458 <_printf_common+0xa0>
 8005400:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005404:	6822      	ldr	r2, [r4, #0]
 8005406:	3b00      	subs	r3, #0
 8005408:	bf18      	it	ne
 800540a:	2301      	movne	r3, #1
 800540c:	0692      	lsls	r2, r2, #26
 800540e:	d430      	bmi.n	8005472 <_printf_common+0xba>
 8005410:	4641      	mov	r1, r8
 8005412:	4638      	mov	r0, r7
 8005414:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005418:	47c8      	blx	r9
 800541a:	3001      	adds	r0, #1
 800541c:	d023      	beq.n	8005466 <_printf_common+0xae>
 800541e:	6823      	ldr	r3, [r4, #0]
 8005420:	6922      	ldr	r2, [r4, #16]
 8005422:	f003 0306 	and.w	r3, r3, #6
 8005426:	2b04      	cmp	r3, #4
 8005428:	bf14      	ite	ne
 800542a:	2500      	movne	r5, #0
 800542c:	6833      	ldreq	r3, [r6, #0]
 800542e:	f04f 0600 	mov.w	r6, #0
 8005432:	bf08      	it	eq
 8005434:	68e5      	ldreq	r5, [r4, #12]
 8005436:	f104 041a 	add.w	r4, r4, #26
 800543a:	bf08      	it	eq
 800543c:	1aed      	subeq	r5, r5, r3
 800543e:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8005442:	bf08      	it	eq
 8005444:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005448:	4293      	cmp	r3, r2
 800544a:	bfc4      	itt	gt
 800544c:	1a9b      	subgt	r3, r3, r2
 800544e:	18ed      	addgt	r5, r5, r3
 8005450:	42b5      	cmp	r5, r6
 8005452:	d11a      	bne.n	800548a <_printf_common+0xd2>
 8005454:	2000      	movs	r0, #0
 8005456:	e008      	b.n	800546a <_printf_common+0xb2>
 8005458:	2301      	movs	r3, #1
 800545a:	4652      	mov	r2, sl
 800545c:	4641      	mov	r1, r8
 800545e:	4638      	mov	r0, r7
 8005460:	47c8      	blx	r9
 8005462:	3001      	adds	r0, #1
 8005464:	d103      	bne.n	800546e <_printf_common+0xb6>
 8005466:	f04f 30ff 	mov.w	r0, #4294967295
 800546a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800546e:	3501      	adds	r5, #1
 8005470:	e7c1      	b.n	80053f6 <_printf_common+0x3e>
 8005472:	2030      	movs	r0, #48	@ 0x30
 8005474:	18e1      	adds	r1, r4, r3
 8005476:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800547a:	1c5a      	adds	r2, r3, #1
 800547c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005480:	4422      	add	r2, r4
 8005482:	3302      	adds	r3, #2
 8005484:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005488:	e7c2      	b.n	8005410 <_printf_common+0x58>
 800548a:	2301      	movs	r3, #1
 800548c:	4622      	mov	r2, r4
 800548e:	4641      	mov	r1, r8
 8005490:	4638      	mov	r0, r7
 8005492:	47c8      	blx	r9
 8005494:	3001      	adds	r0, #1
 8005496:	d0e6      	beq.n	8005466 <_printf_common+0xae>
 8005498:	3601      	adds	r6, #1
 800549a:	e7d9      	b.n	8005450 <_printf_common+0x98>

0800549c <_printf_i>:
 800549c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80054a0:	7e0f      	ldrb	r7, [r1, #24]
 80054a2:	4691      	mov	r9, r2
 80054a4:	2f78      	cmp	r7, #120	@ 0x78
 80054a6:	4680      	mov	r8, r0
 80054a8:	460c      	mov	r4, r1
 80054aa:	469a      	mov	sl, r3
 80054ac:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80054ae:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80054b2:	d807      	bhi.n	80054c4 <_printf_i+0x28>
 80054b4:	2f62      	cmp	r7, #98	@ 0x62
 80054b6:	d80a      	bhi.n	80054ce <_printf_i+0x32>
 80054b8:	2f00      	cmp	r7, #0
 80054ba:	f000 80d1 	beq.w	8005660 <_printf_i+0x1c4>
 80054be:	2f58      	cmp	r7, #88	@ 0x58
 80054c0:	f000 80b8 	beq.w	8005634 <_printf_i+0x198>
 80054c4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80054c8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80054cc:	e03a      	b.n	8005544 <_printf_i+0xa8>
 80054ce:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80054d2:	2b15      	cmp	r3, #21
 80054d4:	d8f6      	bhi.n	80054c4 <_printf_i+0x28>
 80054d6:	a101      	add	r1, pc, #4	@ (adr r1, 80054dc <_printf_i+0x40>)
 80054d8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80054dc:	08005535 	.word	0x08005535
 80054e0:	08005549 	.word	0x08005549
 80054e4:	080054c5 	.word	0x080054c5
 80054e8:	080054c5 	.word	0x080054c5
 80054ec:	080054c5 	.word	0x080054c5
 80054f0:	080054c5 	.word	0x080054c5
 80054f4:	08005549 	.word	0x08005549
 80054f8:	080054c5 	.word	0x080054c5
 80054fc:	080054c5 	.word	0x080054c5
 8005500:	080054c5 	.word	0x080054c5
 8005504:	080054c5 	.word	0x080054c5
 8005508:	08005647 	.word	0x08005647
 800550c:	08005573 	.word	0x08005573
 8005510:	08005601 	.word	0x08005601
 8005514:	080054c5 	.word	0x080054c5
 8005518:	080054c5 	.word	0x080054c5
 800551c:	08005669 	.word	0x08005669
 8005520:	080054c5 	.word	0x080054c5
 8005524:	08005573 	.word	0x08005573
 8005528:	080054c5 	.word	0x080054c5
 800552c:	080054c5 	.word	0x080054c5
 8005530:	08005609 	.word	0x08005609
 8005534:	6833      	ldr	r3, [r6, #0]
 8005536:	1d1a      	adds	r2, r3, #4
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	6032      	str	r2, [r6, #0]
 800553c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005540:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005544:	2301      	movs	r3, #1
 8005546:	e09c      	b.n	8005682 <_printf_i+0x1e6>
 8005548:	6833      	ldr	r3, [r6, #0]
 800554a:	6820      	ldr	r0, [r4, #0]
 800554c:	1d19      	adds	r1, r3, #4
 800554e:	6031      	str	r1, [r6, #0]
 8005550:	0606      	lsls	r6, r0, #24
 8005552:	d501      	bpl.n	8005558 <_printf_i+0xbc>
 8005554:	681d      	ldr	r5, [r3, #0]
 8005556:	e003      	b.n	8005560 <_printf_i+0xc4>
 8005558:	0645      	lsls	r5, r0, #25
 800555a:	d5fb      	bpl.n	8005554 <_printf_i+0xb8>
 800555c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005560:	2d00      	cmp	r5, #0
 8005562:	da03      	bge.n	800556c <_printf_i+0xd0>
 8005564:	232d      	movs	r3, #45	@ 0x2d
 8005566:	426d      	negs	r5, r5
 8005568:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800556c:	230a      	movs	r3, #10
 800556e:	4858      	ldr	r0, [pc, #352]	@ (80056d0 <_printf_i+0x234>)
 8005570:	e011      	b.n	8005596 <_printf_i+0xfa>
 8005572:	6821      	ldr	r1, [r4, #0]
 8005574:	6833      	ldr	r3, [r6, #0]
 8005576:	0608      	lsls	r0, r1, #24
 8005578:	f853 5b04 	ldr.w	r5, [r3], #4
 800557c:	d402      	bmi.n	8005584 <_printf_i+0xe8>
 800557e:	0649      	lsls	r1, r1, #25
 8005580:	bf48      	it	mi
 8005582:	b2ad      	uxthmi	r5, r5
 8005584:	2f6f      	cmp	r7, #111	@ 0x6f
 8005586:	6033      	str	r3, [r6, #0]
 8005588:	bf14      	ite	ne
 800558a:	230a      	movne	r3, #10
 800558c:	2308      	moveq	r3, #8
 800558e:	4850      	ldr	r0, [pc, #320]	@ (80056d0 <_printf_i+0x234>)
 8005590:	2100      	movs	r1, #0
 8005592:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005596:	6866      	ldr	r6, [r4, #4]
 8005598:	2e00      	cmp	r6, #0
 800559a:	60a6      	str	r6, [r4, #8]
 800559c:	db05      	blt.n	80055aa <_printf_i+0x10e>
 800559e:	6821      	ldr	r1, [r4, #0]
 80055a0:	432e      	orrs	r6, r5
 80055a2:	f021 0104 	bic.w	r1, r1, #4
 80055a6:	6021      	str	r1, [r4, #0]
 80055a8:	d04b      	beq.n	8005642 <_printf_i+0x1a6>
 80055aa:	4616      	mov	r6, r2
 80055ac:	fbb5 f1f3 	udiv	r1, r5, r3
 80055b0:	fb03 5711 	mls	r7, r3, r1, r5
 80055b4:	5dc7      	ldrb	r7, [r0, r7]
 80055b6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80055ba:	462f      	mov	r7, r5
 80055bc:	42bb      	cmp	r3, r7
 80055be:	460d      	mov	r5, r1
 80055c0:	d9f4      	bls.n	80055ac <_printf_i+0x110>
 80055c2:	2b08      	cmp	r3, #8
 80055c4:	d10b      	bne.n	80055de <_printf_i+0x142>
 80055c6:	6823      	ldr	r3, [r4, #0]
 80055c8:	07df      	lsls	r7, r3, #31
 80055ca:	d508      	bpl.n	80055de <_printf_i+0x142>
 80055cc:	6923      	ldr	r3, [r4, #16]
 80055ce:	6861      	ldr	r1, [r4, #4]
 80055d0:	4299      	cmp	r1, r3
 80055d2:	bfde      	ittt	le
 80055d4:	2330      	movle	r3, #48	@ 0x30
 80055d6:	f806 3c01 	strble.w	r3, [r6, #-1]
 80055da:	f106 36ff 	addle.w	r6, r6, #4294967295
 80055de:	1b92      	subs	r2, r2, r6
 80055e0:	6122      	str	r2, [r4, #16]
 80055e2:	464b      	mov	r3, r9
 80055e4:	4621      	mov	r1, r4
 80055e6:	4640      	mov	r0, r8
 80055e8:	f8cd a000 	str.w	sl, [sp]
 80055ec:	aa03      	add	r2, sp, #12
 80055ee:	f7ff fee3 	bl	80053b8 <_printf_common>
 80055f2:	3001      	adds	r0, #1
 80055f4:	d14a      	bne.n	800568c <_printf_i+0x1f0>
 80055f6:	f04f 30ff 	mov.w	r0, #4294967295
 80055fa:	b004      	add	sp, #16
 80055fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005600:	6823      	ldr	r3, [r4, #0]
 8005602:	f043 0320 	orr.w	r3, r3, #32
 8005606:	6023      	str	r3, [r4, #0]
 8005608:	2778      	movs	r7, #120	@ 0x78
 800560a:	4832      	ldr	r0, [pc, #200]	@ (80056d4 <_printf_i+0x238>)
 800560c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005610:	6823      	ldr	r3, [r4, #0]
 8005612:	6831      	ldr	r1, [r6, #0]
 8005614:	061f      	lsls	r7, r3, #24
 8005616:	f851 5b04 	ldr.w	r5, [r1], #4
 800561a:	d402      	bmi.n	8005622 <_printf_i+0x186>
 800561c:	065f      	lsls	r7, r3, #25
 800561e:	bf48      	it	mi
 8005620:	b2ad      	uxthmi	r5, r5
 8005622:	6031      	str	r1, [r6, #0]
 8005624:	07d9      	lsls	r1, r3, #31
 8005626:	bf44      	itt	mi
 8005628:	f043 0320 	orrmi.w	r3, r3, #32
 800562c:	6023      	strmi	r3, [r4, #0]
 800562e:	b11d      	cbz	r5, 8005638 <_printf_i+0x19c>
 8005630:	2310      	movs	r3, #16
 8005632:	e7ad      	b.n	8005590 <_printf_i+0xf4>
 8005634:	4826      	ldr	r0, [pc, #152]	@ (80056d0 <_printf_i+0x234>)
 8005636:	e7e9      	b.n	800560c <_printf_i+0x170>
 8005638:	6823      	ldr	r3, [r4, #0]
 800563a:	f023 0320 	bic.w	r3, r3, #32
 800563e:	6023      	str	r3, [r4, #0]
 8005640:	e7f6      	b.n	8005630 <_printf_i+0x194>
 8005642:	4616      	mov	r6, r2
 8005644:	e7bd      	b.n	80055c2 <_printf_i+0x126>
 8005646:	6833      	ldr	r3, [r6, #0]
 8005648:	6825      	ldr	r5, [r4, #0]
 800564a:	1d18      	adds	r0, r3, #4
 800564c:	6961      	ldr	r1, [r4, #20]
 800564e:	6030      	str	r0, [r6, #0]
 8005650:	062e      	lsls	r6, r5, #24
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	d501      	bpl.n	800565a <_printf_i+0x1be>
 8005656:	6019      	str	r1, [r3, #0]
 8005658:	e002      	b.n	8005660 <_printf_i+0x1c4>
 800565a:	0668      	lsls	r0, r5, #25
 800565c:	d5fb      	bpl.n	8005656 <_printf_i+0x1ba>
 800565e:	8019      	strh	r1, [r3, #0]
 8005660:	2300      	movs	r3, #0
 8005662:	4616      	mov	r6, r2
 8005664:	6123      	str	r3, [r4, #16]
 8005666:	e7bc      	b.n	80055e2 <_printf_i+0x146>
 8005668:	6833      	ldr	r3, [r6, #0]
 800566a:	2100      	movs	r1, #0
 800566c:	1d1a      	adds	r2, r3, #4
 800566e:	6032      	str	r2, [r6, #0]
 8005670:	681e      	ldr	r6, [r3, #0]
 8005672:	6862      	ldr	r2, [r4, #4]
 8005674:	4630      	mov	r0, r6
 8005676:	f000 f9d6 	bl	8005a26 <memchr>
 800567a:	b108      	cbz	r0, 8005680 <_printf_i+0x1e4>
 800567c:	1b80      	subs	r0, r0, r6
 800567e:	6060      	str	r0, [r4, #4]
 8005680:	6863      	ldr	r3, [r4, #4]
 8005682:	6123      	str	r3, [r4, #16]
 8005684:	2300      	movs	r3, #0
 8005686:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800568a:	e7aa      	b.n	80055e2 <_printf_i+0x146>
 800568c:	4632      	mov	r2, r6
 800568e:	4649      	mov	r1, r9
 8005690:	4640      	mov	r0, r8
 8005692:	6923      	ldr	r3, [r4, #16]
 8005694:	47d0      	blx	sl
 8005696:	3001      	adds	r0, #1
 8005698:	d0ad      	beq.n	80055f6 <_printf_i+0x15a>
 800569a:	6823      	ldr	r3, [r4, #0]
 800569c:	079b      	lsls	r3, r3, #30
 800569e:	d413      	bmi.n	80056c8 <_printf_i+0x22c>
 80056a0:	68e0      	ldr	r0, [r4, #12]
 80056a2:	9b03      	ldr	r3, [sp, #12]
 80056a4:	4298      	cmp	r0, r3
 80056a6:	bfb8      	it	lt
 80056a8:	4618      	movlt	r0, r3
 80056aa:	e7a6      	b.n	80055fa <_printf_i+0x15e>
 80056ac:	2301      	movs	r3, #1
 80056ae:	4632      	mov	r2, r6
 80056b0:	4649      	mov	r1, r9
 80056b2:	4640      	mov	r0, r8
 80056b4:	47d0      	blx	sl
 80056b6:	3001      	adds	r0, #1
 80056b8:	d09d      	beq.n	80055f6 <_printf_i+0x15a>
 80056ba:	3501      	adds	r5, #1
 80056bc:	68e3      	ldr	r3, [r4, #12]
 80056be:	9903      	ldr	r1, [sp, #12]
 80056c0:	1a5b      	subs	r3, r3, r1
 80056c2:	42ab      	cmp	r3, r5
 80056c4:	dcf2      	bgt.n	80056ac <_printf_i+0x210>
 80056c6:	e7eb      	b.n	80056a0 <_printf_i+0x204>
 80056c8:	2500      	movs	r5, #0
 80056ca:	f104 0619 	add.w	r6, r4, #25
 80056ce:	e7f5      	b.n	80056bc <_printf_i+0x220>
 80056d0:	0800903c 	.word	0x0800903c
 80056d4:	0800904d 	.word	0x0800904d

080056d8 <std>:
 80056d8:	2300      	movs	r3, #0
 80056da:	b510      	push	{r4, lr}
 80056dc:	4604      	mov	r4, r0
 80056de:	e9c0 3300 	strd	r3, r3, [r0]
 80056e2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80056e6:	6083      	str	r3, [r0, #8]
 80056e8:	8181      	strh	r1, [r0, #12]
 80056ea:	6643      	str	r3, [r0, #100]	@ 0x64
 80056ec:	81c2      	strh	r2, [r0, #14]
 80056ee:	6183      	str	r3, [r0, #24]
 80056f0:	4619      	mov	r1, r3
 80056f2:	2208      	movs	r2, #8
 80056f4:	305c      	adds	r0, #92	@ 0x5c
 80056f6:	f000 f916 	bl	8005926 <memset>
 80056fa:	4b0d      	ldr	r3, [pc, #52]	@ (8005730 <std+0x58>)
 80056fc:	6224      	str	r4, [r4, #32]
 80056fe:	6263      	str	r3, [r4, #36]	@ 0x24
 8005700:	4b0c      	ldr	r3, [pc, #48]	@ (8005734 <std+0x5c>)
 8005702:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005704:	4b0c      	ldr	r3, [pc, #48]	@ (8005738 <std+0x60>)
 8005706:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005708:	4b0c      	ldr	r3, [pc, #48]	@ (800573c <std+0x64>)
 800570a:	6323      	str	r3, [r4, #48]	@ 0x30
 800570c:	4b0c      	ldr	r3, [pc, #48]	@ (8005740 <std+0x68>)
 800570e:	429c      	cmp	r4, r3
 8005710:	d006      	beq.n	8005720 <std+0x48>
 8005712:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005716:	4294      	cmp	r4, r2
 8005718:	d002      	beq.n	8005720 <std+0x48>
 800571a:	33d0      	adds	r3, #208	@ 0xd0
 800571c:	429c      	cmp	r4, r3
 800571e:	d105      	bne.n	800572c <std+0x54>
 8005720:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005724:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005728:	f000 b97a 	b.w	8005a20 <__retarget_lock_init_recursive>
 800572c:	bd10      	pop	{r4, pc}
 800572e:	bf00      	nop
 8005730:	080058a1 	.word	0x080058a1
 8005734:	080058c3 	.word	0x080058c3
 8005738:	080058fb 	.word	0x080058fb
 800573c:	0800591f 	.word	0x0800591f
 8005740:	200005a4 	.word	0x200005a4

08005744 <stdio_exit_handler>:
 8005744:	4a02      	ldr	r2, [pc, #8]	@ (8005750 <stdio_exit_handler+0xc>)
 8005746:	4903      	ldr	r1, [pc, #12]	@ (8005754 <stdio_exit_handler+0x10>)
 8005748:	4803      	ldr	r0, [pc, #12]	@ (8005758 <stdio_exit_handler+0x14>)
 800574a:	f000 b869 	b.w	8005820 <_fwalk_sglue>
 800574e:	bf00      	nop
 8005750:	20000024 	.word	0x20000024
 8005754:	080073a1 	.word	0x080073a1
 8005758:	20000034 	.word	0x20000034

0800575c <cleanup_stdio>:
 800575c:	6841      	ldr	r1, [r0, #4]
 800575e:	4b0c      	ldr	r3, [pc, #48]	@ (8005790 <cleanup_stdio+0x34>)
 8005760:	b510      	push	{r4, lr}
 8005762:	4299      	cmp	r1, r3
 8005764:	4604      	mov	r4, r0
 8005766:	d001      	beq.n	800576c <cleanup_stdio+0x10>
 8005768:	f001 fe1a 	bl	80073a0 <_fflush_r>
 800576c:	68a1      	ldr	r1, [r4, #8]
 800576e:	4b09      	ldr	r3, [pc, #36]	@ (8005794 <cleanup_stdio+0x38>)
 8005770:	4299      	cmp	r1, r3
 8005772:	d002      	beq.n	800577a <cleanup_stdio+0x1e>
 8005774:	4620      	mov	r0, r4
 8005776:	f001 fe13 	bl	80073a0 <_fflush_r>
 800577a:	68e1      	ldr	r1, [r4, #12]
 800577c:	4b06      	ldr	r3, [pc, #24]	@ (8005798 <cleanup_stdio+0x3c>)
 800577e:	4299      	cmp	r1, r3
 8005780:	d004      	beq.n	800578c <cleanup_stdio+0x30>
 8005782:	4620      	mov	r0, r4
 8005784:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005788:	f001 be0a 	b.w	80073a0 <_fflush_r>
 800578c:	bd10      	pop	{r4, pc}
 800578e:	bf00      	nop
 8005790:	200005a4 	.word	0x200005a4
 8005794:	2000060c 	.word	0x2000060c
 8005798:	20000674 	.word	0x20000674

0800579c <global_stdio_init.part.0>:
 800579c:	b510      	push	{r4, lr}
 800579e:	4b0b      	ldr	r3, [pc, #44]	@ (80057cc <global_stdio_init.part.0+0x30>)
 80057a0:	4c0b      	ldr	r4, [pc, #44]	@ (80057d0 <global_stdio_init.part.0+0x34>)
 80057a2:	4a0c      	ldr	r2, [pc, #48]	@ (80057d4 <global_stdio_init.part.0+0x38>)
 80057a4:	4620      	mov	r0, r4
 80057a6:	601a      	str	r2, [r3, #0]
 80057a8:	2104      	movs	r1, #4
 80057aa:	2200      	movs	r2, #0
 80057ac:	f7ff ff94 	bl	80056d8 <std>
 80057b0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80057b4:	2201      	movs	r2, #1
 80057b6:	2109      	movs	r1, #9
 80057b8:	f7ff ff8e 	bl	80056d8 <std>
 80057bc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80057c0:	2202      	movs	r2, #2
 80057c2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80057c6:	2112      	movs	r1, #18
 80057c8:	f7ff bf86 	b.w	80056d8 <std>
 80057cc:	200006dc 	.word	0x200006dc
 80057d0:	200005a4 	.word	0x200005a4
 80057d4:	08005745 	.word	0x08005745

080057d8 <__sfp_lock_acquire>:
 80057d8:	4801      	ldr	r0, [pc, #4]	@ (80057e0 <__sfp_lock_acquire+0x8>)
 80057da:	f000 b922 	b.w	8005a22 <__retarget_lock_acquire_recursive>
 80057de:	bf00      	nop
 80057e0:	200006e5 	.word	0x200006e5

080057e4 <__sfp_lock_release>:
 80057e4:	4801      	ldr	r0, [pc, #4]	@ (80057ec <__sfp_lock_release+0x8>)
 80057e6:	f000 b91d 	b.w	8005a24 <__retarget_lock_release_recursive>
 80057ea:	bf00      	nop
 80057ec:	200006e5 	.word	0x200006e5

080057f0 <__sinit>:
 80057f0:	b510      	push	{r4, lr}
 80057f2:	4604      	mov	r4, r0
 80057f4:	f7ff fff0 	bl	80057d8 <__sfp_lock_acquire>
 80057f8:	6a23      	ldr	r3, [r4, #32]
 80057fa:	b11b      	cbz	r3, 8005804 <__sinit+0x14>
 80057fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005800:	f7ff bff0 	b.w	80057e4 <__sfp_lock_release>
 8005804:	4b04      	ldr	r3, [pc, #16]	@ (8005818 <__sinit+0x28>)
 8005806:	6223      	str	r3, [r4, #32]
 8005808:	4b04      	ldr	r3, [pc, #16]	@ (800581c <__sinit+0x2c>)
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	2b00      	cmp	r3, #0
 800580e:	d1f5      	bne.n	80057fc <__sinit+0xc>
 8005810:	f7ff ffc4 	bl	800579c <global_stdio_init.part.0>
 8005814:	e7f2      	b.n	80057fc <__sinit+0xc>
 8005816:	bf00      	nop
 8005818:	0800575d 	.word	0x0800575d
 800581c:	200006dc 	.word	0x200006dc

08005820 <_fwalk_sglue>:
 8005820:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005824:	4607      	mov	r7, r0
 8005826:	4688      	mov	r8, r1
 8005828:	4614      	mov	r4, r2
 800582a:	2600      	movs	r6, #0
 800582c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005830:	f1b9 0901 	subs.w	r9, r9, #1
 8005834:	d505      	bpl.n	8005842 <_fwalk_sglue+0x22>
 8005836:	6824      	ldr	r4, [r4, #0]
 8005838:	2c00      	cmp	r4, #0
 800583a:	d1f7      	bne.n	800582c <_fwalk_sglue+0xc>
 800583c:	4630      	mov	r0, r6
 800583e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005842:	89ab      	ldrh	r3, [r5, #12]
 8005844:	2b01      	cmp	r3, #1
 8005846:	d907      	bls.n	8005858 <_fwalk_sglue+0x38>
 8005848:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800584c:	3301      	adds	r3, #1
 800584e:	d003      	beq.n	8005858 <_fwalk_sglue+0x38>
 8005850:	4629      	mov	r1, r5
 8005852:	4638      	mov	r0, r7
 8005854:	47c0      	blx	r8
 8005856:	4306      	orrs	r6, r0
 8005858:	3568      	adds	r5, #104	@ 0x68
 800585a:	e7e9      	b.n	8005830 <_fwalk_sglue+0x10>

0800585c <siprintf>:
 800585c:	b40e      	push	{r1, r2, r3}
 800585e:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8005862:	b510      	push	{r4, lr}
 8005864:	2400      	movs	r4, #0
 8005866:	b09d      	sub	sp, #116	@ 0x74
 8005868:	ab1f      	add	r3, sp, #124	@ 0x7c
 800586a:	9002      	str	r0, [sp, #8]
 800586c:	9006      	str	r0, [sp, #24]
 800586e:	9107      	str	r1, [sp, #28]
 8005870:	9104      	str	r1, [sp, #16]
 8005872:	4809      	ldr	r0, [pc, #36]	@ (8005898 <siprintf+0x3c>)
 8005874:	4909      	ldr	r1, [pc, #36]	@ (800589c <siprintf+0x40>)
 8005876:	f853 2b04 	ldr.w	r2, [r3], #4
 800587a:	9105      	str	r1, [sp, #20]
 800587c:	6800      	ldr	r0, [r0, #0]
 800587e:	a902      	add	r1, sp, #8
 8005880:	9301      	str	r3, [sp, #4]
 8005882:	941b      	str	r4, [sp, #108]	@ 0x6c
 8005884:	f001 fc10 	bl	80070a8 <_svfiprintf_r>
 8005888:	9b02      	ldr	r3, [sp, #8]
 800588a:	701c      	strb	r4, [r3, #0]
 800588c:	b01d      	add	sp, #116	@ 0x74
 800588e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005892:	b003      	add	sp, #12
 8005894:	4770      	bx	lr
 8005896:	bf00      	nop
 8005898:	20000030 	.word	0x20000030
 800589c:	ffff0208 	.word	0xffff0208

080058a0 <__sread>:
 80058a0:	b510      	push	{r4, lr}
 80058a2:	460c      	mov	r4, r1
 80058a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80058a8:	f000 f86c 	bl	8005984 <_read_r>
 80058ac:	2800      	cmp	r0, #0
 80058ae:	bfab      	itete	ge
 80058b0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80058b2:	89a3      	ldrhlt	r3, [r4, #12]
 80058b4:	181b      	addge	r3, r3, r0
 80058b6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80058ba:	bfac      	ite	ge
 80058bc:	6563      	strge	r3, [r4, #84]	@ 0x54
 80058be:	81a3      	strhlt	r3, [r4, #12]
 80058c0:	bd10      	pop	{r4, pc}

080058c2 <__swrite>:
 80058c2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80058c6:	461f      	mov	r7, r3
 80058c8:	898b      	ldrh	r3, [r1, #12]
 80058ca:	4605      	mov	r5, r0
 80058cc:	05db      	lsls	r3, r3, #23
 80058ce:	460c      	mov	r4, r1
 80058d0:	4616      	mov	r6, r2
 80058d2:	d505      	bpl.n	80058e0 <__swrite+0x1e>
 80058d4:	2302      	movs	r3, #2
 80058d6:	2200      	movs	r2, #0
 80058d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80058dc:	f000 f840 	bl	8005960 <_lseek_r>
 80058e0:	89a3      	ldrh	r3, [r4, #12]
 80058e2:	4632      	mov	r2, r6
 80058e4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80058e8:	81a3      	strh	r3, [r4, #12]
 80058ea:	4628      	mov	r0, r5
 80058ec:	463b      	mov	r3, r7
 80058ee:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80058f2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80058f6:	f000 b857 	b.w	80059a8 <_write_r>

080058fa <__sseek>:
 80058fa:	b510      	push	{r4, lr}
 80058fc:	460c      	mov	r4, r1
 80058fe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005902:	f000 f82d 	bl	8005960 <_lseek_r>
 8005906:	1c43      	adds	r3, r0, #1
 8005908:	89a3      	ldrh	r3, [r4, #12]
 800590a:	bf15      	itete	ne
 800590c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800590e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005912:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005916:	81a3      	strheq	r3, [r4, #12]
 8005918:	bf18      	it	ne
 800591a:	81a3      	strhne	r3, [r4, #12]
 800591c:	bd10      	pop	{r4, pc}

0800591e <__sclose>:
 800591e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005922:	f000 b80d 	b.w	8005940 <_close_r>

08005926 <memset>:
 8005926:	4603      	mov	r3, r0
 8005928:	4402      	add	r2, r0
 800592a:	4293      	cmp	r3, r2
 800592c:	d100      	bne.n	8005930 <memset+0xa>
 800592e:	4770      	bx	lr
 8005930:	f803 1b01 	strb.w	r1, [r3], #1
 8005934:	e7f9      	b.n	800592a <memset+0x4>
	...

08005938 <_localeconv_r>:
 8005938:	4800      	ldr	r0, [pc, #0]	@ (800593c <_localeconv_r+0x4>)
 800593a:	4770      	bx	lr
 800593c:	20000170 	.word	0x20000170

08005940 <_close_r>:
 8005940:	b538      	push	{r3, r4, r5, lr}
 8005942:	2300      	movs	r3, #0
 8005944:	4d05      	ldr	r5, [pc, #20]	@ (800595c <_close_r+0x1c>)
 8005946:	4604      	mov	r4, r0
 8005948:	4608      	mov	r0, r1
 800594a:	602b      	str	r3, [r5, #0]
 800594c:	f7fc f9dd 	bl	8001d0a <_close>
 8005950:	1c43      	adds	r3, r0, #1
 8005952:	d102      	bne.n	800595a <_close_r+0x1a>
 8005954:	682b      	ldr	r3, [r5, #0]
 8005956:	b103      	cbz	r3, 800595a <_close_r+0x1a>
 8005958:	6023      	str	r3, [r4, #0]
 800595a:	bd38      	pop	{r3, r4, r5, pc}
 800595c:	200006e0 	.word	0x200006e0

08005960 <_lseek_r>:
 8005960:	b538      	push	{r3, r4, r5, lr}
 8005962:	4604      	mov	r4, r0
 8005964:	4608      	mov	r0, r1
 8005966:	4611      	mov	r1, r2
 8005968:	2200      	movs	r2, #0
 800596a:	4d05      	ldr	r5, [pc, #20]	@ (8005980 <_lseek_r+0x20>)
 800596c:	602a      	str	r2, [r5, #0]
 800596e:	461a      	mov	r2, r3
 8005970:	f7fc f9ef 	bl	8001d52 <_lseek>
 8005974:	1c43      	adds	r3, r0, #1
 8005976:	d102      	bne.n	800597e <_lseek_r+0x1e>
 8005978:	682b      	ldr	r3, [r5, #0]
 800597a:	b103      	cbz	r3, 800597e <_lseek_r+0x1e>
 800597c:	6023      	str	r3, [r4, #0]
 800597e:	bd38      	pop	{r3, r4, r5, pc}
 8005980:	200006e0 	.word	0x200006e0

08005984 <_read_r>:
 8005984:	b538      	push	{r3, r4, r5, lr}
 8005986:	4604      	mov	r4, r0
 8005988:	4608      	mov	r0, r1
 800598a:	4611      	mov	r1, r2
 800598c:	2200      	movs	r2, #0
 800598e:	4d05      	ldr	r5, [pc, #20]	@ (80059a4 <_read_r+0x20>)
 8005990:	602a      	str	r2, [r5, #0]
 8005992:	461a      	mov	r2, r3
 8005994:	f7fc f980 	bl	8001c98 <_read>
 8005998:	1c43      	adds	r3, r0, #1
 800599a:	d102      	bne.n	80059a2 <_read_r+0x1e>
 800599c:	682b      	ldr	r3, [r5, #0]
 800599e:	b103      	cbz	r3, 80059a2 <_read_r+0x1e>
 80059a0:	6023      	str	r3, [r4, #0]
 80059a2:	bd38      	pop	{r3, r4, r5, pc}
 80059a4:	200006e0 	.word	0x200006e0

080059a8 <_write_r>:
 80059a8:	b538      	push	{r3, r4, r5, lr}
 80059aa:	4604      	mov	r4, r0
 80059ac:	4608      	mov	r0, r1
 80059ae:	4611      	mov	r1, r2
 80059b0:	2200      	movs	r2, #0
 80059b2:	4d05      	ldr	r5, [pc, #20]	@ (80059c8 <_write_r+0x20>)
 80059b4:	602a      	str	r2, [r5, #0]
 80059b6:	461a      	mov	r2, r3
 80059b8:	f7fc f98b 	bl	8001cd2 <_write>
 80059bc:	1c43      	adds	r3, r0, #1
 80059be:	d102      	bne.n	80059c6 <_write_r+0x1e>
 80059c0:	682b      	ldr	r3, [r5, #0]
 80059c2:	b103      	cbz	r3, 80059c6 <_write_r+0x1e>
 80059c4:	6023      	str	r3, [r4, #0]
 80059c6:	bd38      	pop	{r3, r4, r5, pc}
 80059c8:	200006e0 	.word	0x200006e0

080059cc <__errno>:
 80059cc:	4b01      	ldr	r3, [pc, #4]	@ (80059d4 <__errno+0x8>)
 80059ce:	6818      	ldr	r0, [r3, #0]
 80059d0:	4770      	bx	lr
 80059d2:	bf00      	nop
 80059d4:	20000030 	.word	0x20000030

080059d8 <__libc_init_array>:
 80059d8:	b570      	push	{r4, r5, r6, lr}
 80059da:	2600      	movs	r6, #0
 80059dc:	4d0c      	ldr	r5, [pc, #48]	@ (8005a10 <__libc_init_array+0x38>)
 80059de:	4c0d      	ldr	r4, [pc, #52]	@ (8005a14 <__libc_init_array+0x3c>)
 80059e0:	1b64      	subs	r4, r4, r5
 80059e2:	10a4      	asrs	r4, r4, #2
 80059e4:	42a6      	cmp	r6, r4
 80059e6:	d109      	bne.n	80059fc <__libc_init_array+0x24>
 80059e8:	f002 f876 	bl	8007ad8 <_init>
 80059ec:	2600      	movs	r6, #0
 80059ee:	4d0a      	ldr	r5, [pc, #40]	@ (8005a18 <__libc_init_array+0x40>)
 80059f0:	4c0a      	ldr	r4, [pc, #40]	@ (8005a1c <__libc_init_array+0x44>)
 80059f2:	1b64      	subs	r4, r4, r5
 80059f4:	10a4      	asrs	r4, r4, #2
 80059f6:	42a6      	cmp	r6, r4
 80059f8:	d105      	bne.n	8005a06 <__libc_init_array+0x2e>
 80059fa:	bd70      	pop	{r4, r5, r6, pc}
 80059fc:	f855 3b04 	ldr.w	r3, [r5], #4
 8005a00:	4798      	blx	r3
 8005a02:	3601      	adds	r6, #1
 8005a04:	e7ee      	b.n	80059e4 <__libc_init_array+0xc>
 8005a06:	f855 3b04 	ldr.w	r3, [r5], #4
 8005a0a:	4798      	blx	r3
 8005a0c:	3601      	adds	r6, #1
 8005a0e:	e7f2      	b.n	80059f6 <__libc_init_array+0x1e>
 8005a10:	080093a4 	.word	0x080093a4
 8005a14:	080093a4 	.word	0x080093a4
 8005a18:	080093a4 	.word	0x080093a4
 8005a1c:	080093a8 	.word	0x080093a8

08005a20 <__retarget_lock_init_recursive>:
 8005a20:	4770      	bx	lr

08005a22 <__retarget_lock_acquire_recursive>:
 8005a22:	4770      	bx	lr

08005a24 <__retarget_lock_release_recursive>:
 8005a24:	4770      	bx	lr

08005a26 <memchr>:
 8005a26:	4603      	mov	r3, r0
 8005a28:	b510      	push	{r4, lr}
 8005a2a:	b2c9      	uxtb	r1, r1
 8005a2c:	4402      	add	r2, r0
 8005a2e:	4293      	cmp	r3, r2
 8005a30:	4618      	mov	r0, r3
 8005a32:	d101      	bne.n	8005a38 <memchr+0x12>
 8005a34:	2000      	movs	r0, #0
 8005a36:	e003      	b.n	8005a40 <memchr+0x1a>
 8005a38:	7804      	ldrb	r4, [r0, #0]
 8005a3a:	3301      	adds	r3, #1
 8005a3c:	428c      	cmp	r4, r1
 8005a3e:	d1f6      	bne.n	8005a2e <memchr+0x8>
 8005a40:	bd10      	pop	{r4, pc}

08005a42 <quorem>:
 8005a42:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a46:	6903      	ldr	r3, [r0, #16]
 8005a48:	690c      	ldr	r4, [r1, #16]
 8005a4a:	4607      	mov	r7, r0
 8005a4c:	42a3      	cmp	r3, r4
 8005a4e:	db7e      	blt.n	8005b4e <quorem+0x10c>
 8005a50:	3c01      	subs	r4, #1
 8005a52:	00a3      	lsls	r3, r4, #2
 8005a54:	f100 0514 	add.w	r5, r0, #20
 8005a58:	f101 0814 	add.w	r8, r1, #20
 8005a5c:	9300      	str	r3, [sp, #0]
 8005a5e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005a62:	9301      	str	r3, [sp, #4]
 8005a64:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005a68:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005a6c:	3301      	adds	r3, #1
 8005a6e:	429a      	cmp	r2, r3
 8005a70:	fbb2 f6f3 	udiv	r6, r2, r3
 8005a74:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005a78:	d32e      	bcc.n	8005ad8 <quorem+0x96>
 8005a7a:	f04f 0a00 	mov.w	sl, #0
 8005a7e:	46c4      	mov	ip, r8
 8005a80:	46ae      	mov	lr, r5
 8005a82:	46d3      	mov	fp, sl
 8005a84:	f85c 3b04 	ldr.w	r3, [ip], #4
 8005a88:	b298      	uxth	r0, r3
 8005a8a:	fb06 a000 	mla	r0, r6, r0, sl
 8005a8e:	0c1b      	lsrs	r3, r3, #16
 8005a90:	0c02      	lsrs	r2, r0, #16
 8005a92:	fb06 2303 	mla	r3, r6, r3, r2
 8005a96:	f8de 2000 	ldr.w	r2, [lr]
 8005a9a:	b280      	uxth	r0, r0
 8005a9c:	b292      	uxth	r2, r2
 8005a9e:	1a12      	subs	r2, r2, r0
 8005aa0:	445a      	add	r2, fp
 8005aa2:	f8de 0000 	ldr.w	r0, [lr]
 8005aa6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005aaa:	b29b      	uxth	r3, r3
 8005aac:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8005ab0:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8005ab4:	b292      	uxth	r2, r2
 8005ab6:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8005aba:	45e1      	cmp	r9, ip
 8005abc:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8005ac0:	f84e 2b04 	str.w	r2, [lr], #4
 8005ac4:	d2de      	bcs.n	8005a84 <quorem+0x42>
 8005ac6:	9b00      	ldr	r3, [sp, #0]
 8005ac8:	58eb      	ldr	r3, [r5, r3]
 8005aca:	b92b      	cbnz	r3, 8005ad8 <quorem+0x96>
 8005acc:	9b01      	ldr	r3, [sp, #4]
 8005ace:	3b04      	subs	r3, #4
 8005ad0:	429d      	cmp	r5, r3
 8005ad2:	461a      	mov	r2, r3
 8005ad4:	d32f      	bcc.n	8005b36 <quorem+0xf4>
 8005ad6:	613c      	str	r4, [r7, #16]
 8005ad8:	4638      	mov	r0, r7
 8005ada:	f001 f981 	bl	8006de0 <__mcmp>
 8005ade:	2800      	cmp	r0, #0
 8005ae0:	db25      	blt.n	8005b2e <quorem+0xec>
 8005ae2:	4629      	mov	r1, r5
 8005ae4:	2000      	movs	r0, #0
 8005ae6:	f858 2b04 	ldr.w	r2, [r8], #4
 8005aea:	f8d1 c000 	ldr.w	ip, [r1]
 8005aee:	fa1f fe82 	uxth.w	lr, r2
 8005af2:	fa1f f38c 	uxth.w	r3, ip
 8005af6:	eba3 030e 	sub.w	r3, r3, lr
 8005afa:	4403      	add	r3, r0
 8005afc:	0c12      	lsrs	r2, r2, #16
 8005afe:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8005b02:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8005b06:	b29b      	uxth	r3, r3
 8005b08:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005b0c:	45c1      	cmp	r9, r8
 8005b0e:	ea4f 4022 	mov.w	r0, r2, asr #16
 8005b12:	f841 3b04 	str.w	r3, [r1], #4
 8005b16:	d2e6      	bcs.n	8005ae6 <quorem+0xa4>
 8005b18:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005b1c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005b20:	b922      	cbnz	r2, 8005b2c <quorem+0xea>
 8005b22:	3b04      	subs	r3, #4
 8005b24:	429d      	cmp	r5, r3
 8005b26:	461a      	mov	r2, r3
 8005b28:	d30b      	bcc.n	8005b42 <quorem+0x100>
 8005b2a:	613c      	str	r4, [r7, #16]
 8005b2c:	3601      	adds	r6, #1
 8005b2e:	4630      	mov	r0, r6
 8005b30:	b003      	add	sp, #12
 8005b32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005b36:	6812      	ldr	r2, [r2, #0]
 8005b38:	3b04      	subs	r3, #4
 8005b3a:	2a00      	cmp	r2, #0
 8005b3c:	d1cb      	bne.n	8005ad6 <quorem+0x94>
 8005b3e:	3c01      	subs	r4, #1
 8005b40:	e7c6      	b.n	8005ad0 <quorem+0x8e>
 8005b42:	6812      	ldr	r2, [r2, #0]
 8005b44:	3b04      	subs	r3, #4
 8005b46:	2a00      	cmp	r2, #0
 8005b48:	d1ef      	bne.n	8005b2a <quorem+0xe8>
 8005b4a:	3c01      	subs	r4, #1
 8005b4c:	e7ea      	b.n	8005b24 <quorem+0xe2>
 8005b4e:	2000      	movs	r0, #0
 8005b50:	e7ee      	b.n	8005b30 <quorem+0xee>
 8005b52:	0000      	movs	r0, r0
 8005b54:	0000      	movs	r0, r0
	...

08005b58 <_dtoa_r>:
 8005b58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005b5c:	4614      	mov	r4, r2
 8005b5e:	461d      	mov	r5, r3
 8005b60:	69c7      	ldr	r7, [r0, #28]
 8005b62:	b097      	sub	sp, #92	@ 0x5c
 8005b64:	4681      	mov	r9, r0
 8005b66:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8005b6a:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 8005b6c:	b97f      	cbnz	r7, 8005b8e <_dtoa_r+0x36>
 8005b6e:	2010      	movs	r0, #16
 8005b70:	f000 fe0e 	bl	8006790 <malloc>
 8005b74:	4602      	mov	r2, r0
 8005b76:	f8c9 001c 	str.w	r0, [r9, #28]
 8005b7a:	b920      	cbnz	r0, 8005b86 <_dtoa_r+0x2e>
 8005b7c:	21ef      	movs	r1, #239	@ 0xef
 8005b7e:	4bac      	ldr	r3, [pc, #688]	@ (8005e30 <_dtoa_r+0x2d8>)
 8005b80:	48ac      	ldr	r0, [pc, #688]	@ (8005e34 <_dtoa_r+0x2dc>)
 8005b82:	f001 fc6d 	bl	8007460 <__assert_func>
 8005b86:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8005b8a:	6007      	str	r7, [r0, #0]
 8005b8c:	60c7      	str	r7, [r0, #12]
 8005b8e:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005b92:	6819      	ldr	r1, [r3, #0]
 8005b94:	b159      	cbz	r1, 8005bae <_dtoa_r+0x56>
 8005b96:	685a      	ldr	r2, [r3, #4]
 8005b98:	2301      	movs	r3, #1
 8005b9a:	4093      	lsls	r3, r2
 8005b9c:	604a      	str	r2, [r1, #4]
 8005b9e:	608b      	str	r3, [r1, #8]
 8005ba0:	4648      	mov	r0, r9
 8005ba2:	f000 feeb 	bl	800697c <_Bfree>
 8005ba6:	2200      	movs	r2, #0
 8005ba8:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005bac:	601a      	str	r2, [r3, #0]
 8005bae:	1e2b      	subs	r3, r5, #0
 8005bb0:	bfaf      	iteee	ge
 8005bb2:	2300      	movge	r3, #0
 8005bb4:	2201      	movlt	r2, #1
 8005bb6:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8005bba:	9307      	strlt	r3, [sp, #28]
 8005bbc:	bfa8      	it	ge
 8005bbe:	6033      	strge	r3, [r6, #0]
 8005bc0:	f8dd 801c 	ldr.w	r8, [sp, #28]
 8005bc4:	4b9c      	ldr	r3, [pc, #624]	@ (8005e38 <_dtoa_r+0x2e0>)
 8005bc6:	bfb8      	it	lt
 8005bc8:	6032      	strlt	r2, [r6, #0]
 8005bca:	ea33 0308 	bics.w	r3, r3, r8
 8005bce:	d112      	bne.n	8005bf6 <_dtoa_r+0x9e>
 8005bd0:	f242 730f 	movw	r3, #9999	@ 0x270f
 8005bd4:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8005bd6:	6013      	str	r3, [r2, #0]
 8005bd8:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8005bdc:	4323      	orrs	r3, r4
 8005bde:	f000 855e 	beq.w	800669e <_dtoa_r+0xb46>
 8005be2:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005be4:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8005e3c <_dtoa_r+0x2e4>
 8005be8:	2b00      	cmp	r3, #0
 8005bea:	f000 8560 	beq.w	80066ae <_dtoa_r+0xb56>
 8005bee:	f10a 0303 	add.w	r3, sl, #3
 8005bf2:	f000 bd5a 	b.w	80066aa <_dtoa_r+0xb52>
 8005bf6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005bfa:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8005bfe:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005c02:	2200      	movs	r2, #0
 8005c04:	2300      	movs	r3, #0
 8005c06:	f7fa fecf 	bl	80009a8 <__aeabi_dcmpeq>
 8005c0a:	4607      	mov	r7, r0
 8005c0c:	b158      	cbz	r0, 8005c26 <_dtoa_r+0xce>
 8005c0e:	2301      	movs	r3, #1
 8005c10:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8005c12:	6013      	str	r3, [r2, #0]
 8005c14:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005c16:	b113      	cbz	r3, 8005c1e <_dtoa_r+0xc6>
 8005c18:	4b89      	ldr	r3, [pc, #548]	@ (8005e40 <_dtoa_r+0x2e8>)
 8005c1a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8005c1c:	6013      	str	r3, [r2, #0]
 8005c1e:	f8df a224 	ldr.w	sl, [pc, #548]	@ 8005e44 <_dtoa_r+0x2ec>
 8005c22:	f000 bd44 	b.w	80066ae <_dtoa_r+0xb56>
 8005c26:	ab14      	add	r3, sp, #80	@ 0x50
 8005c28:	9301      	str	r3, [sp, #4]
 8005c2a:	ab15      	add	r3, sp, #84	@ 0x54
 8005c2c:	9300      	str	r3, [sp, #0]
 8005c2e:	4648      	mov	r0, r9
 8005c30:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8005c34:	f001 f984 	bl	8006f40 <__d2b>
 8005c38:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8005c3c:	9003      	str	r0, [sp, #12]
 8005c3e:	2e00      	cmp	r6, #0
 8005c40:	d078      	beq.n	8005d34 <_dtoa_r+0x1dc>
 8005c42:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005c46:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005c48:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8005c4c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005c50:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8005c54:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8005c58:	9712      	str	r7, [sp, #72]	@ 0x48
 8005c5a:	4619      	mov	r1, r3
 8005c5c:	2200      	movs	r2, #0
 8005c5e:	4b7a      	ldr	r3, [pc, #488]	@ (8005e48 <_dtoa_r+0x2f0>)
 8005c60:	f7fa fa82 	bl	8000168 <__aeabi_dsub>
 8005c64:	a36c      	add	r3, pc, #432	@ (adr r3, 8005e18 <_dtoa_r+0x2c0>)
 8005c66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c6a:	f7fa fc35 	bl	80004d8 <__aeabi_dmul>
 8005c6e:	a36c      	add	r3, pc, #432	@ (adr r3, 8005e20 <_dtoa_r+0x2c8>)
 8005c70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c74:	f7fa fa7a 	bl	800016c <__adddf3>
 8005c78:	4604      	mov	r4, r0
 8005c7a:	4630      	mov	r0, r6
 8005c7c:	460d      	mov	r5, r1
 8005c7e:	f7fa fbc1 	bl	8000404 <__aeabi_i2d>
 8005c82:	a369      	add	r3, pc, #420	@ (adr r3, 8005e28 <_dtoa_r+0x2d0>)
 8005c84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c88:	f7fa fc26 	bl	80004d8 <__aeabi_dmul>
 8005c8c:	4602      	mov	r2, r0
 8005c8e:	460b      	mov	r3, r1
 8005c90:	4620      	mov	r0, r4
 8005c92:	4629      	mov	r1, r5
 8005c94:	f7fa fa6a 	bl	800016c <__adddf3>
 8005c98:	4604      	mov	r4, r0
 8005c9a:	460d      	mov	r5, r1
 8005c9c:	f7fa fecc 	bl	8000a38 <__aeabi_d2iz>
 8005ca0:	2200      	movs	r2, #0
 8005ca2:	4607      	mov	r7, r0
 8005ca4:	2300      	movs	r3, #0
 8005ca6:	4620      	mov	r0, r4
 8005ca8:	4629      	mov	r1, r5
 8005caa:	f7fa fe87 	bl	80009bc <__aeabi_dcmplt>
 8005cae:	b140      	cbz	r0, 8005cc2 <_dtoa_r+0x16a>
 8005cb0:	4638      	mov	r0, r7
 8005cb2:	f7fa fba7 	bl	8000404 <__aeabi_i2d>
 8005cb6:	4622      	mov	r2, r4
 8005cb8:	462b      	mov	r3, r5
 8005cba:	f7fa fe75 	bl	80009a8 <__aeabi_dcmpeq>
 8005cbe:	b900      	cbnz	r0, 8005cc2 <_dtoa_r+0x16a>
 8005cc0:	3f01      	subs	r7, #1
 8005cc2:	2f16      	cmp	r7, #22
 8005cc4:	d854      	bhi.n	8005d70 <_dtoa_r+0x218>
 8005cc6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005cca:	4b60      	ldr	r3, [pc, #384]	@ (8005e4c <_dtoa_r+0x2f4>)
 8005ccc:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005cd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005cd4:	f7fa fe72 	bl	80009bc <__aeabi_dcmplt>
 8005cd8:	2800      	cmp	r0, #0
 8005cda:	d04b      	beq.n	8005d74 <_dtoa_r+0x21c>
 8005cdc:	2300      	movs	r3, #0
 8005cde:	3f01      	subs	r7, #1
 8005ce0:	930f      	str	r3, [sp, #60]	@ 0x3c
 8005ce2:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005ce4:	1b9b      	subs	r3, r3, r6
 8005ce6:	1e5a      	subs	r2, r3, #1
 8005ce8:	bf49      	itett	mi
 8005cea:	f1c3 0301 	rsbmi	r3, r3, #1
 8005cee:	2300      	movpl	r3, #0
 8005cf0:	9304      	strmi	r3, [sp, #16]
 8005cf2:	2300      	movmi	r3, #0
 8005cf4:	9209      	str	r2, [sp, #36]	@ 0x24
 8005cf6:	bf54      	ite	pl
 8005cf8:	9304      	strpl	r3, [sp, #16]
 8005cfa:	9309      	strmi	r3, [sp, #36]	@ 0x24
 8005cfc:	2f00      	cmp	r7, #0
 8005cfe:	db3b      	blt.n	8005d78 <_dtoa_r+0x220>
 8005d00:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005d02:	970e      	str	r7, [sp, #56]	@ 0x38
 8005d04:	443b      	add	r3, r7
 8005d06:	9309      	str	r3, [sp, #36]	@ 0x24
 8005d08:	2300      	movs	r3, #0
 8005d0a:	930a      	str	r3, [sp, #40]	@ 0x28
 8005d0c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005d0e:	2b09      	cmp	r3, #9
 8005d10:	d865      	bhi.n	8005dde <_dtoa_r+0x286>
 8005d12:	2b05      	cmp	r3, #5
 8005d14:	bfc4      	itt	gt
 8005d16:	3b04      	subgt	r3, #4
 8005d18:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8005d1a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005d1c:	bfc8      	it	gt
 8005d1e:	2400      	movgt	r4, #0
 8005d20:	f1a3 0302 	sub.w	r3, r3, #2
 8005d24:	bfd8      	it	le
 8005d26:	2401      	movle	r4, #1
 8005d28:	2b03      	cmp	r3, #3
 8005d2a:	d864      	bhi.n	8005df6 <_dtoa_r+0x29e>
 8005d2c:	e8df f003 	tbb	[pc, r3]
 8005d30:	2c385553 	.word	0x2c385553
 8005d34:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8005d38:	441e      	add	r6, r3
 8005d3a:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8005d3e:	2b20      	cmp	r3, #32
 8005d40:	bfc1      	itttt	gt
 8005d42:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8005d46:	fa08 f803 	lslgt.w	r8, r8, r3
 8005d4a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8005d4e:	fa24 f303 	lsrgt.w	r3, r4, r3
 8005d52:	bfd6      	itet	le
 8005d54:	f1c3 0320 	rsble	r3, r3, #32
 8005d58:	ea48 0003 	orrgt.w	r0, r8, r3
 8005d5c:	fa04 f003 	lslle.w	r0, r4, r3
 8005d60:	f7fa fb40 	bl	80003e4 <__aeabi_ui2d>
 8005d64:	2201      	movs	r2, #1
 8005d66:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8005d6a:	3e01      	subs	r6, #1
 8005d6c:	9212      	str	r2, [sp, #72]	@ 0x48
 8005d6e:	e774      	b.n	8005c5a <_dtoa_r+0x102>
 8005d70:	2301      	movs	r3, #1
 8005d72:	e7b5      	b.n	8005ce0 <_dtoa_r+0x188>
 8005d74:	900f      	str	r0, [sp, #60]	@ 0x3c
 8005d76:	e7b4      	b.n	8005ce2 <_dtoa_r+0x18a>
 8005d78:	9b04      	ldr	r3, [sp, #16]
 8005d7a:	1bdb      	subs	r3, r3, r7
 8005d7c:	9304      	str	r3, [sp, #16]
 8005d7e:	427b      	negs	r3, r7
 8005d80:	930a      	str	r3, [sp, #40]	@ 0x28
 8005d82:	2300      	movs	r3, #0
 8005d84:	930e      	str	r3, [sp, #56]	@ 0x38
 8005d86:	e7c1      	b.n	8005d0c <_dtoa_r+0x1b4>
 8005d88:	2301      	movs	r3, #1
 8005d8a:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005d8c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005d8e:	eb07 0b03 	add.w	fp, r7, r3
 8005d92:	f10b 0301 	add.w	r3, fp, #1
 8005d96:	2b01      	cmp	r3, #1
 8005d98:	9308      	str	r3, [sp, #32]
 8005d9a:	bfb8      	it	lt
 8005d9c:	2301      	movlt	r3, #1
 8005d9e:	e006      	b.n	8005dae <_dtoa_r+0x256>
 8005da0:	2301      	movs	r3, #1
 8005da2:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005da4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	dd28      	ble.n	8005dfc <_dtoa_r+0x2a4>
 8005daa:	469b      	mov	fp, r3
 8005dac:	9308      	str	r3, [sp, #32]
 8005dae:	2100      	movs	r1, #0
 8005db0:	2204      	movs	r2, #4
 8005db2:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8005db6:	f102 0514 	add.w	r5, r2, #20
 8005dba:	429d      	cmp	r5, r3
 8005dbc:	d926      	bls.n	8005e0c <_dtoa_r+0x2b4>
 8005dbe:	6041      	str	r1, [r0, #4]
 8005dc0:	4648      	mov	r0, r9
 8005dc2:	f000 fd9b 	bl	80068fc <_Balloc>
 8005dc6:	4682      	mov	sl, r0
 8005dc8:	2800      	cmp	r0, #0
 8005dca:	d143      	bne.n	8005e54 <_dtoa_r+0x2fc>
 8005dcc:	4602      	mov	r2, r0
 8005dce:	f240 11af 	movw	r1, #431	@ 0x1af
 8005dd2:	4b1f      	ldr	r3, [pc, #124]	@ (8005e50 <_dtoa_r+0x2f8>)
 8005dd4:	e6d4      	b.n	8005b80 <_dtoa_r+0x28>
 8005dd6:	2300      	movs	r3, #0
 8005dd8:	e7e3      	b.n	8005da2 <_dtoa_r+0x24a>
 8005dda:	2300      	movs	r3, #0
 8005ddc:	e7d5      	b.n	8005d8a <_dtoa_r+0x232>
 8005dde:	2401      	movs	r4, #1
 8005de0:	2300      	movs	r3, #0
 8005de2:	940b      	str	r4, [sp, #44]	@ 0x2c
 8005de4:	9320      	str	r3, [sp, #128]	@ 0x80
 8005de6:	f04f 3bff 	mov.w	fp, #4294967295
 8005dea:	2200      	movs	r2, #0
 8005dec:	2312      	movs	r3, #18
 8005dee:	f8cd b020 	str.w	fp, [sp, #32]
 8005df2:	9221      	str	r2, [sp, #132]	@ 0x84
 8005df4:	e7db      	b.n	8005dae <_dtoa_r+0x256>
 8005df6:	2301      	movs	r3, #1
 8005df8:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005dfa:	e7f4      	b.n	8005de6 <_dtoa_r+0x28e>
 8005dfc:	f04f 0b01 	mov.w	fp, #1
 8005e00:	465b      	mov	r3, fp
 8005e02:	f8cd b020 	str.w	fp, [sp, #32]
 8005e06:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 8005e0a:	e7d0      	b.n	8005dae <_dtoa_r+0x256>
 8005e0c:	3101      	adds	r1, #1
 8005e0e:	0052      	lsls	r2, r2, #1
 8005e10:	e7d1      	b.n	8005db6 <_dtoa_r+0x25e>
 8005e12:	bf00      	nop
 8005e14:	f3af 8000 	nop.w
 8005e18:	636f4361 	.word	0x636f4361
 8005e1c:	3fd287a7 	.word	0x3fd287a7
 8005e20:	8b60c8b3 	.word	0x8b60c8b3
 8005e24:	3fc68a28 	.word	0x3fc68a28
 8005e28:	509f79fb 	.word	0x509f79fb
 8005e2c:	3fd34413 	.word	0x3fd34413
 8005e30:	0800906b 	.word	0x0800906b
 8005e34:	08009082 	.word	0x08009082
 8005e38:	7ff00000 	.word	0x7ff00000
 8005e3c:	08009067 	.word	0x08009067
 8005e40:	0800903b 	.word	0x0800903b
 8005e44:	0800903a 	.word	0x0800903a
 8005e48:	3ff80000 	.word	0x3ff80000
 8005e4c:	080091d0 	.word	0x080091d0
 8005e50:	080090da 	.word	0x080090da
 8005e54:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005e58:	6018      	str	r0, [r3, #0]
 8005e5a:	9b08      	ldr	r3, [sp, #32]
 8005e5c:	2b0e      	cmp	r3, #14
 8005e5e:	f200 80a1 	bhi.w	8005fa4 <_dtoa_r+0x44c>
 8005e62:	2c00      	cmp	r4, #0
 8005e64:	f000 809e 	beq.w	8005fa4 <_dtoa_r+0x44c>
 8005e68:	2f00      	cmp	r7, #0
 8005e6a:	dd33      	ble.n	8005ed4 <_dtoa_r+0x37c>
 8005e6c:	4b9c      	ldr	r3, [pc, #624]	@ (80060e0 <_dtoa_r+0x588>)
 8005e6e:	f007 020f 	and.w	r2, r7, #15
 8005e72:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005e76:	05f8      	lsls	r0, r7, #23
 8005e78:	e9d3 3400 	ldrd	r3, r4, [r3]
 8005e7c:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 8005e80:	ea4f 1427 	mov.w	r4, r7, asr #4
 8005e84:	d516      	bpl.n	8005eb4 <_dtoa_r+0x35c>
 8005e86:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005e8a:	4b96      	ldr	r3, [pc, #600]	@ (80060e4 <_dtoa_r+0x58c>)
 8005e8c:	2603      	movs	r6, #3
 8005e8e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005e92:	f7fa fc4b 	bl	800072c <__aeabi_ddiv>
 8005e96:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005e9a:	f004 040f 	and.w	r4, r4, #15
 8005e9e:	4d91      	ldr	r5, [pc, #580]	@ (80060e4 <_dtoa_r+0x58c>)
 8005ea0:	b954      	cbnz	r4, 8005eb8 <_dtoa_r+0x360>
 8005ea2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005ea6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005eaa:	f7fa fc3f 	bl	800072c <__aeabi_ddiv>
 8005eae:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005eb2:	e028      	b.n	8005f06 <_dtoa_r+0x3ae>
 8005eb4:	2602      	movs	r6, #2
 8005eb6:	e7f2      	b.n	8005e9e <_dtoa_r+0x346>
 8005eb8:	07e1      	lsls	r1, r4, #31
 8005eba:	d508      	bpl.n	8005ece <_dtoa_r+0x376>
 8005ebc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005ec0:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005ec4:	f7fa fb08 	bl	80004d8 <__aeabi_dmul>
 8005ec8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005ecc:	3601      	adds	r6, #1
 8005ece:	1064      	asrs	r4, r4, #1
 8005ed0:	3508      	adds	r5, #8
 8005ed2:	e7e5      	b.n	8005ea0 <_dtoa_r+0x348>
 8005ed4:	f000 80af 	beq.w	8006036 <_dtoa_r+0x4de>
 8005ed8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005edc:	427c      	negs	r4, r7
 8005ede:	4b80      	ldr	r3, [pc, #512]	@ (80060e0 <_dtoa_r+0x588>)
 8005ee0:	f004 020f 	and.w	r2, r4, #15
 8005ee4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005ee8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005eec:	f7fa faf4 	bl	80004d8 <__aeabi_dmul>
 8005ef0:	2602      	movs	r6, #2
 8005ef2:	2300      	movs	r3, #0
 8005ef4:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005ef8:	4d7a      	ldr	r5, [pc, #488]	@ (80060e4 <_dtoa_r+0x58c>)
 8005efa:	1124      	asrs	r4, r4, #4
 8005efc:	2c00      	cmp	r4, #0
 8005efe:	f040 808f 	bne.w	8006020 <_dtoa_r+0x4c8>
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	d1d3      	bne.n	8005eae <_dtoa_r+0x356>
 8005f06:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8005f0a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	f000 8094 	beq.w	800603a <_dtoa_r+0x4e2>
 8005f12:	2200      	movs	r2, #0
 8005f14:	4620      	mov	r0, r4
 8005f16:	4629      	mov	r1, r5
 8005f18:	4b73      	ldr	r3, [pc, #460]	@ (80060e8 <_dtoa_r+0x590>)
 8005f1a:	f7fa fd4f 	bl	80009bc <__aeabi_dcmplt>
 8005f1e:	2800      	cmp	r0, #0
 8005f20:	f000 808b 	beq.w	800603a <_dtoa_r+0x4e2>
 8005f24:	9b08      	ldr	r3, [sp, #32]
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	f000 8087 	beq.w	800603a <_dtoa_r+0x4e2>
 8005f2c:	f1bb 0f00 	cmp.w	fp, #0
 8005f30:	dd34      	ble.n	8005f9c <_dtoa_r+0x444>
 8005f32:	4620      	mov	r0, r4
 8005f34:	2200      	movs	r2, #0
 8005f36:	4629      	mov	r1, r5
 8005f38:	4b6c      	ldr	r3, [pc, #432]	@ (80060ec <_dtoa_r+0x594>)
 8005f3a:	f7fa facd 	bl	80004d8 <__aeabi_dmul>
 8005f3e:	465c      	mov	r4, fp
 8005f40:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005f44:	f107 38ff 	add.w	r8, r7, #4294967295
 8005f48:	3601      	adds	r6, #1
 8005f4a:	4630      	mov	r0, r6
 8005f4c:	f7fa fa5a 	bl	8000404 <__aeabi_i2d>
 8005f50:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005f54:	f7fa fac0 	bl	80004d8 <__aeabi_dmul>
 8005f58:	2200      	movs	r2, #0
 8005f5a:	4b65      	ldr	r3, [pc, #404]	@ (80060f0 <_dtoa_r+0x598>)
 8005f5c:	f7fa f906 	bl	800016c <__adddf3>
 8005f60:	4605      	mov	r5, r0
 8005f62:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8005f66:	2c00      	cmp	r4, #0
 8005f68:	d16a      	bne.n	8006040 <_dtoa_r+0x4e8>
 8005f6a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005f6e:	2200      	movs	r2, #0
 8005f70:	4b60      	ldr	r3, [pc, #384]	@ (80060f4 <_dtoa_r+0x59c>)
 8005f72:	f7fa f8f9 	bl	8000168 <__aeabi_dsub>
 8005f76:	4602      	mov	r2, r0
 8005f78:	460b      	mov	r3, r1
 8005f7a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8005f7e:	462a      	mov	r2, r5
 8005f80:	4633      	mov	r3, r6
 8005f82:	f7fa fd39 	bl	80009f8 <__aeabi_dcmpgt>
 8005f86:	2800      	cmp	r0, #0
 8005f88:	f040 8298 	bne.w	80064bc <_dtoa_r+0x964>
 8005f8c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005f90:	462a      	mov	r2, r5
 8005f92:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8005f96:	f7fa fd11 	bl	80009bc <__aeabi_dcmplt>
 8005f9a:	bb38      	cbnz	r0, 8005fec <_dtoa_r+0x494>
 8005f9c:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8005fa0:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8005fa4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	f2c0 8157 	blt.w	800625a <_dtoa_r+0x702>
 8005fac:	2f0e      	cmp	r7, #14
 8005fae:	f300 8154 	bgt.w	800625a <_dtoa_r+0x702>
 8005fb2:	4b4b      	ldr	r3, [pc, #300]	@ (80060e0 <_dtoa_r+0x588>)
 8005fb4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005fb8:	e9d3 3400 	ldrd	r3, r4, [r3]
 8005fbc:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8005fc0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	f280 80e5 	bge.w	8006192 <_dtoa_r+0x63a>
 8005fc8:	9b08      	ldr	r3, [sp, #32]
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	f300 80e1 	bgt.w	8006192 <_dtoa_r+0x63a>
 8005fd0:	d10c      	bne.n	8005fec <_dtoa_r+0x494>
 8005fd2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005fd6:	2200      	movs	r2, #0
 8005fd8:	4b46      	ldr	r3, [pc, #280]	@ (80060f4 <_dtoa_r+0x59c>)
 8005fda:	f7fa fa7d 	bl	80004d8 <__aeabi_dmul>
 8005fde:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005fe2:	f7fa fcff 	bl	80009e4 <__aeabi_dcmpge>
 8005fe6:	2800      	cmp	r0, #0
 8005fe8:	f000 8266 	beq.w	80064b8 <_dtoa_r+0x960>
 8005fec:	2400      	movs	r4, #0
 8005fee:	4625      	mov	r5, r4
 8005ff0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005ff2:	4656      	mov	r6, sl
 8005ff4:	ea6f 0803 	mvn.w	r8, r3
 8005ff8:	2700      	movs	r7, #0
 8005ffa:	4621      	mov	r1, r4
 8005ffc:	4648      	mov	r0, r9
 8005ffe:	f000 fcbd 	bl	800697c <_Bfree>
 8006002:	2d00      	cmp	r5, #0
 8006004:	f000 80bd 	beq.w	8006182 <_dtoa_r+0x62a>
 8006008:	b12f      	cbz	r7, 8006016 <_dtoa_r+0x4be>
 800600a:	42af      	cmp	r7, r5
 800600c:	d003      	beq.n	8006016 <_dtoa_r+0x4be>
 800600e:	4639      	mov	r1, r7
 8006010:	4648      	mov	r0, r9
 8006012:	f000 fcb3 	bl	800697c <_Bfree>
 8006016:	4629      	mov	r1, r5
 8006018:	4648      	mov	r0, r9
 800601a:	f000 fcaf 	bl	800697c <_Bfree>
 800601e:	e0b0      	b.n	8006182 <_dtoa_r+0x62a>
 8006020:	07e2      	lsls	r2, r4, #31
 8006022:	d505      	bpl.n	8006030 <_dtoa_r+0x4d8>
 8006024:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006028:	f7fa fa56 	bl	80004d8 <__aeabi_dmul>
 800602c:	2301      	movs	r3, #1
 800602e:	3601      	adds	r6, #1
 8006030:	1064      	asrs	r4, r4, #1
 8006032:	3508      	adds	r5, #8
 8006034:	e762      	b.n	8005efc <_dtoa_r+0x3a4>
 8006036:	2602      	movs	r6, #2
 8006038:	e765      	b.n	8005f06 <_dtoa_r+0x3ae>
 800603a:	46b8      	mov	r8, r7
 800603c:	9c08      	ldr	r4, [sp, #32]
 800603e:	e784      	b.n	8005f4a <_dtoa_r+0x3f2>
 8006040:	4b27      	ldr	r3, [pc, #156]	@ (80060e0 <_dtoa_r+0x588>)
 8006042:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006044:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006048:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800604c:	4454      	add	r4, sl
 800604e:	2900      	cmp	r1, #0
 8006050:	d054      	beq.n	80060fc <_dtoa_r+0x5a4>
 8006052:	2000      	movs	r0, #0
 8006054:	4928      	ldr	r1, [pc, #160]	@ (80060f8 <_dtoa_r+0x5a0>)
 8006056:	f7fa fb69 	bl	800072c <__aeabi_ddiv>
 800605a:	4633      	mov	r3, r6
 800605c:	462a      	mov	r2, r5
 800605e:	f7fa f883 	bl	8000168 <__aeabi_dsub>
 8006062:	4656      	mov	r6, sl
 8006064:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006068:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800606c:	f7fa fce4 	bl	8000a38 <__aeabi_d2iz>
 8006070:	4605      	mov	r5, r0
 8006072:	f7fa f9c7 	bl	8000404 <__aeabi_i2d>
 8006076:	4602      	mov	r2, r0
 8006078:	460b      	mov	r3, r1
 800607a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800607e:	f7fa f873 	bl	8000168 <__aeabi_dsub>
 8006082:	4602      	mov	r2, r0
 8006084:	460b      	mov	r3, r1
 8006086:	3530      	adds	r5, #48	@ 0x30
 8006088:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800608c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006090:	f806 5b01 	strb.w	r5, [r6], #1
 8006094:	f7fa fc92 	bl	80009bc <__aeabi_dcmplt>
 8006098:	2800      	cmp	r0, #0
 800609a:	d172      	bne.n	8006182 <_dtoa_r+0x62a>
 800609c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80060a0:	2000      	movs	r0, #0
 80060a2:	4911      	ldr	r1, [pc, #68]	@ (80060e8 <_dtoa_r+0x590>)
 80060a4:	f7fa f860 	bl	8000168 <__aeabi_dsub>
 80060a8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80060ac:	f7fa fc86 	bl	80009bc <__aeabi_dcmplt>
 80060b0:	2800      	cmp	r0, #0
 80060b2:	f040 80b4 	bne.w	800621e <_dtoa_r+0x6c6>
 80060b6:	42a6      	cmp	r6, r4
 80060b8:	f43f af70 	beq.w	8005f9c <_dtoa_r+0x444>
 80060bc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80060c0:	2200      	movs	r2, #0
 80060c2:	4b0a      	ldr	r3, [pc, #40]	@ (80060ec <_dtoa_r+0x594>)
 80060c4:	f7fa fa08 	bl	80004d8 <__aeabi_dmul>
 80060c8:	2200      	movs	r2, #0
 80060ca:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80060ce:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80060d2:	4b06      	ldr	r3, [pc, #24]	@ (80060ec <_dtoa_r+0x594>)
 80060d4:	f7fa fa00 	bl	80004d8 <__aeabi_dmul>
 80060d8:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80060dc:	e7c4      	b.n	8006068 <_dtoa_r+0x510>
 80060de:	bf00      	nop
 80060e0:	080091d0 	.word	0x080091d0
 80060e4:	080091a8 	.word	0x080091a8
 80060e8:	3ff00000 	.word	0x3ff00000
 80060ec:	40240000 	.word	0x40240000
 80060f0:	401c0000 	.word	0x401c0000
 80060f4:	40140000 	.word	0x40140000
 80060f8:	3fe00000 	.word	0x3fe00000
 80060fc:	4631      	mov	r1, r6
 80060fe:	4628      	mov	r0, r5
 8006100:	f7fa f9ea 	bl	80004d8 <__aeabi_dmul>
 8006104:	4656      	mov	r6, sl
 8006106:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800610a:	9413      	str	r4, [sp, #76]	@ 0x4c
 800610c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006110:	f7fa fc92 	bl	8000a38 <__aeabi_d2iz>
 8006114:	4605      	mov	r5, r0
 8006116:	f7fa f975 	bl	8000404 <__aeabi_i2d>
 800611a:	4602      	mov	r2, r0
 800611c:	460b      	mov	r3, r1
 800611e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006122:	f7fa f821 	bl	8000168 <__aeabi_dsub>
 8006126:	4602      	mov	r2, r0
 8006128:	460b      	mov	r3, r1
 800612a:	3530      	adds	r5, #48	@ 0x30
 800612c:	f806 5b01 	strb.w	r5, [r6], #1
 8006130:	42a6      	cmp	r6, r4
 8006132:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8006136:	f04f 0200 	mov.w	r2, #0
 800613a:	d124      	bne.n	8006186 <_dtoa_r+0x62e>
 800613c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006140:	4bae      	ldr	r3, [pc, #696]	@ (80063fc <_dtoa_r+0x8a4>)
 8006142:	f7fa f813 	bl	800016c <__adddf3>
 8006146:	4602      	mov	r2, r0
 8006148:	460b      	mov	r3, r1
 800614a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800614e:	f7fa fc53 	bl	80009f8 <__aeabi_dcmpgt>
 8006152:	2800      	cmp	r0, #0
 8006154:	d163      	bne.n	800621e <_dtoa_r+0x6c6>
 8006156:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800615a:	2000      	movs	r0, #0
 800615c:	49a7      	ldr	r1, [pc, #668]	@ (80063fc <_dtoa_r+0x8a4>)
 800615e:	f7fa f803 	bl	8000168 <__aeabi_dsub>
 8006162:	4602      	mov	r2, r0
 8006164:	460b      	mov	r3, r1
 8006166:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800616a:	f7fa fc27 	bl	80009bc <__aeabi_dcmplt>
 800616e:	2800      	cmp	r0, #0
 8006170:	f43f af14 	beq.w	8005f9c <_dtoa_r+0x444>
 8006174:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8006176:	1e73      	subs	r3, r6, #1
 8006178:	9313      	str	r3, [sp, #76]	@ 0x4c
 800617a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800617e:	2b30      	cmp	r3, #48	@ 0x30
 8006180:	d0f8      	beq.n	8006174 <_dtoa_r+0x61c>
 8006182:	4647      	mov	r7, r8
 8006184:	e03b      	b.n	80061fe <_dtoa_r+0x6a6>
 8006186:	4b9e      	ldr	r3, [pc, #632]	@ (8006400 <_dtoa_r+0x8a8>)
 8006188:	f7fa f9a6 	bl	80004d8 <__aeabi_dmul>
 800618c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006190:	e7bc      	b.n	800610c <_dtoa_r+0x5b4>
 8006192:	4656      	mov	r6, sl
 8006194:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8006198:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800619c:	4620      	mov	r0, r4
 800619e:	4629      	mov	r1, r5
 80061a0:	f7fa fac4 	bl	800072c <__aeabi_ddiv>
 80061a4:	f7fa fc48 	bl	8000a38 <__aeabi_d2iz>
 80061a8:	4680      	mov	r8, r0
 80061aa:	f7fa f92b 	bl	8000404 <__aeabi_i2d>
 80061ae:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80061b2:	f7fa f991 	bl	80004d8 <__aeabi_dmul>
 80061b6:	4602      	mov	r2, r0
 80061b8:	460b      	mov	r3, r1
 80061ba:	4620      	mov	r0, r4
 80061bc:	4629      	mov	r1, r5
 80061be:	f7f9 ffd3 	bl	8000168 <__aeabi_dsub>
 80061c2:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80061c6:	9d08      	ldr	r5, [sp, #32]
 80061c8:	f806 4b01 	strb.w	r4, [r6], #1
 80061cc:	eba6 040a 	sub.w	r4, r6, sl
 80061d0:	42a5      	cmp	r5, r4
 80061d2:	4602      	mov	r2, r0
 80061d4:	460b      	mov	r3, r1
 80061d6:	d133      	bne.n	8006240 <_dtoa_r+0x6e8>
 80061d8:	f7f9 ffc8 	bl	800016c <__adddf3>
 80061dc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80061e0:	4604      	mov	r4, r0
 80061e2:	460d      	mov	r5, r1
 80061e4:	f7fa fc08 	bl	80009f8 <__aeabi_dcmpgt>
 80061e8:	b9c0      	cbnz	r0, 800621c <_dtoa_r+0x6c4>
 80061ea:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80061ee:	4620      	mov	r0, r4
 80061f0:	4629      	mov	r1, r5
 80061f2:	f7fa fbd9 	bl	80009a8 <__aeabi_dcmpeq>
 80061f6:	b110      	cbz	r0, 80061fe <_dtoa_r+0x6a6>
 80061f8:	f018 0f01 	tst.w	r8, #1
 80061fc:	d10e      	bne.n	800621c <_dtoa_r+0x6c4>
 80061fe:	4648      	mov	r0, r9
 8006200:	9903      	ldr	r1, [sp, #12]
 8006202:	f000 fbbb 	bl	800697c <_Bfree>
 8006206:	2300      	movs	r3, #0
 8006208:	7033      	strb	r3, [r6, #0]
 800620a:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800620c:	3701      	adds	r7, #1
 800620e:	601f      	str	r7, [r3, #0]
 8006210:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8006212:	2b00      	cmp	r3, #0
 8006214:	f000 824b 	beq.w	80066ae <_dtoa_r+0xb56>
 8006218:	601e      	str	r6, [r3, #0]
 800621a:	e248      	b.n	80066ae <_dtoa_r+0xb56>
 800621c:	46b8      	mov	r8, r7
 800621e:	4633      	mov	r3, r6
 8006220:	461e      	mov	r6, r3
 8006222:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006226:	2a39      	cmp	r2, #57	@ 0x39
 8006228:	d106      	bne.n	8006238 <_dtoa_r+0x6e0>
 800622a:	459a      	cmp	sl, r3
 800622c:	d1f8      	bne.n	8006220 <_dtoa_r+0x6c8>
 800622e:	2230      	movs	r2, #48	@ 0x30
 8006230:	f108 0801 	add.w	r8, r8, #1
 8006234:	f88a 2000 	strb.w	r2, [sl]
 8006238:	781a      	ldrb	r2, [r3, #0]
 800623a:	3201      	adds	r2, #1
 800623c:	701a      	strb	r2, [r3, #0]
 800623e:	e7a0      	b.n	8006182 <_dtoa_r+0x62a>
 8006240:	2200      	movs	r2, #0
 8006242:	4b6f      	ldr	r3, [pc, #444]	@ (8006400 <_dtoa_r+0x8a8>)
 8006244:	f7fa f948 	bl	80004d8 <__aeabi_dmul>
 8006248:	2200      	movs	r2, #0
 800624a:	2300      	movs	r3, #0
 800624c:	4604      	mov	r4, r0
 800624e:	460d      	mov	r5, r1
 8006250:	f7fa fbaa 	bl	80009a8 <__aeabi_dcmpeq>
 8006254:	2800      	cmp	r0, #0
 8006256:	d09f      	beq.n	8006198 <_dtoa_r+0x640>
 8006258:	e7d1      	b.n	80061fe <_dtoa_r+0x6a6>
 800625a:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800625c:	2a00      	cmp	r2, #0
 800625e:	f000 80ea 	beq.w	8006436 <_dtoa_r+0x8de>
 8006262:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8006264:	2a01      	cmp	r2, #1
 8006266:	f300 80cd 	bgt.w	8006404 <_dtoa_r+0x8ac>
 800626a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800626c:	2a00      	cmp	r2, #0
 800626e:	f000 80c1 	beq.w	80063f4 <_dtoa_r+0x89c>
 8006272:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8006276:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8006278:	9e04      	ldr	r6, [sp, #16]
 800627a:	9a04      	ldr	r2, [sp, #16]
 800627c:	2101      	movs	r1, #1
 800627e:	441a      	add	r2, r3
 8006280:	9204      	str	r2, [sp, #16]
 8006282:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006284:	4648      	mov	r0, r9
 8006286:	441a      	add	r2, r3
 8006288:	9209      	str	r2, [sp, #36]	@ 0x24
 800628a:	f000 fc2b 	bl	8006ae4 <__i2b>
 800628e:	4605      	mov	r5, r0
 8006290:	b166      	cbz	r6, 80062ac <_dtoa_r+0x754>
 8006292:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006294:	2b00      	cmp	r3, #0
 8006296:	dd09      	ble.n	80062ac <_dtoa_r+0x754>
 8006298:	42b3      	cmp	r3, r6
 800629a:	bfa8      	it	ge
 800629c:	4633      	movge	r3, r6
 800629e:	9a04      	ldr	r2, [sp, #16]
 80062a0:	1af6      	subs	r6, r6, r3
 80062a2:	1ad2      	subs	r2, r2, r3
 80062a4:	9204      	str	r2, [sp, #16]
 80062a6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80062a8:	1ad3      	subs	r3, r2, r3
 80062aa:	9309      	str	r3, [sp, #36]	@ 0x24
 80062ac:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80062ae:	b30b      	cbz	r3, 80062f4 <_dtoa_r+0x79c>
 80062b0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80062b2:	2b00      	cmp	r3, #0
 80062b4:	f000 80c6 	beq.w	8006444 <_dtoa_r+0x8ec>
 80062b8:	2c00      	cmp	r4, #0
 80062ba:	f000 80c0 	beq.w	800643e <_dtoa_r+0x8e6>
 80062be:	4629      	mov	r1, r5
 80062c0:	4622      	mov	r2, r4
 80062c2:	4648      	mov	r0, r9
 80062c4:	f000 fcc6 	bl	8006c54 <__pow5mult>
 80062c8:	9a03      	ldr	r2, [sp, #12]
 80062ca:	4601      	mov	r1, r0
 80062cc:	4605      	mov	r5, r0
 80062ce:	4648      	mov	r0, r9
 80062d0:	f000 fc1e 	bl	8006b10 <__multiply>
 80062d4:	9903      	ldr	r1, [sp, #12]
 80062d6:	4680      	mov	r8, r0
 80062d8:	4648      	mov	r0, r9
 80062da:	f000 fb4f 	bl	800697c <_Bfree>
 80062de:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80062e0:	1b1b      	subs	r3, r3, r4
 80062e2:	930a      	str	r3, [sp, #40]	@ 0x28
 80062e4:	f000 80b1 	beq.w	800644a <_dtoa_r+0x8f2>
 80062e8:	4641      	mov	r1, r8
 80062ea:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80062ec:	4648      	mov	r0, r9
 80062ee:	f000 fcb1 	bl	8006c54 <__pow5mult>
 80062f2:	9003      	str	r0, [sp, #12]
 80062f4:	2101      	movs	r1, #1
 80062f6:	4648      	mov	r0, r9
 80062f8:	f000 fbf4 	bl	8006ae4 <__i2b>
 80062fc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80062fe:	4604      	mov	r4, r0
 8006300:	2b00      	cmp	r3, #0
 8006302:	f000 81d8 	beq.w	80066b6 <_dtoa_r+0xb5e>
 8006306:	461a      	mov	r2, r3
 8006308:	4601      	mov	r1, r0
 800630a:	4648      	mov	r0, r9
 800630c:	f000 fca2 	bl	8006c54 <__pow5mult>
 8006310:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006312:	4604      	mov	r4, r0
 8006314:	2b01      	cmp	r3, #1
 8006316:	f300 809f 	bgt.w	8006458 <_dtoa_r+0x900>
 800631a:	9b06      	ldr	r3, [sp, #24]
 800631c:	2b00      	cmp	r3, #0
 800631e:	f040 8097 	bne.w	8006450 <_dtoa_r+0x8f8>
 8006322:	9b07      	ldr	r3, [sp, #28]
 8006324:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006328:	2b00      	cmp	r3, #0
 800632a:	f040 8093 	bne.w	8006454 <_dtoa_r+0x8fc>
 800632e:	9b07      	ldr	r3, [sp, #28]
 8006330:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006334:	0d1b      	lsrs	r3, r3, #20
 8006336:	051b      	lsls	r3, r3, #20
 8006338:	b133      	cbz	r3, 8006348 <_dtoa_r+0x7f0>
 800633a:	9b04      	ldr	r3, [sp, #16]
 800633c:	3301      	adds	r3, #1
 800633e:	9304      	str	r3, [sp, #16]
 8006340:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006342:	3301      	adds	r3, #1
 8006344:	9309      	str	r3, [sp, #36]	@ 0x24
 8006346:	2301      	movs	r3, #1
 8006348:	930a      	str	r3, [sp, #40]	@ 0x28
 800634a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800634c:	2b00      	cmp	r3, #0
 800634e:	f000 81b8 	beq.w	80066c2 <_dtoa_r+0xb6a>
 8006352:	6923      	ldr	r3, [r4, #16]
 8006354:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006358:	6918      	ldr	r0, [r3, #16]
 800635a:	f000 fb77 	bl	8006a4c <__hi0bits>
 800635e:	f1c0 0020 	rsb	r0, r0, #32
 8006362:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006364:	4418      	add	r0, r3
 8006366:	f010 001f 	ands.w	r0, r0, #31
 800636a:	f000 8082 	beq.w	8006472 <_dtoa_r+0x91a>
 800636e:	f1c0 0320 	rsb	r3, r0, #32
 8006372:	2b04      	cmp	r3, #4
 8006374:	dd73      	ble.n	800645e <_dtoa_r+0x906>
 8006376:	9b04      	ldr	r3, [sp, #16]
 8006378:	f1c0 001c 	rsb	r0, r0, #28
 800637c:	4403      	add	r3, r0
 800637e:	9304      	str	r3, [sp, #16]
 8006380:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006382:	4406      	add	r6, r0
 8006384:	4403      	add	r3, r0
 8006386:	9309      	str	r3, [sp, #36]	@ 0x24
 8006388:	9b04      	ldr	r3, [sp, #16]
 800638a:	2b00      	cmp	r3, #0
 800638c:	dd05      	ble.n	800639a <_dtoa_r+0x842>
 800638e:	461a      	mov	r2, r3
 8006390:	4648      	mov	r0, r9
 8006392:	9903      	ldr	r1, [sp, #12]
 8006394:	f000 fcb8 	bl	8006d08 <__lshift>
 8006398:	9003      	str	r0, [sp, #12]
 800639a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800639c:	2b00      	cmp	r3, #0
 800639e:	dd05      	ble.n	80063ac <_dtoa_r+0x854>
 80063a0:	4621      	mov	r1, r4
 80063a2:	461a      	mov	r2, r3
 80063a4:	4648      	mov	r0, r9
 80063a6:	f000 fcaf 	bl	8006d08 <__lshift>
 80063aa:	4604      	mov	r4, r0
 80063ac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	d061      	beq.n	8006476 <_dtoa_r+0x91e>
 80063b2:	4621      	mov	r1, r4
 80063b4:	9803      	ldr	r0, [sp, #12]
 80063b6:	f000 fd13 	bl	8006de0 <__mcmp>
 80063ba:	2800      	cmp	r0, #0
 80063bc:	da5b      	bge.n	8006476 <_dtoa_r+0x91e>
 80063be:	2300      	movs	r3, #0
 80063c0:	220a      	movs	r2, #10
 80063c2:	4648      	mov	r0, r9
 80063c4:	9903      	ldr	r1, [sp, #12]
 80063c6:	f000 fafb 	bl	80069c0 <__multadd>
 80063ca:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80063cc:	f107 38ff 	add.w	r8, r7, #4294967295
 80063d0:	9003      	str	r0, [sp, #12]
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	f000 8177 	beq.w	80066c6 <_dtoa_r+0xb6e>
 80063d8:	4629      	mov	r1, r5
 80063da:	2300      	movs	r3, #0
 80063dc:	220a      	movs	r2, #10
 80063de:	4648      	mov	r0, r9
 80063e0:	f000 faee 	bl	80069c0 <__multadd>
 80063e4:	f1bb 0f00 	cmp.w	fp, #0
 80063e8:	4605      	mov	r5, r0
 80063ea:	dc6f      	bgt.n	80064cc <_dtoa_r+0x974>
 80063ec:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80063ee:	2b02      	cmp	r3, #2
 80063f0:	dc49      	bgt.n	8006486 <_dtoa_r+0x92e>
 80063f2:	e06b      	b.n	80064cc <_dtoa_r+0x974>
 80063f4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80063f6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80063fa:	e73c      	b.n	8006276 <_dtoa_r+0x71e>
 80063fc:	3fe00000 	.word	0x3fe00000
 8006400:	40240000 	.word	0x40240000
 8006404:	9b08      	ldr	r3, [sp, #32]
 8006406:	1e5c      	subs	r4, r3, #1
 8006408:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800640a:	42a3      	cmp	r3, r4
 800640c:	db09      	blt.n	8006422 <_dtoa_r+0x8ca>
 800640e:	1b1c      	subs	r4, r3, r4
 8006410:	9b08      	ldr	r3, [sp, #32]
 8006412:	2b00      	cmp	r3, #0
 8006414:	f6bf af30 	bge.w	8006278 <_dtoa_r+0x720>
 8006418:	9b04      	ldr	r3, [sp, #16]
 800641a:	9a08      	ldr	r2, [sp, #32]
 800641c:	1a9e      	subs	r6, r3, r2
 800641e:	2300      	movs	r3, #0
 8006420:	e72b      	b.n	800627a <_dtoa_r+0x722>
 8006422:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006424:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006426:	1ae3      	subs	r3, r4, r3
 8006428:	441a      	add	r2, r3
 800642a:	940a      	str	r4, [sp, #40]	@ 0x28
 800642c:	9e04      	ldr	r6, [sp, #16]
 800642e:	2400      	movs	r4, #0
 8006430:	9b08      	ldr	r3, [sp, #32]
 8006432:	920e      	str	r2, [sp, #56]	@ 0x38
 8006434:	e721      	b.n	800627a <_dtoa_r+0x722>
 8006436:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8006438:	9e04      	ldr	r6, [sp, #16]
 800643a:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800643c:	e728      	b.n	8006290 <_dtoa_r+0x738>
 800643e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8006442:	e751      	b.n	80062e8 <_dtoa_r+0x790>
 8006444:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006446:	9903      	ldr	r1, [sp, #12]
 8006448:	e750      	b.n	80062ec <_dtoa_r+0x794>
 800644a:	f8cd 800c 	str.w	r8, [sp, #12]
 800644e:	e751      	b.n	80062f4 <_dtoa_r+0x79c>
 8006450:	2300      	movs	r3, #0
 8006452:	e779      	b.n	8006348 <_dtoa_r+0x7f0>
 8006454:	9b06      	ldr	r3, [sp, #24]
 8006456:	e777      	b.n	8006348 <_dtoa_r+0x7f0>
 8006458:	2300      	movs	r3, #0
 800645a:	930a      	str	r3, [sp, #40]	@ 0x28
 800645c:	e779      	b.n	8006352 <_dtoa_r+0x7fa>
 800645e:	d093      	beq.n	8006388 <_dtoa_r+0x830>
 8006460:	9a04      	ldr	r2, [sp, #16]
 8006462:	331c      	adds	r3, #28
 8006464:	441a      	add	r2, r3
 8006466:	9204      	str	r2, [sp, #16]
 8006468:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800646a:	441e      	add	r6, r3
 800646c:	441a      	add	r2, r3
 800646e:	9209      	str	r2, [sp, #36]	@ 0x24
 8006470:	e78a      	b.n	8006388 <_dtoa_r+0x830>
 8006472:	4603      	mov	r3, r0
 8006474:	e7f4      	b.n	8006460 <_dtoa_r+0x908>
 8006476:	9b08      	ldr	r3, [sp, #32]
 8006478:	46b8      	mov	r8, r7
 800647a:	2b00      	cmp	r3, #0
 800647c:	dc20      	bgt.n	80064c0 <_dtoa_r+0x968>
 800647e:	469b      	mov	fp, r3
 8006480:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006482:	2b02      	cmp	r3, #2
 8006484:	dd1e      	ble.n	80064c4 <_dtoa_r+0x96c>
 8006486:	f1bb 0f00 	cmp.w	fp, #0
 800648a:	f47f adb1 	bne.w	8005ff0 <_dtoa_r+0x498>
 800648e:	4621      	mov	r1, r4
 8006490:	465b      	mov	r3, fp
 8006492:	2205      	movs	r2, #5
 8006494:	4648      	mov	r0, r9
 8006496:	f000 fa93 	bl	80069c0 <__multadd>
 800649a:	4601      	mov	r1, r0
 800649c:	4604      	mov	r4, r0
 800649e:	9803      	ldr	r0, [sp, #12]
 80064a0:	f000 fc9e 	bl	8006de0 <__mcmp>
 80064a4:	2800      	cmp	r0, #0
 80064a6:	f77f ada3 	ble.w	8005ff0 <_dtoa_r+0x498>
 80064aa:	4656      	mov	r6, sl
 80064ac:	2331      	movs	r3, #49	@ 0x31
 80064ae:	f108 0801 	add.w	r8, r8, #1
 80064b2:	f806 3b01 	strb.w	r3, [r6], #1
 80064b6:	e59f      	b.n	8005ff8 <_dtoa_r+0x4a0>
 80064b8:	46b8      	mov	r8, r7
 80064ba:	9c08      	ldr	r4, [sp, #32]
 80064bc:	4625      	mov	r5, r4
 80064be:	e7f4      	b.n	80064aa <_dtoa_r+0x952>
 80064c0:	f8dd b020 	ldr.w	fp, [sp, #32]
 80064c4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	f000 8101 	beq.w	80066ce <_dtoa_r+0xb76>
 80064cc:	2e00      	cmp	r6, #0
 80064ce:	dd05      	ble.n	80064dc <_dtoa_r+0x984>
 80064d0:	4629      	mov	r1, r5
 80064d2:	4632      	mov	r2, r6
 80064d4:	4648      	mov	r0, r9
 80064d6:	f000 fc17 	bl	8006d08 <__lshift>
 80064da:	4605      	mov	r5, r0
 80064dc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d05c      	beq.n	800659c <_dtoa_r+0xa44>
 80064e2:	4648      	mov	r0, r9
 80064e4:	6869      	ldr	r1, [r5, #4]
 80064e6:	f000 fa09 	bl	80068fc <_Balloc>
 80064ea:	4606      	mov	r6, r0
 80064ec:	b928      	cbnz	r0, 80064fa <_dtoa_r+0x9a2>
 80064ee:	4602      	mov	r2, r0
 80064f0:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80064f4:	4b80      	ldr	r3, [pc, #512]	@ (80066f8 <_dtoa_r+0xba0>)
 80064f6:	f7ff bb43 	b.w	8005b80 <_dtoa_r+0x28>
 80064fa:	692a      	ldr	r2, [r5, #16]
 80064fc:	f105 010c 	add.w	r1, r5, #12
 8006500:	3202      	adds	r2, #2
 8006502:	0092      	lsls	r2, r2, #2
 8006504:	300c      	adds	r0, #12
 8006506:	f000 ff9d 	bl	8007444 <memcpy>
 800650a:	2201      	movs	r2, #1
 800650c:	4631      	mov	r1, r6
 800650e:	4648      	mov	r0, r9
 8006510:	f000 fbfa 	bl	8006d08 <__lshift>
 8006514:	462f      	mov	r7, r5
 8006516:	4605      	mov	r5, r0
 8006518:	f10a 0301 	add.w	r3, sl, #1
 800651c:	9304      	str	r3, [sp, #16]
 800651e:	eb0a 030b 	add.w	r3, sl, fp
 8006522:	930a      	str	r3, [sp, #40]	@ 0x28
 8006524:	9b06      	ldr	r3, [sp, #24]
 8006526:	f003 0301 	and.w	r3, r3, #1
 800652a:	9309      	str	r3, [sp, #36]	@ 0x24
 800652c:	9b04      	ldr	r3, [sp, #16]
 800652e:	4621      	mov	r1, r4
 8006530:	9803      	ldr	r0, [sp, #12]
 8006532:	f103 3bff 	add.w	fp, r3, #4294967295
 8006536:	f7ff fa84 	bl	8005a42 <quorem>
 800653a:	4603      	mov	r3, r0
 800653c:	4639      	mov	r1, r7
 800653e:	3330      	adds	r3, #48	@ 0x30
 8006540:	9006      	str	r0, [sp, #24]
 8006542:	9803      	ldr	r0, [sp, #12]
 8006544:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006546:	f000 fc4b 	bl	8006de0 <__mcmp>
 800654a:	462a      	mov	r2, r5
 800654c:	9008      	str	r0, [sp, #32]
 800654e:	4621      	mov	r1, r4
 8006550:	4648      	mov	r0, r9
 8006552:	f000 fc61 	bl	8006e18 <__mdiff>
 8006556:	68c2      	ldr	r2, [r0, #12]
 8006558:	4606      	mov	r6, r0
 800655a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800655c:	bb02      	cbnz	r2, 80065a0 <_dtoa_r+0xa48>
 800655e:	4601      	mov	r1, r0
 8006560:	9803      	ldr	r0, [sp, #12]
 8006562:	f000 fc3d 	bl	8006de0 <__mcmp>
 8006566:	4602      	mov	r2, r0
 8006568:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800656a:	4631      	mov	r1, r6
 800656c:	4648      	mov	r0, r9
 800656e:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 8006572:	f000 fa03 	bl	800697c <_Bfree>
 8006576:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006578:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800657a:	9e04      	ldr	r6, [sp, #16]
 800657c:	ea42 0103 	orr.w	r1, r2, r3
 8006580:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006582:	4319      	orrs	r1, r3
 8006584:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006586:	d10d      	bne.n	80065a4 <_dtoa_r+0xa4c>
 8006588:	2b39      	cmp	r3, #57	@ 0x39
 800658a:	d027      	beq.n	80065dc <_dtoa_r+0xa84>
 800658c:	9a08      	ldr	r2, [sp, #32]
 800658e:	2a00      	cmp	r2, #0
 8006590:	dd01      	ble.n	8006596 <_dtoa_r+0xa3e>
 8006592:	9b06      	ldr	r3, [sp, #24]
 8006594:	3331      	adds	r3, #49	@ 0x31
 8006596:	f88b 3000 	strb.w	r3, [fp]
 800659a:	e52e      	b.n	8005ffa <_dtoa_r+0x4a2>
 800659c:	4628      	mov	r0, r5
 800659e:	e7b9      	b.n	8006514 <_dtoa_r+0x9bc>
 80065a0:	2201      	movs	r2, #1
 80065a2:	e7e2      	b.n	800656a <_dtoa_r+0xa12>
 80065a4:	9908      	ldr	r1, [sp, #32]
 80065a6:	2900      	cmp	r1, #0
 80065a8:	db04      	blt.n	80065b4 <_dtoa_r+0xa5c>
 80065aa:	9820      	ldr	r0, [sp, #128]	@ 0x80
 80065ac:	4301      	orrs	r1, r0
 80065ae:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80065b0:	4301      	orrs	r1, r0
 80065b2:	d120      	bne.n	80065f6 <_dtoa_r+0xa9e>
 80065b4:	2a00      	cmp	r2, #0
 80065b6:	ddee      	ble.n	8006596 <_dtoa_r+0xa3e>
 80065b8:	2201      	movs	r2, #1
 80065ba:	9903      	ldr	r1, [sp, #12]
 80065bc:	4648      	mov	r0, r9
 80065be:	9304      	str	r3, [sp, #16]
 80065c0:	f000 fba2 	bl	8006d08 <__lshift>
 80065c4:	4621      	mov	r1, r4
 80065c6:	9003      	str	r0, [sp, #12]
 80065c8:	f000 fc0a 	bl	8006de0 <__mcmp>
 80065cc:	2800      	cmp	r0, #0
 80065ce:	9b04      	ldr	r3, [sp, #16]
 80065d0:	dc02      	bgt.n	80065d8 <_dtoa_r+0xa80>
 80065d2:	d1e0      	bne.n	8006596 <_dtoa_r+0xa3e>
 80065d4:	07da      	lsls	r2, r3, #31
 80065d6:	d5de      	bpl.n	8006596 <_dtoa_r+0xa3e>
 80065d8:	2b39      	cmp	r3, #57	@ 0x39
 80065da:	d1da      	bne.n	8006592 <_dtoa_r+0xa3a>
 80065dc:	2339      	movs	r3, #57	@ 0x39
 80065de:	f88b 3000 	strb.w	r3, [fp]
 80065e2:	4633      	mov	r3, r6
 80065e4:	461e      	mov	r6, r3
 80065e6:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80065ea:	3b01      	subs	r3, #1
 80065ec:	2a39      	cmp	r2, #57	@ 0x39
 80065ee:	d04e      	beq.n	800668e <_dtoa_r+0xb36>
 80065f0:	3201      	adds	r2, #1
 80065f2:	701a      	strb	r2, [r3, #0]
 80065f4:	e501      	b.n	8005ffa <_dtoa_r+0x4a2>
 80065f6:	2a00      	cmp	r2, #0
 80065f8:	dd03      	ble.n	8006602 <_dtoa_r+0xaaa>
 80065fa:	2b39      	cmp	r3, #57	@ 0x39
 80065fc:	d0ee      	beq.n	80065dc <_dtoa_r+0xa84>
 80065fe:	3301      	adds	r3, #1
 8006600:	e7c9      	b.n	8006596 <_dtoa_r+0xa3e>
 8006602:	9a04      	ldr	r2, [sp, #16]
 8006604:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006606:	f802 3c01 	strb.w	r3, [r2, #-1]
 800660a:	428a      	cmp	r2, r1
 800660c:	d028      	beq.n	8006660 <_dtoa_r+0xb08>
 800660e:	2300      	movs	r3, #0
 8006610:	220a      	movs	r2, #10
 8006612:	9903      	ldr	r1, [sp, #12]
 8006614:	4648      	mov	r0, r9
 8006616:	f000 f9d3 	bl	80069c0 <__multadd>
 800661a:	42af      	cmp	r7, r5
 800661c:	9003      	str	r0, [sp, #12]
 800661e:	f04f 0300 	mov.w	r3, #0
 8006622:	f04f 020a 	mov.w	r2, #10
 8006626:	4639      	mov	r1, r7
 8006628:	4648      	mov	r0, r9
 800662a:	d107      	bne.n	800663c <_dtoa_r+0xae4>
 800662c:	f000 f9c8 	bl	80069c0 <__multadd>
 8006630:	4607      	mov	r7, r0
 8006632:	4605      	mov	r5, r0
 8006634:	9b04      	ldr	r3, [sp, #16]
 8006636:	3301      	adds	r3, #1
 8006638:	9304      	str	r3, [sp, #16]
 800663a:	e777      	b.n	800652c <_dtoa_r+0x9d4>
 800663c:	f000 f9c0 	bl	80069c0 <__multadd>
 8006640:	4629      	mov	r1, r5
 8006642:	4607      	mov	r7, r0
 8006644:	2300      	movs	r3, #0
 8006646:	220a      	movs	r2, #10
 8006648:	4648      	mov	r0, r9
 800664a:	f000 f9b9 	bl	80069c0 <__multadd>
 800664e:	4605      	mov	r5, r0
 8006650:	e7f0      	b.n	8006634 <_dtoa_r+0xadc>
 8006652:	f1bb 0f00 	cmp.w	fp, #0
 8006656:	bfcc      	ite	gt
 8006658:	465e      	movgt	r6, fp
 800665a:	2601      	movle	r6, #1
 800665c:	2700      	movs	r7, #0
 800665e:	4456      	add	r6, sl
 8006660:	2201      	movs	r2, #1
 8006662:	9903      	ldr	r1, [sp, #12]
 8006664:	4648      	mov	r0, r9
 8006666:	9304      	str	r3, [sp, #16]
 8006668:	f000 fb4e 	bl	8006d08 <__lshift>
 800666c:	4621      	mov	r1, r4
 800666e:	9003      	str	r0, [sp, #12]
 8006670:	f000 fbb6 	bl	8006de0 <__mcmp>
 8006674:	2800      	cmp	r0, #0
 8006676:	dcb4      	bgt.n	80065e2 <_dtoa_r+0xa8a>
 8006678:	d102      	bne.n	8006680 <_dtoa_r+0xb28>
 800667a:	9b04      	ldr	r3, [sp, #16]
 800667c:	07db      	lsls	r3, r3, #31
 800667e:	d4b0      	bmi.n	80065e2 <_dtoa_r+0xa8a>
 8006680:	4633      	mov	r3, r6
 8006682:	461e      	mov	r6, r3
 8006684:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006688:	2a30      	cmp	r2, #48	@ 0x30
 800668a:	d0fa      	beq.n	8006682 <_dtoa_r+0xb2a>
 800668c:	e4b5      	b.n	8005ffa <_dtoa_r+0x4a2>
 800668e:	459a      	cmp	sl, r3
 8006690:	d1a8      	bne.n	80065e4 <_dtoa_r+0xa8c>
 8006692:	2331      	movs	r3, #49	@ 0x31
 8006694:	f108 0801 	add.w	r8, r8, #1
 8006698:	f88a 3000 	strb.w	r3, [sl]
 800669c:	e4ad      	b.n	8005ffa <_dtoa_r+0x4a2>
 800669e:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80066a0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 80066fc <_dtoa_r+0xba4>
 80066a4:	b11b      	cbz	r3, 80066ae <_dtoa_r+0xb56>
 80066a6:	f10a 0308 	add.w	r3, sl, #8
 80066aa:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 80066ac:	6013      	str	r3, [r2, #0]
 80066ae:	4650      	mov	r0, sl
 80066b0:	b017      	add	sp, #92	@ 0x5c
 80066b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80066b6:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80066b8:	2b01      	cmp	r3, #1
 80066ba:	f77f ae2e 	ble.w	800631a <_dtoa_r+0x7c2>
 80066be:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80066c0:	930a      	str	r3, [sp, #40]	@ 0x28
 80066c2:	2001      	movs	r0, #1
 80066c4:	e64d      	b.n	8006362 <_dtoa_r+0x80a>
 80066c6:	f1bb 0f00 	cmp.w	fp, #0
 80066ca:	f77f aed9 	ble.w	8006480 <_dtoa_r+0x928>
 80066ce:	4656      	mov	r6, sl
 80066d0:	4621      	mov	r1, r4
 80066d2:	9803      	ldr	r0, [sp, #12]
 80066d4:	f7ff f9b5 	bl	8005a42 <quorem>
 80066d8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 80066dc:	f806 3b01 	strb.w	r3, [r6], #1
 80066e0:	eba6 020a 	sub.w	r2, r6, sl
 80066e4:	4593      	cmp	fp, r2
 80066e6:	ddb4      	ble.n	8006652 <_dtoa_r+0xafa>
 80066e8:	2300      	movs	r3, #0
 80066ea:	220a      	movs	r2, #10
 80066ec:	4648      	mov	r0, r9
 80066ee:	9903      	ldr	r1, [sp, #12]
 80066f0:	f000 f966 	bl	80069c0 <__multadd>
 80066f4:	9003      	str	r0, [sp, #12]
 80066f6:	e7eb      	b.n	80066d0 <_dtoa_r+0xb78>
 80066f8:	080090da 	.word	0x080090da
 80066fc:	0800905e 	.word	0x0800905e

08006700 <_free_r>:
 8006700:	b538      	push	{r3, r4, r5, lr}
 8006702:	4605      	mov	r5, r0
 8006704:	2900      	cmp	r1, #0
 8006706:	d040      	beq.n	800678a <_free_r+0x8a>
 8006708:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800670c:	1f0c      	subs	r4, r1, #4
 800670e:	2b00      	cmp	r3, #0
 8006710:	bfb8      	it	lt
 8006712:	18e4      	addlt	r4, r4, r3
 8006714:	f000 f8e6 	bl	80068e4 <__malloc_lock>
 8006718:	4a1c      	ldr	r2, [pc, #112]	@ (800678c <_free_r+0x8c>)
 800671a:	6813      	ldr	r3, [r2, #0]
 800671c:	b933      	cbnz	r3, 800672c <_free_r+0x2c>
 800671e:	6063      	str	r3, [r4, #4]
 8006720:	6014      	str	r4, [r2, #0]
 8006722:	4628      	mov	r0, r5
 8006724:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006728:	f000 b8e2 	b.w	80068f0 <__malloc_unlock>
 800672c:	42a3      	cmp	r3, r4
 800672e:	d908      	bls.n	8006742 <_free_r+0x42>
 8006730:	6820      	ldr	r0, [r4, #0]
 8006732:	1821      	adds	r1, r4, r0
 8006734:	428b      	cmp	r3, r1
 8006736:	bf01      	itttt	eq
 8006738:	6819      	ldreq	r1, [r3, #0]
 800673a:	685b      	ldreq	r3, [r3, #4]
 800673c:	1809      	addeq	r1, r1, r0
 800673e:	6021      	streq	r1, [r4, #0]
 8006740:	e7ed      	b.n	800671e <_free_r+0x1e>
 8006742:	461a      	mov	r2, r3
 8006744:	685b      	ldr	r3, [r3, #4]
 8006746:	b10b      	cbz	r3, 800674c <_free_r+0x4c>
 8006748:	42a3      	cmp	r3, r4
 800674a:	d9fa      	bls.n	8006742 <_free_r+0x42>
 800674c:	6811      	ldr	r1, [r2, #0]
 800674e:	1850      	adds	r0, r2, r1
 8006750:	42a0      	cmp	r0, r4
 8006752:	d10b      	bne.n	800676c <_free_r+0x6c>
 8006754:	6820      	ldr	r0, [r4, #0]
 8006756:	4401      	add	r1, r0
 8006758:	1850      	adds	r0, r2, r1
 800675a:	4283      	cmp	r3, r0
 800675c:	6011      	str	r1, [r2, #0]
 800675e:	d1e0      	bne.n	8006722 <_free_r+0x22>
 8006760:	6818      	ldr	r0, [r3, #0]
 8006762:	685b      	ldr	r3, [r3, #4]
 8006764:	4408      	add	r0, r1
 8006766:	6010      	str	r0, [r2, #0]
 8006768:	6053      	str	r3, [r2, #4]
 800676a:	e7da      	b.n	8006722 <_free_r+0x22>
 800676c:	d902      	bls.n	8006774 <_free_r+0x74>
 800676e:	230c      	movs	r3, #12
 8006770:	602b      	str	r3, [r5, #0]
 8006772:	e7d6      	b.n	8006722 <_free_r+0x22>
 8006774:	6820      	ldr	r0, [r4, #0]
 8006776:	1821      	adds	r1, r4, r0
 8006778:	428b      	cmp	r3, r1
 800677a:	bf01      	itttt	eq
 800677c:	6819      	ldreq	r1, [r3, #0]
 800677e:	685b      	ldreq	r3, [r3, #4]
 8006780:	1809      	addeq	r1, r1, r0
 8006782:	6021      	streq	r1, [r4, #0]
 8006784:	6063      	str	r3, [r4, #4]
 8006786:	6054      	str	r4, [r2, #4]
 8006788:	e7cb      	b.n	8006722 <_free_r+0x22>
 800678a:	bd38      	pop	{r3, r4, r5, pc}
 800678c:	200006ec 	.word	0x200006ec

08006790 <malloc>:
 8006790:	4b02      	ldr	r3, [pc, #8]	@ (800679c <malloc+0xc>)
 8006792:	4601      	mov	r1, r0
 8006794:	6818      	ldr	r0, [r3, #0]
 8006796:	f000 b825 	b.w	80067e4 <_malloc_r>
 800679a:	bf00      	nop
 800679c:	20000030 	.word	0x20000030

080067a0 <sbrk_aligned>:
 80067a0:	b570      	push	{r4, r5, r6, lr}
 80067a2:	4e0f      	ldr	r6, [pc, #60]	@ (80067e0 <sbrk_aligned+0x40>)
 80067a4:	460c      	mov	r4, r1
 80067a6:	6831      	ldr	r1, [r6, #0]
 80067a8:	4605      	mov	r5, r0
 80067aa:	b911      	cbnz	r1, 80067b2 <sbrk_aligned+0x12>
 80067ac:	f000 fe3a 	bl	8007424 <_sbrk_r>
 80067b0:	6030      	str	r0, [r6, #0]
 80067b2:	4621      	mov	r1, r4
 80067b4:	4628      	mov	r0, r5
 80067b6:	f000 fe35 	bl	8007424 <_sbrk_r>
 80067ba:	1c43      	adds	r3, r0, #1
 80067bc:	d103      	bne.n	80067c6 <sbrk_aligned+0x26>
 80067be:	f04f 34ff 	mov.w	r4, #4294967295
 80067c2:	4620      	mov	r0, r4
 80067c4:	bd70      	pop	{r4, r5, r6, pc}
 80067c6:	1cc4      	adds	r4, r0, #3
 80067c8:	f024 0403 	bic.w	r4, r4, #3
 80067cc:	42a0      	cmp	r0, r4
 80067ce:	d0f8      	beq.n	80067c2 <sbrk_aligned+0x22>
 80067d0:	1a21      	subs	r1, r4, r0
 80067d2:	4628      	mov	r0, r5
 80067d4:	f000 fe26 	bl	8007424 <_sbrk_r>
 80067d8:	3001      	adds	r0, #1
 80067da:	d1f2      	bne.n	80067c2 <sbrk_aligned+0x22>
 80067dc:	e7ef      	b.n	80067be <sbrk_aligned+0x1e>
 80067de:	bf00      	nop
 80067e0:	200006e8 	.word	0x200006e8

080067e4 <_malloc_r>:
 80067e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80067e8:	1ccd      	adds	r5, r1, #3
 80067ea:	f025 0503 	bic.w	r5, r5, #3
 80067ee:	3508      	adds	r5, #8
 80067f0:	2d0c      	cmp	r5, #12
 80067f2:	bf38      	it	cc
 80067f4:	250c      	movcc	r5, #12
 80067f6:	2d00      	cmp	r5, #0
 80067f8:	4606      	mov	r6, r0
 80067fa:	db01      	blt.n	8006800 <_malloc_r+0x1c>
 80067fc:	42a9      	cmp	r1, r5
 80067fe:	d904      	bls.n	800680a <_malloc_r+0x26>
 8006800:	230c      	movs	r3, #12
 8006802:	6033      	str	r3, [r6, #0]
 8006804:	2000      	movs	r0, #0
 8006806:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800680a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80068e0 <_malloc_r+0xfc>
 800680e:	f000 f869 	bl	80068e4 <__malloc_lock>
 8006812:	f8d8 3000 	ldr.w	r3, [r8]
 8006816:	461c      	mov	r4, r3
 8006818:	bb44      	cbnz	r4, 800686c <_malloc_r+0x88>
 800681a:	4629      	mov	r1, r5
 800681c:	4630      	mov	r0, r6
 800681e:	f7ff ffbf 	bl	80067a0 <sbrk_aligned>
 8006822:	1c43      	adds	r3, r0, #1
 8006824:	4604      	mov	r4, r0
 8006826:	d158      	bne.n	80068da <_malloc_r+0xf6>
 8006828:	f8d8 4000 	ldr.w	r4, [r8]
 800682c:	4627      	mov	r7, r4
 800682e:	2f00      	cmp	r7, #0
 8006830:	d143      	bne.n	80068ba <_malloc_r+0xd6>
 8006832:	2c00      	cmp	r4, #0
 8006834:	d04b      	beq.n	80068ce <_malloc_r+0xea>
 8006836:	6823      	ldr	r3, [r4, #0]
 8006838:	4639      	mov	r1, r7
 800683a:	4630      	mov	r0, r6
 800683c:	eb04 0903 	add.w	r9, r4, r3
 8006840:	f000 fdf0 	bl	8007424 <_sbrk_r>
 8006844:	4581      	cmp	r9, r0
 8006846:	d142      	bne.n	80068ce <_malloc_r+0xea>
 8006848:	6821      	ldr	r1, [r4, #0]
 800684a:	4630      	mov	r0, r6
 800684c:	1a6d      	subs	r5, r5, r1
 800684e:	4629      	mov	r1, r5
 8006850:	f7ff ffa6 	bl	80067a0 <sbrk_aligned>
 8006854:	3001      	adds	r0, #1
 8006856:	d03a      	beq.n	80068ce <_malloc_r+0xea>
 8006858:	6823      	ldr	r3, [r4, #0]
 800685a:	442b      	add	r3, r5
 800685c:	6023      	str	r3, [r4, #0]
 800685e:	f8d8 3000 	ldr.w	r3, [r8]
 8006862:	685a      	ldr	r2, [r3, #4]
 8006864:	bb62      	cbnz	r2, 80068c0 <_malloc_r+0xdc>
 8006866:	f8c8 7000 	str.w	r7, [r8]
 800686a:	e00f      	b.n	800688c <_malloc_r+0xa8>
 800686c:	6822      	ldr	r2, [r4, #0]
 800686e:	1b52      	subs	r2, r2, r5
 8006870:	d420      	bmi.n	80068b4 <_malloc_r+0xd0>
 8006872:	2a0b      	cmp	r2, #11
 8006874:	d917      	bls.n	80068a6 <_malloc_r+0xc2>
 8006876:	1961      	adds	r1, r4, r5
 8006878:	42a3      	cmp	r3, r4
 800687a:	6025      	str	r5, [r4, #0]
 800687c:	bf18      	it	ne
 800687e:	6059      	strne	r1, [r3, #4]
 8006880:	6863      	ldr	r3, [r4, #4]
 8006882:	bf08      	it	eq
 8006884:	f8c8 1000 	streq.w	r1, [r8]
 8006888:	5162      	str	r2, [r4, r5]
 800688a:	604b      	str	r3, [r1, #4]
 800688c:	4630      	mov	r0, r6
 800688e:	f000 f82f 	bl	80068f0 <__malloc_unlock>
 8006892:	f104 000b 	add.w	r0, r4, #11
 8006896:	1d23      	adds	r3, r4, #4
 8006898:	f020 0007 	bic.w	r0, r0, #7
 800689c:	1ac2      	subs	r2, r0, r3
 800689e:	bf1c      	itt	ne
 80068a0:	1a1b      	subne	r3, r3, r0
 80068a2:	50a3      	strne	r3, [r4, r2]
 80068a4:	e7af      	b.n	8006806 <_malloc_r+0x22>
 80068a6:	6862      	ldr	r2, [r4, #4]
 80068a8:	42a3      	cmp	r3, r4
 80068aa:	bf0c      	ite	eq
 80068ac:	f8c8 2000 	streq.w	r2, [r8]
 80068b0:	605a      	strne	r2, [r3, #4]
 80068b2:	e7eb      	b.n	800688c <_malloc_r+0xa8>
 80068b4:	4623      	mov	r3, r4
 80068b6:	6864      	ldr	r4, [r4, #4]
 80068b8:	e7ae      	b.n	8006818 <_malloc_r+0x34>
 80068ba:	463c      	mov	r4, r7
 80068bc:	687f      	ldr	r7, [r7, #4]
 80068be:	e7b6      	b.n	800682e <_malloc_r+0x4a>
 80068c0:	461a      	mov	r2, r3
 80068c2:	685b      	ldr	r3, [r3, #4]
 80068c4:	42a3      	cmp	r3, r4
 80068c6:	d1fb      	bne.n	80068c0 <_malloc_r+0xdc>
 80068c8:	2300      	movs	r3, #0
 80068ca:	6053      	str	r3, [r2, #4]
 80068cc:	e7de      	b.n	800688c <_malloc_r+0xa8>
 80068ce:	230c      	movs	r3, #12
 80068d0:	4630      	mov	r0, r6
 80068d2:	6033      	str	r3, [r6, #0]
 80068d4:	f000 f80c 	bl	80068f0 <__malloc_unlock>
 80068d8:	e794      	b.n	8006804 <_malloc_r+0x20>
 80068da:	6005      	str	r5, [r0, #0]
 80068dc:	e7d6      	b.n	800688c <_malloc_r+0xa8>
 80068de:	bf00      	nop
 80068e0:	200006ec 	.word	0x200006ec

080068e4 <__malloc_lock>:
 80068e4:	4801      	ldr	r0, [pc, #4]	@ (80068ec <__malloc_lock+0x8>)
 80068e6:	f7ff b89c 	b.w	8005a22 <__retarget_lock_acquire_recursive>
 80068ea:	bf00      	nop
 80068ec:	200006e4 	.word	0x200006e4

080068f0 <__malloc_unlock>:
 80068f0:	4801      	ldr	r0, [pc, #4]	@ (80068f8 <__malloc_unlock+0x8>)
 80068f2:	f7ff b897 	b.w	8005a24 <__retarget_lock_release_recursive>
 80068f6:	bf00      	nop
 80068f8:	200006e4 	.word	0x200006e4

080068fc <_Balloc>:
 80068fc:	b570      	push	{r4, r5, r6, lr}
 80068fe:	69c6      	ldr	r6, [r0, #28]
 8006900:	4604      	mov	r4, r0
 8006902:	460d      	mov	r5, r1
 8006904:	b976      	cbnz	r6, 8006924 <_Balloc+0x28>
 8006906:	2010      	movs	r0, #16
 8006908:	f7ff ff42 	bl	8006790 <malloc>
 800690c:	4602      	mov	r2, r0
 800690e:	61e0      	str	r0, [r4, #28]
 8006910:	b920      	cbnz	r0, 800691c <_Balloc+0x20>
 8006912:	216b      	movs	r1, #107	@ 0x6b
 8006914:	4b17      	ldr	r3, [pc, #92]	@ (8006974 <_Balloc+0x78>)
 8006916:	4818      	ldr	r0, [pc, #96]	@ (8006978 <_Balloc+0x7c>)
 8006918:	f000 fda2 	bl	8007460 <__assert_func>
 800691c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006920:	6006      	str	r6, [r0, #0]
 8006922:	60c6      	str	r6, [r0, #12]
 8006924:	69e6      	ldr	r6, [r4, #28]
 8006926:	68f3      	ldr	r3, [r6, #12]
 8006928:	b183      	cbz	r3, 800694c <_Balloc+0x50>
 800692a:	69e3      	ldr	r3, [r4, #28]
 800692c:	68db      	ldr	r3, [r3, #12]
 800692e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006932:	b9b8      	cbnz	r0, 8006964 <_Balloc+0x68>
 8006934:	2101      	movs	r1, #1
 8006936:	fa01 f605 	lsl.w	r6, r1, r5
 800693a:	1d72      	adds	r2, r6, #5
 800693c:	4620      	mov	r0, r4
 800693e:	0092      	lsls	r2, r2, #2
 8006940:	f000 fdac 	bl	800749c <_calloc_r>
 8006944:	b160      	cbz	r0, 8006960 <_Balloc+0x64>
 8006946:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800694a:	e00e      	b.n	800696a <_Balloc+0x6e>
 800694c:	2221      	movs	r2, #33	@ 0x21
 800694e:	2104      	movs	r1, #4
 8006950:	4620      	mov	r0, r4
 8006952:	f000 fda3 	bl	800749c <_calloc_r>
 8006956:	69e3      	ldr	r3, [r4, #28]
 8006958:	60f0      	str	r0, [r6, #12]
 800695a:	68db      	ldr	r3, [r3, #12]
 800695c:	2b00      	cmp	r3, #0
 800695e:	d1e4      	bne.n	800692a <_Balloc+0x2e>
 8006960:	2000      	movs	r0, #0
 8006962:	bd70      	pop	{r4, r5, r6, pc}
 8006964:	6802      	ldr	r2, [r0, #0]
 8006966:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800696a:	2300      	movs	r3, #0
 800696c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006970:	e7f7      	b.n	8006962 <_Balloc+0x66>
 8006972:	bf00      	nop
 8006974:	0800906b 	.word	0x0800906b
 8006978:	080090eb 	.word	0x080090eb

0800697c <_Bfree>:
 800697c:	b570      	push	{r4, r5, r6, lr}
 800697e:	69c6      	ldr	r6, [r0, #28]
 8006980:	4605      	mov	r5, r0
 8006982:	460c      	mov	r4, r1
 8006984:	b976      	cbnz	r6, 80069a4 <_Bfree+0x28>
 8006986:	2010      	movs	r0, #16
 8006988:	f7ff ff02 	bl	8006790 <malloc>
 800698c:	4602      	mov	r2, r0
 800698e:	61e8      	str	r0, [r5, #28]
 8006990:	b920      	cbnz	r0, 800699c <_Bfree+0x20>
 8006992:	218f      	movs	r1, #143	@ 0x8f
 8006994:	4b08      	ldr	r3, [pc, #32]	@ (80069b8 <_Bfree+0x3c>)
 8006996:	4809      	ldr	r0, [pc, #36]	@ (80069bc <_Bfree+0x40>)
 8006998:	f000 fd62 	bl	8007460 <__assert_func>
 800699c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80069a0:	6006      	str	r6, [r0, #0]
 80069a2:	60c6      	str	r6, [r0, #12]
 80069a4:	b13c      	cbz	r4, 80069b6 <_Bfree+0x3a>
 80069a6:	69eb      	ldr	r3, [r5, #28]
 80069a8:	6862      	ldr	r2, [r4, #4]
 80069aa:	68db      	ldr	r3, [r3, #12]
 80069ac:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80069b0:	6021      	str	r1, [r4, #0]
 80069b2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80069b6:	bd70      	pop	{r4, r5, r6, pc}
 80069b8:	0800906b 	.word	0x0800906b
 80069bc:	080090eb 	.word	0x080090eb

080069c0 <__multadd>:
 80069c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80069c4:	4607      	mov	r7, r0
 80069c6:	460c      	mov	r4, r1
 80069c8:	461e      	mov	r6, r3
 80069ca:	2000      	movs	r0, #0
 80069cc:	690d      	ldr	r5, [r1, #16]
 80069ce:	f101 0c14 	add.w	ip, r1, #20
 80069d2:	f8dc 3000 	ldr.w	r3, [ip]
 80069d6:	3001      	adds	r0, #1
 80069d8:	b299      	uxth	r1, r3
 80069da:	fb02 6101 	mla	r1, r2, r1, r6
 80069de:	0c1e      	lsrs	r6, r3, #16
 80069e0:	0c0b      	lsrs	r3, r1, #16
 80069e2:	fb02 3306 	mla	r3, r2, r6, r3
 80069e6:	b289      	uxth	r1, r1
 80069e8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80069ec:	4285      	cmp	r5, r0
 80069ee:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80069f2:	f84c 1b04 	str.w	r1, [ip], #4
 80069f6:	dcec      	bgt.n	80069d2 <__multadd+0x12>
 80069f8:	b30e      	cbz	r6, 8006a3e <__multadd+0x7e>
 80069fa:	68a3      	ldr	r3, [r4, #8]
 80069fc:	42ab      	cmp	r3, r5
 80069fe:	dc19      	bgt.n	8006a34 <__multadd+0x74>
 8006a00:	6861      	ldr	r1, [r4, #4]
 8006a02:	4638      	mov	r0, r7
 8006a04:	3101      	adds	r1, #1
 8006a06:	f7ff ff79 	bl	80068fc <_Balloc>
 8006a0a:	4680      	mov	r8, r0
 8006a0c:	b928      	cbnz	r0, 8006a1a <__multadd+0x5a>
 8006a0e:	4602      	mov	r2, r0
 8006a10:	21ba      	movs	r1, #186	@ 0xba
 8006a12:	4b0c      	ldr	r3, [pc, #48]	@ (8006a44 <__multadd+0x84>)
 8006a14:	480c      	ldr	r0, [pc, #48]	@ (8006a48 <__multadd+0x88>)
 8006a16:	f000 fd23 	bl	8007460 <__assert_func>
 8006a1a:	6922      	ldr	r2, [r4, #16]
 8006a1c:	f104 010c 	add.w	r1, r4, #12
 8006a20:	3202      	adds	r2, #2
 8006a22:	0092      	lsls	r2, r2, #2
 8006a24:	300c      	adds	r0, #12
 8006a26:	f000 fd0d 	bl	8007444 <memcpy>
 8006a2a:	4621      	mov	r1, r4
 8006a2c:	4638      	mov	r0, r7
 8006a2e:	f7ff ffa5 	bl	800697c <_Bfree>
 8006a32:	4644      	mov	r4, r8
 8006a34:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006a38:	3501      	adds	r5, #1
 8006a3a:	615e      	str	r6, [r3, #20]
 8006a3c:	6125      	str	r5, [r4, #16]
 8006a3e:	4620      	mov	r0, r4
 8006a40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006a44:	080090da 	.word	0x080090da
 8006a48:	080090eb 	.word	0x080090eb

08006a4c <__hi0bits>:
 8006a4c:	4603      	mov	r3, r0
 8006a4e:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8006a52:	bf3a      	itte	cc
 8006a54:	0403      	lslcc	r3, r0, #16
 8006a56:	2010      	movcc	r0, #16
 8006a58:	2000      	movcs	r0, #0
 8006a5a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006a5e:	bf3c      	itt	cc
 8006a60:	021b      	lslcc	r3, r3, #8
 8006a62:	3008      	addcc	r0, #8
 8006a64:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006a68:	bf3c      	itt	cc
 8006a6a:	011b      	lslcc	r3, r3, #4
 8006a6c:	3004      	addcc	r0, #4
 8006a6e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006a72:	bf3c      	itt	cc
 8006a74:	009b      	lslcc	r3, r3, #2
 8006a76:	3002      	addcc	r0, #2
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	db05      	blt.n	8006a88 <__hi0bits+0x3c>
 8006a7c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8006a80:	f100 0001 	add.w	r0, r0, #1
 8006a84:	bf08      	it	eq
 8006a86:	2020      	moveq	r0, #32
 8006a88:	4770      	bx	lr

08006a8a <__lo0bits>:
 8006a8a:	6803      	ldr	r3, [r0, #0]
 8006a8c:	4602      	mov	r2, r0
 8006a8e:	f013 0007 	ands.w	r0, r3, #7
 8006a92:	d00b      	beq.n	8006aac <__lo0bits+0x22>
 8006a94:	07d9      	lsls	r1, r3, #31
 8006a96:	d421      	bmi.n	8006adc <__lo0bits+0x52>
 8006a98:	0798      	lsls	r0, r3, #30
 8006a9a:	bf49      	itett	mi
 8006a9c:	085b      	lsrmi	r3, r3, #1
 8006a9e:	089b      	lsrpl	r3, r3, #2
 8006aa0:	2001      	movmi	r0, #1
 8006aa2:	6013      	strmi	r3, [r2, #0]
 8006aa4:	bf5c      	itt	pl
 8006aa6:	2002      	movpl	r0, #2
 8006aa8:	6013      	strpl	r3, [r2, #0]
 8006aaa:	4770      	bx	lr
 8006aac:	b299      	uxth	r1, r3
 8006aae:	b909      	cbnz	r1, 8006ab4 <__lo0bits+0x2a>
 8006ab0:	2010      	movs	r0, #16
 8006ab2:	0c1b      	lsrs	r3, r3, #16
 8006ab4:	b2d9      	uxtb	r1, r3
 8006ab6:	b909      	cbnz	r1, 8006abc <__lo0bits+0x32>
 8006ab8:	3008      	adds	r0, #8
 8006aba:	0a1b      	lsrs	r3, r3, #8
 8006abc:	0719      	lsls	r1, r3, #28
 8006abe:	bf04      	itt	eq
 8006ac0:	091b      	lsreq	r3, r3, #4
 8006ac2:	3004      	addeq	r0, #4
 8006ac4:	0799      	lsls	r1, r3, #30
 8006ac6:	bf04      	itt	eq
 8006ac8:	089b      	lsreq	r3, r3, #2
 8006aca:	3002      	addeq	r0, #2
 8006acc:	07d9      	lsls	r1, r3, #31
 8006ace:	d403      	bmi.n	8006ad8 <__lo0bits+0x4e>
 8006ad0:	085b      	lsrs	r3, r3, #1
 8006ad2:	f100 0001 	add.w	r0, r0, #1
 8006ad6:	d003      	beq.n	8006ae0 <__lo0bits+0x56>
 8006ad8:	6013      	str	r3, [r2, #0]
 8006ada:	4770      	bx	lr
 8006adc:	2000      	movs	r0, #0
 8006ade:	4770      	bx	lr
 8006ae0:	2020      	movs	r0, #32
 8006ae2:	4770      	bx	lr

08006ae4 <__i2b>:
 8006ae4:	b510      	push	{r4, lr}
 8006ae6:	460c      	mov	r4, r1
 8006ae8:	2101      	movs	r1, #1
 8006aea:	f7ff ff07 	bl	80068fc <_Balloc>
 8006aee:	4602      	mov	r2, r0
 8006af0:	b928      	cbnz	r0, 8006afe <__i2b+0x1a>
 8006af2:	f240 1145 	movw	r1, #325	@ 0x145
 8006af6:	4b04      	ldr	r3, [pc, #16]	@ (8006b08 <__i2b+0x24>)
 8006af8:	4804      	ldr	r0, [pc, #16]	@ (8006b0c <__i2b+0x28>)
 8006afa:	f000 fcb1 	bl	8007460 <__assert_func>
 8006afe:	2301      	movs	r3, #1
 8006b00:	6144      	str	r4, [r0, #20]
 8006b02:	6103      	str	r3, [r0, #16]
 8006b04:	bd10      	pop	{r4, pc}
 8006b06:	bf00      	nop
 8006b08:	080090da 	.word	0x080090da
 8006b0c:	080090eb 	.word	0x080090eb

08006b10 <__multiply>:
 8006b10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b14:	4617      	mov	r7, r2
 8006b16:	690a      	ldr	r2, [r1, #16]
 8006b18:	693b      	ldr	r3, [r7, #16]
 8006b1a:	4689      	mov	r9, r1
 8006b1c:	429a      	cmp	r2, r3
 8006b1e:	bfa2      	ittt	ge
 8006b20:	463b      	movge	r3, r7
 8006b22:	460f      	movge	r7, r1
 8006b24:	4699      	movge	r9, r3
 8006b26:	693d      	ldr	r5, [r7, #16]
 8006b28:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8006b2c:	68bb      	ldr	r3, [r7, #8]
 8006b2e:	6879      	ldr	r1, [r7, #4]
 8006b30:	eb05 060a 	add.w	r6, r5, sl
 8006b34:	42b3      	cmp	r3, r6
 8006b36:	b085      	sub	sp, #20
 8006b38:	bfb8      	it	lt
 8006b3a:	3101      	addlt	r1, #1
 8006b3c:	f7ff fede 	bl	80068fc <_Balloc>
 8006b40:	b930      	cbnz	r0, 8006b50 <__multiply+0x40>
 8006b42:	4602      	mov	r2, r0
 8006b44:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8006b48:	4b40      	ldr	r3, [pc, #256]	@ (8006c4c <__multiply+0x13c>)
 8006b4a:	4841      	ldr	r0, [pc, #260]	@ (8006c50 <__multiply+0x140>)
 8006b4c:	f000 fc88 	bl	8007460 <__assert_func>
 8006b50:	f100 0414 	add.w	r4, r0, #20
 8006b54:	4623      	mov	r3, r4
 8006b56:	2200      	movs	r2, #0
 8006b58:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8006b5c:	4573      	cmp	r3, lr
 8006b5e:	d320      	bcc.n	8006ba2 <__multiply+0x92>
 8006b60:	f107 0814 	add.w	r8, r7, #20
 8006b64:	f109 0114 	add.w	r1, r9, #20
 8006b68:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8006b6c:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8006b70:	9302      	str	r3, [sp, #8]
 8006b72:	1beb      	subs	r3, r5, r7
 8006b74:	3b15      	subs	r3, #21
 8006b76:	f023 0303 	bic.w	r3, r3, #3
 8006b7a:	3304      	adds	r3, #4
 8006b7c:	3715      	adds	r7, #21
 8006b7e:	42bd      	cmp	r5, r7
 8006b80:	bf38      	it	cc
 8006b82:	2304      	movcc	r3, #4
 8006b84:	9301      	str	r3, [sp, #4]
 8006b86:	9b02      	ldr	r3, [sp, #8]
 8006b88:	9103      	str	r1, [sp, #12]
 8006b8a:	428b      	cmp	r3, r1
 8006b8c:	d80c      	bhi.n	8006ba8 <__multiply+0x98>
 8006b8e:	2e00      	cmp	r6, #0
 8006b90:	dd03      	ble.n	8006b9a <__multiply+0x8a>
 8006b92:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	d055      	beq.n	8006c46 <__multiply+0x136>
 8006b9a:	6106      	str	r6, [r0, #16]
 8006b9c:	b005      	add	sp, #20
 8006b9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ba2:	f843 2b04 	str.w	r2, [r3], #4
 8006ba6:	e7d9      	b.n	8006b5c <__multiply+0x4c>
 8006ba8:	f8b1 a000 	ldrh.w	sl, [r1]
 8006bac:	f1ba 0f00 	cmp.w	sl, #0
 8006bb0:	d01f      	beq.n	8006bf2 <__multiply+0xe2>
 8006bb2:	46c4      	mov	ip, r8
 8006bb4:	46a1      	mov	r9, r4
 8006bb6:	2700      	movs	r7, #0
 8006bb8:	f85c 2b04 	ldr.w	r2, [ip], #4
 8006bbc:	f8d9 3000 	ldr.w	r3, [r9]
 8006bc0:	fa1f fb82 	uxth.w	fp, r2
 8006bc4:	b29b      	uxth	r3, r3
 8006bc6:	fb0a 330b 	mla	r3, sl, fp, r3
 8006bca:	443b      	add	r3, r7
 8006bcc:	f8d9 7000 	ldr.w	r7, [r9]
 8006bd0:	0c12      	lsrs	r2, r2, #16
 8006bd2:	0c3f      	lsrs	r7, r7, #16
 8006bd4:	fb0a 7202 	mla	r2, sl, r2, r7
 8006bd8:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8006bdc:	b29b      	uxth	r3, r3
 8006bde:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006be2:	4565      	cmp	r5, ip
 8006be4:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8006be8:	f849 3b04 	str.w	r3, [r9], #4
 8006bec:	d8e4      	bhi.n	8006bb8 <__multiply+0xa8>
 8006bee:	9b01      	ldr	r3, [sp, #4]
 8006bf0:	50e7      	str	r7, [r4, r3]
 8006bf2:	9b03      	ldr	r3, [sp, #12]
 8006bf4:	3104      	adds	r1, #4
 8006bf6:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8006bfa:	f1b9 0f00 	cmp.w	r9, #0
 8006bfe:	d020      	beq.n	8006c42 <__multiply+0x132>
 8006c00:	4647      	mov	r7, r8
 8006c02:	46a4      	mov	ip, r4
 8006c04:	f04f 0a00 	mov.w	sl, #0
 8006c08:	6823      	ldr	r3, [r4, #0]
 8006c0a:	f8b7 b000 	ldrh.w	fp, [r7]
 8006c0e:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8006c12:	b29b      	uxth	r3, r3
 8006c14:	fb09 220b 	mla	r2, r9, fp, r2
 8006c18:	4452      	add	r2, sl
 8006c1a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006c1e:	f84c 3b04 	str.w	r3, [ip], #4
 8006c22:	f857 3b04 	ldr.w	r3, [r7], #4
 8006c26:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006c2a:	f8bc 3000 	ldrh.w	r3, [ip]
 8006c2e:	42bd      	cmp	r5, r7
 8006c30:	fb09 330a 	mla	r3, r9, sl, r3
 8006c34:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8006c38:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006c3c:	d8e5      	bhi.n	8006c0a <__multiply+0xfa>
 8006c3e:	9a01      	ldr	r2, [sp, #4]
 8006c40:	50a3      	str	r3, [r4, r2]
 8006c42:	3404      	adds	r4, #4
 8006c44:	e79f      	b.n	8006b86 <__multiply+0x76>
 8006c46:	3e01      	subs	r6, #1
 8006c48:	e7a1      	b.n	8006b8e <__multiply+0x7e>
 8006c4a:	bf00      	nop
 8006c4c:	080090da 	.word	0x080090da
 8006c50:	080090eb 	.word	0x080090eb

08006c54 <__pow5mult>:
 8006c54:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006c58:	4615      	mov	r5, r2
 8006c5a:	f012 0203 	ands.w	r2, r2, #3
 8006c5e:	4607      	mov	r7, r0
 8006c60:	460e      	mov	r6, r1
 8006c62:	d007      	beq.n	8006c74 <__pow5mult+0x20>
 8006c64:	4c25      	ldr	r4, [pc, #148]	@ (8006cfc <__pow5mult+0xa8>)
 8006c66:	3a01      	subs	r2, #1
 8006c68:	2300      	movs	r3, #0
 8006c6a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006c6e:	f7ff fea7 	bl	80069c0 <__multadd>
 8006c72:	4606      	mov	r6, r0
 8006c74:	10ad      	asrs	r5, r5, #2
 8006c76:	d03d      	beq.n	8006cf4 <__pow5mult+0xa0>
 8006c78:	69fc      	ldr	r4, [r7, #28]
 8006c7a:	b97c      	cbnz	r4, 8006c9c <__pow5mult+0x48>
 8006c7c:	2010      	movs	r0, #16
 8006c7e:	f7ff fd87 	bl	8006790 <malloc>
 8006c82:	4602      	mov	r2, r0
 8006c84:	61f8      	str	r0, [r7, #28]
 8006c86:	b928      	cbnz	r0, 8006c94 <__pow5mult+0x40>
 8006c88:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8006c8c:	4b1c      	ldr	r3, [pc, #112]	@ (8006d00 <__pow5mult+0xac>)
 8006c8e:	481d      	ldr	r0, [pc, #116]	@ (8006d04 <__pow5mult+0xb0>)
 8006c90:	f000 fbe6 	bl	8007460 <__assert_func>
 8006c94:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006c98:	6004      	str	r4, [r0, #0]
 8006c9a:	60c4      	str	r4, [r0, #12]
 8006c9c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8006ca0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006ca4:	b94c      	cbnz	r4, 8006cba <__pow5mult+0x66>
 8006ca6:	f240 2171 	movw	r1, #625	@ 0x271
 8006caa:	4638      	mov	r0, r7
 8006cac:	f7ff ff1a 	bl	8006ae4 <__i2b>
 8006cb0:	2300      	movs	r3, #0
 8006cb2:	4604      	mov	r4, r0
 8006cb4:	f8c8 0008 	str.w	r0, [r8, #8]
 8006cb8:	6003      	str	r3, [r0, #0]
 8006cba:	f04f 0900 	mov.w	r9, #0
 8006cbe:	07eb      	lsls	r3, r5, #31
 8006cc0:	d50a      	bpl.n	8006cd8 <__pow5mult+0x84>
 8006cc2:	4631      	mov	r1, r6
 8006cc4:	4622      	mov	r2, r4
 8006cc6:	4638      	mov	r0, r7
 8006cc8:	f7ff ff22 	bl	8006b10 <__multiply>
 8006ccc:	4680      	mov	r8, r0
 8006cce:	4631      	mov	r1, r6
 8006cd0:	4638      	mov	r0, r7
 8006cd2:	f7ff fe53 	bl	800697c <_Bfree>
 8006cd6:	4646      	mov	r6, r8
 8006cd8:	106d      	asrs	r5, r5, #1
 8006cda:	d00b      	beq.n	8006cf4 <__pow5mult+0xa0>
 8006cdc:	6820      	ldr	r0, [r4, #0]
 8006cde:	b938      	cbnz	r0, 8006cf0 <__pow5mult+0x9c>
 8006ce0:	4622      	mov	r2, r4
 8006ce2:	4621      	mov	r1, r4
 8006ce4:	4638      	mov	r0, r7
 8006ce6:	f7ff ff13 	bl	8006b10 <__multiply>
 8006cea:	6020      	str	r0, [r4, #0]
 8006cec:	f8c0 9000 	str.w	r9, [r0]
 8006cf0:	4604      	mov	r4, r0
 8006cf2:	e7e4      	b.n	8006cbe <__pow5mult+0x6a>
 8006cf4:	4630      	mov	r0, r6
 8006cf6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006cfa:	bf00      	nop
 8006cfc:	0800919c 	.word	0x0800919c
 8006d00:	0800906b 	.word	0x0800906b
 8006d04:	080090eb 	.word	0x080090eb

08006d08 <__lshift>:
 8006d08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006d0c:	460c      	mov	r4, r1
 8006d0e:	4607      	mov	r7, r0
 8006d10:	4691      	mov	r9, r2
 8006d12:	6923      	ldr	r3, [r4, #16]
 8006d14:	6849      	ldr	r1, [r1, #4]
 8006d16:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006d1a:	68a3      	ldr	r3, [r4, #8]
 8006d1c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006d20:	f108 0601 	add.w	r6, r8, #1
 8006d24:	42b3      	cmp	r3, r6
 8006d26:	db0b      	blt.n	8006d40 <__lshift+0x38>
 8006d28:	4638      	mov	r0, r7
 8006d2a:	f7ff fde7 	bl	80068fc <_Balloc>
 8006d2e:	4605      	mov	r5, r0
 8006d30:	b948      	cbnz	r0, 8006d46 <__lshift+0x3e>
 8006d32:	4602      	mov	r2, r0
 8006d34:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8006d38:	4b27      	ldr	r3, [pc, #156]	@ (8006dd8 <__lshift+0xd0>)
 8006d3a:	4828      	ldr	r0, [pc, #160]	@ (8006ddc <__lshift+0xd4>)
 8006d3c:	f000 fb90 	bl	8007460 <__assert_func>
 8006d40:	3101      	adds	r1, #1
 8006d42:	005b      	lsls	r3, r3, #1
 8006d44:	e7ee      	b.n	8006d24 <__lshift+0x1c>
 8006d46:	2300      	movs	r3, #0
 8006d48:	f100 0114 	add.w	r1, r0, #20
 8006d4c:	f100 0210 	add.w	r2, r0, #16
 8006d50:	4618      	mov	r0, r3
 8006d52:	4553      	cmp	r3, sl
 8006d54:	db33      	blt.n	8006dbe <__lshift+0xb6>
 8006d56:	6920      	ldr	r0, [r4, #16]
 8006d58:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006d5c:	f104 0314 	add.w	r3, r4, #20
 8006d60:	f019 091f 	ands.w	r9, r9, #31
 8006d64:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006d68:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006d6c:	d02b      	beq.n	8006dc6 <__lshift+0xbe>
 8006d6e:	468a      	mov	sl, r1
 8006d70:	2200      	movs	r2, #0
 8006d72:	f1c9 0e20 	rsb	lr, r9, #32
 8006d76:	6818      	ldr	r0, [r3, #0]
 8006d78:	fa00 f009 	lsl.w	r0, r0, r9
 8006d7c:	4310      	orrs	r0, r2
 8006d7e:	f84a 0b04 	str.w	r0, [sl], #4
 8006d82:	f853 2b04 	ldr.w	r2, [r3], #4
 8006d86:	459c      	cmp	ip, r3
 8006d88:	fa22 f20e 	lsr.w	r2, r2, lr
 8006d8c:	d8f3      	bhi.n	8006d76 <__lshift+0x6e>
 8006d8e:	ebac 0304 	sub.w	r3, ip, r4
 8006d92:	3b15      	subs	r3, #21
 8006d94:	f023 0303 	bic.w	r3, r3, #3
 8006d98:	3304      	adds	r3, #4
 8006d9a:	f104 0015 	add.w	r0, r4, #21
 8006d9e:	4560      	cmp	r0, ip
 8006da0:	bf88      	it	hi
 8006da2:	2304      	movhi	r3, #4
 8006da4:	50ca      	str	r2, [r1, r3]
 8006da6:	b10a      	cbz	r2, 8006dac <__lshift+0xa4>
 8006da8:	f108 0602 	add.w	r6, r8, #2
 8006dac:	3e01      	subs	r6, #1
 8006dae:	4638      	mov	r0, r7
 8006db0:	4621      	mov	r1, r4
 8006db2:	612e      	str	r6, [r5, #16]
 8006db4:	f7ff fde2 	bl	800697c <_Bfree>
 8006db8:	4628      	mov	r0, r5
 8006dba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006dbe:	f842 0f04 	str.w	r0, [r2, #4]!
 8006dc2:	3301      	adds	r3, #1
 8006dc4:	e7c5      	b.n	8006d52 <__lshift+0x4a>
 8006dc6:	3904      	subs	r1, #4
 8006dc8:	f853 2b04 	ldr.w	r2, [r3], #4
 8006dcc:	459c      	cmp	ip, r3
 8006dce:	f841 2f04 	str.w	r2, [r1, #4]!
 8006dd2:	d8f9      	bhi.n	8006dc8 <__lshift+0xc0>
 8006dd4:	e7ea      	b.n	8006dac <__lshift+0xa4>
 8006dd6:	bf00      	nop
 8006dd8:	080090da 	.word	0x080090da
 8006ddc:	080090eb 	.word	0x080090eb

08006de0 <__mcmp>:
 8006de0:	4603      	mov	r3, r0
 8006de2:	690a      	ldr	r2, [r1, #16]
 8006de4:	6900      	ldr	r0, [r0, #16]
 8006de6:	b530      	push	{r4, r5, lr}
 8006de8:	1a80      	subs	r0, r0, r2
 8006dea:	d10e      	bne.n	8006e0a <__mcmp+0x2a>
 8006dec:	3314      	adds	r3, #20
 8006dee:	3114      	adds	r1, #20
 8006df0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8006df4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8006df8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006dfc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006e00:	4295      	cmp	r5, r2
 8006e02:	d003      	beq.n	8006e0c <__mcmp+0x2c>
 8006e04:	d205      	bcs.n	8006e12 <__mcmp+0x32>
 8006e06:	f04f 30ff 	mov.w	r0, #4294967295
 8006e0a:	bd30      	pop	{r4, r5, pc}
 8006e0c:	42a3      	cmp	r3, r4
 8006e0e:	d3f3      	bcc.n	8006df8 <__mcmp+0x18>
 8006e10:	e7fb      	b.n	8006e0a <__mcmp+0x2a>
 8006e12:	2001      	movs	r0, #1
 8006e14:	e7f9      	b.n	8006e0a <__mcmp+0x2a>
	...

08006e18 <__mdiff>:
 8006e18:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e1c:	4689      	mov	r9, r1
 8006e1e:	4606      	mov	r6, r0
 8006e20:	4611      	mov	r1, r2
 8006e22:	4648      	mov	r0, r9
 8006e24:	4614      	mov	r4, r2
 8006e26:	f7ff ffdb 	bl	8006de0 <__mcmp>
 8006e2a:	1e05      	subs	r5, r0, #0
 8006e2c:	d112      	bne.n	8006e54 <__mdiff+0x3c>
 8006e2e:	4629      	mov	r1, r5
 8006e30:	4630      	mov	r0, r6
 8006e32:	f7ff fd63 	bl	80068fc <_Balloc>
 8006e36:	4602      	mov	r2, r0
 8006e38:	b928      	cbnz	r0, 8006e46 <__mdiff+0x2e>
 8006e3a:	f240 2137 	movw	r1, #567	@ 0x237
 8006e3e:	4b3e      	ldr	r3, [pc, #248]	@ (8006f38 <__mdiff+0x120>)
 8006e40:	483e      	ldr	r0, [pc, #248]	@ (8006f3c <__mdiff+0x124>)
 8006e42:	f000 fb0d 	bl	8007460 <__assert_func>
 8006e46:	2301      	movs	r3, #1
 8006e48:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006e4c:	4610      	mov	r0, r2
 8006e4e:	b003      	add	sp, #12
 8006e50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e54:	bfbc      	itt	lt
 8006e56:	464b      	movlt	r3, r9
 8006e58:	46a1      	movlt	r9, r4
 8006e5a:	4630      	mov	r0, r6
 8006e5c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8006e60:	bfba      	itte	lt
 8006e62:	461c      	movlt	r4, r3
 8006e64:	2501      	movlt	r5, #1
 8006e66:	2500      	movge	r5, #0
 8006e68:	f7ff fd48 	bl	80068fc <_Balloc>
 8006e6c:	4602      	mov	r2, r0
 8006e6e:	b918      	cbnz	r0, 8006e78 <__mdiff+0x60>
 8006e70:	f240 2145 	movw	r1, #581	@ 0x245
 8006e74:	4b30      	ldr	r3, [pc, #192]	@ (8006f38 <__mdiff+0x120>)
 8006e76:	e7e3      	b.n	8006e40 <__mdiff+0x28>
 8006e78:	f100 0b14 	add.w	fp, r0, #20
 8006e7c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8006e80:	f109 0310 	add.w	r3, r9, #16
 8006e84:	60c5      	str	r5, [r0, #12]
 8006e86:	f04f 0c00 	mov.w	ip, #0
 8006e8a:	f109 0514 	add.w	r5, r9, #20
 8006e8e:	46d9      	mov	r9, fp
 8006e90:	6926      	ldr	r6, [r4, #16]
 8006e92:	f104 0e14 	add.w	lr, r4, #20
 8006e96:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8006e9a:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8006e9e:	9301      	str	r3, [sp, #4]
 8006ea0:	9b01      	ldr	r3, [sp, #4]
 8006ea2:	f85e 0b04 	ldr.w	r0, [lr], #4
 8006ea6:	f853 af04 	ldr.w	sl, [r3, #4]!
 8006eaa:	b281      	uxth	r1, r0
 8006eac:	9301      	str	r3, [sp, #4]
 8006eae:	fa1f f38a 	uxth.w	r3, sl
 8006eb2:	1a5b      	subs	r3, r3, r1
 8006eb4:	0c00      	lsrs	r0, r0, #16
 8006eb6:	4463      	add	r3, ip
 8006eb8:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8006ebc:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8006ec0:	b29b      	uxth	r3, r3
 8006ec2:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8006ec6:	4576      	cmp	r6, lr
 8006ec8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006ecc:	f849 3b04 	str.w	r3, [r9], #4
 8006ed0:	d8e6      	bhi.n	8006ea0 <__mdiff+0x88>
 8006ed2:	1b33      	subs	r3, r6, r4
 8006ed4:	3b15      	subs	r3, #21
 8006ed6:	f023 0303 	bic.w	r3, r3, #3
 8006eda:	3415      	adds	r4, #21
 8006edc:	3304      	adds	r3, #4
 8006ede:	42a6      	cmp	r6, r4
 8006ee0:	bf38      	it	cc
 8006ee2:	2304      	movcc	r3, #4
 8006ee4:	441d      	add	r5, r3
 8006ee6:	445b      	add	r3, fp
 8006ee8:	461e      	mov	r6, r3
 8006eea:	462c      	mov	r4, r5
 8006eec:	4544      	cmp	r4, r8
 8006eee:	d30e      	bcc.n	8006f0e <__mdiff+0xf6>
 8006ef0:	f108 0103 	add.w	r1, r8, #3
 8006ef4:	1b49      	subs	r1, r1, r5
 8006ef6:	f021 0103 	bic.w	r1, r1, #3
 8006efa:	3d03      	subs	r5, #3
 8006efc:	45a8      	cmp	r8, r5
 8006efe:	bf38      	it	cc
 8006f00:	2100      	movcc	r1, #0
 8006f02:	440b      	add	r3, r1
 8006f04:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006f08:	b199      	cbz	r1, 8006f32 <__mdiff+0x11a>
 8006f0a:	6117      	str	r7, [r2, #16]
 8006f0c:	e79e      	b.n	8006e4c <__mdiff+0x34>
 8006f0e:	46e6      	mov	lr, ip
 8006f10:	f854 1b04 	ldr.w	r1, [r4], #4
 8006f14:	fa1f fc81 	uxth.w	ip, r1
 8006f18:	44f4      	add	ip, lr
 8006f1a:	0c08      	lsrs	r0, r1, #16
 8006f1c:	4471      	add	r1, lr
 8006f1e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8006f22:	b289      	uxth	r1, r1
 8006f24:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8006f28:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006f2c:	f846 1b04 	str.w	r1, [r6], #4
 8006f30:	e7dc      	b.n	8006eec <__mdiff+0xd4>
 8006f32:	3f01      	subs	r7, #1
 8006f34:	e7e6      	b.n	8006f04 <__mdiff+0xec>
 8006f36:	bf00      	nop
 8006f38:	080090da 	.word	0x080090da
 8006f3c:	080090eb 	.word	0x080090eb

08006f40 <__d2b>:
 8006f40:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8006f44:	2101      	movs	r1, #1
 8006f46:	4690      	mov	r8, r2
 8006f48:	4699      	mov	r9, r3
 8006f4a:	9e08      	ldr	r6, [sp, #32]
 8006f4c:	f7ff fcd6 	bl	80068fc <_Balloc>
 8006f50:	4604      	mov	r4, r0
 8006f52:	b930      	cbnz	r0, 8006f62 <__d2b+0x22>
 8006f54:	4602      	mov	r2, r0
 8006f56:	f240 310f 	movw	r1, #783	@ 0x30f
 8006f5a:	4b23      	ldr	r3, [pc, #140]	@ (8006fe8 <__d2b+0xa8>)
 8006f5c:	4823      	ldr	r0, [pc, #140]	@ (8006fec <__d2b+0xac>)
 8006f5e:	f000 fa7f 	bl	8007460 <__assert_func>
 8006f62:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8006f66:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006f6a:	b10d      	cbz	r5, 8006f70 <__d2b+0x30>
 8006f6c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006f70:	9301      	str	r3, [sp, #4]
 8006f72:	f1b8 0300 	subs.w	r3, r8, #0
 8006f76:	d024      	beq.n	8006fc2 <__d2b+0x82>
 8006f78:	4668      	mov	r0, sp
 8006f7a:	9300      	str	r3, [sp, #0]
 8006f7c:	f7ff fd85 	bl	8006a8a <__lo0bits>
 8006f80:	e9dd 1200 	ldrd	r1, r2, [sp]
 8006f84:	b1d8      	cbz	r0, 8006fbe <__d2b+0x7e>
 8006f86:	f1c0 0320 	rsb	r3, r0, #32
 8006f8a:	fa02 f303 	lsl.w	r3, r2, r3
 8006f8e:	430b      	orrs	r3, r1
 8006f90:	40c2      	lsrs	r2, r0
 8006f92:	6163      	str	r3, [r4, #20]
 8006f94:	9201      	str	r2, [sp, #4]
 8006f96:	9b01      	ldr	r3, [sp, #4]
 8006f98:	2b00      	cmp	r3, #0
 8006f9a:	bf0c      	ite	eq
 8006f9c:	2201      	moveq	r2, #1
 8006f9e:	2202      	movne	r2, #2
 8006fa0:	61a3      	str	r3, [r4, #24]
 8006fa2:	6122      	str	r2, [r4, #16]
 8006fa4:	b1ad      	cbz	r5, 8006fd2 <__d2b+0x92>
 8006fa6:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8006faa:	4405      	add	r5, r0
 8006fac:	6035      	str	r5, [r6, #0]
 8006fae:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8006fb2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006fb4:	6018      	str	r0, [r3, #0]
 8006fb6:	4620      	mov	r0, r4
 8006fb8:	b002      	add	sp, #8
 8006fba:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8006fbe:	6161      	str	r1, [r4, #20]
 8006fc0:	e7e9      	b.n	8006f96 <__d2b+0x56>
 8006fc2:	a801      	add	r0, sp, #4
 8006fc4:	f7ff fd61 	bl	8006a8a <__lo0bits>
 8006fc8:	9b01      	ldr	r3, [sp, #4]
 8006fca:	2201      	movs	r2, #1
 8006fcc:	6163      	str	r3, [r4, #20]
 8006fce:	3020      	adds	r0, #32
 8006fd0:	e7e7      	b.n	8006fa2 <__d2b+0x62>
 8006fd2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8006fd6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006fda:	6030      	str	r0, [r6, #0]
 8006fdc:	6918      	ldr	r0, [r3, #16]
 8006fde:	f7ff fd35 	bl	8006a4c <__hi0bits>
 8006fe2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006fe6:	e7e4      	b.n	8006fb2 <__d2b+0x72>
 8006fe8:	080090da 	.word	0x080090da
 8006fec:	080090eb 	.word	0x080090eb

08006ff0 <__ssputs_r>:
 8006ff0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006ff4:	461f      	mov	r7, r3
 8006ff6:	688e      	ldr	r6, [r1, #8]
 8006ff8:	4682      	mov	sl, r0
 8006ffa:	42be      	cmp	r6, r7
 8006ffc:	460c      	mov	r4, r1
 8006ffe:	4690      	mov	r8, r2
 8007000:	680b      	ldr	r3, [r1, #0]
 8007002:	d82d      	bhi.n	8007060 <__ssputs_r+0x70>
 8007004:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007008:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800700c:	d026      	beq.n	800705c <__ssputs_r+0x6c>
 800700e:	6965      	ldr	r5, [r4, #20]
 8007010:	6909      	ldr	r1, [r1, #16]
 8007012:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007016:	eba3 0901 	sub.w	r9, r3, r1
 800701a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800701e:	1c7b      	adds	r3, r7, #1
 8007020:	444b      	add	r3, r9
 8007022:	106d      	asrs	r5, r5, #1
 8007024:	429d      	cmp	r5, r3
 8007026:	bf38      	it	cc
 8007028:	461d      	movcc	r5, r3
 800702a:	0553      	lsls	r3, r2, #21
 800702c:	d527      	bpl.n	800707e <__ssputs_r+0x8e>
 800702e:	4629      	mov	r1, r5
 8007030:	f7ff fbd8 	bl	80067e4 <_malloc_r>
 8007034:	4606      	mov	r6, r0
 8007036:	b360      	cbz	r0, 8007092 <__ssputs_r+0xa2>
 8007038:	464a      	mov	r2, r9
 800703a:	6921      	ldr	r1, [r4, #16]
 800703c:	f000 fa02 	bl	8007444 <memcpy>
 8007040:	89a3      	ldrh	r3, [r4, #12]
 8007042:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8007046:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800704a:	81a3      	strh	r3, [r4, #12]
 800704c:	6126      	str	r6, [r4, #16]
 800704e:	444e      	add	r6, r9
 8007050:	6026      	str	r6, [r4, #0]
 8007052:	463e      	mov	r6, r7
 8007054:	6165      	str	r5, [r4, #20]
 8007056:	eba5 0509 	sub.w	r5, r5, r9
 800705a:	60a5      	str	r5, [r4, #8]
 800705c:	42be      	cmp	r6, r7
 800705e:	d900      	bls.n	8007062 <__ssputs_r+0x72>
 8007060:	463e      	mov	r6, r7
 8007062:	4632      	mov	r2, r6
 8007064:	4641      	mov	r1, r8
 8007066:	6820      	ldr	r0, [r4, #0]
 8007068:	f000 f9c2 	bl	80073f0 <memmove>
 800706c:	2000      	movs	r0, #0
 800706e:	68a3      	ldr	r3, [r4, #8]
 8007070:	1b9b      	subs	r3, r3, r6
 8007072:	60a3      	str	r3, [r4, #8]
 8007074:	6823      	ldr	r3, [r4, #0]
 8007076:	4433      	add	r3, r6
 8007078:	6023      	str	r3, [r4, #0]
 800707a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800707e:	462a      	mov	r2, r5
 8007080:	f000 fa32 	bl	80074e8 <_realloc_r>
 8007084:	4606      	mov	r6, r0
 8007086:	2800      	cmp	r0, #0
 8007088:	d1e0      	bne.n	800704c <__ssputs_r+0x5c>
 800708a:	4650      	mov	r0, sl
 800708c:	6921      	ldr	r1, [r4, #16]
 800708e:	f7ff fb37 	bl	8006700 <_free_r>
 8007092:	230c      	movs	r3, #12
 8007094:	f8ca 3000 	str.w	r3, [sl]
 8007098:	89a3      	ldrh	r3, [r4, #12]
 800709a:	f04f 30ff 	mov.w	r0, #4294967295
 800709e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80070a2:	81a3      	strh	r3, [r4, #12]
 80070a4:	e7e9      	b.n	800707a <__ssputs_r+0x8a>
	...

080070a8 <_svfiprintf_r>:
 80070a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80070ac:	4698      	mov	r8, r3
 80070ae:	898b      	ldrh	r3, [r1, #12]
 80070b0:	4607      	mov	r7, r0
 80070b2:	061b      	lsls	r3, r3, #24
 80070b4:	460d      	mov	r5, r1
 80070b6:	4614      	mov	r4, r2
 80070b8:	b09d      	sub	sp, #116	@ 0x74
 80070ba:	d510      	bpl.n	80070de <_svfiprintf_r+0x36>
 80070bc:	690b      	ldr	r3, [r1, #16]
 80070be:	b973      	cbnz	r3, 80070de <_svfiprintf_r+0x36>
 80070c0:	2140      	movs	r1, #64	@ 0x40
 80070c2:	f7ff fb8f 	bl	80067e4 <_malloc_r>
 80070c6:	6028      	str	r0, [r5, #0]
 80070c8:	6128      	str	r0, [r5, #16]
 80070ca:	b930      	cbnz	r0, 80070da <_svfiprintf_r+0x32>
 80070cc:	230c      	movs	r3, #12
 80070ce:	603b      	str	r3, [r7, #0]
 80070d0:	f04f 30ff 	mov.w	r0, #4294967295
 80070d4:	b01d      	add	sp, #116	@ 0x74
 80070d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80070da:	2340      	movs	r3, #64	@ 0x40
 80070dc:	616b      	str	r3, [r5, #20]
 80070de:	2300      	movs	r3, #0
 80070e0:	9309      	str	r3, [sp, #36]	@ 0x24
 80070e2:	2320      	movs	r3, #32
 80070e4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80070e8:	2330      	movs	r3, #48	@ 0x30
 80070ea:	f04f 0901 	mov.w	r9, #1
 80070ee:	f8cd 800c 	str.w	r8, [sp, #12]
 80070f2:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 800728c <_svfiprintf_r+0x1e4>
 80070f6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80070fa:	4623      	mov	r3, r4
 80070fc:	469a      	mov	sl, r3
 80070fe:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007102:	b10a      	cbz	r2, 8007108 <_svfiprintf_r+0x60>
 8007104:	2a25      	cmp	r2, #37	@ 0x25
 8007106:	d1f9      	bne.n	80070fc <_svfiprintf_r+0x54>
 8007108:	ebba 0b04 	subs.w	fp, sl, r4
 800710c:	d00b      	beq.n	8007126 <_svfiprintf_r+0x7e>
 800710e:	465b      	mov	r3, fp
 8007110:	4622      	mov	r2, r4
 8007112:	4629      	mov	r1, r5
 8007114:	4638      	mov	r0, r7
 8007116:	f7ff ff6b 	bl	8006ff0 <__ssputs_r>
 800711a:	3001      	adds	r0, #1
 800711c:	f000 80a7 	beq.w	800726e <_svfiprintf_r+0x1c6>
 8007120:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007122:	445a      	add	r2, fp
 8007124:	9209      	str	r2, [sp, #36]	@ 0x24
 8007126:	f89a 3000 	ldrb.w	r3, [sl]
 800712a:	2b00      	cmp	r3, #0
 800712c:	f000 809f 	beq.w	800726e <_svfiprintf_r+0x1c6>
 8007130:	2300      	movs	r3, #0
 8007132:	f04f 32ff 	mov.w	r2, #4294967295
 8007136:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800713a:	f10a 0a01 	add.w	sl, sl, #1
 800713e:	9304      	str	r3, [sp, #16]
 8007140:	9307      	str	r3, [sp, #28]
 8007142:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007146:	931a      	str	r3, [sp, #104]	@ 0x68
 8007148:	4654      	mov	r4, sl
 800714a:	2205      	movs	r2, #5
 800714c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007150:	484e      	ldr	r0, [pc, #312]	@ (800728c <_svfiprintf_r+0x1e4>)
 8007152:	f7fe fc68 	bl	8005a26 <memchr>
 8007156:	9a04      	ldr	r2, [sp, #16]
 8007158:	b9d8      	cbnz	r0, 8007192 <_svfiprintf_r+0xea>
 800715a:	06d0      	lsls	r0, r2, #27
 800715c:	bf44      	itt	mi
 800715e:	2320      	movmi	r3, #32
 8007160:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007164:	0711      	lsls	r1, r2, #28
 8007166:	bf44      	itt	mi
 8007168:	232b      	movmi	r3, #43	@ 0x2b
 800716a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800716e:	f89a 3000 	ldrb.w	r3, [sl]
 8007172:	2b2a      	cmp	r3, #42	@ 0x2a
 8007174:	d015      	beq.n	80071a2 <_svfiprintf_r+0xfa>
 8007176:	4654      	mov	r4, sl
 8007178:	2000      	movs	r0, #0
 800717a:	f04f 0c0a 	mov.w	ip, #10
 800717e:	9a07      	ldr	r2, [sp, #28]
 8007180:	4621      	mov	r1, r4
 8007182:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007186:	3b30      	subs	r3, #48	@ 0x30
 8007188:	2b09      	cmp	r3, #9
 800718a:	d94b      	bls.n	8007224 <_svfiprintf_r+0x17c>
 800718c:	b1b0      	cbz	r0, 80071bc <_svfiprintf_r+0x114>
 800718e:	9207      	str	r2, [sp, #28]
 8007190:	e014      	b.n	80071bc <_svfiprintf_r+0x114>
 8007192:	eba0 0308 	sub.w	r3, r0, r8
 8007196:	fa09 f303 	lsl.w	r3, r9, r3
 800719a:	4313      	orrs	r3, r2
 800719c:	46a2      	mov	sl, r4
 800719e:	9304      	str	r3, [sp, #16]
 80071a0:	e7d2      	b.n	8007148 <_svfiprintf_r+0xa0>
 80071a2:	9b03      	ldr	r3, [sp, #12]
 80071a4:	1d19      	adds	r1, r3, #4
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	9103      	str	r1, [sp, #12]
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	bfbb      	ittet	lt
 80071ae:	425b      	neglt	r3, r3
 80071b0:	f042 0202 	orrlt.w	r2, r2, #2
 80071b4:	9307      	strge	r3, [sp, #28]
 80071b6:	9307      	strlt	r3, [sp, #28]
 80071b8:	bfb8      	it	lt
 80071ba:	9204      	strlt	r2, [sp, #16]
 80071bc:	7823      	ldrb	r3, [r4, #0]
 80071be:	2b2e      	cmp	r3, #46	@ 0x2e
 80071c0:	d10a      	bne.n	80071d8 <_svfiprintf_r+0x130>
 80071c2:	7863      	ldrb	r3, [r4, #1]
 80071c4:	2b2a      	cmp	r3, #42	@ 0x2a
 80071c6:	d132      	bne.n	800722e <_svfiprintf_r+0x186>
 80071c8:	9b03      	ldr	r3, [sp, #12]
 80071ca:	3402      	adds	r4, #2
 80071cc:	1d1a      	adds	r2, r3, #4
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	9203      	str	r2, [sp, #12]
 80071d2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80071d6:	9305      	str	r3, [sp, #20]
 80071d8:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8007290 <_svfiprintf_r+0x1e8>
 80071dc:	2203      	movs	r2, #3
 80071de:	4650      	mov	r0, sl
 80071e0:	7821      	ldrb	r1, [r4, #0]
 80071e2:	f7fe fc20 	bl	8005a26 <memchr>
 80071e6:	b138      	cbz	r0, 80071f8 <_svfiprintf_r+0x150>
 80071e8:	2240      	movs	r2, #64	@ 0x40
 80071ea:	9b04      	ldr	r3, [sp, #16]
 80071ec:	eba0 000a 	sub.w	r0, r0, sl
 80071f0:	4082      	lsls	r2, r0
 80071f2:	4313      	orrs	r3, r2
 80071f4:	3401      	adds	r4, #1
 80071f6:	9304      	str	r3, [sp, #16]
 80071f8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80071fc:	2206      	movs	r2, #6
 80071fe:	4825      	ldr	r0, [pc, #148]	@ (8007294 <_svfiprintf_r+0x1ec>)
 8007200:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007204:	f7fe fc0f 	bl	8005a26 <memchr>
 8007208:	2800      	cmp	r0, #0
 800720a:	d036      	beq.n	800727a <_svfiprintf_r+0x1d2>
 800720c:	4b22      	ldr	r3, [pc, #136]	@ (8007298 <_svfiprintf_r+0x1f0>)
 800720e:	bb1b      	cbnz	r3, 8007258 <_svfiprintf_r+0x1b0>
 8007210:	9b03      	ldr	r3, [sp, #12]
 8007212:	3307      	adds	r3, #7
 8007214:	f023 0307 	bic.w	r3, r3, #7
 8007218:	3308      	adds	r3, #8
 800721a:	9303      	str	r3, [sp, #12]
 800721c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800721e:	4433      	add	r3, r6
 8007220:	9309      	str	r3, [sp, #36]	@ 0x24
 8007222:	e76a      	b.n	80070fa <_svfiprintf_r+0x52>
 8007224:	460c      	mov	r4, r1
 8007226:	2001      	movs	r0, #1
 8007228:	fb0c 3202 	mla	r2, ip, r2, r3
 800722c:	e7a8      	b.n	8007180 <_svfiprintf_r+0xd8>
 800722e:	2300      	movs	r3, #0
 8007230:	f04f 0c0a 	mov.w	ip, #10
 8007234:	4619      	mov	r1, r3
 8007236:	3401      	adds	r4, #1
 8007238:	9305      	str	r3, [sp, #20]
 800723a:	4620      	mov	r0, r4
 800723c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007240:	3a30      	subs	r2, #48	@ 0x30
 8007242:	2a09      	cmp	r2, #9
 8007244:	d903      	bls.n	800724e <_svfiprintf_r+0x1a6>
 8007246:	2b00      	cmp	r3, #0
 8007248:	d0c6      	beq.n	80071d8 <_svfiprintf_r+0x130>
 800724a:	9105      	str	r1, [sp, #20]
 800724c:	e7c4      	b.n	80071d8 <_svfiprintf_r+0x130>
 800724e:	4604      	mov	r4, r0
 8007250:	2301      	movs	r3, #1
 8007252:	fb0c 2101 	mla	r1, ip, r1, r2
 8007256:	e7f0      	b.n	800723a <_svfiprintf_r+0x192>
 8007258:	ab03      	add	r3, sp, #12
 800725a:	9300      	str	r3, [sp, #0]
 800725c:	462a      	mov	r2, r5
 800725e:	4638      	mov	r0, r7
 8007260:	4b0e      	ldr	r3, [pc, #56]	@ (800729c <_svfiprintf_r+0x1f4>)
 8007262:	a904      	add	r1, sp, #16
 8007264:	f7fd fe7c 	bl	8004f60 <_printf_float>
 8007268:	1c42      	adds	r2, r0, #1
 800726a:	4606      	mov	r6, r0
 800726c:	d1d6      	bne.n	800721c <_svfiprintf_r+0x174>
 800726e:	89ab      	ldrh	r3, [r5, #12]
 8007270:	065b      	lsls	r3, r3, #25
 8007272:	f53f af2d 	bmi.w	80070d0 <_svfiprintf_r+0x28>
 8007276:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007278:	e72c      	b.n	80070d4 <_svfiprintf_r+0x2c>
 800727a:	ab03      	add	r3, sp, #12
 800727c:	9300      	str	r3, [sp, #0]
 800727e:	462a      	mov	r2, r5
 8007280:	4638      	mov	r0, r7
 8007282:	4b06      	ldr	r3, [pc, #24]	@ (800729c <_svfiprintf_r+0x1f4>)
 8007284:	a904      	add	r1, sp, #16
 8007286:	f7fe f909 	bl	800549c <_printf_i>
 800728a:	e7ed      	b.n	8007268 <_svfiprintf_r+0x1c0>
 800728c:	08009144 	.word	0x08009144
 8007290:	0800914a 	.word	0x0800914a
 8007294:	0800914e 	.word	0x0800914e
 8007298:	08004f61 	.word	0x08004f61
 800729c:	08006ff1 	.word	0x08006ff1

080072a0 <__sflush_r>:
 80072a0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80072a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80072a6:	0716      	lsls	r6, r2, #28
 80072a8:	4605      	mov	r5, r0
 80072aa:	460c      	mov	r4, r1
 80072ac:	d454      	bmi.n	8007358 <__sflush_r+0xb8>
 80072ae:	684b      	ldr	r3, [r1, #4]
 80072b0:	2b00      	cmp	r3, #0
 80072b2:	dc02      	bgt.n	80072ba <__sflush_r+0x1a>
 80072b4:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80072b6:	2b00      	cmp	r3, #0
 80072b8:	dd48      	ble.n	800734c <__sflush_r+0xac>
 80072ba:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80072bc:	2e00      	cmp	r6, #0
 80072be:	d045      	beq.n	800734c <__sflush_r+0xac>
 80072c0:	2300      	movs	r3, #0
 80072c2:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80072c6:	682f      	ldr	r7, [r5, #0]
 80072c8:	6a21      	ldr	r1, [r4, #32]
 80072ca:	602b      	str	r3, [r5, #0]
 80072cc:	d030      	beq.n	8007330 <__sflush_r+0x90>
 80072ce:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80072d0:	89a3      	ldrh	r3, [r4, #12]
 80072d2:	0759      	lsls	r1, r3, #29
 80072d4:	d505      	bpl.n	80072e2 <__sflush_r+0x42>
 80072d6:	6863      	ldr	r3, [r4, #4]
 80072d8:	1ad2      	subs	r2, r2, r3
 80072da:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80072dc:	b10b      	cbz	r3, 80072e2 <__sflush_r+0x42>
 80072de:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80072e0:	1ad2      	subs	r2, r2, r3
 80072e2:	2300      	movs	r3, #0
 80072e4:	4628      	mov	r0, r5
 80072e6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80072e8:	6a21      	ldr	r1, [r4, #32]
 80072ea:	47b0      	blx	r6
 80072ec:	1c43      	adds	r3, r0, #1
 80072ee:	89a3      	ldrh	r3, [r4, #12]
 80072f0:	d106      	bne.n	8007300 <__sflush_r+0x60>
 80072f2:	6829      	ldr	r1, [r5, #0]
 80072f4:	291d      	cmp	r1, #29
 80072f6:	d82b      	bhi.n	8007350 <__sflush_r+0xb0>
 80072f8:	4a28      	ldr	r2, [pc, #160]	@ (800739c <__sflush_r+0xfc>)
 80072fa:	40ca      	lsrs	r2, r1
 80072fc:	07d6      	lsls	r6, r2, #31
 80072fe:	d527      	bpl.n	8007350 <__sflush_r+0xb0>
 8007300:	2200      	movs	r2, #0
 8007302:	6062      	str	r2, [r4, #4]
 8007304:	6922      	ldr	r2, [r4, #16]
 8007306:	04d9      	lsls	r1, r3, #19
 8007308:	6022      	str	r2, [r4, #0]
 800730a:	d504      	bpl.n	8007316 <__sflush_r+0x76>
 800730c:	1c42      	adds	r2, r0, #1
 800730e:	d101      	bne.n	8007314 <__sflush_r+0x74>
 8007310:	682b      	ldr	r3, [r5, #0]
 8007312:	b903      	cbnz	r3, 8007316 <__sflush_r+0x76>
 8007314:	6560      	str	r0, [r4, #84]	@ 0x54
 8007316:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007318:	602f      	str	r7, [r5, #0]
 800731a:	b1b9      	cbz	r1, 800734c <__sflush_r+0xac>
 800731c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007320:	4299      	cmp	r1, r3
 8007322:	d002      	beq.n	800732a <__sflush_r+0x8a>
 8007324:	4628      	mov	r0, r5
 8007326:	f7ff f9eb 	bl	8006700 <_free_r>
 800732a:	2300      	movs	r3, #0
 800732c:	6363      	str	r3, [r4, #52]	@ 0x34
 800732e:	e00d      	b.n	800734c <__sflush_r+0xac>
 8007330:	2301      	movs	r3, #1
 8007332:	4628      	mov	r0, r5
 8007334:	47b0      	blx	r6
 8007336:	4602      	mov	r2, r0
 8007338:	1c50      	adds	r0, r2, #1
 800733a:	d1c9      	bne.n	80072d0 <__sflush_r+0x30>
 800733c:	682b      	ldr	r3, [r5, #0]
 800733e:	2b00      	cmp	r3, #0
 8007340:	d0c6      	beq.n	80072d0 <__sflush_r+0x30>
 8007342:	2b1d      	cmp	r3, #29
 8007344:	d001      	beq.n	800734a <__sflush_r+0xaa>
 8007346:	2b16      	cmp	r3, #22
 8007348:	d11d      	bne.n	8007386 <__sflush_r+0xe6>
 800734a:	602f      	str	r7, [r5, #0]
 800734c:	2000      	movs	r0, #0
 800734e:	e021      	b.n	8007394 <__sflush_r+0xf4>
 8007350:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007354:	b21b      	sxth	r3, r3
 8007356:	e01a      	b.n	800738e <__sflush_r+0xee>
 8007358:	690f      	ldr	r7, [r1, #16]
 800735a:	2f00      	cmp	r7, #0
 800735c:	d0f6      	beq.n	800734c <__sflush_r+0xac>
 800735e:	0793      	lsls	r3, r2, #30
 8007360:	bf18      	it	ne
 8007362:	2300      	movne	r3, #0
 8007364:	680e      	ldr	r6, [r1, #0]
 8007366:	bf08      	it	eq
 8007368:	694b      	ldreq	r3, [r1, #20]
 800736a:	1bf6      	subs	r6, r6, r7
 800736c:	600f      	str	r7, [r1, #0]
 800736e:	608b      	str	r3, [r1, #8]
 8007370:	2e00      	cmp	r6, #0
 8007372:	ddeb      	ble.n	800734c <__sflush_r+0xac>
 8007374:	4633      	mov	r3, r6
 8007376:	463a      	mov	r2, r7
 8007378:	4628      	mov	r0, r5
 800737a:	6a21      	ldr	r1, [r4, #32]
 800737c:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8007380:	47e0      	blx	ip
 8007382:	2800      	cmp	r0, #0
 8007384:	dc07      	bgt.n	8007396 <__sflush_r+0xf6>
 8007386:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800738a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800738e:	f04f 30ff 	mov.w	r0, #4294967295
 8007392:	81a3      	strh	r3, [r4, #12]
 8007394:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007396:	4407      	add	r7, r0
 8007398:	1a36      	subs	r6, r6, r0
 800739a:	e7e9      	b.n	8007370 <__sflush_r+0xd0>
 800739c:	20400001 	.word	0x20400001

080073a0 <_fflush_r>:
 80073a0:	b538      	push	{r3, r4, r5, lr}
 80073a2:	690b      	ldr	r3, [r1, #16]
 80073a4:	4605      	mov	r5, r0
 80073a6:	460c      	mov	r4, r1
 80073a8:	b913      	cbnz	r3, 80073b0 <_fflush_r+0x10>
 80073aa:	2500      	movs	r5, #0
 80073ac:	4628      	mov	r0, r5
 80073ae:	bd38      	pop	{r3, r4, r5, pc}
 80073b0:	b118      	cbz	r0, 80073ba <_fflush_r+0x1a>
 80073b2:	6a03      	ldr	r3, [r0, #32]
 80073b4:	b90b      	cbnz	r3, 80073ba <_fflush_r+0x1a>
 80073b6:	f7fe fa1b 	bl	80057f0 <__sinit>
 80073ba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80073be:	2b00      	cmp	r3, #0
 80073c0:	d0f3      	beq.n	80073aa <_fflush_r+0xa>
 80073c2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80073c4:	07d0      	lsls	r0, r2, #31
 80073c6:	d404      	bmi.n	80073d2 <_fflush_r+0x32>
 80073c8:	0599      	lsls	r1, r3, #22
 80073ca:	d402      	bmi.n	80073d2 <_fflush_r+0x32>
 80073cc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80073ce:	f7fe fb28 	bl	8005a22 <__retarget_lock_acquire_recursive>
 80073d2:	4628      	mov	r0, r5
 80073d4:	4621      	mov	r1, r4
 80073d6:	f7ff ff63 	bl	80072a0 <__sflush_r>
 80073da:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80073dc:	4605      	mov	r5, r0
 80073de:	07da      	lsls	r2, r3, #31
 80073e0:	d4e4      	bmi.n	80073ac <_fflush_r+0xc>
 80073e2:	89a3      	ldrh	r3, [r4, #12]
 80073e4:	059b      	lsls	r3, r3, #22
 80073e6:	d4e1      	bmi.n	80073ac <_fflush_r+0xc>
 80073e8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80073ea:	f7fe fb1b 	bl	8005a24 <__retarget_lock_release_recursive>
 80073ee:	e7dd      	b.n	80073ac <_fflush_r+0xc>

080073f0 <memmove>:
 80073f0:	4288      	cmp	r0, r1
 80073f2:	b510      	push	{r4, lr}
 80073f4:	eb01 0402 	add.w	r4, r1, r2
 80073f8:	d902      	bls.n	8007400 <memmove+0x10>
 80073fa:	4284      	cmp	r4, r0
 80073fc:	4623      	mov	r3, r4
 80073fe:	d807      	bhi.n	8007410 <memmove+0x20>
 8007400:	1e43      	subs	r3, r0, #1
 8007402:	42a1      	cmp	r1, r4
 8007404:	d008      	beq.n	8007418 <memmove+0x28>
 8007406:	f811 2b01 	ldrb.w	r2, [r1], #1
 800740a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800740e:	e7f8      	b.n	8007402 <memmove+0x12>
 8007410:	4601      	mov	r1, r0
 8007412:	4402      	add	r2, r0
 8007414:	428a      	cmp	r2, r1
 8007416:	d100      	bne.n	800741a <memmove+0x2a>
 8007418:	bd10      	pop	{r4, pc}
 800741a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800741e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007422:	e7f7      	b.n	8007414 <memmove+0x24>

08007424 <_sbrk_r>:
 8007424:	b538      	push	{r3, r4, r5, lr}
 8007426:	2300      	movs	r3, #0
 8007428:	4d05      	ldr	r5, [pc, #20]	@ (8007440 <_sbrk_r+0x1c>)
 800742a:	4604      	mov	r4, r0
 800742c:	4608      	mov	r0, r1
 800742e:	602b      	str	r3, [r5, #0]
 8007430:	f7fa fc9c 	bl	8001d6c <_sbrk>
 8007434:	1c43      	adds	r3, r0, #1
 8007436:	d102      	bne.n	800743e <_sbrk_r+0x1a>
 8007438:	682b      	ldr	r3, [r5, #0]
 800743a:	b103      	cbz	r3, 800743e <_sbrk_r+0x1a>
 800743c:	6023      	str	r3, [r4, #0]
 800743e:	bd38      	pop	{r3, r4, r5, pc}
 8007440:	200006e0 	.word	0x200006e0

08007444 <memcpy>:
 8007444:	440a      	add	r2, r1
 8007446:	4291      	cmp	r1, r2
 8007448:	f100 33ff 	add.w	r3, r0, #4294967295
 800744c:	d100      	bne.n	8007450 <memcpy+0xc>
 800744e:	4770      	bx	lr
 8007450:	b510      	push	{r4, lr}
 8007452:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007456:	4291      	cmp	r1, r2
 8007458:	f803 4f01 	strb.w	r4, [r3, #1]!
 800745c:	d1f9      	bne.n	8007452 <memcpy+0xe>
 800745e:	bd10      	pop	{r4, pc}

08007460 <__assert_func>:
 8007460:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007462:	4614      	mov	r4, r2
 8007464:	461a      	mov	r2, r3
 8007466:	4b09      	ldr	r3, [pc, #36]	@ (800748c <__assert_func+0x2c>)
 8007468:	4605      	mov	r5, r0
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	68d8      	ldr	r0, [r3, #12]
 800746e:	b14c      	cbz	r4, 8007484 <__assert_func+0x24>
 8007470:	4b07      	ldr	r3, [pc, #28]	@ (8007490 <__assert_func+0x30>)
 8007472:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007476:	9100      	str	r1, [sp, #0]
 8007478:	462b      	mov	r3, r5
 800747a:	4906      	ldr	r1, [pc, #24]	@ (8007494 <__assert_func+0x34>)
 800747c:	f000 f870 	bl	8007560 <fiprintf>
 8007480:	f000 f880 	bl	8007584 <abort>
 8007484:	4b04      	ldr	r3, [pc, #16]	@ (8007498 <__assert_func+0x38>)
 8007486:	461c      	mov	r4, r3
 8007488:	e7f3      	b.n	8007472 <__assert_func+0x12>
 800748a:	bf00      	nop
 800748c:	20000030 	.word	0x20000030
 8007490:	0800915f 	.word	0x0800915f
 8007494:	0800916c 	.word	0x0800916c
 8007498:	0800919a 	.word	0x0800919a

0800749c <_calloc_r>:
 800749c:	b570      	push	{r4, r5, r6, lr}
 800749e:	fba1 5402 	umull	r5, r4, r1, r2
 80074a2:	b934      	cbnz	r4, 80074b2 <_calloc_r+0x16>
 80074a4:	4629      	mov	r1, r5
 80074a6:	f7ff f99d 	bl	80067e4 <_malloc_r>
 80074aa:	4606      	mov	r6, r0
 80074ac:	b928      	cbnz	r0, 80074ba <_calloc_r+0x1e>
 80074ae:	4630      	mov	r0, r6
 80074b0:	bd70      	pop	{r4, r5, r6, pc}
 80074b2:	220c      	movs	r2, #12
 80074b4:	2600      	movs	r6, #0
 80074b6:	6002      	str	r2, [r0, #0]
 80074b8:	e7f9      	b.n	80074ae <_calloc_r+0x12>
 80074ba:	462a      	mov	r2, r5
 80074bc:	4621      	mov	r1, r4
 80074be:	f7fe fa32 	bl	8005926 <memset>
 80074c2:	e7f4      	b.n	80074ae <_calloc_r+0x12>

080074c4 <__ascii_mbtowc>:
 80074c4:	b082      	sub	sp, #8
 80074c6:	b901      	cbnz	r1, 80074ca <__ascii_mbtowc+0x6>
 80074c8:	a901      	add	r1, sp, #4
 80074ca:	b142      	cbz	r2, 80074de <__ascii_mbtowc+0x1a>
 80074cc:	b14b      	cbz	r3, 80074e2 <__ascii_mbtowc+0x1e>
 80074ce:	7813      	ldrb	r3, [r2, #0]
 80074d0:	600b      	str	r3, [r1, #0]
 80074d2:	7812      	ldrb	r2, [r2, #0]
 80074d4:	1e10      	subs	r0, r2, #0
 80074d6:	bf18      	it	ne
 80074d8:	2001      	movne	r0, #1
 80074da:	b002      	add	sp, #8
 80074dc:	4770      	bx	lr
 80074de:	4610      	mov	r0, r2
 80074e0:	e7fb      	b.n	80074da <__ascii_mbtowc+0x16>
 80074e2:	f06f 0001 	mvn.w	r0, #1
 80074e6:	e7f8      	b.n	80074da <__ascii_mbtowc+0x16>

080074e8 <_realloc_r>:
 80074e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80074ec:	4607      	mov	r7, r0
 80074ee:	4614      	mov	r4, r2
 80074f0:	460d      	mov	r5, r1
 80074f2:	b921      	cbnz	r1, 80074fe <_realloc_r+0x16>
 80074f4:	4611      	mov	r1, r2
 80074f6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80074fa:	f7ff b973 	b.w	80067e4 <_malloc_r>
 80074fe:	b92a      	cbnz	r2, 800750c <_realloc_r+0x24>
 8007500:	f7ff f8fe 	bl	8006700 <_free_r>
 8007504:	4625      	mov	r5, r4
 8007506:	4628      	mov	r0, r5
 8007508:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800750c:	f000 f841 	bl	8007592 <_malloc_usable_size_r>
 8007510:	4284      	cmp	r4, r0
 8007512:	4606      	mov	r6, r0
 8007514:	d802      	bhi.n	800751c <_realloc_r+0x34>
 8007516:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800751a:	d8f4      	bhi.n	8007506 <_realloc_r+0x1e>
 800751c:	4621      	mov	r1, r4
 800751e:	4638      	mov	r0, r7
 8007520:	f7ff f960 	bl	80067e4 <_malloc_r>
 8007524:	4680      	mov	r8, r0
 8007526:	b908      	cbnz	r0, 800752c <_realloc_r+0x44>
 8007528:	4645      	mov	r5, r8
 800752a:	e7ec      	b.n	8007506 <_realloc_r+0x1e>
 800752c:	42b4      	cmp	r4, r6
 800752e:	4622      	mov	r2, r4
 8007530:	4629      	mov	r1, r5
 8007532:	bf28      	it	cs
 8007534:	4632      	movcs	r2, r6
 8007536:	f7ff ff85 	bl	8007444 <memcpy>
 800753a:	4629      	mov	r1, r5
 800753c:	4638      	mov	r0, r7
 800753e:	f7ff f8df 	bl	8006700 <_free_r>
 8007542:	e7f1      	b.n	8007528 <_realloc_r+0x40>

08007544 <__ascii_wctomb>:
 8007544:	4603      	mov	r3, r0
 8007546:	4608      	mov	r0, r1
 8007548:	b141      	cbz	r1, 800755c <__ascii_wctomb+0x18>
 800754a:	2aff      	cmp	r2, #255	@ 0xff
 800754c:	d904      	bls.n	8007558 <__ascii_wctomb+0x14>
 800754e:	228a      	movs	r2, #138	@ 0x8a
 8007550:	f04f 30ff 	mov.w	r0, #4294967295
 8007554:	601a      	str	r2, [r3, #0]
 8007556:	4770      	bx	lr
 8007558:	2001      	movs	r0, #1
 800755a:	700a      	strb	r2, [r1, #0]
 800755c:	4770      	bx	lr
	...

08007560 <fiprintf>:
 8007560:	b40e      	push	{r1, r2, r3}
 8007562:	b503      	push	{r0, r1, lr}
 8007564:	4601      	mov	r1, r0
 8007566:	ab03      	add	r3, sp, #12
 8007568:	4805      	ldr	r0, [pc, #20]	@ (8007580 <fiprintf+0x20>)
 800756a:	f853 2b04 	ldr.w	r2, [r3], #4
 800756e:	6800      	ldr	r0, [r0, #0]
 8007570:	9301      	str	r3, [sp, #4]
 8007572:	f000 f83d 	bl	80075f0 <_vfiprintf_r>
 8007576:	b002      	add	sp, #8
 8007578:	f85d eb04 	ldr.w	lr, [sp], #4
 800757c:	b003      	add	sp, #12
 800757e:	4770      	bx	lr
 8007580:	20000030 	.word	0x20000030

08007584 <abort>:
 8007584:	2006      	movs	r0, #6
 8007586:	b508      	push	{r3, lr}
 8007588:	f000 fa06 	bl	8007998 <raise>
 800758c:	2001      	movs	r0, #1
 800758e:	f7fa fb78 	bl	8001c82 <_exit>

08007592 <_malloc_usable_size_r>:
 8007592:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007596:	1f18      	subs	r0, r3, #4
 8007598:	2b00      	cmp	r3, #0
 800759a:	bfbc      	itt	lt
 800759c:	580b      	ldrlt	r3, [r1, r0]
 800759e:	18c0      	addlt	r0, r0, r3
 80075a0:	4770      	bx	lr

080075a2 <__sfputc_r>:
 80075a2:	6893      	ldr	r3, [r2, #8]
 80075a4:	b410      	push	{r4}
 80075a6:	3b01      	subs	r3, #1
 80075a8:	2b00      	cmp	r3, #0
 80075aa:	6093      	str	r3, [r2, #8]
 80075ac:	da07      	bge.n	80075be <__sfputc_r+0x1c>
 80075ae:	6994      	ldr	r4, [r2, #24]
 80075b0:	42a3      	cmp	r3, r4
 80075b2:	db01      	blt.n	80075b8 <__sfputc_r+0x16>
 80075b4:	290a      	cmp	r1, #10
 80075b6:	d102      	bne.n	80075be <__sfputc_r+0x1c>
 80075b8:	bc10      	pop	{r4}
 80075ba:	f000 b931 	b.w	8007820 <__swbuf_r>
 80075be:	6813      	ldr	r3, [r2, #0]
 80075c0:	1c58      	adds	r0, r3, #1
 80075c2:	6010      	str	r0, [r2, #0]
 80075c4:	7019      	strb	r1, [r3, #0]
 80075c6:	4608      	mov	r0, r1
 80075c8:	bc10      	pop	{r4}
 80075ca:	4770      	bx	lr

080075cc <__sfputs_r>:
 80075cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80075ce:	4606      	mov	r6, r0
 80075d0:	460f      	mov	r7, r1
 80075d2:	4614      	mov	r4, r2
 80075d4:	18d5      	adds	r5, r2, r3
 80075d6:	42ac      	cmp	r4, r5
 80075d8:	d101      	bne.n	80075de <__sfputs_r+0x12>
 80075da:	2000      	movs	r0, #0
 80075dc:	e007      	b.n	80075ee <__sfputs_r+0x22>
 80075de:	463a      	mov	r2, r7
 80075e0:	4630      	mov	r0, r6
 80075e2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80075e6:	f7ff ffdc 	bl	80075a2 <__sfputc_r>
 80075ea:	1c43      	adds	r3, r0, #1
 80075ec:	d1f3      	bne.n	80075d6 <__sfputs_r+0xa>
 80075ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080075f0 <_vfiprintf_r>:
 80075f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80075f4:	460d      	mov	r5, r1
 80075f6:	4614      	mov	r4, r2
 80075f8:	4698      	mov	r8, r3
 80075fa:	4606      	mov	r6, r0
 80075fc:	b09d      	sub	sp, #116	@ 0x74
 80075fe:	b118      	cbz	r0, 8007608 <_vfiprintf_r+0x18>
 8007600:	6a03      	ldr	r3, [r0, #32]
 8007602:	b90b      	cbnz	r3, 8007608 <_vfiprintf_r+0x18>
 8007604:	f7fe f8f4 	bl	80057f0 <__sinit>
 8007608:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800760a:	07d9      	lsls	r1, r3, #31
 800760c:	d405      	bmi.n	800761a <_vfiprintf_r+0x2a>
 800760e:	89ab      	ldrh	r3, [r5, #12]
 8007610:	059a      	lsls	r2, r3, #22
 8007612:	d402      	bmi.n	800761a <_vfiprintf_r+0x2a>
 8007614:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007616:	f7fe fa04 	bl	8005a22 <__retarget_lock_acquire_recursive>
 800761a:	89ab      	ldrh	r3, [r5, #12]
 800761c:	071b      	lsls	r3, r3, #28
 800761e:	d501      	bpl.n	8007624 <_vfiprintf_r+0x34>
 8007620:	692b      	ldr	r3, [r5, #16]
 8007622:	b99b      	cbnz	r3, 800764c <_vfiprintf_r+0x5c>
 8007624:	4629      	mov	r1, r5
 8007626:	4630      	mov	r0, r6
 8007628:	f000 f938 	bl	800789c <__swsetup_r>
 800762c:	b170      	cbz	r0, 800764c <_vfiprintf_r+0x5c>
 800762e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007630:	07dc      	lsls	r4, r3, #31
 8007632:	d504      	bpl.n	800763e <_vfiprintf_r+0x4e>
 8007634:	f04f 30ff 	mov.w	r0, #4294967295
 8007638:	b01d      	add	sp, #116	@ 0x74
 800763a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800763e:	89ab      	ldrh	r3, [r5, #12]
 8007640:	0598      	lsls	r0, r3, #22
 8007642:	d4f7      	bmi.n	8007634 <_vfiprintf_r+0x44>
 8007644:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007646:	f7fe f9ed 	bl	8005a24 <__retarget_lock_release_recursive>
 800764a:	e7f3      	b.n	8007634 <_vfiprintf_r+0x44>
 800764c:	2300      	movs	r3, #0
 800764e:	9309      	str	r3, [sp, #36]	@ 0x24
 8007650:	2320      	movs	r3, #32
 8007652:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007656:	2330      	movs	r3, #48	@ 0x30
 8007658:	f04f 0901 	mov.w	r9, #1
 800765c:	f8cd 800c 	str.w	r8, [sp, #12]
 8007660:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 800780c <_vfiprintf_r+0x21c>
 8007664:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007668:	4623      	mov	r3, r4
 800766a:	469a      	mov	sl, r3
 800766c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007670:	b10a      	cbz	r2, 8007676 <_vfiprintf_r+0x86>
 8007672:	2a25      	cmp	r2, #37	@ 0x25
 8007674:	d1f9      	bne.n	800766a <_vfiprintf_r+0x7a>
 8007676:	ebba 0b04 	subs.w	fp, sl, r4
 800767a:	d00b      	beq.n	8007694 <_vfiprintf_r+0xa4>
 800767c:	465b      	mov	r3, fp
 800767e:	4622      	mov	r2, r4
 8007680:	4629      	mov	r1, r5
 8007682:	4630      	mov	r0, r6
 8007684:	f7ff ffa2 	bl	80075cc <__sfputs_r>
 8007688:	3001      	adds	r0, #1
 800768a:	f000 80a7 	beq.w	80077dc <_vfiprintf_r+0x1ec>
 800768e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007690:	445a      	add	r2, fp
 8007692:	9209      	str	r2, [sp, #36]	@ 0x24
 8007694:	f89a 3000 	ldrb.w	r3, [sl]
 8007698:	2b00      	cmp	r3, #0
 800769a:	f000 809f 	beq.w	80077dc <_vfiprintf_r+0x1ec>
 800769e:	2300      	movs	r3, #0
 80076a0:	f04f 32ff 	mov.w	r2, #4294967295
 80076a4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80076a8:	f10a 0a01 	add.w	sl, sl, #1
 80076ac:	9304      	str	r3, [sp, #16]
 80076ae:	9307      	str	r3, [sp, #28]
 80076b0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80076b4:	931a      	str	r3, [sp, #104]	@ 0x68
 80076b6:	4654      	mov	r4, sl
 80076b8:	2205      	movs	r2, #5
 80076ba:	f814 1b01 	ldrb.w	r1, [r4], #1
 80076be:	4853      	ldr	r0, [pc, #332]	@ (800780c <_vfiprintf_r+0x21c>)
 80076c0:	f7fe f9b1 	bl	8005a26 <memchr>
 80076c4:	9a04      	ldr	r2, [sp, #16]
 80076c6:	b9d8      	cbnz	r0, 8007700 <_vfiprintf_r+0x110>
 80076c8:	06d1      	lsls	r1, r2, #27
 80076ca:	bf44      	itt	mi
 80076cc:	2320      	movmi	r3, #32
 80076ce:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80076d2:	0713      	lsls	r3, r2, #28
 80076d4:	bf44      	itt	mi
 80076d6:	232b      	movmi	r3, #43	@ 0x2b
 80076d8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80076dc:	f89a 3000 	ldrb.w	r3, [sl]
 80076e0:	2b2a      	cmp	r3, #42	@ 0x2a
 80076e2:	d015      	beq.n	8007710 <_vfiprintf_r+0x120>
 80076e4:	4654      	mov	r4, sl
 80076e6:	2000      	movs	r0, #0
 80076e8:	f04f 0c0a 	mov.w	ip, #10
 80076ec:	9a07      	ldr	r2, [sp, #28]
 80076ee:	4621      	mov	r1, r4
 80076f0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80076f4:	3b30      	subs	r3, #48	@ 0x30
 80076f6:	2b09      	cmp	r3, #9
 80076f8:	d94b      	bls.n	8007792 <_vfiprintf_r+0x1a2>
 80076fa:	b1b0      	cbz	r0, 800772a <_vfiprintf_r+0x13a>
 80076fc:	9207      	str	r2, [sp, #28]
 80076fe:	e014      	b.n	800772a <_vfiprintf_r+0x13a>
 8007700:	eba0 0308 	sub.w	r3, r0, r8
 8007704:	fa09 f303 	lsl.w	r3, r9, r3
 8007708:	4313      	orrs	r3, r2
 800770a:	46a2      	mov	sl, r4
 800770c:	9304      	str	r3, [sp, #16]
 800770e:	e7d2      	b.n	80076b6 <_vfiprintf_r+0xc6>
 8007710:	9b03      	ldr	r3, [sp, #12]
 8007712:	1d19      	adds	r1, r3, #4
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	9103      	str	r1, [sp, #12]
 8007718:	2b00      	cmp	r3, #0
 800771a:	bfbb      	ittet	lt
 800771c:	425b      	neglt	r3, r3
 800771e:	f042 0202 	orrlt.w	r2, r2, #2
 8007722:	9307      	strge	r3, [sp, #28]
 8007724:	9307      	strlt	r3, [sp, #28]
 8007726:	bfb8      	it	lt
 8007728:	9204      	strlt	r2, [sp, #16]
 800772a:	7823      	ldrb	r3, [r4, #0]
 800772c:	2b2e      	cmp	r3, #46	@ 0x2e
 800772e:	d10a      	bne.n	8007746 <_vfiprintf_r+0x156>
 8007730:	7863      	ldrb	r3, [r4, #1]
 8007732:	2b2a      	cmp	r3, #42	@ 0x2a
 8007734:	d132      	bne.n	800779c <_vfiprintf_r+0x1ac>
 8007736:	9b03      	ldr	r3, [sp, #12]
 8007738:	3402      	adds	r4, #2
 800773a:	1d1a      	adds	r2, r3, #4
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	9203      	str	r2, [sp, #12]
 8007740:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007744:	9305      	str	r3, [sp, #20]
 8007746:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8007810 <_vfiprintf_r+0x220>
 800774a:	2203      	movs	r2, #3
 800774c:	4650      	mov	r0, sl
 800774e:	7821      	ldrb	r1, [r4, #0]
 8007750:	f7fe f969 	bl	8005a26 <memchr>
 8007754:	b138      	cbz	r0, 8007766 <_vfiprintf_r+0x176>
 8007756:	2240      	movs	r2, #64	@ 0x40
 8007758:	9b04      	ldr	r3, [sp, #16]
 800775a:	eba0 000a 	sub.w	r0, r0, sl
 800775e:	4082      	lsls	r2, r0
 8007760:	4313      	orrs	r3, r2
 8007762:	3401      	adds	r4, #1
 8007764:	9304      	str	r3, [sp, #16]
 8007766:	f814 1b01 	ldrb.w	r1, [r4], #1
 800776a:	2206      	movs	r2, #6
 800776c:	4829      	ldr	r0, [pc, #164]	@ (8007814 <_vfiprintf_r+0x224>)
 800776e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007772:	f7fe f958 	bl	8005a26 <memchr>
 8007776:	2800      	cmp	r0, #0
 8007778:	d03f      	beq.n	80077fa <_vfiprintf_r+0x20a>
 800777a:	4b27      	ldr	r3, [pc, #156]	@ (8007818 <_vfiprintf_r+0x228>)
 800777c:	bb1b      	cbnz	r3, 80077c6 <_vfiprintf_r+0x1d6>
 800777e:	9b03      	ldr	r3, [sp, #12]
 8007780:	3307      	adds	r3, #7
 8007782:	f023 0307 	bic.w	r3, r3, #7
 8007786:	3308      	adds	r3, #8
 8007788:	9303      	str	r3, [sp, #12]
 800778a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800778c:	443b      	add	r3, r7
 800778e:	9309      	str	r3, [sp, #36]	@ 0x24
 8007790:	e76a      	b.n	8007668 <_vfiprintf_r+0x78>
 8007792:	460c      	mov	r4, r1
 8007794:	2001      	movs	r0, #1
 8007796:	fb0c 3202 	mla	r2, ip, r2, r3
 800779a:	e7a8      	b.n	80076ee <_vfiprintf_r+0xfe>
 800779c:	2300      	movs	r3, #0
 800779e:	f04f 0c0a 	mov.w	ip, #10
 80077a2:	4619      	mov	r1, r3
 80077a4:	3401      	adds	r4, #1
 80077a6:	9305      	str	r3, [sp, #20]
 80077a8:	4620      	mov	r0, r4
 80077aa:	f810 2b01 	ldrb.w	r2, [r0], #1
 80077ae:	3a30      	subs	r2, #48	@ 0x30
 80077b0:	2a09      	cmp	r2, #9
 80077b2:	d903      	bls.n	80077bc <_vfiprintf_r+0x1cc>
 80077b4:	2b00      	cmp	r3, #0
 80077b6:	d0c6      	beq.n	8007746 <_vfiprintf_r+0x156>
 80077b8:	9105      	str	r1, [sp, #20]
 80077ba:	e7c4      	b.n	8007746 <_vfiprintf_r+0x156>
 80077bc:	4604      	mov	r4, r0
 80077be:	2301      	movs	r3, #1
 80077c0:	fb0c 2101 	mla	r1, ip, r1, r2
 80077c4:	e7f0      	b.n	80077a8 <_vfiprintf_r+0x1b8>
 80077c6:	ab03      	add	r3, sp, #12
 80077c8:	9300      	str	r3, [sp, #0]
 80077ca:	462a      	mov	r2, r5
 80077cc:	4630      	mov	r0, r6
 80077ce:	4b13      	ldr	r3, [pc, #76]	@ (800781c <_vfiprintf_r+0x22c>)
 80077d0:	a904      	add	r1, sp, #16
 80077d2:	f7fd fbc5 	bl	8004f60 <_printf_float>
 80077d6:	4607      	mov	r7, r0
 80077d8:	1c78      	adds	r0, r7, #1
 80077da:	d1d6      	bne.n	800778a <_vfiprintf_r+0x19a>
 80077dc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80077de:	07d9      	lsls	r1, r3, #31
 80077e0:	d405      	bmi.n	80077ee <_vfiprintf_r+0x1fe>
 80077e2:	89ab      	ldrh	r3, [r5, #12]
 80077e4:	059a      	lsls	r2, r3, #22
 80077e6:	d402      	bmi.n	80077ee <_vfiprintf_r+0x1fe>
 80077e8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80077ea:	f7fe f91b 	bl	8005a24 <__retarget_lock_release_recursive>
 80077ee:	89ab      	ldrh	r3, [r5, #12]
 80077f0:	065b      	lsls	r3, r3, #25
 80077f2:	f53f af1f 	bmi.w	8007634 <_vfiprintf_r+0x44>
 80077f6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80077f8:	e71e      	b.n	8007638 <_vfiprintf_r+0x48>
 80077fa:	ab03      	add	r3, sp, #12
 80077fc:	9300      	str	r3, [sp, #0]
 80077fe:	462a      	mov	r2, r5
 8007800:	4630      	mov	r0, r6
 8007802:	4b06      	ldr	r3, [pc, #24]	@ (800781c <_vfiprintf_r+0x22c>)
 8007804:	a904      	add	r1, sp, #16
 8007806:	f7fd fe49 	bl	800549c <_printf_i>
 800780a:	e7e4      	b.n	80077d6 <_vfiprintf_r+0x1e6>
 800780c:	08009144 	.word	0x08009144
 8007810:	0800914a 	.word	0x0800914a
 8007814:	0800914e 	.word	0x0800914e
 8007818:	08004f61 	.word	0x08004f61
 800781c:	080075cd 	.word	0x080075cd

08007820 <__swbuf_r>:
 8007820:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007822:	460e      	mov	r6, r1
 8007824:	4614      	mov	r4, r2
 8007826:	4605      	mov	r5, r0
 8007828:	b118      	cbz	r0, 8007832 <__swbuf_r+0x12>
 800782a:	6a03      	ldr	r3, [r0, #32]
 800782c:	b90b      	cbnz	r3, 8007832 <__swbuf_r+0x12>
 800782e:	f7fd ffdf 	bl	80057f0 <__sinit>
 8007832:	69a3      	ldr	r3, [r4, #24]
 8007834:	60a3      	str	r3, [r4, #8]
 8007836:	89a3      	ldrh	r3, [r4, #12]
 8007838:	071a      	lsls	r2, r3, #28
 800783a:	d501      	bpl.n	8007840 <__swbuf_r+0x20>
 800783c:	6923      	ldr	r3, [r4, #16]
 800783e:	b943      	cbnz	r3, 8007852 <__swbuf_r+0x32>
 8007840:	4621      	mov	r1, r4
 8007842:	4628      	mov	r0, r5
 8007844:	f000 f82a 	bl	800789c <__swsetup_r>
 8007848:	b118      	cbz	r0, 8007852 <__swbuf_r+0x32>
 800784a:	f04f 37ff 	mov.w	r7, #4294967295
 800784e:	4638      	mov	r0, r7
 8007850:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007852:	6823      	ldr	r3, [r4, #0]
 8007854:	6922      	ldr	r2, [r4, #16]
 8007856:	b2f6      	uxtb	r6, r6
 8007858:	1a98      	subs	r0, r3, r2
 800785a:	6963      	ldr	r3, [r4, #20]
 800785c:	4637      	mov	r7, r6
 800785e:	4283      	cmp	r3, r0
 8007860:	dc05      	bgt.n	800786e <__swbuf_r+0x4e>
 8007862:	4621      	mov	r1, r4
 8007864:	4628      	mov	r0, r5
 8007866:	f7ff fd9b 	bl	80073a0 <_fflush_r>
 800786a:	2800      	cmp	r0, #0
 800786c:	d1ed      	bne.n	800784a <__swbuf_r+0x2a>
 800786e:	68a3      	ldr	r3, [r4, #8]
 8007870:	3b01      	subs	r3, #1
 8007872:	60a3      	str	r3, [r4, #8]
 8007874:	6823      	ldr	r3, [r4, #0]
 8007876:	1c5a      	adds	r2, r3, #1
 8007878:	6022      	str	r2, [r4, #0]
 800787a:	701e      	strb	r6, [r3, #0]
 800787c:	6962      	ldr	r2, [r4, #20]
 800787e:	1c43      	adds	r3, r0, #1
 8007880:	429a      	cmp	r2, r3
 8007882:	d004      	beq.n	800788e <__swbuf_r+0x6e>
 8007884:	89a3      	ldrh	r3, [r4, #12]
 8007886:	07db      	lsls	r3, r3, #31
 8007888:	d5e1      	bpl.n	800784e <__swbuf_r+0x2e>
 800788a:	2e0a      	cmp	r6, #10
 800788c:	d1df      	bne.n	800784e <__swbuf_r+0x2e>
 800788e:	4621      	mov	r1, r4
 8007890:	4628      	mov	r0, r5
 8007892:	f7ff fd85 	bl	80073a0 <_fflush_r>
 8007896:	2800      	cmp	r0, #0
 8007898:	d0d9      	beq.n	800784e <__swbuf_r+0x2e>
 800789a:	e7d6      	b.n	800784a <__swbuf_r+0x2a>

0800789c <__swsetup_r>:
 800789c:	b538      	push	{r3, r4, r5, lr}
 800789e:	4b29      	ldr	r3, [pc, #164]	@ (8007944 <__swsetup_r+0xa8>)
 80078a0:	4605      	mov	r5, r0
 80078a2:	6818      	ldr	r0, [r3, #0]
 80078a4:	460c      	mov	r4, r1
 80078a6:	b118      	cbz	r0, 80078b0 <__swsetup_r+0x14>
 80078a8:	6a03      	ldr	r3, [r0, #32]
 80078aa:	b90b      	cbnz	r3, 80078b0 <__swsetup_r+0x14>
 80078ac:	f7fd ffa0 	bl	80057f0 <__sinit>
 80078b0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80078b4:	0719      	lsls	r1, r3, #28
 80078b6:	d422      	bmi.n	80078fe <__swsetup_r+0x62>
 80078b8:	06da      	lsls	r2, r3, #27
 80078ba:	d407      	bmi.n	80078cc <__swsetup_r+0x30>
 80078bc:	2209      	movs	r2, #9
 80078be:	602a      	str	r2, [r5, #0]
 80078c0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80078c4:	f04f 30ff 	mov.w	r0, #4294967295
 80078c8:	81a3      	strh	r3, [r4, #12]
 80078ca:	e033      	b.n	8007934 <__swsetup_r+0x98>
 80078cc:	0758      	lsls	r0, r3, #29
 80078ce:	d512      	bpl.n	80078f6 <__swsetup_r+0x5a>
 80078d0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80078d2:	b141      	cbz	r1, 80078e6 <__swsetup_r+0x4a>
 80078d4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80078d8:	4299      	cmp	r1, r3
 80078da:	d002      	beq.n	80078e2 <__swsetup_r+0x46>
 80078dc:	4628      	mov	r0, r5
 80078de:	f7fe ff0f 	bl	8006700 <_free_r>
 80078e2:	2300      	movs	r3, #0
 80078e4:	6363      	str	r3, [r4, #52]	@ 0x34
 80078e6:	89a3      	ldrh	r3, [r4, #12]
 80078e8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80078ec:	81a3      	strh	r3, [r4, #12]
 80078ee:	2300      	movs	r3, #0
 80078f0:	6063      	str	r3, [r4, #4]
 80078f2:	6923      	ldr	r3, [r4, #16]
 80078f4:	6023      	str	r3, [r4, #0]
 80078f6:	89a3      	ldrh	r3, [r4, #12]
 80078f8:	f043 0308 	orr.w	r3, r3, #8
 80078fc:	81a3      	strh	r3, [r4, #12]
 80078fe:	6923      	ldr	r3, [r4, #16]
 8007900:	b94b      	cbnz	r3, 8007916 <__swsetup_r+0x7a>
 8007902:	89a3      	ldrh	r3, [r4, #12]
 8007904:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007908:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800790c:	d003      	beq.n	8007916 <__swsetup_r+0x7a>
 800790e:	4621      	mov	r1, r4
 8007910:	4628      	mov	r0, r5
 8007912:	f000 f882 	bl	8007a1a <__smakebuf_r>
 8007916:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800791a:	f013 0201 	ands.w	r2, r3, #1
 800791e:	d00a      	beq.n	8007936 <__swsetup_r+0x9a>
 8007920:	2200      	movs	r2, #0
 8007922:	60a2      	str	r2, [r4, #8]
 8007924:	6962      	ldr	r2, [r4, #20]
 8007926:	4252      	negs	r2, r2
 8007928:	61a2      	str	r2, [r4, #24]
 800792a:	6922      	ldr	r2, [r4, #16]
 800792c:	b942      	cbnz	r2, 8007940 <__swsetup_r+0xa4>
 800792e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007932:	d1c5      	bne.n	80078c0 <__swsetup_r+0x24>
 8007934:	bd38      	pop	{r3, r4, r5, pc}
 8007936:	0799      	lsls	r1, r3, #30
 8007938:	bf58      	it	pl
 800793a:	6962      	ldrpl	r2, [r4, #20]
 800793c:	60a2      	str	r2, [r4, #8]
 800793e:	e7f4      	b.n	800792a <__swsetup_r+0x8e>
 8007940:	2000      	movs	r0, #0
 8007942:	e7f7      	b.n	8007934 <__swsetup_r+0x98>
 8007944:	20000030 	.word	0x20000030

08007948 <_raise_r>:
 8007948:	291f      	cmp	r1, #31
 800794a:	b538      	push	{r3, r4, r5, lr}
 800794c:	4605      	mov	r5, r0
 800794e:	460c      	mov	r4, r1
 8007950:	d904      	bls.n	800795c <_raise_r+0x14>
 8007952:	2316      	movs	r3, #22
 8007954:	6003      	str	r3, [r0, #0]
 8007956:	f04f 30ff 	mov.w	r0, #4294967295
 800795a:	bd38      	pop	{r3, r4, r5, pc}
 800795c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800795e:	b112      	cbz	r2, 8007966 <_raise_r+0x1e>
 8007960:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007964:	b94b      	cbnz	r3, 800797a <_raise_r+0x32>
 8007966:	4628      	mov	r0, r5
 8007968:	f000 f830 	bl	80079cc <_getpid_r>
 800796c:	4622      	mov	r2, r4
 800796e:	4601      	mov	r1, r0
 8007970:	4628      	mov	r0, r5
 8007972:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007976:	f000 b817 	b.w	80079a8 <_kill_r>
 800797a:	2b01      	cmp	r3, #1
 800797c:	d00a      	beq.n	8007994 <_raise_r+0x4c>
 800797e:	1c59      	adds	r1, r3, #1
 8007980:	d103      	bne.n	800798a <_raise_r+0x42>
 8007982:	2316      	movs	r3, #22
 8007984:	6003      	str	r3, [r0, #0]
 8007986:	2001      	movs	r0, #1
 8007988:	e7e7      	b.n	800795a <_raise_r+0x12>
 800798a:	2100      	movs	r1, #0
 800798c:	4620      	mov	r0, r4
 800798e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8007992:	4798      	blx	r3
 8007994:	2000      	movs	r0, #0
 8007996:	e7e0      	b.n	800795a <_raise_r+0x12>

08007998 <raise>:
 8007998:	4b02      	ldr	r3, [pc, #8]	@ (80079a4 <raise+0xc>)
 800799a:	4601      	mov	r1, r0
 800799c:	6818      	ldr	r0, [r3, #0]
 800799e:	f7ff bfd3 	b.w	8007948 <_raise_r>
 80079a2:	bf00      	nop
 80079a4:	20000030 	.word	0x20000030

080079a8 <_kill_r>:
 80079a8:	b538      	push	{r3, r4, r5, lr}
 80079aa:	2300      	movs	r3, #0
 80079ac:	4d06      	ldr	r5, [pc, #24]	@ (80079c8 <_kill_r+0x20>)
 80079ae:	4604      	mov	r4, r0
 80079b0:	4608      	mov	r0, r1
 80079b2:	4611      	mov	r1, r2
 80079b4:	602b      	str	r3, [r5, #0]
 80079b6:	f7fa f954 	bl	8001c62 <_kill>
 80079ba:	1c43      	adds	r3, r0, #1
 80079bc:	d102      	bne.n	80079c4 <_kill_r+0x1c>
 80079be:	682b      	ldr	r3, [r5, #0]
 80079c0:	b103      	cbz	r3, 80079c4 <_kill_r+0x1c>
 80079c2:	6023      	str	r3, [r4, #0]
 80079c4:	bd38      	pop	{r3, r4, r5, pc}
 80079c6:	bf00      	nop
 80079c8:	200006e0 	.word	0x200006e0

080079cc <_getpid_r>:
 80079cc:	f7fa b942 	b.w	8001c54 <_getpid>

080079d0 <__swhatbuf_r>:
 80079d0:	b570      	push	{r4, r5, r6, lr}
 80079d2:	460c      	mov	r4, r1
 80079d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80079d8:	4615      	mov	r5, r2
 80079da:	2900      	cmp	r1, #0
 80079dc:	461e      	mov	r6, r3
 80079de:	b096      	sub	sp, #88	@ 0x58
 80079e0:	da0c      	bge.n	80079fc <__swhatbuf_r+0x2c>
 80079e2:	89a3      	ldrh	r3, [r4, #12]
 80079e4:	2100      	movs	r1, #0
 80079e6:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80079ea:	bf14      	ite	ne
 80079ec:	2340      	movne	r3, #64	@ 0x40
 80079ee:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80079f2:	2000      	movs	r0, #0
 80079f4:	6031      	str	r1, [r6, #0]
 80079f6:	602b      	str	r3, [r5, #0]
 80079f8:	b016      	add	sp, #88	@ 0x58
 80079fa:	bd70      	pop	{r4, r5, r6, pc}
 80079fc:	466a      	mov	r2, sp
 80079fe:	f000 f849 	bl	8007a94 <_fstat_r>
 8007a02:	2800      	cmp	r0, #0
 8007a04:	dbed      	blt.n	80079e2 <__swhatbuf_r+0x12>
 8007a06:	9901      	ldr	r1, [sp, #4]
 8007a08:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007a0c:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8007a10:	4259      	negs	r1, r3
 8007a12:	4159      	adcs	r1, r3
 8007a14:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007a18:	e7eb      	b.n	80079f2 <__swhatbuf_r+0x22>

08007a1a <__smakebuf_r>:
 8007a1a:	898b      	ldrh	r3, [r1, #12]
 8007a1c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007a1e:	079d      	lsls	r5, r3, #30
 8007a20:	4606      	mov	r6, r0
 8007a22:	460c      	mov	r4, r1
 8007a24:	d507      	bpl.n	8007a36 <__smakebuf_r+0x1c>
 8007a26:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007a2a:	6023      	str	r3, [r4, #0]
 8007a2c:	6123      	str	r3, [r4, #16]
 8007a2e:	2301      	movs	r3, #1
 8007a30:	6163      	str	r3, [r4, #20]
 8007a32:	b003      	add	sp, #12
 8007a34:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007a36:	466a      	mov	r2, sp
 8007a38:	ab01      	add	r3, sp, #4
 8007a3a:	f7ff ffc9 	bl	80079d0 <__swhatbuf_r>
 8007a3e:	9f00      	ldr	r7, [sp, #0]
 8007a40:	4605      	mov	r5, r0
 8007a42:	4639      	mov	r1, r7
 8007a44:	4630      	mov	r0, r6
 8007a46:	f7fe fecd 	bl	80067e4 <_malloc_r>
 8007a4a:	b948      	cbnz	r0, 8007a60 <__smakebuf_r+0x46>
 8007a4c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007a50:	059a      	lsls	r2, r3, #22
 8007a52:	d4ee      	bmi.n	8007a32 <__smakebuf_r+0x18>
 8007a54:	f023 0303 	bic.w	r3, r3, #3
 8007a58:	f043 0302 	orr.w	r3, r3, #2
 8007a5c:	81a3      	strh	r3, [r4, #12]
 8007a5e:	e7e2      	b.n	8007a26 <__smakebuf_r+0xc>
 8007a60:	89a3      	ldrh	r3, [r4, #12]
 8007a62:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8007a66:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007a6a:	81a3      	strh	r3, [r4, #12]
 8007a6c:	9b01      	ldr	r3, [sp, #4]
 8007a6e:	6020      	str	r0, [r4, #0]
 8007a70:	b15b      	cbz	r3, 8007a8a <__smakebuf_r+0x70>
 8007a72:	4630      	mov	r0, r6
 8007a74:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007a78:	f000 f81e 	bl	8007ab8 <_isatty_r>
 8007a7c:	b128      	cbz	r0, 8007a8a <__smakebuf_r+0x70>
 8007a7e:	89a3      	ldrh	r3, [r4, #12]
 8007a80:	f023 0303 	bic.w	r3, r3, #3
 8007a84:	f043 0301 	orr.w	r3, r3, #1
 8007a88:	81a3      	strh	r3, [r4, #12]
 8007a8a:	89a3      	ldrh	r3, [r4, #12]
 8007a8c:	431d      	orrs	r5, r3
 8007a8e:	81a5      	strh	r5, [r4, #12]
 8007a90:	e7cf      	b.n	8007a32 <__smakebuf_r+0x18>
	...

08007a94 <_fstat_r>:
 8007a94:	b538      	push	{r3, r4, r5, lr}
 8007a96:	2300      	movs	r3, #0
 8007a98:	4d06      	ldr	r5, [pc, #24]	@ (8007ab4 <_fstat_r+0x20>)
 8007a9a:	4604      	mov	r4, r0
 8007a9c:	4608      	mov	r0, r1
 8007a9e:	4611      	mov	r1, r2
 8007aa0:	602b      	str	r3, [r5, #0]
 8007aa2:	f7fa f93d 	bl	8001d20 <_fstat>
 8007aa6:	1c43      	adds	r3, r0, #1
 8007aa8:	d102      	bne.n	8007ab0 <_fstat_r+0x1c>
 8007aaa:	682b      	ldr	r3, [r5, #0]
 8007aac:	b103      	cbz	r3, 8007ab0 <_fstat_r+0x1c>
 8007aae:	6023      	str	r3, [r4, #0]
 8007ab0:	bd38      	pop	{r3, r4, r5, pc}
 8007ab2:	bf00      	nop
 8007ab4:	200006e0 	.word	0x200006e0

08007ab8 <_isatty_r>:
 8007ab8:	b538      	push	{r3, r4, r5, lr}
 8007aba:	2300      	movs	r3, #0
 8007abc:	4d05      	ldr	r5, [pc, #20]	@ (8007ad4 <_isatty_r+0x1c>)
 8007abe:	4604      	mov	r4, r0
 8007ac0:	4608      	mov	r0, r1
 8007ac2:	602b      	str	r3, [r5, #0]
 8007ac4:	f7fa f93b 	bl	8001d3e <_isatty>
 8007ac8:	1c43      	adds	r3, r0, #1
 8007aca:	d102      	bne.n	8007ad2 <_isatty_r+0x1a>
 8007acc:	682b      	ldr	r3, [r5, #0]
 8007ace:	b103      	cbz	r3, 8007ad2 <_isatty_r+0x1a>
 8007ad0:	6023      	str	r3, [r4, #0]
 8007ad2:	bd38      	pop	{r3, r4, r5, pc}
 8007ad4:	200006e0 	.word	0x200006e0

08007ad8 <_init>:
 8007ad8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007ada:	bf00      	nop
 8007adc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007ade:	bc08      	pop	{r3}
 8007ae0:	469e      	mov	lr, r3
 8007ae2:	4770      	bx	lr

08007ae4 <_fini>:
 8007ae4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007ae6:	bf00      	nop
 8007ae8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007aea:	bc08      	pop	{r3}
 8007aec:	469e      	mov	lr, r3
 8007aee:	4770      	bx	lr
