# P-graph
(Gain,  'trade-off', UGF)
(Power, 'trade-off', CMRR)
(Noise, 'trade-off', UGF)

# PS-graph
(Differential Pair [NMOS: M0–M2], 'influences', Gain)
(Differential Pair [NMOS: M0–M2], 'influences', UGF)
(Differential Pair [NMOS: M0–M2], 'influences', CMRR)

(Tail Current Source [M1 @ VB1→net016], 'influences', Gain)
(Tail Current Source [M1 @ VB1→net016], 'influences', UGF)
(Tail Current Source [M1 @ VB1→net016], 'influences', CMRR)

(NMOS Sink Load [M5–M6 @ gate VB2], 'influences', Gain)
(NMOS Sink Load [M5–M6 @ gate VB2], 'influences', UGF)
(NMOS Sink Load [M5–M6 @ gate VB2], 'influences', Output_Swing)

(Diode-Connected PMOS [M3–M4], 'influences', Gain)
(Diode-Connected PMOS [M3–M4], 'influences', UGF)

(Drain-Coupling Resistor Network [R0: net017↔net014], 'influences', Gain)
(Drain-Coupling Resistor Network [R0: net017↔net014], 'influences', CMRR)

(Output Pole [at VOUT1/VOUT2 (ro∥C incl. CL1,CL2)], 'influences', UGF)
(Output Pole [at VOUT1/VOUT2 (ro∥C incl. CL1,CL2)], 'influences', Phase_Margin)

(Supplies/References [VDD,VSS,VCM], 'influences', Output_Swing)
(Bias Network [VB1, VB2], 'influences', Power)

# PSX-graph
# Membership (X → S)
(WN,       'belongs-to', Differential Pair [NMOS: M0–M2])
(LN,       'belongs-to', Differential Pair [NMOS: M0–M2])

(WTAIL,    'belongs-to', Tail Current Source [M1 @ VB1→net016])
(LTAIL,    'belongs-to', Tail Current Source [M1 @ VB1→net016])

(WNLOAD,   'belongs-to', NMOS Sink Load [M5–M6 @ gate VB2])
(LNLOAD,   'belongs-to', NMOS Sink Load [M5–M6 @ gate VB2])

(WP,       'belongs-to', Diode-Connected PMOS [M3–M4])
(LP,       'belongs-to', Diode-Connected PMOS [M3–M4])

(RLINK,    'belongs-to', Drain-Coupling Resistor Network [R0: net017↔net014])

(VBIAS1,   'belongs-to', Bias Network [VB1])
(VBIAS2,   'belongs-to', Bias Network [VB2])
(VDD,      'belongs-to', Supplies/References)
(VCM,      'belongs-to', Supplies/References)
(CL,       'belongs-to', Output Pole [at VOUT1/VOUT2])

# Directionality (X → P)
(WN,       'directly-proportional', UGF)
(WN,       'ambiguous',             Gain)
(WN,       'ambiguous',             CMRR)

(LN,       'directly-proportional', Gain)
(LN,       'inversely-proportional',UGF)
(LN,       'directly-proportional', CMRR)

(WTAIL,    'ambiguous',             Gain)
(WTAIL,    'directly-proportional', UGF)
(WTAIL,    'ambiguous',             CMRR)

(LTAIL,    'directly-proportional', CMRR)
(LTAIL,    'inversely-proportional',UGF)
(LTAIL,    'ambiguous',             Gain)

(WNLOAD,   'inversely-proportional',Gain)
(WNLOAD,   'directly-proportional', UGF)
(WNLOAD,   'ambiguous',             CMRR)

(LNLOAD,   'directly-proportional', Gain)
(LNLOAD,   'inversely-proportional',UGF)
(LNLOAD,   'ambiguous',             CMRR)

(WP,       'inversely-proportional',Gain)
(WP,       'inversely-proportional',UGF)
(WP,       'ambiguous',             CMRR)

(LP,       'directly-proportional', Gain)
(LP,       'inversely-proportional',UGF)
(LP,       'ambiguous',             CMRR)

(RLINK,    'ambiguous',             Gain)
(RLINK,    'ambiguous',             UGF)
(RLINK,    'ambiguous',             CMRR)

(VBIAS1,   'directly-proportional', UGF)
(VBIAS1,   'ambiguous',             Gain)
(VBIAS1,   'ambiguous',             CMRR)

(VBIAS2,   'inversely-proportional',Gain)
(VBIAS2,   'directly-proportional', UGF)
(VBIAS2,   'ambiguous',             Output_Swing)

(VDD,      'directly-proportional', Output_Swing)
(VDD,      'ambiguous',             Gain)

(CL,       'inversely-proportional',UGF)
(CL,       'ambiguous',             Phase_Margin)
