import{_ as i}from"./plugin-vue_export-helper-c27b6911.js";import{o as l,c as o,f as e}from"./app-1ed3f6c2.js";const t={},n=e("<p><strong>Research Topics To Be Studied</strong></p><ul><li><p><strong>Logic Synthesis (LS -)</strong></p><ol><li><strong>(This is LS - 01, the same as below)</strong> Logic Optimization Operator for Delay Optimization</li><li>Boolean representation</li><li>DSE for optimization sequence</li><li>Circuit diagram partitioning</li><li>Parallelization or GPU acceleration of logic optimization operators</li><li>ASIC Tech Mapping algorithm oriented</li><li>Physics (Delay) Aware cut learning</li><li>Enhance choice - flow by applying exact synthesis with refactor and rewrite</li><li>Explore structure bias for choice - based tech map</li><li>Design of fast Verification technology in logic optimization and technology mapping stages</li><li>Parallel verification technology</li><li>Boolean matching (NPN classification)</li><li>SAT Learning</li><li>Learning of logic optimization operators</li><li>GTech representation</li><li>Functional vector sequential circuit fault simulation<br> 17....</li></ol></li><li><p><strong>Physical Design (PD -)</strong></p><ol><li><strong>(This is PD - 01, the same as below)</strong> Implementation of placement legalization algorithm</li><li>Incremental timing optimization algorithm</li><li>Prediction of delay by layout wire length</li><li>AI Macro Placement</li><li>Timing driven placement</li><li>Congestion driven placement</li><li>New density expression (function, equation or network)</li><li>Joint optimization of cell location/size and buffer</li><li>Precise control of physical variables</li><li>Differentiable optimization metrics (WL, Timing, Congestion)</li><li>Second - order optimization method</li><li>Learning of optimization direction</li><li>Congestion estimation</li><li>Timing estimation</li><li>DRC estimation</li><li>Power estimation</li><li>Slew - driven CTS</li><li>Joint optimization of Delay and Skew</li><li>Pre - allocation of routing resources</li><li>Generation of Steiner trees for nets considering routing costs</li><li>Learning of multi - net resource coordinated routing cost</li><li>DRC estimation</li><li>Efficient routing algorithm</li><li>Coupling capacitance - driven routing algorithm</li><li>Timing - driven routing algorithm</li><li>Modeling of routing field<br> 27....</li></ol></li><li><p><strong>Sign - off Analysis (SO -)</strong></p><ol><li><strong>(This is SO - 01, the same as below)</strong> Timing correction</li><li>3D capacitance extraction</li><li>GPU - accelerated equation solving</li><li>Higher - order model order reduction and acceleration</li><li>Machine learning fitting delay calculation</li><li>Interpolation learning of unit delay</li><li>Fitting of physical variables and timing</li><li>Noise estimation</li><li>AI buffer insertion &amp; sizing</li><li>Identifiable classification of repairable timing</li><li>Numerical calculation method of field solver</li><li>AI fitting RC calculation</li><li>Characterization of layout data</li><li>AI for RC Pattern Match</li><li>Fitting of physical features and electrical variables (parasitic)</li><li>IO of massive data</li><li>Waveform data sampling</li><li>Acceleration of Cycle - level power consumption calculation</li><li>Estimation and prediction<br> 20....</li></ol></li><li><p><strong>Physical Verification (PV -)</strong></p><ol><li><strong>(This is PV - 01, the same as below)</strong> Acceleration of massive data detection</li><li>DFM detection</li><li>DTCO, exploration of design Margin</li></ol></li><li><p><strong>Other Technologies (OT -)</strong></p><ol><li><strong>(This is OT - 01, the same as below)</strong> Graph and layout multi - modal data representation</li><li>Uncertainty measurement</li><li>Partitioning algorithm</li><li>Numerical calculation of PDE/ODE equations</li><li>Performance acceleration</li><li>LU decomposition acceleration</li><li>GPU - accelerated EDA problems</li><li>Microservice</li><li>Cloud platform and framework</li><li>DSE</li><li>Application of AI large model</li><li>Generation of label data</li><li>Generation of power network</li><li>Generation of clock tree</li><li>Generation of Metal Filler</li><li>Generation of IO position</li><li>Generation of Design Flow</li><li>Search of AI optimization algorithm (make up for the defect of most algorithms in the trade - off between exploration and utilization)</li><li>AI perception and decision - making</li><li>AI metric fitting and prediction</li><li>AI solving PDE</li><li>AI search for gradient optimization direction</li><li>EDA chip design collaboration</li><li>3D Placement<br> 26....</li></ol></li></ul>",2),a=[n];function r(c,s){return l(),o("div",null,a)}const f=i(t,[["render",r],["__file","topics.html.vue"]]);export{f as default};
