<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="impl_1" LaunchPart="xc7z020clg400-1" LaunchTime="1528298826">
  <File Type="BITSTR-NKY" Name="dual_port_ram.nky"/>
  <File Type="WBT-USG" Name="usage_statistics_webtalk.html"/>
  <File Type="BITSTR-SYSDEF" Name="dual_port_ram.sysdef"/>
  <File Type="BG-DRC" Name="dual_port_ram.drc"/>
  <File Type="BITSTR-LTX" Name="dual_port_ram.ltx"/>
  <File Type="BG-BGN" Name="dual_port_ram.bgn"/>
  <File Type="BITSTR-MMI" Name="dual_port_ram.mmi"/>
  <File Type="BITSTR-BMM" Name="dual_port_ram_bd.bmm"/>
  <File Type="BITSTR-RBT" Name="dual_port_ram.rbt"/>
  <File Type="BITSTR-MSK" Name="dual_port_ram.msk"/>
  <File Type="BG-BIN" Name="dual_port_ram.bin"/>
  <File Type="BG-BIT" Name="dual_port_ram.bit"/>
  <File Type="POSTROUTE-PHYSOPT-BLACKBOX-DCP" Name="dual_port_ram_postroute_physopt_bb.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-DCP" Name="dual_port_ram_postroute_physopt.dcp"/>
  <File Type="RDI-RDI" Name="dual_port_ram.vdi"/>
  <File Type="ROUTE-TIMING-PB" Name="dual_port_ram_timing_summary_routed.pb"/>
  <File Type="OPT-HWDEF" Name="dual_port_ram.hwdef"/>
  <File Type="PWROPT-DCP" Name="dual_port_ram_pwropt.dcp"/>
  <File Type="REPORTS-TCL" Name="dual_port_ram_reports.tcl"/>
  <File Type="OPT-DCP" Name="dual_port_ram_opt.dcp"/>
  <File Type="PLACE-DCP" Name="dual_port_ram_placed.dcp"/>
  <File Type="PA-TCL" Name="dual_port_ram.tcl"/>
  <File Type="PLACE-PRE-SIMILARITY" Name="dual_port_ram_incremental_reuse_pre_placed.rpt"/>
  <File Type="POSTPLACE-PWROPT-DCP" Name="dual_port_ram_postplace_pwropt.dcp"/>
  <File Type="PHYSOPT-DCP" Name="dual_port_ram_physopt.dcp"/>
  <File Type="ROUTE-ERROR-DCP" Name="dual_port_ram_routed_error.dcp"/>
  <File Type="ROUTE-DCP" Name="dual_port_ram_routed.dcp"/>
  <File Type="ROUTE-BLACKBOX-DCP" Name="dual_port_ram_routed_bb.dcp"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/imports/new/dual_port_ram.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../hdmi_passthrough/hdmi_passthrough.srcs/sources_1/new/dual_port_ram.vhd"/>
        <Attr Name="ImportTime" Val="1527694894"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/BandW_converter.vhd">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="dual_port_ram"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
    <Step Id="init_design"/>
    <Step Id="opt_design"/>
    <Step Id="power_opt_design"/>
    <Step Id="place_design"/>
    <Step Id="post_place_power_opt_design"/>
    <Step Id="phys_opt_design"/>
    <Step Id="route_design"/>
    <Step Id="post_route_phys_opt_design"/>
    <Step Id="write_bitstream"/>
  </Strategy>
</GenRun>
