
*** Running xst
    with args -ifn "kadai4.xst" -ofn "kadai4.srp" -intstyle ise

Reading design: kadai4.prj

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:/VHDL/kadai4/kadai4.srcs/sources_1/imports/new/kadai3.vhd" into library work
Parsing entity <kadai3>.
Parsing architecture <Behavioral> of entity <kadai3>.
Parsing VHDL file "C:/VHDL/kadai4/kadai4.srcs/sources_1/imports/new/kadai2.vhd" into library work
Parsing entity <kadai2>.
Parsing architecture <Behavioral> of entity <kadai2>.
Parsing VHDL file "C:/VHDL/kadai4/kadai4.srcs/sources_1/new/kadai4.vhd" into library work
Parsing entity <kadai4>.
Parsing architecture <Behavioral> of entity <kadai4>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <kadai4> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:871 - "C:/VHDL/kadai4/kadai4.srcs/sources_1/new/kadai4.vhd" Line 52: Using initial value "0000000100100011" for sevenseg_data_l since it is never assigned

Elaborating entity <kadai3> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:871 - "C:/VHDL/kadai4/kadai4.srcs/sources_1/imports/new/kadai3.vhd" Line 46: Using initial value "0000000000000000000000001" for count_a since it is never assigned

Elaborating entity <kadai2> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "C:/VHDL/kadai4/kadai4.srcs/sources_1/imports/new/kadai2.vhd" Line 62. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:871 - "C:/VHDL/kadai4/kadai4.srcs/sources_1/new/kadai4.vhd" Line 62: Using initial value "01" for count_a since it is never assigned
INFO:HDLCompiler:679 - "C:/VHDL/kadai4/kadai4.srcs/sources_1/new/kadai4.vhd" Line 71. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:/VHDL/kadai4/kadai4.srcs/sources_1/new/kadai4.vhd" Line 78. Case statement is complete. others clause is never selected

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <kadai4>.
    Related source file is "C:/VHDL/kadai4/kadai4.srcs/sources_1/new/kadai4.vhd".
    Found 4-bit register for signal <SEG_SEL>.
    Found 4-bit register for signal <SEG_l>.
    Found 2-bit register for signal <COUNT>.
    Found 2-bit adder for signal <COUNT[1]_GND_4_o_add_0_OUT> created at line 65.
    Found 4x8-bit Read Only RAM for signal <_n0019>
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  10 D-type flip-flop(s).
Unit <kadai4> synthesized.

Synthesizing Unit <kadai3>.
    Related source file is "C:/VHDL/kadai4/kadai4.srcs/sources_1/imports/new/kadai3.vhd".
    Found 1-bit register for signal <CLK_OUT_kadai3>.
    Found 1-bit register for signal <STATE>.
    Found 25-bit register for signal <COUNT>.
    Found 25-bit adder for signal <COUNT[24]_GND_5_o_add_0_OUT> created at line 49.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
Unit <kadai3> synthesized.

Synthesizing Unit <kadai2>.
    Related source file is "C:/VHDL/kadai4/kadai4.srcs/sources_1/imports/new/kadai2.vhd".
    Found 16x8-bit Read Only RAM for signal <SEG_DATA_kadai2>
    Summary:
	inferred   1 RAM(s).
Unit <kadai2> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x8-bit single-port Read Only RAM                    : 1
 4x8-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 2
 2-bit adder                                           : 1
 25-bit adder                                          : 1
# Registers                                            : 5
 1-bit register                                        : 2
 2-bit register                                        : 1
 25-bit register                                       : 1
 8-bit register                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <kadai2>.
INFO:Xst:3231 - The small RAM <Mram_SEG_DATA_kadai2> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <SW_kadai2>     |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <SEG_DATA_kadai2> |          |
    -----------------------------------------------------------------------
Unit <kadai2> synthesized (advanced).

Synthesizing (advanced) Unit <kadai3>.
The following registers are absorbed into counter <COUNT>: 1 register on signal <COUNT>.
Unit <kadai3> synthesized (advanced).

Synthesizing (advanced) Unit <kadai4>.
The following registers are absorbed into counter <COUNT>: 1 register on signal <COUNT>.
INFO:Xst:3231 - The small RAM <Mram__n0019> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <COUNT[1]_GND_4_o_add_0_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <kadai4> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x8-bit single-port distributed Read Only RAM        : 1
 4x8-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 2
 2-bit adder                                           : 1
 25-bit adder                                          : 1
# Counters                                             : 2
 2-bit up counter                                      : 1
 25-bit up counter                                     : 1
# Registers                                            : 10
 Flip-Flops                                            : 10

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <SEG_SEL_2> has a constant value of 0 in block <kadai4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <SEG_SEL_3> has a constant value of 0 in block <kadai4>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <SEG_SEL_0> in Unit <kadai4> is equivalent to the following FF/Latch, which will be removed : <COUNT_0> 
INFO:Xst:2261 - The FF/Latch <SEG_SEL_1> in Unit <kadai4> is equivalent to the following FF/Latch, which will be removed : <COUNT_1> 

Optimizing unit <kadai4> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block kadai4, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 33
 Flip-Flops                                            : 33

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
U1/CLK_OUT_kadai3                  | NONE(SEG_l_0)          | 6     |
CLK_SRC                            | BUFGP                  | 27    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 5.234ns (Maximum Frequency: 191.042MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 4.771ns
   Maximum combinational path delay: No path found

=========================================================================
