#-----------------------------------------------------------
# Vivado v2019.1.3 (64-bit)
# SW Build 2644227 on Wed Sep  4 09:44:18 MDT 2019
# IP Build 2633630 on Wed Sep  4 12:30:14 MDT 2019
# Start of session at: Thu Nov 11 17:57:35 2021
# Process ID: 15793
# Current directory: /home/krekker/FPGA_For_Beginners/some_beginner_things/some_beginner_things.runs/synth_1
# Command line: vivado -log debouncer.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source debouncer.tcl
# Log file: /home/krekker/FPGA_For_Beginners/some_beginner_things/some_beginner_things.runs/synth_1/debouncer.vds
# Journal file: /home/krekker/FPGA_For_Beginners/some_beginner_things/some_beginner_things.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source debouncer.tcl -notrace
Command: synth_design -top debouncer -part xc7s50csga324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16006 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1738.082 ; gain = 154.719 ; free physical = 2662 ; free virtual = 35202
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'debouncer' [/home/krekker/FPGA_For_Beginners/some_beginner_things/some_beginner_things.srcs/sources_1/new/debouncer.vhd:45]
INFO: [Synth 8-638] synthesizing module 'd_ff' [/home/krekker/FPGA_For_Beginners/some_beginner_things/some_beginner_things.srcs/sources_1/new/d_ff.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'd_ff' (1#1) [/home/krekker/FPGA_For_Beginners/some_beginner_things/some_beginner_things.srcs/sources_1/new/d_ff.vhd:41]
INFO: [Synth 8-638] synthesizing module 'counter' [/home/krekker/FPGA_For_Beginners/some_beginner_things/some_beginner_things.srcs/sources_1/new/counter.vhd:45]
	Parameter data_length bound to: 20 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter' (2#1) [/home/krekker/FPGA_For_Beginners/some_beginner_things/some_beginner_things.srcs/sources_1/new/counter.vhd:45]
INFO: [Synth 8-638] synthesizing module 'dff_en' [/home/krekker/FPGA_For_Beginners/some_beginner_things/some_beginner_things.srcs/sources_1/new/dff_en.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'dff_en' (3#1) [/home/krekker/FPGA_For_Beginners/some_beginner_things/some_beginner_things.srcs/sources_1/new/dff_en.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'debouncer' (4#1) [/home/krekker/FPGA_For_Beginners/some_beginner_things/some_beginner_things.srcs/sources_1/new/debouncer.vhd:45]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1791.832 ; gain = 208.469 ; free physical = 2701 ; free virtual = 35241
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1797.770 ; gain = 214.406 ; free physical = 2696 ; free virtual = 35237
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1797.770 ; gain = 214.406 ; free physical = 2696 ; free virtual = 35237
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/krekker/FPGA_For_Beginners/some_beginner_things/some_beginner_things.srcs/constrs_1/new/debouncer.xdc]
Finished Parsing XDC File [/home/krekker/FPGA_For_Beginners/some_beginner_things/some_beginner_things.srcs/constrs_1/new/debouncer.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/krekker/FPGA_For_Beginners/some_beginner_things/some_beginner_things.srcs/constrs_1/new/debouncer.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/debouncer_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/debouncer_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1948.520 ; gain = 0.000 ; free physical = 2597 ; free virtual = 35137
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1948.520 ; gain = 0.000 ; free physical = 2597 ; free virtual = 35137
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1948.520 ; gain = 365.156 ; free physical = 2658 ; free virtual = 35198
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1948.520 ; gain = 365.156 ; free physical = 2658 ; free virtual = 35198
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1948.520 ; gain = 365.156 ; free physical = 2658 ; free virtual = 35198
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1948.520 ; gain = 365.156 ; free physical = 2649 ; free virtual = 35190
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module debouncer 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module d_ff 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module counter 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dff_en 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1948.520 ; gain = 365.156 ; free physical = 2626 ; free virtual = 35169
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1948.520 ; gain = 365.156 ; free physical = 2507 ; free virtual = 35050
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1948.520 ; gain = 365.156 ; free physical = 2507 ; free virtual = 35050
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1948.520 ; gain = 365.156 ; free physical = 2507 ; free virtual = 35050
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1948.520 ; gain = 365.156 ; free physical = 2520 ; free virtual = 35063
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1948.520 ; gain = 365.156 ; free physical = 2520 ; free virtual = 35063
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1948.520 ; gain = 365.156 ; free physical = 2519 ; free virtual = 35062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1948.520 ; gain = 365.156 ; free physical = 2518 ; free virtual = 35061
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1948.520 ; gain = 365.156 ; free physical = 2518 ; free virtual = 35061
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1948.520 ; gain = 365.156 ; free physical = 2518 ; free virtual = 35061
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |     2|
|4     |LUT2   |    20|
|5     |LUT4   |     2|
|6     |FDCE   |     4|
|7     |FDRE   |    20|
|8     |IBUF   |     3|
|9     |OBUF   |     1|
+------+-------+------+

Report Instance Areas: 
+------+---------------+--------+------+
|      |Instance       |Module  |Cells |
+------+---------------+--------+------+
|1     |top            |        |    61|
|2     |  inst_counter |counter |    51|
|3     |  inst_dff1    |d_ff    |     2|
|4     |  inst_dff2    |d_ff_0  |     1|
|5     |  inst_dff_en  |dff_en  |     2|
+------+---------------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1948.520 ; gain = 365.156 ; free physical = 2517 ; free virtual = 35060
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1948.520 ; gain = 214.406 ; free physical = 2558 ; free virtual = 35101
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1948.520 ; gain = 365.156 ; free physical = 2558 ; free virtual = 35101
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1948.520 ; gain = 0.000 ; free physical = 2518 ; free virtual = 35061
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1948.520 ; gain = 583.000 ; free physical = 2618 ; free virtual = 35161
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1948.520 ; gain = 0.000 ; free physical = 2618 ; free virtual = 35161
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/krekker/FPGA_For_Beginners/some_beginner_things/some_beginner_things.runs/synth_1/debouncer.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file debouncer_utilization_synth.rpt -pb debouncer_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov 11 17:58:11 2021...
