{"vcs1":{"timestamp_begin":1685455198.989685003, "rt":2.15, "ut":0.70, "st":0.31}}
{"vcselab":{"timestamp_begin":1685455201.228204867, "rt":1.12, "ut":0.34, "st":0.08}}
{"link":{"timestamp_begin":1685455202.421772235, "rt":0.86, "ut":0.40, "st":0.29}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1685455198.296989175}
{"VCS_COMP_START_TIME": 1685455198.296989175}
{"VCS_COMP_END_TIME": 1685455204.907341201}
{"VCS_USER_OPTIONS": "BIST_Checkboard_tb.v BIST_SRAM_syn.v -v /home/m110/m110061576/process/CBDK_TSMC90GUTM_Arm_f1.0/orig_lib/aci/sc-x/verilog/tsmc090.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 350832}}
{"stitch_vcselab": {"peak_mem": 222380}}
