/* Generated by Yosys 0.38 (git sha1 a0cd5d1bb, gcc 11.2.1 -fPIC -Os) */

module design124_20_12_top(clk, rst, in, out);
  input clk;
  input [31:0] in;
  output [31:0] out;
  input rst;
  wire \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$auto$rs_design_edit.cc:880:execute$466396 ;
  wire \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$auto$rs_design_edit.cc:880:execute$466395 ;
  wire \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$auto$rs_design_edit.cc:880:execute$466394 ;
  wire \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$auto$rs_design_edit.cc:880:execute$466393 ;
  wire \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$auto$rs_design_edit.cc:880:execute$466392 ;
  wire \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$auto$rs_design_edit.cc:880:execute$466391 ;
  wire \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$auto$rs_design_edit.cc:880:execute$466390 ;
  wire \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$auto$rs_design_edit.cc:880:execute$466389 ;
  wire \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$auto$rs_design_edit.cc:880:execute$466388 ;
  wire \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$auto$rs_design_edit.cc:880:execute$466387 ;
  wire \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$auto$rs_design_edit.cc:880:execute$466386 ;
  wire \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$auto$rs_design_edit.cc:880:execute$466385 ;
  wire \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$auto$rs_design_edit.cc:880:execute$466384 ;
  wire \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$auto$rs_design_edit.cc:880:execute$466383 ;
  wire \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$auto$rs_design_edit.cc:880:execute$466382 ;
  wire \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$auto$rs_design_edit.cc:880:execute$466381 ;
  wire \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$auto$rs_design_edit.cc:880:execute$466380 ;
  wire \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$auto$rs_design_edit.cc:880:execute$466379 ;
  wire \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$auto$rs_design_edit.cc:880:execute$466378 ;
  wire \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$auto$rs_design_edit.cc:880:execute$466377 ;
  wire \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$auto$rs_design_edit.cc:880:execute$466376 ;
  wire \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$auto$rs_design_edit.cc:880:execute$466375 ;
  wire \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$auto$rs_design_edit.cc:880:execute$466374 ;
  wire \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$auto$rs_design_edit.cc:880:execute$466373 ;
  wire \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$auto$rs_design_edit.cc:880:execute$466372 ;
  wire \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$auto$rs_design_edit.cc:880:execute$466371 ;
  wire \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$auto$rs_design_edit.cc:880:execute$466370 ;
  wire \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$auto$rs_design_edit.cc:880:execute$466369 ;
  wire \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$auto$rs_design_edit.cc:880:execute$466368 ;
  wire \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$auto$rs_design_edit.cc:880:execute$466367 ;
  wire \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$auto$rs_design_edit.cc:880:execute$466366 ;
  wire \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$auto$rs_design_edit.cc:880:execute$466365 ;
  wire \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$auto$rs_design_edit.cc:880:execute$466364 ;
  wire \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$auto$rs_design_edit.cc:880:execute$466363 ;
  wire \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$out[29] ;
  wire \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$in[5] ;
  wire \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$in[4] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/verilog_random_designs/design124_20_12_top/results_dir/.././rtl/design124_20_12_top.v:10.12-10.15" *)
  wire \$auto$rs_design_edit.cc:1149:execute$466398.rst ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/verilog_random_designs/design124_20_12_top/results_dir/.././rtl/design124_20_12_top.v:12.21-12.24" *)
  wire [31:0] \$auto$rs_design_edit.cc:1149:execute$466398.out ;
  wire \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$in[7] ;
  wire \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$in[18] ;
  wire \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$in[1] ;
  wire \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$in[23] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/verilog_random_designs/design124_20_12_top/results_dir/.././rtl/design124_20_12_top.v:11.20-11.22" *)
  wire [31:0] \$auto$rs_design_edit.cc:1149:execute$466398.in ;
  wire \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$out[15] ;
  wire \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$out[1] ;
  wire \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$out[27] ;
  wire \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$in[11] ;
  wire \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$in[25] ;
  wire \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$in[16] ;
  wire \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$in[21] ;
  wire \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$in[2] ;
  wire \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$out[11] ;
  wire \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$in[3] ;
  wire \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$out[30] ;
  wire \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$in[22] ;
  wire \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$in[29] ;
  wire \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$in[15] ;
  wire \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$rst ;
  wire \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$out[12] ;
  wire \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$out[3] ;
  wire \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$in[26] ;
  wire \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$in[31] ;
  wire \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$out[0] ;
  wire \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$out[9] ;
  wire \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$in[27] ;
  wire \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$out[20] ;
  wire \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$in[0] ;
  wire \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$out[21] ;
  wire \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$in[12] ;
  wire \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$out[24] ;
  wire \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$out[31] ;
  wire \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$out[4] ;
  wire \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$out[25] ;
  wire \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$in[28] ;
  wire \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$in[8] ;
  wire \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$out[13] ;
  wire \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$out[23] ;
  wire \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$in[10] ;
  wire \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$in[24] ;
  wire \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$out[10] ;
  wire \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$auto$clkbufmap.cc:298:execute$462253 ;
  wire \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$out[19] ;
  wire \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$in[20] ;
  wire \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$in[9] ;
  wire \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$out[7] ;
  wire \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$in[6] ;
  wire \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$out[17] ;
  wire \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$in[19] ;
  wire \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$in[14] ;
  wire \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$out[16] ;
  wire \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$in[30] ;
  wire \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$out[26] ;
  wire \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$in[17] ;
  wire \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$out[5] ;
  wire \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$in[13] ;
  wire \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$out[22] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/verilog_random_designs/design124_20_12_top/results_dir/.././rtl/design124_20_12_top.v:10.8-10.11" *)
  wire \$auto$rs_design_edit.cc:1149:execute$466398.clk ;
  wire \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$out[18] ;
  wire \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$out[8] ;
  wire \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$clk ;
  wire \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$out[6] ;
  wire \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$out[28] ;
  wire \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$out[2] ;
  wire \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$out[14] ;
  wire \$iopadmap$out[6] ;
  wire \$iopadmap$in[2] ;
  wire \$iopadmap$in[24] ;
  wire \$iopadmap$in[19] ;
  wire \$iopadmap$out[23] ;
  wire \$iopadmap$out[19] ;
  wire \$iopadmap$out[1] ;
  wire \$iopadmap$out[10] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/verilog_random_designs/design124_20_12_top/results_dir/.././rtl/design124_20_12_top.v:10.8-10.11" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/verilog_random_designs/design124_20_12_top/results_dir/.././rtl/design124_20_12_top.v:10.8-10.11" *)
  wire clk;
  wire \$iopadmap$in[13] ;
  wire \$iopadmap$in[9] ;
  wire \$iopadmap$out[16] ;
  wire \$iopadmap$out[8] ;
  wire \$iopadmap$in[7] ;
  wire \$iopadmap$in[17] ;
  wire \$iopadmap$in[21] ;
  wire \$iopadmap$out[11] ;
  wire \$iopadmap$out[28] ;
  wire \$iopadmap$clk ;
  wire \$iopadmap$out[9] ;
  wire \$iopadmap$out[4] ;
  wire \$iopadmap$in[8] ;
  wire \$iopadmap$in[10] ;
  wire \$iopadmap$in[30] ;
  wire \$iopadmap$out[7] ;
  wire \$iopadmap$in[12] ;
  wire \$iopadmap$out[12] ;
  wire \$iopadmap$out[25] ;
  wire \$auto$clkbufmap.cc:298:execute$462253 ;
  wire \$iopadmap$in[28] ;
  wire \$iopadmap$out[2] ;
  wire \$iopadmap$out[29] ;
  wire \$iopadmap$in[18] ;
  wire \$iopadmap$in[23] ;
  wire \$iopadmap$in[5] ;
  wire \$iopadmap$out[24] ;
  wire \$iopadmap$in[6] ;
  wire \$iopadmap$out[17] ;
  wire \$iopadmap$out[18] ;
  wire \$iopadmap$out[22] ;
  wire \$iopadmap$out[27] ;
  wire \$iopadmap$out[5] ;
  wire \$iopadmap$in[1] ;
  wire \$iopadmap$in[16] ;
  wire \$iopadmap$rst ;
  wire \$iopadmap$out[21] ;
  wire \$iopadmap$in[14] ;
  wire \$iopadmap$in[4] ;
  wire \$iopadmap$in[31] ;
  wire \$iopadmap$out[20] ;
  wire \$iopadmap$in[3] ;
  wire \$iopadmap$out[13] ;
  wire \$iopadmap$in[22] ;
  wire \$iopadmap$in[20] ;
  wire \$iopadmap$out[31] ;
  wire \$iopadmap$out[30] ;
  wire \$iopadmap$out[15] ;
  wire \$iopadmap$in[15] ;
  wire \$iopadmap$in[29] ;
  wire \$iopadmap$out[26] ;
  wire \$iopadmap$in[0] ;
  wire \$iopadmap$in[25] ;
  wire \$iopadmap$out[3] ;
  wire \$iopadmap$in[27] ;
  wire \$iopadmap$in[11] ;
  wire \$iopadmap$out[14] ;
  wire \$iopadmap$in[26] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/verilog_random_designs/design124_20_12_top/results_dir/.././rtl/design124_20_12_top.v:11.20-11.22" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/verilog_random_designs/design124_20_12_top/results_dir/.././rtl/design124_20_12_top.v:11.20-11.22" *)
  wire [31:0] in;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/verilog_random_designs/design124_20_12_top/results_dir/.././rtl/design124_20_12_top.v:12.21-12.24" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/verilog_random_designs/design124_20_12_top/results_dir/.././rtl/design124_20_12_top.v:12.21-12.24" *)
  wire [31:0] out;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/verilog_random_designs/design124_20_12_top/results_dir/.././rtl/design124_20_12_top.v:10.12-10.15" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/verilog_random_designs/design124_20_12_top/results_dir/.././rtl/design124_20_12_top.v:10.12-10.15" *)
  wire rst;
  wire \$iopadmap$out[0] ;
  wire \$auto$rs_design_edit.cc:880:execute$466363 ;
  wire \$auto$rs_design_edit.cc:880:execute$466364 ;
  wire \$auto$rs_design_edit.cc:880:execute$466365 ;
  wire \$auto$rs_design_edit.cc:880:execute$466366 ;
  wire \$auto$rs_design_edit.cc:880:execute$466367 ;
  wire \$auto$rs_design_edit.cc:880:execute$466368 ;
  wire \$auto$rs_design_edit.cc:880:execute$466369 ;
  wire \$auto$rs_design_edit.cc:880:execute$466370 ;
  wire \$auto$rs_design_edit.cc:880:execute$466371 ;
  wire \$auto$rs_design_edit.cc:880:execute$466372 ;
  wire \$auto$rs_design_edit.cc:880:execute$466373 ;
  wire \$auto$rs_design_edit.cc:880:execute$466374 ;
  wire \$auto$rs_design_edit.cc:880:execute$466375 ;
  wire \$auto$rs_design_edit.cc:880:execute$466376 ;
  wire \$auto$rs_design_edit.cc:880:execute$466377 ;
  wire \$auto$rs_design_edit.cc:880:execute$466378 ;
  wire \$auto$rs_design_edit.cc:880:execute$466379 ;
  wire \$auto$rs_design_edit.cc:880:execute$466380 ;
  wire \$auto$rs_design_edit.cc:880:execute$466381 ;
  wire \$auto$rs_design_edit.cc:880:execute$466382 ;
  wire \$auto$rs_design_edit.cc:880:execute$466383 ;
  wire \$auto$rs_design_edit.cc:880:execute$466384 ;
  wire \$auto$rs_design_edit.cc:880:execute$466385 ;
  wire \$auto$rs_design_edit.cc:880:execute$466386 ;
  wire \$auto$rs_design_edit.cc:880:execute$466387 ;
  wire \$auto$rs_design_edit.cc:880:execute$466388 ;
  wire \$auto$rs_design_edit.cc:880:execute$466389 ;
  wire \$auto$rs_design_edit.cc:880:execute$466390 ;
  wire \$auto$rs_design_edit.cc:880:execute$466391 ;
  wire \$auto$rs_design_edit.cc:880:execute$466392 ;
  wire \$auto$rs_design_edit.cc:880:execute$466393 ;
  wire \$auto$rs_design_edit.cc:880:execute$466394 ;
  wire \$auto$rs_design_edit.cc:880:execute$466395 ;
  wire \$auto$rs_design_edit.cc:880:execute$466396 ;
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_12_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$design124_20_12_top.out_21  (
    .I(\$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$out[21] ),
    .O(\$auto$rs_design_edit.cc:1149:execute$466398.out [21])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_12_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$design124_20_12_top.out_22  (
    .I(\$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$out[22] ),
    .O(\$auto$rs_design_edit.cc:1149:execute$466398.out [22])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_12_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$design124_20_12_top.out_23  (
    .I(\$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$out[23] ),
    .O(\$auto$rs_design_edit.cc:1149:execute$466398.out [23])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_12_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$design124_20_12_top.out_24  (
    .I(\$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$out[24] ),
    .O(\$auto$rs_design_edit.cc:1149:execute$466398.out [24])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_12_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$design124_20_12_top.out_25  (
    .I(\$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$out[25] ),
    .O(\$auto$rs_design_edit.cc:1149:execute$466398.out [25])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_12_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$design124_20_12_top.out_26  (
    .I(\$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$out[26] ),
    .O(\$auto$rs_design_edit.cc:1149:execute$466398.out [26])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_12_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$design124_20_12_top.out_27  (
    .I(\$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$out[27] ),
    .O(\$auto$rs_design_edit.cc:1149:execute$466398.out [27])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_12_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$design124_20_12_top.out_28  (
    .I(\$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$out[28] ),
    .O(\$auto$rs_design_edit.cc:1149:execute$466398.out [28])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_12_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$design124_20_12_top.out_29  (
    .I(\$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$out[29] ),
    .O(\$auto$rs_design_edit.cc:1149:execute$466398.out [29])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_12_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$design124_20_12_top.out_3  (
    .I(\$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$out[3] ),
    .O(\$auto$rs_design_edit.cc:1149:execute$466398.out [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_12_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$design124_20_12_top.out_30  (
    .I(\$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$out[30] ),
    .O(\$auto$rs_design_edit.cc:1149:execute$466398.out [30])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_12_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$design124_20_12_top.out_31  (
    .I(\$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$out[31] ),
    .O(\$auto$rs_design_edit.cc:1149:execute$466398.out [31])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_12_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$design124_20_12_top.out_4  (
    .I(\$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$out[4] ),
    .O(\$auto$rs_design_edit.cc:1149:execute$466398.out [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_12_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$design124_20_12_top.out_5  (
    .I(\$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$out[5] ),
    .O(\$auto$rs_design_edit.cc:1149:execute$466398.out [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_12_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$design124_20_12_top.out_6  (
    .I(\$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$out[6] ),
    .O(\$auto$rs_design_edit.cc:1149:execute$466398.out [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_12_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$design124_20_12_top.out_7  (
    .I(\$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$out[7] ),
    .O(\$auto$rs_design_edit.cc:1149:execute$466398.out [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_12_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$design124_20_12_top.out_8  (
    .I(\$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$out[8] ),
    .O(\$auto$rs_design_edit.cc:1149:execute$466398.out [8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_12_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$design124_20_12_top.out_9  (
    .I(\$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$out[9] ),
    .O(\$auto$rs_design_edit.cc:1149:execute$466398.out [9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_12_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$design124_20_12_top.rst  (
    .EN(\$flatten$auto$rs_design_edit.cc:1149:execute$466398.$auto$rs_design_edit.cc:880:execute$466396 ),
    .I(\$auto$rs_design_edit.cc:1149:execute$466398.rst ),
    .O(\$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$rst )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_12_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:14.13-14.45" *)
  CLK_BUF \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$auto$clkbufmap.cc:265:execute$462251  (
    .I(\$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$clk ),
    .O(\$flatten$auto$rs_design_edit.cc:1149:execute$466398.$auto$clkbufmap.cc:298:execute$462253 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_12_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$design124_20_12_top.clk  (
    .EN(\$flatten$auto$rs_design_edit.cc:1149:execute$466398.$auto$rs_design_edit.cc:880:execute$466363 ),
    .I(\$auto$rs_design_edit.cc:1149:execute$466398.clk ),
    .O(\$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$clk )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_12_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$design124_20_12_top.in  (
    .EN(\$flatten$auto$rs_design_edit.cc:1149:execute$466398.$auto$rs_design_edit.cc:880:execute$466364 ),
    .I(\$auto$rs_design_edit.cc:1149:execute$466398.in [0]),
    .O(\$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$in[0] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_12_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$design124_20_12_top.in_1  (
    .EN(\$flatten$auto$rs_design_edit.cc:1149:execute$466398.$auto$rs_design_edit.cc:880:execute$466365 ),
    .I(\$auto$rs_design_edit.cc:1149:execute$466398.in [1]),
    .O(\$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$in[1] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_12_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$design124_20_12_top.in_10  (
    .EN(\$flatten$auto$rs_design_edit.cc:1149:execute$466398.$auto$rs_design_edit.cc:880:execute$466366 ),
    .I(\$auto$rs_design_edit.cc:1149:execute$466398.in [10]),
    .O(\$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$in[10] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_12_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$design124_20_12_top.in_11  (
    .EN(\$flatten$auto$rs_design_edit.cc:1149:execute$466398.$auto$rs_design_edit.cc:880:execute$466367 ),
    .I(\$auto$rs_design_edit.cc:1149:execute$466398.in [11]),
    .O(\$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$in[11] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_12_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$design124_20_12_top.in_12  (
    .EN(\$flatten$auto$rs_design_edit.cc:1149:execute$466398.$auto$rs_design_edit.cc:880:execute$466368 ),
    .I(\$auto$rs_design_edit.cc:1149:execute$466398.in [12]),
    .O(\$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$in[12] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_12_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$design124_20_12_top.in_13  (
    .EN(\$flatten$auto$rs_design_edit.cc:1149:execute$466398.$auto$rs_design_edit.cc:880:execute$466369 ),
    .I(\$auto$rs_design_edit.cc:1149:execute$466398.in [13]),
    .O(\$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$in[13] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_12_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$design124_20_12_top.in_14  (
    .EN(\$flatten$auto$rs_design_edit.cc:1149:execute$466398.$auto$rs_design_edit.cc:880:execute$466370 ),
    .I(\$auto$rs_design_edit.cc:1149:execute$466398.in [14]),
    .O(\$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$in[14] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_12_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$design124_20_12_top.in_15  (
    .EN(\$flatten$auto$rs_design_edit.cc:1149:execute$466398.$auto$rs_design_edit.cc:880:execute$466371 ),
    .I(\$auto$rs_design_edit.cc:1149:execute$466398.in [15]),
    .O(\$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$in[15] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_12_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$design124_20_12_top.in_16  (
    .EN(\$flatten$auto$rs_design_edit.cc:1149:execute$466398.$auto$rs_design_edit.cc:880:execute$466372 ),
    .I(\$auto$rs_design_edit.cc:1149:execute$466398.in [16]),
    .O(\$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$in[16] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_12_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$design124_20_12_top.in_17  (
    .EN(\$flatten$auto$rs_design_edit.cc:1149:execute$466398.$auto$rs_design_edit.cc:880:execute$466373 ),
    .I(\$auto$rs_design_edit.cc:1149:execute$466398.in [17]),
    .O(\$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$in[17] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_12_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$design124_20_12_top.in_18  (
    .EN(\$flatten$auto$rs_design_edit.cc:1149:execute$466398.$auto$rs_design_edit.cc:880:execute$466374 ),
    .I(\$auto$rs_design_edit.cc:1149:execute$466398.in [18]),
    .O(\$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$in[18] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_12_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$design124_20_12_top.in_19  (
    .EN(\$flatten$auto$rs_design_edit.cc:1149:execute$466398.$auto$rs_design_edit.cc:880:execute$466375 ),
    .I(\$auto$rs_design_edit.cc:1149:execute$466398.in [19]),
    .O(\$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$in[19] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_12_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$design124_20_12_top.in_2  (
    .EN(\$flatten$auto$rs_design_edit.cc:1149:execute$466398.$auto$rs_design_edit.cc:880:execute$466376 ),
    .I(\$auto$rs_design_edit.cc:1149:execute$466398.in [2]),
    .O(\$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$in[2] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_12_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$design124_20_12_top.in_20  (
    .EN(\$flatten$auto$rs_design_edit.cc:1149:execute$466398.$auto$rs_design_edit.cc:880:execute$466377 ),
    .I(\$auto$rs_design_edit.cc:1149:execute$466398.in [20]),
    .O(\$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$in[20] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_12_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$design124_20_12_top.in_21  (
    .EN(\$flatten$auto$rs_design_edit.cc:1149:execute$466398.$auto$rs_design_edit.cc:880:execute$466378 ),
    .I(\$auto$rs_design_edit.cc:1149:execute$466398.in [21]),
    .O(\$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$in[21] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_12_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$design124_20_12_top.in_22  (
    .EN(\$flatten$auto$rs_design_edit.cc:1149:execute$466398.$auto$rs_design_edit.cc:880:execute$466379 ),
    .I(\$auto$rs_design_edit.cc:1149:execute$466398.in [22]),
    .O(\$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$in[22] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_12_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$design124_20_12_top.in_23  (
    .EN(\$flatten$auto$rs_design_edit.cc:1149:execute$466398.$auto$rs_design_edit.cc:880:execute$466380 ),
    .I(\$auto$rs_design_edit.cc:1149:execute$466398.in [23]),
    .O(\$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$in[23] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_12_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$design124_20_12_top.in_24  (
    .EN(\$flatten$auto$rs_design_edit.cc:1149:execute$466398.$auto$rs_design_edit.cc:880:execute$466381 ),
    .I(\$auto$rs_design_edit.cc:1149:execute$466398.in [24]),
    .O(\$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$in[24] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_12_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$design124_20_12_top.in_25  (
    .EN(\$flatten$auto$rs_design_edit.cc:1149:execute$466398.$auto$rs_design_edit.cc:880:execute$466382 ),
    .I(\$auto$rs_design_edit.cc:1149:execute$466398.in [25]),
    .O(\$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$in[25] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_12_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$design124_20_12_top.in_26  (
    .EN(\$flatten$auto$rs_design_edit.cc:1149:execute$466398.$auto$rs_design_edit.cc:880:execute$466383 ),
    .I(\$auto$rs_design_edit.cc:1149:execute$466398.in [26]),
    .O(\$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$in[26] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_12_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$design124_20_12_top.in_27  (
    .EN(\$flatten$auto$rs_design_edit.cc:1149:execute$466398.$auto$rs_design_edit.cc:880:execute$466384 ),
    .I(\$auto$rs_design_edit.cc:1149:execute$466398.in [27]),
    .O(\$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$in[27] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_12_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$design124_20_12_top.in_28  (
    .EN(\$flatten$auto$rs_design_edit.cc:1149:execute$466398.$auto$rs_design_edit.cc:880:execute$466385 ),
    .I(\$auto$rs_design_edit.cc:1149:execute$466398.in [28]),
    .O(\$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$in[28] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_12_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$design124_20_12_top.in_29  (
    .EN(\$flatten$auto$rs_design_edit.cc:1149:execute$466398.$auto$rs_design_edit.cc:880:execute$466386 ),
    .I(\$auto$rs_design_edit.cc:1149:execute$466398.in [29]),
    .O(\$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$in[29] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_12_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$design124_20_12_top.in_3  (
    .EN(\$flatten$auto$rs_design_edit.cc:1149:execute$466398.$auto$rs_design_edit.cc:880:execute$466387 ),
    .I(\$auto$rs_design_edit.cc:1149:execute$466398.in [3]),
    .O(\$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$in[3] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_12_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$design124_20_12_top.in_30  (
    .EN(\$flatten$auto$rs_design_edit.cc:1149:execute$466398.$auto$rs_design_edit.cc:880:execute$466388 ),
    .I(\$auto$rs_design_edit.cc:1149:execute$466398.in [30]),
    .O(\$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$in[30] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_12_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$design124_20_12_top.in_31  (
    .EN(\$flatten$auto$rs_design_edit.cc:1149:execute$466398.$auto$rs_design_edit.cc:880:execute$466389 ),
    .I(\$auto$rs_design_edit.cc:1149:execute$466398.in [31]),
    .O(\$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$in[31] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_12_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$design124_20_12_top.in_4  (
    .EN(\$flatten$auto$rs_design_edit.cc:1149:execute$466398.$auto$rs_design_edit.cc:880:execute$466390 ),
    .I(\$auto$rs_design_edit.cc:1149:execute$466398.in [4]),
    .O(\$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$in[4] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_12_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$design124_20_12_top.in_5  (
    .EN(\$flatten$auto$rs_design_edit.cc:1149:execute$466398.$auto$rs_design_edit.cc:880:execute$466391 ),
    .I(\$auto$rs_design_edit.cc:1149:execute$466398.in [5]),
    .O(\$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$in[5] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_12_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$design124_20_12_top.in_6  (
    .EN(\$flatten$auto$rs_design_edit.cc:1149:execute$466398.$auto$rs_design_edit.cc:880:execute$466392 ),
    .I(\$auto$rs_design_edit.cc:1149:execute$466398.in [6]),
    .O(\$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$in[6] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_12_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$design124_20_12_top.in_7  (
    .EN(\$flatten$auto$rs_design_edit.cc:1149:execute$466398.$auto$rs_design_edit.cc:880:execute$466393 ),
    .I(\$auto$rs_design_edit.cc:1149:execute$466398.in [7]),
    .O(\$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$in[7] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_12_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$design124_20_12_top.in_8  (
    .EN(\$flatten$auto$rs_design_edit.cc:1149:execute$466398.$auto$rs_design_edit.cc:880:execute$466394 ),
    .I(\$auto$rs_design_edit.cc:1149:execute$466398.in [8]),
    .O(\$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$in[8] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_12_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$design124_20_12_top.in_9  (
    .EN(\$flatten$auto$rs_design_edit.cc:1149:execute$466398.$auto$rs_design_edit.cc:880:execute$466395 ),
    .I(\$auto$rs_design_edit.cc:1149:execute$466398.in [9]),
    .O(\$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$in[9] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_12_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$design124_20_12_top.out  (
    .I(\$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$out[0] ),
    .O(\$auto$rs_design_edit.cc:1149:execute$466398.out [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_12_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$design124_20_12_top.out_1  (
    .I(\$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$out[1] ),
    .O(\$auto$rs_design_edit.cc:1149:execute$466398.out [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_12_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$design124_20_12_top.out_10  (
    .I(\$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$out[10] ),
    .O(\$auto$rs_design_edit.cc:1149:execute$466398.out [10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_12_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$design124_20_12_top.out_11  (
    .I(\$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$out[11] ),
    .O(\$auto$rs_design_edit.cc:1149:execute$466398.out [11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_12_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$design124_20_12_top.out_12  (
    .I(\$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$out[12] ),
    .O(\$auto$rs_design_edit.cc:1149:execute$466398.out [12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_12_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$design124_20_12_top.out_13  (
    .I(\$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$out[13] ),
    .O(\$auto$rs_design_edit.cc:1149:execute$466398.out [13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_12_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$design124_20_12_top.out_14  (
    .I(\$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$out[14] ),
    .O(\$auto$rs_design_edit.cc:1149:execute$466398.out [14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_12_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$design124_20_12_top.out_15  (
    .I(\$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$out[15] ),
    .O(\$auto$rs_design_edit.cc:1149:execute$466398.out [15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_12_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$design124_20_12_top.out_16  (
    .I(\$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$out[16] ),
    .O(\$auto$rs_design_edit.cc:1149:execute$466398.out [16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_12_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$design124_20_12_top.out_17  (
    .I(\$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$out[17] ),
    .O(\$auto$rs_design_edit.cc:1149:execute$466398.out [17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_12_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$design124_20_12_top.out_18  (
    .I(\$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$out[18] ),
    .O(\$auto$rs_design_edit.cc:1149:execute$466398.out [18])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_12_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$design124_20_12_top.out_19  (
    .I(\$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$out[19] ),
    .O(\$auto$rs_design_edit.cc:1149:execute$466398.out [19])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_12_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$design124_20_12_top.out_2  (
    .I(\$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$out[2] ),
    .O(\$auto$rs_design_edit.cc:1149:execute$466398.out [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_12_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$design124_20_12_top.out_20  (
    .I(\$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$out[20] ),
    .O(\$auto$rs_design_edit.cc:1149:execute$466398.out [20])
  );
  fabric_design124_20_12_top \$auto$rs_design_edit.cc:1147:execute$466397  (
    .\$auto$rs_design_edit.cc:880:execute$466396 (\$auto$rs_design_edit.cc:880:execute$466396 ),
    .\$auto$rs_design_edit.cc:880:execute$466395 (\$auto$rs_design_edit.cc:880:execute$466395 ),
    .\$auto$rs_design_edit.cc:880:execute$466394 (\$auto$rs_design_edit.cc:880:execute$466394 ),
    .\$auto$rs_design_edit.cc:880:execute$466393 (\$auto$rs_design_edit.cc:880:execute$466393 ),
    .\$auto$rs_design_edit.cc:880:execute$466392 (\$auto$rs_design_edit.cc:880:execute$466392 ),
    .\$auto$rs_design_edit.cc:880:execute$466391 (\$auto$rs_design_edit.cc:880:execute$466391 ),
    .\$auto$rs_design_edit.cc:880:execute$466390 (\$auto$rs_design_edit.cc:880:execute$466390 ),
    .\$auto$rs_design_edit.cc:880:execute$466389 (\$auto$rs_design_edit.cc:880:execute$466389 ),
    .\$auto$rs_design_edit.cc:880:execute$466388 (\$auto$rs_design_edit.cc:880:execute$466388 ),
    .\$auto$rs_design_edit.cc:880:execute$466387 (\$auto$rs_design_edit.cc:880:execute$466387 ),
    .\$auto$rs_design_edit.cc:880:execute$466386 (\$auto$rs_design_edit.cc:880:execute$466386 ),
    .\$auto$rs_design_edit.cc:880:execute$466385 (\$auto$rs_design_edit.cc:880:execute$466385 ),
    .\$auto$rs_design_edit.cc:880:execute$466384 (\$auto$rs_design_edit.cc:880:execute$466384 ),
    .\$auto$rs_design_edit.cc:880:execute$466383 (\$auto$rs_design_edit.cc:880:execute$466383 ),
    .\$auto$rs_design_edit.cc:880:execute$466382 (\$auto$rs_design_edit.cc:880:execute$466382 ),
    .\$auto$rs_design_edit.cc:880:execute$466381 (\$auto$rs_design_edit.cc:880:execute$466381 ),
    .\$auto$rs_design_edit.cc:880:execute$466380 (\$auto$rs_design_edit.cc:880:execute$466380 ),
    .\$auto$rs_design_edit.cc:880:execute$466379 (\$auto$rs_design_edit.cc:880:execute$466379 ),
    .\$auto$rs_design_edit.cc:880:execute$466378 (\$auto$rs_design_edit.cc:880:execute$466378 ),
    .\$auto$rs_design_edit.cc:880:execute$466377 (\$auto$rs_design_edit.cc:880:execute$466377 ),
    .\$auto$rs_design_edit.cc:880:execute$466376 (\$auto$rs_design_edit.cc:880:execute$466376 ),
    .\$auto$rs_design_edit.cc:880:execute$466375 (\$auto$rs_design_edit.cc:880:execute$466375 ),
    .\$auto$rs_design_edit.cc:880:execute$466374 (\$auto$rs_design_edit.cc:880:execute$466374 ),
    .\$auto$rs_design_edit.cc:880:execute$466373 (\$auto$rs_design_edit.cc:880:execute$466373 ),
    .\$auto$rs_design_edit.cc:880:execute$466372 (\$auto$rs_design_edit.cc:880:execute$466372 ),
    .\$auto$rs_design_edit.cc:880:execute$466371 (\$auto$rs_design_edit.cc:880:execute$466371 ),
    .\$auto$rs_design_edit.cc:880:execute$466370 (\$auto$rs_design_edit.cc:880:execute$466370 ),
    .\$auto$rs_design_edit.cc:880:execute$466369 (\$auto$rs_design_edit.cc:880:execute$466369 ),
    .\$auto$rs_design_edit.cc:880:execute$466368 (\$auto$rs_design_edit.cc:880:execute$466368 ),
    .\$auto$rs_design_edit.cc:880:execute$466367 (\$auto$rs_design_edit.cc:880:execute$466367 ),
    .\$auto$rs_design_edit.cc:880:execute$466366 (\$auto$rs_design_edit.cc:880:execute$466366 ),
    .\$auto$rs_design_edit.cc:880:execute$466365 (\$auto$rs_design_edit.cc:880:execute$466365 ),
    .\$auto$rs_design_edit.cc:880:execute$466364 (\$auto$rs_design_edit.cc:880:execute$466364 ),
    .\$auto$rs_design_edit.cc:880:execute$466363 (\$auto$rs_design_edit.cc:880:execute$466363 ),
    .\$iopadmap$out[31] (\$iopadmap$out[31] ),
    .\$iopadmap$out[30] (\$iopadmap$out[30] ),
    .\$iopadmap$out[29] (\$iopadmap$out[29] ),
    .\$iopadmap$out[28] (\$iopadmap$out[28] ),
    .\$iopadmap$out[27] (\$iopadmap$out[27] ),
    .\$iopadmap$out[26] (\$iopadmap$out[26] ),
    .\$iopadmap$out[25] (\$iopadmap$out[25] ),
    .\$iopadmap$out[24] (\$iopadmap$out[24] ),
    .\$iopadmap$out[23] (\$iopadmap$out[23] ),
    .\$iopadmap$out[22] (\$iopadmap$out[22] ),
    .\$iopadmap$out[21] (\$iopadmap$out[21] ),
    .\$iopadmap$out[20] (\$iopadmap$out[20] ),
    .\$iopadmap$out[19] (\$iopadmap$out[19] ),
    .\$iopadmap$out[18] (\$iopadmap$out[18] ),
    .\$iopadmap$out[17] (\$iopadmap$out[17] ),
    .\$iopadmap$out[16] (\$iopadmap$out[16] ),
    .\$iopadmap$out[15] (\$iopadmap$out[15] ),
    .\$iopadmap$out[14] (\$iopadmap$out[14] ),
    .\$iopadmap$out[13] (\$iopadmap$out[13] ),
    .\$iopadmap$out[12] (\$iopadmap$out[12] ),
    .\$iopadmap$out[11] (\$iopadmap$out[11] ),
    .\$iopadmap$out[10] (\$iopadmap$out[10] ),
    .\$iopadmap$out[9] (\$iopadmap$out[9] ),
    .\$iopadmap$out[8] (\$iopadmap$out[8] ),
    .\$iopadmap$out[7] (\$iopadmap$out[7] ),
    .\$iopadmap$out[6] (\$iopadmap$out[6] ),
    .\$iopadmap$out[5] (\$iopadmap$out[5] ),
    .\$iopadmap$out[4] (\$iopadmap$out[4] ),
    .\$iopadmap$out[3] (\$iopadmap$out[3] ),
    .\$iopadmap$out[2] (\$iopadmap$out[2] ),
    .\$iopadmap$out[1] (\$iopadmap$out[1] ),
    .\$iopadmap$out[0] (\$iopadmap$out[0] ),
    .\$iopadmap$in[31] (\$iopadmap$in[31] ),
    .\$iopadmap$in[30] (\$iopadmap$in[30] ),
    .\$iopadmap$in[29] (\$iopadmap$in[29] ),
    .\$iopadmap$in[28] (\$iopadmap$in[28] ),
    .\$iopadmap$in[27] (\$iopadmap$in[27] ),
    .\$iopadmap$in[26] (\$iopadmap$in[26] ),
    .\$iopadmap$in[25] (\$iopadmap$in[25] ),
    .\$iopadmap$in[24] (\$iopadmap$in[24] ),
    .\$iopadmap$in[23] (\$iopadmap$in[23] ),
    .\$iopadmap$in[22] (\$iopadmap$in[22] ),
    .\$iopadmap$in[21] (\$iopadmap$in[21] ),
    .\$iopadmap$in[20] (\$iopadmap$in[20] ),
    .\$iopadmap$in[19] (\$iopadmap$in[19] ),
    .\$iopadmap$in[18] (\$iopadmap$in[18] ),
    .\$iopadmap$in[17] (\$iopadmap$in[17] ),
    .\$iopadmap$in[16] (\$iopadmap$in[16] ),
    .\$iopadmap$in[15] (\$iopadmap$in[15] ),
    .\$iopadmap$in[14] (\$iopadmap$in[14] ),
    .\$iopadmap$in[13] (\$iopadmap$in[13] ),
    .\$iopadmap$in[12] (\$iopadmap$in[12] ),
    .\$iopadmap$in[11] (\$iopadmap$in[11] ),
    .\$iopadmap$in[10] (\$iopadmap$in[10] ),
    .\$iopadmap$in[9] (\$iopadmap$in[9] ),
    .\$iopadmap$in[8] (\$iopadmap$in[8] ),
    .\$iopadmap$in[7] (\$iopadmap$in[7] ),
    .\$iopadmap$in[6] (\$iopadmap$in[6] ),
    .\$iopadmap$in[5] (\$iopadmap$in[5] ),
    .\$iopadmap$in[4] (\$iopadmap$in[4] ),
    .\$iopadmap$in[3] (\$iopadmap$in[3] ),
    .\$iopadmap$in[2] (\$iopadmap$in[2] ),
    .\$iopadmap$in[1] (\$iopadmap$in[1] ),
    .\$iopadmap$in[0] (\$iopadmap$in[0] ),
    .\$auto$clkbufmap.cc:298:execute$462253 (\$auto$clkbufmap.cc:298:execute$462253 ),
    .\$iopadmap$rst (\$iopadmap$rst )
  );
  assign \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$auto$rs_design_edit.cc:880:execute$466396  = \$auto$rs_design_edit.cc:880:execute$466396 ;
  assign \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$auto$rs_design_edit.cc:880:execute$466395  = \$auto$rs_design_edit.cc:880:execute$466395 ;
  assign \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$auto$rs_design_edit.cc:880:execute$466394  = \$auto$rs_design_edit.cc:880:execute$466394 ;
  assign \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$auto$rs_design_edit.cc:880:execute$466393  = \$auto$rs_design_edit.cc:880:execute$466393 ;
  assign \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$auto$rs_design_edit.cc:880:execute$466392  = \$auto$rs_design_edit.cc:880:execute$466392 ;
  assign \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$auto$rs_design_edit.cc:880:execute$466391  = \$auto$rs_design_edit.cc:880:execute$466391 ;
  assign \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$auto$rs_design_edit.cc:880:execute$466390  = \$auto$rs_design_edit.cc:880:execute$466390 ;
  assign \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$auto$rs_design_edit.cc:880:execute$466389  = \$auto$rs_design_edit.cc:880:execute$466389 ;
  assign \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$auto$rs_design_edit.cc:880:execute$466388  = \$auto$rs_design_edit.cc:880:execute$466388 ;
  assign \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$auto$rs_design_edit.cc:880:execute$466387  = \$auto$rs_design_edit.cc:880:execute$466387 ;
  assign \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$auto$rs_design_edit.cc:880:execute$466386  = \$auto$rs_design_edit.cc:880:execute$466386 ;
  assign \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$auto$rs_design_edit.cc:880:execute$466385  = \$auto$rs_design_edit.cc:880:execute$466385 ;
  assign \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$auto$rs_design_edit.cc:880:execute$466384  = \$auto$rs_design_edit.cc:880:execute$466384 ;
  assign \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$auto$rs_design_edit.cc:880:execute$466383  = \$auto$rs_design_edit.cc:880:execute$466383 ;
  assign \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$auto$rs_design_edit.cc:880:execute$466382  = \$auto$rs_design_edit.cc:880:execute$466382 ;
  assign \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$auto$rs_design_edit.cc:880:execute$466381  = \$auto$rs_design_edit.cc:880:execute$466381 ;
  assign \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$auto$rs_design_edit.cc:880:execute$466380  = \$auto$rs_design_edit.cc:880:execute$466380 ;
  assign \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$auto$rs_design_edit.cc:880:execute$466379  = \$auto$rs_design_edit.cc:880:execute$466379 ;
  assign \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$auto$rs_design_edit.cc:880:execute$466378  = \$auto$rs_design_edit.cc:880:execute$466378 ;
  assign \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$auto$rs_design_edit.cc:880:execute$466377  = \$auto$rs_design_edit.cc:880:execute$466377 ;
  assign \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$auto$rs_design_edit.cc:880:execute$466376  = \$auto$rs_design_edit.cc:880:execute$466376 ;
  assign \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$auto$rs_design_edit.cc:880:execute$466375  = \$auto$rs_design_edit.cc:880:execute$466375 ;
  assign \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$auto$rs_design_edit.cc:880:execute$466374  = \$auto$rs_design_edit.cc:880:execute$466374 ;
  assign \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$auto$rs_design_edit.cc:880:execute$466373  = \$auto$rs_design_edit.cc:880:execute$466373 ;
  assign \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$auto$rs_design_edit.cc:880:execute$466372  = \$auto$rs_design_edit.cc:880:execute$466372 ;
  assign \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$auto$rs_design_edit.cc:880:execute$466371  = \$auto$rs_design_edit.cc:880:execute$466371 ;
  assign \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$auto$rs_design_edit.cc:880:execute$466370  = \$auto$rs_design_edit.cc:880:execute$466370 ;
  assign \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$auto$rs_design_edit.cc:880:execute$466369  = \$auto$rs_design_edit.cc:880:execute$466369 ;
  assign \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$auto$rs_design_edit.cc:880:execute$466368  = \$auto$rs_design_edit.cc:880:execute$466368 ;
  assign \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$auto$rs_design_edit.cc:880:execute$466367  = \$auto$rs_design_edit.cc:880:execute$466367 ;
  assign \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$auto$rs_design_edit.cc:880:execute$466366  = \$auto$rs_design_edit.cc:880:execute$466366 ;
  assign \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$auto$rs_design_edit.cc:880:execute$466365  = \$auto$rs_design_edit.cc:880:execute$466365 ;
  assign \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$auto$rs_design_edit.cc:880:execute$466364  = \$auto$rs_design_edit.cc:880:execute$466364 ;
  assign \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$auto$rs_design_edit.cc:880:execute$466363  = \$auto$rs_design_edit.cc:880:execute$466363 ;
  assign \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$out[31]  = \$iopadmap$out[31] ;
  assign \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$out[30]  = \$iopadmap$out[30] ;
  assign \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$out[29]  = \$iopadmap$out[29] ;
  assign \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$out[28]  = \$iopadmap$out[28] ;
  assign \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$out[27]  = \$iopadmap$out[27] ;
  assign \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$out[26]  = \$iopadmap$out[26] ;
  assign \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$out[25]  = \$iopadmap$out[25] ;
  assign \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$out[24]  = \$iopadmap$out[24] ;
  assign \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$out[23]  = \$iopadmap$out[23] ;
  assign \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$out[22]  = \$iopadmap$out[22] ;
  assign \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$out[21]  = \$iopadmap$out[21] ;
  assign \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$out[20]  = \$iopadmap$out[20] ;
  assign \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$out[19]  = \$iopadmap$out[19] ;
  assign \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$out[18]  = \$iopadmap$out[18] ;
  assign \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$out[17]  = \$iopadmap$out[17] ;
  assign \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$out[16]  = \$iopadmap$out[16] ;
  assign \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$out[15]  = \$iopadmap$out[15] ;
  assign \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$out[14]  = \$iopadmap$out[14] ;
  assign \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$out[13]  = \$iopadmap$out[13] ;
  assign \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$out[12]  = \$iopadmap$out[12] ;
  assign \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$out[11]  = \$iopadmap$out[11] ;
  assign \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$out[10]  = \$iopadmap$out[10] ;
  assign \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$out[9]  = \$iopadmap$out[9] ;
  assign \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$out[8]  = \$iopadmap$out[8] ;
  assign \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$out[7]  = \$iopadmap$out[7] ;
  assign \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$out[6]  = \$iopadmap$out[6] ;
  assign \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$out[5]  = \$iopadmap$out[5] ;
  assign \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$out[4]  = \$iopadmap$out[4] ;
  assign \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$out[3]  = \$iopadmap$out[3] ;
  assign \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$out[2]  = \$iopadmap$out[2] ;
  assign \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$out[1]  = \$iopadmap$out[1] ;
  assign \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$out[0]  = \$iopadmap$out[0] ;
  assign \$iopadmap$in[31]  = \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$in[31] ;
  assign \$iopadmap$in[30]  = \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$in[30] ;
  assign \$iopadmap$in[29]  = \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$in[29] ;
  assign \$iopadmap$in[28]  = \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$in[28] ;
  assign \$iopadmap$in[27]  = \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$in[27] ;
  assign \$iopadmap$in[26]  = \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$in[26] ;
  assign \$iopadmap$in[25]  = \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$in[25] ;
  assign \$iopadmap$in[24]  = \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$in[24] ;
  assign \$iopadmap$in[23]  = \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$in[23] ;
  assign \$iopadmap$in[22]  = \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$in[22] ;
  assign \$iopadmap$in[21]  = \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$in[21] ;
  assign \$iopadmap$in[20]  = \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$in[20] ;
  assign \$iopadmap$in[19]  = \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$in[19] ;
  assign \$iopadmap$in[18]  = \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$in[18] ;
  assign \$iopadmap$in[17]  = \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$in[17] ;
  assign \$iopadmap$in[16]  = \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$in[16] ;
  assign \$iopadmap$in[15]  = \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$in[15] ;
  assign \$iopadmap$in[14]  = \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$in[14] ;
  assign \$iopadmap$in[13]  = \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$in[13] ;
  assign \$iopadmap$in[12]  = \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$in[12] ;
  assign \$iopadmap$in[11]  = \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$in[11] ;
  assign \$iopadmap$in[10]  = \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$in[10] ;
  assign \$iopadmap$in[9]  = \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$in[9] ;
  assign \$iopadmap$in[8]  = \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$in[8] ;
  assign \$iopadmap$in[7]  = \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$in[7] ;
  assign \$iopadmap$in[6]  = \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$in[6] ;
  assign \$iopadmap$in[5]  = \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$in[5] ;
  assign \$iopadmap$in[4]  = \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$in[4] ;
  assign \$iopadmap$in[3]  = \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$in[3] ;
  assign \$iopadmap$in[2]  = \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$in[2] ;
  assign \$iopadmap$in[1]  = \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$in[1] ;
  assign \$iopadmap$in[0]  = \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$in[0] ;
  assign \$auto$clkbufmap.cc:298:execute$462253  = \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$auto$clkbufmap.cc:298:execute$462253 ;
  assign \$iopadmap$rst  = \$flatten$auto$rs_design_edit.cc:1149:execute$466398.$iopadmap$rst ;
  assign \$auto$rs_design_edit.cc:1149:execute$466398.clk  = clk;
  assign \$auto$rs_design_edit.cc:1149:execute$466398.in  = in;
  assign out = \$auto$rs_design_edit.cc:1149:execute$466398.out ;
  assign \$auto$rs_design_edit.cc:1149:execute$466398.rst  = rst;
endmodule
