\hypertarget{struct_l_p_c___e_m_c___t}{}\section{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T Struct Reference}
\label{struct_l_p_c___e_m_c___t}\index{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}}


External Memory Controller (E\+MC) register block structure.  




{\ttfamily \#include $<$emc\+\_\+18xx\+\_\+43xx.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___e_m_c___t_a2d6b5e4cfddc97c3f44228a9aef1eb40}{C\+O\+N\+T\+R\+OL}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_l_p_c___e_m_c___t_a84374b5f8ed91b53530950468d49e1c6}{S\+T\+A\+T\+US}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___e_m_c___t_ab9b4e82e4deea2ab7cf2e8b705c6930a}{C\+O\+N\+F\+IG}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_l_p_c___e_m_c___t_ae4c4391c0e92e71ac7458e56ce19f1d5}{R\+E\+S\+E\+R\+V\+E\+D0} \mbox{[}5\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___e_m_c___t_a610b3aaf7c8309d997eb255bb0d19802}{D\+Y\+N\+A\+M\+I\+C\+C\+O\+N\+T\+R\+OL}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___e_m_c___t_a793d252ba22ec723b8fe50a731a5dbb7}{D\+Y\+N\+A\+M\+I\+C\+R\+E\+F\+R\+E\+SH}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___e_m_c___t_a9e0974205ecc91255bbd55fea7542fc6}{D\+Y\+N\+A\+M\+I\+C\+R\+E\+A\+D\+C\+O\+N\+F\+IG}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_l_p_c___e_m_c___t_ad10c8e749ac4611806bfb2ad2ca1b408}{R\+E\+S\+E\+R\+V\+E\+D1}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___e_m_c___t_a047c4b1de8e10b43eb4ecf57a7c3b5bc}{D\+Y\+N\+A\+M\+I\+C\+RP}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___e_m_c___t_a393bc6bffbff14f1801cd694894adde0}{D\+Y\+N\+A\+M\+I\+C\+R\+AS}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___e_m_c___t_a6b7b99df8a494dcb273992454d7b3888}{D\+Y\+N\+A\+M\+I\+C\+S\+R\+EX}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___e_m_c___t_a22eb3969cef2cc3f98ac0590ae88fc03}{D\+Y\+N\+A\+M\+I\+C\+A\+PR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___e_m_c___t_a581aab2ee249e0ccf05be6d59b4a0db7}{D\+Y\+N\+A\+M\+I\+C\+D\+AL}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___e_m_c___t_a21c84b05ffce674420ea07657bcc357a}{D\+Y\+N\+A\+M\+I\+C\+WR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___e_m_c___t_a1600e70a0efb33bfc199db7fb77ed22e}{D\+Y\+N\+A\+M\+I\+C\+RC}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___e_m_c___t_aa13bc7b510fe50432526a6bcfaef46d0}{D\+Y\+N\+A\+M\+I\+C\+R\+FC}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___e_m_c___t_acfff1a925ac3ab5d421801a368741e05}{D\+Y\+N\+A\+M\+I\+C\+X\+SR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___e_m_c___t_ac06aebba833fb8293ca7108de3980eb1}{D\+Y\+N\+A\+M\+I\+C\+R\+RD}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___e_m_c___t_a2d7465a21e7ebb5330c9a415f0fa7095}{D\+Y\+N\+A\+M\+I\+C\+M\+RD}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_l_p_c___e_m_c___t_a6af6e341458c43fc628e3e3a7e0f2da2}{R\+E\+S\+E\+R\+V\+E\+D2} \mbox{[}9\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___e_m_c___t_a165975a224bd75738ff2235a915b50a5}{S\+T\+A\+T\+I\+C\+E\+X\+T\+E\+N\+D\+E\+D\+W\+A\+IT}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_l_p_c___e_m_c___t_a7c6a6967c293e69662a50b67a488a553}{R\+E\+S\+E\+R\+V\+E\+D3} \mbox{[}31\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___e_m_c___t_ac9aabbb1bebb557abeb76ea06a7ac1e9}{D\+Y\+N\+A\+M\+I\+C\+C\+O\+N\+F\+I\+G0}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___e_m_c___t_a4104ed21b80e0298ce3d5eaa83ea33c8}{D\+Y\+N\+A\+M\+I\+C\+R\+A\+S\+C\+A\+S0}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_l_p_c___e_m_c___t_a7087c562c5c06da8fcf4f89ea1f99610}{R\+E\+S\+E\+R\+V\+E\+D4} \mbox{[}6\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___e_m_c___t_a9470d9d98030389e5b67cb29cdc683f8}{D\+Y\+N\+A\+M\+I\+C\+C\+O\+N\+F\+I\+G1}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___e_m_c___t_aa94607ecd569d4363fab430430467c74}{D\+Y\+N\+A\+M\+I\+C\+R\+A\+S\+C\+A\+S1}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_l_p_c___e_m_c___t_a9aa884a748395df91283b9c9eb02f6e4}{R\+E\+S\+E\+R\+V\+E\+D5} \mbox{[}6\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___e_m_c___t_a2ab88241f0fec992cd45f1417f17f3e0}{D\+Y\+N\+A\+M\+I\+C\+C\+O\+N\+F\+I\+G2}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___e_m_c___t_a3a782292716443cab3f48507917f4598}{D\+Y\+N\+A\+M\+I\+C\+R\+A\+S\+C\+A\+S2}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_l_p_c___e_m_c___t_a22d1ae9a7f630e5a8508ebf2414e1461}{R\+E\+S\+E\+R\+V\+E\+D6} \mbox{[}6\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___e_m_c___t_a31cec8c31bd1007fec73a4f130031417}{D\+Y\+N\+A\+M\+I\+C\+C\+O\+N\+F\+I\+G3}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___e_m_c___t_abd128945dc9ab73a7b9f3ceef4501b7a}{D\+Y\+N\+A\+M\+I\+C\+R\+A\+S\+C\+A\+S3}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_l_p_c___e_m_c___t_a78a11d1871e60176e33bfa6b7e19362f}{R\+E\+S\+E\+R\+V\+E\+D7} \mbox{[}38\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___e_m_c___t_ad7372d2188666a480513c0d14ebf4598}{S\+T\+A\+T\+I\+C\+C\+O\+N\+F\+I\+G0}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___e_m_c___t_a60658c18fca4d939fd9198d03a8bd822}{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+W\+E\+N0}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___e_m_c___t_a2d31f509bae16e486993a9ba57db54f7}{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+O\+E\+N0}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___e_m_c___t_a56424f914dc3578c5b4698d8bf6eeaa2}{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+R\+D0}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___e_m_c___t_ab37cf3521293b413d282ff2dd0f5103f}{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+P\+A\+G0}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___e_m_c___t_a6d0d1c3740ff59b75c651a7846f04b4a}{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+W\+R0}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___e_m_c___t_a1cd9a918f240ab1f59f52f3db6536019}{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+T\+U\+R\+N0}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_l_p_c___e_m_c___t_a48f6fc643bc1ce66f07e2c9c8e3148d7}{R\+E\+S\+E\+R\+V\+E\+D8}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___e_m_c___t_ad0f91c644b7d67855eeabdea7963e7c7}{S\+T\+A\+T\+I\+C\+C\+O\+N\+F\+I\+G1}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___e_m_c___t_ab20a8dd60f6218d7f05ce5f77d32ba3f}{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+W\+E\+N1}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___e_m_c___t_ac5735bad38453f61159eb7712a76e743}{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+O\+E\+N1}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___e_m_c___t_a0794304d3d43a5193cc70d65f32e1910}{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+R\+D1}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___e_m_c___t_ab09ca5028b2d77a1be5c1b915d565cf6}{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+P\+A\+G1}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___e_m_c___t_a3e6aa1d36b0b2be0708ae90bc4bfdf08}{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+W\+R1}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___e_m_c___t_a77e532a54170bee32c015e9832001946}{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+T\+U\+R\+N1}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_l_p_c___e_m_c___t_af71940b712c87d29fc31eb1602cea72a}{R\+E\+S\+E\+R\+V\+E\+D9}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___e_m_c___t_ab1ab753a4abc198b5cde441ba84ad551}{S\+T\+A\+T\+I\+C\+C\+O\+N\+F\+I\+G2}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___e_m_c___t_a67586b20edfbeeabf18296118abd953e}{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+W\+E\+N2}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___e_m_c___t_ae67f91b2612e276fae8daf54579f5720}{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+O\+E\+N2}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___e_m_c___t_a590aff83c56953612ba3bcab2ca2d3a2}{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+R\+D2}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___e_m_c___t_a8934f373599c1f6aa0d12da1a29b5220}{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+P\+A\+G2}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___e_m_c___t_a0ef23230041937e6b1c9fe3781b6d161}{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+W\+R2}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___e_m_c___t_a780432cef299f13258a69d217613756f}{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+T\+U\+R\+N2}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_l_p_c___e_m_c___t_aa1e2cf99014fe5a213d9532b432a94f3}{R\+E\+S\+E\+R\+V\+E\+D10}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___e_m_c___t_ab43228b529ace72771709ca10468e3bf}{S\+T\+A\+T\+I\+C\+C\+O\+N\+F\+I\+G3}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___e_m_c___t_ac0d06fb913c952b535e30327c6a6f21f}{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+W\+E\+N3}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___e_m_c___t_abd5b0cd0ad59dee40269609b3ab34b0e}{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+O\+E\+N3}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___e_m_c___t_abd8e4317658c0378fda45a452294b8fb}{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+R\+D3}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___e_m_c___t_ae7bfd3776e4a6845862f6930fbfed2e6}{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+P\+A\+G3}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___e_m_c___t_ac668a732f1d73119d1b642bb2aa7315a}{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+W\+R3}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___e_m_c___t_ad2ae37d99bb9f62132a003701bf27a4b}{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+T\+U\+R\+N3}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
External Memory Controller (E\+MC) register block structure. 

Definition at line 49 of file emc\+\_\+18xx\+\_\+43xx.\+h.



\subsection{Member Data Documentation}
\mbox{\Hypertarget{struct_l_p_c___e_m_c___t_ab9b4e82e4deea2ab7cf2e8b705c6930a}\label{struct_l_p_c___e_m_c___t_ab9b4e82e4deea2ab7cf2e8b705c6930a}} 
\index{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}!C\+O\+N\+F\+IG@{C\+O\+N\+F\+IG}}
\index{C\+O\+N\+F\+IG@{C\+O\+N\+F\+IG}!L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}}
\subsubsection{\texorpdfstring{C\+O\+N\+F\+IG}{CONFIG}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+E\+M\+C\+\_\+\+T\+::\+C\+O\+N\+F\+IG}

Configures operation of the memory controller. 

Definition at line 52 of file emc\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___e_m_c___t_a2d6b5e4cfddc97c3f44228a9aef1eb40}\label{struct_l_p_c___e_m_c___t_a2d6b5e4cfddc97c3f44228a9aef1eb40}} 
\index{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}!C\+O\+N\+T\+R\+OL@{C\+O\+N\+T\+R\+OL}}
\index{C\+O\+N\+T\+R\+OL@{C\+O\+N\+T\+R\+OL}!L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}}
\subsubsection{\texorpdfstring{C\+O\+N\+T\+R\+OL}{CONTROL}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+E\+M\+C\+\_\+\+T\+::\+C\+O\+N\+T\+R\+OL}

$<$ E\+MC Structure Controls operation of the memory controller. 

Definition at line 50 of file emc\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___e_m_c___t_a22eb3969cef2cc3f98ac0590ae88fc03}\label{struct_l_p_c___e_m_c___t_a22eb3969cef2cc3f98ac0590ae88fc03}} 
\index{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}!D\+Y\+N\+A\+M\+I\+C\+A\+PR@{D\+Y\+N\+A\+M\+I\+C\+A\+PR}}
\index{D\+Y\+N\+A\+M\+I\+C\+A\+PR@{D\+Y\+N\+A\+M\+I\+C\+A\+PR}!L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}}
\subsubsection{\texorpdfstring{D\+Y\+N\+A\+M\+I\+C\+A\+PR}{DYNAMICAPR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+E\+M\+C\+\_\+\+T\+::\+D\+Y\+N\+A\+M\+I\+C\+A\+PR}

Selects the last-\/data-\/out to active command time. 

Definition at line 61 of file emc\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___e_m_c___t_ac9aabbb1bebb557abeb76ea06a7ac1e9}\label{struct_l_p_c___e_m_c___t_ac9aabbb1bebb557abeb76ea06a7ac1e9}} 
\index{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}!D\+Y\+N\+A\+M\+I\+C\+C\+O\+N\+F\+I\+G0@{D\+Y\+N\+A\+M\+I\+C\+C\+O\+N\+F\+I\+G0}}
\index{D\+Y\+N\+A\+M\+I\+C\+C\+O\+N\+F\+I\+G0@{D\+Y\+N\+A\+M\+I\+C\+C\+O\+N\+F\+I\+G0}!L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}}
\subsubsection{\texorpdfstring{D\+Y\+N\+A\+M\+I\+C\+C\+O\+N\+F\+I\+G0}{DYNAMICCONFIG0}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+E\+M\+C\+\_\+\+T\+::\+D\+Y\+N\+A\+M\+I\+C\+C\+O\+N\+F\+I\+G0}

Selects the configuration information for dynamic memory chip select n. 

Definition at line 72 of file emc\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___e_m_c___t_a9470d9d98030389e5b67cb29cdc683f8}\label{struct_l_p_c___e_m_c___t_a9470d9d98030389e5b67cb29cdc683f8}} 
\index{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}!D\+Y\+N\+A\+M\+I\+C\+C\+O\+N\+F\+I\+G1@{D\+Y\+N\+A\+M\+I\+C\+C\+O\+N\+F\+I\+G1}}
\index{D\+Y\+N\+A\+M\+I\+C\+C\+O\+N\+F\+I\+G1@{D\+Y\+N\+A\+M\+I\+C\+C\+O\+N\+F\+I\+G1}!L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}}
\subsubsection{\texorpdfstring{D\+Y\+N\+A\+M\+I\+C\+C\+O\+N\+F\+I\+G1}{DYNAMICCONFIG1}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+E\+M\+C\+\_\+\+T\+::\+D\+Y\+N\+A\+M\+I\+C\+C\+O\+N\+F\+I\+G1}

Selects the configuration information for dynamic memory chip select n. 

Definition at line 75 of file emc\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___e_m_c___t_a2ab88241f0fec992cd45f1417f17f3e0}\label{struct_l_p_c___e_m_c___t_a2ab88241f0fec992cd45f1417f17f3e0}} 
\index{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}!D\+Y\+N\+A\+M\+I\+C\+C\+O\+N\+F\+I\+G2@{D\+Y\+N\+A\+M\+I\+C\+C\+O\+N\+F\+I\+G2}}
\index{D\+Y\+N\+A\+M\+I\+C\+C\+O\+N\+F\+I\+G2@{D\+Y\+N\+A\+M\+I\+C\+C\+O\+N\+F\+I\+G2}!L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}}
\subsubsection{\texorpdfstring{D\+Y\+N\+A\+M\+I\+C\+C\+O\+N\+F\+I\+G2}{DYNAMICCONFIG2}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+E\+M\+C\+\_\+\+T\+::\+D\+Y\+N\+A\+M\+I\+C\+C\+O\+N\+F\+I\+G2}

Selects the configuration information for dynamic memory chip select n. 

Definition at line 78 of file emc\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___e_m_c___t_a31cec8c31bd1007fec73a4f130031417}\label{struct_l_p_c___e_m_c___t_a31cec8c31bd1007fec73a4f130031417}} 
\index{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}!D\+Y\+N\+A\+M\+I\+C\+C\+O\+N\+F\+I\+G3@{D\+Y\+N\+A\+M\+I\+C\+C\+O\+N\+F\+I\+G3}}
\index{D\+Y\+N\+A\+M\+I\+C\+C\+O\+N\+F\+I\+G3@{D\+Y\+N\+A\+M\+I\+C\+C\+O\+N\+F\+I\+G3}!L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}}
\subsubsection{\texorpdfstring{D\+Y\+N\+A\+M\+I\+C\+C\+O\+N\+F\+I\+G3}{DYNAMICCONFIG3}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+E\+M\+C\+\_\+\+T\+::\+D\+Y\+N\+A\+M\+I\+C\+C\+O\+N\+F\+I\+G3}

Selects the configuration information for dynamic memory chip select n. 

Definition at line 81 of file emc\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___e_m_c___t_a610b3aaf7c8309d997eb255bb0d19802}\label{struct_l_p_c___e_m_c___t_a610b3aaf7c8309d997eb255bb0d19802}} 
\index{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}!D\+Y\+N\+A\+M\+I\+C\+C\+O\+N\+T\+R\+OL@{D\+Y\+N\+A\+M\+I\+C\+C\+O\+N\+T\+R\+OL}}
\index{D\+Y\+N\+A\+M\+I\+C\+C\+O\+N\+T\+R\+OL@{D\+Y\+N\+A\+M\+I\+C\+C\+O\+N\+T\+R\+OL}!L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}}
\subsubsection{\texorpdfstring{D\+Y\+N\+A\+M\+I\+C\+C\+O\+N\+T\+R\+OL}{DYNAMICCONTROL}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+E\+M\+C\+\_\+\+T\+::\+D\+Y\+N\+A\+M\+I\+C\+C\+O\+N\+T\+R\+OL}

Controls dynamic memory operation. 

Definition at line 54 of file emc\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___e_m_c___t_a581aab2ee249e0ccf05be6d59b4a0db7}\label{struct_l_p_c___e_m_c___t_a581aab2ee249e0ccf05be6d59b4a0db7}} 
\index{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}!D\+Y\+N\+A\+M\+I\+C\+D\+AL@{D\+Y\+N\+A\+M\+I\+C\+D\+AL}}
\index{D\+Y\+N\+A\+M\+I\+C\+D\+AL@{D\+Y\+N\+A\+M\+I\+C\+D\+AL}!L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}}
\subsubsection{\texorpdfstring{D\+Y\+N\+A\+M\+I\+C\+D\+AL}{DYNAMICDAL}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+E\+M\+C\+\_\+\+T\+::\+D\+Y\+N\+A\+M\+I\+C\+D\+AL}

Selects the data-\/in to active command time. 

Definition at line 62 of file emc\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___e_m_c___t_a2d7465a21e7ebb5330c9a415f0fa7095}\label{struct_l_p_c___e_m_c___t_a2d7465a21e7ebb5330c9a415f0fa7095}} 
\index{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}!D\+Y\+N\+A\+M\+I\+C\+M\+RD@{D\+Y\+N\+A\+M\+I\+C\+M\+RD}}
\index{D\+Y\+N\+A\+M\+I\+C\+M\+RD@{D\+Y\+N\+A\+M\+I\+C\+M\+RD}!L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}}
\subsubsection{\texorpdfstring{D\+Y\+N\+A\+M\+I\+C\+M\+RD}{DYNAMICMRD}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+E\+M\+C\+\_\+\+T\+::\+D\+Y\+N\+A\+M\+I\+C\+M\+RD}

Selects the load mode register to active command time. 

Definition at line 68 of file emc\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___e_m_c___t_a393bc6bffbff14f1801cd694894adde0}\label{struct_l_p_c___e_m_c___t_a393bc6bffbff14f1801cd694894adde0}} 
\index{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}!D\+Y\+N\+A\+M\+I\+C\+R\+AS@{D\+Y\+N\+A\+M\+I\+C\+R\+AS}}
\index{D\+Y\+N\+A\+M\+I\+C\+R\+AS@{D\+Y\+N\+A\+M\+I\+C\+R\+AS}!L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}}
\subsubsection{\texorpdfstring{D\+Y\+N\+A\+M\+I\+C\+R\+AS}{DYNAMICRAS}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+E\+M\+C\+\_\+\+T\+::\+D\+Y\+N\+A\+M\+I\+C\+R\+AS}

Selects the active to precharge command period. 

Definition at line 59 of file emc\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___e_m_c___t_a4104ed21b80e0298ce3d5eaa83ea33c8}\label{struct_l_p_c___e_m_c___t_a4104ed21b80e0298ce3d5eaa83ea33c8}} 
\index{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}!D\+Y\+N\+A\+M\+I\+C\+R\+A\+S\+C\+A\+S0@{D\+Y\+N\+A\+M\+I\+C\+R\+A\+S\+C\+A\+S0}}
\index{D\+Y\+N\+A\+M\+I\+C\+R\+A\+S\+C\+A\+S0@{D\+Y\+N\+A\+M\+I\+C\+R\+A\+S\+C\+A\+S0}!L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}}
\subsubsection{\texorpdfstring{D\+Y\+N\+A\+M\+I\+C\+R\+A\+S\+C\+A\+S0}{DYNAMICRASCAS0}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+E\+M\+C\+\_\+\+T\+::\+D\+Y\+N\+A\+M\+I\+C\+R\+A\+S\+C\+A\+S0}

Selects the R\+AS and C\+AS latencies for dynamic memory chip select n. 

Definition at line 73 of file emc\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___e_m_c___t_aa94607ecd569d4363fab430430467c74}\label{struct_l_p_c___e_m_c___t_aa94607ecd569d4363fab430430467c74}} 
\index{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}!D\+Y\+N\+A\+M\+I\+C\+R\+A\+S\+C\+A\+S1@{D\+Y\+N\+A\+M\+I\+C\+R\+A\+S\+C\+A\+S1}}
\index{D\+Y\+N\+A\+M\+I\+C\+R\+A\+S\+C\+A\+S1@{D\+Y\+N\+A\+M\+I\+C\+R\+A\+S\+C\+A\+S1}!L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}}
\subsubsection{\texorpdfstring{D\+Y\+N\+A\+M\+I\+C\+R\+A\+S\+C\+A\+S1}{DYNAMICRASCAS1}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+E\+M\+C\+\_\+\+T\+::\+D\+Y\+N\+A\+M\+I\+C\+R\+A\+S\+C\+A\+S1}

Selects the R\+AS and C\+AS latencies for dynamic memory chip select n. 

Definition at line 76 of file emc\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___e_m_c___t_a3a782292716443cab3f48507917f4598}\label{struct_l_p_c___e_m_c___t_a3a782292716443cab3f48507917f4598}} 
\index{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}!D\+Y\+N\+A\+M\+I\+C\+R\+A\+S\+C\+A\+S2@{D\+Y\+N\+A\+M\+I\+C\+R\+A\+S\+C\+A\+S2}}
\index{D\+Y\+N\+A\+M\+I\+C\+R\+A\+S\+C\+A\+S2@{D\+Y\+N\+A\+M\+I\+C\+R\+A\+S\+C\+A\+S2}!L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}}
\subsubsection{\texorpdfstring{D\+Y\+N\+A\+M\+I\+C\+R\+A\+S\+C\+A\+S2}{DYNAMICRASCAS2}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+E\+M\+C\+\_\+\+T\+::\+D\+Y\+N\+A\+M\+I\+C\+R\+A\+S\+C\+A\+S2}

Selects the R\+AS and C\+AS latencies for dynamic memory chip select n. 

Definition at line 79 of file emc\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___e_m_c___t_abd128945dc9ab73a7b9f3ceef4501b7a}\label{struct_l_p_c___e_m_c___t_abd128945dc9ab73a7b9f3ceef4501b7a}} 
\index{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}!D\+Y\+N\+A\+M\+I\+C\+R\+A\+S\+C\+A\+S3@{D\+Y\+N\+A\+M\+I\+C\+R\+A\+S\+C\+A\+S3}}
\index{D\+Y\+N\+A\+M\+I\+C\+R\+A\+S\+C\+A\+S3@{D\+Y\+N\+A\+M\+I\+C\+R\+A\+S\+C\+A\+S3}!L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}}
\subsubsection{\texorpdfstring{D\+Y\+N\+A\+M\+I\+C\+R\+A\+S\+C\+A\+S3}{DYNAMICRASCAS3}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+E\+M\+C\+\_\+\+T\+::\+D\+Y\+N\+A\+M\+I\+C\+R\+A\+S\+C\+A\+S3}

Selects the R\+AS and C\+AS latencies for dynamic memory chip select n. 

Definition at line 82 of file emc\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___e_m_c___t_a1600e70a0efb33bfc199db7fb77ed22e}\label{struct_l_p_c___e_m_c___t_a1600e70a0efb33bfc199db7fb77ed22e}} 
\index{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}!D\+Y\+N\+A\+M\+I\+C\+RC@{D\+Y\+N\+A\+M\+I\+C\+RC}}
\index{D\+Y\+N\+A\+M\+I\+C\+RC@{D\+Y\+N\+A\+M\+I\+C\+RC}!L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}}
\subsubsection{\texorpdfstring{D\+Y\+N\+A\+M\+I\+C\+RC}{DYNAMICRC}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+E\+M\+C\+\_\+\+T\+::\+D\+Y\+N\+A\+M\+I\+C\+RC}

Selects the active to active command period. 

Definition at line 64 of file emc\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___e_m_c___t_a9e0974205ecc91255bbd55fea7542fc6}\label{struct_l_p_c___e_m_c___t_a9e0974205ecc91255bbd55fea7542fc6}} 
\index{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}!D\+Y\+N\+A\+M\+I\+C\+R\+E\+A\+D\+C\+O\+N\+F\+IG@{D\+Y\+N\+A\+M\+I\+C\+R\+E\+A\+D\+C\+O\+N\+F\+IG}}
\index{D\+Y\+N\+A\+M\+I\+C\+R\+E\+A\+D\+C\+O\+N\+F\+IG@{D\+Y\+N\+A\+M\+I\+C\+R\+E\+A\+D\+C\+O\+N\+F\+IG}!L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}}
\subsubsection{\texorpdfstring{D\+Y\+N\+A\+M\+I\+C\+R\+E\+A\+D\+C\+O\+N\+F\+IG}{DYNAMICREADCONFIG}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+E\+M\+C\+\_\+\+T\+::\+D\+Y\+N\+A\+M\+I\+C\+R\+E\+A\+D\+C\+O\+N\+F\+IG}

Configures the dynamic memory read strategy. 

Definition at line 56 of file emc\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___e_m_c___t_a793d252ba22ec723b8fe50a731a5dbb7}\label{struct_l_p_c___e_m_c___t_a793d252ba22ec723b8fe50a731a5dbb7}} 
\index{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}!D\+Y\+N\+A\+M\+I\+C\+R\+E\+F\+R\+E\+SH@{D\+Y\+N\+A\+M\+I\+C\+R\+E\+F\+R\+E\+SH}}
\index{D\+Y\+N\+A\+M\+I\+C\+R\+E\+F\+R\+E\+SH@{D\+Y\+N\+A\+M\+I\+C\+R\+E\+F\+R\+E\+SH}!L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}}
\subsubsection{\texorpdfstring{D\+Y\+N\+A\+M\+I\+C\+R\+E\+F\+R\+E\+SH}{DYNAMICREFRESH}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+E\+M\+C\+\_\+\+T\+::\+D\+Y\+N\+A\+M\+I\+C\+R\+E\+F\+R\+E\+SH}

Configures dynamic memory refresh operation. 

Definition at line 55 of file emc\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___e_m_c___t_aa13bc7b510fe50432526a6bcfaef46d0}\label{struct_l_p_c___e_m_c___t_aa13bc7b510fe50432526a6bcfaef46d0}} 
\index{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}!D\+Y\+N\+A\+M\+I\+C\+R\+FC@{D\+Y\+N\+A\+M\+I\+C\+R\+FC}}
\index{D\+Y\+N\+A\+M\+I\+C\+R\+FC@{D\+Y\+N\+A\+M\+I\+C\+R\+FC}!L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}}
\subsubsection{\texorpdfstring{D\+Y\+N\+A\+M\+I\+C\+R\+FC}{DYNAMICRFC}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+E\+M\+C\+\_\+\+T\+::\+D\+Y\+N\+A\+M\+I\+C\+R\+FC}

Selects the auto-\/refresh period. 

Definition at line 65 of file emc\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___e_m_c___t_a047c4b1de8e10b43eb4ecf57a7c3b5bc}\label{struct_l_p_c___e_m_c___t_a047c4b1de8e10b43eb4ecf57a7c3b5bc}} 
\index{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}!D\+Y\+N\+A\+M\+I\+C\+RP@{D\+Y\+N\+A\+M\+I\+C\+RP}}
\index{D\+Y\+N\+A\+M\+I\+C\+RP@{D\+Y\+N\+A\+M\+I\+C\+RP}!L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}}
\subsubsection{\texorpdfstring{D\+Y\+N\+A\+M\+I\+C\+RP}{DYNAMICRP}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+E\+M\+C\+\_\+\+T\+::\+D\+Y\+N\+A\+M\+I\+C\+RP}

Selects the precharge command period. 

Definition at line 58 of file emc\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___e_m_c___t_ac06aebba833fb8293ca7108de3980eb1}\label{struct_l_p_c___e_m_c___t_ac06aebba833fb8293ca7108de3980eb1}} 
\index{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}!D\+Y\+N\+A\+M\+I\+C\+R\+RD@{D\+Y\+N\+A\+M\+I\+C\+R\+RD}}
\index{D\+Y\+N\+A\+M\+I\+C\+R\+RD@{D\+Y\+N\+A\+M\+I\+C\+R\+RD}!L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}}
\subsubsection{\texorpdfstring{D\+Y\+N\+A\+M\+I\+C\+R\+RD}{DYNAMICRRD}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+E\+M\+C\+\_\+\+T\+::\+D\+Y\+N\+A\+M\+I\+C\+R\+RD}

Selects the active bank A to active bank B latency. 

Definition at line 67 of file emc\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___e_m_c___t_a6b7b99df8a494dcb273992454d7b3888}\label{struct_l_p_c___e_m_c___t_a6b7b99df8a494dcb273992454d7b3888}} 
\index{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}!D\+Y\+N\+A\+M\+I\+C\+S\+R\+EX@{D\+Y\+N\+A\+M\+I\+C\+S\+R\+EX}}
\index{D\+Y\+N\+A\+M\+I\+C\+S\+R\+EX@{D\+Y\+N\+A\+M\+I\+C\+S\+R\+EX}!L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}}
\subsubsection{\texorpdfstring{D\+Y\+N\+A\+M\+I\+C\+S\+R\+EX}{DYNAMICSREX}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+E\+M\+C\+\_\+\+T\+::\+D\+Y\+N\+A\+M\+I\+C\+S\+R\+EX}

Selects the self-\/refresh exit time. 

Definition at line 60 of file emc\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___e_m_c___t_a21c84b05ffce674420ea07657bcc357a}\label{struct_l_p_c___e_m_c___t_a21c84b05ffce674420ea07657bcc357a}} 
\index{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}!D\+Y\+N\+A\+M\+I\+C\+WR@{D\+Y\+N\+A\+M\+I\+C\+WR}}
\index{D\+Y\+N\+A\+M\+I\+C\+WR@{D\+Y\+N\+A\+M\+I\+C\+WR}!L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}}
\subsubsection{\texorpdfstring{D\+Y\+N\+A\+M\+I\+C\+WR}{DYNAMICWR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+E\+M\+C\+\_\+\+T\+::\+D\+Y\+N\+A\+M\+I\+C\+WR}

Selects the write recovery time. 

Definition at line 63 of file emc\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___e_m_c___t_acfff1a925ac3ab5d421801a368741e05}\label{struct_l_p_c___e_m_c___t_acfff1a925ac3ab5d421801a368741e05}} 
\index{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}!D\+Y\+N\+A\+M\+I\+C\+X\+SR@{D\+Y\+N\+A\+M\+I\+C\+X\+SR}}
\index{D\+Y\+N\+A\+M\+I\+C\+X\+SR@{D\+Y\+N\+A\+M\+I\+C\+X\+SR}!L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}}
\subsubsection{\texorpdfstring{D\+Y\+N\+A\+M\+I\+C\+X\+SR}{DYNAMICXSR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+E\+M\+C\+\_\+\+T\+::\+D\+Y\+N\+A\+M\+I\+C\+X\+SR}

Selects the exit self-\/refresh to active command time. 

Definition at line 66 of file emc\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___e_m_c___t_ae4c4391c0e92e71ac7458e56ce19f1d5}\label{struct_l_p_c___e_m_c___t_ae4c4391c0e92e71ac7458e56ce19f1d5}} 
\index{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D0}{RESERVED0}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t L\+P\+C\+\_\+\+E\+M\+C\+\_\+\+T\+::\+R\+E\+S\+E\+R\+V\+E\+D0\mbox{[}5\mbox{]}}



Definition at line 53 of file emc\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___e_m_c___t_ad10c8e749ac4611806bfb2ad2ca1b408}\label{struct_l_p_c___e_m_c___t_ad10c8e749ac4611806bfb2ad2ca1b408}} 
\index{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}!R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}}
\index{R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}!L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D1}{RESERVED1}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t L\+P\+C\+\_\+\+E\+M\+C\+\_\+\+T\+::\+R\+E\+S\+E\+R\+V\+E\+D1}



Definition at line 57 of file emc\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___e_m_c___t_aa1e2cf99014fe5a213d9532b432a94f3}\label{struct_l_p_c___e_m_c___t_aa1e2cf99014fe5a213d9532b432a94f3}} 
\index{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}!R\+E\+S\+E\+R\+V\+E\+D10@{R\+E\+S\+E\+R\+V\+E\+D10}}
\index{R\+E\+S\+E\+R\+V\+E\+D10@{R\+E\+S\+E\+R\+V\+E\+D10}!L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D10}{RESERVED10}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t L\+P\+C\+\_\+\+E\+M\+C\+\_\+\+T\+::\+R\+E\+S\+E\+R\+V\+E\+D10}



Definition at line 107 of file emc\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___e_m_c___t_a6af6e341458c43fc628e3e3a7e0f2da2}\label{struct_l_p_c___e_m_c___t_a6af6e341458c43fc628e3e3a7e0f2da2}} 
\index{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}!R\+E\+S\+E\+R\+V\+E\+D2@{R\+E\+S\+E\+R\+V\+E\+D2}}
\index{R\+E\+S\+E\+R\+V\+E\+D2@{R\+E\+S\+E\+R\+V\+E\+D2}!L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D2}{RESERVED2}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t L\+P\+C\+\_\+\+E\+M\+C\+\_\+\+T\+::\+R\+E\+S\+E\+R\+V\+E\+D2\mbox{[}9\mbox{]}}



Definition at line 69 of file emc\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___e_m_c___t_a7c6a6967c293e69662a50b67a488a553}\label{struct_l_p_c___e_m_c___t_a7c6a6967c293e69662a50b67a488a553}} 
\index{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}!R\+E\+S\+E\+R\+V\+E\+D3@{R\+E\+S\+E\+R\+V\+E\+D3}}
\index{R\+E\+S\+E\+R\+V\+E\+D3@{R\+E\+S\+E\+R\+V\+E\+D3}!L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D3}{RESERVED3}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t L\+P\+C\+\_\+\+E\+M\+C\+\_\+\+T\+::\+R\+E\+S\+E\+R\+V\+E\+D3\mbox{[}31\mbox{]}}



Definition at line 71 of file emc\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___e_m_c___t_a7087c562c5c06da8fcf4f89ea1f99610}\label{struct_l_p_c___e_m_c___t_a7087c562c5c06da8fcf4f89ea1f99610}} 
\index{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}!R\+E\+S\+E\+R\+V\+E\+D4@{R\+E\+S\+E\+R\+V\+E\+D4}}
\index{R\+E\+S\+E\+R\+V\+E\+D4@{R\+E\+S\+E\+R\+V\+E\+D4}!L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D4}{RESERVED4}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t L\+P\+C\+\_\+\+E\+M\+C\+\_\+\+T\+::\+R\+E\+S\+E\+R\+V\+E\+D4\mbox{[}6\mbox{]}}



Definition at line 74 of file emc\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___e_m_c___t_a9aa884a748395df91283b9c9eb02f6e4}\label{struct_l_p_c___e_m_c___t_a9aa884a748395df91283b9c9eb02f6e4}} 
\index{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}!R\+E\+S\+E\+R\+V\+E\+D5@{R\+E\+S\+E\+R\+V\+E\+D5}}
\index{R\+E\+S\+E\+R\+V\+E\+D5@{R\+E\+S\+E\+R\+V\+E\+D5}!L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D5}{RESERVED5}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t L\+P\+C\+\_\+\+E\+M\+C\+\_\+\+T\+::\+R\+E\+S\+E\+R\+V\+E\+D5\mbox{[}6\mbox{]}}



Definition at line 77 of file emc\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___e_m_c___t_a22d1ae9a7f630e5a8508ebf2414e1461}\label{struct_l_p_c___e_m_c___t_a22d1ae9a7f630e5a8508ebf2414e1461}} 
\index{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}!R\+E\+S\+E\+R\+V\+E\+D6@{R\+E\+S\+E\+R\+V\+E\+D6}}
\index{R\+E\+S\+E\+R\+V\+E\+D6@{R\+E\+S\+E\+R\+V\+E\+D6}!L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D6}{RESERVED6}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t L\+P\+C\+\_\+\+E\+M\+C\+\_\+\+T\+::\+R\+E\+S\+E\+R\+V\+E\+D6\mbox{[}6\mbox{]}}



Definition at line 80 of file emc\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___e_m_c___t_a78a11d1871e60176e33bfa6b7e19362f}\label{struct_l_p_c___e_m_c___t_a78a11d1871e60176e33bfa6b7e19362f}} 
\index{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}!R\+E\+S\+E\+R\+V\+E\+D7@{R\+E\+S\+E\+R\+V\+E\+D7}}
\index{R\+E\+S\+E\+R\+V\+E\+D7@{R\+E\+S\+E\+R\+V\+E\+D7}!L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D7}{RESERVED7}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t L\+P\+C\+\_\+\+E\+M\+C\+\_\+\+T\+::\+R\+E\+S\+E\+R\+V\+E\+D7\mbox{[}38\mbox{]}}



Definition at line 83 of file emc\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___e_m_c___t_a48f6fc643bc1ce66f07e2c9c8e3148d7}\label{struct_l_p_c___e_m_c___t_a48f6fc643bc1ce66f07e2c9c8e3148d7}} 
\index{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}!R\+E\+S\+E\+R\+V\+E\+D8@{R\+E\+S\+E\+R\+V\+E\+D8}}
\index{R\+E\+S\+E\+R\+V\+E\+D8@{R\+E\+S\+E\+R\+V\+E\+D8}!L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D8}{RESERVED8}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t L\+P\+C\+\_\+\+E\+M\+C\+\_\+\+T\+::\+R\+E\+S\+E\+R\+V\+E\+D8}



Definition at line 91 of file emc\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___e_m_c___t_af71940b712c87d29fc31eb1602cea72a}\label{struct_l_p_c___e_m_c___t_af71940b712c87d29fc31eb1602cea72a}} 
\index{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}!R\+E\+S\+E\+R\+V\+E\+D9@{R\+E\+S\+E\+R\+V\+E\+D9}}
\index{R\+E\+S\+E\+R\+V\+E\+D9@{R\+E\+S\+E\+R\+V\+E\+D9}!L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D9}{RESERVED9}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t L\+P\+C\+\_\+\+E\+M\+C\+\_\+\+T\+::\+R\+E\+S\+E\+R\+V\+E\+D9}



Definition at line 99 of file emc\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___e_m_c___t_ad7372d2188666a480513c0d14ebf4598}\label{struct_l_p_c___e_m_c___t_ad7372d2188666a480513c0d14ebf4598}} 
\index{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}!S\+T\+A\+T\+I\+C\+C\+O\+N\+F\+I\+G0@{S\+T\+A\+T\+I\+C\+C\+O\+N\+F\+I\+G0}}
\index{S\+T\+A\+T\+I\+C\+C\+O\+N\+F\+I\+G0@{S\+T\+A\+T\+I\+C\+C\+O\+N\+F\+I\+G0}!L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}}
\subsubsection{\texorpdfstring{S\+T\+A\+T\+I\+C\+C\+O\+N\+F\+I\+G0}{STATICCONFIG0}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+E\+M\+C\+\_\+\+T\+::\+S\+T\+A\+T\+I\+C\+C\+O\+N\+F\+I\+G0}

Selects the memory configuration for static chip select n. 

Definition at line 84 of file emc\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___e_m_c___t_ad0f91c644b7d67855eeabdea7963e7c7}\label{struct_l_p_c___e_m_c___t_ad0f91c644b7d67855eeabdea7963e7c7}} 
\index{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}!S\+T\+A\+T\+I\+C\+C\+O\+N\+F\+I\+G1@{S\+T\+A\+T\+I\+C\+C\+O\+N\+F\+I\+G1}}
\index{S\+T\+A\+T\+I\+C\+C\+O\+N\+F\+I\+G1@{S\+T\+A\+T\+I\+C\+C\+O\+N\+F\+I\+G1}!L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}}
\subsubsection{\texorpdfstring{S\+T\+A\+T\+I\+C\+C\+O\+N\+F\+I\+G1}{STATICCONFIG1}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+E\+M\+C\+\_\+\+T\+::\+S\+T\+A\+T\+I\+C\+C\+O\+N\+F\+I\+G1}

Selects the memory configuration for static chip select n. 

Definition at line 92 of file emc\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___e_m_c___t_ab1ab753a4abc198b5cde441ba84ad551}\label{struct_l_p_c___e_m_c___t_ab1ab753a4abc198b5cde441ba84ad551}} 
\index{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}!S\+T\+A\+T\+I\+C\+C\+O\+N\+F\+I\+G2@{S\+T\+A\+T\+I\+C\+C\+O\+N\+F\+I\+G2}}
\index{S\+T\+A\+T\+I\+C\+C\+O\+N\+F\+I\+G2@{S\+T\+A\+T\+I\+C\+C\+O\+N\+F\+I\+G2}!L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}}
\subsubsection{\texorpdfstring{S\+T\+A\+T\+I\+C\+C\+O\+N\+F\+I\+G2}{STATICCONFIG2}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+E\+M\+C\+\_\+\+T\+::\+S\+T\+A\+T\+I\+C\+C\+O\+N\+F\+I\+G2}

Selects the memory configuration for static chip select n. 

Definition at line 100 of file emc\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___e_m_c___t_ab43228b529ace72771709ca10468e3bf}\label{struct_l_p_c___e_m_c___t_ab43228b529ace72771709ca10468e3bf}} 
\index{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}!S\+T\+A\+T\+I\+C\+C\+O\+N\+F\+I\+G3@{S\+T\+A\+T\+I\+C\+C\+O\+N\+F\+I\+G3}}
\index{S\+T\+A\+T\+I\+C\+C\+O\+N\+F\+I\+G3@{S\+T\+A\+T\+I\+C\+C\+O\+N\+F\+I\+G3}!L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}}
\subsubsection{\texorpdfstring{S\+T\+A\+T\+I\+C\+C\+O\+N\+F\+I\+G3}{STATICCONFIG3}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+E\+M\+C\+\_\+\+T\+::\+S\+T\+A\+T\+I\+C\+C\+O\+N\+F\+I\+G3}

Selects the memory configuration for static chip select n. 

Definition at line 108 of file emc\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___e_m_c___t_a165975a224bd75738ff2235a915b50a5}\label{struct_l_p_c___e_m_c___t_a165975a224bd75738ff2235a915b50a5}} 
\index{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}!S\+T\+A\+T\+I\+C\+E\+X\+T\+E\+N\+D\+E\+D\+W\+A\+IT@{S\+T\+A\+T\+I\+C\+E\+X\+T\+E\+N\+D\+E\+D\+W\+A\+IT}}
\index{S\+T\+A\+T\+I\+C\+E\+X\+T\+E\+N\+D\+E\+D\+W\+A\+IT@{S\+T\+A\+T\+I\+C\+E\+X\+T\+E\+N\+D\+E\+D\+W\+A\+IT}!L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}}
\subsubsection{\texorpdfstring{S\+T\+A\+T\+I\+C\+E\+X\+T\+E\+N\+D\+E\+D\+W\+A\+IT}{STATICEXTENDEDWAIT}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+E\+M\+C\+\_\+\+T\+::\+S\+T\+A\+T\+I\+C\+E\+X\+T\+E\+N\+D\+E\+D\+W\+A\+IT}

Selects time for long static memory read and write transfers. 

Definition at line 70 of file emc\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___e_m_c___t_a2d31f509bae16e486993a9ba57db54f7}\label{struct_l_p_c___e_m_c___t_a2d31f509bae16e486993a9ba57db54f7}} 
\index{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}!S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+O\+E\+N0@{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+O\+E\+N0}}
\index{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+O\+E\+N0@{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+O\+E\+N0}!L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}}
\subsubsection{\texorpdfstring{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+O\+E\+N0}{STATICWAITOEN0}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+E\+M\+C\+\_\+\+T\+::\+S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+O\+E\+N0}

Selects the delay from chip select n or address change, whichever is later, to output enable. 

Definition at line 86 of file emc\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___e_m_c___t_ac5735bad38453f61159eb7712a76e743}\label{struct_l_p_c___e_m_c___t_ac5735bad38453f61159eb7712a76e743}} 
\index{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}!S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+O\+E\+N1@{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+O\+E\+N1}}
\index{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+O\+E\+N1@{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+O\+E\+N1}!L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}}
\subsubsection{\texorpdfstring{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+O\+E\+N1}{STATICWAITOEN1}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+E\+M\+C\+\_\+\+T\+::\+S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+O\+E\+N1}

Selects the delay from chip select n or address change, whichever is later, to output enable. 

Definition at line 94 of file emc\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___e_m_c___t_ae67f91b2612e276fae8daf54579f5720}\label{struct_l_p_c___e_m_c___t_ae67f91b2612e276fae8daf54579f5720}} 
\index{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}!S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+O\+E\+N2@{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+O\+E\+N2}}
\index{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+O\+E\+N2@{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+O\+E\+N2}!L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}}
\subsubsection{\texorpdfstring{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+O\+E\+N2}{STATICWAITOEN2}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+E\+M\+C\+\_\+\+T\+::\+S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+O\+E\+N2}

Selects the delay from chip select n or address change, whichever is later, to output enable. 

Definition at line 102 of file emc\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___e_m_c___t_abd5b0cd0ad59dee40269609b3ab34b0e}\label{struct_l_p_c___e_m_c___t_abd5b0cd0ad59dee40269609b3ab34b0e}} 
\index{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}!S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+O\+E\+N3@{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+O\+E\+N3}}
\index{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+O\+E\+N3@{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+O\+E\+N3}!L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}}
\subsubsection{\texorpdfstring{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+O\+E\+N3}{STATICWAITOEN3}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+E\+M\+C\+\_\+\+T\+::\+S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+O\+E\+N3}

Selects the delay from chip select n or address change, whichever is later, to output enable. 

Definition at line 110 of file emc\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___e_m_c___t_ab37cf3521293b413d282ff2dd0f5103f}\label{struct_l_p_c___e_m_c___t_ab37cf3521293b413d282ff2dd0f5103f}} 
\index{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}!S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+P\+A\+G0@{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+P\+A\+G0}}
\index{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+P\+A\+G0@{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+P\+A\+G0}!L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}}
\subsubsection{\texorpdfstring{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+P\+A\+G0}{STATICWAITPAG0}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+E\+M\+C\+\_\+\+T\+::\+S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+P\+A\+G0}

Selects the delay for asynchronous page mode sequential accesses for chip select n. 

Definition at line 88 of file emc\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___e_m_c___t_ab09ca5028b2d77a1be5c1b915d565cf6}\label{struct_l_p_c___e_m_c___t_ab09ca5028b2d77a1be5c1b915d565cf6}} 
\index{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}!S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+P\+A\+G1@{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+P\+A\+G1}}
\index{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+P\+A\+G1@{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+P\+A\+G1}!L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}}
\subsubsection{\texorpdfstring{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+P\+A\+G1}{STATICWAITPAG1}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+E\+M\+C\+\_\+\+T\+::\+S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+P\+A\+G1}

Selects the delay for asynchronous page mode sequential accesses for chip select n. 

Definition at line 96 of file emc\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___e_m_c___t_a8934f373599c1f6aa0d12da1a29b5220}\label{struct_l_p_c___e_m_c___t_a8934f373599c1f6aa0d12da1a29b5220}} 
\index{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}!S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+P\+A\+G2@{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+P\+A\+G2}}
\index{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+P\+A\+G2@{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+P\+A\+G2}!L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}}
\subsubsection{\texorpdfstring{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+P\+A\+G2}{STATICWAITPAG2}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+E\+M\+C\+\_\+\+T\+::\+S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+P\+A\+G2}

Selects the delay for asynchronous page mode sequential accesses for chip select n. 

Definition at line 104 of file emc\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___e_m_c___t_ae7bfd3776e4a6845862f6930fbfed2e6}\label{struct_l_p_c___e_m_c___t_ae7bfd3776e4a6845862f6930fbfed2e6}} 
\index{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}!S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+P\+A\+G3@{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+P\+A\+G3}}
\index{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+P\+A\+G3@{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+P\+A\+G3}!L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}}
\subsubsection{\texorpdfstring{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+P\+A\+G3}{STATICWAITPAG3}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+E\+M\+C\+\_\+\+T\+::\+S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+P\+A\+G3}

Selects the delay for asynchronous page mode sequential accesses for chip select n. 

Definition at line 112 of file emc\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___e_m_c___t_a56424f914dc3578c5b4698d8bf6eeaa2}\label{struct_l_p_c___e_m_c___t_a56424f914dc3578c5b4698d8bf6eeaa2}} 
\index{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}!S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+R\+D0@{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+R\+D0}}
\index{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+R\+D0@{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+R\+D0}!L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}}
\subsubsection{\texorpdfstring{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+R\+D0}{STATICWAITRD0}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+E\+M\+C\+\_\+\+T\+::\+S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+R\+D0}

Selects the delay from chip select n to a read access. 

Definition at line 87 of file emc\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___e_m_c___t_a0794304d3d43a5193cc70d65f32e1910}\label{struct_l_p_c___e_m_c___t_a0794304d3d43a5193cc70d65f32e1910}} 
\index{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}!S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+R\+D1@{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+R\+D1}}
\index{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+R\+D1@{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+R\+D1}!L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}}
\subsubsection{\texorpdfstring{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+R\+D1}{STATICWAITRD1}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+E\+M\+C\+\_\+\+T\+::\+S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+R\+D1}

Selects the delay from chip select n to a read access. 

Definition at line 95 of file emc\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___e_m_c___t_a590aff83c56953612ba3bcab2ca2d3a2}\label{struct_l_p_c___e_m_c___t_a590aff83c56953612ba3bcab2ca2d3a2}} 
\index{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}!S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+R\+D2@{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+R\+D2}}
\index{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+R\+D2@{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+R\+D2}!L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}}
\subsubsection{\texorpdfstring{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+R\+D2}{STATICWAITRD2}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+E\+M\+C\+\_\+\+T\+::\+S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+R\+D2}

Selects the delay from chip select n to a read access. 

Definition at line 103 of file emc\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___e_m_c___t_abd8e4317658c0378fda45a452294b8fb}\label{struct_l_p_c___e_m_c___t_abd8e4317658c0378fda45a452294b8fb}} 
\index{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}!S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+R\+D3@{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+R\+D3}}
\index{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+R\+D3@{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+R\+D3}!L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}}
\subsubsection{\texorpdfstring{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+R\+D3}{STATICWAITRD3}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+E\+M\+C\+\_\+\+T\+::\+S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+R\+D3}

Selects the delay from chip select n to a read access. 

Definition at line 111 of file emc\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___e_m_c___t_a1cd9a918f240ab1f59f52f3db6536019}\label{struct_l_p_c___e_m_c___t_a1cd9a918f240ab1f59f52f3db6536019}} 
\index{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}!S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+T\+U\+R\+N0@{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+T\+U\+R\+N0}}
\index{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+T\+U\+R\+N0@{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+T\+U\+R\+N0}!L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}}
\subsubsection{\texorpdfstring{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+T\+U\+R\+N0}{STATICWAITTURN0}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+E\+M\+C\+\_\+\+T\+::\+S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+T\+U\+R\+N0}

Selects bus turnaround cycles 

Definition at line 90 of file emc\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___e_m_c___t_a77e532a54170bee32c015e9832001946}\label{struct_l_p_c___e_m_c___t_a77e532a54170bee32c015e9832001946}} 
\index{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}!S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+T\+U\+R\+N1@{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+T\+U\+R\+N1}}
\index{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+T\+U\+R\+N1@{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+T\+U\+R\+N1}!L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}}
\subsubsection{\texorpdfstring{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+T\+U\+R\+N1}{STATICWAITTURN1}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+E\+M\+C\+\_\+\+T\+::\+S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+T\+U\+R\+N1}

Selects bus turnaround cycles 

Definition at line 98 of file emc\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___e_m_c___t_a780432cef299f13258a69d217613756f}\label{struct_l_p_c___e_m_c___t_a780432cef299f13258a69d217613756f}} 
\index{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}!S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+T\+U\+R\+N2@{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+T\+U\+R\+N2}}
\index{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+T\+U\+R\+N2@{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+T\+U\+R\+N2}!L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}}
\subsubsection{\texorpdfstring{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+T\+U\+R\+N2}{STATICWAITTURN2}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+E\+M\+C\+\_\+\+T\+::\+S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+T\+U\+R\+N2}

Selects bus turnaround cycles 

Definition at line 106 of file emc\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___e_m_c___t_ad2ae37d99bb9f62132a003701bf27a4b}\label{struct_l_p_c___e_m_c___t_ad2ae37d99bb9f62132a003701bf27a4b}} 
\index{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}!S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+T\+U\+R\+N3@{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+T\+U\+R\+N3}}
\index{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+T\+U\+R\+N3@{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+T\+U\+R\+N3}!L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}}
\subsubsection{\texorpdfstring{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+T\+U\+R\+N3}{STATICWAITTURN3}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+E\+M\+C\+\_\+\+T\+::\+S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+T\+U\+R\+N3}

Selects bus turnaround cycles 

Definition at line 114 of file emc\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___e_m_c___t_a60658c18fca4d939fd9198d03a8bd822}\label{struct_l_p_c___e_m_c___t_a60658c18fca4d939fd9198d03a8bd822}} 
\index{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}!S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+W\+E\+N0@{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+W\+E\+N0}}
\index{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+W\+E\+N0@{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+W\+E\+N0}!L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}}
\subsubsection{\texorpdfstring{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+W\+E\+N0}{STATICWAITWEN0}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+E\+M\+C\+\_\+\+T\+::\+S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+W\+E\+N0}

Selects the delay from chip select n to write enable. 

Definition at line 85 of file emc\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___e_m_c___t_ab20a8dd60f6218d7f05ce5f77d32ba3f}\label{struct_l_p_c___e_m_c___t_ab20a8dd60f6218d7f05ce5f77d32ba3f}} 
\index{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}!S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+W\+E\+N1@{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+W\+E\+N1}}
\index{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+W\+E\+N1@{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+W\+E\+N1}!L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}}
\subsubsection{\texorpdfstring{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+W\+E\+N1}{STATICWAITWEN1}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+E\+M\+C\+\_\+\+T\+::\+S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+W\+E\+N1}

Selects the delay from chip select n to write enable. 

Definition at line 93 of file emc\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___e_m_c___t_a67586b20edfbeeabf18296118abd953e}\label{struct_l_p_c___e_m_c___t_a67586b20edfbeeabf18296118abd953e}} 
\index{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}!S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+W\+E\+N2@{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+W\+E\+N2}}
\index{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+W\+E\+N2@{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+W\+E\+N2}!L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}}
\subsubsection{\texorpdfstring{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+W\+E\+N2}{STATICWAITWEN2}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+E\+M\+C\+\_\+\+T\+::\+S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+W\+E\+N2}

Selects the delay from chip select n to write enable. 

Definition at line 101 of file emc\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___e_m_c___t_ac0d06fb913c952b535e30327c6a6f21f}\label{struct_l_p_c___e_m_c___t_ac0d06fb913c952b535e30327c6a6f21f}} 
\index{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}!S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+W\+E\+N3@{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+W\+E\+N3}}
\index{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+W\+E\+N3@{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+W\+E\+N3}!L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}}
\subsubsection{\texorpdfstring{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+W\+E\+N3}{STATICWAITWEN3}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+E\+M\+C\+\_\+\+T\+::\+S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+W\+E\+N3}

Selects the delay from chip select n to write enable. 

Definition at line 109 of file emc\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___e_m_c___t_a6d0d1c3740ff59b75c651a7846f04b4a}\label{struct_l_p_c___e_m_c___t_a6d0d1c3740ff59b75c651a7846f04b4a}} 
\index{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}!S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+W\+R0@{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+W\+R0}}
\index{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+W\+R0@{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+W\+R0}!L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}}
\subsubsection{\texorpdfstring{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+W\+R0}{STATICWAITWR0}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+E\+M\+C\+\_\+\+T\+::\+S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+W\+R0}

Selects the delay from chip select n to a write access. 

Definition at line 89 of file emc\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___e_m_c___t_a3e6aa1d36b0b2be0708ae90bc4bfdf08}\label{struct_l_p_c___e_m_c___t_a3e6aa1d36b0b2be0708ae90bc4bfdf08}} 
\index{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}!S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+W\+R1@{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+W\+R1}}
\index{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+W\+R1@{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+W\+R1}!L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}}
\subsubsection{\texorpdfstring{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+W\+R1}{STATICWAITWR1}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+E\+M\+C\+\_\+\+T\+::\+S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+W\+R1}

Selects the delay from chip select n to a write access. 

Definition at line 97 of file emc\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___e_m_c___t_a0ef23230041937e6b1c9fe3781b6d161}\label{struct_l_p_c___e_m_c___t_a0ef23230041937e6b1c9fe3781b6d161}} 
\index{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}!S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+W\+R2@{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+W\+R2}}
\index{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+W\+R2@{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+W\+R2}!L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}}
\subsubsection{\texorpdfstring{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+W\+R2}{STATICWAITWR2}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+E\+M\+C\+\_\+\+T\+::\+S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+W\+R2}

Selects the delay from chip select n to a write access. 

Definition at line 105 of file emc\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___e_m_c___t_ac668a732f1d73119d1b642bb2aa7315a}\label{struct_l_p_c___e_m_c___t_ac668a732f1d73119d1b642bb2aa7315a}} 
\index{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}!S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+W\+R3@{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+W\+R3}}
\index{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+W\+R3@{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+W\+R3}!L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}}
\subsubsection{\texorpdfstring{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+W\+R3}{STATICWAITWR3}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+E\+M\+C\+\_\+\+T\+::\+S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+W\+R3}

Selects the delay from chip select n to a write access. 

Definition at line 113 of file emc\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___e_m_c___t_a84374b5f8ed91b53530950468d49e1c6}\label{struct_l_p_c___e_m_c___t_a84374b5f8ed91b53530950468d49e1c6}} 
\index{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}!S\+T\+A\+T\+US@{S\+T\+A\+T\+US}}
\index{S\+T\+A\+T\+US@{S\+T\+A\+T\+US}!L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}}
\subsubsection{\texorpdfstring{S\+T\+A\+T\+US}{STATUS}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t L\+P\+C\+\_\+\+E\+M\+C\+\_\+\+T\+::\+S\+T\+A\+T\+US}

Provides E\+MC status information. 

Definition at line 51 of file emc\+\_\+18xx\+\_\+43xx.\+h.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
muju/externals/base/soc/lpc43xx/lpc\+\_\+chip\+\_\+43xx/inc/\hyperlink{emc__18xx__43xx_8h}{emc\+\_\+18xx\+\_\+43xx.\+h}\end{DoxyCompactItemize}
