#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Oct 22 00:19:37 2018
# Process ID: 7728
# Current directory: C:/tfe4141_term_project/term_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5716 C:\tfe4141_term_project\term_project\term_project.xpr
# Log file: C:/tfe4141_term_project/term_project/vivado.log
# Journal file: C:/tfe4141_term_project/term_project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/tfe4141_term_project/term_project/term_project.xpr
update_compile_order -fileset sources_1
reset_run rsa_soc_rsa_accelerator_0_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run rsa_soc_rsa_accelerator_0_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_bd_design {C:/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/rsa_soc.bd}
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:rsa_accelerator:1.0 [get_ips  rsa_soc_rsa_accelerator_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips rsa_soc_rsa_accelerator_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/rsa_soc.bd]
catch { config_ip_cache -export [get_ips -all rsa_soc_rsa_accelerator_0_0] }
catch { config_ip_cache -export [get_ips -all rsa_soc_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/rsa_soc.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/rsa_soc.bd]
export_simulation -of_objects [get_files C:/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/rsa_soc.bd] -directory C:/tfe4141_term_project/term_project/term_project.ip_user_files/sim_scripts -ip_user_files_dir C:/tfe4141_term_project/term_project/term_project.ip_user_files -ipstatic_source_dir C:/tfe4141_term_project/term_project/term_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/tfe4141_term_project/term_project/term_project.cache/compile_simlib/modelsim} {questa=C:/tfe4141_term_project/term_project/term_project.cache/compile_simlib/questa} {riviera=C:/tfe4141_term_project/term_project/term_project.cache/compile_simlib/riviera} {activehdl=C:/tfe4141_term_project/term_project/term_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
open_bd_design {C:/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/rsa_soc.bd}
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
write_bd_tcl -force C:/tfe4141_term_project/term_project/rsa_soc.tcl
archive_project C:/tfe4141_term_project/term_project.xpr.zip -temp_dir C:/tfe4141_term_project/term_project/.Xil/Vivado-7728-Grimelid -force -exclude_run_results
