{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699380939044 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699380939044 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 07 23:45:38 2023 " "Processing started: Tue Nov 07 23:45:38 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699380939044 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699380939044 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DigitalClock -c DigitalClock " "Command: quartus_map --read_settings_files=on --write_settings_files=off DigitalClock -c DigitalClock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699380939044 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1699380939821 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1699380939821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2hex.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file bin2hex.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin2hex-Behavioral " "Found design unit 1: bin2hex-Behavioral" {  } { { "bin2hex.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/ENDSEM PRACTICE/DigitalClock/bin2hex.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699380952882 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin2hex " "Found entity 1: bin2hex" {  } { { "bin2hex.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/ENDSEM PRACTICE/DigitalClock/bin2hex.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699380952882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699380952882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file clk_div.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-Behavioral " "Found design unit 1: clk_div-Behavioral" {  } { { "clk_div.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/ENDSEM PRACTICE/DigitalClock/clk_div.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699380952897 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "clk_div.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/ENDSEM PRACTICE/DigitalClock/clk_div.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699380952897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699380952897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_digital_clock.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file tb_digital_clock.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_digital_clock-behavior " "Found design unit 1: tb_digital_clock-behavior" {  } { { "tb_digital_clock.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/ENDSEM PRACTICE/DigitalClock/tb_digital_clock.vhdl" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699380952904 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_digital_clock " "Found entity 1: tb_digital_clock" {  } { { "tb_digital_clock.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/ENDSEM PRACTICE/DigitalClock/tb_digital_clock.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699380952904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699380952904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digital_clock.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file digital_clock.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 digital_clock-Behavioral " "Found design unit 1: digital_clock-Behavioral" {  } { { "digital_clock.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/ENDSEM PRACTICE/DigitalClock/digital_clock.vhdl" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699380952913 ""} { "Info" "ISGN_ENTITY_NAME" "1 digital_clock " "Found entity 1: digital_clock" {  } { { "digital_clock.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/ENDSEM PRACTICE/DigitalClock/digital_clock.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699380952913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699380952913 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "digital_clock " "Elaborating entity \"digital_clock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1699380952976 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "H_in1 digital_clock.vhdl(64) " "VHDL Process Statement warning at digital_clock.vhdl(64): signal \"H_in1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "digital_clock.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/ENDSEM PRACTICE/DigitalClock/digital_clock.vhdl" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699380952976 "|digital_clock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "H_in0 digital_clock.vhdl(64) " "VHDL Process Statement warning at digital_clock.vhdl(64): signal \"H_in0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "digital_clock.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/ENDSEM PRACTICE/DigitalClock/digital_clock.vhdl" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699380952976 "|digital_clock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "M_in1 digital_clock.vhdl(65) " "VHDL Process Statement warning at digital_clock.vhdl(65): signal \"M_in1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "digital_clock.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/ENDSEM PRACTICE/DigitalClock/digital_clock.vhdl" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699380952976 "|digital_clock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "M_in0 digital_clock.vhdl(65) " "VHDL Process Statement warning at digital_clock.vhdl(65): signal \"M_in0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "digital_clock.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/ENDSEM PRACTICE/DigitalClock/digital_clock.vhdl" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699380952976 "|digital_clock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:create_1s_clock " "Elaborating entity \"clk_div\" for hierarchy \"clk_div:create_1s_clock\"" {  } { { "digital_clock.vhdl" "create_1s_clock" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/ENDSEM PRACTICE/DigitalClock/digital_clock.vhdl" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699380953007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2hex bin2hex:convert_hex_H_out1 " "Elaborating entity \"bin2hex\" for hierarchy \"bin2hex:convert_hex_H_out1\"" {  } { { "digital_clock.vhdl" "convert_hex_H_out1" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/ENDSEM PRACTICE/DigitalClock/digital_clock.vhdl" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699380953023 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_hour\[5\] counter_hour\[5\]~_emulated counter_hour\[5\]~1 " "Register \"counter_hour\[5\]\" is converted into an equivalent circuit using register \"counter_hour\[5\]~_emulated\" and latch \"counter_hour\[5\]~1\"" {  } { { "digital_clock.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/ENDSEM PRACTICE/DigitalClock/digital_clock.vhdl" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699380953637 "|digital_clock|counter_hour[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_hour\[4\] counter_hour\[4\]~_emulated counter_hour\[4\]~5 " "Register \"counter_hour\[4\]\" is converted into an equivalent circuit using register \"counter_hour\[4\]~_emulated\" and latch \"counter_hour\[4\]~5\"" {  } { { "digital_clock.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/ENDSEM PRACTICE/DigitalClock/digital_clock.vhdl" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699380953637 "|digital_clock|counter_hour[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_hour\[3\] counter_hour\[3\]~_emulated counter_hour\[3\]~9 " "Register \"counter_hour\[3\]\" is converted into an equivalent circuit using register \"counter_hour\[3\]~_emulated\" and latch \"counter_hour\[3\]~9\"" {  } { { "digital_clock.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/ENDSEM PRACTICE/DigitalClock/digital_clock.vhdl" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699380953637 "|digital_clock|counter_hour[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_hour\[2\] counter_hour\[2\]~_emulated counter_hour\[2\]~13 " "Register \"counter_hour\[2\]\" is converted into an equivalent circuit using register \"counter_hour\[2\]~_emulated\" and latch \"counter_hour\[2\]~13\"" {  } { { "digital_clock.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/ENDSEM PRACTICE/DigitalClock/digital_clock.vhdl" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699380953637 "|digital_clock|counter_hour[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_hour\[1\] counter_hour\[1\]~_emulated counter_hour\[1\]~17 " "Register \"counter_hour\[1\]\" is converted into an equivalent circuit using register \"counter_hour\[1\]~_emulated\" and latch \"counter_hour\[1\]~17\"" {  } { { "digital_clock.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/ENDSEM PRACTICE/DigitalClock/digital_clock.vhdl" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699380953637 "|digital_clock|counter_hour[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_hour\[0\] counter_hour\[0\]~_emulated counter_hour\[0\]~21 " "Register \"counter_hour\[0\]\" is converted into an equivalent circuit using register \"counter_hour\[0\]~_emulated\" and latch \"counter_hour\[0\]~21\"" {  } { { "digital_clock.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/ENDSEM PRACTICE/DigitalClock/digital_clock.vhdl" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699380953637 "|digital_clock|counter_hour[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_minute\[7\] counter_minute\[7\]~_emulated counter_minute\[7\]~1 " "Register \"counter_minute\[7\]\" is converted into an equivalent circuit using register \"counter_minute\[7\]~_emulated\" and latch \"counter_minute\[7\]~1\"" {  } { { "digital_clock.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/ENDSEM PRACTICE/DigitalClock/digital_clock.vhdl" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699380953637 "|digital_clock|counter_minute[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_minute\[6\] counter_minute\[6\]~_emulated counter_minute\[6\]~5 " "Register \"counter_minute\[6\]\" is converted into an equivalent circuit using register \"counter_minute\[6\]~_emulated\" and latch \"counter_minute\[6\]~5\"" {  } { { "digital_clock.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/ENDSEM PRACTICE/DigitalClock/digital_clock.vhdl" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699380953637 "|digital_clock|counter_minute[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_minute\[5\] counter_minute\[5\]~_emulated counter_minute\[5\]~9 " "Register \"counter_minute\[5\]\" is converted into an equivalent circuit using register \"counter_minute\[5\]~_emulated\" and latch \"counter_minute\[5\]~9\"" {  } { { "digital_clock.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/ENDSEM PRACTICE/DigitalClock/digital_clock.vhdl" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699380953637 "|digital_clock|counter_minute[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_minute\[4\] counter_minute\[4\]~_emulated counter_minute\[4\]~13 " "Register \"counter_minute\[4\]\" is converted into an equivalent circuit using register \"counter_minute\[4\]~_emulated\" and latch \"counter_minute\[4\]~13\"" {  } { { "digital_clock.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/ENDSEM PRACTICE/DigitalClock/digital_clock.vhdl" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699380953637 "|digital_clock|counter_minute[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_minute\[3\] counter_minute\[3\]~_emulated counter_minute\[3\]~17 " "Register \"counter_minute\[3\]\" is converted into an equivalent circuit using register \"counter_minute\[3\]~_emulated\" and latch \"counter_minute\[3\]~17\"" {  } { { "digital_clock.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/ENDSEM PRACTICE/DigitalClock/digital_clock.vhdl" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699380953637 "|digital_clock|counter_minute[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_minute\[2\] counter_minute\[2\]~_emulated counter_minute\[2\]~21 " "Register \"counter_minute\[2\]\" is converted into an equivalent circuit using register \"counter_minute\[2\]~_emulated\" and latch \"counter_minute\[2\]~21\"" {  } { { "digital_clock.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/ENDSEM PRACTICE/DigitalClock/digital_clock.vhdl" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699380953637 "|digital_clock|counter_minute[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_minute\[1\] counter_minute\[1\]~_emulated counter_minute\[1\]~25 " "Register \"counter_minute\[1\]\" is converted into an equivalent circuit using register \"counter_minute\[1\]~_emulated\" and latch \"counter_minute\[1\]~25\"" {  } { { "digital_clock.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/ENDSEM PRACTICE/DigitalClock/digital_clock.vhdl" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699380953637 "|digital_clock|counter_minute[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_minute\[0\] counter_minute\[0\]~_emulated counter_minute\[0\]~29 " "Register \"counter_minute\[0\]\" is converted into an equivalent circuit using register \"counter_minute\[0\]~_emulated\" and latch \"counter_minute\[0\]~29\"" {  } { { "digital_clock.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/ENDSEM PRACTICE/DigitalClock/digital_clock.vhdl" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699380953637 "|digital_clock|counter_minute[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1699380953637 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "H_out1\[1\] GND " "Pin \"H_out1\[1\]\" is stuck at GND" {  } { { "digital_clock.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/ENDSEM PRACTICE/DigitalClock/digital_clock.vhdl" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699380953794 "|digital_clock|H_out1[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1699380953794 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1699380953888 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "counter_hour\[31\] Low " "Register counter_hour\[31\] will power up to Low" {  } { { "digital_clock.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/ENDSEM PRACTICE/DigitalClock/digital_clock.vhdl" 63 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1699380953998 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "counter_minute\[31\] Low " "Register counter_minute\[31\] will power up to Low" {  } { { "digital_clock.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/ENDSEM PRACTICE/DigitalClock/digital_clock.vhdl" 63 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1699380953998 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "counter_second\[31\] Low " "Register counter_second\[31\] will power up to Low" {  } { { "digital_clock.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/ENDSEM PRACTICE/DigitalClock/digital_clock.vhdl" 63 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1699380953998 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "counter_second\[0\] Low " "Register counter_second\[0\] will power up to Low" {  } { { "digital_clock.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/ENDSEM PRACTICE/DigitalClock/digital_clock.vhdl" 63 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1699380953998 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1699380953998 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1699380954485 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699380954485 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "404 " "Implemented 404 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1699380954563 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1699380954563 ""} { "Info" "ICUT_CUT_TM_LCELLS" "360 " "Implemented 360 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1699380954563 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1699380954563 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4869 " "Peak virtual memory: 4869 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699380954579 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 07 23:45:54 2023 " "Processing ended: Tue Nov 07 23:45:54 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699380954579 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699380954579 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699380954579 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699380954579 ""}
