<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>ControlMotor: C:/Users/Sandra/GitHubKinetis/ControlMotor/ControlMotor/Generated_Code/CPU_Config.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="pex.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">ControlMotor
   &#160;<span id="projectnumber">1.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('_c_p_u___config_8h_source.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="headertitle">
<div class="title">CPU_Config.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="_c_p_u___config_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#ifndef __CPU_Config_H</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#define __CPU_Config_H</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">/* MODULE CPU_Config.h */</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">/* Include C integer types declaration header */</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">/* EntryPoint function definition */</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#define PEX_ENTRYPOINT_FUNCTION                            __init_hardware</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#define PEX_ENTRYPOINT_FUNCTION_TYPE                       void</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#define PEX_ENTRYPOINT_FUNCTION_RETURN            </span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">/* </span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">   Component method constants. Internal methods are not included. </span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">   When method is enabled in the processor (CPU) component associated constant</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">   has value 1 otherwise 0.</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">#define CPU_SET_CLOCK_CONFIGURATION                        0x00U      </span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">#define CPU_GET_CLOCK_CONFIGURATION                        0x00U      </span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">#define CPU_SET_OPERATION_MODE                             0x00U      </span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">#define CPU_ENABLE_INT                                     0x00U      </span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">#define CPU_DISABLE_INT                                    0x00U      </span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor">#define CPU_MCG_AUTO_TRIM                                  0x00U      </span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#define CPU_VLP_MODE_ENABLE                                0x00U      </span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#define CPU_VLP_MODE_DISABLE                               0x00U      </span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">#define CPU_SYSTEM_RESET                                   0x00U      </span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment">/* Events constants. */</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">/* Processor (CPU) component&#39;s events are called from ISRs implemented in the Cpu.c as </span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment">   code of the CPU ISRs depends on the RTOS Adaptor and may vary. Only exception is OnReset event</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment">   which is called directly as this event doesn&#39;t have any ISR. */</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment">/* </span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment">    Processor type constants </span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment">    Constants specifying processor family, type or variant.    </span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">#define CPU_FAMILY_Kinetis             </span><span class="comment">/* Specification of the core type of the selected processor */</span><span class="preprocessor"></span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor">#define CPU_DERIVATIVE_MK64FN1M0LQ12   </span><span class="comment">/* Name of the selected processor derivative */</span><span class="preprocessor"></span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor">#define CPU_PARTNUM_MK64FN1M0VLQ12     </span><span class="comment">/* Part number of the selected processor */</span><span class="preprocessor"></span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">#define CPU_LITTLE_ENDIAN              </span><span class="comment">/* The selected processor uses little endian */</span><span class="preprocessor"></span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment">/* </span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment">    Processor clock source constants</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment">    </span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment">    Constants containing frequencies of processor reference clock sources.</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">#define CPU_BUS_CLK_HZ                  20971520U </span><span class="comment">/* Initial value of the bus clock frequency in Hz */</span><span class="preprocessor"></span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">#define CPU_CORE_CLK_HZ                 20971520U </span><span class="comment">/* Initial value of the core/system clock frequency in Hz.  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor">#define CPU_INT_SLOW_CLK_HZ             32768U </span><span class="comment">/* Value of the slow internal oscillator clock frequency in Hz  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">#define CPU_INT_FAST_CLK_HZ             4000000U </span><span class="comment">/* Value of the fast internal oscillator clock frequency in Hz  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment">/* </span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment">    Clock configuration frequency constants</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment">    Following constants contain variety of frequency values generated by the processor</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="comment">    in the specific Clock configuration.</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment">    Clock configurations are used to control general processor timing </span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment">    (for example core and bus clock or FLL and PLL submodules) and to predefine</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment">    up to 8 different processor timing schemes.</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment">    After reset, processor is set to the Clock configuration 0. During the </span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment">    application run-time SetClockConfiguration() method can be used to switch </span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment">    between predefined Clock configurations.</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment">    Clock configurations are set in the processor (CPU) component: </span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment">    Clock settings\Clock configurations group of properties.</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor">#define CPU_CLOCK_CONFIG_NUMBER         0x01U </span><span class="comment">/* Specifies number of defined clock configurations. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">#define CPU_BUS_CLK_HZ_CLOCK_CONFIG0    20971520U </span><span class="comment">/* Value of the bus clock frequency in the clock configuration 0 in Hz. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor">#define CPU_CORE_CLK_HZ_CLOCK_CONFIG0   20971520U </span><span class="comment">/* Value of the core/system clock frequency in the clock configuration 0 in Hz. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment">/* CPU frequencies in clock configuration 0 */</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">#define CPU_CLOCK_CONFIG_0              0x00U </span><span class="comment">/* Clock configuration 0 identifier */</span><span class="preprocessor"></span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">#define CPU_CORE_CLK_HZ_CONFIG_0        20971520UL </span><span class="comment">/* Core clock frequency in clock configuration 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">#define CPU_BUS_CLK_HZ_CONFIG_0         20971520UL </span><span class="comment">/* Bus clock frequency in clock configuration 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor">#define CPU_FLEXBUS_CLK_HZ_CONFIG_0     10485760UL </span><span class="comment">/* Flexbus clock frequency in clock configuration 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor">#define CPU_FLASH_CLK_HZ_CONFIG_0       10485760UL </span><span class="comment">/* FLASH clock frequency in clock configuration 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor">#define CPU_USB_CLK_HZ_CONFIG_0         0UL </span><span class="comment">/* USB clock frequency in clock configuration 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor">#define CPU_PLL_FLL_CLK_HZ_CONFIG_0     20971520UL </span><span class="comment">/* PLL/FLL clock frequency in clock configuration 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">#define CPU_MCGIR_CLK_HZ_CONFIG_0       32768UL </span><span class="comment">/* MCG internal reference clock frequency in clock configuration 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">#define CPU_OSCER_CLK_HZ_CONFIG_0       0UL </span><span class="comment">/* System OSC external reference clock frequency in clock configuration 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor">#define CPU_ERCLK32K_CLK_HZ_CONFIG_0    1000UL </span><span class="comment">/* External reference clock 32k frequency in clock configuration 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor">#define CPU_MCGFF_CLK_HZ_CONFIG_0       32768UL </span><span class="comment">/* MCG fixed frequency clock */</span><span class="preprocessor"></span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment">/* Clock configuration structure declaration. Structure is initialized in PE_LDD.c */</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct  </span>{</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;  uint32_t cpu_core_clk_hz;            <span class="comment">/* Core clock frequency in clock configuration */</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;  uint32_t cpu_bus_clk_hz;             <span class="comment">/* Bus clock frequency in clock configuration */</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;  uint32_t cpu_flexbus_clk_hz;         <span class="comment">/* Flexbus clock frequency in clock configuration */</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;  uint32_t cpu_flash_clk_hz;           <span class="comment">/* FLASH clock frequency in clock configuration */</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;  uint32_t cpu_usb_clk_hz;             <span class="comment">/* USB clock frequency in clock configuration */</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;  uint32_t cpu_pll_fll_clk_hz;         <span class="comment">/* PLL/FLL clock frequency in clock configuration */</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;  uint32_t cpu_mcgir_clk_hz;           <span class="comment">/* MCG internal reference clock frequency in clock configuration */</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;  uint32_t cpu_oscer_clk_hz;           <span class="comment">/* System OSC external reference clock frequency in clock configuration */</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;  uint32_t cpu_erclk32k_clk_hz;        <span class="comment">/* External reference clock 32k frequency in clock configuration */</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;  uint32_t cpu_mcgff_clk_hz;           <span class="comment">/* MCG fixed frequency clock */</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;} TCpuClockConfiguration;</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment">/* The array of clock frequencies in configured clock configurations */</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="keyword">extern</span> <span class="keyword">const</span> TCpuClockConfiguration <a class="code" href="group___c_p_u___config__module.html#gab69281f0e90d16198a5595ed7f471441">PE_CpuClockConfigurations</a>[CPU_CLOCK_CONFIG_NUMBER];</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="comment">/* </span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment">    Clock generator (MCG) mode constants</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="comment">    </span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment">    Constants and types used to specify MCG mode and clock sources used </span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="comment">    by the clock generator. Each mode constant consists of unique mode ID </span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment">    number and mode features encoded using bit-mask. Clock sources are encoded</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment">    using just bit-mask describing source features.</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment">/* MCG mode and clock source features - used to fill CPU_TClockGenMode and CPU_TClockSource */</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor">#define CPU_CLOCK_SLOW_MASK                                0x10U     </span><span class="comment">/* Mode uses slow internal reference clock */</span><span class="preprocessor"> </span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor">#define CPU_CLOCK_FAST_MASK                                0x20U     </span><span class="comment">/* Mode uses fast internal reference clock */</span><span class="preprocessor"> </span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor">#define CPU_CLOCK_EXTERNAL_CLOCK_MASK                      0x40U     </span><span class="comment">/* Mode uses external reference clock from external clock input */</span><span class="preprocessor"> </span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor">#define CPU_CLOCK_EXTERNAL_CRYSTAL_MASK                    0x80U     </span><span class="comment">/* Mode uses external reference clock from crystal/resonator reference connection */</span><span class="preprocessor"> </span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor">#define CPU_CLOCK_RTC_OSC_MASK                             0x0100U   </span><span class="comment">/* Mode uses RTC oscillator clock */</span><span class="preprocessor"> </span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor">#define CPU_CLOCK_PLL_MASK                                 0x0200U   </span><span class="comment">/* PLL module is enabled in other than PEE and PBE mode */</span><span class="preprocessor"> </span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor">#define CPU_CLOCK_IRC48M_MASK                              0x0400U   </span><span class="comment">/* Mode uses internal reference clock 48MHz */</span><span class="preprocessor"> </span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="comment">/* MCG mode IDs - used to fill CPU_TClockGenMode */</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor">#define CPU_MCG_MODE_FEI                                   0x00U     </span><span class="comment">/* FEI mode ID */</span><span class="preprocessor"> </span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor">#define CPU_MCG_MODE_FBI                                   0x01U     </span><span class="comment">/* FBI mode ID */</span><span class="preprocessor"> </span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor">#define CPU_MCG_MODE_BLPI                                  0x02U     </span><span class="comment">/* BLPI mode ID */</span><span class="preprocessor"> </span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor">#define CPU_MCG_MODE_FEE                                   0x03U     </span><span class="comment">/* FEE mode ID */</span><span class="preprocessor"> </span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor">#define CPU_MCG_MODE_FBE                                   0x04U     </span><span class="comment">/* FBE mode ID */</span><span class="preprocessor"> </span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor">#define CPU_MCG_MODE_BLPE                                  0x05U     </span><span class="comment">/* BLPE mode ID */</span><span class="preprocessor"> </span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor">#define CPU_MCG_MODE_PBE                                   0x06U     </span><span class="comment">/* PBE mode ID */</span><span class="preprocessor"> </span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor">#define CPU_MCG_MODE_PEE                                   0x07U     </span><span class="comment">/* PEE mode ID */</span><span class="preprocessor"> </span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor">#define CPU_MCG_MODES                                      0x08U     </span><span class="comment">/* Number of available MCG modes */</span><span class="preprocessor"> </span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor">#define CPU_MCG_MODE_INDEX_MASK                            0x0FU     </span><span class="comment">/* Mask of bits where MCG mode ID is encoded */</span><span class="preprocessor"> </span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="comment">/* MCG mode type - used to specify MCG mode of each Clock configuration */</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="keyword">typedef</span> uint16_t CPU_TClockGenMode;</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="comment">/* </span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="comment">    Very low power mode constants</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="comment">    </span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="comment">    Constants used to specify very low power mode settings in each</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="comment">    clock configuration.</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="comment">/* Low power mode settings mask constants - used to fill CPU_TClockVeryPowerMode */</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor">#define CPU_CLOCK_VLP_ENABLE_MASK                          0x01U     </span><span class="comment">/* Very low power mode enabled */</span><span class="preprocessor"> </span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor">#define CPU_CLOCK_VLP_AUTO_ENABLE_MASK                     0x02U     </span><span class="comment">/* Very low power mode entered automatically from SetClockConfiguration method */</span><span class="preprocessor"> </span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor">#define CPU_CLOCK_VLP_WAKEUP_MASK                          0x04U     </span><span class="comment">/* Very low power mode exited after any interrupt */</span><span class="preprocessor"> </span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="comment">/* Low power mode settings type - used to enable/set-up Very low power mode of each Clock configuration */</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="keyword">typedef</span> uint8_t CPU_TClockPowerMode;</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="comment">/* </span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="comment">    Clock configuration descriptor</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="comment">    </span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="comment">    Following types are used to define and store settings related to</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="comment">    clock generator modules (i.e. MCG and OSC modules), system or common clock </span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="comment">    dividers and selectors (SIM module) for each predefined Clock configuration. </span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="comment">    When Clock configuration is switched the processor registers are updated </span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="comment">    from the following descriptors.</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="comment">/* MCG and OSC module structure type</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="comment">   Structure with MCG and OSC configuration. To lower memory footprint the structure </span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="comment">   doesn&#39;t contain full list of MCG and OSC registers but only those with settings </span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="comment">   necessary to set Clock configuration. */</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;  uint8_t MCG_C1_value;</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;  uint8_t MCG_C2_value;</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;  uint8_t MCG_C4_value;</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;  uint8_t MCG_C5_value;</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;  uint8_t MCG_C6_value;</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;  uint8_t MCG_SC_value;</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;  uint8_t OSC_CR_value;</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;} CPU_TClockGenRegs;</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="comment">/* Clock system settings structure type</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="comment">   Structure contains system integration level clock settings - clock source </span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="comment">   selectors and dividers which control clocks produced by MCG and OSC modules and </span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="comment">   peripheral clock source selections common for multiple peripheral instances. */</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;  uint32_t SIM_SOPT1_value;</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;  uint32_t SIM_SOPT2_value;</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;  uint32_t SIM_CLKDIV1_value;</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;} CPU_TClockSysRegs;</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="comment">/* Clock configuration descriptor structure type </span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="comment">   Gathers all Clock configuration settings. Content of this structure is used </span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="comment">   during Clock configuration set up. */</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;  CPU_TClockGenMode Mode;</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;  CPU_TClockPowerMode PowerMode;</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;  CPU_TClockGenRegs GenRegs;</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;  CPU_TClockSysRegs SysRegs;</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;  uint32_t BusClock;</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;} CPU_TClockConfigDescriptor;</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="comment">/* Clock configuration structure content</span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="comment">   </span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="comment">   Following constants are use to initialize CPU_TClockConfigDescriptor structure</span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="comment">   in the static CPU_Init.c module. Constants for each Clock configuration</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="comment">   enabled in the processor (CPU) component are generated.</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="comment">   Properties: Clock settings\Clock configurations,</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="comment">               Clock settings\Clock source settings,</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="comment">               Clock settings\Clock sources.</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="comment">/* Clock configuration 0 */</span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="preprocessor">#define CPU_MCG_MODE_CONFIG_0                              (CPU_MCG_MODE_FEI | CPU_CLOCK_SLOW_MASK) </span><span class="comment">/* Clock generator mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="preprocessor">#define CPU_CLOCK_PMODE_CONFIG_0                           0U </span><span class="comment">/* RUN power mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="preprocessor">#define CPU_MCG_C1_CONFIG_0                                0x06U </span><span class="comment">/* MCG_C1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor">#define CPU_MCG_C2_CONFIG_0                                0x00U </span><span class="comment">/* MCG_C2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="preprocessor">#define CPU_MCG_C4_CONFIG_0                                0x00U </span><span class="comment">/* MCG_C4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor">#define CPU_MCG_C5_CONFIG_0                                0x00U </span><span class="comment">/* MCG_C5 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="preprocessor">#define CPU_MCG_C6_CONFIG_0                                0x00U </span><span class="comment">/* MCG_C6 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="preprocessor">#define CPU_MCG_SC_CONFIG_0                                0x00U </span><span class="comment">/* MCG_SC */</span><span class="preprocessor"></span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="preprocessor">#define CPU_OSC_CR_CONFIG_0                                0x80U </span><span class="comment">/* OSC_CR */</span><span class="preprocessor"></span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="preprocessor">#define CPU_SIM_SOPT1_CONFIG_0                             0x000C0000UL </span><span class="comment">/* SIM_SOPT1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor">#define CPU_SIM_SOPT2_CONFIG_0                             0x00UL </span><span class="comment">/* SIM_SOPT2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor">#define CPU_SIM_CLKDIV1_CONFIG_0                           0x00110000UL </span><span class="comment">/* SIM_CLKDIV1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="comment">/* </span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="comment">   Clock generator structure default content</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="comment">   </span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="comment">   When Clock configurations set in the processor (CPU) component use different MCG </span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="comment">   modes and transition between them requires passing through some intermediate MCG </span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="comment">   mode then following constants are used to set up clock generator modules to these </span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="comment">   intermediate MCG modes. Following constants represent CPU_TClockGenRegs structure </span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="comment">   content loaded to the clock generator registers to configure the intermediate </span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="comment">   mode of the generator modules.</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="comment">   </span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="comment">   If setting is controlled by any property then the associated property is specified. </span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="comment">   Rest of settings are not controlled by any property and their value is static.</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="comment">/* Clock generator default state in FEI mode </span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="comment">   Clock source:                        Slow internal reference, disabled in the STOP mode</span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="comment">   Clock source frequency:              32.768 kHz (Property: Clock settings\Clock sources\Internal oscillator\Slow internal reference clock)</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="comment">   FLL:                                 Enabled, engaged</span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="comment">   FLL factor:                          640</span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="comment">   Internal reference clock (MCGIRCLK): Disabled</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="comment">   External reference clock (OSCERCLK): Disabled</span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="comment">   External clock monitor:              Disabled</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="comment">   Loss of clock reset:                 Enabled</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="comment">/* MCG_C1: CLKS=0,IREFS=1,IRCLKEN=0,IREFSTEN=0 */</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="preprocessor">#define CPU_DEFAULT_FEI_MCG_C1                             0x04U     </span><span class="comment">/* MCG_C1 value in FEI default state */</span><span class="preprocessor"> </span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="comment">/* MCG_C2: LOCRE0=1 */</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="preprocessor">#define CPU_DEFAULT_FEI_MCG_C2                             0x80U     </span><span class="comment">/* MCG_C2 value in FEI default state */</span><span class="preprocessor"> </span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="comment">/* MCG_C4: DMX32=0,DRST_DRS=0 */</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="preprocessor">#define CPU_DEFAULT_FEI_MCG_C4                             0x00U     </span><span class="comment">/* MCG_C4 value in FEI default state */</span><span class="preprocessor"> </span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="comment">/* MCG_C5: PLLCLKEN0=0,PLLSTEN0=0,PRDIV0=0 */</span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="preprocessor">#define CPU_DEFAULT_FEI_MCG_C5                             0x00U     </span><span class="comment">/* MCG_C5 value in FEI default state */</span><span class="preprocessor"> </span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="comment">/* MCG_C6: LOLIE0=0,CME0=0,VDIV0=0 */</span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="preprocessor">#define CPU_DEFAULT_FEI_MCG_C6                             0x00U     </span><span class="comment">/* MCG_C6 value in FEI default state */</span><span class="preprocessor"> </span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="comment">/* MCG_C6: VDIV0|=2 */</span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="preprocessor">#define CPU_DEFAULT_FEI_MCG_SC                             0x02U     </span><span class="comment">/* MCG_SC value in FEI default state */</span><span class="preprocessor"> </span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="comment">/* OSC_CR: ERCLKEN=0,EREFSTEN=0 */</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="preprocessor">#define CPU_DEFAULT_FEI_OSC_CR                             0x00U     </span><span class="comment">/* OSC_CR value in FEI default state */</span><span class="preprocessor"> </span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="comment">/* Clock generator default state in FBI mode</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="comment">   Clock source:                        Slow internal reference, disabled in the STOP mode</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="comment">   Clock source frequency:              32.768 kHz (Property: Clock settings\Clock sources\Internal oscillator\Slow internal reference clock)</span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="comment">   FLL:                                 Enabled, bypassed</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="comment">   FLL factor:                          640</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="comment">   Internal reference clock (MCGIRCLK): Disabled</span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="comment">   External reference clock (OSCERCLK): Disabled</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="comment">   External clock monitor:              Disabled</span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="comment">   Loss of clock reset:                 Enabled</span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="comment">/* MCG_C1: CLKS|=1,IREFS=1,IRCLKEN=0,IREFSTEN=0 */</span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="preprocessor">#define CPU_DEFAULT_FBI_MCG_C1                             0x44U     </span><span class="comment">/* MCG_C1 value in FBI default state */</span><span class="preprocessor"> </span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="comment">/* MCG_C2: LOCRE0=1 */</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="preprocessor">#define CPU_DEFAULT_FBI_MCG_C2                             0x80U     </span><span class="comment">/* MCG_C2 value in FBI default state */</span><span class="preprocessor"> </span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="comment">/* MCG_C4: DMX32=0,DRST_DRS=0 */</span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="preprocessor">#define CPU_DEFAULT_FBI_MCG_C4                             0x00U     </span><span class="comment">/* MCG_C4 value in FBI default state */</span><span class="preprocessor"> </span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="comment">/* MCG_C5: PLLCLKEN0=0,PLLSTEN0=0,PRDIV0=0 */</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="preprocessor">#define CPU_DEFAULT_FBI_MCG_C5                             0x00U     </span><span class="comment">/* MCG_C5 value in FBI default state */</span><span class="preprocessor"> </span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="comment">/* MCG_C6: LOLIE0=0,CME0=0,VDIV0=0 */</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="preprocessor">#define CPU_DEFAULT_FBI_MCG_C6                             0x00U     </span><span class="comment">/* MCG_C6 value in FBI default state */</span><span class="preprocessor"> </span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="comment">/* MCG_C6: VDIV0|=2 */</span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="preprocessor">#define CPU_DEFAULT_FBI_MCG_SC                             0x02U     </span><span class="comment">/* MCG_SC value in FBI default state */</span><span class="preprocessor"> </span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="comment">/* OSC_CR: ERCLKEN=0,EREFSTEN=0 */</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="preprocessor">#define CPU_DEFAULT_FBI_OSC_CR                             0x00U     </span><span class="comment">/* OSC_CR value in FBI default state */</span><span class="preprocessor"> </span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="comment">/* Clock generator default state in BLPI mode</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="comment">   Clock source:                        Slow internal reference, disabled in the STOP mode</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="comment">   Clock source frequency:              32.768 kHz (Property: Clock settings\Clock sources\Internal oscillator\Slow internal reference clock)</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="comment">   FLL:                                 Disabled</span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="comment">   Internal reference clock (MCGIRCLK): Disabled</span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="comment">   External reference clock (OSCERCLK): Disabled</span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="comment">   External clock monitor:              Disabled</span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="comment">   Loss of clock reset:                 Enabled</span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="comment">/* MCG_C1: CLKS|=1,IREFS=1,IRCLKEN=0,IREFSTEN=0 */</span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="preprocessor">#define CPU_DEFAULT_BLPI_MCG_C1                            0x44U     </span><span class="comment">/* MCG_C1 value in BLPI default state */</span><span class="preprocessor"> </span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="comment">/* MCG_C2: LOCRE0=1,LP=1 */</span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="preprocessor">#define CPU_DEFAULT_BLPI_MCG_C2                            0x82U     </span><span class="comment">/* MCG_C2 value in BLPI default state */</span><span class="preprocessor"> </span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="comment">/* MCG_C4:  */</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="preprocessor">#define CPU_DEFAULT_BLPI_MCG_C4                            0x00U     </span><span class="comment">/* MCG_C4 value in BLPI default state */</span><span class="preprocessor"> </span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="comment">/* MCG_C5: PLLCLKEN0=0,PLLSTEN0=0,PRDIV0=0 */</span></div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="preprocessor">#define CPU_DEFAULT_BLPI_MCG_C5                            0x00U     </span><span class="comment">/* MCG_C5 value in BLPI default state */</span><span class="preprocessor"> </span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="comment">/* MCG_C6: LOLIE0=0,CME0=0,VDIV0=0 */</span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="preprocessor">#define CPU_DEFAULT_BLPI_MCG_C6                            0x00U     </span><span class="comment">/* MCG_C6 value in BLPI default state */</span><span class="preprocessor"> </span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="comment">/* MCG_C6: VDIV0|=2 */</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="preprocessor">#define CPU_DEFAULT_BLPI_MCG_SC                            0x02U     </span><span class="comment">/* MCG_SC value in BLPI default state */</span><span class="preprocessor"> </span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="comment">/* OSC_CR: ERCLKEN=0,EREFSTEN=0 */</span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="preprocessor">#define CPU_DEFAULT_BLPI_OSC_CR                            0x00U     </span><span class="comment">/* OSC_CR value in BLPI default state */</span><span class="preprocessor"> </span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="comment">/* Clock generator default state in FEE mode</span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="comment">   Clock source:                        External crystal (oscillator)</span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="comment">   External frequency range:            Low</span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="comment">   FLL external reference divider:      1</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="comment">   FLL:                                 Enabled, engaged</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="comment">   FLL factor:                          640</span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="comment">   Internal reference clock (MCGIRCLK): Disabled</span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="comment">   External reference clock (OSCERCLK): Disabled</span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="comment">   External clock monitor:              Disabled</span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="comment">   Loss of clock reset:                 Enabled</span></div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="comment">/* MCG_C1: CLKS=0,IREFS=0,IRCLKEN=0,IREFSTEN=0 */</span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="preprocessor">#define CPU_DEFAULT_FEE_MCG_C1                             0x00U     </span><span class="comment">/* MCG_C1 value in FEE default state */</span><span class="preprocessor"> </span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="comment">/* MCG_C2: LOCRE0=1,EREFS=1 */</span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="preprocessor">#define CPU_DEFAULT_FEE_MCG_C2                             0x84U     </span><span class="comment">/* MCG_C2 value in FEE default state */</span><span class="preprocessor"> </span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="comment">/* MCG_C4: DMX32=0,DRST_DRS=0 */</span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="preprocessor">#define CPU_DEFAULT_FEE_MCG_C4                             0x00U     </span><span class="comment">/* MCG_C4 value in FEE default state */</span><span class="preprocessor"> </span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="comment">/* MCG_C5: PLLCLKEN0=0,PLLSTEN0=0,PRDIV0=0 */</span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="preprocessor">#define CPU_DEFAULT_FEE_MCG_C5                             0x00U     </span><span class="comment">/* MCG_C5 value in FEE default state */</span><span class="preprocessor"> </span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="comment">/* MCG_C6: LOLIE0=0,CME0=0,VDIV0=0 */</span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="preprocessor">#define CPU_DEFAULT_FEE_MCG_C6                             0x00U     </span><span class="comment">/* MCG_C6 value in FEE default state */</span><span class="preprocessor"> </span></div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="comment">/* MCG_C6: VDIV0|=2 */</span></div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="preprocessor">#define CPU_DEFAULT_FEE_MCG_SC                             0x02U     </span><span class="comment">/* MCG_SC value in FEE default state */</span><span class="preprocessor"> </span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="comment">/* OSC_CR: ERCLKEN=0,EREFSTEN=0 */</span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="preprocessor">#define CPU_DEFAULT_FEE_OSC_CR                             0x00U     </span><span class="comment">/* OSC_CR value in FEE default state */</span><span class="preprocessor"> </span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="comment">/* Clock generator default state in FBE mode</span></div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="comment">   Clock source:                        External crystal (oscillator)</span></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="comment">   External frequency range:            Low</span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="comment">   FLL external reference divider:      1</span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="comment">   FLL:                                 Enabled, bypassed</span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="comment">   FLL factor:                          640</span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="comment">   Internal reference clock (MCGIRCLK): Disabled</span></div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="comment">   External reference clock (OSCERCLK): Disabled</span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="comment">   External clock monitor:              Disabled</span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="comment">   Loss of clock reset:                 Enabled</span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="comment">/* MCG_C1: CLKS|=2,IREFS=0,IRCLKEN=0,IREFSTEN=0 */</span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="preprocessor">#define CPU_DEFAULT_FBE_MCG_C1                             0x80U     </span><span class="comment">/* MCG_C1 value in FBE default state */</span><span class="preprocessor"> </span></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="comment">/* MCG_C2: LOCRE0=1,EREFS=1 */</span></div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="preprocessor">#define CPU_DEFAULT_FBE_MCG_C2                             0x84U     </span><span class="comment">/* MCG_C2 value in FBE default state */</span><span class="preprocessor"> </span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="comment">/* MCG_C4: DMX32=0,DRST_DRS=0 */</span></div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="preprocessor">#define CPU_DEFAULT_FBE_MCG_C4                             0x00U     </span><span class="comment">/* MCG_C4 value in FBE default state */</span><span class="preprocessor"> </span></div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="comment">/* MCG_C5: PLLCLKEN0=0,PLLSTEN0=0,PRDIV0=0 */</span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="preprocessor">#define CPU_DEFAULT_FBE_MCG_C5                             0x00U     </span><span class="comment">/* MCG_C5 value in FBE default state */</span><span class="preprocessor"> </span></div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="comment">/* MCG_C6: LOLIE0=0,CME0=0,VDIV0=0 */</span></div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="preprocessor">#define CPU_DEFAULT_FBE_MCG_C6                             0x00U     </span><span class="comment">/* MCG_C6 value in FBE default state */</span><span class="preprocessor"> </span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="comment">/* MCG_C6: VDIV0|=2 */</span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="preprocessor">#define CPU_DEFAULT_FBE_MCG_SC                             0x02U     </span><span class="comment">/* MCG_SC value in FBE default state */</span><span class="preprocessor"> </span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="comment">/* OSC_CR: ERCLKEN=0,EREFSTEN=0 */</span></div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="preprocessor">#define CPU_DEFAULT_FBE_OSC_CR                             0x00U     </span><span class="comment">/* OSC_CR value in FBE default state */</span><span class="preprocessor"> </span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="comment">/* Clock generator default state in BLPE mode</span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="comment">   Clock source:                        External crystal (oscillator)</span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="comment">   External frequency range:            Low</span></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="comment">   FLL external reference divider:      1</span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="comment">   FLL:                                 Disabled</span></div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="comment">   Internal reference clock (MCGIRCLK): Disabled</span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="comment">   External reference clock (OSCERCLK): Disabled</span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="comment">   External clock monitor:              Disabled</span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="comment">   Loss of clock reset:                 Enabled</span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="comment">/* MCG_C1: CLKS|=1,IREFS=0,IRCLKEN=0,IREFSTEN=0 */</span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="preprocessor">#define CPU_DEFAULT_BLPE_MCG_C1                            0x40U     </span><span class="comment">/* MCG_C1 value in BLPE default state */</span><span class="preprocessor"> </span></div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="comment">/* MCG_C2: LOCRE0=1,EREFS=1,LP=1 */</span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="preprocessor">#define CPU_DEFAULT_BLPE_MCG_C2                            0x86U     </span><span class="comment">/* MCG_C2 value in BLPE default state */</span><span class="preprocessor"> </span></div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="comment">/* MCG_C4:  */</span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="preprocessor">#define CPU_DEFAULT_BLPE_MCG_C4                            0x00U     </span><span class="comment">/* MCG_C4 value in BLPE default state */</span><span class="preprocessor"> </span></div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="comment">/* MCG_C5: PLLCLKEN0=0,PLLSTEN0=0,PRDIV0=0 */</span></div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="preprocessor">#define CPU_DEFAULT_BLPE_MCG_C5                            0x00U     </span><span class="comment">/* MCG_C5 value in BLPE default state */</span><span class="preprocessor"> </span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="comment">/* MCG_C6: LOLIE0=0,CME0=0,VDIV0=0 */</span></div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="preprocessor">#define CPU_DEFAULT_BLPE_MCG_C6                            0x00U     </span><span class="comment">/* MCG_C6 value in BLPE default state */</span><span class="preprocessor"> </span></div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="comment">/* MCG_C6: VDIV0|=2 */</span></div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="preprocessor">#define CPU_DEFAULT_BLPE_MCG_SC                            0x02U     </span><span class="comment">/* MCG_SC value in BLPE default state */</span><span class="preprocessor"> </span></div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="comment">/* OSC_CR: ERCLKEN=0,EREFSTEN=0 */</span></div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="preprocessor">#define CPU_DEFAULT_BLPE_OSC_CR                            0x00U     </span><span class="comment">/* OSC_CR value in BLPE default state */</span><span class="preprocessor"> </span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="comment">/* Clock generator default state in PEE mode</span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="comment">   Clock source:                        External crystal (oscillator)</span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="comment">   FLL external reference divider:      1</span></div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="comment">   PLL:                                 Enabled, engaged</span></div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="comment">   Internal reference clock (MCGIRCLK): Disabled</span></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="comment">   External reference clock (OSCERCLK): Disabled</span></div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="comment">   External clock monitor:              Disabled</span></div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="comment">   Loss of clock reset:                 Enabled</span></div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="comment">/* MCG_C1: CLKS=0,IREFS=0,IRCLKEN=0,IREFSTEN=0 */</span></div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="preprocessor">#define CPU_DEFAULT_PEE_MCG_C1                             0x00U     </span><span class="comment">/* MCG_C1 value in PEE default state */</span><span class="preprocessor"> </span></div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="comment">/* MCG_C2: LOCRE0=1,EREFS=1 */</span></div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="preprocessor">#define CPU_DEFAULT_PEE_MCG_C2                             0x84U     </span><span class="comment">/* MCG_C2 value in PEE default state */</span><span class="preprocessor"> </span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="comment">/* MCG_C4: DMX32=0,DRST_DRS=0 */</span></div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="preprocessor">#define CPU_DEFAULT_PEE_MCG_C4                             0x00U     </span><span class="comment">/* MCG_C4 value in PEE default state */</span><span class="preprocessor"> </span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="comment">/* MCG_C5: PLLCLKEN0=0,PLLSTEN0=0 */</span></div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="preprocessor">#define CPU_DEFAULT_PEE_MCG_C5                             0x00U     </span><span class="comment">/* MCG_C5 value in PEE default state */</span><span class="preprocessor"> </span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="comment">/* MCG_C6: PLLS=1,CME0=0 */</span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="preprocessor">#define CPU_DEFAULT_PEE_MCG_C6                             0x40U     </span><span class="comment">/* MCG_C6 value in PEE default state */</span><span class="preprocessor"> </span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="comment">/* MCG_C6: VDIV0|=2 */</span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="preprocessor">#define CPU_DEFAULT_PEE_MCG_SC                             0x02U     </span><span class="comment">/* MCG_SC value in PEE default state */</span><span class="preprocessor"> </span></div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="comment">/* OSC_CR: ERCLKEN=0,EREFSTEN=0 */</span></div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="preprocessor">#define CPU_DEFAULT_PEE_OSC_CR                             0x00U     </span><span class="comment">/* OSC_CR value in PEE default state */</span><span class="preprocessor"> </span></div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="comment">/* Clock generator default state in PBE mode</span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="comment">   Clock source:                        External crystal (oscillator)</span></div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="comment">   FLL external reference divider:      1</span></div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="comment">   PLL:                                 Enabled, bypassed</span></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="comment">   Internal reference clock (MCGIRCLK): Disabled</span></div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="comment">   External reference clock (OSCERCLK): Disabled</span></div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="comment">   External clock monitor:              Disabled</span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="comment">   Loss of clock reset:                 Enabled</span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="comment">/* MCG_C1: CLKS|=2,IREFS=0,IRCLKEN=0,IREFSTEN=0 */</span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="preprocessor">#define CPU_DEFAULT_PBE_MCG_C1                             0x80U     </span><span class="comment">/* MCG_C1 value in PBE default state */</span><span class="preprocessor"> </span></div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="comment">/* MCG_C2: LOCRE0=1,EREFS=1 */</span></div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="preprocessor">#define CPU_DEFAULT_PBE_MCG_C2                             0x84U     </span><span class="comment">/* MCG_C2 value in PBE default state */</span><span class="preprocessor"> </span></div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="comment">/* MCG_C4: DMX32=0,DRST_DRS=0 */</span></div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="preprocessor">#define CPU_DEFAULT_PBE_MCG_C4                             0x00U     </span><span class="comment">/* MCG_C4 value in PBE default state */</span><span class="preprocessor"> </span></div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="comment">/* MCG_C5: PLLCLKEN0=0,PLLSTEN0=0 */</span></div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="preprocessor">#define CPU_DEFAULT_PBE_MCG_C5                             0x00U     </span><span class="comment">/* MCG_C5 value in PBE default state */</span><span class="preprocessor"> </span></div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="comment">/* MCG_C6: PLLS=1,CME0=0 */</span></div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="preprocessor">#define CPU_DEFAULT_PBE_MCG_C6                             0x40U     </span><span class="comment">/* MCG_C6 value in PBE default state */</span><span class="preprocessor"> </span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="comment">/* MCG_C6: VDIV0|=2 */</span></div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="preprocessor">#define CPU_DEFAULT_PBE_MCG_SC                             0x02U     </span><span class="comment">/* MCG_SC value in PBE default state */</span><span class="preprocessor"> </span></div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="comment">/* OSC_CR: ERCLKEN=0,EREFSTEN=0 */</span></div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="preprocessor">#define CPU_DEFAULT_PBE_OSC_CR                             0x00U     </span><span class="comment">/* OSC_CR value in PBE default state */</span><span class="preprocessor"> </span></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="comment">/* </span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="comment">   Low power mode settings</span></div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="comment">  </span></div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="comment">   Following constants are used for SetOperationMode() method parameterization.</span></div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="comment">   This method switches 4 driver operation modes - RUN, WAIT, SLEEP and STOP.</span></div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="comment">   These driver operation modes represents higher-level abstraction and maps </span></div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="comment">   hardware power modes as follows:</span></div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="comment">   Driver mode      Hardware mode</span></div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="comment">   RUN   :          RUN / (VLPR)*</span></div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="comment">   WAIT  :          WAIT / (VLPW)*</span></div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="comment">   SLEEP :          Normal STOP / (VLPS)*</span></div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="comment">   STOP  :          VLLS0 / VLLS2 / VLLS1 / VLLS3 / LLS</span></div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="comment">   </span></div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="comment">   Very-low-power modes marked with ()* can be entered after additional </span></div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="comment">   VLPModeEnable() method call. </span></div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="comment">   Specific SLEEP or STOP mode entered after SetOperationMode() call is selected </span></div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="comment">   in the processor (CPU) component.</span></div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="comment">   Properties: Low power mode settings\Operation mode settings\WAIT operation mode</span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="comment">               Low power mode settings\Operation mode settings\SLEEP operation mode</span></div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="comment">               Low power mode settings\Operation mode settings\STOP operation mode</span></div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="comment">/* WAIT operation mode settings */</span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="preprocessor">#define CPU_LOW_POWER_WAIT_SLEEP_ON_EXIT                   0x00U     </span><span class="comment">/* ARM sleep-on-exit is disabled in WAIT operation mode (when the lowest priority ISR is exited then processor state unstacking is done before system goes back to low-power mode) */</span><span class="preprocessor"> </span></div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="comment">/* SLEEP operation mode settings */</span></div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="preprocessor">#define CPU_LOW_POWER_SLEEP_SLEEP_ON_EXIT                  0x00U     </span><span class="comment">/* ARM sleep-on-exit is disabled in STOP operation mode (when the lowest priority ISR is exited unstacking is done before system goes back to low-power mode) */</span><span class="preprocessor"> </span></div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="comment">/* STOP operation mode settings */</span></div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="preprocessor">#define CPU_LOW_POWER_STOP_VLLS0                           0x01U     </span><span class="comment">/* Very-Low-Leakage Stop 0 */</span><span class="preprocessor"> </span></div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="preprocessor">#define CPU_LOW_POWER_STOP_VLLS1                           0x02U     </span><span class="comment">/* Very-Low-Leakage Stop 1 */</span><span class="preprocessor"> </span></div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="preprocessor">#define CPU_LOW_POWER_STOP_VLLS3                           0x03U     </span><span class="comment">/* Very-Low-Leakage Stop 3 */</span><span class="preprocessor"> </span></div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="preprocessor">#define CPU_LOW_POWER_STOP_VLLS2                           0x04U     </span><span class="comment">/* Very-Low-Leakage Stop 2 */</span><span class="preprocessor"> </span></div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="preprocessor">#define CPU_LOW_POWER_STOP_LLS                             0x05U     </span><span class="comment">/* Low-Leakage Stop */</span><span class="preprocessor"> </span></div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="comment">/* After reset values optimization */</span></div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;</div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="comment">/* Property: Common settings\Utilize after reset values */</span></div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="preprocessor">#define CPU_AFTER_RESET_VALUES                             0x00U     </span><span class="comment">/* After reset values optimization is disabled */</span><span class="preprocessor"> </span></div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="comment">/* </span></div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="comment">   Startup - parameterization</span></div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="comment">   </span></div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="comment">   Following constants contains parameterization of the MCU startup sequence </span></div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="comment">   placed in the __init_hardware() method according to Processor Expert </span></div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="comment">   CPU component settings but can be used to parameterize any user startup </span></div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="comment">   code.   </span></div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="comment">   Values of the constants are generated from the component properties </span></div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="comment">   specified in comments. If not specified differently, value 0 = feature </span></div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="comment">   disabled and 1 = feature enabled. If constant has no defined value it </span></div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="comment">   means feature is not used.</span></div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;  </div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="comment">/* Watchdog initialization */</span></div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="comment">/* Property: Common settings\Watchdog disable */</span></div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="preprocessor">#define STARTUP_WDOG                                       0x01U     </span><span class="comment">/* Watchdog disabled */</span><span class="preprocessor"> </span></div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="preprocessor">#define STARTUP_WDOG_KEY_1                                 0xC520U   </span><span class="comment">/* Watchdog unlock key 1 */</span><span class="preprocessor"> </span></div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="preprocessor">#define STARTUP_WDOG_KEY_2                                 0xD928U   </span><span class="comment">/* Watchdog unlock key 2 */</span><span class="preprocessor"> </span></div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;</div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="comment">/* System clock initialization */</span></div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="preprocessor">#define STARTUP_RTCOSC                                     0x00U     </span><span class="comment">/* RTC oscillator not initialized */</span><span class="preprocessor"> </span></div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;  </div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="comment">/* Internal reference clock trim initialization </span></div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="comment">   Properties: Clock settings\Clock sources\Internal oscillator\Initialize slow trim value */</span></div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="preprocessor">#undef STARTUP_CLOCK_INTERNAL_SLOW_TRIM_ADDRESS                      </span><span class="comment">/* Slow oscillator not trimmed */</span><span class="preprocessor"></span></div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="preprocessor">#undef STARTUP_CLOCK_INTERNAL_SLOW_FINE_TRIM_ADDRESS                 </span><span class="comment">/* Slow oscillator not trimmed */</span><span class="preprocessor"></span></div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="comment">/* Properties: Clock settings\Clock sources\Internal oscillator\Initialize fast trim value */</span></div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="preprocessor">#undef STARTUP_CLOCK_INTERNAL_FAST_TRIM_ADDRESS                      </span><span class="comment">/* Fast oscillator not trimmed */</span><span class="preprocessor"></span></div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="preprocessor">#undef STARTUP_CLOCK_INTERNAL_FAST_FINE_TRIM_ADDRESS                 </span><span class="comment">/* Fast oscillator not trimmed */</span><span class="preprocessor"></span></div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;</div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="comment">/* </span></div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="comment">   Startup - register values</span></div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="comment">   </span></div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="comment">   Following constants represents the full set of registers accessed during </span></div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="comment">   MCU startup sequence placed in the __init_hardware() method and their values </span></div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="comment">   depends on Processor Expert&#39;s processor (CPU) component settings. </span></div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="comment">   The constants have values of registers after the startup is finished.</span></div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="comment">   Although the list of registers accessed during the startup sequence may vary </span></div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="comment">   across different CPU component settings, following constants represents </span></div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="comment">   a superset of all registers which might be accessed. If register or register </span></div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="comment">   bitfield is not modified during the particular startup sequence</span></div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="comment">   then its after reset value is presented.</span></div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="comment">   If register or register bitfield is accessed multiple times during the startup</span></div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="comment">   then the last written value is used.</span></div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="comment">/* WDOG */</span></div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;</div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;<span class="preprocessor">#define STARTUP_WDOG_STCTRLH_VALUE                         0x01D2U   </span><span class="comment">/* WDOG_STCTRLH value */</span><span class="preprocessor"> </span></div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;</div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="comment">/* MCG */</span></div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;</div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="preprocessor">#define STARTUP_MCG_C1_VALUE                               0x06U     </span><span class="comment">/* MCG_C1 value */</span><span class="preprocessor"> </span></div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="preprocessor">#define STARTUP_MCG_C2_VALUE                               0x00U     </span><span class="comment">/* MCG_C2 value */</span><span class="preprocessor"> </span></div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="preprocessor">#define STARTUP_MCG_C3_VALUE                               0x00U     </span><span class="comment">/* MCG_C3 value */</span><span class="preprocessor"> </span></div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="preprocessor">#define STARTUP_MCG_C4_VALUE                               0x00U     </span><span class="comment">/* MCG_C4 value */</span><span class="preprocessor"> </span></div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="preprocessor">#define STARTUP_MCG_C6_VALUE                               0x00U     </span><span class="comment">/* MCG_C6 value */</span><span class="preprocessor"> </span></div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="preprocessor">#define STARTUP_MCG_SC_VALUE                               0x02U     </span><span class="comment">/* MCG_SC value */</span><span class="preprocessor"> </span></div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;</div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="comment">/* OSC0 */</span></div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;</div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="preprocessor">#define STARTUP_OSC_CR_VALUE                               0x80U     </span><span class="comment">/* OSC_CR value */</span><span class="preprocessor"> </span></div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;</div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="comment">/* SIM */</span></div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;</div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="preprocessor">#define STARTUP_SIM_SOPT1_VALUE                            0x000C0000UL </span><span class="comment">/* SIM_SOPT1 value */</span><span class="preprocessor"> </span></div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="preprocessor">#define STARTUP_SIM_SOPT2_VALUE                            0x00UL    </span><span class="comment">/* SIM_SOPT2 value */</span><span class="preprocessor"> </span></div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="preprocessor">#define STARTUP_SIM_CLKDIV1_VALUE                          0x00110000UL </span><span class="comment">/* SIM_CLKDIV1 value */</span><span class="preprocessor"> </span></div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="preprocessor">#define STARTUP_SIM_SCGC5_VALUE                            0x00040182UL </span><span class="comment">/* SIM_SCGC5 value */</span><span class="preprocessor"> </span></div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;  </div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="comment">/* </span></div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="comment">   PE_low_level_init() parameterization constants </span></div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;<span class="comment">   Following constants contains parameterization of the PE_low_level_init() </span></div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="comment">   method called at the main() method.</span></div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="comment">   Values of the constants are generated from the component properties </span></div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="comment">   specified in comments. If not specified differently, value 0 = feature </span></div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="comment">   disabled and 1 = feature enabled. If constant has no defined value it </span></div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="comment">   means feature is not used.   </span></div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;</div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="comment">/* Non-maskable interrupt pin initialization </span></div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="comment">   Property: Common settings\NMI pin */</span></div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="preprocessor">#define CPU_NMI_PIN                                        0x01U     </span><span class="comment">/* NMI pin initialized */</span><span class="preprocessor"> </span></div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;</div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="comment">/* JTAG TDI pin initialization </span></div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="comment">   Property: Common settings\Debug interface (JTAG)\TDI pin */</span></div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="preprocessor">#define CPU_JTAG_TDI_PIN                                   0x01U     </span><span class="comment">/* JTAG TDI pin initialized */</span><span class="preprocessor"> </span></div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;</div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="comment">/* JTAG TDO pin initialization </span></div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="comment">   Property: Common settings\Debug interface (JTAG)\TDO pin */</span></div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;<span class="preprocessor">#define CPU_JTAG_TDO_PIN                                   0x01U     </span><span class="comment">/* JTAG TDO pin initialized */</span><span class="preprocessor"> </span></div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;</div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;<span class="comment">/* JTAG TCK pin initialization </span></div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;<span class="comment">   Property: Common settings\Debug interface (JTAG)\TCK pin */</span></div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="preprocessor">#define CPU_JTAG_TCK_PIN                                   0x01U     </span><span class="comment">/* JTAG TCK pin initialized */</span><span class="preprocessor"> </span></div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;</div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="comment">/* JTAG TMS pin initialization </span></div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;<span class="comment">   Property: Common settings\Debug interface (JTAG)\TMS pin */</span></div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;<span class="preprocessor">#define CPU_JTAG_TMS_PIN                                   0x01U     </span><span class="comment">/* JTAG TMS pin initialized */</span><span class="preprocessor"> </span></div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;</div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="comment">/* JTAG TRST pin initialization </span></div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="comment">   Property: Common settings\Debug interface (JTAG)\nTRST pin */</span></div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="preprocessor">#define CPU_JTAG_TRST_PIN                                  0x00U     </span><span class="comment">/* JTAG nTRST pin not initialized */</span><span class="preprocessor"> </span></div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;</div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="comment">/* Low power modes protection initialization </span></div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;<span class="comment">   Properties: Low power mode settings\Allowed low power modes */</span></div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;<span class="preprocessor">#define CPU_LOW_POWER_ALLOW_VLP                            0x00U     </span><span class="comment">/* VLPR VLPW and VLPS are not allowed */</span><span class="preprocessor"> </span></div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;<span class="preprocessor">#define CPU_LOW_POWER_ALLOW_LLS                            0x00U     </span><span class="comment">/* LLS isn&#39;t allowed */</span><span class="preprocessor"> </span></div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;<span class="preprocessor">#define CPU_LOW_POWER_ALLOW_VLLS                           0x00U     </span><span class="comment">/* No VLLSx mode is allowed */</span><span class="preprocessor"> </span></div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;     </div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;<span class="comment">/* Flash configuration field constants */</span></div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;<span class="preprocessor">#define CPU_FLASH_CONFIG_FIELD \</span></div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;<span class="preprocessor">               </span><span class="comment">/* NV_BACKKEY3: KEY=0xFF */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;<span class="preprocessor">               0xFFU, \</span></div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;<span class="preprocessor">               </span><span class="comment">/* NV_BACKKEY2: KEY=0xFF */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;<span class="preprocessor">               0xFFU, \</span></div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;<span class="preprocessor">               </span><span class="comment">/* NV_BACKKEY1: KEY=0xFF */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<span class="preprocessor">               0xFFU, \</span></div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="preprocessor">               </span><span class="comment">/* NV_BACKKEY0: KEY=0xFF */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;<span class="preprocessor">               0xFFU, \</span></div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<span class="preprocessor">               </span><span class="comment">/* NV_BACKKEY7: KEY=0xFF */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="preprocessor">               0xFFU, \</span></div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;<span class="preprocessor">               </span><span class="comment">/* NV_BACKKEY6: KEY=0xFF */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;<span class="preprocessor">               0xFFU, \</span></div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;<span class="preprocessor">               </span><span class="comment">/* NV_BACKKEY5: KEY=0xFF */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;<span class="preprocessor">               0xFFU, \</span></div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;<span class="preprocessor">               </span><span class="comment">/* NV_BACKKEY4: KEY=0xFF */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;<span class="preprocessor">               0xFFU, \</span></div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="preprocessor">               </span><span class="comment">/* NV_FPROT3: PROT=0xFF */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="preprocessor">               0xFFU, \</span></div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="preprocessor">               </span><span class="comment">/* NV_FPROT2: PROT=0xFF */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;<span class="preprocessor">               0xFFU, \</span></div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;<span class="preprocessor">               </span><span class="comment">/* NV_FPROT1: PROT=0xFF */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;<span class="preprocessor">               0xFFU, \</span></div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;<span class="preprocessor">               </span><span class="comment">/* NV_FPROT0: PROT=0xFF */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;<span class="preprocessor">               0xFFU, \</span></div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="preprocessor">               </span><span class="comment">/* NV_FSEC: KEYEN=1,MEEN=3,FSLACC=3,SEC=2 */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;<span class="preprocessor">               0x7EU, \</span></div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;<span class="preprocessor">               </span><span class="comment">/* NV_FOPT: ??=1,??=1,??=1,??=1,??=1,??=1,EZPORT_DIS=1,LPBOOT=1 */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;<span class="preprocessor">               0xFFU, \</span></div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;<span class="preprocessor">               </span><span class="comment">/* NV_FEPROT: EPROT=0xFF */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;<span class="preprocessor">               0xFFU, \</span></div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;<span class="preprocessor">               </span><span class="comment">/* NV_FDPROT: DPROT=0xFF */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;<span class="preprocessor">               0xFFU</span></div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;</div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;<span class="comment">/* Common_Init() parameterization settings */</span></div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;  </div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;<span class="preprocessor">#define CPU_COMMON_INIT                                    0x00U     </span><span class="comment">/* Common_Init() method is not called in PE_low_level_init() */</span><span class="preprocessor"> </span></div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;</div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;<span class="comment">/* Peripherals_Init() parameterization settings */</span></div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;  </div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;<span class="preprocessor">#define CPU_PERIPHERALS_INIT                               0x00U     </span><span class="comment">/* Peripherals_Init() method is not called in PE_low_level_init() */</span><span class="preprocessor"> </span></div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;</div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;<span class="comment">/* Components_Init() parameterization settings */</span></div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;</div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;<span class="preprocessor">#define CPU_COMPONENTS_INIT                                0x01U     </span><span class="comment">/* Call Components_Init() method in PE_low_level_init() */</span><span class="preprocessor"> </span></div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;</div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;<span class="comment">/* Interrupts priority level settings */</span></div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;  </div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;<span class="comment">/* Property: Common settings\Initialization priority */</span></div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;<span class="preprocessor">#define CPU_INT_PRIORITY                                   0xF0U     </span><span class="comment">/* Priority level constant of enabled interrupts initialized in PE_low_level_init() */</span><span class="preprocessor"> </span></div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;</div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;}</div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;</div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;<span class="comment">/* __CPU_Config_H */</span></div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;</div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;<span class="comment">** ###################################################################</span></div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="comment">**     This file was created by Processor Expert 10.4 [05.11]</span></div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;<span class="comment">**     for the Freescale Kinetis series of microcontrollers.</span></div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;<span class="comment">** ###################################################################</span></div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;</div><div class="ttc" id="group___c_p_u___config__module_html_gab69281f0e90d16198a5595ed7f471441"><div class="ttname"><a href="group___c_p_u___config__module.html#gab69281f0e90d16198a5595ed7f471441">PE_CpuClockConfigurations</a></div><div class="ttdeci">const TCpuClockConfiguration PE_CpuClockConfigurations[CPU_CLOCK_CONFIG_NUMBER]</div><div class="ttdef"><b>Definition:</b> PE_LDD.c:82</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_81d7755f0e47daa719020a1c9f6d39a5.html">Generated_Code</a></li><li class="navelem"><a class="el" href="_c_p_u___config_8h.html">CPU_Config.h</a></li>
    <li class="footer">Generated on Thu May 12 2016 20:29:00 for ControlMotor by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.11 </li>
  </ul>
</div>
</body>
</html>
