\doxysection{tlm\+::tlm\+\_\+blocking\+\_\+master\+\_\+if\texorpdfstring{$<$}{<} REQ, RSP \texorpdfstring{$>$}{>} Class Template Reference}
\hypertarget{classtlm_1_1tlm__blocking__master__if}{}\label{classtlm_1_1tlm__blocking__master__if}\index{tlm::tlm\_blocking\_master\_if$<$ REQ, RSP $>$@{tlm::tlm\_blocking\_master\_if$<$ REQ, RSP $>$}}


{\ttfamily \#include $<$tlm\+\_\+master\+\_\+slave\+\_\+ifs.\+h$>$}



Inheritance diagram for tlm\+::tlm\+\_\+blocking\+\_\+master\+\_\+if\texorpdfstring{$<$}{<} REQ, RSP \texorpdfstring{$>$}{>}\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classtlm_1_1tlm__blocking__master__if__inherit__graph}
\end{center}
\end{figure}


Collaboration diagram for tlm\+::tlm\+\_\+blocking\+\_\+master\+\_\+if\texorpdfstring{$<$}{<} REQ, RSP \texorpdfstring{$>$}{>}\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classtlm_1_1tlm__blocking__master__if__coll__graph}
\end{center}
\end{figure}
\doxysubsubsection*{Additional Inherited Members}
\doxysubsection*{Public Member Functions inherited from \mbox{\hyperlink{classtlm_1_1tlm__blocking__put__if}{tlm\+::tlm\+\_\+blocking\+\_\+put\+\_\+if$<$ REQ $>$}}}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{class_sysc_add__pv}{void}} \mbox{\hyperlink{classtlm_1_1tlm__blocking__put__if_a290f17531327c121cdd6beb7c132fb28}{put}} (\mbox{\hyperlink{class_sysc_add__pv}{const}} \mbox{\hyperlink{class_sysc_add__pv}{REQ}} \&t)=0
\end{DoxyCompactItemize}
\doxysubsection*{Public Member Functions inherited from \mbox{\hyperlink{classsc__core_1_1sc__interface}{sc\+\_\+core\+::sc\+\_\+interface}}}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{class_sysc_add__pv}{void}} \mbox{\hyperlink{classsc__core_1_1sc__interface_a7c93074c41900149ab2ac84bd6787ae6}{register\+\_\+port}} (\mbox{\hyperlink{classsc__core_1_1sc__port__base}{sc\+\_\+port\+\_\+base}} \&\mbox{\hyperlink{class_sysc_add__pv}{port\+\_\+}}, \mbox{\hyperlink{class_sysc_add__pv}{const}} \mbox{\hyperlink{class_sysc_add__pv}{char}} \texorpdfstring{$\ast$}{*}\mbox{\hyperlink{class_sysc_add__pv}{if\+\_\+typename\+\_\+}})
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{class_sysc_add__pv}{const}} \mbox{\hyperlink{classsc__core_1_1sc__event}{sc\+\_\+event}} \& \mbox{\hyperlink{classsc__core_1_1sc__interface_a831ba56976468161cc7967baaead1045}{default\+\_\+event}} () \mbox{\hyperlink{class_sysc_add__pv}{const}}
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{classsc__core_1_1sc__interface_adbe820669c3473b5f6605a842b0b0835}{\texorpdfstring{$\sim$}{\string~}sc\+\_\+interface}} ()
\end{DoxyCompactItemize}
\doxysubsection*{Public Member Functions inherited from \mbox{\hyperlink{classtlm_1_1tlm__blocking__get__if}{tlm\+::tlm\+\_\+blocking\+\_\+get\+\_\+if$<$ T $>$}}}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{mem__fn__cc_8hpp_adf1f3edb9115acb0a1e04209b7a9937b}{T}} \mbox{\hyperlink{classtlm_1_1tlm__blocking__get__if_a1896a467a2abb84c83727fd4b430bb03}{get}} (\mbox{\hyperlink{classtlm_1_1tlm__tag}{tlm\+\_\+tag}}$<$ \mbox{\hyperlink{mem__fn__cc_8hpp_adf1f3edb9115acb0a1e04209b7a9937b}{T}} $>$ \texorpdfstring{$\ast$}{*}t=0)=0
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{class_sysc_add__pv}{void}} \mbox{\hyperlink{classtlm_1_1tlm__blocking__get__if_a74c2dc0f6c9e729eae1d0a1d59bf2067}{get}} (\mbox{\hyperlink{mem__fn__cc_8hpp_adf1f3edb9115acb0a1e04209b7a9937b}{T}} \&t)
\end{DoxyCompactItemize}
\doxysubsection*{Public Member Functions inherited from \mbox{\hyperlink{classtlm_1_1tlm__blocking__peek__if}{tlm\+::tlm\+\_\+blocking\+\_\+peek\+\_\+if$<$ T $>$}}}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{mem__fn__cc_8hpp_adf1f3edb9115acb0a1e04209b7a9937b}{T}} \mbox{\hyperlink{classtlm_1_1tlm__blocking__peek__if_ac35a8e1bc51bfdcd9425183fa4ad0a8e}{peek}} (\mbox{\hyperlink{classtlm_1_1tlm__tag}{tlm\+\_\+tag}}$<$ \mbox{\hyperlink{mem__fn__cc_8hpp_adf1f3edb9115acb0a1e04209b7a9937b}{T}} $>$ \texorpdfstring{$\ast$}{*}t=0) \mbox{\hyperlink{class_sysc_add__pv}{const}} =0
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{class_sysc_add__pv}{void}} \mbox{\hyperlink{classtlm_1_1tlm__blocking__peek__if_a765d23175e3b10ad889e7e1ff0970b9f}{peek}} (\mbox{\hyperlink{mem__fn__cc_8hpp_adf1f3edb9115acb0a1e04209b7a9937b}{T}} \&t) \mbox{\hyperlink{class_sysc_add__pv}{const}}
\end{DoxyCompactItemize}
\doxysubsection*{Protected Member Functions inherited from \mbox{\hyperlink{classsc__core_1_1sc__interface}{sc\+\_\+core\+::sc\+\_\+interface}}}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classsc__core_1_1sc__interface_a683561f63d51dc7665a0d205ecbbdf43}{sc\+\_\+interface}} ()
\end{DoxyCompactItemize}


The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+BJRODIER/\+Documents/\+QT\+\_\+\+REPO/\+QT\+\_\+\+VHDL\+\_\+simulator/code/\+Ressources/\+System\+C/include/tlm\+\_\+core/tlm\+\_\+1/tlm\+\_\+req\+\_\+rsp/tlm\+\_\+1\+\_\+interfaces/\mbox{\hyperlink{tlm__master__slave__ifs_8h}{tlm\+\_\+master\+\_\+slave\+\_\+ifs.\+h}}\end{DoxyCompactItemize}
