Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "secureip" -o "C:/Users/japem/Documents/repos/VHDL/EightBitALU/TestBench_isim_beh.exe" -prj "C:/Users/japem/Documents/repos/VHDL/EightBitALU/TestBench_beh.prj" "work.TestBench" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/japem/Documents/repos/VHDL/EightBitALU/OutputSelect.vhd" into library work
Parsing VHDL file "C:/Users/japem/Documents/repos/VHDL/EightBitALU/Interpreter.vhd" into library work
Parsing VHDL file "C:/Users/japem/Documents/repos/VHDL/EightBitALU/InputSelect.vhd" into library work
Parsing VHDL file "C:/Users/japem/Documents/repos/VHDL/EightBitALU/Adder.vhd" into library work
Parsing VHDL file "C:/Users/japem/Documents/repos/VHDL/EightBitALU/ALU.vhd" into library work
Parsing VHDL file "C:/Users/japem/Documents/repos/VHDL/EightBitALU/TestBench.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package numeric_std
Compiling architecture behavioral of entity Interpreter [interpreter_default]
Compiling architecture behavioral of entity InputSelect [inputselect_default]
Compiling architecture behavioral of entity Adder [adder_default]
Compiling architecture behavioral of entity OutputSelect [outputselect_default]
Compiling architecture behavioral of entity ALU [alu_default]
Compiling architecture behavior of entity testbench
Time Resolution for simulation is 1ps.
Compiled 16 VHDL Units
Built simulation executable C:/Users/japem/Documents/repos/VHDL/EightBitALU/TestBench_isim_beh.exe
Fuse Memory Usage: 37204 KB
Fuse CPU Usage: 1405 ms
