//===- TableGen'erated file -------------------------------------*- C++ -*-===//
//
// Target Instruction Descriptors
//
// Automatically generated file, do not edit!
//
//===----------------------------------------------------------------------===//

namespace llvm {

static const unsigned ImplicitList1[] = { Mips::SP, 0 };
static const unsigned ImplicitList2[] = { Mips::FCR31, 0 };
static const unsigned ImplicitList3[] = { Mips::GP, 0 };
static const unsigned ImplicitList4[] = { Mips::AT, Mips::V0, Mips::V1, Mips::A0, Mips::A1, Mips::A2, Mips::A3, Mips::T0, Mips::T1, Mips::T2, Mips::T3, Mips::T4, Mips::T5, Mips::T6, Mips::T7, Mips::T8, Mips::T9, Mips::K0, Mips::K1, Mips::F0, Mips::F1, Mips::F2, Mips::F3, Mips::F4, Mips::F5, Mips::F6, Mips::F7, Mips::F8, Mips::F9, Mips::F10, Mips::F11, Mips::F12, Mips::F13, Mips::F14, Mips::F15, Mips::F16, Mips::F17, Mips::F18, Mips::F19, 0 };
static const TargetRegisterClass* Barriers1[] = { &Mips::HILORegClass, NULL };
static const unsigned ImplicitList5[] = { Mips::HI, Mips::LO, 0 };
static const TargetRegisterClass* Barriers2[] = { &Mips::CCRRegClass, NULL };
static const unsigned ImplicitList6[] = { Mips::HI, 0 };
static const unsigned ImplicitList7[] = { Mips::LO, 0 };

static const TargetOperandInfo OperandInfo2[] = { { Mips::CPURegsRegClassID, 0, 0 }, { Mips::CPURegsRegClassID, 0, 0 }, { Mips::CPURegsRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo3[] = { { Mips::CPURegsRegClassID, 0, 0 }, { Mips::CPURegsRegClassID, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo4[] = { { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo5[] = { { 0, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo6[] = { { Mips::CPURegsRegClassID, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo7[] = { { Mips::AFGR64RegClassID, 0, 0 }, { Mips::AFGR64RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo8[] = { { Mips::AFGR32RegClassID, 0, 0 }, { Mips::AFGR32RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo9[] = { { Mips::FGR32RegClassID, 0, 0 }, { Mips::FGR32RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo10[] = { { Mips::CPURegsRegClassID, 0, 0 }, { Mips::CPURegsRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo11[] = { { Mips::CPURegsRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo12[] = { { Mips::AFGR64RegClassID, 0, 0 }, { Mips::FGR32RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo13[] = { { Mips::FGR32RegClassID, 0, 0 }, { Mips::AFGR64RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo14[] = { { 0, 0, 0 }, { 0, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo15[] = { { Mips::AFGR32RegClassID, 0, 0 }, { Mips::AFGR32RegClassID, 0, 0 }, { Mips::AFGR32RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo16[] = { { Mips::AFGR64RegClassID, 0, 0 }, { Mips::AFGR64RegClassID, 0, 0 }, { Mips::AFGR64RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo17[] = { { Mips::FGR32RegClassID, 0, 0 }, { Mips::FGR32RegClassID, 0, 0 }, { Mips::FGR32RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo18[] = { { Mips::AFGR32RegClassID, 0, 0 }, { Mips::AFGR32RegClassID, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo19[] = { { Mips::AFGR64RegClassID, 0, 0 }, { Mips::AFGR64RegClassID, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo20[] = { { Mips::FGR32RegClassID, 0, 0 }, { Mips::FGR32RegClassID, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo21[] = { { 0, 0, 0 }, { 0, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { 0, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo22[] = { { Mips::CPURegsRegClassID, 0, 0 }, { 0, 0, 0 }, { Mips::CPURegsRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo23[] = { { Mips::AFGR64RegClassID, 0, 0 }, { 0, 0, 0 }, { Mips::CPURegsRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo24[] = { { Mips::FGR32RegClassID, 0, 0 }, { 0, 0, 0 }, { Mips::CPURegsRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo25[] = { { Mips::AFGR32RegClassID, 0, 0 }, { 0, 0, 0 }, { Mips::CPURegsRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo26[] = { { Mips::CPURegsRegClassID, 0, 0 }, { Mips::FGR32RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo27[] = { { Mips::CPURegsRegClassID, 0, 0 }, { Mips::AFGR32RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo28[] = { { Mips::CPURegsRegClassID, 0, 0 }, { Mips::CPURegsRegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { Mips::CPURegsRegClassID, 0, 0 }, { Mips::CPURegsRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo29[] = { { Mips::FGR32RegClassID, 0, 0 }, { Mips::CPURegsRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo30[] = { { Mips::AFGR32RegClassID, 0, 0 }, { Mips::CPURegsRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo31[] = { { 0, 0, 0 }, { 0, 0, 0 }, { 0, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo32[] = { { Mips::CPURegsRegClassID, 0, 0 }, { Mips::CPURegsRegClassID, 0, 0 }, { Mips::CPURegsRegClassID, 0, 0 }, { Mips::CPURegsRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo33[] = { { Mips::AFGR32RegClassID, 0, 0 }, { Mips::CPURegsRegClassID, 0, 0 }, { Mips::AFGR32RegClassID, 0, 0 }, { Mips::AFGR32RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo34[] = { { Mips::AFGR64RegClassID, 0, 0 }, { Mips::CPURegsRegClassID, 0, 0 }, { Mips::AFGR64RegClassID, 0, 0 }, { Mips::AFGR64RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo35[] = { { Mips::FGR32RegClassID, 0, 0 }, { Mips::CPURegsRegClassID, 0, 0 }, { Mips::FGR32RegClassID, 0, 0 }, { Mips::FGR32RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo36[] = { { Mips::CPURegsRegClassID, 0, 0 }, { Mips::CPURegsRegClassID, 0, 0 }, { Mips::CPURegsRegClassID, 0, 0 }, { Mips::CPURegsRegClassID, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo37[] = { { Mips::AFGR32RegClassID, 0, 0 }, { Mips::CPURegsRegClassID, 0, 0 }, { Mips::AFGR32RegClassID, 0, 0 }, { Mips::AFGR32RegClassID, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo38[] = { { Mips::AFGR64RegClassID, 0, 0 }, { Mips::CPURegsRegClassID, 0, 0 }, { Mips::AFGR64RegClassID, 0, 0 }, { Mips::AFGR64RegClassID, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo39[] = { { Mips::FGR32RegClassID, 0, 0 }, { Mips::CPURegsRegClassID, 0, 0 }, { Mips::FGR32RegClassID, 0, 0 }, { Mips::FGR32RegClassID, 0, 0 }, { 0, 0, 0 }, };

static const TargetInstrDesc MipsInsts[] = {
  { 0,	0,	0,	20,	"PHI", 0|(1<<TID::Variadic)|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, 0 },  // Inst #0 = PHI
  { 1,	0,	0,	20,	"INLINEASM", 0|(1<<TID::Variadic)|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, 0 },  // Inst #1 = INLINEASM
  { 2,	1,	0,	20,	"DBG_LABEL", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo4 },  // Inst #2 = DBG_LABEL
  { 3,	1,	0,	20,	"EH_LABEL", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo4 },  // Inst #3 = EH_LABEL
  { 4,	1,	0,	20,	"GC_LABEL", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo4 },  // Inst #4 = GC_LABEL
  { 5,	0,	0,	20,	"DECLARE", 0|(1<<TID::Variadic)|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, 0 },  // Inst #5 = DECLARE
  { 6,	3,	1,	20,	"EXTRACT_SUBREG", 0, 0, NULL, NULL, NULL, OperandInfo14 },  // Inst #6 = EXTRACT_SUBREG
  { 7,	4,	1,	20,	"INSERT_SUBREG", 0, 0, NULL, NULL, NULL, OperandInfo21 },  // Inst #7 = INSERT_SUBREG
  { 8,	1,	1,	20,	"IMPLICIT_DEF", 0|(1<<TID::Rematerializable)|(1<<TID::CheapAsAMove), 0, NULL, NULL, NULL, OperandInfo4 },  // Inst #8 = IMPLICIT_DEF
  { 9,	4,	1,	20,	"SUBREG_TO_REG", 0, 0, NULL, NULL, NULL, OperandInfo31 },  // Inst #9 = SUBREG_TO_REG
  { 10,	3,	1,	0,	"ADD", 0|(1<<TID::Commutable)|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo2 },  // Inst #10 = ADD
  { 11,	3,	1,	0,	"ADDi", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo3 },  // Inst #11 = ADDi
  { 12,	3,	1,	0,	"ADDiu", 0, 0, NULL, NULL, NULL, OperandInfo3 },  // Inst #12 = ADDiu
  { 13,	3,	1,	0,	"ADDu", 0|(1<<TID::Commutable), 0, NULL, NULL, NULL, OperandInfo2 },  // Inst #13 = ADDu
  { 14,	1,	0,	17,	"ADJCALLSTACKDOWN", 0, 0, ImplicitList1, ImplicitList1, NULL, OperandInfo4 },  // Inst #14 = ADJCALLSTACKDOWN
  { 15,	2,	0,	17,	"ADJCALLSTACKUP", 0, 0, ImplicitList1, ImplicitList1, NULL, OperandInfo5 },  // Inst #15 = ADJCALLSTACKUP
  { 16,	3,	1,	0,	"AND", 0, 0, NULL, NULL, NULL, OperandInfo2 },  // Inst #16 = AND
  { 17,	3,	1,	0,	"ANDi", 0, 0, NULL, NULL, NULL, OperandInfo3 },  // Inst #17 = ANDi
  { 18,	1,	0,	20,	"BC1F", 0|(1<<TID::Branch)|(1<<TID::DelaySlot)|(1<<TID::Terminator), 0, ImplicitList2, NULL, NULL, OperandInfo4 },  // Inst #18 = BC1F
  { 19,	1,	0,	20,	"BC1FL", 0|(1<<TID::Branch)|(1<<TID::DelaySlot)|(1<<TID::Terminator), 0, ImplicitList2, NULL, NULL, OperandInfo4 },  // Inst #19 = BC1FL
  { 20,	1,	0,	20,	"BC1T", 0|(1<<TID::Branch)|(1<<TID::DelaySlot)|(1<<TID::Terminator), 0, ImplicitList2, NULL, NULL, OperandInfo4 },  // Inst #20 = BC1T
  { 21,	1,	0,	20,	"BC1TL", 0|(1<<TID::Branch)|(1<<TID::DelaySlot)|(1<<TID::Terminator), 0, ImplicitList2, NULL, NULL, OperandInfo4 },  // Inst #21 = BC1TL
  { 22,	3,	0,	1,	"BEQ", 0|(1<<TID::Branch)|(1<<TID::DelaySlot)|(1<<TID::Terminator), 0, NULL, NULL, NULL, OperandInfo3 },  // Inst #22 = BEQ
  { 23,	2,	0,	1,	"BGEZ", 0|(1<<TID::Branch)|(1<<TID::DelaySlot)|(1<<TID::Terminator), 0, NULL, NULL, NULL, OperandInfo6 },  // Inst #23 = BGEZ
  { 24,	2,	0,	1,	"BGEZAL", 0|(1<<TID::DelaySlot)|(1<<TID::Call)|(1<<TID::UnmodeledSideEffects), 0, ImplicitList3, ImplicitList4, NULL, OperandInfo6 },  // Inst #24 = BGEZAL
  { 25,	2,	0,	1,	"BGTZ", 0|(1<<TID::Branch)|(1<<TID::DelaySlot)|(1<<TID::Terminator), 0, NULL, NULL, NULL, OperandInfo6 },  // Inst #25 = BGTZ
  { 26,	2,	0,	1,	"BLEZ", 0|(1<<TID::Branch)|(1<<TID::DelaySlot)|(1<<TID::Terminator), 0, NULL, NULL, NULL, OperandInfo6 },  // Inst #26 = BLEZ
  { 27,	2,	0,	1,	"BLTZ", 0|(1<<TID::Branch)|(1<<TID::DelaySlot)|(1<<TID::Terminator), 0, NULL, NULL, NULL, OperandInfo6 },  // Inst #27 = BLTZ
  { 28,	2,	0,	1,	"BLTZAL", 0|(1<<TID::DelaySlot)|(1<<TID::Call)|(1<<TID::UnmodeledSideEffects), 0, ImplicitList3, ImplicitList4, NULL, OperandInfo6 },  // Inst #28 = BLTZAL
  { 29,	3,	0,	1,	"BNE", 0|(1<<TID::Branch)|(1<<TID::DelaySlot)|(1<<TID::Terminator), 0, NULL, NULL, NULL, OperandInfo3 },  // Inst #29 = BNE
  { 30,	2,	1,	20,	"CEIL_LD", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo7 },  // Inst #30 = CEIL_LD
  { 31,	2,	1,	20,	"CEIL_LS", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo8 },  // Inst #31 = CEIL_LS
  { 32,	2,	1,	20,	"CEIL_W_AS32", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo8 },  // Inst #32 = CEIL_W_AS32
  { 33,	2,	1,	20,	"CEIL_W_D32", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo7 },  // Inst #33 = CEIL_W_D32
  { 34,	2,	1,	20,	"CEIL_W_SO32", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo9 },  // Inst #34 = CEIL_W_SO32
  { 35,	2,	1,	0,	"CLZ", 0, 0, NULL, NULL, NULL, OperandInfo10 },  // Inst #35 = CLZ
  { 36,	1,	0,	17,	"CPLOAD", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo11 },  // Inst #36 = CPLOAD
  { 37,	1,	0,	17,	"CPRESTORE", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo4 },  // Inst #37 = CPRESTORE
  { 38,	2,	1,	20,	"CVTD_L32", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo7 },  // Inst #38 = CVTD_L32
  { 39,	2,	1,	20,	"CVTD_S32", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo12 },  // Inst #39 = CVTD_S32
  { 40,	2,	1,	20,	"CVTD_W32", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo12 },  // Inst #40 = CVTD_W32
  { 41,	2,	1,	20,	"CVTL_D", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo7 },  // Inst #41 = CVTL_D
  { 42,	2,	1,	20,	"CVTL_S", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo8 },  // Inst #42 = CVTL_S
  { 43,	2,	1,	20,	"CVTS_D32", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo13 },  // Inst #43 = CVTS_D32
  { 44,	2,	1,	20,	"CVTS_L32", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo13 },  // Inst #44 = CVTS_L32
  { 45,	2,	1,	20,	"CVTS_W32", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo9 },  // Inst #45 = CVTS_W32
  { 46,	2,	1,	20,	"CVTW_AS32", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo8 },  // Inst #46 = CVTW_AS32
  { 47,	2,	1,	20,	"CVTW_D32", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo7 },  // Inst #47 = CVTW_D32
  { 48,	2,	1,	20,	"CVTW_SO32", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo9 },  // Inst #48 = CVTW_SO32
  { 49,	2,	0,	14,	"DIV", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, ImplicitList5, Barriers1, OperandInfo10 },  // Inst #49 = DIV
  { 50,	2,	0,	14,	"DIVu", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, ImplicitList5, Barriers1, OperandInfo10 },  // Inst #50 = DIVu
  { 51,	2,	1,	20,	"FABS_AS32", 0, 0, NULL, NULL, NULL, OperandInfo8 },  // Inst #51 = FABS_AS32
  { 52,	2,	1,	20,	"FABS_D32", 0, 0, NULL, NULL, NULL, OperandInfo7 },  // Inst #52 = FABS_D32
  { 53,	2,	1,	20,	"FABS_SO32", 0, 0, NULL, NULL, NULL, OperandInfo9 },  // Inst #53 = FABS_SO32
  { 54,	3,	1,	20,	"FADD_AS32", 0, 0, NULL, NULL, NULL, OperandInfo15 },  // Inst #54 = FADD_AS32
  { 55,	3,	1,	20,	"FADD_D32", 0, 0, NULL, NULL, NULL, OperandInfo16 },  // Inst #55 = FADD_D32
  { 56,	3,	1,	20,	"FADD_SO32", 0, 0, NULL, NULL, NULL, OperandInfo17 },  // Inst #56 = FADD_SO32
  { 57,	3,	0,	20,	"FCMP_AS32", 0|(1<<TID::DelaySlot), 0, NULL, ImplicitList2, Barriers2, OperandInfo18 },  // Inst #57 = FCMP_AS32
  { 58,	3,	0,	20,	"FCMP_D32", 0|(1<<TID::DelaySlot), 0, NULL, ImplicitList2, Barriers2, OperandInfo19 },  // Inst #58 = FCMP_D32
  { 59,	3,	0,	20,	"FCMP_SO32", 0|(1<<TID::DelaySlot), 0, NULL, ImplicitList2, Barriers2, OperandInfo20 },  // Inst #59 = FCMP_SO32
  { 60,	3,	1,	20,	"FDIV_AS32", 0, 0, NULL, NULL, NULL, OperandInfo15 },  // Inst #60 = FDIV_AS32
  { 61,	3,	1,	20,	"FDIV_D32", 0, 0, NULL, NULL, NULL, OperandInfo16 },  // Inst #61 = FDIV_D32
  { 62,	3,	1,	20,	"FDIV_SO32", 0, 0, NULL, NULL, NULL, OperandInfo17 },  // Inst #62 = FDIV_SO32
  { 63,	2,	1,	20,	"FLOOR_LD", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo7 },  // Inst #63 = FLOOR_LD
  { 64,	2,	1,	20,	"FLOOR_LS", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo8 },  // Inst #64 = FLOOR_LS
  { 65,	2,	1,	20,	"FLOOR_W_AS32", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo8 },  // Inst #65 = FLOOR_W_AS32
  { 66,	2,	1,	20,	"FLOOR_W_D32", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo7 },  // Inst #66 = FLOOR_W_D32
  { 67,	2,	1,	20,	"FLOOR_W_SO32", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo9 },  // Inst #67 = FLOOR_W_SO32
  { 68,	2,	1,	20,	"FMOV_AS32", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo8 },  // Inst #68 = FMOV_AS32
  { 69,	2,	1,	20,	"FMOV_D32", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo7 },  // Inst #69 = FMOV_D32
  { 70,	2,	1,	20,	"FMOV_SO32", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo9 },  // Inst #70 = FMOV_SO32
  { 71,	3,	1,	20,	"FMUL_AS32", 0, 0, NULL, NULL, NULL, OperandInfo15 },  // Inst #71 = FMUL_AS32
  { 72,	3,	1,	20,	"FMUL_D32", 0, 0, NULL, NULL, NULL, OperandInfo16 },  // Inst #72 = FMUL_D32
  { 73,	3,	1,	20,	"FMUL_SO32", 0, 0, NULL, NULL, NULL, OperandInfo17 },  // Inst #73 = FMUL_SO32
  { 74,	2,	1,	20,	"FNEG_AS32", 0, 0, NULL, NULL, NULL, OperandInfo8 },  // Inst #74 = FNEG_AS32
  { 75,	2,	1,	20,	"FNEG_D32", 0, 0, NULL, NULL, NULL, OperandInfo7 },  // Inst #75 = FNEG_D32
  { 76,	2,	1,	20,	"FNEG_SO32", 0, 0, NULL, NULL, NULL, OperandInfo9 },  // Inst #76 = FNEG_SO32
  { 77,	2,	1,	20,	"FSQRT_AS32", 0, 0, NULL, NULL, NULL, OperandInfo8 },  // Inst #77 = FSQRT_AS32
  { 78,	2,	1,	20,	"FSQRT_D32", 0, 0, NULL, NULL, NULL, OperandInfo7 },  // Inst #78 = FSQRT_D32
  { 79,	2,	1,	20,	"FSQRT_SO32", 0, 0, NULL, NULL, NULL, OperandInfo9 },  // Inst #79 = FSQRT_SO32
  { 80,	3,	1,	20,	"FSUB_AS32", 0, 0, NULL, NULL, NULL, OperandInfo15 },  // Inst #80 = FSUB_AS32
  { 81,	3,	1,	20,	"FSUB_D32", 0, 0, NULL, NULL, NULL, OperandInfo16 },  // Inst #81 = FSUB_D32
  { 82,	3,	1,	20,	"FSUB_SO32", 0, 0, NULL, NULL, NULL, OperandInfo17 },  // Inst #82 = FSUB_SO32
  { 83,	1,	0,	1,	"J", 0|(1<<TID::Branch)|(1<<TID::Barrier)|(1<<TID::DelaySlot)|(1<<TID::Terminator), 0, NULL, NULL, NULL, OperandInfo4 },  // Inst #83 = J
  { 84,	1,	0,	1,	"JAL", 0|(1<<TID::DelaySlot)|(1<<TID::Call), 0, ImplicitList3, ImplicitList4, NULL, OperandInfo4 },  // Inst #84 = JAL
  { 85,	1,	0,	1,	"JALR", 0|(1<<TID::DelaySlot)|(1<<TID::Call), 0, ImplicitList3, ImplicitList4, NULL, OperandInfo11 },  // Inst #85 = JALR
  { 86,	1,	0,	1,	"JR", 0|(1<<TID::Branch)|(1<<TID::Barrier)|(1<<TID::DelaySlot)|(1<<TID::Terminator), 0, NULL, NULL, NULL, OperandInfo11 },  // Inst #86 = JR
  { 87,	3,	1,	16,	"LB", 0|(1<<TID::DelaySlot)|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad), 0, NULL, NULL, NULL, OperandInfo22 },  // Inst #87 = LB
  { 88,	3,	1,	16,	"LBu", 0|(1<<TID::DelaySlot)|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad), 0, NULL, NULL, NULL, OperandInfo22 },  // Inst #88 = LBu
  { 89,	3,	1,	20,	"LDC1", 0|(1<<TID::MayLoad), 0, NULL, NULL, NULL, OperandInfo23 },  // Inst #89 = LDC1
  { 90,	3,	1,	0,	"LEA_ADDiu", 0, 0, NULL, NULL, NULL, OperandInfo22 },  // Inst #90 = LEA_ADDiu
  { 91,	3,	1,	16,	"LH", 0|(1<<TID::DelaySlot)|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad), 0, NULL, NULL, NULL, OperandInfo22 },  // Inst #91 = LH
  { 92,	3,	1,	16,	"LHu", 0|(1<<TID::DelaySlot)|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad), 0, NULL, NULL, NULL, OperandInfo22 },  // Inst #92 = LHu
  { 93,	2,	1,	0,	"LUi", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo6 },  // Inst #93 = LUi
  { 94,	3,	1,	16,	"LW", 0|(1<<TID::DelaySlot)|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad), 0, NULL, NULL, NULL, OperandInfo22 },  // Inst #94 = LW
  { 95,	3,	1,	20,	"LWC1", 0|(1<<TID::MayLoad), 0, NULL, NULL, NULL, OperandInfo24 },  // Inst #95 = LWC1
  { 96,	3,	1,	20,	"LWC1A", 0|(1<<TID::MayLoad), 0, NULL, NULL, NULL, OperandInfo25 },  // Inst #96 = LWC1A
  { 97,	0,	0,	17,	"MACRO", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, 0 },  // Inst #97 = MACRO
  { 98,	2,	1,	20,	"MFC1", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo26 },  // Inst #98 = MFC1
  { 99,	2,	1,	20,	"MFC1A", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo27 },  // Inst #99 = MFC1A
  { 100,	1,	1,	13,	"MFHI", 0|(1<<TID::UnmodeledSideEffects), 0, ImplicitList6, NULL, NULL, OperandInfo11 },  // Inst #100 = MFHI
  { 101,	1,	1,	13,	"MFLO", 0|(1<<TID::UnmodeledSideEffects), 0, ImplicitList7, NULL, NULL, OperandInfo11 },  // Inst #101 = MFLO
  { 102,	4,	1,	20,	"MOVN", 0, 0, NULL, NULL, NULL, OperandInfo28 },  // Inst #102 = MOVN
  { 103,	4,	1,	20,	"MOVZ", 0, 0, NULL, NULL, NULL, OperandInfo28 },  // Inst #103 = MOVZ
  { 104,	2,	1,	20,	"MTC1", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo29 },  // Inst #104 = MTC1
  { 105,	2,	1,	20,	"MTC1A", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo30 },  // Inst #105 = MTC1A
  { 106,	1,	0,	13,	"MTHI", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, ImplicitList6, NULL, OperandInfo11 },  // Inst #106 = MTHI
  { 107,	1,	0,	13,	"MTLO", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, ImplicitList7, NULL, OperandInfo11 },  // Inst #107 = MTLO
  { 108,	2,	0,	15,	"MULT", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, ImplicitList5, Barriers1, OperandInfo10 },  // Inst #108 = MULT
  { 109,	2,	0,	15,	"MULTu", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, ImplicitList5, Barriers1, OperandInfo10 },  // Inst #109 = MULTu
  { 110,	0,	0,	17,	"NOMACRO", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, 0 },  // Inst #110 = NOMACRO
  { 111,	0,	0,	0,	"NOP", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, 0 },  // Inst #111 = NOP
  { 112,	3,	1,	0,	"NOR", 0, 0, NULL, NULL, NULL, OperandInfo2 },  // Inst #112 = NOR
  { 113,	0,	0,	17,	"NOREORDER", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, 0 },  // Inst #113 = NOREORDER
  { 114,	3,	1,	0,	"OR", 0, 0, NULL, NULL, NULL, OperandInfo2 },  // Inst #114 = OR
  { 115,	3,	1,	0,	"ORi", 0, 0, NULL, NULL, NULL, OperandInfo3 },  // Inst #115 = ORi
  { 116,	0,	0,	17,	"REORDER", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, 0 },  // Inst #116 = REORDER
  { 117,	1,	0,	1,	"RET", 0|(1<<TID::Return)|(1<<TID::Barrier)|(1<<TID::DelaySlot)|(1<<TID::Terminator), 0, NULL, NULL, NULL, OperandInfo11 },  // Inst #117 = RET
  { 118,	2,	1,	20,	"ROUND_LD", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo7 },  // Inst #118 = ROUND_LD
  { 119,	2,	1,	20,	"ROUND_LS", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo8 },  // Inst #119 = ROUND_LS
  { 120,	2,	1,	20,	"ROUND_W_AS32", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo8 },  // Inst #120 = ROUND_W_AS32
  { 121,	2,	1,	20,	"ROUND_W_D32", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo7 },  // Inst #121 = ROUND_W_D32
  { 122,	2,	1,	20,	"ROUND_W_SO32", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo9 },  // Inst #122 = ROUND_W_SO32
  { 123,	3,	0,	18,	"SB", 0|(1<<TID::MayStore), 0, NULL, NULL, NULL, OperandInfo22 },  // Inst #123 = SB
  { 124,	3,	0,	20,	"SDC1", 0|(1<<TID::MayStore), 0, NULL, NULL, NULL, OperandInfo23 },  // Inst #124 = SDC1
  { 125,	2,	1,	20,	"SEB", 0, 0, NULL, NULL, NULL, OperandInfo10 },  // Inst #125 = SEB
  { 126,	2,	1,	20,	"SEH", 0, 0, NULL, NULL, NULL, OperandInfo10 },  // Inst #126 = SEH
  { 127,	3,	0,	18,	"SH", 0|(1<<TID::MayStore), 0, NULL, NULL, NULL, OperandInfo22 },  // Inst #127 = SH
  { 128,	3,	1,	0,	"SLL", 0, 0, NULL, NULL, NULL, OperandInfo3 },  // Inst #128 = SLL
  { 129,	3,	1,	0,	"SLLV", 0, 0, NULL, NULL, NULL, OperandInfo2 },  // Inst #129 = SLLV
  { 130,	3,	1,	0,	"SLT", 0, 0, NULL, NULL, NULL, OperandInfo2 },  // Inst #130 = SLT
  { 131,	3,	1,	0,	"SLTi", 0, 0, NULL, NULL, NULL, OperandInfo3 },  // Inst #131 = SLTi
  { 132,	3,	1,	0,	"SLTiu", 0, 0, NULL, NULL, NULL, OperandInfo3 },  // Inst #132 = SLTiu
  { 133,	3,	1,	0,	"SLTu", 0, 0, NULL, NULL, NULL, OperandInfo2 },  // Inst #133 = SLTu
  { 134,	3,	1,	0,	"SRA", 0, 0, NULL, NULL, NULL, OperandInfo3 },  // Inst #134 = SRA
  { 135,	3,	1,	0,	"SRAV", 0, 0, NULL, NULL, NULL, OperandInfo2 },  // Inst #135 = SRAV
  { 136,	3,	1,	0,	"SRL", 0, 0, NULL, NULL, NULL, OperandInfo3 },  // Inst #136 = SRL
  { 137,	3,	1,	0,	"SRLV", 0, 0, NULL, NULL, NULL, OperandInfo2 },  // Inst #137 = SRLV
  { 138,	3,	1,	0,	"SUB", 0|(1<<TID::Commutable)|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo2 },  // Inst #138 = SUB
  { 139,	3,	1,	0,	"SUBu", 0|(1<<TID::Commutable), 0, NULL, NULL, NULL, OperandInfo2 },  // Inst #139 = SUBu
  { 140,	3,	0,	18,	"SW", 0|(1<<TID::MayStore), 0, NULL, NULL, NULL, OperandInfo22 },  // Inst #140 = SW
  { 141,	3,	0,	20,	"SWC1", 0|(1<<TID::MayStore), 0, NULL, NULL, NULL, OperandInfo24 },  // Inst #141 = SWC1
  { 142,	3,	0,	20,	"SWC1A", 0|(1<<TID::MayStore), 0, NULL, NULL, NULL, OperandInfo25 },  // Inst #142 = SWC1A
  { 143,	4,	1,	17,	"Select_CC", 0|(1<<TID::UsesCustomDAGSchedInserter), 0, NULL, NULL, NULL, OperandInfo32 },  // Inst #143 = Select_CC
  { 144,	4,	1,	17,	"Select_CC_AS32", 0|(1<<TID::UsesCustomDAGSchedInserter), 0, NULL, NULL, NULL, OperandInfo33 },  // Inst #144 = Select_CC_AS32
  { 145,	4,	1,	17,	"Select_CC_D32", 0|(1<<TID::UsesCustomDAGSchedInserter), 0, NULL, NULL, NULL, OperandInfo34 },  // Inst #145 = Select_CC_D32
  { 146,	4,	1,	17,	"Select_CC_SO32", 0|(1<<TID::UsesCustomDAGSchedInserter), 0, NULL, NULL, NULL, OperandInfo35 },  // Inst #146 = Select_CC_SO32
  { 147,	5,	1,	17,	"Select_FCC", 0|(1<<TID::UsesCustomDAGSchedInserter), 0, ImplicitList2, NULL, NULL, OperandInfo36 },  // Inst #147 = Select_FCC
  { 148,	5,	1,	17,	"Select_FCC_AS32", 0|(1<<TID::UsesCustomDAGSchedInserter), 0, ImplicitList2, NULL, NULL, OperandInfo37 },  // Inst #148 = Select_FCC_AS32
  { 149,	5,	1,	17,	"Select_FCC_D32", 0|(1<<TID::UsesCustomDAGSchedInserter), 0, ImplicitList2, NULL, NULL, OperandInfo38 },  // Inst #149 = Select_FCC_D32
  { 150,	5,	1,	17,	"Select_FCC_SO32", 0|(1<<TID::UsesCustomDAGSchedInserter), 0, ImplicitList2, NULL, NULL, OperandInfo39 },  // Inst #150 = Select_FCC_SO32
  { 151,	2,	1,	20,	"TRUNC_LD", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo7 },  // Inst #151 = TRUNC_LD
  { 152,	2,	1,	20,	"TRUNC_LS", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo8 },  // Inst #152 = TRUNC_LS
  { 153,	2,	1,	20,	"TRUNC_W_AS32", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo8 },  // Inst #153 = TRUNC_W_AS32
  { 154,	2,	1,	20,	"TRUNC_W_D32", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo7 },  // Inst #154 = TRUNC_W_D32
  { 155,	2,	1,	20,	"TRUNC_W_SO32", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo9 },  // Inst #155 = TRUNC_W_SO32
  { 156,	2,	1,	20,	"WSBW", 0, 0, NULL, NULL, NULL, OperandInfo10 },  // Inst #156 = WSBW
  { 157,	3,	1,	0,	"XOR", 0, 0, NULL, NULL, NULL, OperandInfo2 },  // Inst #157 = XOR
  { 158,	3,	1,	0,	"XORi", 0, 0, NULL, NULL, NULL, OperandInfo3 },  // Inst #158 = XORi
};
} // End llvm namespace 
