// Seed: 2518632198
module module_0 (
    output tri0 id_0,
    input supply0 id_1,
    output wire id_2,
    input wor id_3,
    input wire id_4,
    output wand id_5,
    input tri0 id_6,
    input tri id_7,
    input supply1 id_8,
    input tri0 id_9,
    input tri1 id_10
);
  assign id_2 = 1 == id_1;
  assign id_0 = 1;
  wire id_12;
  ;
  wire id_13;
endmodule
module module_1 #(
    parameter id_3 = 32'd42
) (
    input  uwire id_0,
    input  tri0  id_1,
    input  tri1  id_2,
    input  tri   _id_3,
    output uwire id_4,
    input  uwire id_5
);
  module_0 modCall_1 (
      id_4,
      id_2,
      id_4,
      id_5,
      id_0,
      id_4,
      id_0,
      id_5,
      id_1,
      id_5,
      id_2
  );
  logic [7:0][-1 : id_3] id_7, id_8;
  assign id_7[-1] = id_3;
endmodule
