{"vcs1":{"timestamp_begin":1681475349.441031538, "rt":0.70, "ut":0.23, "st":0.15}}
{"vcselab":{"timestamp_begin":1681475350.175315157, "rt":1.15, "ut":0.20, "st":0.12}}
{"link":{"timestamp_begin":1681475351.346504647, "rt":0.51, "ut":0.05, "st":0.32}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681475349.142677308}
{"VCS_COMP_START_TIME": 1681475349.142677308}
{"VCS_COMP_END_TIME": 1681475352.471689781}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338228}}
{"stitch_vcselab": {"peak_mem": 238988}}
