
zzz_Board2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00016774  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000a6c  08016958  08016958  00017958  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080173c4  080173c4  000191dc  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080173c4  080173c4  000183c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080173cc  080173cc  000191dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080173cc  080173cc  000183cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080173d0  080173d0  000183d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001dc  20000000  080173d4  00019000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004cac  200001e0  080175b0  000191e0  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20004e8c  080175b0  00019e8c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000191dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002d7ad  00000000  00000000  0001920c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00006f2f  00000000  00000000  000469b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002220  00000000  00000000  0004d8e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001a0b  00000000  00000000  0004fb08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002fa46  00000000  00000000  00051513  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000353c5  00000000  00000000  00080f59  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010ef26  00000000  00000000  000b631e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001c5244  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000a128  00000000  00000000  001c5288  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006e  00000000  00000000  001cf3b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001e0 	.word	0x200001e0
 80001fc:	00000000 	.word	0x00000000
 8000200:	0801693c 	.word	0x0801693c

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001e4 	.word	0x200001e4
 800021c:	0801693c 	.word	0x0801693c

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2f>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c40:	bf24      	itt	cs
 8000c42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c4a:	d90d      	bls.n	8000c68 <__aeabi_d2f+0x30>
 8000c4c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c58:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c60:	bf08      	it	eq
 8000c62:	f020 0001 	biceq.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c6c:	d121      	bne.n	8000cb2 <__aeabi_d2f+0x7a>
 8000c6e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c72:	bfbc      	itt	lt
 8000c74:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c78:	4770      	bxlt	lr
 8000c7a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c82:	f1c2 0218 	rsb	r2, r2, #24
 8000c86:	f1c2 0c20 	rsb	ip, r2, #32
 8000c8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c92:	bf18      	it	ne
 8000c94:	f040 0001 	orrne.w	r0, r0, #1
 8000c98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ca0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ca4:	ea40 000c 	orr.w	r0, r0, ip
 8000ca8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cb0:	e7cc      	b.n	8000c4c <__aeabi_d2f+0x14>
 8000cb2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cb6:	d107      	bne.n	8000cc8 <__aeabi_d2f+0x90>
 8000cb8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cbc:	bf1e      	ittt	ne
 8000cbe:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cc2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cc6:	4770      	bxne	lr
 8000cc8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000ccc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cd0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_uldivmod>:
 8000cd8:	b953      	cbnz	r3, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cda:	b94a      	cbnz	r2, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cdc:	2900      	cmp	r1, #0
 8000cde:	bf08      	it	eq
 8000ce0:	2800      	cmpeq	r0, #0
 8000ce2:	bf1c      	itt	ne
 8000ce4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ce8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cec:	f000 b9be 	b.w	800106c <__aeabi_idiv0>
 8000cf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cf8:	f000 f83c 	bl	8000d74 <__udivmoddi4>
 8000cfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d04:	b004      	add	sp, #16
 8000d06:	4770      	bx	lr

08000d08 <__aeabi_d2lz>:
 8000d08:	b538      	push	{r3, r4, r5, lr}
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	4604      	mov	r4, r0
 8000d10:	460d      	mov	r5, r1
 8000d12:	f7ff ff0b 	bl	8000b2c <__aeabi_dcmplt>
 8000d16:	b928      	cbnz	r0, 8000d24 <__aeabi_d2lz+0x1c>
 8000d18:	4620      	mov	r0, r4
 8000d1a:	4629      	mov	r1, r5
 8000d1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d20:	f000 b80a 	b.w	8000d38 <__aeabi_d2ulz>
 8000d24:	4620      	mov	r0, r4
 8000d26:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d2a:	f000 f805 	bl	8000d38 <__aeabi_d2ulz>
 8000d2e:	4240      	negs	r0, r0
 8000d30:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d34:	bd38      	pop	{r3, r4, r5, pc}
 8000d36:	bf00      	nop

08000d38 <__aeabi_d2ulz>:
 8000d38:	b5d0      	push	{r4, r6, r7, lr}
 8000d3a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d6c <__aeabi_d2ulz+0x34>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	4606      	mov	r6, r0
 8000d40:	460f      	mov	r7, r1
 8000d42:	f7ff fc81 	bl	8000648 <__aeabi_dmul>
 8000d46:	f7ff ff57 	bl	8000bf8 <__aeabi_d2uiz>
 8000d4a:	4604      	mov	r4, r0
 8000d4c:	f7ff fc02 	bl	8000554 <__aeabi_ui2d>
 8000d50:	4b07      	ldr	r3, [pc, #28]	@ (8000d70 <__aeabi_d2ulz+0x38>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	f7ff fc78 	bl	8000648 <__aeabi_dmul>
 8000d58:	4602      	mov	r2, r0
 8000d5a:	460b      	mov	r3, r1
 8000d5c:	4630      	mov	r0, r6
 8000d5e:	4639      	mov	r1, r7
 8000d60:	f7ff faba 	bl	80002d8 <__aeabi_dsub>
 8000d64:	f7ff ff48 	bl	8000bf8 <__aeabi_d2uiz>
 8000d68:	4621      	mov	r1, r4
 8000d6a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d6c:	3df00000 	.word	0x3df00000
 8000d70:	41f00000 	.word	0x41f00000

08000d74 <__udivmoddi4>:
 8000d74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d78:	9d08      	ldr	r5, [sp, #32]
 8000d7a:	468e      	mov	lr, r1
 8000d7c:	4604      	mov	r4, r0
 8000d7e:	4688      	mov	r8, r1
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	d14a      	bne.n	8000e1a <__udivmoddi4+0xa6>
 8000d84:	428a      	cmp	r2, r1
 8000d86:	4617      	mov	r7, r2
 8000d88:	d962      	bls.n	8000e50 <__udivmoddi4+0xdc>
 8000d8a:	fab2 f682 	clz	r6, r2
 8000d8e:	b14e      	cbz	r6, 8000da4 <__udivmoddi4+0x30>
 8000d90:	f1c6 0320 	rsb	r3, r6, #32
 8000d94:	fa01 f806 	lsl.w	r8, r1, r6
 8000d98:	fa20 f303 	lsr.w	r3, r0, r3
 8000d9c:	40b7      	lsls	r7, r6
 8000d9e:	ea43 0808 	orr.w	r8, r3, r8
 8000da2:	40b4      	lsls	r4, r6
 8000da4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000da8:	fa1f fc87 	uxth.w	ip, r7
 8000dac:	fbb8 f1fe 	udiv	r1, r8, lr
 8000db0:	0c23      	lsrs	r3, r4, #16
 8000db2:	fb0e 8811 	mls	r8, lr, r1, r8
 8000db6:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000dba:	fb01 f20c 	mul.w	r2, r1, ip
 8000dbe:	429a      	cmp	r2, r3
 8000dc0:	d909      	bls.n	8000dd6 <__udivmoddi4+0x62>
 8000dc2:	18fb      	adds	r3, r7, r3
 8000dc4:	f101 30ff 	add.w	r0, r1, #4294967295
 8000dc8:	f080 80ea 	bcs.w	8000fa0 <__udivmoddi4+0x22c>
 8000dcc:	429a      	cmp	r2, r3
 8000dce:	f240 80e7 	bls.w	8000fa0 <__udivmoddi4+0x22c>
 8000dd2:	3902      	subs	r1, #2
 8000dd4:	443b      	add	r3, r7
 8000dd6:	1a9a      	subs	r2, r3, r2
 8000dd8:	b2a3      	uxth	r3, r4
 8000dda:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dde:	fb0e 2210 	mls	r2, lr, r0, r2
 8000de2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000de6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000dea:	459c      	cmp	ip, r3
 8000dec:	d909      	bls.n	8000e02 <__udivmoddi4+0x8e>
 8000dee:	18fb      	adds	r3, r7, r3
 8000df0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000df4:	f080 80d6 	bcs.w	8000fa4 <__udivmoddi4+0x230>
 8000df8:	459c      	cmp	ip, r3
 8000dfa:	f240 80d3 	bls.w	8000fa4 <__udivmoddi4+0x230>
 8000dfe:	443b      	add	r3, r7
 8000e00:	3802      	subs	r0, #2
 8000e02:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000e06:	eba3 030c 	sub.w	r3, r3, ip
 8000e0a:	2100      	movs	r1, #0
 8000e0c:	b11d      	cbz	r5, 8000e16 <__udivmoddi4+0xa2>
 8000e0e:	40f3      	lsrs	r3, r6
 8000e10:	2200      	movs	r2, #0
 8000e12:	e9c5 3200 	strd	r3, r2, [r5]
 8000e16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e1a:	428b      	cmp	r3, r1
 8000e1c:	d905      	bls.n	8000e2a <__udivmoddi4+0xb6>
 8000e1e:	b10d      	cbz	r5, 8000e24 <__udivmoddi4+0xb0>
 8000e20:	e9c5 0100 	strd	r0, r1, [r5]
 8000e24:	2100      	movs	r1, #0
 8000e26:	4608      	mov	r0, r1
 8000e28:	e7f5      	b.n	8000e16 <__udivmoddi4+0xa2>
 8000e2a:	fab3 f183 	clz	r1, r3
 8000e2e:	2900      	cmp	r1, #0
 8000e30:	d146      	bne.n	8000ec0 <__udivmoddi4+0x14c>
 8000e32:	4573      	cmp	r3, lr
 8000e34:	d302      	bcc.n	8000e3c <__udivmoddi4+0xc8>
 8000e36:	4282      	cmp	r2, r0
 8000e38:	f200 8105 	bhi.w	8001046 <__udivmoddi4+0x2d2>
 8000e3c:	1a84      	subs	r4, r0, r2
 8000e3e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e42:	2001      	movs	r0, #1
 8000e44:	4690      	mov	r8, r2
 8000e46:	2d00      	cmp	r5, #0
 8000e48:	d0e5      	beq.n	8000e16 <__udivmoddi4+0xa2>
 8000e4a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e4e:	e7e2      	b.n	8000e16 <__udivmoddi4+0xa2>
 8000e50:	2a00      	cmp	r2, #0
 8000e52:	f000 8090 	beq.w	8000f76 <__udivmoddi4+0x202>
 8000e56:	fab2 f682 	clz	r6, r2
 8000e5a:	2e00      	cmp	r6, #0
 8000e5c:	f040 80a4 	bne.w	8000fa8 <__udivmoddi4+0x234>
 8000e60:	1a8a      	subs	r2, r1, r2
 8000e62:	0c03      	lsrs	r3, r0, #16
 8000e64:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e68:	b280      	uxth	r0, r0
 8000e6a:	b2bc      	uxth	r4, r7
 8000e6c:	2101      	movs	r1, #1
 8000e6e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e72:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e76:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e7a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e7e:	429a      	cmp	r2, r3
 8000e80:	d907      	bls.n	8000e92 <__udivmoddi4+0x11e>
 8000e82:	18fb      	adds	r3, r7, r3
 8000e84:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e88:	d202      	bcs.n	8000e90 <__udivmoddi4+0x11c>
 8000e8a:	429a      	cmp	r2, r3
 8000e8c:	f200 80e0 	bhi.w	8001050 <__udivmoddi4+0x2dc>
 8000e90:	46c4      	mov	ip, r8
 8000e92:	1a9b      	subs	r3, r3, r2
 8000e94:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e98:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e9c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000ea0:	fb02 f404 	mul.w	r4, r2, r4
 8000ea4:	429c      	cmp	r4, r3
 8000ea6:	d907      	bls.n	8000eb8 <__udivmoddi4+0x144>
 8000ea8:	18fb      	adds	r3, r7, r3
 8000eaa:	f102 30ff 	add.w	r0, r2, #4294967295
 8000eae:	d202      	bcs.n	8000eb6 <__udivmoddi4+0x142>
 8000eb0:	429c      	cmp	r4, r3
 8000eb2:	f200 80ca 	bhi.w	800104a <__udivmoddi4+0x2d6>
 8000eb6:	4602      	mov	r2, r0
 8000eb8:	1b1b      	subs	r3, r3, r4
 8000eba:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000ebe:	e7a5      	b.n	8000e0c <__udivmoddi4+0x98>
 8000ec0:	f1c1 0620 	rsb	r6, r1, #32
 8000ec4:	408b      	lsls	r3, r1
 8000ec6:	fa22 f706 	lsr.w	r7, r2, r6
 8000eca:	431f      	orrs	r7, r3
 8000ecc:	fa0e f401 	lsl.w	r4, lr, r1
 8000ed0:	fa20 f306 	lsr.w	r3, r0, r6
 8000ed4:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ed8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000edc:	4323      	orrs	r3, r4
 8000ede:	fa00 f801 	lsl.w	r8, r0, r1
 8000ee2:	fa1f fc87 	uxth.w	ip, r7
 8000ee6:	fbbe f0f9 	udiv	r0, lr, r9
 8000eea:	0c1c      	lsrs	r4, r3, #16
 8000eec:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ef0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ef4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ef8:	45a6      	cmp	lr, r4
 8000efa:	fa02 f201 	lsl.w	r2, r2, r1
 8000efe:	d909      	bls.n	8000f14 <__udivmoddi4+0x1a0>
 8000f00:	193c      	adds	r4, r7, r4
 8000f02:	f100 3aff 	add.w	sl, r0, #4294967295
 8000f06:	f080 809c 	bcs.w	8001042 <__udivmoddi4+0x2ce>
 8000f0a:	45a6      	cmp	lr, r4
 8000f0c:	f240 8099 	bls.w	8001042 <__udivmoddi4+0x2ce>
 8000f10:	3802      	subs	r0, #2
 8000f12:	443c      	add	r4, r7
 8000f14:	eba4 040e 	sub.w	r4, r4, lr
 8000f18:	fa1f fe83 	uxth.w	lr, r3
 8000f1c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f20:	fb09 4413 	mls	r4, r9, r3, r4
 8000f24:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000f28:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f2c:	45a4      	cmp	ip, r4
 8000f2e:	d908      	bls.n	8000f42 <__udivmoddi4+0x1ce>
 8000f30:	193c      	adds	r4, r7, r4
 8000f32:	f103 3eff 	add.w	lr, r3, #4294967295
 8000f36:	f080 8082 	bcs.w	800103e <__udivmoddi4+0x2ca>
 8000f3a:	45a4      	cmp	ip, r4
 8000f3c:	d97f      	bls.n	800103e <__udivmoddi4+0x2ca>
 8000f3e:	3b02      	subs	r3, #2
 8000f40:	443c      	add	r4, r7
 8000f42:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f46:	eba4 040c 	sub.w	r4, r4, ip
 8000f4a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f4e:	4564      	cmp	r4, ip
 8000f50:	4673      	mov	r3, lr
 8000f52:	46e1      	mov	r9, ip
 8000f54:	d362      	bcc.n	800101c <__udivmoddi4+0x2a8>
 8000f56:	d05f      	beq.n	8001018 <__udivmoddi4+0x2a4>
 8000f58:	b15d      	cbz	r5, 8000f72 <__udivmoddi4+0x1fe>
 8000f5a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f5e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f62:	fa04 f606 	lsl.w	r6, r4, r6
 8000f66:	fa22 f301 	lsr.w	r3, r2, r1
 8000f6a:	431e      	orrs	r6, r3
 8000f6c:	40cc      	lsrs	r4, r1
 8000f6e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f72:	2100      	movs	r1, #0
 8000f74:	e74f      	b.n	8000e16 <__udivmoddi4+0xa2>
 8000f76:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f7a:	0c01      	lsrs	r1, r0, #16
 8000f7c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f80:	b280      	uxth	r0, r0
 8000f82:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f86:	463b      	mov	r3, r7
 8000f88:	4638      	mov	r0, r7
 8000f8a:	463c      	mov	r4, r7
 8000f8c:	46b8      	mov	r8, r7
 8000f8e:	46be      	mov	lr, r7
 8000f90:	2620      	movs	r6, #32
 8000f92:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f96:	eba2 0208 	sub.w	r2, r2, r8
 8000f9a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f9e:	e766      	b.n	8000e6e <__udivmoddi4+0xfa>
 8000fa0:	4601      	mov	r1, r0
 8000fa2:	e718      	b.n	8000dd6 <__udivmoddi4+0x62>
 8000fa4:	4610      	mov	r0, r2
 8000fa6:	e72c      	b.n	8000e02 <__udivmoddi4+0x8e>
 8000fa8:	f1c6 0220 	rsb	r2, r6, #32
 8000fac:	fa2e f302 	lsr.w	r3, lr, r2
 8000fb0:	40b7      	lsls	r7, r6
 8000fb2:	40b1      	lsls	r1, r6
 8000fb4:	fa20 f202 	lsr.w	r2, r0, r2
 8000fb8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000fbc:	430a      	orrs	r2, r1
 8000fbe:	fbb3 f8fe 	udiv	r8, r3, lr
 8000fc2:	b2bc      	uxth	r4, r7
 8000fc4:	fb0e 3318 	mls	r3, lr, r8, r3
 8000fc8:	0c11      	lsrs	r1, r2, #16
 8000fca:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fce:	fb08 f904 	mul.w	r9, r8, r4
 8000fd2:	40b0      	lsls	r0, r6
 8000fd4:	4589      	cmp	r9, r1
 8000fd6:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000fda:	b280      	uxth	r0, r0
 8000fdc:	d93e      	bls.n	800105c <__udivmoddi4+0x2e8>
 8000fde:	1879      	adds	r1, r7, r1
 8000fe0:	f108 3cff 	add.w	ip, r8, #4294967295
 8000fe4:	d201      	bcs.n	8000fea <__udivmoddi4+0x276>
 8000fe6:	4589      	cmp	r9, r1
 8000fe8:	d81f      	bhi.n	800102a <__udivmoddi4+0x2b6>
 8000fea:	eba1 0109 	sub.w	r1, r1, r9
 8000fee:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ff2:	fb09 f804 	mul.w	r8, r9, r4
 8000ff6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000ffa:	b292      	uxth	r2, r2
 8000ffc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8001000:	4542      	cmp	r2, r8
 8001002:	d229      	bcs.n	8001058 <__udivmoddi4+0x2e4>
 8001004:	18ba      	adds	r2, r7, r2
 8001006:	f109 31ff 	add.w	r1, r9, #4294967295
 800100a:	d2c4      	bcs.n	8000f96 <__udivmoddi4+0x222>
 800100c:	4542      	cmp	r2, r8
 800100e:	d2c2      	bcs.n	8000f96 <__udivmoddi4+0x222>
 8001010:	f1a9 0102 	sub.w	r1, r9, #2
 8001014:	443a      	add	r2, r7
 8001016:	e7be      	b.n	8000f96 <__udivmoddi4+0x222>
 8001018:	45f0      	cmp	r8, lr
 800101a:	d29d      	bcs.n	8000f58 <__udivmoddi4+0x1e4>
 800101c:	ebbe 0302 	subs.w	r3, lr, r2
 8001020:	eb6c 0c07 	sbc.w	ip, ip, r7
 8001024:	3801      	subs	r0, #1
 8001026:	46e1      	mov	r9, ip
 8001028:	e796      	b.n	8000f58 <__udivmoddi4+0x1e4>
 800102a:	eba7 0909 	sub.w	r9, r7, r9
 800102e:	4449      	add	r1, r9
 8001030:	f1a8 0c02 	sub.w	ip, r8, #2
 8001034:	fbb1 f9fe 	udiv	r9, r1, lr
 8001038:	fb09 f804 	mul.w	r8, r9, r4
 800103c:	e7db      	b.n	8000ff6 <__udivmoddi4+0x282>
 800103e:	4673      	mov	r3, lr
 8001040:	e77f      	b.n	8000f42 <__udivmoddi4+0x1ce>
 8001042:	4650      	mov	r0, sl
 8001044:	e766      	b.n	8000f14 <__udivmoddi4+0x1a0>
 8001046:	4608      	mov	r0, r1
 8001048:	e6fd      	b.n	8000e46 <__udivmoddi4+0xd2>
 800104a:	443b      	add	r3, r7
 800104c:	3a02      	subs	r2, #2
 800104e:	e733      	b.n	8000eb8 <__udivmoddi4+0x144>
 8001050:	f1ac 0c02 	sub.w	ip, ip, #2
 8001054:	443b      	add	r3, r7
 8001056:	e71c      	b.n	8000e92 <__udivmoddi4+0x11e>
 8001058:	4649      	mov	r1, r9
 800105a:	e79c      	b.n	8000f96 <__udivmoddi4+0x222>
 800105c:	eba1 0109 	sub.w	r1, r1, r9
 8001060:	46c4      	mov	ip, r8
 8001062:	fbb1 f9fe 	udiv	r9, r1, lr
 8001066:	fb09 f804 	mul.w	r8, r9, r4
 800106a:	e7c4      	b.n	8000ff6 <__udivmoddi4+0x282>

0800106c <__aeabi_idiv0>:
 800106c:	4770      	bx	lr
 800106e:	bf00      	nop

08001070 <BleController_I2C_ReadFrame>:
extern I2C_HandleTypeDef hi2c1;



BleI2CStatus_t BleController_I2C_ReadFrame(BleRawFrame_t *frame)
{
 8001070:	b580      	push	{r7, lr}
 8001072:	b086      	sub	sp, #24
 8001074:	af02      	add	r7, sp, #8
 8001076:	6078      	str	r0, [r7, #4]
    if (!frame)
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	2b00      	cmp	r3, #0
 800107c:	d101      	bne.n	8001082 <BleController_I2C_ReadFrame+0x12>
    	return BLE_I2C_ERROR;
 800107e:	2301      	movs	r3, #1
 8001080:	e00a      	b.n	8001098 <BleController_I2C_ReadFrame+0x28>

    HAL_StatusTypeDef st = HAL_I2C_Master_Receive(
 8001082:	2305      	movs	r3, #5
 8001084:	9300      	str	r3, [sp, #0]
 8001086:	230c      	movs	r3, #12
 8001088:	687a      	ldr	r2, [r7, #4]
 800108a:	21aa      	movs	r1, #170	@ 0xaa
 800108c:	4804      	ldr	r0, [pc, #16]	@ (80010a0 <BleController_I2C_ReadFrame+0x30>)
 800108e:	f003 ffef 	bl	8005070 <HAL_I2C_Master_Receive>
 8001092:	4603      	mov	r3, r0
 8001094:	73fb      	strb	r3, [r7, #15]
        (uint8_t *)frame,
        sizeof(BleRawFrame_t),
        BLE_I2C_TIMEOUT_MS
    );

    return st;
 8001096:	7bfb      	ldrb	r3, [r7, #15]
}
 8001098:	4618      	mov	r0, r3
 800109a:	3710      	adds	r7, #16
 800109c:	46bd      	mov	sp, r7
 800109e:	bd80      	pop	{r7, pc}
 80010a0:	20002d98 	.word	0x20002d98

080010a4 <NormalizeAxis>:
#define JOY_DEADZONE   0.1f



static float NormalizeAxis(uint16_t raw)
{
 80010a4:	b480      	push	{r7}
 80010a6:	b085      	sub	sp, #20
 80010a8:	af00      	add	r7, sp, #0
 80010aa:	4603      	mov	r3, r0
 80010ac:	80fb      	strh	r3, [r7, #6]
    float v = ((float)raw - JOY_CENTER) / JOY_SCALE;
 80010ae:	88fb      	ldrh	r3, [r7, #6]
 80010b0:	ee07 3a90 	vmov	s15, r3
 80010b4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80010b8:	ed9f 7a1c 	vldr	s14, [pc, #112]	@ 800112c <NormalizeAxis+0x88>
 80010bc:	ee37 7ac7 	vsub.f32	s14, s15, s14
 80010c0:	eddf 6a1a 	vldr	s13, [pc, #104]	@ 800112c <NormalizeAxis+0x88>
 80010c4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80010c8:	edc7 7a03 	vstr	s15, [r7, #12]

    if (fabsf(v) < JOY_DEADZONE)
 80010cc:	edd7 7a03 	vldr	s15, [r7, #12]
 80010d0:	eef0 7ae7 	vabs.f32	s15, s15
 80010d4:	ed9f 7a16 	vldr	s14, [pc, #88]	@ 8001130 <NormalizeAxis+0x8c>
 80010d8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80010dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010e0:	d502      	bpl.n	80010e8 <NormalizeAxis+0x44>
        v = 0.0f;
 80010e2:	f04f 0300 	mov.w	r3, #0
 80010e6:	60fb      	str	r3, [r7, #12]

    if (v > 1.0f)  v = 1.0f;
 80010e8:	edd7 7a03 	vldr	s15, [r7, #12]
 80010ec:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80010f0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80010f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010f8:	dd02      	ble.n	8001100 <NormalizeAxis+0x5c>
 80010fa:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80010fe:	60fb      	str	r3, [r7, #12]
    if (v < -1.0f) v = -1.0f;
 8001100:	edd7 7a03 	vldr	s15, [r7, #12]
 8001104:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8001108:	eef4 7ac7 	vcmpe.f32	s15, s14
 800110c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001110:	d501      	bpl.n	8001116 <NormalizeAxis+0x72>
 8001112:	4b08      	ldr	r3, [pc, #32]	@ (8001134 <NormalizeAxis+0x90>)
 8001114:	60fb      	str	r3, [r7, #12]

    return v;
 8001116:	68fb      	ldr	r3, [r7, #12]
 8001118:	ee07 3a90 	vmov	s15, r3
}
 800111c:	eeb0 0a67 	vmov.f32	s0, s15
 8001120:	3714      	adds	r7, #20
 8001122:	46bd      	mov	sp, r7
 8001124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001128:	4770      	bx	lr
 800112a:	bf00      	nop
 800112c:	437f0000 	.word	0x437f0000
 8001130:	3dcccccd 	.word	0x3dcccccd
 8001134:	bf800000 	.word	0xbf800000

08001138 <BleController_TaskStep>:
/* ===== API ===== */



void BleController_TaskStep(void)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	b086      	sub	sp, #24
 800113c:	af00      	add	r7, sp, #0
    static BleControllerSnapshot_t snap;
    BleRawFrame_t frame;

    uint32_t now = osKernelGetTickCount();
 800113e:	f00d f945 	bl	800e3cc <osKernelGetTickCount>
 8001142:	6178      	str	r0, [r7, #20]
    snap.task_last_run_ms = now;
 8001144:	4a24      	ldr	r2, [pc, #144]	@ (80011d8 <BleController_TaskStep+0xa0>)
 8001146:	697b      	ldr	r3, [r7, #20]
 8001148:	6013      	str	r3, [r2, #0]

    BleI2CStatus_t st = BleController_I2C_ReadFrame(&frame);
 800114a:	1d3b      	adds	r3, r7, #4
 800114c:	4618      	mov	r0, r3
 800114e:	f7ff ff8f 	bl	8001070 <BleController_I2C_ReadFrame>
 8001152:	4603      	mov	r3, r0
 8001154:	74fb      	strb	r3, [r7, #19]

    if (st == BLE_I2C_COMPLETE)
 8001156:	7cfb      	ldrb	r3, [r7, #19]
 8001158:	2b00      	cmp	r3, #0
 800115a:	d136      	bne.n	80011ca <BleController_TaskStep+0x92>
    {
        snap.data_last_valid_ms = now;
 800115c:	4a1e      	ldr	r2, [pc, #120]	@ (80011d8 <BleController_TaskStep+0xa0>)
 800115e:	697b      	ldr	r3, [r7, #20]
 8001160:	6053      	str	r3, [r2, #4]

        /* Normalizzazione assi joystick A */
        snap.ax_norm = NormalizeAxis(frame.ax);
 8001162:	88bb      	ldrh	r3, [r7, #4]
 8001164:	4618      	mov	r0, r3
 8001166:	f7ff ff9d 	bl	80010a4 <NormalizeAxis>
 800116a:	eef0 7a40 	vmov.f32	s15, s0
 800116e:	4b1a      	ldr	r3, [pc, #104]	@ (80011d8 <BleController_TaskStep+0xa0>)
 8001170:	edc3 7a02 	vstr	s15, [r3, #8]
        snap.ay_norm = NormalizeAxis(frame.ay);
 8001174:	88fb      	ldrh	r3, [r7, #6]
 8001176:	4618      	mov	r0, r3
 8001178:	f7ff ff94 	bl	80010a4 <NormalizeAxis>
 800117c:	eef0 7a40 	vmov.f32	s15, s0
 8001180:	4b15      	ldr	r3, [pc, #84]	@ (80011d8 <BleController_TaskStep+0xa0>)
 8001182:	edc3 7a03 	vstr	s15, [r3, #12]

        snap.bx_norm = NormalizeAxis(frame.bx);
 8001186:	f8b7 3009 	ldrh.w	r3, [r7, #9]
 800118a:	b29b      	uxth	r3, r3
 800118c:	4618      	mov	r0, r3
 800118e:	f7ff ff89 	bl	80010a4 <NormalizeAxis>
 8001192:	eef0 7a40 	vmov.f32	s15, s0
 8001196:	4b10      	ldr	r3, [pc, #64]	@ (80011d8 <BleController_TaskStep+0xa0>)
 8001198:	edc3 7a04 	vstr	s15, [r3, #16]
        snap.by_norm = NormalizeAxis(frame.by);
 800119c:	f8b7 300b 	ldrh.w	r3, [r7, #11]
 80011a0:	b29b      	uxth	r3, r3
 80011a2:	4618      	mov	r0, r3
 80011a4:	f7ff ff7e 	bl	80010a4 <NormalizeAxis>
 80011a8:	eef0 7a40 	vmov.f32	s15, s0
 80011ac:	4b0a      	ldr	r3, [pc, #40]	@ (80011d8 <BleController_TaskStep+0xa0>)
 80011ae:	edc3 7a05 	vstr	s15, [r3, #20]


        /* Pulsanti */
        snap.a_btn = frame.a_btn;
 80011b2:	7a3a      	ldrb	r2, [r7, #8]
 80011b4:	4b08      	ldr	r3, [pc, #32]	@ (80011d8 <BleController_TaskStep+0xa0>)
 80011b6:	761a      	strb	r2, [r3, #24]
        snap.b_btn = frame.b_btn;
 80011b8:	7b7a      	ldrb	r2, [r7, #13]
 80011ba:	4b07      	ldr	r3, [pc, #28]	@ (80011d8 <BleController_TaskStep+0xa0>)
 80011bc:	765a      	strb	r2, [r3, #25]
        snap.btn1  = frame.btn1;
 80011be:	7bba      	ldrb	r2, [r7, #14]
 80011c0:	4b05      	ldr	r3, [pc, #20]	@ (80011d8 <BleController_TaskStep+0xa0>)
 80011c2:	769a      	strb	r2, [r3, #26]
        snap.btn2  = frame.btn2;
 80011c4:	7bfa      	ldrb	r2, [r7, #15]
 80011c6:	4b04      	ldr	r3, [pc, #16]	@ (80011d8 <BleController_TaskStep+0xa0>)
 80011c8:	76da      	strb	r2, [r3, #27]
    }

    BleControllerSnapshot_Write(&snap);
 80011ca:	4803      	ldr	r0, [pc, #12]	@ (80011d8 <BleController_TaskStep+0xa0>)
 80011cc:	f002 fcb2 	bl	8003b34 <BleControllerSnapshot_Write>
}
 80011d0:	bf00      	nop
 80011d2:	3718      	adds	r7, #24
 80011d4:	46bd      	mov	sp, r7
 80011d6:	bd80      	pop	{r7, pc}
 80011d8:	200001fc 	.word	0x200001fc

080011dc <MPU6050_CalcGyroBias>:
static float yaw_deg = 0.0f;
static float gyro_z_dps = 0.0f;


static void MPU6050_CalcGyroBias(void)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	b088      	sub	sp, #32
 80011e0:	af04      	add	r7, sp, #16
    float sum = 0.0f;
 80011e2:	f04f 0300 	mov.w	r3, #0
 80011e6:	60fb      	str	r3, [r7, #12]
    uint8_t buf[2];

    for (int i = 0; i < 500; i++)
 80011e8:	2300      	movs	r3, #0
 80011ea:	60bb      	str	r3, [r7, #8]
 80011ec:	e02c      	b.n	8001248 <MPU6050_CalcGyroBias+0x6c>
    {
        if (HAL_I2C_Mem_Read(&hi2c3, MPU6050_ADDR,
 80011ee:	230a      	movs	r3, #10
 80011f0:	9302      	str	r3, [sp, #8]
 80011f2:	2302      	movs	r3, #2
 80011f4:	9301      	str	r3, [sp, #4]
 80011f6:	1d3b      	adds	r3, r7, #4
 80011f8:	9300      	str	r3, [sp, #0]
 80011fa:	2301      	movs	r3, #1
 80011fc:	2247      	movs	r2, #71	@ 0x47
 80011fe:	21d0      	movs	r1, #208	@ 0xd0
 8001200:	481a      	ldr	r0, [pc, #104]	@ (800126c <MPU6050_CalcGyroBias+0x90>)
 8001202:	f004 f93f 	bl	8005484 <HAL_I2C_Mem_Read>
 8001206:	4603      	mov	r3, r0
 8001208:	2b00      	cmp	r3, #0
 800120a:	d117      	bne.n	800123c <MPU6050_CalcGyroBias+0x60>
                             MPU6050_GYRO_ZOUT_H,
                             1, buf, 2, 10) == HAL_OK)
        {
            int16_t raw = (int16_t)(buf[0] << 8 | buf[1]);
 800120c:	793b      	ldrb	r3, [r7, #4]
 800120e:	b21b      	sxth	r3, r3
 8001210:	021b      	lsls	r3, r3, #8
 8001212:	b21a      	sxth	r2, r3
 8001214:	797b      	ldrb	r3, [r7, #5]
 8001216:	b21b      	sxth	r3, r3
 8001218:	4313      	orrs	r3, r2
 800121a:	80fb      	strh	r3, [r7, #6]
            sum += (float)raw / MPU6050_GYRO_SENS_250DPS;
 800121c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001220:	ee07 3a90 	vmov	s15, r3
 8001224:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001228:	eddf 6a11 	vldr	s13, [pc, #68]	@ 8001270 <MPU6050_CalcGyroBias+0x94>
 800122c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001230:	ed97 7a03 	vldr	s14, [r7, #12]
 8001234:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001238:	edc7 7a03 	vstr	s15, [r7, #12]
        }
        osDelay(2);
 800123c:	2002      	movs	r0, #2
 800123e:	f00d f96c 	bl	800e51a <osDelay>
    for (int i = 0; i < 500; i++)
 8001242:	68bb      	ldr	r3, [r7, #8]
 8001244:	3301      	adds	r3, #1
 8001246:	60bb      	str	r3, [r7, #8]
 8001248:	68bb      	ldr	r3, [r7, #8]
 800124a:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800124e:	dbce      	blt.n	80011ee <MPU6050_CalcGyroBias+0x12>
    }

    gz_bias = sum / 500.0f;
 8001250:	ed97 7a03 	vldr	s14, [r7, #12]
 8001254:	eddf 6a07 	vldr	s13, [pc, #28]	@ 8001274 <MPU6050_CalcGyroBias+0x98>
 8001258:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800125c:	4b06      	ldr	r3, [pc, #24]	@ (8001278 <MPU6050_CalcGyroBias+0x9c>)
 800125e:	edc3 7a00 	vstr	s15, [r3]
}
 8001262:	bf00      	nop
 8001264:	3710      	adds	r7, #16
 8001266:	46bd      	mov	sp, r7
 8001268:	bd80      	pop	{r7, pc}
 800126a:	bf00      	nop
 800126c:	20002dec 	.word	0x20002dec
 8001270:	43030000 	.word	0x43030000
 8001274:	43fa0000 	.word	0x43fa0000
 8001278:	20000254 	.word	0x20000254

0800127c <MPU6050_UpdateYaw>:




static void MPU6050_UpdateYaw(float Ts)
{
 800127c:	b480      	push	{r7}
 800127e:	b085      	sub	sp, #20
 8001280:	af00      	add	r7, sp, #0
 8001282:	ed87 0a01 	vstr	s0, [r7, #4]
    float gz = gyro_dps[2];
 8001286:	4b24      	ldr	r3, [pc, #144]	@ (8001318 <MPU6050_UpdateYaw+0x9c>)
 8001288:	689b      	ldr	r3, [r3, #8]
 800128a:	60fb      	str	r3, [r7, #12]

    /* === Deadband === */
    if (fabsf(gz) > 0.3f) {
 800128c:	edd7 7a03 	vldr	s15, [r7, #12]
 8001290:	eef0 7ae7 	vabs.f32	s15, s15
 8001294:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 800131c <MPU6050_UpdateYaw+0xa0>
 8001298:	eef4 7ac7 	vcmpe.f32	s15, s14
 800129c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012a0:	dd0d      	ble.n	80012be <MPU6050_UpdateYaw+0x42>
        yaw_deg += gz * Ts;
 80012a2:	ed97 7a03 	vldr	s14, [r7, #12]
 80012a6:	edd7 7a01 	vldr	s15, [r7, #4]
 80012aa:	ee27 7a27 	vmul.f32	s14, s14, s15
 80012ae:	4b1c      	ldr	r3, [pc, #112]	@ (8001320 <MPU6050_UpdateYaw+0xa4>)
 80012b0:	edd3 7a00 	vldr	s15, [r3]
 80012b4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80012b8:	4b19      	ldr	r3, [pc, #100]	@ (8001320 <MPU6050_UpdateYaw+0xa4>)
 80012ba:	edc3 7a00 	vstr	s15, [r3]
    }

    if (yaw_deg >= 360.0f) yaw_deg -= 360.0f;
 80012be:	4b18      	ldr	r3, [pc, #96]	@ (8001320 <MPU6050_UpdateYaw+0xa4>)
 80012c0:	edd3 7a00 	vldr	s15, [r3]
 80012c4:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 8001324 <MPU6050_UpdateYaw+0xa8>
 80012c8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80012cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012d0:	db09      	blt.n	80012e6 <MPU6050_UpdateYaw+0x6a>
 80012d2:	4b13      	ldr	r3, [pc, #76]	@ (8001320 <MPU6050_UpdateYaw+0xa4>)
 80012d4:	edd3 7a00 	vldr	s15, [r3]
 80012d8:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 8001324 <MPU6050_UpdateYaw+0xa8>
 80012dc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80012e0:	4b0f      	ldr	r3, [pc, #60]	@ (8001320 <MPU6050_UpdateYaw+0xa4>)
 80012e2:	edc3 7a00 	vstr	s15, [r3]
    if (yaw_deg < 0.0f)    yaw_deg += 360.0f;
 80012e6:	4b0e      	ldr	r3, [pc, #56]	@ (8001320 <MPU6050_UpdateYaw+0xa4>)
 80012e8:	edd3 7a00 	vldr	s15, [r3]
 80012ec:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80012f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012f4:	d400      	bmi.n	80012f8 <MPU6050_UpdateYaw+0x7c>
}
 80012f6:	e009      	b.n	800130c <MPU6050_UpdateYaw+0x90>
    if (yaw_deg < 0.0f)    yaw_deg += 360.0f;
 80012f8:	4b09      	ldr	r3, [pc, #36]	@ (8001320 <MPU6050_UpdateYaw+0xa4>)
 80012fa:	edd3 7a00 	vldr	s15, [r3]
 80012fe:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 8001324 <MPU6050_UpdateYaw+0xa8>
 8001302:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001306:	4b06      	ldr	r3, [pc, #24]	@ (8001320 <MPU6050_UpdateYaw+0xa4>)
 8001308:	edc3 7a00 	vstr	s15, [r3]
}
 800130c:	bf00      	nop
 800130e:	3714      	adds	r7, #20
 8001310:	46bd      	mov	sp, r7
 8001312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001316:	4770      	bx	lr
 8001318:	20000244 	.word	0x20000244
 800131c:	3e99999a 	.word	0x3e99999a
 8001320:	20000258 	.word	0x20000258
 8001324:	43b40000 	.word	0x43b40000

08001328 <IMU_I2C_Parse>:




static void IMU_I2C_Parse(void)
{
 8001328:	b480      	push	{r7}
 800132a:	b083      	sub	sp, #12
 800132c:	af00      	add	r7, sp, #0
    const uint8_t *buf = imu_rx_buf;
 800132e:	4b6b      	ldr	r3, [pc, #428]	@ (80014dc <IMU_I2C_Parse+0x1b4>)
 8001330:	607b      	str	r3, [r7, #4]

    accel_raw[0] = (int16_t)(buf[0] << 8 | buf[1]);
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	781b      	ldrb	r3, [r3, #0]
 8001336:	b21b      	sxth	r3, r3
 8001338:	021b      	lsls	r3, r3, #8
 800133a:	b21a      	sxth	r2, r3
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	3301      	adds	r3, #1
 8001340:	781b      	ldrb	r3, [r3, #0]
 8001342:	b21b      	sxth	r3, r3
 8001344:	4313      	orrs	r3, r2
 8001346:	b21a      	sxth	r2, r3
 8001348:	4b65      	ldr	r3, [pc, #404]	@ (80014e0 <IMU_I2C_Parse+0x1b8>)
 800134a:	801a      	strh	r2, [r3, #0]
    accel_raw[1] = (int16_t)(buf[2] << 8 | buf[3]);
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	3302      	adds	r3, #2
 8001350:	781b      	ldrb	r3, [r3, #0]
 8001352:	b21b      	sxth	r3, r3
 8001354:	021b      	lsls	r3, r3, #8
 8001356:	b21a      	sxth	r2, r3
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	3303      	adds	r3, #3
 800135c:	781b      	ldrb	r3, [r3, #0]
 800135e:	b21b      	sxth	r3, r3
 8001360:	4313      	orrs	r3, r2
 8001362:	b21a      	sxth	r2, r3
 8001364:	4b5e      	ldr	r3, [pc, #376]	@ (80014e0 <IMU_I2C_Parse+0x1b8>)
 8001366:	805a      	strh	r2, [r3, #2]
    accel_raw[2] = (int16_t)(buf[4] << 8 | buf[5]);
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	3304      	adds	r3, #4
 800136c:	781b      	ldrb	r3, [r3, #0]
 800136e:	b21b      	sxth	r3, r3
 8001370:	021b      	lsls	r3, r3, #8
 8001372:	b21a      	sxth	r2, r3
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	3305      	adds	r3, #5
 8001378:	781b      	ldrb	r3, [r3, #0]
 800137a:	b21b      	sxth	r3, r3
 800137c:	4313      	orrs	r3, r2
 800137e:	b21a      	sxth	r2, r3
 8001380:	4b57      	ldr	r3, [pc, #348]	@ (80014e0 <IMU_I2C_Parse+0x1b8>)
 8001382:	809a      	strh	r2, [r3, #4]

    accel_g[0] = accel_raw[0] / MPU6050_ACCEL_SENS_2G;
 8001384:	4b56      	ldr	r3, [pc, #344]	@ (80014e0 <IMU_I2C_Parse+0x1b8>)
 8001386:	f9b3 3000 	ldrsh.w	r3, [r3]
 800138a:	ee07 3a90 	vmov	s15, r3
 800138e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001392:	eddf 6a54 	vldr	s13, [pc, #336]	@ 80014e4 <IMU_I2C_Parse+0x1bc>
 8001396:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800139a:	4b53      	ldr	r3, [pc, #332]	@ (80014e8 <IMU_I2C_Parse+0x1c0>)
 800139c:	edc3 7a00 	vstr	s15, [r3]
    accel_g[1] = accel_raw[1] / MPU6050_ACCEL_SENS_2G;
 80013a0:	4b4f      	ldr	r3, [pc, #316]	@ (80014e0 <IMU_I2C_Parse+0x1b8>)
 80013a2:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80013a6:	ee07 3a90 	vmov	s15, r3
 80013aa:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80013ae:	eddf 6a4d 	vldr	s13, [pc, #308]	@ 80014e4 <IMU_I2C_Parse+0x1bc>
 80013b2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80013b6:	4b4c      	ldr	r3, [pc, #304]	@ (80014e8 <IMU_I2C_Parse+0x1c0>)
 80013b8:	edc3 7a01 	vstr	s15, [r3, #4]
    accel_g[2] = accel_raw[2] / MPU6050_ACCEL_SENS_2G;
 80013bc:	4b48      	ldr	r3, [pc, #288]	@ (80014e0 <IMU_I2C_Parse+0x1b8>)
 80013be:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80013c2:	ee07 3a90 	vmov	s15, r3
 80013c6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80013ca:	eddf 6a46 	vldr	s13, [pc, #280]	@ 80014e4 <IMU_I2C_Parse+0x1bc>
 80013ce:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80013d2:	4b45      	ldr	r3, [pc, #276]	@ (80014e8 <IMU_I2C_Parse+0x1c0>)
 80013d4:	edc3 7a02 	vstr	s15, [r3, #8]

    temp_raw = (int16_t)(buf[6] << 8 | buf[7]);
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	3306      	adds	r3, #6
 80013dc:	781b      	ldrb	r3, [r3, #0]
 80013de:	b21b      	sxth	r3, r3
 80013e0:	021b      	lsls	r3, r3, #8
 80013e2:	b21a      	sxth	r2, r3
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	3307      	adds	r3, #7
 80013e8:	781b      	ldrb	r3, [r3, #0]
 80013ea:	b21b      	sxth	r3, r3
 80013ec:	4313      	orrs	r3, r2
 80013ee:	b21a      	sxth	r2, r3
 80013f0:	4b3e      	ldr	r3, [pc, #248]	@ (80014ec <IMU_I2C_Parse+0x1c4>)
 80013f2:	801a      	strh	r2, [r3, #0]
    temperature_degC = (temp_raw / 340.0f) + 36.53f;
 80013f4:	4b3d      	ldr	r3, [pc, #244]	@ (80014ec <IMU_I2C_Parse+0x1c4>)
 80013f6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80013fa:	ee07 3a90 	vmov	s15, r3
 80013fe:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001402:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 80014f0 <IMU_I2C_Parse+0x1c8>
 8001406:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800140a:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 80014f4 <IMU_I2C_Parse+0x1cc>
 800140e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001412:	4b39      	ldr	r3, [pc, #228]	@ (80014f8 <IMU_I2C_Parse+0x1d0>)
 8001414:	edc3 7a00 	vstr	s15, [r3]

    gyro_raw[0] = (int16_t)(buf[8]  << 8 | buf[9]);
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	3308      	adds	r3, #8
 800141c:	781b      	ldrb	r3, [r3, #0]
 800141e:	b21b      	sxth	r3, r3
 8001420:	021b      	lsls	r3, r3, #8
 8001422:	b21a      	sxth	r2, r3
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	3309      	adds	r3, #9
 8001428:	781b      	ldrb	r3, [r3, #0]
 800142a:	b21b      	sxth	r3, r3
 800142c:	4313      	orrs	r3, r2
 800142e:	b21a      	sxth	r2, r3
 8001430:	4b32      	ldr	r3, [pc, #200]	@ (80014fc <IMU_I2C_Parse+0x1d4>)
 8001432:	801a      	strh	r2, [r3, #0]
    gyro_raw[1] = (int16_t)(buf[10] << 8 | buf[11]);
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	330a      	adds	r3, #10
 8001438:	781b      	ldrb	r3, [r3, #0]
 800143a:	b21b      	sxth	r3, r3
 800143c:	021b      	lsls	r3, r3, #8
 800143e:	b21a      	sxth	r2, r3
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	330b      	adds	r3, #11
 8001444:	781b      	ldrb	r3, [r3, #0]
 8001446:	b21b      	sxth	r3, r3
 8001448:	4313      	orrs	r3, r2
 800144a:	b21a      	sxth	r2, r3
 800144c:	4b2b      	ldr	r3, [pc, #172]	@ (80014fc <IMU_I2C_Parse+0x1d4>)
 800144e:	805a      	strh	r2, [r3, #2]
    gyro_raw[2] = (int16_t)(buf[12] << 8 | buf[13]);
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	330c      	adds	r3, #12
 8001454:	781b      	ldrb	r3, [r3, #0]
 8001456:	b21b      	sxth	r3, r3
 8001458:	021b      	lsls	r3, r3, #8
 800145a:	b21a      	sxth	r2, r3
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	330d      	adds	r3, #13
 8001460:	781b      	ldrb	r3, [r3, #0]
 8001462:	b21b      	sxth	r3, r3
 8001464:	4313      	orrs	r3, r2
 8001466:	b21a      	sxth	r2, r3
 8001468:	4b24      	ldr	r3, [pc, #144]	@ (80014fc <IMU_I2C_Parse+0x1d4>)
 800146a:	809a      	strh	r2, [r3, #4]

    gyro_dps[0] = gyro_raw[0] / MPU6050_GYRO_SENS_250DPS;
 800146c:	4b23      	ldr	r3, [pc, #140]	@ (80014fc <IMU_I2C_Parse+0x1d4>)
 800146e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001472:	ee07 3a90 	vmov	s15, r3
 8001476:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800147a:	eddf 6a21 	vldr	s13, [pc, #132]	@ 8001500 <IMU_I2C_Parse+0x1d8>
 800147e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001482:	4b20      	ldr	r3, [pc, #128]	@ (8001504 <IMU_I2C_Parse+0x1dc>)
 8001484:	edc3 7a00 	vstr	s15, [r3]
    gyro_dps[1] = gyro_raw[1] / MPU6050_GYRO_SENS_250DPS;
 8001488:	4b1c      	ldr	r3, [pc, #112]	@ (80014fc <IMU_I2C_Parse+0x1d4>)
 800148a:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800148e:	ee07 3a90 	vmov	s15, r3
 8001492:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001496:	eddf 6a1a 	vldr	s13, [pc, #104]	@ 8001500 <IMU_I2C_Parse+0x1d8>
 800149a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800149e:	4b19      	ldr	r3, [pc, #100]	@ (8001504 <IMU_I2C_Parse+0x1dc>)
 80014a0:	edc3 7a01 	vstr	s15, [r3, #4]
    gyro_dps[2] = - (gyro_raw[2] / MPU6050_GYRO_SENS_250DPS - gz_bias);
 80014a4:	4b15      	ldr	r3, [pc, #84]	@ (80014fc <IMU_I2C_Parse+0x1d4>)
 80014a6:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80014aa:	ee07 3a90 	vmov	s15, r3
 80014ae:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80014b2:	eddf 6a13 	vldr	s13, [pc, #76]	@ 8001500 <IMU_I2C_Parse+0x1d8>
 80014b6:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80014ba:	4b13      	ldr	r3, [pc, #76]	@ (8001508 <IMU_I2C_Parse+0x1e0>)
 80014bc:	edd3 7a00 	vldr	s15, [r3]
 80014c0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80014c4:	eef1 7a67 	vneg.f32	s15, s15
 80014c8:	4b0e      	ldr	r3, [pc, #56]	@ (8001504 <IMU_I2C_Parse+0x1dc>)
 80014ca:	edc3 7a02 	vstr	s15, [r3, #8]
}
 80014ce:	bf00      	nop
 80014d0:	370c      	adds	r7, #12
 80014d2:	46bd      	mov	sp, r7
 80014d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d8:	4770      	bx	lr
 80014da:	bf00      	nop
 80014dc:	20000218 	.word	0x20000218
 80014e0:	20000228 	.word	0x20000228
 80014e4:	46800000 	.word	0x46800000
 80014e8:	20000238 	.word	0x20000238
 80014ec:	20000236 	.word	0x20000236
 80014f0:	43aa0000 	.word	0x43aa0000
 80014f4:	42121eb8 	.word	0x42121eb8
 80014f8:	20000250 	.word	0x20000250
 80014fc:	20000230 	.word	0x20000230
 8001500:	43030000 	.word	0x43030000
 8001504:	20000244 	.word	0x20000244
 8001508:	20000254 	.word	0x20000254

0800150c <IMU_I2C_ReadBlocking>:




IMUI2CStatus_t IMU_I2C_ReadBlocking(void)
{
 800150c:	b580      	push	{r7, lr}
 800150e:	b086      	sub	sp, #24
 8001510:	af04      	add	r7, sp, #16

    HAL_StatusTypeDef st =
        HAL_I2C_Mem_Read(&hi2c3,
 8001512:	230a      	movs	r3, #10
 8001514:	9302      	str	r3, [sp, #8]
 8001516:	230e      	movs	r3, #14
 8001518:	9301      	str	r3, [sp, #4]
 800151a:	4b0c      	ldr	r3, [pc, #48]	@ (800154c <IMU_I2C_ReadBlocking+0x40>)
 800151c:	9300      	str	r3, [sp, #0]
 800151e:	2301      	movs	r3, #1
 8001520:	223b      	movs	r2, #59	@ 0x3b
 8001522:	21d0      	movs	r1, #208	@ 0xd0
 8001524:	480a      	ldr	r0, [pc, #40]	@ (8001550 <IMU_I2C_ReadBlocking+0x44>)
 8001526:	f003 ffad 	bl	8005484 <HAL_I2C_Mem_Read>
 800152a:	4603      	mov	r3, r0
 800152c:	71fb      	strb	r3, [r7, #7]
                         1,
                         imu_rx_buf,
                         14,
                         10);

    if (st == HAL_OK){
 800152e:	79fb      	ldrb	r3, [r7, #7]
 8001530:	2b00      	cmp	r3, #0
 8001532:	d105      	bne.n	8001540 <IMU_I2C_ReadBlocking+0x34>
    	IMU_I2C_Parse();
 8001534:	f7ff fef8 	bl	8001328 <IMU_I2C_Parse>
    	MPU6050_UpdateYaw(0.02f);
 8001538:	ed9f 0a06 	vldr	s0, [pc, #24]	@ 8001554 <IMU_I2C_ReadBlocking+0x48>
 800153c:	f7ff fe9e 	bl	800127c <MPU6050_UpdateYaw>
    }


    return st;
 8001540:	79fb      	ldrb	r3, [r7, #7]
}
 8001542:	4618      	mov	r0, r3
 8001544:	3708      	adds	r7, #8
 8001546:	46bd      	mov	sp, r7
 8001548:	bd80      	pop	{r7, pc}
 800154a:	bf00      	nop
 800154c:	20000218 	.word	0x20000218
 8001550:	20002dec 	.word	0x20002dec
 8001554:	3ca3d70a 	.word	0x3ca3d70a

08001558 <IMU_I2C_Init>:



IMUI2CStatus_t IMU_I2C_Init(void)
{
 8001558:	b580      	push	{r7, lr}
 800155a:	b086      	sub	sp, #24
 800155c:	af04      	add	r7, sp, #16
	//uint8_t
    uint8_t who_am_i = 0;
 800155e:	2300      	movs	r3, #0
 8001560:	71fb      	strb	r3, [r7, #7]
    uint8_t data;


    if (HAL_I2C_Mem_Read(&hi2c3, MPU6050_ADDR,
 8001562:	230a      	movs	r3, #10
 8001564:	9302      	str	r3, [sp, #8]
 8001566:	2301      	movs	r3, #1
 8001568:	9301      	str	r3, [sp, #4]
 800156a:	1dfb      	adds	r3, r7, #7
 800156c:	9300      	str	r3, [sp, #0]
 800156e:	2301      	movs	r3, #1
 8001570:	2275      	movs	r2, #117	@ 0x75
 8001572:	21d0      	movs	r1, #208	@ 0xd0
 8001574:	4825      	ldr	r0, [pc, #148]	@ (800160c <IMU_I2C_Init+0xb4>)
 8001576:	f003 ff85 	bl	8005484 <HAL_I2C_Mem_Read>
 800157a:	4603      	mov	r3, r0
 800157c:	2b00      	cmp	r3, #0
 800157e:	d001      	beq.n	8001584 <IMU_I2C_Init+0x2c>
                         MPU6050_WHO_AM_I, 1,
                         &who_am_i, 1, 10) != HAL_OK)
    {
    	return IMU_I2C_ERROR;
 8001580:	2301      	movs	r3, #1
 8001582:	e03f      	b.n	8001604 <IMU_I2C_Init+0xac>

    }

    //dovrebbe essere 0x68 ma legge 112 = 0x70
    if (who_am_i != 0x70)
 8001584:	79fb      	ldrb	r3, [r7, #7]
 8001586:	2b70      	cmp	r3, #112	@ 0x70
 8001588:	d001      	beq.n	800158e <IMU_I2C_Init+0x36>
    {
    	return IMU_I2C_ERROR;
 800158a:	2301      	movs	r3, #1
 800158c:	e03a      	b.n	8001604 <IMU_I2C_Init+0xac>
    }

    // Wake up device
    data = 0x00;
 800158e:	2300      	movs	r3, #0
 8001590:	71bb      	strb	r3, [r7, #6]
    HAL_I2C_Mem_Write(&hi2c3, MPU6050_ADDR,
 8001592:	230a      	movs	r3, #10
 8001594:	9302      	str	r3, [sp, #8]
 8001596:	2301      	movs	r3, #1
 8001598:	9301      	str	r3, [sp, #4]
 800159a:	1dbb      	adds	r3, r7, #6
 800159c:	9300      	str	r3, [sp, #0]
 800159e:	2301      	movs	r3, #1
 80015a0:	226b      	movs	r2, #107	@ 0x6b
 80015a2:	21d0      	movs	r1, #208	@ 0xd0
 80015a4:	4819      	ldr	r0, [pc, #100]	@ (800160c <IMU_I2C_Init+0xb4>)
 80015a6:	f003 fe59 	bl	800525c <HAL_I2C_Mem_Write>
                      MPU6050_PWR_MGMT_1, 1,
                      &data, 1, 10);

    // Sample rate = 1 kHz
    data = 0x07;
 80015aa:	2307      	movs	r3, #7
 80015ac:	71bb      	strb	r3, [r7, #6]
    HAL_I2C_Mem_Write(&hi2c3, MPU6050_ADDR,
 80015ae:	230a      	movs	r3, #10
 80015b0:	9302      	str	r3, [sp, #8]
 80015b2:	2301      	movs	r3, #1
 80015b4:	9301      	str	r3, [sp, #4]
 80015b6:	1dbb      	adds	r3, r7, #6
 80015b8:	9300      	str	r3, [sp, #0]
 80015ba:	2301      	movs	r3, #1
 80015bc:	2219      	movs	r2, #25
 80015be:	21d0      	movs	r1, #208	@ 0xd0
 80015c0:	4812      	ldr	r0, [pc, #72]	@ (800160c <IMU_I2C_Init+0xb4>)
 80015c2:	f003 fe4b 	bl	800525c <HAL_I2C_Mem_Write>
                      MPU6050_SMPLRT_DIV, 1,
                      &data, 1, 10);

    // Accel 2g
    data = 0x00;
 80015c6:	2300      	movs	r3, #0
 80015c8:	71bb      	strb	r3, [r7, #6]
    HAL_I2C_Mem_Write(&hi2c3, MPU6050_ADDR,
 80015ca:	230a      	movs	r3, #10
 80015cc:	9302      	str	r3, [sp, #8]
 80015ce:	2301      	movs	r3, #1
 80015d0:	9301      	str	r3, [sp, #4]
 80015d2:	1dbb      	adds	r3, r7, #6
 80015d4:	9300      	str	r3, [sp, #0]
 80015d6:	2301      	movs	r3, #1
 80015d8:	221c      	movs	r2, #28
 80015da:	21d0      	movs	r1, #208	@ 0xd0
 80015dc:	480b      	ldr	r0, [pc, #44]	@ (800160c <IMU_I2C_Init+0xb4>)
 80015de:	f003 fe3d 	bl	800525c <HAL_I2C_Mem_Write>
                      MPU6050_ACCEL_CONFIG, 1,
                      &data, 1, 10);

    // Gyro 250 dps
    data = 0x00;
 80015e2:	2300      	movs	r3, #0
 80015e4:	71bb      	strb	r3, [r7, #6]
    HAL_I2C_Mem_Write(&hi2c3, MPU6050_ADDR,
 80015e6:	230a      	movs	r3, #10
 80015e8:	9302      	str	r3, [sp, #8]
 80015ea:	2301      	movs	r3, #1
 80015ec:	9301      	str	r3, [sp, #4]
 80015ee:	1dbb      	adds	r3, r7, #6
 80015f0:	9300      	str	r3, [sp, #0]
 80015f2:	2301      	movs	r3, #1
 80015f4:	221b      	movs	r2, #27
 80015f6:	21d0      	movs	r1, #208	@ 0xd0
 80015f8:	4804      	ldr	r0, [pc, #16]	@ (800160c <IMU_I2C_Init+0xb4>)
 80015fa:	f003 fe2f 	bl	800525c <HAL_I2C_Mem_Write>
                      MPU6050_GYRO_CONFIG, 1,
                      &data, 1, 10);



    MPU6050_CalcGyroBias();
 80015fe:	f7ff fded 	bl	80011dc <MPU6050_CalcGyroBias>

    return IMU_I2C_COMPLETE;
 8001602:	2300      	movs	r3, #0
}
 8001604:	4618      	mov	r0, r3
 8001606:	3708      	adds	r7, #8
 8001608:	46bd      	mov	sp, r7
 800160a:	bd80      	pop	{r7, pc}
 800160c:	20002dec 	.word	0x20002dec

08001610 <IMU_I2C_GetAccel>:


/* ================= GETTERS ================= */

void IMU_I2C_GetAccel(float *ax_g, float *ay_g, float *az_g)
{
 8001610:	b480      	push	{r7}
 8001612:	b085      	sub	sp, #20
 8001614:	af00      	add	r7, sp, #0
 8001616:	60f8      	str	r0, [r7, #12]
 8001618:	60b9      	str	r1, [r7, #8]
 800161a:	607a      	str	r2, [r7, #4]
    if (ax_g) *ax_g = accel_g[0];
 800161c:	68fb      	ldr	r3, [r7, #12]
 800161e:	2b00      	cmp	r3, #0
 8001620:	d003      	beq.n	800162a <IMU_I2C_GetAccel+0x1a>
 8001622:	4b0c      	ldr	r3, [pc, #48]	@ (8001654 <IMU_I2C_GetAccel+0x44>)
 8001624:	681a      	ldr	r2, [r3, #0]
 8001626:	68fb      	ldr	r3, [r7, #12]
 8001628:	601a      	str	r2, [r3, #0]
    if (ay_g) *ay_g = accel_g[1];
 800162a:	68bb      	ldr	r3, [r7, #8]
 800162c:	2b00      	cmp	r3, #0
 800162e:	d003      	beq.n	8001638 <IMU_I2C_GetAccel+0x28>
 8001630:	4b08      	ldr	r3, [pc, #32]	@ (8001654 <IMU_I2C_GetAccel+0x44>)
 8001632:	685a      	ldr	r2, [r3, #4]
 8001634:	68bb      	ldr	r3, [r7, #8]
 8001636:	601a      	str	r2, [r3, #0]
    if (az_g) *az_g = accel_g[2];
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	2b00      	cmp	r3, #0
 800163c:	d003      	beq.n	8001646 <IMU_I2C_GetAccel+0x36>
 800163e:	4b05      	ldr	r3, [pc, #20]	@ (8001654 <IMU_I2C_GetAccel+0x44>)
 8001640:	689a      	ldr	r2, [r3, #8]
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	601a      	str	r2, [r3, #0]
}
 8001646:	bf00      	nop
 8001648:	3714      	adds	r7, #20
 800164a:	46bd      	mov	sp, r7
 800164c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001650:	4770      	bx	lr
 8001652:	bf00      	nop
 8001654:	20000238 	.word	0x20000238

08001658 <IMU_I2C_GetGyro>:

void IMU_I2C_GetGyro(float *gx_dps, float *gy_dps, float *gz_dps)
{
 8001658:	b480      	push	{r7}
 800165a:	b085      	sub	sp, #20
 800165c:	af00      	add	r7, sp, #0
 800165e:	60f8      	str	r0, [r7, #12]
 8001660:	60b9      	str	r1, [r7, #8]
 8001662:	607a      	str	r2, [r7, #4]
    if (gx_dps) *gx_dps = gyro_dps[0];
 8001664:	68fb      	ldr	r3, [r7, #12]
 8001666:	2b00      	cmp	r3, #0
 8001668:	d003      	beq.n	8001672 <IMU_I2C_GetGyro+0x1a>
 800166a:	4b0c      	ldr	r3, [pc, #48]	@ (800169c <IMU_I2C_GetGyro+0x44>)
 800166c:	681a      	ldr	r2, [r3, #0]
 800166e:	68fb      	ldr	r3, [r7, #12]
 8001670:	601a      	str	r2, [r3, #0]
    if (gy_dps) *gy_dps = gyro_dps[1];
 8001672:	68bb      	ldr	r3, [r7, #8]
 8001674:	2b00      	cmp	r3, #0
 8001676:	d003      	beq.n	8001680 <IMU_I2C_GetGyro+0x28>
 8001678:	4b08      	ldr	r3, [pc, #32]	@ (800169c <IMU_I2C_GetGyro+0x44>)
 800167a:	685a      	ldr	r2, [r3, #4]
 800167c:	68bb      	ldr	r3, [r7, #8]
 800167e:	601a      	str	r2, [r3, #0]
    if (gz_dps) *gz_dps = gyro_dps[2];
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	2b00      	cmp	r3, #0
 8001684:	d003      	beq.n	800168e <IMU_I2C_GetGyro+0x36>
 8001686:	4b05      	ldr	r3, [pc, #20]	@ (800169c <IMU_I2C_GetGyro+0x44>)
 8001688:	689a      	ldr	r2, [r3, #8]
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	601a      	str	r2, [r3, #0]
}
 800168e:	bf00      	nop
 8001690:	3714      	adds	r7, #20
 8001692:	46bd      	mov	sp, r7
 8001694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001698:	4770      	bx	lr
 800169a:	bf00      	nop
 800169c:	20000244 	.word	0x20000244

080016a0 <IMU_I2C_GetTemperature>:

float IMU_I2C_GetTemperature(void)
{
 80016a0:	b480      	push	{r7}
 80016a2:	af00      	add	r7, sp, #0
    return temperature_degC;
 80016a4:	4b04      	ldr	r3, [pc, #16]	@ (80016b8 <IMU_I2C_GetTemperature+0x18>)
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	ee07 3a90 	vmov	s15, r3
}
 80016ac:	eeb0 0a67 	vmov.f32	s0, s15
 80016b0:	46bd      	mov	sp, r7
 80016b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b6:	4770      	bx	lr
 80016b8:	20000250 	.word	0x20000250

080016bc <IMU_I2C_GetYaw>:

float IMU_I2C_GetYaw(void)
{
 80016bc:	b480      	push	{r7}
 80016be:	af00      	add	r7, sp, #0
	//return yaw_deg;
    return yaw_deg;
 80016c0:	4b04      	ldr	r3, [pc, #16]	@ (80016d4 <IMU_I2C_GetYaw+0x18>)
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	ee07 3a90 	vmov	s15, r3
}
 80016c8:	eeb0 0a67 	vmov.f32	s0, s15
 80016cc:	46bd      	mov	sp, r7
 80016ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d2:	4770      	bx	lr
 80016d4:	20000258 	.word	0x20000258

080016d8 <IMU_TaskInit>:


/* ===== API ===== */

void IMU_TaskInit(void)
{
 80016d8:	b580      	push	{r7, lr}
 80016da:	af00      	add	r7, sp, #0
    /* Init driver IMU */
	osDelay(100);
 80016dc:	2064      	movs	r0, #100	@ 0x64
 80016de:	f00c ff1c 	bl	800e51a <osDelay>
	IMU_I2C_Init();
 80016e2:	f7ff ff39 	bl	8001558 <IMU_I2C_Init>
}
 80016e6:	bf00      	nop
 80016e8:	bd80      	pop	{r7, pc}
	...

080016ec <IMU_TaskStep>:

void IMU_TaskStep(void)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	b082      	sub	sp, #8
 80016f0:	af00      	add	r7, sp, #0
    static IMUSnapshot_t snap;

    /* Di default: nessun dato nuovo utilizzabile in questo ciclo */
    uint32_t now = osKernelGetTickCount();
 80016f2:	f00c fe6b 	bl	800e3cc <osKernelGetTickCount>
 80016f6:	6078      	str	r0, [r7, #4]

    snap.task_last_run_ms = now;
 80016f8:	4a15      	ldr	r2, [pc, #84]	@ (8001750 <IMU_TaskStep+0x64>)
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	6013      	str	r3, [r2, #0]

    /* ===== Update MPU ===== */
    IMUI2CStatus_t st = IMU_I2C_ReadBlocking();
 80016fe:	f7ff ff05 	bl	800150c <IMU_I2C_ReadBlocking>
 8001702:	4603      	mov	r3, r0
 8001704:	70fb      	strb	r3, [r7, #3]

    if (st == IMU_I2C_COMPLETE)
 8001706:	78fb      	ldrb	r3, [r7, #3]
 8001708:	2b00      	cmp	r3, #0
 800170a:	d11a      	bne.n	8001742 <IMU_TaskStep+0x56>
    {

        /* Timestamp = momento di PRODUZIONE del dato */
        snap.data_last_valid_ms = now;
 800170c:	4a10      	ldr	r2, [pc, #64]	@ (8001750 <IMU_TaskStep+0x64>)
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	6053      	str	r3, [r2, #4]
        /* ===== Accelerometer (non usato) ===== */
        IMU_I2C_GetAccel(&snap.ax_g, &snap.ay_g, &snap.az_g);
 8001712:	4a10      	ldr	r2, [pc, #64]	@ (8001754 <IMU_TaskStep+0x68>)
 8001714:	4910      	ldr	r1, [pc, #64]	@ (8001758 <IMU_TaskStep+0x6c>)
 8001716:	4811      	ldr	r0, [pc, #68]	@ (800175c <IMU_TaskStep+0x70>)
 8001718:	f7ff ff7a 	bl	8001610 <IMU_I2C_GetAccel>

        /* ===== Gyroscope ===== */
        IMU_I2C_GetGyro(&snap.gx_dps,
 800171c:	4a10      	ldr	r2, [pc, #64]	@ (8001760 <IMU_TaskStep+0x74>)
 800171e:	4911      	ldr	r1, [pc, #68]	@ (8001764 <IMU_TaskStep+0x78>)
 8001720:	4811      	ldr	r0, [pc, #68]	@ (8001768 <IMU_TaskStep+0x7c>)
 8001722:	f7ff ff99 	bl	8001658 <IMU_I2C_GetGyro>
                        &snap.gy_dps,
                        &snap.gz_dps);

        snap.yaw = IMU_I2C_GetYaw();
 8001726:	f7ff ffc9 	bl	80016bc <IMU_I2C_GetYaw>
 800172a:	eef0 7a40 	vmov.f32	s15, s0
 800172e:	4b08      	ldr	r3, [pc, #32]	@ (8001750 <IMU_TaskStep+0x64>)
 8001730:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24

        /* ===== Temperature (non usata) ===== */
        snap.temperature_degC = IMU_I2C_GetTemperature();
 8001734:	f7ff ffb4 	bl	80016a0 <IMU_I2C_GetTemperature>
 8001738:	eef0 7a40 	vmov.f32	s15, s0
 800173c:	4b04      	ldr	r3, [pc, #16]	@ (8001750 <IMU_TaskStep+0x64>)
 800173e:	edc3 7a08 	vstr	s15, [r3, #32]
    }

    /* ===== Publish snapshot ===== */
    IMUSnapshot_Write(&snap);
 8001742:	4803      	ldr	r0, [pc, #12]	@ (8001750 <IMU_TaskStep+0x64>)
 8001744:	f002 fa56 	bl	8003bf4 <IMUSnapshot_Write>
}
 8001748:	bf00      	nop
 800174a:	3708      	adds	r7, #8
 800174c:	46bd      	mov	sp, r7
 800174e:	bd80      	pop	{r7, pc}
 8001750:	2000025c 	.word	0x2000025c
 8001754:	2000026c 	.word	0x2000026c
 8001758:	20000268 	.word	0x20000268
 800175c:	20000264 	.word	0x20000264
 8001760:	20000278 	.word	0x20000278
 8001764:	20000274 	.word	0x20000274
 8001768:	20000270 	.word	0x20000270

0800176c <vApplicationStackOverflowHook>:
/* Hook prototypes */
void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName);

/* USER CODE BEGIN 4 */
void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName)
{
 800176c:	b480      	push	{r7}
 800176e:	b083      	sub	sp, #12
 8001770:	af00      	add	r7, sp, #0
 8001772:	6078      	str	r0, [r7, #4]
 8001774:	6039      	str	r1, [r7, #0]
   /* Run time stack overflow checking is performed if
   configCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2. This hook function is
   called if a stack overflow is detected. */
}
 8001776:	bf00      	nop
 8001778:	370c      	adds	r7, #12
 800177a:	46bd      	mov	sp, r7
 800177c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001780:	4770      	bx	lr
	...

08001784 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8001784:	b580      	push	{r7, lr}
 8001786:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */
  /* Create the mutex(es) */
  /* creation of mutex_Ble */
  mutex_BleHandle = osMutexNew(&mutex_Ble_attributes);
 8001788:	483c      	ldr	r0, [pc, #240]	@ (800187c <MX_FREERTOS_Init+0xf8>)
 800178a:	f00c ff0e 	bl	800e5aa <osMutexNew>
 800178e:	4603      	mov	r3, r0
 8001790:	4a3b      	ldr	r2, [pc, #236]	@ (8001880 <MX_FREERTOS_Init+0xfc>)
 8001792:	6013      	str	r3, [r2, #0]

  /* creation of mutex_Imu */
  mutex_ImuHandle = osMutexNew(&mutex_Imu_attributes);
 8001794:	483b      	ldr	r0, [pc, #236]	@ (8001884 <MX_FREERTOS_Init+0x100>)
 8001796:	f00c ff08 	bl	800e5aa <osMutexNew>
 800179a:	4603      	mov	r3, r0
 800179c:	4a3a      	ldr	r2, [pc, #232]	@ (8001888 <MX_FREERTOS_Init+0x104>)
 800179e:	6013      	str	r3, [r2, #0]

  /* creation of mutex_UartRx */
  mutex_UartRxHandle = osMutexNew(&mutex_UartRx_attributes);
 80017a0:	483a      	ldr	r0, [pc, #232]	@ (800188c <MX_FREERTOS_Init+0x108>)
 80017a2:	f00c ff02 	bl	800e5aa <osMutexNew>
 80017a6:	4603      	mov	r3, r0
 80017a8:	4a39      	ldr	r2, [pc, #228]	@ (8001890 <MX_FREERTOS_Init+0x10c>)
 80017aa:	6013      	str	r3, [r2, #0]

  /* creation of mutex_Sonar */
  mutex_SonarHandle = osMutexNew(&mutex_Sonar_attributes);
 80017ac:	4839      	ldr	r0, [pc, #228]	@ (8001894 <MX_FREERTOS_Init+0x110>)
 80017ae:	f00c fefc 	bl	800e5aa <osMutexNew>
 80017b2:	4603      	mov	r3, r0
 80017b4:	4a38      	ldr	r2, [pc, #224]	@ (8001898 <MX_FREERTOS_Init+0x114>)
 80017b6:	6013      	str	r3, [r2, #0]

  /* creation of mutex_Supervisor */
  mutex_SupervisorHandle = osMutexNew(&mutex_Supervisor_attributes);
 80017b8:	4838      	ldr	r0, [pc, #224]	@ (800189c <MX_FREERTOS_Init+0x118>)
 80017ba:	f00c fef6 	bl	800e5aa <osMutexNew>
 80017be:	4603      	mov	r3, r0
 80017c0:	4a37      	ldr	r2, [pc, #220]	@ (80018a0 <MX_FREERTOS_Init+0x11c>)
 80017c2:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_MUTEX */
	BleControllerSnapshot_MutexInit(mutex_BleHandle);
 80017c4:	4b2e      	ldr	r3, [pc, #184]	@ (8001880 <MX_FREERTOS_Init+0xfc>)
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	4618      	mov	r0, r3
 80017ca:	f002 f99f 	bl	8003b0c <BleControllerSnapshot_MutexInit>
	IMUSnapshot_MutexInit(mutex_ImuHandle);
 80017ce:	4b2e      	ldr	r3, [pc, #184]	@ (8001888 <MX_FREERTOS_Init+0x104>)
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	4618      	mov	r0, r3
 80017d4:	f002 f9fa 	bl	8003bcc <IMUSnapshot_MutexInit>
	RxSnapshot_MutexInit(mutex_UartRxHandle);
 80017d8:	4b2d      	ldr	r3, [pc, #180]	@ (8001890 <MX_FREERTOS_Init+0x10c>)
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	4618      	mov	r0, r3
 80017de:	f002 fa59 	bl	8003c94 <RxSnapshot_MutexInit>
	SonarSnapshot_MutexInit(mutex_SonarHandle);
 80017e2:	4b2d      	ldr	r3, [pc, #180]	@ (8001898 <MX_FREERTOS_Init+0x114>)
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	4618      	mov	r0, r3
 80017e8:	f002 fab8 	bl	8003d5c <SonarSnapshot_MutexInit>
	SupervisorSnapshot_MutexInit(mutex_SupervisorHandle);
 80017ec:	4b2c      	ldr	r3, [pc, #176]	@ (80018a0 <MX_FREERTOS_Init+0x11c>)
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	4618      	mov	r0, r3
 80017f2:	f002 fb13 	bl	8003e1c <SupervisorSnapshot_MutexInit>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80017f6:	4a2b      	ldr	r2, [pc, #172]	@ (80018a4 <MX_FREERTOS_Init+0x120>)
 80017f8:	2100      	movs	r1, #0
 80017fa:	482b      	ldr	r0, [pc, #172]	@ (80018a8 <MX_FREERTOS_Init+0x124>)
 80017fc:	f00c fdfb 	bl	800e3f6 <osThreadNew>
 8001800:	4603      	mov	r3, r0
 8001802:	4a2a      	ldr	r2, [pc, #168]	@ (80018ac <MX_FREERTOS_Init+0x128>)
 8001804:	6013      	str	r3, [r2, #0]

  /* creation of Task_ReadBLE */
  Task_ReadBLEHandle = osThreadNew(StartTask_ReadBLE, NULL, &Task_ReadBLE_attributes);
 8001806:	4a2a      	ldr	r2, [pc, #168]	@ (80018b0 <MX_FREERTOS_Init+0x12c>)
 8001808:	2100      	movs	r1, #0
 800180a:	482a      	ldr	r0, [pc, #168]	@ (80018b4 <MX_FREERTOS_Init+0x130>)
 800180c:	f00c fdf3 	bl	800e3f6 <osThreadNew>
 8001810:	4603      	mov	r3, r0
 8001812:	4a29      	ldr	r2, [pc, #164]	@ (80018b8 <MX_FREERTOS_Init+0x134>)
 8001814:	6013      	str	r3, [r2, #0]

  /* creation of Task_ReadIMU */
  Task_ReadIMUHandle = osThreadNew(StartTask_ReadIMU, NULL, &Task_ReadIMU_attributes);
 8001816:	4a29      	ldr	r2, [pc, #164]	@ (80018bc <MX_FREERTOS_Init+0x138>)
 8001818:	2100      	movs	r1, #0
 800181a:	4829      	ldr	r0, [pc, #164]	@ (80018c0 <MX_FREERTOS_Init+0x13c>)
 800181c:	f00c fdeb 	bl	800e3f6 <osThreadNew>
 8001820:	4603      	mov	r3, r0
 8001822:	4a28      	ldr	r2, [pc, #160]	@ (80018c4 <MX_FREERTOS_Init+0x140>)
 8001824:	6013      	str	r3, [r2, #0]

  /* creation of Task_ReadSonars */
  Task_ReadSonarsHandle = osThreadNew(StartTask_ReadSonars, NULL, &Task_ReadSonars_attributes);
 8001826:	4a28      	ldr	r2, [pc, #160]	@ (80018c8 <MX_FREERTOS_Init+0x144>)
 8001828:	2100      	movs	r1, #0
 800182a:	4828      	ldr	r0, [pc, #160]	@ (80018cc <MX_FREERTOS_Init+0x148>)
 800182c:	f00c fde3 	bl	800e3f6 <osThreadNew>
 8001830:	4603      	mov	r3, r0
 8001832:	4a27      	ldr	r2, [pc, #156]	@ (80018d0 <MX_FREERTOS_Init+0x14c>)
 8001834:	6013      	str	r3, [r2, #0]

  /* creation of Task_Rx */
  Task_RxHandle = osThreadNew(StartTask_Rx, NULL, &Task_Rx_attributes);
 8001836:	4a27      	ldr	r2, [pc, #156]	@ (80018d4 <MX_FREERTOS_Init+0x150>)
 8001838:	2100      	movs	r1, #0
 800183a:	4827      	ldr	r0, [pc, #156]	@ (80018d8 <MX_FREERTOS_Init+0x154>)
 800183c:	f00c fddb 	bl	800e3f6 <osThreadNew>
 8001840:	4603      	mov	r3, r0
 8001842:	4a26      	ldr	r2, [pc, #152]	@ (80018dc <MX_FREERTOS_Init+0x158>)
 8001844:	6013      	str	r3, [r2, #0]

  /* creation of Task_Tx */
  Task_TxHandle = osThreadNew(StartTask_Tx, NULL, &Task_Tx_attributes);
 8001846:	4a26      	ldr	r2, [pc, #152]	@ (80018e0 <MX_FREERTOS_Init+0x15c>)
 8001848:	2100      	movs	r1, #0
 800184a:	4826      	ldr	r0, [pc, #152]	@ (80018e4 <MX_FREERTOS_Init+0x160>)
 800184c:	f00c fdd3 	bl	800e3f6 <osThreadNew>
 8001850:	4603      	mov	r3, r0
 8001852:	4a25      	ldr	r2, [pc, #148]	@ (80018e8 <MX_FREERTOS_Init+0x164>)
 8001854:	6013      	str	r3, [r2, #0]

  /* creation of Task_Supervisor */
  Task_SupervisorHandle = osThreadNew(StartTask_Supervisor, NULL, &Task_Supervisor_attributes);
 8001856:	4a25      	ldr	r2, [pc, #148]	@ (80018ec <MX_FREERTOS_Init+0x168>)
 8001858:	2100      	movs	r1, #0
 800185a:	4825      	ldr	r0, [pc, #148]	@ (80018f0 <MX_FREERTOS_Init+0x16c>)
 800185c:	f00c fdcb 	bl	800e3f6 <osThreadNew>
 8001860:	4603      	mov	r3, r0
 8001862:	4a24      	ldr	r2, [pc, #144]	@ (80018f4 <MX_FREERTOS_Init+0x170>)
 8001864:	6013      	str	r3, [r2, #0]

  /* creation of Task_Log */
  Task_LogHandle = osThreadNew(StartTask_Log, NULL, &Task_Log_attributes);
 8001866:	4a24      	ldr	r2, [pc, #144]	@ (80018f8 <MX_FREERTOS_Init+0x174>)
 8001868:	2100      	movs	r1, #0
 800186a:	4824      	ldr	r0, [pc, #144]	@ (80018fc <MX_FREERTOS_Init+0x178>)
 800186c:	f00c fdc3 	bl	800e3f6 <osThreadNew>
 8001870:	4603      	mov	r3, r0
 8001872:	4a23      	ldr	r2, [pc, #140]	@ (8001900 <MX_FREERTOS_Init+0x17c>)
 8001874:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8001876:	bf00      	nop
 8001878:	bd80      	pop	{r7, pc}
 800187a:	bf00      	nop
 800187c:	08016f04 	.word	0x08016f04
 8001880:	20002bf4 	.word	0x20002bf4
 8001884:	08016f14 	.word	0x08016f14
 8001888:	20002c48 	.word	0x20002c48
 800188c:	08016f24 	.word	0x08016f24
 8001890:	20002c9c 	.word	0x20002c9c
 8001894:	08016f34 	.word	0x08016f34
 8001898:	20002cf0 	.word	0x20002cf0
 800189c:	08016f44 	.word	0x08016f44
 80018a0:	20002d44 	.word	0x20002d44
 80018a4:	08016de4 	.word	0x08016de4
 80018a8:	08001905 	.word	0x08001905
 80018ac:	20000294 	.word	0x20000294
 80018b0:	08016e08 	.word	0x08016e08
 80018b4:	08001919 	.word	0x08001919
 80018b8:	20000540 	.word	0x20000540
 80018bc:	08016e2c 	.word	0x08016e2c
 80018c0:	08001965 	.word	0x08001965
 80018c4:	200009ec 	.word	0x200009ec
 80018c8:	08016e50 	.word	0x08016e50
 80018cc:	080019b5 	.word	0x080019b5
 80018d0:	20000c98 	.word	0x20000c98
 80018d4:	08016e74 	.word	0x08016e74
 80018d8:	080019ed 	.word	0x080019ed
 80018dc:	20001144 	.word	0x20001144
 80018e0:	08016e98 	.word	0x08016e98
 80018e4:	08001a01 	.word	0x08001a01
 80018e8:	200015f0 	.word	0x200015f0
 80018ec:	08016ebc 	.word	0x08016ebc
 80018f0:	08001a4d 	.word	0x08001a4d
 80018f4:	20001a9c 	.word	0x20001a9c
 80018f8:	08016ee0 	.word	0x08016ee0
 80018fc:	08001a91 	.word	0x08001a91
 8001900:	20002348 	.word	0x20002348

08001904 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8001904:	b580      	push	{r7, lr}
 8001906:	b082      	sub	sp, #8
 8001908:	af00      	add	r7, sp, #0
 800190a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(10000);
 800190c:	f242 7010 	movw	r0, #10000	@ 0x2710
 8001910:	f00c fe03 	bl	800e51a <osDelay>
 8001914:	e7fa      	b.n	800190c <StartDefaultTask+0x8>
	...

08001918 <StartTask_ReadBLE>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask_ReadBLE */
void StartTask_ReadBLE(void *argument)
{
 8001918:	b580      	push	{r7, lr}
 800191a:	b084      	sub	sp, #16
 800191c:	af00      	add	r7, sp, #0
 800191e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask_ReadBLE */
    TickType_t lastWakeTime = xTaskGetTickCount();
 8001920:	f00e fae0 	bl	800fee4 <xTaskGetTickCount>
 8001924:	60f8      	str	r0, [r7, #12]
    //BleController_TaskInit();

    for (;;)
    {

    	uint32_t s = DWT->CYCCNT;
 8001926:	4b0d      	ldr	r3, [pc, #52]	@ (800195c <StartTask_ReadBLE+0x44>)
 8001928:	685b      	ldr	r3, [r3, #4]
 800192a:	60bb      	str	r3, [r7, #8]

        BleController_TaskStep();
 800192c:	f7ff fc04 	bl	8001138 <BleController_TaskStep>

        WCET_Update(WCET_TASK_BLE, DWT->CYCCNT - s);
 8001930:	4b0a      	ldr	r3, [pc, #40]	@ (800195c <StartTask_ReadBLE+0x44>)
 8001932:	685a      	ldr	r2, [r3, #4]
 8001934:	68bb      	ldr	r3, [r7, #8]
 8001936:	1ad3      	subs	r3, r2, r3
 8001938:	4619      	mov	r1, r3
 800193a:	2002      	movs	r0, #2
 800193c:	f001 ff06 	bl	800374c <WCET_Update>

	    free_words_ble = uxTaskGetStackHighWaterMark(NULL);
 8001940:	2000      	movs	r0, #0
 8001942:	f00e fe13 	bl	801056c <uxTaskGetStackHighWaterMark>
 8001946:	4603      	mov	r3, r0
 8001948:	4a05      	ldr	r2, [pc, #20]	@ (8001960 <StartTask_ReadBLE+0x48>)
 800194a:	6013      	str	r3, [r2, #0]

        lastWakeTime += 20;
 800194c:	68fb      	ldr	r3, [r7, #12]
 800194e:	3314      	adds	r3, #20
 8001950:	60fb      	str	r3, [r7, #12]
        osDelayUntil(lastWakeTime);
 8001952:	68f8      	ldr	r0, [r7, #12]
 8001954:	f00c fdfc 	bl	800e550 <osDelayUntil>
    {
 8001958:	bf00      	nop
 800195a:	e7e4      	b.n	8001926 <StartTask_ReadBLE+0xe>
 800195c:	e0001000 	.word	0xe0001000
 8001960:	2000028c 	.word	0x2000028c

08001964 <StartTask_ReadIMU>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask_ReadIMU */
void StartTask_ReadIMU(void *argument)
{
 8001964:	b580      	push	{r7, lr}
 8001966:	b084      	sub	sp, #16
 8001968:	af00      	add	r7, sp, #0
 800196a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask_ReadIMU */
    TickType_t lastWakeTime = xTaskGetTickCount();
 800196c:	f00e faba 	bl	800fee4 <xTaskGetTickCount>
 8001970:	60f8      	str	r0, [r7, #12]

    IMU_TaskInit();
 8001972:	f7ff feb1 	bl	80016d8 <IMU_TaskInit>

    for (;;)
    {

    	uint32_t s = DWT->CYCCNT;
 8001976:	4b0d      	ldr	r3, [pc, #52]	@ (80019ac <StartTask_ReadIMU+0x48>)
 8001978:	685b      	ldr	r3, [r3, #4]
 800197a:	60bb      	str	r3, [r7, #8]

	    IMU_TaskStep();
 800197c:	f7ff feb6 	bl	80016ec <IMU_TaskStep>

	    WCET_Update(WCET_TASK_IMU, DWT->CYCCNT - s);
 8001980:	4b0a      	ldr	r3, [pc, #40]	@ (80019ac <StartTask_ReadIMU+0x48>)
 8001982:	685a      	ldr	r2, [r3, #4]
 8001984:	68bb      	ldr	r3, [r7, #8]
 8001986:	1ad3      	subs	r3, r2, r3
 8001988:	4619      	mov	r1, r3
 800198a:	2001      	movs	r0, #1
 800198c:	f001 fede 	bl	800374c <WCET_Update>


	    free_words_imu = uxTaskGetStackHighWaterMark(NULL);
 8001990:	2000      	movs	r0, #0
 8001992:	f00e fdeb 	bl	801056c <uxTaskGetStackHighWaterMark>
 8001996:	4603      	mov	r3, r0
 8001998:	4a05      	ldr	r2, [pc, #20]	@ (80019b0 <StartTask_ReadIMU+0x4c>)
 800199a:	6013      	str	r3, [r2, #0]

        lastWakeTime += 20;
 800199c:	68fb      	ldr	r3, [r7, #12]
 800199e:	3314      	adds	r3, #20
 80019a0:	60fb      	str	r3, [r7, #12]
        osDelayUntil(lastWakeTime);
 80019a2:	68f8      	ldr	r0, [r7, #12]
 80019a4:	f00c fdd4 	bl	800e550 <osDelayUntil>
    {
 80019a8:	bf00      	nop
 80019aa:	e7e4      	b.n	8001976 <StartTask_ReadIMU+0x12>
 80019ac:	e0001000 	.word	0xe0001000
 80019b0:	20000290 	.word	0x20000290

080019b4 <StartTask_ReadSonars>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask_ReadSonars */
void StartTask_ReadSonars(void *argument)
{
 80019b4:	b580      	push	{r7, lr}
 80019b6:	b084      	sub	sp, #16
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask_ReadSonars */
    TickType_t lastWakeTime = xTaskGetTickCount();
 80019bc:	f00e fa92 	bl	800fee4 <xTaskGetTickCount>
 80019c0:	60f8      	str	r0, [r7, #12]
    Sonar_TaskInit();
 80019c2:	f002 fb73 	bl	80040ac <Sonar_TaskInit>
    //Sonar_TaskInit();

    for (;;)
    {

        Sonar_TaskStep();
 80019c6:	f002 fb7d 	bl	80040c4 <Sonar_TaskStep>

	    free_words_sonar = uxTaskGetStackHighWaterMark(NULL);
 80019ca:	2000      	movs	r0, #0
 80019cc:	f00e fdce 	bl	801056c <uxTaskGetStackHighWaterMark>
 80019d0:	4603      	mov	r3, r0
 80019d2:	4a05      	ldr	r2, [pc, #20]	@ (80019e8 <StartTask_ReadSonars+0x34>)
 80019d4:	6013      	str	r3, [r2, #0]

        lastWakeTime += 60;
 80019d6:	68fb      	ldr	r3, [r7, #12]
 80019d8:	333c      	adds	r3, #60	@ 0x3c
 80019da:	60fb      	str	r3, [r7, #12]
        osDelayUntil(lastWakeTime);
 80019dc:	68f8      	ldr	r0, [r7, #12]
 80019de:	f00c fdb7 	bl	800e550 <osDelayUntil>
        Sonar_TaskStep();
 80019e2:	bf00      	nop
 80019e4:	e7ef      	b.n	80019c6 <StartTask_ReadSonars+0x12>
 80019e6:	bf00      	nop
 80019e8:	20000288 	.word	0x20000288

080019ec <StartTask_Rx>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask_Rx */
void StartTask_Rx(void *argument)
{
 80019ec:	b580      	push	{r7, lr}
 80019ee:	b082      	sub	sp, #8
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask_Rx */
	Rx_TaskInit();
 80019f4:	f001 f8fc 	bl	8002bf0 <Rx_TaskInit>
  /* Infinite loop */
  for(;;)
  {


  	Rx_TaskStep();
 80019f8:	f001 f900 	bl	8002bfc <Rx_TaskStep>
 80019fc:	e7fc      	b.n	80019f8 <StartTask_Rx+0xc>
	...

08001a00 <StartTask_Tx>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask_Tx */
void StartTask_Tx(void *argument)
{
 8001a00:	b580      	push	{r7, lr}
 8001a02:	b084      	sub	sp, #16
 8001a04:	af00      	add	r7, sp, #0
 8001a06:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask_Tx */
    TickType_t lastWakeTime = xTaskGetTickCount();
 8001a08:	f00e fa6c 	bl	800fee4 <xTaskGetTickCount>
 8001a0c:	60f8      	str	r0, [r7, #12]


    for (;;)
    {

    	uint32_t s = DWT->CYCCNT;
 8001a0e:	4b0d      	ldr	r3, [pc, #52]	@ (8001a44 <StartTask_Tx+0x44>)
 8001a10:	685b      	ldr	r3, [r3, #4]
 8001a12:	60bb      	str	r3, [r7, #8]

        Tx_TaskStep();
 8001a14:	f001 f9b0 	bl	8002d78 <Tx_TaskStep>

        WCET_Update(WCET_TASK_TX, DWT->CYCCNT - s);
 8001a18:	4b0a      	ldr	r3, [pc, #40]	@ (8001a44 <StartTask_Tx+0x44>)
 8001a1a:	685a      	ldr	r2, [r3, #4]
 8001a1c:	68bb      	ldr	r3, [r7, #8]
 8001a1e:	1ad3      	subs	r3, r2, r3
 8001a20:	4619      	mov	r1, r3
 8001a22:	2003      	movs	r0, #3
 8001a24:	f001 fe92 	bl	800374c <WCET_Update>
	    free_words_tx = uxTaskGetStackHighWaterMark(NULL);
 8001a28:	2000      	movs	r0, #0
 8001a2a:	f00e fd9f 	bl	801056c <uxTaskGetStackHighWaterMark>
 8001a2e:	4603      	mov	r3, r0
 8001a30:	4a05      	ldr	r2, [pc, #20]	@ (8001a48 <StartTask_Tx+0x48>)
 8001a32:	6013      	str	r3, [r2, #0]

        lastWakeTime += 20;
 8001a34:	68fb      	ldr	r3, [r7, #12]
 8001a36:	3314      	adds	r3, #20
 8001a38:	60fb      	str	r3, [r7, #12]
        osDelayUntil(lastWakeTime);
 8001a3a:	68f8      	ldr	r0, [r7, #12]
 8001a3c:	f00c fd88 	bl	800e550 <osDelayUntil>
    {
 8001a40:	bf00      	nop
 8001a42:	e7e4      	b.n	8001a0e <StartTask_Tx+0xe>
 8001a44:	e0001000 	.word	0xe0001000
 8001a48:	20000284 	.word	0x20000284

08001a4c <StartTask_Supervisor>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask_Supervisor */
void StartTask_Supervisor(void *argument)
{
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	b086      	sub	sp, #24
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask_Supervisor */
	Supervisor_TaskInit();
 8001a54:	f002 fbbe 	bl	80041d4 <Supervisor_TaskInit>
	TickType_t lastWakeTime = osKernelGetTickCount();
 8001a58:	f00c fcb8 	bl	800e3cc <osKernelGetTickCount>
 8001a5c:	6178      	str	r0, [r7, #20]
	int i = 0;
 8001a5e:	2300      	movs	r3, #0
 8001a60:	613b      	str	r3, [r7, #16]
  /* Infinite loop */
  for(;;)
  {
	  uint32_t s = DWT->CYCCNT;
 8001a62:	4b0a      	ldr	r3, [pc, #40]	@ (8001a8c <StartTask_Supervisor+0x40>)
 8001a64:	685b      	ldr	r3, [r3, #4]
 8001a66:	60fb      	str	r3, [r7, #12]

	  Supervisor_TaskStep();
 8001a68:	f002 fbba 	bl	80041e0 <Supervisor_TaskStep>
	  WCET_Update(WCET_TASK_SUPERVISOR, DWT->CYCCNT - s);
 8001a6c:	4b07      	ldr	r3, [pc, #28]	@ (8001a8c <StartTask_Supervisor+0x40>)
 8001a6e:	685a      	ldr	r2, [r3, #4]
 8001a70:	68fb      	ldr	r3, [r7, #12]
 8001a72:	1ad3      	subs	r3, r2, r3
 8001a74:	4619      	mov	r1, r3
 8001a76:	2005      	movs	r0, #5
 8001a78:	f001 fe68 	bl	800374c <WCET_Update>


	  lastWakeTime += 20;
 8001a7c:	697b      	ldr	r3, [r7, #20]
 8001a7e:	3314      	adds	r3, #20
 8001a80:	617b      	str	r3, [r7, #20]
	  osDelayUntil(lastWakeTime);
 8001a82:	6978      	ldr	r0, [r7, #20]
 8001a84:	f00c fd64 	bl	800e550 <osDelayUntil>
  {
 8001a88:	bf00      	nop
 8001a8a:	e7ea      	b.n	8001a62 <StartTask_Supervisor+0x16>
 8001a8c:	e0001000 	.word	0xe0001000

08001a90 <StartTask_Log>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask_Log */
void StartTask_Log(void *argument)
{
 8001a90:	b580      	push	{r7, lr}
 8001a92:	b084      	sub	sp, #16
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask_Log */
  /* Infinite loop */
    TickType_t lastWakeTime = xTaskGetTickCount();
 8001a98:	f00e fa24 	bl	800fee4 <xTaskGetTickCount>
 8001a9c:	60f8      	str	r0, [r7, #12]


    for (;;)
    {
    	Log_TaskStep();
 8001a9e:	f001 fe23 	bl	80036e8 <Log_TaskStep>
    	WCET_Print();
 8001aa2:	f001 fe6d 	bl	8003780 <WCET_Print>
    	       (unsigned long)stats.xNumberOfSuccessfulAllocations);

    	printf("Free ok   : %lu\r\n",
    	       (unsigned long)stats.xNumberOfSuccessfulFrees);
    	*/
        lastWakeTime += 1000;
 8001aa6:	68fb      	ldr	r3, [r7, #12]
 8001aa8:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 8001aac:	60fb      	str	r3, [r7, #12]
        osDelayUntil(lastWakeTime);
 8001aae:	68f8      	ldr	r0, [r7, #12]
 8001ab0:	f00c fd4e 	bl	800e550 <osDelayUntil>
    	Log_TaskStep();
 8001ab4:	bf00      	nop
 8001ab6:	e7f2      	b.n	8001a9e <StartTask_Log+0xe>

08001ab8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	b082      	sub	sp, #8
 8001abc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001abe:	4b22      	ldr	r3, [pc, #136]	@ (8001b48 <MX_DMA_Init+0x90>)
 8001ac0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001ac2:	4a21      	ldr	r2, [pc, #132]	@ (8001b48 <MX_DMA_Init+0x90>)
 8001ac4:	f043 0304 	orr.w	r3, r3, #4
 8001ac8:	6493      	str	r3, [r2, #72]	@ 0x48
 8001aca:	4b1f      	ldr	r3, [pc, #124]	@ (8001b48 <MX_DMA_Init+0x90>)
 8001acc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001ace:	f003 0304 	and.w	r3, r3, #4
 8001ad2:	607b      	str	r3, [r7, #4]
 8001ad4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001ad6:	4b1c      	ldr	r3, [pc, #112]	@ (8001b48 <MX_DMA_Init+0x90>)
 8001ad8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001ada:	4a1b      	ldr	r2, [pc, #108]	@ (8001b48 <MX_DMA_Init+0x90>)
 8001adc:	f043 0301 	orr.w	r3, r3, #1
 8001ae0:	6493      	str	r3, [r2, #72]	@ 0x48
 8001ae2:	4b19      	ldr	r3, [pc, #100]	@ (8001b48 <MX_DMA_Init+0x90>)
 8001ae4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001ae6:	f003 0301 	and.w	r3, r3, #1
 8001aea:	603b      	str	r3, [r7, #0]
 8001aec:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 8001aee:	2200      	movs	r2, #0
 8001af0:	2105      	movs	r1, #5
 8001af2:	200b      	movs	r0, #11
 8001af4:	f002 fd44 	bl	8004580 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001af8:	200b      	movs	r0, #11
 8001afa:	f002 fd5b 	bl	80045b4 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 5, 0);
 8001afe:	2200      	movs	r2, #0
 8001b00:	2105      	movs	r1, #5
 8001b02:	200c      	movs	r0, #12
 8001b04:	f002 fd3c 	bl	8004580 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8001b08:	200c      	movs	r0, #12
 8001b0a:	f002 fd53 	bl	80045b4 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 5, 0);
 8001b0e:	2200      	movs	r2, #0
 8001b10:	2105      	movs	r1, #5
 8001b12:	200d      	movs	r0, #13
 8001b14:	f002 fd34 	bl	8004580 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8001b18:	200d      	movs	r0, #13
 8001b1a:	f002 fd4b 	bl	80045b4 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 5, 0);
 8001b1e:	2200      	movs	r2, #0
 8001b20:	2105      	movs	r1, #5
 8001b22:	200e      	movs	r0, #14
 8001b24:	f002 fd2c 	bl	8004580 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8001b28:	200e      	movs	r0, #14
 8001b2a:	f002 fd43 	bl	80045b4 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 5, 0);
 8001b2e:	2200      	movs	r2, #0
 8001b30:	2105      	movs	r1, #5
 8001b32:	200f      	movs	r0, #15
 8001b34:	f002 fd24 	bl	8004580 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8001b38:	200f      	movs	r0, #15
 8001b3a:	f002 fd3b 	bl	80045b4 <HAL_NVIC_EnableIRQ>

}
 8001b3e:	bf00      	nop
 8001b40:	3708      	adds	r7, #8
 8001b42:	46bd      	mov	sp, r7
 8001b44:	bd80      	pop	{r7, pc}
 8001b46:	bf00      	nop
 8001b48:	40021000 	.word	0x40021000

08001b4c <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Pinout Configuration
*/
void MX_GPIO_Init(void)
{
 8001b4c:	b480      	push	{r7}
 8001b4e:	b085      	sub	sp, #20
 8001b50:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b52:	4b15      	ldr	r3, [pc, #84]	@ (8001ba8 <MX_GPIO_Init+0x5c>)
 8001b54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b56:	4a14      	ldr	r2, [pc, #80]	@ (8001ba8 <MX_GPIO_Init+0x5c>)
 8001b58:	f043 0304 	orr.w	r3, r3, #4
 8001b5c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001b5e:	4b12      	ldr	r3, [pc, #72]	@ (8001ba8 <MX_GPIO_Init+0x5c>)
 8001b60:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b62:	f003 0304 	and.w	r3, r3, #4
 8001b66:	60fb      	str	r3, [r7, #12]
 8001b68:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b6a:	4b0f      	ldr	r3, [pc, #60]	@ (8001ba8 <MX_GPIO_Init+0x5c>)
 8001b6c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b6e:	4a0e      	ldr	r2, [pc, #56]	@ (8001ba8 <MX_GPIO_Init+0x5c>)
 8001b70:	f043 0301 	orr.w	r3, r3, #1
 8001b74:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001b76:	4b0c      	ldr	r3, [pc, #48]	@ (8001ba8 <MX_GPIO_Init+0x5c>)
 8001b78:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b7a:	f003 0301 	and.w	r3, r3, #1
 8001b7e:	60bb      	str	r3, [r7, #8]
 8001b80:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b82:	4b09      	ldr	r3, [pc, #36]	@ (8001ba8 <MX_GPIO_Init+0x5c>)
 8001b84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b86:	4a08      	ldr	r2, [pc, #32]	@ (8001ba8 <MX_GPIO_Init+0x5c>)
 8001b88:	f043 0302 	orr.w	r3, r3, #2
 8001b8c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001b8e:	4b06      	ldr	r3, [pc, #24]	@ (8001ba8 <MX_GPIO_Init+0x5c>)
 8001b90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b92:	f003 0302 	and.w	r3, r3, #2
 8001b96:	607b      	str	r3, [r7, #4]
 8001b98:	687b      	ldr	r3, [r7, #4]

}
 8001b9a:	bf00      	nop
 8001b9c:	3714      	adds	r7, #20
 8001b9e:	46bd      	mov	sp, r7
 8001ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba4:	4770      	bx	lr
 8001ba6:	bf00      	nop
 8001ba8:	40021000 	.word	0x40021000

08001bac <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c3;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001bac:	b580      	push	{r7, lr}
 8001bae:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001bb0:	4b1b      	ldr	r3, [pc, #108]	@ (8001c20 <MX_I2C1_Init+0x74>)
 8001bb2:	4a1c      	ldr	r2, [pc, #112]	@ (8001c24 <MX_I2C1_Init+0x78>)
 8001bb4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x40B285C2;
 8001bb6:	4b1a      	ldr	r3, [pc, #104]	@ (8001c20 <MX_I2C1_Init+0x74>)
 8001bb8:	4a1b      	ldr	r2, [pc, #108]	@ (8001c28 <MX_I2C1_Init+0x7c>)
 8001bba:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001bbc:	4b18      	ldr	r3, [pc, #96]	@ (8001c20 <MX_I2C1_Init+0x74>)
 8001bbe:	2200      	movs	r2, #0
 8001bc0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001bc2:	4b17      	ldr	r3, [pc, #92]	@ (8001c20 <MX_I2C1_Init+0x74>)
 8001bc4:	2201      	movs	r2, #1
 8001bc6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001bc8:	4b15      	ldr	r3, [pc, #84]	@ (8001c20 <MX_I2C1_Init+0x74>)
 8001bca:	2200      	movs	r2, #0
 8001bcc:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001bce:	4b14      	ldr	r3, [pc, #80]	@ (8001c20 <MX_I2C1_Init+0x74>)
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001bd4:	4b12      	ldr	r3, [pc, #72]	@ (8001c20 <MX_I2C1_Init+0x74>)
 8001bd6:	2200      	movs	r2, #0
 8001bd8:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001bda:	4b11      	ldr	r3, [pc, #68]	@ (8001c20 <MX_I2C1_Init+0x74>)
 8001bdc:	2200      	movs	r2, #0
 8001bde:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001be0:	4b0f      	ldr	r3, [pc, #60]	@ (8001c20 <MX_I2C1_Init+0x74>)
 8001be2:	2200      	movs	r2, #0
 8001be4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001be6:	480e      	ldr	r0, [pc, #56]	@ (8001c20 <MX_I2C1_Init+0x74>)
 8001be8:	f003 f9a6 	bl	8004f38 <HAL_I2C_Init>
 8001bec:	4603      	mov	r3, r0
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d001      	beq.n	8001bf6 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001bf2:	f000 f991 	bl	8001f18 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001bf6:	2100      	movs	r1, #0
 8001bf8:	4809      	ldr	r0, [pc, #36]	@ (8001c20 <MX_I2C1_Init+0x74>)
 8001bfa:	f004 f8ab 	bl	8005d54 <HAL_I2CEx_ConfigAnalogFilter>
 8001bfe:	4603      	mov	r3, r0
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d001      	beq.n	8001c08 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001c04:	f000 f988 	bl	8001f18 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001c08:	2100      	movs	r1, #0
 8001c0a:	4805      	ldr	r0, [pc, #20]	@ (8001c20 <MX_I2C1_Init+0x74>)
 8001c0c:	f004 f8ed 	bl	8005dea <HAL_I2CEx_ConfigDigitalFilter>
 8001c10:	4603      	mov	r3, r0
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d001      	beq.n	8001c1a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001c16:	f000 f97f 	bl	8001f18 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001c1a:	bf00      	nop
 8001c1c:	bd80      	pop	{r7, pc}
 8001c1e:	bf00      	nop
 8001c20:	20002d98 	.word	0x20002d98
 8001c24:	40005400 	.word	0x40005400
 8001c28:	40b285c2 	.word	0x40b285c2

08001c2c <MX_I2C3_Init>:
/* I2C3 init function */
void MX_I2C3_Init(void)
{
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8001c30:	4b1b      	ldr	r3, [pc, #108]	@ (8001ca0 <MX_I2C3_Init+0x74>)
 8001c32:	4a1c      	ldr	r2, [pc, #112]	@ (8001ca4 <MX_I2C3_Init+0x78>)
 8001c34:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x40B285C2;
 8001c36:	4b1a      	ldr	r3, [pc, #104]	@ (8001ca0 <MX_I2C3_Init+0x74>)
 8001c38:	4a1b      	ldr	r2, [pc, #108]	@ (8001ca8 <MX_I2C3_Init+0x7c>)
 8001c3a:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 8001c3c:	4b18      	ldr	r3, [pc, #96]	@ (8001ca0 <MX_I2C3_Init+0x74>)
 8001c3e:	2200      	movs	r2, #0
 8001c40:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001c42:	4b17      	ldr	r3, [pc, #92]	@ (8001ca0 <MX_I2C3_Init+0x74>)
 8001c44:	2201      	movs	r2, #1
 8001c46:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001c48:	4b15      	ldr	r3, [pc, #84]	@ (8001ca0 <MX_I2C3_Init+0x74>)
 8001c4a:	2200      	movs	r2, #0
 8001c4c:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 8001c4e:	4b14      	ldr	r3, [pc, #80]	@ (8001ca0 <MX_I2C3_Init+0x74>)
 8001c50:	2200      	movs	r2, #0
 8001c52:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001c54:	4b12      	ldr	r3, [pc, #72]	@ (8001ca0 <MX_I2C3_Init+0x74>)
 8001c56:	2200      	movs	r2, #0
 8001c58:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001c5a:	4b11      	ldr	r3, [pc, #68]	@ (8001ca0 <MX_I2C3_Init+0x74>)
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001c60:	4b0f      	ldr	r3, [pc, #60]	@ (8001ca0 <MX_I2C3_Init+0x74>)
 8001c62:	2200      	movs	r2, #0
 8001c64:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8001c66:	480e      	ldr	r0, [pc, #56]	@ (8001ca0 <MX_I2C3_Init+0x74>)
 8001c68:	f003 f966 	bl	8004f38 <HAL_I2C_Init>
 8001c6c:	4603      	mov	r3, r0
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d001      	beq.n	8001c76 <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 8001c72:	f000 f951 	bl	8001f18 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001c76:	2100      	movs	r1, #0
 8001c78:	4809      	ldr	r0, [pc, #36]	@ (8001ca0 <MX_I2C3_Init+0x74>)
 8001c7a:	f004 f86b 	bl	8005d54 <HAL_I2CEx_ConfigAnalogFilter>
 8001c7e:	4603      	mov	r3, r0
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d001      	beq.n	8001c88 <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 8001c84:	f000 f948 	bl	8001f18 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8001c88:	2100      	movs	r1, #0
 8001c8a:	4805      	ldr	r0, [pc, #20]	@ (8001ca0 <MX_I2C3_Init+0x74>)
 8001c8c:	f004 f8ad 	bl	8005dea <HAL_I2CEx_ConfigDigitalFilter>
 8001c90:	4603      	mov	r3, r0
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d001      	beq.n	8001c9a <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 8001c96:	f000 f93f 	bl	8001f18 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8001c9a:	bf00      	nop
 8001c9c:	bd80      	pop	{r7, pc}
 8001c9e:	bf00      	nop
 8001ca0:	20002dec 	.word	0x20002dec
 8001ca4:	40007800 	.word	0x40007800
 8001ca8:	40b285c2 	.word	0x40b285c2

08001cac <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001cac:	b580      	push	{r7, lr}
 8001cae:	b0a0      	sub	sp, #128	@ 0x80
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cb4:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001cb8:	2200      	movs	r2, #0
 8001cba:	601a      	str	r2, [r3, #0]
 8001cbc:	605a      	str	r2, [r3, #4]
 8001cbe:	609a      	str	r2, [r3, #8]
 8001cc0:	60da      	str	r2, [r3, #12]
 8001cc2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001cc4:	f107 0318 	add.w	r3, r7, #24
 8001cc8:	2254      	movs	r2, #84	@ 0x54
 8001cca:	2100      	movs	r1, #0
 8001ccc:	4618      	mov	r0, r3
 8001cce:	f011 f87b 	bl	8012dc8 <memset>
  if(i2cHandle->Instance==I2C1)
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	4a3e      	ldr	r2, [pc, #248]	@ (8001dd0 <HAL_I2C_MspInit+0x124>)
 8001cd8:	4293      	cmp	r3, r2
 8001cda:	d137      	bne.n	8001d4c <HAL_I2C_MspInit+0xa0>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001cdc:	2340      	movs	r3, #64	@ 0x40
 8001cde:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001ce0:	2300      	movs	r3, #0
 8001ce2:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001ce4:	f107 0318 	add.w	r3, r7, #24
 8001ce8:	4618      	mov	r0, r3
 8001cea:	f004 fedf 	bl	8006aac <HAL_RCCEx_PeriphCLKConfig>
 8001cee:	4603      	mov	r3, r0
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d001      	beq.n	8001cf8 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001cf4:	f000 f910 	bl	8001f18 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001cf8:	4b36      	ldr	r3, [pc, #216]	@ (8001dd4 <HAL_I2C_MspInit+0x128>)
 8001cfa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001cfc:	4a35      	ldr	r2, [pc, #212]	@ (8001dd4 <HAL_I2C_MspInit+0x128>)
 8001cfe:	f043 0302 	orr.w	r3, r3, #2
 8001d02:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001d04:	4b33      	ldr	r3, [pc, #204]	@ (8001dd4 <HAL_I2C_MspInit+0x128>)
 8001d06:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d08:	f003 0302 	and.w	r3, r3, #2
 8001d0c:	617b      	str	r3, [r7, #20]
 8001d0e:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB8-BOOT0     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001d10:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001d14:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001d16:	2312      	movs	r3, #18
 8001d18:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001d1a:	2301      	movs	r3, #1
 8001d1c:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d1e:	2300      	movs	r3, #0
 8001d20:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001d22:	2304      	movs	r3, #4
 8001d24:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d26:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001d2a:	4619      	mov	r1, r3
 8001d2c:	482a      	ldr	r0, [pc, #168]	@ (8001dd8 <HAL_I2C_MspInit+0x12c>)
 8001d2e:	f002 ff81 	bl	8004c34 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001d32:	4b28      	ldr	r3, [pc, #160]	@ (8001dd4 <HAL_I2C_MspInit+0x128>)
 8001d34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d36:	4a27      	ldr	r2, [pc, #156]	@ (8001dd4 <HAL_I2C_MspInit+0x128>)
 8001d38:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001d3c:	6593      	str	r3, [r2, #88]	@ 0x58
 8001d3e:	4b25      	ldr	r3, [pc, #148]	@ (8001dd4 <HAL_I2C_MspInit+0x128>)
 8001d40:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d42:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001d46:	613b      	str	r3, [r7, #16]
 8001d48:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_I2C3_CLK_ENABLE();
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 8001d4a:	e03c      	b.n	8001dc6 <HAL_I2C_MspInit+0x11a>
  else if(i2cHandle->Instance==I2C3)
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	4a22      	ldr	r2, [pc, #136]	@ (8001ddc <HAL_I2C_MspInit+0x130>)
 8001d52:	4293      	cmp	r3, r2
 8001d54:	d137      	bne.n	8001dc6 <HAL_I2C_MspInit+0x11a>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 8001d56:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001d5a:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 8001d5c:	2300      	movs	r3, #0
 8001d5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001d60:	f107 0318 	add.w	r3, r7, #24
 8001d64:	4618      	mov	r0, r3
 8001d66:	f004 fea1 	bl	8006aac <HAL_RCCEx_PeriphCLKConfig>
 8001d6a:	4603      	mov	r3, r0
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d001      	beq.n	8001d74 <HAL_I2C_MspInit+0xc8>
      Error_Handler();
 8001d70:	f000 f8d2 	bl	8001f18 <Error_Handler>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d74:	4b17      	ldr	r3, [pc, #92]	@ (8001dd4 <HAL_I2C_MspInit+0x128>)
 8001d76:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d78:	4a16      	ldr	r2, [pc, #88]	@ (8001dd4 <HAL_I2C_MspInit+0x128>)
 8001d7a:	f043 0304 	orr.w	r3, r3, #4
 8001d7e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001d80:	4b14      	ldr	r3, [pc, #80]	@ (8001dd4 <HAL_I2C_MspInit+0x128>)
 8001d82:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d84:	f003 0304 	and.w	r3, r3, #4
 8001d88:	60fb      	str	r3, [r7, #12]
 8001d8a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001d8c:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001d90:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001d92:	2312      	movs	r3, #18
 8001d94:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001d96:	2301      	movs	r3, #1
 8001d98:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d9a:	2300      	movs	r3, #0
 8001d9c:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF8_I2C3;
 8001d9e:	2308      	movs	r3, #8
 8001da0:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001da2:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001da6:	4619      	mov	r1, r3
 8001da8:	480d      	ldr	r0, [pc, #52]	@ (8001de0 <HAL_I2C_MspInit+0x134>)
 8001daa:	f002 ff43 	bl	8004c34 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8001dae:	4b09      	ldr	r3, [pc, #36]	@ (8001dd4 <HAL_I2C_MspInit+0x128>)
 8001db0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001db2:	4a08      	ldr	r2, [pc, #32]	@ (8001dd4 <HAL_I2C_MspInit+0x128>)
 8001db4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8001db8:	6593      	str	r3, [r2, #88]	@ 0x58
 8001dba:	4b06      	ldr	r3, [pc, #24]	@ (8001dd4 <HAL_I2C_MspInit+0x128>)
 8001dbc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001dbe:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8001dc2:	60bb      	str	r3, [r7, #8]
 8001dc4:	68bb      	ldr	r3, [r7, #8]
}
 8001dc6:	bf00      	nop
 8001dc8:	3780      	adds	r7, #128	@ 0x80
 8001dca:	46bd      	mov	sp, r7
 8001dcc:	bd80      	pop	{r7, pc}
 8001dce:	bf00      	nop
 8001dd0:	40005400 	.word	0x40005400
 8001dd4:	40021000 	.word	0x40021000
 8001dd8:	48000400 	.word	0x48000400
 8001ddc:	40007800 	.word	0x40007800
 8001de0:	48000800 	.word	0x48000800

08001de4 <DWT_Init>:
void SystemClock_Config(void);
void MX_FREERTOS_Init(void);
/* USER CODE BEGIN PFP */
#include "core_cm4.h"
  void DWT_Init(void)
  {
 8001de4:	b480      	push	{r7}
 8001de6:	af00      	add	r7, sp, #0
      CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8001de8:	4b09      	ldr	r3, [pc, #36]	@ (8001e10 <DWT_Init+0x2c>)
 8001dea:	68db      	ldr	r3, [r3, #12]
 8001dec:	4a08      	ldr	r2, [pc, #32]	@ (8001e10 <DWT_Init+0x2c>)
 8001dee:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001df2:	60d3      	str	r3, [r2, #12]
      DWT->CYCCNT = 0;
 8001df4:	4b07      	ldr	r3, [pc, #28]	@ (8001e14 <DWT_Init+0x30>)
 8001df6:	2200      	movs	r2, #0
 8001df8:	605a      	str	r2, [r3, #4]
      DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 8001dfa:	4b06      	ldr	r3, [pc, #24]	@ (8001e14 <DWT_Init+0x30>)
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	4a05      	ldr	r2, [pc, #20]	@ (8001e14 <DWT_Init+0x30>)
 8001e00:	f043 0301 	orr.w	r3, r3, #1
 8001e04:	6013      	str	r3, [r2, #0]
  }
 8001e06:	bf00      	nop
 8001e08:	46bd      	mov	sp, r7
 8001e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e0e:	4770      	bx	lr
 8001e10:	e000edf0 	.word	0xe000edf0
 8001e14:	e0001000 	.word	0xe0001000

08001e18 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001e18:	b580      	push	{r7, lr}
 8001e1a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001e1c:	f002 fac1 	bl	80043a2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001e20:	f000 f81c 	bl	8001e5c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001e24:	f7ff fe92 	bl	8001b4c <MX_GPIO_Init>
  MX_DMA_Init();
 8001e28:	f7ff fe46 	bl	8001ab8 <MX_DMA_Init>
  MX_TIM1_Init();
 8001e2c:	f000 fa7e 	bl	800232c <MX_TIM1_Init>
  MX_TIM2_Init();
 8001e30:	f000 faec 	bl	800240c <MX_TIM2_Init>
  MX_I2C1_Init();
 8001e34:	f7ff feba 	bl	8001bac <MX_I2C1_Init>
  MX_LPUART1_UART_Init();
 8001e38:	f000 fc6e 	bl	8002718 <MX_LPUART1_UART_Init>
  MX_UART4_Init();
 8001e3c:	f000 fcb6 	bl	80027ac <MX_UART4_Init>
  MX_I2C3_Init();
 8001e40:	f7ff fef4 	bl	8001c2c <MX_I2C3_Init>
  /* USER CODE BEGIN 2 */
  DWT_Init();
 8001e44:	f7ff ffce 	bl	8001de4 <DWT_Init>
  CommUart_EarlyInit();  // aggiunto
 8001e48:	f000 ffd6 	bl	8002df8 <CommUart_EarlyInit>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in cmsis_os2.c) */
 8001e4c:	f00c fa74 	bl	800e338 <osKernelInitialize>
  MX_FREERTOS_Init();
 8001e50:	f7ff fc98 	bl	8001784 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8001e54:	f00c fa94 	bl	800e380 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001e58:	bf00      	nop
 8001e5a:	e7fd      	b.n	8001e58 <main+0x40>

08001e5c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	b094      	sub	sp, #80	@ 0x50
 8001e60:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001e62:	f107 0318 	add.w	r3, r7, #24
 8001e66:	2238      	movs	r2, #56	@ 0x38
 8001e68:	2100      	movs	r1, #0
 8001e6a:	4618      	mov	r0, r3
 8001e6c:	f010 ffac 	bl	8012dc8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001e70:	1d3b      	adds	r3, r7, #4
 8001e72:	2200      	movs	r2, #0
 8001e74:	601a      	str	r2, [r3, #0]
 8001e76:	605a      	str	r2, [r3, #4]
 8001e78:	609a      	str	r2, [r3, #8]
 8001e7a:	60da      	str	r2, [r3, #12]
 8001e7c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8001e7e:	2000      	movs	r0, #0
 8001e80:	f004 f800 	bl	8005e84 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001e84:	2302      	movs	r3, #2
 8001e86:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001e88:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001e8c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001e8e:	2340      	movs	r3, #64	@ 0x40
 8001e90:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001e92:	2302      	movs	r3, #2
 8001e94:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001e96:	2302      	movs	r3, #2
 8001e98:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8001e9a:	2304      	movs	r3, #4
 8001e9c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8001e9e:	2355      	movs	r3, #85	@ 0x55
 8001ea0:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001ea2:	2302      	movs	r3, #2
 8001ea4:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001ea6:	2302      	movs	r3, #2
 8001ea8:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001eaa:	2302      	movs	r3, #2
 8001eac:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001eae:	f107 0318 	add.w	r3, r7, #24
 8001eb2:	4618      	mov	r0, r3
 8001eb4:	f004 f89a 	bl	8005fec <HAL_RCC_OscConfig>
 8001eb8:	4603      	mov	r3, r0
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d001      	beq.n	8001ec2 <SystemClock_Config+0x66>
  {
    Error_Handler();
 8001ebe:	f000 f82b 	bl	8001f18 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001ec2:	230f      	movs	r3, #15
 8001ec4:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001ec6:	2303      	movs	r3, #3
 8001ec8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001eca:	2300      	movs	r3, #0
 8001ecc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001ece:	2300      	movs	r3, #0
 8001ed0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001ed2:	2300      	movs	r3, #0
 8001ed4:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001ed6:	1d3b      	adds	r3, r7, #4
 8001ed8:	2104      	movs	r1, #4
 8001eda:	4618      	mov	r0, r3
 8001edc:	f004 fb98 	bl	8006610 <HAL_RCC_ClockConfig>
 8001ee0:	4603      	mov	r3, r0
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d001      	beq.n	8001eea <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8001ee6:	f000 f817 	bl	8001f18 <Error_Handler>
  }
}
 8001eea:	bf00      	nop
 8001eec:	3750      	adds	r7, #80	@ 0x50
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	bd80      	pop	{r7, pc}
	...

08001ef4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001ef4:	b580      	push	{r7, lr}
 8001ef6:	b082      	sub	sp, #8
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	4a04      	ldr	r2, [pc, #16]	@ (8001f14 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001f02:	4293      	cmp	r3, r2
 8001f04:	d101      	bne.n	8001f0a <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8001f06:	f002 fa65 	bl	80043d4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001f0a:	bf00      	nop
 8001f0c:	3708      	adds	r7, #8
 8001f0e:	46bd      	mov	sp, r7
 8001f10:	bd80      	pop	{r7, pc}
 8001f12:	bf00      	nop
 8001f14:	40001000 	.word	0x40001000

08001f18 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001f18:	b480      	push	{r7}
 8001f1a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001f1c:	b672      	cpsid	i
}
 8001f1e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001f20:	bf00      	nop
 8001f22:	e7fd      	b.n	8001f20 <Error_Handler+0x8>

08001f24 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001f24:	b580      	push	{r7, lr}
 8001f26:	b082      	sub	sp, #8
 8001f28:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f2a:	4b12      	ldr	r3, [pc, #72]	@ (8001f74 <HAL_MspInit+0x50>)
 8001f2c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f2e:	4a11      	ldr	r2, [pc, #68]	@ (8001f74 <HAL_MspInit+0x50>)
 8001f30:	f043 0301 	orr.w	r3, r3, #1
 8001f34:	6613      	str	r3, [r2, #96]	@ 0x60
 8001f36:	4b0f      	ldr	r3, [pc, #60]	@ (8001f74 <HAL_MspInit+0x50>)
 8001f38:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f3a:	f003 0301 	and.w	r3, r3, #1
 8001f3e:	607b      	str	r3, [r7, #4]
 8001f40:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f42:	4b0c      	ldr	r3, [pc, #48]	@ (8001f74 <HAL_MspInit+0x50>)
 8001f44:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f46:	4a0b      	ldr	r2, [pc, #44]	@ (8001f74 <HAL_MspInit+0x50>)
 8001f48:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001f4c:	6593      	str	r3, [r2, #88]	@ 0x58
 8001f4e:	4b09      	ldr	r3, [pc, #36]	@ (8001f74 <HAL_MspInit+0x50>)
 8001f50:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f52:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f56:	603b      	str	r3, [r7, #0]
 8001f58:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001f5a:	2200      	movs	r2, #0
 8001f5c:	210f      	movs	r1, #15
 8001f5e:	f06f 0001 	mvn.w	r0, #1
 8001f62:	f002 fb0d 	bl	8004580 <HAL_NVIC_SetPriority>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8001f66:	f004 f831 	bl	8005fcc <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001f6a:	bf00      	nop
 8001f6c:	3708      	adds	r7, #8
 8001f6e:	46bd      	mov	sp, r7
 8001f70:	bd80      	pop	{r7, pc}
 8001f72:	bf00      	nop
 8001f74:	40021000 	.word	0x40021000

08001f78 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	b08c      	sub	sp, #48	@ 0x30
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001f80:	2300      	movs	r3, #0
 8001f82:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              uwPrescalerValue = 0;
 8001f84:	2300      	movs	r3, #0
 8001f86:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001f88:	4b2c      	ldr	r3, [pc, #176]	@ (800203c <HAL_InitTick+0xc4>)
 8001f8a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f8c:	4a2b      	ldr	r2, [pc, #172]	@ (800203c <HAL_InitTick+0xc4>)
 8001f8e:	f043 0310 	orr.w	r3, r3, #16
 8001f92:	6593      	str	r3, [r2, #88]	@ 0x58
 8001f94:	4b29      	ldr	r3, [pc, #164]	@ (800203c <HAL_InitTick+0xc4>)
 8001f96:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f98:	f003 0310 	and.w	r3, r3, #16
 8001f9c:	60bb      	str	r3, [r7, #8]
 8001f9e:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001fa0:	f107 020c 	add.w	r2, r7, #12
 8001fa4:	f107 0310 	add.w	r3, r7, #16
 8001fa8:	4611      	mov	r1, r2
 8001faa:	4618      	mov	r0, r3
 8001fac:	f004 fd06 	bl	80069bc <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001fb0:	f004 fcd8 	bl	8006964 <HAL_RCC_GetPCLK1Freq>
 8001fb4:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001fb6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001fb8:	4a21      	ldr	r2, [pc, #132]	@ (8002040 <HAL_InitTick+0xc8>)
 8001fba:	fba2 2303 	umull	r2, r3, r2, r3
 8001fbe:	0c9b      	lsrs	r3, r3, #18
 8001fc0:	3b01      	subs	r3, #1
 8001fc2:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001fc4:	4b1f      	ldr	r3, [pc, #124]	@ (8002044 <HAL_InitTick+0xcc>)
 8001fc6:	4a20      	ldr	r2, [pc, #128]	@ (8002048 <HAL_InitTick+0xd0>)
 8001fc8:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001fca:	4b1e      	ldr	r3, [pc, #120]	@ (8002044 <HAL_InitTick+0xcc>)
 8001fcc:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001fd0:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001fd2:	4a1c      	ldr	r2, [pc, #112]	@ (8002044 <HAL_InitTick+0xcc>)
 8001fd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fd6:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001fd8:	4b1a      	ldr	r3, [pc, #104]	@ (8002044 <HAL_InitTick+0xcc>)
 8001fda:	2200      	movs	r2, #0
 8001fdc:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001fde:	4b19      	ldr	r3, [pc, #100]	@ (8002044 <HAL_InitTick+0xcc>)
 8001fe0:	2200      	movs	r2, #0
 8001fe2:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim6);
 8001fe4:	4817      	ldr	r0, [pc, #92]	@ (8002044 <HAL_InitTick+0xcc>)
 8001fe6:	f004 ffaf 	bl	8006f48 <HAL_TIM_Base_Init>
 8001fea:	4603      	mov	r3, r0
 8001fec:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8001ff0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d11b      	bne.n	8002030 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8001ff8:	4812      	ldr	r0, [pc, #72]	@ (8002044 <HAL_InitTick+0xcc>)
 8001ffa:	f005 f807 	bl	800700c <HAL_TIM_Base_Start_IT>
 8001ffe:	4603      	mov	r3, r0
 8002000:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8002004:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002008:	2b00      	cmp	r3, #0
 800200a:	d111      	bne.n	8002030 <HAL_InitTick+0xb8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800200c:	2036      	movs	r0, #54	@ 0x36
 800200e:	f002 fad1 	bl	80045b4 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	2b0f      	cmp	r3, #15
 8002016:	d808      	bhi.n	800202a <HAL_InitTick+0xb2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8002018:	2200      	movs	r2, #0
 800201a:	6879      	ldr	r1, [r7, #4]
 800201c:	2036      	movs	r0, #54	@ 0x36
 800201e:	f002 faaf 	bl	8004580 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002022:	4a0a      	ldr	r2, [pc, #40]	@ (800204c <HAL_InitTick+0xd4>)
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	6013      	str	r3, [r2, #0]
 8002028:	e002      	b.n	8002030 <HAL_InitTick+0xb8>
      }
      else
      {
        status = HAL_ERROR;
 800202a:	2301      	movs	r3, #1
 800202c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8002030:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8002034:	4618      	mov	r0, r3
 8002036:	3730      	adds	r7, #48	@ 0x30
 8002038:	46bd      	mov	sp, r7
 800203a:	bd80      	pop	{r7, pc}
 800203c:	40021000 	.word	0x40021000
 8002040:	431bde83 	.word	0x431bde83
 8002044:	20002e40 	.word	0x20002e40
 8002048:	40001000 	.word	0x40001000
 800204c:	20000004 	.word	0x20000004

08002050 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002050:	b480      	push	{r7}
 8002052:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002054:	bf00      	nop
 8002056:	e7fd      	b.n	8002054 <NMI_Handler+0x4>

08002058 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002058:	b480      	push	{r7}
 800205a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800205c:	bf00      	nop
 800205e:	e7fd      	b.n	800205c <HardFault_Handler+0x4>

08002060 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002060:	b480      	push	{r7}
 8002062:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002064:	bf00      	nop
 8002066:	e7fd      	b.n	8002064 <MemManage_Handler+0x4>

08002068 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002068:	b480      	push	{r7}
 800206a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800206c:	bf00      	nop
 800206e:	e7fd      	b.n	800206c <BusFault_Handler+0x4>

08002070 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002070:	b480      	push	{r7}
 8002072:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002074:	bf00      	nop
 8002076:	e7fd      	b.n	8002074 <UsageFault_Handler+0x4>

08002078 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002078:	b480      	push	{r7}
 800207a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800207c:	bf00      	nop
 800207e:	46bd      	mov	sp, r7
 8002080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002084:	4770      	bx	lr
	...

08002088 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8002088:	b580      	push	{r7, lr}
 800208a:	b082      	sub	sp, #8
 800208c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */
	uint32_t s = DWT->CYCCNT;
 800208e:	4b09      	ldr	r3, [pc, #36]	@ (80020b4 <DMA1_Channel1_IRQHandler+0x2c>)
 8002090:	685b      	ldr	r3, [r3, #4]
 8002092:	607b      	str	r3, [r7, #4]
  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim1_ch1);
 8002094:	4808      	ldr	r0, [pc, #32]	@ (80020b8 <DMA1_Channel1_IRQHandler+0x30>)
 8002096:	f002 fc7e 	bl	8004996 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */
  WCET_Update(WCET_ISR_DMA_1, DWT->CYCCNT - s);
 800209a:	4b06      	ldr	r3, [pc, #24]	@ (80020b4 <DMA1_Channel1_IRQHandler+0x2c>)
 800209c:	685a      	ldr	r2, [r3, #4]
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	1ad3      	subs	r3, r2, r3
 80020a2:	4619      	mov	r1, r3
 80020a4:	200a      	movs	r0, #10
 80020a6:	f001 fb51 	bl	800374c <WCET_Update>
  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80020aa:	bf00      	nop
 80020ac:	3708      	adds	r7, #8
 80020ae:	46bd      	mov	sp, r7
 80020b0:	bd80      	pop	{r7, pc}
 80020b2:	bf00      	nop
 80020b4:	e0001000 	.word	0xe0001000
 80020b8:	20002f28 	.word	0x20002f28

080020bc <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 80020bc:	b580      	push	{r7, lr}
 80020be:	b082      	sub	sp, #8
 80020c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */
	uint32_t s = DWT->CYCCNT;
 80020c2:	4b09      	ldr	r3, [pc, #36]	@ (80020e8 <DMA1_Channel2_IRQHandler+0x2c>)
 80020c4:	685b      	ldr	r3, [r3, #4]
 80020c6:	607b      	str	r3, [r7, #4]
  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim1_ch2);
 80020c8:	4808      	ldr	r0, [pc, #32]	@ (80020ec <DMA1_Channel2_IRQHandler+0x30>)
 80020ca:	f002 fc64 	bl	8004996 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */
  WCET_Update(WCET_ISR_DMA_2, DWT->CYCCNT - s);
 80020ce:	4b06      	ldr	r3, [pc, #24]	@ (80020e8 <DMA1_Channel2_IRQHandler+0x2c>)
 80020d0:	685a      	ldr	r2, [r3, #4]
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	1ad3      	subs	r3, r2, r3
 80020d6:	4619      	mov	r1, r3
 80020d8:	200b      	movs	r0, #11
 80020da:	f001 fb37 	bl	800374c <WCET_Update>
  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 80020de:	bf00      	nop
 80020e0:	3708      	adds	r7, #8
 80020e2:	46bd      	mov	sp, r7
 80020e4:	bd80      	pop	{r7, pc}
 80020e6:	bf00      	nop
 80020e8:	e0001000 	.word	0xe0001000
 80020ec:	20002f88 	.word	0x20002f88

080020f0 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 80020f0:	b580      	push	{r7, lr}
 80020f2:	b082      	sub	sp, #8
 80020f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */
	uint32_t s = DWT->CYCCNT;
 80020f6:	4b09      	ldr	r3, [pc, #36]	@ (800211c <DMA1_Channel3_IRQHandler+0x2c>)
 80020f8:	685b      	ldr	r3, [r3, #4]
 80020fa:	607b      	str	r3, [r7, #4]
  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim1_ch3);
 80020fc:	4808      	ldr	r0, [pc, #32]	@ (8002120 <DMA1_Channel3_IRQHandler+0x30>)
 80020fe:	f002 fc4a 	bl	8004996 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */
  WCET_Update(WCET_ISR_DMA_3, DWT->CYCCNT - s);
 8002102:	4b06      	ldr	r3, [pc, #24]	@ (800211c <DMA1_Channel3_IRQHandler+0x2c>)
 8002104:	685a      	ldr	r2, [r3, #4]
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	1ad3      	subs	r3, r2, r3
 800210a:	4619      	mov	r1, r3
 800210c:	200c      	movs	r0, #12
 800210e:	f001 fb1d 	bl	800374c <WCET_Update>
  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8002112:	bf00      	nop
 8002114:	3708      	adds	r7, #8
 8002116:	46bd      	mov	sp, r7
 8002118:	bd80      	pop	{r7, pc}
 800211a:	bf00      	nop
 800211c:	e0001000 	.word	0xe0001000
 8002120:	20002fe8 	.word	0x20002fe8

08002124 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8002124:	b580      	push	{r7, lr}
 8002126:	b082      	sub	sp, #8
 8002128:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */
	uint32_t s = DWT->CYCCNT;
 800212a:	4b09      	ldr	r3, [pc, #36]	@ (8002150 <DMA1_Channel4_IRQHandler+0x2c>)
 800212c:	685b      	ldr	r3, [r3, #4]
 800212e:	607b      	str	r3, [r7, #4]
  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_tx);
 8002130:	4808      	ldr	r0, [pc, #32]	@ (8002154 <DMA1_Channel4_IRQHandler+0x30>)
 8002132:	f002 fc30 	bl	8004996 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */
  WCET_Update(WCET_ISR_DMA_4, DWT->CYCCNT - s);
 8002136:	4b06      	ldr	r3, [pc, #24]	@ (8002150 <DMA1_Channel4_IRQHandler+0x2c>)
 8002138:	685a      	ldr	r2, [r3, #4]
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	1ad3      	subs	r3, r2, r3
 800213e:	4619      	mov	r1, r3
 8002140:	200d      	movs	r0, #13
 8002142:	f001 fb03 	bl	800374c <WCET_Update>
  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 8002146:	bf00      	nop
 8002148:	3708      	adds	r7, #8
 800214a:	46bd      	mov	sp, r7
 800214c:	bd80      	pop	{r7, pc}
 800214e:	bf00      	nop
 8002150:	e0001000 	.word	0xe0001000
 8002154:	20003170 	.word	0x20003170

08002158 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8002158:	b580      	push	{r7, lr}
 800215a:	b082      	sub	sp, #8
 800215c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */
	uint32_t s = DWT->CYCCNT;
 800215e:	4b09      	ldr	r3, [pc, #36]	@ (8002184 <DMA1_Channel5_IRQHandler+0x2c>)
 8002160:	685b      	ldr	r3, [r3, #4]
 8002162:	607b      	str	r3, [r7, #4]
  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_rx);
 8002164:	4808      	ldr	r0, [pc, #32]	@ (8002188 <DMA1_Channel5_IRQHandler+0x30>)
 8002166:	f002 fc16 	bl	8004996 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */
  WCET_Update(WCET_ISR_DMA_5, DWT->CYCCNT - s);
 800216a:	4b06      	ldr	r3, [pc, #24]	@ (8002184 <DMA1_Channel5_IRQHandler+0x2c>)
 800216c:	685a      	ldr	r2, [r3, #4]
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	1ad3      	subs	r3, r2, r3
 8002172:	4619      	mov	r1, r3
 8002174:	200e      	movs	r0, #14
 8002176:	f001 fae9 	bl	800374c <WCET_Update>
  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 800217a:	bf00      	nop
 800217c:	3708      	adds	r7, #8
 800217e:	46bd      	mov	sp, r7
 8002180:	bd80      	pop	{r7, pc}
 8002182:	bf00      	nop
 8002184:	e0001000 	.word	0xe0001000
 8002188:	200031d0 	.word	0x200031d0

0800218c <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt / UART4 wake-up interrupt through EXTI line 34.
  */
void UART4_IRQHandler(void)
{
 800218c:	b580      	push	{r7, lr}
 800218e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8002190:	4802      	ldr	r0, [pc, #8]	@ (800219c <UART4_IRQHandler+0x10>)
 8002192:	f007 f8eb 	bl	800936c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8002196:	bf00      	nop
 8002198:	bd80      	pop	{r7, pc}
 800219a:	bf00      	nop
 800219c:	200030dc 	.word	0x200030dc

080021a0 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80021a0:	b580      	push	{r7, lr}
 80021a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80021a4:	4802      	ldr	r0, [pc, #8]	@ (80021b0 <TIM6_DAC_IRQHandler+0x10>)
 80021a6:	f005 fd05 	bl	8007bb4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80021aa:	bf00      	nop
 80021ac:	bd80      	pop	{r7, pc}
 80021ae:	bf00      	nop
 80021b0:	20002e40 	.word	0x20002e40

080021b4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80021b4:	b480      	push	{r7}
 80021b6:	af00      	add	r7, sp, #0
  return 1;
 80021b8:	2301      	movs	r3, #1
}
 80021ba:	4618      	mov	r0, r3
 80021bc:	46bd      	mov	sp, r7
 80021be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c2:	4770      	bx	lr

080021c4 <_kill>:

int _kill(int pid, int sig)
{
 80021c4:	b580      	push	{r7, lr}
 80021c6:	b082      	sub	sp, #8
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	6078      	str	r0, [r7, #4]
 80021cc:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80021ce:	f010 fed1 	bl	8012f74 <__errno>
 80021d2:	4603      	mov	r3, r0
 80021d4:	2216      	movs	r2, #22
 80021d6:	601a      	str	r2, [r3, #0]
  return -1;
 80021d8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80021dc:	4618      	mov	r0, r3
 80021de:	3708      	adds	r7, #8
 80021e0:	46bd      	mov	sp, r7
 80021e2:	bd80      	pop	{r7, pc}

080021e4 <_exit>:

void _exit (int status)
{
 80021e4:	b580      	push	{r7, lr}
 80021e6:	b082      	sub	sp, #8
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80021ec:	f04f 31ff 	mov.w	r1, #4294967295
 80021f0:	6878      	ldr	r0, [r7, #4]
 80021f2:	f7ff ffe7 	bl	80021c4 <_kill>
  while (1) {}    /* Make sure we hang here */
 80021f6:	bf00      	nop
 80021f8:	e7fd      	b.n	80021f6 <_exit+0x12>

080021fa <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80021fa:	b580      	push	{r7, lr}
 80021fc:	b086      	sub	sp, #24
 80021fe:	af00      	add	r7, sp, #0
 8002200:	60f8      	str	r0, [r7, #12]
 8002202:	60b9      	str	r1, [r7, #8]
 8002204:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002206:	2300      	movs	r3, #0
 8002208:	617b      	str	r3, [r7, #20]
 800220a:	e00a      	b.n	8002222 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800220c:	f3af 8000 	nop.w
 8002210:	4601      	mov	r1, r0
 8002212:	68bb      	ldr	r3, [r7, #8]
 8002214:	1c5a      	adds	r2, r3, #1
 8002216:	60ba      	str	r2, [r7, #8]
 8002218:	b2ca      	uxtb	r2, r1
 800221a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800221c:	697b      	ldr	r3, [r7, #20]
 800221e:	3301      	adds	r3, #1
 8002220:	617b      	str	r3, [r7, #20]
 8002222:	697a      	ldr	r2, [r7, #20]
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	429a      	cmp	r2, r3
 8002228:	dbf0      	blt.n	800220c <_read+0x12>
  }

  return len;
 800222a:	687b      	ldr	r3, [r7, #4]
}
 800222c:	4618      	mov	r0, r3
 800222e:	3718      	adds	r7, #24
 8002230:	46bd      	mov	sp, r7
 8002232:	bd80      	pop	{r7, pc}

08002234 <_close>:
  }
  return len;
}

int _close(int file)
{
 8002234:	b480      	push	{r7}
 8002236:	b083      	sub	sp, #12
 8002238:	af00      	add	r7, sp, #0
 800223a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800223c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002240:	4618      	mov	r0, r3
 8002242:	370c      	adds	r7, #12
 8002244:	46bd      	mov	sp, r7
 8002246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800224a:	4770      	bx	lr

0800224c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800224c:	b480      	push	{r7}
 800224e:	b083      	sub	sp, #12
 8002250:	af00      	add	r7, sp, #0
 8002252:	6078      	str	r0, [r7, #4]
 8002254:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002256:	683b      	ldr	r3, [r7, #0]
 8002258:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800225c:	605a      	str	r2, [r3, #4]
  return 0;
 800225e:	2300      	movs	r3, #0
}
 8002260:	4618      	mov	r0, r3
 8002262:	370c      	adds	r7, #12
 8002264:	46bd      	mov	sp, r7
 8002266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800226a:	4770      	bx	lr

0800226c <_isatty>:

int _isatty(int file)
{
 800226c:	b480      	push	{r7}
 800226e:	b083      	sub	sp, #12
 8002270:	af00      	add	r7, sp, #0
 8002272:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002274:	2301      	movs	r3, #1
}
 8002276:	4618      	mov	r0, r3
 8002278:	370c      	adds	r7, #12
 800227a:	46bd      	mov	sp, r7
 800227c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002280:	4770      	bx	lr

08002282 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002282:	b480      	push	{r7}
 8002284:	b085      	sub	sp, #20
 8002286:	af00      	add	r7, sp, #0
 8002288:	60f8      	str	r0, [r7, #12]
 800228a:	60b9      	str	r1, [r7, #8]
 800228c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800228e:	2300      	movs	r3, #0
}
 8002290:	4618      	mov	r0, r3
 8002292:	3714      	adds	r7, #20
 8002294:	46bd      	mov	sp, r7
 8002296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800229a:	4770      	bx	lr

0800229c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800229c:	b580      	push	{r7, lr}
 800229e:	b086      	sub	sp, #24
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80022a4:	4a14      	ldr	r2, [pc, #80]	@ (80022f8 <_sbrk+0x5c>)
 80022a6:	4b15      	ldr	r3, [pc, #84]	@ (80022fc <_sbrk+0x60>)
 80022a8:	1ad3      	subs	r3, r2, r3
 80022aa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80022ac:	697b      	ldr	r3, [r7, #20]
 80022ae:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80022b0:	4b13      	ldr	r3, [pc, #76]	@ (8002300 <_sbrk+0x64>)
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d102      	bne.n	80022be <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80022b8:	4b11      	ldr	r3, [pc, #68]	@ (8002300 <_sbrk+0x64>)
 80022ba:	4a12      	ldr	r2, [pc, #72]	@ (8002304 <_sbrk+0x68>)
 80022bc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80022be:	4b10      	ldr	r3, [pc, #64]	@ (8002300 <_sbrk+0x64>)
 80022c0:	681a      	ldr	r2, [r3, #0]
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	4413      	add	r3, r2
 80022c6:	693a      	ldr	r2, [r7, #16]
 80022c8:	429a      	cmp	r2, r3
 80022ca:	d207      	bcs.n	80022dc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80022cc:	f010 fe52 	bl	8012f74 <__errno>
 80022d0:	4603      	mov	r3, r0
 80022d2:	220c      	movs	r2, #12
 80022d4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80022d6:	f04f 33ff 	mov.w	r3, #4294967295
 80022da:	e009      	b.n	80022f0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80022dc:	4b08      	ldr	r3, [pc, #32]	@ (8002300 <_sbrk+0x64>)
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80022e2:	4b07      	ldr	r3, [pc, #28]	@ (8002300 <_sbrk+0x64>)
 80022e4:	681a      	ldr	r2, [r3, #0]
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	4413      	add	r3, r2
 80022ea:	4a05      	ldr	r2, [pc, #20]	@ (8002300 <_sbrk+0x64>)
 80022ec:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80022ee:	68fb      	ldr	r3, [r7, #12]
}
 80022f0:	4618      	mov	r0, r3
 80022f2:	3718      	adds	r7, #24
 80022f4:	46bd      	mov	sp, r7
 80022f6:	bd80      	pop	{r7, pc}
 80022f8:	20020000 	.word	0x20020000
 80022fc:	00000400 	.word	0x00000400
 8002300:	20002e8c 	.word	0x20002e8c
 8002304:	20004e90 	.word	0x20004e90

08002308 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8002308:	b480      	push	{r7}
 800230a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800230c:	4b06      	ldr	r3, [pc, #24]	@ (8002328 <SystemInit+0x20>)
 800230e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002312:	4a05      	ldr	r2, [pc, #20]	@ (8002328 <SystemInit+0x20>)
 8002314:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002318:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800231c:	bf00      	nop
 800231e:	46bd      	mov	sp, r7
 8002320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002324:	4770      	bx	lr
 8002326:	bf00      	nop
 8002328:	e000ed00 	.word	0xe000ed00

0800232c <MX_TIM1_Init>:
DMA_HandleTypeDef hdma_tim1_ch2;
DMA_HandleTypeDef hdma_tim1_ch3;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 800232c:	b580      	push	{r7, lr}
 800232e:	b088      	sub	sp, #32
 8002330:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002332:	f107 0314 	add.w	r3, r7, #20
 8002336:	2200      	movs	r2, #0
 8002338:	601a      	str	r2, [r3, #0]
 800233a:	605a      	str	r2, [r3, #4]
 800233c:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 800233e:	1d3b      	adds	r3, r7, #4
 8002340:	2200      	movs	r2, #0
 8002342:	601a      	str	r2, [r3, #0]
 8002344:	605a      	str	r2, [r3, #4]
 8002346:	609a      	str	r2, [r3, #8]
 8002348:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800234a:	4b2e      	ldr	r3, [pc, #184]	@ (8002404 <MX_TIM1_Init+0xd8>)
 800234c:	4a2e      	ldr	r2, [pc, #184]	@ (8002408 <MX_TIM1_Init+0xdc>)
 800234e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 169;
 8002350:	4b2c      	ldr	r3, [pc, #176]	@ (8002404 <MX_TIM1_Init+0xd8>)
 8002352:	22a9      	movs	r2, #169	@ 0xa9
 8002354:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002356:	4b2b      	ldr	r3, [pc, #172]	@ (8002404 <MX_TIM1_Init+0xd8>)
 8002358:	2200      	movs	r2, #0
 800235a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 800235c:	4b29      	ldr	r3, [pc, #164]	@ (8002404 <MX_TIM1_Init+0xd8>)
 800235e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002362:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002364:	4b27      	ldr	r3, [pc, #156]	@ (8002404 <MX_TIM1_Init+0xd8>)
 8002366:	2200      	movs	r2, #0
 8002368:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800236a:	4b26      	ldr	r3, [pc, #152]	@ (8002404 <MX_TIM1_Init+0xd8>)
 800236c:	2200      	movs	r2, #0
 800236e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002370:	4b24      	ldr	r3, [pc, #144]	@ (8002404 <MX_TIM1_Init+0xd8>)
 8002372:	2200      	movs	r2, #0
 8002374:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 8002376:	4823      	ldr	r0, [pc, #140]	@ (8002404 <MX_TIM1_Init+0xd8>)
 8002378:	f005 f8c6 	bl	8007508 <HAL_TIM_IC_Init>
 800237c:	4603      	mov	r3, r0
 800237e:	2b00      	cmp	r3, #0
 8002380:	d001      	beq.n	8002386 <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 8002382:	f7ff fdc9 	bl	8001f18 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002386:	2300      	movs	r3, #0
 8002388:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800238a:	2300      	movs	r3, #0
 800238c:	61bb      	str	r3, [r7, #24]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800238e:	2300      	movs	r3, #0
 8002390:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002392:	f107 0314 	add.w	r3, r7, #20
 8002396:	4619      	mov	r1, r3
 8002398:	481a      	ldr	r0, [pc, #104]	@ (8002404 <MX_TIM1_Init+0xd8>)
 800239a:	f006 fd4d 	bl	8008e38 <HAL_TIMEx_MasterConfigSynchronization>
 800239e:	4603      	mov	r3, r0
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d001      	beq.n	80023a8 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 80023a4:	f7ff fdb8 	bl	8001f18 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 80023a8:	230a      	movs	r3, #10
 80023aa:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80023ac:	2301      	movs	r3, #1
 80023ae:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80023b0:	2300      	movs	r3, #0
 80023b2:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 10;
 80023b4:	230a      	movs	r3, #10
 80023b6:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80023b8:	1d3b      	adds	r3, r7, #4
 80023ba:	2200      	movs	r2, #0
 80023bc:	4619      	mov	r1, r3
 80023be:	4811      	ldr	r0, [pc, #68]	@ (8002404 <MX_TIM1_Init+0xd8>)
 80023c0:	f005 fd47 	bl	8007e52 <HAL_TIM_IC_ConfigChannel>
 80023c4:	4603      	mov	r3, r0
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d001      	beq.n	80023ce <MX_TIM1_Init+0xa2>
  {
    Error_Handler();
 80023ca:	f7ff fda5 	bl	8001f18 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 80023ce:	1d3b      	adds	r3, r7, #4
 80023d0:	2204      	movs	r2, #4
 80023d2:	4619      	mov	r1, r3
 80023d4:	480b      	ldr	r0, [pc, #44]	@ (8002404 <MX_TIM1_Init+0xd8>)
 80023d6:	f005 fd3c 	bl	8007e52 <HAL_TIM_IC_ConfigChannel>
 80023da:	4603      	mov	r3, r0
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d001      	beq.n	80023e4 <MX_TIM1_Init+0xb8>
  {
    Error_Handler();
 80023e0:	f7ff fd9a 	bl	8001f18 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 80023e4:	1d3b      	adds	r3, r7, #4
 80023e6:	2208      	movs	r2, #8
 80023e8:	4619      	mov	r1, r3
 80023ea:	4806      	ldr	r0, [pc, #24]	@ (8002404 <MX_TIM1_Init+0xd8>)
 80023ec:	f005 fd31 	bl	8007e52 <HAL_TIM_IC_ConfigChannel>
 80023f0:	4603      	mov	r3, r0
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d001      	beq.n	80023fa <MX_TIM1_Init+0xce>
  {
    Error_Handler();
 80023f6:	f7ff fd8f 	bl	8001f18 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80023fa:	bf00      	nop
 80023fc:	3720      	adds	r7, #32
 80023fe:	46bd      	mov	sp, r7
 8002400:	bd80      	pop	{r7, pc}
 8002402:	bf00      	nop
 8002404:	20002e90 	.word	0x20002e90
 8002408:	40012c00 	.word	0x40012c00

0800240c <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 800240c:	b580      	push	{r7, lr}
 800240e:	b08a      	sub	sp, #40	@ 0x28
 8002410:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002412:	f107 031c 	add.w	r3, r7, #28
 8002416:	2200      	movs	r2, #0
 8002418:	601a      	str	r2, [r3, #0]
 800241a:	605a      	str	r2, [r3, #4]
 800241c:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800241e:	463b      	mov	r3, r7
 8002420:	2200      	movs	r2, #0
 8002422:	601a      	str	r2, [r3, #0]
 8002424:	605a      	str	r2, [r3, #4]
 8002426:	609a      	str	r2, [r3, #8]
 8002428:	60da      	str	r2, [r3, #12]
 800242a:	611a      	str	r2, [r3, #16]
 800242c:	615a      	str	r2, [r3, #20]
 800242e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002430:	4b26      	ldr	r3, [pc, #152]	@ (80024cc <MX_TIM2_Init+0xc0>)
 8002432:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002436:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 169;
 8002438:	4b24      	ldr	r3, [pc, #144]	@ (80024cc <MX_TIM2_Init+0xc0>)
 800243a:	22a9      	movs	r2, #169	@ 0xa9
 800243c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800243e:	4b23      	ldr	r3, [pc, #140]	@ (80024cc <MX_TIM2_Init+0xc0>)
 8002440:	2200      	movs	r2, #0
 8002442:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 19;
 8002444:	4b21      	ldr	r3, [pc, #132]	@ (80024cc <MX_TIM2_Init+0xc0>)
 8002446:	2213      	movs	r2, #19
 8002448:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800244a:	4b20      	ldr	r3, [pc, #128]	@ (80024cc <MX_TIM2_Init+0xc0>)
 800244c:	2200      	movs	r2, #0
 800244e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002450:	4b1e      	ldr	r3, [pc, #120]	@ (80024cc <MX_TIM2_Init+0xc0>)
 8002452:	2200      	movs	r2, #0
 8002454:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8002456:	481d      	ldr	r0, [pc, #116]	@ (80024cc <MX_TIM2_Init+0xc0>)
 8002458:	f004 fe50 	bl	80070fc <HAL_TIM_PWM_Init>
 800245c:	4603      	mov	r3, r0
 800245e:	2b00      	cmp	r3, #0
 8002460:	d001      	beq.n	8002466 <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 8002462:	f7ff fd59 	bl	8001f18 <Error_Handler>
  }
  if (HAL_TIM_OnePulse_Init(&htim2, TIM_OPMODE_SINGLE) != HAL_OK)
 8002466:	2108      	movs	r1, #8
 8002468:	4818      	ldr	r0, [pc, #96]	@ (80024cc <MX_TIM2_Init+0xc0>)
 800246a:	f005 fb49 	bl	8007b00 <HAL_TIM_OnePulse_Init>
 800246e:	4603      	mov	r3, r0
 8002470:	2b00      	cmp	r3, #0
 8002472:	d001      	beq.n	8002478 <MX_TIM2_Init+0x6c>
  {
    Error_Handler();
 8002474:	f7ff fd50 	bl	8001f18 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002478:	2300      	movs	r3, #0
 800247a:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800247c:	2300      	movs	r3, #0
 800247e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002480:	f107 031c 	add.w	r3, r7, #28
 8002484:	4619      	mov	r1, r3
 8002486:	4811      	ldr	r0, [pc, #68]	@ (80024cc <MX_TIM2_Init+0xc0>)
 8002488:	f006 fcd6 	bl	8008e38 <HAL_TIMEx_MasterConfigSynchronization>
 800248c:	4603      	mov	r3, r0
 800248e:	2b00      	cmp	r3, #0
 8002490:	d001      	beq.n	8002496 <MX_TIM2_Init+0x8a>
  {
    Error_Handler();
 8002492:	f7ff fd41 	bl	8001f18 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002496:	2360      	movs	r3, #96	@ 0x60
 8002498:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 10;
 800249a:	230a      	movs	r3, #10
 800249c:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 800249e:	2302      	movs	r3, #2
 80024a0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80024a2:	2300      	movs	r3, #0
 80024a4:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80024a6:	463b      	mov	r3, r7
 80024a8:	2200      	movs	r2, #0
 80024aa:	4619      	mov	r1, r3
 80024ac:	4807      	ldr	r0, [pc, #28]	@ (80024cc <MX_TIM2_Init+0xc0>)
 80024ae:	f005 fd6d 	bl	8007f8c <HAL_TIM_PWM_ConfigChannel>
 80024b2:	4603      	mov	r3, r0
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d001      	beq.n	80024bc <MX_TIM2_Init+0xb0>
  {
    Error_Handler();
 80024b8:	f7ff fd2e 	bl	8001f18 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80024bc:	4803      	ldr	r0, [pc, #12]	@ (80024cc <MX_TIM2_Init+0xc0>)
 80024be:	f000 f8f7 	bl	80026b0 <HAL_TIM_MspPostInit>

}
 80024c2:	bf00      	nop
 80024c4:	3728      	adds	r7, #40	@ 0x28
 80024c6:	46bd      	mov	sp, r7
 80024c8:	bd80      	pop	{r7, pc}
 80024ca:	bf00      	nop
 80024cc:	20002edc 	.word	0x20002edc

080024d0 <HAL_TIM_IC_MspInit>:

void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* tim_icHandle)
{
 80024d0:	b580      	push	{r7, lr}
 80024d2:	b08a      	sub	sp, #40	@ 0x28
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024d8:	f107 0314 	add.w	r3, r7, #20
 80024dc:	2200      	movs	r2, #0
 80024de:	601a      	str	r2, [r3, #0]
 80024e0:	605a      	str	r2, [r3, #4]
 80024e2:	609a      	str	r2, [r3, #8]
 80024e4:	60da      	str	r2, [r3, #12]
 80024e6:	611a      	str	r2, [r3, #16]
  if(tim_icHandle->Instance==TIM1)
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	4a58      	ldr	r2, [pc, #352]	@ (8002650 <HAL_TIM_IC_MspInit+0x180>)
 80024ee:	4293      	cmp	r3, r2
 80024f0:	f040 80a9 	bne.w	8002646 <HAL_TIM_IC_MspInit+0x176>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80024f4:	4b57      	ldr	r3, [pc, #348]	@ (8002654 <HAL_TIM_IC_MspInit+0x184>)
 80024f6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80024f8:	4a56      	ldr	r2, [pc, #344]	@ (8002654 <HAL_TIM_IC_MspInit+0x184>)
 80024fa:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80024fe:	6613      	str	r3, [r2, #96]	@ 0x60
 8002500:	4b54      	ldr	r3, [pc, #336]	@ (8002654 <HAL_TIM_IC_MspInit+0x184>)
 8002502:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002504:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002508:	613b      	str	r3, [r7, #16]
 800250a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800250c:	4b51      	ldr	r3, [pc, #324]	@ (8002654 <HAL_TIM_IC_MspInit+0x184>)
 800250e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002510:	4a50      	ldr	r2, [pc, #320]	@ (8002654 <HAL_TIM_IC_MspInit+0x184>)
 8002512:	f043 0304 	orr.w	r3, r3, #4
 8002516:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002518:	4b4e      	ldr	r3, [pc, #312]	@ (8002654 <HAL_TIM_IC_MspInit+0x184>)
 800251a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800251c:	f003 0304 	and.w	r3, r3, #4
 8002520:	60fb      	str	r3, [r7, #12]
 8002522:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PC0     ------> TIM1_CH1
    PC1     ------> TIM1_CH2
    PC2     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8002524:	2307      	movs	r3, #7
 8002526:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002528:	2302      	movs	r3, #2
 800252a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800252c:	2300      	movs	r3, #0
 800252e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002530:	2300      	movs	r3, #0
 8002532:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8002534:	2302      	movs	r3, #2
 8002536:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002538:	f107 0314 	add.w	r3, r7, #20
 800253c:	4619      	mov	r1, r3
 800253e:	4846      	ldr	r0, [pc, #280]	@ (8002658 <HAL_TIM_IC_MspInit+0x188>)
 8002540:	f002 fb78 	bl	8004c34 <HAL_GPIO_Init>

    /* TIM1 DMA Init */
    /* TIM1_CH1 Init */
    hdma_tim1_ch1.Instance = DMA1_Channel1;
 8002544:	4b45      	ldr	r3, [pc, #276]	@ (800265c <HAL_TIM_IC_MspInit+0x18c>)
 8002546:	4a46      	ldr	r2, [pc, #280]	@ (8002660 <HAL_TIM_IC_MspInit+0x190>)
 8002548:	601a      	str	r2, [r3, #0]
    hdma_tim1_ch1.Init.Request = DMA_REQUEST_TIM1_CH1;
 800254a:	4b44      	ldr	r3, [pc, #272]	@ (800265c <HAL_TIM_IC_MspInit+0x18c>)
 800254c:	222a      	movs	r2, #42	@ 0x2a
 800254e:	605a      	str	r2, [r3, #4]
    hdma_tim1_ch1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002550:	4b42      	ldr	r3, [pc, #264]	@ (800265c <HAL_TIM_IC_MspInit+0x18c>)
 8002552:	2200      	movs	r2, #0
 8002554:	609a      	str	r2, [r3, #8]
    hdma_tim1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002556:	4b41      	ldr	r3, [pc, #260]	@ (800265c <HAL_TIM_IC_MspInit+0x18c>)
 8002558:	2200      	movs	r2, #0
 800255a:	60da      	str	r2, [r3, #12]
    hdma_tim1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 800255c:	4b3f      	ldr	r3, [pc, #252]	@ (800265c <HAL_TIM_IC_MspInit+0x18c>)
 800255e:	2280      	movs	r2, #128	@ 0x80
 8002560:	611a      	str	r2, [r3, #16]
    hdma_tim1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002562:	4b3e      	ldr	r3, [pc, #248]	@ (800265c <HAL_TIM_IC_MspInit+0x18c>)
 8002564:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002568:	615a      	str	r2, [r3, #20]
    hdma_tim1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800256a:	4b3c      	ldr	r3, [pc, #240]	@ (800265c <HAL_TIM_IC_MspInit+0x18c>)
 800256c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002570:	619a      	str	r2, [r3, #24]
    hdma_tim1_ch1.Init.Mode = DMA_CIRCULAR;
 8002572:	4b3a      	ldr	r3, [pc, #232]	@ (800265c <HAL_TIM_IC_MspInit+0x18c>)
 8002574:	2220      	movs	r2, #32
 8002576:	61da      	str	r2, [r3, #28]
    hdma_tim1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8002578:	4b38      	ldr	r3, [pc, #224]	@ (800265c <HAL_TIM_IC_MspInit+0x18c>)
 800257a:	2200      	movs	r2, #0
 800257c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim1_ch1) != HAL_OK)
 800257e:	4837      	ldr	r0, [pc, #220]	@ (800265c <HAL_TIM_IC_MspInit+0x18c>)
 8002580:	f002 f826 	bl	80045d0 <HAL_DMA_Init>
 8002584:	4603      	mov	r3, r0
 8002586:	2b00      	cmp	r3, #0
 8002588:	d001      	beq.n	800258e <HAL_TIM_IC_MspInit+0xbe>
    {
      Error_Handler();
 800258a:	f7ff fcc5 	bl	8001f18 <Error_Handler>
    }

    __HAL_LINKDMA(tim_icHandle,hdma[TIM_DMA_ID_CC1],hdma_tim1_ch1);
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	4a32      	ldr	r2, [pc, #200]	@ (800265c <HAL_TIM_IC_MspInit+0x18c>)
 8002592:	625a      	str	r2, [r3, #36]	@ 0x24
 8002594:	4a31      	ldr	r2, [pc, #196]	@ (800265c <HAL_TIM_IC_MspInit+0x18c>)
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	6293      	str	r3, [r2, #40]	@ 0x28

    /* TIM1_CH2 Init */
    hdma_tim1_ch2.Instance = DMA1_Channel2;
 800259a:	4b32      	ldr	r3, [pc, #200]	@ (8002664 <HAL_TIM_IC_MspInit+0x194>)
 800259c:	4a32      	ldr	r2, [pc, #200]	@ (8002668 <HAL_TIM_IC_MspInit+0x198>)
 800259e:	601a      	str	r2, [r3, #0]
    hdma_tim1_ch2.Init.Request = DMA_REQUEST_TIM1_CH2;
 80025a0:	4b30      	ldr	r3, [pc, #192]	@ (8002664 <HAL_TIM_IC_MspInit+0x194>)
 80025a2:	222b      	movs	r2, #43	@ 0x2b
 80025a4:	605a      	str	r2, [r3, #4]
    hdma_tim1_ch2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80025a6:	4b2f      	ldr	r3, [pc, #188]	@ (8002664 <HAL_TIM_IC_MspInit+0x194>)
 80025a8:	2200      	movs	r2, #0
 80025aa:	609a      	str	r2, [r3, #8]
    hdma_tim1_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 80025ac:	4b2d      	ldr	r3, [pc, #180]	@ (8002664 <HAL_TIM_IC_MspInit+0x194>)
 80025ae:	2200      	movs	r2, #0
 80025b0:	60da      	str	r2, [r3, #12]
    hdma_tim1_ch2.Init.MemInc = DMA_MINC_ENABLE;
 80025b2:	4b2c      	ldr	r3, [pc, #176]	@ (8002664 <HAL_TIM_IC_MspInit+0x194>)
 80025b4:	2280      	movs	r2, #128	@ 0x80
 80025b6:	611a      	str	r2, [r3, #16]
    hdma_tim1_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80025b8:	4b2a      	ldr	r3, [pc, #168]	@ (8002664 <HAL_TIM_IC_MspInit+0x194>)
 80025ba:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80025be:	615a      	str	r2, [r3, #20]
    hdma_tim1_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80025c0:	4b28      	ldr	r3, [pc, #160]	@ (8002664 <HAL_TIM_IC_MspInit+0x194>)
 80025c2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80025c6:	619a      	str	r2, [r3, #24]
    hdma_tim1_ch2.Init.Mode = DMA_CIRCULAR;
 80025c8:	4b26      	ldr	r3, [pc, #152]	@ (8002664 <HAL_TIM_IC_MspInit+0x194>)
 80025ca:	2220      	movs	r2, #32
 80025cc:	61da      	str	r2, [r3, #28]
    hdma_tim1_ch2.Init.Priority = DMA_PRIORITY_LOW;
 80025ce:	4b25      	ldr	r3, [pc, #148]	@ (8002664 <HAL_TIM_IC_MspInit+0x194>)
 80025d0:	2200      	movs	r2, #0
 80025d2:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim1_ch2) != HAL_OK)
 80025d4:	4823      	ldr	r0, [pc, #140]	@ (8002664 <HAL_TIM_IC_MspInit+0x194>)
 80025d6:	f001 fffb 	bl	80045d0 <HAL_DMA_Init>
 80025da:	4603      	mov	r3, r0
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d001      	beq.n	80025e4 <HAL_TIM_IC_MspInit+0x114>
    {
      Error_Handler();
 80025e0:	f7ff fc9a 	bl	8001f18 <Error_Handler>
    }

    __HAL_LINKDMA(tim_icHandle,hdma[TIM_DMA_ID_CC2],hdma_tim1_ch2);
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	4a1f      	ldr	r2, [pc, #124]	@ (8002664 <HAL_TIM_IC_MspInit+0x194>)
 80025e8:	629a      	str	r2, [r3, #40]	@ 0x28
 80025ea:	4a1e      	ldr	r2, [pc, #120]	@ (8002664 <HAL_TIM_IC_MspInit+0x194>)
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	6293      	str	r3, [r2, #40]	@ 0x28

    /* TIM1_CH3 Init */
    hdma_tim1_ch3.Instance = DMA1_Channel3;
 80025f0:	4b1e      	ldr	r3, [pc, #120]	@ (800266c <HAL_TIM_IC_MspInit+0x19c>)
 80025f2:	4a1f      	ldr	r2, [pc, #124]	@ (8002670 <HAL_TIM_IC_MspInit+0x1a0>)
 80025f4:	601a      	str	r2, [r3, #0]
    hdma_tim1_ch3.Init.Request = DMA_REQUEST_TIM1_CH3;
 80025f6:	4b1d      	ldr	r3, [pc, #116]	@ (800266c <HAL_TIM_IC_MspInit+0x19c>)
 80025f8:	222c      	movs	r2, #44	@ 0x2c
 80025fa:	605a      	str	r2, [r3, #4]
    hdma_tim1_ch3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80025fc:	4b1b      	ldr	r3, [pc, #108]	@ (800266c <HAL_TIM_IC_MspInit+0x19c>)
 80025fe:	2200      	movs	r2, #0
 8002600:	609a      	str	r2, [r3, #8]
    hdma_tim1_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 8002602:	4b1a      	ldr	r3, [pc, #104]	@ (800266c <HAL_TIM_IC_MspInit+0x19c>)
 8002604:	2200      	movs	r2, #0
 8002606:	60da      	str	r2, [r3, #12]
    hdma_tim1_ch3.Init.MemInc = DMA_MINC_ENABLE;
 8002608:	4b18      	ldr	r3, [pc, #96]	@ (800266c <HAL_TIM_IC_MspInit+0x19c>)
 800260a:	2280      	movs	r2, #128	@ 0x80
 800260c:	611a      	str	r2, [r3, #16]
    hdma_tim1_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800260e:	4b17      	ldr	r3, [pc, #92]	@ (800266c <HAL_TIM_IC_MspInit+0x19c>)
 8002610:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002614:	615a      	str	r2, [r3, #20]
    hdma_tim1_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002616:	4b15      	ldr	r3, [pc, #84]	@ (800266c <HAL_TIM_IC_MspInit+0x19c>)
 8002618:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800261c:	619a      	str	r2, [r3, #24]
    hdma_tim1_ch3.Init.Mode = DMA_CIRCULAR;
 800261e:	4b13      	ldr	r3, [pc, #76]	@ (800266c <HAL_TIM_IC_MspInit+0x19c>)
 8002620:	2220      	movs	r2, #32
 8002622:	61da      	str	r2, [r3, #28]
    hdma_tim1_ch3.Init.Priority = DMA_PRIORITY_LOW;
 8002624:	4b11      	ldr	r3, [pc, #68]	@ (800266c <HAL_TIM_IC_MspInit+0x19c>)
 8002626:	2200      	movs	r2, #0
 8002628:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim1_ch3) != HAL_OK)
 800262a:	4810      	ldr	r0, [pc, #64]	@ (800266c <HAL_TIM_IC_MspInit+0x19c>)
 800262c:	f001 ffd0 	bl	80045d0 <HAL_DMA_Init>
 8002630:	4603      	mov	r3, r0
 8002632:	2b00      	cmp	r3, #0
 8002634:	d001      	beq.n	800263a <HAL_TIM_IC_MspInit+0x16a>
    {
      Error_Handler();
 8002636:	f7ff fc6f 	bl	8001f18 <Error_Handler>
    }

    __HAL_LINKDMA(tim_icHandle,hdma[TIM_DMA_ID_CC3],hdma_tim1_ch3);
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	4a0b      	ldr	r2, [pc, #44]	@ (800266c <HAL_TIM_IC_MspInit+0x19c>)
 800263e:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002640:	4a0a      	ldr	r2, [pc, #40]	@ (800266c <HAL_TIM_IC_MspInit+0x19c>)
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	6293      	str	r3, [r2, #40]	@ 0x28

  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8002646:	bf00      	nop
 8002648:	3728      	adds	r7, #40	@ 0x28
 800264a:	46bd      	mov	sp, r7
 800264c:	bd80      	pop	{r7, pc}
 800264e:	bf00      	nop
 8002650:	40012c00 	.word	0x40012c00
 8002654:	40021000 	.word	0x40021000
 8002658:	48000800 	.word	0x48000800
 800265c:	20002f28 	.word	0x20002f28
 8002660:	40020008 	.word	0x40020008
 8002664:	20002f88 	.word	0x20002f88
 8002668:	4002001c 	.word	0x4002001c
 800266c:	20002fe8 	.word	0x20002fe8
 8002670:	40020030 	.word	0x40020030

08002674 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8002674:	b480      	push	{r7}
 8002676:	b085      	sub	sp, #20
 8002678:	af00      	add	r7, sp, #0
 800267a:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM2)
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002684:	d10b      	bne.n	800269e <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002686:	4b09      	ldr	r3, [pc, #36]	@ (80026ac <HAL_TIM_PWM_MspInit+0x38>)
 8002688:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800268a:	4a08      	ldr	r2, [pc, #32]	@ (80026ac <HAL_TIM_PWM_MspInit+0x38>)
 800268c:	f043 0301 	orr.w	r3, r3, #1
 8002690:	6593      	str	r3, [r2, #88]	@ 0x58
 8002692:	4b06      	ldr	r3, [pc, #24]	@ (80026ac <HAL_TIM_PWM_MspInit+0x38>)
 8002694:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002696:	f003 0301 	and.w	r3, r3, #1
 800269a:	60fb      	str	r3, [r7, #12]
 800269c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 800269e:	bf00      	nop
 80026a0:	3714      	adds	r7, #20
 80026a2:	46bd      	mov	sp, r7
 80026a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a8:	4770      	bx	lr
 80026aa:	bf00      	nop
 80026ac:	40021000 	.word	0x40021000

080026b0 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80026b0:	b580      	push	{r7, lr}
 80026b2:	b088      	sub	sp, #32
 80026b4:	af00      	add	r7, sp, #0
 80026b6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026b8:	f107 030c 	add.w	r3, r7, #12
 80026bc:	2200      	movs	r2, #0
 80026be:	601a      	str	r2, [r3, #0]
 80026c0:	605a      	str	r2, [r3, #4]
 80026c2:	609a      	str	r2, [r3, #8]
 80026c4:	60da      	str	r2, [r3, #12]
 80026c6:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80026d0:	d11c      	bne.n	800270c <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80026d2:	4b10      	ldr	r3, [pc, #64]	@ (8002714 <HAL_TIM_MspPostInit+0x64>)
 80026d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80026d6:	4a0f      	ldr	r2, [pc, #60]	@ (8002714 <HAL_TIM_MspPostInit+0x64>)
 80026d8:	f043 0301 	orr.w	r3, r3, #1
 80026dc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80026de:	4b0d      	ldr	r3, [pc, #52]	@ (8002714 <HAL_TIM_MspPostInit+0x64>)
 80026e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80026e2:	f003 0301 	and.w	r3, r3, #1
 80026e6:	60bb      	str	r3, [r7, #8]
 80026e8:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80026ea:	2301      	movs	r3, #1
 80026ec:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026ee:	2302      	movs	r3, #2
 80026f0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026f2:	2300      	movs	r3, #0
 80026f4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026f6:	2300      	movs	r3, #0
 80026f8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80026fa:	2301      	movs	r3, #1
 80026fc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80026fe:	f107 030c 	add.w	r3, r7, #12
 8002702:	4619      	mov	r1, r3
 8002704:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002708:	f002 fa94 	bl	8004c34 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 800270c:	bf00      	nop
 800270e:	3720      	adds	r7, #32
 8002710:	46bd      	mov	sp, r7
 8002712:	bd80      	pop	{r7, pc}
 8002714:	40021000 	.word	0x40021000

08002718 <MX_LPUART1_UART_Init>:
DMA_HandleTypeDef hdma_uart4_rx;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 8002718:	b580      	push	{r7, lr}
 800271a:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 800271c:	4b21      	ldr	r3, [pc, #132]	@ (80027a4 <MX_LPUART1_UART_Init+0x8c>)
 800271e:	4a22      	ldr	r2, [pc, #136]	@ (80027a8 <MX_LPUART1_UART_Init+0x90>)
 8002720:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 921600;
 8002722:	4b20      	ldr	r3, [pc, #128]	@ (80027a4 <MX_LPUART1_UART_Init+0x8c>)
 8002724:	f44f 2261 	mov.w	r2, #921600	@ 0xe1000
 8002728:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 800272a:	4b1e      	ldr	r3, [pc, #120]	@ (80027a4 <MX_LPUART1_UART_Init+0x8c>)
 800272c:	2200      	movs	r2, #0
 800272e:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8002730:	4b1c      	ldr	r3, [pc, #112]	@ (80027a4 <MX_LPUART1_UART_Init+0x8c>)
 8002732:	2200      	movs	r2, #0
 8002734:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8002736:	4b1b      	ldr	r3, [pc, #108]	@ (80027a4 <MX_LPUART1_UART_Init+0x8c>)
 8002738:	2200      	movs	r2, #0
 800273a:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 800273c:	4b19      	ldr	r3, [pc, #100]	@ (80027a4 <MX_LPUART1_UART_Init+0x8c>)
 800273e:	220c      	movs	r2, #12
 8002740:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002742:	4b18      	ldr	r3, [pc, #96]	@ (80027a4 <MX_LPUART1_UART_Init+0x8c>)
 8002744:	2200      	movs	r2, #0
 8002746:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002748:	4b16      	ldr	r3, [pc, #88]	@ (80027a4 <MX_LPUART1_UART_Init+0x8c>)
 800274a:	2200      	movs	r2, #0
 800274c:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800274e:	4b15      	ldr	r3, [pc, #84]	@ (80027a4 <MX_LPUART1_UART_Init+0x8c>)
 8002750:	2200      	movs	r2, #0
 8002752:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002754:	4b13      	ldr	r3, [pc, #76]	@ (80027a4 <MX_LPUART1_UART_Init+0x8c>)
 8002756:	2200      	movs	r2, #0
 8002758:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 800275a:	4812      	ldr	r0, [pc, #72]	@ (80027a4 <MX_LPUART1_UART_Init+0x8c>)
 800275c:	f006 fc48 	bl	8008ff0 <HAL_UART_Init>
 8002760:	4603      	mov	r3, r0
 8002762:	2b00      	cmp	r3, #0
 8002764:	d001      	beq.n	800276a <MX_LPUART1_UART_Init+0x52>
  {
    Error_Handler();
 8002766:	f7ff fbd7 	bl	8001f18 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800276a:	2100      	movs	r1, #0
 800276c:	480d      	ldr	r0, [pc, #52]	@ (80027a4 <MX_LPUART1_UART_Init+0x8c>)
 800276e:	f008 feea 	bl	800b546 <HAL_UARTEx_SetTxFifoThreshold>
 8002772:	4603      	mov	r3, r0
 8002774:	2b00      	cmp	r3, #0
 8002776:	d001      	beq.n	800277c <MX_LPUART1_UART_Init+0x64>
  {
    Error_Handler();
 8002778:	f7ff fbce 	bl	8001f18 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800277c:	2100      	movs	r1, #0
 800277e:	4809      	ldr	r0, [pc, #36]	@ (80027a4 <MX_LPUART1_UART_Init+0x8c>)
 8002780:	f008 ff1f 	bl	800b5c2 <HAL_UARTEx_SetRxFifoThreshold>
 8002784:	4603      	mov	r3, r0
 8002786:	2b00      	cmp	r3, #0
 8002788:	d001      	beq.n	800278e <MX_LPUART1_UART_Init+0x76>
  {
    Error_Handler();
 800278a:	f7ff fbc5 	bl	8001f18 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 800278e:	4805      	ldr	r0, [pc, #20]	@ (80027a4 <MX_LPUART1_UART_Init+0x8c>)
 8002790:	f008 fea0 	bl	800b4d4 <HAL_UARTEx_DisableFifoMode>
 8002794:	4603      	mov	r3, r0
 8002796:	2b00      	cmp	r3, #0
 8002798:	d001      	beq.n	800279e <MX_LPUART1_UART_Init+0x86>
  {
    Error_Handler();
 800279a:	f7ff fbbd 	bl	8001f18 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 800279e:	bf00      	nop
 80027a0:	bd80      	pop	{r7, pc}
 80027a2:	bf00      	nop
 80027a4:	20003048 	.word	0x20003048
 80027a8:	40008000 	.word	0x40008000

080027ac <MX_UART4_Init>:
/* UART4 init function */
void MX_UART4_Init(void)
{
 80027ac:	b580      	push	{r7, lr}
 80027ae:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 80027b0:	4b22      	ldr	r3, [pc, #136]	@ (800283c <MX_UART4_Init+0x90>)
 80027b2:	4a23      	ldr	r2, [pc, #140]	@ (8002840 <MX_UART4_Init+0x94>)
 80027b4:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 460800;
 80027b6:	4b21      	ldr	r3, [pc, #132]	@ (800283c <MX_UART4_Init+0x90>)
 80027b8:	f44f 22e1 	mov.w	r2, #460800	@ 0x70800
 80027bc:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 80027be:	4b1f      	ldr	r3, [pc, #124]	@ (800283c <MX_UART4_Init+0x90>)
 80027c0:	2200      	movs	r2, #0
 80027c2:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 80027c4:	4b1d      	ldr	r3, [pc, #116]	@ (800283c <MX_UART4_Init+0x90>)
 80027c6:	2200      	movs	r2, #0
 80027c8:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 80027ca:	4b1c      	ldr	r3, [pc, #112]	@ (800283c <MX_UART4_Init+0x90>)
 80027cc:	2200      	movs	r2, #0
 80027ce:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 80027d0:	4b1a      	ldr	r3, [pc, #104]	@ (800283c <MX_UART4_Init+0x90>)
 80027d2:	220c      	movs	r2, #12
 80027d4:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80027d6:	4b19      	ldr	r3, [pc, #100]	@ (800283c <MX_UART4_Init+0x90>)
 80027d8:	2200      	movs	r2, #0
 80027da:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 80027dc:	4b17      	ldr	r3, [pc, #92]	@ (800283c <MX_UART4_Init+0x90>)
 80027de:	2200      	movs	r2, #0
 80027e0:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80027e2:	4b16      	ldr	r3, [pc, #88]	@ (800283c <MX_UART4_Init+0x90>)
 80027e4:	2200      	movs	r2, #0
 80027e6:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80027e8:	4b14      	ldr	r3, [pc, #80]	@ (800283c <MX_UART4_Init+0x90>)
 80027ea:	2200      	movs	r2, #0
 80027ec:	625a      	str	r2, [r3, #36]	@ 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80027ee:	4b13      	ldr	r3, [pc, #76]	@ (800283c <MX_UART4_Init+0x90>)
 80027f0:	2200      	movs	r2, #0
 80027f2:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 80027f4:	4811      	ldr	r0, [pc, #68]	@ (800283c <MX_UART4_Init+0x90>)
 80027f6:	f006 fbfb 	bl	8008ff0 <HAL_UART_Init>
 80027fa:	4603      	mov	r3, r0
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d001      	beq.n	8002804 <MX_UART4_Init+0x58>
  {
    Error_Handler();
 8002800:	f7ff fb8a 	bl	8001f18 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002804:	2100      	movs	r1, #0
 8002806:	480d      	ldr	r0, [pc, #52]	@ (800283c <MX_UART4_Init+0x90>)
 8002808:	f008 fe9d 	bl	800b546 <HAL_UARTEx_SetTxFifoThreshold>
 800280c:	4603      	mov	r3, r0
 800280e:	2b00      	cmp	r3, #0
 8002810:	d001      	beq.n	8002816 <MX_UART4_Init+0x6a>
  {
    Error_Handler();
 8002812:	f7ff fb81 	bl	8001f18 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002816:	2100      	movs	r1, #0
 8002818:	4808      	ldr	r0, [pc, #32]	@ (800283c <MX_UART4_Init+0x90>)
 800281a:	f008 fed2 	bl	800b5c2 <HAL_UARTEx_SetRxFifoThreshold>
 800281e:	4603      	mov	r3, r0
 8002820:	2b00      	cmp	r3, #0
 8002822:	d001      	beq.n	8002828 <MX_UART4_Init+0x7c>
  {
    Error_Handler();
 8002824:	f7ff fb78 	bl	8001f18 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 8002828:	4804      	ldr	r0, [pc, #16]	@ (800283c <MX_UART4_Init+0x90>)
 800282a:	f008 fe53 	bl	800b4d4 <HAL_UARTEx_DisableFifoMode>
 800282e:	4603      	mov	r3, r0
 8002830:	2b00      	cmp	r3, #0
 8002832:	d001      	beq.n	8002838 <MX_UART4_Init+0x8c>
  {
    Error_Handler();
 8002834:	f7ff fb70 	bl	8001f18 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8002838:	bf00      	nop
 800283a:	bd80      	pop	{r7, pc}
 800283c:	200030dc 	.word	0x200030dc
 8002840:	40004c00 	.word	0x40004c00

08002844 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002844:	b580      	push	{r7, lr}
 8002846:	b0a0      	sub	sp, #128	@ 0x80
 8002848:	af00      	add	r7, sp, #0
 800284a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800284c:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8002850:	2200      	movs	r2, #0
 8002852:	601a      	str	r2, [r3, #0]
 8002854:	605a      	str	r2, [r3, #4]
 8002856:	609a      	str	r2, [r3, #8]
 8002858:	60da      	str	r2, [r3, #12]
 800285a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800285c:	f107 0318 	add.w	r3, r7, #24
 8002860:	2254      	movs	r2, #84	@ 0x54
 8002862:	2100      	movs	r1, #0
 8002864:	4618      	mov	r0, r3
 8002866:	f010 faaf 	bl	8012dc8 <memset>
  if(uartHandle->Instance==LPUART1)
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	4a6b      	ldr	r2, [pc, #428]	@ (8002a1c <HAL_UART_MspInit+0x1d8>)
 8002870:	4293      	cmp	r3, r2
 8002872:	d137      	bne.n	80028e4 <HAL_UART_MspInit+0xa0>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8002874:	2320      	movs	r3, #32
 8002876:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8002878:	2300      	movs	r3, #0
 800287a:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800287c:	f107 0318 	add.w	r3, r7, #24
 8002880:	4618      	mov	r0, r3
 8002882:	f004 f913 	bl	8006aac <HAL_RCCEx_PeriphCLKConfig>
 8002886:	4603      	mov	r3, r0
 8002888:	2b00      	cmp	r3, #0
 800288a:	d001      	beq.n	8002890 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 800288c:	f7ff fb44 	bl	8001f18 <Error_Handler>
    }

    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8002890:	4b63      	ldr	r3, [pc, #396]	@ (8002a20 <HAL_UART_MspInit+0x1dc>)
 8002892:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002894:	4a62      	ldr	r2, [pc, #392]	@ (8002a20 <HAL_UART_MspInit+0x1dc>)
 8002896:	f043 0301 	orr.w	r3, r3, #1
 800289a:	65d3      	str	r3, [r2, #92]	@ 0x5c
 800289c:	4b60      	ldr	r3, [pc, #384]	@ (8002a20 <HAL_UART_MspInit+0x1dc>)
 800289e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028a0:	f003 0301 	and.w	r3, r3, #1
 80028a4:	617b      	str	r3, [r7, #20]
 80028a6:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80028a8:	4b5d      	ldr	r3, [pc, #372]	@ (8002a20 <HAL_UART_MspInit+0x1dc>)
 80028aa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80028ac:	4a5c      	ldr	r2, [pc, #368]	@ (8002a20 <HAL_UART_MspInit+0x1dc>)
 80028ae:	f043 0301 	orr.w	r3, r3, #1
 80028b2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80028b4:	4b5a      	ldr	r3, [pc, #360]	@ (8002a20 <HAL_UART_MspInit+0x1dc>)
 80028b6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80028b8:	f003 0301 	and.w	r3, r3, #1
 80028bc:	613b      	str	r3, [r7, #16]
 80028be:	693b      	ldr	r3, [r7, #16]
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80028c0:	230c      	movs	r3, #12
 80028c2:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028c4:	2302      	movs	r3, #2
 80028c6:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028c8:	2300      	movs	r3, #0
 80028ca:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028cc:	2300      	movs	r3, #0
 80028ce:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 80028d0:	230c      	movs	r3, #12
 80028d2:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028d4:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80028d8:	4619      	mov	r1, r3
 80028da:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80028de:	f002 f9a9 	bl	8004c34 <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
  /* USER CODE BEGIN UART4_MspInit 1 */

  /* USER CODE END UART4_MspInit 1 */
  }
}
 80028e2:	e097      	b.n	8002a14 <HAL_UART_MspInit+0x1d0>
  else if(uartHandle->Instance==UART4)
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	4a4e      	ldr	r2, [pc, #312]	@ (8002a24 <HAL_UART_MspInit+0x1e0>)
 80028ea:	4293      	cmp	r3, r2
 80028ec:	f040 8092 	bne.w	8002a14 <HAL_UART_MspInit+0x1d0>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 80028f0:	2308      	movs	r3, #8
 80028f2:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 80028f4:	2300      	movs	r3, #0
 80028f6:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80028f8:	f107 0318 	add.w	r3, r7, #24
 80028fc:	4618      	mov	r0, r3
 80028fe:	f004 f8d5 	bl	8006aac <HAL_RCCEx_PeriphCLKConfig>
 8002902:	4603      	mov	r3, r0
 8002904:	2b00      	cmp	r3, #0
 8002906:	d001      	beq.n	800290c <HAL_UART_MspInit+0xc8>
      Error_Handler();
 8002908:	f7ff fb06 	bl	8001f18 <Error_Handler>
    __HAL_RCC_UART4_CLK_ENABLE();
 800290c:	4b44      	ldr	r3, [pc, #272]	@ (8002a20 <HAL_UART_MspInit+0x1dc>)
 800290e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002910:	4a43      	ldr	r2, [pc, #268]	@ (8002a20 <HAL_UART_MspInit+0x1dc>)
 8002912:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8002916:	6593      	str	r3, [r2, #88]	@ 0x58
 8002918:	4b41      	ldr	r3, [pc, #260]	@ (8002a20 <HAL_UART_MspInit+0x1dc>)
 800291a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800291c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002920:	60fb      	str	r3, [r7, #12]
 8002922:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002924:	4b3e      	ldr	r3, [pc, #248]	@ (8002a20 <HAL_UART_MspInit+0x1dc>)
 8002926:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002928:	4a3d      	ldr	r2, [pc, #244]	@ (8002a20 <HAL_UART_MspInit+0x1dc>)
 800292a:	f043 0304 	orr.w	r3, r3, #4
 800292e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002930:	4b3b      	ldr	r3, [pc, #236]	@ (8002a20 <HAL_UART_MspInit+0x1dc>)
 8002932:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002934:	f003 0304 	and.w	r3, r3, #4
 8002938:	60bb      	str	r3, [r7, #8]
 800293a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800293c:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8002940:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002942:	2302      	movs	r3, #2
 8002944:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002946:	2300      	movs	r3, #0
 8002948:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800294a:	2300      	movs	r3, #0
 800294c:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF5_UART4;
 800294e:	2305      	movs	r3, #5
 8002950:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002952:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8002956:	4619      	mov	r1, r3
 8002958:	4833      	ldr	r0, [pc, #204]	@ (8002a28 <HAL_UART_MspInit+0x1e4>)
 800295a:	f002 f96b 	bl	8004c34 <HAL_GPIO_Init>
    hdma_uart4_tx.Instance = DMA1_Channel4;
 800295e:	4b33      	ldr	r3, [pc, #204]	@ (8002a2c <HAL_UART_MspInit+0x1e8>)
 8002960:	4a33      	ldr	r2, [pc, #204]	@ (8002a30 <HAL_UART_MspInit+0x1ec>)
 8002962:	601a      	str	r2, [r3, #0]
    hdma_uart4_tx.Init.Request = DMA_REQUEST_UART4_TX;
 8002964:	4b31      	ldr	r3, [pc, #196]	@ (8002a2c <HAL_UART_MspInit+0x1e8>)
 8002966:	221f      	movs	r2, #31
 8002968:	605a      	str	r2, [r3, #4]
    hdma_uart4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800296a:	4b30      	ldr	r3, [pc, #192]	@ (8002a2c <HAL_UART_MspInit+0x1e8>)
 800296c:	2210      	movs	r2, #16
 800296e:	609a      	str	r2, [r3, #8]
    hdma_uart4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002970:	4b2e      	ldr	r3, [pc, #184]	@ (8002a2c <HAL_UART_MspInit+0x1e8>)
 8002972:	2200      	movs	r2, #0
 8002974:	60da      	str	r2, [r3, #12]
    hdma_uart4_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002976:	4b2d      	ldr	r3, [pc, #180]	@ (8002a2c <HAL_UART_MspInit+0x1e8>)
 8002978:	2280      	movs	r2, #128	@ 0x80
 800297a:	611a      	str	r2, [r3, #16]
    hdma_uart4_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800297c:	4b2b      	ldr	r3, [pc, #172]	@ (8002a2c <HAL_UART_MspInit+0x1e8>)
 800297e:	2200      	movs	r2, #0
 8002980:	615a      	str	r2, [r3, #20]
    hdma_uart4_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002982:	4b2a      	ldr	r3, [pc, #168]	@ (8002a2c <HAL_UART_MspInit+0x1e8>)
 8002984:	2200      	movs	r2, #0
 8002986:	619a      	str	r2, [r3, #24]
    hdma_uart4_tx.Init.Mode = DMA_NORMAL;
 8002988:	4b28      	ldr	r3, [pc, #160]	@ (8002a2c <HAL_UART_MspInit+0x1e8>)
 800298a:	2200      	movs	r2, #0
 800298c:	61da      	str	r2, [r3, #28]
    hdma_uart4_tx.Init.Priority = DMA_PRIORITY_LOW;
 800298e:	4b27      	ldr	r3, [pc, #156]	@ (8002a2c <HAL_UART_MspInit+0x1e8>)
 8002990:	2200      	movs	r2, #0
 8002992:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_uart4_tx) != HAL_OK)
 8002994:	4825      	ldr	r0, [pc, #148]	@ (8002a2c <HAL_UART_MspInit+0x1e8>)
 8002996:	f001 fe1b 	bl	80045d0 <HAL_DMA_Init>
 800299a:	4603      	mov	r3, r0
 800299c:	2b00      	cmp	r3, #0
 800299e:	d001      	beq.n	80029a4 <HAL_UART_MspInit+0x160>
      Error_Handler();
 80029a0:	f7ff faba 	bl	8001f18 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_uart4_tx);
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	4a21      	ldr	r2, [pc, #132]	@ (8002a2c <HAL_UART_MspInit+0x1e8>)
 80029a8:	67da      	str	r2, [r3, #124]	@ 0x7c
 80029aa:	4a20      	ldr	r2, [pc, #128]	@ (8002a2c <HAL_UART_MspInit+0x1e8>)
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	6293      	str	r3, [r2, #40]	@ 0x28
    hdma_uart4_rx.Instance = DMA1_Channel5;
 80029b0:	4b20      	ldr	r3, [pc, #128]	@ (8002a34 <HAL_UART_MspInit+0x1f0>)
 80029b2:	4a21      	ldr	r2, [pc, #132]	@ (8002a38 <HAL_UART_MspInit+0x1f4>)
 80029b4:	601a      	str	r2, [r3, #0]
    hdma_uart4_rx.Init.Request = DMA_REQUEST_UART4_RX;
 80029b6:	4b1f      	ldr	r3, [pc, #124]	@ (8002a34 <HAL_UART_MspInit+0x1f0>)
 80029b8:	221e      	movs	r2, #30
 80029ba:	605a      	str	r2, [r3, #4]
    hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80029bc:	4b1d      	ldr	r3, [pc, #116]	@ (8002a34 <HAL_UART_MspInit+0x1f0>)
 80029be:	2200      	movs	r2, #0
 80029c0:	609a      	str	r2, [r3, #8]
    hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80029c2:	4b1c      	ldr	r3, [pc, #112]	@ (8002a34 <HAL_UART_MspInit+0x1f0>)
 80029c4:	2200      	movs	r2, #0
 80029c6:	60da      	str	r2, [r3, #12]
    hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 80029c8:	4b1a      	ldr	r3, [pc, #104]	@ (8002a34 <HAL_UART_MspInit+0x1f0>)
 80029ca:	2280      	movs	r2, #128	@ 0x80
 80029cc:	611a      	str	r2, [r3, #16]
    hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80029ce:	4b19      	ldr	r3, [pc, #100]	@ (8002a34 <HAL_UART_MspInit+0x1f0>)
 80029d0:	2200      	movs	r2, #0
 80029d2:	615a      	str	r2, [r3, #20]
    hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80029d4:	4b17      	ldr	r3, [pc, #92]	@ (8002a34 <HAL_UART_MspInit+0x1f0>)
 80029d6:	2200      	movs	r2, #0
 80029d8:	619a      	str	r2, [r3, #24]
    hdma_uart4_rx.Init.Mode = DMA_CIRCULAR;
 80029da:	4b16      	ldr	r3, [pc, #88]	@ (8002a34 <HAL_UART_MspInit+0x1f0>)
 80029dc:	2220      	movs	r2, #32
 80029de:	61da      	str	r2, [r3, #28]
    hdma_uart4_rx.Init.Priority = DMA_PRIORITY_LOW;
 80029e0:	4b14      	ldr	r3, [pc, #80]	@ (8002a34 <HAL_UART_MspInit+0x1f0>)
 80029e2:	2200      	movs	r2, #0
 80029e4:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 80029e6:	4813      	ldr	r0, [pc, #76]	@ (8002a34 <HAL_UART_MspInit+0x1f0>)
 80029e8:	f001 fdf2 	bl	80045d0 <HAL_DMA_Init>
 80029ec:	4603      	mov	r3, r0
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d001      	beq.n	80029f6 <HAL_UART_MspInit+0x1b2>
      Error_Handler();
 80029f2:	f7ff fa91 	bl	8001f18 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_uart4_rx);
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	4a0e      	ldr	r2, [pc, #56]	@ (8002a34 <HAL_UART_MspInit+0x1f0>)
 80029fa:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 80029fe:	4a0d      	ldr	r2, [pc, #52]	@ (8002a34 <HAL_UART_MspInit+0x1f0>)
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	6293      	str	r3, [r2, #40]	@ 0x28
    HAL_NVIC_SetPriority(UART4_IRQn, 5, 0);
 8002a04:	2200      	movs	r2, #0
 8002a06:	2105      	movs	r1, #5
 8002a08:	2034      	movs	r0, #52	@ 0x34
 8002a0a:	f001 fdb9 	bl	8004580 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8002a0e:	2034      	movs	r0, #52	@ 0x34
 8002a10:	f001 fdd0 	bl	80045b4 <HAL_NVIC_EnableIRQ>
}
 8002a14:	bf00      	nop
 8002a16:	3780      	adds	r7, #128	@ 0x80
 8002a18:	46bd      	mov	sp, r7
 8002a1a:	bd80      	pop	{r7, pc}
 8002a1c:	40008000 	.word	0x40008000
 8002a20:	40021000 	.word	0x40021000
 8002a24:	40004c00 	.word	0x40004c00
 8002a28:	48000800 	.word	0x48000800
 8002a2c:	20003170 	.word	0x20003170
 8002a30:	40020044 	.word	0x40020044
 8002a34:	200031d0 	.word	0x200031d0
 8002a38:	40020058 	.word	0x40020058

08002a3c <crc16_ccitt>:
#define COMM_CRC_H_

#include <stdint.h>

static inline uint16_t crc16_ccitt(const uint8_t *data, uint16_t len)
{
 8002a3c:	b480      	push	{r7}
 8002a3e:	b085      	sub	sp, #20
 8002a40:	af00      	add	r7, sp, #0
 8002a42:	6078      	str	r0, [r7, #4]
 8002a44:	460b      	mov	r3, r1
 8002a46:	807b      	strh	r3, [r7, #2]
    uint16_t crc = 0xFFFF;
 8002a48:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002a4c:	81fb      	strh	r3, [r7, #14]
    const uint16_t poly = 0x1021;
 8002a4e:	f241 0321 	movw	r3, #4129	@ 0x1021
 8002a52:	813b      	strh	r3, [r7, #8]

    for (uint16_t i = 0; i < len; i++)
 8002a54:	2300      	movs	r3, #0
 8002a56:	81bb      	strh	r3, [r7, #12]
 8002a58:	e029      	b.n	8002aae <crc16_ccitt+0x72>
    {
        crc ^= ((uint16_t)data[i] << 8);
 8002a5a:	89bb      	ldrh	r3, [r7, #12]
 8002a5c:	687a      	ldr	r2, [r7, #4]
 8002a5e:	4413      	add	r3, r2
 8002a60:	781b      	ldrb	r3, [r3, #0]
 8002a62:	b21b      	sxth	r3, r3
 8002a64:	021b      	lsls	r3, r3, #8
 8002a66:	b21a      	sxth	r2, r3
 8002a68:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002a6c:	4053      	eors	r3, r2
 8002a6e:	b21b      	sxth	r3, r3
 8002a70:	81fb      	strh	r3, [r7, #14]
        for (uint8_t j = 0; j < 8; j++)
 8002a72:	2300      	movs	r3, #0
 8002a74:	72fb      	strb	r3, [r7, #11]
 8002a76:	e014      	b.n	8002aa2 <crc16_ccitt+0x66>
        {
            crc = (crc & 0x8000) ? (crc << 1) ^ poly : (crc << 1);
 8002a78:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	da09      	bge.n	8002a94 <crc16_ccitt+0x58>
 8002a80:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002a84:	005b      	lsls	r3, r3, #1
 8002a86:	b21a      	sxth	r2, r3
 8002a88:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8002a8c:	4053      	eors	r3, r2
 8002a8e:	b21b      	sxth	r3, r3
 8002a90:	b29b      	uxth	r3, r3
 8002a92:	e002      	b.n	8002a9a <crc16_ccitt+0x5e>
 8002a94:	89fb      	ldrh	r3, [r7, #14]
 8002a96:	005b      	lsls	r3, r3, #1
 8002a98:	b29b      	uxth	r3, r3
 8002a9a:	81fb      	strh	r3, [r7, #14]
        for (uint8_t j = 0; j < 8; j++)
 8002a9c:	7afb      	ldrb	r3, [r7, #11]
 8002a9e:	3301      	adds	r3, #1
 8002aa0:	72fb      	strb	r3, [r7, #11]
 8002aa2:	7afb      	ldrb	r3, [r7, #11]
 8002aa4:	2b07      	cmp	r3, #7
 8002aa6:	d9e7      	bls.n	8002a78 <crc16_ccitt+0x3c>
    for (uint16_t i = 0; i < len; i++)
 8002aa8:	89bb      	ldrh	r3, [r7, #12]
 8002aaa:	3301      	adds	r3, #1
 8002aac:	81bb      	strh	r3, [r7, #12]
 8002aae:	89ba      	ldrh	r2, [r7, #12]
 8002ab0:	887b      	ldrh	r3, [r7, #2]
 8002ab2:	429a      	cmp	r2, r3
 8002ab4:	d3d1      	bcc.n	8002a5a <crc16_ccitt+0x1e>
        }
    }
    return crc;
 8002ab6:	89fb      	ldrh	r3, [r7, #14]
}
 8002ab8:	4618      	mov	r0, r3
 8002aba:	3714      	adds	r7, #20
 8002abc:	46bd      	mov	sp, r7
 8002abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac2:	4770      	bx	lr

08002ac4 <CommPack_BuildB2Tx>:
uint16_t CommPack_BuildB2Tx(uint8_t *buf,
                                    uint16_t max_len,
                                    const BleControllerSnapshot_t *ble,
                                    const SupervisorSnapshot_t *sup,
									const IMUSnapshot_t *imu)
{
 8002ac4:	b580      	push	{r7, lr}
 8002ac6:	b092      	sub	sp, #72	@ 0x48
 8002ac8:	af00      	add	r7, sp, #0
 8002aca:	60f8      	str	r0, [r7, #12]
 8002acc:	607a      	str	r2, [r7, #4]
 8002ace:	603b      	str	r3, [r7, #0]
 8002ad0:	460b      	mov	r3, r1
 8002ad2:	817b      	strh	r3, [r7, #10]
    if (!buf || !sup || !ble)
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d005      	beq.n	8002ae6 <CommPack_BuildB2Tx+0x22>
 8002ada:	683b      	ldr	r3, [r7, #0]
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d002      	beq.n	8002ae6 <CommPack_BuildB2Tx+0x22>
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d101      	bne.n	8002aea <CommPack_BuildB2Tx+0x26>
        return 0;
 8002ae6:	2300      	movs	r3, #0
 8002ae8:	e07b      	b.n	8002be2 <CommPack_BuildB2Tx+0x11e>

    /* frame sizes */
    const uint16_t HEADER_LEN = sizeof(CommFrameHeader_t);
 8002aea:	230a      	movs	r3, #10
 8002aec:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
    const uint16_t PAYLOAD_LEN = sizeof(CommPayloadB2_t);
 8002af0:	231a      	movs	r3, #26
 8002af2:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
    const uint16_t CRC_LEN = sizeof(uint16_t);
 8002af6:	2302      	movs	r3, #2
 8002af8:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
    const uint16_t FRAME_LEN = sizeof(CommFrameB2_t);
 8002afc:	2326      	movs	r3, #38	@ 0x26
 8002afe:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40

    if (max_len < FRAME_LEN)
 8002b02:	897a      	ldrh	r2, [r7, #10]
 8002b04:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8002b08:	429a      	cmp	r2, r3
 8002b0a:	d201      	bcs.n	8002b10 <CommPack_BuildB2Tx+0x4c>
        return 0;
 8002b0c:	2300      	movs	r3, #0
 8002b0e:	e068      	b.n	8002be2 <CommPack_BuildB2Tx+0x11e>

    static uint16_t tx_seq = 0;

    uint16_t i = 0;
 8002b10:	2300      	movs	r3, #0
 8002b12:	87fb      	strh	r3, [r7, #62]	@ 0x3e

    /* ---------- Header ---------- */
    CommFrameHeader_t hdr;

    hdr.payload_len  = PAYLOAD_LEN;
 8002b14:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8002b18:	86fb      	strh	r3, [r7, #54]	@ 0x36
    hdr.seq          = ++tx_seq;
 8002b1a:	4b34      	ldr	r3, [pc, #208]	@ (8002bec <CommPack_BuildB2Tx+0x128>)
 8002b1c:	881b      	ldrh	r3, [r3, #0]
 8002b1e:	3301      	adds	r3, #1
 8002b20:	b29a      	uxth	r2, r3
 8002b22:	4b32      	ldr	r3, [pc, #200]	@ (8002bec <CommPack_BuildB2Tx+0x128>)
 8002b24:	801a      	strh	r2, [r3, #0]
 8002b26:	4b31      	ldr	r3, [pc, #196]	@ (8002bec <CommPack_BuildB2Tx+0x128>)
 8002b28:	881b      	ldrh	r3, [r3, #0]
 8002b2a:	873b      	strh	r3, [r7, #56]	@ 0x38
    hdr.timestamp_ms = sup->task_last_run_ms;
 8002b2c:	683b      	ldr	r3, [r7, #0]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	f8c7 303a 	str.w	r3, [r7, #58]	@ 0x3a
    hdr.msg_id = 0xAA56;
 8002b34:	f64a 2356 	movw	r3, #43606	@ 0xaa56
 8002b38:	86bb      	strh	r3, [r7, #52]	@ 0x34

    memcpy(&buf[i], &hdr, HEADER_LEN);
 8002b3a:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8002b3c:	68fa      	ldr	r2, [r7, #12]
 8002b3e:	4413      	add	r3, r2
 8002b40:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 8002b44:	f107 0134 	add.w	r1, r7, #52	@ 0x34
 8002b48:	4618      	mov	r0, r3
 8002b4a:	f010 fa40 	bl	8012fce <memcpy>
    i += HEADER_LEN;
 8002b4e:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 8002b50:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8002b54:	4413      	add	r3, r2
 8002b56:	87fb      	strh	r3, [r7, #62]	@ 0x3e


    /* ---------- Payload ---------- */
    CommPayloadB2_t pl;

    pl.command = sup->command;
 8002b58:	683b      	ldr	r3, [r7, #0]
 8002b5a:	7b1b      	ldrb	r3, [r3, #12]
 8002b5c:	763b      	strb	r3, [r7, #24]
    pl.degraded_mask = sup->degraded_mask;
 8002b5e:	683b      	ldr	r3, [r7, #0]
 8002b60:	685b      	ldr	r3, [r3, #4]
 8002b62:	f8c7 3019 	str.w	r3, [r7, #25]
    pl.critical_mask = sup->critical_mask;
 8002b66:	683b      	ldr	r3, [r7, #0]
 8002b68:	689b      	ldr	r3, [r3, #8]
 8002b6a:	f8c7 301d 	str.w	r3, [r7, #29]
    pl.imu_coherence_status = sup->imu_coherence;
 8002b6e:	683b      	ldr	r3, [r7, #0]
 8002b70:	7b5b      	ldrb	r3, [r3, #13]
 8002b72:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
    pl.yaw = imu->yaw;
 8002b76:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002b78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b7a:	f8c7 3022 	str.w	r3, [r7, #34]	@ 0x22
    pl.x_norm = ble->bx_norm;
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	691b      	ldr	r3, [r3, #16]
 8002b82:	f8c7 3026 	str.w	r3, [r7, #38]	@ 0x26
    pl.y_norm = ble->ay_norm;
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	68db      	ldr	r3, [r3, #12]
 8002b8a:	f8c7 302a 	str.w	r3, [r7, #42]	@ 0x2a

    //DA CAMBIARE
    pl.alive_counter  = sup->alive_counter;
 8002b8e:	683b      	ldr	r3, [r7, #0]
 8002b90:	691b      	ldr	r3, [r3, #16]
 8002b92:	f8c7 302e 	str.w	r3, [r7, #46]	@ 0x2e

    memcpy(&buf[i], &pl, PAYLOAD_LEN);
 8002b96:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8002b98:	68fa      	ldr	r2, [r7, #12]
 8002b9a:	4413      	add	r3, r2
 8002b9c:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 8002ba0:	f107 0118 	add.w	r1, r7, #24
 8002ba4:	4618      	mov	r0, r3
 8002ba6:	f010 fa12 	bl	8012fce <memcpy>
    i += PAYLOAD_LEN;
 8002baa:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 8002bac:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8002bb0:	4413      	add	r3, r2
 8002bb2:	87fb      	strh	r3, [r7, #62]	@ 0x3e

    /* ---------- CRC ---------- */
    uint16_t crc = crc16_ccitt(buf, i);
 8002bb4:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8002bb6:	4619      	mov	r1, r3
 8002bb8:	68f8      	ldr	r0, [r7, #12]
 8002bba:	f7ff ff3f 	bl	8002a3c <crc16_ccitt>
 8002bbe:	4603      	mov	r3, r0
 8002bc0:	82fb      	strh	r3, [r7, #22]
    memcpy(&buf[i], &crc, CRC_LEN);
 8002bc2:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8002bc4:	68fa      	ldr	r2, [r7, #12]
 8002bc6:	4413      	add	r3, r2
 8002bc8:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8002bcc:	f107 0116 	add.w	r1, r7, #22
 8002bd0:	4618      	mov	r0, r3
 8002bd2:	f010 f9fc 	bl	8012fce <memcpy>
    i += CRC_LEN;
 8002bd6:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 8002bd8:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8002bdc:	4413      	add	r3, r2
 8002bde:	87fb      	strh	r3, [r7, #62]	@ 0x3e

    return i;  /* == FRAME_LEN */
 8002be0:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
}
 8002be2:	4618      	mov	r0, r3
 8002be4:	3748      	adds	r7, #72	@ 0x48
 8002be6:	46bd      	mov	sp, r7
 8002be8:	bd80      	pop	{r7, pc}
 8002bea:	bf00      	nop
 8002bec:	20003230 	.word	0x20003230

08002bf0 <Rx_TaskInit>:

#include "log/wcet_monitor.h"
#define SYNC_WORD   0xAA55
#define RX_FRAME_LEN (sizeof(CommFrameB1_t))

void Rx_TaskInit(void){
 8002bf0:	b580      	push	{r7, lr}
 8002bf2:	af00      	add	r7, sp, #0

	CommUart_Init();
 8002bf4:	f000 f922 	bl	8002e3c <CommUart_Init>

}
 8002bf8:	bf00      	nop
 8002bfa:	bd80      	pop	{r7, pc}

08002bfc <Rx_TaskStep>:

    printf("\r\n");
}

void Rx_TaskStep(void)
{
 8002bfc:	b5b0      	push	{r4, r5, r7, lr}
 8002bfe:	b08e      	sub	sp, #56	@ 0x38
 8002c00:	af00      	add	r7, sp, #0
    static uint16_t acc_len = 0;

    uint8_t byte;

    /* blocca finch arriva almeno un byte */
    ulTaskNotifyTake(pdTRUE, portMAX_DELAY);
 8002c02:	f04f 31ff 	mov.w	r1, #4294967295
 8002c06:	2001      	movs	r0, #1
 8002c08:	f00d fec0 	bl	801098c <ulTaskNotifyTake>
    uint32_t s = DWT->CYCCNT;
 8002c0c:	4b56      	ldr	r3, [pc, #344]	@ (8002d68 <Rx_TaskStep+0x16c>)
 8002c0e:	685b      	ldr	r3, [r3, #4]
 8002c10:	637b      	str	r3, [r7, #52]	@ 0x34

    while (CommUart_GetByte(&byte))
 8002c12:	e09a      	b.n	8002d4a <Rx_TaskStep+0x14e>
    {
        /* ================= SYNC ================= */
        if (acc_len < sizeof(uint16_t))
 8002c14:	4b55      	ldr	r3, [pc, #340]	@ (8002d6c <Rx_TaskStep+0x170>)
 8002c16:	881b      	ldrh	r3, [r3, #0]
 8002c18:	2b01      	cmp	r3, #1
 8002c1a:	d827      	bhi.n	8002c6c <Rx_TaskStep+0x70>
        {
            acc_buf[acc_len++] = byte;
 8002c1c:	4b53      	ldr	r3, [pc, #332]	@ (8002d6c <Rx_TaskStep+0x170>)
 8002c1e:	881b      	ldrh	r3, [r3, #0]
 8002c20:	1c5a      	adds	r2, r3, #1
 8002c22:	b291      	uxth	r1, r2
 8002c24:	4a51      	ldr	r2, [pc, #324]	@ (8002d6c <Rx_TaskStep+0x170>)
 8002c26:	8011      	strh	r1, [r2, #0]
 8002c28:	461a      	mov	r2, r3
 8002c2a:	f897 1027 	ldrb.w	r1, [r7, #39]	@ 0x27
 8002c2e:	4b50      	ldr	r3, [pc, #320]	@ (8002d70 <Rx_TaskStep+0x174>)
 8002c30:	5499      	strb	r1, [r3, r2]

            if (acc_len == 2)
 8002c32:	4b4e      	ldr	r3, [pc, #312]	@ (8002d6c <Rx_TaskStep+0x170>)
 8002c34:	881b      	ldrh	r3, [r3, #0]
 8002c36:	2b02      	cmp	r3, #2
 8002c38:	f040 8084 	bne.w	8002d44 <Rx_TaskStep+0x148>
            {
                uint16_t sync = acc_buf[0] | (acc_buf[1] << 8);
 8002c3c:	4b4c      	ldr	r3, [pc, #304]	@ (8002d70 <Rx_TaskStep+0x174>)
 8002c3e:	781b      	ldrb	r3, [r3, #0]
 8002c40:	b21a      	sxth	r2, r3
 8002c42:	4b4b      	ldr	r3, [pc, #300]	@ (8002d70 <Rx_TaskStep+0x174>)
 8002c44:	785b      	ldrb	r3, [r3, #1]
 8002c46:	b21b      	sxth	r3, r3
 8002c48:	021b      	lsls	r3, r3, #8
 8002c4a:	b21b      	sxth	r3, r3
 8002c4c:	4313      	orrs	r3, r2
 8002c4e:	b21b      	sxth	r3, r3
 8002c50:	853b      	strh	r3, [r7, #40]	@ 0x28
                if (sync != SYNC_WORD)
 8002c52:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8002c54:	f64a 2255 	movw	r2, #43605	@ 0xaa55
 8002c58:	4293      	cmp	r3, r2
 8002c5a:	d073      	beq.n	8002d44 <Rx_TaskStep+0x148>
                {
                    acc_buf[0] = acc_buf[1];
 8002c5c:	4b44      	ldr	r3, [pc, #272]	@ (8002d70 <Rx_TaskStep+0x174>)
 8002c5e:	785a      	ldrb	r2, [r3, #1]
 8002c60:	4b43      	ldr	r3, [pc, #268]	@ (8002d70 <Rx_TaskStep+0x174>)
 8002c62:	701a      	strb	r2, [r3, #0]
                    acc_len = 1;
 8002c64:	4b41      	ldr	r3, [pc, #260]	@ (8002d6c <Rx_TaskStep+0x170>)
 8002c66:	2201      	movs	r2, #1
 8002c68:	801a      	strh	r2, [r3, #0]
                }
            }
            continue;
 8002c6a:	e06b      	b.n	8002d44 <Rx_TaskStep+0x148>
        }

        /* ============= RESTO FRAME ============== */
        acc_buf[acc_len] = byte;
 8002c6c:	4b3f      	ldr	r3, [pc, #252]	@ (8002d6c <Rx_TaskStep+0x170>)
 8002c6e:	881b      	ldrh	r3, [r3, #0]
 8002c70:	461a      	mov	r2, r3
 8002c72:	f897 1027 	ldrb.w	r1, [r7, #39]	@ 0x27
 8002c76:	4b3e      	ldr	r3, [pc, #248]	@ (8002d70 <Rx_TaskStep+0x174>)
 8002c78:	5499      	strb	r1, [r3, r2]

        //Check se incontro sync word durante il payload (magari ho perso dei byte)
        uint16_t w = acc_buf[acc_len-1] | (acc_buf[acc_len] << 8);
 8002c7a:	4b3c      	ldr	r3, [pc, #240]	@ (8002d6c <Rx_TaskStep+0x170>)
 8002c7c:	881b      	ldrh	r3, [r3, #0]
 8002c7e:	3b01      	subs	r3, #1
 8002c80:	4a3b      	ldr	r2, [pc, #236]	@ (8002d70 <Rx_TaskStep+0x174>)
 8002c82:	5cd3      	ldrb	r3, [r2, r3]
 8002c84:	b21a      	sxth	r2, r3
 8002c86:	4b39      	ldr	r3, [pc, #228]	@ (8002d6c <Rx_TaskStep+0x170>)
 8002c88:	881b      	ldrh	r3, [r3, #0]
 8002c8a:	4619      	mov	r1, r3
 8002c8c:	4b38      	ldr	r3, [pc, #224]	@ (8002d70 <Rx_TaskStep+0x174>)
 8002c8e:	5c5b      	ldrb	r3, [r3, r1]
 8002c90:	b21b      	sxth	r3, r3
 8002c92:	021b      	lsls	r3, r3, #8
 8002c94:	b21b      	sxth	r3, r3
 8002c96:	4313      	orrs	r3, r2
 8002c98:	b21b      	sxth	r3, r3
 8002c9a:	867b      	strh	r3, [r7, #50]	@ 0x32

        if (w == SYNC_WORD)
 8002c9c:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8002c9e:	f64a 2255 	movw	r2, #43605	@ 0xaa55
 8002ca2:	4293      	cmp	r3, r2
 8002ca4:	d111      	bne.n	8002cca <Rx_TaskStep+0xce>
        	{
        	acc_buf[0] = acc_buf[acc_len-1];
 8002ca6:	4b31      	ldr	r3, [pc, #196]	@ (8002d6c <Rx_TaskStep+0x170>)
 8002ca8:	881b      	ldrh	r3, [r3, #0]
 8002caa:	3b01      	subs	r3, #1
 8002cac:	4a30      	ldr	r2, [pc, #192]	@ (8002d70 <Rx_TaskStep+0x174>)
 8002cae:	5cd2      	ldrb	r2, [r2, r3]
 8002cb0:	4b2f      	ldr	r3, [pc, #188]	@ (8002d70 <Rx_TaskStep+0x174>)
 8002cb2:	701a      	strb	r2, [r3, #0]
        	acc_buf[1] = acc_buf[acc_len];
 8002cb4:	4b2d      	ldr	r3, [pc, #180]	@ (8002d6c <Rx_TaskStep+0x170>)
 8002cb6:	881b      	ldrh	r3, [r3, #0]
 8002cb8:	461a      	mov	r2, r3
 8002cba:	4b2d      	ldr	r3, [pc, #180]	@ (8002d70 <Rx_TaskStep+0x174>)
 8002cbc:	5c9a      	ldrb	r2, [r3, r2]
 8002cbe:	4b2c      	ldr	r3, [pc, #176]	@ (8002d70 <Rx_TaskStep+0x174>)
 8002cc0:	705a      	strb	r2, [r3, #1]
        	acc_len = 2;
 8002cc2:	4b2a      	ldr	r3, [pc, #168]	@ (8002d6c <Rx_TaskStep+0x170>)
 8002cc4:	2202      	movs	r2, #2
 8002cc6:	801a      	strh	r2, [r3, #0]
        	continue;
 8002cc8:	e03f      	b.n	8002d4a <Rx_TaskStep+0x14e>
        	}

        acc_len ++;
 8002cca:	4b28      	ldr	r3, [pc, #160]	@ (8002d6c <Rx_TaskStep+0x170>)
 8002ccc:	881b      	ldrh	r3, [r3, #0]
 8002cce:	3301      	adds	r3, #1
 8002cd0:	b29a      	uxth	r2, r3
 8002cd2:	4b26      	ldr	r3, [pc, #152]	@ (8002d6c <Rx_TaskStep+0x170>)
 8002cd4:	801a      	strh	r2, [r3, #0]

        if (acc_len < RX_FRAME_LEN)
 8002cd6:	4b25      	ldr	r3, [pc, #148]	@ (8002d6c <Rx_TaskStep+0x170>)
 8002cd8:	881b      	ldrh	r3, [r3, #0]
 8002cda:	2b27      	cmp	r3, #39	@ 0x27
 8002cdc:	d934      	bls.n	8002d48 <Rx_TaskStep+0x14c>
            continue;

        /* ============= FRAME COMPLETO ============ */
        //Debug_DumpAccBuf(acc_buf, acc_len);
        uint32_t now = osKernelGetTickCount();
 8002cde:	f00b fb75 	bl	800e3cc <osKernelGetTickCount>
 8002ce2:	62f8      	str	r0, [r7, #44]	@ 0x2c
        snap.task_last_run_ms = now;
 8002ce4:	4a23      	ldr	r2, [pc, #140]	@ (8002d74 <Rx_TaskStep+0x178>)
 8002ce6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002ce8:	6213      	str	r3, [r2, #32]

        CommFrameHeader_t hdr;
        CommPayloadB1_t   pl;

        CommUnpackStatus_t st =
            CommUnpack_B2FromB1(acc_buf, RX_FRAME_LEN, &hdr, &pl);
 8002cea:	463b      	mov	r3, r7
 8002cec:	f107 021c 	add.w	r2, r7, #28
 8002cf0:	2128      	movs	r1, #40	@ 0x28
 8002cf2:	481f      	ldr	r0, [pc, #124]	@ (8002d70 <Rx_TaskStep+0x174>)
 8002cf4:	f000 f9a4 	bl	8003040 <CommUnpack_B2FromB1>
 8002cf8:	4603      	mov	r3, r0
 8002cfa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

        snap.last_event = st;
 8002cfe:	4a1d      	ldr	r2, [pc, #116]	@ (8002d74 <Rx_TaskStep+0x178>)
 8002d00:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8002d04:	7713      	strb	r3, [r2, #28]

        if (st == COMM_UNPACK_OK)
 8002d06:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d10b      	bne.n	8002d26 <Rx_TaskStep+0x12a>
        {
            snap.payload = pl;
 8002d0e:	4b19      	ldr	r3, [pc, #100]	@ (8002d74 <Rx_TaskStep+0x178>)
 8002d10:	461d      	mov	r5, r3
 8002d12:	463c      	mov	r4, r7
 8002d14:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002d16:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002d18:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8002d1c:	e885 0007 	stmia.w	r5, {r0, r1, r2}
            snap.data_last_valid_ms = now;
 8002d20:	4a14      	ldr	r2, [pc, #80]	@ (8002d74 <Rx_TaskStep+0x178>)
 8002d22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002d24:	6253      	str	r3, [r2, #36]	@ 0x24
        }

        acc_len = 0;   // pronto per il prossimo frame
 8002d26:	4b11      	ldr	r3, [pc, #68]	@ (8002d6c <Rx_TaskStep+0x170>)
 8002d28:	2200      	movs	r2, #0
 8002d2a:	801a      	strh	r2, [r3, #0]
        RxSnapshot_Write(&snap);
 8002d2c:	4811      	ldr	r0, [pc, #68]	@ (8002d74 <Rx_TaskStep+0x178>)
 8002d2e:	f000 ffc5 	bl	8003cbc <RxSnapshot_Write>
        WCET_Update(WCET_TASK_RX, DWT->CYCCNT - s);
 8002d32:	4b0d      	ldr	r3, [pc, #52]	@ (8002d68 <Rx_TaskStep+0x16c>)
 8002d34:	685a      	ldr	r2, [r3, #4]
 8002d36:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002d38:	1ad3      	subs	r3, r2, r3
 8002d3a:	4619      	mov	r1, r3
 8002d3c:	2004      	movs	r0, #4
 8002d3e:	f000 fd05 	bl	800374c <WCET_Update>
 8002d42:	e002      	b.n	8002d4a <Rx_TaskStep+0x14e>
            continue;
 8002d44:	bf00      	nop
 8002d46:	e000      	b.n	8002d4a <Rx_TaskStep+0x14e>
            continue;
 8002d48:	bf00      	nop
    while (CommUart_GetByte(&byte))
 8002d4a:	f107 0327 	add.w	r3, r7, #39	@ 0x27
 8002d4e:	4618      	mov	r0, r3
 8002d50:	f000 f902 	bl	8002f58 <CommUart_GetByte>
 8002d54:	4603      	mov	r3, r0
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	f47f af5c 	bne.w	8002c14 <Rx_TaskStep+0x18>
    }
}
 8002d5c:	bf00      	nop
 8002d5e:	bf00      	nop
 8002d60:	3738      	adds	r7, #56	@ 0x38
 8002d62:	46bd      	mov	sp, r7
 8002d64:	bdb0      	pop	{r4, r5, r7, pc}
 8002d66:	bf00      	nop
 8002d68:	e0001000 	.word	0xe0001000
 8002d6c:	20003232 	.word	0x20003232
 8002d70:	20003234 	.word	0x20003234
 8002d74:	2000325c 	.word	0x2000325c

08002d78 <Tx_TaskStep>:

#define TX_FRAME_LEN (sizeof(CommFrameB2_t))


void Tx_TaskStep(void)
{
 8002d78:	b580      	push	{r7, lr}
 8002d7a:	b09a      	sub	sp, #104	@ 0x68
 8002d7c:	af02      	add	r7, sp, #8
    BleControllerSnapshot_t ble;
    IMUSnapshot_t imu;

    static uint8_t tx_buf[TX_FRAME_LEN];

    SupervisorSnapshot_Read(&sup);
 8002d7e:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8002d82:	4618      	mov	r0, r3
 8002d84:	f001 f882 	bl	8003e8c <SupervisorSnapshot_Read>
    BleControllerSnapshot_Read(&ble);
 8002d88:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002d8c:	4618      	mov	r0, r3
 8002d8e:	f000 fef7 	bl	8003b80 <BleControllerSnapshot_Read>
    IMUSnapshot_Read(&imu);
 8002d92:	1d3b      	adds	r3, r7, #4
 8002d94:	4618      	mov	r0, r3
 8002d96:	f000 ff55 	bl	8003c44 <IMUSnapshot_Read>

    uint16_t tx_len = CommPack_BuildB2Tx(tx_buf, TX_FRAME_LEN, &ble, &sup, &imu);
 8002d9a:	f107 0148 	add.w	r1, r7, #72	@ 0x48
 8002d9e:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 8002da2:	1d3b      	adds	r3, r7, #4
 8002da4:	9300      	str	r3, [sp, #0]
 8002da6:	460b      	mov	r3, r1
 8002da8:	2126      	movs	r1, #38	@ 0x26
 8002daa:	480a      	ldr	r0, [pc, #40]	@ (8002dd4 <Tx_TaskStep+0x5c>)
 8002dac:	f7ff fe8a 	bl	8002ac4 <CommPack_BuildB2Tx>
 8002db0:	4603      	mov	r3, r0
 8002db2:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e

    if (tx_len == TX_FRAME_LEN)
 8002db6:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 8002dba:	2b26      	cmp	r3, #38	@ 0x26
 8002dbc:	d105      	bne.n	8002dca <Tx_TaskStep+0x52>
    {
        CommUart_Send(tx_buf, tx_len);
 8002dbe:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 8002dc2:	4619      	mov	r1, r3
 8002dc4:	4803      	ldr	r0, [pc, #12]	@ (8002dd4 <Tx_TaskStep+0x5c>)
 8002dc6:	f000 f859 	bl	8002e7c <CommUart_Send>
    }

}
 8002dca:	bf00      	nop
 8002dcc:	3760      	adds	r7, #96	@ 0x60
 8002dce:	46bd      	mov	sp, r7
 8002dd0:	bd80      	pop	{r7, pc}
 8002dd2:	bf00      	nop
 8002dd4:	20003284 	.word	0x20003284

08002dd8 <CommUart_RegisterRxTask>:
static volatile uint16_t rx_rd = 0;

static TaskHandle_t rx_task_handle = NULL;

void CommUart_RegisterRxTask(TaskHandle_t h)
{
 8002dd8:	b480      	push	{r7}
 8002dda:	b083      	sub	sp, #12
 8002ddc:	af00      	add	r7, sp, #0
 8002dde:	6078      	str	r0, [r7, #4]
    rx_task_handle = h;
 8002de0:	4a04      	ldr	r2, [pc, #16]	@ (8002df4 <CommUart_RegisterRxTask+0x1c>)
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	6013      	str	r3, [r2, #0]
}
 8002de6:	bf00      	nop
 8002de8:	370c      	adds	r7, #12
 8002dea:	46bd      	mov	sp, r7
 8002dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df0:	4770      	bx	lr
 8002df2:	bf00      	nop
 8002df4:	200033b0 	.word	0x200033b0

08002df8 <CommUart_EarlyInit>:

void CommUart_EarlyInit(void)
{
 8002df8:	b580      	push	{r7, lr}
 8002dfa:	af00      	add	r7, sp, #0
    rx_wr = 0;
 8002dfc:	4b09      	ldr	r3, [pc, #36]	@ (8002e24 <CommUart_EarlyInit+0x2c>)
 8002dfe:	2200      	movs	r2, #0
 8002e00:	801a      	strh	r2, [r3, #0]
    rx_rd = 0;
 8002e02:	4b09      	ldr	r3, [pc, #36]	@ (8002e28 <CommUart_EarlyInit+0x30>)
 8002e04:	2200      	movs	r2, #0
 8002e06:	801a      	strh	r2, [r3, #0]
    rx_task_handle = NULL;
 8002e08:	4b08      	ldr	r3, [pc, #32]	@ (8002e2c <CommUart_EarlyInit+0x34>)
 8002e0a:	2200      	movs	r2, #0
 8002e0c:	601a      	str	r2, [r3, #0]
    uart4_tx_busy = false;
 8002e0e:	4b08      	ldr	r3, [pc, #32]	@ (8002e30 <CommUart_EarlyInit+0x38>)
 8002e10:	2200      	movs	r2, #0
 8002e12:	701a      	strb	r2, [r3, #0]
    HAL_UART_Receive_IT(&huart4, &rx_byte, 1);
 8002e14:	2201      	movs	r2, #1
 8002e16:	4907      	ldr	r1, [pc, #28]	@ (8002e34 <CommUart_EarlyInit+0x3c>)
 8002e18:	4807      	ldr	r0, [pc, #28]	@ (8002e38 <CommUart_EarlyInit+0x40>)
 8002e1a:	f006 fa5b 	bl	80092d4 <HAL_UART_Receive_IT>
}
 8002e1e:	bf00      	nop
 8002e20:	bd80      	pop	{r7, pc}
 8002e22:	bf00      	nop
 8002e24:	200033ac 	.word	0x200033ac
 8002e28:	200033ae 	.word	0x200033ae
 8002e2c:	200033b0 	.word	0x200033b0
 8002e30:	200032aa 	.word	0x200032aa
 8002e34:	200032ab 	.word	0x200032ab
 8002e38:	200030dc 	.word	0x200030dc

08002e3c <CommUart_Init>:


void CommUart_Init(void)
{
 8002e3c:	b580      	push	{r7, lr}
 8002e3e:	af00      	add	r7, sp, #0

    CommUart_RegisterRxTask(xTaskGetCurrentTaskHandle());
 8002e40:	f00d fc06 	bl	8010650 <xTaskGetCurrentTaskHandle>
 8002e44:	4603      	mov	r3, r0
 8002e46:	4618      	mov	r0, r3
 8002e48:	f7ff ffc6 	bl	8002dd8 <CommUart_RegisterRxTask>
}
 8002e4c:	bf00      	nop
 8002e4e:	bd80      	pop	{r7, pc}

08002e50 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002e50:	b480      	push	{r7}
 8002e52:	b083      	sub	sp, #12
 8002e54:	af00      	add	r7, sp, #0
 8002e56:	6078      	str	r0, [r7, #4]
    if (huart == &huart4)
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	4a06      	ldr	r2, [pc, #24]	@ (8002e74 <HAL_UART_TxCpltCallback+0x24>)
 8002e5c:	4293      	cmp	r3, r2
 8002e5e:	d102      	bne.n	8002e66 <HAL_UART_TxCpltCallback+0x16>
    {
        uart4_tx_busy = false;
 8002e60:	4b05      	ldr	r3, [pc, #20]	@ (8002e78 <HAL_UART_TxCpltCallback+0x28>)
 8002e62:	2200      	movs	r2, #0
 8002e64:	701a      	strb	r2, [r3, #0]
    }
}
 8002e66:	bf00      	nop
 8002e68:	370c      	adds	r7, #12
 8002e6a:	46bd      	mov	sp, r7
 8002e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e70:	4770      	bx	lr
 8002e72:	bf00      	nop
 8002e74:	200030dc 	.word	0x200030dc
 8002e78:	200032aa 	.word	0x200032aa

08002e7c <CommUart_Send>:


void CommUart_Send(const uint8_t *buf, uint16_t len)
{
 8002e7c:	b580      	push	{r7, lr}
 8002e7e:	b082      	sub	sp, #8
 8002e80:	af00      	add	r7, sp, #0
 8002e82:	6078      	str	r0, [r7, #4]
 8002e84:	460b      	mov	r3, r1
 8002e86:	807b      	strh	r3, [r7, #2]
    if (!buf || len == 0)
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d009      	beq.n	8002ea2 <CommUart_Send+0x26>
 8002e8e:	887b      	ldrh	r3, [r7, #2]
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d006      	beq.n	8002ea2 <CommUart_Send+0x26>
        return;

    /* Blocking TX: la CPU resta qui finch non finisce */
    HAL_UART_Transmit_IT(&huart4, (uint8_t *)buf, len);
 8002e94:	887b      	ldrh	r3, [r7, #2]
 8002e96:	461a      	mov	r2, r3
 8002e98:	6879      	ldr	r1, [r7, #4]
 8002e9a:	4804      	ldr	r0, [pc, #16]	@ (8002eac <CommUart_Send+0x30>)
 8002e9c:	f006 f986 	bl	80091ac <HAL_UART_Transmit_IT>
 8002ea0:	e000      	b.n	8002ea4 <CommUart_Send+0x28>
        return;
 8002ea2:	bf00      	nop
}
 8002ea4:	3708      	adds	r7, #8
 8002ea6:	46bd      	mov	sp, r7
 8002ea8:	bd80      	pop	{r7, pc}
 8002eaa:	bf00      	nop
 8002eac:	200030dc 	.word	0x200030dc

08002eb0 <HAL_UART_RxCpltCallback>:


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002eb0:	b580      	push	{r7, lr}
 8002eb2:	b084      	sub	sp, #16
 8002eb4:	af00      	add	r7, sp, #0
 8002eb6:	6078      	str	r0, [r7, #4]
    if (huart == &huart4)
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	4a20      	ldr	r2, [pc, #128]	@ (8002f3c <HAL_UART_RxCpltCallback+0x8c>)
 8002ebc:	4293      	cmp	r3, r2
 8002ebe:	d138      	bne.n	8002f32 <HAL_UART_RxCpltCallback+0x82>
    {
        uint16_t next = (rx_wr + 1) % UART_RX_BUF_SIZE;
 8002ec0:	4b1f      	ldr	r3, [pc, #124]	@ (8002f40 <HAL_UART_RxCpltCallback+0x90>)
 8002ec2:	881b      	ldrh	r3, [r3, #0]
 8002ec4:	b29b      	uxth	r3, r3
 8002ec6:	3301      	adds	r3, #1
 8002ec8:	425a      	negs	r2, r3
 8002eca:	b2db      	uxtb	r3, r3
 8002ecc:	b2d2      	uxtb	r2, r2
 8002ece:	bf58      	it	pl
 8002ed0:	4253      	negpl	r3, r2
 8002ed2:	81fb      	strh	r3, [r7, #14]

        if (next != rx_rd)   // no overflow
 8002ed4:	4b1b      	ldr	r3, [pc, #108]	@ (8002f44 <HAL_UART_RxCpltCallback+0x94>)
 8002ed6:	881b      	ldrh	r3, [r3, #0]
 8002ed8:	b29b      	uxth	r3, r3
 8002eda:	89fa      	ldrh	r2, [r7, #14]
 8002edc:	429a      	cmp	r2, r3
 8002ede:	d00a      	beq.n	8002ef6 <HAL_UART_RxCpltCallback+0x46>
        {
            rx_buf[rx_wr] = rx_byte;
 8002ee0:	4b17      	ldr	r3, [pc, #92]	@ (8002f40 <HAL_UART_RxCpltCallback+0x90>)
 8002ee2:	881b      	ldrh	r3, [r3, #0]
 8002ee4:	b29b      	uxth	r3, r3
 8002ee6:	461a      	mov	r2, r3
 8002ee8:	4b17      	ldr	r3, [pc, #92]	@ (8002f48 <HAL_UART_RxCpltCallback+0x98>)
 8002eea:	7819      	ldrb	r1, [r3, #0]
 8002eec:	4b17      	ldr	r3, [pc, #92]	@ (8002f4c <HAL_UART_RxCpltCallback+0x9c>)
 8002eee:	5499      	strb	r1, [r3, r2]
            rx_wr = next;
 8002ef0:	4a13      	ldr	r2, [pc, #76]	@ (8002f40 <HAL_UART_RxCpltCallback+0x90>)
 8002ef2:	89fb      	ldrh	r3, [r7, #14]
 8002ef4:	8013      	strh	r3, [r2, #0]
        }

        BaseType_t hpw = pdFALSE;
 8002ef6:	2300      	movs	r3, #0
 8002ef8:	60bb      	str	r3, [r7, #8]
        if (rx_task_handle)
 8002efa:	4b15      	ldr	r3, [pc, #84]	@ (8002f50 <HAL_UART_RxCpltCallback+0xa0>)
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d007      	beq.n	8002f12 <HAL_UART_RxCpltCallback+0x62>
            vTaskNotifyGiveFromISR(rx_task_handle, &hpw);
 8002f02:	4b13      	ldr	r3, [pc, #76]	@ (8002f50 <HAL_UART_RxCpltCallback+0xa0>)
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	f107 0208 	add.w	r2, r7, #8
 8002f0a:	4611      	mov	r1, r2
 8002f0c:	4618      	mov	r0, r3
 8002f0e:	f00d fe6f 	bl	8010bf0 <vTaskNotifyGiveFromISR>

        HAL_UART_Receive_IT(&huart4, &rx_byte, 1);
 8002f12:	2201      	movs	r2, #1
 8002f14:	490c      	ldr	r1, [pc, #48]	@ (8002f48 <HAL_UART_RxCpltCallback+0x98>)
 8002f16:	4809      	ldr	r0, [pc, #36]	@ (8002f3c <HAL_UART_RxCpltCallback+0x8c>)
 8002f18:	f006 f9dc 	bl	80092d4 <HAL_UART_Receive_IT>

        portYIELD_FROM_ISR(hpw);
 8002f1c:	68bb      	ldr	r3, [r7, #8]
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d007      	beq.n	8002f32 <HAL_UART_RxCpltCallback+0x82>
 8002f22:	4b0c      	ldr	r3, [pc, #48]	@ (8002f54 <HAL_UART_RxCpltCallback+0xa4>)
 8002f24:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002f28:	601a      	str	r2, [r3, #0]
 8002f2a:	f3bf 8f4f 	dsb	sy
 8002f2e:	f3bf 8f6f 	isb	sy
    }
}
 8002f32:	bf00      	nop
 8002f34:	3710      	adds	r7, #16
 8002f36:	46bd      	mov	sp, r7
 8002f38:	bd80      	pop	{r7, pc}
 8002f3a:	bf00      	nop
 8002f3c:	200030dc 	.word	0x200030dc
 8002f40:	200033ac 	.word	0x200033ac
 8002f44:	200033ae 	.word	0x200033ae
 8002f48:	200032ab 	.word	0x200032ab
 8002f4c:	200032ac 	.word	0x200032ac
 8002f50:	200033b0 	.word	0x200033b0
 8002f54:	e000ed04 	.word	0xe000ed04

08002f58 <CommUart_GetByte>:

bool CommUart_GetByte(uint8_t *b)
{
 8002f58:	b480      	push	{r7}
 8002f5a:	b083      	sub	sp, #12
 8002f5c:	af00      	add	r7, sp, #0
 8002f5e:	6078      	str	r0, [r7, #4]
    if (rx_rd == rx_wr)
 8002f60:	4b12      	ldr	r3, [pc, #72]	@ (8002fac <CommUart_GetByte+0x54>)
 8002f62:	881b      	ldrh	r3, [r3, #0]
 8002f64:	b29a      	uxth	r2, r3
 8002f66:	4b12      	ldr	r3, [pc, #72]	@ (8002fb0 <CommUart_GetByte+0x58>)
 8002f68:	881b      	ldrh	r3, [r3, #0]
 8002f6a:	b29b      	uxth	r3, r3
 8002f6c:	429a      	cmp	r2, r3
 8002f6e:	d101      	bne.n	8002f74 <CommUart_GetByte+0x1c>
        return false;
 8002f70:	2300      	movs	r3, #0
 8002f72:	e014      	b.n	8002f9e <CommUart_GetByte+0x46>

    *b = rx_buf[rx_rd];
 8002f74:	4b0d      	ldr	r3, [pc, #52]	@ (8002fac <CommUart_GetByte+0x54>)
 8002f76:	881b      	ldrh	r3, [r3, #0]
 8002f78:	b29b      	uxth	r3, r3
 8002f7a:	461a      	mov	r2, r3
 8002f7c:	4b0d      	ldr	r3, [pc, #52]	@ (8002fb4 <CommUart_GetByte+0x5c>)
 8002f7e:	5c9a      	ldrb	r2, [r3, r2]
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	701a      	strb	r2, [r3, #0]
    rx_rd = (rx_rd + 1) % UART_RX_BUF_SIZE;
 8002f84:	4b09      	ldr	r3, [pc, #36]	@ (8002fac <CommUart_GetByte+0x54>)
 8002f86:	881b      	ldrh	r3, [r3, #0]
 8002f88:	b29b      	uxth	r3, r3
 8002f8a:	3301      	adds	r3, #1
 8002f8c:	425a      	negs	r2, r3
 8002f8e:	b2db      	uxtb	r3, r3
 8002f90:	b2d2      	uxtb	r2, r2
 8002f92:	bf58      	it	pl
 8002f94:	4253      	negpl	r3, r2
 8002f96:	b29a      	uxth	r2, r3
 8002f98:	4b04      	ldr	r3, [pc, #16]	@ (8002fac <CommUart_GetByte+0x54>)
 8002f9a:	801a      	strh	r2, [r3, #0]
    return true;
 8002f9c:	2301      	movs	r3, #1
}
 8002f9e:	4618      	mov	r0, r3
 8002fa0:	370c      	adds	r7, #12
 8002fa2:	46bd      	mov	sp, r7
 8002fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa8:	4770      	bx	lr
 8002faa:	bf00      	nop
 8002fac:	200033ae 	.word	0x200033ae
 8002fb0:	200033ac 	.word	0x200033ac
 8002fb4:	200032ac 	.word	0x200032ac

08002fb8 <crc16_ccitt>:
{
 8002fb8:	b480      	push	{r7}
 8002fba:	b085      	sub	sp, #20
 8002fbc:	af00      	add	r7, sp, #0
 8002fbe:	6078      	str	r0, [r7, #4]
 8002fc0:	460b      	mov	r3, r1
 8002fc2:	807b      	strh	r3, [r7, #2]
    uint16_t crc = 0xFFFF;
 8002fc4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002fc8:	81fb      	strh	r3, [r7, #14]
    const uint16_t poly = 0x1021;
 8002fca:	f241 0321 	movw	r3, #4129	@ 0x1021
 8002fce:	813b      	strh	r3, [r7, #8]
    for (uint16_t i = 0; i < len; i++)
 8002fd0:	2300      	movs	r3, #0
 8002fd2:	81bb      	strh	r3, [r7, #12]
 8002fd4:	e029      	b.n	800302a <crc16_ccitt+0x72>
        crc ^= ((uint16_t)data[i] << 8);
 8002fd6:	89bb      	ldrh	r3, [r7, #12]
 8002fd8:	687a      	ldr	r2, [r7, #4]
 8002fda:	4413      	add	r3, r2
 8002fdc:	781b      	ldrb	r3, [r3, #0]
 8002fde:	b21b      	sxth	r3, r3
 8002fe0:	021b      	lsls	r3, r3, #8
 8002fe2:	b21a      	sxth	r2, r3
 8002fe4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002fe8:	4053      	eors	r3, r2
 8002fea:	b21b      	sxth	r3, r3
 8002fec:	81fb      	strh	r3, [r7, #14]
        for (uint8_t j = 0; j < 8; j++)
 8002fee:	2300      	movs	r3, #0
 8002ff0:	72fb      	strb	r3, [r7, #11]
 8002ff2:	e014      	b.n	800301e <crc16_ccitt+0x66>
            crc = (crc & 0x8000) ? (crc << 1) ^ poly : (crc << 1);
 8002ff4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	da09      	bge.n	8003010 <crc16_ccitt+0x58>
 8002ffc:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003000:	005b      	lsls	r3, r3, #1
 8003002:	b21a      	sxth	r2, r3
 8003004:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8003008:	4053      	eors	r3, r2
 800300a:	b21b      	sxth	r3, r3
 800300c:	b29b      	uxth	r3, r3
 800300e:	e002      	b.n	8003016 <crc16_ccitt+0x5e>
 8003010:	89fb      	ldrh	r3, [r7, #14]
 8003012:	005b      	lsls	r3, r3, #1
 8003014:	b29b      	uxth	r3, r3
 8003016:	81fb      	strh	r3, [r7, #14]
        for (uint8_t j = 0; j < 8; j++)
 8003018:	7afb      	ldrb	r3, [r7, #11]
 800301a:	3301      	adds	r3, #1
 800301c:	72fb      	strb	r3, [r7, #11]
 800301e:	7afb      	ldrb	r3, [r7, #11]
 8003020:	2b07      	cmp	r3, #7
 8003022:	d9e7      	bls.n	8002ff4 <crc16_ccitt+0x3c>
    for (uint16_t i = 0; i < len; i++)
 8003024:	89bb      	ldrh	r3, [r7, #12]
 8003026:	3301      	adds	r3, #1
 8003028:	81bb      	strh	r3, [r7, #12]
 800302a:	89ba      	ldrh	r2, [r7, #12]
 800302c:	887b      	ldrh	r3, [r7, #2]
 800302e:	429a      	cmp	r2, r3
 8003030:	d3d1      	bcc.n	8002fd6 <crc16_ccitt+0x1e>
    return crc;
 8003032:	89fb      	ldrh	r3, [r7, #14]
}
 8003034:	4618      	mov	r0, r3
 8003036:	3714      	adds	r7, #20
 8003038:	46bd      	mov	sp, r7
 800303a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800303e:	4770      	bx	lr

08003040 <CommUnpack_B2FromB1>:

CommUnpackStatus_t CommUnpack_B2FromB1(const uint8_t *buf,
                                      uint16_t len,
                                      CommFrameHeader_t *header,
                                      CommPayloadB1_t *payload)
{
 8003040:	b580      	push	{r7, lr}
 8003042:	b088      	sub	sp, #32
 8003044:	af00      	add	r7, sp, #0
 8003046:	60f8      	str	r0, [r7, #12]
 8003048:	607a      	str	r2, [r7, #4]
 800304a:	603b      	str	r3, [r7, #0]
 800304c:	460b      	mov	r3, r1
 800304e:	817b      	strh	r3, [r7, #10]
    if (!buf || !header || !payload)
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	2b00      	cmp	r3, #0
 8003054:	d005      	beq.n	8003062 <CommUnpack_B2FromB1+0x22>
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	2b00      	cmp	r3, #0
 800305a:	d002      	beq.n	8003062 <CommUnpack_B2FromB1+0x22>
 800305c:	683b      	ldr	r3, [r7, #0]
 800305e:	2b00      	cmp	r3, #0
 8003060:	d101      	bne.n	8003066 <CommUnpack_B2FromB1+0x26>
        return COMM_UNPACK_NULL;
 8003062:	2301      	movs	r3, #1
 8003064:	e040      	b.n	80030e8 <CommUnpack_B2FromB1+0xa8>

    const uint16_t HEADER_LEN = sizeof(CommFrameHeader_t);
 8003066:	230a      	movs	r3, #10
 8003068:	83fb      	strh	r3, [r7, #30]
    const uint16_t PAYLOAD_LEN = sizeof(CommPayloadB1_t);
 800306a:	231c      	movs	r3, #28
 800306c:	83bb      	strh	r3, [r7, #28]
    const uint16_t CRC_LEN   = sizeof(uint16_t);
 800306e:	2302      	movs	r3, #2
 8003070:	837b      	strh	r3, [r7, #26]
    const uint16_t FRAME_LEN = sizeof(CommFrameB1_t);
 8003072:	2328      	movs	r3, #40	@ 0x28
 8003074:	833b      	strh	r3, [r7, #24]

    if (len < FRAME_LEN)
 8003076:	897a      	ldrh	r2, [r7, #10]
 8003078:	8b3b      	ldrh	r3, [r7, #24]
 800307a:	429a      	cmp	r2, r3
 800307c:	d201      	bcs.n	8003082 <CommUnpack_B2FromB1+0x42>
        return COMM_UNPACK_LEN;
 800307e:	2302      	movs	r3, #2
 8003080:	e032      	b.n	80030e8 <CommUnpack_B2FromB1+0xa8>

    /* ---------- CRC check ---------- */
    uint16_t rx_crc;
    memcpy(&rx_crc, &buf[FRAME_LEN - CRC_LEN], CRC_LEN);
 8003082:	8b3a      	ldrh	r2, [r7, #24]
 8003084:	8b7b      	ldrh	r3, [r7, #26]
 8003086:	1ad3      	subs	r3, r2, r3
 8003088:	461a      	mov	r2, r3
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	1899      	adds	r1, r3, r2
 800308e:	8b7a      	ldrh	r2, [r7, #26]
 8003090:	f107 0312 	add.w	r3, r7, #18
 8003094:	4618      	mov	r0, r3
 8003096:	f00f ff9a 	bl	8012fce <memcpy>

    uint16_t calc_crc = crc16_ccitt(buf, FRAME_LEN - CRC_LEN);
 800309a:	8b3a      	ldrh	r2, [r7, #24]
 800309c:	8b7b      	ldrh	r3, [r7, #26]
 800309e:	1ad3      	subs	r3, r2, r3
 80030a0:	b29b      	uxth	r3, r3
 80030a2:	4619      	mov	r1, r3
 80030a4:	68f8      	ldr	r0, [r7, #12]
 80030a6:	f7ff ff87 	bl	8002fb8 <crc16_ccitt>
 80030aa:	4603      	mov	r3, r0
 80030ac:	82fb      	strh	r3, [r7, #22]

    if (rx_crc != calc_crc)
 80030ae:	8a7b      	ldrh	r3, [r7, #18]
 80030b0:	8afa      	ldrh	r2, [r7, #22]
 80030b2:	429a      	cmp	r2, r3
 80030b4:	d001      	beq.n	80030ba <CommUnpack_B2FromB1+0x7a>
        return COMM_UNPACK_CRC;
 80030b6:	2303      	movs	r3, #3
 80030b8:	e016      	b.n	80030e8 <CommUnpack_B2FromB1+0xa8>

    uint16_t i = 0;
 80030ba:	2300      	movs	r3, #0
 80030bc:	82bb      	strh	r3, [r7, #20]

    /* ---------- Header ---------- */
    memcpy(header, &buf[i], HEADER_LEN);
 80030be:	8abb      	ldrh	r3, [r7, #20]
 80030c0:	68fa      	ldr	r2, [r7, #12]
 80030c2:	4413      	add	r3, r2
 80030c4:	8bfa      	ldrh	r2, [r7, #30]
 80030c6:	4619      	mov	r1, r3
 80030c8:	6878      	ldr	r0, [r7, #4]
 80030ca:	f00f ff80 	bl	8012fce <memcpy>
    i += HEADER_LEN;
 80030ce:	8aba      	ldrh	r2, [r7, #20]
 80030d0:	8bfb      	ldrh	r3, [r7, #30]
 80030d2:	4413      	add	r3, r2
 80030d4:	82bb      	strh	r3, [r7, #20]

    /* ---------- Payload ---------- */
    memcpy(payload, &buf[i], PAYLOAD_LEN);
 80030d6:	8abb      	ldrh	r3, [r7, #20]
 80030d8:	68fa      	ldr	r2, [r7, #12]
 80030da:	4413      	add	r3, r2
 80030dc:	8bba      	ldrh	r2, [r7, #28]
 80030de:	4619      	mov	r1, r3
 80030e0:	6838      	ldr	r0, [r7, #0]
 80030e2:	f00f ff74 	bl	8012fce <memcpy>

    return COMM_UNPACK_OK;
 80030e6:	2300      	movs	r3, #0
}
 80030e8:	4618      	mov	r0, r3
 80030ea:	3720      	adds	r7, #32
 80030ec:	46bd      	mov	sp, r7
 80030ee:	bd80      	pop	{r7, pc}

080030f0 <CommUnpackStatusToStr>:
#include "snapshot/supervisor_snapshot.h"

#include "shared_resources/board1_faults.h"
#include "shared_resources/board2_faults.h"
static const char *CommUnpackStatusToStr(CommUnpackStatus_t s)
{
 80030f0:	b480      	push	{r7}
 80030f2:	b083      	sub	sp, #12
 80030f4:	af00      	add	r7, sp, #0
 80030f6:	4603      	mov	r3, r0
 80030f8:	71fb      	strb	r3, [r7, #7]
    switch (s)
 80030fa:	79fb      	ldrb	r3, [r7, #7]
 80030fc:	2b03      	cmp	r3, #3
 80030fe:	d813      	bhi.n	8003128 <CommUnpackStatusToStr+0x38>
 8003100:	a201      	add	r2, pc, #4	@ (adr r2, 8003108 <CommUnpackStatusToStr+0x18>)
 8003102:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003106:	bf00      	nop
 8003108:	08003119 	.word	0x08003119
 800310c:	0800311d 	.word	0x0800311d
 8003110:	08003121 	.word	0x08003121
 8003114:	08003125 	.word	0x08003125
    {
        case COMM_UNPACK_OK:   return "OK";
 8003118:	4b07      	ldr	r3, [pc, #28]	@ (8003138 <CommUnpackStatusToStr+0x48>)
 800311a:	e006      	b.n	800312a <CommUnpackStatusToStr+0x3a>
        case COMM_UNPACK_NULL: return "NULL";
 800311c:	4b07      	ldr	r3, [pc, #28]	@ (800313c <CommUnpackStatusToStr+0x4c>)
 800311e:	e004      	b.n	800312a <CommUnpackStatusToStr+0x3a>
        case COMM_UNPACK_LEN:  return "LEN";
 8003120:	4b07      	ldr	r3, [pc, #28]	@ (8003140 <CommUnpackStatusToStr+0x50>)
 8003122:	e002      	b.n	800312a <CommUnpackStatusToStr+0x3a>
        case COMM_UNPACK_CRC:  return "CRC";
 8003124:	4b07      	ldr	r3, [pc, #28]	@ (8003144 <CommUnpackStatusToStr+0x54>)
 8003126:	e000      	b.n	800312a <CommUnpackStatusToStr+0x3a>
        default:               return "UNK";
 8003128:	4b07      	ldr	r3, [pc, #28]	@ (8003148 <CommUnpackStatusToStr+0x58>)
    }
}
 800312a:	4618      	mov	r0, r3
 800312c:	370c      	adds	r7, #12
 800312e:	46bd      	mov	sp, r7
 8003130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003134:	4770      	bx	lr
 8003136:	bf00      	nop
 8003138:	08016a08 	.word	0x08016a08
 800313c:	08016a0c 	.word	0x08016a0c
 8003140:	08016a14 	.word	0x08016a14
 8003144:	08016a18 	.word	0x08016a18
 8003148:	08016a1c 	.word	0x08016a1c

0800314c <B1FaultFlagsToStr>:

void B1FaultFlagsToStr(uint32_t flags, char *buf, size_t len)
{
 800314c:	b580      	push	{r7, lr}
 800314e:	b086      	sub	sp, #24
 8003150:	af00      	add	r7, sp, #0
 8003152:	60f8      	str	r0, [r7, #12]
 8003154:	60b9      	str	r1, [r7, #8]
 8003156:	607a      	str	r2, [r7, #4]
    if (!buf || len == 0) return;
 8003158:	68bb      	ldr	r3, [r7, #8]
 800315a:	2b00      	cmp	r3, #0
 800315c:	d06c      	beq.n	8003238 <B1FaultFlagsToStr+0xec>
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	2b00      	cmp	r3, #0
 8003162:	d069      	beq.n	8003238 <B1FaultFlagsToStr+0xec>

    buf[0] = '\0';
 8003164:	68bb      	ldr	r3, [r7, #8]
 8003166:	2200      	movs	r2, #0
 8003168:	701a      	strb	r2, [r3, #0]

    if (flags == FAULT_NONE) {
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	2b00      	cmp	r3, #0
 800316e:	d105      	bne.n	800317c <B1FaultFlagsToStr+0x30>
        strncpy(buf, "NONE", len);
 8003170:	687a      	ldr	r2, [r7, #4]
 8003172:	4933      	ldr	r1, [pc, #204]	@ (8003240 <B1FaultFlagsToStr+0xf4>)
 8003174:	68b8      	ldr	r0, [r7, #8]
 8003176:	f00f fe42 	bl	8012dfe <strncpy>
        return;
 800317a:	e05e      	b.n	800323a <B1FaultFlagsToStr+0xee>
    }
    if (flags & FAULT_TEMP) 	strncat(buf, "TEMP-",len);
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	f003 0301 	and.w	r3, r3, #1
 8003182:	2b00      	cmp	r3, #0
 8003184:	d004      	beq.n	8003190 <B1FaultFlagsToStr+0x44>
 8003186:	687a      	ldr	r2, [r7, #4]
 8003188:	492e      	ldr	r1, [pc, #184]	@ (8003244 <B1FaultFlagsToStr+0xf8>)
 800318a:	68b8      	ldr	r0, [r7, #8]
 800318c:	f00f fe24 	bl	8012dd8 <strncat>
    if (flags & FAULT_BATT) 	strncat(buf, "BATT-",len);
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	f003 0302 	and.w	r3, r3, #2
 8003196:	2b00      	cmp	r3, #0
 8003198:	d004      	beq.n	80031a4 <B1FaultFlagsToStr+0x58>
 800319a:	687a      	ldr	r2, [r7, #4]
 800319c:	492a      	ldr	r1, [pc, #168]	@ (8003248 <B1FaultFlagsToStr+0xfc>)
 800319e:	68b8      	ldr	r0, [r7, #8]
 80031a0:	f00f fe1a 	bl	8012dd8 <strncat>
    if (flags & FAULT_RX) 		strncat(buf, "RX-",len);
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	f003 0304 	and.w	r3, r3, #4
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d004      	beq.n	80031b8 <B1FaultFlagsToStr+0x6c>
 80031ae:	687a      	ldr	r2, [r7, #4]
 80031b0:	4926      	ldr	r1, [pc, #152]	@ (800324c <B1FaultFlagsToStr+0x100>)
 80031b2:	68b8      	ldr	r0, [r7, #8]
 80031b4:	f00f fe10 	bl	8012dd8 <strncat>
    if (flags & FAULT_WHEEL_FL) strncat(buf, "FL-", len);
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	f003 0308 	and.w	r3, r3, #8
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d004      	beq.n	80031cc <B1FaultFlagsToStr+0x80>
 80031c2:	687a      	ldr	r2, [r7, #4]
 80031c4:	4922      	ldr	r1, [pc, #136]	@ (8003250 <B1FaultFlagsToStr+0x104>)
 80031c6:	68b8      	ldr	r0, [r7, #8]
 80031c8:	f00f fe06 	bl	8012dd8 <strncat>
    if (flags & FAULT_WHEEL_FR) strncat(buf, "FR-", len);
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	f003 0310 	and.w	r3, r3, #16
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d004      	beq.n	80031e0 <B1FaultFlagsToStr+0x94>
 80031d6:	687a      	ldr	r2, [r7, #4]
 80031d8:	491e      	ldr	r1, [pc, #120]	@ (8003254 <B1FaultFlagsToStr+0x108>)
 80031da:	68b8      	ldr	r0, [r7, #8]
 80031dc:	f00f fdfc 	bl	8012dd8 <strncat>
    if (flags & FAULT_WHEEL_RL) strncat(buf, "RL-", len);
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	f003 0320 	and.w	r3, r3, #32
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d004      	beq.n	80031f4 <B1FaultFlagsToStr+0xa8>
 80031ea:	687a      	ldr	r2, [r7, #4]
 80031ec:	491a      	ldr	r1, [pc, #104]	@ (8003258 <B1FaultFlagsToStr+0x10c>)
 80031ee:	68b8      	ldr	r0, [r7, #8]
 80031f0:	f00f fdf2 	bl	8012dd8 <strncat>
    if (flags & FAULT_WHEEL_RR) strncat(buf, "RR-", len);
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d004      	beq.n	8003208 <B1FaultFlagsToStr+0xbc>
 80031fe:	687a      	ldr	r2, [r7, #4]
 8003200:	4916      	ldr	r1, [pc, #88]	@ (800325c <B1FaultFlagsToStr+0x110>)
 8003202:	68b8      	ldr	r0, [r7, #8]
 8003204:	f00f fde8 	bl	8012dd8 <strncat>
    if (flags & FAULT_B2_SUP)   strncat(buf, "B2SUP-", len);
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800320e:	2b00      	cmp	r3, #0
 8003210:	d004      	beq.n	800321c <B1FaultFlagsToStr+0xd0>
 8003212:	687a      	ldr	r2, [r7, #4]
 8003214:	4912      	ldr	r1, [pc, #72]	@ (8003260 <B1FaultFlagsToStr+0x114>)
 8003216:	68b8      	ldr	r0, [r7, #8]
 8003218:	f00f fdde 	bl	8012dd8 <strncat>

    size_t l = strlen(buf);
 800321c:	68b8      	ldr	r0, [r7, #8]
 800321e:	f7fd f84f 	bl	80002c0 <strlen>
 8003222:	6178      	str	r0, [r7, #20]
    if (l > 0) buf[l - 1] = '\0';
 8003224:	697b      	ldr	r3, [r7, #20]
 8003226:	2b00      	cmp	r3, #0
 8003228:	d007      	beq.n	800323a <B1FaultFlagsToStr+0xee>
 800322a:	697b      	ldr	r3, [r7, #20]
 800322c:	3b01      	subs	r3, #1
 800322e:	68ba      	ldr	r2, [r7, #8]
 8003230:	4413      	add	r3, r2
 8003232:	2200      	movs	r2, #0
 8003234:	701a      	strb	r2, [r3, #0]
 8003236:	e000      	b.n	800323a <B1FaultFlagsToStr+0xee>
    if (!buf || len == 0) return;
 8003238:	bf00      	nop
}
 800323a:	3718      	adds	r7, #24
 800323c:	46bd      	mov	sp, r7
 800323e:	bd80      	pop	{r7, pc}
 8003240:	08016a20 	.word	0x08016a20
 8003244:	08016a28 	.word	0x08016a28
 8003248:	08016a30 	.word	0x08016a30
 800324c:	08016a38 	.word	0x08016a38
 8003250:	08016a3c 	.word	0x08016a3c
 8003254:	08016a40 	.word	0x08016a40
 8003258:	08016a44 	.word	0x08016a44
 800325c:	08016a48 	.word	0x08016a48
 8003260:	08016a4c 	.word	0x08016a4c

08003264 <B2FaultFlagsToStr>:


void B2FaultFlagsToStr(uint32_t flags, char *buf, size_t len)
{
 8003264:	b580      	push	{r7, lr}
 8003266:	b086      	sub	sp, #24
 8003268:	af00      	add	r7, sp, #0
 800326a:	60f8      	str	r0, [r7, #12]
 800326c:	60b9      	str	r1, [r7, #8]
 800326e:	607a      	str	r2, [r7, #4]
    if (!buf || len == 0) return;
 8003270:	68bb      	ldr	r3, [r7, #8]
 8003272:	2b00      	cmp	r3, #0
 8003274:	d044      	beq.n	8003300 <B2FaultFlagsToStr+0x9c>
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	2b00      	cmp	r3, #0
 800327a:	d041      	beq.n	8003300 <B2FaultFlagsToStr+0x9c>

    buf[0] = '\0';
 800327c:	68bb      	ldr	r3, [r7, #8]
 800327e:	2200      	movs	r2, #0
 8003280:	701a      	strb	r2, [r3, #0]

    if (flags == FAULT_NONE) {
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	2b00      	cmp	r3, #0
 8003286:	d105      	bne.n	8003294 <B2FaultFlagsToStr+0x30>
        strncpy(buf, "NONE", len);
 8003288:	687a      	ldr	r2, [r7, #4]
 800328a:	491f      	ldr	r1, [pc, #124]	@ (8003308 <B2FaultFlagsToStr+0xa4>)
 800328c:	68b8      	ldr	r0, [r7, #8]
 800328e:	f00f fdb6 	bl	8012dfe <strncpy>
        return;
 8003292:	e036      	b.n	8003302 <B2FaultFlagsToStr+0x9e>
    }

    if (flags & FAULT_BLE)     strncat(buf, "BLE-", len);
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	f003 0301 	and.w	r3, r3, #1
 800329a:	2b00      	cmp	r3, #0
 800329c:	d004      	beq.n	80032a8 <B2FaultFlagsToStr+0x44>
 800329e:	687a      	ldr	r2, [r7, #4]
 80032a0:	491a      	ldr	r1, [pc, #104]	@ (800330c <B2FaultFlagsToStr+0xa8>)
 80032a2:	68b8      	ldr	r0, [r7, #8]
 80032a4:	f00f fd98 	bl	8012dd8 <strncat>
    if (flags & FAULT_IMU)     strncat(buf, "IMU-", len);
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	f003 0302 	and.w	r3, r3, #2
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d004      	beq.n	80032bc <B2FaultFlagsToStr+0x58>
 80032b2:	687a      	ldr	r2, [r7, #4]
 80032b4:	4916      	ldr	r1, [pc, #88]	@ (8003310 <B2FaultFlagsToStr+0xac>)
 80032b6:	68b8      	ldr	r0, [r7, #8]
 80032b8:	f00f fd8e 	bl	8012dd8 <strncat>
    if (flags & FAULT_RX)	   strncat(buf, "RX-", len);
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	f003 0304 	and.w	r3, r3, #4
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d004      	beq.n	80032d0 <B2FaultFlagsToStr+0x6c>
 80032c6:	687a      	ldr	r2, [r7, #4]
 80032c8:	4912      	ldr	r1, [pc, #72]	@ (8003314 <B2FaultFlagsToStr+0xb0>)
 80032ca:	68b8      	ldr	r0, [r7, #8]
 80032cc:	f00f fd84 	bl	8012dd8 <strncat>
    if (flags & FAULT_B1_SUP)  strncat(buf, "B1SUP-", len);
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	f003 0308 	and.w	r3, r3, #8
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d004      	beq.n	80032e4 <B2FaultFlagsToStr+0x80>
 80032da:	687a      	ldr	r2, [r7, #4]
 80032dc:	490e      	ldr	r1, [pc, #56]	@ (8003318 <B2FaultFlagsToStr+0xb4>)
 80032de:	68b8      	ldr	r0, [r7, #8]
 80032e0:	f00f fd7a 	bl	8012dd8 <strncat>

    size_t l = strlen(buf);
 80032e4:	68b8      	ldr	r0, [r7, #8]
 80032e6:	f7fc ffeb 	bl	80002c0 <strlen>
 80032ea:	6178      	str	r0, [r7, #20]
    if (l > 0) buf[l - 1] = '\0';
 80032ec:	697b      	ldr	r3, [r7, #20]
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d007      	beq.n	8003302 <B2FaultFlagsToStr+0x9e>
 80032f2:	697b      	ldr	r3, [r7, #20]
 80032f4:	3b01      	subs	r3, #1
 80032f6:	68ba      	ldr	r2, [r7, #8]
 80032f8:	4413      	add	r3, r2
 80032fa:	2200      	movs	r2, #0
 80032fc:	701a      	strb	r2, [r3, #0]
 80032fe:	e000      	b.n	8003302 <B2FaultFlagsToStr+0x9e>
    if (!buf || len == 0) return;
 8003300:	bf00      	nop
}
 8003302:	3718      	adds	r7, #24
 8003304:	46bd      	mov	sp, r7
 8003306:	bd80      	pop	{r7, pc}
 8003308:	08016a20 	.word	0x08016a20
 800330c:	08016a54 	.word	0x08016a54
 8003310:	08016a5c 	.word	0x08016a5c
 8003314:	08016a38 	.word	0x08016a38
 8003318:	08016a64 	.word	0x08016a64

0800331c <Log_FormatSnapshot>:
                        unsigned buf_len,
                        const BleControllerSnapshot_t *ble,
                        const IMUSnapshot_t *imu,
                        const SonarSnapshot_t *sonar,
						const RxSnapshot_t *rx)
{
 800331c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003320:	f5ad 7d1f 	sub.w	sp, sp, #636	@ 0x27c
 8003324:	af34      	add	r7, sp, #208	@ 0xd0
 8003326:	f507 74d4 	add.w	r4, r7, #424	@ 0x1a8
 800332a:	f5a4 7482 	sub.w	r4, r4, #260	@ 0x104
 800332e:	6020      	str	r0, [r4, #0]
 8003330:	f507 70d4 	add.w	r0, r7, #424	@ 0x1a8
 8003334:	f5a0 7084 	sub.w	r0, r0, #264	@ 0x108
 8003338:	6001      	str	r1, [r0, #0]
 800333a:	f507 71d4 	add.w	r1, r7, #424	@ 0x1a8
 800333e:	f5a1 7186 	sub.w	r1, r1, #268	@ 0x10c
 8003342:	600a      	str	r2, [r1, #0]
 8003344:	f507 72d4 	add.w	r2, r7, #424	@ 0x1a8
 8003348:	f5a2 7288 	sub.w	r2, r2, #272	@ 0x110
 800334c:	6013      	str	r3, [r2, #0]
    if (!buf || !ble || !imu || !sonar || !rx)
 800334e:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8003352:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	2b00      	cmp	r3, #0
 800335a:	f000 81a7 	beq.w	80036ac <Log_FormatSnapshot+0x390>
 800335e:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8003362:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	2b00      	cmp	r3, #0
 800336a:	f000 819f 	beq.w	80036ac <Log_FormatSnapshot+0x390>
 800336e:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8003372:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	2b00      	cmp	r3, #0
 800337a:	f000 8197 	beq.w	80036ac <Log_FormatSnapshot+0x390>
 800337e:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 8003382:	2b00      	cmp	r3, #0
 8003384:	f000 8192 	beq.w	80036ac <Log_FormatSnapshot+0x390>
 8003388:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 800338c:	2b00      	cmp	r3, #0
 800338e:	f000 818d 	beq.w	80036ac <Log_FormatSnapshot+0x390>
    char b1_degr[64];
    char b2_crit[64];
    char b2_degr[64];

    static SupervisorSnapshot_t sup;
    SupervisorSnapshot_Read(&sup);
 8003392:	48b6      	ldr	r0, [pc, #728]	@ (800366c <Log_FormatSnapshot+0x350>)
 8003394:	f000 fd7a 	bl	8003e8c <SupervisorSnapshot_Read>

    B1FaultFlagsToStr(rx->payload.critical_mask, b1_crit, sizeof(b1_crit));
 8003398:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 800339c:	695b      	ldr	r3, [r3, #20]
 800339e:	f507 71b4 	add.w	r1, r7, #360	@ 0x168
 80033a2:	2240      	movs	r2, #64	@ 0x40
 80033a4:	4618      	mov	r0, r3
 80033a6:	f7ff fed1 	bl	800314c <B1FaultFlagsToStr>
    B1FaultFlagsToStr(rx->payload.degraded_mask, b1_degr, sizeof(b1_degr));
 80033aa:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 80033ae:	691b      	ldr	r3, [r3, #16]
 80033b0:	f507 7194 	add.w	r1, r7, #296	@ 0x128
 80033b4:	2240      	movs	r2, #64	@ 0x40
 80033b6:	4618      	mov	r0, r3
 80033b8:	f7ff fec8 	bl	800314c <B1FaultFlagsToStr>
    B2FaultFlagsToStr(sup.critical_mask, b2_crit, sizeof(b2_crit));
 80033bc:	4bab      	ldr	r3, [pc, #684]	@ (800366c <Log_FormatSnapshot+0x350>)
 80033be:	689b      	ldr	r3, [r3, #8]
 80033c0:	f107 01e8 	add.w	r1, r7, #232	@ 0xe8
 80033c4:	2240      	movs	r2, #64	@ 0x40
 80033c6:	4618      	mov	r0, r3
 80033c8:	f7ff ff4c 	bl	8003264 <B2FaultFlagsToStr>
    B2FaultFlagsToStr(sup.degraded_mask, b2_degr, sizeof(b2_degr));
 80033cc:	4ba7      	ldr	r3, [pc, #668]	@ (800366c <Log_FormatSnapshot+0x350>)
 80033ce:	685b      	ldr	r3, [r3, #4]
 80033d0:	f107 01a8 	add.w	r1, r7, #168	@ 0xa8
 80033d4:	2240      	movs	r2, #64	@ 0x40
 80033d6:	4618      	mov	r0, r3
 80033d8:	f7ff ff44 	bl	8003264 <B2FaultFlagsToStr>
        "RX t = %lu | last=%s | valid_t=%lu\r\n"
        "RX PAYLOAD | FL=%.2f FR=%.2f RL=%.2f RR=%.2f | criticalB1=%s | degradedB1=%s | alive=%u\r\n"
        "criticalB2=%s | degradedB2=%s\r\n\r\n",

        /* BLE */
        ble->task_last_run_ms,
 80033dc:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80033e0:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
        ble->bx_norm, ble->ay_norm,
 80033ec:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80033f0:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	691b      	ldr	r3, [r3, #16]
    snprintf(buf, buf_len,
 80033f8:	4618      	mov	r0, r3
 80033fa:	f7fd f8cd 	bl	8000598 <__aeabi_f2d>
 80033fe:	e9c7 0122 	strd	r0, r1, [r7, #136]	@ 0x88
        ble->bx_norm, ble->ay_norm,
 8003402:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8003406:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	68db      	ldr	r3, [r3, #12]
    snprintf(buf, buf_len,
 800340e:	4618      	mov	r0, r3
 8003410:	f7fd f8c2 	bl	8000598 <__aeabi_f2d>
 8003414:	e9c7 0120 	strd	r0, r1, [r7, #128]	@ 0x80
        ble->a_btn, ble->b_btn, ble->btn1, ble->btn2,
 8003418:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 800341c:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	7e1b      	ldrb	r3, [r3, #24]
    snprintf(buf, buf_len,
 8003424:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
        ble->a_btn, ble->b_btn, ble->btn1, ble->btn2,
 8003428:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 800342c:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	7e5b      	ldrb	r3, [r3, #25]
    snprintf(buf, buf_len,
 8003434:	67fb      	str	r3, [r7, #124]	@ 0x7c
        ble->a_btn, ble->b_btn, ble->btn1, ble->btn2,
 8003436:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 800343a:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	7e9b      	ldrb	r3, [r3, #26]
    snprintf(buf, buf_len,
 8003442:	67bb      	str	r3, [r7, #120]	@ 0x78
        ble->a_btn, ble->b_btn, ble->btn1, ble->btn2,
 8003444:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8003448:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	7edb      	ldrb	r3, [r3, #27]
    snprintf(buf, buf_len,
 8003450:	677b      	str	r3, [r7, #116]	@ 0x74
        ble->data_last_valid_ms,
 8003452:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8003456:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	685a      	ldr	r2, [r3, #4]
 800345e:	673a      	str	r2, [r7, #112]	@ 0x70
		//ble->i2c_status,

        /* IMU */
        imu->task_last_run_ms,
 8003460:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8003464:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	6819      	ldr	r1, [r3, #0]
 800346c:	66f9      	str	r1, [r7, #108]	@ 0x6c
        imu->ax_g, imu->ay_g, imu->az_g,
 800346e:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8003472:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	689b      	ldr	r3, [r3, #8]
    snprintf(buf, buf_len,
 800347a:	4618      	mov	r0, r3
 800347c:	f7fd f88c 	bl	8000598 <__aeabi_f2d>
 8003480:	e9c7 0118 	strd	r0, r1, [r7, #96]	@ 0x60
        imu->ax_g, imu->ay_g, imu->az_g,
 8003484:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8003488:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	68db      	ldr	r3, [r3, #12]
    snprintf(buf, buf_len,
 8003490:	4618      	mov	r0, r3
 8003492:	f7fd f881 	bl	8000598 <__aeabi_f2d>
 8003496:	e9c7 0116 	strd	r0, r1, [r7, #88]	@ 0x58
        imu->ax_g, imu->ay_g, imu->az_g,
 800349a:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 800349e:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	691b      	ldr	r3, [r3, #16]
    snprintf(buf, buf_len,
 80034a6:	4618      	mov	r0, r3
 80034a8:	f7fd f876 	bl	8000598 <__aeabi_f2d>
 80034ac:	e9c7 0114 	strd	r0, r1, [r7, #80]	@ 0x50
        imu->gx_dps, imu->gy_dps, imu->gz_dps, imu->yaw,
 80034b0:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80034b4:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	695b      	ldr	r3, [r3, #20]
    snprintf(buf, buf_len,
 80034bc:	4618      	mov	r0, r3
 80034be:	f7fd f86b 	bl	8000598 <__aeabi_f2d>
 80034c2:	e9c7 0112 	strd	r0, r1, [r7, #72]	@ 0x48
        imu->gx_dps, imu->gy_dps, imu->gz_dps, imu->yaw,
 80034c6:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80034ca:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	699b      	ldr	r3, [r3, #24]
    snprintf(buf, buf_len,
 80034d2:	4618      	mov	r0, r3
 80034d4:	f7fd f860 	bl	8000598 <__aeabi_f2d>
 80034d8:	e9c7 0110 	strd	r0, r1, [r7, #64]	@ 0x40
        imu->gx_dps, imu->gy_dps, imu->gz_dps, imu->yaw,
 80034dc:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80034e0:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	69db      	ldr	r3, [r3, #28]
    snprintf(buf, buf_len,
 80034e8:	4618      	mov	r0, r3
 80034ea:	f7fd f855 	bl	8000598 <__aeabi_f2d>
 80034ee:	e9c7 010e 	strd	r0, r1, [r7, #56]	@ 0x38
        imu->gx_dps, imu->gy_dps, imu->gz_dps, imu->yaw,
 80034f2:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80034f6:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
    snprintf(buf, buf_len,
 80034fe:	4618      	mov	r0, r3
 8003500:	f7fd f84a 	bl	8000598 <__aeabi_f2d>
 8003504:	e9c7 010c 	strd	r0, r1, [r7, #48]	@ 0x30
        imu->temperature_degC,
 8003508:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 800350c:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	6a1b      	ldr	r3, [r3, #32]
    snprintf(buf, buf_len,
 8003514:	4618      	mov	r0, r3
 8003516:	f7fd f83f 	bl	8000598 <__aeabi_f2d>
 800351a:	e9c7 010a 	strd	r0, r1, [r7, #40]	@ 0x28
        imu->data_last_valid_ms,
 800351e:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8003522:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	685c      	ldr	r4, [r3, #4]
 800352a:	66bc      	str	r4, [r7, #104]	@ 0x68

        /* SONAR */
        sonar->task_last_run_ms,
 800352c:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 8003530:	689d      	ldr	r5, [r3, #8]
 8003532:	627d      	str	r5, [r7, #36]	@ 0x24
        sonar->dist_cm[0], sonar->data_last_valid_ms[0],
 8003534:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 8003538:	881b      	ldrh	r3, [r3, #0]
    snprintf(buf, buf_len,
 800353a:	623b      	str	r3, [r7, #32]
        sonar->dist_cm[0], sonar->data_last_valid_ms[0],
 800353c:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 8003540:	68de      	ldr	r6, [r3, #12]
 8003542:	61fe      	str	r6, [r7, #28]
        sonar->dist_cm[1], sonar->data_last_valid_ms[1],
 8003544:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 8003548:	885b      	ldrh	r3, [r3, #2]
    snprintf(buf, buf_len,
 800354a:	61bb      	str	r3, [r7, #24]
        sonar->dist_cm[1], sonar->data_last_valid_ms[1],
 800354c:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 8003550:	691e      	ldr	r6, [r3, #16]
 8003552:	617e      	str	r6, [r7, #20]
        sonar->dist_cm[2], sonar->data_last_valid_ms[2],
 8003554:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 8003558:	889b      	ldrh	r3, [r3, #4]
    snprintf(buf, buf_len,
 800355a:	613b      	str	r3, [r7, #16]
        sonar->dist_cm[2], sonar->data_last_valid_ms[2],
 800355c:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 8003560:	695c      	ldr	r4, [r3, #20]
 8003562:	60fc      	str	r4, [r7, #12]
        //(sonar->valid_mask != 0U) ? "OK" : "INV",

        /* RX SNAPSHOT B1 */
        rx->task_last_run_ms,
 8003564:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 8003568:	6a1d      	ldr	r5, [r3, #32]
 800356a:	60bd      	str	r5, [r7, #8]
        CommUnpackStatusToStr(rx->last_event),
 800356c:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 8003570:	7f1b      	ldrb	r3, [r3, #28]
    snprintf(buf, buf_len,
 8003572:	4618      	mov	r0, r3
 8003574:	f7ff fdbc 	bl	80030f0 <CommUnpackStatusToStr>
 8003578:	6078      	str	r0, [r7, #4]
        rx->data_last_valid_ms,
 800357a:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 800357e:	6a5e      	ldr	r6, [r3, #36]	@ 0x24
 8003580:	603e      	str	r6, [r7, #0]

        rx->payload.wheel_speed_rpm[0],
 8003582:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 8003586:	681b      	ldr	r3, [r3, #0]
    snprintf(buf, buf_len,
 8003588:	4618      	mov	r0, r3
 800358a:	f7fd f805 	bl	8000598 <__aeabi_f2d>
 800358e:	4682      	mov	sl, r0
 8003590:	468b      	mov	fp, r1
        rx->payload.wheel_speed_rpm[1],
 8003592:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 8003596:	685b      	ldr	r3, [r3, #4]
    snprintf(buf, buf_len,
 8003598:	4618      	mov	r0, r3
 800359a:	f7fc fffd 	bl	8000598 <__aeabi_f2d>
 800359e:	4680      	mov	r8, r0
 80035a0:	4689      	mov	r9, r1
        rx->payload.wheel_speed_rpm[2],
 80035a2:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 80035a6:	689b      	ldr	r3, [r3, #8]
    snprintf(buf, buf_len,
 80035a8:	4618      	mov	r0, r3
 80035aa:	f7fc fff5 	bl	8000598 <__aeabi_f2d>
 80035ae:	4604      	mov	r4, r0
 80035b0:	460d      	mov	r5, r1
        rx->payload.wheel_speed_rpm[3],
 80035b2:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 80035b6:	68db      	ldr	r3, [r3, #12]
    snprintf(buf, buf_len,
 80035b8:	4618      	mov	r0, r3
 80035ba:	f7fc ffed 	bl	8000598 <__aeabi_f2d>
		b1_crit,
		b1_degr,
        rx->payload.alive_counter,
 80035be:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 80035c2:	699a      	ldr	r2, [r3, #24]
    snprintf(buf, buf_len,
 80035c4:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80035c8:	f5a3 7c84 	sub.w	ip, r3, #264	@ 0x108
 80035cc:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80035d0:	f5a3 7682 	sub.w	r6, r3, #260	@ 0x104
 80035d4:	f107 03a8 	add.w	r3, r7, #168	@ 0xa8
 80035d8:	9332      	str	r3, [sp, #200]	@ 0xc8
 80035da:	f107 03e8 	add.w	r3, r7, #232	@ 0xe8
 80035de:	9331      	str	r3, [sp, #196]	@ 0xc4
 80035e0:	9230      	str	r2, [sp, #192]	@ 0xc0
 80035e2:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 80035e6:	932f      	str	r3, [sp, #188]	@ 0xbc
 80035e8:	f507 73b4 	add.w	r3, r7, #360	@ 0x168
 80035ec:	932e      	str	r3, [sp, #184]	@ 0xb8
 80035ee:	e9cd 012c 	strd	r0, r1, [sp, #176]	@ 0xb0
 80035f2:	e9cd 452a 	strd	r4, r5, [sp, #168]	@ 0xa8
 80035f6:	e9cd 8928 	strd	r8, r9, [sp, #160]	@ 0xa0
 80035fa:	e9cd ab26 	strd	sl, fp, [sp, #152]	@ 0x98
 80035fe:	683a      	ldr	r2, [r7, #0]
 8003600:	9224      	str	r2, [sp, #144]	@ 0x90
 8003602:	687a      	ldr	r2, [r7, #4]
 8003604:	9223      	str	r2, [sp, #140]	@ 0x8c
 8003606:	68bd      	ldr	r5, [r7, #8]
 8003608:	9522      	str	r5, [sp, #136]	@ 0x88
 800360a:	68fc      	ldr	r4, [r7, #12]
 800360c:	9421      	str	r4, [sp, #132]	@ 0x84
 800360e:	693c      	ldr	r4, [r7, #16]
 8003610:	9420      	str	r4, [sp, #128]	@ 0x80
 8003612:	6979      	ldr	r1, [r7, #20]
 8003614:	911f      	str	r1, [sp, #124]	@ 0x7c
 8003616:	69b9      	ldr	r1, [r7, #24]
 8003618:	911e      	str	r1, [sp, #120]	@ 0x78
 800361a:	69fa      	ldr	r2, [r7, #28]
 800361c:	921d      	str	r2, [sp, #116]	@ 0x74
 800361e:	6a3a      	ldr	r2, [r7, #32]
 8003620:	921c      	str	r2, [sp, #112]	@ 0x70
 8003622:	6a7d      	ldr	r5, [r7, #36]	@ 0x24
 8003624:	951b      	str	r5, [sp, #108]	@ 0x6c
 8003626:	6ebc      	ldr	r4, [r7, #104]	@ 0x68
 8003628:	941a      	str	r4, [sp, #104]	@ 0x68
 800362a:	ed97 7b0a 	vldr	d7, [r7, #40]	@ 0x28
 800362e:	ed8d 7b18 	vstr	d7, [sp, #96]	@ 0x60
 8003632:	ed97 7b0c 	vldr	d7, [r7, #48]	@ 0x30
 8003636:	ed8d 7b16 	vstr	d7, [sp, #88]	@ 0x58
 800363a:	ed97 7b0e 	vldr	d7, [r7, #56]	@ 0x38
 800363e:	ed8d 7b14 	vstr	d7, [sp, #80]	@ 0x50
 8003642:	ed97 7b10 	vldr	d7, [r7, #64]	@ 0x40
 8003646:	ed8d 7b12 	vstr	d7, [sp, #72]	@ 0x48
 800364a:	ed97 7b12 	vldr	d7, [r7, #72]	@ 0x48
 800364e:	ed8d 7b10 	vstr	d7, [sp, #64]	@ 0x40
 8003652:	ed97 7b14 	vldr	d7, [r7, #80]	@ 0x50
 8003656:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800365a:	ed97 7b16 	vldr	d7, [r7, #88]	@ 0x58
 800365e:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8003662:	ed97 7b18 	vldr	d7, [r7, #96]	@ 0x60
 8003666:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800366a:	e001      	b.n	8003670 <Log_FormatSnapshot+0x354>
 800366c:	200033b4 	.word	0x200033b4
 8003670:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8003672:	9109      	str	r1, [sp, #36]	@ 0x24
 8003674:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8003676:	9208      	str	r2, [sp, #32]
 8003678:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800367a:	9207      	str	r2, [sp, #28]
 800367c:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 800367e:	9206      	str	r2, [sp, #24]
 8003680:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8003682:	9205      	str	r2, [sp, #20]
 8003684:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 8003688:	9204      	str	r2, [sp, #16]
 800368a:	ed97 7b20 	vldr	d7, [r7, #128]	@ 0x80
 800368e:	ed8d 7b02 	vstr	d7, [sp, #8]
 8003692:	ed97 7b22 	vldr	d7, [r7, #136]	@ 0x88
 8003696:	ed8d 7b00 	vstr	d7, [sp]
 800369a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800369e:	4a06      	ldr	r2, [pc, #24]	@ (80036b8 <Log_FormatSnapshot+0x39c>)
 80036a0:	f8dc 1000 	ldr.w	r1, [ip]
 80036a4:	6830      	ldr	r0, [r6, #0]
 80036a6:	f00f fa5f 	bl	8012b68 <sniprintf>
 80036aa:	e000      	b.n	80036ae <Log_FormatSnapshot+0x392>
        return;
 80036ac:	bf00      	nop
		b2_crit,
		b2_degr
    );

}
 80036ae:	f507 77d6 	add.w	r7, r7, #428	@ 0x1ac
 80036b2:	46bd      	mov	sp, r7
 80036b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80036b8:	08016a6c 	.word	0x08016a6c

080036bc <_write>:
#include "log/wcet_monitor.h"

#define LOG_BUF_LEN          512

int _write(int file, char *ptr, int len)
{
 80036bc:	b580      	push	{r7, lr}
 80036be:	b084      	sub	sp, #16
 80036c0:	af00      	add	r7, sp, #0
 80036c2:	60f8      	str	r0, [r7, #12]
 80036c4:	60b9      	str	r1, [r7, #8]
 80036c6:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&hlpuart1, (uint8_t*)ptr, len, HAL_MAX_DELAY);
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	b29a      	uxth	r2, r3
 80036cc:	f04f 33ff 	mov.w	r3, #4294967295
 80036d0:	68b9      	ldr	r1, [r7, #8]
 80036d2:	4804      	ldr	r0, [pc, #16]	@ (80036e4 <_write+0x28>)
 80036d4:	f005 fcdc 	bl	8009090 <HAL_UART_Transmit>
    return len;
 80036d8:	687b      	ldr	r3, [r7, #4]
}
 80036da:	4618      	mov	r0, r3
 80036dc:	3710      	adds	r7, #16
 80036de:	46bd      	mov	sp, r7
 80036e0:	bd80      	pop	{r7, pc}
 80036e2:	bf00      	nop
 80036e4:	20003048 	.word	0x20003048

080036e8 <Log_TaskStep>:


void Log_TaskStep(void)
{
 80036e8:	b580      	push	{r7, lr}
 80036ea:	b0a4      	sub	sp, #144	@ 0x90
 80036ec:	af02      	add	r7, sp, #8
    BleControllerSnapshot_t ble;
    IMUSnapshot_t imu;
    SonarSnapshot_t sonar;
    RxSnapshot_t rx;

    BleControllerSnapshot_Read(&ble);
 80036ee:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80036f2:	4618      	mov	r0, r3
 80036f4:	f000 fa44 	bl	8003b80 <BleControllerSnapshot_Read>
    IMUSnapshot_Read(&imu);
 80036f8:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 80036fc:	4618      	mov	r0, r3
 80036fe:	f000 faa1 	bl	8003c44 <IMUSnapshot_Read>
    SonarSnapshot_Read(&sonar);
 8003702:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003706:	4618      	mov	r0, r3
 8003708:	f000 fb62 	bl	8003dd0 <SonarSnapshot_Read>
    RxSnapshot_Read(&rx);
 800370c:	1d3b      	adds	r3, r7, #4
 800370e:	4618      	mov	r0, r3
 8003710:	f000 fafc 	bl	8003d0c <RxSnapshot_Read>

    Log_FormatSnapshot(log_buf, LOG_BUF_LEN,
 8003714:	f107 0144 	add.w	r1, r7, #68	@ 0x44
 8003718:	f107 026c 	add.w	r2, r7, #108	@ 0x6c
 800371c:	1d3b      	adds	r3, r7, #4
 800371e:	9301      	str	r3, [sp, #4]
 8003720:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003724:	9300      	str	r3, [sp, #0]
 8003726:	460b      	mov	r3, r1
 8003728:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800372c:	4805      	ldr	r0, [pc, #20]	@ (8003744 <Log_TaskStep+0x5c>)
 800372e:	f7ff fdf5 	bl	800331c <Log_FormatSnapshot>
                       &ble, &imu, &sonar, &rx);

    printf("%s", log_buf);
 8003732:	4904      	ldr	r1, [pc, #16]	@ (8003744 <Log_TaskStep+0x5c>)
 8003734:	4804      	ldr	r0, [pc, #16]	@ (8003748 <Log_TaskStep+0x60>)
 8003736:	f00f fa05 	bl	8012b44 <iprintf>
    //WCET_Print();
}
 800373a:	bf00      	nop
 800373c:	3788      	adds	r7, #136	@ 0x88
 800373e:	46bd      	mov	sp, r7
 8003740:	bd80      	pop	{r7, pc}
 8003742:	bf00      	nop
 8003744:	200033c8 	.word	0x200033c8
 8003748:	08016bfc 	.word	0x08016bfc

0800374c <WCET_Update>:
#define WCET_MAX(a,b)  (((a) > (b)) ? (a) : (b))

static uint32_t wcet_max[WCET_ID_MAX];

void WCET_Update(wcet_id_t id, uint32_t cycles)
{
 800374c:	b480      	push	{r7}
 800374e:	b083      	sub	sp, #12
 8003750:	af00      	add	r7, sp, #0
 8003752:	4603      	mov	r3, r0
 8003754:	6039      	str	r1, [r7, #0]
 8003756:	71fb      	strb	r3, [r7, #7]
    if (cycles > wcet_max[id])
 8003758:	79fb      	ldrb	r3, [r7, #7]
 800375a:	4a08      	ldr	r2, [pc, #32]	@ (800377c <WCET_Update+0x30>)
 800375c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003760:	683a      	ldr	r2, [r7, #0]
 8003762:	429a      	cmp	r2, r3
 8003764:	d904      	bls.n	8003770 <WCET_Update+0x24>
        wcet_max[id] = cycles;
 8003766:	79fb      	ldrb	r3, [r7, #7]
 8003768:	4904      	ldr	r1, [pc, #16]	@ (800377c <WCET_Update+0x30>)
 800376a:	683a      	ldr	r2, [r7, #0]
 800376c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8003770:	bf00      	nop
 8003772:	370c      	adds	r7, #12
 8003774:	46bd      	mov	sp, r7
 8003776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800377a:	4770      	bx	lr
 800377c:	200035c8 	.word	0x200035c8

08003780 <WCET_Print>:

void WCET_Print(void)
{
 8003780:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003784:	ed2d 8b02 	vpush	{d8}
 8003788:	b097      	sub	sp, #92	@ 0x5c
 800378a:	af10      	add	r7, sp, #64	@ 0x40
    const double cyc2us = 1e6 / (double)SystemCoreClock;
 800378c:	4baa      	ldr	r3, [pc, #680]	@ (8003a38 <WCET_Print+0x2b8>)
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	4618      	mov	r0, r3
 8003792:	f7fc fedf 	bl	8000554 <__aeabi_ui2d>
 8003796:	4602      	mov	r2, r0
 8003798:	460b      	mov	r3, r1
 800379a:	a1a5      	add	r1, pc, #660	@ (adr r1, 8003a30 <WCET_Print+0x2b0>)
 800379c:	e9d1 0100 	ldrd	r0, r1, [r1]
 80037a0:	f7fd f87c 	bl	800089c <__aeabi_ddiv>
 80037a4:	4602      	mov	r2, r0
 80037a6:	460b      	mov	r3, r1
 80037a8:	e9c7 2304 	strd	r2, r3, [r7, #16]

    /* ================= TASK ================= */
    printf(
 80037ac:	4ba3      	ldr	r3, [pc, #652]	@ (8003a3c <WCET_Print+0x2bc>)
 80037ae:	689b      	ldr	r3, [r3, #8]
 80037b0:	60fb      	str	r3, [r7, #12]
        "BLE=%lu (%.2fus) "
        "IMU=%lu (%.2fus) "
        "SONAR=%lu (%.2fus)\r\n"
		"SUPERVISOR=%lu (%.2fus)\r\n",
        wcet_max[WCET_TASK_BLE],
        wcet_max[WCET_TASK_BLE] * cyc2us,
 80037b2:	4ba2      	ldr	r3, [pc, #648]	@ (8003a3c <WCET_Print+0x2bc>)
 80037b4:	689b      	ldr	r3, [r3, #8]
    printf(
 80037b6:	4618      	mov	r0, r3
 80037b8:	f7fc fecc 	bl	8000554 <__aeabi_ui2d>
 80037bc:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80037c0:	f7fc ff42 	bl	8000648 <__aeabi_dmul>
 80037c4:	4602      	mov	r2, r0
 80037c6:	460b      	mov	r3, r1
 80037c8:	4692      	mov	sl, r2
 80037ca:	469b      	mov	fp, r3
 80037cc:	4b9b      	ldr	r3, [pc, #620]	@ (8003a3c <WCET_Print+0x2bc>)
 80037ce:	685e      	ldr	r6, [r3, #4]
        wcet_max[WCET_TASK_IMU],
        wcet_max[WCET_TASK_IMU] * cyc2us,
 80037d0:	4b9a      	ldr	r3, [pc, #616]	@ (8003a3c <WCET_Print+0x2bc>)
 80037d2:	685b      	ldr	r3, [r3, #4]
    printf(
 80037d4:	4618      	mov	r0, r3
 80037d6:	f7fc febd 	bl	8000554 <__aeabi_ui2d>
 80037da:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80037de:	f7fc ff33 	bl	8000648 <__aeabi_dmul>
 80037e2:	4602      	mov	r2, r0
 80037e4:	460b      	mov	r3, r1
 80037e6:	4614      	mov	r4, r2
 80037e8:	461d      	mov	r5, r3
 80037ea:	4b94      	ldr	r3, [pc, #592]	@ (8003a3c <WCET_Print+0x2bc>)
 80037ec:	681a      	ldr	r2, [r3, #0]
 80037ee:	603a      	str	r2, [r7, #0]
        wcet_max[WCET_TASK_SONAR],
        wcet_max[WCET_TASK_SONAR] * cyc2us,
 80037f0:	4b92      	ldr	r3, [pc, #584]	@ (8003a3c <WCET_Print+0x2bc>)
 80037f2:	681b      	ldr	r3, [r3, #0]
    printf(
 80037f4:	4618      	mov	r0, r3
 80037f6:	f7fc fead 	bl	8000554 <__aeabi_ui2d>
 80037fa:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80037fe:	f7fc ff23 	bl	8000648 <__aeabi_dmul>
 8003802:	4602      	mov	r2, r0
 8003804:	460b      	mov	r3, r1
 8003806:	4690      	mov	r8, r2
 8003808:	4699      	mov	r9, r3
 800380a:	4b8c      	ldr	r3, [pc, #560]	@ (8003a3c <WCET_Print+0x2bc>)
 800380c:	6958      	ldr	r0, [r3, #20]
 800380e:	60b8      	str	r0, [r7, #8]
        wcet_max[WCET_TASK_SUPERVISOR],
        wcet_max[WCET_TASK_SUPERVISOR] * cyc2us
 8003810:	4b8a      	ldr	r3, [pc, #552]	@ (8003a3c <WCET_Print+0x2bc>)
 8003812:	695b      	ldr	r3, [r3, #20]
    printf(
 8003814:	4618      	mov	r0, r3
 8003816:	f7fc fe9d 	bl	8000554 <__aeabi_ui2d>
 800381a:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800381e:	f7fc ff13 	bl	8000648 <__aeabi_dmul>
 8003822:	4602      	mov	r2, r0
 8003824:	460b      	mov	r3, r1
 8003826:	e9cd 230a 	strd	r2, r3, [sp, #40]	@ 0x28
 800382a:	68b8      	ldr	r0, [r7, #8]
 800382c:	9008      	str	r0, [sp, #32]
 800382e:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8003832:	683a      	ldr	r2, [r7, #0]
 8003834:	9204      	str	r2, [sp, #16]
 8003836:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800383a:	9600      	str	r6, [sp, #0]
 800383c:	4652      	mov	r2, sl
 800383e:	465b      	mov	r3, fp
 8003840:	68f9      	ldr	r1, [r7, #12]
 8003842:	487f      	ldr	r0, [pc, #508]	@ (8003a40 <WCET_Print+0x2c0>)
 8003844:	f00f f97e 	bl	8012b44 <iprintf>
    );

    /* ================= I2C ISR ================= */
    printf(
 8003848:	4b7c      	ldr	r3, [pc, #496]	@ (8003a3c <WCET_Print+0x2bc>)
 800384a:	699b      	ldr	r3, [r3, #24]
 800384c:	60fb      	str	r3, [r7, #12]
        "I2C1_EV=%lu (%.2fus) "
        "I2C1_ER=%lu (%.2fus) "
        "I2C3_EV=%lu (%.2fus) "
        "I2C3_ER=%lu (%.2fus)\r\n",
        wcet_max[WCET_ISR_I2C1_EV],
        wcet_max[WCET_ISR_I2C1_EV] * cyc2us,
 800384e:	4b7b      	ldr	r3, [pc, #492]	@ (8003a3c <WCET_Print+0x2bc>)
 8003850:	699b      	ldr	r3, [r3, #24]
    printf(
 8003852:	4618      	mov	r0, r3
 8003854:	f7fc fe7e 	bl	8000554 <__aeabi_ui2d>
 8003858:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800385c:	f7fc fef4 	bl	8000648 <__aeabi_dmul>
 8003860:	4602      	mov	r2, r0
 8003862:	460b      	mov	r3, r1
 8003864:	4692      	mov	sl, r2
 8003866:	469b      	mov	fp, r3
 8003868:	4b74      	ldr	r3, [pc, #464]	@ (8003a3c <WCET_Print+0x2bc>)
 800386a:	69de      	ldr	r6, [r3, #28]
        wcet_max[WCET_ISR_I2C1_ER],
        wcet_max[WCET_ISR_I2C1_ER] * cyc2us,
 800386c:	4b73      	ldr	r3, [pc, #460]	@ (8003a3c <WCET_Print+0x2bc>)
 800386e:	69db      	ldr	r3, [r3, #28]
    printf(
 8003870:	4618      	mov	r0, r3
 8003872:	f7fc fe6f 	bl	8000554 <__aeabi_ui2d>
 8003876:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800387a:	f7fc fee5 	bl	8000648 <__aeabi_dmul>
 800387e:	4602      	mov	r2, r0
 8003880:	460b      	mov	r3, r1
 8003882:	4614      	mov	r4, r2
 8003884:	461d      	mov	r5, r3
 8003886:	4b6d      	ldr	r3, [pc, #436]	@ (8003a3c <WCET_Print+0x2bc>)
 8003888:	6a1a      	ldr	r2, [r3, #32]
 800388a:	603a      	str	r2, [r7, #0]
        wcet_max[WCET_ISR_I2C3_EV],
        wcet_max[WCET_ISR_I2C3_EV] * cyc2us,
 800388c:	4b6b      	ldr	r3, [pc, #428]	@ (8003a3c <WCET_Print+0x2bc>)
 800388e:	6a1b      	ldr	r3, [r3, #32]
    printf(
 8003890:	4618      	mov	r0, r3
 8003892:	f7fc fe5f 	bl	8000554 <__aeabi_ui2d>
 8003896:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800389a:	f7fc fed5 	bl	8000648 <__aeabi_dmul>
 800389e:	4602      	mov	r2, r0
 80038a0:	460b      	mov	r3, r1
 80038a2:	4690      	mov	r8, r2
 80038a4:	4699      	mov	r9, r3
 80038a6:	4b65      	ldr	r3, [pc, #404]	@ (8003a3c <WCET_Print+0x2bc>)
 80038a8:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 80038aa:	60b8      	str	r0, [r7, #8]
        wcet_max[WCET_ISR_I2C3_ER],
        wcet_max[WCET_ISR_I2C3_ER] * cyc2us
 80038ac:	4b63      	ldr	r3, [pc, #396]	@ (8003a3c <WCET_Print+0x2bc>)
 80038ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
    printf(
 80038b0:	4618      	mov	r0, r3
 80038b2:	f7fc fe4f 	bl	8000554 <__aeabi_ui2d>
 80038b6:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80038ba:	f7fc fec5 	bl	8000648 <__aeabi_dmul>
 80038be:	4602      	mov	r2, r0
 80038c0:	460b      	mov	r3, r1
 80038c2:	e9cd 230a 	strd	r2, r3, [sp, #40]	@ 0x28
 80038c6:	68b8      	ldr	r0, [r7, #8]
 80038c8:	9008      	str	r0, [sp, #32]
 80038ca:	e9cd 8906 	strd	r8, r9, [sp, #24]
 80038ce:	683a      	ldr	r2, [r7, #0]
 80038d0:	9204      	str	r2, [sp, #16]
 80038d2:	e9cd 4502 	strd	r4, r5, [sp, #8]
 80038d6:	9600      	str	r6, [sp, #0]
 80038d8:	4652      	mov	r2, sl
 80038da:	465b      	mov	r3, fp
 80038dc:	68f9      	ldr	r1, [r7, #12]
 80038de:	4859      	ldr	r0, [pc, #356]	@ (8003a44 <WCET_Print+0x2c4>)
 80038e0:	f00f f930 	bl	8012b44 <iprintf>
    );

    /* ================= DMA ISR ================= */
    printf(
 80038e4:	4b55      	ldr	r3, [pc, #340]	@ (8003a3c <WCET_Print+0x2bc>)
 80038e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80038e8:	60fb      	str	r3, [r7, #12]
        "DMA1=%lu (%.2fus) "
        "DMA2=%lu (%.2fus) "
        "DMA3=%lu (%.2fus) "
        "DMA4=%lu (%.2fus)\r\n",
        wcet_max[WCET_ISR_DMA_1],
        wcet_max[WCET_ISR_DMA_1] * cyc2us,
 80038ea:	4b54      	ldr	r3, [pc, #336]	@ (8003a3c <WCET_Print+0x2bc>)
 80038ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
    printf(
 80038ee:	4618      	mov	r0, r3
 80038f0:	f7fc fe30 	bl	8000554 <__aeabi_ui2d>
 80038f4:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80038f8:	f7fc fea6 	bl	8000648 <__aeabi_dmul>
 80038fc:	4602      	mov	r2, r0
 80038fe:	460b      	mov	r3, r1
 8003900:	4692      	mov	sl, r2
 8003902:	469b      	mov	fp, r3
 8003904:	4b4d      	ldr	r3, [pc, #308]	@ (8003a3c <WCET_Print+0x2bc>)
 8003906:	6ade      	ldr	r6, [r3, #44]	@ 0x2c
        wcet_max[WCET_ISR_DMA_2],
        wcet_max[WCET_ISR_DMA_2] * cyc2us,
 8003908:	4b4c      	ldr	r3, [pc, #304]	@ (8003a3c <WCET_Print+0x2bc>)
 800390a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
    printf(
 800390c:	4618      	mov	r0, r3
 800390e:	f7fc fe21 	bl	8000554 <__aeabi_ui2d>
 8003912:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8003916:	f7fc fe97 	bl	8000648 <__aeabi_dmul>
 800391a:	4602      	mov	r2, r0
 800391c:	460b      	mov	r3, r1
 800391e:	4614      	mov	r4, r2
 8003920:	461d      	mov	r5, r3
 8003922:	4b46      	ldr	r3, [pc, #280]	@ (8003a3c <WCET_Print+0x2bc>)
 8003924:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003926:	603a      	str	r2, [r7, #0]
        wcet_max[WCET_ISR_DMA_3],
        wcet_max[WCET_ISR_DMA_3] * cyc2us,
 8003928:	4b44      	ldr	r3, [pc, #272]	@ (8003a3c <WCET_Print+0x2bc>)
 800392a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
    printf(
 800392c:	4618      	mov	r0, r3
 800392e:	f7fc fe11 	bl	8000554 <__aeabi_ui2d>
 8003932:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8003936:	f7fc fe87 	bl	8000648 <__aeabi_dmul>
 800393a:	4602      	mov	r2, r0
 800393c:	460b      	mov	r3, r1
 800393e:	4690      	mov	r8, r2
 8003940:	4699      	mov	r9, r3
 8003942:	4b3e      	ldr	r3, [pc, #248]	@ (8003a3c <WCET_Print+0x2bc>)
 8003944:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 8003946:	60b8      	str	r0, [r7, #8]
        wcet_max[WCET_ISR_DMA_4],
        wcet_max[WCET_ISR_DMA_4] * cyc2us
 8003948:	4b3c      	ldr	r3, [pc, #240]	@ (8003a3c <WCET_Print+0x2bc>)
 800394a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    printf(
 800394c:	4618      	mov	r0, r3
 800394e:	f7fc fe01 	bl	8000554 <__aeabi_ui2d>
 8003952:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8003956:	f7fc fe77 	bl	8000648 <__aeabi_dmul>
 800395a:	4602      	mov	r2, r0
 800395c:	460b      	mov	r3, r1
 800395e:	e9cd 230a 	strd	r2, r3, [sp, #40]	@ 0x28
 8003962:	68b8      	ldr	r0, [r7, #8]
 8003964:	9008      	str	r0, [sp, #32]
 8003966:	e9cd 8906 	strd	r8, r9, [sp, #24]
 800396a:	683a      	ldr	r2, [r7, #0]
 800396c:	9204      	str	r2, [sp, #16]
 800396e:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8003972:	9600      	str	r6, [sp, #0]
 8003974:	4652      	mov	r2, sl
 8003976:	465b      	mov	r3, fp
 8003978:	68f9      	ldr	r1, [r7, #12]
 800397a:	4833      	ldr	r0, [pc, #204]	@ (8003a48 <WCET_Print+0x2c8>)
 800397c:	f00f f8e2 	bl	8012b44 <iprintf>
    );

    /* ================= TIM ISR ================= */
    printf(
 8003980:	4b2e      	ldr	r3, [pc, #184]	@ (8003a3c <WCET_Print+0x2bc>)
 8003982:	6bdc      	ldr	r4, [r3, #60]	@ 0x3c
        "WCET ISR TIM |"
        "TIM_IC=%lu (%.2fus)\r\n",
        wcet_max[WCET_ISR_TIM_IC],
        wcet_max[WCET_ISR_TIM_IC] * cyc2us
 8003984:	4b2d      	ldr	r3, [pc, #180]	@ (8003a3c <WCET_Print+0x2bc>)
 8003986:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    printf(
 8003988:	4618      	mov	r0, r3
 800398a:	f7fc fde3 	bl	8000554 <__aeabi_ui2d>
 800398e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8003992:	f7fc fe59 	bl	8000648 <__aeabi_dmul>
 8003996:	4602      	mov	r2, r0
 8003998:	460b      	mov	r3, r1
 800399a:	4621      	mov	r1, r4
 800399c:	482b      	ldr	r0, [pc, #172]	@ (8003a4c <WCET_Print+0x2cc>)
 800399e:	f00f f8d1 	bl	8012b44 <iprintf>
		"IMU=%lu (%.2fus) "
		"SONAR=%lu (%.2fus) "
    	"RX =%lu (%.2fus) "
    	"TX =%lu (%.2fus)\r\n\n\n",

        wcet_max[WCET_TASK_BLE] + WCET_MAX(wcet_max[WCET_ISR_I2C1_EV],wcet_max[WCET_ISR_I2C1_ER]),
 80039a2:	4b26      	ldr	r3, [pc, #152]	@ (8003a3c <WCET_Print+0x2bc>)
 80039a4:	689a      	ldr	r2, [r3, #8]
 80039a6:	4b25      	ldr	r3, [pc, #148]	@ (8003a3c <WCET_Print+0x2bc>)
 80039a8:	69d9      	ldr	r1, [r3, #28]
 80039aa:	4b24      	ldr	r3, [pc, #144]	@ (8003a3c <WCET_Print+0x2bc>)
 80039ac:	699b      	ldr	r3, [r3, #24]
 80039ae:	428b      	cmp	r3, r1
 80039b0:	bf38      	it	cc
 80039b2:	460b      	movcc	r3, r1
    printf(
 80039b4:	18d3      	adds	r3, r2, r3
 80039b6:	60fb      	str	r3, [r7, #12]
        (wcet_max[WCET_TASK_BLE] + WCET_MAX(wcet_max[WCET_ISR_I2C1_EV],wcet_max[WCET_ISR_I2C1_ER])) * cyc2us,
 80039b8:	4b20      	ldr	r3, [pc, #128]	@ (8003a3c <WCET_Print+0x2bc>)
 80039ba:	689a      	ldr	r2, [r3, #8]
 80039bc:	4b1f      	ldr	r3, [pc, #124]	@ (8003a3c <WCET_Print+0x2bc>)
 80039be:	69d9      	ldr	r1, [r3, #28]
 80039c0:	4b1e      	ldr	r3, [pc, #120]	@ (8003a3c <WCET_Print+0x2bc>)
 80039c2:	699b      	ldr	r3, [r3, #24]
 80039c4:	428b      	cmp	r3, r1
 80039c6:	bf38      	it	cc
 80039c8:	460b      	movcc	r3, r1
 80039ca:	4413      	add	r3, r2
    printf(
 80039cc:	4618      	mov	r0, r3
 80039ce:	f7fc fdc1 	bl	8000554 <__aeabi_ui2d>
 80039d2:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80039d6:	f7fc fe37 	bl	8000648 <__aeabi_dmul>
 80039da:	4602      	mov	r2, r0
 80039dc:	460b      	mov	r3, r1
 80039de:	e9c7 2300 	strd	r2, r3, [r7]
        wcet_max[WCET_TASK_IMU] + WCET_MAX(wcet_max[WCET_ISR_I2C3_EV], wcet_max[WCET_ISR_I2C3_ER]),
 80039e2:	4b16      	ldr	r3, [pc, #88]	@ (8003a3c <WCET_Print+0x2bc>)
 80039e4:	685a      	ldr	r2, [r3, #4]
 80039e6:	4b15      	ldr	r3, [pc, #84]	@ (8003a3c <WCET_Print+0x2bc>)
 80039e8:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 80039ea:	4b14      	ldr	r3, [pc, #80]	@ (8003a3c <WCET_Print+0x2bc>)
 80039ec:	6a1b      	ldr	r3, [r3, #32]
 80039ee:	428b      	cmp	r3, r1
 80039f0:	bf38      	it	cc
 80039f2:	460b      	movcc	r3, r1
    printf(
 80039f4:	18d5      	adds	r5, r2, r3
        (wcet_max[WCET_TASK_IMU] +  WCET_MAX(wcet_max[WCET_ISR_I2C3_EV], wcet_max[WCET_ISR_I2C3_ER])) * cyc2us,
 80039f6:	4b11      	ldr	r3, [pc, #68]	@ (8003a3c <WCET_Print+0x2bc>)
 80039f8:	685a      	ldr	r2, [r3, #4]
 80039fa:	4b10      	ldr	r3, [pc, #64]	@ (8003a3c <WCET_Print+0x2bc>)
 80039fc:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 80039fe:	4b0f      	ldr	r3, [pc, #60]	@ (8003a3c <WCET_Print+0x2bc>)
 8003a00:	6a1b      	ldr	r3, [r3, #32]
 8003a02:	428b      	cmp	r3, r1
 8003a04:	bf38      	it	cc
 8003a06:	460b      	movcc	r3, r1
 8003a08:	4413      	add	r3, r2
    printf(
 8003a0a:	4618      	mov	r0, r3
 8003a0c:	f7fc fda2 	bl	8000554 <__aeabi_ui2d>
 8003a10:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8003a14:	f7fc fe18 	bl	8000648 <__aeabi_dmul>
 8003a18:	4602      	mov	r2, r0
 8003a1a:	460b      	mov	r3, r1
 8003a1c:	4692      	mov	sl, r2
 8003a1e:	469b      	mov	fp, r3
        wcet_max[WCET_TASK_SONAR] + wcet_max[WCET_ISR_DMA_1] + wcet_max[WCET_ISR_DMA_2] + wcet_max[WCET_ISR_DMA_3],
 8003a20:	4b06      	ldr	r3, [pc, #24]	@ (8003a3c <WCET_Print+0x2bc>)
 8003a22:	681a      	ldr	r2, [r3, #0]
 8003a24:	4b05      	ldr	r3, [pc, #20]	@ (8003a3c <WCET_Print+0x2bc>)
 8003a26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a28:	441a      	add	r2, r3
 8003a2a:	e011      	b.n	8003a50 <WCET_Print+0x2d0>
 8003a2c:	f3af 8000 	nop.w
 8003a30:	00000000 	.word	0x00000000
 8003a34:	412e8480 	.word	0x412e8480
 8003a38:	20000000 	.word	0x20000000
 8003a3c:	200035c8 	.word	0x200035c8
 8003a40:	08016c00 	.word	0x08016c00
 8003a44:	08016c5c 	.word	0x08016c5c
 8003a48:	08016cc0 	.word	0x08016cc0
 8003a4c:	08016d18 	.word	0x08016d18
 8003a50:	4b2c      	ldr	r3, [pc, #176]	@ (8003b04 <WCET_Print+0x384>)
 8003a52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a54:	441a      	add	r2, r3
 8003a56:	4b2b      	ldr	r3, [pc, #172]	@ (8003b04 <WCET_Print+0x384>)
 8003a58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
    printf(
 8003a5a:	18d6      	adds	r6, r2, r3
        (wcet_max[WCET_TASK_SONAR] + wcet_max[WCET_ISR_DMA_1] + wcet_max[WCET_ISR_DMA_2] + wcet_max[WCET_ISR_DMA_3]) * cyc2us,
 8003a5c:	4b29      	ldr	r3, [pc, #164]	@ (8003b04 <WCET_Print+0x384>)
 8003a5e:	681a      	ldr	r2, [r3, #0]
 8003a60:	4b28      	ldr	r3, [pc, #160]	@ (8003b04 <WCET_Print+0x384>)
 8003a62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a64:	441a      	add	r2, r3
 8003a66:	4b27      	ldr	r3, [pc, #156]	@ (8003b04 <WCET_Print+0x384>)
 8003a68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a6a:	441a      	add	r2, r3
 8003a6c:	4b25      	ldr	r3, [pc, #148]	@ (8003b04 <WCET_Print+0x384>)
 8003a6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a70:	4413      	add	r3, r2
    printf(
 8003a72:	4618      	mov	r0, r3
 8003a74:	f7fc fd6e 	bl	8000554 <__aeabi_ui2d>
 8003a78:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8003a7c:	f7fc fde4 	bl	8000648 <__aeabi_dmul>
 8003a80:	4602      	mov	r2, r0
 8003a82:	460b      	mov	r3, r1
 8003a84:	ec43 2b18 	vmov	d8, r2, r3
 8003a88:	4b1e      	ldr	r3, [pc, #120]	@ (8003b04 <WCET_Print+0x384>)
 8003a8a:	6918      	ldr	r0, [r3, #16]
 8003a8c:	60b8      	str	r0, [r7, #8]

        wcet_max[WCET_TASK_RX],
        wcet_max[WCET_TASK_RX] * cyc2us,
 8003a8e:	4b1d      	ldr	r3, [pc, #116]	@ (8003b04 <WCET_Print+0x384>)
 8003a90:	691b      	ldr	r3, [r3, #16]
    printf(
 8003a92:	4618      	mov	r0, r3
 8003a94:	f7fc fd5e 	bl	8000554 <__aeabi_ui2d>
 8003a98:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8003a9c:	f7fc fdd4 	bl	8000648 <__aeabi_dmul>
 8003aa0:	4602      	mov	r2, r0
 8003aa2:	460b      	mov	r3, r1
 8003aa4:	4690      	mov	r8, r2
 8003aa6:	4699      	mov	r9, r3

        wcet_max[WCET_TASK_TX] + wcet_max[WCET_ISR_DMA_4],
 8003aa8:	4b16      	ldr	r3, [pc, #88]	@ (8003b04 <WCET_Print+0x384>)
 8003aaa:	68da      	ldr	r2, [r3, #12]
 8003aac:	4b15      	ldr	r3, [pc, #84]	@ (8003b04 <WCET_Print+0x384>)
 8003aae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    printf(
 8003ab0:	18d4      	adds	r4, r2, r3
        (wcet_max[WCET_TASK_TX] + wcet_max[WCET_ISR_DMA_4]) * cyc2us
 8003ab2:	4b14      	ldr	r3, [pc, #80]	@ (8003b04 <WCET_Print+0x384>)
 8003ab4:	68da      	ldr	r2, [r3, #12]
 8003ab6:	4b13      	ldr	r3, [pc, #76]	@ (8003b04 <WCET_Print+0x384>)
 8003ab8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003aba:	4413      	add	r3, r2
    printf(
 8003abc:	4618      	mov	r0, r3
 8003abe:	f7fc fd49 	bl	8000554 <__aeabi_ui2d>
 8003ac2:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8003ac6:	f7fc fdbf 	bl	8000648 <__aeabi_dmul>
 8003aca:	4602      	mov	r2, r0
 8003acc:	460b      	mov	r3, r1
 8003ace:	e9cd 230e 	strd	r2, r3, [sp, #56]	@ 0x38
 8003ad2:	940c      	str	r4, [sp, #48]	@ 0x30
 8003ad4:	e9cd 890a 	strd	r8, r9, [sp, #40]	@ 0x28
 8003ad8:	68b8      	ldr	r0, [r7, #8]
 8003ada:	9008      	str	r0, [sp, #32]
 8003adc:	ed8d 8b06 	vstr	d8, [sp, #24]
 8003ae0:	9604      	str	r6, [sp, #16]
 8003ae2:	e9cd ab02 	strd	sl, fp, [sp, #8]
 8003ae6:	9500      	str	r5, [sp, #0]
 8003ae8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003aec:	68f9      	ldr	r1, [r7, #12]
 8003aee:	4806      	ldr	r0, [pc, #24]	@ (8003b08 <WCET_Print+0x388>)
 8003af0:	f00f f828 	bl	8012b44 <iprintf>
    );
}
 8003af4:	bf00      	nop
 8003af6:	371c      	adds	r7, #28
 8003af8:	46bd      	mov	sp, r7
 8003afa:	ecbd 8b02 	vpop	{d8}
 8003afe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003b02:	bf00      	nop
 8003b04:	200035c8 	.word	0x200035c8
 8003b08:	08016d3c 	.word	0x08016d3c

08003b0c <BleControllerSnapshot_MutexInit>:
/* Mutex */
static osMutexId_t snapshot_mutex;


void BleControllerSnapshot_MutexInit(osMutexId_t mutex_handle)
{
 8003b0c:	b480      	push	{r7}
 8003b0e:	b083      	sub	sp, #12
 8003b10:	af00      	add	r7, sp, #0
 8003b12:	6078      	str	r0, [r7, #4]
	if (snapshot_mutex == NULL){
 8003b14:	4b06      	ldr	r3, [pc, #24]	@ (8003b30 <BleControllerSnapshot_MutexInit+0x24>)
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d102      	bne.n	8003b22 <BleControllerSnapshot_MutexInit+0x16>
		snapshot_mutex = mutex_handle;
 8003b1c:	4a04      	ldr	r2, [pc, #16]	@ (8003b30 <BleControllerSnapshot_MutexInit+0x24>)
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	6013      	str	r3, [r2, #0]
	}
}
 8003b22:	bf00      	nop
 8003b24:	370c      	adds	r7, #12
 8003b26:	46bd      	mov	sp, r7
 8003b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b2c:	4770      	bx	lr
 8003b2e:	bf00      	nop
 8003b30:	20003624 	.word	0x20003624

08003b34 <BleControllerSnapshot_Write>:


void BleControllerSnapshot_Write(const BleControllerSnapshot_t *src)
{
 8003b34:	b5b0      	push	{r4, r5, r7, lr}
 8003b36:	b082      	sub	sp, #8
 8003b38:	af00      	add	r7, sp, #0
 8003b3a:	6078      	str	r0, [r7, #4]
    if (src == NULL)
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d016      	beq.n	8003b70 <BleControllerSnapshot_Write+0x3c>
        return;

    osMutexAcquire(snapshot_mutex,osWaitForever);
 8003b42:	4b0d      	ldr	r3, [pc, #52]	@ (8003b78 <BleControllerSnapshot_Write+0x44>)
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	f04f 31ff 	mov.w	r1, #4294967295
 8003b4a:	4618      	mov	r0, r3
 8003b4c:	f00a fdb3 	bl	800e6b6 <osMutexAcquire>
    snapshot = *src;
 8003b50:	4a0a      	ldr	r2, [pc, #40]	@ (8003b7c <BleControllerSnapshot_Write+0x48>)
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	4614      	mov	r4, r2
 8003b56:	461d      	mov	r5, r3
 8003b58:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003b5a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003b5c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003b60:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    osMutexRelease(snapshot_mutex);
 8003b64:	4b04      	ldr	r3, [pc, #16]	@ (8003b78 <BleControllerSnapshot_Write+0x44>)
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	4618      	mov	r0, r3
 8003b6a:	f00a fdef 	bl	800e74c <osMutexRelease>
 8003b6e:	e000      	b.n	8003b72 <BleControllerSnapshot_Write+0x3e>
        return;
 8003b70:	bf00      	nop
}
 8003b72:	3708      	adds	r7, #8
 8003b74:	46bd      	mov	sp, r7
 8003b76:	bdb0      	pop	{r4, r5, r7, pc}
 8003b78:	20003624 	.word	0x20003624
 8003b7c:	20003608 	.word	0x20003608

08003b80 <BleControllerSnapshot_Read>:

void BleControllerSnapshot_Read(BleControllerSnapshot_t *dst)
{
 8003b80:	b5b0      	push	{r4, r5, r7, lr}
 8003b82:	b082      	sub	sp, #8
 8003b84:	af00      	add	r7, sp, #0
 8003b86:	6078      	str	r0, [r7, #4]
    if (dst == NULL)
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d016      	beq.n	8003bbc <BleControllerSnapshot_Read+0x3c>
        return;

    osMutexAcquire(snapshot_mutex,osWaitForever);
 8003b8e:	4b0d      	ldr	r3, [pc, #52]	@ (8003bc4 <BleControllerSnapshot_Read+0x44>)
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	f04f 31ff 	mov.w	r1, #4294967295
 8003b96:	4618      	mov	r0, r3
 8003b98:	f00a fd8d 	bl	800e6b6 <osMutexAcquire>
    *dst = snapshot;
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	4a0a      	ldr	r2, [pc, #40]	@ (8003bc8 <BleControllerSnapshot_Read+0x48>)
 8003ba0:	461c      	mov	r4, r3
 8003ba2:	4615      	mov	r5, r2
 8003ba4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003ba6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003ba8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003bac:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    osMutexRelease(snapshot_mutex);
 8003bb0:	4b04      	ldr	r3, [pc, #16]	@ (8003bc4 <BleControllerSnapshot_Read+0x44>)
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	4618      	mov	r0, r3
 8003bb6:	f00a fdc9 	bl	800e74c <osMutexRelease>
 8003bba:	e000      	b.n	8003bbe <BleControllerSnapshot_Read+0x3e>
        return;
 8003bbc:	bf00      	nop
}
 8003bbe:	3708      	adds	r7, #8
 8003bc0:	46bd      	mov	sp, r7
 8003bc2:	bdb0      	pop	{r4, r5, r7, pc}
 8003bc4:	20003624 	.word	0x20003624
 8003bc8:	20003608 	.word	0x20003608

08003bcc <IMUSnapshot_MutexInit>:

/* Mutex */
static osMutexId_t snapshot_mutex;

void IMUSnapshot_MutexInit(osMutexId_t mutex_handle)
{
 8003bcc:	b480      	push	{r7}
 8003bce:	b083      	sub	sp, #12
 8003bd0:	af00      	add	r7, sp, #0
 8003bd2:	6078      	str	r0, [r7, #4]
	if (snapshot_mutex == NULL){
 8003bd4:	4b06      	ldr	r3, [pc, #24]	@ (8003bf0 <IMUSnapshot_MutexInit+0x24>)
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d102      	bne.n	8003be2 <IMUSnapshot_MutexInit+0x16>
		snapshot_mutex = mutex_handle;
 8003bdc:	4a04      	ldr	r2, [pc, #16]	@ (8003bf0 <IMUSnapshot_MutexInit+0x24>)
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	6013      	str	r3, [r2, #0]
	}
}
 8003be2:	bf00      	nop
 8003be4:	370c      	adds	r7, #12
 8003be6:	46bd      	mov	sp, r7
 8003be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bec:	4770      	bx	lr
 8003bee:	bf00      	nop
 8003bf0:	20003650 	.word	0x20003650

08003bf4 <IMUSnapshot_Write>:


/* ================= API ================= */

void IMUSnapshot_Write(const IMUSnapshot_t *src)
{
 8003bf4:	b5b0      	push	{r4, r5, r7, lr}
 8003bf6:	b082      	sub	sp, #8
 8003bf8:	af00      	add	r7, sp, #0
 8003bfa:	6078      	str	r0, [r7, #4]
    if (src == NULL)
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d018      	beq.n	8003c34 <IMUSnapshot_Write+0x40>
        return;

    osMutexAcquire(snapshot_mutex,osWaitForever);
 8003c02:	4b0e      	ldr	r3, [pc, #56]	@ (8003c3c <IMUSnapshot_Write+0x48>)
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	f04f 31ff 	mov.w	r1, #4294967295
 8003c0a:	4618      	mov	r0, r3
 8003c0c:	f00a fd53 	bl	800e6b6 <osMutexAcquire>
    snapshot = *src;
 8003c10:	4a0b      	ldr	r2, [pc, #44]	@ (8003c40 <IMUSnapshot_Write+0x4c>)
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	4614      	mov	r4, r2
 8003c16:	461d      	mov	r5, r3
 8003c18:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003c1a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003c1c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003c1e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003c20:	e895 0003 	ldmia.w	r5, {r0, r1}
 8003c24:	e884 0003 	stmia.w	r4, {r0, r1}
    osMutexRelease(snapshot_mutex);
 8003c28:	4b04      	ldr	r3, [pc, #16]	@ (8003c3c <IMUSnapshot_Write+0x48>)
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	4618      	mov	r0, r3
 8003c2e:	f00a fd8d 	bl	800e74c <osMutexRelease>
 8003c32:	e000      	b.n	8003c36 <IMUSnapshot_Write+0x42>
        return;
 8003c34:	bf00      	nop
}
 8003c36:	3708      	adds	r7, #8
 8003c38:	46bd      	mov	sp, r7
 8003c3a:	bdb0      	pop	{r4, r5, r7, pc}
 8003c3c:	20003650 	.word	0x20003650
 8003c40:	20003628 	.word	0x20003628

08003c44 <IMUSnapshot_Read>:

void IMUSnapshot_Read(IMUSnapshot_t *dst)
{
 8003c44:	b5b0      	push	{r4, r5, r7, lr}
 8003c46:	b082      	sub	sp, #8
 8003c48:	af00      	add	r7, sp, #0
 8003c4a:	6078      	str	r0, [r7, #4]
    if (dst == NULL)
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d018      	beq.n	8003c84 <IMUSnapshot_Read+0x40>
        return;

    osMutexAcquire(snapshot_mutex,osWaitForever);
 8003c52:	4b0e      	ldr	r3, [pc, #56]	@ (8003c8c <IMUSnapshot_Read+0x48>)
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	f04f 31ff 	mov.w	r1, #4294967295
 8003c5a:	4618      	mov	r0, r3
 8003c5c:	f00a fd2b 	bl	800e6b6 <osMutexAcquire>
    *dst = snapshot;
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	4a0b      	ldr	r2, [pc, #44]	@ (8003c90 <IMUSnapshot_Read+0x4c>)
 8003c64:	461c      	mov	r4, r3
 8003c66:	4615      	mov	r5, r2
 8003c68:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003c6a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003c6c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003c6e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003c70:	e895 0003 	ldmia.w	r5, {r0, r1}
 8003c74:	e884 0003 	stmia.w	r4, {r0, r1}
    osMutexRelease(snapshot_mutex);
 8003c78:	4b04      	ldr	r3, [pc, #16]	@ (8003c8c <IMUSnapshot_Read+0x48>)
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	4618      	mov	r0, r3
 8003c7e:	f00a fd65 	bl	800e74c <osMutexRelease>
 8003c82:	e000      	b.n	8003c86 <IMUSnapshot_Read+0x42>
        return;
 8003c84:	bf00      	nop
}
 8003c86:	3708      	adds	r7, #8
 8003c88:	46bd      	mov	sp, r7
 8003c8a:	bdb0      	pop	{r4, r5, r7, pc}
 8003c8c:	20003650 	.word	0x20003650
 8003c90:	20003628 	.word	0x20003628

08003c94 <RxSnapshot_MutexInit>:

/* Mutex */
static osMutexId_t snapshot_mutex;

void RxSnapshot_MutexInit(osMutexId_t mutex_handle)
{
 8003c94:	b480      	push	{r7}
 8003c96:	b083      	sub	sp, #12
 8003c98:	af00      	add	r7, sp, #0
 8003c9a:	6078      	str	r0, [r7, #4]
	if (snapshot_mutex == NULL){
 8003c9c:	4b06      	ldr	r3, [pc, #24]	@ (8003cb8 <RxSnapshot_MutexInit+0x24>)
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d102      	bne.n	8003caa <RxSnapshot_MutexInit+0x16>
		snapshot_mutex = mutex_handle;
 8003ca4:	4a04      	ldr	r2, [pc, #16]	@ (8003cb8 <RxSnapshot_MutexInit+0x24>)
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	6013      	str	r3, [r2, #0]
	}
}
 8003caa:	bf00      	nop
 8003cac:	370c      	adds	r7, #12
 8003cae:	46bd      	mov	sp, r7
 8003cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cb4:	4770      	bx	lr
 8003cb6:	bf00      	nop
 8003cb8:	2000367c 	.word	0x2000367c

08003cbc <RxSnapshot_Write>:

/* ===== Writer ===== */
void RxSnapshot_Write(const RxSnapshot_t *src)
{
 8003cbc:	b5b0      	push	{r4, r5, r7, lr}
 8003cbe:	b082      	sub	sp, #8
 8003cc0:	af00      	add	r7, sp, #0
 8003cc2:	6078      	str	r0, [r7, #4]
    if (src == NULL)
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d018      	beq.n	8003cfc <RxSnapshot_Write+0x40>
        return;

    osMutexAcquire(snapshot_mutex,osWaitForever);
 8003cca:	4b0e      	ldr	r3, [pc, #56]	@ (8003d04 <RxSnapshot_Write+0x48>)
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	f04f 31ff 	mov.w	r1, #4294967295
 8003cd2:	4618      	mov	r0, r3
 8003cd4:	f00a fcef 	bl	800e6b6 <osMutexAcquire>
    snapshot = *src;
 8003cd8:	4a0b      	ldr	r2, [pc, #44]	@ (8003d08 <RxSnapshot_Write+0x4c>)
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	4614      	mov	r4, r2
 8003cde:	461d      	mov	r5, r3
 8003ce0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003ce2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003ce4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003ce6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003ce8:	e895 0003 	ldmia.w	r5, {r0, r1}
 8003cec:	e884 0003 	stmia.w	r4, {r0, r1}
    osMutexRelease(snapshot_mutex);
 8003cf0:	4b04      	ldr	r3, [pc, #16]	@ (8003d04 <RxSnapshot_Write+0x48>)
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	4618      	mov	r0, r3
 8003cf6:	f00a fd29 	bl	800e74c <osMutexRelease>
 8003cfa:	e000      	b.n	8003cfe <RxSnapshot_Write+0x42>
        return;
 8003cfc:	bf00      	nop
}
 8003cfe:	3708      	adds	r7, #8
 8003d00:	46bd      	mov	sp, r7
 8003d02:	bdb0      	pop	{r4, r5, r7, pc}
 8003d04:	2000367c 	.word	0x2000367c
 8003d08:	20003654 	.word	0x20003654

08003d0c <RxSnapshot_Read>:

/* ===== Reader ===== */
void RxSnapshot_Read(RxSnapshot_t *dst)
{
 8003d0c:	b5b0      	push	{r4, r5, r7, lr}
 8003d0e:	b082      	sub	sp, #8
 8003d10:	af00      	add	r7, sp, #0
 8003d12:	6078      	str	r0, [r7, #4]
    if (dst == NULL)
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d018      	beq.n	8003d4c <RxSnapshot_Read+0x40>
        return;

    osMutexAcquire(snapshot_mutex,osWaitForever);
 8003d1a:	4b0e      	ldr	r3, [pc, #56]	@ (8003d54 <RxSnapshot_Read+0x48>)
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	f04f 31ff 	mov.w	r1, #4294967295
 8003d22:	4618      	mov	r0, r3
 8003d24:	f00a fcc7 	bl	800e6b6 <osMutexAcquire>
    *dst = snapshot;
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	4a0b      	ldr	r2, [pc, #44]	@ (8003d58 <RxSnapshot_Read+0x4c>)
 8003d2c:	461c      	mov	r4, r3
 8003d2e:	4615      	mov	r5, r2
 8003d30:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003d32:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003d34:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003d36:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003d38:	e895 0003 	ldmia.w	r5, {r0, r1}
 8003d3c:	e884 0003 	stmia.w	r4, {r0, r1}
    osMutexRelease(snapshot_mutex);
 8003d40:	4b04      	ldr	r3, [pc, #16]	@ (8003d54 <RxSnapshot_Read+0x48>)
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	4618      	mov	r0, r3
 8003d46:	f00a fd01 	bl	800e74c <osMutexRelease>
 8003d4a:	e000      	b.n	8003d4e <RxSnapshot_Read+0x42>
        return;
 8003d4c:	bf00      	nop
}
 8003d4e:	3708      	adds	r7, #8
 8003d50:	46bd      	mov	sp, r7
 8003d52:	bdb0      	pop	{r4, r5, r7, pc}
 8003d54:	2000367c 	.word	0x2000367c
 8003d58:	20003654 	.word	0x20003654

08003d5c <SonarSnapshot_MutexInit>:
/* Mutex */
static osMutexId_t snapshot_mutex;


void SonarSnapshot_MutexInit(osMutexId_t mutex_handle)
{
 8003d5c:	b480      	push	{r7}
 8003d5e:	b083      	sub	sp, #12
 8003d60:	af00      	add	r7, sp, #0
 8003d62:	6078      	str	r0, [r7, #4]
	if (snapshot_mutex == NULL){
 8003d64:	4b06      	ldr	r3, [pc, #24]	@ (8003d80 <SonarSnapshot_MutexInit+0x24>)
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d102      	bne.n	8003d72 <SonarSnapshot_MutexInit+0x16>
		snapshot_mutex = mutex_handle;
 8003d6c:	4a04      	ldr	r2, [pc, #16]	@ (8003d80 <SonarSnapshot_MutexInit+0x24>)
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	6013      	str	r3, [r2, #0]
	}
}
 8003d72:	bf00      	nop
 8003d74:	370c      	adds	r7, #12
 8003d76:	46bd      	mov	sp, r7
 8003d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d7c:	4770      	bx	lr
 8003d7e:	bf00      	nop
 8003d80:	20003698 	.word	0x20003698

08003d84 <SonarSnapshot_Write>:

void SonarSnapshot_Write(const SonarSnapshot_t *src)
{
 8003d84:	b5b0      	push	{r4, r5, r7, lr}
 8003d86:	b082      	sub	sp, #8
 8003d88:	af00      	add	r7, sp, #0
 8003d8a:	6078      	str	r0, [r7, #4]
    if (src == NULL)
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d016      	beq.n	8003dc0 <SonarSnapshot_Write+0x3c>
        return;

    osMutexAcquire(snapshot_mutex,osWaitForever);
 8003d92:	4b0d      	ldr	r3, [pc, #52]	@ (8003dc8 <SonarSnapshot_Write+0x44>)
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	f04f 31ff 	mov.w	r1, #4294967295
 8003d9a:	4618      	mov	r0, r3
 8003d9c:	f00a fc8b 	bl	800e6b6 <osMutexAcquire>
    snapshot = *src;
 8003da0:	4a0a      	ldr	r2, [pc, #40]	@ (8003dcc <SonarSnapshot_Write+0x48>)
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	4614      	mov	r4, r2
 8003da6:	461d      	mov	r5, r3
 8003da8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003daa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003dac:	e895 0003 	ldmia.w	r5, {r0, r1}
 8003db0:	e884 0003 	stmia.w	r4, {r0, r1}
    osMutexRelease(snapshot_mutex);
 8003db4:	4b04      	ldr	r3, [pc, #16]	@ (8003dc8 <SonarSnapshot_Write+0x44>)
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	4618      	mov	r0, r3
 8003dba:	f00a fcc7 	bl	800e74c <osMutexRelease>
 8003dbe:	e000      	b.n	8003dc2 <SonarSnapshot_Write+0x3e>
        return;
 8003dc0:	bf00      	nop
}
 8003dc2:	3708      	adds	r7, #8
 8003dc4:	46bd      	mov	sp, r7
 8003dc6:	bdb0      	pop	{r4, r5, r7, pc}
 8003dc8:	20003698 	.word	0x20003698
 8003dcc:	20003680 	.word	0x20003680

08003dd0 <SonarSnapshot_Read>:

void SonarSnapshot_Read(SonarSnapshot_t *dst)
{
 8003dd0:	b5b0      	push	{r4, r5, r7, lr}
 8003dd2:	b082      	sub	sp, #8
 8003dd4:	af00      	add	r7, sp, #0
 8003dd6:	6078      	str	r0, [r7, #4]
    if (dst == NULL)
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d016      	beq.n	8003e0c <SonarSnapshot_Read+0x3c>
        return;

    osMutexAcquire(snapshot_mutex,osWaitForever);
 8003dde:	4b0d      	ldr	r3, [pc, #52]	@ (8003e14 <SonarSnapshot_Read+0x44>)
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	f04f 31ff 	mov.w	r1, #4294967295
 8003de6:	4618      	mov	r0, r3
 8003de8:	f00a fc65 	bl	800e6b6 <osMutexAcquire>
    *dst = snapshot;
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	4a0a      	ldr	r2, [pc, #40]	@ (8003e18 <SonarSnapshot_Read+0x48>)
 8003df0:	461c      	mov	r4, r3
 8003df2:	4615      	mov	r5, r2
 8003df4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003df6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003df8:	e895 0003 	ldmia.w	r5, {r0, r1}
 8003dfc:	e884 0003 	stmia.w	r4, {r0, r1}
    osMutexRelease(snapshot_mutex);
 8003e00:	4b04      	ldr	r3, [pc, #16]	@ (8003e14 <SonarSnapshot_Read+0x44>)
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	4618      	mov	r0, r3
 8003e06:	f00a fca1 	bl	800e74c <osMutexRelease>
 8003e0a:	e000      	b.n	8003e0e <SonarSnapshot_Read+0x3e>
        return;
 8003e0c:	bf00      	nop
}
 8003e0e:	3708      	adds	r7, #8
 8003e10:	46bd      	mov	sp, r7
 8003e12:	bdb0      	pop	{r4, r5, r7, pc}
 8003e14:	20003698 	.word	0x20003698
 8003e18:	20003680 	.word	0x20003680

08003e1c <SupervisorSnapshot_MutexInit>:
/* Mutex */
static osMutexId_t snapshot_mutex;


void SupervisorSnapshot_MutexInit(osMutexId_t mutex_handle)
{
 8003e1c:	b480      	push	{r7}
 8003e1e:	b083      	sub	sp, #12
 8003e20:	af00      	add	r7, sp, #0
 8003e22:	6078      	str	r0, [r7, #4]
	if (snapshot_mutex == NULL){
 8003e24:	4b06      	ldr	r3, [pc, #24]	@ (8003e40 <SupervisorSnapshot_MutexInit+0x24>)
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d102      	bne.n	8003e32 <SupervisorSnapshot_MutexInit+0x16>
		snapshot_mutex = mutex_handle;
 8003e2c:	4a04      	ldr	r2, [pc, #16]	@ (8003e40 <SupervisorSnapshot_MutexInit+0x24>)
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	6013      	str	r3, [r2, #0]
	}
}
 8003e32:	bf00      	nop
 8003e34:	370c      	adds	r7, #12
 8003e36:	46bd      	mov	sp, r7
 8003e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e3c:	4770      	bx	lr
 8003e3e:	bf00      	nop
 8003e40:	200036b0 	.word	0x200036b0

08003e44 <SupervisorSnapshot_Write>:

/* ================= API ================= */

void SupervisorSnapshot_Write(const SupervisorSnapshot_t *src)
{
 8003e44:	b5b0      	push	{r4, r5, r7, lr}
 8003e46:	b082      	sub	sp, #8
 8003e48:	af00      	add	r7, sp, #0
 8003e4a:	6078      	str	r0, [r7, #4]
    if (src == NULL)
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d014      	beq.n	8003e7c <SupervisorSnapshot_Write+0x38>
        return;

    osMutexAcquire(snapshot_mutex,osWaitForever);
 8003e52:	4b0c      	ldr	r3, [pc, #48]	@ (8003e84 <SupervisorSnapshot_Write+0x40>)
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	f04f 31ff 	mov.w	r1, #4294967295
 8003e5a:	4618      	mov	r0, r3
 8003e5c:	f00a fc2b 	bl	800e6b6 <osMutexAcquire>
    snapshot = *src;
 8003e60:	4a09      	ldr	r2, [pc, #36]	@ (8003e88 <SupervisorSnapshot_Write+0x44>)
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	4614      	mov	r4, r2
 8003e66:	461d      	mov	r5, r3
 8003e68:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003e6a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003e6c:	682b      	ldr	r3, [r5, #0]
 8003e6e:	6023      	str	r3, [r4, #0]
    osMutexRelease(snapshot_mutex);
 8003e70:	4b04      	ldr	r3, [pc, #16]	@ (8003e84 <SupervisorSnapshot_Write+0x40>)
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	4618      	mov	r0, r3
 8003e76:	f00a fc69 	bl	800e74c <osMutexRelease>
 8003e7a:	e000      	b.n	8003e7e <SupervisorSnapshot_Write+0x3a>
        return;
 8003e7c:	bf00      	nop
}
 8003e7e:	3708      	adds	r7, #8
 8003e80:	46bd      	mov	sp, r7
 8003e82:	bdb0      	pop	{r4, r5, r7, pc}
 8003e84:	200036b0 	.word	0x200036b0
 8003e88:	2000369c 	.word	0x2000369c

08003e8c <SupervisorSnapshot_Read>:

void SupervisorSnapshot_Read(SupervisorSnapshot_t *dst)
{
 8003e8c:	b5b0      	push	{r4, r5, r7, lr}
 8003e8e:	b082      	sub	sp, #8
 8003e90:	af00      	add	r7, sp, #0
 8003e92:	6078      	str	r0, [r7, #4]
    if (dst == NULL)
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d014      	beq.n	8003ec4 <SupervisorSnapshot_Read+0x38>
        return;

    osMutexAcquire(snapshot_mutex,osWaitForever);
 8003e9a:	4b0c      	ldr	r3, [pc, #48]	@ (8003ecc <SupervisorSnapshot_Read+0x40>)
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	f04f 31ff 	mov.w	r1, #4294967295
 8003ea2:	4618      	mov	r0, r3
 8003ea4:	f00a fc07 	bl	800e6b6 <osMutexAcquire>
    *dst = snapshot;
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	4a09      	ldr	r2, [pc, #36]	@ (8003ed0 <SupervisorSnapshot_Read+0x44>)
 8003eac:	461c      	mov	r4, r3
 8003eae:	4615      	mov	r5, r2
 8003eb0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003eb2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003eb4:	682b      	ldr	r3, [r5, #0]
 8003eb6:	6023      	str	r3, [r4, #0]
    osMutexRelease(snapshot_mutex);
 8003eb8:	4b04      	ldr	r3, [pc, #16]	@ (8003ecc <SupervisorSnapshot_Read+0x40>)
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	4618      	mov	r0, r3
 8003ebe:	f00a fc45 	bl	800e74c <osMutexRelease>
 8003ec2:	e000      	b.n	8003ec6 <SupervisorSnapshot_Read+0x3a>
        return;
 8003ec4:	bf00      	nop
}
 8003ec6:	3708      	adds	r7, #8
 8003ec8:	46bd      	mov	sp, r7
 8003eca:	bdb0      	pop	{r4, r5, r7, pc}
 8003ecc:	200036b0 	.word	0x200036b0
 8003ed0:	2000369c 	.word	0x2000369c

08003ed4 <scan>:

// Variabile per contare quanti sonar hanno completato la lettura
uint8_t sonar_count = 0;

void scan()
{
 8003ed4:	b580      	push	{r7, lr}
 8003ed6:	b082      	sub	sp, #8
 8003ed8:	af00      	add	r7, sp, #0
    // 1. DISABILITA gli interrupt per configurare in modo atomico
    __HAL_TIM_DISABLE_IT(&htim1, TIM_IT_CC1 | TIM_IT_CC2 | TIM_IT_CC3);
 8003eda:	4b46      	ldr	r3, [pc, #280]	@ (8003ff4 <scan+0x120>)
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	68da      	ldr	r2, [r3, #12]
 8003ee0:	4b44      	ldr	r3, [pc, #272]	@ (8003ff4 <scan+0x120>)
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	f022 020e 	bic.w	r2, r2, #14
 8003ee8:	60da      	str	r2, [r3, #12]
    sonar_count = 0;
 8003eea:	4b43      	ldr	r3, [pc, #268]	@ (8003ff8 <scan+0x124>)
 8003eec:	2200      	movs	r2, #0
 8003eee:	701a      	strb	r2, [r3, #0]
    flag.sonar1_ok = 0;
 8003ef0:	4b42      	ldr	r3, [pc, #264]	@ (8003ffc <scan+0x128>)
 8003ef2:	2200      	movs	r2, #0
 8003ef4:	701a      	strb	r2, [r3, #0]
    flag.sonar2_ok = 0;
 8003ef6:	4b41      	ldr	r3, [pc, #260]	@ (8003ffc <scan+0x128>)
 8003ef8:	2200      	movs	r2, #0
 8003efa:	705a      	strb	r2, [r3, #1]
    flag.sonar3_ok = 0;
 8003efc:	4b3f      	ldr	r3, [pc, #252]	@ (8003ffc <scan+0x128>)
 8003efe:	2200      	movs	r2, #0
 8003f00:	709a      	strb	r2, [r3, #2]

    while(ulTaskNotifyTake(pdTRUE, 0) > 0);
 8003f02:	bf00      	nop
 8003f04:	2100      	movs	r1, #0
 8003f06:	2001      	movs	r0, #1
 8003f08:	f00c fd40 	bl	801098c <ulTaskNotifyTake>
 8003f0c:	4603      	mov	r3, r0
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d1f8      	bne.n	8003f04 <scan+0x30>

    memset(&buffers, 0, sizeof(buffers));
 8003f12:	220c      	movs	r2, #12
 8003f14:	2100      	movs	r1, #0
 8003f16:	483a      	ldr	r0, [pc, #232]	@ (8004000 <scan+0x12c>)
 8003f18:	f00e ff56 	bl	8012dc8 <memset>

    // 2. RE-INIZIALIZZA il DMA1
    HAL_TIM_IC_Stop_DMA(&htim1, TIM_CHANNEL_1);
 8003f1c:	2100      	movs	r1, #0
 8003f1e:	4835      	ldr	r0, [pc, #212]	@ (8003ff4 <scan+0x120>)
 8003f20:	f003 fd1c 	bl	800795c <HAL_TIM_IC_Stop_DMA>
    HAL_TIM_IC_Stop_DMA(&htim1, TIM_CHANNEL_2);
 8003f24:	2104      	movs	r1, #4
 8003f26:	4833      	ldr	r0, [pc, #204]	@ (8003ff4 <scan+0x120>)
 8003f28:	f003 fd18 	bl	800795c <HAL_TIM_IC_Stop_DMA>
    HAL_TIM_IC_Stop_DMA(&htim1, TIM_CHANNEL_3);
 8003f2c:	2108      	movs	r1, #8
 8003f2e:	4831      	ldr	r0, [pc, #196]	@ (8003ff4 <scan+0x120>)
 8003f30:	f003 fd14 	bl	800795c <HAL_TIM_IC_Stop_DMA>

    HAL_TIM_IC_Start_DMA(&htim1, TIM_CHANNEL_1, (uint32_t*)buffers.buf_ch1, 2);
 8003f34:	2302      	movs	r3, #2
 8003f36:	4a32      	ldr	r2, [pc, #200]	@ (8004000 <scan+0x12c>)
 8003f38:	2100      	movs	r1, #0
 8003f3a:	482e      	ldr	r0, [pc, #184]	@ (8003ff4 <scan+0x120>)
 8003f3c:	f003 fb3c 	bl	80075b8 <HAL_TIM_IC_Start_DMA>
    HAL_TIM_IC_Start_DMA(&htim1, TIM_CHANNEL_2, (uint32_t*)buffers.buf_ch2, 2);
 8003f40:	2302      	movs	r3, #2
 8003f42:	4a30      	ldr	r2, [pc, #192]	@ (8004004 <scan+0x130>)
 8003f44:	2104      	movs	r1, #4
 8003f46:	482b      	ldr	r0, [pc, #172]	@ (8003ff4 <scan+0x120>)
 8003f48:	f003 fb36 	bl	80075b8 <HAL_TIM_IC_Start_DMA>
    HAL_TIM_IC_Start_DMA(&htim1, TIM_CHANNEL_3, (uint32_t*)buffers.buf_ch3, 2);
 8003f4c:	2302      	movs	r3, #2
 8003f4e:	4a2e      	ldr	r2, [pc, #184]	@ (8004008 <scan+0x134>)
 8003f50:	2108      	movs	r1, #8
 8003f52:	4828      	ldr	r0, [pc, #160]	@ (8003ff4 <scan+0x120>)
 8003f54:	f003 fb30 	bl	80075b8 <HAL_TIM_IC_Start_DMA>

    // 3. RE-ABILITA e Trigger
    HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8003f58:	2100      	movs	r1, #0
 8003f5a:	482c      	ldr	r0, [pc, #176]	@ (800400c <scan+0x138>)
 8003f5c:	f003 f926 	bl	80071ac <HAL_TIM_PWM_Start>

    // Attesa

    ulTaskNotifyTake(pdTRUE, pdMS_TO_TICKS(20));
 8003f60:	2114      	movs	r1, #20
 8003f62:	2001      	movs	r0, #1
 8003f64:	f00c fd12 	bl	801098c <ulTaskNotifyTake>

	uint32_t c_start = DWT->CYCCNT;
 8003f68:	4b29      	ldr	r3, [pc, #164]	@ (8004010 <scan+0x13c>)
 8003f6a:	685b      	ldr	r3, [r3, #4]
 8003f6c:	607b      	str	r3, [r7, #4]
    // 4. STOP RIGOROSO
    HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_1);
 8003f6e:	2100      	movs	r1, #0
 8003f70:	4826      	ldr	r0, [pc, #152]	@ (800400c <scan+0x138>)
 8003f72:	f003 fa2d 	bl	80073d0 <HAL_TIM_PWM_Stop>

    // Chiudi tutto subito per evitare interrupt spuri mentre il rover frena
    HAL_TIM_IC_Stop_DMA(&htim1, TIM_CHANNEL_1);
 8003f76:	2100      	movs	r1, #0
 8003f78:	481e      	ldr	r0, [pc, #120]	@ (8003ff4 <scan+0x120>)
 8003f7a:	f003 fcef 	bl	800795c <HAL_TIM_IC_Stop_DMA>
    HAL_TIM_IC_Stop_DMA(&htim1, TIM_CHANNEL_2);
 8003f7e:	2104      	movs	r1, #4
 8003f80:	481c      	ldr	r0, [pc, #112]	@ (8003ff4 <scan+0x120>)
 8003f82:	f003 fceb 	bl	800795c <HAL_TIM_IC_Stop_DMA>
    HAL_TIM_IC_Stop_DMA(&htim1, TIM_CHANNEL_3);
 8003f86:	2108      	movs	r1, #8
 8003f88:	481a      	ldr	r0, [pc, #104]	@ (8003ff4 <scan+0x120>)
 8003f8a:	f003 fce7 	bl	800795c <HAL_TIM_IC_Stop_DMA>

    __HAL_TIM_CLEAR_IT(&htim1, TIM_IT_CC1 | TIM_IT_CC2 | TIM_IT_CC3);
 8003f8e:	4b19      	ldr	r3, [pc, #100]	@ (8003ff4 <scan+0x120>)
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	f06f 020e 	mvn.w	r2, #14
 8003f96:	611a      	str	r2, [r3, #16]

    // 5. Calcolo (ora sicuro perch gli interrupt sono spenti)
    distances.distance1 = flag.sonar1_ok ? read_distance(buffers.buf_ch1) : 301;
 8003f98:	4b18      	ldr	r3, [pc, #96]	@ (8003ffc <scan+0x128>)
 8003f9a:	781b      	ldrb	r3, [r3, #0]
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d005      	beq.n	8003fac <scan+0xd8>
 8003fa0:	4817      	ldr	r0, [pc, #92]	@ (8004000 <scan+0x12c>)
 8003fa2:	f000 f839 	bl	8004018 <read_distance>
 8003fa6:	4603      	mov	r3, r0
 8003fa8:	b29b      	uxth	r3, r3
 8003faa:	e001      	b.n	8003fb0 <scan+0xdc>
 8003fac:	f240 132d 	movw	r3, #301	@ 0x12d
 8003fb0:	4a18      	ldr	r2, [pc, #96]	@ (8004014 <scan+0x140>)
 8003fb2:	8013      	strh	r3, [r2, #0]
    distances.distance2 = flag.sonar2_ok ? read_distance(buffers.buf_ch2) : 301;
 8003fb4:	4b11      	ldr	r3, [pc, #68]	@ (8003ffc <scan+0x128>)
 8003fb6:	785b      	ldrb	r3, [r3, #1]
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d005      	beq.n	8003fc8 <scan+0xf4>
 8003fbc:	4811      	ldr	r0, [pc, #68]	@ (8004004 <scan+0x130>)
 8003fbe:	f000 f82b 	bl	8004018 <read_distance>
 8003fc2:	4603      	mov	r3, r0
 8003fc4:	b29b      	uxth	r3, r3
 8003fc6:	e001      	b.n	8003fcc <scan+0xf8>
 8003fc8:	f240 132d 	movw	r3, #301	@ 0x12d
 8003fcc:	4a11      	ldr	r2, [pc, #68]	@ (8004014 <scan+0x140>)
 8003fce:	8053      	strh	r3, [r2, #2]
    distances.distance3 = flag.sonar3_ok ? read_distance(buffers.buf_ch3) : 301;
 8003fd0:	4b0a      	ldr	r3, [pc, #40]	@ (8003ffc <scan+0x128>)
 8003fd2:	789b      	ldrb	r3, [r3, #2]
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d005      	beq.n	8003fe4 <scan+0x110>
 8003fd8:	480b      	ldr	r0, [pc, #44]	@ (8004008 <scan+0x134>)
 8003fda:	f000 f81d 	bl	8004018 <read_distance>
 8003fde:	4603      	mov	r3, r0
 8003fe0:	b29b      	uxth	r3, r3
 8003fe2:	e001      	b.n	8003fe8 <scan+0x114>
 8003fe4:	f240 132d 	movw	r3, #301	@ 0x12d
 8003fe8:	4a0a      	ldr	r2, [pc, #40]	@ (8004014 <scan+0x140>)
 8003fea:	8093      	strh	r3, [r2, #4]

}
 8003fec:	bf00      	nop
 8003fee:	3708      	adds	r7, #8
 8003ff0:	46bd      	mov	sp, r7
 8003ff2:	bd80      	pop	{r7, pc}
 8003ff4:	20002e90 	.word	0x20002e90
 8003ff8:	200036cc 	.word	0x200036cc
 8003ffc:	200036b4 	.word	0x200036b4
 8004000:	200036c0 	.word	0x200036c0
 8004004:	200036c4 	.word	0x200036c4
 8004008:	200036c8 	.word	0x200036c8
 800400c:	20002edc 	.word	0x20002edc
 8004010:	e0001000 	.word	0xe0001000
 8004014:	200036b8 	.word	0x200036b8

08004018 <read_distance>:

uint32_t read_distance(uint16_t* buf){
 8004018:	b480      	push	{r7}
 800401a:	b085      	sub	sp, #20
 800401c:	af00      	add	r7, sp, #0
 800401e:	6078      	str	r0, [r7, #4]

	uint16_t ic1 = buf[0];
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	881b      	ldrh	r3, [r3, #0]
 8004024:	81bb      	strh	r3, [r7, #12]
	uint16_t ic2 = buf[1];
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	885b      	ldrh	r3, [r3, #2]
 800402a:	817b      	strh	r3, [r7, #10]
    uint16_t width;


	if (ic2 >= ic1)
 800402c:	897a      	ldrh	r2, [r7, #10]
 800402e:	89bb      	ldrh	r3, [r7, #12]
 8004030:	429a      	cmp	r2, r3
 8004032:	d304      	bcc.n	800403e <read_distance+0x26>
		width = ic2 - ic1;
 8004034:	897a      	ldrh	r2, [r7, #10]
 8004036:	89bb      	ldrh	r3, [r7, #12]
 8004038:	1ad3      	subs	r3, r2, r3
 800403a:	81fb      	strh	r3, [r7, #14]
 800403c:	e003      	b.n	8004046 <read_distance+0x2e>
	else
		width = (0xFFFF - ic1) + ic2 + 1;
 800403e:	897a      	ldrh	r2, [r7, #10]
 8004040:	89bb      	ldrh	r3, [r7, #12]
 8004042:	1ad3      	subs	r3, r2, r3
 8004044:	81fb      	strh	r3, [r7, #14]

	// TIM4 deve avere un clock di 1MHz. In questo modo la variabile width sar il numero di microsecondi trascorsi.
	// Distanza in cm =  Width(che  il numero di microsecondi trascorsi) / 58
	return (uint16_t)(width / 58);
 8004046:	89fb      	ldrh	r3, [r7, #14]
 8004048:	4a05      	ldr	r2, [pc, #20]	@ (8004060 <read_distance+0x48>)
 800404a:	fba2 2303 	umull	r2, r3, r2, r3
 800404e:	095b      	lsrs	r3, r3, #5
 8004050:	b29b      	uxth	r3, r3
}
 8004052:	4618      	mov	r0, r3
 8004054:	3714      	adds	r7, #20
 8004056:	46bd      	mov	sp, r7
 8004058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800405c:	4770      	bx	lr
 800405e:	bf00      	nop
 8004060:	8d3dcb09 	.word	0x8d3dcb09

08004064 <SonarHW_GetDistances>:

void SonarHW_GetDistances(uint16_t *d1, uint16_t *d2, uint16_t *d3){
 8004064:	b480      	push	{r7}
 8004066:	b085      	sub	sp, #20
 8004068:	af00      	add	r7, sp, #0
 800406a:	60f8      	str	r0, [r7, #12]
 800406c:	60b9      	str	r1, [r7, #8]
 800406e:	607a      	str	r2, [r7, #4]
    if (d1) *d1 = distances.distance1;
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	2b00      	cmp	r3, #0
 8004074:	d003      	beq.n	800407e <SonarHW_GetDistances+0x1a>
 8004076:	4b0c      	ldr	r3, [pc, #48]	@ (80040a8 <SonarHW_GetDistances+0x44>)
 8004078:	881a      	ldrh	r2, [r3, #0]
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	801a      	strh	r2, [r3, #0]
    if (d2) *d2 = distances.distance2;
 800407e:	68bb      	ldr	r3, [r7, #8]
 8004080:	2b00      	cmp	r3, #0
 8004082:	d003      	beq.n	800408c <SonarHW_GetDistances+0x28>
 8004084:	4b08      	ldr	r3, [pc, #32]	@ (80040a8 <SonarHW_GetDistances+0x44>)
 8004086:	885a      	ldrh	r2, [r3, #2]
 8004088:	68bb      	ldr	r3, [r7, #8]
 800408a:	801a      	strh	r2, [r3, #0]
    if (d3) *d3 = distances.distance3;
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	2b00      	cmp	r3, #0
 8004090:	d003      	beq.n	800409a <SonarHW_GetDistances+0x36>
 8004092:	4b05      	ldr	r3, [pc, #20]	@ (80040a8 <SonarHW_GetDistances+0x44>)
 8004094:	889a      	ldrh	r2, [r3, #4]
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	801a      	strh	r2, [r3, #0]
}
 800409a:	bf00      	nop
 800409c:	3714      	adds	r7, #20
 800409e:	46bd      	mov	sp, r7
 80040a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040a4:	4770      	bx	lr
 80040a6:	bf00      	nop
 80040a8:	200036b8 	.word	0x200036b8

080040ac <Sonar_TaskInit>:

// Variabile per contare quanti sonar hanno completato la lettura
extern uint8_t sonar_count;

void Sonar_TaskInit(void)
{
 80040ac:	b580      	push	{r7, lr}
 80040ae:	af00      	add	r7, sp, #0
    sonarTaskHandle = xTaskGetCurrentTaskHandle();
 80040b0:	f00c face 	bl	8010650 <xTaskGetCurrentTaskHandle>
 80040b4:	4603      	mov	r3, r0
 80040b6:	4a02      	ldr	r2, [pc, #8]	@ (80040c0 <Sonar_TaskInit+0x14>)
 80040b8:	6013      	str	r3, [r2, #0]
}
 80040ba:	bf00      	nop
 80040bc:	bd80      	pop	{r7, pc}
 80040be:	bf00      	nop
 80040c0:	200036d0 	.word	0x200036d0

080040c4 <Sonar_TaskStep>:

void Sonar_TaskStep(void)
{
 80040c4:	b580      	push	{r7, lr}
 80040c6:	af00      	add	r7, sp, #0
    static SonarSnapshot_t snap;

    snap.task_last_run_ms = osKernelGetTickCount();
 80040c8:	f00a f980 	bl	800e3cc <osKernelGetTickCount>
 80040cc:	4603      	mov	r3, r0
 80040ce:	4a07      	ldr	r2, [pc, #28]	@ (80040ec <Sonar_TaskStep+0x28>)
 80040d0:	6093      	str	r3, [r2, #8]

    scan();
 80040d2:	f7ff feff 	bl	8003ed4 <scan>

    SonarHW_GetDistances(&snap.dist_cm[0], &snap.dist_cm[1], &snap.dist_cm[2]);
 80040d6:	4a06      	ldr	r2, [pc, #24]	@ (80040f0 <Sonar_TaskStep+0x2c>)
 80040d8:	4906      	ldr	r1, [pc, #24]	@ (80040f4 <Sonar_TaskStep+0x30>)
 80040da:	4804      	ldr	r0, [pc, #16]	@ (80040ec <Sonar_TaskStep+0x28>)
 80040dc:	f7ff ffc2 	bl	8004064 <SonarHW_GetDistances>

    SonarSnapshot_Write(&snap);
 80040e0:	4802      	ldr	r0, [pc, #8]	@ (80040ec <Sonar_TaskStep+0x28>)
 80040e2:	f7ff fe4f 	bl	8003d84 <SonarSnapshot_Write>

}
 80040e6:	bf00      	nop
 80040e8:	bd80      	pop	{r7, pc}
 80040ea:	bf00      	nop
 80040ec:	200036d4 	.word	0x200036d4
 80040f0:	200036d8 	.word	0x200036d8
 80040f4:	200036d6 	.word	0x200036d6

080040f8 <HAL_TIM_IC_CaptureCallback>:

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80040f8:	b580      	push	{r7, lr}
 80040fa:	b086      	sub	sp, #24
 80040fc:	af02      	add	r7, sp, #8
 80040fe:	6078      	str	r0, [r7, #4]
    BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8004100:	2300      	movs	r3, #0
 8004102:	60fb      	str	r3, [r7, #12]

    if(htim->Instance == TIM1){
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	4a2d      	ldr	r2, [pc, #180]	@ (80041c0 <HAL_TIM_IC_CaptureCallback+0xc8>)
 800410a:	4293      	cmp	r3, r2
 800410c:	d13b      	bne.n	8004186 <HAL_TIM_IC_CaptureCallback+0x8e>
    	switch(htim->Channel){
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	7f1b      	ldrb	r3, [r3, #28]
 8004112:	2b04      	cmp	r3, #4
 8004114:	d022      	beq.n	800415c <HAL_TIM_IC_CaptureCallback+0x64>
 8004116:	2b04      	cmp	r3, #4
 8004118:	dc2e      	bgt.n	8004178 <HAL_TIM_IC_CaptureCallback+0x80>
 800411a:	2b01      	cmp	r3, #1
 800411c:	d002      	beq.n	8004124 <HAL_TIM_IC_CaptureCallback+0x2c>
 800411e:	2b02      	cmp	r3, #2
 8004120:	d00e      	beq.n	8004140 <HAL_TIM_IC_CaptureCallback+0x48>
    				flag.sonar3_ok = 1;
    				sonar_count ++;
    			}
		        break;
    		default:
    		        break;
 8004122:	e029      	b.n	8004178 <HAL_TIM_IC_CaptureCallback+0x80>
    			if(flag.sonar1_ok == 0){
 8004124:	4b27      	ldr	r3, [pc, #156]	@ (80041c4 <HAL_TIM_IC_CaptureCallback+0xcc>)
 8004126:	781b      	ldrb	r3, [r3, #0]
 8004128:	2b00      	cmp	r3, #0
 800412a:	d127      	bne.n	800417c <HAL_TIM_IC_CaptureCallback+0x84>
    				flag.sonar1_ok = 1;
 800412c:	4b25      	ldr	r3, [pc, #148]	@ (80041c4 <HAL_TIM_IC_CaptureCallback+0xcc>)
 800412e:	2201      	movs	r2, #1
 8004130:	701a      	strb	r2, [r3, #0]
    				sonar_count ++;
 8004132:	4b25      	ldr	r3, [pc, #148]	@ (80041c8 <HAL_TIM_IC_CaptureCallback+0xd0>)
 8004134:	781b      	ldrb	r3, [r3, #0]
 8004136:	3301      	adds	r3, #1
 8004138:	b2da      	uxtb	r2, r3
 800413a:	4b23      	ldr	r3, [pc, #140]	@ (80041c8 <HAL_TIM_IC_CaptureCallback+0xd0>)
 800413c:	701a      	strb	r2, [r3, #0]
		        break;
 800413e:	e01d      	b.n	800417c <HAL_TIM_IC_CaptureCallback+0x84>
    			if(flag.sonar2_ok == 0){
 8004140:	4b20      	ldr	r3, [pc, #128]	@ (80041c4 <HAL_TIM_IC_CaptureCallback+0xcc>)
 8004142:	785b      	ldrb	r3, [r3, #1]
 8004144:	2b00      	cmp	r3, #0
 8004146:	d11b      	bne.n	8004180 <HAL_TIM_IC_CaptureCallback+0x88>
    				flag.sonar2_ok = 1;
 8004148:	4b1e      	ldr	r3, [pc, #120]	@ (80041c4 <HAL_TIM_IC_CaptureCallback+0xcc>)
 800414a:	2201      	movs	r2, #1
 800414c:	705a      	strb	r2, [r3, #1]
					sonar_count ++;
 800414e:	4b1e      	ldr	r3, [pc, #120]	@ (80041c8 <HAL_TIM_IC_CaptureCallback+0xd0>)
 8004150:	781b      	ldrb	r3, [r3, #0]
 8004152:	3301      	adds	r3, #1
 8004154:	b2da      	uxtb	r2, r3
 8004156:	4b1c      	ldr	r3, [pc, #112]	@ (80041c8 <HAL_TIM_IC_CaptureCallback+0xd0>)
 8004158:	701a      	strb	r2, [r3, #0]
		        break;
 800415a:	e011      	b.n	8004180 <HAL_TIM_IC_CaptureCallback+0x88>
    			if(flag.sonar3_ok == 0){
 800415c:	4b19      	ldr	r3, [pc, #100]	@ (80041c4 <HAL_TIM_IC_CaptureCallback+0xcc>)
 800415e:	789b      	ldrb	r3, [r3, #2]
 8004160:	2b00      	cmp	r3, #0
 8004162:	d10f      	bne.n	8004184 <HAL_TIM_IC_CaptureCallback+0x8c>
    				flag.sonar3_ok = 1;
 8004164:	4b17      	ldr	r3, [pc, #92]	@ (80041c4 <HAL_TIM_IC_CaptureCallback+0xcc>)
 8004166:	2201      	movs	r2, #1
 8004168:	709a      	strb	r2, [r3, #2]
    				sonar_count ++;
 800416a:	4b17      	ldr	r3, [pc, #92]	@ (80041c8 <HAL_TIM_IC_CaptureCallback+0xd0>)
 800416c:	781b      	ldrb	r3, [r3, #0]
 800416e:	3301      	adds	r3, #1
 8004170:	b2da      	uxtb	r2, r3
 8004172:	4b15      	ldr	r3, [pc, #84]	@ (80041c8 <HAL_TIM_IC_CaptureCallback+0xd0>)
 8004174:	701a      	strb	r2, [r3, #0]
		        break;
 8004176:	e005      	b.n	8004184 <HAL_TIM_IC_CaptureCallback+0x8c>
    		        break;
 8004178:	bf00      	nop
 800417a:	e004      	b.n	8004186 <HAL_TIM_IC_CaptureCallback+0x8e>
		        break;
 800417c:	bf00      	nop
 800417e:	e002      	b.n	8004186 <HAL_TIM_IC_CaptureCallback+0x8e>
		        break;
 8004180:	bf00      	nop
 8004182:	e000      	b.n	8004186 <HAL_TIM_IC_CaptureCallback+0x8e>
		        break;
 8004184:	bf00      	nop

    	}
    }

    if (sonar_count >= 3) {
 8004186:	4b10      	ldr	r3, [pc, #64]	@ (80041c8 <HAL_TIM_IC_CaptureCallback+0xd0>)
 8004188:	781b      	ldrb	r3, [r3, #0]
 800418a:	2b02      	cmp	r3, #2
 800418c:	d914      	bls.n	80041b8 <HAL_TIM_IC_CaptureCallback+0xc0>
        // Notifica il task e richiedi uno switch immediato se necessario
        xTaskNotifyFromISR(sonarTaskHandle, 0, eNoAction, &xHigherPriorityTaskWoken);
 800418e:	4b0f      	ldr	r3, [pc, #60]	@ (80041cc <HAL_TIM_IC_CaptureCallback+0xd4>)
 8004190:	6818      	ldr	r0, [r3, #0]
 8004192:	f107 030c 	add.w	r3, r7, #12
 8004196:	9300      	str	r3, [sp, #0]
 8004198:	2300      	movs	r3, #0
 800419a:	2200      	movs	r2, #0
 800419c:	2100      	movs	r1, #0
 800419e:	f00c fc41 	bl	8010a24 <xTaskGenericNotifyFromISR>
        portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d007      	beq.n	80041b8 <HAL_TIM_IC_CaptureCallback+0xc0>
 80041a8:	4b09      	ldr	r3, [pc, #36]	@ (80041d0 <HAL_TIM_IC_CaptureCallback+0xd8>)
 80041aa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80041ae:	601a      	str	r2, [r3, #0]
 80041b0:	f3bf 8f4f 	dsb	sy
 80041b4:	f3bf 8f6f 	isb	sy
    }
}
 80041b8:	bf00      	nop
 80041ba:	3710      	adds	r7, #16
 80041bc:	46bd      	mov	sp, r7
 80041be:	bd80      	pop	{r7, pc}
 80041c0:	40012c00 	.word	0x40012c00
 80041c4:	200036b4 	.word	0x200036b4
 80041c8:	200036cc 	.word	0x200036cc
 80041cc:	200036d0 	.word	0x200036d0
 80041d0:	e000ed04 	.word	0xe000ed04

080041d4 <Supervisor_TaskInit>:
#include "SupervisorB2.h"
#include "rtwtypes.h"

#include "cmsis_os2.h"

void Supervisor_TaskInit(void){
 80041d4:	b580      	push	{r7, lr}
 80041d6:	af00      	add	r7, sp, #0
	SupervisorB2_initialize();
 80041d8:	f00a f81c 	bl	800e214 <SupervisorB2_initialize>
}
 80041dc:	bf00      	nop
 80041de:	bd80      	pop	{r7, pc}

080041e0 <Supervisor_TaskStep>:

void Supervisor_TaskStep(void)
{
 80041e0:	b5b0      	push	{r4, r5, r7, lr}
 80041e2:	b08c      	sub	sp, #48	@ 0x30
 80041e4:	af02      	add	r7, sp, #8
	static RxSnapshot_t rx;
	static SupervisorSnapshot_t sup;
	static uint8_t last_sup_counter = 0;
	static uint32_t last_sup_update_ms = 0;

	SonarSnapshot_Read(&son);
 80041e6:	4850      	ldr	r0, [pc, #320]	@ (8004328 <Supervisor_TaskStep+0x148>)
 80041e8:	f7ff fdf2 	bl	8003dd0 <SonarSnapshot_Read>
	IMUSnapshot_Read(&imu);
 80041ec:	484f      	ldr	r0, [pc, #316]	@ (800432c <Supervisor_TaskStep+0x14c>)
 80041ee:	f7ff fd29 	bl	8003c44 <IMUSnapshot_Read>
	BleControllerSnapshot_Read(&ble);
 80041f2:	484f      	ldr	r0, [pc, #316]	@ (8004330 <Supervisor_TaskStep+0x150>)
 80041f4:	f7ff fcc4 	bl	8003b80 <BleControllerSnapshot_Read>
	RxSnapshot_Read(&rx);
 80041f8:	484e      	ldr	r0, [pc, #312]	@ (8004334 <Supervisor_TaskStep+0x154>)
 80041fa:	f7ff fd87 	bl	8003d0c <RxSnapshot_Read>

	uint32_t now = osKernelGetTickCount();
 80041fe:	f00a f8e5 	bl	800e3cc <osKernelGetTickCount>
 8004202:	6278      	str	r0, [r7, #36]	@ 0x24

	CommPayloadB1_t payload = rx.payload;
 8004204:	4b4b      	ldr	r3, [pc, #300]	@ (8004334 <Supervisor_TaskStep+0x154>)
 8004206:	463c      	mov	r4, r7
 8004208:	461d      	mov	r5, r3
 800420a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800420c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800420e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8004212:	e884 0007 	stmia.w	r4, {r0, r1, r2}

	if (payload.alive_counter != last_sup_counter) {
 8004216:	69bb      	ldr	r3, [r7, #24]
 8004218:	4a47      	ldr	r2, [pc, #284]	@ (8004338 <Supervisor_TaskStep+0x158>)
 800421a:	7812      	ldrb	r2, [r2, #0]
 800421c:	4293      	cmp	r3, r2
 800421e:	d006      	beq.n	800422e <Supervisor_TaskStep+0x4e>
	    last_sup_counter = payload.alive_counter;
 8004220:	69bb      	ldr	r3, [r7, #24]
 8004222:	b2da      	uxtb	r2, r3
 8004224:	4b44      	ldr	r3, [pc, #272]	@ (8004338 <Supervisor_TaskStep+0x158>)
 8004226:	701a      	strb	r2, [r3, #0]
	    last_sup_update_ms = now;
 8004228:	4a44      	ldr	r2, [pc, #272]	@ (800433c <Supervisor_TaskStep+0x15c>)
 800422a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800422c:	6013      	str	r3, [r2, #0]
	}

	SupervisorB2_U.Board1_Data= rx;
 800422e:	4b44      	ldr	r3, [pc, #272]	@ (8004340 <Supervisor_TaskStep+0x160>)
 8004230:	4a40      	ldr	r2, [pc, #256]	@ (8004334 <Supervisor_TaskStep+0x154>)
 8004232:	f103 0430 	add.w	r4, r3, #48	@ 0x30
 8004236:	4615      	mov	r5, r2
 8004238:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800423a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800423c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800423e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004240:	e895 0003 	ldmia.w	r5, {r0, r1}
 8004244:	e884 0003 	stmia.w	r4, {r0, r1}
	SupervisorB2_U.BLE = ble;
 8004248:	4b3d      	ldr	r3, [pc, #244]	@ (8004340 <Supervisor_TaskStep+0x160>)
 800424a:	4a39      	ldr	r2, [pc, #228]	@ (8004330 <Supervisor_TaskStep+0x150>)
 800424c:	f103 0470 	add.w	r4, r3, #112	@ 0x70
 8004250:	4615      	mov	r5, r2
 8004252:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004254:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004256:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800425a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	SupervisorB2_U.IMU = imu;
 800425e:	4a38      	ldr	r2, [pc, #224]	@ (8004340 <Supervisor_TaskStep+0x160>)
 8004260:	4b32      	ldr	r3, [pc, #200]	@ (800432c <Supervisor_TaskStep+0x14c>)
 8004262:	4614      	mov	r4, r2
 8004264:	461d      	mov	r5, r3
 8004266:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004268:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800426a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800426c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800426e:	e895 0003 	ldmia.w	r5, {r0, r1}
 8004272:	e884 0003 	stmia.w	r4, {r0, r1}
	SupervisorB2_U.Sonars = son;
 8004276:	4b32      	ldr	r3, [pc, #200]	@ (8004340 <Supervisor_TaskStep+0x160>)
 8004278:	4a2b      	ldr	r2, [pc, #172]	@ (8004328 <Supervisor_TaskStep+0x148>)
 800427a:	f103 0458 	add.w	r4, r3, #88	@ 0x58
 800427e:	4615      	mov	r5, r2
 8004280:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004282:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004284:	e895 0003 	ldmia.w	r5, {r0, r1}
 8004288:	e884 0003 	stmia.w	r4, {r0, r1}
	SupervisorB2_U.last_valid_b1_ms = last_sup_update_ms;
 800428c:	4b2b      	ldr	r3, [pc, #172]	@ (800433c <Supervisor_TaskStep+0x15c>)
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	4a2b      	ldr	r2, [pc, #172]	@ (8004340 <Supervisor_TaskStep+0x160>)
 8004292:	62d3      	str	r3, [r2, #44]	@ 0x2c
	SupervisorB2_U.now_ms = now;
 8004294:	4a2a      	ldr	r2, [pc, #168]	@ (8004340 <Supervisor_TaskStep+0x160>)
 8004296:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004298:	6293      	str	r3, [r2, #40]	@ 0x28

	SupervisorB2_step();
 800429a:	f008 f971 	bl	800c580 <SupervisorB2_step>

	sup.critical_mask = SupervisorB2_Y.critical_mask;
 800429e:	4b29      	ldr	r3, [pc, #164]	@ (8004344 <Supervisor_TaskStep+0x164>)
 80042a0:	685b      	ldr	r3, [r3, #4]
 80042a2:	4a29      	ldr	r2, [pc, #164]	@ (8004348 <Supervisor_TaskStep+0x168>)
 80042a4:	6093      	str	r3, [r2, #8]
	sup.degraded_mask = SupervisorB2_Y.degraded_mask;
 80042a6:	4b27      	ldr	r3, [pc, #156]	@ (8004344 <Supervisor_TaskStep+0x164>)
 80042a8:	689b      	ldr	r3, [r3, #8]
 80042aa:	4a27      	ldr	r2, [pc, #156]	@ (8004348 <Supervisor_TaskStep+0x168>)
 80042ac:	6053      	str	r3, [r2, #4]
	sup.command = SupervisorB2_Y.B2Decision;
 80042ae:	4b25      	ldr	r3, [pc, #148]	@ (8004344 <Supervisor_TaskStep+0x164>)
 80042b0:	781a      	ldrb	r2, [r3, #0]
 80042b2:	4b25      	ldr	r3, [pc, #148]	@ (8004348 <Supervisor_TaskStep+0x168>)
 80042b4:	731a      	strb	r2, [r3, #12]
	sup.imu_coherence = SupervisorB2_Y.imu_coherence_status;
 80042b6:	4b23      	ldr	r3, [pc, #140]	@ (8004344 <Supervisor_TaskStep+0x164>)
 80042b8:	7b1a      	ldrb	r2, [r3, #12]
 80042ba:	4b23      	ldr	r3, [pc, #140]	@ (8004348 <Supervisor_TaskStep+0x168>)
 80042bc:	735a      	strb	r2, [r3, #13]

	sup.alive_counter ++;
 80042be:	4b22      	ldr	r3, [pc, #136]	@ (8004348 <Supervisor_TaskStep+0x168>)
 80042c0:	691b      	ldr	r3, [r3, #16]
 80042c2:	3301      	adds	r3, #1
 80042c4:	4a20      	ldr	r2, [pc, #128]	@ (8004348 <Supervisor_TaskStep+0x168>)
 80042c6:	6113      	str	r3, [r2, #16]
	sup.task_last_run_ms = now;
 80042c8:	4a1f      	ldr	r2, [pc, #124]	@ (8004348 <Supervisor_TaskStep+0x168>)
 80042ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042cc:	6013      	str	r3, [r2, #0]

	float imu_yaw = SupervisorB2_Y.acc_imu;
 80042ce:	4b1d      	ldr	r3, [pc, #116]	@ (8004344 <Supervisor_TaskStep+0x164>)
 80042d0:	691b      	ldr	r3, [r3, #16]
 80042d2:	623b      	str	r3, [r7, #32]
	float odom_yaw = SupervisorB2_Y.acc_enc;
 80042d4:	4b1b      	ldr	r3, [pc, #108]	@ (8004344 <Supervisor_TaskStep+0x164>)
 80042d6:	695b      	ldr	r3, [r3, #20]
 80042d8:	61fb      	str	r3, [r7, #28]

	if(imu_yaw != 0.0f && odom_yaw != 0.0f){
 80042da:	edd7 7a08 	vldr	s15, [r7, #32]
 80042de:	eef5 7a40 	vcmp.f32	s15, #0.0
 80042e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80042e6:	d017      	beq.n	8004318 <Supervisor_TaskStep+0x138>
 80042e8:	edd7 7a07 	vldr	s15, [r7, #28]
 80042ec:	eef5 7a40 	vcmp.f32	s15, #0.0
 80042f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80042f4:	d010      	beq.n	8004318 <Supervisor_TaskStep+0x138>
		printf("Imu: %.2f   |   Odom: %.2f\r\n", imu_yaw, odom_yaw);
 80042f6:	6a38      	ldr	r0, [r7, #32]
 80042f8:	f7fc f94e 	bl	8000598 <__aeabi_f2d>
 80042fc:	4604      	mov	r4, r0
 80042fe:	460d      	mov	r5, r1
 8004300:	69f8      	ldr	r0, [r7, #28]
 8004302:	f7fc f949 	bl	8000598 <__aeabi_f2d>
 8004306:	4602      	mov	r2, r0
 8004308:	460b      	mov	r3, r1
 800430a:	e9cd 2300 	strd	r2, r3, [sp]
 800430e:	4622      	mov	r2, r4
 8004310:	462b      	mov	r3, r5
 8004312:	480e      	ldr	r0, [pc, #56]	@ (800434c <Supervisor_TaskStep+0x16c>)
 8004314:	f00e fc16 	bl	8012b44 <iprintf>
	}


	SupervisorSnapshot_Write(&sup);
 8004318:	480b      	ldr	r0, [pc, #44]	@ (8004348 <Supervisor_TaskStep+0x168>)
 800431a:	f7ff fd93 	bl	8003e44 <SupervisorSnapshot_Write>

}
 800431e:	bf00      	nop
 8004320:	3728      	adds	r7, #40	@ 0x28
 8004322:	46bd      	mov	sp, r7
 8004324:	bdb0      	pop	{r4, r5, r7, pc}
 8004326:	bf00      	nop
 8004328:	200036ec 	.word	0x200036ec
 800432c:	20003704 	.word	0x20003704
 8004330:	2000372c 	.word	0x2000372c
 8004334:	20003748 	.word	0x20003748
 8004338:	20003770 	.word	0x20003770
 800433c:	20003774 	.word	0x20003774
 8004340:	200038c0 	.word	0x200038c0
 8004344:	2000394c 	.word	0x2000394c
 8004348:	20003778 	.word	0x20003778
 800434c:	08016dac 	.word	0x08016dac

08004350 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8004350:	480d      	ldr	r0, [pc, #52]	@ (8004388 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8004352:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8004354:	f7fd ffd8 	bl	8002308 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004358:	480c      	ldr	r0, [pc, #48]	@ (800438c <LoopForever+0x6>)
  ldr r1, =_edata
 800435a:	490d      	ldr	r1, [pc, #52]	@ (8004390 <LoopForever+0xa>)
  ldr r2, =_sidata
 800435c:	4a0d      	ldr	r2, [pc, #52]	@ (8004394 <LoopForever+0xe>)
  movs r3, #0
 800435e:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8004360:	e002      	b.n	8004368 <LoopCopyDataInit>

08004362 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004362:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004364:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004366:	3304      	adds	r3, #4

08004368 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004368:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800436a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800436c:	d3f9      	bcc.n	8004362 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800436e:	4a0a      	ldr	r2, [pc, #40]	@ (8004398 <LoopForever+0x12>)
  ldr r4, =_ebss
 8004370:	4c0a      	ldr	r4, [pc, #40]	@ (800439c <LoopForever+0x16>)
  movs r3, #0
 8004372:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004374:	e001      	b.n	800437a <LoopFillZerobss>

08004376 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004376:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004378:	3204      	adds	r2, #4

0800437a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800437a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800437c:	d3fb      	bcc.n	8004376 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800437e:	f00e fdff 	bl	8012f80 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8004382:	f7fd fd49 	bl	8001e18 <main>

08004386 <LoopForever>:

LoopForever:
    b LoopForever
 8004386:	e7fe      	b.n	8004386 <LoopForever>
  ldr   r0, =_estack
 8004388:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800438c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004390:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8004394:	080173d4 	.word	0x080173d4
  ldr r2, =_sbss
 8004398:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 800439c:	20004e8c 	.word	0x20004e8c

080043a0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80043a0:	e7fe      	b.n	80043a0 <ADC1_2_IRQHandler>

080043a2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80043a2:	b580      	push	{r7, lr}
 80043a4:	b082      	sub	sp, #8
 80043a6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80043a8:	2300      	movs	r3, #0
 80043aa:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80043ac:	2003      	movs	r0, #3
 80043ae:	f000 f8dc 	bl	800456a <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80043b2:	200f      	movs	r0, #15
 80043b4:	f7fd fde0 	bl	8001f78 <HAL_InitTick>
 80043b8:	4603      	mov	r3, r0
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d002      	beq.n	80043c4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80043be:	2301      	movs	r3, #1
 80043c0:	71fb      	strb	r3, [r7, #7]
 80043c2:	e001      	b.n	80043c8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80043c4:	f7fd fdae 	bl	8001f24 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80043c8:	79fb      	ldrb	r3, [r7, #7]

}
 80043ca:	4618      	mov	r0, r3
 80043cc:	3708      	adds	r7, #8
 80043ce:	46bd      	mov	sp, r7
 80043d0:	bd80      	pop	{r7, pc}
	...

080043d4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80043d4:	b480      	push	{r7}
 80043d6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80043d8:	4b05      	ldr	r3, [pc, #20]	@ (80043f0 <HAL_IncTick+0x1c>)
 80043da:	681a      	ldr	r2, [r3, #0]
 80043dc:	4b05      	ldr	r3, [pc, #20]	@ (80043f4 <HAL_IncTick+0x20>)
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	4413      	add	r3, r2
 80043e2:	4a03      	ldr	r2, [pc, #12]	@ (80043f0 <HAL_IncTick+0x1c>)
 80043e4:	6013      	str	r3, [r2, #0]
}
 80043e6:	bf00      	nop
 80043e8:	46bd      	mov	sp, r7
 80043ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ee:	4770      	bx	lr
 80043f0:	2000378c 	.word	0x2000378c
 80043f4:	20000008 	.word	0x20000008

080043f8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80043f8:	b480      	push	{r7}
 80043fa:	af00      	add	r7, sp, #0
  return uwTick;
 80043fc:	4b03      	ldr	r3, [pc, #12]	@ (800440c <HAL_GetTick+0x14>)
 80043fe:	681b      	ldr	r3, [r3, #0]
}
 8004400:	4618      	mov	r0, r3
 8004402:	46bd      	mov	sp, r7
 8004404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004408:	4770      	bx	lr
 800440a:	bf00      	nop
 800440c:	2000378c 	.word	0x2000378c

08004410 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004410:	b480      	push	{r7}
 8004412:	b085      	sub	sp, #20
 8004414:	af00      	add	r7, sp, #0
 8004416:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	f003 0307 	and.w	r3, r3, #7
 800441e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004420:	4b0c      	ldr	r3, [pc, #48]	@ (8004454 <__NVIC_SetPriorityGrouping+0x44>)
 8004422:	68db      	ldr	r3, [r3, #12]
 8004424:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004426:	68ba      	ldr	r2, [r7, #8]
 8004428:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800442c:	4013      	ands	r3, r2
 800442e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004434:	68bb      	ldr	r3, [r7, #8]
 8004436:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004438:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800443c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004440:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004442:	4a04      	ldr	r2, [pc, #16]	@ (8004454 <__NVIC_SetPriorityGrouping+0x44>)
 8004444:	68bb      	ldr	r3, [r7, #8]
 8004446:	60d3      	str	r3, [r2, #12]
}
 8004448:	bf00      	nop
 800444a:	3714      	adds	r7, #20
 800444c:	46bd      	mov	sp, r7
 800444e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004452:	4770      	bx	lr
 8004454:	e000ed00 	.word	0xe000ed00

08004458 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004458:	b480      	push	{r7}
 800445a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800445c:	4b04      	ldr	r3, [pc, #16]	@ (8004470 <__NVIC_GetPriorityGrouping+0x18>)
 800445e:	68db      	ldr	r3, [r3, #12]
 8004460:	0a1b      	lsrs	r3, r3, #8
 8004462:	f003 0307 	and.w	r3, r3, #7
}
 8004466:	4618      	mov	r0, r3
 8004468:	46bd      	mov	sp, r7
 800446a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800446e:	4770      	bx	lr
 8004470:	e000ed00 	.word	0xe000ed00

08004474 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004474:	b480      	push	{r7}
 8004476:	b083      	sub	sp, #12
 8004478:	af00      	add	r7, sp, #0
 800447a:	4603      	mov	r3, r0
 800447c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800447e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004482:	2b00      	cmp	r3, #0
 8004484:	db0b      	blt.n	800449e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004486:	79fb      	ldrb	r3, [r7, #7]
 8004488:	f003 021f 	and.w	r2, r3, #31
 800448c:	4907      	ldr	r1, [pc, #28]	@ (80044ac <__NVIC_EnableIRQ+0x38>)
 800448e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004492:	095b      	lsrs	r3, r3, #5
 8004494:	2001      	movs	r0, #1
 8004496:	fa00 f202 	lsl.w	r2, r0, r2
 800449a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800449e:	bf00      	nop
 80044a0:	370c      	adds	r7, #12
 80044a2:	46bd      	mov	sp, r7
 80044a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044a8:	4770      	bx	lr
 80044aa:	bf00      	nop
 80044ac:	e000e100 	.word	0xe000e100

080044b0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80044b0:	b480      	push	{r7}
 80044b2:	b083      	sub	sp, #12
 80044b4:	af00      	add	r7, sp, #0
 80044b6:	4603      	mov	r3, r0
 80044b8:	6039      	str	r1, [r7, #0]
 80044ba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80044bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	db0a      	blt.n	80044da <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80044c4:	683b      	ldr	r3, [r7, #0]
 80044c6:	b2da      	uxtb	r2, r3
 80044c8:	490c      	ldr	r1, [pc, #48]	@ (80044fc <__NVIC_SetPriority+0x4c>)
 80044ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80044ce:	0112      	lsls	r2, r2, #4
 80044d0:	b2d2      	uxtb	r2, r2
 80044d2:	440b      	add	r3, r1
 80044d4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80044d8:	e00a      	b.n	80044f0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80044da:	683b      	ldr	r3, [r7, #0]
 80044dc:	b2da      	uxtb	r2, r3
 80044de:	4908      	ldr	r1, [pc, #32]	@ (8004500 <__NVIC_SetPriority+0x50>)
 80044e0:	79fb      	ldrb	r3, [r7, #7]
 80044e2:	f003 030f 	and.w	r3, r3, #15
 80044e6:	3b04      	subs	r3, #4
 80044e8:	0112      	lsls	r2, r2, #4
 80044ea:	b2d2      	uxtb	r2, r2
 80044ec:	440b      	add	r3, r1
 80044ee:	761a      	strb	r2, [r3, #24]
}
 80044f0:	bf00      	nop
 80044f2:	370c      	adds	r7, #12
 80044f4:	46bd      	mov	sp, r7
 80044f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044fa:	4770      	bx	lr
 80044fc:	e000e100 	.word	0xe000e100
 8004500:	e000ed00 	.word	0xe000ed00

08004504 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004504:	b480      	push	{r7}
 8004506:	b089      	sub	sp, #36	@ 0x24
 8004508:	af00      	add	r7, sp, #0
 800450a:	60f8      	str	r0, [r7, #12]
 800450c:	60b9      	str	r1, [r7, #8]
 800450e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	f003 0307 	and.w	r3, r3, #7
 8004516:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004518:	69fb      	ldr	r3, [r7, #28]
 800451a:	f1c3 0307 	rsb	r3, r3, #7
 800451e:	2b04      	cmp	r3, #4
 8004520:	bf28      	it	cs
 8004522:	2304      	movcs	r3, #4
 8004524:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004526:	69fb      	ldr	r3, [r7, #28]
 8004528:	3304      	adds	r3, #4
 800452a:	2b06      	cmp	r3, #6
 800452c:	d902      	bls.n	8004534 <NVIC_EncodePriority+0x30>
 800452e:	69fb      	ldr	r3, [r7, #28]
 8004530:	3b03      	subs	r3, #3
 8004532:	e000      	b.n	8004536 <NVIC_EncodePriority+0x32>
 8004534:	2300      	movs	r3, #0
 8004536:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004538:	f04f 32ff 	mov.w	r2, #4294967295
 800453c:	69bb      	ldr	r3, [r7, #24]
 800453e:	fa02 f303 	lsl.w	r3, r2, r3
 8004542:	43da      	mvns	r2, r3
 8004544:	68bb      	ldr	r3, [r7, #8]
 8004546:	401a      	ands	r2, r3
 8004548:	697b      	ldr	r3, [r7, #20]
 800454a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800454c:	f04f 31ff 	mov.w	r1, #4294967295
 8004550:	697b      	ldr	r3, [r7, #20]
 8004552:	fa01 f303 	lsl.w	r3, r1, r3
 8004556:	43d9      	mvns	r1, r3
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800455c:	4313      	orrs	r3, r2
         );
}
 800455e:	4618      	mov	r0, r3
 8004560:	3724      	adds	r7, #36	@ 0x24
 8004562:	46bd      	mov	sp, r7
 8004564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004568:	4770      	bx	lr

0800456a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800456a:	b580      	push	{r7, lr}
 800456c:	b082      	sub	sp, #8
 800456e:	af00      	add	r7, sp, #0
 8004570:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004572:	6878      	ldr	r0, [r7, #4]
 8004574:	f7ff ff4c 	bl	8004410 <__NVIC_SetPriorityGrouping>
}
 8004578:	bf00      	nop
 800457a:	3708      	adds	r7, #8
 800457c:	46bd      	mov	sp, r7
 800457e:	bd80      	pop	{r7, pc}

08004580 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004580:	b580      	push	{r7, lr}
 8004582:	b086      	sub	sp, #24
 8004584:	af00      	add	r7, sp, #0
 8004586:	4603      	mov	r3, r0
 8004588:	60b9      	str	r1, [r7, #8]
 800458a:	607a      	str	r2, [r7, #4]
 800458c:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800458e:	f7ff ff63 	bl	8004458 <__NVIC_GetPriorityGrouping>
 8004592:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004594:	687a      	ldr	r2, [r7, #4]
 8004596:	68b9      	ldr	r1, [r7, #8]
 8004598:	6978      	ldr	r0, [r7, #20]
 800459a:	f7ff ffb3 	bl	8004504 <NVIC_EncodePriority>
 800459e:	4602      	mov	r2, r0
 80045a0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80045a4:	4611      	mov	r1, r2
 80045a6:	4618      	mov	r0, r3
 80045a8:	f7ff ff82 	bl	80044b0 <__NVIC_SetPriority>
}
 80045ac:	bf00      	nop
 80045ae:	3718      	adds	r7, #24
 80045b0:	46bd      	mov	sp, r7
 80045b2:	bd80      	pop	{r7, pc}

080045b4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80045b4:	b580      	push	{r7, lr}
 80045b6:	b082      	sub	sp, #8
 80045b8:	af00      	add	r7, sp, #0
 80045ba:	4603      	mov	r3, r0
 80045bc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80045be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80045c2:	4618      	mov	r0, r3
 80045c4:	f7ff ff56 	bl	8004474 <__NVIC_EnableIRQ>
}
 80045c8:	bf00      	nop
 80045ca:	3708      	adds	r7, #8
 80045cc:	46bd      	mov	sp, r7
 80045ce:	bd80      	pop	{r7, pc}

080045d0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80045d0:	b580      	push	{r7, lr}
 80045d2:	b084      	sub	sp, #16
 80045d4:	af00      	add	r7, sp, #0
 80045d6:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d101      	bne.n	80045e2 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80045de:	2301      	movs	r3, #1
 80045e0:	e08d      	b.n	80046fe <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	461a      	mov	r2, r3
 80045e8:	4b47      	ldr	r3, [pc, #284]	@ (8004708 <HAL_DMA_Init+0x138>)
 80045ea:	429a      	cmp	r2, r3
 80045ec:	d80f      	bhi.n	800460e <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	461a      	mov	r2, r3
 80045f4:	4b45      	ldr	r3, [pc, #276]	@ (800470c <HAL_DMA_Init+0x13c>)
 80045f6:	4413      	add	r3, r2
 80045f8:	4a45      	ldr	r2, [pc, #276]	@ (8004710 <HAL_DMA_Init+0x140>)
 80045fa:	fba2 2303 	umull	r2, r3, r2, r3
 80045fe:	091b      	lsrs	r3, r3, #4
 8004600:	009a      	lsls	r2, r3, #2
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	4a42      	ldr	r2, [pc, #264]	@ (8004714 <HAL_DMA_Init+0x144>)
 800460a:	641a      	str	r2, [r3, #64]	@ 0x40
 800460c:	e00e      	b.n	800462c <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	461a      	mov	r2, r3
 8004614:	4b40      	ldr	r3, [pc, #256]	@ (8004718 <HAL_DMA_Init+0x148>)
 8004616:	4413      	add	r3, r2
 8004618:	4a3d      	ldr	r2, [pc, #244]	@ (8004710 <HAL_DMA_Init+0x140>)
 800461a:	fba2 2303 	umull	r2, r3, r2, r3
 800461e:	091b      	lsrs	r3, r3, #4
 8004620:	009a      	lsls	r2, r3, #2
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	4a3c      	ldr	r2, [pc, #240]	@ (800471c <HAL_DMA_Init+0x14c>)
 800462a:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	2202      	movs	r2, #2
 8004630:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8004642:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004646:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8004650:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	691b      	ldr	r3, [r3, #16]
 8004656:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800465c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	699b      	ldr	r3, [r3, #24]
 8004662:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004668:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	6a1b      	ldr	r3, [r3, #32]
 800466e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8004670:	68fa      	ldr	r2, [r7, #12]
 8004672:	4313      	orrs	r3, r2
 8004674:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	68fa      	ldr	r2, [r7, #12]
 800467c:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800467e:	6878      	ldr	r0, [r7, #4]
 8004680:	f000 fa76 	bl	8004b70 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	689b      	ldr	r3, [r3, #8]
 8004688:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800468c:	d102      	bne.n	8004694 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	2200      	movs	r2, #0
 8004692:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	685a      	ldr	r2, [r3, #4]
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800469c:	b2d2      	uxtb	r2, r2
 800469e:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80046a4:	687a      	ldr	r2, [r7, #4]
 80046a6:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80046a8:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	685b      	ldr	r3, [r3, #4]
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d010      	beq.n	80046d4 <HAL_DMA_Init+0x104>
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	685b      	ldr	r3, [r3, #4]
 80046b6:	2b04      	cmp	r3, #4
 80046b8:	d80c      	bhi.n	80046d4 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80046ba:	6878      	ldr	r0, [r7, #4]
 80046bc:	f000 fa96 	bl	8004bec <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80046c4:	2200      	movs	r2, #0
 80046c6:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80046cc:	687a      	ldr	r2, [r7, #4]
 80046ce:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80046d0:	605a      	str	r2, [r3, #4]
 80046d2:	e008      	b.n	80046e6 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	2200      	movs	r2, #0
 80046d8:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	2200      	movs	r2, #0
 80046de:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	2200      	movs	r2, #0
 80046e4:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	2200      	movs	r2, #0
 80046ea:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	2201      	movs	r2, #1
 80046f0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	2200      	movs	r2, #0
 80046f8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80046fc:	2300      	movs	r3, #0
}
 80046fe:	4618      	mov	r0, r3
 8004700:	3710      	adds	r7, #16
 8004702:	46bd      	mov	sp, r7
 8004704:	bd80      	pop	{r7, pc}
 8004706:	bf00      	nop
 8004708:	40020407 	.word	0x40020407
 800470c:	bffdfff8 	.word	0xbffdfff8
 8004710:	cccccccd 	.word	0xcccccccd
 8004714:	40020000 	.word	0x40020000
 8004718:	bffdfbf8 	.word	0xbffdfbf8
 800471c:	40020400 	.word	0x40020400

08004720 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8004720:	b580      	push	{r7, lr}
 8004722:	b086      	sub	sp, #24
 8004724:	af00      	add	r7, sp, #0
 8004726:	60f8      	str	r0, [r7, #12]
 8004728:	60b9      	str	r1, [r7, #8]
 800472a:	607a      	str	r2, [r7, #4]
 800472c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800472e:	2300      	movs	r3, #0
 8004730:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004738:	2b01      	cmp	r3, #1
 800473a:	d101      	bne.n	8004740 <HAL_DMA_Start_IT+0x20>
 800473c:	2302      	movs	r3, #2
 800473e:	e066      	b.n	800480e <HAL_DMA_Start_IT+0xee>
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	2201      	movs	r2, #1
 8004744:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800474e:	b2db      	uxtb	r3, r3
 8004750:	2b01      	cmp	r3, #1
 8004752:	d155      	bne.n	8004800 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	2202      	movs	r2, #2
 8004758:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	2200      	movs	r2, #0
 8004760:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	681a      	ldr	r2, [r3, #0]
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	f022 0201 	bic.w	r2, r2, #1
 8004770:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004772:	683b      	ldr	r3, [r7, #0]
 8004774:	687a      	ldr	r2, [r7, #4]
 8004776:	68b9      	ldr	r1, [r7, #8]
 8004778:	68f8      	ldr	r0, [r7, #12]
 800477a:	f000 f9bb 	bl	8004af4 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004782:	2b00      	cmp	r3, #0
 8004784:	d008      	beq.n	8004798 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	681a      	ldr	r2, [r3, #0]
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	f042 020e 	orr.w	r2, r2, #14
 8004794:	601a      	str	r2, [r3, #0]
 8004796:	e00f      	b.n	80047b8 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	681a      	ldr	r2, [r3, #0]
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	f022 0204 	bic.w	r2, r2, #4
 80047a6:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	681a      	ldr	r2, [r3, #0]
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	f042 020a 	orr.w	r2, r2, #10
 80047b6:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d007      	beq.n	80047d6 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80047ca:	681a      	ldr	r2, [r3, #0]
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80047d0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80047d4:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d007      	beq.n	80047ee <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80047e2:	681a      	ldr	r2, [r3, #0]
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80047e8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80047ec:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	681a      	ldr	r2, [r3, #0]
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	f042 0201 	orr.w	r2, r2, #1
 80047fc:	601a      	str	r2, [r3, #0]
 80047fe:	e005      	b.n	800480c <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	2200      	movs	r2, #0
 8004804:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8004808:	2302      	movs	r3, #2
 800480a:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800480c:	7dfb      	ldrb	r3, [r7, #23]
}
 800480e:	4618      	mov	r0, r3
 8004810:	3718      	adds	r7, #24
 8004812:	46bd      	mov	sp, r7
 8004814:	bd80      	pop	{r7, pc}

08004816 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004816:	b480      	push	{r7}
 8004818:	b085      	sub	sp, #20
 800481a:	af00      	add	r7, sp, #0
 800481c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800481e:	2300      	movs	r3, #0
 8004820:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004828:	b2db      	uxtb	r3, r3
 800482a:	2b02      	cmp	r3, #2
 800482c:	d005      	beq.n	800483a <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	2204      	movs	r2, #4
 8004832:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8004834:	2301      	movs	r3, #1
 8004836:	73fb      	strb	r3, [r7, #15]
 8004838:	e037      	b.n	80048aa <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	681a      	ldr	r2, [r3, #0]
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	f022 020e 	bic.w	r2, r2, #14
 8004848:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800484e:	681a      	ldr	r2, [r3, #0]
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004854:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004858:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	681a      	ldr	r2, [r3, #0]
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	f022 0201 	bic.w	r2, r2, #1
 8004868:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800486e:	f003 021f 	and.w	r2, r3, #31
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004876:	2101      	movs	r1, #1
 8004878:	fa01 f202 	lsl.w	r2, r1, r2
 800487c:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004882:	687a      	ldr	r2, [r7, #4]
 8004884:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004886:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800488c:	2b00      	cmp	r3, #0
 800488e:	d00c      	beq.n	80048aa <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004894:	681a      	ldr	r2, [r3, #0]
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800489a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800489e:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80048a4:	687a      	ldr	r2, [r7, #4]
 80048a6:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80048a8:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	2201      	movs	r2, #1
 80048ae:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	2200      	movs	r2, #0
 80048b6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 80048ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80048bc:	4618      	mov	r0, r3
 80048be:	3714      	adds	r7, #20
 80048c0:	46bd      	mov	sp, r7
 80048c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c6:	4770      	bx	lr

080048c8 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80048c8:	b580      	push	{r7, lr}
 80048ca:	b084      	sub	sp, #16
 80048cc:	af00      	add	r7, sp, #0
 80048ce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80048d0:	2300      	movs	r3, #0
 80048d2:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80048da:	b2db      	uxtb	r3, r3
 80048dc:	2b02      	cmp	r3, #2
 80048de:	d00d      	beq.n	80048fc <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	2204      	movs	r2, #4
 80048e4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	2201      	movs	r2, #1
 80048ea:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	2200      	movs	r2, #0
 80048f2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 80048f6:	2301      	movs	r3, #1
 80048f8:	73fb      	strb	r3, [r7, #15]
 80048fa:	e047      	b.n	800498c <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	681a      	ldr	r2, [r3, #0]
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	f022 020e 	bic.w	r2, r2, #14
 800490a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	681a      	ldr	r2, [r3, #0]
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	f022 0201 	bic.w	r2, r2, #1
 800491a:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004920:	681a      	ldr	r2, [r3, #0]
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004926:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800492a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004930:	f003 021f 	and.w	r2, r3, #31
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004938:	2101      	movs	r1, #1
 800493a:	fa01 f202 	lsl.w	r2, r1, r2
 800493e:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004944:	687a      	ldr	r2, [r7, #4]
 8004946:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004948:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800494e:	2b00      	cmp	r3, #0
 8004950:	d00c      	beq.n	800496c <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004956:	681a      	ldr	r2, [r3, #0]
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800495c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004960:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004966:	687a      	ldr	r2, [r7, #4]
 8004968:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800496a:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	2201      	movs	r2, #1
 8004970:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	2200      	movs	r2, #0
 8004978:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004980:	2b00      	cmp	r3, #0
 8004982:	d003      	beq.n	800498c <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004988:	6878      	ldr	r0, [r7, #4]
 800498a:	4798      	blx	r3
    }
  }
  return status;
 800498c:	7bfb      	ldrb	r3, [r7, #15]
}
 800498e:	4618      	mov	r0, r3
 8004990:	3710      	adds	r7, #16
 8004992:	46bd      	mov	sp, r7
 8004994:	bd80      	pop	{r7, pc}

08004996 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004996:	b580      	push	{r7, lr}
 8004998:	b084      	sub	sp, #16
 800499a:	af00      	add	r7, sp, #0
 800499c:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049b2:	f003 031f 	and.w	r3, r3, #31
 80049b6:	2204      	movs	r2, #4
 80049b8:	409a      	lsls	r2, r3
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	4013      	ands	r3, r2
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d026      	beq.n	8004a10 <HAL_DMA_IRQHandler+0x7a>
 80049c2:	68bb      	ldr	r3, [r7, #8]
 80049c4:	f003 0304 	and.w	r3, r3, #4
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d021      	beq.n	8004a10 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	f003 0320 	and.w	r3, r3, #32
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d107      	bne.n	80049ea <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	681a      	ldr	r2, [r3, #0]
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	f022 0204 	bic.w	r2, r2, #4
 80049e8:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049ee:	f003 021f 	and.w	r2, r3, #31
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049f6:	2104      	movs	r1, #4
 80049f8:	fa01 f202 	lsl.w	r2, r1, r2
 80049fc:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d071      	beq.n	8004aea <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a0a:	6878      	ldr	r0, [r7, #4]
 8004a0c:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8004a0e:	e06c      	b.n	8004aea <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a14:	f003 031f 	and.w	r3, r3, #31
 8004a18:	2202      	movs	r2, #2
 8004a1a:	409a      	lsls	r2, r3
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	4013      	ands	r3, r2
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d02e      	beq.n	8004a82 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8004a24:	68bb      	ldr	r3, [r7, #8]
 8004a26:	f003 0302 	and.w	r3, r3, #2
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d029      	beq.n	8004a82 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	f003 0320 	and.w	r3, r3, #32
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d10b      	bne.n	8004a54 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	681a      	ldr	r2, [r3, #0]
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	f022 020a 	bic.w	r2, r2, #10
 8004a4a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	2201      	movs	r2, #1
 8004a50:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a58:	f003 021f 	and.w	r2, r3, #31
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a60:	2102      	movs	r1, #2
 8004a62:	fa01 f202 	lsl.w	r2, r1, r2
 8004a66:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	2200      	movs	r2, #0
 8004a6c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d038      	beq.n	8004aea <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a7c:	6878      	ldr	r0, [r7, #4]
 8004a7e:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8004a80:	e033      	b.n	8004aea <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a86:	f003 031f 	and.w	r3, r3, #31
 8004a8a:	2208      	movs	r2, #8
 8004a8c:	409a      	lsls	r2, r3
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	4013      	ands	r3, r2
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d02a      	beq.n	8004aec <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8004a96:	68bb      	ldr	r3, [r7, #8]
 8004a98:	f003 0308 	and.w	r3, r3, #8
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d025      	beq.n	8004aec <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	681a      	ldr	r2, [r3, #0]
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	f022 020e 	bic.w	r2, r2, #14
 8004aae:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ab4:	f003 021f 	and.w	r2, r3, #31
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004abc:	2101      	movs	r1, #1
 8004abe:	fa01 f202 	lsl.w	r2, r1, r2
 8004ac2:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	2201      	movs	r2, #1
 8004ac8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	2201      	movs	r2, #1
 8004ace:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	2200      	movs	r2, #0
 8004ad6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d004      	beq.n	8004aec <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004ae6:	6878      	ldr	r0, [r7, #4]
 8004ae8:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8004aea:	bf00      	nop
 8004aec:	bf00      	nop
}
 8004aee:	3710      	adds	r7, #16
 8004af0:	46bd      	mov	sp, r7
 8004af2:	bd80      	pop	{r7, pc}

08004af4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004af4:	b480      	push	{r7}
 8004af6:	b085      	sub	sp, #20
 8004af8:	af00      	add	r7, sp, #0
 8004afa:	60f8      	str	r0, [r7, #12]
 8004afc:	60b9      	str	r1, [r7, #8]
 8004afe:	607a      	str	r2, [r7, #4]
 8004b00:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004b06:	68fa      	ldr	r2, [r7, #12]
 8004b08:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004b0a:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d004      	beq.n	8004b1e <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b18:	68fa      	ldr	r2, [r7, #12]
 8004b1a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004b1c:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b22:	f003 021f 	and.w	r2, r3, #31
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b2a:	2101      	movs	r1, #1
 8004b2c:	fa01 f202 	lsl.w	r2, r1, r2
 8004b30:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	683a      	ldr	r2, [r7, #0]
 8004b38:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	689b      	ldr	r3, [r3, #8]
 8004b3e:	2b10      	cmp	r3, #16
 8004b40:	d108      	bne.n	8004b54 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	687a      	ldr	r2, [r7, #4]
 8004b48:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	68ba      	ldr	r2, [r7, #8]
 8004b50:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8004b52:	e007      	b.n	8004b64 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	68ba      	ldr	r2, [r7, #8]
 8004b5a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	687a      	ldr	r2, [r7, #4]
 8004b62:	60da      	str	r2, [r3, #12]
}
 8004b64:	bf00      	nop
 8004b66:	3714      	adds	r7, #20
 8004b68:	46bd      	mov	sp, r7
 8004b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b6e:	4770      	bx	lr

08004b70 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004b70:	b480      	push	{r7}
 8004b72:	b087      	sub	sp, #28
 8004b74:	af00      	add	r7, sp, #0
 8004b76:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	461a      	mov	r2, r3
 8004b7e:	4b16      	ldr	r3, [pc, #88]	@ (8004bd8 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8004b80:	429a      	cmp	r2, r3
 8004b82:	d802      	bhi.n	8004b8a <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8004b84:	4b15      	ldr	r3, [pc, #84]	@ (8004bdc <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8004b86:	617b      	str	r3, [r7, #20]
 8004b88:	e001      	b.n	8004b8e <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 8004b8a:	4b15      	ldr	r3, [pc, #84]	@ (8004be0 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8004b8c:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8004b8e:	697b      	ldr	r3, [r7, #20]
 8004b90:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	b2db      	uxtb	r3, r3
 8004b98:	3b08      	subs	r3, #8
 8004b9a:	4a12      	ldr	r2, [pc, #72]	@ (8004be4 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8004b9c:	fba2 2303 	umull	r2, r3, r2, r3
 8004ba0:	091b      	lsrs	r3, r3, #4
 8004ba2:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ba8:	089b      	lsrs	r3, r3, #2
 8004baa:	009a      	lsls	r2, r3, #2
 8004bac:	693b      	ldr	r3, [r7, #16]
 8004bae:	4413      	add	r3, r2
 8004bb0:	461a      	mov	r2, r3
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	4a0b      	ldr	r2, [pc, #44]	@ (8004be8 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8004bba:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	f003 031f 	and.w	r3, r3, #31
 8004bc2:	2201      	movs	r2, #1
 8004bc4:	409a      	lsls	r2, r3
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8004bca:	bf00      	nop
 8004bcc:	371c      	adds	r7, #28
 8004bce:	46bd      	mov	sp, r7
 8004bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bd4:	4770      	bx	lr
 8004bd6:	bf00      	nop
 8004bd8:	40020407 	.word	0x40020407
 8004bdc:	40020800 	.word	0x40020800
 8004be0:	40020820 	.word	0x40020820
 8004be4:	cccccccd 	.word	0xcccccccd
 8004be8:	40020880 	.word	0x40020880

08004bec <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004bec:	b480      	push	{r7}
 8004bee:	b085      	sub	sp, #20
 8004bf0:	af00      	add	r7, sp, #0
 8004bf2:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	685b      	ldr	r3, [r3, #4]
 8004bf8:	b2db      	uxtb	r3, r3
 8004bfa:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004bfc:	68fa      	ldr	r2, [r7, #12]
 8004bfe:	4b0b      	ldr	r3, [pc, #44]	@ (8004c2c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8004c00:	4413      	add	r3, r2
 8004c02:	009b      	lsls	r3, r3, #2
 8004c04:	461a      	mov	r2, r3
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	4a08      	ldr	r2, [pc, #32]	@ (8004c30 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8004c0e:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	3b01      	subs	r3, #1
 8004c14:	f003 031f 	and.w	r3, r3, #31
 8004c18:	2201      	movs	r2, #1
 8004c1a:	409a      	lsls	r2, r3
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8004c20:	bf00      	nop
 8004c22:	3714      	adds	r7, #20
 8004c24:	46bd      	mov	sp, r7
 8004c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c2a:	4770      	bx	lr
 8004c2c:	1000823f 	.word	0x1000823f
 8004c30:	40020940 	.word	0x40020940

08004c34 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004c34:	b480      	push	{r7}
 8004c36:	b087      	sub	sp, #28
 8004c38:	af00      	add	r7, sp, #0
 8004c3a:	6078      	str	r0, [r7, #4]
 8004c3c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8004c3e:	2300      	movs	r3, #0
 8004c40:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8004c42:	e15a      	b.n	8004efa <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8004c44:	683b      	ldr	r3, [r7, #0]
 8004c46:	681a      	ldr	r2, [r3, #0]
 8004c48:	2101      	movs	r1, #1
 8004c4a:	697b      	ldr	r3, [r7, #20]
 8004c4c:	fa01 f303 	lsl.w	r3, r1, r3
 8004c50:	4013      	ands	r3, r2
 8004c52:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	f000 814c 	beq.w	8004ef4 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004c5c:	683b      	ldr	r3, [r7, #0]
 8004c5e:	685b      	ldr	r3, [r3, #4]
 8004c60:	f003 0303 	and.w	r3, r3, #3
 8004c64:	2b01      	cmp	r3, #1
 8004c66:	d005      	beq.n	8004c74 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004c68:	683b      	ldr	r3, [r7, #0]
 8004c6a:	685b      	ldr	r3, [r3, #4]
 8004c6c:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004c70:	2b02      	cmp	r3, #2
 8004c72:	d130      	bne.n	8004cd6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	689b      	ldr	r3, [r3, #8]
 8004c78:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004c7a:	697b      	ldr	r3, [r7, #20]
 8004c7c:	005b      	lsls	r3, r3, #1
 8004c7e:	2203      	movs	r2, #3
 8004c80:	fa02 f303 	lsl.w	r3, r2, r3
 8004c84:	43db      	mvns	r3, r3
 8004c86:	693a      	ldr	r2, [r7, #16]
 8004c88:	4013      	ands	r3, r2
 8004c8a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004c8c:	683b      	ldr	r3, [r7, #0]
 8004c8e:	68da      	ldr	r2, [r3, #12]
 8004c90:	697b      	ldr	r3, [r7, #20]
 8004c92:	005b      	lsls	r3, r3, #1
 8004c94:	fa02 f303 	lsl.w	r3, r2, r3
 8004c98:	693a      	ldr	r2, [r7, #16]
 8004c9a:	4313      	orrs	r3, r2
 8004c9c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	693a      	ldr	r2, [r7, #16]
 8004ca2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	685b      	ldr	r3, [r3, #4]
 8004ca8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004caa:	2201      	movs	r2, #1
 8004cac:	697b      	ldr	r3, [r7, #20]
 8004cae:	fa02 f303 	lsl.w	r3, r2, r3
 8004cb2:	43db      	mvns	r3, r3
 8004cb4:	693a      	ldr	r2, [r7, #16]
 8004cb6:	4013      	ands	r3, r2
 8004cb8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004cba:	683b      	ldr	r3, [r7, #0]
 8004cbc:	685b      	ldr	r3, [r3, #4]
 8004cbe:	091b      	lsrs	r3, r3, #4
 8004cc0:	f003 0201 	and.w	r2, r3, #1
 8004cc4:	697b      	ldr	r3, [r7, #20]
 8004cc6:	fa02 f303 	lsl.w	r3, r2, r3
 8004cca:	693a      	ldr	r2, [r7, #16]
 8004ccc:	4313      	orrs	r3, r2
 8004cce:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	693a      	ldr	r2, [r7, #16]
 8004cd4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004cd6:	683b      	ldr	r3, [r7, #0]
 8004cd8:	685b      	ldr	r3, [r3, #4]
 8004cda:	f003 0303 	and.w	r3, r3, #3
 8004cde:	2b03      	cmp	r3, #3
 8004ce0:	d017      	beq.n	8004d12 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	68db      	ldr	r3, [r3, #12]
 8004ce6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004ce8:	697b      	ldr	r3, [r7, #20]
 8004cea:	005b      	lsls	r3, r3, #1
 8004cec:	2203      	movs	r2, #3
 8004cee:	fa02 f303 	lsl.w	r3, r2, r3
 8004cf2:	43db      	mvns	r3, r3
 8004cf4:	693a      	ldr	r2, [r7, #16]
 8004cf6:	4013      	ands	r3, r2
 8004cf8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004cfa:	683b      	ldr	r3, [r7, #0]
 8004cfc:	689a      	ldr	r2, [r3, #8]
 8004cfe:	697b      	ldr	r3, [r7, #20]
 8004d00:	005b      	lsls	r3, r3, #1
 8004d02:	fa02 f303 	lsl.w	r3, r2, r3
 8004d06:	693a      	ldr	r2, [r7, #16]
 8004d08:	4313      	orrs	r3, r2
 8004d0a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	693a      	ldr	r2, [r7, #16]
 8004d10:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004d12:	683b      	ldr	r3, [r7, #0]
 8004d14:	685b      	ldr	r3, [r3, #4]
 8004d16:	f003 0303 	and.w	r3, r3, #3
 8004d1a:	2b02      	cmp	r3, #2
 8004d1c:	d123      	bne.n	8004d66 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004d1e:	697b      	ldr	r3, [r7, #20]
 8004d20:	08da      	lsrs	r2, r3, #3
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	3208      	adds	r2, #8
 8004d26:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004d2a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004d2c:	697b      	ldr	r3, [r7, #20]
 8004d2e:	f003 0307 	and.w	r3, r3, #7
 8004d32:	009b      	lsls	r3, r3, #2
 8004d34:	220f      	movs	r2, #15
 8004d36:	fa02 f303 	lsl.w	r3, r2, r3
 8004d3a:	43db      	mvns	r3, r3
 8004d3c:	693a      	ldr	r2, [r7, #16]
 8004d3e:	4013      	ands	r3, r2
 8004d40:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8004d42:	683b      	ldr	r3, [r7, #0]
 8004d44:	691a      	ldr	r2, [r3, #16]
 8004d46:	697b      	ldr	r3, [r7, #20]
 8004d48:	f003 0307 	and.w	r3, r3, #7
 8004d4c:	009b      	lsls	r3, r3, #2
 8004d4e:	fa02 f303 	lsl.w	r3, r2, r3
 8004d52:	693a      	ldr	r2, [r7, #16]
 8004d54:	4313      	orrs	r3, r2
 8004d56:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8004d58:	697b      	ldr	r3, [r7, #20]
 8004d5a:	08da      	lsrs	r2, r3, #3
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	3208      	adds	r2, #8
 8004d60:	6939      	ldr	r1, [r7, #16]
 8004d62:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004d6c:	697b      	ldr	r3, [r7, #20]
 8004d6e:	005b      	lsls	r3, r3, #1
 8004d70:	2203      	movs	r2, #3
 8004d72:	fa02 f303 	lsl.w	r3, r2, r3
 8004d76:	43db      	mvns	r3, r3
 8004d78:	693a      	ldr	r2, [r7, #16]
 8004d7a:	4013      	ands	r3, r2
 8004d7c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004d7e:	683b      	ldr	r3, [r7, #0]
 8004d80:	685b      	ldr	r3, [r3, #4]
 8004d82:	f003 0203 	and.w	r2, r3, #3
 8004d86:	697b      	ldr	r3, [r7, #20]
 8004d88:	005b      	lsls	r3, r3, #1
 8004d8a:	fa02 f303 	lsl.w	r3, r2, r3
 8004d8e:	693a      	ldr	r2, [r7, #16]
 8004d90:	4313      	orrs	r3, r2
 8004d92:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	693a      	ldr	r2, [r7, #16]
 8004d98:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004d9a:	683b      	ldr	r3, [r7, #0]
 8004d9c:	685b      	ldr	r3, [r3, #4]
 8004d9e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	f000 80a6 	beq.w	8004ef4 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004da8:	4b5b      	ldr	r3, [pc, #364]	@ (8004f18 <HAL_GPIO_Init+0x2e4>)
 8004daa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004dac:	4a5a      	ldr	r2, [pc, #360]	@ (8004f18 <HAL_GPIO_Init+0x2e4>)
 8004dae:	f043 0301 	orr.w	r3, r3, #1
 8004db2:	6613      	str	r3, [r2, #96]	@ 0x60
 8004db4:	4b58      	ldr	r3, [pc, #352]	@ (8004f18 <HAL_GPIO_Init+0x2e4>)
 8004db6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004db8:	f003 0301 	and.w	r3, r3, #1
 8004dbc:	60bb      	str	r3, [r7, #8]
 8004dbe:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004dc0:	4a56      	ldr	r2, [pc, #344]	@ (8004f1c <HAL_GPIO_Init+0x2e8>)
 8004dc2:	697b      	ldr	r3, [r7, #20]
 8004dc4:	089b      	lsrs	r3, r3, #2
 8004dc6:	3302      	adds	r3, #2
 8004dc8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004dcc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8004dce:	697b      	ldr	r3, [r7, #20]
 8004dd0:	f003 0303 	and.w	r3, r3, #3
 8004dd4:	009b      	lsls	r3, r3, #2
 8004dd6:	220f      	movs	r2, #15
 8004dd8:	fa02 f303 	lsl.w	r3, r2, r3
 8004ddc:	43db      	mvns	r3, r3
 8004dde:	693a      	ldr	r2, [r7, #16]
 8004de0:	4013      	ands	r3, r2
 8004de2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8004dea:	d01f      	beq.n	8004e2c <HAL_GPIO_Init+0x1f8>
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	4a4c      	ldr	r2, [pc, #304]	@ (8004f20 <HAL_GPIO_Init+0x2ec>)
 8004df0:	4293      	cmp	r3, r2
 8004df2:	d019      	beq.n	8004e28 <HAL_GPIO_Init+0x1f4>
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	4a4b      	ldr	r2, [pc, #300]	@ (8004f24 <HAL_GPIO_Init+0x2f0>)
 8004df8:	4293      	cmp	r3, r2
 8004dfa:	d013      	beq.n	8004e24 <HAL_GPIO_Init+0x1f0>
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	4a4a      	ldr	r2, [pc, #296]	@ (8004f28 <HAL_GPIO_Init+0x2f4>)
 8004e00:	4293      	cmp	r3, r2
 8004e02:	d00d      	beq.n	8004e20 <HAL_GPIO_Init+0x1ec>
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	4a49      	ldr	r2, [pc, #292]	@ (8004f2c <HAL_GPIO_Init+0x2f8>)
 8004e08:	4293      	cmp	r3, r2
 8004e0a:	d007      	beq.n	8004e1c <HAL_GPIO_Init+0x1e8>
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	4a48      	ldr	r2, [pc, #288]	@ (8004f30 <HAL_GPIO_Init+0x2fc>)
 8004e10:	4293      	cmp	r3, r2
 8004e12:	d101      	bne.n	8004e18 <HAL_GPIO_Init+0x1e4>
 8004e14:	2305      	movs	r3, #5
 8004e16:	e00a      	b.n	8004e2e <HAL_GPIO_Init+0x1fa>
 8004e18:	2306      	movs	r3, #6
 8004e1a:	e008      	b.n	8004e2e <HAL_GPIO_Init+0x1fa>
 8004e1c:	2304      	movs	r3, #4
 8004e1e:	e006      	b.n	8004e2e <HAL_GPIO_Init+0x1fa>
 8004e20:	2303      	movs	r3, #3
 8004e22:	e004      	b.n	8004e2e <HAL_GPIO_Init+0x1fa>
 8004e24:	2302      	movs	r3, #2
 8004e26:	e002      	b.n	8004e2e <HAL_GPIO_Init+0x1fa>
 8004e28:	2301      	movs	r3, #1
 8004e2a:	e000      	b.n	8004e2e <HAL_GPIO_Init+0x1fa>
 8004e2c:	2300      	movs	r3, #0
 8004e2e:	697a      	ldr	r2, [r7, #20]
 8004e30:	f002 0203 	and.w	r2, r2, #3
 8004e34:	0092      	lsls	r2, r2, #2
 8004e36:	4093      	lsls	r3, r2
 8004e38:	693a      	ldr	r2, [r7, #16]
 8004e3a:	4313      	orrs	r3, r2
 8004e3c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004e3e:	4937      	ldr	r1, [pc, #220]	@ (8004f1c <HAL_GPIO_Init+0x2e8>)
 8004e40:	697b      	ldr	r3, [r7, #20]
 8004e42:	089b      	lsrs	r3, r3, #2
 8004e44:	3302      	adds	r3, #2
 8004e46:	693a      	ldr	r2, [r7, #16]
 8004e48:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004e4c:	4b39      	ldr	r3, [pc, #228]	@ (8004f34 <HAL_GPIO_Init+0x300>)
 8004e4e:	689b      	ldr	r3, [r3, #8]
 8004e50:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	43db      	mvns	r3, r3
 8004e56:	693a      	ldr	r2, [r7, #16]
 8004e58:	4013      	ands	r3, r2
 8004e5a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004e5c:	683b      	ldr	r3, [r7, #0]
 8004e5e:	685b      	ldr	r3, [r3, #4]
 8004e60:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d003      	beq.n	8004e70 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8004e68:	693a      	ldr	r2, [r7, #16]
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	4313      	orrs	r3, r2
 8004e6e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004e70:	4a30      	ldr	r2, [pc, #192]	@ (8004f34 <HAL_GPIO_Init+0x300>)
 8004e72:	693b      	ldr	r3, [r7, #16]
 8004e74:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8004e76:	4b2f      	ldr	r3, [pc, #188]	@ (8004f34 <HAL_GPIO_Init+0x300>)
 8004e78:	68db      	ldr	r3, [r3, #12]
 8004e7a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	43db      	mvns	r3, r3
 8004e80:	693a      	ldr	r2, [r7, #16]
 8004e82:	4013      	ands	r3, r2
 8004e84:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004e86:	683b      	ldr	r3, [r7, #0]
 8004e88:	685b      	ldr	r3, [r3, #4]
 8004e8a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d003      	beq.n	8004e9a <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8004e92:	693a      	ldr	r2, [r7, #16]
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	4313      	orrs	r3, r2
 8004e98:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004e9a:	4a26      	ldr	r2, [pc, #152]	@ (8004f34 <HAL_GPIO_Init+0x300>)
 8004e9c:	693b      	ldr	r3, [r7, #16]
 8004e9e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8004ea0:	4b24      	ldr	r3, [pc, #144]	@ (8004f34 <HAL_GPIO_Init+0x300>)
 8004ea2:	685b      	ldr	r3, [r3, #4]
 8004ea4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	43db      	mvns	r3, r3
 8004eaa:	693a      	ldr	r2, [r7, #16]
 8004eac:	4013      	ands	r3, r2
 8004eae:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004eb0:	683b      	ldr	r3, [r7, #0]
 8004eb2:	685b      	ldr	r3, [r3, #4]
 8004eb4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d003      	beq.n	8004ec4 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8004ebc:	693a      	ldr	r2, [r7, #16]
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	4313      	orrs	r3, r2
 8004ec2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004ec4:	4a1b      	ldr	r2, [pc, #108]	@ (8004f34 <HAL_GPIO_Init+0x300>)
 8004ec6:	693b      	ldr	r3, [r7, #16]
 8004ec8:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8004eca:	4b1a      	ldr	r3, [pc, #104]	@ (8004f34 <HAL_GPIO_Init+0x300>)
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	43db      	mvns	r3, r3
 8004ed4:	693a      	ldr	r2, [r7, #16]
 8004ed6:	4013      	ands	r3, r2
 8004ed8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004eda:	683b      	ldr	r3, [r7, #0]
 8004edc:	685b      	ldr	r3, [r3, #4]
 8004ede:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d003      	beq.n	8004eee <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8004ee6:	693a      	ldr	r2, [r7, #16]
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	4313      	orrs	r3, r2
 8004eec:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8004eee:	4a11      	ldr	r2, [pc, #68]	@ (8004f34 <HAL_GPIO_Init+0x300>)
 8004ef0:	693b      	ldr	r3, [r7, #16]
 8004ef2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8004ef4:	697b      	ldr	r3, [r7, #20]
 8004ef6:	3301      	adds	r3, #1
 8004ef8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8004efa:	683b      	ldr	r3, [r7, #0]
 8004efc:	681a      	ldr	r2, [r3, #0]
 8004efe:	697b      	ldr	r3, [r7, #20]
 8004f00:	fa22 f303 	lsr.w	r3, r2, r3
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	f47f ae9d 	bne.w	8004c44 <HAL_GPIO_Init+0x10>
  }
}
 8004f0a:	bf00      	nop
 8004f0c:	bf00      	nop
 8004f0e:	371c      	adds	r7, #28
 8004f10:	46bd      	mov	sp, r7
 8004f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f16:	4770      	bx	lr
 8004f18:	40021000 	.word	0x40021000
 8004f1c:	40010000 	.word	0x40010000
 8004f20:	48000400 	.word	0x48000400
 8004f24:	48000800 	.word	0x48000800
 8004f28:	48000c00 	.word	0x48000c00
 8004f2c:	48001000 	.word	0x48001000
 8004f30:	48001400 	.word	0x48001400
 8004f34:	40010400 	.word	0x40010400

08004f38 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004f38:	b580      	push	{r7, lr}
 8004f3a:	b082      	sub	sp, #8
 8004f3c:	af00      	add	r7, sp, #0
 8004f3e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d101      	bne.n	8004f4a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004f46:	2301      	movs	r3, #1
 8004f48:	e08d      	b.n	8005066 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004f50:	b2db      	uxtb	r3, r3
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d106      	bne.n	8004f64 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	2200      	movs	r2, #0
 8004f5a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8004f5e:	6878      	ldr	r0, [r7, #4]
 8004f60:	f7fc fea4 	bl	8001cac <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	2224      	movs	r2, #36	@ 0x24
 8004f68:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	681a      	ldr	r2, [r3, #0]
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	f022 0201 	bic.w	r2, r2, #1
 8004f7a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	685a      	ldr	r2, [r3, #4]
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8004f88:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	689a      	ldr	r2, [r3, #8]
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004f98:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	68db      	ldr	r3, [r3, #12]
 8004f9e:	2b01      	cmp	r3, #1
 8004fa0:	d107      	bne.n	8004fb2 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	689a      	ldr	r2, [r3, #8]
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004fae:	609a      	str	r2, [r3, #8]
 8004fb0:	e006      	b.n	8004fc0 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	689a      	ldr	r2, [r3, #8]
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8004fbe:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	68db      	ldr	r3, [r3, #12]
 8004fc4:	2b02      	cmp	r3, #2
 8004fc6:	d108      	bne.n	8004fda <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	685a      	ldr	r2, [r3, #4]
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004fd6:	605a      	str	r2, [r3, #4]
 8004fd8:	e007      	b.n	8004fea <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	685a      	ldr	r2, [r3, #4]
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004fe8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	685b      	ldr	r3, [r3, #4]
 8004ff0:	687a      	ldr	r2, [r7, #4]
 8004ff2:	6812      	ldr	r2, [r2, #0]
 8004ff4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8004ff8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004ffc:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	68da      	ldr	r2, [r3, #12]
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800500c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	691a      	ldr	r2, [r3, #16]
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	695b      	ldr	r3, [r3, #20]
 8005016:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	699b      	ldr	r3, [r3, #24]
 800501e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	430a      	orrs	r2, r1
 8005026:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	69d9      	ldr	r1, [r3, #28]
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	6a1a      	ldr	r2, [r3, #32]
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	430a      	orrs	r2, r1
 8005036:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	681a      	ldr	r2, [r3, #0]
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	f042 0201 	orr.w	r2, r2, #1
 8005046:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	2200      	movs	r2, #0
 800504c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	2220      	movs	r2, #32
 8005052:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	2200      	movs	r2, #0
 800505a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	2200      	movs	r2, #0
 8005060:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8005064:	2300      	movs	r3, #0
}
 8005066:	4618      	mov	r0, r3
 8005068:	3708      	adds	r7, #8
 800506a:	46bd      	mov	sp, r7
 800506c:	bd80      	pop	{r7, pc}
	...

08005070 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8005070:	b580      	push	{r7, lr}
 8005072:	b088      	sub	sp, #32
 8005074:	af02      	add	r7, sp, #8
 8005076:	60f8      	str	r0, [r7, #12]
 8005078:	607a      	str	r2, [r7, #4]
 800507a:	461a      	mov	r2, r3
 800507c:	460b      	mov	r3, r1
 800507e:	817b      	strh	r3, [r7, #10]
 8005080:	4613      	mov	r3, r2
 8005082:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800508a:	b2db      	uxtb	r3, r3
 800508c:	2b20      	cmp	r3, #32
 800508e:	f040 80db 	bne.w	8005248 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005098:	2b01      	cmp	r3, #1
 800509a:	d101      	bne.n	80050a0 <HAL_I2C_Master_Receive+0x30>
 800509c:	2302      	movs	r3, #2
 800509e:	e0d4      	b.n	800524a <HAL_I2C_Master_Receive+0x1da>
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	2201      	movs	r2, #1
 80050a4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80050a8:	f7ff f9a6 	bl	80043f8 <HAL_GetTick>
 80050ac:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80050ae:	697b      	ldr	r3, [r7, #20]
 80050b0:	9300      	str	r3, [sp, #0]
 80050b2:	2319      	movs	r3, #25
 80050b4:	2201      	movs	r2, #1
 80050b6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80050ba:	68f8      	ldr	r0, [r7, #12]
 80050bc:	f000 fbc8 	bl	8005850 <I2C_WaitOnFlagUntilTimeout>
 80050c0:	4603      	mov	r3, r0
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d001      	beq.n	80050ca <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 80050c6:	2301      	movs	r3, #1
 80050c8:	e0bf      	b.n	800524a <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	2222      	movs	r2, #34	@ 0x22
 80050ce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	2210      	movs	r2, #16
 80050d6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	2200      	movs	r2, #0
 80050de:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	687a      	ldr	r2, [r7, #4]
 80050e4:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	893a      	ldrh	r2, [r7, #8]
 80050ea:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	2200      	movs	r2, #0
 80050f0:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80050f6:	b29b      	uxth	r3, r3
 80050f8:	2bff      	cmp	r3, #255	@ 0xff
 80050fa:	d90e      	bls.n	800511a <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	22ff      	movs	r2, #255	@ 0xff
 8005100:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005106:	b2da      	uxtb	r2, r3
 8005108:	8979      	ldrh	r1, [r7, #10]
 800510a:	4b52      	ldr	r3, [pc, #328]	@ (8005254 <HAL_I2C_Master_Receive+0x1e4>)
 800510c:	9300      	str	r3, [sp, #0]
 800510e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005112:	68f8      	ldr	r0, [r7, #12]
 8005114:	f000 fdec 	bl	8005cf0 <I2C_TransferConfig>
 8005118:	e06d      	b.n	80051f6 <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800511e:	b29a      	uxth	r2, r3
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005128:	b2da      	uxtb	r2, r3
 800512a:	8979      	ldrh	r1, [r7, #10]
 800512c:	4b49      	ldr	r3, [pc, #292]	@ (8005254 <HAL_I2C_Master_Receive+0x1e4>)
 800512e:	9300      	str	r3, [sp, #0]
 8005130:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005134:	68f8      	ldr	r0, [r7, #12]
 8005136:	f000 fddb 	bl	8005cf0 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 800513a:	e05c      	b.n	80051f6 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800513c:	697a      	ldr	r2, [r7, #20]
 800513e:	6a39      	ldr	r1, [r7, #32]
 8005140:	68f8      	ldr	r0, [r7, #12]
 8005142:	f000 fc69 	bl	8005a18 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005146:	4603      	mov	r3, r0
 8005148:	2b00      	cmp	r3, #0
 800514a:	d001      	beq.n	8005150 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 800514c:	2301      	movs	r3, #1
 800514e:	e07c      	b.n	800524a <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800515a:	b2d2      	uxtb	r2, r2
 800515c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005162:	1c5a      	adds	r2, r3, #1
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800516c:	3b01      	subs	r3, #1
 800516e:	b29a      	uxth	r2, r3
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005178:	b29b      	uxth	r3, r3
 800517a:	3b01      	subs	r3, #1
 800517c:	b29a      	uxth	r2, r3
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005186:	b29b      	uxth	r3, r3
 8005188:	2b00      	cmp	r3, #0
 800518a:	d034      	beq.n	80051f6 <HAL_I2C_Master_Receive+0x186>
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005190:	2b00      	cmp	r3, #0
 8005192:	d130      	bne.n	80051f6 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005194:	697b      	ldr	r3, [r7, #20]
 8005196:	9300      	str	r3, [sp, #0]
 8005198:	6a3b      	ldr	r3, [r7, #32]
 800519a:	2200      	movs	r2, #0
 800519c:	2180      	movs	r1, #128	@ 0x80
 800519e:	68f8      	ldr	r0, [r7, #12]
 80051a0:	f000 fb56 	bl	8005850 <I2C_WaitOnFlagUntilTimeout>
 80051a4:	4603      	mov	r3, r0
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d001      	beq.n	80051ae <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 80051aa:	2301      	movs	r3, #1
 80051ac:	e04d      	b.n	800524a <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80051b2:	b29b      	uxth	r3, r3
 80051b4:	2bff      	cmp	r3, #255	@ 0xff
 80051b6:	d90e      	bls.n	80051d6 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	22ff      	movs	r2, #255	@ 0xff
 80051bc:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80051c2:	b2da      	uxtb	r2, r3
 80051c4:	8979      	ldrh	r1, [r7, #10]
 80051c6:	2300      	movs	r3, #0
 80051c8:	9300      	str	r3, [sp, #0]
 80051ca:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80051ce:	68f8      	ldr	r0, [r7, #12]
 80051d0:	f000 fd8e 	bl	8005cf0 <I2C_TransferConfig>
 80051d4:	e00f      	b.n	80051f6 <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80051da:	b29a      	uxth	r2, r3
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80051e4:	b2da      	uxtb	r2, r3
 80051e6:	8979      	ldrh	r1, [r7, #10]
 80051e8:	2300      	movs	r3, #0
 80051ea:	9300      	str	r3, [sp, #0]
 80051ec:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80051f0:	68f8      	ldr	r0, [r7, #12]
 80051f2:	f000 fd7d 	bl	8005cf0 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80051fa:	b29b      	uxth	r3, r3
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d19d      	bne.n	800513c <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005200:	697a      	ldr	r2, [r7, #20]
 8005202:	6a39      	ldr	r1, [r7, #32]
 8005204:	68f8      	ldr	r0, [r7, #12]
 8005206:	f000 fbc3 	bl	8005990 <I2C_WaitOnSTOPFlagUntilTimeout>
 800520a:	4603      	mov	r3, r0
 800520c:	2b00      	cmp	r3, #0
 800520e:	d001      	beq.n	8005214 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8005210:	2301      	movs	r3, #1
 8005212:	e01a      	b.n	800524a <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	2220      	movs	r2, #32
 800521a:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	6859      	ldr	r1, [r3, #4]
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	681a      	ldr	r2, [r3, #0]
 8005226:	4b0c      	ldr	r3, [pc, #48]	@ (8005258 <HAL_I2C_Master_Receive+0x1e8>)
 8005228:	400b      	ands	r3, r1
 800522a:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	2220      	movs	r2, #32
 8005230:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	2200      	movs	r2, #0
 8005238:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	2200      	movs	r2, #0
 8005240:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005244:	2300      	movs	r3, #0
 8005246:	e000      	b.n	800524a <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8005248:	2302      	movs	r3, #2
  }
}
 800524a:	4618      	mov	r0, r3
 800524c:	3718      	adds	r7, #24
 800524e:	46bd      	mov	sp, r7
 8005250:	bd80      	pop	{r7, pc}
 8005252:	bf00      	nop
 8005254:	80002400 	.word	0x80002400
 8005258:	fe00e800 	.word	0xfe00e800

0800525c <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800525c:	b580      	push	{r7, lr}
 800525e:	b088      	sub	sp, #32
 8005260:	af02      	add	r7, sp, #8
 8005262:	60f8      	str	r0, [r7, #12]
 8005264:	4608      	mov	r0, r1
 8005266:	4611      	mov	r1, r2
 8005268:	461a      	mov	r2, r3
 800526a:	4603      	mov	r3, r0
 800526c:	817b      	strh	r3, [r7, #10]
 800526e:	460b      	mov	r3, r1
 8005270:	813b      	strh	r3, [r7, #8]
 8005272:	4613      	mov	r3, r2
 8005274:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800527c:	b2db      	uxtb	r3, r3
 800527e:	2b20      	cmp	r3, #32
 8005280:	f040 80f9 	bne.w	8005476 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8005284:	6a3b      	ldr	r3, [r7, #32]
 8005286:	2b00      	cmp	r3, #0
 8005288:	d002      	beq.n	8005290 <HAL_I2C_Mem_Write+0x34>
 800528a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800528c:	2b00      	cmp	r3, #0
 800528e:	d105      	bne.n	800529c <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005296:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8005298:	2301      	movs	r3, #1
 800529a:	e0ed      	b.n	8005478 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80052a2:	2b01      	cmp	r3, #1
 80052a4:	d101      	bne.n	80052aa <HAL_I2C_Mem_Write+0x4e>
 80052a6:	2302      	movs	r3, #2
 80052a8:	e0e6      	b.n	8005478 <HAL_I2C_Mem_Write+0x21c>
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	2201      	movs	r2, #1
 80052ae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80052b2:	f7ff f8a1 	bl	80043f8 <HAL_GetTick>
 80052b6:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80052b8:	697b      	ldr	r3, [r7, #20]
 80052ba:	9300      	str	r3, [sp, #0]
 80052bc:	2319      	movs	r3, #25
 80052be:	2201      	movs	r2, #1
 80052c0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80052c4:	68f8      	ldr	r0, [r7, #12]
 80052c6:	f000 fac3 	bl	8005850 <I2C_WaitOnFlagUntilTimeout>
 80052ca:	4603      	mov	r3, r0
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d001      	beq.n	80052d4 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80052d0:	2301      	movs	r3, #1
 80052d2:	e0d1      	b.n	8005478 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	2221      	movs	r2, #33	@ 0x21
 80052d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	2240      	movs	r2, #64	@ 0x40
 80052e0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	2200      	movs	r2, #0
 80052e8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	6a3a      	ldr	r2, [r7, #32]
 80052ee:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80052f4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	2200      	movs	r2, #0
 80052fa:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80052fc:	88f8      	ldrh	r0, [r7, #6]
 80052fe:	893a      	ldrh	r2, [r7, #8]
 8005300:	8979      	ldrh	r1, [r7, #10]
 8005302:	697b      	ldr	r3, [r7, #20]
 8005304:	9301      	str	r3, [sp, #4]
 8005306:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005308:	9300      	str	r3, [sp, #0]
 800530a:	4603      	mov	r3, r0
 800530c:	68f8      	ldr	r0, [r7, #12]
 800530e:	f000 f9d3 	bl	80056b8 <I2C_RequestMemoryWrite>
 8005312:	4603      	mov	r3, r0
 8005314:	2b00      	cmp	r3, #0
 8005316:	d005      	beq.n	8005324 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	2200      	movs	r2, #0
 800531c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8005320:	2301      	movs	r3, #1
 8005322:	e0a9      	b.n	8005478 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005328:	b29b      	uxth	r3, r3
 800532a:	2bff      	cmp	r3, #255	@ 0xff
 800532c:	d90e      	bls.n	800534c <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	22ff      	movs	r2, #255	@ 0xff
 8005332:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005338:	b2da      	uxtb	r2, r3
 800533a:	8979      	ldrh	r1, [r7, #10]
 800533c:	2300      	movs	r3, #0
 800533e:	9300      	str	r3, [sp, #0]
 8005340:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005344:	68f8      	ldr	r0, [r7, #12]
 8005346:	f000 fcd3 	bl	8005cf0 <I2C_TransferConfig>
 800534a:	e00f      	b.n	800536c <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005350:	b29a      	uxth	r2, r3
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800535a:	b2da      	uxtb	r2, r3
 800535c:	8979      	ldrh	r1, [r7, #10]
 800535e:	2300      	movs	r3, #0
 8005360:	9300      	str	r3, [sp, #0]
 8005362:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005366:	68f8      	ldr	r0, [r7, #12]
 8005368:	f000 fcc2 	bl	8005cf0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800536c:	697a      	ldr	r2, [r7, #20]
 800536e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005370:	68f8      	ldr	r0, [r7, #12]
 8005372:	f000 fac6 	bl	8005902 <I2C_WaitOnTXISFlagUntilTimeout>
 8005376:	4603      	mov	r3, r0
 8005378:	2b00      	cmp	r3, #0
 800537a:	d001      	beq.n	8005380 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 800537c:	2301      	movs	r3, #1
 800537e:	e07b      	b.n	8005478 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005384:	781a      	ldrb	r2, [r3, #0]
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005390:	1c5a      	adds	r2, r3, #1
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800539a:	b29b      	uxth	r3, r3
 800539c:	3b01      	subs	r3, #1
 800539e:	b29a      	uxth	r2, r3
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80053a8:	3b01      	subs	r3, #1
 80053aa:	b29a      	uxth	r2, r3
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80053b4:	b29b      	uxth	r3, r3
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d034      	beq.n	8005424 <HAL_I2C_Mem_Write+0x1c8>
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d130      	bne.n	8005424 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80053c2:	697b      	ldr	r3, [r7, #20]
 80053c4:	9300      	str	r3, [sp, #0]
 80053c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053c8:	2200      	movs	r2, #0
 80053ca:	2180      	movs	r1, #128	@ 0x80
 80053cc:	68f8      	ldr	r0, [r7, #12]
 80053ce:	f000 fa3f 	bl	8005850 <I2C_WaitOnFlagUntilTimeout>
 80053d2:	4603      	mov	r3, r0
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d001      	beq.n	80053dc <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80053d8:	2301      	movs	r3, #1
 80053da:	e04d      	b.n	8005478 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80053e0:	b29b      	uxth	r3, r3
 80053e2:	2bff      	cmp	r3, #255	@ 0xff
 80053e4:	d90e      	bls.n	8005404 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	22ff      	movs	r2, #255	@ 0xff
 80053ea:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80053f0:	b2da      	uxtb	r2, r3
 80053f2:	8979      	ldrh	r1, [r7, #10]
 80053f4:	2300      	movs	r3, #0
 80053f6:	9300      	str	r3, [sp, #0]
 80053f8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80053fc:	68f8      	ldr	r0, [r7, #12]
 80053fe:	f000 fc77 	bl	8005cf0 <I2C_TransferConfig>
 8005402:	e00f      	b.n	8005424 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005408:	b29a      	uxth	r2, r3
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005412:	b2da      	uxtb	r2, r3
 8005414:	8979      	ldrh	r1, [r7, #10]
 8005416:	2300      	movs	r3, #0
 8005418:	9300      	str	r3, [sp, #0]
 800541a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800541e:	68f8      	ldr	r0, [r7, #12]
 8005420:	f000 fc66 	bl	8005cf0 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005428:	b29b      	uxth	r3, r3
 800542a:	2b00      	cmp	r3, #0
 800542c:	d19e      	bne.n	800536c <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800542e:	697a      	ldr	r2, [r7, #20]
 8005430:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005432:	68f8      	ldr	r0, [r7, #12]
 8005434:	f000 faac 	bl	8005990 <I2C_WaitOnSTOPFlagUntilTimeout>
 8005438:	4603      	mov	r3, r0
 800543a:	2b00      	cmp	r3, #0
 800543c:	d001      	beq.n	8005442 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800543e:	2301      	movs	r3, #1
 8005440:	e01a      	b.n	8005478 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	2220      	movs	r2, #32
 8005448:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	6859      	ldr	r1, [r3, #4]
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	681a      	ldr	r2, [r3, #0]
 8005454:	4b0a      	ldr	r3, [pc, #40]	@ (8005480 <HAL_I2C_Mem_Write+0x224>)
 8005456:	400b      	ands	r3, r1
 8005458:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	2220      	movs	r2, #32
 800545e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	2200      	movs	r2, #0
 8005466:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	2200      	movs	r2, #0
 800546e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005472:	2300      	movs	r3, #0
 8005474:	e000      	b.n	8005478 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8005476:	2302      	movs	r3, #2
  }
}
 8005478:	4618      	mov	r0, r3
 800547a:	3718      	adds	r7, #24
 800547c:	46bd      	mov	sp, r7
 800547e:	bd80      	pop	{r7, pc}
 8005480:	fe00e800 	.word	0xfe00e800

08005484 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005484:	b580      	push	{r7, lr}
 8005486:	b088      	sub	sp, #32
 8005488:	af02      	add	r7, sp, #8
 800548a:	60f8      	str	r0, [r7, #12]
 800548c:	4608      	mov	r0, r1
 800548e:	4611      	mov	r1, r2
 8005490:	461a      	mov	r2, r3
 8005492:	4603      	mov	r3, r0
 8005494:	817b      	strh	r3, [r7, #10]
 8005496:	460b      	mov	r3, r1
 8005498:	813b      	strh	r3, [r7, #8]
 800549a:	4613      	mov	r3, r2
 800549c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80054a4:	b2db      	uxtb	r3, r3
 80054a6:	2b20      	cmp	r3, #32
 80054a8:	f040 80fd 	bne.w	80056a6 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80054ac:	6a3b      	ldr	r3, [r7, #32]
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d002      	beq.n	80054b8 <HAL_I2C_Mem_Read+0x34>
 80054b2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d105      	bne.n	80054c4 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80054be:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80054c0:	2301      	movs	r3, #1
 80054c2:	e0f1      	b.n	80056a8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80054ca:	2b01      	cmp	r3, #1
 80054cc:	d101      	bne.n	80054d2 <HAL_I2C_Mem_Read+0x4e>
 80054ce:	2302      	movs	r3, #2
 80054d0:	e0ea      	b.n	80056a8 <HAL_I2C_Mem_Read+0x224>
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	2201      	movs	r2, #1
 80054d6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80054da:	f7fe ff8d 	bl	80043f8 <HAL_GetTick>
 80054de:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80054e0:	697b      	ldr	r3, [r7, #20]
 80054e2:	9300      	str	r3, [sp, #0]
 80054e4:	2319      	movs	r3, #25
 80054e6:	2201      	movs	r2, #1
 80054e8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80054ec:	68f8      	ldr	r0, [r7, #12]
 80054ee:	f000 f9af 	bl	8005850 <I2C_WaitOnFlagUntilTimeout>
 80054f2:	4603      	mov	r3, r0
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	d001      	beq.n	80054fc <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 80054f8:	2301      	movs	r3, #1
 80054fa:	e0d5      	b.n	80056a8 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	2222      	movs	r2, #34	@ 0x22
 8005500:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	2240      	movs	r2, #64	@ 0x40
 8005508:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	2200      	movs	r2, #0
 8005510:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	6a3a      	ldr	r2, [r7, #32]
 8005516:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800551c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	2200      	movs	r2, #0
 8005522:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005524:	88f8      	ldrh	r0, [r7, #6]
 8005526:	893a      	ldrh	r2, [r7, #8]
 8005528:	8979      	ldrh	r1, [r7, #10]
 800552a:	697b      	ldr	r3, [r7, #20]
 800552c:	9301      	str	r3, [sp, #4]
 800552e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005530:	9300      	str	r3, [sp, #0]
 8005532:	4603      	mov	r3, r0
 8005534:	68f8      	ldr	r0, [r7, #12]
 8005536:	f000 f913 	bl	8005760 <I2C_RequestMemoryRead>
 800553a:	4603      	mov	r3, r0
 800553c:	2b00      	cmp	r3, #0
 800553e:	d005      	beq.n	800554c <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	2200      	movs	r2, #0
 8005544:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8005548:	2301      	movs	r3, #1
 800554a:	e0ad      	b.n	80056a8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005550:	b29b      	uxth	r3, r3
 8005552:	2bff      	cmp	r3, #255	@ 0xff
 8005554:	d90e      	bls.n	8005574 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	22ff      	movs	r2, #255	@ 0xff
 800555a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005560:	b2da      	uxtb	r2, r3
 8005562:	8979      	ldrh	r1, [r7, #10]
 8005564:	4b52      	ldr	r3, [pc, #328]	@ (80056b0 <HAL_I2C_Mem_Read+0x22c>)
 8005566:	9300      	str	r3, [sp, #0]
 8005568:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800556c:	68f8      	ldr	r0, [r7, #12]
 800556e:	f000 fbbf 	bl	8005cf0 <I2C_TransferConfig>
 8005572:	e00f      	b.n	8005594 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005578:	b29a      	uxth	r2, r3
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005582:	b2da      	uxtb	r2, r3
 8005584:	8979      	ldrh	r1, [r7, #10]
 8005586:	4b4a      	ldr	r3, [pc, #296]	@ (80056b0 <HAL_I2C_Mem_Read+0x22c>)
 8005588:	9300      	str	r3, [sp, #0]
 800558a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800558e:	68f8      	ldr	r0, [r7, #12]
 8005590:	f000 fbae 	bl	8005cf0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8005594:	697b      	ldr	r3, [r7, #20]
 8005596:	9300      	str	r3, [sp, #0]
 8005598:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800559a:	2200      	movs	r2, #0
 800559c:	2104      	movs	r1, #4
 800559e:	68f8      	ldr	r0, [r7, #12]
 80055a0:	f000 f956 	bl	8005850 <I2C_WaitOnFlagUntilTimeout>
 80055a4:	4603      	mov	r3, r0
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d001      	beq.n	80055ae <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80055aa:	2301      	movs	r3, #1
 80055ac:	e07c      	b.n	80056a8 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055b8:	b2d2      	uxtb	r2, r2
 80055ba:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055c0:	1c5a      	adds	r2, r3, #1
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80055ca:	3b01      	subs	r3, #1
 80055cc:	b29a      	uxth	r2, r3
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80055d6:	b29b      	uxth	r3, r3
 80055d8:	3b01      	subs	r3, #1
 80055da:	b29a      	uxth	r2, r3
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80055e4:	b29b      	uxth	r3, r3
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d034      	beq.n	8005654 <HAL_I2C_Mem_Read+0x1d0>
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d130      	bne.n	8005654 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80055f2:	697b      	ldr	r3, [r7, #20]
 80055f4:	9300      	str	r3, [sp, #0]
 80055f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055f8:	2200      	movs	r2, #0
 80055fa:	2180      	movs	r1, #128	@ 0x80
 80055fc:	68f8      	ldr	r0, [r7, #12]
 80055fe:	f000 f927 	bl	8005850 <I2C_WaitOnFlagUntilTimeout>
 8005602:	4603      	mov	r3, r0
 8005604:	2b00      	cmp	r3, #0
 8005606:	d001      	beq.n	800560c <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8005608:	2301      	movs	r3, #1
 800560a:	e04d      	b.n	80056a8 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005610:	b29b      	uxth	r3, r3
 8005612:	2bff      	cmp	r3, #255	@ 0xff
 8005614:	d90e      	bls.n	8005634 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	22ff      	movs	r2, #255	@ 0xff
 800561a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005620:	b2da      	uxtb	r2, r3
 8005622:	8979      	ldrh	r1, [r7, #10]
 8005624:	2300      	movs	r3, #0
 8005626:	9300      	str	r3, [sp, #0]
 8005628:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800562c:	68f8      	ldr	r0, [r7, #12]
 800562e:	f000 fb5f 	bl	8005cf0 <I2C_TransferConfig>
 8005632:	e00f      	b.n	8005654 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005638:	b29a      	uxth	r2, r3
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005642:	b2da      	uxtb	r2, r3
 8005644:	8979      	ldrh	r1, [r7, #10]
 8005646:	2300      	movs	r3, #0
 8005648:	9300      	str	r3, [sp, #0]
 800564a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800564e:	68f8      	ldr	r0, [r7, #12]
 8005650:	f000 fb4e 	bl	8005cf0 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005658:	b29b      	uxth	r3, r3
 800565a:	2b00      	cmp	r3, #0
 800565c:	d19a      	bne.n	8005594 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800565e:	697a      	ldr	r2, [r7, #20]
 8005660:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005662:	68f8      	ldr	r0, [r7, #12]
 8005664:	f000 f994 	bl	8005990 <I2C_WaitOnSTOPFlagUntilTimeout>
 8005668:	4603      	mov	r3, r0
 800566a:	2b00      	cmp	r3, #0
 800566c:	d001      	beq.n	8005672 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800566e:	2301      	movs	r3, #1
 8005670:	e01a      	b.n	80056a8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	2220      	movs	r2, #32
 8005678:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	6859      	ldr	r1, [r3, #4]
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	681a      	ldr	r2, [r3, #0]
 8005684:	4b0b      	ldr	r3, [pc, #44]	@ (80056b4 <HAL_I2C_Mem_Read+0x230>)
 8005686:	400b      	ands	r3, r1
 8005688:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	2220      	movs	r2, #32
 800568e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	2200      	movs	r2, #0
 8005696:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	2200      	movs	r2, #0
 800569e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80056a2:	2300      	movs	r3, #0
 80056a4:	e000      	b.n	80056a8 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80056a6:	2302      	movs	r3, #2
  }
}
 80056a8:	4618      	mov	r0, r3
 80056aa:	3718      	adds	r7, #24
 80056ac:	46bd      	mov	sp, r7
 80056ae:	bd80      	pop	{r7, pc}
 80056b0:	80002400 	.word	0x80002400
 80056b4:	fe00e800 	.word	0xfe00e800

080056b8 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80056b8:	b580      	push	{r7, lr}
 80056ba:	b086      	sub	sp, #24
 80056bc:	af02      	add	r7, sp, #8
 80056be:	60f8      	str	r0, [r7, #12]
 80056c0:	4608      	mov	r0, r1
 80056c2:	4611      	mov	r1, r2
 80056c4:	461a      	mov	r2, r3
 80056c6:	4603      	mov	r3, r0
 80056c8:	817b      	strh	r3, [r7, #10]
 80056ca:	460b      	mov	r3, r1
 80056cc:	813b      	strh	r3, [r7, #8]
 80056ce:	4613      	mov	r3, r2
 80056d0:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80056d2:	88fb      	ldrh	r3, [r7, #6]
 80056d4:	b2da      	uxtb	r2, r3
 80056d6:	8979      	ldrh	r1, [r7, #10]
 80056d8:	4b20      	ldr	r3, [pc, #128]	@ (800575c <I2C_RequestMemoryWrite+0xa4>)
 80056da:	9300      	str	r3, [sp, #0]
 80056dc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80056e0:	68f8      	ldr	r0, [r7, #12]
 80056e2:	f000 fb05 	bl	8005cf0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80056e6:	69fa      	ldr	r2, [r7, #28]
 80056e8:	69b9      	ldr	r1, [r7, #24]
 80056ea:	68f8      	ldr	r0, [r7, #12]
 80056ec:	f000 f909 	bl	8005902 <I2C_WaitOnTXISFlagUntilTimeout>
 80056f0:	4603      	mov	r3, r0
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d001      	beq.n	80056fa <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80056f6:	2301      	movs	r3, #1
 80056f8:	e02c      	b.n	8005754 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80056fa:	88fb      	ldrh	r3, [r7, #6]
 80056fc:	2b01      	cmp	r3, #1
 80056fe:	d105      	bne.n	800570c <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005700:	893b      	ldrh	r3, [r7, #8]
 8005702:	b2da      	uxtb	r2, r3
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	629a      	str	r2, [r3, #40]	@ 0x28
 800570a:	e015      	b.n	8005738 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800570c:	893b      	ldrh	r3, [r7, #8]
 800570e:	0a1b      	lsrs	r3, r3, #8
 8005710:	b29b      	uxth	r3, r3
 8005712:	b2da      	uxtb	r2, r3
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800571a:	69fa      	ldr	r2, [r7, #28]
 800571c:	69b9      	ldr	r1, [r7, #24]
 800571e:	68f8      	ldr	r0, [r7, #12]
 8005720:	f000 f8ef 	bl	8005902 <I2C_WaitOnTXISFlagUntilTimeout>
 8005724:	4603      	mov	r3, r0
 8005726:	2b00      	cmp	r3, #0
 8005728:	d001      	beq.n	800572e <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800572a:	2301      	movs	r3, #1
 800572c:	e012      	b.n	8005754 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800572e:	893b      	ldrh	r3, [r7, #8]
 8005730:	b2da      	uxtb	r2, r3
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8005738:	69fb      	ldr	r3, [r7, #28]
 800573a:	9300      	str	r3, [sp, #0]
 800573c:	69bb      	ldr	r3, [r7, #24]
 800573e:	2200      	movs	r2, #0
 8005740:	2180      	movs	r1, #128	@ 0x80
 8005742:	68f8      	ldr	r0, [r7, #12]
 8005744:	f000 f884 	bl	8005850 <I2C_WaitOnFlagUntilTimeout>
 8005748:	4603      	mov	r3, r0
 800574a:	2b00      	cmp	r3, #0
 800574c:	d001      	beq.n	8005752 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800574e:	2301      	movs	r3, #1
 8005750:	e000      	b.n	8005754 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8005752:	2300      	movs	r3, #0
}
 8005754:	4618      	mov	r0, r3
 8005756:	3710      	adds	r7, #16
 8005758:	46bd      	mov	sp, r7
 800575a:	bd80      	pop	{r7, pc}
 800575c:	80002000 	.word	0x80002000

08005760 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8005760:	b580      	push	{r7, lr}
 8005762:	b086      	sub	sp, #24
 8005764:	af02      	add	r7, sp, #8
 8005766:	60f8      	str	r0, [r7, #12]
 8005768:	4608      	mov	r0, r1
 800576a:	4611      	mov	r1, r2
 800576c:	461a      	mov	r2, r3
 800576e:	4603      	mov	r3, r0
 8005770:	817b      	strh	r3, [r7, #10]
 8005772:	460b      	mov	r3, r1
 8005774:	813b      	strh	r3, [r7, #8]
 8005776:	4613      	mov	r3, r2
 8005778:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800577a:	88fb      	ldrh	r3, [r7, #6]
 800577c:	b2da      	uxtb	r2, r3
 800577e:	8979      	ldrh	r1, [r7, #10]
 8005780:	4b20      	ldr	r3, [pc, #128]	@ (8005804 <I2C_RequestMemoryRead+0xa4>)
 8005782:	9300      	str	r3, [sp, #0]
 8005784:	2300      	movs	r3, #0
 8005786:	68f8      	ldr	r0, [r7, #12]
 8005788:	f000 fab2 	bl	8005cf0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800578c:	69fa      	ldr	r2, [r7, #28]
 800578e:	69b9      	ldr	r1, [r7, #24]
 8005790:	68f8      	ldr	r0, [r7, #12]
 8005792:	f000 f8b6 	bl	8005902 <I2C_WaitOnTXISFlagUntilTimeout>
 8005796:	4603      	mov	r3, r0
 8005798:	2b00      	cmp	r3, #0
 800579a:	d001      	beq.n	80057a0 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 800579c:	2301      	movs	r3, #1
 800579e:	e02c      	b.n	80057fa <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80057a0:	88fb      	ldrh	r3, [r7, #6]
 80057a2:	2b01      	cmp	r3, #1
 80057a4:	d105      	bne.n	80057b2 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80057a6:	893b      	ldrh	r3, [r7, #8]
 80057a8:	b2da      	uxtb	r2, r3
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	629a      	str	r2, [r3, #40]	@ 0x28
 80057b0:	e015      	b.n	80057de <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80057b2:	893b      	ldrh	r3, [r7, #8]
 80057b4:	0a1b      	lsrs	r3, r3, #8
 80057b6:	b29b      	uxth	r3, r3
 80057b8:	b2da      	uxtb	r2, r3
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80057c0:	69fa      	ldr	r2, [r7, #28]
 80057c2:	69b9      	ldr	r1, [r7, #24]
 80057c4:	68f8      	ldr	r0, [r7, #12]
 80057c6:	f000 f89c 	bl	8005902 <I2C_WaitOnTXISFlagUntilTimeout>
 80057ca:	4603      	mov	r3, r0
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	d001      	beq.n	80057d4 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 80057d0:	2301      	movs	r3, #1
 80057d2:	e012      	b.n	80057fa <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80057d4:	893b      	ldrh	r3, [r7, #8]
 80057d6:	b2da      	uxtb	r2, r3
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80057de:	69fb      	ldr	r3, [r7, #28]
 80057e0:	9300      	str	r3, [sp, #0]
 80057e2:	69bb      	ldr	r3, [r7, #24]
 80057e4:	2200      	movs	r2, #0
 80057e6:	2140      	movs	r1, #64	@ 0x40
 80057e8:	68f8      	ldr	r0, [r7, #12]
 80057ea:	f000 f831 	bl	8005850 <I2C_WaitOnFlagUntilTimeout>
 80057ee:	4603      	mov	r3, r0
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d001      	beq.n	80057f8 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 80057f4:	2301      	movs	r3, #1
 80057f6:	e000      	b.n	80057fa <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 80057f8:	2300      	movs	r3, #0
}
 80057fa:	4618      	mov	r0, r3
 80057fc:	3710      	adds	r7, #16
 80057fe:	46bd      	mov	sp, r7
 8005800:	bd80      	pop	{r7, pc}
 8005802:	bf00      	nop
 8005804:	80002000 	.word	0x80002000

08005808 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8005808:	b480      	push	{r7}
 800580a:	b083      	sub	sp, #12
 800580c:	af00      	add	r7, sp, #0
 800580e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	699b      	ldr	r3, [r3, #24]
 8005816:	f003 0302 	and.w	r3, r3, #2
 800581a:	2b02      	cmp	r3, #2
 800581c:	d103      	bne.n	8005826 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	2200      	movs	r2, #0
 8005824:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	699b      	ldr	r3, [r3, #24]
 800582c:	f003 0301 	and.w	r3, r3, #1
 8005830:	2b01      	cmp	r3, #1
 8005832:	d007      	beq.n	8005844 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	699a      	ldr	r2, [r3, #24]
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	f042 0201 	orr.w	r2, r2, #1
 8005842:	619a      	str	r2, [r3, #24]
  }
}
 8005844:	bf00      	nop
 8005846:	370c      	adds	r7, #12
 8005848:	46bd      	mov	sp, r7
 800584a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800584e:	4770      	bx	lr

08005850 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8005850:	b580      	push	{r7, lr}
 8005852:	b084      	sub	sp, #16
 8005854:	af00      	add	r7, sp, #0
 8005856:	60f8      	str	r0, [r7, #12]
 8005858:	60b9      	str	r1, [r7, #8]
 800585a:	603b      	str	r3, [r7, #0]
 800585c:	4613      	mov	r3, r2
 800585e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005860:	e03b      	b.n	80058da <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005862:	69ba      	ldr	r2, [r7, #24]
 8005864:	6839      	ldr	r1, [r7, #0]
 8005866:	68f8      	ldr	r0, [r7, #12]
 8005868:	f000 f962 	bl	8005b30 <I2C_IsErrorOccurred>
 800586c:	4603      	mov	r3, r0
 800586e:	2b00      	cmp	r3, #0
 8005870:	d001      	beq.n	8005876 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8005872:	2301      	movs	r3, #1
 8005874:	e041      	b.n	80058fa <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005876:	683b      	ldr	r3, [r7, #0]
 8005878:	f1b3 3fff 	cmp.w	r3, #4294967295
 800587c:	d02d      	beq.n	80058da <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800587e:	f7fe fdbb 	bl	80043f8 <HAL_GetTick>
 8005882:	4602      	mov	r2, r0
 8005884:	69bb      	ldr	r3, [r7, #24]
 8005886:	1ad3      	subs	r3, r2, r3
 8005888:	683a      	ldr	r2, [r7, #0]
 800588a:	429a      	cmp	r2, r3
 800588c:	d302      	bcc.n	8005894 <I2C_WaitOnFlagUntilTimeout+0x44>
 800588e:	683b      	ldr	r3, [r7, #0]
 8005890:	2b00      	cmp	r3, #0
 8005892:	d122      	bne.n	80058da <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	699a      	ldr	r2, [r3, #24]
 800589a:	68bb      	ldr	r3, [r7, #8]
 800589c:	4013      	ands	r3, r2
 800589e:	68ba      	ldr	r2, [r7, #8]
 80058a0:	429a      	cmp	r2, r3
 80058a2:	bf0c      	ite	eq
 80058a4:	2301      	moveq	r3, #1
 80058a6:	2300      	movne	r3, #0
 80058a8:	b2db      	uxtb	r3, r3
 80058aa:	461a      	mov	r2, r3
 80058ac:	79fb      	ldrb	r3, [r7, #7]
 80058ae:	429a      	cmp	r2, r3
 80058b0:	d113      	bne.n	80058da <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80058b6:	f043 0220 	orr.w	r2, r3, #32
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	2220      	movs	r2, #32
 80058c2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	2200      	movs	r2, #0
 80058ca:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	2200      	movs	r2, #0
 80058d2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 80058d6:	2301      	movs	r3, #1
 80058d8:	e00f      	b.n	80058fa <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	699a      	ldr	r2, [r3, #24]
 80058e0:	68bb      	ldr	r3, [r7, #8]
 80058e2:	4013      	ands	r3, r2
 80058e4:	68ba      	ldr	r2, [r7, #8]
 80058e6:	429a      	cmp	r2, r3
 80058e8:	bf0c      	ite	eq
 80058ea:	2301      	moveq	r3, #1
 80058ec:	2300      	movne	r3, #0
 80058ee:	b2db      	uxtb	r3, r3
 80058f0:	461a      	mov	r2, r3
 80058f2:	79fb      	ldrb	r3, [r7, #7]
 80058f4:	429a      	cmp	r2, r3
 80058f6:	d0b4      	beq.n	8005862 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80058f8:	2300      	movs	r3, #0
}
 80058fa:	4618      	mov	r0, r3
 80058fc:	3710      	adds	r7, #16
 80058fe:	46bd      	mov	sp, r7
 8005900:	bd80      	pop	{r7, pc}

08005902 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005902:	b580      	push	{r7, lr}
 8005904:	b084      	sub	sp, #16
 8005906:	af00      	add	r7, sp, #0
 8005908:	60f8      	str	r0, [r7, #12]
 800590a:	60b9      	str	r1, [r7, #8]
 800590c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800590e:	e033      	b.n	8005978 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005910:	687a      	ldr	r2, [r7, #4]
 8005912:	68b9      	ldr	r1, [r7, #8]
 8005914:	68f8      	ldr	r0, [r7, #12]
 8005916:	f000 f90b 	bl	8005b30 <I2C_IsErrorOccurred>
 800591a:	4603      	mov	r3, r0
 800591c:	2b00      	cmp	r3, #0
 800591e:	d001      	beq.n	8005924 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005920:	2301      	movs	r3, #1
 8005922:	e031      	b.n	8005988 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005924:	68bb      	ldr	r3, [r7, #8]
 8005926:	f1b3 3fff 	cmp.w	r3, #4294967295
 800592a:	d025      	beq.n	8005978 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800592c:	f7fe fd64 	bl	80043f8 <HAL_GetTick>
 8005930:	4602      	mov	r2, r0
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	1ad3      	subs	r3, r2, r3
 8005936:	68ba      	ldr	r2, [r7, #8]
 8005938:	429a      	cmp	r2, r3
 800593a:	d302      	bcc.n	8005942 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800593c:	68bb      	ldr	r3, [r7, #8]
 800593e:	2b00      	cmp	r3, #0
 8005940:	d11a      	bne.n	8005978 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	699b      	ldr	r3, [r3, #24]
 8005948:	f003 0302 	and.w	r3, r3, #2
 800594c:	2b02      	cmp	r3, #2
 800594e:	d013      	beq.n	8005978 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005954:	f043 0220 	orr.w	r2, r3, #32
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	2220      	movs	r2, #32
 8005960:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	2200      	movs	r2, #0
 8005968:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	2200      	movs	r2, #0
 8005970:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005974:	2301      	movs	r3, #1
 8005976:	e007      	b.n	8005988 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	699b      	ldr	r3, [r3, #24]
 800597e:	f003 0302 	and.w	r3, r3, #2
 8005982:	2b02      	cmp	r3, #2
 8005984:	d1c4      	bne.n	8005910 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005986:	2300      	movs	r3, #0
}
 8005988:	4618      	mov	r0, r3
 800598a:	3710      	adds	r7, #16
 800598c:	46bd      	mov	sp, r7
 800598e:	bd80      	pop	{r7, pc}

08005990 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005990:	b580      	push	{r7, lr}
 8005992:	b084      	sub	sp, #16
 8005994:	af00      	add	r7, sp, #0
 8005996:	60f8      	str	r0, [r7, #12]
 8005998:	60b9      	str	r1, [r7, #8]
 800599a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800599c:	e02f      	b.n	80059fe <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800599e:	687a      	ldr	r2, [r7, #4]
 80059a0:	68b9      	ldr	r1, [r7, #8]
 80059a2:	68f8      	ldr	r0, [r7, #12]
 80059a4:	f000 f8c4 	bl	8005b30 <I2C_IsErrorOccurred>
 80059a8:	4603      	mov	r3, r0
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d001      	beq.n	80059b2 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80059ae:	2301      	movs	r3, #1
 80059b0:	e02d      	b.n	8005a0e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80059b2:	f7fe fd21 	bl	80043f8 <HAL_GetTick>
 80059b6:	4602      	mov	r2, r0
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	1ad3      	subs	r3, r2, r3
 80059bc:	68ba      	ldr	r2, [r7, #8]
 80059be:	429a      	cmp	r2, r3
 80059c0:	d302      	bcc.n	80059c8 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80059c2:	68bb      	ldr	r3, [r7, #8]
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	d11a      	bne.n	80059fe <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	699b      	ldr	r3, [r3, #24]
 80059ce:	f003 0320 	and.w	r3, r3, #32
 80059d2:	2b20      	cmp	r3, #32
 80059d4:	d013      	beq.n	80059fe <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80059da:	f043 0220 	orr.w	r2, r3, #32
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	2220      	movs	r2, #32
 80059e6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	2200      	movs	r2, #0
 80059ee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	2200      	movs	r2, #0
 80059f6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 80059fa:	2301      	movs	r3, #1
 80059fc:	e007      	b.n	8005a0e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	699b      	ldr	r3, [r3, #24]
 8005a04:	f003 0320 	and.w	r3, r3, #32
 8005a08:	2b20      	cmp	r3, #32
 8005a0a:	d1c8      	bne.n	800599e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005a0c:	2300      	movs	r3, #0
}
 8005a0e:	4618      	mov	r0, r3
 8005a10:	3710      	adds	r7, #16
 8005a12:	46bd      	mov	sp, r7
 8005a14:	bd80      	pop	{r7, pc}
	...

08005a18 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005a18:	b580      	push	{r7, lr}
 8005a1a:	b086      	sub	sp, #24
 8005a1c:	af00      	add	r7, sp, #0
 8005a1e:	60f8      	str	r0, [r7, #12]
 8005a20:	60b9      	str	r1, [r7, #8]
 8005a22:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005a24:	2300      	movs	r3, #0
 8005a26:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8005a28:	e071      	b.n	8005b0e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005a2a:	687a      	ldr	r2, [r7, #4]
 8005a2c:	68b9      	ldr	r1, [r7, #8]
 8005a2e:	68f8      	ldr	r0, [r7, #12]
 8005a30:	f000 f87e 	bl	8005b30 <I2C_IsErrorOccurred>
 8005a34:	4603      	mov	r3, r0
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d001      	beq.n	8005a3e <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 8005a3a:	2301      	movs	r3, #1
 8005a3c:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	699b      	ldr	r3, [r3, #24]
 8005a44:	f003 0320 	and.w	r3, r3, #32
 8005a48:	2b20      	cmp	r3, #32
 8005a4a:	d13b      	bne.n	8005ac4 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 8005a4c:	7dfb      	ldrb	r3, [r7, #23]
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d138      	bne.n	8005ac4 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	699b      	ldr	r3, [r3, #24]
 8005a58:	f003 0304 	and.w	r3, r3, #4
 8005a5c:	2b04      	cmp	r3, #4
 8005a5e:	d105      	bne.n	8005a6c <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	d001      	beq.n	8005a6c <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 8005a68:	2300      	movs	r3, #0
 8005a6a:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	699b      	ldr	r3, [r3, #24]
 8005a72:	f003 0310 	and.w	r3, r3, #16
 8005a76:	2b10      	cmp	r3, #16
 8005a78:	d121      	bne.n	8005abe <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	2210      	movs	r2, #16
 8005a80:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	2204      	movs	r2, #4
 8005a86:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	2220      	movs	r2, #32
 8005a8e:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	6859      	ldr	r1, [r3, #4]
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	681a      	ldr	r2, [r3, #0]
 8005a9a:	4b24      	ldr	r3, [pc, #144]	@ (8005b2c <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 8005a9c:	400b      	ands	r3, r1
 8005a9e:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	2220      	movs	r2, #32
 8005aa4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	2200      	movs	r2, #0
 8005aac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	2200      	movs	r2, #0
 8005ab4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8005ab8:	2301      	movs	r3, #1
 8005aba:	75fb      	strb	r3, [r7, #23]
 8005abc:	e002      	b.n	8005ac4 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	2200      	movs	r2, #0
 8005ac2:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 8005ac4:	f7fe fc98 	bl	80043f8 <HAL_GetTick>
 8005ac8:	4602      	mov	r2, r0
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	1ad3      	subs	r3, r2, r3
 8005ace:	68ba      	ldr	r2, [r7, #8]
 8005ad0:	429a      	cmp	r2, r3
 8005ad2:	d302      	bcc.n	8005ada <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 8005ad4:	68bb      	ldr	r3, [r7, #8]
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d119      	bne.n	8005b0e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 8005ada:	7dfb      	ldrb	r3, [r7, #23]
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	d116      	bne.n	8005b0e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	699b      	ldr	r3, [r3, #24]
 8005ae6:	f003 0304 	and.w	r3, r3, #4
 8005aea:	2b04      	cmp	r3, #4
 8005aec:	d00f      	beq.n	8005b0e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005af2:	f043 0220 	orr.w	r2, r3, #32
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	2220      	movs	r2, #32
 8005afe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	2200      	movs	r2, #0
 8005b06:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8005b0a:	2301      	movs	r3, #1
 8005b0c:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	699b      	ldr	r3, [r3, #24]
 8005b14:	f003 0304 	and.w	r3, r3, #4
 8005b18:	2b04      	cmp	r3, #4
 8005b1a:	d002      	beq.n	8005b22 <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 8005b1c:	7dfb      	ldrb	r3, [r7, #23]
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d083      	beq.n	8005a2a <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 8005b22:	7dfb      	ldrb	r3, [r7, #23]
}
 8005b24:	4618      	mov	r0, r3
 8005b26:	3718      	adds	r7, #24
 8005b28:	46bd      	mov	sp, r7
 8005b2a:	bd80      	pop	{r7, pc}
 8005b2c:	fe00e800 	.word	0xfe00e800

08005b30 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005b30:	b580      	push	{r7, lr}
 8005b32:	b08a      	sub	sp, #40	@ 0x28
 8005b34:	af00      	add	r7, sp, #0
 8005b36:	60f8      	str	r0, [r7, #12]
 8005b38:	60b9      	str	r1, [r7, #8]
 8005b3a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005b3c:	2300      	movs	r3, #0
 8005b3e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	699b      	ldr	r3, [r3, #24]
 8005b48:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8005b4a:	2300      	movs	r3, #0
 8005b4c:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8005b52:	69bb      	ldr	r3, [r7, #24]
 8005b54:	f003 0310 	and.w	r3, r3, #16
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d068      	beq.n	8005c2e <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	2210      	movs	r2, #16
 8005b62:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8005b64:	e049      	b.n	8005bfa <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8005b66:	68bb      	ldr	r3, [r7, #8]
 8005b68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b6c:	d045      	beq.n	8005bfa <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8005b6e:	f7fe fc43 	bl	80043f8 <HAL_GetTick>
 8005b72:	4602      	mov	r2, r0
 8005b74:	69fb      	ldr	r3, [r7, #28]
 8005b76:	1ad3      	subs	r3, r2, r3
 8005b78:	68ba      	ldr	r2, [r7, #8]
 8005b7a:	429a      	cmp	r2, r3
 8005b7c:	d302      	bcc.n	8005b84 <I2C_IsErrorOccurred+0x54>
 8005b7e:	68bb      	ldr	r3, [r7, #8]
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	d13a      	bne.n	8005bfa <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	685b      	ldr	r3, [r3, #4]
 8005b8a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005b8e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005b96:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	699b      	ldr	r3, [r3, #24]
 8005b9e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005ba2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005ba6:	d121      	bne.n	8005bec <I2C_IsErrorOccurred+0xbc>
 8005ba8:	697b      	ldr	r3, [r7, #20]
 8005baa:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005bae:	d01d      	beq.n	8005bec <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8005bb0:	7cfb      	ldrb	r3, [r7, #19]
 8005bb2:	2b20      	cmp	r3, #32
 8005bb4:	d01a      	beq.n	8005bec <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	685a      	ldr	r2, [r3, #4]
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005bc4:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8005bc6:	f7fe fc17 	bl	80043f8 <HAL_GetTick>
 8005bca:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005bcc:	e00e      	b.n	8005bec <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8005bce:	f7fe fc13 	bl	80043f8 <HAL_GetTick>
 8005bd2:	4602      	mov	r2, r0
 8005bd4:	69fb      	ldr	r3, [r7, #28]
 8005bd6:	1ad3      	subs	r3, r2, r3
 8005bd8:	2b19      	cmp	r3, #25
 8005bda:	d907      	bls.n	8005bec <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8005bdc:	6a3b      	ldr	r3, [r7, #32]
 8005bde:	f043 0320 	orr.w	r3, r3, #32
 8005be2:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8005be4:	2301      	movs	r3, #1
 8005be6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8005bea:	e006      	b.n	8005bfa <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	699b      	ldr	r3, [r3, #24]
 8005bf2:	f003 0320 	and.w	r3, r3, #32
 8005bf6:	2b20      	cmp	r3, #32
 8005bf8:	d1e9      	bne.n	8005bce <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	699b      	ldr	r3, [r3, #24]
 8005c00:	f003 0320 	and.w	r3, r3, #32
 8005c04:	2b20      	cmp	r3, #32
 8005c06:	d003      	beq.n	8005c10 <I2C_IsErrorOccurred+0xe0>
 8005c08:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d0aa      	beq.n	8005b66 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8005c10:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005c14:	2b00      	cmp	r3, #0
 8005c16:	d103      	bne.n	8005c20 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	2220      	movs	r2, #32
 8005c1e:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8005c20:	6a3b      	ldr	r3, [r7, #32]
 8005c22:	f043 0304 	orr.w	r3, r3, #4
 8005c26:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8005c28:	2301      	movs	r3, #1
 8005c2a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	699b      	ldr	r3, [r3, #24]
 8005c34:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8005c36:	69bb      	ldr	r3, [r7, #24]
 8005c38:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d00b      	beq.n	8005c58 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8005c40:	6a3b      	ldr	r3, [r7, #32]
 8005c42:	f043 0301 	orr.w	r3, r3, #1
 8005c46:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005c50:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005c52:	2301      	movs	r3, #1
 8005c54:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8005c58:	69bb      	ldr	r3, [r7, #24]
 8005c5a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d00b      	beq.n	8005c7a <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8005c62:	6a3b      	ldr	r3, [r7, #32]
 8005c64:	f043 0308 	orr.w	r3, r3, #8
 8005c68:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005c72:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005c74:	2301      	movs	r3, #1
 8005c76:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8005c7a:	69bb      	ldr	r3, [r7, #24]
 8005c7c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	d00b      	beq.n	8005c9c <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8005c84:	6a3b      	ldr	r3, [r7, #32]
 8005c86:	f043 0302 	orr.w	r3, r3, #2
 8005c8a:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005c94:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005c96:	2301      	movs	r3, #1
 8005c98:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8005c9c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	d01c      	beq.n	8005cde <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8005ca4:	68f8      	ldr	r0, [r7, #12]
 8005ca6:	f7ff fdaf 	bl	8005808 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	6859      	ldr	r1, [r3, #4]
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	681a      	ldr	r2, [r3, #0]
 8005cb4:	4b0d      	ldr	r3, [pc, #52]	@ (8005cec <I2C_IsErrorOccurred+0x1bc>)
 8005cb6:	400b      	ands	r3, r1
 8005cb8:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005cbe:	6a3b      	ldr	r3, [r7, #32]
 8005cc0:	431a      	orrs	r2, r3
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	2220      	movs	r2, #32
 8005cca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	2200      	movs	r2, #0
 8005cd2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	2200      	movs	r2, #0
 8005cda:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8005cde:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8005ce2:	4618      	mov	r0, r3
 8005ce4:	3728      	adds	r7, #40	@ 0x28
 8005ce6:	46bd      	mov	sp, r7
 8005ce8:	bd80      	pop	{r7, pc}
 8005cea:	bf00      	nop
 8005cec:	fe00e800 	.word	0xfe00e800

08005cf0 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8005cf0:	b480      	push	{r7}
 8005cf2:	b087      	sub	sp, #28
 8005cf4:	af00      	add	r7, sp, #0
 8005cf6:	60f8      	str	r0, [r7, #12]
 8005cf8:	607b      	str	r3, [r7, #4]
 8005cfa:	460b      	mov	r3, r1
 8005cfc:	817b      	strh	r3, [r7, #10]
 8005cfe:	4613      	mov	r3, r2
 8005d00:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005d02:	897b      	ldrh	r3, [r7, #10]
 8005d04:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005d08:	7a7b      	ldrb	r3, [r7, #9]
 8005d0a:	041b      	lsls	r3, r3, #16
 8005d0c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005d10:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005d16:	6a3b      	ldr	r3, [r7, #32]
 8005d18:	4313      	orrs	r3, r2
 8005d1a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005d1e:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	685a      	ldr	r2, [r3, #4]
 8005d26:	6a3b      	ldr	r3, [r7, #32]
 8005d28:	0d5b      	lsrs	r3, r3, #21
 8005d2a:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8005d2e:	4b08      	ldr	r3, [pc, #32]	@ (8005d50 <I2C_TransferConfig+0x60>)
 8005d30:	430b      	orrs	r3, r1
 8005d32:	43db      	mvns	r3, r3
 8005d34:	ea02 0103 	and.w	r1, r2, r3
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	697a      	ldr	r2, [r7, #20]
 8005d3e:	430a      	orrs	r2, r1
 8005d40:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8005d42:	bf00      	nop
 8005d44:	371c      	adds	r7, #28
 8005d46:	46bd      	mov	sp, r7
 8005d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d4c:	4770      	bx	lr
 8005d4e:	bf00      	nop
 8005d50:	03ff63ff 	.word	0x03ff63ff

08005d54 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005d54:	b480      	push	{r7}
 8005d56:	b083      	sub	sp, #12
 8005d58:	af00      	add	r7, sp, #0
 8005d5a:	6078      	str	r0, [r7, #4]
 8005d5c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005d64:	b2db      	uxtb	r3, r3
 8005d66:	2b20      	cmp	r3, #32
 8005d68:	d138      	bne.n	8005ddc <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005d70:	2b01      	cmp	r3, #1
 8005d72:	d101      	bne.n	8005d78 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8005d74:	2302      	movs	r3, #2
 8005d76:	e032      	b.n	8005dde <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	2201      	movs	r2, #1
 8005d7c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	2224      	movs	r2, #36	@ 0x24
 8005d84:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	681a      	ldr	r2, [r3, #0]
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	f022 0201 	bic.w	r2, r2, #1
 8005d96:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	681a      	ldr	r2, [r3, #0]
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005da6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	6819      	ldr	r1, [r3, #0]
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	683a      	ldr	r2, [r7, #0]
 8005db4:	430a      	orrs	r2, r1
 8005db6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	681a      	ldr	r2, [r3, #0]
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	f042 0201 	orr.w	r2, r2, #1
 8005dc6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	2220      	movs	r2, #32
 8005dcc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	2200      	movs	r2, #0
 8005dd4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005dd8:	2300      	movs	r3, #0
 8005dda:	e000      	b.n	8005dde <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005ddc:	2302      	movs	r3, #2
  }
}
 8005dde:	4618      	mov	r0, r3
 8005de0:	370c      	adds	r7, #12
 8005de2:	46bd      	mov	sp, r7
 8005de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005de8:	4770      	bx	lr

08005dea <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005dea:	b480      	push	{r7}
 8005dec:	b085      	sub	sp, #20
 8005dee:	af00      	add	r7, sp, #0
 8005df0:	6078      	str	r0, [r7, #4]
 8005df2:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005dfa:	b2db      	uxtb	r3, r3
 8005dfc:	2b20      	cmp	r3, #32
 8005dfe:	d139      	bne.n	8005e74 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005e06:	2b01      	cmp	r3, #1
 8005e08:	d101      	bne.n	8005e0e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8005e0a:	2302      	movs	r3, #2
 8005e0c:	e033      	b.n	8005e76 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	2201      	movs	r2, #1
 8005e12:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	2224      	movs	r2, #36	@ 0x24
 8005e1a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	681a      	ldr	r2, [r3, #0]
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	f022 0201 	bic.w	r2, r2, #1
 8005e2c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8005e3c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8005e3e:	683b      	ldr	r3, [r7, #0]
 8005e40:	021b      	lsls	r3, r3, #8
 8005e42:	68fa      	ldr	r2, [r7, #12]
 8005e44:	4313      	orrs	r3, r2
 8005e46:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	68fa      	ldr	r2, [r7, #12]
 8005e4e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	681a      	ldr	r2, [r3, #0]
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	f042 0201 	orr.w	r2, r2, #1
 8005e5e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	2220      	movs	r2, #32
 8005e64:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	2200      	movs	r2, #0
 8005e6c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005e70:	2300      	movs	r3, #0
 8005e72:	e000      	b.n	8005e76 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8005e74:	2302      	movs	r3, #2
  }
}
 8005e76:	4618      	mov	r0, r3
 8005e78:	3714      	adds	r7, #20
 8005e7a:	46bd      	mov	sp, r7
 8005e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e80:	4770      	bx	lr
	...

08005e84 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8005e84:	b480      	push	{r7}
 8005e86:	b085      	sub	sp, #20
 8005e88:	af00      	add	r7, sp, #0
 8005e8a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d141      	bne.n	8005f16 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005e92:	4b4b      	ldr	r3, [pc, #300]	@ (8005fc0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005e9a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005e9e:	d131      	bne.n	8005f04 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005ea0:	4b47      	ldr	r3, [pc, #284]	@ (8005fc0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005ea2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005ea6:	4a46      	ldr	r2, [pc, #280]	@ (8005fc0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005ea8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005eac:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005eb0:	4b43      	ldr	r3, [pc, #268]	@ (8005fc0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005eb8:	4a41      	ldr	r2, [pc, #260]	@ (8005fc0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005eba:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005ebe:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005ec0:	4b40      	ldr	r3, [pc, #256]	@ (8005fc4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	2232      	movs	r2, #50	@ 0x32
 8005ec6:	fb02 f303 	mul.w	r3, r2, r3
 8005eca:	4a3f      	ldr	r2, [pc, #252]	@ (8005fc8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8005ecc:	fba2 2303 	umull	r2, r3, r2, r3
 8005ed0:	0c9b      	lsrs	r3, r3, #18
 8005ed2:	3301      	adds	r3, #1
 8005ed4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005ed6:	e002      	b.n	8005ede <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	3b01      	subs	r3, #1
 8005edc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005ede:	4b38      	ldr	r3, [pc, #224]	@ (8005fc0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005ee0:	695b      	ldr	r3, [r3, #20]
 8005ee2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005ee6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005eea:	d102      	bne.n	8005ef2 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d1f2      	bne.n	8005ed8 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005ef2:	4b33      	ldr	r3, [pc, #204]	@ (8005fc0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005ef4:	695b      	ldr	r3, [r3, #20]
 8005ef6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005efa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005efe:	d158      	bne.n	8005fb2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8005f00:	2303      	movs	r3, #3
 8005f02:	e057      	b.n	8005fb4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005f04:	4b2e      	ldr	r3, [pc, #184]	@ (8005fc0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005f06:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005f0a:	4a2d      	ldr	r2, [pc, #180]	@ (8005fc0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005f0c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005f10:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8005f14:	e04d      	b.n	8005fb2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005f1c:	d141      	bne.n	8005fa2 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005f1e:	4b28      	ldr	r3, [pc, #160]	@ (8005fc0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005f26:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005f2a:	d131      	bne.n	8005f90 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005f2c:	4b24      	ldr	r3, [pc, #144]	@ (8005fc0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005f2e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005f32:	4a23      	ldr	r2, [pc, #140]	@ (8005fc0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005f34:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005f38:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005f3c:	4b20      	ldr	r3, [pc, #128]	@ (8005fc0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005f44:	4a1e      	ldr	r2, [pc, #120]	@ (8005fc0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005f46:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005f4a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005f4c:	4b1d      	ldr	r3, [pc, #116]	@ (8005fc4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	2232      	movs	r2, #50	@ 0x32
 8005f52:	fb02 f303 	mul.w	r3, r2, r3
 8005f56:	4a1c      	ldr	r2, [pc, #112]	@ (8005fc8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8005f58:	fba2 2303 	umull	r2, r3, r2, r3
 8005f5c:	0c9b      	lsrs	r3, r3, #18
 8005f5e:	3301      	adds	r3, #1
 8005f60:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005f62:	e002      	b.n	8005f6a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	3b01      	subs	r3, #1
 8005f68:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005f6a:	4b15      	ldr	r3, [pc, #84]	@ (8005fc0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005f6c:	695b      	ldr	r3, [r3, #20]
 8005f6e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005f72:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005f76:	d102      	bne.n	8005f7e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	d1f2      	bne.n	8005f64 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005f7e:	4b10      	ldr	r3, [pc, #64]	@ (8005fc0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005f80:	695b      	ldr	r3, [r3, #20]
 8005f82:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005f86:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005f8a:	d112      	bne.n	8005fb2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8005f8c:	2303      	movs	r3, #3
 8005f8e:	e011      	b.n	8005fb4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005f90:	4b0b      	ldr	r3, [pc, #44]	@ (8005fc0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005f92:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005f96:	4a0a      	ldr	r2, [pc, #40]	@ (8005fc0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005f98:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005f9c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8005fa0:	e007      	b.n	8005fb2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8005fa2:	4b07      	ldr	r3, [pc, #28]	@ (8005fc0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005faa:	4a05      	ldr	r2, [pc, #20]	@ (8005fc0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005fac:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005fb0:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8005fb2:	2300      	movs	r3, #0
}
 8005fb4:	4618      	mov	r0, r3
 8005fb6:	3714      	adds	r7, #20
 8005fb8:	46bd      	mov	sp, r7
 8005fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fbe:	4770      	bx	lr
 8005fc0:	40007000 	.word	0x40007000
 8005fc4:	20000000 	.word	0x20000000
 8005fc8:	431bde83 	.word	0x431bde83

08005fcc <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8005fcc:	b480      	push	{r7}
 8005fce:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8005fd0:	4b05      	ldr	r3, [pc, #20]	@ (8005fe8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8005fd2:	689b      	ldr	r3, [r3, #8]
 8005fd4:	4a04      	ldr	r2, [pc, #16]	@ (8005fe8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8005fd6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005fda:	6093      	str	r3, [r2, #8]
}
 8005fdc:	bf00      	nop
 8005fde:	46bd      	mov	sp, r7
 8005fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fe4:	4770      	bx	lr
 8005fe6:	bf00      	nop
 8005fe8:	40007000 	.word	0x40007000

08005fec <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005fec:	b580      	push	{r7, lr}
 8005fee:	b088      	sub	sp, #32
 8005ff0:	af00      	add	r7, sp, #0
 8005ff2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d101      	bne.n	8005ffe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005ffa:	2301      	movs	r3, #1
 8005ffc:	e2fe      	b.n	80065fc <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	f003 0301 	and.w	r3, r3, #1
 8006006:	2b00      	cmp	r3, #0
 8006008:	d075      	beq.n	80060f6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800600a:	4b97      	ldr	r3, [pc, #604]	@ (8006268 <HAL_RCC_OscConfig+0x27c>)
 800600c:	689b      	ldr	r3, [r3, #8]
 800600e:	f003 030c 	and.w	r3, r3, #12
 8006012:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006014:	4b94      	ldr	r3, [pc, #592]	@ (8006268 <HAL_RCC_OscConfig+0x27c>)
 8006016:	68db      	ldr	r3, [r3, #12]
 8006018:	f003 0303 	and.w	r3, r3, #3
 800601c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800601e:	69bb      	ldr	r3, [r7, #24]
 8006020:	2b0c      	cmp	r3, #12
 8006022:	d102      	bne.n	800602a <HAL_RCC_OscConfig+0x3e>
 8006024:	697b      	ldr	r3, [r7, #20]
 8006026:	2b03      	cmp	r3, #3
 8006028:	d002      	beq.n	8006030 <HAL_RCC_OscConfig+0x44>
 800602a:	69bb      	ldr	r3, [r7, #24]
 800602c:	2b08      	cmp	r3, #8
 800602e:	d10b      	bne.n	8006048 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006030:	4b8d      	ldr	r3, [pc, #564]	@ (8006268 <HAL_RCC_OscConfig+0x27c>)
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006038:	2b00      	cmp	r3, #0
 800603a:	d05b      	beq.n	80060f4 <HAL_RCC_OscConfig+0x108>
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	685b      	ldr	r3, [r3, #4]
 8006040:	2b00      	cmp	r3, #0
 8006042:	d157      	bne.n	80060f4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006044:	2301      	movs	r3, #1
 8006046:	e2d9      	b.n	80065fc <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	685b      	ldr	r3, [r3, #4]
 800604c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006050:	d106      	bne.n	8006060 <HAL_RCC_OscConfig+0x74>
 8006052:	4b85      	ldr	r3, [pc, #532]	@ (8006268 <HAL_RCC_OscConfig+0x27c>)
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	4a84      	ldr	r2, [pc, #528]	@ (8006268 <HAL_RCC_OscConfig+0x27c>)
 8006058:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800605c:	6013      	str	r3, [r2, #0]
 800605e:	e01d      	b.n	800609c <HAL_RCC_OscConfig+0xb0>
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	685b      	ldr	r3, [r3, #4]
 8006064:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006068:	d10c      	bne.n	8006084 <HAL_RCC_OscConfig+0x98>
 800606a:	4b7f      	ldr	r3, [pc, #508]	@ (8006268 <HAL_RCC_OscConfig+0x27c>)
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	4a7e      	ldr	r2, [pc, #504]	@ (8006268 <HAL_RCC_OscConfig+0x27c>)
 8006070:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006074:	6013      	str	r3, [r2, #0]
 8006076:	4b7c      	ldr	r3, [pc, #496]	@ (8006268 <HAL_RCC_OscConfig+0x27c>)
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	4a7b      	ldr	r2, [pc, #492]	@ (8006268 <HAL_RCC_OscConfig+0x27c>)
 800607c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006080:	6013      	str	r3, [r2, #0]
 8006082:	e00b      	b.n	800609c <HAL_RCC_OscConfig+0xb0>
 8006084:	4b78      	ldr	r3, [pc, #480]	@ (8006268 <HAL_RCC_OscConfig+0x27c>)
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	4a77      	ldr	r2, [pc, #476]	@ (8006268 <HAL_RCC_OscConfig+0x27c>)
 800608a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800608e:	6013      	str	r3, [r2, #0]
 8006090:	4b75      	ldr	r3, [pc, #468]	@ (8006268 <HAL_RCC_OscConfig+0x27c>)
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	4a74      	ldr	r2, [pc, #464]	@ (8006268 <HAL_RCC_OscConfig+0x27c>)
 8006096:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800609a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	685b      	ldr	r3, [r3, #4]
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	d013      	beq.n	80060cc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80060a4:	f7fe f9a8 	bl	80043f8 <HAL_GetTick>
 80060a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80060aa:	e008      	b.n	80060be <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80060ac:	f7fe f9a4 	bl	80043f8 <HAL_GetTick>
 80060b0:	4602      	mov	r2, r0
 80060b2:	693b      	ldr	r3, [r7, #16]
 80060b4:	1ad3      	subs	r3, r2, r3
 80060b6:	2b64      	cmp	r3, #100	@ 0x64
 80060b8:	d901      	bls.n	80060be <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80060ba:	2303      	movs	r3, #3
 80060bc:	e29e      	b.n	80065fc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80060be:	4b6a      	ldr	r3, [pc, #424]	@ (8006268 <HAL_RCC_OscConfig+0x27c>)
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d0f0      	beq.n	80060ac <HAL_RCC_OscConfig+0xc0>
 80060ca:	e014      	b.n	80060f6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80060cc:	f7fe f994 	bl	80043f8 <HAL_GetTick>
 80060d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80060d2:	e008      	b.n	80060e6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80060d4:	f7fe f990 	bl	80043f8 <HAL_GetTick>
 80060d8:	4602      	mov	r2, r0
 80060da:	693b      	ldr	r3, [r7, #16]
 80060dc:	1ad3      	subs	r3, r2, r3
 80060de:	2b64      	cmp	r3, #100	@ 0x64
 80060e0:	d901      	bls.n	80060e6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80060e2:	2303      	movs	r3, #3
 80060e4:	e28a      	b.n	80065fc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80060e6:	4b60      	ldr	r3, [pc, #384]	@ (8006268 <HAL_RCC_OscConfig+0x27c>)
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	d1f0      	bne.n	80060d4 <HAL_RCC_OscConfig+0xe8>
 80060f2:	e000      	b.n	80060f6 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80060f4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	f003 0302 	and.w	r3, r3, #2
 80060fe:	2b00      	cmp	r3, #0
 8006100:	d075      	beq.n	80061ee <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006102:	4b59      	ldr	r3, [pc, #356]	@ (8006268 <HAL_RCC_OscConfig+0x27c>)
 8006104:	689b      	ldr	r3, [r3, #8]
 8006106:	f003 030c 	and.w	r3, r3, #12
 800610a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800610c:	4b56      	ldr	r3, [pc, #344]	@ (8006268 <HAL_RCC_OscConfig+0x27c>)
 800610e:	68db      	ldr	r3, [r3, #12]
 8006110:	f003 0303 	and.w	r3, r3, #3
 8006114:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8006116:	69bb      	ldr	r3, [r7, #24]
 8006118:	2b0c      	cmp	r3, #12
 800611a:	d102      	bne.n	8006122 <HAL_RCC_OscConfig+0x136>
 800611c:	697b      	ldr	r3, [r7, #20]
 800611e:	2b02      	cmp	r3, #2
 8006120:	d002      	beq.n	8006128 <HAL_RCC_OscConfig+0x13c>
 8006122:	69bb      	ldr	r3, [r7, #24]
 8006124:	2b04      	cmp	r3, #4
 8006126:	d11f      	bne.n	8006168 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006128:	4b4f      	ldr	r3, [pc, #316]	@ (8006268 <HAL_RCC_OscConfig+0x27c>)
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006130:	2b00      	cmp	r3, #0
 8006132:	d005      	beq.n	8006140 <HAL_RCC_OscConfig+0x154>
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	68db      	ldr	r3, [r3, #12]
 8006138:	2b00      	cmp	r3, #0
 800613a:	d101      	bne.n	8006140 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800613c:	2301      	movs	r3, #1
 800613e:	e25d      	b.n	80065fc <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006140:	4b49      	ldr	r3, [pc, #292]	@ (8006268 <HAL_RCC_OscConfig+0x27c>)
 8006142:	685b      	ldr	r3, [r3, #4]
 8006144:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	691b      	ldr	r3, [r3, #16]
 800614c:	061b      	lsls	r3, r3, #24
 800614e:	4946      	ldr	r1, [pc, #280]	@ (8006268 <HAL_RCC_OscConfig+0x27c>)
 8006150:	4313      	orrs	r3, r2
 8006152:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8006154:	4b45      	ldr	r3, [pc, #276]	@ (800626c <HAL_RCC_OscConfig+0x280>)
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	4618      	mov	r0, r3
 800615a:	f7fb ff0d 	bl	8001f78 <HAL_InitTick>
 800615e:	4603      	mov	r3, r0
 8006160:	2b00      	cmp	r3, #0
 8006162:	d043      	beq.n	80061ec <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8006164:	2301      	movs	r3, #1
 8006166:	e249      	b.n	80065fc <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	68db      	ldr	r3, [r3, #12]
 800616c:	2b00      	cmp	r3, #0
 800616e:	d023      	beq.n	80061b8 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006170:	4b3d      	ldr	r3, [pc, #244]	@ (8006268 <HAL_RCC_OscConfig+0x27c>)
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	4a3c      	ldr	r2, [pc, #240]	@ (8006268 <HAL_RCC_OscConfig+0x27c>)
 8006176:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800617a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800617c:	f7fe f93c 	bl	80043f8 <HAL_GetTick>
 8006180:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006182:	e008      	b.n	8006196 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006184:	f7fe f938 	bl	80043f8 <HAL_GetTick>
 8006188:	4602      	mov	r2, r0
 800618a:	693b      	ldr	r3, [r7, #16]
 800618c:	1ad3      	subs	r3, r2, r3
 800618e:	2b02      	cmp	r3, #2
 8006190:	d901      	bls.n	8006196 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8006192:	2303      	movs	r3, #3
 8006194:	e232      	b.n	80065fc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006196:	4b34      	ldr	r3, [pc, #208]	@ (8006268 <HAL_RCC_OscConfig+0x27c>)
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d0f0      	beq.n	8006184 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80061a2:	4b31      	ldr	r3, [pc, #196]	@ (8006268 <HAL_RCC_OscConfig+0x27c>)
 80061a4:	685b      	ldr	r3, [r3, #4]
 80061a6:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	691b      	ldr	r3, [r3, #16]
 80061ae:	061b      	lsls	r3, r3, #24
 80061b0:	492d      	ldr	r1, [pc, #180]	@ (8006268 <HAL_RCC_OscConfig+0x27c>)
 80061b2:	4313      	orrs	r3, r2
 80061b4:	604b      	str	r3, [r1, #4]
 80061b6:	e01a      	b.n	80061ee <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80061b8:	4b2b      	ldr	r3, [pc, #172]	@ (8006268 <HAL_RCC_OscConfig+0x27c>)
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	4a2a      	ldr	r2, [pc, #168]	@ (8006268 <HAL_RCC_OscConfig+0x27c>)
 80061be:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80061c2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80061c4:	f7fe f918 	bl	80043f8 <HAL_GetTick>
 80061c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80061ca:	e008      	b.n	80061de <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80061cc:	f7fe f914 	bl	80043f8 <HAL_GetTick>
 80061d0:	4602      	mov	r2, r0
 80061d2:	693b      	ldr	r3, [r7, #16]
 80061d4:	1ad3      	subs	r3, r2, r3
 80061d6:	2b02      	cmp	r3, #2
 80061d8:	d901      	bls.n	80061de <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80061da:	2303      	movs	r3, #3
 80061dc:	e20e      	b.n	80065fc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80061de:	4b22      	ldr	r3, [pc, #136]	@ (8006268 <HAL_RCC_OscConfig+0x27c>)
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d1f0      	bne.n	80061cc <HAL_RCC_OscConfig+0x1e0>
 80061ea:	e000      	b.n	80061ee <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80061ec:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	f003 0308 	and.w	r3, r3, #8
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d041      	beq.n	800627e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	695b      	ldr	r3, [r3, #20]
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d01c      	beq.n	800623c <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006202:	4b19      	ldr	r3, [pc, #100]	@ (8006268 <HAL_RCC_OscConfig+0x27c>)
 8006204:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006208:	4a17      	ldr	r2, [pc, #92]	@ (8006268 <HAL_RCC_OscConfig+0x27c>)
 800620a:	f043 0301 	orr.w	r3, r3, #1
 800620e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006212:	f7fe f8f1 	bl	80043f8 <HAL_GetTick>
 8006216:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006218:	e008      	b.n	800622c <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800621a:	f7fe f8ed 	bl	80043f8 <HAL_GetTick>
 800621e:	4602      	mov	r2, r0
 8006220:	693b      	ldr	r3, [r7, #16]
 8006222:	1ad3      	subs	r3, r2, r3
 8006224:	2b02      	cmp	r3, #2
 8006226:	d901      	bls.n	800622c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8006228:	2303      	movs	r3, #3
 800622a:	e1e7      	b.n	80065fc <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800622c:	4b0e      	ldr	r3, [pc, #56]	@ (8006268 <HAL_RCC_OscConfig+0x27c>)
 800622e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006232:	f003 0302 	and.w	r3, r3, #2
 8006236:	2b00      	cmp	r3, #0
 8006238:	d0ef      	beq.n	800621a <HAL_RCC_OscConfig+0x22e>
 800623a:	e020      	b.n	800627e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800623c:	4b0a      	ldr	r3, [pc, #40]	@ (8006268 <HAL_RCC_OscConfig+0x27c>)
 800623e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006242:	4a09      	ldr	r2, [pc, #36]	@ (8006268 <HAL_RCC_OscConfig+0x27c>)
 8006244:	f023 0301 	bic.w	r3, r3, #1
 8006248:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800624c:	f7fe f8d4 	bl	80043f8 <HAL_GetTick>
 8006250:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006252:	e00d      	b.n	8006270 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006254:	f7fe f8d0 	bl	80043f8 <HAL_GetTick>
 8006258:	4602      	mov	r2, r0
 800625a:	693b      	ldr	r3, [r7, #16]
 800625c:	1ad3      	subs	r3, r2, r3
 800625e:	2b02      	cmp	r3, #2
 8006260:	d906      	bls.n	8006270 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8006262:	2303      	movs	r3, #3
 8006264:	e1ca      	b.n	80065fc <HAL_RCC_OscConfig+0x610>
 8006266:	bf00      	nop
 8006268:	40021000 	.word	0x40021000
 800626c:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006270:	4b8c      	ldr	r3, [pc, #560]	@ (80064a4 <HAL_RCC_OscConfig+0x4b8>)
 8006272:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006276:	f003 0302 	and.w	r3, r3, #2
 800627a:	2b00      	cmp	r3, #0
 800627c:	d1ea      	bne.n	8006254 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	f003 0304 	and.w	r3, r3, #4
 8006286:	2b00      	cmp	r3, #0
 8006288:	f000 80a6 	beq.w	80063d8 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800628c:	2300      	movs	r3, #0
 800628e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8006290:	4b84      	ldr	r3, [pc, #528]	@ (80064a4 <HAL_RCC_OscConfig+0x4b8>)
 8006292:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006294:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006298:	2b00      	cmp	r3, #0
 800629a:	d101      	bne.n	80062a0 <HAL_RCC_OscConfig+0x2b4>
 800629c:	2301      	movs	r3, #1
 800629e:	e000      	b.n	80062a2 <HAL_RCC_OscConfig+0x2b6>
 80062a0:	2300      	movs	r3, #0
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d00d      	beq.n	80062c2 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80062a6:	4b7f      	ldr	r3, [pc, #508]	@ (80064a4 <HAL_RCC_OscConfig+0x4b8>)
 80062a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80062aa:	4a7e      	ldr	r2, [pc, #504]	@ (80064a4 <HAL_RCC_OscConfig+0x4b8>)
 80062ac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80062b0:	6593      	str	r3, [r2, #88]	@ 0x58
 80062b2:	4b7c      	ldr	r3, [pc, #496]	@ (80064a4 <HAL_RCC_OscConfig+0x4b8>)
 80062b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80062b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80062ba:	60fb      	str	r3, [r7, #12]
 80062bc:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80062be:	2301      	movs	r3, #1
 80062c0:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80062c2:	4b79      	ldr	r3, [pc, #484]	@ (80064a8 <HAL_RCC_OscConfig+0x4bc>)
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	d118      	bne.n	8006300 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80062ce:	4b76      	ldr	r3, [pc, #472]	@ (80064a8 <HAL_RCC_OscConfig+0x4bc>)
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	4a75      	ldr	r2, [pc, #468]	@ (80064a8 <HAL_RCC_OscConfig+0x4bc>)
 80062d4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80062d8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80062da:	f7fe f88d 	bl	80043f8 <HAL_GetTick>
 80062de:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80062e0:	e008      	b.n	80062f4 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80062e2:	f7fe f889 	bl	80043f8 <HAL_GetTick>
 80062e6:	4602      	mov	r2, r0
 80062e8:	693b      	ldr	r3, [r7, #16]
 80062ea:	1ad3      	subs	r3, r2, r3
 80062ec:	2b02      	cmp	r3, #2
 80062ee:	d901      	bls.n	80062f4 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80062f0:	2303      	movs	r3, #3
 80062f2:	e183      	b.n	80065fc <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80062f4:	4b6c      	ldr	r3, [pc, #432]	@ (80064a8 <HAL_RCC_OscConfig+0x4bc>)
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	d0f0      	beq.n	80062e2 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	689b      	ldr	r3, [r3, #8]
 8006304:	2b01      	cmp	r3, #1
 8006306:	d108      	bne.n	800631a <HAL_RCC_OscConfig+0x32e>
 8006308:	4b66      	ldr	r3, [pc, #408]	@ (80064a4 <HAL_RCC_OscConfig+0x4b8>)
 800630a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800630e:	4a65      	ldr	r2, [pc, #404]	@ (80064a4 <HAL_RCC_OscConfig+0x4b8>)
 8006310:	f043 0301 	orr.w	r3, r3, #1
 8006314:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006318:	e024      	b.n	8006364 <HAL_RCC_OscConfig+0x378>
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	689b      	ldr	r3, [r3, #8]
 800631e:	2b05      	cmp	r3, #5
 8006320:	d110      	bne.n	8006344 <HAL_RCC_OscConfig+0x358>
 8006322:	4b60      	ldr	r3, [pc, #384]	@ (80064a4 <HAL_RCC_OscConfig+0x4b8>)
 8006324:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006328:	4a5e      	ldr	r2, [pc, #376]	@ (80064a4 <HAL_RCC_OscConfig+0x4b8>)
 800632a:	f043 0304 	orr.w	r3, r3, #4
 800632e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006332:	4b5c      	ldr	r3, [pc, #368]	@ (80064a4 <HAL_RCC_OscConfig+0x4b8>)
 8006334:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006338:	4a5a      	ldr	r2, [pc, #360]	@ (80064a4 <HAL_RCC_OscConfig+0x4b8>)
 800633a:	f043 0301 	orr.w	r3, r3, #1
 800633e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006342:	e00f      	b.n	8006364 <HAL_RCC_OscConfig+0x378>
 8006344:	4b57      	ldr	r3, [pc, #348]	@ (80064a4 <HAL_RCC_OscConfig+0x4b8>)
 8006346:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800634a:	4a56      	ldr	r2, [pc, #344]	@ (80064a4 <HAL_RCC_OscConfig+0x4b8>)
 800634c:	f023 0301 	bic.w	r3, r3, #1
 8006350:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006354:	4b53      	ldr	r3, [pc, #332]	@ (80064a4 <HAL_RCC_OscConfig+0x4b8>)
 8006356:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800635a:	4a52      	ldr	r2, [pc, #328]	@ (80064a4 <HAL_RCC_OscConfig+0x4b8>)
 800635c:	f023 0304 	bic.w	r3, r3, #4
 8006360:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	689b      	ldr	r3, [r3, #8]
 8006368:	2b00      	cmp	r3, #0
 800636a:	d016      	beq.n	800639a <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800636c:	f7fe f844 	bl	80043f8 <HAL_GetTick>
 8006370:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006372:	e00a      	b.n	800638a <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006374:	f7fe f840 	bl	80043f8 <HAL_GetTick>
 8006378:	4602      	mov	r2, r0
 800637a:	693b      	ldr	r3, [r7, #16]
 800637c:	1ad3      	subs	r3, r2, r3
 800637e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006382:	4293      	cmp	r3, r2
 8006384:	d901      	bls.n	800638a <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8006386:	2303      	movs	r3, #3
 8006388:	e138      	b.n	80065fc <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800638a:	4b46      	ldr	r3, [pc, #280]	@ (80064a4 <HAL_RCC_OscConfig+0x4b8>)
 800638c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006390:	f003 0302 	and.w	r3, r3, #2
 8006394:	2b00      	cmp	r3, #0
 8006396:	d0ed      	beq.n	8006374 <HAL_RCC_OscConfig+0x388>
 8006398:	e015      	b.n	80063c6 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800639a:	f7fe f82d 	bl	80043f8 <HAL_GetTick>
 800639e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80063a0:	e00a      	b.n	80063b8 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80063a2:	f7fe f829 	bl	80043f8 <HAL_GetTick>
 80063a6:	4602      	mov	r2, r0
 80063a8:	693b      	ldr	r3, [r7, #16]
 80063aa:	1ad3      	subs	r3, r2, r3
 80063ac:	f241 3288 	movw	r2, #5000	@ 0x1388
 80063b0:	4293      	cmp	r3, r2
 80063b2:	d901      	bls.n	80063b8 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80063b4:	2303      	movs	r3, #3
 80063b6:	e121      	b.n	80065fc <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80063b8:	4b3a      	ldr	r3, [pc, #232]	@ (80064a4 <HAL_RCC_OscConfig+0x4b8>)
 80063ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80063be:	f003 0302 	and.w	r3, r3, #2
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d1ed      	bne.n	80063a2 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80063c6:	7ffb      	ldrb	r3, [r7, #31]
 80063c8:	2b01      	cmp	r3, #1
 80063ca:	d105      	bne.n	80063d8 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80063cc:	4b35      	ldr	r3, [pc, #212]	@ (80064a4 <HAL_RCC_OscConfig+0x4b8>)
 80063ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80063d0:	4a34      	ldr	r2, [pc, #208]	@ (80064a4 <HAL_RCC_OscConfig+0x4b8>)
 80063d2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80063d6:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	f003 0320 	and.w	r3, r3, #32
 80063e0:	2b00      	cmp	r3, #0
 80063e2:	d03c      	beq.n	800645e <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	699b      	ldr	r3, [r3, #24]
 80063e8:	2b00      	cmp	r3, #0
 80063ea:	d01c      	beq.n	8006426 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80063ec:	4b2d      	ldr	r3, [pc, #180]	@ (80064a4 <HAL_RCC_OscConfig+0x4b8>)
 80063ee:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80063f2:	4a2c      	ldr	r2, [pc, #176]	@ (80064a4 <HAL_RCC_OscConfig+0x4b8>)
 80063f4:	f043 0301 	orr.w	r3, r3, #1
 80063f8:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80063fc:	f7fd fffc 	bl	80043f8 <HAL_GetTick>
 8006400:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8006402:	e008      	b.n	8006416 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006404:	f7fd fff8 	bl	80043f8 <HAL_GetTick>
 8006408:	4602      	mov	r2, r0
 800640a:	693b      	ldr	r3, [r7, #16]
 800640c:	1ad3      	subs	r3, r2, r3
 800640e:	2b02      	cmp	r3, #2
 8006410:	d901      	bls.n	8006416 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8006412:	2303      	movs	r3, #3
 8006414:	e0f2      	b.n	80065fc <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8006416:	4b23      	ldr	r3, [pc, #140]	@ (80064a4 <HAL_RCC_OscConfig+0x4b8>)
 8006418:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800641c:	f003 0302 	and.w	r3, r3, #2
 8006420:	2b00      	cmp	r3, #0
 8006422:	d0ef      	beq.n	8006404 <HAL_RCC_OscConfig+0x418>
 8006424:	e01b      	b.n	800645e <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8006426:	4b1f      	ldr	r3, [pc, #124]	@ (80064a4 <HAL_RCC_OscConfig+0x4b8>)
 8006428:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800642c:	4a1d      	ldr	r2, [pc, #116]	@ (80064a4 <HAL_RCC_OscConfig+0x4b8>)
 800642e:	f023 0301 	bic.w	r3, r3, #1
 8006432:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006436:	f7fd ffdf 	bl	80043f8 <HAL_GetTick>
 800643a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800643c:	e008      	b.n	8006450 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800643e:	f7fd ffdb 	bl	80043f8 <HAL_GetTick>
 8006442:	4602      	mov	r2, r0
 8006444:	693b      	ldr	r3, [r7, #16]
 8006446:	1ad3      	subs	r3, r2, r3
 8006448:	2b02      	cmp	r3, #2
 800644a:	d901      	bls.n	8006450 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800644c:	2303      	movs	r3, #3
 800644e:	e0d5      	b.n	80065fc <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8006450:	4b14      	ldr	r3, [pc, #80]	@ (80064a4 <HAL_RCC_OscConfig+0x4b8>)
 8006452:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006456:	f003 0302 	and.w	r3, r3, #2
 800645a:	2b00      	cmp	r3, #0
 800645c:	d1ef      	bne.n	800643e <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	69db      	ldr	r3, [r3, #28]
 8006462:	2b00      	cmp	r3, #0
 8006464:	f000 80c9 	beq.w	80065fa <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006468:	4b0e      	ldr	r3, [pc, #56]	@ (80064a4 <HAL_RCC_OscConfig+0x4b8>)
 800646a:	689b      	ldr	r3, [r3, #8]
 800646c:	f003 030c 	and.w	r3, r3, #12
 8006470:	2b0c      	cmp	r3, #12
 8006472:	f000 8083 	beq.w	800657c <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	69db      	ldr	r3, [r3, #28]
 800647a:	2b02      	cmp	r3, #2
 800647c:	d15e      	bne.n	800653c <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800647e:	4b09      	ldr	r3, [pc, #36]	@ (80064a4 <HAL_RCC_OscConfig+0x4b8>)
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	4a08      	ldr	r2, [pc, #32]	@ (80064a4 <HAL_RCC_OscConfig+0x4b8>)
 8006484:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006488:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800648a:	f7fd ffb5 	bl	80043f8 <HAL_GetTick>
 800648e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006490:	e00c      	b.n	80064ac <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006492:	f7fd ffb1 	bl	80043f8 <HAL_GetTick>
 8006496:	4602      	mov	r2, r0
 8006498:	693b      	ldr	r3, [r7, #16]
 800649a:	1ad3      	subs	r3, r2, r3
 800649c:	2b02      	cmp	r3, #2
 800649e:	d905      	bls.n	80064ac <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 80064a0:	2303      	movs	r3, #3
 80064a2:	e0ab      	b.n	80065fc <HAL_RCC_OscConfig+0x610>
 80064a4:	40021000 	.word	0x40021000
 80064a8:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80064ac:	4b55      	ldr	r3, [pc, #340]	@ (8006604 <HAL_RCC_OscConfig+0x618>)
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	d1ec      	bne.n	8006492 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80064b8:	4b52      	ldr	r3, [pc, #328]	@ (8006604 <HAL_RCC_OscConfig+0x618>)
 80064ba:	68da      	ldr	r2, [r3, #12]
 80064bc:	4b52      	ldr	r3, [pc, #328]	@ (8006608 <HAL_RCC_OscConfig+0x61c>)
 80064be:	4013      	ands	r3, r2
 80064c0:	687a      	ldr	r2, [r7, #4]
 80064c2:	6a11      	ldr	r1, [r2, #32]
 80064c4:	687a      	ldr	r2, [r7, #4]
 80064c6:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80064c8:	3a01      	subs	r2, #1
 80064ca:	0112      	lsls	r2, r2, #4
 80064cc:	4311      	orrs	r1, r2
 80064ce:	687a      	ldr	r2, [r7, #4]
 80064d0:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 80064d2:	0212      	lsls	r2, r2, #8
 80064d4:	4311      	orrs	r1, r2
 80064d6:	687a      	ldr	r2, [r7, #4]
 80064d8:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80064da:	0852      	lsrs	r2, r2, #1
 80064dc:	3a01      	subs	r2, #1
 80064de:	0552      	lsls	r2, r2, #21
 80064e0:	4311      	orrs	r1, r2
 80064e2:	687a      	ldr	r2, [r7, #4]
 80064e4:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80064e6:	0852      	lsrs	r2, r2, #1
 80064e8:	3a01      	subs	r2, #1
 80064ea:	0652      	lsls	r2, r2, #25
 80064ec:	4311      	orrs	r1, r2
 80064ee:	687a      	ldr	r2, [r7, #4]
 80064f0:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80064f2:	06d2      	lsls	r2, r2, #27
 80064f4:	430a      	orrs	r2, r1
 80064f6:	4943      	ldr	r1, [pc, #268]	@ (8006604 <HAL_RCC_OscConfig+0x618>)
 80064f8:	4313      	orrs	r3, r2
 80064fa:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80064fc:	4b41      	ldr	r3, [pc, #260]	@ (8006604 <HAL_RCC_OscConfig+0x618>)
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	4a40      	ldr	r2, [pc, #256]	@ (8006604 <HAL_RCC_OscConfig+0x618>)
 8006502:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006506:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006508:	4b3e      	ldr	r3, [pc, #248]	@ (8006604 <HAL_RCC_OscConfig+0x618>)
 800650a:	68db      	ldr	r3, [r3, #12]
 800650c:	4a3d      	ldr	r2, [pc, #244]	@ (8006604 <HAL_RCC_OscConfig+0x618>)
 800650e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006512:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006514:	f7fd ff70 	bl	80043f8 <HAL_GetTick>
 8006518:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800651a:	e008      	b.n	800652e <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800651c:	f7fd ff6c 	bl	80043f8 <HAL_GetTick>
 8006520:	4602      	mov	r2, r0
 8006522:	693b      	ldr	r3, [r7, #16]
 8006524:	1ad3      	subs	r3, r2, r3
 8006526:	2b02      	cmp	r3, #2
 8006528:	d901      	bls.n	800652e <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800652a:	2303      	movs	r3, #3
 800652c:	e066      	b.n	80065fc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800652e:	4b35      	ldr	r3, [pc, #212]	@ (8006604 <HAL_RCC_OscConfig+0x618>)
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006536:	2b00      	cmp	r3, #0
 8006538:	d0f0      	beq.n	800651c <HAL_RCC_OscConfig+0x530>
 800653a:	e05e      	b.n	80065fa <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800653c:	4b31      	ldr	r3, [pc, #196]	@ (8006604 <HAL_RCC_OscConfig+0x618>)
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	4a30      	ldr	r2, [pc, #192]	@ (8006604 <HAL_RCC_OscConfig+0x618>)
 8006542:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006546:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006548:	f7fd ff56 	bl	80043f8 <HAL_GetTick>
 800654c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800654e:	e008      	b.n	8006562 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006550:	f7fd ff52 	bl	80043f8 <HAL_GetTick>
 8006554:	4602      	mov	r2, r0
 8006556:	693b      	ldr	r3, [r7, #16]
 8006558:	1ad3      	subs	r3, r2, r3
 800655a:	2b02      	cmp	r3, #2
 800655c:	d901      	bls.n	8006562 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800655e:	2303      	movs	r3, #3
 8006560:	e04c      	b.n	80065fc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006562:	4b28      	ldr	r3, [pc, #160]	@ (8006604 <HAL_RCC_OscConfig+0x618>)
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800656a:	2b00      	cmp	r3, #0
 800656c:	d1f0      	bne.n	8006550 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800656e:	4b25      	ldr	r3, [pc, #148]	@ (8006604 <HAL_RCC_OscConfig+0x618>)
 8006570:	68da      	ldr	r2, [r3, #12]
 8006572:	4924      	ldr	r1, [pc, #144]	@ (8006604 <HAL_RCC_OscConfig+0x618>)
 8006574:	4b25      	ldr	r3, [pc, #148]	@ (800660c <HAL_RCC_OscConfig+0x620>)
 8006576:	4013      	ands	r3, r2
 8006578:	60cb      	str	r3, [r1, #12]
 800657a:	e03e      	b.n	80065fa <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	69db      	ldr	r3, [r3, #28]
 8006580:	2b01      	cmp	r3, #1
 8006582:	d101      	bne.n	8006588 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8006584:	2301      	movs	r3, #1
 8006586:	e039      	b.n	80065fc <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8006588:	4b1e      	ldr	r3, [pc, #120]	@ (8006604 <HAL_RCC_OscConfig+0x618>)
 800658a:	68db      	ldr	r3, [r3, #12]
 800658c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800658e:	697b      	ldr	r3, [r7, #20]
 8006590:	f003 0203 	and.w	r2, r3, #3
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	6a1b      	ldr	r3, [r3, #32]
 8006598:	429a      	cmp	r2, r3
 800659a:	d12c      	bne.n	80065f6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800659c:	697b      	ldr	r3, [r7, #20]
 800659e:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065a6:	3b01      	subs	r3, #1
 80065a8:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80065aa:	429a      	cmp	r2, r3
 80065ac:	d123      	bne.n	80065f6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80065ae:	697b      	ldr	r3, [r7, #20]
 80065b0:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80065b8:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80065ba:	429a      	cmp	r2, r3
 80065bc:	d11b      	bne.n	80065f6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80065be:	697b      	ldr	r3, [r7, #20]
 80065c0:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065c8:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80065ca:	429a      	cmp	r2, r3
 80065cc:	d113      	bne.n	80065f6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80065ce:	697b      	ldr	r3, [r7, #20]
 80065d0:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80065d8:	085b      	lsrs	r3, r3, #1
 80065da:	3b01      	subs	r3, #1
 80065dc:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80065de:	429a      	cmp	r2, r3
 80065e0:	d109      	bne.n	80065f6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80065e2:	697b      	ldr	r3, [r7, #20]
 80065e4:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80065ec:	085b      	lsrs	r3, r3, #1
 80065ee:	3b01      	subs	r3, #1
 80065f0:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80065f2:	429a      	cmp	r2, r3
 80065f4:	d001      	beq.n	80065fa <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 80065f6:	2301      	movs	r3, #1
 80065f8:	e000      	b.n	80065fc <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 80065fa:	2300      	movs	r3, #0
}
 80065fc:	4618      	mov	r0, r3
 80065fe:	3720      	adds	r7, #32
 8006600:	46bd      	mov	sp, r7
 8006602:	bd80      	pop	{r7, pc}
 8006604:	40021000 	.word	0x40021000
 8006608:	019f800c 	.word	0x019f800c
 800660c:	feeefffc 	.word	0xfeeefffc

08006610 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006610:	b580      	push	{r7, lr}
 8006612:	b086      	sub	sp, #24
 8006614:	af00      	add	r7, sp, #0
 8006616:	6078      	str	r0, [r7, #4]
 8006618:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800661a:	2300      	movs	r3, #0
 800661c:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	2b00      	cmp	r3, #0
 8006622:	d101      	bne.n	8006628 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8006624:	2301      	movs	r3, #1
 8006626:	e11e      	b.n	8006866 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006628:	4b91      	ldr	r3, [pc, #580]	@ (8006870 <HAL_RCC_ClockConfig+0x260>)
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	f003 030f 	and.w	r3, r3, #15
 8006630:	683a      	ldr	r2, [r7, #0]
 8006632:	429a      	cmp	r2, r3
 8006634:	d910      	bls.n	8006658 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006636:	4b8e      	ldr	r3, [pc, #568]	@ (8006870 <HAL_RCC_ClockConfig+0x260>)
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	f023 020f 	bic.w	r2, r3, #15
 800663e:	498c      	ldr	r1, [pc, #560]	@ (8006870 <HAL_RCC_ClockConfig+0x260>)
 8006640:	683b      	ldr	r3, [r7, #0]
 8006642:	4313      	orrs	r3, r2
 8006644:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006646:	4b8a      	ldr	r3, [pc, #552]	@ (8006870 <HAL_RCC_ClockConfig+0x260>)
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	f003 030f 	and.w	r3, r3, #15
 800664e:	683a      	ldr	r2, [r7, #0]
 8006650:	429a      	cmp	r2, r3
 8006652:	d001      	beq.n	8006658 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8006654:	2301      	movs	r3, #1
 8006656:	e106      	b.n	8006866 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	f003 0301 	and.w	r3, r3, #1
 8006660:	2b00      	cmp	r3, #0
 8006662:	d073      	beq.n	800674c <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	685b      	ldr	r3, [r3, #4]
 8006668:	2b03      	cmp	r3, #3
 800666a:	d129      	bne.n	80066c0 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800666c:	4b81      	ldr	r3, [pc, #516]	@ (8006874 <HAL_RCC_ClockConfig+0x264>)
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006674:	2b00      	cmp	r3, #0
 8006676:	d101      	bne.n	800667c <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8006678:	2301      	movs	r3, #1
 800667a:	e0f4      	b.n	8006866 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800667c:	f000 f9d0 	bl	8006a20 <RCC_GetSysClockFreqFromPLLSource>
 8006680:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8006682:	693b      	ldr	r3, [r7, #16]
 8006684:	4a7c      	ldr	r2, [pc, #496]	@ (8006878 <HAL_RCC_ClockConfig+0x268>)
 8006686:	4293      	cmp	r3, r2
 8006688:	d93f      	bls.n	800670a <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800668a:	4b7a      	ldr	r3, [pc, #488]	@ (8006874 <HAL_RCC_ClockConfig+0x264>)
 800668c:	689b      	ldr	r3, [r3, #8]
 800668e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006692:	2b00      	cmp	r3, #0
 8006694:	d009      	beq.n	80066aa <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800669e:	2b00      	cmp	r3, #0
 80066a0:	d033      	beq.n	800670a <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d12f      	bne.n	800670a <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80066aa:	4b72      	ldr	r3, [pc, #456]	@ (8006874 <HAL_RCC_ClockConfig+0x264>)
 80066ac:	689b      	ldr	r3, [r3, #8]
 80066ae:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80066b2:	4a70      	ldr	r2, [pc, #448]	@ (8006874 <HAL_RCC_ClockConfig+0x264>)
 80066b4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80066b8:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80066ba:	2380      	movs	r3, #128	@ 0x80
 80066bc:	617b      	str	r3, [r7, #20]
 80066be:	e024      	b.n	800670a <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	685b      	ldr	r3, [r3, #4]
 80066c4:	2b02      	cmp	r3, #2
 80066c6:	d107      	bne.n	80066d8 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80066c8:	4b6a      	ldr	r3, [pc, #424]	@ (8006874 <HAL_RCC_ClockConfig+0x264>)
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	d109      	bne.n	80066e8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80066d4:	2301      	movs	r3, #1
 80066d6:	e0c6      	b.n	8006866 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80066d8:	4b66      	ldr	r3, [pc, #408]	@ (8006874 <HAL_RCC_ClockConfig+0x264>)
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80066e0:	2b00      	cmp	r3, #0
 80066e2:	d101      	bne.n	80066e8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80066e4:	2301      	movs	r3, #1
 80066e6:	e0be      	b.n	8006866 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80066e8:	f000 f8ce 	bl	8006888 <HAL_RCC_GetSysClockFreq>
 80066ec:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 80066ee:	693b      	ldr	r3, [r7, #16]
 80066f0:	4a61      	ldr	r2, [pc, #388]	@ (8006878 <HAL_RCC_ClockConfig+0x268>)
 80066f2:	4293      	cmp	r3, r2
 80066f4:	d909      	bls.n	800670a <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80066f6:	4b5f      	ldr	r3, [pc, #380]	@ (8006874 <HAL_RCC_ClockConfig+0x264>)
 80066f8:	689b      	ldr	r3, [r3, #8]
 80066fa:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80066fe:	4a5d      	ldr	r2, [pc, #372]	@ (8006874 <HAL_RCC_ClockConfig+0x264>)
 8006700:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006704:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8006706:	2380      	movs	r3, #128	@ 0x80
 8006708:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800670a:	4b5a      	ldr	r3, [pc, #360]	@ (8006874 <HAL_RCC_ClockConfig+0x264>)
 800670c:	689b      	ldr	r3, [r3, #8]
 800670e:	f023 0203 	bic.w	r2, r3, #3
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	685b      	ldr	r3, [r3, #4]
 8006716:	4957      	ldr	r1, [pc, #348]	@ (8006874 <HAL_RCC_ClockConfig+0x264>)
 8006718:	4313      	orrs	r3, r2
 800671a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800671c:	f7fd fe6c 	bl	80043f8 <HAL_GetTick>
 8006720:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006722:	e00a      	b.n	800673a <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006724:	f7fd fe68 	bl	80043f8 <HAL_GetTick>
 8006728:	4602      	mov	r2, r0
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	1ad3      	subs	r3, r2, r3
 800672e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006732:	4293      	cmp	r3, r2
 8006734:	d901      	bls.n	800673a <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8006736:	2303      	movs	r3, #3
 8006738:	e095      	b.n	8006866 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800673a:	4b4e      	ldr	r3, [pc, #312]	@ (8006874 <HAL_RCC_ClockConfig+0x264>)
 800673c:	689b      	ldr	r3, [r3, #8]
 800673e:	f003 020c 	and.w	r2, r3, #12
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	685b      	ldr	r3, [r3, #4]
 8006746:	009b      	lsls	r3, r3, #2
 8006748:	429a      	cmp	r2, r3
 800674a:	d1eb      	bne.n	8006724 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	f003 0302 	and.w	r3, r3, #2
 8006754:	2b00      	cmp	r3, #0
 8006756:	d023      	beq.n	80067a0 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	f003 0304 	and.w	r3, r3, #4
 8006760:	2b00      	cmp	r3, #0
 8006762:	d005      	beq.n	8006770 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006764:	4b43      	ldr	r3, [pc, #268]	@ (8006874 <HAL_RCC_ClockConfig+0x264>)
 8006766:	689b      	ldr	r3, [r3, #8]
 8006768:	4a42      	ldr	r2, [pc, #264]	@ (8006874 <HAL_RCC_ClockConfig+0x264>)
 800676a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800676e:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	f003 0308 	and.w	r3, r3, #8
 8006778:	2b00      	cmp	r3, #0
 800677a:	d007      	beq.n	800678c <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800677c:	4b3d      	ldr	r3, [pc, #244]	@ (8006874 <HAL_RCC_ClockConfig+0x264>)
 800677e:	689b      	ldr	r3, [r3, #8]
 8006780:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8006784:	4a3b      	ldr	r2, [pc, #236]	@ (8006874 <HAL_RCC_ClockConfig+0x264>)
 8006786:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800678a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800678c:	4b39      	ldr	r3, [pc, #228]	@ (8006874 <HAL_RCC_ClockConfig+0x264>)
 800678e:	689b      	ldr	r3, [r3, #8]
 8006790:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	689b      	ldr	r3, [r3, #8]
 8006798:	4936      	ldr	r1, [pc, #216]	@ (8006874 <HAL_RCC_ClockConfig+0x264>)
 800679a:	4313      	orrs	r3, r2
 800679c:	608b      	str	r3, [r1, #8]
 800679e:	e008      	b.n	80067b2 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80067a0:	697b      	ldr	r3, [r7, #20]
 80067a2:	2b80      	cmp	r3, #128	@ 0x80
 80067a4:	d105      	bne.n	80067b2 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80067a6:	4b33      	ldr	r3, [pc, #204]	@ (8006874 <HAL_RCC_ClockConfig+0x264>)
 80067a8:	689b      	ldr	r3, [r3, #8]
 80067aa:	4a32      	ldr	r2, [pc, #200]	@ (8006874 <HAL_RCC_ClockConfig+0x264>)
 80067ac:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80067b0:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80067b2:	4b2f      	ldr	r3, [pc, #188]	@ (8006870 <HAL_RCC_ClockConfig+0x260>)
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	f003 030f 	and.w	r3, r3, #15
 80067ba:	683a      	ldr	r2, [r7, #0]
 80067bc:	429a      	cmp	r2, r3
 80067be:	d21d      	bcs.n	80067fc <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80067c0:	4b2b      	ldr	r3, [pc, #172]	@ (8006870 <HAL_RCC_ClockConfig+0x260>)
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	f023 020f 	bic.w	r2, r3, #15
 80067c8:	4929      	ldr	r1, [pc, #164]	@ (8006870 <HAL_RCC_ClockConfig+0x260>)
 80067ca:	683b      	ldr	r3, [r7, #0]
 80067cc:	4313      	orrs	r3, r2
 80067ce:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80067d0:	f7fd fe12 	bl	80043f8 <HAL_GetTick>
 80067d4:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80067d6:	e00a      	b.n	80067ee <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80067d8:	f7fd fe0e 	bl	80043f8 <HAL_GetTick>
 80067dc:	4602      	mov	r2, r0
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	1ad3      	subs	r3, r2, r3
 80067e2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80067e6:	4293      	cmp	r3, r2
 80067e8:	d901      	bls.n	80067ee <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80067ea:	2303      	movs	r3, #3
 80067ec:	e03b      	b.n	8006866 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80067ee:	4b20      	ldr	r3, [pc, #128]	@ (8006870 <HAL_RCC_ClockConfig+0x260>)
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	f003 030f 	and.w	r3, r3, #15
 80067f6:	683a      	ldr	r2, [r7, #0]
 80067f8:	429a      	cmp	r2, r3
 80067fa:	d1ed      	bne.n	80067d8 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	f003 0304 	and.w	r3, r3, #4
 8006804:	2b00      	cmp	r3, #0
 8006806:	d008      	beq.n	800681a <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006808:	4b1a      	ldr	r3, [pc, #104]	@ (8006874 <HAL_RCC_ClockConfig+0x264>)
 800680a:	689b      	ldr	r3, [r3, #8]
 800680c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	68db      	ldr	r3, [r3, #12]
 8006814:	4917      	ldr	r1, [pc, #92]	@ (8006874 <HAL_RCC_ClockConfig+0x264>)
 8006816:	4313      	orrs	r3, r2
 8006818:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	f003 0308 	and.w	r3, r3, #8
 8006822:	2b00      	cmp	r3, #0
 8006824:	d009      	beq.n	800683a <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006826:	4b13      	ldr	r3, [pc, #76]	@ (8006874 <HAL_RCC_ClockConfig+0x264>)
 8006828:	689b      	ldr	r3, [r3, #8]
 800682a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	691b      	ldr	r3, [r3, #16]
 8006832:	00db      	lsls	r3, r3, #3
 8006834:	490f      	ldr	r1, [pc, #60]	@ (8006874 <HAL_RCC_ClockConfig+0x264>)
 8006836:	4313      	orrs	r3, r2
 8006838:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800683a:	f000 f825 	bl	8006888 <HAL_RCC_GetSysClockFreq>
 800683e:	4602      	mov	r2, r0
 8006840:	4b0c      	ldr	r3, [pc, #48]	@ (8006874 <HAL_RCC_ClockConfig+0x264>)
 8006842:	689b      	ldr	r3, [r3, #8]
 8006844:	091b      	lsrs	r3, r3, #4
 8006846:	f003 030f 	and.w	r3, r3, #15
 800684a:	490c      	ldr	r1, [pc, #48]	@ (800687c <HAL_RCC_ClockConfig+0x26c>)
 800684c:	5ccb      	ldrb	r3, [r1, r3]
 800684e:	f003 031f 	and.w	r3, r3, #31
 8006852:	fa22 f303 	lsr.w	r3, r2, r3
 8006856:	4a0a      	ldr	r2, [pc, #40]	@ (8006880 <HAL_RCC_ClockConfig+0x270>)
 8006858:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800685a:	4b0a      	ldr	r3, [pc, #40]	@ (8006884 <HAL_RCC_ClockConfig+0x274>)
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	4618      	mov	r0, r3
 8006860:	f7fb fb8a 	bl	8001f78 <HAL_InitTick>
 8006864:	4603      	mov	r3, r0
}
 8006866:	4618      	mov	r0, r3
 8006868:	3718      	adds	r7, #24
 800686a:	46bd      	mov	sp, r7
 800686c:	bd80      	pop	{r7, pc}
 800686e:	bf00      	nop
 8006870:	40022000 	.word	0x40022000
 8006874:	40021000 	.word	0x40021000
 8006878:	04c4b400 	.word	0x04c4b400
 800687c:	08016f54 	.word	0x08016f54
 8006880:	20000000 	.word	0x20000000
 8006884:	20000004 	.word	0x20000004

08006888 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006888:	b480      	push	{r7}
 800688a:	b087      	sub	sp, #28
 800688c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800688e:	4b2c      	ldr	r3, [pc, #176]	@ (8006940 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006890:	689b      	ldr	r3, [r3, #8]
 8006892:	f003 030c 	and.w	r3, r3, #12
 8006896:	2b04      	cmp	r3, #4
 8006898:	d102      	bne.n	80068a0 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800689a:	4b2a      	ldr	r3, [pc, #168]	@ (8006944 <HAL_RCC_GetSysClockFreq+0xbc>)
 800689c:	613b      	str	r3, [r7, #16]
 800689e:	e047      	b.n	8006930 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80068a0:	4b27      	ldr	r3, [pc, #156]	@ (8006940 <HAL_RCC_GetSysClockFreq+0xb8>)
 80068a2:	689b      	ldr	r3, [r3, #8]
 80068a4:	f003 030c 	and.w	r3, r3, #12
 80068a8:	2b08      	cmp	r3, #8
 80068aa:	d102      	bne.n	80068b2 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80068ac:	4b26      	ldr	r3, [pc, #152]	@ (8006948 <HAL_RCC_GetSysClockFreq+0xc0>)
 80068ae:	613b      	str	r3, [r7, #16]
 80068b0:	e03e      	b.n	8006930 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80068b2:	4b23      	ldr	r3, [pc, #140]	@ (8006940 <HAL_RCC_GetSysClockFreq+0xb8>)
 80068b4:	689b      	ldr	r3, [r3, #8]
 80068b6:	f003 030c 	and.w	r3, r3, #12
 80068ba:	2b0c      	cmp	r3, #12
 80068bc:	d136      	bne.n	800692c <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80068be:	4b20      	ldr	r3, [pc, #128]	@ (8006940 <HAL_RCC_GetSysClockFreq+0xb8>)
 80068c0:	68db      	ldr	r3, [r3, #12]
 80068c2:	f003 0303 	and.w	r3, r3, #3
 80068c6:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80068c8:	4b1d      	ldr	r3, [pc, #116]	@ (8006940 <HAL_RCC_GetSysClockFreq+0xb8>)
 80068ca:	68db      	ldr	r3, [r3, #12]
 80068cc:	091b      	lsrs	r3, r3, #4
 80068ce:	f003 030f 	and.w	r3, r3, #15
 80068d2:	3301      	adds	r3, #1
 80068d4:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	2b03      	cmp	r3, #3
 80068da:	d10c      	bne.n	80068f6 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80068dc:	4a1a      	ldr	r2, [pc, #104]	@ (8006948 <HAL_RCC_GetSysClockFreq+0xc0>)
 80068de:	68bb      	ldr	r3, [r7, #8]
 80068e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80068e4:	4a16      	ldr	r2, [pc, #88]	@ (8006940 <HAL_RCC_GetSysClockFreq+0xb8>)
 80068e6:	68d2      	ldr	r2, [r2, #12]
 80068e8:	0a12      	lsrs	r2, r2, #8
 80068ea:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80068ee:	fb02 f303 	mul.w	r3, r2, r3
 80068f2:	617b      	str	r3, [r7, #20]
      break;
 80068f4:	e00c      	b.n	8006910 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80068f6:	4a13      	ldr	r2, [pc, #76]	@ (8006944 <HAL_RCC_GetSysClockFreq+0xbc>)
 80068f8:	68bb      	ldr	r3, [r7, #8]
 80068fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80068fe:	4a10      	ldr	r2, [pc, #64]	@ (8006940 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006900:	68d2      	ldr	r2, [r2, #12]
 8006902:	0a12      	lsrs	r2, r2, #8
 8006904:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8006908:	fb02 f303 	mul.w	r3, r2, r3
 800690c:	617b      	str	r3, [r7, #20]
      break;
 800690e:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006910:	4b0b      	ldr	r3, [pc, #44]	@ (8006940 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006912:	68db      	ldr	r3, [r3, #12]
 8006914:	0e5b      	lsrs	r3, r3, #25
 8006916:	f003 0303 	and.w	r3, r3, #3
 800691a:	3301      	adds	r3, #1
 800691c:	005b      	lsls	r3, r3, #1
 800691e:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8006920:	697a      	ldr	r2, [r7, #20]
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	fbb2 f3f3 	udiv	r3, r2, r3
 8006928:	613b      	str	r3, [r7, #16]
 800692a:	e001      	b.n	8006930 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800692c:	2300      	movs	r3, #0
 800692e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8006930:	693b      	ldr	r3, [r7, #16]
}
 8006932:	4618      	mov	r0, r3
 8006934:	371c      	adds	r7, #28
 8006936:	46bd      	mov	sp, r7
 8006938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800693c:	4770      	bx	lr
 800693e:	bf00      	nop
 8006940:	40021000 	.word	0x40021000
 8006944:	00f42400 	.word	0x00f42400
 8006948:	007a1200 	.word	0x007a1200

0800694c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800694c:	b480      	push	{r7}
 800694e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006950:	4b03      	ldr	r3, [pc, #12]	@ (8006960 <HAL_RCC_GetHCLKFreq+0x14>)
 8006952:	681b      	ldr	r3, [r3, #0]
}
 8006954:	4618      	mov	r0, r3
 8006956:	46bd      	mov	sp, r7
 8006958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800695c:	4770      	bx	lr
 800695e:	bf00      	nop
 8006960:	20000000 	.word	0x20000000

08006964 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006964:	b580      	push	{r7, lr}
 8006966:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8006968:	f7ff fff0 	bl	800694c <HAL_RCC_GetHCLKFreq>
 800696c:	4602      	mov	r2, r0
 800696e:	4b06      	ldr	r3, [pc, #24]	@ (8006988 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006970:	689b      	ldr	r3, [r3, #8]
 8006972:	0a1b      	lsrs	r3, r3, #8
 8006974:	f003 0307 	and.w	r3, r3, #7
 8006978:	4904      	ldr	r1, [pc, #16]	@ (800698c <HAL_RCC_GetPCLK1Freq+0x28>)
 800697a:	5ccb      	ldrb	r3, [r1, r3]
 800697c:	f003 031f 	and.w	r3, r3, #31
 8006980:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006984:	4618      	mov	r0, r3
 8006986:	bd80      	pop	{r7, pc}
 8006988:	40021000 	.word	0x40021000
 800698c:	08016f64 	.word	0x08016f64

08006990 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006990:	b580      	push	{r7, lr}
 8006992:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8006994:	f7ff ffda 	bl	800694c <HAL_RCC_GetHCLKFreq>
 8006998:	4602      	mov	r2, r0
 800699a:	4b06      	ldr	r3, [pc, #24]	@ (80069b4 <HAL_RCC_GetPCLK2Freq+0x24>)
 800699c:	689b      	ldr	r3, [r3, #8]
 800699e:	0adb      	lsrs	r3, r3, #11
 80069a0:	f003 0307 	and.w	r3, r3, #7
 80069a4:	4904      	ldr	r1, [pc, #16]	@ (80069b8 <HAL_RCC_GetPCLK2Freq+0x28>)
 80069a6:	5ccb      	ldrb	r3, [r1, r3]
 80069a8:	f003 031f 	and.w	r3, r3, #31
 80069ac:	fa22 f303 	lsr.w	r3, r2, r3
}
 80069b0:	4618      	mov	r0, r3
 80069b2:	bd80      	pop	{r7, pc}
 80069b4:	40021000 	.word	0x40021000
 80069b8:	08016f64 	.word	0x08016f64

080069bc <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80069bc:	b480      	push	{r7}
 80069be:	b083      	sub	sp, #12
 80069c0:	af00      	add	r7, sp, #0
 80069c2:	6078      	str	r0, [r7, #4]
 80069c4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	220f      	movs	r2, #15
 80069ca:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 80069cc:	4b12      	ldr	r3, [pc, #72]	@ (8006a18 <HAL_RCC_GetClockConfig+0x5c>)
 80069ce:	689b      	ldr	r3, [r3, #8]
 80069d0:	f003 0203 	and.w	r2, r3, #3
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 80069d8:	4b0f      	ldr	r3, [pc, #60]	@ (8006a18 <HAL_RCC_GetClockConfig+0x5c>)
 80069da:	689b      	ldr	r3, [r3, #8]
 80069dc:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 80069e4:	4b0c      	ldr	r3, [pc, #48]	@ (8006a18 <HAL_RCC_GetClockConfig+0x5c>)
 80069e6:	689b      	ldr	r3, [r3, #8]
 80069e8:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 80069f0:	4b09      	ldr	r3, [pc, #36]	@ (8006a18 <HAL_RCC_GetClockConfig+0x5c>)
 80069f2:	689b      	ldr	r3, [r3, #8]
 80069f4:	08db      	lsrs	r3, r3, #3
 80069f6:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 80069fe:	4b07      	ldr	r3, [pc, #28]	@ (8006a1c <HAL_RCC_GetClockConfig+0x60>)
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	f003 020f 	and.w	r2, r3, #15
 8006a06:	683b      	ldr	r3, [r7, #0]
 8006a08:	601a      	str	r2, [r3, #0]
}
 8006a0a:	bf00      	nop
 8006a0c:	370c      	adds	r7, #12
 8006a0e:	46bd      	mov	sp, r7
 8006a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a14:	4770      	bx	lr
 8006a16:	bf00      	nop
 8006a18:	40021000 	.word	0x40021000
 8006a1c:	40022000 	.word	0x40022000

08006a20 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8006a20:	b480      	push	{r7}
 8006a22:	b087      	sub	sp, #28
 8006a24:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8006a26:	4b1e      	ldr	r3, [pc, #120]	@ (8006aa0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006a28:	68db      	ldr	r3, [r3, #12]
 8006a2a:	f003 0303 	and.w	r3, r3, #3
 8006a2e:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006a30:	4b1b      	ldr	r3, [pc, #108]	@ (8006aa0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006a32:	68db      	ldr	r3, [r3, #12]
 8006a34:	091b      	lsrs	r3, r3, #4
 8006a36:	f003 030f 	and.w	r3, r3, #15
 8006a3a:	3301      	adds	r3, #1
 8006a3c:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8006a3e:	693b      	ldr	r3, [r7, #16]
 8006a40:	2b03      	cmp	r3, #3
 8006a42:	d10c      	bne.n	8006a5e <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006a44:	4a17      	ldr	r2, [pc, #92]	@ (8006aa4 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	fbb2 f3f3 	udiv	r3, r2, r3
 8006a4c:	4a14      	ldr	r2, [pc, #80]	@ (8006aa0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006a4e:	68d2      	ldr	r2, [r2, #12]
 8006a50:	0a12      	lsrs	r2, r2, #8
 8006a52:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8006a56:	fb02 f303 	mul.w	r3, r2, r3
 8006a5a:	617b      	str	r3, [r7, #20]
    break;
 8006a5c:	e00c      	b.n	8006a78 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006a5e:	4a12      	ldr	r2, [pc, #72]	@ (8006aa8 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	fbb2 f3f3 	udiv	r3, r2, r3
 8006a66:	4a0e      	ldr	r2, [pc, #56]	@ (8006aa0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006a68:	68d2      	ldr	r2, [r2, #12]
 8006a6a:	0a12      	lsrs	r2, r2, #8
 8006a6c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8006a70:	fb02 f303 	mul.w	r3, r2, r3
 8006a74:	617b      	str	r3, [r7, #20]
    break;
 8006a76:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006a78:	4b09      	ldr	r3, [pc, #36]	@ (8006aa0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006a7a:	68db      	ldr	r3, [r3, #12]
 8006a7c:	0e5b      	lsrs	r3, r3, #25
 8006a7e:	f003 0303 	and.w	r3, r3, #3
 8006a82:	3301      	adds	r3, #1
 8006a84:	005b      	lsls	r3, r3, #1
 8006a86:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8006a88:	697a      	ldr	r2, [r7, #20]
 8006a8a:	68bb      	ldr	r3, [r7, #8]
 8006a8c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006a90:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8006a92:	687b      	ldr	r3, [r7, #4]
}
 8006a94:	4618      	mov	r0, r3
 8006a96:	371c      	adds	r7, #28
 8006a98:	46bd      	mov	sp, r7
 8006a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a9e:	4770      	bx	lr
 8006aa0:	40021000 	.word	0x40021000
 8006aa4:	007a1200 	.word	0x007a1200
 8006aa8:	00f42400 	.word	0x00f42400

08006aac <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006aac:	b580      	push	{r7, lr}
 8006aae:	b086      	sub	sp, #24
 8006ab0:	af00      	add	r7, sp, #0
 8006ab2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006ab4:	2300      	movs	r3, #0
 8006ab6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006ab8:	2300      	movs	r3, #0
 8006aba:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006ac4:	2b00      	cmp	r3, #0
 8006ac6:	f000 8098 	beq.w	8006bfa <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006aca:	2300      	movs	r3, #0
 8006acc:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006ace:	4b43      	ldr	r3, [pc, #268]	@ (8006bdc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006ad0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006ad2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006ad6:	2b00      	cmp	r3, #0
 8006ad8:	d10d      	bne.n	8006af6 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006ada:	4b40      	ldr	r3, [pc, #256]	@ (8006bdc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006adc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006ade:	4a3f      	ldr	r2, [pc, #252]	@ (8006bdc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006ae0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006ae4:	6593      	str	r3, [r2, #88]	@ 0x58
 8006ae6:	4b3d      	ldr	r3, [pc, #244]	@ (8006bdc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006ae8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006aea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006aee:	60bb      	str	r3, [r7, #8]
 8006af0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006af2:	2301      	movs	r3, #1
 8006af4:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006af6:	4b3a      	ldr	r3, [pc, #232]	@ (8006be0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	4a39      	ldr	r2, [pc, #228]	@ (8006be0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8006afc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006b00:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006b02:	f7fd fc79 	bl	80043f8 <HAL_GetTick>
 8006b06:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006b08:	e009      	b.n	8006b1e <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006b0a:	f7fd fc75 	bl	80043f8 <HAL_GetTick>
 8006b0e:	4602      	mov	r2, r0
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	1ad3      	subs	r3, r2, r3
 8006b14:	2b02      	cmp	r3, #2
 8006b16:	d902      	bls.n	8006b1e <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8006b18:	2303      	movs	r3, #3
 8006b1a:	74fb      	strb	r3, [r7, #19]
        break;
 8006b1c:	e005      	b.n	8006b2a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006b1e:	4b30      	ldr	r3, [pc, #192]	@ (8006be0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006b26:	2b00      	cmp	r3, #0
 8006b28:	d0ef      	beq.n	8006b0a <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8006b2a:	7cfb      	ldrb	r3, [r7, #19]
 8006b2c:	2b00      	cmp	r3, #0
 8006b2e:	d159      	bne.n	8006be4 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8006b30:	4b2a      	ldr	r3, [pc, #168]	@ (8006bdc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006b32:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006b36:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006b3a:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8006b3c:	697b      	ldr	r3, [r7, #20]
 8006b3e:	2b00      	cmp	r3, #0
 8006b40:	d01e      	beq.n	8006b80 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006b46:	697a      	ldr	r2, [r7, #20]
 8006b48:	429a      	cmp	r2, r3
 8006b4a:	d019      	beq.n	8006b80 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8006b4c:	4b23      	ldr	r3, [pc, #140]	@ (8006bdc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006b4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006b52:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006b56:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006b58:	4b20      	ldr	r3, [pc, #128]	@ (8006bdc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006b5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006b5e:	4a1f      	ldr	r2, [pc, #124]	@ (8006bdc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006b60:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006b64:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006b68:	4b1c      	ldr	r3, [pc, #112]	@ (8006bdc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006b6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006b6e:	4a1b      	ldr	r2, [pc, #108]	@ (8006bdc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006b70:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006b74:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8006b78:	4a18      	ldr	r2, [pc, #96]	@ (8006bdc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006b7a:	697b      	ldr	r3, [r7, #20]
 8006b7c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8006b80:	697b      	ldr	r3, [r7, #20]
 8006b82:	f003 0301 	and.w	r3, r3, #1
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	d016      	beq.n	8006bb8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006b8a:	f7fd fc35 	bl	80043f8 <HAL_GetTick>
 8006b8e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006b90:	e00b      	b.n	8006baa <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006b92:	f7fd fc31 	bl	80043f8 <HAL_GetTick>
 8006b96:	4602      	mov	r2, r0
 8006b98:	68fb      	ldr	r3, [r7, #12]
 8006b9a:	1ad3      	subs	r3, r2, r3
 8006b9c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006ba0:	4293      	cmp	r3, r2
 8006ba2:	d902      	bls.n	8006baa <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8006ba4:	2303      	movs	r3, #3
 8006ba6:	74fb      	strb	r3, [r7, #19]
            break;
 8006ba8:	e006      	b.n	8006bb8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006baa:	4b0c      	ldr	r3, [pc, #48]	@ (8006bdc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006bac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006bb0:	f003 0302 	and.w	r3, r3, #2
 8006bb4:	2b00      	cmp	r3, #0
 8006bb6:	d0ec      	beq.n	8006b92 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8006bb8:	7cfb      	ldrb	r3, [r7, #19]
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	d10b      	bne.n	8006bd6 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006bbe:	4b07      	ldr	r3, [pc, #28]	@ (8006bdc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006bc0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006bc4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006bcc:	4903      	ldr	r1, [pc, #12]	@ (8006bdc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006bce:	4313      	orrs	r3, r2
 8006bd0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8006bd4:	e008      	b.n	8006be8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006bd6:	7cfb      	ldrb	r3, [r7, #19]
 8006bd8:	74bb      	strb	r3, [r7, #18]
 8006bda:	e005      	b.n	8006be8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8006bdc:	40021000 	.word	0x40021000
 8006be0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006be4:	7cfb      	ldrb	r3, [r7, #19]
 8006be6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006be8:	7c7b      	ldrb	r3, [r7, #17]
 8006bea:	2b01      	cmp	r3, #1
 8006bec:	d105      	bne.n	8006bfa <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006bee:	4ba7      	ldr	r3, [pc, #668]	@ (8006e8c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006bf0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006bf2:	4aa6      	ldr	r2, [pc, #664]	@ (8006e8c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006bf4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006bf8:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	f003 0301 	and.w	r3, r3, #1
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	d00a      	beq.n	8006c1c <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006c06:	4ba1      	ldr	r3, [pc, #644]	@ (8006e8c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006c08:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006c0c:	f023 0203 	bic.w	r2, r3, #3
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	685b      	ldr	r3, [r3, #4]
 8006c14:	499d      	ldr	r1, [pc, #628]	@ (8006e8c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006c16:	4313      	orrs	r3, r2
 8006c18:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	f003 0302 	and.w	r3, r3, #2
 8006c24:	2b00      	cmp	r3, #0
 8006c26:	d00a      	beq.n	8006c3e <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006c28:	4b98      	ldr	r3, [pc, #608]	@ (8006e8c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006c2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006c2e:	f023 020c 	bic.w	r2, r3, #12
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	689b      	ldr	r3, [r3, #8]
 8006c36:	4995      	ldr	r1, [pc, #596]	@ (8006e8c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006c38:	4313      	orrs	r3, r2
 8006c3a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	f003 0304 	and.w	r3, r3, #4
 8006c46:	2b00      	cmp	r3, #0
 8006c48:	d00a      	beq.n	8006c60 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8006c4a:	4b90      	ldr	r3, [pc, #576]	@ (8006e8c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006c4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006c50:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	68db      	ldr	r3, [r3, #12]
 8006c58:	498c      	ldr	r1, [pc, #560]	@ (8006e8c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006c5a:	4313      	orrs	r3, r2
 8006c5c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	f003 0308 	and.w	r3, r3, #8
 8006c68:	2b00      	cmp	r3, #0
 8006c6a:	d00a      	beq.n	8006c82 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8006c6c:	4b87      	ldr	r3, [pc, #540]	@ (8006e8c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006c6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006c72:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	691b      	ldr	r3, [r3, #16]
 8006c7a:	4984      	ldr	r1, [pc, #528]	@ (8006e8c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006c7c:	4313      	orrs	r3, r2
 8006c7e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	f003 0310 	and.w	r3, r3, #16
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	d00a      	beq.n	8006ca4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8006c8e:	4b7f      	ldr	r3, [pc, #508]	@ (8006e8c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006c90:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006c94:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	695b      	ldr	r3, [r3, #20]
 8006c9c:	497b      	ldr	r1, [pc, #492]	@ (8006e8c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006c9e:	4313      	orrs	r3, r2
 8006ca0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	f003 0320 	and.w	r3, r3, #32
 8006cac:	2b00      	cmp	r3, #0
 8006cae:	d00a      	beq.n	8006cc6 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006cb0:	4b76      	ldr	r3, [pc, #472]	@ (8006e8c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006cb2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006cb6:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	699b      	ldr	r3, [r3, #24]
 8006cbe:	4973      	ldr	r1, [pc, #460]	@ (8006e8c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006cc0:	4313      	orrs	r3, r2
 8006cc2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006cce:	2b00      	cmp	r3, #0
 8006cd0:	d00a      	beq.n	8006ce8 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006cd2:	4b6e      	ldr	r3, [pc, #440]	@ (8006e8c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006cd4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006cd8:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	69db      	ldr	r3, [r3, #28]
 8006ce0:	496a      	ldr	r1, [pc, #424]	@ (8006e8c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006ce2:	4313      	orrs	r3, r2
 8006ce4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	d00a      	beq.n	8006d0a <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006cf4:	4b65      	ldr	r3, [pc, #404]	@ (8006e8c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006cf6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006cfa:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	6a1b      	ldr	r3, [r3, #32]
 8006d02:	4962      	ldr	r1, [pc, #392]	@ (8006e8c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006d04:	4313      	orrs	r3, r2
 8006d06:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006d12:	2b00      	cmp	r3, #0
 8006d14:	d00a      	beq.n	8006d2c <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006d16:	4b5d      	ldr	r3, [pc, #372]	@ (8006e8c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006d18:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006d1c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d24:	4959      	ldr	r1, [pc, #356]	@ (8006e8c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006d26:	4313      	orrs	r3, r2
 8006d28:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006d34:	2b00      	cmp	r3, #0
 8006d36:	d00a      	beq.n	8006d4e <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8006d38:	4b54      	ldr	r3, [pc, #336]	@ (8006e8c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006d3a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006d3e:	f023 0203 	bic.w	r2, r3, #3
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d46:	4951      	ldr	r1, [pc, #324]	@ (8006e8c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006d48:	4313      	orrs	r3, r2
 8006d4a:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006d56:	2b00      	cmp	r3, #0
 8006d58:	d00a      	beq.n	8006d70 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006d5a:	4b4c      	ldr	r3, [pc, #304]	@ (8006e8c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006d5c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006d60:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d68:	4948      	ldr	r1, [pc, #288]	@ (8006e8c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006d6a:	4313      	orrs	r3, r2
 8006d6c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006d78:	2b00      	cmp	r3, #0
 8006d7a:	d015      	beq.n	8006da8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006d7c:	4b43      	ldr	r3, [pc, #268]	@ (8006e8c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006d7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006d82:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d8a:	4940      	ldr	r1, [pc, #256]	@ (8006e8c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006d8c:	4313      	orrs	r3, r2
 8006d8e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d96:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006d9a:	d105      	bne.n	8006da8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006d9c:	4b3b      	ldr	r3, [pc, #236]	@ (8006e8c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006d9e:	68db      	ldr	r3, [r3, #12]
 8006da0:	4a3a      	ldr	r2, [pc, #232]	@ (8006e8c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006da2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006da6:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006db0:	2b00      	cmp	r3, #0
 8006db2:	d015      	beq.n	8006de0 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8006db4:	4b35      	ldr	r3, [pc, #212]	@ (8006e8c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006db6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006dba:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006dc2:	4932      	ldr	r1, [pc, #200]	@ (8006e8c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006dc4:	4313      	orrs	r3, r2
 8006dc6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006dce:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006dd2:	d105      	bne.n	8006de0 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006dd4:	4b2d      	ldr	r3, [pc, #180]	@ (8006e8c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006dd6:	68db      	ldr	r3, [r3, #12]
 8006dd8:	4a2c      	ldr	r2, [pc, #176]	@ (8006e8c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006dda:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006dde:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006de8:	2b00      	cmp	r3, #0
 8006dea:	d015      	beq.n	8006e18 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8006dec:	4b27      	ldr	r3, [pc, #156]	@ (8006e8c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006dee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006df2:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006dfa:	4924      	ldr	r1, [pc, #144]	@ (8006e8c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006dfc:	4313      	orrs	r3, r2
 8006dfe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e06:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006e0a:	d105      	bne.n	8006e18 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006e0c:	4b1f      	ldr	r3, [pc, #124]	@ (8006e8c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006e0e:	68db      	ldr	r3, [r3, #12]
 8006e10:	4a1e      	ldr	r2, [pc, #120]	@ (8006e8c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006e12:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006e16:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006e20:	2b00      	cmp	r3, #0
 8006e22:	d015      	beq.n	8006e50 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006e24:	4b19      	ldr	r3, [pc, #100]	@ (8006e8c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006e26:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006e2a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e32:	4916      	ldr	r1, [pc, #88]	@ (8006e8c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006e34:	4313      	orrs	r3, r2
 8006e36:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e3e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006e42:	d105      	bne.n	8006e50 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006e44:	4b11      	ldr	r3, [pc, #68]	@ (8006e8c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006e46:	68db      	ldr	r3, [r3, #12]
 8006e48:	4a10      	ldr	r2, [pc, #64]	@ (8006e8c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006e4a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006e4e:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006e58:	2b00      	cmp	r3, #0
 8006e5a:	d019      	beq.n	8006e90 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006e5c:	4b0b      	ldr	r3, [pc, #44]	@ (8006e8c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006e5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006e62:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e6a:	4908      	ldr	r1, [pc, #32]	@ (8006e8c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006e6c:	4313      	orrs	r3, r2
 8006e6e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e76:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006e7a:	d109      	bne.n	8006e90 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006e7c:	4b03      	ldr	r3, [pc, #12]	@ (8006e8c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006e7e:	68db      	ldr	r3, [r3, #12]
 8006e80:	4a02      	ldr	r2, [pc, #8]	@ (8006e8c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006e82:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006e86:	60d3      	str	r3, [r2, #12]
 8006e88:	e002      	b.n	8006e90 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8006e8a:	bf00      	nop
 8006e8c:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	d015      	beq.n	8006ec8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8006e9c:	4b29      	ldr	r3, [pc, #164]	@ (8006f44 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006e9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006ea2:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006eaa:	4926      	ldr	r1, [pc, #152]	@ (8006f44 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006eac:	4313      	orrs	r3, r2
 8006eae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006eb6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006eba:	d105      	bne.n	8006ec8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8006ebc:	4b21      	ldr	r3, [pc, #132]	@ (8006f44 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006ebe:	68db      	ldr	r3, [r3, #12]
 8006ec0:	4a20      	ldr	r2, [pc, #128]	@ (8006f44 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006ec2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006ec6:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006ed0:	2b00      	cmp	r3, #0
 8006ed2:	d015      	beq.n	8006f00 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8006ed4:	4b1b      	ldr	r3, [pc, #108]	@ (8006f44 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006ed6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006eda:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006ee2:	4918      	ldr	r1, [pc, #96]	@ (8006f44 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006ee4:	4313      	orrs	r3, r2
 8006ee6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006eee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006ef2:	d105      	bne.n	8006f00 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8006ef4:	4b13      	ldr	r3, [pc, #76]	@ (8006f44 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006ef6:	68db      	ldr	r3, [r3, #12]
 8006ef8:	4a12      	ldr	r2, [pc, #72]	@ (8006f44 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006efa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006efe:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006f08:	2b00      	cmp	r3, #0
 8006f0a:	d015      	beq.n	8006f38 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8006f0c:	4b0d      	ldr	r3, [pc, #52]	@ (8006f44 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006f0e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006f12:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006f1a:	490a      	ldr	r1, [pc, #40]	@ (8006f44 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006f1c:	4313      	orrs	r3, r2
 8006f1e:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006f26:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006f2a:	d105      	bne.n	8006f38 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006f2c:	4b05      	ldr	r3, [pc, #20]	@ (8006f44 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006f2e:	68db      	ldr	r3, [r3, #12]
 8006f30:	4a04      	ldr	r2, [pc, #16]	@ (8006f44 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006f32:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006f36:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8006f38:	7cbb      	ldrb	r3, [r7, #18]
}
 8006f3a:	4618      	mov	r0, r3
 8006f3c:	3718      	adds	r7, #24
 8006f3e:	46bd      	mov	sp, r7
 8006f40:	bd80      	pop	{r7, pc}
 8006f42:	bf00      	nop
 8006f44:	40021000 	.word	0x40021000

08006f48 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006f48:	b580      	push	{r7, lr}
 8006f4a:	b082      	sub	sp, #8
 8006f4c:	af00      	add	r7, sp, #0
 8006f4e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	d101      	bne.n	8006f5a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006f56:	2301      	movs	r3, #1
 8006f58:	e049      	b.n	8006fee <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006f60:	b2db      	uxtb	r3, r3
 8006f62:	2b00      	cmp	r3, #0
 8006f64:	d106      	bne.n	8006f74 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	2200      	movs	r2, #0
 8006f6a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006f6e:	6878      	ldr	r0, [r7, #4]
 8006f70:	f000 f841 	bl	8006ff6 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	2202      	movs	r2, #2
 8006f78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	681a      	ldr	r2, [r3, #0]
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	3304      	adds	r3, #4
 8006f84:	4619      	mov	r1, r3
 8006f86:	4610      	mov	r0, r2
 8006f88:	f001 fa28 	bl	80083dc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	2201      	movs	r2, #1
 8006f90:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	2201      	movs	r2, #1
 8006f98:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	2201      	movs	r2, #1
 8006fa0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	2201      	movs	r2, #1
 8006fa8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	2201      	movs	r2, #1
 8006fb0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	2201      	movs	r2, #1
 8006fb8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	2201      	movs	r2, #1
 8006fc0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	2201      	movs	r2, #1
 8006fc8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	2201      	movs	r2, #1
 8006fd0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	2201      	movs	r2, #1
 8006fd8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	2201      	movs	r2, #1
 8006fe0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	2201      	movs	r2, #1
 8006fe8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006fec:	2300      	movs	r3, #0
}
 8006fee:	4618      	mov	r0, r3
 8006ff0:	3708      	adds	r7, #8
 8006ff2:	46bd      	mov	sp, r7
 8006ff4:	bd80      	pop	{r7, pc}

08006ff6 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8006ff6:	b480      	push	{r7}
 8006ff8:	b083      	sub	sp, #12
 8006ffa:	af00      	add	r7, sp, #0
 8006ffc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8006ffe:	bf00      	nop
 8007000:	370c      	adds	r7, #12
 8007002:	46bd      	mov	sp, r7
 8007004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007008:	4770      	bx	lr
	...

0800700c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800700c:	b480      	push	{r7}
 800700e:	b085      	sub	sp, #20
 8007010:	af00      	add	r7, sp, #0
 8007012:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800701a:	b2db      	uxtb	r3, r3
 800701c:	2b01      	cmp	r3, #1
 800701e:	d001      	beq.n	8007024 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007020:	2301      	movs	r3, #1
 8007022:	e054      	b.n	80070ce <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	2202      	movs	r2, #2
 8007028:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	68da      	ldr	r2, [r3, #12]
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	f042 0201 	orr.w	r2, r2, #1
 800703a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	4a26      	ldr	r2, [pc, #152]	@ (80070dc <HAL_TIM_Base_Start_IT+0xd0>)
 8007042:	4293      	cmp	r3, r2
 8007044:	d022      	beq.n	800708c <HAL_TIM_Base_Start_IT+0x80>
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800704e:	d01d      	beq.n	800708c <HAL_TIM_Base_Start_IT+0x80>
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	4a22      	ldr	r2, [pc, #136]	@ (80070e0 <HAL_TIM_Base_Start_IT+0xd4>)
 8007056:	4293      	cmp	r3, r2
 8007058:	d018      	beq.n	800708c <HAL_TIM_Base_Start_IT+0x80>
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	4a21      	ldr	r2, [pc, #132]	@ (80070e4 <HAL_TIM_Base_Start_IT+0xd8>)
 8007060:	4293      	cmp	r3, r2
 8007062:	d013      	beq.n	800708c <HAL_TIM_Base_Start_IT+0x80>
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	4a1f      	ldr	r2, [pc, #124]	@ (80070e8 <HAL_TIM_Base_Start_IT+0xdc>)
 800706a:	4293      	cmp	r3, r2
 800706c:	d00e      	beq.n	800708c <HAL_TIM_Base_Start_IT+0x80>
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	4a1e      	ldr	r2, [pc, #120]	@ (80070ec <HAL_TIM_Base_Start_IT+0xe0>)
 8007074:	4293      	cmp	r3, r2
 8007076:	d009      	beq.n	800708c <HAL_TIM_Base_Start_IT+0x80>
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	4a1c      	ldr	r2, [pc, #112]	@ (80070f0 <HAL_TIM_Base_Start_IT+0xe4>)
 800707e:	4293      	cmp	r3, r2
 8007080:	d004      	beq.n	800708c <HAL_TIM_Base_Start_IT+0x80>
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	4a1b      	ldr	r2, [pc, #108]	@ (80070f4 <HAL_TIM_Base_Start_IT+0xe8>)
 8007088:	4293      	cmp	r3, r2
 800708a:	d115      	bne.n	80070b8 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	689a      	ldr	r2, [r3, #8]
 8007092:	4b19      	ldr	r3, [pc, #100]	@ (80070f8 <HAL_TIM_Base_Start_IT+0xec>)
 8007094:	4013      	ands	r3, r2
 8007096:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	2b06      	cmp	r3, #6
 800709c:	d015      	beq.n	80070ca <HAL_TIM_Base_Start_IT+0xbe>
 800709e:	68fb      	ldr	r3, [r7, #12]
 80070a0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80070a4:	d011      	beq.n	80070ca <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	681a      	ldr	r2, [r3, #0]
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	f042 0201 	orr.w	r2, r2, #1
 80070b4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80070b6:	e008      	b.n	80070ca <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	681a      	ldr	r2, [r3, #0]
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	f042 0201 	orr.w	r2, r2, #1
 80070c6:	601a      	str	r2, [r3, #0]
 80070c8:	e000      	b.n	80070cc <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80070ca:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80070cc:	2300      	movs	r3, #0
}
 80070ce:	4618      	mov	r0, r3
 80070d0:	3714      	adds	r7, #20
 80070d2:	46bd      	mov	sp, r7
 80070d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070d8:	4770      	bx	lr
 80070da:	bf00      	nop
 80070dc:	40012c00 	.word	0x40012c00
 80070e0:	40000400 	.word	0x40000400
 80070e4:	40000800 	.word	0x40000800
 80070e8:	40000c00 	.word	0x40000c00
 80070ec:	40013400 	.word	0x40013400
 80070f0:	40014000 	.word	0x40014000
 80070f4:	40015000 	.word	0x40015000
 80070f8:	00010007 	.word	0x00010007

080070fc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80070fc:	b580      	push	{r7, lr}
 80070fe:	b082      	sub	sp, #8
 8007100:	af00      	add	r7, sp, #0
 8007102:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	2b00      	cmp	r3, #0
 8007108:	d101      	bne.n	800710e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800710a:	2301      	movs	r3, #1
 800710c:	e049      	b.n	80071a2 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007114:	b2db      	uxtb	r3, r3
 8007116:	2b00      	cmp	r3, #0
 8007118:	d106      	bne.n	8007128 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	2200      	movs	r2, #0
 800711e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007122:	6878      	ldr	r0, [r7, #4]
 8007124:	f7fb faa6 	bl	8002674 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	2202      	movs	r2, #2
 800712c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	681a      	ldr	r2, [r3, #0]
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	3304      	adds	r3, #4
 8007138:	4619      	mov	r1, r3
 800713a:	4610      	mov	r0, r2
 800713c:	f001 f94e 	bl	80083dc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	2201      	movs	r2, #1
 8007144:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	2201      	movs	r2, #1
 800714c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	2201      	movs	r2, #1
 8007154:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	2201      	movs	r2, #1
 800715c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	2201      	movs	r2, #1
 8007164:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	2201      	movs	r2, #1
 800716c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	2201      	movs	r2, #1
 8007174:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	2201      	movs	r2, #1
 800717c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	2201      	movs	r2, #1
 8007184:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	2201      	movs	r2, #1
 800718c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	2201      	movs	r2, #1
 8007194:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	2201      	movs	r2, #1
 800719c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80071a0:	2300      	movs	r3, #0
}
 80071a2:	4618      	mov	r0, r3
 80071a4:	3708      	adds	r7, #8
 80071a6:	46bd      	mov	sp, r7
 80071a8:	bd80      	pop	{r7, pc}
	...

080071ac <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80071ac:	b580      	push	{r7, lr}
 80071ae:	b084      	sub	sp, #16
 80071b0:	af00      	add	r7, sp, #0
 80071b2:	6078      	str	r0, [r7, #4]
 80071b4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80071b6:	683b      	ldr	r3, [r7, #0]
 80071b8:	2b00      	cmp	r3, #0
 80071ba:	d109      	bne.n	80071d0 <HAL_TIM_PWM_Start+0x24>
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80071c2:	b2db      	uxtb	r3, r3
 80071c4:	2b01      	cmp	r3, #1
 80071c6:	bf14      	ite	ne
 80071c8:	2301      	movne	r3, #1
 80071ca:	2300      	moveq	r3, #0
 80071cc:	b2db      	uxtb	r3, r3
 80071ce:	e03c      	b.n	800724a <HAL_TIM_PWM_Start+0x9e>
 80071d0:	683b      	ldr	r3, [r7, #0]
 80071d2:	2b04      	cmp	r3, #4
 80071d4:	d109      	bne.n	80071ea <HAL_TIM_PWM_Start+0x3e>
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80071dc:	b2db      	uxtb	r3, r3
 80071de:	2b01      	cmp	r3, #1
 80071e0:	bf14      	ite	ne
 80071e2:	2301      	movne	r3, #1
 80071e4:	2300      	moveq	r3, #0
 80071e6:	b2db      	uxtb	r3, r3
 80071e8:	e02f      	b.n	800724a <HAL_TIM_PWM_Start+0x9e>
 80071ea:	683b      	ldr	r3, [r7, #0]
 80071ec:	2b08      	cmp	r3, #8
 80071ee:	d109      	bne.n	8007204 <HAL_TIM_PWM_Start+0x58>
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80071f6:	b2db      	uxtb	r3, r3
 80071f8:	2b01      	cmp	r3, #1
 80071fa:	bf14      	ite	ne
 80071fc:	2301      	movne	r3, #1
 80071fe:	2300      	moveq	r3, #0
 8007200:	b2db      	uxtb	r3, r3
 8007202:	e022      	b.n	800724a <HAL_TIM_PWM_Start+0x9e>
 8007204:	683b      	ldr	r3, [r7, #0]
 8007206:	2b0c      	cmp	r3, #12
 8007208:	d109      	bne.n	800721e <HAL_TIM_PWM_Start+0x72>
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007210:	b2db      	uxtb	r3, r3
 8007212:	2b01      	cmp	r3, #1
 8007214:	bf14      	ite	ne
 8007216:	2301      	movne	r3, #1
 8007218:	2300      	moveq	r3, #0
 800721a:	b2db      	uxtb	r3, r3
 800721c:	e015      	b.n	800724a <HAL_TIM_PWM_Start+0x9e>
 800721e:	683b      	ldr	r3, [r7, #0]
 8007220:	2b10      	cmp	r3, #16
 8007222:	d109      	bne.n	8007238 <HAL_TIM_PWM_Start+0x8c>
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800722a:	b2db      	uxtb	r3, r3
 800722c:	2b01      	cmp	r3, #1
 800722e:	bf14      	ite	ne
 8007230:	2301      	movne	r3, #1
 8007232:	2300      	moveq	r3, #0
 8007234:	b2db      	uxtb	r3, r3
 8007236:	e008      	b.n	800724a <HAL_TIM_PWM_Start+0x9e>
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800723e:	b2db      	uxtb	r3, r3
 8007240:	2b01      	cmp	r3, #1
 8007242:	bf14      	ite	ne
 8007244:	2301      	movne	r3, #1
 8007246:	2300      	moveq	r3, #0
 8007248:	b2db      	uxtb	r3, r3
 800724a:	2b00      	cmp	r3, #0
 800724c:	d001      	beq.n	8007252 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800724e:	2301      	movs	r3, #1
 8007250:	e0a6      	b.n	80073a0 <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007252:	683b      	ldr	r3, [r7, #0]
 8007254:	2b00      	cmp	r3, #0
 8007256:	d104      	bne.n	8007262 <HAL_TIM_PWM_Start+0xb6>
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	2202      	movs	r2, #2
 800725c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007260:	e023      	b.n	80072aa <HAL_TIM_PWM_Start+0xfe>
 8007262:	683b      	ldr	r3, [r7, #0]
 8007264:	2b04      	cmp	r3, #4
 8007266:	d104      	bne.n	8007272 <HAL_TIM_PWM_Start+0xc6>
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	2202      	movs	r2, #2
 800726c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007270:	e01b      	b.n	80072aa <HAL_TIM_PWM_Start+0xfe>
 8007272:	683b      	ldr	r3, [r7, #0]
 8007274:	2b08      	cmp	r3, #8
 8007276:	d104      	bne.n	8007282 <HAL_TIM_PWM_Start+0xd6>
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	2202      	movs	r2, #2
 800727c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007280:	e013      	b.n	80072aa <HAL_TIM_PWM_Start+0xfe>
 8007282:	683b      	ldr	r3, [r7, #0]
 8007284:	2b0c      	cmp	r3, #12
 8007286:	d104      	bne.n	8007292 <HAL_TIM_PWM_Start+0xe6>
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	2202      	movs	r2, #2
 800728c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007290:	e00b      	b.n	80072aa <HAL_TIM_PWM_Start+0xfe>
 8007292:	683b      	ldr	r3, [r7, #0]
 8007294:	2b10      	cmp	r3, #16
 8007296:	d104      	bne.n	80072a2 <HAL_TIM_PWM_Start+0xf6>
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	2202      	movs	r2, #2
 800729c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80072a0:	e003      	b.n	80072aa <HAL_TIM_PWM_Start+0xfe>
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	2202      	movs	r2, #2
 80072a6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	2201      	movs	r2, #1
 80072b0:	6839      	ldr	r1, [r7, #0]
 80072b2:	4618      	mov	r0, r3
 80072b4:	f001 fd9a 	bl	8008dec <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	4a3a      	ldr	r2, [pc, #232]	@ (80073a8 <HAL_TIM_PWM_Start+0x1fc>)
 80072be:	4293      	cmp	r3, r2
 80072c0:	d018      	beq.n	80072f4 <HAL_TIM_PWM_Start+0x148>
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	4a39      	ldr	r2, [pc, #228]	@ (80073ac <HAL_TIM_PWM_Start+0x200>)
 80072c8:	4293      	cmp	r3, r2
 80072ca:	d013      	beq.n	80072f4 <HAL_TIM_PWM_Start+0x148>
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	4a37      	ldr	r2, [pc, #220]	@ (80073b0 <HAL_TIM_PWM_Start+0x204>)
 80072d2:	4293      	cmp	r3, r2
 80072d4:	d00e      	beq.n	80072f4 <HAL_TIM_PWM_Start+0x148>
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	4a36      	ldr	r2, [pc, #216]	@ (80073b4 <HAL_TIM_PWM_Start+0x208>)
 80072dc:	4293      	cmp	r3, r2
 80072de:	d009      	beq.n	80072f4 <HAL_TIM_PWM_Start+0x148>
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	4a34      	ldr	r2, [pc, #208]	@ (80073b8 <HAL_TIM_PWM_Start+0x20c>)
 80072e6:	4293      	cmp	r3, r2
 80072e8:	d004      	beq.n	80072f4 <HAL_TIM_PWM_Start+0x148>
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	4a33      	ldr	r2, [pc, #204]	@ (80073bc <HAL_TIM_PWM_Start+0x210>)
 80072f0:	4293      	cmp	r3, r2
 80072f2:	d101      	bne.n	80072f8 <HAL_TIM_PWM_Start+0x14c>
 80072f4:	2301      	movs	r3, #1
 80072f6:	e000      	b.n	80072fa <HAL_TIM_PWM_Start+0x14e>
 80072f8:	2300      	movs	r3, #0
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	d007      	beq.n	800730e <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800730c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	4a25      	ldr	r2, [pc, #148]	@ (80073a8 <HAL_TIM_PWM_Start+0x1fc>)
 8007314:	4293      	cmp	r3, r2
 8007316:	d022      	beq.n	800735e <HAL_TIM_PWM_Start+0x1b2>
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007320:	d01d      	beq.n	800735e <HAL_TIM_PWM_Start+0x1b2>
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	4a26      	ldr	r2, [pc, #152]	@ (80073c0 <HAL_TIM_PWM_Start+0x214>)
 8007328:	4293      	cmp	r3, r2
 800732a:	d018      	beq.n	800735e <HAL_TIM_PWM_Start+0x1b2>
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	4a24      	ldr	r2, [pc, #144]	@ (80073c4 <HAL_TIM_PWM_Start+0x218>)
 8007332:	4293      	cmp	r3, r2
 8007334:	d013      	beq.n	800735e <HAL_TIM_PWM_Start+0x1b2>
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	4a23      	ldr	r2, [pc, #140]	@ (80073c8 <HAL_TIM_PWM_Start+0x21c>)
 800733c:	4293      	cmp	r3, r2
 800733e:	d00e      	beq.n	800735e <HAL_TIM_PWM_Start+0x1b2>
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	4a19      	ldr	r2, [pc, #100]	@ (80073ac <HAL_TIM_PWM_Start+0x200>)
 8007346:	4293      	cmp	r3, r2
 8007348:	d009      	beq.n	800735e <HAL_TIM_PWM_Start+0x1b2>
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	4a18      	ldr	r2, [pc, #96]	@ (80073b0 <HAL_TIM_PWM_Start+0x204>)
 8007350:	4293      	cmp	r3, r2
 8007352:	d004      	beq.n	800735e <HAL_TIM_PWM_Start+0x1b2>
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	4a18      	ldr	r2, [pc, #96]	@ (80073bc <HAL_TIM_PWM_Start+0x210>)
 800735a:	4293      	cmp	r3, r2
 800735c:	d115      	bne.n	800738a <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	689a      	ldr	r2, [r3, #8]
 8007364:	4b19      	ldr	r3, [pc, #100]	@ (80073cc <HAL_TIM_PWM_Start+0x220>)
 8007366:	4013      	ands	r3, r2
 8007368:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800736a:	68fb      	ldr	r3, [r7, #12]
 800736c:	2b06      	cmp	r3, #6
 800736e:	d015      	beq.n	800739c <HAL_TIM_PWM_Start+0x1f0>
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007376:	d011      	beq.n	800739c <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	681a      	ldr	r2, [r3, #0]
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	f042 0201 	orr.w	r2, r2, #1
 8007386:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007388:	e008      	b.n	800739c <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	681a      	ldr	r2, [r3, #0]
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	f042 0201 	orr.w	r2, r2, #1
 8007398:	601a      	str	r2, [r3, #0]
 800739a:	e000      	b.n	800739e <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800739c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800739e:	2300      	movs	r3, #0
}
 80073a0:	4618      	mov	r0, r3
 80073a2:	3710      	adds	r7, #16
 80073a4:	46bd      	mov	sp, r7
 80073a6:	bd80      	pop	{r7, pc}
 80073a8:	40012c00 	.word	0x40012c00
 80073ac:	40013400 	.word	0x40013400
 80073b0:	40014000 	.word	0x40014000
 80073b4:	40014400 	.word	0x40014400
 80073b8:	40014800 	.word	0x40014800
 80073bc:	40015000 	.word	0x40015000
 80073c0:	40000400 	.word	0x40000400
 80073c4:	40000800 	.word	0x40000800
 80073c8:	40000c00 	.word	0x40000c00
 80073cc:	00010007 	.word	0x00010007

080073d0 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80073d0:	b580      	push	{r7, lr}
 80073d2:	b082      	sub	sp, #8
 80073d4:	af00      	add	r7, sp, #0
 80073d6:	6078      	str	r0, [r7, #4]
 80073d8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	2200      	movs	r2, #0
 80073e0:	6839      	ldr	r1, [r7, #0]
 80073e2:	4618      	mov	r0, r3
 80073e4:	f001 fd02 	bl	8008dec <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	4a40      	ldr	r2, [pc, #256]	@ (80074f0 <HAL_TIM_PWM_Stop+0x120>)
 80073ee:	4293      	cmp	r3, r2
 80073f0:	d018      	beq.n	8007424 <HAL_TIM_PWM_Stop+0x54>
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	4a3f      	ldr	r2, [pc, #252]	@ (80074f4 <HAL_TIM_PWM_Stop+0x124>)
 80073f8:	4293      	cmp	r3, r2
 80073fa:	d013      	beq.n	8007424 <HAL_TIM_PWM_Stop+0x54>
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	4a3d      	ldr	r2, [pc, #244]	@ (80074f8 <HAL_TIM_PWM_Stop+0x128>)
 8007402:	4293      	cmp	r3, r2
 8007404:	d00e      	beq.n	8007424 <HAL_TIM_PWM_Stop+0x54>
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	4a3c      	ldr	r2, [pc, #240]	@ (80074fc <HAL_TIM_PWM_Stop+0x12c>)
 800740c:	4293      	cmp	r3, r2
 800740e:	d009      	beq.n	8007424 <HAL_TIM_PWM_Stop+0x54>
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	4a3a      	ldr	r2, [pc, #232]	@ (8007500 <HAL_TIM_PWM_Stop+0x130>)
 8007416:	4293      	cmp	r3, r2
 8007418:	d004      	beq.n	8007424 <HAL_TIM_PWM_Stop+0x54>
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	4a39      	ldr	r2, [pc, #228]	@ (8007504 <HAL_TIM_PWM_Stop+0x134>)
 8007420:	4293      	cmp	r3, r2
 8007422:	d101      	bne.n	8007428 <HAL_TIM_PWM_Stop+0x58>
 8007424:	2301      	movs	r3, #1
 8007426:	e000      	b.n	800742a <HAL_TIM_PWM_Stop+0x5a>
 8007428:	2300      	movs	r3, #0
 800742a:	2b00      	cmp	r3, #0
 800742c:	d017      	beq.n	800745e <HAL_TIM_PWM_Stop+0x8e>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	6a1a      	ldr	r2, [r3, #32]
 8007434:	f241 1311 	movw	r3, #4369	@ 0x1111
 8007438:	4013      	ands	r3, r2
 800743a:	2b00      	cmp	r3, #0
 800743c:	d10f      	bne.n	800745e <HAL_TIM_PWM_Stop+0x8e>
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	6a1a      	ldr	r2, [r3, #32]
 8007444:	f244 4344 	movw	r3, #17476	@ 0x4444
 8007448:	4013      	ands	r3, r2
 800744a:	2b00      	cmp	r3, #0
 800744c:	d107      	bne.n	800745e <HAL_TIM_PWM_Stop+0x8e>
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800745c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	6a1a      	ldr	r2, [r3, #32]
 8007464:	f241 1311 	movw	r3, #4369	@ 0x1111
 8007468:	4013      	ands	r3, r2
 800746a:	2b00      	cmp	r3, #0
 800746c:	d10f      	bne.n	800748e <HAL_TIM_PWM_Stop+0xbe>
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	6a1a      	ldr	r2, [r3, #32]
 8007474:	f244 4344 	movw	r3, #17476	@ 0x4444
 8007478:	4013      	ands	r3, r2
 800747a:	2b00      	cmp	r3, #0
 800747c:	d107      	bne.n	800748e <HAL_TIM_PWM_Stop+0xbe>
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	681a      	ldr	r2, [r3, #0]
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	f022 0201 	bic.w	r2, r2, #1
 800748c:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800748e:	683b      	ldr	r3, [r7, #0]
 8007490:	2b00      	cmp	r3, #0
 8007492:	d104      	bne.n	800749e <HAL_TIM_PWM_Stop+0xce>
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	2201      	movs	r2, #1
 8007498:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800749c:	e023      	b.n	80074e6 <HAL_TIM_PWM_Stop+0x116>
 800749e:	683b      	ldr	r3, [r7, #0]
 80074a0:	2b04      	cmp	r3, #4
 80074a2:	d104      	bne.n	80074ae <HAL_TIM_PWM_Stop+0xde>
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	2201      	movs	r2, #1
 80074a8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80074ac:	e01b      	b.n	80074e6 <HAL_TIM_PWM_Stop+0x116>
 80074ae:	683b      	ldr	r3, [r7, #0]
 80074b0:	2b08      	cmp	r3, #8
 80074b2:	d104      	bne.n	80074be <HAL_TIM_PWM_Stop+0xee>
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	2201      	movs	r2, #1
 80074b8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80074bc:	e013      	b.n	80074e6 <HAL_TIM_PWM_Stop+0x116>
 80074be:	683b      	ldr	r3, [r7, #0]
 80074c0:	2b0c      	cmp	r3, #12
 80074c2:	d104      	bne.n	80074ce <HAL_TIM_PWM_Stop+0xfe>
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	2201      	movs	r2, #1
 80074c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80074cc:	e00b      	b.n	80074e6 <HAL_TIM_PWM_Stop+0x116>
 80074ce:	683b      	ldr	r3, [r7, #0]
 80074d0:	2b10      	cmp	r3, #16
 80074d2:	d104      	bne.n	80074de <HAL_TIM_PWM_Stop+0x10e>
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	2201      	movs	r2, #1
 80074d8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80074dc:	e003      	b.n	80074e6 <HAL_TIM_PWM_Stop+0x116>
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	2201      	movs	r2, #1
 80074e2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 80074e6:	2300      	movs	r3, #0
}
 80074e8:	4618      	mov	r0, r3
 80074ea:	3708      	adds	r7, #8
 80074ec:	46bd      	mov	sp, r7
 80074ee:	bd80      	pop	{r7, pc}
 80074f0:	40012c00 	.word	0x40012c00
 80074f4:	40013400 	.word	0x40013400
 80074f8:	40014000 	.word	0x40014000
 80074fc:	40014400 	.word	0x40014400
 8007500:	40014800 	.word	0x40014800
 8007504:	40015000 	.word	0x40015000

08007508 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8007508:	b580      	push	{r7, lr}
 800750a:	b082      	sub	sp, #8
 800750c:	af00      	add	r7, sp, #0
 800750e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	2b00      	cmp	r3, #0
 8007514:	d101      	bne.n	800751a <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8007516:	2301      	movs	r3, #1
 8007518:	e049      	b.n	80075ae <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007520:	b2db      	uxtb	r3, r3
 8007522:	2b00      	cmp	r3, #0
 8007524:	d106      	bne.n	8007534 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	2200      	movs	r2, #0
 800752a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800752e:	6878      	ldr	r0, [r7, #4]
 8007530:	f7fa ffce 	bl	80024d0 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	2202      	movs	r2, #2
 8007538:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	681a      	ldr	r2, [r3, #0]
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	3304      	adds	r3, #4
 8007544:	4619      	mov	r1, r3
 8007546:	4610      	mov	r0, r2
 8007548:	f000 ff48 	bl	80083dc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	2201      	movs	r2, #1
 8007550:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	2201      	movs	r2, #1
 8007558:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	2201      	movs	r2, #1
 8007560:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	2201      	movs	r2, #1
 8007568:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	2201      	movs	r2, #1
 8007570:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	2201      	movs	r2, #1
 8007578:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	2201      	movs	r2, #1
 8007580:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	2201      	movs	r2, #1
 8007588:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	2201      	movs	r2, #1
 8007590:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	2201      	movs	r2, #1
 8007598:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	2201      	movs	r2, #1
 80075a0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	2201      	movs	r2, #1
 80075a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80075ac:	2300      	movs	r3, #0
}
 80075ae:	4618      	mov	r0, r3
 80075b0:	3708      	adds	r7, #8
 80075b2:	46bd      	mov	sp, r7
 80075b4:	bd80      	pop	{r7, pc}
	...

080075b8 <HAL_TIM_IC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from TIM peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length)
{
 80075b8:	b580      	push	{r7, lr}
 80075ba:	b086      	sub	sp, #24
 80075bc:	af00      	add	r7, sp, #0
 80075be:	60f8      	str	r0, [r7, #12]
 80075c0:	60b9      	str	r1, [r7, #8]
 80075c2:	607a      	str	r2, [r7, #4]
 80075c4:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 80075c6:	2300      	movs	r3, #0
 80075c8:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80075ca:	68bb      	ldr	r3, [r7, #8]
 80075cc:	2b00      	cmp	r3, #0
 80075ce:	d104      	bne.n	80075da <HAL_TIM_IC_Start_DMA+0x22>
 80075d0:	68fb      	ldr	r3, [r7, #12]
 80075d2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80075d6:	b2db      	uxtb	r3, r3
 80075d8:	e023      	b.n	8007622 <HAL_TIM_IC_Start_DMA+0x6a>
 80075da:	68bb      	ldr	r3, [r7, #8]
 80075dc:	2b04      	cmp	r3, #4
 80075de:	d104      	bne.n	80075ea <HAL_TIM_IC_Start_DMA+0x32>
 80075e0:	68fb      	ldr	r3, [r7, #12]
 80075e2:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80075e6:	b2db      	uxtb	r3, r3
 80075e8:	e01b      	b.n	8007622 <HAL_TIM_IC_Start_DMA+0x6a>
 80075ea:	68bb      	ldr	r3, [r7, #8]
 80075ec:	2b08      	cmp	r3, #8
 80075ee:	d104      	bne.n	80075fa <HAL_TIM_IC_Start_DMA+0x42>
 80075f0:	68fb      	ldr	r3, [r7, #12]
 80075f2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80075f6:	b2db      	uxtb	r3, r3
 80075f8:	e013      	b.n	8007622 <HAL_TIM_IC_Start_DMA+0x6a>
 80075fa:	68bb      	ldr	r3, [r7, #8]
 80075fc:	2b0c      	cmp	r3, #12
 80075fe:	d104      	bne.n	800760a <HAL_TIM_IC_Start_DMA+0x52>
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007606:	b2db      	uxtb	r3, r3
 8007608:	e00b      	b.n	8007622 <HAL_TIM_IC_Start_DMA+0x6a>
 800760a:	68bb      	ldr	r3, [r7, #8]
 800760c:	2b10      	cmp	r3, #16
 800760e:	d104      	bne.n	800761a <HAL_TIM_IC_Start_DMA+0x62>
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007616:	b2db      	uxtb	r3, r3
 8007618:	e003      	b.n	8007622 <HAL_TIM_IC_Start_DMA+0x6a>
 800761a:	68fb      	ldr	r3, [r7, #12]
 800761c:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8007620:	b2db      	uxtb	r3, r3
 8007622:	75bb      	strb	r3, [r7, #22]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8007624:	68bb      	ldr	r3, [r7, #8]
 8007626:	2b00      	cmp	r3, #0
 8007628:	d104      	bne.n	8007634 <HAL_TIM_IC_Start_DMA+0x7c>
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007630:	b2db      	uxtb	r3, r3
 8007632:	e013      	b.n	800765c <HAL_TIM_IC_Start_DMA+0xa4>
 8007634:	68bb      	ldr	r3, [r7, #8]
 8007636:	2b04      	cmp	r3, #4
 8007638:	d104      	bne.n	8007644 <HAL_TIM_IC_Start_DMA+0x8c>
 800763a:	68fb      	ldr	r3, [r7, #12]
 800763c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007640:	b2db      	uxtb	r3, r3
 8007642:	e00b      	b.n	800765c <HAL_TIM_IC_Start_DMA+0xa4>
 8007644:	68bb      	ldr	r3, [r7, #8]
 8007646:	2b08      	cmp	r3, #8
 8007648:	d104      	bne.n	8007654 <HAL_TIM_IC_Start_DMA+0x9c>
 800764a:	68fb      	ldr	r3, [r7, #12]
 800764c:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8007650:	b2db      	uxtb	r3, r3
 8007652:	e003      	b.n	800765c <HAL_TIM_IC_Start_DMA+0xa4>
 8007654:	68fb      	ldr	r3, [r7, #12]
 8007656:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 800765a:	b2db      	uxtb	r3, r3
 800765c:	757b      	strb	r3, [r7, #21]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));
  assert_param(IS_TIM_DMA_CC_INSTANCE(htim->Instance));

  /* Set the TIM channel state */
  if ((channel_state == HAL_TIM_CHANNEL_STATE_BUSY)
 800765e:	7dbb      	ldrb	r3, [r7, #22]
 8007660:	2b02      	cmp	r3, #2
 8007662:	d002      	beq.n	800766a <HAL_TIM_IC_Start_DMA+0xb2>
      || (complementary_channel_state == HAL_TIM_CHANNEL_STATE_BUSY))
 8007664:	7d7b      	ldrb	r3, [r7, #21]
 8007666:	2b02      	cmp	r3, #2
 8007668:	d101      	bne.n	800766e <HAL_TIM_IC_Start_DMA+0xb6>
  {
    return HAL_BUSY;
 800766a:	2302      	movs	r3, #2
 800766c:	e15c      	b.n	8007928 <HAL_TIM_IC_Start_DMA+0x370>
  }
  else if ((channel_state == HAL_TIM_CHANNEL_STATE_READY)
 800766e:	7dbb      	ldrb	r3, [r7, #22]
 8007670:	2b01      	cmp	r3, #1
 8007672:	d153      	bne.n	800771c <HAL_TIM_IC_Start_DMA+0x164>
           && (complementary_channel_state == HAL_TIM_CHANNEL_STATE_READY))
 8007674:	7d7b      	ldrb	r3, [r7, #21]
 8007676:	2b01      	cmp	r3, #1
 8007678:	d150      	bne.n	800771c <HAL_TIM_IC_Start_DMA+0x164>
  {
    if ((pData == NULL) || (Length == 0U))
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	2b00      	cmp	r3, #0
 800767e:	d002      	beq.n	8007686 <HAL_TIM_IC_Start_DMA+0xce>
 8007680:	887b      	ldrh	r3, [r7, #2]
 8007682:	2b00      	cmp	r3, #0
 8007684:	d101      	bne.n	800768a <HAL_TIM_IC_Start_DMA+0xd2>
    {
      return HAL_ERROR;
 8007686:	2301      	movs	r3, #1
 8007688:	e14e      	b.n	8007928 <HAL_TIM_IC_Start_DMA+0x370>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800768a:	68bb      	ldr	r3, [r7, #8]
 800768c:	2b00      	cmp	r3, #0
 800768e:	d104      	bne.n	800769a <HAL_TIM_IC_Start_DMA+0xe2>
 8007690:	68fb      	ldr	r3, [r7, #12]
 8007692:	2202      	movs	r2, #2
 8007694:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007698:	e023      	b.n	80076e2 <HAL_TIM_IC_Start_DMA+0x12a>
 800769a:	68bb      	ldr	r3, [r7, #8]
 800769c:	2b04      	cmp	r3, #4
 800769e:	d104      	bne.n	80076aa <HAL_TIM_IC_Start_DMA+0xf2>
 80076a0:	68fb      	ldr	r3, [r7, #12]
 80076a2:	2202      	movs	r2, #2
 80076a4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80076a8:	e01b      	b.n	80076e2 <HAL_TIM_IC_Start_DMA+0x12a>
 80076aa:	68bb      	ldr	r3, [r7, #8]
 80076ac:	2b08      	cmp	r3, #8
 80076ae:	d104      	bne.n	80076ba <HAL_TIM_IC_Start_DMA+0x102>
 80076b0:	68fb      	ldr	r3, [r7, #12]
 80076b2:	2202      	movs	r2, #2
 80076b4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80076b8:	e013      	b.n	80076e2 <HAL_TIM_IC_Start_DMA+0x12a>
 80076ba:	68bb      	ldr	r3, [r7, #8]
 80076bc:	2b0c      	cmp	r3, #12
 80076be:	d104      	bne.n	80076ca <HAL_TIM_IC_Start_DMA+0x112>
 80076c0:	68fb      	ldr	r3, [r7, #12]
 80076c2:	2202      	movs	r2, #2
 80076c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80076c8:	e00b      	b.n	80076e2 <HAL_TIM_IC_Start_DMA+0x12a>
 80076ca:	68bb      	ldr	r3, [r7, #8]
 80076cc:	2b10      	cmp	r3, #16
 80076ce:	d104      	bne.n	80076da <HAL_TIM_IC_Start_DMA+0x122>
 80076d0:	68fb      	ldr	r3, [r7, #12]
 80076d2:	2202      	movs	r2, #2
 80076d4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80076d8:	e003      	b.n	80076e2 <HAL_TIM_IC_Start_DMA+0x12a>
 80076da:	68fb      	ldr	r3, [r7, #12]
 80076dc:	2202      	movs	r2, #2
 80076de:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80076e2:	68bb      	ldr	r3, [r7, #8]
 80076e4:	2b00      	cmp	r3, #0
 80076e6:	d104      	bne.n	80076f2 <HAL_TIM_IC_Start_DMA+0x13a>
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	2202      	movs	r2, #2
 80076ec:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    if ((pData == NULL) || (Length == 0U))
 80076f0:	e016      	b.n	8007720 <HAL_TIM_IC_Start_DMA+0x168>
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80076f2:	68bb      	ldr	r3, [r7, #8]
 80076f4:	2b04      	cmp	r3, #4
 80076f6:	d104      	bne.n	8007702 <HAL_TIM_IC_Start_DMA+0x14a>
 80076f8:	68fb      	ldr	r3, [r7, #12]
 80076fa:	2202      	movs	r2, #2
 80076fc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    if ((pData == NULL) || (Length == 0U))
 8007700:	e00e      	b.n	8007720 <HAL_TIM_IC_Start_DMA+0x168>
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007702:	68bb      	ldr	r3, [r7, #8]
 8007704:	2b08      	cmp	r3, #8
 8007706:	d104      	bne.n	8007712 <HAL_TIM_IC_Start_DMA+0x15a>
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	2202      	movs	r2, #2
 800770c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
    if ((pData == NULL) || (Length == 0U))
 8007710:	e006      	b.n	8007720 <HAL_TIM_IC_Start_DMA+0x168>
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007712:	68fb      	ldr	r3, [r7, #12]
 8007714:	2202      	movs	r2, #2
 8007716:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47
    if ((pData == NULL) || (Length == 0U))
 800771a:	e001      	b.n	8007720 <HAL_TIM_IC_Start_DMA+0x168>
    }
  }
  else
  {
    return HAL_ERROR;
 800771c:	2301      	movs	r3, #1
 800771e:	e103      	b.n	8007928 <HAL_TIM_IC_Start_DMA+0x370>
  }

  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007720:	68fb      	ldr	r3, [r7, #12]
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	2201      	movs	r2, #1
 8007726:	68b9      	ldr	r1, [r7, #8]
 8007728:	4618      	mov	r0, r3
 800772a:	f001 fb5f 	bl	8008dec <TIM_CCxChannelCmd>

  switch (Channel)
 800772e:	68bb      	ldr	r3, [r7, #8]
 8007730:	2b0c      	cmp	r3, #12
 8007732:	f200 80ad 	bhi.w	8007890 <HAL_TIM_IC_Start_DMA+0x2d8>
 8007736:	a201      	add	r2, pc, #4	@ (adr r2, 800773c <HAL_TIM_IC_Start_DMA+0x184>)
 8007738:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800773c:	08007771 	.word	0x08007771
 8007740:	08007891 	.word	0x08007891
 8007744:	08007891 	.word	0x08007891
 8007748:	08007891 	.word	0x08007891
 800774c:	080077b9 	.word	0x080077b9
 8007750:	08007891 	.word	0x08007891
 8007754:	08007891 	.word	0x08007891
 8007758:	08007891 	.word	0x08007891
 800775c:	08007801 	.word	0x08007801
 8007760:	08007891 	.word	0x08007891
 8007764:	08007891 	.word	0x08007891
 8007768:	08007891 	.word	0x08007891
 800776c:	08007849 	.word	0x08007849
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;
 8007770:	68fb      	ldr	r3, [r7, #12]
 8007772:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007774:	4a6e      	ldr	r2, [pc, #440]	@ (8007930 <HAL_TIM_IC_Start_DMA+0x378>)
 8007776:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 8007778:	68fb      	ldr	r3, [r7, #12]
 800777a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800777c:	4a6d      	ldr	r2, [pc, #436]	@ (8007934 <HAL_TIM_IC_Start_DMA+0x37c>)
 800777e:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8007780:	68fb      	ldr	r3, [r7, #12]
 8007782:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007784:	4a6c      	ldr	r2, [pc, #432]	@ (8007938 <HAL_TIM_IC_Start_DMA+0x380>)
 8007786:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)pData,
 8007788:	68fb      	ldr	r3, [r7, #12]
 800778a:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 800778c:	68fb      	ldr	r3, [r7, #12]
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	3334      	adds	r3, #52	@ 0x34
 8007792:	4619      	mov	r1, r3
 8007794:	687a      	ldr	r2, [r7, #4]
 8007796:	887b      	ldrh	r3, [r7, #2]
 8007798:	f7fc ffc2 	bl	8004720 <HAL_DMA_Start_IT>
 800779c:	4603      	mov	r3, r0
 800779e:	2b00      	cmp	r3, #0
 80077a0:	d001      	beq.n	80077a6 <HAL_TIM_IC_Start_DMA+0x1ee>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80077a2:	2301      	movs	r3, #1
 80077a4:	e0c0      	b.n	8007928 <HAL_TIM_IC_Start_DMA+0x370>
      }
      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 80077a6:	68fb      	ldr	r3, [r7, #12]
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	68da      	ldr	r2, [r3, #12]
 80077ac:	68fb      	ldr	r3, [r7, #12]
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80077b4:	60da      	str	r2, [r3, #12]
      break;
 80077b6:	e06e      	b.n	8007896 <HAL_TIM_IC_Start_DMA+0x2de>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt;
 80077b8:	68fb      	ldr	r3, [r7, #12]
 80077ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80077bc:	4a5c      	ldr	r2, [pc, #368]	@ (8007930 <HAL_TIM_IC_Start_DMA+0x378>)
 80077be:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 80077c0:	68fb      	ldr	r3, [r7, #12]
 80077c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80077c4:	4a5b      	ldr	r2, [pc, #364]	@ (8007934 <HAL_TIM_IC_Start_DMA+0x37c>)
 80077c6:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 80077c8:	68fb      	ldr	r3, [r7, #12]
 80077ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80077cc:	4a5a      	ldr	r2, [pc, #360]	@ (8007938 <HAL_TIM_IC_Start_DMA+0x380>)
 80077ce:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->CCR2, (uint32_t)pData,
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 80077d4:	68fb      	ldr	r3, [r7, #12]
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	3338      	adds	r3, #56	@ 0x38
 80077da:	4619      	mov	r1, r3
 80077dc:	687a      	ldr	r2, [r7, #4]
 80077de:	887b      	ldrh	r3, [r7, #2]
 80077e0:	f7fc ff9e 	bl	8004720 <HAL_DMA_Start_IT>
 80077e4:	4603      	mov	r3, r0
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	d001      	beq.n	80077ee <HAL_TIM_IC_Start_DMA+0x236>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80077ea:	2301      	movs	r3, #1
 80077ec:	e09c      	b.n	8007928 <HAL_TIM_IC_Start_DMA+0x370>
      }
      /* Enable the TIM Capture/Compare 2  DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 80077ee:	68fb      	ldr	r3, [r7, #12]
 80077f0:	681b      	ldr	r3, [r3, #0]
 80077f2:	68da      	ldr	r2, [r3, #12]
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80077fc:	60da      	str	r2, [r3, #12]
      break;
 80077fe:	e04a      	b.n	8007896 <HAL_TIM_IC_Start_DMA+0x2de>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMACaptureCplt;
 8007800:	68fb      	ldr	r3, [r7, #12]
 8007802:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007804:	4a4a      	ldr	r2, [pc, #296]	@ (8007930 <HAL_TIM_IC_Start_DMA+0x378>)
 8007806:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 8007808:	68fb      	ldr	r3, [r7, #12]
 800780a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800780c:	4a49      	ldr	r2, [pc, #292]	@ (8007934 <HAL_TIM_IC_Start_DMA+0x37c>)
 800780e:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8007810:	68fb      	ldr	r3, [r7, #12]
 8007812:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007814:	4a48      	ldr	r2, [pc, #288]	@ (8007938 <HAL_TIM_IC_Start_DMA+0x380>)
 8007816:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)&htim->Instance->CCR3, (uint32_t)pData,
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 800781c:	68fb      	ldr	r3, [r7, #12]
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	333c      	adds	r3, #60	@ 0x3c
 8007822:	4619      	mov	r1, r3
 8007824:	687a      	ldr	r2, [r7, #4]
 8007826:	887b      	ldrh	r3, [r7, #2]
 8007828:	f7fc ff7a 	bl	8004720 <HAL_DMA_Start_IT>
 800782c:	4603      	mov	r3, r0
 800782e:	2b00      	cmp	r3, #0
 8007830:	d001      	beq.n	8007836 <HAL_TIM_IC_Start_DMA+0x27e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8007832:	2301      	movs	r3, #1
 8007834:	e078      	b.n	8007928 <HAL_TIM_IC_Start_DMA+0x370>
      }
      /* Enable the TIM Capture/Compare 3  DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8007836:	68fb      	ldr	r3, [r7, #12]
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	68da      	ldr	r2, [r3, #12]
 800783c:	68fb      	ldr	r3, [r7, #12]
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007844:	60da      	str	r2, [r3, #12]
      break;
 8007846:	e026      	b.n	8007896 <HAL_TIM_IC_Start_DMA+0x2de>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMACaptureCplt;
 8007848:	68fb      	ldr	r3, [r7, #12]
 800784a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800784c:	4a38      	ldr	r2, [pc, #224]	@ (8007930 <HAL_TIM_IC_Start_DMA+0x378>)
 800784e:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 8007850:	68fb      	ldr	r3, [r7, #12]
 8007852:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007854:	4a37      	ldr	r2, [pc, #220]	@ (8007934 <HAL_TIM_IC_Start_DMA+0x37c>)
 8007856:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8007858:	68fb      	ldr	r3, [r7, #12]
 800785a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800785c:	4a36      	ldr	r2, [pc, #216]	@ (8007938 <HAL_TIM_IC_Start_DMA+0x380>)
 800785e:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)&htim->Instance->CCR4, (uint32_t)pData,
 8007860:	68fb      	ldr	r3, [r7, #12]
 8007862:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8007864:	68fb      	ldr	r3, [r7, #12]
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	3340      	adds	r3, #64	@ 0x40
 800786a:	4619      	mov	r1, r3
 800786c:	687a      	ldr	r2, [r7, #4]
 800786e:	887b      	ldrh	r3, [r7, #2]
 8007870:	f7fc ff56 	bl	8004720 <HAL_DMA_Start_IT>
 8007874:	4603      	mov	r3, r0
 8007876:	2b00      	cmp	r3, #0
 8007878:	d001      	beq.n	800787e <HAL_TIM_IC_Start_DMA+0x2c6>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800787a:	2301      	movs	r3, #1
 800787c:	e054      	b.n	8007928 <HAL_TIM_IC_Start_DMA+0x370>
      }
      /* Enable the TIM Capture/Compare 4  DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 800787e:	68fb      	ldr	r3, [r7, #12]
 8007880:	681b      	ldr	r3, [r3, #0]
 8007882:	68da      	ldr	r2, [r3, #12]
 8007884:	68fb      	ldr	r3, [r7, #12]
 8007886:	681b      	ldr	r3, [r3, #0]
 8007888:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800788c:	60da      	str	r2, [r3, #12]
      break;
 800788e:	e002      	b.n	8007896 <HAL_TIM_IC_Start_DMA+0x2de>
    }

    default:
      status = HAL_ERROR;
 8007890:	2301      	movs	r3, #1
 8007892:	75fb      	strb	r3, [r7, #23]
      break;
 8007894:	bf00      	nop
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007896:	68fb      	ldr	r3, [r7, #12]
 8007898:	681b      	ldr	r3, [r3, #0]
 800789a:	4a28      	ldr	r2, [pc, #160]	@ (800793c <HAL_TIM_IC_Start_DMA+0x384>)
 800789c:	4293      	cmp	r3, r2
 800789e:	d022      	beq.n	80078e6 <HAL_TIM_IC_Start_DMA+0x32e>
 80078a0:	68fb      	ldr	r3, [r7, #12]
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80078a8:	d01d      	beq.n	80078e6 <HAL_TIM_IC_Start_DMA+0x32e>
 80078aa:	68fb      	ldr	r3, [r7, #12]
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	4a24      	ldr	r2, [pc, #144]	@ (8007940 <HAL_TIM_IC_Start_DMA+0x388>)
 80078b0:	4293      	cmp	r3, r2
 80078b2:	d018      	beq.n	80078e6 <HAL_TIM_IC_Start_DMA+0x32e>
 80078b4:	68fb      	ldr	r3, [r7, #12]
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	4a22      	ldr	r2, [pc, #136]	@ (8007944 <HAL_TIM_IC_Start_DMA+0x38c>)
 80078ba:	4293      	cmp	r3, r2
 80078bc:	d013      	beq.n	80078e6 <HAL_TIM_IC_Start_DMA+0x32e>
 80078be:	68fb      	ldr	r3, [r7, #12]
 80078c0:	681b      	ldr	r3, [r3, #0]
 80078c2:	4a21      	ldr	r2, [pc, #132]	@ (8007948 <HAL_TIM_IC_Start_DMA+0x390>)
 80078c4:	4293      	cmp	r3, r2
 80078c6:	d00e      	beq.n	80078e6 <HAL_TIM_IC_Start_DMA+0x32e>
 80078c8:	68fb      	ldr	r3, [r7, #12]
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	4a1f      	ldr	r2, [pc, #124]	@ (800794c <HAL_TIM_IC_Start_DMA+0x394>)
 80078ce:	4293      	cmp	r3, r2
 80078d0:	d009      	beq.n	80078e6 <HAL_TIM_IC_Start_DMA+0x32e>
 80078d2:	68fb      	ldr	r3, [r7, #12]
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	4a1e      	ldr	r2, [pc, #120]	@ (8007950 <HAL_TIM_IC_Start_DMA+0x398>)
 80078d8:	4293      	cmp	r3, r2
 80078da:	d004      	beq.n	80078e6 <HAL_TIM_IC_Start_DMA+0x32e>
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	4a1c      	ldr	r2, [pc, #112]	@ (8007954 <HAL_TIM_IC_Start_DMA+0x39c>)
 80078e2:	4293      	cmp	r3, r2
 80078e4:	d115      	bne.n	8007912 <HAL_TIM_IC_Start_DMA+0x35a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80078e6:	68fb      	ldr	r3, [r7, #12]
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	689a      	ldr	r2, [r3, #8]
 80078ec:	4b1a      	ldr	r3, [pc, #104]	@ (8007958 <HAL_TIM_IC_Start_DMA+0x3a0>)
 80078ee:	4013      	ands	r3, r2
 80078f0:	613b      	str	r3, [r7, #16]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80078f2:	693b      	ldr	r3, [r7, #16]
 80078f4:	2b06      	cmp	r3, #6
 80078f6:	d015      	beq.n	8007924 <HAL_TIM_IC_Start_DMA+0x36c>
 80078f8:	693b      	ldr	r3, [r7, #16]
 80078fa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80078fe:	d011      	beq.n	8007924 <HAL_TIM_IC_Start_DMA+0x36c>
    {
      __HAL_TIM_ENABLE(htim);
 8007900:	68fb      	ldr	r3, [r7, #12]
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	681a      	ldr	r2, [r3, #0]
 8007906:	68fb      	ldr	r3, [r7, #12]
 8007908:	681b      	ldr	r3, [r3, #0]
 800790a:	f042 0201 	orr.w	r2, r2, #1
 800790e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007910:	e008      	b.n	8007924 <HAL_TIM_IC_Start_DMA+0x36c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007912:	68fb      	ldr	r3, [r7, #12]
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	681a      	ldr	r2, [r3, #0]
 8007918:	68fb      	ldr	r3, [r7, #12]
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	f042 0201 	orr.w	r2, r2, #1
 8007920:	601a      	str	r2, [r3, #0]
 8007922:	e000      	b.n	8007926 <HAL_TIM_IC_Start_DMA+0x36e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007924:	bf00      	nop
  }

  /* Return function status */
  return status;
 8007926:	7dfb      	ldrb	r3, [r7, #23]
}
 8007928:	4618      	mov	r0, r3
 800792a:	3718      	adds	r7, #24
 800792c:	46bd      	mov	sp, r7
 800792e:	bd80      	pop	{r7, pc}
 8007930:	080082ab 	.word	0x080082ab
 8007934:	08008373 	.word	0x08008373
 8007938:	08008219 	.word	0x08008219
 800793c:	40012c00 	.word	0x40012c00
 8007940:	40000400 	.word	0x40000400
 8007944:	40000800 	.word	0x40000800
 8007948:	40000c00 	.word	0x40000c00
 800794c:	40013400 	.word	0x40013400
 8007950:	40014000 	.word	0x40014000
 8007954:	40015000 	.word	0x40015000
 8007958:	00010007 	.word	0x00010007

0800795c <HAL_TIM_IC_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800795c:	b580      	push	{r7, lr}
 800795e:	b084      	sub	sp, #16
 8007960:	af00      	add	r7, sp, #0
 8007962:	6078      	str	r0, [r7, #4]
 8007964:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007966:	2300      	movs	r3, #0
 8007968:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));
  assert_param(IS_TIM_DMA_CC_INSTANCE(htim->Instance));

  /* Disable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	2200      	movs	r2, #0
 8007970:	6839      	ldr	r1, [r7, #0]
 8007972:	4618      	mov	r0, r3
 8007974:	f001 fa3a 	bl	8008dec <TIM_CCxChannelCmd>

  switch (Channel)
 8007978:	683b      	ldr	r3, [r7, #0]
 800797a:	2b0c      	cmp	r3, #12
 800797c:	d854      	bhi.n	8007a28 <HAL_TIM_IC_Stop_DMA+0xcc>
 800797e:	a201      	add	r2, pc, #4	@ (adr r2, 8007984 <HAL_TIM_IC_Stop_DMA+0x28>)
 8007980:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007984:	080079b9 	.word	0x080079b9
 8007988:	08007a29 	.word	0x08007a29
 800798c:	08007a29 	.word	0x08007a29
 8007990:	08007a29 	.word	0x08007a29
 8007994:	080079d5 	.word	0x080079d5
 8007998:	08007a29 	.word	0x08007a29
 800799c:	08007a29 	.word	0x08007a29
 80079a0:	08007a29 	.word	0x08007a29
 80079a4:	080079f1 	.word	0x080079f1
 80079a8:	08007a29 	.word	0x08007a29
 80079ac:	08007a29 	.word	0x08007a29
 80079b0:	08007a29 	.word	0x08007a29
 80079b4:	08007a0d 	.word	0x08007a0d
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	681b      	ldr	r3, [r3, #0]
 80079bc:	68da      	ldr	r2, [r3, #12]
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	681b      	ldr	r3, [r3, #0]
 80079c2:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80079c6:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80079cc:	4618      	mov	r0, r3
 80079ce:	f7fc ff7b 	bl	80048c8 <HAL_DMA_Abort_IT>
      break;
 80079d2:	e02c      	b.n	8007a2e <HAL_TIM_IC_Stop_DMA+0xd2>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	68da      	ldr	r2, [r3, #12]
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	681b      	ldr	r3, [r3, #0]
 80079de:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80079e2:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80079e8:	4618      	mov	r0, r3
 80079ea:	f7fc ff6d 	bl	80048c8 <HAL_DMA_Abort_IT>
      break;
 80079ee:	e01e      	b.n	8007a2e <HAL_TIM_IC_Stop_DMA+0xd2>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3  DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	68da      	ldr	r2, [r3, #12]
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80079fe:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a04:	4618      	mov	r0, r3
 8007a06:	f7fc ff5f 	bl	80048c8 <HAL_DMA_Abort_IT>
      break;
 8007a0a:	e010      	b.n	8007a2e <HAL_TIM_IC_Stop_DMA+0xd2>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4  DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	68da      	ldr	r2, [r3, #12]
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8007a1a:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007a20:	4618      	mov	r0, r3
 8007a22:	f7fc ff51 	bl	80048c8 <HAL_DMA_Abort_IT>
      break;
 8007a26:	e002      	b.n	8007a2e <HAL_TIM_IC_Stop_DMA+0xd2>
    }

    default:
      status = HAL_ERROR;
 8007a28:	2301      	movs	r3, #1
 8007a2a:	73fb      	strb	r3, [r7, #15]
      break;
 8007a2c:	bf00      	nop
  }

  if (status == HAL_OK)
 8007a2e:	7bfb      	ldrb	r3, [r7, #15]
 8007a30:	2b00      	cmp	r3, #0
 8007a32:	d15f      	bne.n	8007af4 <HAL_TIM_IC_Stop_DMA+0x198>
  {
    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	6a1a      	ldr	r2, [r3, #32]
 8007a3a:	f241 1311 	movw	r3, #4369	@ 0x1111
 8007a3e:	4013      	ands	r3, r2
 8007a40:	2b00      	cmp	r3, #0
 8007a42:	d10f      	bne.n	8007a64 <HAL_TIM_IC_Stop_DMA+0x108>
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	6a1a      	ldr	r2, [r3, #32]
 8007a4a:	f244 4344 	movw	r3, #17476	@ 0x4444
 8007a4e:	4013      	ands	r3, r2
 8007a50:	2b00      	cmp	r3, #0
 8007a52:	d107      	bne.n	8007a64 <HAL_TIM_IC_Stop_DMA+0x108>
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	681a      	ldr	r2, [r3, #0]
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	f022 0201 	bic.w	r2, r2, #1
 8007a62:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8007a64:	683b      	ldr	r3, [r7, #0]
 8007a66:	2b00      	cmp	r3, #0
 8007a68:	d104      	bne.n	8007a74 <HAL_TIM_IC_Stop_DMA+0x118>
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	2201      	movs	r2, #1
 8007a6e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007a72:	e023      	b.n	8007abc <HAL_TIM_IC_Stop_DMA+0x160>
 8007a74:	683b      	ldr	r3, [r7, #0]
 8007a76:	2b04      	cmp	r3, #4
 8007a78:	d104      	bne.n	8007a84 <HAL_TIM_IC_Stop_DMA+0x128>
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	2201      	movs	r2, #1
 8007a7e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007a82:	e01b      	b.n	8007abc <HAL_TIM_IC_Stop_DMA+0x160>
 8007a84:	683b      	ldr	r3, [r7, #0]
 8007a86:	2b08      	cmp	r3, #8
 8007a88:	d104      	bne.n	8007a94 <HAL_TIM_IC_Stop_DMA+0x138>
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	2201      	movs	r2, #1
 8007a8e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007a92:	e013      	b.n	8007abc <HAL_TIM_IC_Stop_DMA+0x160>
 8007a94:	683b      	ldr	r3, [r7, #0]
 8007a96:	2b0c      	cmp	r3, #12
 8007a98:	d104      	bne.n	8007aa4 <HAL_TIM_IC_Stop_DMA+0x148>
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	2201      	movs	r2, #1
 8007a9e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007aa2:	e00b      	b.n	8007abc <HAL_TIM_IC_Stop_DMA+0x160>
 8007aa4:	683b      	ldr	r3, [r7, #0]
 8007aa6:	2b10      	cmp	r3, #16
 8007aa8:	d104      	bne.n	8007ab4 <HAL_TIM_IC_Stop_DMA+0x158>
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	2201      	movs	r2, #1
 8007aae:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007ab2:	e003      	b.n	8007abc <HAL_TIM_IC_Stop_DMA+0x160>
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	2201      	movs	r2, #1
 8007ab8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8007abc:	683b      	ldr	r3, [r7, #0]
 8007abe:	2b00      	cmp	r3, #0
 8007ac0:	d104      	bne.n	8007acc <HAL_TIM_IC_Stop_DMA+0x170>
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	2201      	movs	r2, #1
 8007ac6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007aca:	e013      	b.n	8007af4 <HAL_TIM_IC_Stop_DMA+0x198>
 8007acc:	683b      	ldr	r3, [r7, #0]
 8007ace:	2b04      	cmp	r3, #4
 8007ad0:	d104      	bne.n	8007adc <HAL_TIM_IC_Stop_DMA+0x180>
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	2201      	movs	r2, #1
 8007ad6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007ada:	e00b      	b.n	8007af4 <HAL_TIM_IC_Stop_DMA+0x198>
 8007adc:	683b      	ldr	r3, [r7, #0]
 8007ade:	2b08      	cmp	r3, #8
 8007ae0:	d104      	bne.n	8007aec <HAL_TIM_IC_Stop_DMA+0x190>
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	2201      	movs	r2, #1
 8007ae6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8007aea:	e003      	b.n	8007af4 <HAL_TIM_IC_Stop_DMA+0x198>
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	2201      	movs	r2, #1
 8007af0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47
  }

  /* Return function status */
  return status;
 8007af4:	7bfb      	ldrb	r3, [r7, #15]
}
 8007af6:	4618      	mov	r0, r3
 8007af8:	3710      	adds	r7, #16
 8007afa:	46bd      	mov	sp, r7
 8007afc:	bd80      	pop	{r7, pc}
 8007afe:	bf00      	nop

08007b00 <HAL_TIM_OnePulse_Init>:
  *            @arg TIM_OPMODE_SINGLE: Only one pulse will be generated.
  *            @arg TIM_OPMODE_REPETITIVE: Repetitive pulses will be generated.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode)
{
 8007b00:	b580      	push	{r7, lr}
 8007b02:	b082      	sub	sp, #8
 8007b04:	af00      	add	r7, sp, #0
 8007b06:	6078      	str	r0, [r7, #4]
 8007b08:	6039      	str	r1, [r7, #0]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	2b00      	cmp	r3, #0
 8007b0e:	d101      	bne.n	8007b14 <HAL_TIM_OnePulse_Init+0x14>
  {
    return HAL_ERROR;
 8007b10:	2301      	movs	r3, #1
 8007b12:	e041      	b.n	8007b98 <HAL_TIM_OnePulse_Init+0x98>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_OPM_MODE(OnePulseMode));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007b1a:	b2db      	uxtb	r3, r3
 8007b1c:	2b00      	cmp	r3, #0
 8007b1e:	d106      	bne.n	8007b2e <HAL_TIM_OnePulse_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	2200      	movs	r2, #0
 8007b24:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OnePulse_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OnePulse_MspInit(htim);
 8007b28:	6878      	ldr	r0, [r7, #4]
 8007b2a:	f000 f839 	bl	8007ba0 <HAL_TIM_OnePulse_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	2202      	movs	r2, #2
 8007b32:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Configure the Time base in the One Pulse Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	681a      	ldr	r2, [r3, #0]
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	3304      	adds	r3, #4
 8007b3e:	4619      	mov	r1, r3
 8007b40:	4610      	mov	r0, r2
 8007b42:	f000 fc4b 	bl	80083dc <TIM_Base_SetConfig>

  /* Reset the OPM Bit */
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	681a      	ldr	r2, [r3, #0]
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	f022 0208 	bic.w	r2, r2, #8
 8007b54:	601a      	str	r2, [r3, #0]

  /* Configure the OPM Mode */
  htim->Instance->CR1 |= OnePulseMode;
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	6819      	ldr	r1, [r3, #0]
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	681b      	ldr	r3, [r3, #0]
 8007b60:	683a      	ldr	r2, [r7, #0]
 8007b62:	430a      	orrs	r2, r1
 8007b64:	601a      	str	r2, [r3, #0]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	2201      	movs	r2, #1
 8007b6a:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	2201      	movs	r2, #1
 8007b72:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	2201      	movs	r2, #1
 8007b7a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	2201      	movs	r2, #1
 8007b82:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	2201      	movs	r2, #1
 8007b8a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	2201      	movs	r2, #1
 8007b92:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007b96:	2300      	movs	r3, #0
}
 8007b98:	4618      	mov	r0, r3
 8007b9a:	3708      	adds	r7, #8
 8007b9c:	46bd      	mov	sp, r7
 8007b9e:	bd80      	pop	{r7, pc}

08007ba0 <HAL_TIM_OnePulse_MspInit>:
  * @brief  Initializes the TIM One Pulse MSP.
  * @param  htim TIM One Pulse handle
  * @retval None
  */
__weak void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim)
{
 8007ba0:	b480      	push	{r7}
 8007ba2:	b083      	sub	sp, #12
 8007ba4:	af00      	add	r7, sp, #0
 8007ba6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OnePulse_MspInit could be implemented in the user file
   */
}
 8007ba8:	bf00      	nop
 8007baa:	370c      	adds	r7, #12
 8007bac:	46bd      	mov	sp, r7
 8007bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bb2:	4770      	bx	lr

08007bb4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007bb4:	b580      	push	{r7, lr}
 8007bb6:	b084      	sub	sp, #16
 8007bb8:	af00      	add	r7, sp, #0
 8007bba:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	68db      	ldr	r3, [r3, #12]
 8007bc2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	681b      	ldr	r3, [r3, #0]
 8007bc8:	691b      	ldr	r3, [r3, #16]
 8007bca:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8007bcc:	68bb      	ldr	r3, [r7, #8]
 8007bce:	f003 0302 	and.w	r3, r3, #2
 8007bd2:	2b00      	cmp	r3, #0
 8007bd4:	d020      	beq.n	8007c18 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8007bd6:	68fb      	ldr	r3, [r7, #12]
 8007bd8:	f003 0302 	and.w	r3, r3, #2
 8007bdc:	2b00      	cmp	r3, #0
 8007bde:	d01b      	beq.n	8007c18 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	681b      	ldr	r3, [r3, #0]
 8007be4:	f06f 0202 	mvn.w	r2, #2
 8007be8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	2201      	movs	r2, #1
 8007bee:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	699b      	ldr	r3, [r3, #24]
 8007bf6:	f003 0303 	and.w	r3, r3, #3
 8007bfa:	2b00      	cmp	r3, #0
 8007bfc:	d003      	beq.n	8007c06 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007bfe:	6878      	ldr	r0, [r7, #4]
 8007c00:	f7fc fa7a 	bl	80040f8 <HAL_TIM_IC_CaptureCallback>
 8007c04:	e005      	b.n	8007c12 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007c06:	6878      	ldr	r0, [r7, #4]
 8007c08:	f000 fad4 	bl	80081b4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007c0c:	6878      	ldr	r0, [r7, #4]
 8007c0e:	f000 fae5 	bl	80081dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	2200      	movs	r2, #0
 8007c16:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8007c18:	68bb      	ldr	r3, [r7, #8]
 8007c1a:	f003 0304 	and.w	r3, r3, #4
 8007c1e:	2b00      	cmp	r3, #0
 8007c20:	d020      	beq.n	8007c64 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8007c22:	68fb      	ldr	r3, [r7, #12]
 8007c24:	f003 0304 	and.w	r3, r3, #4
 8007c28:	2b00      	cmp	r3, #0
 8007c2a:	d01b      	beq.n	8007c64 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	681b      	ldr	r3, [r3, #0]
 8007c30:	f06f 0204 	mvn.w	r2, #4
 8007c34:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	2202      	movs	r2, #2
 8007c3a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	699b      	ldr	r3, [r3, #24]
 8007c42:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007c46:	2b00      	cmp	r3, #0
 8007c48:	d003      	beq.n	8007c52 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007c4a:	6878      	ldr	r0, [r7, #4]
 8007c4c:	f7fc fa54 	bl	80040f8 <HAL_TIM_IC_CaptureCallback>
 8007c50:	e005      	b.n	8007c5e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007c52:	6878      	ldr	r0, [r7, #4]
 8007c54:	f000 faae 	bl	80081b4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007c58:	6878      	ldr	r0, [r7, #4]
 8007c5a:	f000 fabf 	bl	80081dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	2200      	movs	r2, #0
 8007c62:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8007c64:	68bb      	ldr	r3, [r7, #8]
 8007c66:	f003 0308 	and.w	r3, r3, #8
 8007c6a:	2b00      	cmp	r3, #0
 8007c6c:	d020      	beq.n	8007cb0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8007c6e:	68fb      	ldr	r3, [r7, #12]
 8007c70:	f003 0308 	and.w	r3, r3, #8
 8007c74:	2b00      	cmp	r3, #0
 8007c76:	d01b      	beq.n	8007cb0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	681b      	ldr	r3, [r3, #0]
 8007c7c:	f06f 0208 	mvn.w	r2, #8
 8007c80:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	2204      	movs	r2, #4
 8007c86:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	69db      	ldr	r3, [r3, #28]
 8007c8e:	f003 0303 	and.w	r3, r3, #3
 8007c92:	2b00      	cmp	r3, #0
 8007c94:	d003      	beq.n	8007c9e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007c96:	6878      	ldr	r0, [r7, #4]
 8007c98:	f7fc fa2e 	bl	80040f8 <HAL_TIM_IC_CaptureCallback>
 8007c9c:	e005      	b.n	8007caa <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007c9e:	6878      	ldr	r0, [r7, #4]
 8007ca0:	f000 fa88 	bl	80081b4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007ca4:	6878      	ldr	r0, [r7, #4]
 8007ca6:	f000 fa99 	bl	80081dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	2200      	movs	r2, #0
 8007cae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8007cb0:	68bb      	ldr	r3, [r7, #8]
 8007cb2:	f003 0310 	and.w	r3, r3, #16
 8007cb6:	2b00      	cmp	r3, #0
 8007cb8:	d020      	beq.n	8007cfc <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8007cba:	68fb      	ldr	r3, [r7, #12]
 8007cbc:	f003 0310 	and.w	r3, r3, #16
 8007cc0:	2b00      	cmp	r3, #0
 8007cc2:	d01b      	beq.n	8007cfc <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	f06f 0210 	mvn.w	r2, #16
 8007ccc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	2208      	movs	r2, #8
 8007cd2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	681b      	ldr	r3, [r3, #0]
 8007cd8:	69db      	ldr	r3, [r3, #28]
 8007cda:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	d003      	beq.n	8007cea <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007ce2:	6878      	ldr	r0, [r7, #4]
 8007ce4:	f7fc fa08 	bl	80040f8 <HAL_TIM_IC_CaptureCallback>
 8007ce8:	e005      	b.n	8007cf6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007cea:	6878      	ldr	r0, [r7, #4]
 8007cec:	f000 fa62 	bl	80081b4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007cf0:	6878      	ldr	r0, [r7, #4]
 8007cf2:	f000 fa73 	bl	80081dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	2200      	movs	r2, #0
 8007cfa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8007cfc:	68bb      	ldr	r3, [r7, #8]
 8007cfe:	f003 0301 	and.w	r3, r3, #1
 8007d02:	2b00      	cmp	r3, #0
 8007d04:	d00c      	beq.n	8007d20 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8007d06:	68fb      	ldr	r3, [r7, #12]
 8007d08:	f003 0301 	and.w	r3, r3, #1
 8007d0c:	2b00      	cmp	r3, #0
 8007d0e:	d007      	beq.n	8007d20 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	681b      	ldr	r3, [r3, #0]
 8007d14:	f06f 0201 	mvn.w	r2, #1
 8007d18:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007d1a:	6878      	ldr	r0, [r7, #4]
 8007d1c:	f7fa f8ea 	bl	8001ef4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8007d20:	68bb      	ldr	r3, [r7, #8]
 8007d22:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	d104      	bne.n	8007d34 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8007d2a:	68bb      	ldr	r3, [r7, #8]
 8007d2c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8007d30:	2b00      	cmp	r3, #0
 8007d32:	d00c      	beq.n	8007d4e <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007d34:	68fb      	ldr	r3, [r7, #12]
 8007d36:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007d3a:	2b00      	cmp	r3, #0
 8007d3c:	d007      	beq.n	8007d4e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8007d46:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007d48:	6878      	ldr	r0, [r7, #4]
 8007d4a:	f001 f915 	bl	8008f78 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8007d4e:	68bb      	ldr	r3, [r7, #8]
 8007d50:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007d54:	2b00      	cmp	r3, #0
 8007d56:	d00c      	beq.n	8007d72 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007d5e:	2b00      	cmp	r3, #0
 8007d60:	d007      	beq.n	8007d72 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8007d6a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8007d6c:	6878      	ldr	r0, [r7, #4]
 8007d6e:	f001 f90d 	bl	8008f8c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8007d72:	68bb      	ldr	r3, [r7, #8]
 8007d74:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007d78:	2b00      	cmp	r3, #0
 8007d7a:	d00c      	beq.n	8007d96 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8007d7c:	68fb      	ldr	r3, [r7, #12]
 8007d7e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007d82:	2b00      	cmp	r3, #0
 8007d84:	d007      	beq.n	8007d96 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8007d8e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007d90:	6878      	ldr	r0, [r7, #4]
 8007d92:	f000 fa2d 	bl	80081f0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8007d96:	68bb      	ldr	r3, [r7, #8]
 8007d98:	f003 0320 	and.w	r3, r3, #32
 8007d9c:	2b00      	cmp	r3, #0
 8007d9e:	d00c      	beq.n	8007dba <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8007da0:	68fb      	ldr	r3, [r7, #12]
 8007da2:	f003 0320 	and.w	r3, r3, #32
 8007da6:	2b00      	cmp	r3, #0
 8007da8:	d007      	beq.n	8007dba <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	f06f 0220 	mvn.w	r2, #32
 8007db2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007db4:	6878      	ldr	r0, [r7, #4]
 8007db6:	f001 f8d5 	bl	8008f64 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 8007dba:	68bb      	ldr	r3, [r7, #8]
 8007dbc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007dc0:	2b00      	cmp	r3, #0
 8007dc2:	d00c      	beq.n	8007dde <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8007dc4:	68fb      	ldr	r3, [r7, #12]
 8007dc6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007dca:	2b00      	cmp	r3, #0
 8007dcc:	d007      	beq.n	8007dde <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	681b      	ldr	r3, [r3, #0]
 8007dd2:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 8007dd6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8007dd8:	6878      	ldr	r0, [r7, #4]
 8007dda:	f001 f8e1 	bl	8008fa0 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8007dde:	68bb      	ldr	r3, [r7, #8]
 8007de0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007de4:	2b00      	cmp	r3, #0
 8007de6:	d00c      	beq.n	8007e02 <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8007de8:	68fb      	ldr	r3, [r7, #12]
 8007dea:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007dee:	2b00      	cmp	r3, #0
 8007df0:	d007      	beq.n	8007e02 <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	681b      	ldr	r3, [r3, #0]
 8007df6:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 8007dfa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8007dfc:	6878      	ldr	r0, [r7, #4]
 8007dfe:	f001 f8d9 	bl	8008fb4 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8007e02:	68bb      	ldr	r3, [r7, #8]
 8007e04:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007e08:	2b00      	cmp	r3, #0
 8007e0a:	d00c      	beq.n	8007e26 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8007e0c:	68fb      	ldr	r3, [r7, #12]
 8007e0e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007e12:	2b00      	cmp	r3, #0
 8007e14:	d007      	beq.n	8007e26 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	681b      	ldr	r3, [r3, #0]
 8007e1a:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 8007e1e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8007e20:	6878      	ldr	r0, [r7, #4]
 8007e22:	f001 f8d1 	bl	8008fc8 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8007e26:	68bb      	ldr	r3, [r7, #8]
 8007e28:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007e2c:	2b00      	cmp	r3, #0
 8007e2e:	d00c      	beq.n	8007e4a <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8007e30:	68fb      	ldr	r3, [r7, #12]
 8007e32:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007e36:	2b00      	cmp	r3, #0
 8007e38:	d007      	beq.n	8007e4a <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 8007e42:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8007e44:	6878      	ldr	r0, [r7, #4]
 8007e46:	f001 f8c9 	bl	8008fdc <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007e4a:	bf00      	nop
 8007e4c:	3710      	adds	r7, #16
 8007e4e:	46bd      	mov	sp, r7
 8007e50:	bd80      	pop	{r7, pc}

08007e52 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8007e52:	b580      	push	{r7, lr}
 8007e54:	b086      	sub	sp, #24
 8007e56:	af00      	add	r7, sp, #0
 8007e58:	60f8      	str	r0, [r7, #12]
 8007e5a:	60b9      	str	r1, [r7, #8]
 8007e5c:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007e5e:	2300      	movs	r3, #0
 8007e60:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007e62:	68fb      	ldr	r3, [r7, #12]
 8007e64:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007e68:	2b01      	cmp	r3, #1
 8007e6a:	d101      	bne.n	8007e70 <HAL_TIM_IC_ConfigChannel+0x1e>
 8007e6c:	2302      	movs	r3, #2
 8007e6e:	e088      	b.n	8007f82 <HAL_TIM_IC_ConfigChannel+0x130>
 8007e70:	68fb      	ldr	r3, [r7, #12]
 8007e72:	2201      	movs	r2, #1
 8007e74:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	2b00      	cmp	r3, #0
 8007e7c:	d11b      	bne.n	8007eb6 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8007e7e:	68fb      	ldr	r3, [r7, #12]
 8007e80:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8007e82:	68bb      	ldr	r3, [r7, #8]
 8007e84:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8007e86:	68bb      	ldr	r3, [r7, #8]
 8007e88:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8007e8a:	68bb      	ldr	r3, [r7, #8]
 8007e8c:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8007e8e:	f000 fe83 	bl	8008b98 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8007e92:	68fb      	ldr	r3, [r7, #12]
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	699a      	ldr	r2, [r3, #24]
 8007e98:	68fb      	ldr	r3, [r7, #12]
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	f022 020c 	bic.w	r2, r2, #12
 8007ea0:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8007ea2:	68fb      	ldr	r3, [r7, #12]
 8007ea4:	681b      	ldr	r3, [r3, #0]
 8007ea6:	6999      	ldr	r1, [r3, #24]
 8007ea8:	68bb      	ldr	r3, [r7, #8]
 8007eaa:	689a      	ldr	r2, [r3, #8]
 8007eac:	68fb      	ldr	r3, [r7, #12]
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	430a      	orrs	r2, r1
 8007eb2:	619a      	str	r2, [r3, #24]
 8007eb4:	e060      	b.n	8007f78 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	2b04      	cmp	r3, #4
 8007eba:	d11c      	bne.n	8007ef6 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8007ec0:	68bb      	ldr	r3, [r7, #8]
 8007ec2:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8007ec4:	68bb      	ldr	r3, [r7, #8]
 8007ec6:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8007ec8:	68bb      	ldr	r3, [r7, #8]
 8007eca:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8007ecc:	f000 fed8 	bl	8008c80 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8007ed0:	68fb      	ldr	r3, [r7, #12]
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	699a      	ldr	r2, [r3, #24]
 8007ed6:	68fb      	ldr	r3, [r7, #12]
 8007ed8:	681b      	ldr	r3, [r3, #0]
 8007eda:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8007ede:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	6999      	ldr	r1, [r3, #24]
 8007ee6:	68bb      	ldr	r3, [r7, #8]
 8007ee8:	689b      	ldr	r3, [r3, #8]
 8007eea:	021a      	lsls	r2, r3, #8
 8007eec:	68fb      	ldr	r3, [r7, #12]
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	430a      	orrs	r2, r1
 8007ef2:	619a      	str	r2, [r3, #24]
 8007ef4:	e040      	b.n	8007f78 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	2b08      	cmp	r3, #8
 8007efa:	d11b      	bne.n	8007f34 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8007efc:	68fb      	ldr	r3, [r7, #12]
 8007efe:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8007f00:	68bb      	ldr	r3, [r7, #8]
 8007f02:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8007f04:	68bb      	ldr	r3, [r7, #8]
 8007f06:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8007f08:	68bb      	ldr	r3, [r7, #8]
 8007f0a:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8007f0c:	f000 fef5 	bl	8008cfa <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8007f10:	68fb      	ldr	r3, [r7, #12]
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	69da      	ldr	r2, [r3, #28]
 8007f16:	68fb      	ldr	r3, [r7, #12]
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	f022 020c 	bic.w	r2, r2, #12
 8007f1e:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8007f20:	68fb      	ldr	r3, [r7, #12]
 8007f22:	681b      	ldr	r3, [r3, #0]
 8007f24:	69d9      	ldr	r1, [r3, #28]
 8007f26:	68bb      	ldr	r3, [r7, #8]
 8007f28:	689a      	ldr	r2, [r3, #8]
 8007f2a:	68fb      	ldr	r3, [r7, #12]
 8007f2c:	681b      	ldr	r3, [r3, #0]
 8007f2e:	430a      	orrs	r2, r1
 8007f30:	61da      	str	r2, [r3, #28]
 8007f32:	e021      	b.n	8007f78 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	2b0c      	cmp	r3, #12
 8007f38:	d11c      	bne.n	8007f74 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8007f3a:	68fb      	ldr	r3, [r7, #12]
 8007f3c:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8007f3e:	68bb      	ldr	r3, [r7, #8]
 8007f40:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8007f42:	68bb      	ldr	r3, [r7, #8]
 8007f44:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8007f46:	68bb      	ldr	r3, [r7, #8]
 8007f48:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8007f4a:	f000 ff12 	bl	8008d72 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8007f4e:	68fb      	ldr	r3, [r7, #12]
 8007f50:	681b      	ldr	r3, [r3, #0]
 8007f52:	69da      	ldr	r2, [r3, #28]
 8007f54:	68fb      	ldr	r3, [r7, #12]
 8007f56:	681b      	ldr	r3, [r3, #0]
 8007f58:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8007f5c:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8007f5e:	68fb      	ldr	r3, [r7, #12]
 8007f60:	681b      	ldr	r3, [r3, #0]
 8007f62:	69d9      	ldr	r1, [r3, #28]
 8007f64:	68bb      	ldr	r3, [r7, #8]
 8007f66:	689b      	ldr	r3, [r3, #8]
 8007f68:	021a      	lsls	r2, r3, #8
 8007f6a:	68fb      	ldr	r3, [r7, #12]
 8007f6c:	681b      	ldr	r3, [r3, #0]
 8007f6e:	430a      	orrs	r2, r1
 8007f70:	61da      	str	r2, [r3, #28]
 8007f72:	e001      	b.n	8007f78 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8007f74:	2301      	movs	r3, #1
 8007f76:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8007f78:	68fb      	ldr	r3, [r7, #12]
 8007f7a:	2200      	movs	r2, #0
 8007f7c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007f80:	7dfb      	ldrb	r3, [r7, #23]
}
 8007f82:	4618      	mov	r0, r3
 8007f84:	3718      	adds	r7, #24
 8007f86:	46bd      	mov	sp, r7
 8007f88:	bd80      	pop	{r7, pc}
	...

08007f8c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007f8c:	b580      	push	{r7, lr}
 8007f8e:	b086      	sub	sp, #24
 8007f90:	af00      	add	r7, sp, #0
 8007f92:	60f8      	str	r0, [r7, #12]
 8007f94:	60b9      	str	r1, [r7, #8]
 8007f96:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007f98:	2300      	movs	r3, #0
 8007f9a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007f9c:	68fb      	ldr	r3, [r7, #12]
 8007f9e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007fa2:	2b01      	cmp	r3, #1
 8007fa4:	d101      	bne.n	8007faa <HAL_TIM_PWM_ConfigChannel+0x1e>
 8007fa6:	2302      	movs	r3, #2
 8007fa8:	e0ff      	b.n	80081aa <HAL_TIM_PWM_ConfigChannel+0x21e>
 8007faa:	68fb      	ldr	r3, [r7, #12]
 8007fac:	2201      	movs	r2, #1
 8007fae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	2b14      	cmp	r3, #20
 8007fb6:	f200 80f0 	bhi.w	800819a <HAL_TIM_PWM_ConfigChannel+0x20e>
 8007fba:	a201      	add	r2, pc, #4	@ (adr r2, 8007fc0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007fbc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007fc0:	08008015 	.word	0x08008015
 8007fc4:	0800819b 	.word	0x0800819b
 8007fc8:	0800819b 	.word	0x0800819b
 8007fcc:	0800819b 	.word	0x0800819b
 8007fd0:	08008055 	.word	0x08008055
 8007fd4:	0800819b 	.word	0x0800819b
 8007fd8:	0800819b 	.word	0x0800819b
 8007fdc:	0800819b 	.word	0x0800819b
 8007fe0:	08008097 	.word	0x08008097
 8007fe4:	0800819b 	.word	0x0800819b
 8007fe8:	0800819b 	.word	0x0800819b
 8007fec:	0800819b 	.word	0x0800819b
 8007ff0:	080080d7 	.word	0x080080d7
 8007ff4:	0800819b 	.word	0x0800819b
 8007ff8:	0800819b 	.word	0x0800819b
 8007ffc:	0800819b 	.word	0x0800819b
 8008000:	08008119 	.word	0x08008119
 8008004:	0800819b 	.word	0x0800819b
 8008008:	0800819b 	.word	0x0800819b
 800800c:	0800819b 	.word	0x0800819b
 8008010:	08008159 	.word	0x08008159
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008014:	68fb      	ldr	r3, [r7, #12]
 8008016:	681b      	ldr	r3, [r3, #0]
 8008018:	68b9      	ldr	r1, [r7, #8]
 800801a:	4618      	mov	r0, r3
 800801c:	f000 fa92 	bl	8008544 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008020:	68fb      	ldr	r3, [r7, #12]
 8008022:	681b      	ldr	r3, [r3, #0]
 8008024:	699a      	ldr	r2, [r3, #24]
 8008026:	68fb      	ldr	r3, [r7, #12]
 8008028:	681b      	ldr	r3, [r3, #0]
 800802a:	f042 0208 	orr.w	r2, r2, #8
 800802e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008030:	68fb      	ldr	r3, [r7, #12]
 8008032:	681b      	ldr	r3, [r3, #0]
 8008034:	699a      	ldr	r2, [r3, #24]
 8008036:	68fb      	ldr	r3, [r7, #12]
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	f022 0204 	bic.w	r2, r2, #4
 800803e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008040:	68fb      	ldr	r3, [r7, #12]
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	6999      	ldr	r1, [r3, #24]
 8008046:	68bb      	ldr	r3, [r7, #8]
 8008048:	691a      	ldr	r2, [r3, #16]
 800804a:	68fb      	ldr	r3, [r7, #12]
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	430a      	orrs	r2, r1
 8008050:	619a      	str	r2, [r3, #24]
      break;
 8008052:	e0a5      	b.n	80081a0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008054:	68fb      	ldr	r3, [r7, #12]
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	68b9      	ldr	r1, [r7, #8]
 800805a:	4618      	mov	r0, r3
 800805c:	f000 fb0c 	bl	8008678 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008060:	68fb      	ldr	r3, [r7, #12]
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	699a      	ldr	r2, [r3, #24]
 8008066:	68fb      	ldr	r3, [r7, #12]
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800806e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008070:	68fb      	ldr	r3, [r7, #12]
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	699a      	ldr	r2, [r3, #24]
 8008076:	68fb      	ldr	r3, [r7, #12]
 8008078:	681b      	ldr	r3, [r3, #0]
 800807a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800807e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008080:	68fb      	ldr	r3, [r7, #12]
 8008082:	681b      	ldr	r3, [r3, #0]
 8008084:	6999      	ldr	r1, [r3, #24]
 8008086:	68bb      	ldr	r3, [r7, #8]
 8008088:	691b      	ldr	r3, [r3, #16]
 800808a:	021a      	lsls	r2, r3, #8
 800808c:	68fb      	ldr	r3, [r7, #12]
 800808e:	681b      	ldr	r3, [r3, #0]
 8008090:	430a      	orrs	r2, r1
 8008092:	619a      	str	r2, [r3, #24]
      break;
 8008094:	e084      	b.n	80081a0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008096:	68fb      	ldr	r3, [r7, #12]
 8008098:	681b      	ldr	r3, [r3, #0]
 800809a:	68b9      	ldr	r1, [r7, #8]
 800809c:	4618      	mov	r0, r3
 800809e:	f000 fb7f 	bl	80087a0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80080a2:	68fb      	ldr	r3, [r7, #12]
 80080a4:	681b      	ldr	r3, [r3, #0]
 80080a6:	69da      	ldr	r2, [r3, #28]
 80080a8:	68fb      	ldr	r3, [r7, #12]
 80080aa:	681b      	ldr	r3, [r3, #0]
 80080ac:	f042 0208 	orr.w	r2, r2, #8
 80080b0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80080b2:	68fb      	ldr	r3, [r7, #12]
 80080b4:	681b      	ldr	r3, [r3, #0]
 80080b6:	69da      	ldr	r2, [r3, #28]
 80080b8:	68fb      	ldr	r3, [r7, #12]
 80080ba:	681b      	ldr	r3, [r3, #0]
 80080bc:	f022 0204 	bic.w	r2, r2, #4
 80080c0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80080c2:	68fb      	ldr	r3, [r7, #12]
 80080c4:	681b      	ldr	r3, [r3, #0]
 80080c6:	69d9      	ldr	r1, [r3, #28]
 80080c8:	68bb      	ldr	r3, [r7, #8]
 80080ca:	691a      	ldr	r2, [r3, #16]
 80080cc:	68fb      	ldr	r3, [r7, #12]
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	430a      	orrs	r2, r1
 80080d2:	61da      	str	r2, [r3, #28]
      break;
 80080d4:	e064      	b.n	80081a0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80080d6:	68fb      	ldr	r3, [r7, #12]
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	68b9      	ldr	r1, [r7, #8]
 80080dc:	4618      	mov	r0, r3
 80080de:	f000 fbf1 	bl	80088c4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80080e2:	68fb      	ldr	r3, [r7, #12]
 80080e4:	681b      	ldr	r3, [r3, #0]
 80080e6:	69da      	ldr	r2, [r3, #28]
 80080e8:	68fb      	ldr	r3, [r7, #12]
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80080f0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80080f2:	68fb      	ldr	r3, [r7, #12]
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	69da      	ldr	r2, [r3, #28]
 80080f8:	68fb      	ldr	r3, [r7, #12]
 80080fa:	681b      	ldr	r3, [r3, #0]
 80080fc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008100:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008102:	68fb      	ldr	r3, [r7, #12]
 8008104:	681b      	ldr	r3, [r3, #0]
 8008106:	69d9      	ldr	r1, [r3, #28]
 8008108:	68bb      	ldr	r3, [r7, #8]
 800810a:	691b      	ldr	r3, [r3, #16]
 800810c:	021a      	lsls	r2, r3, #8
 800810e:	68fb      	ldr	r3, [r7, #12]
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	430a      	orrs	r2, r1
 8008114:	61da      	str	r2, [r3, #28]
      break;
 8008116:	e043      	b.n	80081a0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8008118:	68fb      	ldr	r3, [r7, #12]
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	68b9      	ldr	r1, [r7, #8]
 800811e:	4618      	mov	r0, r3
 8008120:	f000 fc64 	bl	80089ec <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8008124:	68fb      	ldr	r3, [r7, #12]
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800812a:	68fb      	ldr	r3, [r7, #12]
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	f042 0208 	orr.w	r2, r2, #8
 8008132:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8008134:	68fb      	ldr	r3, [r7, #12]
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800813a:	68fb      	ldr	r3, [r7, #12]
 800813c:	681b      	ldr	r3, [r3, #0]
 800813e:	f022 0204 	bic.w	r2, r2, #4
 8008142:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8008144:	68fb      	ldr	r3, [r7, #12]
 8008146:	681b      	ldr	r3, [r3, #0]
 8008148:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800814a:	68bb      	ldr	r3, [r7, #8]
 800814c:	691a      	ldr	r2, [r3, #16]
 800814e:	68fb      	ldr	r3, [r7, #12]
 8008150:	681b      	ldr	r3, [r3, #0]
 8008152:	430a      	orrs	r2, r1
 8008154:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8008156:	e023      	b.n	80081a0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8008158:	68fb      	ldr	r3, [r7, #12]
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	68b9      	ldr	r1, [r7, #8]
 800815e:	4618      	mov	r0, r3
 8008160:	f000 fcae 	bl	8008ac0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8008164:	68fb      	ldr	r3, [r7, #12]
 8008166:	681b      	ldr	r3, [r3, #0]
 8008168:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800816a:	68fb      	ldr	r3, [r7, #12]
 800816c:	681b      	ldr	r3, [r3, #0]
 800816e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008172:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8008174:	68fb      	ldr	r3, [r7, #12]
 8008176:	681b      	ldr	r3, [r3, #0]
 8008178:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800817a:	68fb      	ldr	r3, [r7, #12]
 800817c:	681b      	ldr	r3, [r3, #0]
 800817e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008182:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8008184:	68fb      	ldr	r3, [r7, #12]
 8008186:	681b      	ldr	r3, [r3, #0]
 8008188:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800818a:	68bb      	ldr	r3, [r7, #8]
 800818c:	691b      	ldr	r3, [r3, #16]
 800818e:	021a      	lsls	r2, r3, #8
 8008190:	68fb      	ldr	r3, [r7, #12]
 8008192:	681b      	ldr	r3, [r3, #0]
 8008194:	430a      	orrs	r2, r1
 8008196:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8008198:	e002      	b.n	80081a0 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800819a:	2301      	movs	r3, #1
 800819c:	75fb      	strb	r3, [r7, #23]
      break;
 800819e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80081a0:	68fb      	ldr	r3, [r7, #12]
 80081a2:	2200      	movs	r2, #0
 80081a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80081a8:	7dfb      	ldrb	r3, [r7, #23]
}
 80081aa:	4618      	mov	r0, r3
 80081ac:	3718      	adds	r7, #24
 80081ae:	46bd      	mov	sp, r7
 80081b0:	bd80      	pop	{r7, pc}
 80081b2:	bf00      	nop

080081b4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80081b4:	b480      	push	{r7}
 80081b6:	b083      	sub	sp, #12
 80081b8:	af00      	add	r7, sp, #0
 80081ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80081bc:	bf00      	nop
 80081be:	370c      	adds	r7, #12
 80081c0:	46bd      	mov	sp, r7
 80081c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081c6:	4770      	bx	lr

080081c8 <HAL_TIM_IC_CaptureHalfCpltCallback>:
  * @brief  Input Capture half complete callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 80081c8:	b480      	push	{r7}
 80081ca:	b083      	sub	sp, #12
 80081cc:	af00      	add	r7, sp, #0
 80081ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureHalfCpltCallback could be implemented in the user file
   */
}
 80081d0:	bf00      	nop
 80081d2:	370c      	adds	r7, #12
 80081d4:	46bd      	mov	sp, r7
 80081d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081da:	4770      	bx	lr

080081dc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80081dc:	b480      	push	{r7}
 80081de:	b083      	sub	sp, #12
 80081e0:	af00      	add	r7, sp, #0
 80081e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80081e4:	bf00      	nop
 80081e6:	370c      	adds	r7, #12
 80081e8:	46bd      	mov	sp, r7
 80081ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081ee:	4770      	bx	lr

080081f0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80081f0:	b480      	push	{r7}
 80081f2:	b083      	sub	sp, #12
 80081f4:	af00      	add	r7, sp, #0
 80081f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80081f8:	bf00      	nop
 80081fa:	370c      	adds	r7, #12
 80081fc:	46bd      	mov	sp, r7
 80081fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008202:	4770      	bx	lr

08008204 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8008204:	b480      	push	{r7}
 8008206:	b083      	sub	sp, #12
 8008208:	af00      	add	r7, sp, #0
 800820a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 800820c:	bf00      	nop
 800820e:	370c      	adds	r7, #12
 8008210:	46bd      	mov	sp, r7
 8008212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008216:	4770      	bx	lr

08008218 <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 8008218:	b580      	push	{r7, lr}
 800821a:	b084      	sub	sp, #16
 800821c:	af00      	add	r7, sp, #0
 800821e:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008224:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8008226:	68fb      	ldr	r3, [r7, #12]
 8008228:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800822a:	687a      	ldr	r2, [r7, #4]
 800822c:	429a      	cmp	r2, r3
 800822e:	d107      	bne.n	8008240 <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008230:	68fb      	ldr	r3, [r7, #12]
 8008232:	2201      	movs	r2, #1
 8008234:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008236:	68fb      	ldr	r3, [r7, #12]
 8008238:	2201      	movs	r2, #1
 800823a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800823e:	e02a      	b.n	8008296 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8008240:	68fb      	ldr	r3, [r7, #12]
 8008242:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008244:	687a      	ldr	r2, [r7, #4]
 8008246:	429a      	cmp	r2, r3
 8008248:	d107      	bne.n	800825a <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800824a:	68fb      	ldr	r3, [r7, #12]
 800824c:	2202      	movs	r2, #2
 800824e:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008250:	68fb      	ldr	r3, [r7, #12]
 8008252:	2201      	movs	r2, #1
 8008254:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008258:	e01d      	b.n	8008296 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800825a:	68fb      	ldr	r3, [r7, #12]
 800825c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800825e:	687a      	ldr	r2, [r7, #4]
 8008260:	429a      	cmp	r2, r3
 8008262:	d107      	bne.n	8008274 <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008264:	68fb      	ldr	r3, [r7, #12]
 8008266:	2204      	movs	r2, #4
 8008268:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 800826a:	68fb      	ldr	r3, [r7, #12]
 800826c:	2201      	movs	r2, #1
 800826e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008272:	e010      	b.n	8008296 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8008274:	68fb      	ldr	r3, [r7, #12]
 8008276:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008278:	687a      	ldr	r2, [r7, #4]
 800827a:	429a      	cmp	r2, r3
 800827c:	d107      	bne.n	800828e <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800827e:	68fb      	ldr	r3, [r7, #12]
 8008280:	2208      	movs	r2, #8
 8008282:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8008284:	68fb      	ldr	r3, [r7, #12]
 8008286:	2201      	movs	r2, #1
 8008288:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800828c:	e003      	b.n	8008296 <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 800828e:	68fb      	ldr	r3, [r7, #12]
 8008290:	2201      	movs	r2, #1
 8008292:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 8008296:	68f8      	ldr	r0, [r7, #12]
 8008298:	f7ff ffb4 	bl	8008204 <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800829c:	68fb      	ldr	r3, [r7, #12]
 800829e:	2200      	movs	r2, #0
 80082a0:	771a      	strb	r2, [r3, #28]
}
 80082a2:	bf00      	nop
 80082a4:	3710      	adds	r7, #16
 80082a6:	46bd      	mov	sp, r7
 80082a8:	bd80      	pop	{r7, pc}

080082aa <TIM_DMACaptureCplt>:
  * @brief  TIM DMA Capture complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMACaptureCplt(DMA_HandleTypeDef *hdma)
{
 80082aa:	b580      	push	{r7, lr}
 80082ac:	b084      	sub	sp, #16
 80082ae:	af00      	add	r7, sp, #0
 80082b0:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80082b6:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80082b8:	68fb      	ldr	r3, [r7, #12]
 80082ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80082bc:	687a      	ldr	r2, [r7, #4]
 80082be:	429a      	cmp	r2, r3
 80082c0:	d10f      	bne.n	80082e2 <TIM_DMACaptureCplt+0x38>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80082c2:	68fb      	ldr	r3, [r7, #12]
 80082c4:	2201      	movs	r2, #1
 80082c6:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	69db      	ldr	r3, [r3, #28]
 80082cc:	2b00      	cmp	r3, #0
 80082ce:	d146      	bne.n	800835e <TIM_DMACaptureCplt+0xb4>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80082d0:	68fb      	ldr	r3, [r7, #12]
 80082d2:	2201      	movs	r2, #1
 80082d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80082d8:	68fb      	ldr	r3, [r7, #12]
 80082da:	2201      	movs	r2, #1
 80082dc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80082e0:	e03d      	b.n	800835e <TIM_DMACaptureCplt+0xb4>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80082e2:	68fb      	ldr	r3, [r7, #12]
 80082e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80082e6:	687a      	ldr	r2, [r7, #4]
 80082e8:	429a      	cmp	r2, r3
 80082ea:	d10f      	bne.n	800830c <TIM_DMACaptureCplt+0x62>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80082ec:	68fb      	ldr	r3, [r7, #12]
 80082ee:	2202      	movs	r2, #2
 80082f0:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	69db      	ldr	r3, [r3, #28]
 80082f6:	2b00      	cmp	r3, #0
 80082f8:	d131      	bne.n	800835e <TIM_DMACaptureCplt+0xb4>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80082fa:	68fb      	ldr	r3, [r7, #12]
 80082fc:	2201      	movs	r2, #1
 80082fe:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008302:	68fb      	ldr	r3, [r7, #12]
 8008304:	2201      	movs	r2, #1
 8008306:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800830a:	e028      	b.n	800835e <TIM_DMACaptureCplt+0xb4>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800830c:	68fb      	ldr	r3, [r7, #12]
 800830e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008310:	687a      	ldr	r2, [r7, #4]
 8008312:	429a      	cmp	r2, r3
 8008314:	d10f      	bne.n	8008336 <TIM_DMACaptureCplt+0x8c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008316:	68fb      	ldr	r3, [r7, #12]
 8008318:	2204      	movs	r2, #4
 800831a:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	69db      	ldr	r3, [r3, #28]
 8008320:	2b00      	cmp	r3, #0
 8008322:	d11c      	bne.n	800835e <TIM_DMACaptureCplt+0xb4>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8008324:	68fb      	ldr	r3, [r7, #12]
 8008326:	2201      	movs	r2, #1
 8008328:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 800832c:	68fb      	ldr	r3, [r7, #12]
 800832e:	2201      	movs	r2, #1
 8008330:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8008334:	e013      	b.n	800835e <TIM_DMACaptureCplt+0xb4>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8008336:	68fb      	ldr	r3, [r7, #12]
 8008338:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800833a:	687a      	ldr	r2, [r7, #4]
 800833c:	429a      	cmp	r2, r3
 800833e:	d10e      	bne.n	800835e <TIM_DMACaptureCplt+0xb4>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008340:	68fb      	ldr	r3, [r7, #12]
 8008342:	2208      	movs	r2, #8
 8008344:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	69db      	ldr	r3, [r3, #28]
 800834a:	2b00      	cmp	r3, #0
 800834c:	d107      	bne.n	800835e <TIM_DMACaptureCplt+0xb4>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 800834e:	68fb      	ldr	r3, [r7, #12]
 8008350:	2201      	movs	r2, #1
 8008352:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8008356:	68fb      	ldr	r3, [r7, #12]
 8008358:	2201      	movs	r2, #1
 800835a:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->IC_CaptureCallback(htim);
#else
  HAL_TIM_IC_CaptureCallback(htim);
 800835e:	68f8      	ldr	r0, [r7, #12]
 8008360:	f7fb feca 	bl	80040f8 <HAL_TIM_IC_CaptureCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008364:	68fb      	ldr	r3, [r7, #12]
 8008366:	2200      	movs	r2, #0
 8008368:	771a      	strb	r2, [r3, #28]
}
 800836a:	bf00      	nop
 800836c:	3710      	adds	r7, #16
 800836e:	46bd      	mov	sp, r7
 8008370:	bd80      	pop	{r7, pc}

08008372 <TIM_DMACaptureHalfCplt>:
  * @brief  TIM DMA Capture half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMACaptureHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008372:	b580      	push	{r7, lr}
 8008374:	b084      	sub	sp, #16
 8008376:	af00      	add	r7, sp, #0
 8008378:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800837e:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8008380:	68fb      	ldr	r3, [r7, #12]
 8008382:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008384:	687a      	ldr	r2, [r7, #4]
 8008386:	429a      	cmp	r2, r3
 8008388:	d103      	bne.n	8008392 <TIM_DMACaptureHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800838a:	68fb      	ldr	r3, [r7, #12]
 800838c:	2201      	movs	r2, #1
 800838e:	771a      	strb	r2, [r3, #28]
 8008390:	e019      	b.n	80083c6 <TIM_DMACaptureHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8008392:	68fb      	ldr	r3, [r7, #12]
 8008394:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008396:	687a      	ldr	r2, [r7, #4]
 8008398:	429a      	cmp	r2, r3
 800839a:	d103      	bne.n	80083a4 <TIM_DMACaptureHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800839c:	68fb      	ldr	r3, [r7, #12]
 800839e:	2202      	movs	r2, #2
 80083a0:	771a      	strb	r2, [r3, #28]
 80083a2:	e010      	b.n	80083c6 <TIM_DMACaptureHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80083a4:	68fb      	ldr	r3, [r7, #12]
 80083a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80083a8:	687a      	ldr	r2, [r7, #4]
 80083aa:	429a      	cmp	r2, r3
 80083ac:	d103      	bne.n	80083b6 <TIM_DMACaptureHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80083ae:	68fb      	ldr	r3, [r7, #12]
 80083b0:	2204      	movs	r2, #4
 80083b2:	771a      	strb	r2, [r3, #28]
 80083b4:	e007      	b.n	80083c6 <TIM_DMACaptureHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80083b6:	68fb      	ldr	r3, [r7, #12]
 80083b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80083ba:	687a      	ldr	r2, [r7, #4]
 80083bc:	429a      	cmp	r2, r3
 80083be:	d102      	bne.n	80083c6 <TIM_DMACaptureHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80083c0:	68fb      	ldr	r3, [r7, #12]
 80083c2:	2208      	movs	r2, #8
 80083c4:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->IC_CaptureHalfCpltCallback(htim);
#else
  HAL_TIM_IC_CaptureHalfCpltCallback(htim);
 80083c6:	68f8      	ldr	r0, [r7, #12]
 80083c8:	f7ff fefe 	bl	80081c8 <HAL_TIM_IC_CaptureHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80083cc:	68fb      	ldr	r3, [r7, #12]
 80083ce:	2200      	movs	r2, #0
 80083d0:	771a      	strb	r2, [r3, #28]
}
 80083d2:	bf00      	nop
 80083d4:	3710      	adds	r7, #16
 80083d6:	46bd      	mov	sp, r7
 80083d8:	bd80      	pop	{r7, pc}
	...

080083dc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80083dc:	b480      	push	{r7}
 80083de:	b085      	sub	sp, #20
 80083e0:	af00      	add	r7, sp, #0
 80083e2:	6078      	str	r0, [r7, #4]
 80083e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	681b      	ldr	r3, [r3, #0]
 80083ea:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	4a4c      	ldr	r2, [pc, #304]	@ (8008520 <TIM_Base_SetConfig+0x144>)
 80083f0:	4293      	cmp	r3, r2
 80083f2:	d017      	beq.n	8008424 <TIM_Base_SetConfig+0x48>
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80083fa:	d013      	beq.n	8008424 <TIM_Base_SetConfig+0x48>
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	4a49      	ldr	r2, [pc, #292]	@ (8008524 <TIM_Base_SetConfig+0x148>)
 8008400:	4293      	cmp	r3, r2
 8008402:	d00f      	beq.n	8008424 <TIM_Base_SetConfig+0x48>
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	4a48      	ldr	r2, [pc, #288]	@ (8008528 <TIM_Base_SetConfig+0x14c>)
 8008408:	4293      	cmp	r3, r2
 800840a:	d00b      	beq.n	8008424 <TIM_Base_SetConfig+0x48>
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	4a47      	ldr	r2, [pc, #284]	@ (800852c <TIM_Base_SetConfig+0x150>)
 8008410:	4293      	cmp	r3, r2
 8008412:	d007      	beq.n	8008424 <TIM_Base_SetConfig+0x48>
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	4a46      	ldr	r2, [pc, #280]	@ (8008530 <TIM_Base_SetConfig+0x154>)
 8008418:	4293      	cmp	r3, r2
 800841a:	d003      	beq.n	8008424 <TIM_Base_SetConfig+0x48>
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	4a45      	ldr	r2, [pc, #276]	@ (8008534 <TIM_Base_SetConfig+0x158>)
 8008420:	4293      	cmp	r3, r2
 8008422:	d108      	bne.n	8008436 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008424:	68fb      	ldr	r3, [r7, #12]
 8008426:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800842a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800842c:	683b      	ldr	r3, [r7, #0]
 800842e:	685b      	ldr	r3, [r3, #4]
 8008430:	68fa      	ldr	r2, [r7, #12]
 8008432:	4313      	orrs	r3, r2
 8008434:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	4a39      	ldr	r2, [pc, #228]	@ (8008520 <TIM_Base_SetConfig+0x144>)
 800843a:	4293      	cmp	r3, r2
 800843c:	d023      	beq.n	8008486 <TIM_Base_SetConfig+0xaa>
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008444:	d01f      	beq.n	8008486 <TIM_Base_SetConfig+0xaa>
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	4a36      	ldr	r2, [pc, #216]	@ (8008524 <TIM_Base_SetConfig+0x148>)
 800844a:	4293      	cmp	r3, r2
 800844c:	d01b      	beq.n	8008486 <TIM_Base_SetConfig+0xaa>
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	4a35      	ldr	r2, [pc, #212]	@ (8008528 <TIM_Base_SetConfig+0x14c>)
 8008452:	4293      	cmp	r3, r2
 8008454:	d017      	beq.n	8008486 <TIM_Base_SetConfig+0xaa>
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	4a34      	ldr	r2, [pc, #208]	@ (800852c <TIM_Base_SetConfig+0x150>)
 800845a:	4293      	cmp	r3, r2
 800845c:	d013      	beq.n	8008486 <TIM_Base_SetConfig+0xaa>
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	4a33      	ldr	r2, [pc, #204]	@ (8008530 <TIM_Base_SetConfig+0x154>)
 8008462:	4293      	cmp	r3, r2
 8008464:	d00f      	beq.n	8008486 <TIM_Base_SetConfig+0xaa>
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	4a33      	ldr	r2, [pc, #204]	@ (8008538 <TIM_Base_SetConfig+0x15c>)
 800846a:	4293      	cmp	r3, r2
 800846c:	d00b      	beq.n	8008486 <TIM_Base_SetConfig+0xaa>
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	4a32      	ldr	r2, [pc, #200]	@ (800853c <TIM_Base_SetConfig+0x160>)
 8008472:	4293      	cmp	r3, r2
 8008474:	d007      	beq.n	8008486 <TIM_Base_SetConfig+0xaa>
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	4a31      	ldr	r2, [pc, #196]	@ (8008540 <TIM_Base_SetConfig+0x164>)
 800847a:	4293      	cmp	r3, r2
 800847c:	d003      	beq.n	8008486 <TIM_Base_SetConfig+0xaa>
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	4a2c      	ldr	r2, [pc, #176]	@ (8008534 <TIM_Base_SetConfig+0x158>)
 8008482:	4293      	cmp	r3, r2
 8008484:	d108      	bne.n	8008498 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008486:	68fb      	ldr	r3, [r7, #12]
 8008488:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800848c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800848e:	683b      	ldr	r3, [r7, #0]
 8008490:	68db      	ldr	r3, [r3, #12]
 8008492:	68fa      	ldr	r2, [r7, #12]
 8008494:	4313      	orrs	r3, r2
 8008496:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008498:	68fb      	ldr	r3, [r7, #12]
 800849a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800849e:	683b      	ldr	r3, [r7, #0]
 80084a0:	695b      	ldr	r3, [r3, #20]
 80084a2:	4313      	orrs	r3, r2
 80084a4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	68fa      	ldr	r2, [r7, #12]
 80084aa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80084ac:	683b      	ldr	r3, [r7, #0]
 80084ae:	689a      	ldr	r2, [r3, #8]
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80084b4:	683b      	ldr	r3, [r7, #0]
 80084b6:	681a      	ldr	r2, [r3, #0]
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	4a18      	ldr	r2, [pc, #96]	@ (8008520 <TIM_Base_SetConfig+0x144>)
 80084c0:	4293      	cmp	r3, r2
 80084c2:	d013      	beq.n	80084ec <TIM_Base_SetConfig+0x110>
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	4a1a      	ldr	r2, [pc, #104]	@ (8008530 <TIM_Base_SetConfig+0x154>)
 80084c8:	4293      	cmp	r3, r2
 80084ca:	d00f      	beq.n	80084ec <TIM_Base_SetConfig+0x110>
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	4a1a      	ldr	r2, [pc, #104]	@ (8008538 <TIM_Base_SetConfig+0x15c>)
 80084d0:	4293      	cmp	r3, r2
 80084d2:	d00b      	beq.n	80084ec <TIM_Base_SetConfig+0x110>
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	4a19      	ldr	r2, [pc, #100]	@ (800853c <TIM_Base_SetConfig+0x160>)
 80084d8:	4293      	cmp	r3, r2
 80084da:	d007      	beq.n	80084ec <TIM_Base_SetConfig+0x110>
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	4a18      	ldr	r2, [pc, #96]	@ (8008540 <TIM_Base_SetConfig+0x164>)
 80084e0:	4293      	cmp	r3, r2
 80084e2:	d003      	beq.n	80084ec <TIM_Base_SetConfig+0x110>
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	4a13      	ldr	r2, [pc, #76]	@ (8008534 <TIM_Base_SetConfig+0x158>)
 80084e8:	4293      	cmp	r3, r2
 80084ea:	d103      	bne.n	80084f4 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80084ec:	683b      	ldr	r3, [r7, #0]
 80084ee:	691a      	ldr	r2, [r3, #16]
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	2201      	movs	r2, #1
 80084f8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	691b      	ldr	r3, [r3, #16]
 80084fe:	f003 0301 	and.w	r3, r3, #1
 8008502:	2b01      	cmp	r3, #1
 8008504:	d105      	bne.n	8008512 <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	691b      	ldr	r3, [r3, #16]
 800850a:	f023 0201 	bic.w	r2, r3, #1
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	611a      	str	r2, [r3, #16]
  }
}
 8008512:	bf00      	nop
 8008514:	3714      	adds	r7, #20
 8008516:	46bd      	mov	sp, r7
 8008518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800851c:	4770      	bx	lr
 800851e:	bf00      	nop
 8008520:	40012c00 	.word	0x40012c00
 8008524:	40000400 	.word	0x40000400
 8008528:	40000800 	.word	0x40000800
 800852c:	40000c00 	.word	0x40000c00
 8008530:	40013400 	.word	0x40013400
 8008534:	40015000 	.word	0x40015000
 8008538:	40014000 	.word	0x40014000
 800853c:	40014400 	.word	0x40014400
 8008540:	40014800 	.word	0x40014800

08008544 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008544:	b480      	push	{r7}
 8008546:	b087      	sub	sp, #28
 8008548:	af00      	add	r7, sp, #0
 800854a:	6078      	str	r0, [r7, #4]
 800854c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	6a1b      	ldr	r3, [r3, #32]
 8008552:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	6a1b      	ldr	r3, [r3, #32]
 8008558:	f023 0201 	bic.w	r2, r3, #1
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	685b      	ldr	r3, [r3, #4]
 8008564:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	699b      	ldr	r3, [r3, #24]
 800856a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800856c:	68fb      	ldr	r3, [r7, #12]
 800856e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008572:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008576:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008578:	68fb      	ldr	r3, [r7, #12]
 800857a:	f023 0303 	bic.w	r3, r3, #3
 800857e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008580:	683b      	ldr	r3, [r7, #0]
 8008582:	681b      	ldr	r3, [r3, #0]
 8008584:	68fa      	ldr	r2, [r7, #12]
 8008586:	4313      	orrs	r3, r2
 8008588:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800858a:	697b      	ldr	r3, [r7, #20]
 800858c:	f023 0302 	bic.w	r3, r3, #2
 8008590:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008592:	683b      	ldr	r3, [r7, #0]
 8008594:	689b      	ldr	r3, [r3, #8]
 8008596:	697a      	ldr	r2, [r7, #20]
 8008598:	4313      	orrs	r3, r2
 800859a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	4a30      	ldr	r2, [pc, #192]	@ (8008660 <TIM_OC1_SetConfig+0x11c>)
 80085a0:	4293      	cmp	r3, r2
 80085a2:	d013      	beq.n	80085cc <TIM_OC1_SetConfig+0x88>
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	4a2f      	ldr	r2, [pc, #188]	@ (8008664 <TIM_OC1_SetConfig+0x120>)
 80085a8:	4293      	cmp	r3, r2
 80085aa:	d00f      	beq.n	80085cc <TIM_OC1_SetConfig+0x88>
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	4a2e      	ldr	r2, [pc, #184]	@ (8008668 <TIM_OC1_SetConfig+0x124>)
 80085b0:	4293      	cmp	r3, r2
 80085b2:	d00b      	beq.n	80085cc <TIM_OC1_SetConfig+0x88>
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	4a2d      	ldr	r2, [pc, #180]	@ (800866c <TIM_OC1_SetConfig+0x128>)
 80085b8:	4293      	cmp	r3, r2
 80085ba:	d007      	beq.n	80085cc <TIM_OC1_SetConfig+0x88>
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	4a2c      	ldr	r2, [pc, #176]	@ (8008670 <TIM_OC1_SetConfig+0x12c>)
 80085c0:	4293      	cmp	r3, r2
 80085c2:	d003      	beq.n	80085cc <TIM_OC1_SetConfig+0x88>
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	4a2b      	ldr	r2, [pc, #172]	@ (8008674 <TIM_OC1_SetConfig+0x130>)
 80085c8:	4293      	cmp	r3, r2
 80085ca:	d10c      	bne.n	80085e6 <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80085cc:	697b      	ldr	r3, [r7, #20]
 80085ce:	f023 0308 	bic.w	r3, r3, #8
 80085d2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80085d4:	683b      	ldr	r3, [r7, #0]
 80085d6:	68db      	ldr	r3, [r3, #12]
 80085d8:	697a      	ldr	r2, [r7, #20]
 80085da:	4313      	orrs	r3, r2
 80085dc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80085de:	697b      	ldr	r3, [r7, #20]
 80085e0:	f023 0304 	bic.w	r3, r3, #4
 80085e4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	4a1d      	ldr	r2, [pc, #116]	@ (8008660 <TIM_OC1_SetConfig+0x11c>)
 80085ea:	4293      	cmp	r3, r2
 80085ec:	d013      	beq.n	8008616 <TIM_OC1_SetConfig+0xd2>
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	4a1c      	ldr	r2, [pc, #112]	@ (8008664 <TIM_OC1_SetConfig+0x120>)
 80085f2:	4293      	cmp	r3, r2
 80085f4:	d00f      	beq.n	8008616 <TIM_OC1_SetConfig+0xd2>
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	4a1b      	ldr	r2, [pc, #108]	@ (8008668 <TIM_OC1_SetConfig+0x124>)
 80085fa:	4293      	cmp	r3, r2
 80085fc:	d00b      	beq.n	8008616 <TIM_OC1_SetConfig+0xd2>
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	4a1a      	ldr	r2, [pc, #104]	@ (800866c <TIM_OC1_SetConfig+0x128>)
 8008602:	4293      	cmp	r3, r2
 8008604:	d007      	beq.n	8008616 <TIM_OC1_SetConfig+0xd2>
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	4a19      	ldr	r2, [pc, #100]	@ (8008670 <TIM_OC1_SetConfig+0x12c>)
 800860a:	4293      	cmp	r3, r2
 800860c:	d003      	beq.n	8008616 <TIM_OC1_SetConfig+0xd2>
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	4a18      	ldr	r2, [pc, #96]	@ (8008674 <TIM_OC1_SetConfig+0x130>)
 8008612:	4293      	cmp	r3, r2
 8008614:	d111      	bne.n	800863a <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8008616:	693b      	ldr	r3, [r7, #16]
 8008618:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800861c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800861e:	693b      	ldr	r3, [r7, #16]
 8008620:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008624:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8008626:	683b      	ldr	r3, [r7, #0]
 8008628:	695b      	ldr	r3, [r3, #20]
 800862a:	693a      	ldr	r2, [r7, #16]
 800862c:	4313      	orrs	r3, r2
 800862e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008630:	683b      	ldr	r3, [r7, #0]
 8008632:	699b      	ldr	r3, [r3, #24]
 8008634:	693a      	ldr	r2, [r7, #16]
 8008636:	4313      	orrs	r3, r2
 8008638:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	693a      	ldr	r2, [r7, #16]
 800863e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	68fa      	ldr	r2, [r7, #12]
 8008644:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8008646:	683b      	ldr	r3, [r7, #0]
 8008648:	685a      	ldr	r2, [r3, #4]
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	697a      	ldr	r2, [r7, #20]
 8008652:	621a      	str	r2, [r3, #32]
}
 8008654:	bf00      	nop
 8008656:	371c      	adds	r7, #28
 8008658:	46bd      	mov	sp, r7
 800865a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800865e:	4770      	bx	lr
 8008660:	40012c00 	.word	0x40012c00
 8008664:	40013400 	.word	0x40013400
 8008668:	40014000 	.word	0x40014000
 800866c:	40014400 	.word	0x40014400
 8008670:	40014800 	.word	0x40014800
 8008674:	40015000 	.word	0x40015000

08008678 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008678:	b480      	push	{r7}
 800867a:	b087      	sub	sp, #28
 800867c:	af00      	add	r7, sp, #0
 800867e:	6078      	str	r0, [r7, #4]
 8008680:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	6a1b      	ldr	r3, [r3, #32]
 8008686:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	6a1b      	ldr	r3, [r3, #32]
 800868c:	f023 0210 	bic.w	r2, r3, #16
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	685b      	ldr	r3, [r3, #4]
 8008698:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	699b      	ldr	r3, [r3, #24]
 800869e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80086a0:	68fb      	ldr	r3, [r7, #12]
 80086a2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80086a6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80086aa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80086ac:	68fb      	ldr	r3, [r7, #12]
 80086ae:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80086b2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80086b4:	683b      	ldr	r3, [r7, #0]
 80086b6:	681b      	ldr	r3, [r3, #0]
 80086b8:	021b      	lsls	r3, r3, #8
 80086ba:	68fa      	ldr	r2, [r7, #12]
 80086bc:	4313      	orrs	r3, r2
 80086be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80086c0:	697b      	ldr	r3, [r7, #20]
 80086c2:	f023 0320 	bic.w	r3, r3, #32
 80086c6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80086c8:	683b      	ldr	r3, [r7, #0]
 80086ca:	689b      	ldr	r3, [r3, #8]
 80086cc:	011b      	lsls	r3, r3, #4
 80086ce:	697a      	ldr	r2, [r7, #20]
 80086d0:	4313      	orrs	r3, r2
 80086d2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	4a2c      	ldr	r2, [pc, #176]	@ (8008788 <TIM_OC2_SetConfig+0x110>)
 80086d8:	4293      	cmp	r3, r2
 80086da:	d007      	beq.n	80086ec <TIM_OC2_SetConfig+0x74>
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	4a2b      	ldr	r2, [pc, #172]	@ (800878c <TIM_OC2_SetConfig+0x114>)
 80086e0:	4293      	cmp	r3, r2
 80086e2:	d003      	beq.n	80086ec <TIM_OC2_SetConfig+0x74>
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	4a2a      	ldr	r2, [pc, #168]	@ (8008790 <TIM_OC2_SetConfig+0x118>)
 80086e8:	4293      	cmp	r3, r2
 80086ea:	d10d      	bne.n	8008708 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80086ec:	697b      	ldr	r3, [r7, #20]
 80086ee:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80086f2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80086f4:	683b      	ldr	r3, [r7, #0]
 80086f6:	68db      	ldr	r3, [r3, #12]
 80086f8:	011b      	lsls	r3, r3, #4
 80086fa:	697a      	ldr	r2, [r7, #20]
 80086fc:	4313      	orrs	r3, r2
 80086fe:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008700:	697b      	ldr	r3, [r7, #20]
 8008702:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008706:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	4a1f      	ldr	r2, [pc, #124]	@ (8008788 <TIM_OC2_SetConfig+0x110>)
 800870c:	4293      	cmp	r3, r2
 800870e:	d013      	beq.n	8008738 <TIM_OC2_SetConfig+0xc0>
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	4a1e      	ldr	r2, [pc, #120]	@ (800878c <TIM_OC2_SetConfig+0x114>)
 8008714:	4293      	cmp	r3, r2
 8008716:	d00f      	beq.n	8008738 <TIM_OC2_SetConfig+0xc0>
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	4a1e      	ldr	r2, [pc, #120]	@ (8008794 <TIM_OC2_SetConfig+0x11c>)
 800871c:	4293      	cmp	r3, r2
 800871e:	d00b      	beq.n	8008738 <TIM_OC2_SetConfig+0xc0>
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	4a1d      	ldr	r2, [pc, #116]	@ (8008798 <TIM_OC2_SetConfig+0x120>)
 8008724:	4293      	cmp	r3, r2
 8008726:	d007      	beq.n	8008738 <TIM_OC2_SetConfig+0xc0>
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	4a1c      	ldr	r2, [pc, #112]	@ (800879c <TIM_OC2_SetConfig+0x124>)
 800872c:	4293      	cmp	r3, r2
 800872e:	d003      	beq.n	8008738 <TIM_OC2_SetConfig+0xc0>
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	4a17      	ldr	r2, [pc, #92]	@ (8008790 <TIM_OC2_SetConfig+0x118>)
 8008734:	4293      	cmp	r3, r2
 8008736:	d113      	bne.n	8008760 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008738:	693b      	ldr	r3, [r7, #16]
 800873a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800873e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008740:	693b      	ldr	r3, [r7, #16]
 8008742:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008746:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008748:	683b      	ldr	r3, [r7, #0]
 800874a:	695b      	ldr	r3, [r3, #20]
 800874c:	009b      	lsls	r3, r3, #2
 800874e:	693a      	ldr	r2, [r7, #16]
 8008750:	4313      	orrs	r3, r2
 8008752:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008754:	683b      	ldr	r3, [r7, #0]
 8008756:	699b      	ldr	r3, [r3, #24]
 8008758:	009b      	lsls	r3, r3, #2
 800875a:	693a      	ldr	r2, [r7, #16]
 800875c:	4313      	orrs	r3, r2
 800875e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	693a      	ldr	r2, [r7, #16]
 8008764:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	68fa      	ldr	r2, [r7, #12]
 800876a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800876c:	683b      	ldr	r3, [r7, #0]
 800876e:	685a      	ldr	r2, [r3, #4]
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	697a      	ldr	r2, [r7, #20]
 8008778:	621a      	str	r2, [r3, #32]
}
 800877a:	bf00      	nop
 800877c:	371c      	adds	r7, #28
 800877e:	46bd      	mov	sp, r7
 8008780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008784:	4770      	bx	lr
 8008786:	bf00      	nop
 8008788:	40012c00 	.word	0x40012c00
 800878c:	40013400 	.word	0x40013400
 8008790:	40015000 	.word	0x40015000
 8008794:	40014000 	.word	0x40014000
 8008798:	40014400 	.word	0x40014400
 800879c:	40014800 	.word	0x40014800

080087a0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80087a0:	b480      	push	{r7}
 80087a2:	b087      	sub	sp, #28
 80087a4:	af00      	add	r7, sp, #0
 80087a6:	6078      	str	r0, [r7, #4]
 80087a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	6a1b      	ldr	r3, [r3, #32]
 80087ae:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	6a1b      	ldr	r3, [r3, #32]
 80087b4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	685b      	ldr	r3, [r3, #4]
 80087c0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	69db      	ldr	r3, [r3, #28]
 80087c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80087c8:	68fb      	ldr	r3, [r7, #12]
 80087ca:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80087ce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80087d2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80087d4:	68fb      	ldr	r3, [r7, #12]
 80087d6:	f023 0303 	bic.w	r3, r3, #3
 80087da:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80087dc:	683b      	ldr	r3, [r7, #0]
 80087de:	681b      	ldr	r3, [r3, #0]
 80087e0:	68fa      	ldr	r2, [r7, #12]
 80087e2:	4313      	orrs	r3, r2
 80087e4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80087e6:	697b      	ldr	r3, [r7, #20]
 80087e8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80087ec:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80087ee:	683b      	ldr	r3, [r7, #0]
 80087f0:	689b      	ldr	r3, [r3, #8]
 80087f2:	021b      	lsls	r3, r3, #8
 80087f4:	697a      	ldr	r2, [r7, #20]
 80087f6:	4313      	orrs	r3, r2
 80087f8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	4a2b      	ldr	r2, [pc, #172]	@ (80088ac <TIM_OC3_SetConfig+0x10c>)
 80087fe:	4293      	cmp	r3, r2
 8008800:	d007      	beq.n	8008812 <TIM_OC3_SetConfig+0x72>
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	4a2a      	ldr	r2, [pc, #168]	@ (80088b0 <TIM_OC3_SetConfig+0x110>)
 8008806:	4293      	cmp	r3, r2
 8008808:	d003      	beq.n	8008812 <TIM_OC3_SetConfig+0x72>
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	4a29      	ldr	r2, [pc, #164]	@ (80088b4 <TIM_OC3_SetConfig+0x114>)
 800880e:	4293      	cmp	r3, r2
 8008810:	d10d      	bne.n	800882e <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008812:	697b      	ldr	r3, [r7, #20]
 8008814:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008818:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800881a:	683b      	ldr	r3, [r7, #0]
 800881c:	68db      	ldr	r3, [r3, #12]
 800881e:	021b      	lsls	r3, r3, #8
 8008820:	697a      	ldr	r2, [r7, #20]
 8008822:	4313      	orrs	r3, r2
 8008824:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008826:	697b      	ldr	r3, [r7, #20]
 8008828:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800882c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	4a1e      	ldr	r2, [pc, #120]	@ (80088ac <TIM_OC3_SetConfig+0x10c>)
 8008832:	4293      	cmp	r3, r2
 8008834:	d013      	beq.n	800885e <TIM_OC3_SetConfig+0xbe>
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	4a1d      	ldr	r2, [pc, #116]	@ (80088b0 <TIM_OC3_SetConfig+0x110>)
 800883a:	4293      	cmp	r3, r2
 800883c:	d00f      	beq.n	800885e <TIM_OC3_SetConfig+0xbe>
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	4a1d      	ldr	r2, [pc, #116]	@ (80088b8 <TIM_OC3_SetConfig+0x118>)
 8008842:	4293      	cmp	r3, r2
 8008844:	d00b      	beq.n	800885e <TIM_OC3_SetConfig+0xbe>
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	4a1c      	ldr	r2, [pc, #112]	@ (80088bc <TIM_OC3_SetConfig+0x11c>)
 800884a:	4293      	cmp	r3, r2
 800884c:	d007      	beq.n	800885e <TIM_OC3_SetConfig+0xbe>
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	4a1b      	ldr	r2, [pc, #108]	@ (80088c0 <TIM_OC3_SetConfig+0x120>)
 8008852:	4293      	cmp	r3, r2
 8008854:	d003      	beq.n	800885e <TIM_OC3_SetConfig+0xbe>
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	4a16      	ldr	r2, [pc, #88]	@ (80088b4 <TIM_OC3_SetConfig+0x114>)
 800885a:	4293      	cmp	r3, r2
 800885c:	d113      	bne.n	8008886 <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800885e:	693b      	ldr	r3, [r7, #16]
 8008860:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008864:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8008866:	693b      	ldr	r3, [r7, #16]
 8008868:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800886c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800886e:	683b      	ldr	r3, [r7, #0]
 8008870:	695b      	ldr	r3, [r3, #20]
 8008872:	011b      	lsls	r3, r3, #4
 8008874:	693a      	ldr	r2, [r7, #16]
 8008876:	4313      	orrs	r3, r2
 8008878:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800887a:	683b      	ldr	r3, [r7, #0]
 800887c:	699b      	ldr	r3, [r3, #24]
 800887e:	011b      	lsls	r3, r3, #4
 8008880:	693a      	ldr	r2, [r7, #16]
 8008882:	4313      	orrs	r3, r2
 8008884:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	693a      	ldr	r2, [r7, #16]
 800888a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	68fa      	ldr	r2, [r7, #12]
 8008890:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8008892:	683b      	ldr	r3, [r7, #0]
 8008894:	685a      	ldr	r2, [r3, #4]
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	697a      	ldr	r2, [r7, #20]
 800889e:	621a      	str	r2, [r3, #32]
}
 80088a0:	bf00      	nop
 80088a2:	371c      	adds	r7, #28
 80088a4:	46bd      	mov	sp, r7
 80088a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088aa:	4770      	bx	lr
 80088ac:	40012c00 	.word	0x40012c00
 80088b0:	40013400 	.word	0x40013400
 80088b4:	40015000 	.word	0x40015000
 80088b8:	40014000 	.word	0x40014000
 80088bc:	40014400 	.word	0x40014400
 80088c0:	40014800 	.word	0x40014800

080088c4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80088c4:	b480      	push	{r7}
 80088c6:	b087      	sub	sp, #28
 80088c8:	af00      	add	r7, sp, #0
 80088ca:	6078      	str	r0, [r7, #4]
 80088cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	6a1b      	ldr	r3, [r3, #32]
 80088d2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	6a1b      	ldr	r3, [r3, #32]
 80088d8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	685b      	ldr	r3, [r3, #4]
 80088e4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	69db      	ldr	r3, [r3, #28]
 80088ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80088ec:	68fb      	ldr	r3, [r7, #12]
 80088ee:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80088f2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80088f6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80088f8:	68fb      	ldr	r3, [r7, #12]
 80088fa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80088fe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008900:	683b      	ldr	r3, [r7, #0]
 8008902:	681b      	ldr	r3, [r3, #0]
 8008904:	021b      	lsls	r3, r3, #8
 8008906:	68fa      	ldr	r2, [r7, #12]
 8008908:	4313      	orrs	r3, r2
 800890a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800890c:	697b      	ldr	r3, [r7, #20]
 800890e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8008912:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008914:	683b      	ldr	r3, [r7, #0]
 8008916:	689b      	ldr	r3, [r3, #8]
 8008918:	031b      	lsls	r3, r3, #12
 800891a:	697a      	ldr	r2, [r7, #20]
 800891c:	4313      	orrs	r3, r2
 800891e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	4a2c      	ldr	r2, [pc, #176]	@ (80089d4 <TIM_OC4_SetConfig+0x110>)
 8008924:	4293      	cmp	r3, r2
 8008926:	d007      	beq.n	8008938 <TIM_OC4_SetConfig+0x74>
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	4a2b      	ldr	r2, [pc, #172]	@ (80089d8 <TIM_OC4_SetConfig+0x114>)
 800892c:	4293      	cmp	r3, r2
 800892e:	d003      	beq.n	8008938 <TIM_OC4_SetConfig+0x74>
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	4a2a      	ldr	r2, [pc, #168]	@ (80089dc <TIM_OC4_SetConfig+0x118>)
 8008934:	4293      	cmp	r3, r2
 8008936:	d10d      	bne.n	8008954 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8008938:	697b      	ldr	r3, [r7, #20]
 800893a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800893e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8008940:	683b      	ldr	r3, [r7, #0]
 8008942:	68db      	ldr	r3, [r3, #12]
 8008944:	031b      	lsls	r3, r3, #12
 8008946:	697a      	ldr	r2, [r7, #20]
 8008948:	4313      	orrs	r3, r2
 800894a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 800894c:	697b      	ldr	r3, [r7, #20]
 800894e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008952:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	4a1f      	ldr	r2, [pc, #124]	@ (80089d4 <TIM_OC4_SetConfig+0x110>)
 8008958:	4293      	cmp	r3, r2
 800895a:	d013      	beq.n	8008984 <TIM_OC4_SetConfig+0xc0>
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	4a1e      	ldr	r2, [pc, #120]	@ (80089d8 <TIM_OC4_SetConfig+0x114>)
 8008960:	4293      	cmp	r3, r2
 8008962:	d00f      	beq.n	8008984 <TIM_OC4_SetConfig+0xc0>
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	4a1e      	ldr	r2, [pc, #120]	@ (80089e0 <TIM_OC4_SetConfig+0x11c>)
 8008968:	4293      	cmp	r3, r2
 800896a:	d00b      	beq.n	8008984 <TIM_OC4_SetConfig+0xc0>
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	4a1d      	ldr	r2, [pc, #116]	@ (80089e4 <TIM_OC4_SetConfig+0x120>)
 8008970:	4293      	cmp	r3, r2
 8008972:	d007      	beq.n	8008984 <TIM_OC4_SetConfig+0xc0>
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	4a1c      	ldr	r2, [pc, #112]	@ (80089e8 <TIM_OC4_SetConfig+0x124>)
 8008978:	4293      	cmp	r3, r2
 800897a:	d003      	beq.n	8008984 <TIM_OC4_SetConfig+0xc0>
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	4a17      	ldr	r2, [pc, #92]	@ (80089dc <TIM_OC4_SetConfig+0x118>)
 8008980:	4293      	cmp	r3, r2
 8008982:	d113      	bne.n	80089ac <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008984:	693b      	ldr	r3, [r7, #16]
 8008986:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800898a:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800898c:	693b      	ldr	r3, [r7, #16]
 800898e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8008992:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008994:	683b      	ldr	r3, [r7, #0]
 8008996:	695b      	ldr	r3, [r3, #20]
 8008998:	019b      	lsls	r3, r3, #6
 800899a:	693a      	ldr	r2, [r7, #16]
 800899c:	4313      	orrs	r3, r2
 800899e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 80089a0:	683b      	ldr	r3, [r7, #0]
 80089a2:	699b      	ldr	r3, [r3, #24]
 80089a4:	019b      	lsls	r3, r3, #6
 80089a6:	693a      	ldr	r2, [r7, #16]
 80089a8:	4313      	orrs	r3, r2
 80089aa:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	693a      	ldr	r2, [r7, #16]
 80089b0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	68fa      	ldr	r2, [r7, #12]
 80089b6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80089b8:	683b      	ldr	r3, [r7, #0]
 80089ba:	685a      	ldr	r2, [r3, #4]
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	697a      	ldr	r2, [r7, #20]
 80089c4:	621a      	str	r2, [r3, #32]
}
 80089c6:	bf00      	nop
 80089c8:	371c      	adds	r7, #28
 80089ca:	46bd      	mov	sp, r7
 80089cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089d0:	4770      	bx	lr
 80089d2:	bf00      	nop
 80089d4:	40012c00 	.word	0x40012c00
 80089d8:	40013400 	.word	0x40013400
 80089dc:	40015000 	.word	0x40015000
 80089e0:	40014000 	.word	0x40014000
 80089e4:	40014400 	.word	0x40014400
 80089e8:	40014800 	.word	0x40014800

080089ec <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80089ec:	b480      	push	{r7}
 80089ee:	b087      	sub	sp, #28
 80089f0:	af00      	add	r7, sp, #0
 80089f2:	6078      	str	r0, [r7, #4]
 80089f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	6a1b      	ldr	r3, [r3, #32]
 80089fa:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	6a1b      	ldr	r3, [r3, #32]
 8008a00:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	685b      	ldr	r3, [r3, #4]
 8008a0c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008a12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8008a14:	68fb      	ldr	r3, [r7, #12]
 8008a16:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008a1a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008a1e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008a20:	683b      	ldr	r3, [r7, #0]
 8008a22:	681b      	ldr	r3, [r3, #0]
 8008a24:	68fa      	ldr	r2, [r7, #12]
 8008a26:	4313      	orrs	r3, r2
 8008a28:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8008a2a:	693b      	ldr	r3, [r7, #16]
 8008a2c:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8008a30:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8008a32:	683b      	ldr	r3, [r7, #0]
 8008a34:	689b      	ldr	r3, [r3, #8]
 8008a36:	041b      	lsls	r3, r3, #16
 8008a38:	693a      	ldr	r2, [r7, #16]
 8008a3a:	4313      	orrs	r3, r2
 8008a3c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	4a19      	ldr	r2, [pc, #100]	@ (8008aa8 <TIM_OC5_SetConfig+0xbc>)
 8008a42:	4293      	cmp	r3, r2
 8008a44:	d013      	beq.n	8008a6e <TIM_OC5_SetConfig+0x82>
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	4a18      	ldr	r2, [pc, #96]	@ (8008aac <TIM_OC5_SetConfig+0xc0>)
 8008a4a:	4293      	cmp	r3, r2
 8008a4c:	d00f      	beq.n	8008a6e <TIM_OC5_SetConfig+0x82>
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	4a17      	ldr	r2, [pc, #92]	@ (8008ab0 <TIM_OC5_SetConfig+0xc4>)
 8008a52:	4293      	cmp	r3, r2
 8008a54:	d00b      	beq.n	8008a6e <TIM_OC5_SetConfig+0x82>
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	4a16      	ldr	r2, [pc, #88]	@ (8008ab4 <TIM_OC5_SetConfig+0xc8>)
 8008a5a:	4293      	cmp	r3, r2
 8008a5c:	d007      	beq.n	8008a6e <TIM_OC5_SetConfig+0x82>
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	4a15      	ldr	r2, [pc, #84]	@ (8008ab8 <TIM_OC5_SetConfig+0xcc>)
 8008a62:	4293      	cmp	r3, r2
 8008a64:	d003      	beq.n	8008a6e <TIM_OC5_SetConfig+0x82>
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	4a14      	ldr	r2, [pc, #80]	@ (8008abc <TIM_OC5_SetConfig+0xd0>)
 8008a6a:	4293      	cmp	r3, r2
 8008a6c:	d109      	bne.n	8008a82 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8008a6e:	697b      	ldr	r3, [r7, #20]
 8008a70:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008a74:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8008a76:	683b      	ldr	r3, [r7, #0]
 8008a78:	695b      	ldr	r3, [r3, #20]
 8008a7a:	021b      	lsls	r3, r3, #8
 8008a7c:	697a      	ldr	r2, [r7, #20]
 8008a7e:	4313      	orrs	r3, r2
 8008a80:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	697a      	ldr	r2, [r7, #20]
 8008a86:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	68fa      	ldr	r2, [r7, #12]
 8008a8c:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8008a8e:	683b      	ldr	r3, [r7, #0]
 8008a90:	685a      	ldr	r2, [r3, #4]
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	693a      	ldr	r2, [r7, #16]
 8008a9a:	621a      	str	r2, [r3, #32]
}
 8008a9c:	bf00      	nop
 8008a9e:	371c      	adds	r7, #28
 8008aa0:	46bd      	mov	sp, r7
 8008aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aa6:	4770      	bx	lr
 8008aa8:	40012c00 	.word	0x40012c00
 8008aac:	40013400 	.word	0x40013400
 8008ab0:	40014000 	.word	0x40014000
 8008ab4:	40014400 	.word	0x40014400
 8008ab8:	40014800 	.word	0x40014800
 8008abc:	40015000 	.word	0x40015000

08008ac0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8008ac0:	b480      	push	{r7}
 8008ac2:	b087      	sub	sp, #28
 8008ac4:	af00      	add	r7, sp, #0
 8008ac6:	6078      	str	r0, [r7, #4]
 8008ac8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	6a1b      	ldr	r3, [r3, #32]
 8008ace:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	6a1b      	ldr	r3, [r3, #32]
 8008ad4:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	685b      	ldr	r3, [r3, #4]
 8008ae0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008ae6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8008ae8:	68fb      	ldr	r3, [r7, #12]
 8008aea:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008aee:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008af2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008af4:	683b      	ldr	r3, [r7, #0]
 8008af6:	681b      	ldr	r3, [r3, #0]
 8008af8:	021b      	lsls	r3, r3, #8
 8008afa:	68fa      	ldr	r2, [r7, #12]
 8008afc:	4313      	orrs	r3, r2
 8008afe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8008b00:	693b      	ldr	r3, [r7, #16]
 8008b02:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8008b06:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8008b08:	683b      	ldr	r3, [r7, #0]
 8008b0a:	689b      	ldr	r3, [r3, #8]
 8008b0c:	051b      	lsls	r3, r3, #20
 8008b0e:	693a      	ldr	r2, [r7, #16]
 8008b10:	4313      	orrs	r3, r2
 8008b12:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	4a1a      	ldr	r2, [pc, #104]	@ (8008b80 <TIM_OC6_SetConfig+0xc0>)
 8008b18:	4293      	cmp	r3, r2
 8008b1a:	d013      	beq.n	8008b44 <TIM_OC6_SetConfig+0x84>
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	4a19      	ldr	r2, [pc, #100]	@ (8008b84 <TIM_OC6_SetConfig+0xc4>)
 8008b20:	4293      	cmp	r3, r2
 8008b22:	d00f      	beq.n	8008b44 <TIM_OC6_SetConfig+0x84>
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	4a18      	ldr	r2, [pc, #96]	@ (8008b88 <TIM_OC6_SetConfig+0xc8>)
 8008b28:	4293      	cmp	r3, r2
 8008b2a:	d00b      	beq.n	8008b44 <TIM_OC6_SetConfig+0x84>
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	4a17      	ldr	r2, [pc, #92]	@ (8008b8c <TIM_OC6_SetConfig+0xcc>)
 8008b30:	4293      	cmp	r3, r2
 8008b32:	d007      	beq.n	8008b44 <TIM_OC6_SetConfig+0x84>
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	4a16      	ldr	r2, [pc, #88]	@ (8008b90 <TIM_OC6_SetConfig+0xd0>)
 8008b38:	4293      	cmp	r3, r2
 8008b3a:	d003      	beq.n	8008b44 <TIM_OC6_SetConfig+0x84>
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	4a15      	ldr	r2, [pc, #84]	@ (8008b94 <TIM_OC6_SetConfig+0xd4>)
 8008b40:	4293      	cmp	r3, r2
 8008b42:	d109      	bne.n	8008b58 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8008b44:	697b      	ldr	r3, [r7, #20]
 8008b46:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8008b4a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8008b4c:	683b      	ldr	r3, [r7, #0]
 8008b4e:	695b      	ldr	r3, [r3, #20]
 8008b50:	029b      	lsls	r3, r3, #10
 8008b52:	697a      	ldr	r2, [r7, #20]
 8008b54:	4313      	orrs	r3, r2
 8008b56:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	697a      	ldr	r2, [r7, #20]
 8008b5c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	68fa      	ldr	r2, [r7, #12]
 8008b62:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8008b64:	683b      	ldr	r3, [r7, #0]
 8008b66:	685a      	ldr	r2, [r3, #4]
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	693a      	ldr	r2, [r7, #16]
 8008b70:	621a      	str	r2, [r3, #32]
}
 8008b72:	bf00      	nop
 8008b74:	371c      	adds	r7, #28
 8008b76:	46bd      	mov	sp, r7
 8008b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b7c:	4770      	bx	lr
 8008b7e:	bf00      	nop
 8008b80:	40012c00 	.word	0x40012c00
 8008b84:	40013400 	.word	0x40013400
 8008b88:	40014000 	.word	0x40014000
 8008b8c:	40014400 	.word	0x40014400
 8008b90:	40014800 	.word	0x40014800
 8008b94:	40015000 	.word	0x40015000

08008b98 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8008b98:	b480      	push	{r7}
 8008b9a:	b087      	sub	sp, #28
 8008b9c:	af00      	add	r7, sp, #0
 8008b9e:	60f8      	str	r0, [r7, #12]
 8008ba0:	60b9      	str	r1, [r7, #8]
 8008ba2:	607a      	str	r2, [r7, #4]
 8008ba4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008ba6:	68fb      	ldr	r3, [r7, #12]
 8008ba8:	6a1b      	ldr	r3, [r3, #32]
 8008baa:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008bac:	68fb      	ldr	r3, [r7, #12]
 8008bae:	6a1b      	ldr	r3, [r3, #32]
 8008bb0:	f023 0201 	bic.w	r2, r3, #1
 8008bb4:	68fb      	ldr	r3, [r7, #12]
 8008bb6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008bb8:	68fb      	ldr	r3, [r7, #12]
 8008bba:	699b      	ldr	r3, [r3, #24]
 8008bbc:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8008bbe:	68fb      	ldr	r3, [r7, #12]
 8008bc0:	4a28      	ldr	r2, [pc, #160]	@ (8008c64 <TIM_TI1_SetConfig+0xcc>)
 8008bc2:	4293      	cmp	r3, r2
 8008bc4:	d01b      	beq.n	8008bfe <TIM_TI1_SetConfig+0x66>
 8008bc6:	68fb      	ldr	r3, [r7, #12]
 8008bc8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008bcc:	d017      	beq.n	8008bfe <TIM_TI1_SetConfig+0x66>
 8008bce:	68fb      	ldr	r3, [r7, #12]
 8008bd0:	4a25      	ldr	r2, [pc, #148]	@ (8008c68 <TIM_TI1_SetConfig+0xd0>)
 8008bd2:	4293      	cmp	r3, r2
 8008bd4:	d013      	beq.n	8008bfe <TIM_TI1_SetConfig+0x66>
 8008bd6:	68fb      	ldr	r3, [r7, #12]
 8008bd8:	4a24      	ldr	r2, [pc, #144]	@ (8008c6c <TIM_TI1_SetConfig+0xd4>)
 8008bda:	4293      	cmp	r3, r2
 8008bdc:	d00f      	beq.n	8008bfe <TIM_TI1_SetConfig+0x66>
 8008bde:	68fb      	ldr	r3, [r7, #12]
 8008be0:	4a23      	ldr	r2, [pc, #140]	@ (8008c70 <TIM_TI1_SetConfig+0xd8>)
 8008be2:	4293      	cmp	r3, r2
 8008be4:	d00b      	beq.n	8008bfe <TIM_TI1_SetConfig+0x66>
 8008be6:	68fb      	ldr	r3, [r7, #12]
 8008be8:	4a22      	ldr	r2, [pc, #136]	@ (8008c74 <TIM_TI1_SetConfig+0xdc>)
 8008bea:	4293      	cmp	r3, r2
 8008bec:	d007      	beq.n	8008bfe <TIM_TI1_SetConfig+0x66>
 8008bee:	68fb      	ldr	r3, [r7, #12]
 8008bf0:	4a21      	ldr	r2, [pc, #132]	@ (8008c78 <TIM_TI1_SetConfig+0xe0>)
 8008bf2:	4293      	cmp	r3, r2
 8008bf4:	d003      	beq.n	8008bfe <TIM_TI1_SetConfig+0x66>
 8008bf6:	68fb      	ldr	r3, [r7, #12]
 8008bf8:	4a20      	ldr	r2, [pc, #128]	@ (8008c7c <TIM_TI1_SetConfig+0xe4>)
 8008bfa:	4293      	cmp	r3, r2
 8008bfc:	d101      	bne.n	8008c02 <TIM_TI1_SetConfig+0x6a>
 8008bfe:	2301      	movs	r3, #1
 8008c00:	e000      	b.n	8008c04 <TIM_TI1_SetConfig+0x6c>
 8008c02:	2300      	movs	r3, #0
 8008c04:	2b00      	cmp	r3, #0
 8008c06:	d008      	beq.n	8008c1a <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8008c08:	697b      	ldr	r3, [r7, #20]
 8008c0a:	f023 0303 	bic.w	r3, r3, #3
 8008c0e:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8008c10:	697a      	ldr	r2, [r7, #20]
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	4313      	orrs	r3, r2
 8008c16:	617b      	str	r3, [r7, #20]
 8008c18:	e003      	b.n	8008c22 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8008c1a:	697b      	ldr	r3, [r7, #20]
 8008c1c:	f043 0301 	orr.w	r3, r3, #1
 8008c20:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008c22:	697b      	ldr	r3, [r7, #20]
 8008c24:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008c28:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8008c2a:	683b      	ldr	r3, [r7, #0]
 8008c2c:	011b      	lsls	r3, r3, #4
 8008c2e:	b2db      	uxtb	r3, r3
 8008c30:	697a      	ldr	r2, [r7, #20]
 8008c32:	4313      	orrs	r3, r2
 8008c34:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008c36:	693b      	ldr	r3, [r7, #16]
 8008c38:	f023 030a 	bic.w	r3, r3, #10
 8008c3c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8008c3e:	68bb      	ldr	r3, [r7, #8]
 8008c40:	f003 030a 	and.w	r3, r3, #10
 8008c44:	693a      	ldr	r2, [r7, #16]
 8008c46:	4313      	orrs	r3, r2
 8008c48:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008c4a:	68fb      	ldr	r3, [r7, #12]
 8008c4c:	697a      	ldr	r2, [r7, #20]
 8008c4e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008c50:	68fb      	ldr	r3, [r7, #12]
 8008c52:	693a      	ldr	r2, [r7, #16]
 8008c54:	621a      	str	r2, [r3, #32]
}
 8008c56:	bf00      	nop
 8008c58:	371c      	adds	r7, #28
 8008c5a:	46bd      	mov	sp, r7
 8008c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c60:	4770      	bx	lr
 8008c62:	bf00      	nop
 8008c64:	40012c00 	.word	0x40012c00
 8008c68:	40000400 	.word	0x40000400
 8008c6c:	40000800 	.word	0x40000800
 8008c70:	40000c00 	.word	0x40000c00
 8008c74:	40013400 	.word	0x40013400
 8008c78:	40014000 	.word	0x40014000
 8008c7c:	40015000 	.word	0x40015000

08008c80 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008c80:	b480      	push	{r7}
 8008c82:	b087      	sub	sp, #28
 8008c84:	af00      	add	r7, sp, #0
 8008c86:	60f8      	str	r0, [r7, #12]
 8008c88:	60b9      	str	r1, [r7, #8]
 8008c8a:	607a      	str	r2, [r7, #4]
 8008c8c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8008c8e:	68fb      	ldr	r3, [r7, #12]
 8008c90:	6a1b      	ldr	r3, [r3, #32]
 8008c92:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008c94:	68fb      	ldr	r3, [r7, #12]
 8008c96:	6a1b      	ldr	r3, [r3, #32]
 8008c98:	f023 0210 	bic.w	r2, r3, #16
 8008c9c:	68fb      	ldr	r3, [r7, #12]
 8008c9e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008ca0:	68fb      	ldr	r3, [r7, #12]
 8008ca2:	699b      	ldr	r3, [r3, #24]
 8008ca4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8008ca6:	693b      	ldr	r3, [r7, #16]
 8008ca8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008cac:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	021b      	lsls	r3, r3, #8
 8008cb2:	693a      	ldr	r2, [r7, #16]
 8008cb4:	4313      	orrs	r3, r2
 8008cb6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008cb8:	693b      	ldr	r3, [r7, #16]
 8008cba:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008cbe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8008cc0:	683b      	ldr	r3, [r7, #0]
 8008cc2:	031b      	lsls	r3, r3, #12
 8008cc4:	b29b      	uxth	r3, r3
 8008cc6:	693a      	ldr	r2, [r7, #16]
 8008cc8:	4313      	orrs	r3, r2
 8008cca:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008ccc:	697b      	ldr	r3, [r7, #20]
 8008cce:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8008cd2:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8008cd4:	68bb      	ldr	r3, [r7, #8]
 8008cd6:	011b      	lsls	r3, r3, #4
 8008cd8:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8008cdc:	697a      	ldr	r2, [r7, #20]
 8008cde:	4313      	orrs	r3, r2
 8008ce0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008ce2:	68fb      	ldr	r3, [r7, #12]
 8008ce4:	693a      	ldr	r2, [r7, #16]
 8008ce6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008ce8:	68fb      	ldr	r3, [r7, #12]
 8008cea:	697a      	ldr	r2, [r7, #20]
 8008cec:	621a      	str	r2, [r3, #32]
}
 8008cee:	bf00      	nop
 8008cf0:	371c      	adds	r7, #28
 8008cf2:	46bd      	mov	sp, r7
 8008cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cf8:	4770      	bx	lr

08008cfa <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008cfa:	b480      	push	{r7}
 8008cfc:	b087      	sub	sp, #28
 8008cfe:	af00      	add	r7, sp, #0
 8008d00:	60f8      	str	r0, [r7, #12]
 8008d02:	60b9      	str	r1, [r7, #8]
 8008d04:	607a      	str	r2, [r7, #4]
 8008d06:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8008d08:	68fb      	ldr	r3, [r7, #12]
 8008d0a:	6a1b      	ldr	r3, [r3, #32]
 8008d0c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008d0e:	68fb      	ldr	r3, [r7, #12]
 8008d10:	6a1b      	ldr	r3, [r3, #32]
 8008d12:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8008d16:	68fb      	ldr	r3, [r7, #12]
 8008d18:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8008d1a:	68fb      	ldr	r3, [r7, #12]
 8008d1c:	69db      	ldr	r3, [r3, #28]
 8008d1e:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8008d20:	693b      	ldr	r3, [r7, #16]
 8008d22:	f023 0303 	bic.w	r3, r3, #3
 8008d26:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8008d28:	693a      	ldr	r2, [r7, #16]
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	4313      	orrs	r3, r2
 8008d2e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8008d30:	693b      	ldr	r3, [r7, #16]
 8008d32:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008d36:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8008d38:	683b      	ldr	r3, [r7, #0]
 8008d3a:	011b      	lsls	r3, r3, #4
 8008d3c:	b2db      	uxtb	r3, r3
 8008d3e:	693a      	ldr	r2, [r7, #16]
 8008d40:	4313      	orrs	r3, r2
 8008d42:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8008d44:	697b      	ldr	r3, [r7, #20]
 8008d46:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8008d4a:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8008d4c:	68bb      	ldr	r3, [r7, #8]
 8008d4e:	021b      	lsls	r3, r3, #8
 8008d50:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 8008d54:	697a      	ldr	r2, [r7, #20]
 8008d56:	4313      	orrs	r3, r2
 8008d58:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8008d5a:	68fb      	ldr	r3, [r7, #12]
 8008d5c:	693a      	ldr	r2, [r7, #16]
 8008d5e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8008d60:	68fb      	ldr	r3, [r7, #12]
 8008d62:	697a      	ldr	r2, [r7, #20]
 8008d64:	621a      	str	r2, [r3, #32]
}
 8008d66:	bf00      	nop
 8008d68:	371c      	adds	r7, #28
 8008d6a:	46bd      	mov	sp, r7
 8008d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d70:	4770      	bx	lr

08008d72 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008d72:	b480      	push	{r7}
 8008d74:	b087      	sub	sp, #28
 8008d76:	af00      	add	r7, sp, #0
 8008d78:	60f8      	str	r0, [r7, #12]
 8008d7a:	60b9      	str	r1, [r7, #8]
 8008d7c:	607a      	str	r2, [r7, #4]
 8008d7e:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8008d80:	68fb      	ldr	r3, [r7, #12]
 8008d82:	6a1b      	ldr	r3, [r3, #32]
 8008d84:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008d86:	68fb      	ldr	r3, [r7, #12]
 8008d88:	6a1b      	ldr	r3, [r3, #32]
 8008d8a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8008d8e:	68fb      	ldr	r3, [r7, #12]
 8008d90:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8008d92:	68fb      	ldr	r3, [r7, #12]
 8008d94:	69db      	ldr	r3, [r3, #28]
 8008d96:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8008d98:	693b      	ldr	r3, [r7, #16]
 8008d9a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008d9e:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	021b      	lsls	r3, r3, #8
 8008da4:	693a      	ldr	r2, [r7, #16]
 8008da6:	4313      	orrs	r3, r2
 8008da8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8008daa:	693b      	ldr	r3, [r7, #16]
 8008dac:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008db0:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8008db2:	683b      	ldr	r3, [r7, #0]
 8008db4:	031b      	lsls	r3, r3, #12
 8008db6:	b29b      	uxth	r3, r3
 8008db8:	693a      	ldr	r2, [r7, #16]
 8008dba:	4313      	orrs	r3, r2
 8008dbc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8008dbe:	697b      	ldr	r3, [r7, #20]
 8008dc0:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8008dc4:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8008dc6:	68bb      	ldr	r3, [r7, #8]
 8008dc8:	031b      	lsls	r3, r3, #12
 8008dca:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 8008dce:	697a      	ldr	r2, [r7, #20]
 8008dd0:	4313      	orrs	r3, r2
 8008dd2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8008dd4:	68fb      	ldr	r3, [r7, #12]
 8008dd6:	693a      	ldr	r2, [r7, #16]
 8008dd8:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8008dda:	68fb      	ldr	r3, [r7, #12]
 8008ddc:	697a      	ldr	r2, [r7, #20]
 8008dde:	621a      	str	r2, [r3, #32]
}
 8008de0:	bf00      	nop
 8008de2:	371c      	adds	r7, #28
 8008de4:	46bd      	mov	sp, r7
 8008de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dea:	4770      	bx	lr

08008dec <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008dec:	b480      	push	{r7}
 8008dee:	b087      	sub	sp, #28
 8008df0:	af00      	add	r7, sp, #0
 8008df2:	60f8      	str	r0, [r7, #12]
 8008df4:	60b9      	str	r1, [r7, #8]
 8008df6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008df8:	68bb      	ldr	r3, [r7, #8]
 8008dfa:	f003 031f 	and.w	r3, r3, #31
 8008dfe:	2201      	movs	r2, #1
 8008e00:	fa02 f303 	lsl.w	r3, r2, r3
 8008e04:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008e06:	68fb      	ldr	r3, [r7, #12]
 8008e08:	6a1a      	ldr	r2, [r3, #32]
 8008e0a:	697b      	ldr	r3, [r7, #20]
 8008e0c:	43db      	mvns	r3, r3
 8008e0e:	401a      	ands	r2, r3
 8008e10:	68fb      	ldr	r3, [r7, #12]
 8008e12:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008e14:	68fb      	ldr	r3, [r7, #12]
 8008e16:	6a1a      	ldr	r2, [r3, #32]
 8008e18:	68bb      	ldr	r3, [r7, #8]
 8008e1a:	f003 031f 	and.w	r3, r3, #31
 8008e1e:	6879      	ldr	r1, [r7, #4]
 8008e20:	fa01 f303 	lsl.w	r3, r1, r3
 8008e24:	431a      	orrs	r2, r3
 8008e26:	68fb      	ldr	r3, [r7, #12]
 8008e28:	621a      	str	r2, [r3, #32]
}
 8008e2a:	bf00      	nop
 8008e2c:	371c      	adds	r7, #28
 8008e2e:	46bd      	mov	sp, r7
 8008e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e34:	4770      	bx	lr
	...

08008e38 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008e38:	b480      	push	{r7}
 8008e3a:	b085      	sub	sp, #20
 8008e3c:	af00      	add	r7, sp, #0
 8008e3e:	6078      	str	r0, [r7, #4]
 8008e40:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008e48:	2b01      	cmp	r3, #1
 8008e4a:	d101      	bne.n	8008e50 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008e4c:	2302      	movs	r3, #2
 8008e4e:	e074      	b.n	8008f3a <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	2201      	movs	r2, #1
 8008e54:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	2202      	movs	r2, #2
 8008e5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	681b      	ldr	r3, [r3, #0]
 8008e64:	685b      	ldr	r3, [r3, #4]
 8008e66:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	681b      	ldr	r3, [r3, #0]
 8008e6c:	689b      	ldr	r3, [r3, #8]
 8008e6e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	681b      	ldr	r3, [r3, #0]
 8008e74:	4a34      	ldr	r2, [pc, #208]	@ (8008f48 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8008e76:	4293      	cmp	r3, r2
 8008e78:	d009      	beq.n	8008e8e <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	681b      	ldr	r3, [r3, #0]
 8008e7e:	4a33      	ldr	r2, [pc, #204]	@ (8008f4c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8008e80:	4293      	cmp	r3, r2
 8008e82:	d004      	beq.n	8008e8e <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	681b      	ldr	r3, [r3, #0]
 8008e88:	4a31      	ldr	r2, [pc, #196]	@ (8008f50 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8008e8a:	4293      	cmp	r3, r2
 8008e8c:	d108      	bne.n	8008ea0 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8008e8e:	68fb      	ldr	r3, [r7, #12]
 8008e90:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8008e94:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8008e96:	683b      	ldr	r3, [r7, #0]
 8008e98:	685b      	ldr	r3, [r3, #4]
 8008e9a:	68fa      	ldr	r2, [r7, #12]
 8008e9c:	4313      	orrs	r3, r2
 8008e9e:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008ea0:	68fb      	ldr	r3, [r7, #12]
 8008ea2:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8008ea6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008eaa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008eac:	683b      	ldr	r3, [r7, #0]
 8008eae:	681b      	ldr	r3, [r3, #0]
 8008eb0:	68fa      	ldr	r2, [r7, #12]
 8008eb2:	4313      	orrs	r3, r2
 8008eb4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	681b      	ldr	r3, [r3, #0]
 8008eba:	68fa      	ldr	r2, [r7, #12]
 8008ebc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	681b      	ldr	r3, [r3, #0]
 8008ec2:	4a21      	ldr	r2, [pc, #132]	@ (8008f48 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8008ec4:	4293      	cmp	r3, r2
 8008ec6:	d022      	beq.n	8008f0e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	681b      	ldr	r3, [r3, #0]
 8008ecc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008ed0:	d01d      	beq.n	8008f0e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	681b      	ldr	r3, [r3, #0]
 8008ed6:	4a1f      	ldr	r2, [pc, #124]	@ (8008f54 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8008ed8:	4293      	cmp	r3, r2
 8008eda:	d018      	beq.n	8008f0e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	681b      	ldr	r3, [r3, #0]
 8008ee0:	4a1d      	ldr	r2, [pc, #116]	@ (8008f58 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8008ee2:	4293      	cmp	r3, r2
 8008ee4:	d013      	beq.n	8008f0e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	681b      	ldr	r3, [r3, #0]
 8008eea:	4a1c      	ldr	r2, [pc, #112]	@ (8008f5c <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8008eec:	4293      	cmp	r3, r2
 8008eee:	d00e      	beq.n	8008f0e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	681b      	ldr	r3, [r3, #0]
 8008ef4:	4a15      	ldr	r2, [pc, #84]	@ (8008f4c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8008ef6:	4293      	cmp	r3, r2
 8008ef8:	d009      	beq.n	8008f0e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	681b      	ldr	r3, [r3, #0]
 8008efe:	4a18      	ldr	r2, [pc, #96]	@ (8008f60 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8008f00:	4293      	cmp	r3, r2
 8008f02:	d004      	beq.n	8008f0e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	681b      	ldr	r3, [r3, #0]
 8008f08:	4a11      	ldr	r2, [pc, #68]	@ (8008f50 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8008f0a:	4293      	cmp	r3, r2
 8008f0c:	d10c      	bne.n	8008f28 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008f0e:	68bb      	ldr	r3, [r7, #8]
 8008f10:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008f14:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008f16:	683b      	ldr	r3, [r7, #0]
 8008f18:	689b      	ldr	r3, [r3, #8]
 8008f1a:	68ba      	ldr	r2, [r7, #8]
 8008f1c:	4313      	orrs	r3, r2
 8008f1e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	681b      	ldr	r3, [r3, #0]
 8008f24:	68ba      	ldr	r2, [r7, #8]
 8008f26:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	2201      	movs	r2, #1
 8008f2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	2200      	movs	r2, #0
 8008f34:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008f38:	2300      	movs	r3, #0
}
 8008f3a:	4618      	mov	r0, r3
 8008f3c:	3714      	adds	r7, #20
 8008f3e:	46bd      	mov	sp, r7
 8008f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f44:	4770      	bx	lr
 8008f46:	bf00      	nop
 8008f48:	40012c00 	.word	0x40012c00
 8008f4c:	40013400 	.word	0x40013400
 8008f50:	40015000 	.word	0x40015000
 8008f54:	40000400 	.word	0x40000400
 8008f58:	40000800 	.word	0x40000800
 8008f5c:	40000c00 	.word	0x40000c00
 8008f60:	40014000 	.word	0x40014000

08008f64 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008f64:	b480      	push	{r7}
 8008f66:	b083      	sub	sp, #12
 8008f68:	af00      	add	r7, sp, #0
 8008f6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008f6c:	bf00      	nop
 8008f6e:	370c      	adds	r7, #12
 8008f70:	46bd      	mov	sp, r7
 8008f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f76:	4770      	bx	lr

08008f78 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008f78:	b480      	push	{r7}
 8008f7a:	b083      	sub	sp, #12
 8008f7c:	af00      	add	r7, sp, #0
 8008f7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008f80:	bf00      	nop
 8008f82:	370c      	adds	r7, #12
 8008f84:	46bd      	mov	sp, r7
 8008f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f8a:	4770      	bx	lr

08008f8c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8008f8c:	b480      	push	{r7}
 8008f8e:	b083      	sub	sp, #12
 8008f90:	af00      	add	r7, sp, #0
 8008f92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8008f94:	bf00      	nop
 8008f96:	370c      	adds	r7, #12
 8008f98:	46bd      	mov	sp, r7
 8008f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f9e:	4770      	bx	lr

08008fa0 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8008fa0:	b480      	push	{r7}
 8008fa2:	b083      	sub	sp, #12
 8008fa4:	af00      	add	r7, sp, #0
 8008fa6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8008fa8:	bf00      	nop
 8008faa:	370c      	adds	r7, #12
 8008fac:	46bd      	mov	sp, r7
 8008fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fb2:	4770      	bx	lr

08008fb4 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8008fb4:	b480      	push	{r7}
 8008fb6:	b083      	sub	sp, #12
 8008fb8:	af00      	add	r7, sp, #0
 8008fba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8008fbc:	bf00      	nop
 8008fbe:	370c      	adds	r7, #12
 8008fc0:	46bd      	mov	sp, r7
 8008fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fc6:	4770      	bx	lr

08008fc8 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8008fc8:	b480      	push	{r7}
 8008fca:	b083      	sub	sp, #12
 8008fcc:	af00      	add	r7, sp, #0
 8008fce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8008fd0:	bf00      	nop
 8008fd2:	370c      	adds	r7, #12
 8008fd4:	46bd      	mov	sp, r7
 8008fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fda:	4770      	bx	lr

08008fdc <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8008fdc:	b480      	push	{r7}
 8008fde:	b083      	sub	sp, #12
 8008fe0:	af00      	add	r7, sp, #0
 8008fe2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8008fe4:	bf00      	nop
 8008fe6:	370c      	adds	r7, #12
 8008fe8:	46bd      	mov	sp, r7
 8008fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fee:	4770      	bx	lr

08008ff0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008ff0:	b580      	push	{r7, lr}
 8008ff2:	b082      	sub	sp, #8
 8008ff4:	af00      	add	r7, sp, #0
 8008ff6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	2b00      	cmp	r3, #0
 8008ffc:	d101      	bne.n	8009002 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008ffe:	2301      	movs	r3, #1
 8009000:	e042      	b.n	8009088 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009008:	2b00      	cmp	r3, #0
 800900a:	d106      	bne.n	800901a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	2200      	movs	r2, #0
 8009010:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009014:	6878      	ldr	r0, [r7, #4]
 8009016:	f7f9 fc15 	bl	8002844 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	2224      	movs	r2, #36	@ 0x24
 800901e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	681b      	ldr	r3, [r3, #0]
 8009026:	681a      	ldr	r2, [r3, #0]
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	681b      	ldr	r3, [r3, #0]
 800902c:	f022 0201 	bic.w	r2, r2, #1
 8009030:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009036:	2b00      	cmp	r3, #0
 8009038:	d002      	beq.n	8009040 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800903a:	6878      	ldr	r0, [r7, #4]
 800903c:	f000 ffea 	bl	800a014 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8009040:	6878      	ldr	r0, [r7, #4]
 8009042:	f000 fceb 	bl	8009a1c <UART_SetConfig>
 8009046:	4603      	mov	r3, r0
 8009048:	2b01      	cmp	r3, #1
 800904a:	d101      	bne.n	8009050 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800904c:	2301      	movs	r3, #1
 800904e:	e01b      	b.n	8009088 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	681b      	ldr	r3, [r3, #0]
 8009054:	685a      	ldr	r2, [r3, #4]
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	681b      	ldr	r3, [r3, #0]
 800905a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800905e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	681b      	ldr	r3, [r3, #0]
 8009064:	689a      	ldr	r2, [r3, #8]
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	681b      	ldr	r3, [r3, #0]
 800906a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800906e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	681b      	ldr	r3, [r3, #0]
 8009074:	681a      	ldr	r2, [r3, #0]
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	681b      	ldr	r3, [r3, #0]
 800907a:	f042 0201 	orr.w	r2, r2, #1
 800907e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009080:	6878      	ldr	r0, [r7, #4]
 8009082:	f001 f869 	bl	800a158 <UART_CheckIdleState>
 8009086:	4603      	mov	r3, r0
}
 8009088:	4618      	mov	r0, r3
 800908a:	3708      	adds	r7, #8
 800908c:	46bd      	mov	sp, r7
 800908e:	bd80      	pop	{r7, pc}

08009090 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009090:	b580      	push	{r7, lr}
 8009092:	b08a      	sub	sp, #40	@ 0x28
 8009094:	af02      	add	r7, sp, #8
 8009096:	60f8      	str	r0, [r7, #12]
 8009098:	60b9      	str	r1, [r7, #8]
 800909a:	603b      	str	r3, [r7, #0]
 800909c:	4613      	mov	r3, r2
 800909e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80090a0:	68fb      	ldr	r3, [r7, #12]
 80090a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80090a6:	2b20      	cmp	r3, #32
 80090a8:	d17b      	bne.n	80091a2 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 80090aa:	68bb      	ldr	r3, [r7, #8]
 80090ac:	2b00      	cmp	r3, #0
 80090ae:	d002      	beq.n	80090b6 <HAL_UART_Transmit+0x26>
 80090b0:	88fb      	ldrh	r3, [r7, #6]
 80090b2:	2b00      	cmp	r3, #0
 80090b4:	d101      	bne.n	80090ba <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80090b6:	2301      	movs	r3, #1
 80090b8:	e074      	b.n	80091a4 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80090ba:	68fb      	ldr	r3, [r7, #12]
 80090bc:	2200      	movs	r2, #0
 80090be:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80090c2:	68fb      	ldr	r3, [r7, #12]
 80090c4:	2221      	movs	r2, #33	@ 0x21
 80090c6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80090ca:	f7fb f995 	bl	80043f8 <HAL_GetTick>
 80090ce:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80090d0:	68fb      	ldr	r3, [r7, #12]
 80090d2:	88fa      	ldrh	r2, [r7, #6]
 80090d4:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80090d8:	68fb      	ldr	r3, [r7, #12]
 80090da:	88fa      	ldrh	r2, [r7, #6]
 80090dc:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80090e0:	68fb      	ldr	r3, [r7, #12]
 80090e2:	689b      	ldr	r3, [r3, #8]
 80090e4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80090e8:	d108      	bne.n	80090fc <HAL_UART_Transmit+0x6c>
 80090ea:	68fb      	ldr	r3, [r7, #12]
 80090ec:	691b      	ldr	r3, [r3, #16]
 80090ee:	2b00      	cmp	r3, #0
 80090f0:	d104      	bne.n	80090fc <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80090f2:	2300      	movs	r3, #0
 80090f4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80090f6:	68bb      	ldr	r3, [r7, #8]
 80090f8:	61bb      	str	r3, [r7, #24]
 80090fa:	e003      	b.n	8009104 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80090fc:	68bb      	ldr	r3, [r7, #8]
 80090fe:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009100:	2300      	movs	r3, #0
 8009102:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8009104:	e030      	b.n	8009168 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009106:	683b      	ldr	r3, [r7, #0]
 8009108:	9300      	str	r3, [sp, #0]
 800910a:	697b      	ldr	r3, [r7, #20]
 800910c:	2200      	movs	r2, #0
 800910e:	2180      	movs	r1, #128	@ 0x80
 8009110:	68f8      	ldr	r0, [r7, #12]
 8009112:	f001 f8cb 	bl	800a2ac <UART_WaitOnFlagUntilTimeout>
 8009116:	4603      	mov	r3, r0
 8009118:	2b00      	cmp	r3, #0
 800911a:	d005      	beq.n	8009128 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800911c:	68fb      	ldr	r3, [r7, #12]
 800911e:	2220      	movs	r2, #32
 8009120:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8009124:	2303      	movs	r3, #3
 8009126:	e03d      	b.n	80091a4 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8009128:	69fb      	ldr	r3, [r7, #28]
 800912a:	2b00      	cmp	r3, #0
 800912c:	d10b      	bne.n	8009146 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800912e:	69bb      	ldr	r3, [r7, #24]
 8009130:	881b      	ldrh	r3, [r3, #0]
 8009132:	461a      	mov	r2, r3
 8009134:	68fb      	ldr	r3, [r7, #12]
 8009136:	681b      	ldr	r3, [r3, #0]
 8009138:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800913c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800913e:	69bb      	ldr	r3, [r7, #24]
 8009140:	3302      	adds	r3, #2
 8009142:	61bb      	str	r3, [r7, #24]
 8009144:	e007      	b.n	8009156 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8009146:	69fb      	ldr	r3, [r7, #28]
 8009148:	781a      	ldrb	r2, [r3, #0]
 800914a:	68fb      	ldr	r3, [r7, #12]
 800914c:	681b      	ldr	r3, [r3, #0]
 800914e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8009150:	69fb      	ldr	r3, [r7, #28]
 8009152:	3301      	adds	r3, #1
 8009154:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8009156:	68fb      	ldr	r3, [r7, #12]
 8009158:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800915c:	b29b      	uxth	r3, r3
 800915e:	3b01      	subs	r3, #1
 8009160:	b29a      	uxth	r2, r3
 8009162:	68fb      	ldr	r3, [r7, #12]
 8009164:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8009168:	68fb      	ldr	r3, [r7, #12]
 800916a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800916e:	b29b      	uxth	r3, r3
 8009170:	2b00      	cmp	r3, #0
 8009172:	d1c8      	bne.n	8009106 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009174:	683b      	ldr	r3, [r7, #0]
 8009176:	9300      	str	r3, [sp, #0]
 8009178:	697b      	ldr	r3, [r7, #20]
 800917a:	2200      	movs	r2, #0
 800917c:	2140      	movs	r1, #64	@ 0x40
 800917e:	68f8      	ldr	r0, [r7, #12]
 8009180:	f001 f894 	bl	800a2ac <UART_WaitOnFlagUntilTimeout>
 8009184:	4603      	mov	r3, r0
 8009186:	2b00      	cmp	r3, #0
 8009188:	d005      	beq.n	8009196 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800918a:	68fb      	ldr	r3, [r7, #12]
 800918c:	2220      	movs	r2, #32
 800918e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8009192:	2303      	movs	r3, #3
 8009194:	e006      	b.n	80091a4 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8009196:	68fb      	ldr	r3, [r7, #12]
 8009198:	2220      	movs	r2, #32
 800919a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800919e:	2300      	movs	r3, #0
 80091a0:	e000      	b.n	80091a4 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 80091a2:	2302      	movs	r3, #2
  }
}
 80091a4:	4618      	mov	r0, r3
 80091a6:	3720      	adds	r7, #32
 80091a8:	46bd      	mov	sp, r7
 80091aa:	bd80      	pop	{r7, pc}

080091ac <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80091ac:	b480      	push	{r7}
 80091ae:	b091      	sub	sp, #68	@ 0x44
 80091b0:	af00      	add	r7, sp, #0
 80091b2:	60f8      	str	r0, [r7, #12]
 80091b4:	60b9      	str	r1, [r7, #8]
 80091b6:	4613      	mov	r3, r2
 80091b8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80091ba:	68fb      	ldr	r3, [r7, #12]
 80091bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80091c0:	2b20      	cmp	r3, #32
 80091c2:	d178      	bne.n	80092b6 <HAL_UART_Transmit_IT+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 80091c4:	68bb      	ldr	r3, [r7, #8]
 80091c6:	2b00      	cmp	r3, #0
 80091c8:	d002      	beq.n	80091d0 <HAL_UART_Transmit_IT+0x24>
 80091ca:	88fb      	ldrh	r3, [r7, #6]
 80091cc:	2b00      	cmp	r3, #0
 80091ce:	d101      	bne.n	80091d4 <HAL_UART_Transmit_IT+0x28>
    {
      return HAL_ERROR;
 80091d0:	2301      	movs	r3, #1
 80091d2:	e071      	b.n	80092b8 <HAL_UART_Transmit_IT+0x10c>
    }

    huart->pTxBuffPtr  = pData;
 80091d4:	68fb      	ldr	r3, [r7, #12]
 80091d6:	68ba      	ldr	r2, [r7, #8]
 80091d8:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 80091da:	68fb      	ldr	r3, [r7, #12]
 80091dc:	88fa      	ldrh	r2, [r7, #6]
 80091de:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80091e2:	68fb      	ldr	r3, [r7, #12]
 80091e4:	88fa      	ldrh	r2, [r7, #6]
 80091e6:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    huart->TxISR       = NULL;
 80091ea:	68fb      	ldr	r3, [r7, #12]
 80091ec:	2200      	movs	r2, #0
 80091ee:	679a      	str	r2, [r3, #120]	@ 0x78

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80091f0:	68fb      	ldr	r3, [r7, #12]
 80091f2:	2200      	movs	r2, #0
 80091f4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80091f8:	68fb      	ldr	r3, [r7, #12]
 80091fa:	2221      	movs	r2, #33	@ 0x21
 80091fc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Configure Tx interrupt processing */
    if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 8009200:	68fb      	ldr	r3, [r7, #12]
 8009202:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009204:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009208:	d12a      	bne.n	8009260 <HAL_UART_Transmit_IT+0xb4>
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800920a:	68fb      	ldr	r3, [r7, #12]
 800920c:	689b      	ldr	r3, [r3, #8]
 800920e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009212:	d107      	bne.n	8009224 <HAL_UART_Transmit_IT+0x78>
 8009214:	68fb      	ldr	r3, [r7, #12]
 8009216:	691b      	ldr	r3, [r3, #16]
 8009218:	2b00      	cmp	r3, #0
 800921a:	d103      	bne.n	8009224 <HAL_UART_Transmit_IT+0x78>
      {
        huart->TxISR = UART_TxISR_16BIT_FIFOEN;
 800921c:	68fb      	ldr	r3, [r7, #12]
 800921e:	4a29      	ldr	r2, [pc, #164]	@ (80092c4 <HAL_UART_Transmit_IT+0x118>)
 8009220:	679a      	str	r2, [r3, #120]	@ 0x78
 8009222:	e002      	b.n	800922a <HAL_UART_Transmit_IT+0x7e>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT_FIFOEN;
 8009224:	68fb      	ldr	r3, [r7, #12]
 8009226:	4a28      	ldr	r2, [pc, #160]	@ (80092c8 <HAL_UART_Transmit_IT+0x11c>)
 8009228:	679a      	str	r2, [r3, #120]	@ 0x78
      }

      /* Enable the TX FIFO threshold interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 800922a:	68fb      	ldr	r3, [r7, #12]
 800922c:	681b      	ldr	r3, [r3, #0]
 800922e:	3308      	adds	r3, #8
 8009230:	62bb      	str	r3, [r7, #40]	@ 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009232:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009234:	e853 3f00 	ldrex	r3, [r3]
 8009238:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800923a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800923c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8009240:	63bb      	str	r3, [r7, #56]	@ 0x38
 8009242:	68fb      	ldr	r3, [r7, #12]
 8009244:	681b      	ldr	r3, [r3, #0]
 8009246:	3308      	adds	r3, #8
 8009248:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800924a:	637a      	str	r2, [r7, #52]	@ 0x34
 800924c:	633b      	str	r3, [r7, #48]	@ 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800924e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8009250:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009252:	e841 2300 	strex	r3, r2, [r1]
 8009256:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8009258:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800925a:	2b00      	cmp	r3, #0
 800925c:	d1e5      	bne.n	800922a <HAL_UART_Transmit_IT+0x7e>
 800925e:	e028      	b.n	80092b2 <HAL_UART_Transmit_IT+0x106>
    }
    else
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009260:	68fb      	ldr	r3, [r7, #12]
 8009262:	689b      	ldr	r3, [r3, #8]
 8009264:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009268:	d107      	bne.n	800927a <HAL_UART_Transmit_IT+0xce>
 800926a:	68fb      	ldr	r3, [r7, #12]
 800926c:	691b      	ldr	r3, [r3, #16]
 800926e:	2b00      	cmp	r3, #0
 8009270:	d103      	bne.n	800927a <HAL_UART_Transmit_IT+0xce>
      {
        huart->TxISR = UART_TxISR_16BIT;
 8009272:	68fb      	ldr	r3, [r7, #12]
 8009274:	4a15      	ldr	r2, [pc, #84]	@ (80092cc <HAL_UART_Transmit_IT+0x120>)
 8009276:	679a      	str	r2, [r3, #120]	@ 0x78
 8009278:	e002      	b.n	8009280 <HAL_UART_Transmit_IT+0xd4>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT;
 800927a:	68fb      	ldr	r3, [r7, #12]
 800927c:	4a14      	ldr	r2, [pc, #80]	@ (80092d0 <HAL_UART_Transmit_IT+0x124>)
 800927e:	679a      	str	r2, [r3, #120]	@ 0x78
      }

      /* Enable the Transmit Data Register Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 8009280:	68fb      	ldr	r3, [r7, #12]
 8009282:	681b      	ldr	r3, [r3, #0]
 8009284:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009286:	697b      	ldr	r3, [r7, #20]
 8009288:	e853 3f00 	ldrex	r3, [r3]
 800928c:	613b      	str	r3, [r7, #16]
   return(result);
 800928e:	693b      	ldr	r3, [r7, #16]
 8009290:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009294:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009296:	68fb      	ldr	r3, [r7, #12]
 8009298:	681b      	ldr	r3, [r3, #0]
 800929a:	461a      	mov	r2, r3
 800929c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800929e:	623b      	str	r3, [r7, #32]
 80092a0:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80092a2:	69f9      	ldr	r1, [r7, #28]
 80092a4:	6a3a      	ldr	r2, [r7, #32]
 80092a6:	e841 2300 	strex	r3, r2, [r1]
 80092aa:	61bb      	str	r3, [r7, #24]
   return(result);
 80092ac:	69bb      	ldr	r3, [r7, #24]
 80092ae:	2b00      	cmp	r3, #0
 80092b0:	d1e6      	bne.n	8009280 <HAL_UART_Transmit_IT+0xd4>
    }

    return HAL_OK;
 80092b2:	2300      	movs	r3, #0
 80092b4:	e000      	b.n	80092b8 <HAL_UART_Transmit_IT+0x10c>
  }
  else
  {
    return HAL_BUSY;
 80092b6:	2302      	movs	r3, #2
  }
}
 80092b8:	4618      	mov	r0, r3
 80092ba:	3744      	adds	r7, #68	@ 0x44
 80092bc:	46bd      	mov	sp, r7
 80092be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092c2:	4770      	bx	lr
 80092c4:	0800a917 	.word	0x0800a917
 80092c8:	0800a837 	.word	0x0800a837
 80092cc:	0800a775 	.word	0x0800a775
 80092d0:	0800a6bd 	.word	0x0800a6bd

080092d4 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80092d4:	b580      	push	{r7, lr}
 80092d6:	b08a      	sub	sp, #40	@ 0x28
 80092d8:	af00      	add	r7, sp, #0
 80092da:	60f8      	str	r0, [r7, #12]
 80092dc:	60b9      	str	r1, [r7, #8]
 80092de:	4613      	mov	r3, r2
 80092e0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80092e2:	68fb      	ldr	r3, [r7, #12]
 80092e4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80092e8:	2b20      	cmp	r3, #32
 80092ea:	d137      	bne.n	800935c <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 80092ec:	68bb      	ldr	r3, [r7, #8]
 80092ee:	2b00      	cmp	r3, #0
 80092f0:	d002      	beq.n	80092f8 <HAL_UART_Receive_IT+0x24>
 80092f2:	88fb      	ldrh	r3, [r7, #6]
 80092f4:	2b00      	cmp	r3, #0
 80092f6:	d101      	bne.n	80092fc <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 80092f8:	2301      	movs	r3, #1
 80092fa:	e030      	b.n	800935e <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80092fc:	68fb      	ldr	r3, [r7, #12]
 80092fe:	2200      	movs	r2, #0
 8009300:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8009302:	68fb      	ldr	r3, [r7, #12]
 8009304:	681b      	ldr	r3, [r3, #0]
 8009306:	4a18      	ldr	r2, [pc, #96]	@ (8009368 <HAL_UART_Receive_IT+0x94>)
 8009308:	4293      	cmp	r3, r2
 800930a:	d01f      	beq.n	800934c <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800930c:	68fb      	ldr	r3, [r7, #12]
 800930e:	681b      	ldr	r3, [r3, #0]
 8009310:	685b      	ldr	r3, [r3, #4]
 8009312:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009316:	2b00      	cmp	r3, #0
 8009318:	d018      	beq.n	800934c <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800931a:	68fb      	ldr	r3, [r7, #12]
 800931c:	681b      	ldr	r3, [r3, #0]
 800931e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009320:	697b      	ldr	r3, [r7, #20]
 8009322:	e853 3f00 	ldrex	r3, [r3]
 8009326:	613b      	str	r3, [r7, #16]
   return(result);
 8009328:	693b      	ldr	r3, [r7, #16]
 800932a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800932e:	627b      	str	r3, [r7, #36]	@ 0x24
 8009330:	68fb      	ldr	r3, [r7, #12]
 8009332:	681b      	ldr	r3, [r3, #0]
 8009334:	461a      	mov	r2, r3
 8009336:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009338:	623b      	str	r3, [r7, #32]
 800933a:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800933c:	69f9      	ldr	r1, [r7, #28]
 800933e:	6a3a      	ldr	r2, [r7, #32]
 8009340:	e841 2300 	strex	r3, r2, [r1]
 8009344:	61bb      	str	r3, [r7, #24]
   return(result);
 8009346:	69bb      	ldr	r3, [r7, #24]
 8009348:	2b00      	cmp	r3, #0
 800934a:	d1e6      	bne.n	800931a <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800934c:	88fb      	ldrh	r3, [r7, #6]
 800934e:	461a      	mov	r2, r3
 8009350:	68b9      	ldr	r1, [r7, #8]
 8009352:	68f8      	ldr	r0, [r7, #12]
 8009354:	f001 f818 	bl	800a388 <UART_Start_Receive_IT>
 8009358:	4603      	mov	r3, r0
 800935a:	e000      	b.n	800935e <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800935c:	2302      	movs	r3, #2
  }
}
 800935e:	4618      	mov	r0, r3
 8009360:	3728      	adds	r7, #40	@ 0x28
 8009362:	46bd      	mov	sp, r7
 8009364:	bd80      	pop	{r7, pc}
 8009366:	bf00      	nop
 8009368:	40008000 	.word	0x40008000

0800936c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800936c:	b580      	push	{r7, lr}
 800936e:	b0ba      	sub	sp, #232	@ 0xe8
 8009370:	af00      	add	r7, sp, #0
 8009372:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	681b      	ldr	r3, [r3, #0]
 8009378:	69db      	ldr	r3, [r3, #28]
 800937a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	681b      	ldr	r3, [r3, #0]
 8009382:	681b      	ldr	r3, [r3, #0]
 8009384:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	681b      	ldr	r3, [r3, #0]
 800938c:	689b      	ldr	r3, [r3, #8]
 800938e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8009392:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8009396:	f640 030f 	movw	r3, #2063	@ 0x80f
 800939a:	4013      	ands	r3, r2
 800939c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80093a0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80093a4:	2b00      	cmp	r3, #0
 80093a6:	d11b      	bne.n	80093e0 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80093a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80093ac:	f003 0320 	and.w	r3, r3, #32
 80093b0:	2b00      	cmp	r3, #0
 80093b2:	d015      	beq.n	80093e0 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80093b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80093b8:	f003 0320 	and.w	r3, r3, #32
 80093bc:	2b00      	cmp	r3, #0
 80093be:	d105      	bne.n	80093cc <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80093c0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80093c4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80093c8:	2b00      	cmp	r3, #0
 80093ca:	d009      	beq.n	80093e0 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80093d0:	2b00      	cmp	r3, #0
 80093d2:	f000 8300 	beq.w	80099d6 <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80093da:	6878      	ldr	r0, [r7, #4]
 80093dc:	4798      	blx	r3
      }
      return;
 80093de:	e2fa      	b.n	80099d6 <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80093e0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80093e4:	2b00      	cmp	r3, #0
 80093e6:	f000 8123 	beq.w	8009630 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80093ea:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80093ee:	4b8d      	ldr	r3, [pc, #564]	@ (8009624 <HAL_UART_IRQHandler+0x2b8>)
 80093f0:	4013      	ands	r3, r2
 80093f2:	2b00      	cmp	r3, #0
 80093f4:	d106      	bne.n	8009404 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80093f6:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80093fa:	4b8b      	ldr	r3, [pc, #556]	@ (8009628 <HAL_UART_IRQHandler+0x2bc>)
 80093fc:	4013      	ands	r3, r2
 80093fe:	2b00      	cmp	r3, #0
 8009400:	f000 8116 	beq.w	8009630 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8009404:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009408:	f003 0301 	and.w	r3, r3, #1
 800940c:	2b00      	cmp	r3, #0
 800940e:	d011      	beq.n	8009434 <HAL_UART_IRQHandler+0xc8>
 8009410:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009414:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009418:	2b00      	cmp	r3, #0
 800941a:	d00b      	beq.n	8009434 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	681b      	ldr	r3, [r3, #0]
 8009420:	2201      	movs	r2, #1
 8009422:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800942a:	f043 0201 	orr.w	r2, r3, #1
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009434:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009438:	f003 0302 	and.w	r3, r3, #2
 800943c:	2b00      	cmp	r3, #0
 800943e:	d011      	beq.n	8009464 <HAL_UART_IRQHandler+0xf8>
 8009440:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009444:	f003 0301 	and.w	r3, r3, #1
 8009448:	2b00      	cmp	r3, #0
 800944a:	d00b      	beq.n	8009464 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	681b      	ldr	r3, [r3, #0]
 8009450:	2202      	movs	r2, #2
 8009452:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800945a:	f043 0204 	orr.w	r2, r3, #4
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009464:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009468:	f003 0304 	and.w	r3, r3, #4
 800946c:	2b00      	cmp	r3, #0
 800946e:	d011      	beq.n	8009494 <HAL_UART_IRQHandler+0x128>
 8009470:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009474:	f003 0301 	and.w	r3, r3, #1
 8009478:	2b00      	cmp	r3, #0
 800947a:	d00b      	beq.n	8009494 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	681b      	ldr	r3, [r3, #0]
 8009480:	2204      	movs	r2, #4
 8009482:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800948a:	f043 0202 	orr.w	r2, r3, #2
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8009494:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009498:	f003 0308 	and.w	r3, r3, #8
 800949c:	2b00      	cmp	r3, #0
 800949e:	d017      	beq.n	80094d0 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80094a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80094a4:	f003 0320 	and.w	r3, r3, #32
 80094a8:	2b00      	cmp	r3, #0
 80094aa:	d105      	bne.n	80094b8 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80094ac:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80094b0:	4b5c      	ldr	r3, [pc, #368]	@ (8009624 <HAL_UART_IRQHandler+0x2b8>)
 80094b2:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80094b4:	2b00      	cmp	r3, #0
 80094b6:	d00b      	beq.n	80094d0 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	681b      	ldr	r3, [r3, #0]
 80094bc:	2208      	movs	r2, #8
 80094be:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80094c6:	f043 0208 	orr.w	r2, r3, #8
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80094d0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80094d4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80094d8:	2b00      	cmp	r3, #0
 80094da:	d012      	beq.n	8009502 <HAL_UART_IRQHandler+0x196>
 80094dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80094e0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80094e4:	2b00      	cmp	r3, #0
 80094e6:	d00c      	beq.n	8009502 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80094e8:	687b      	ldr	r3, [r7, #4]
 80094ea:	681b      	ldr	r3, [r3, #0]
 80094ec:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80094f0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80094f8:	f043 0220 	orr.w	r2, r3, #32
 80094fc:	687b      	ldr	r3, [r7, #4]
 80094fe:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009502:	687b      	ldr	r3, [r7, #4]
 8009504:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009508:	2b00      	cmp	r3, #0
 800950a:	f000 8266 	beq.w	80099da <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800950e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009512:	f003 0320 	and.w	r3, r3, #32
 8009516:	2b00      	cmp	r3, #0
 8009518:	d013      	beq.n	8009542 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800951a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800951e:	f003 0320 	and.w	r3, r3, #32
 8009522:	2b00      	cmp	r3, #0
 8009524:	d105      	bne.n	8009532 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8009526:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800952a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800952e:	2b00      	cmp	r3, #0
 8009530:	d007      	beq.n	8009542 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009536:	2b00      	cmp	r3, #0
 8009538:	d003      	beq.n	8009542 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800953e:	6878      	ldr	r0, [r7, #4]
 8009540:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009548:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	681b      	ldr	r3, [r3, #0]
 8009550:	689b      	ldr	r3, [r3, #8]
 8009552:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009556:	2b40      	cmp	r3, #64	@ 0x40
 8009558:	d005      	beq.n	8009566 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800955a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800955e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8009562:	2b00      	cmp	r3, #0
 8009564:	d054      	beq.n	8009610 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8009566:	6878      	ldr	r0, [r7, #4]
 8009568:	f001 f830 	bl	800a5cc <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	681b      	ldr	r3, [r3, #0]
 8009570:	689b      	ldr	r3, [r3, #8]
 8009572:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009576:	2b40      	cmp	r3, #64	@ 0x40
 8009578:	d146      	bne.n	8009608 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	681b      	ldr	r3, [r3, #0]
 800957e:	3308      	adds	r3, #8
 8009580:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009584:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009588:	e853 3f00 	ldrex	r3, [r3]
 800958c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8009590:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009594:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009598:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	681b      	ldr	r3, [r3, #0]
 80095a0:	3308      	adds	r3, #8
 80095a2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80095a6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80095aa:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095ae:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80095b2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80095b6:	e841 2300 	strex	r3, r2, [r1]
 80095ba:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80095be:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80095c2:	2b00      	cmp	r3, #0
 80095c4:	d1d9      	bne.n	800957a <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80095c6:	687b      	ldr	r3, [r7, #4]
 80095c8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80095cc:	2b00      	cmp	r3, #0
 80095ce:	d017      	beq.n	8009600 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80095d0:	687b      	ldr	r3, [r7, #4]
 80095d2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80095d6:	4a15      	ldr	r2, [pc, #84]	@ (800962c <HAL_UART_IRQHandler+0x2c0>)
 80095d8:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80095e0:	4618      	mov	r0, r3
 80095e2:	f7fb f971 	bl	80048c8 <HAL_DMA_Abort_IT>
 80095e6:	4603      	mov	r3, r0
 80095e8:	2b00      	cmp	r3, #0
 80095ea:	d019      	beq.n	8009620 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80095f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80095f4:	687a      	ldr	r2, [r7, #4]
 80095f6:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 80095fa:	4610      	mov	r0, r2
 80095fc:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80095fe:	e00f      	b.n	8009620 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8009600:	6878      	ldr	r0, [r7, #4]
 8009602:	f000 f9f5 	bl	80099f0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009606:	e00b      	b.n	8009620 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009608:	6878      	ldr	r0, [r7, #4]
 800960a:	f000 f9f1 	bl	80099f0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800960e:	e007      	b.n	8009620 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8009610:	6878      	ldr	r0, [r7, #4]
 8009612:	f000 f9ed 	bl	80099f0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	2200      	movs	r2, #0
 800961a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800961e:	e1dc      	b.n	80099da <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009620:	bf00      	nop
    return;
 8009622:	e1da      	b.n	80099da <HAL_UART_IRQHandler+0x66e>
 8009624:	10000001 	.word	0x10000001
 8009628:	04000120 	.word	0x04000120
 800962c:	0800a699 	.word	0x0800a699

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009634:	2b01      	cmp	r3, #1
 8009636:	f040 8170 	bne.w	800991a <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800963a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800963e:	f003 0310 	and.w	r3, r3, #16
 8009642:	2b00      	cmp	r3, #0
 8009644:	f000 8169 	beq.w	800991a <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8009648:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800964c:	f003 0310 	and.w	r3, r3, #16
 8009650:	2b00      	cmp	r3, #0
 8009652:	f000 8162 	beq.w	800991a <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	681b      	ldr	r3, [r3, #0]
 800965a:	2210      	movs	r2, #16
 800965c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	681b      	ldr	r3, [r3, #0]
 8009662:	689b      	ldr	r3, [r3, #8]
 8009664:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009668:	2b40      	cmp	r3, #64	@ 0x40
 800966a:	f040 80d8 	bne.w	800981e <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009674:	681b      	ldr	r3, [r3, #0]
 8009676:	685b      	ldr	r3, [r3, #4]
 8009678:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800967c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8009680:	2b00      	cmp	r3, #0
 8009682:	f000 80af 	beq.w	80097e4 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800968c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009690:	429a      	cmp	r2, r3
 8009692:	f080 80a7 	bcs.w	80097e4 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800969c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80096a0:	687b      	ldr	r3, [r7, #4]
 80096a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80096a6:	681b      	ldr	r3, [r3, #0]
 80096a8:	681b      	ldr	r3, [r3, #0]
 80096aa:	f003 0320 	and.w	r3, r3, #32
 80096ae:	2b00      	cmp	r3, #0
 80096b0:	f040 8087 	bne.w	80097c2 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	681b      	ldr	r3, [r3, #0]
 80096b8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80096bc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80096c0:	e853 3f00 	ldrex	r3, [r3]
 80096c4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80096c8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80096cc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80096d0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	681b      	ldr	r3, [r3, #0]
 80096d8:	461a      	mov	r2, r3
 80096da:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80096de:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80096e2:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80096e6:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80096ea:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80096ee:	e841 2300 	strex	r3, r2, [r1]
 80096f2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80096f6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80096fa:	2b00      	cmp	r3, #0
 80096fc:	d1da      	bne.n	80096b4 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80096fe:	687b      	ldr	r3, [r7, #4]
 8009700:	681b      	ldr	r3, [r3, #0]
 8009702:	3308      	adds	r3, #8
 8009704:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009706:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009708:	e853 3f00 	ldrex	r3, [r3]
 800970c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800970e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009710:	f023 0301 	bic.w	r3, r3, #1
 8009714:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	681b      	ldr	r3, [r3, #0]
 800971c:	3308      	adds	r3, #8
 800971e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8009722:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8009726:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009728:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800972a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800972e:	e841 2300 	strex	r3, r2, [r1]
 8009732:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8009734:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009736:	2b00      	cmp	r3, #0
 8009738:	d1e1      	bne.n	80096fe <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	681b      	ldr	r3, [r3, #0]
 800973e:	3308      	adds	r3, #8
 8009740:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009742:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009744:	e853 3f00 	ldrex	r3, [r3]
 8009748:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800974a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800974c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009750:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	681b      	ldr	r3, [r3, #0]
 8009758:	3308      	adds	r3, #8
 800975a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800975e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8009760:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009762:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8009764:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8009766:	e841 2300 	strex	r3, r2, [r1]
 800976a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800976c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800976e:	2b00      	cmp	r3, #0
 8009770:	d1e3      	bne.n	800973a <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	2220      	movs	r2, #32
 8009776:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	2200      	movs	r2, #0
 800977e:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	681b      	ldr	r3, [r3, #0]
 8009784:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009786:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009788:	e853 3f00 	ldrex	r3, [r3]
 800978c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800978e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009790:	f023 0310 	bic.w	r3, r3, #16
 8009794:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	681b      	ldr	r3, [r3, #0]
 800979c:	461a      	mov	r2, r3
 800979e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80097a2:	65bb      	str	r3, [r7, #88]	@ 0x58
 80097a4:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80097a6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80097a8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80097aa:	e841 2300 	strex	r3, r2, [r1]
 80097ae:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80097b0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80097b2:	2b00      	cmp	r3, #0
 80097b4:	d1e4      	bne.n	8009780 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80097bc:	4618      	mov	r0, r3
 80097be:	f7fb f82a 	bl	8004816 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80097c2:	687b      	ldr	r3, [r7, #4]
 80097c4:	2202      	movs	r2, #2
 80097c6:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80097c8:	687b      	ldr	r3, [r7, #4]
 80097ca:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80097d4:	b29b      	uxth	r3, r3
 80097d6:	1ad3      	subs	r3, r2, r3
 80097d8:	b29b      	uxth	r3, r3
 80097da:	4619      	mov	r1, r3
 80097dc:	6878      	ldr	r0, [r7, #4]
 80097de:	f000 f911 	bl	8009a04 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80097e2:	e0fc      	b.n	80099de <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80097ea:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80097ee:	429a      	cmp	r2, r3
 80097f0:	f040 80f5 	bne.w	80099de <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80097fa:	681b      	ldr	r3, [r3, #0]
 80097fc:	681b      	ldr	r3, [r3, #0]
 80097fe:	f003 0320 	and.w	r3, r3, #32
 8009802:	2b20      	cmp	r3, #32
 8009804:	f040 80eb 	bne.w	80099de <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	2202      	movs	r2, #2
 800980c:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800980e:	687b      	ldr	r3, [r7, #4]
 8009810:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009814:	4619      	mov	r1, r3
 8009816:	6878      	ldr	r0, [r7, #4]
 8009818:	f000 f8f4 	bl	8009a04 <HAL_UARTEx_RxEventCallback>
      return;
 800981c:	e0df      	b.n	80099de <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800982a:	b29b      	uxth	r3, r3
 800982c:	1ad3      	subs	r3, r2, r3
 800982e:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009838:	b29b      	uxth	r3, r3
 800983a:	2b00      	cmp	r3, #0
 800983c:	f000 80d1 	beq.w	80099e2 <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 8009840:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8009844:	2b00      	cmp	r3, #0
 8009846:	f000 80cc 	beq.w	80099e2 <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	681b      	ldr	r3, [r3, #0]
 800984e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009850:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009852:	e853 3f00 	ldrex	r3, [r3]
 8009856:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009858:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800985a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800985e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	681b      	ldr	r3, [r3, #0]
 8009866:	461a      	mov	r2, r3
 8009868:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800986c:	647b      	str	r3, [r7, #68]	@ 0x44
 800986e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009870:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009872:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009874:	e841 2300 	strex	r3, r2, [r1]
 8009878:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800987a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800987c:	2b00      	cmp	r3, #0
 800987e:	d1e4      	bne.n	800984a <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	681b      	ldr	r3, [r3, #0]
 8009884:	3308      	adds	r3, #8
 8009886:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009888:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800988a:	e853 3f00 	ldrex	r3, [r3]
 800988e:	623b      	str	r3, [r7, #32]
   return(result);
 8009890:	6a3b      	ldr	r3, [r7, #32]
 8009892:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009896:	f023 0301 	bic.w	r3, r3, #1
 800989a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800989e:	687b      	ldr	r3, [r7, #4]
 80098a0:	681b      	ldr	r3, [r3, #0]
 80098a2:	3308      	adds	r3, #8
 80098a4:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80098a8:	633a      	str	r2, [r7, #48]	@ 0x30
 80098aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80098ac:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80098ae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80098b0:	e841 2300 	strex	r3, r2, [r1]
 80098b4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80098b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80098b8:	2b00      	cmp	r3, #0
 80098ba:	d1e1      	bne.n	8009880 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	2220      	movs	r2, #32
 80098c0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80098c4:	687b      	ldr	r3, [r7, #4]
 80098c6:	2200      	movs	r2, #0
 80098c8:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80098ca:	687b      	ldr	r3, [r7, #4]
 80098cc:	2200      	movs	r2, #0
 80098ce:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	681b      	ldr	r3, [r3, #0]
 80098d4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80098d6:	693b      	ldr	r3, [r7, #16]
 80098d8:	e853 3f00 	ldrex	r3, [r3]
 80098dc:	60fb      	str	r3, [r7, #12]
   return(result);
 80098de:	68fb      	ldr	r3, [r7, #12]
 80098e0:	f023 0310 	bic.w	r3, r3, #16
 80098e4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	681b      	ldr	r3, [r3, #0]
 80098ec:	461a      	mov	r2, r3
 80098ee:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80098f2:	61fb      	str	r3, [r7, #28]
 80098f4:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80098f6:	69b9      	ldr	r1, [r7, #24]
 80098f8:	69fa      	ldr	r2, [r7, #28]
 80098fa:	e841 2300 	strex	r3, r2, [r1]
 80098fe:	617b      	str	r3, [r7, #20]
   return(result);
 8009900:	697b      	ldr	r3, [r7, #20]
 8009902:	2b00      	cmp	r3, #0
 8009904:	d1e4      	bne.n	80098d0 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009906:	687b      	ldr	r3, [r7, #4]
 8009908:	2202      	movs	r2, #2
 800990a:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800990c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8009910:	4619      	mov	r1, r3
 8009912:	6878      	ldr	r0, [r7, #4]
 8009914:	f000 f876 	bl	8009a04 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8009918:	e063      	b.n	80099e2 <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800991a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800991e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8009922:	2b00      	cmp	r3, #0
 8009924:	d00e      	beq.n	8009944 <HAL_UART_IRQHandler+0x5d8>
 8009926:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800992a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800992e:	2b00      	cmp	r3, #0
 8009930:	d008      	beq.n	8009944 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	681b      	ldr	r3, [r3, #0]
 8009936:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800993a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800993c:	6878      	ldr	r0, [r7, #4]
 800993e:	f001 fdab 	bl	800b498 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8009942:	e051      	b.n	80099e8 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8009944:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009948:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800994c:	2b00      	cmp	r3, #0
 800994e:	d014      	beq.n	800997a <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8009950:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009954:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009958:	2b00      	cmp	r3, #0
 800995a:	d105      	bne.n	8009968 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800995c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009960:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009964:	2b00      	cmp	r3, #0
 8009966:	d008      	beq.n	800997a <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800996c:	2b00      	cmp	r3, #0
 800996e:	d03a      	beq.n	80099e6 <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009974:	6878      	ldr	r0, [r7, #4]
 8009976:	4798      	blx	r3
    }
    return;
 8009978:	e035      	b.n	80099e6 <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800997a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800997e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009982:	2b00      	cmp	r3, #0
 8009984:	d009      	beq.n	800999a <HAL_UART_IRQHandler+0x62e>
 8009986:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800998a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800998e:	2b00      	cmp	r3, #0
 8009990:	d003      	beq.n	800999a <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 8009992:	6878      	ldr	r0, [r7, #4]
 8009994:	f001 f834 	bl	800aa00 <UART_EndTransmit_IT>
    return;
 8009998:	e026      	b.n	80099e8 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800999a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800999e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80099a2:	2b00      	cmp	r3, #0
 80099a4:	d009      	beq.n	80099ba <HAL_UART_IRQHandler+0x64e>
 80099a6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80099aa:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80099ae:	2b00      	cmp	r3, #0
 80099b0:	d003      	beq.n	80099ba <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80099b2:	6878      	ldr	r0, [r7, #4]
 80099b4:	f001 fd84 	bl	800b4c0 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80099b8:	e016      	b.n	80099e8 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80099ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80099be:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80099c2:	2b00      	cmp	r3, #0
 80099c4:	d010      	beq.n	80099e8 <HAL_UART_IRQHandler+0x67c>
 80099c6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80099ca:	2b00      	cmp	r3, #0
 80099cc:	da0c      	bge.n	80099e8 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 80099ce:	6878      	ldr	r0, [r7, #4]
 80099d0:	f001 fd6c 	bl	800b4ac <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80099d4:	e008      	b.n	80099e8 <HAL_UART_IRQHandler+0x67c>
      return;
 80099d6:	bf00      	nop
 80099d8:	e006      	b.n	80099e8 <HAL_UART_IRQHandler+0x67c>
    return;
 80099da:	bf00      	nop
 80099dc:	e004      	b.n	80099e8 <HAL_UART_IRQHandler+0x67c>
      return;
 80099de:	bf00      	nop
 80099e0:	e002      	b.n	80099e8 <HAL_UART_IRQHandler+0x67c>
      return;
 80099e2:	bf00      	nop
 80099e4:	e000      	b.n	80099e8 <HAL_UART_IRQHandler+0x67c>
    return;
 80099e6:	bf00      	nop
  }
}
 80099e8:	37e8      	adds	r7, #232	@ 0xe8
 80099ea:	46bd      	mov	sp, r7
 80099ec:	bd80      	pop	{r7, pc}
 80099ee:	bf00      	nop

080099f0 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80099f0:	b480      	push	{r7}
 80099f2:	b083      	sub	sp, #12
 80099f4:	af00      	add	r7, sp, #0
 80099f6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80099f8:	bf00      	nop
 80099fa:	370c      	adds	r7, #12
 80099fc:	46bd      	mov	sp, r7
 80099fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a02:	4770      	bx	lr

08009a04 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8009a04:	b480      	push	{r7}
 8009a06:	b083      	sub	sp, #12
 8009a08:	af00      	add	r7, sp, #0
 8009a0a:	6078      	str	r0, [r7, #4]
 8009a0c:	460b      	mov	r3, r1
 8009a0e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8009a10:	bf00      	nop
 8009a12:	370c      	adds	r7, #12
 8009a14:	46bd      	mov	sp, r7
 8009a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a1a:	4770      	bx	lr

08009a1c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009a1c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009a20:	b08c      	sub	sp, #48	@ 0x30
 8009a22:	af00      	add	r7, sp, #0
 8009a24:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8009a26:	2300      	movs	r3, #0
 8009a28:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009a2c:	697b      	ldr	r3, [r7, #20]
 8009a2e:	689a      	ldr	r2, [r3, #8]
 8009a30:	697b      	ldr	r3, [r7, #20]
 8009a32:	691b      	ldr	r3, [r3, #16]
 8009a34:	431a      	orrs	r2, r3
 8009a36:	697b      	ldr	r3, [r7, #20]
 8009a38:	695b      	ldr	r3, [r3, #20]
 8009a3a:	431a      	orrs	r2, r3
 8009a3c:	697b      	ldr	r3, [r7, #20]
 8009a3e:	69db      	ldr	r3, [r3, #28]
 8009a40:	4313      	orrs	r3, r2
 8009a42:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009a44:	697b      	ldr	r3, [r7, #20]
 8009a46:	681b      	ldr	r3, [r3, #0]
 8009a48:	681a      	ldr	r2, [r3, #0]
 8009a4a:	4baa      	ldr	r3, [pc, #680]	@ (8009cf4 <UART_SetConfig+0x2d8>)
 8009a4c:	4013      	ands	r3, r2
 8009a4e:	697a      	ldr	r2, [r7, #20]
 8009a50:	6812      	ldr	r2, [r2, #0]
 8009a52:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009a54:	430b      	orrs	r3, r1
 8009a56:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009a58:	697b      	ldr	r3, [r7, #20]
 8009a5a:	681b      	ldr	r3, [r3, #0]
 8009a5c:	685b      	ldr	r3, [r3, #4]
 8009a5e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8009a62:	697b      	ldr	r3, [r7, #20]
 8009a64:	68da      	ldr	r2, [r3, #12]
 8009a66:	697b      	ldr	r3, [r7, #20]
 8009a68:	681b      	ldr	r3, [r3, #0]
 8009a6a:	430a      	orrs	r2, r1
 8009a6c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8009a6e:	697b      	ldr	r3, [r7, #20]
 8009a70:	699b      	ldr	r3, [r3, #24]
 8009a72:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8009a74:	697b      	ldr	r3, [r7, #20]
 8009a76:	681b      	ldr	r3, [r3, #0]
 8009a78:	4a9f      	ldr	r2, [pc, #636]	@ (8009cf8 <UART_SetConfig+0x2dc>)
 8009a7a:	4293      	cmp	r3, r2
 8009a7c:	d004      	beq.n	8009a88 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8009a7e:	697b      	ldr	r3, [r7, #20]
 8009a80:	6a1b      	ldr	r3, [r3, #32]
 8009a82:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009a84:	4313      	orrs	r3, r2
 8009a86:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009a88:	697b      	ldr	r3, [r7, #20]
 8009a8a:	681b      	ldr	r3, [r3, #0]
 8009a8c:	689b      	ldr	r3, [r3, #8]
 8009a8e:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8009a92:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8009a96:	697a      	ldr	r2, [r7, #20]
 8009a98:	6812      	ldr	r2, [r2, #0]
 8009a9a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009a9c:	430b      	orrs	r3, r1
 8009a9e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8009aa0:	697b      	ldr	r3, [r7, #20]
 8009aa2:	681b      	ldr	r3, [r3, #0]
 8009aa4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009aa6:	f023 010f 	bic.w	r1, r3, #15
 8009aaa:	697b      	ldr	r3, [r7, #20]
 8009aac:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009aae:	697b      	ldr	r3, [r7, #20]
 8009ab0:	681b      	ldr	r3, [r3, #0]
 8009ab2:	430a      	orrs	r2, r1
 8009ab4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009ab6:	697b      	ldr	r3, [r7, #20]
 8009ab8:	681b      	ldr	r3, [r3, #0]
 8009aba:	4a90      	ldr	r2, [pc, #576]	@ (8009cfc <UART_SetConfig+0x2e0>)
 8009abc:	4293      	cmp	r3, r2
 8009abe:	d125      	bne.n	8009b0c <UART_SetConfig+0xf0>
 8009ac0:	4b8f      	ldr	r3, [pc, #572]	@ (8009d00 <UART_SetConfig+0x2e4>)
 8009ac2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009ac6:	f003 0303 	and.w	r3, r3, #3
 8009aca:	2b03      	cmp	r3, #3
 8009acc:	d81a      	bhi.n	8009b04 <UART_SetConfig+0xe8>
 8009ace:	a201      	add	r2, pc, #4	@ (adr r2, 8009ad4 <UART_SetConfig+0xb8>)
 8009ad0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009ad4:	08009ae5 	.word	0x08009ae5
 8009ad8:	08009af5 	.word	0x08009af5
 8009adc:	08009aed 	.word	0x08009aed
 8009ae0:	08009afd 	.word	0x08009afd
 8009ae4:	2301      	movs	r3, #1
 8009ae6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009aea:	e116      	b.n	8009d1a <UART_SetConfig+0x2fe>
 8009aec:	2302      	movs	r3, #2
 8009aee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009af2:	e112      	b.n	8009d1a <UART_SetConfig+0x2fe>
 8009af4:	2304      	movs	r3, #4
 8009af6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009afa:	e10e      	b.n	8009d1a <UART_SetConfig+0x2fe>
 8009afc:	2308      	movs	r3, #8
 8009afe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009b02:	e10a      	b.n	8009d1a <UART_SetConfig+0x2fe>
 8009b04:	2310      	movs	r3, #16
 8009b06:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009b0a:	e106      	b.n	8009d1a <UART_SetConfig+0x2fe>
 8009b0c:	697b      	ldr	r3, [r7, #20]
 8009b0e:	681b      	ldr	r3, [r3, #0]
 8009b10:	4a7c      	ldr	r2, [pc, #496]	@ (8009d04 <UART_SetConfig+0x2e8>)
 8009b12:	4293      	cmp	r3, r2
 8009b14:	d138      	bne.n	8009b88 <UART_SetConfig+0x16c>
 8009b16:	4b7a      	ldr	r3, [pc, #488]	@ (8009d00 <UART_SetConfig+0x2e4>)
 8009b18:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009b1c:	f003 030c 	and.w	r3, r3, #12
 8009b20:	2b0c      	cmp	r3, #12
 8009b22:	d82d      	bhi.n	8009b80 <UART_SetConfig+0x164>
 8009b24:	a201      	add	r2, pc, #4	@ (adr r2, 8009b2c <UART_SetConfig+0x110>)
 8009b26:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b2a:	bf00      	nop
 8009b2c:	08009b61 	.word	0x08009b61
 8009b30:	08009b81 	.word	0x08009b81
 8009b34:	08009b81 	.word	0x08009b81
 8009b38:	08009b81 	.word	0x08009b81
 8009b3c:	08009b71 	.word	0x08009b71
 8009b40:	08009b81 	.word	0x08009b81
 8009b44:	08009b81 	.word	0x08009b81
 8009b48:	08009b81 	.word	0x08009b81
 8009b4c:	08009b69 	.word	0x08009b69
 8009b50:	08009b81 	.word	0x08009b81
 8009b54:	08009b81 	.word	0x08009b81
 8009b58:	08009b81 	.word	0x08009b81
 8009b5c:	08009b79 	.word	0x08009b79
 8009b60:	2300      	movs	r3, #0
 8009b62:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009b66:	e0d8      	b.n	8009d1a <UART_SetConfig+0x2fe>
 8009b68:	2302      	movs	r3, #2
 8009b6a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009b6e:	e0d4      	b.n	8009d1a <UART_SetConfig+0x2fe>
 8009b70:	2304      	movs	r3, #4
 8009b72:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009b76:	e0d0      	b.n	8009d1a <UART_SetConfig+0x2fe>
 8009b78:	2308      	movs	r3, #8
 8009b7a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009b7e:	e0cc      	b.n	8009d1a <UART_SetConfig+0x2fe>
 8009b80:	2310      	movs	r3, #16
 8009b82:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009b86:	e0c8      	b.n	8009d1a <UART_SetConfig+0x2fe>
 8009b88:	697b      	ldr	r3, [r7, #20]
 8009b8a:	681b      	ldr	r3, [r3, #0]
 8009b8c:	4a5e      	ldr	r2, [pc, #376]	@ (8009d08 <UART_SetConfig+0x2ec>)
 8009b8e:	4293      	cmp	r3, r2
 8009b90:	d125      	bne.n	8009bde <UART_SetConfig+0x1c2>
 8009b92:	4b5b      	ldr	r3, [pc, #364]	@ (8009d00 <UART_SetConfig+0x2e4>)
 8009b94:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009b98:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8009b9c:	2b30      	cmp	r3, #48	@ 0x30
 8009b9e:	d016      	beq.n	8009bce <UART_SetConfig+0x1b2>
 8009ba0:	2b30      	cmp	r3, #48	@ 0x30
 8009ba2:	d818      	bhi.n	8009bd6 <UART_SetConfig+0x1ba>
 8009ba4:	2b20      	cmp	r3, #32
 8009ba6:	d00a      	beq.n	8009bbe <UART_SetConfig+0x1a2>
 8009ba8:	2b20      	cmp	r3, #32
 8009baa:	d814      	bhi.n	8009bd6 <UART_SetConfig+0x1ba>
 8009bac:	2b00      	cmp	r3, #0
 8009bae:	d002      	beq.n	8009bb6 <UART_SetConfig+0x19a>
 8009bb0:	2b10      	cmp	r3, #16
 8009bb2:	d008      	beq.n	8009bc6 <UART_SetConfig+0x1aa>
 8009bb4:	e00f      	b.n	8009bd6 <UART_SetConfig+0x1ba>
 8009bb6:	2300      	movs	r3, #0
 8009bb8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009bbc:	e0ad      	b.n	8009d1a <UART_SetConfig+0x2fe>
 8009bbe:	2302      	movs	r3, #2
 8009bc0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009bc4:	e0a9      	b.n	8009d1a <UART_SetConfig+0x2fe>
 8009bc6:	2304      	movs	r3, #4
 8009bc8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009bcc:	e0a5      	b.n	8009d1a <UART_SetConfig+0x2fe>
 8009bce:	2308      	movs	r3, #8
 8009bd0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009bd4:	e0a1      	b.n	8009d1a <UART_SetConfig+0x2fe>
 8009bd6:	2310      	movs	r3, #16
 8009bd8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009bdc:	e09d      	b.n	8009d1a <UART_SetConfig+0x2fe>
 8009bde:	697b      	ldr	r3, [r7, #20]
 8009be0:	681b      	ldr	r3, [r3, #0]
 8009be2:	4a4a      	ldr	r2, [pc, #296]	@ (8009d0c <UART_SetConfig+0x2f0>)
 8009be4:	4293      	cmp	r3, r2
 8009be6:	d125      	bne.n	8009c34 <UART_SetConfig+0x218>
 8009be8:	4b45      	ldr	r3, [pc, #276]	@ (8009d00 <UART_SetConfig+0x2e4>)
 8009bea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009bee:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8009bf2:	2bc0      	cmp	r3, #192	@ 0xc0
 8009bf4:	d016      	beq.n	8009c24 <UART_SetConfig+0x208>
 8009bf6:	2bc0      	cmp	r3, #192	@ 0xc0
 8009bf8:	d818      	bhi.n	8009c2c <UART_SetConfig+0x210>
 8009bfa:	2b80      	cmp	r3, #128	@ 0x80
 8009bfc:	d00a      	beq.n	8009c14 <UART_SetConfig+0x1f8>
 8009bfe:	2b80      	cmp	r3, #128	@ 0x80
 8009c00:	d814      	bhi.n	8009c2c <UART_SetConfig+0x210>
 8009c02:	2b00      	cmp	r3, #0
 8009c04:	d002      	beq.n	8009c0c <UART_SetConfig+0x1f0>
 8009c06:	2b40      	cmp	r3, #64	@ 0x40
 8009c08:	d008      	beq.n	8009c1c <UART_SetConfig+0x200>
 8009c0a:	e00f      	b.n	8009c2c <UART_SetConfig+0x210>
 8009c0c:	2300      	movs	r3, #0
 8009c0e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009c12:	e082      	b.n	8009d1a <UART_SetConfig+0x2fe>
 8009c14:	2302      	movs	r3, #2
 8009c16:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009c1a:	e07e      	b.n	8009d1a <UART_SetConfig+0x2fe>
 8009c1c:	2304      	movs	r3, #4
 8009c1e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009c22:	e07a      	b.n	8009d1a <UART_SetConfig+0x2fe>
 8009c24:	2308      	movs	r3, #8
 8009c26:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009c2a:	e076      	b.n	8009d1a <UART_SetConfig+0x2fe>
 8009c2c:	2310      	movs	r3, #16
 8009c2e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009c32:	e072      	b.n	8009d1a <UART_SetConfig+0x2fe>
 8009c34:	697b      	ldr	r3, [r7, #20]
 8009c36:	681b      	ldr	r3, [r3, #0]
 8009c38:	4a35      	ldr	r2, [pc, #212]	@ (8009d10 <UART_SetConfig+0x2f4>)
 8009c3a:	4293      	cmp	r3, r2
 8009c3c:	d12a      	bne.n	8009c94 <UART_SetConfig+0x278>
 8009c3e:	4b30      	ldr	r3, [pc, #192]	@ (8009d00 <UART_SetConfig+0x2e4>)
 8009c40:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009c44:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009c48:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009c4c:	d01a      	beq.n	8009c84 <UART_SetConfig+0x268>
 8009c4e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009c52:	d81b      	bhi.n	8009c8c <UART_SetConfig+0x270>
 8009c54:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009c58:	d00c      	beq.n	8009c74 <UART_SetConfig+0x258>
 8009c5a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009c5e:	d815      	bhi.n	8009c8c <UART_SetConfig+0x270>
 8009c60:	2b00      	cmp	r3, #0
 8009c62:	d003      	beq.n	8009c6c <UART_SetConfig+0x250>
 8009c64:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009c68:	d008      	beq.n	8009c7c <UART_SetConfig+0x260>
 8009c6a:	e00f      	b.n	8009c8c <UART_SetConfig+0x270>
 8009c6c:	2300      	movs	r3, #0
 8009c6e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009c72:	e052      	b.n	8009d1a <UART_SetConfig+0x2fe>
 8009c74:	2302      	movs	r3, #2
 8009c76:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009c7a:	e04e      	b.n	8009d1a <UART_SetConfig+0x2fe>
 8009c7c:	2304      	movs	r3, #4
 8009c7e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009c82:	e04a      	b.n	8009d1a <UART_SetConfig+0x2fe>
 8009c84:	2308      	movs	r3, #8
 8009c86:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009c8a:	e046      	b.n	8009d1a <UART_SetConfig+0x2fe>
 8009c8c:	2310      	movs	r3, #16
 8009c8e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009c92:	e042      	b.n	8009d1a <UART_SetConfig+0x2fe>
 8009c94:	697b      	ldr	r3, [r7, #20]
 8009c96:	681b      	ldr	r3, [r3, #0]
 8009c98:	4a17      	ldr	r2, [pc, #92]	@ (8009cf8 <UART_SetConfig+0x2dc>)
 8009c9a:	4293      	cmp	r3, r2
 8009c9c:	d13a      	bne.n	8009d14 <UART_SetConfig+0x2f8>
 8009c9e:	4b18      	ldr	r3, [pc, #96]	@ (8009d00 <UART_SetConfig+0x2e4>)
 8009ca0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009ca4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8009ca8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8009cac:	d01a      	beq.n	8009ce4 <UART_SetConfig+0x2c8>
 8009cae:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8009cb2:	d81b      	bhi.n	8009cec <UART_SetConfig+0x2d0>
 8009cb4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009cb8:	d00c      	beq.n	8009cd4 <UART_SetConfig+0x2b8>
 8009cba:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009cbe:	d815      	bhi.n	8009cec <UART_SetConfig+0x2d0>
 8009cc0:	2b00      	cmp	r3, #0
 8009cc2:	d003      	beq.n	8009ccc <UART_SetConfig+0x2b0>
 8009cc4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009cc8:	d008      	beq.n	8009cdc <UART_SetConfig+0x2c0>
 8009cca:	e00f      	b.n	8009cec <UART_SetConfig+0x2d0>
 8009ccc:	2300      	movs	r3, #0
 8009cce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009cd2:	e022      	b.n	8009d1a <UART_SetConfig+0x2fe>
 8009cd4:	2302      	movs	r3, #2
 8009cd6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009cda:	e01e      	b.n	8009d1a <UART_SetConfig+0x2fe>
 8009cdc:	2304      	movs	r3, #4
 8009cde:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009ce2:	e01a      	b.n	8009d1a <UART_SetConfig+0x2fe>
 8009ce4:	2308      	movs	r3, #8
 8009ce6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009cea:	e016      	b.n	8009d1a <UART_SetConfig+0x2fe>
 8009cec:	2310      	movs	r3, #16
 8009cee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009cf2:	e012      	b.n	8009d1a <UART_SetConfig+0x2fe>
 8009cf4:	cfff69f3 	.word	0xcfff69f3
 8009cf8:	40008000 	.word	0x40008000
 8009cfc:	40013800 	.word	0x40013800
 8009d00:	40021000 	.word	0x40021000
 8009d04:	40004400 	.word	0x40004400
 8009d08:	40004800 	.word	0x40004800
 8009d0c:	40004c00 	.word	0x40004c00
 8009d10:	40005000 	.word	0x40005000
 8009d14:	2310      	movs	r3, #16
 8009d16:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8009d1a:	697b      	ldr	r3, [r7, #20]
 8009d1c:	681b      	ldr	r3, [r3, #0]
 8009d1e:	4aae      	ldr	r2, [pc, #696]	@ (8009fd8 <UART_SetConfig+0x5bc>)
 8009d20:	4293      	cmp	r3, r2
 8009d22:	f040 8097 	bne.w	8009e54 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8009d26:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8009d2a:	2b08      	cmp	r3, #8
 8009d2c:	d823      	bhi.n	8009d76 <UART_SetConfig+0x35a>
 8009d2e:	a201      	add	r2, pc, #4	@ (adr r2, 8009d34 <UART_SetConfig+0x318>)
 8009d30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009d34:	08009d59 	.word	0x08009d59
 8009d38:	08009d77 	.word	0x08009d77
 8009d3c:	08009d61 	.word	0x08009d61
 8009d40:	08009d77 	.word	0x08009d77
 8009d44:	08009d67 	.word	0x08009d67
 8009d48:	08009d77 	.word	0x08009d77
 8009d4c:	08009d77 	.word	0x08009d77
 8009d50:	08009d77 	.word	0x08009d77
 8009d54:	08009d6f 	.word	0x08009d6f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009d58:	f7fc fe04 	bl	8006964 <HAL_RCC_GetPCLK1Freq>
 8009d5c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009d5e:	e010      	b.n	8009d82 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009d60:	4b9e      	ldr	r3, [pc, #632]	@ (8009fdc <UART_SetConfig+0x5c0>)
 8009d62:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009d64:	e00d      	b.n	8009d82 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009d66:	f7fc fd8f 	bl	8006888 <HAL_RCC_GetSysClockFreq>
 8009d6a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009d6c:	e009      	b.n	8009d82 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009d6e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009d72:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009d74:	e005      	b.n	8009d82 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8009d76:	2300      	movs	r3, #0
 8009d78:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8009d7a:	2301      	movs	r3, #1
 8009d7c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8009d80:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8009d82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d84:	2b00      	cmp	r3, #0
 8009d86:	f000 8130 	beq.w	8009fea <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8009d8a:	697b      	ldr	r3, [r7, #20]
 8009d8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009d8e:	4a94      	ldr	r2, [pc, #592]	@ (8009fe0 <UART_SetConfig+0x5c4>)
 8009d90:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009d94:	461a      	mov	r2, r3
 8009d96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d98:	fbb3 f3f2 	udiv	r3, r3, r2
 8009d9c:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009d9e:	697b      	ldr	r3, [r7, #20]
 8009da0:	685a      	ldr	r2, [r3, #4]
 8009da2:	4613      	mov	r3, r2
 8009da4:	005b      	lsls	r3, r3, #1
 8009da6:	4413      	add	r3, r2
 8009da8:	69ba      	ldr	r2, [r7, #24]
 8009daa:	429a      	cmp	r2, r3
 8009dac:	d305      	bcc.n	8009dba <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8009dae:	697b      	ldr	r3, [r7, #20]
 8009db0:	685b      	ldr	r3, [r3, #4]
 8009db2:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009db4:	69ba      	ldr	r2, [r7, #24]
 8009db6:	429a      	cmp	r2, r3
 8009db8:	d903      	bls.n	8009dc2 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8009dba:	2301      	movs	r3, #1
 8009dbc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8009dc0:	e113      	b.n	8009fea <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009dc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009dc4:	2200      	movs	r2, #0
 8009dc6:	60bb      	str	r3, [r7, #8]
 8009dc8:	60fa      	str	r2, [r7, #12]
 8009dca:	697b      	ldr	r3, [r7, #20]
 8009dcc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009dce:	4a84      	ldr	r2, [pc, #528]	@ (8009fe0 <UART_SetConfig+0x5c4>)
 8009dd0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009dd4:	b29b      	uxth	r3, r3
 8009dd6:	2200      	movs	r2, #0
 8009dd8:	603b      	str	r3, [r7, #0]
 8009dda:	607a      	str	r2, [r7, #4]
 8009ddc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009de0:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8009de4:	f7f6 ff78 	bl	8000cd8 <__aeabi_uldivmod>
 8009de8:	4602      	mov	r2, r0
 8009dea:	460b      	mov	r3, r1
 8009dec:	4610      	mov	r0, r2
 8009dee:	4619      	mov	r1, r3
 8009df0:	f04f 0200 	mov.w	r2, #0
 8009df4:	f04f 0300 	mov.w	r3, #0
 8009df8:	020b      	lsls	r3, r1, #8
 8009dfa:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8009dfe:	0202      	lsls	r2, r0, #8
 8009e00:	6979      	ldr	r1, [r7, #20]
 8009e02:	6849      	ldr	r1, [r1, #4]
 8009e04:	0849      	lsrs	r1, r1, #1
 8009e06:	2000      	movs	r0, #0
 8009e08:	460c      	mov	r4, r1
 8009e0a:	4605      	mov	r5, r0
 8009e0c:	eb12 0804 	adds.w	r8, r2, r4
 8009e10:	eb43 0905 	adc.w	r9, r3, r5
 8009e14:	697b      	ldr	r3, [r7, #20]
 8009e16:	685b      	ldr	r3, [r3, #4]
 8009e18:	2200      	movs	r2, #0
 8009e1a:	469a      	mov	sl, r3
 8009e1c:	4693      	mov	fp, r2
 8009e1e:	4652      	mov	r2, sl
 8009e20:	465b      	mov	r3, fp
 8009e22:	4640      	mov	r0, r8
 8009e24:	4649      	mov	r1, r9
 8009e26:	f7f6 ff57 	bl	8000cd8 <__aeabi_uldivmod>
 8009e2a:	4602      	mov	r2, r0
 8009e2c:	460b      	mov	r3, r1
 8009e2e:	4613      	mov	r3, r2
 8009e30:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8009e32:	6a3b      	ldr	r3, [r7, #32]
 8009e34:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009e38:	d308      	bcc.n	8009e4c <UART_SetConfig+0x430>
 8009e3a:	6a3b      	ldr	r3, [r7, #32]
 8009e3c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009e40:	d204      	bcs.n	8009e4c <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8009e42:	697b      	ldr	r3, [r7, #20]
 8009e44:	681b      	ldr	r3, [r3, #0]
 8009e46:	6a3a      	ldr	r2, [r7, #32]
 8009e48:	60da      	str	r2, [r3, #12]
 8009e4a:	e0ce      	b.n	8009fea <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8009e4c:	2301      	movs	r3, #1
 8009e4e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8009e52:	e0ca      	b.n	8009fea <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009e54:	697b      	ldr	r3, [r7, #20]
 8009e56:	69db      	ldr	r3, [r3, #28]
 8009e58:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009e5c:	d166      	bne.n	8009f2c <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8009e5e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8009e62:	2b08      	cmp	r3, #8
 8009e64:	d827      	bhi.n	8009eb6 <UART_SetConfig+0x49a>
 8009e66:	a201      	add	r2, pc, #4	@ (adr r2, 8009e6c <UART_SetConfig+0x450>)
 8009e68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009e6c:	08009e91 	.word	0x08009e91
 8009e70:	08009e99 	.word	0x08009e99
 8009e74:	08009ea1 	.word	0x08009ea1
 8009e78:	08009eb7 	.word	0x08009eb7
 8009e7c:	08009ea7 	.word	0x08009ea7
 8009e80:	08009eb7 	.word	0x08009eb7
 8009e84:	08009eb7 	.word	0x08009eb7
 8009e88:	08009eb7 	.word	0x08009eb7
 8009e8c:	08009eaf 	.word	0x08009eaf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009e90:	f7fc fd68 	bl	8006964 <HAL_RCC_GetPCLK1Freq>
 8009e94:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009e96:	e014      	b.n	8009ec2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009e98:	f7fc fd7a 	bl	8006990 <HAL_RCC_GetPCLK2Freq>
 8009e9c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009e9e:	e010      	b.n	8009ec2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009ea0:	4b4e      	ldr	r3, [pc, #312]	@ (8009fdc <UART_SetConfig+0x5c0>)
 8009ea2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009ea4:	e00d      	b.n	8009ec2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009ea6:	f7fc fcef 	bl	8006888 <HAL_RCC_GetSysClockFreq>
 8009eaa:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009eac:	e009      	b.n	8009ec2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009eae:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009eb2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009eb4:	e005      	b.n	8009ec2 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8009eb6:	2300      	movs	r3, #0
 8009eb8:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8009eba:	2301      	movs	r3, #1
 8009ebc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8009ec0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8009ec2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ec4:	2b00      	cmp	r3, #0
 8009ec6:	f000 8090 	beq.w	8009fea <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009eca:	697b      	ldr	r3, [r7, #20]
 8009ecc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009ece:	4a44      	ldr	r2, [pc, #272]	@ (8009fe0 <UART_SetConfig+0x5c4>)
 8009ed0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009ed4:	461a      	mov	r2, r3
 8009ed6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ed8:	fbb3 f3f2 	udiv	r3, r3, r2
 8009edc:	005a      	lsls	r2, r3, #1
 8009ede:	697b      	ldr	r3, [r7, #20]
 8009ee0:	685b      	ldr	r3, [r3, #4]
 8009ee2:	085b      	lsrs	r3, r3, #1
 8009ee4:	441a      	add	r2, r3
 8009ee6:	697b      	ldr	r3, [r7, #20]
 8009ee8:	685b      	ldr	r3, [r3, #4]
 8009eea:	fbb2 f3f3 	udiv	r3, r2, r3
 8009eee:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009ef0:	6a3b      	ldr	r3, [r7, #32]
 8009ef2:	2b0f      	cmp	r3, #15
 8009ef4:	d916      	bls.n	8009f24 <UART_SetConfig+0x508>
 8009ef6:	6a3b      	ldr	r3, [r7, #32]
 8009ef8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009efc:	d212      	bcs.n	8009f24 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009efe:	6a3b      	ldr	r3, [r7, #32]
 8009f00:	b29b      	uxth	r3, r3
 8009f02:	f023 030f 	bic.w	r3, r3, #15
 8009f06:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009f08:	6a3b      	ldr	r3, [r7, #32]
 8009f0a:	085b      	lsrs	r3, r3, #1
 8009f0c:	b29b      	uxth	r3, r3
 8009f0e:	f003 0307 	and.w	r3, r3, #7
 8009f12:	b29a      	uxth	r2, r3
 8009f14:	8bfb      	ldrh	r3, [r7, #30]
 8009f16:	4313      	orrs	r3, r2
 8009f18:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8009f1a:	697b      	ldr	r3, [r7, #20]
 8009f1c:	681b      	ldr	r3, [r3, #0]
 8009f1e:	8bfa      	ldrh	r2, [r7, #30]
 8009f20:	60da      	str	r2, [r3, #12]
 8009f22:	e062      	b.n	8009fea <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8009f24:	2301      	movs	r3, #1
 8009f26:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8009f2a:	e05e      	b.n	8009fea <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8009f2c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8009f30:	2b08      	cmp	r3, #8
 8009f32:	d828      	bhi.n	8009f86 <UART_SetConfig+0x56a>
 8009f34:	a201      	add	r2, pc, #4	@ (adr r2, 8009f3c <UART_SetConfig+0x520>)
 8009f36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009f3a:	bf00      	nop
 8009f3c:	08009f61 	.word	0x08009f61
 8009f40:	08009f69 	.word	0x08009f69
 8009f44:	08009f71 	.word	0x08009f71
 8009f48:	08009f87 	.word	0x08009f87
 8009f4c:	08009f77 	.word	0x08009f77
 8009f50:	08009f87 	.word	0x08009f87
 8009f54:	08009f87 	.word	0x08009f87
 8009f58:	08009f87 	.word	0x08009f87
 8009f5c:	08009f7f 	.word	0x08009f7f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009f60:	f7fc fd00 	bl	8006964 <HAL_RCC_GetPCLK1Freq>
 8009f64:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009f66:	e014      	b.n	8009f92 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009f68:	f7fc fd12 	bl	8006990 <HAL_RCC_GetPCLK2Freq>
 8009f6c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009f6e:	e010      	b.n	8009f92 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009f70:	4b1a      	ldr	r3, [pc, #104]	@ (8009fdc <UART_SetConfig+0x5c0>)
 8009f72:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009f74:	e00d      	b.n	8009f92 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009f76:	f7fc fc87 	bl	8006888 <HAL_RCC_GetSysClockFreq>
 8009f7a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009f7c:	e009      	b.n	8009f92 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009f7e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009f82:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009f84:	e005      	b.n	8009f92 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8009f86:	2300      	movs	r3, #0
 8009f88:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8009f8a:	2301      	movs	r3, #1
 8009f8c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8009f90:	bf00      	nop
    }

    if (pclk != 0U)
 8009f92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f94:	2b00      	cmp	r3, #0
 8009f96:	d028      	beq.n	8009fea <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009f98:	697b      	ldr	r3, [r7, #20]
 8009f9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009f9c:	4a10      	ldr	r2, [pc, #64]	@ (8009fe0 <UART_SetConfig+0x5c4>)
 8009f9e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009fa2:	461a      	mov	r2, r3
 8009fa4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009fa6:	fbb3 f2f2 	udiv	r2, r3, r2
 8009faa:	697b      	ldr	r3, [r7, #20]
 8009fac:	685b      	ldr	r3, [r3, #4]
 8009fae:	085b      	lsrs	r3, r3, #1
 8009fb0:	441a      	add	r2, r3
 8009fb2:	697b      	ldr	r3, [r7, #20]
 8009fb4:	685b      	ldr	r3, [r3, #4]
 8009fb6:	fbb2 f3f3 	udiv	r3, r2, r3
 8009fba:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009fbc:	6a3b      	ldr	r3, [r7, #32]
 8009fbe:	2b0f      	cmp	r3, #15
 8009fc0:	d910      	bls.n	8009fe4 <UART_SetConfig+0x5c8>
 8009fc2:	6a3b      	ldr	r3, [r7, #32]
 8009fc4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009fc8:	d20c      	bcs.n	8009fe4 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8009fca:	6a3b      	ldr	r3, [r7, #32]
 8009fcc:	b29a      	uxth	r2, r3
 8009fce:	697b      	ldr	r3, [r7, #20]
 8009fd0:	681b      	ldr	r3, [r3, #0]
 8009fd2:	60da      	str	r2, [r3, #12]
 8009fd4:	e009      	b.n	8009fea <UART_SetConfig+0x5ce>
 8009fd6:	bf00      	nop
 8009fd8:	40008000 	.word	0x40008000
 8009fdc:	00f42400 	.word	0x00f42400
 8009fe0:	08016f6c 	.word	0x08016f6c
      }
      else
      {
        ret = HAL_ERROR;
 8009fe4:	2301      	movs	r3, #1
 8009fe6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8009fea:	697b      	ldr	r3, [r7, #20]
 8009fec:	2201      	movs	r2, #1
 8009fee:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8009ff2:	697b      	ldr	r3, [r7, #20]
 8009ff4:	2201      	movs	r2, #1
 8009ff6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009ffa:	697b      	ldr	r3, [r7, #20]
 8009ffc:	2200      	movs	r2, #0
 8009ffe:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800a000:	697b      	ldr	r3, [r7, #20]
 800a002:	2200      	movs	r2, #0
 800a004:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800a006:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800a00a:	4618      	mov	r0, r3
 800a00c:	3730      	adds	r7, #48	@ 0x30
 800a00e:	46bd      	mov	sp, r7
 800a010:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800a014 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800a014:	b480      	push	{r7}
 800a016:	b083      	sub	sp, #12
 800a018:	af00      	add	r7, sp, #0
 800a01a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a020:	f003 0308 	and.w	r3, r3, #8
 800a024:	2b00      	cmp	r3, #0
 800a026:	d00a      	beq.n	800a03e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	681b      	ldr	r3, [r3, #0]
 800a02c:	685b      	ldr	r3, [r3, #4]
 800a02e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800a032:	687b      	ldr	r3, [r7, #4]
 800a034:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a036:	687b      	ldr	r3, [r7, #4]
 800a038:	681b      	ldr	r3, [r3, #0]
 800a03a:	430a      	orrs	r2, r1
 800a03c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a03e:	687b      	ldr	r3, [r7, #4]
 800a040:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a042:	f003 0301 	and.w	r3, r3, #1
 800a046:	2b00      	cmp	r3, #0
 800a048:	d00a      	beq.n	800a060 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	681b      	ldr	r3, [r3, #0]
 800a04e:	685b      	ldr	r3, [r3, #4]
 800a050:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a058:	687b      	ldr	r3, [r7, #4]
 800a05a:	681b      	ldr	r3, [r3, #0]
 800a05c:	430a      	orrs	r2, r1
 800a05e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800a060:	687b      	ldr	r3, [r7, #4]
 800a062:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a064:	f003 0302 	and.w	r3, r3, #2
 800a068:	2b00      	cmp	r3, #0
 800a06a:	d00a      	beq.n	800a082 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800a06c:	687b      	ldr	r3, [r7, #4]
 800a06e:	681b      	ldr	r3, [r3, #0]
 800a070:	685b      	ldr	r3, [r3, #4]
 800a072:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800a076:	687b      	ldr	r3, [r7, #4]
 800a078:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a07a:	687b      	ldr	r3, [r7, #4]
 800a07c:	681b      	ldr	r3, [r3, #0]
 800a07e:	430a      	orrs	r2, r1
 800a080:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800a082:	687b      	ldr	r3, [r7, #4]
 800a084:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a086:	f003 0304 	and.w	r3, r3, #4
 800a08a:	2b00      	cmp	r3, #0
 800a08c:	d00a      	beq.n	800a0a4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800a08e:	687b      	ldr	r3, [r7, #4]
 800a090:	681b      	ldr	r3, [r3, #0]
 800a092:	685b      	ldr	r3, [r3, #4]
 800a094:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	681b      	ldr	r3, [r3, #0]
 800a0a0:	430a      	orrs	r2, r1
 800a0a2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a0a8:	f003 0310 	and.w	r3, r3, #16
 800a0ac:	2b00      	cmp	r3, #0
 800a0ae:	d00a      	beq.n	800a0c6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800a0b0:	687b      	ldr	r3, [r7, #4]
 800a0b2:	681b      	ldr	r3, [r3, #0]
 800a0b4:	689b      	ldr	r3, [r3, #8]
 800a0b6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800a0ba:	687b      	ldr	r3, [r7, #4]
 800a0bc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a0be:	687b      	ldr	r3, [r7, #4]
 800a0c0:	681b      	ldr	r3, [r3, #0]
 800a0c2:	430a      	orrs	r2, r1
 800a0c4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a0ca:	f003 0320 	and.w	r3, r3, #32
 800a0ce:	2b00      	cmp	r3, #0
 800a0d0:	d00a      	beq.n	800a0e8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800a0d2:	687b      	ldr	r3, [r7, #4]
 800a0d4:	681b      	ldr	r3, [r3, #0]
 800a0d6:	689b      	ldr	r3, [r3, #8]
 800a0d8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800a0dc:	687b      	ldr	r3, [r7, #4]
 800a0de:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800a0e0:	687b      	ldr	r3, [r7, #4]
 800a0e2:	681b      	ldr	r3, [r3, #0]
 800a0e4:	430a      	orrs	r2, r1
 800a0e6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a0ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a0f0:	2b00      	cmp	r3, #0
 800a0f2:	d01a      	beq.n	800a12a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800a0f4:	687b      	ldr	r3, [r7, #4]
 800a0f6:	681b      	ldr	r3, [r3, #0]
 800a0f8:	685b      	ldr	r3, [r3, #4]
 800a0fa:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800a0fe:	687b      	ldr	r3, [r7, #4]
 800a100:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	681b      	ldr	r3, [r3, #0]
 800a106:	430a      	orrs	r2, r1
 800a108:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800a10a:	687b      	ldr	r3, [r7, #4]
 800a10c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a10e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a112:	d10a      	bne.n	800a12a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	681b      	ldr	r3, [r3, #0]
 800a118:	685b      	ldr	r3, [r3, #4]
 800a11a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800a122:	687b      	ldr	r3, [r7, #4]
 800a124:	681b      	ldr	r3, [r3, #0]
 800a126:	430a      	orrs	r2, r1
 800a128:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800a12a:	687b      	ldr	r3, [r7, #4]
 800a12c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a12e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a132:	2b00      	cmp	r3, #0
 800a134:	d00a      	beq.n	800a14c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800a136:	687b      	ldr	r3, [r7, #4]
 800a138:	681b      	ldr	r3, [r3, #0]
 800a13a:	685b      	ldr	r3, [r3, #4]
 800a13c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800a140:	687b      	ldr	r3, [r7, #4]
 800a142:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800a144:	687b      	ldr	r3, [r7, #4]
 800a146:	681b      	ldr	r3, [r3, #0]
 800a148:	430a      	orrs	r2, r1
 800a14a:	605a      	str	r2, [r3, #4]
  }
}
 800a14c:	bf00      	nop
 800a14e:	370c      	adds	r7, #12
 800a150:	46bd      	mov	sp, r7
 800a152:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a156:	4770      	bx	lr

0800a158 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800a158:	b580      	push	{r7, lr}
 800a15a:	b098      	sub	sp, #96	@ 0x60
 800a15c:	af02      	add	r7, sp, #8
 800a15e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	2200      	movs	r2, #0
 800a164:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800a168:	f7fa f946 	bl	80043f8 <HAL_GetTick>
 800a16c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800a16e:	687b      	ldr	r3, [r7, #4]
 800a170:	681b      	ldr	r3, [r3, #0]
 800a172:	681b      	ldr	r3, [r3, #0]
 800a174:	f003 0308 	and.w	r3, r3, #8
 800a178:	2b08      	cmp	r3, #8
 800a17a:	d12f      	bne.n	800a1dc <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a17c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800a180:	9300      	str	r3, [sp, #0]
 800a182:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a184:	2200      	movs	r2, #0
 800a186:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800a18a:	6878      	ldr	r0, [r7, #4]
 800a18c:	f000 f88e 	bl	800a2ac <UART_WaitOnFlagUntilTimeout>
 800a190:	4603      	mov	r3, r0
 800a192:	2b00      	cmp	r3, #0
 800a194:	d022      	beq.n	800a1dc <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800a196:	687b      	ldr	r3, [r7, #4]
 800a198:	681b      	ldr	r3, [r3, #0]
 800a19a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a19c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a19e:	e853 3f00 	ldrex	r3, [r3]
 800a1a2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a1a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a1a6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a1aa:	653b      	str	r3, [r7, #80]	@ 0x50
 800a1ac:	687b      	ldr	r3, [r7, #4]
 800a1ae:	681b      	ldr	r3, [r3, #0]
 800a1b0:	461a      	mov	r2, r3
 800a1b2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a1b4:	647b      	str	r3, [r7, #68]	@ 0x44
 800a1b6:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a1b8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a1ba:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a1bc:	e841 2300 	strex	r3, r2, [r1]
 800a1c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a1c2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a1c4:	2b00      	cmp	r3, #0
 800a1c6:	d1e6      	bne.n	800a196 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800a1c8:	687b      	ldr	r3, [r7, #4]
 800a1ca:	2220      	movs	r2, #32
 800a1cc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800a1d0:	687b      	ldr	r3, [r7, #4]
 800a1d2:	2200      	movs	r2, #0
 800a1d4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a1d8:	2303      	movs	r3, #3
 800a1da:	e063      	b.n	800a2a4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	681b      	ldr	r3, [r3, #0]
 800a1e0:	681b      	ldr	r3, [r3, #0]
 800a1e2:	f003 0304 	and.w	r3, r3, #4
 800a1e6:	2b04      	cmp	r3, #4
 800a1e8:	d149      	bne.n	800a27e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a1ea:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800a1ee:	9300      	str	r3, [sp, #0]
 800a1f0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a1f2:	2200      	movs	r2, #0
 800a1f4:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800a1f8:	6878      	ldr	r0, [r7, #4]
 800a1fa:	f000 f857 	bl	800a2ac <UART_WaitOnFlagUntilTimeout>
 800a1fe:	4603      	mov	r3, r0
 800a200:	2b00      	cmp	r3, #0
 800a202:	d03c      	beq.n	800a27e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a204:	687b      	ldr	r3, [r7, #4]
 800a206:	681b      	ldr	r3, [r3, #0]
 800a208:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a20a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a20c:	e853 3f00 	ldrex	r3, [r3]
 800a210:	623b      	str	r3, [r7, #32]
   return(result);
 800a212:	6a3b      	ldr	r3, [r7, #32]
 800a214:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a218:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	681b      	ldr	r3, [r3, #0]
 800a21e:	461a      	mov	r2, r3
 800a220:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a222:	633b      	str	r3, [r7, #48]	@ 0x30
 800a224:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a226:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a228:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a22a:	e841 2300 	strex	r3, r2, [r1]
 800a22e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a230:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a232:	2b00      	cmp	r3, #0
 800a234:	d1e6      	bne.n	800a204 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a236:	687b      	ldr	r3, [r7, #4]
 800a238:	681b      	ldr	r3, [r3, #0]
 800a23a:	3308      	adds	r3, #8
 800a23c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a23e:	693b      	ldr	r3, [r7, #16]
 800a240:	e853 3f00 	ldrex	r3, [r3]
 800a244:	60fb      	str	r3, [r7, #12]
   return(result);
 800a246:	68fb      	ldr	r3, [r7, #12]
 800a248:	f023 0301 	bic.w	r3, r3, #1
 800a24c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a24e:	687b      	ldr	r3, [r7, #4]
 800a250:	681b      	ldr	r3, [r3, #0]
 800a252:	3308      	adds	r3, #8
 800a254:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a256:	61fa      	str	r2, [r7, #28]
 800a258:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a25a:	69b9      	ldr	r1, [r7, #24]
 800a25c:	69fa      	ldr	r2, [r7, #28]
 800a25e:	e841 2300 	strex	r3, r2, [r1]
 800a262:	617b      	str	r3, [r7, #20]
   return(result);
 800a264:	697b      	ldr	r3, [r7, #20]
 800a266:	2b00      	cmp	r3, #0
 800a268:	d1e5      	bne.n	800a236 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800a26a:	687b      	ldr	r3, [r7, #4]
 800a26c:	2220      	movs	r2, #32
 800a26e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800a272:	687b      	ldr	r3, [r7, #4]
 800a274:	2200      	movs	r2, #0
 800a276:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a27a:	2303      	movs	r3, #3
 800a27c:	e012      	b.n	800a2a4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800a27e:	687b      	ldr	r3, [r7, #4]
 800a280:	2220      	movs	r2, #32
 800a282:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800a286:	687b      	ldr	r3, [r7, #4]
 800a288:	2220      	movs	r2, #32
 800a28a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a28e:	687b      	ldr	r3, [r7, #4]
 800a290:	2200      	movs	r2, #0
 800a292:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a294:	687b      	ldr	r3, [r7, #4]
 800a296:	2200      	movs	r2, #0
 800a298:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800a29a:	687b      	ldr	r3, [r7, #4]
 800a29c:	2200      	movs	r2, #0
 800a29e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a2a2:	2300      	movs	r3, #0
}
 800a2a4:	4618      	mov	r0, r3
 800a2a6:	3758      	adds	r7, #88	@ 0x58
 800a2a8:	46bd      	mov	sp, r7
 800a2aa:	bd80      	pop	{r7, pc}

0800a2ac <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800a2ac:	b580      	push	{r7, lr}
 800a2ae:	b084      	sub	sp, #16
 800a2b0:	af00      	add	r7, sp, #0
 800a2b2:	60f8      	str	r0, [r7, #12]
 800a2b4:	60b9      	str	r1, [r7, #8]
 800a2b6:	603b      	str	r3, [r7, #0]
 800a2b8:	4613      	mov	r3, r2
 800a2ba:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a2bc:	e04f      	b.n	800a35e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a2be:	69bb      	ldr	r3, [r7, #24]
 800a2c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a2c4:	d04b      	beq.n	800a35e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a2c6:	f7fa f897 	bl	80043f8 <HAL_GetTick>
 800a2ca:	4602      	mov	r2, r0
 800a2cc:	683b      	ldr	r3, [r7, #0]
 800a2ce:	1ad3      	subs	r3, r2, r3
 800a2d0:	69ba      	ldr	r2, [r7, #24]
 800a2d2:	429a      	cmp	r2, r3
 800a2d4:	d302      	bcc.n	800a2dc <UART_WaitOnFlagUntilTimeout+0x30>
 800a2d6:	69bb      	ldr	r3, [r7, #24]
 800a2d8:	2b00      	cmp	r3, #0
 800a2da:	d101      	bne.n	800a2e0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800a2dc:	2303      	movs	r3, #3
 800a2de:	e04e      	b.n	800a37e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800a2e0:	68fb      	ldr	r3, [r7, #12]
 800a2e2:	681b      	ldr	r3, [r3, #0]
 800a2e4:	681b      	ldr	r3, [r3, #0]
 800a2e6:	f003 0304 	and.w	r3, r3, #4
 800a2ea:	2b00      	cmp	r3, #0
 800a2ec:	d037      	beq.n	800a35e <UART_WaitOnFlagUntilTimeout+0xb2>
 800a2ee:	68bb      	ldr	r3, [r7, #8]
 800a2f0:	2b80      	cmp	r3, #128	@ 0x80
 800a2f2:	d034      	beq.n	800a35e <UART_WaitOnFlagUntilTimeout+0xb2>
 800a2f4:	68bb      	ldr	r3, [r7, #8]
 800a2f6:	2b40      	cmp	r3, #64	@ 0x40
 800a2f8:	d031      	beq.n	800a35e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800a2fa:	68fb      	ldr	r3, [r7, #12]
 800a2fc:	681b      	ldr	r3, [r3, #0]
 800a2fe:	69db      	ldr	r3, [r3, #28]
 800a300:	f003 0308 	and.w	r3, r3, #8
 800a304:	2b08      	cmp	r3, #8
 800a306:	d110      	bne.n	800a32a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a308:	68fb      	ldr	r3, [r7, #12]
 800a30a:	681b      	ldr	r3, [r3, #0]
 800a30c:	2208      	movs	r2, #8
 800a30e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a310:	68f8      	ldr	r0, [r7, #12]
 800a312:	f000 f95b 	bl	800a5cc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800a316:	68fb      	ldr	r3, [r7, #12]
 800a318:	2208      	movs	r2, #8
 800a31a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a31e:	68fb      	ldr	r3, [r7, #12]
 800a320:	2200      	movs	r2, #0
 800a322:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800a326:	2301      	movs	r3, #1
 800a328:	e029      	b.n	800a37e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a32a:	68fb      	ldr	r3, [r7, #12]
 800a32c:	681b      	ldr	r3, [r3, #0]
 800a32e:	69db      	ldr	r3, [r3, #28]
 800a330:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a334:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a338:	d111      	bne.n	800a35e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a33a:	68fb      	ldr	r3, [r7, #12]
 800a33c:	681b      	ldr	r3, [r3, #0]
 800a33e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800a342:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a344:	68f8      	ldr	r0, [r7, #12]
 800a346:	f000 f941 	bl	800a5cc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800a34a:	68fb      	ldr	r3, [r7, #12]
 800a34c:	2220      	movs	r2, #32
 800a34e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a352:	68fb      	ldr	r3, [r7, #12]
 800a354:	2200      	movs	r2, #0
 800a356:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800a35a:	2303      	movs	r3, #3
 800a35c:	e00f      	b.n	800a37e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a35e:	68fb      	ldr	r3, [r7, #12]
 800a360:	681b      	ldr	r3, [r3, #0]
 800a362:	69da      	ldr	r2, [r3, #28]
 800a364:	68bb      	ldr	r3, [r7, #8]
 800a366:	4013      	ands	r3, r2
 800a368:	68ba      	ldr	r2, [r7, #8]
 800a36a:	429a      	cmp	r2, r3
 800a36c:	bf0c      	ite	eq
 800a36e:	2301      	moveq	r3, #1
 800a370:	2300      	movne	r3, #0
 800a372:	b2db      	uxtb	r3, r3
 800a374:	461a      	mov	r2, r3
 800a376:	79fb      	ldrb	r3, [r7, #7]
 800a378:	429a      	cmp	r2, r3
 800a37a:	d0a0      	beq.n	800a2be <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a37c:	2300      	movs	r3, #0
}
 800a37e:	4618      	mov	r0, r3
 800a380:	3710      	adds	r7, #16
 800a382:	46bd      	mov	sp, r7
 800a384:	bd80      	pop	{r7, pc}
	...

0800a388 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a388:	b480      	push	{r7}
 800a38a:	b0a3      	sub	sp, #140	@ 0x8c
 800a38c:	af00      	add	r7, sp, #0
 800a38e:	60f8      	str	r0, [r7, #12]
 800a390:	60b9      	str	r1, [r7, #8]
 800a392:	4613      	mov	r3, r2
 800a394:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800a396:	68fb      	ldr	r3, [r7, #12]
 800a398:	68ba      	ldr	r2, [r7, #8]
 800a39a:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 800a39c:	68fb      	ldr	r3, [r7, #12]
 800a39e:	88fa      	ldrh	r2, [r7, #6]
 800a3a0:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 800a3a4:	68fb      	ldr	r3, [r7, #12]
 800a3a6:	88fa      	ldrh	r2, [r7, #6]
 800a3a8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 800a3ac:	68fb      	ldr	r3, [r7, #12]
 800a3ae:	2200      	movs	r2, #0
 800a3b0:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800a3b2:	68fb      	ldr	r3, [r7, #12]
 800a3b4:	689b      	ldr	r3, [r3, #8]
 800a3b6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a3ba:	d10e      	bne.n	800a3da <UART_Start_Receive_IT+0x52>
 800a3bc:	68fb      	ldr	r3, [r7, #12]
 800a3be:	691b      	ldr	r3, [r3, #16]
 800a3c0:	2b00      	cmp	r3, #0
 800a3c2:	d105      	bne.n	800a3d0 <UART_Start_Receive_IT+0x48>
 800a3c4:	68fb      	ldr	r3, [r7, #12]
 800a3c6:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800a3ca:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800a3ce:	e02d      	b.n	800a42c <UART_Start_Receive_IT+0xa4>
 800a3d0:	68fb      	ldr	r3, [r7, #12]
 800a3d2:	22ff      	movs	r2, #255	@ 0xff
 800a3d4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800a3d8:	e028      	b.n	800a42c <UART_Start_Receive_IT+0xa4>
 800a3da:	68fb      	ldr	r3, [r7, #12]
 800a3dc:	689b      	ldr	r3, [r3, #8]
 800a3de:	2b00      	cmp	r3, #0
 800a3e0:	d10d      	bne.n	800a3fe <UART_Start_Receive_IT+0x76>
 800a3e2:	68fb      	ldr	r3, [r7, #12]
 800a3e4:	691b      	ldr	r3, [r3, #16]
 800a3e6:	2b00      	cmp	r3, #0
 800a3e8:	d104      	bne.n	800a3f4 <UART_Start_Receive_IT+0x6c>
 800a3ea:	68fb      	ldr	r3, [r7, #12]
 800a3ec:	22ff      	movs	r2, #255	@ 0xff
 800a3ee:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800a3f2:	e01b      	b.n	800a42c <UART_Start_Receive_IT+0xa4>
 800a3f4:	68fb      	ldr	r3, [r7, #12]
 800a3f6:	227f      	movs	r2, #127	@ 0x7f
 800a3f8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800a3fc:	e016      	b.n	800a42c <UART_Start_Receive_IT+0xa4>
 800a3fe:	68fb      	ldr	r3, [r7, #12]
 800a400:	689b      	ldr	r3, [r3, #8]
 800a402:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a406:	d10d      	bne.n	800a424 <UART_Start_Receive_IT+0x9c>
 800a408:	68fb      	ldr	r3, [r7, #12]
 800a40a:	691b      	ldr	r3, [r3, #16]
 800a40c:	2b00      	cmp	r3, #0
 800a40e:	d104      	bne.n	800a41a <UART_Start_Receive_IT+0x92>
 800a410:	68fb      	ldr	r3, [r7, #12]
 800a412:	227f      	movs	r2, #127	@ 0x7f
 800a414:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800a418:	e008      	b.n	800a42c <UART_Start_Receive_IT+0xa4>
 800a41a:	68fb      	ldr	r3, [r7, #12]
 800a41c:	223f      	movs	r2, #63	@ 0x3f
 800a41e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800a422:	e003      	b.n	800a42c <UART_Start_Receive_IT+0xa4>
 800a424:	68fb      	ldr	r3, [r7, #12]
 800a426:	2200      	movs	r2, #0
 800a428:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a42c:	68fb      	ldr	r3, [r7, #12]
 800a42e:	2200      	movs	r2, #0
 800a430:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800a434:	68fb      	ldr	r3, [r7, #12]
 800a436:	2222      	movs	r2, #34	@ 0x22
 800a438:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a43c:	68fb      	ldr	r3, [r7, #12]
 800a43e:	681b      	ldr	r3, [r3, #0]
 800a440:	3308      	adds	r3, #8
 800a442:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a444:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a446:	e853 3f00 	ldrex	r3, [r3]
 800a44a:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800a44c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a44e:	f043 0301 	orr.w	r3, r3, #1
 800a452:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800a456:	68fb      	ldr	r3, [r7, #12]
 800a458:	681b      	ldr	r3, [r3, #0]
 800a45a:	3308      	adds	r3, #8
 800a45c:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800a460:	673a      	str	r2, [r7, #112]	@ 0x70
 800a462:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a464:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800a466:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800a468:	e841 2300 	strex	r3, r2, [r1]
 800a46c:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 800a46e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800a470:	2b00      	cmp	r3, #0
 800a472:	d1e3      	bne.n	800a43c <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800a474:	68fb      	ldr	r3, [r7, #12]
 800a476:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a478:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a47c:	d14f      	bne.n	800a51e <UART_Start_Receive_IT+0x196>
 800a47e:	68fb      	ldr	r3, [r7, #12]
 800a480:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800a484:	88fa      	ldrh	r2, [r7, #6]
 800a486:	429a      	cmp	r2, r3
 800a488:	d349      	bcc.n	800a51e <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a48a:	68fb      	ldr	r3, [r7, #12]
 800a48c:	689b      	ldr	r3, [r3, #8]
 800a48e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a492:	d107      	bne.n	800a4a4 <UART_Start_Receive_IT+0x11c>
 800a494:	68fb      	ldr	r3, [r7, #12]
 800a496:	691b      	ldr	r3, [r3, #16]
 800a498:	2b00      	cmp	r3, #0
 800a49a:	d103      	bne.n	800a4a4 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 800a49c:	68fb      	ldr	r3, [r7, #12]
 800a49e:	4a47      	ldr	r2, [pc, #284]	@ (800a5bc <UART_Start_Receive_IT+0x234>)
 800a4a0:	675a      	str	r2, [r3, #116]	@ 0x74
 800a4a2:	e002      	b.n	800a4aa <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 800a4a4:	68fb      	ldr	r3, [r7, #12]
 800a4a6:	4a46      	ldr	r2, [pc, #280]	@ (800a5c0 <UART_Start_Receive_IT+0x238>)
 800a4a8:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800a4aa:	68fb      	ldr	r3, [r7, #12]
 800a4ac:	691b      	ldr	r3, [r3, #16]
 800a4ae:	2b00      	cmp	r3, #0
 800a4b0:	d01a      	beq.n	800a4e8 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a4b2:	68fb      	ldr	r3, [r7, #12]
 800a4b4:	681b      	ldr	r3, [r3, #0]
 800a4b6:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a4b8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a4ba:	e853 3f00 	ldrex	r3, [r3]
 800a4be:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800a4c0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a4c2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a4c6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800a4ca:	68fb      	ldr	r3, [r7, #12]
 800a4cc:	681b      	ldr	r3, [r3, #0]
 800a4ce:	461a      	mov	r2, r3
 800a4d0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800a4d4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a4d6:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a4d8:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800a4da:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800a4dc:	e841 2300 	strex	r3, r2, [r1]
 800a4e0:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 800a4e2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a4e4:	2b00      	cmp	r3, #0
 800a4e6:	d1e4      	bne.n	800a4b2 <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800a4e8:	68fb      	ldr	r3, [r7, #12]
 800a4ea:	681b      	ldr	r3, [r3, #0]
 800a4ec:	3308      	adds	r3, #8
 800a4ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a4f0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a4f2:	e853 3f00 	ldrex	r3, [r3]
 800a4f6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a4f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a4fa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a4fe:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800a500:	68fb      	ldr	r3, [r7, #12]
 800a502:	681b      	ldr	r3, [r3, #0]
 800a504:	3308      	adds	r3, #8
 800a506:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800a508:	64ba      	str	r2, [r7, #72]	@ 0x48
 800a50a:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a50c:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800a50e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a510:	e841 2300 	strex	r3, r2, [r1]
 800a514:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800a516:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a518:	2b00      	cmp	r3, #0
 800a51a:	d1e5      	bne.n	800a4e8 <UART_Start_Receive_IT+0x160>
 800a51c:	e046      	b.n	800a5ac <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a51e:	68fb      	ldr	r3, [r7, #12]
 800a520:	689b      	ldr	r3, [r3, #8]
 800a522:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a526:	d107      	bne.n	800a538 <UART_Start_Receive_IT+0x1b0>
 800a528:	68fb      	ldr	r3, [r7, #12]
 800a52a:	691b      	ldr	r3, [r3, #16]
 800a52c:	2b00      	cmp	r3, #0
 800a52e:	d103      	bne.n	800a538 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800a530:	68fb      	ldr	r3, [r7, #12]
 800a532:	4a24      	ldr	r2, [pc, #144]	@ (800a5c4 <UART_Start_Receive_IT+0x23c>)
 800a534:	675a      	str	r2, [r3, #116]	@ 0x74
 800a536:	e002      	b.n	800a53e <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800a538:	68fb      	ldr	r3, [r7, #12]
 800a53a:	4a23      	ldr	r2, [pc, #140]	@ (800a5c8 <UART_Start_Receive_IT+0x240>)
 800a53c:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800a53e:	68fb      	ldr	r3, [r7, #12]
 800a540:	691b      	ldr	r3, [r3, #16]
 800a542:	2b00      	cmp	r3, #0
 800a544:	d019      	beq.n	800a57a <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800a546:	68fb      	ldr	r3, [r7, #12]
 800a548:	681b      	ldr	r3, [r3, #0]
 800a54a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a54c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a54e:	e853 3f00 	ldrex	r3, [r3]
 800a552:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a554:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a556:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 800a55a:	677b      	str	r3, [r7, #116]	@ 0x74
 800a55c:	68fb      	ldr	r3, [r7, #12]
 800a55e:	681b      	ldr	r3, [r3, #0]
 800a560:	461a      	mov	r2, r3
 800a562:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a564:	637b      	str	r3, [r7, #52]	@ 0x34
 800a566:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a568:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800a56a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a56c:	e841 2300 	strex	r3, r2, [r1]
 800a570:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800a572:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a574:	2b00      	cmp	r3, #0
 800a576:	d1e6      	bne.n	800a546 <UART_Start_Receive_IT+0x1be>
 800a578:	e018      	b.n	800a5ac <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800a57a:	68fb      	ldr	r3, [r7, #12]
 800a57c:	681b      	ldr	r3, [r3, #0]
 800a57e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a580:	697b      	ldr	r3, [r7, #20]
 800a582:	e853 3f00 	ldrex	r3, [r3]
 800a586:	613b      	str	r3, [r7, #16]
   return(result);
 800a588:	693b      	ldr	r3, [r7, #16]
 800a58a:	f043 0320 	orr.w	r3, r3, #32
 800a58e:	67bb      	str	r3, [r7, #120]	@ 0x78
 800a590:	68fb      	ldr	r3, [r7, #12]
 800a592:	681b      	ldr	r3, [r3, #0]
 800a594:	461a      	mov	r2, r3
 800a596:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a598:	623b      	str	r3, [r7, #32]
 800a59a:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a59c:	69f9      	ldr	r1, [r7, #28]
 800a59e:	6a3a      	ldr	r2, [r7, #32]
 800a5a0:	e841 2300 	strex	r3, r2, [r1]
 800a5a4:	61bb      	str	r3, [r7, #24]
   return(result);
 800a5a6:	69bb      	ldr	r3, [r7, #24]
 800a5a8:	2b00      	cmp	r3, #0
 800a5aa:	d1e6      	bne.n	800a57a <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 800a5ac:	2300      	movs	r3, #0
}
 800a5ae:	4618      	mov	r0, r3
 800a5b0:	378c      	adds	r7, #140	@ 0x8c
 800a5b2:	46bd      	mov	sp, r7
 800a5b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5b8:	4770      	bx	lr
 800a5ba:	bf00      	nop
 800a5bc:	0800b12d 	.word	0x0800b12d
 800a5c0:	0800adc9 	.word	0x0800adc9
 800a5c4:	0800ac11 	.word	0x0800ac11
 800a5c8:	0800aa59 	.word	0x0800aa59

0800a5cc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a5cc:	b480      	push	{r7}
 800a5ce:	b095      	sub	sp, #84	@ 0x54
 800a5d0:	af00      	add	r7, sp, #0
 800a5d2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a5d4:	687b      	ldr	r3, [r7, #4]
 800a5d6:	681b      	ldr	r3, [r3, #0]
 800a5d8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a5da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a5dc:	e853 3f00 	ldrex	r3, [r3]
 800a5e0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800a5e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a5e4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a5e8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a5ea:	687b      	ldr	r3, [r7, #4]
 800a5ec:	681b      	ldr	r3, [r3, #0]
 800a5ee:	461a      	mov	r2, r3
 800a5f0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a5f2:	643b      	str	r3, [r7, #64]	@ 0x40
 800a5f4:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a5f6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800a5f8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a5fa:	e841 2300 	strex	r3, r2, [r1]
 800a5fe:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a600:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a602:	2b00      	cmp	r3, #0
 800a604:	d1e6      	bne.n	800a5d4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a606:	687b      	ldr	r3, [r7, #4]
 800a608:	681b      	ldr	r3, [r3, #0]
 800a60a:	3308      	adds	r3, #8
 800a60c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a60e:	6a3b      	ldr	r3, [r7, #32]
 800a610:	e853 3f00 	ldrex	r3, [r3]
 800a614:	61fb      	str	r3, [r7, #28]
   return(result);
 800a616:	69fb      	ldr	r3, [r7, #28]
 800a618:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a61c:	f023 0301 	bic.w	r3, r3, #1
 800a620:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a622:	687b      	ldr	r3, [r7, #4]
 800a624:	681b      	ldr	r3, [r3, #0]
 800a626:	3308      	adds	r3, #8
 800a628:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a62a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a62c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a62e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a630:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a632:	e841 2300 	strex	r3, r2, [r1]
 800a636:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a638:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a63a:	2b00      	cmp	r3, #0
 800a63c:	d1e3      	bne.n	800a606 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a63e:	687b      	ldr	r3, [r7, #4]
 800a640:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a642:	2b01      	cmp	r3, #1
 800a644:	d118      	bne.n	800a678 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a646:	687b      	ldr	r3, [r7, #4]
 800a648:	681b      	ldr	r3, [r3, #0]
 800a64a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a64c:	68fb      	ldr	r3, [r7, #12]
 800a64e:	e853 3f00 	ldrex	r3, [r3]
 800a652:	60bb      	str	r3, [r7, #8]
   return(result);
 800a654:	68bb      	ldr	r3, [r7, #8]
 800a656:	f023 0310 	bic.w	r3, r3, #16
 800a65a:	647b      	str	r3, [r7, #68]	@ 0x44
 800a65c:	687b      	ldr	r3, [r7, #4]
 800a65e:	681b      	ldr	r3, [r3, #0]
 800a660:	461a      	mov	r2, r3
 800a662:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a664:	61bb      	str	r3, [r7, #24]
 800a666:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a668:	6979      	ldr	r1, [r7, #20]
 800a66a:	69ba      	ldr	r2, [r7, #24]
 800a66c:	e841 2300 	strex	r3, r2, [r1]
 800a670:	613b      	str	r3, [r7, #16]
   return(result);
 800a672:	693b      	ldr	r3, [r7, #16]
 800a674:	2b00      	cmp	r3, #0
 800a676:	d1e6      	bne.n	800a646 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a678:	687b      	ldr	r3, [r7, #4]
 800a67a:	2220      	movs	r2, #32
 800a67c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a680:	687b      	ldr	r3, [r7, #4]
 800a682:	2200      	movs	r2, #0
 800a684:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800a686:	687b      	ldr	r3, [r7, #4]
 800a688:	2200      	movs	r2, #0
 800a68a:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800a68c:	bf00      	nop
 800a68e:	3754      	adds	r7, #84	@ 0x54
 800a690:	46bd      	mov	sp, r7
 800a692:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a696:	4770      	bx	lr

0800a698 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a698:	b580      	push	{r7, lr}
 800a69a:	b084      	sub	sp, #16
 800a69c:	af00      	add	r7, sp, #0
 800a69e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a6a0:	687b      	ldr	r3, [r7, #4]
 800a6a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a6a4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800a6a6:	68fb      	ldr	r3, [r7, #12]
 800a6a8:	2200      	movs	r2, #0
 800a6aa:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a6ae:	68f8      	ldr	r0, [r7, #12]
 800a6b0:	f7ff f99e 	bl	80099f0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a6b4:	bf00      	nop
 800a6b6:	3710      	adds	r7, #16
 800a6b8:	46bd      	mov	sp, r7
 800a6ba:	bd80      	pop	{r7, pc}

0800a6bc <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 800a6bc:	b480      	push	{r7}
 800a6be:	b08f      	sub	sp, #60	@ 0x3c
 800a6c0:	af00      	add	r7, sp, #0
 800a6c2:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800a6c4:	687b      	ldr	r3, [r7, #4]
 800a6c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a6ca:	2b21      	cmp	r3, #33	@ 0x21
 800a6cc:	d14c      	bne.n	800a768 <UART_TxISR_8BIT+0xac>
  {
    if (huart->TxXferCount == 0U)
 800a6ce:	687b      	ldr	r3, [r7, #4]
 800a6d0:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800a6d4:	b29b      	uxth	r3, r3
 800a6d6:	2b00      	cmp	r3, #0
 800a6d8:	d132      	bne.n	800a740 <UART_TxISR_8BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 800a6da:	687b      	ldr	r3, [r7, #4]
 800a6dc:	681b      	ldr	r3, [r3, #0]
 800a6de:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a6e0:	6a3b      	ldr	r3, [r7, #32]
 800a6e2:	e853 3f00 	ldrex	r3, [r3]
 800a6e6:	61fb      	str	r3, [r7, #28]
   return(result);
 800a6e8:	69fb      	ldr	r3, [r7, #28]
 800a6ea:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a6ee:	637b      	str	r3, [r7, #52]	@ 0x34
 800a6f0:	687b      	ldr	r3, [r7, #4]
 800a6f2:	681b      	ldr	r3, [r3, #0]
 800a6f4:	461a      	mov	r2, r3
 800a6f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a6f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a6fa:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a6fc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a6fe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a700:	e841 2300 	strex	r3, r2, [r1]
 800a704:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a706:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a708:	2b00      	cmp	r3, #0
 800a70a:	d1e6      	bne.n	800a6da <UART_TxISR_8BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a70c:	687b      	ldr	r3, [r7, #4]
 800a70e:	681b      	ldr	r3, [r3, #0]
 800a710:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a712:	68fb      	ldr	r3, [r7, #12]
 800a714:	e853 3f00 	ldrex	r3, [r3]
 800a718:	60bb      	str	r3, [r7, #8]
   return(result);
 800a71a:	68bb      	ldr	r3, [r7, #8]
 800a71c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a720:	633b      	str	r3, [r7, #48]	@ 0x30
 800a722:	687b      	ldr	r3, [r7, #4]
 800a724:	681b      	ldr	r3, [r3, #0]
 800a726:	461a      	mov	r2, r3
 800a728:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a72a:	61bb      	str	r3, [r7, #24]
 800a72c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a72e:	6979      	ldr	r1, [r7, #20]
 800a730:	69ba      	ldr	r2, [r7, #24]
 800a732:	e841 2300 	strex	r3, r2, [r1]
 800a736:	613b      	str	r3, [r7, #16]
   return(result);
 800a738:	693b      	ldr	r3, [r7, #16]
 800a73a:	2b00      	cmp	r3, #0
 800a73c:	d1e6      	bne.n	800a70c <UART_TxISR_8BIT+0x50>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 800a73e:	e013      	b.n	800a768 <UART_TxISR_8BIT+0xac>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 800a740:	687b      	ldr	r3, [r7, #4]
 800a742:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a744:	781a      	ldrb	r2, [r3, #0]
 800a746:	687b      	ldr	r3, [r7, #4]
 800a748:	681b      	ldr	r3, [r3, #0]
 800a74a:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr++;
 800a74c:	687b      	ldr	r3, [r7, #4]
 800a74e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a750:	1c5a      	adds	r2, r3, #1
 800a752:	687b      	ldr	r3, [r7, #4]
 800a754:	651a      	str	r2, [r3, #80]	@ 0x50
      huart->TxXferCount--;
 800a756:	687b      	ldr	r3, [r7, #4]
 800a758:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800a75c:	b29b      	uxth	r3, r3
 800a75e:	3b01      	subs	r3, #1
 800a760:	b29a      	uxth	r2, r3
 800a762:	687b      	ldr	r3, [r7, #4]
 800a764:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
}
 800a768:	bf00      	nop
 800a76a:	373c      	adds	r7, #60	@ 0x3c
 800a76c:	46bd      	mov	sp, r7
 800a76e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a772:	4770      	bx	lr

0800a774 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 800a774:	b480      	push	{r7}
 800a776:	b091      	sub	sp, #68	@ 0x44
 800a778:	af00      	add	r7, sp, #0
 800a77a:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800a77c:	687b      	ldr	r3, [r7, #4]
 800a77e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a782:	2b21      	cmp	r3, #33	@ 0x21
 800a784:	d151      	bne.n	800a82a <UART_TxISR_16BIT+0xb6>
  {
    if (huart->TxXferCount == 0U)
 800a786:	687b      	ldr	r3, [r7, #4]
 800a788:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800a78c:	b29b      	uxth	r3, r3
 800a78e:	2b00      	cmp	r3, #0
 800a790:	d132      	bne.n	800a7f8 <UART_TxISR_16BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 800a792:	687b      	ldr	r3, [r7, #4]
 800a794:	681b      	ldr	r3, [r3, #0]
 800a796:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a798:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a79a:	e853 3f00 	ldrex	r3, [r3]
 800a79e:	623b      	str	r3, [r7, #32]
   return(result);
 800a7a0:	6a3b      	ldr	r3, [r7, #32]
 800a7a2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a7a6:	63bb      	str	r3, [r7, #56]	@ 0x38
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	681b      	ldr	r3, [r3, #0]
 800a7ac:	461a      	mov	r2, r3
 800a7ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a7b0:	633b      	str	r3, [r7, #48]	@ 0x30
 800a7b2:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a7b4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a7b6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a7b8:	e841 2300 	strex	r3, r2, [r1]
 800a7bc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a7be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a7c0:	2b00      	cmp	r3, #0
 800a7c2:	d1e6      	bne.n	800a792 <UART_TxISR_16BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a7c4:	687b      	ldr	r3, [r7, #4]
 800a7c6:	681b      	ldr	r3, [r3, #0]
 800a7c8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a7ca:	693b      	ldr	r3, [r7, #16]
 800a7cc:	e853 3f00 	ldrex	r3, [r3]
 800a7d0:	60fb      	str	r3, [r7, #12]
   return(result);
 800a7d2:	68fb      	ldr	r3, [r7, #12]
 800a7d4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a7d8:	637b      	str	r3, [r7, #52]	@ 0x34
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	681b      	ldr	r3, [r3, #0]
 800a7de:	461a      	mov	r2, r3
 800a7e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a7e2:	61fb      	str	r3, [r7, #28]
 800a7e4:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a7e6:	69b9      	ldr	r1, [r7, #24]
 800a7e8:	69fa      	ldr	r2, [r7, #28]
 800a7ea:	e841 2300 	strex	r3, r2, [r1]
 800a7ee:	617b      	str	r3, [r7, #20]
   return(result);
 800a7f0:	697b      	ldr	r3, [r7, #20]
 800a7f2:	2b00      	cmp	r3, #0
 800a7f4:	d1e6      	bne.n	800a7c4 <UART_TxISR_16BIT+0x50>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 800a7f6:	e018      	b.n	800a82a <UART_TxISR_16BIT+0xb6>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800a7f8:	687b      	ldr	r3, [r7, #4]
 800a7fa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a7fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 800a7fe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a800:	881b      	ldrh	r3, [r3, #0]
 800a802:	461a      	mov	r2, r3
 800a804:	687b      	ldr	r3, [r7, #4]
 800a806:	681b      	ldr	r3, [r3, #0]
 800a808:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a80c:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr += 2U;
 800a80e:	687b      	ldr	r3, [r7, #4]
 800a810:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a812:	1c9a      	adds	r2, r3, #2
 800a814:	687b      	ldr	r3, [r7, #4]
 800a816:	651a      	str	r2, [r3, #80]	@ 0x50
      huart->TxXferCount--;
 800a818:	687b      	ldr	r3, [r7, #4]
 800a81a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800a81e:	b29b      	uxth	r3, r3
 800a820:	3b01      	subs	r3, #1
 800a822:	b29a      	uxth	r2, r3
 800a824:	687b      	ldr	r3, [r7, #4]
 800a826:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
}
 800a82a:	bf00      	nop
 800a82c:	3744      	adds	r7, #68	@ 0x44
 800a82e:	46bd      	mov	sp, r7
 800a830:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a834:	4770      	bx	lr

0800a836 <UART_TxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800a836:	b480      	push	{r7}
 800a838:	b091      	sub	sp, #68	@ 0x44
 800a83a:	af00      	add	r7, sp, #0
 800a83c:	6078      	str	r0, [r7, #4]
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800a83e:	687b      	ldr	r3, [r7, #4]
 800a840:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a844:	2b21      	cmp	r3, #33	@ 0x21
 800a846:	d160      	bne.n	800a90a <UART_TxISR_8BIT_FIFOEN+0xd4>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800a848:	687b      	ldr	r3, [r7, #4]
 800a84a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800a84e:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800a850:	e057      	b.n	800a902 <UART_TxISR_8BIT_FIFOEN+0xcc>
    {
      if (huart->TxXferCount == 0U)
 800a852:	687b      	ldr	r3, [r7, #4]
 800a854:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800a858:	b29b      	uxth	r3, r3
 800a85a:	2b00      	cmp	r3, #0
 800a85c:	d133      	bne.n	800a8c6 <UART_TxISR_8BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 800a85e:	687b      	ldr	r3, [r7, #4]
 800a860:	681b      	ldr	r3, [r3, #0]
 800a862:	3308      	adds	r3, #8
 800a864:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a866:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a868:	e853 3f00 	ldrex	r3, [r3]
 800a86c:	623b      	str	r3, [r7, #32]
   return(result);
 800a86e:	6a3b      	ldr	r3, [r7, #32]
 800a870:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800a874:	63bb      	str	r3, [r7, #56]	@ 0x38
 800a876:	687b      	ldr	r3, [r7, #4]
 800a878:	681b      	ldr	r3, [r3, #0]
 800a87a:	3308      	adds	r3, #8
 800a87c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800a87e:	633a      	str	r2, [r7, #48]	@ 0x30
 800a880:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a882:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a884:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a886:	e841 2300 	strex	r3, r2, [r1]
 800a88a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a88c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a88e:	2b00      	cmp	r3, #0
 800a890:	d1e5      	bne.n	800a85e <UART_TxISR_8BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a892:	687b      	ldr	r3, [r7, #4]
 800a894:	681b      	ldr	r3, [r3, #0]
 800a896:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a898:	693b      	ldr	r3, [r7, #16]
 800a89a:	e853 3f00 	ldrex	r3, [r3]
 800a89e:	60fb      	str	r3, [r7, #12]
   return(result);
 800a8a0:	68fb      	ldr	r3, [r7, #12]
 800a8a2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a8a6:	637b      	str	r3, [r7, #52]	@ 0x34
 800a8a8:	687b      	ldr	r3, [r7, #4]
 800a8aa:	681b      	ldr	r3, [r3, #0]
 800a8ac:	461a      	mov	r2, r3
 800a8ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a8b0:	61fb      	str	r3, [r7, #28]
 800a8b2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a8b4:	69b9      	ldr	r1, [r7, #24]
 800a8b6:	69fa      	ldr	r2, [r7, #28]
 800a8b8:	e841 2300 	strex	r3, r2, [r1]
 800a8bc:	617b      	str	r3, [r7, #20]
   return(result);
 800a8be:	697b      	ldr	r3, [r7, #20]
 800a8c0:	2b00      	cmp	r3, #0
 800a8c2:	d1e6      	bne.n	800a892 <UART_TxISR_8BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 800a8c4:	e021      	b.n	800a90a <UART_TxISR_8BIT_FIFOEN+0xd4>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 800a8c6:	687b      	ldr	r3, [r7, #4]
 800a8c8:	681b      	ldr	r3, [r3, #0]
 800a8ca:	69db      	ldr	r3, [r3, #28]
 800a8cc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a8d0:	2b00      	cmp	r3, #0
 800a8d2:	d013      	beq.n	800a8fc <UART_TxISR_8BIT_FIFOEN+0xc6>
      {
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 800a8d4:	687b      	ldr	r3, [r7, #4]
 800a8d6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a8d8:	781a      	ldrb	r2, [r3, #0]
 800a8da:	687b      	ldr	r3, [r7, #4]
 800a8dc:	681b      	ldr	r3, [r3, #0]
 800a8de:	629a      	str	r2, [r3, #40]	@ 0x28
        huart->pTxBuffPtr++;
 800a8e0:	687b      	ldr	r3, [r7, #4]
 800a8e2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a8e4:	1c5a      	adds	r2, r3, #1
 800a8e6:	687b      	ldr	r3, [r7, #4]
 800a8e8:	651a      	str	r2, [r3, #80]	@ 0x50
        huart->TxXferCount--;
 800a8ea:	687b      	ldr	r3, [r7, #4]
 800a8ec:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800a8f0:	b29b      	uxth	r3, r3
 800a8f2:	3b01      	subs	r3, #1
 800a8f4:	b29a      	uxth	r2, r3
 800a8f6:	687b      	ldr	r3, [r7, #4]
 800a8f8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800a8fc:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800a8fe:	3b01      	subs	r3, #1
 800a900:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800a902:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800a904:	2b00      	cmp	r3, #0
 800a906:	d1a4      	bne.n	800a852 <UART_TxISR_8BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 800a908:	e7ff      	b.n	800a90a <UART_TxISR_8BIT_FIFOEN+0xd4>
 800a90a:	bf00      	nop
 800a90c:	3744      	adds	r7, #68	@ 0x44
 800a90e:	46bd      	mov	sp, r7
 800a910:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a914:	4770      	bx	lr

0800a916 <UART_TxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800a916:	b480      	push	{r7}
 800a918:	b091      	sub	sp, #68	@ 0x44
 800a91a:	af00      	add	r7, sp, #0
 800a91c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800a91e:	687b      	ldr	r3, [r7, #4]
 800a920:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a924:	2b21      	cmp	r3, #33	@ 0x21
 800a926:	d165      	bne.n	800a9f4 <UART_TxISR_16BIT_FIFOEN+0xde>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800a928:	687b      	ldr	r3, [r7, #4]
 800a92a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800a92e:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800a930:	e05c      	b.n	800a9ec <UART_TxISR_16BIT_FIFOEN+0xd6>
    {
      if (huart->TxXferCount == 0U)
 800a932:	687b      	ldr	r3, [r7, #4]
 800a934:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800a938:	b29b      	uxth	r3, r3
 800a93a:	2b00      	cmp	r3, #0
 800a93c:	d133      	bne.n	800a9a6 <UART_TxISR_16BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 800a93e:	687b      	ldr	r3, [r7, #4]
 800a940:	681b      	ldr	r3, [r3, #0]
 800a942:	3308      	adds	r3, #8
 800a944:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a946:	6a3b      	ldr	r3, [r7, #32]
 800a948:	e853 3f00 	ldrex	r3, [r3]
 800a94c:	61fb      	str	r3, [r7, #28]
   return(result);
 800a94e:	69fb      	ldr	r3, [r7, #28]
 800a950:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800a954:	637b      	str	r3, [r7, #52]	@ 0x34
 800a956:	687b      	ldr	r3, [r7, #4]
 800a958:	681b      	ldr	r3, [r3, #0]
 800a95a:	3308      	adds	r3, #8
 800a95c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a95e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a960:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a962:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a964:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a966:	e841 2300 	strex	r3, r2, [r1]
 800a96a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a96c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a96e:	2b00      	cmp	r3, #0
 800a970:	d1e5      	bne.n	800a93e <UART_TxISR_16BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a972:	687b      	ldr	r3, [r7, #4]
 800a974:	681b      	ldr	r3, [r3, #0]
 800a976:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a978:	68fb      	ldr	r3, [r7, #12]
 800a97a:	e853 3f00 	ldrex	r3, [r3]
 800a97e:	60bb      	str	r3, [r7, #8]
   return(result);
 800a980:	68bb      	ldr	r3, [r7, #8]
 800a982:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a986:	633b      	str	r3, [r7, #48]	@ 0x30
 800a988:	687b      	ldr	r3, [r7, #4]
 800a98a:	681b      	ldr	r3, [r3, #0]
 800a98c:	461a      	mov	r2, r3
 800a98e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a990:	61bb      	str	r3, [r7, #24]
 800a992:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a994:	6979      	ldr	r1, [r7, #20]
 800a996:	69ba      	ldr	r2, [r7, #24]
 800a998:	e841 2300 	strex	r3, r2, [r1]
 800a99c:	613b      	str	r3, [r7, #16]
   return(result);
 800a99e:	693b      	ldr	r3, [r7, #16]
 800a9a0:	2b00      	cmp	r3, #0
 800a9a2:	d1e6      	bne.n	800a972 <UART_TxISR_16BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 800a9a4:	e026      	b.n	800a9f4 <UART_TxISR_16BIT_FIFOEN+0xde>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 800a9a6:	687b      	ldr	r3, [r7, #4]
 800a9a8:	681b      	ldr	r3, [r3, #0]
 800a9aa:	69db      	ldr	r3, [r3, #28]
 800a9ac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a9b0:	2b00      	cmp	r3, #0
 800a9b2:	d018      	beq.n	800a9e6 <UART_TxISR_16BIT_FIFOEN+0xd0>
      {
        tmp = (const uint16_t *) huart->pTxBuffPtr;
 800a9b4:	687b      	ldr	r3, [r7, #4]
 800a9b6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a9b8:	63bb      	str	r3, [r7, #56]	@ 0x38
        huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 800a9ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a9bc:	881b      	ldrh	r3, [r3, #0]
 800a9be:	461a      	mov	r2, r3
 800a9c0:	687b      	ldr	r3, [r7, #4]
 800a9c2:	681b      	ldr	r3, [r3, #0]
 800a9c4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a9c8:	629a      	str	r2, [r3, #40]	@ 0x28
        huart->pTxBuffPtr += 2U;
 800a9ca:	687b      	ldr	r3, [r7, #4]
 800a9cc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a9ce:	1c9a      	adds	r2, r3, #2
 800a9d0:	687b      	ldr	r3, [r7, #4]
 800a9d2:	651a      	str	r2, [r3, #80]	@ 0x50
        huart->TxXferCount--;
 800a9d4:	687b      	ldr	r3, [r7, #4]
 800a9d6:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800a9da:	b29b      	uxth	r3, r3
 800a9dc:	3b01      	subs	r3, #1
 800a9de:	b29a      	uxth	r2, r3
 800a9e0:	687b      	ldr	r3, [r7, #4]
 800a9e2:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800a9e6:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800a9e8:	3b01      	subs	r3, #1
 800a9ea:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800a9ec:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800a9ee:	2b00      	cmp	r3, #0
 800a9f0:	d19f      	bne.n	800a932 <UART_TxISR_16BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 800a9f2:	e7ff      	b.n	800a9f4 <UART_TxISR_16BIT_FIFOEN+0xde>
 800a9f4:	bf00      	nop
 800a9f6:	3744      	adds	r7, #68	@ 0x44
 800a9f8:	46bd      	mov	sp, r7
 800a9fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9fe:	4770      	bx	lr

0800aa00 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800aa00:	b580      	push	{r7, lr}
 800aa02:	b088      	sub	sp, #32
 800aa04:	af00      	add	r7, sp, #0
 800aa06:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800aa08:	687b      	ldr	r3, [r7, #4]
 800aa0a:	681b      	ldr	r3, [r3, #0]
 800aa0c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aa0e:	68fb      	ldr	r3, [r7, #12]
 800aa10:	e853 3f00 	ldrex	r3, [r3]
 800aa14:	60bb      	str	r3, [r7, #8]
   return(result);
 800aa16:	68bb      	ldr	r3, [r7, #8]
 800aa18:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800aa1c:	61fb      	str	r3, [r7, #28]
 800aa1e:	687b      	ldr	r3, [r7, #4]
 800aa20:	681b      	ldr	r3, [r3, #0]
 800aa22:	461a      	mov	r2, r3
 800aa24:	69fb      	ldr	r3, [r7, #28]
 800aa26:	61bb      	str	r3, [r7, #24]
 800aa28:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa2a:	6979      	ldr	r1, [r7, #20]
 800aa2c:	69ba      	ldr	r2, [r7, #24]
 800aa2e:	e841 2300 	strex	r3, r2, [r1]
 800aa32:	613b      	str	r3, [r7, #16]
   return(result);
 800aa34:	693b      	ldr	r3, [r7, #16]
 800aa36:	2b00      	cmp	r3, #0
 800aa38:	d1e6      	bne.n	800aa08 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800aa3a:	687b      	ldr	r3, [r7, #4]
 800aa3c:	2220      	movs	r2, #32
 800aa3e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800aa42:	687b      	ldr	r3, [r7, #4]
 800aa44:	2200      	movs	r2, #0
 800aa46:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800aa48:	6878      	ldr	r0, [r7, #4]
 800aa4a:	f7f8 fa01 	bl	8002e50 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800aa4e:	bf00      	nop
 800aa50:	3720      	adds	r7, #32
 800aa52:	46bd      	mov	sp, r7
 800aa54:	bd80      	pop	{r7, pc}
	...

0800aa58 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800aa58:	b580      	push	{r7, lr}
 800aa5a:	b09c      	sub	sp, #112	@ 0x70
 800aa5c:	af00      	add	r7, sp, #0
 800aa5e:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800aa60:	687b      	ldr	r3, [r7, #4]
 800aa62:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800aa66:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800aa6a:	687b      	ldr	r3, [r7, #4]
 800aa6c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800aa70:	2b22      	cmp	r3, #34	@ 0x22
 800aa72:	f040 80be 	bne.w	800abf2 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800aa76:	687b      	ldr	r3, [r7, #4]
 800aa78:	681b      	ldr	r3, [r3, #0]
 800aa7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aa7c:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800aa80:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800aa84:	b2d9      	uxtb	r1, r3
 800aa86:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800aa8a:	b2da      	uxtb	r2, r3
 800aa8c:	687b      	ldr	r3, [r7, #4]
 800aa8e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800aa90:	400a      	ands	r2, r1
 800aa92:	b2d2      	uxtb	r2, r2
 800aa94:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800aa96:	687b      	ldr	r3, [r7, #4]
 800aa98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800aa9a:	1c5a      	adds	r2, r3, #1
 800aa9c:	687b      	ldr	r3, [r7, #4]
 800aa9e:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800aaa0:	687b      	ldr	r3, [r7, #4]
 800aaa2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800aaa6:	b29b      	uxth	r3, r3
 800aaa8:	3b01      	subs	r3, #1
 800aaaa:	b29a      	uxth	r2, r3
 800aaac:	687b      	ldr	r3, [r7, #4]
 800aaae:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800aab2:	687b      	ldr	r3, [r7, #4]
 800aab4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800aab8:	b29b      	uxth	r3, r3
 800aaba:	2b00      	cmp	r3, #0
 800aabc:	f040 80a1 	bne.w	800ac02 <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800aac0:	687b      	ldr	r3, [r7, #4]
 800aac2:	681b      	ldr	r3, [r3, #0]
 800aac4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aac6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800aac8:	e853 3f00 	ldrex	r3, [r3]
 800aacc:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800aace:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800aad0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800aad4:	66bb      	str	r3, [r7, #104]	@ 0x68
 800aad6:	687b      	ldr	r3, [r7, #4]
 800aad8:	681b      	ldr	r3, [r3, #0]
 800aada:	461a      	mov	r2, r3
 800aadc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800aade:	65bb      	str	r3, [r7, #88]	@ 0x58
 800aae0:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aae2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800aae4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800aae6:	e841 2300 	strex	r3, r2, [r1]
 800aaea:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800aaec:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800aaee:	2b00      	cmp	r3, #0
 800aaf0:	d1e6      	bne.n	800aac0 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800aaf2:	687b      	ldr	r3, [r7, #4]
 800aaf4:	681b      	ldr	r3, [r3, #0]
 800aaf6:	3308      	adds	r3, #8
 800aaf8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aafa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aafc:	e853 3f00 	ldrex	r3, [r3]
 800ab00:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800ab02:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ab04:	f023 0301 	bic.w	r3, r3, #1
 800ab08:	667b      	str	r3, [r7, #100]	@ 0x64
 800ab0a:	687b      	ldr	r3, [r7, #4]
 800ab0c:	681b      	ldr	r3, [r3, #0]
 800ab0e:	3308      	adds	r3, #8
 800ab10:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800ab12:	647a      	str	r2, [r7, #68]	@ 0x44
 800ab14:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab16:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800ab18:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800ab1a:	e841 2300 	strex	r3, r2, [r1]
 800ab1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800ab20:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ab22:	2b00      	cmp	r3, #0
 800ab24:	d1e5      	bne.n	800aaf2 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800ab26:	687b      	ldr	r3, [r7, #4]
 800ab28:	2220      	movs	r2, #32
 800ab2a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800ab2e:	687b      	ldr	r3, [r7, #4]
 800ab30:	2200      	movs	r2, #0
 800ab32:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800ab34:	687b      	ldr	r3, [r7, #4]
 800ab36:	2200      	movs	r2, #0
 800ab38:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800ab3a:	687b      	ldr	r3, [r7, #4]
 800ab3c:	681b      	ldr	r3, [r3, #0]
 800ab3e:	4a33      	ldr	r2, [pc, #204]	@ (800ac0c <UART_RxISR_8BIT+0x1b4>)
 800ab40:	4293      	cmp	r3, r2
 800ab42:	d01f      	beq.n	800ab84 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800ab44:	687b      	ldr	r3, [r7, #4]
 800ab46:	681b      	ldr	r3, [r3, #0]
 800ab48:	685b      	ldr	r3, [r3, #4]
 800ab4a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800ab4e:	2b00      	cmp	r3, #0
 800ab50:	d018      	beq.n	800ab84 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800ab52:	687b      	ldr	r3, [r7, #4]
 800ab54:	681b      	ldr	r3, [r3, #0]
 800ab56:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab5a:	e853 3f00 	ldrex	r3, [r3]
 800ab5e:	623b      	str	r3, [r7, #32]
   return(result);
 800ab60:	6a3b      	ldr	r3, [r7, #32]
 800ab62:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800ab66:	663b      	str	r3, [r7, #96]	@ 0x60
 800ab68:	687b      	ldr	r3, [r7, #4]
 800ab6a:	681b      	ldr	r3, [r3, #0]
 800ab6c:	461a      	mov	r2, r3
 800ab6e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800ab70:	633b      	str	r3, [r7, #48]	@ 0x30
 800ab72:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab74:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ab76:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ab78:	e841 2300 	strex	r3, r2, [r1]
 800ab7c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800ab7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ab80:	2b00      	cmp	r3, #0
 800ab82:	d1e6      	bne.n	800ab52 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ab84:	687b      	ldr	r3, [r7, #4]
 800ab86:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ab88:	2b01      	cmp	r3, #1
 800ab8a:	d12e      	bne.n	800abea <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ab8c:	687b      	ldr	r3, [r7, #4]
 800ab8e:	2200      	movs	r2, #0
 800ab90:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ab92:	687b      	ldr	r3, [r7, #4]
 800ab94:	681b      	ldr	r3, [r3, #0]
 800ab96:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab98:	693b      	ldr	r3, [r7, #16]
 800ab9a:	e853 3f00 	ldrex	r3, [r3]
 800ab9e:	60fb      	str	r3, [r7, #12]
   return(result);
 800aba0:	68fb      	ldr	r3, [r7, #12]
 800aba2:	f023 0310 	bic.w	r3, r3, #16
 800aba6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800aba8:	687b      	ldr	r3, [r7, #4]
 800abaa:	681b      	ldr	r3, [r3, #0]
 800abac:	461a      	mov	r2, r3
 800abae:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800abb0:	61fb      	str	r3, [r7, #28]
 800abb2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800abb4:	69b9      	ldr	r1, [r7, #24]
 800abb6:	69fa      	ldr	r2, [r7, #28]
 800abb8:	e841 2300 	strex	r3, r2, [r1]
 800abbc:	617b      	str	r3, [r7, #20]
   return(result);
 800abbe:	697b      	ldr	r3, [r7, #20]
 800abc0:	2b00      	cmp	r3, #0
 800abc2:	d1e6      	bne.n	800ab92 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800abc4:	687b      	ldr	r3, [r7, #4]
 800abc6:	681b      	ldr	r3, [r3, #0]
 800abc8:	69db      	ldr	r3, [r3, #28]
 800abca:	f003 0310 	and.w	r3, r3, #16
 800abce:	2b10      	cmp	r3, #16
 800abd0:	d103      	bne.n	800abda <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800abd2:	687b      	ldr	r3, [r7, #4]
 800abd4:	681b      	ldr	r3, [r3, #0]
 800abd6:	2210      	movs	r2, #16
 800abd8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800abda:	687b      	ldr	r3, [r7, #4]
 800abdc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800abe0:	4619      	mov	r1, r3
 800abe2:	6878      	ldr	r0, [r7, #4]
 800abe4:	f7fe ff0e 	bl	8009a04 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800abe8:	e00b      	b.n	800ac02 <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800abea:	6878      	ldr	r0, [r7, #4]
 800abec:	f7f8 f960 	bl	8002eb0 <HAL_UART_RxCpltCallback>
}
 800abf0:	e007      	b.n	800ac02 <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800abf2:	687b      	ldr	r3, [r7, #4]
 800abf4:	681b      	ldr	r3, [r3, #0]
 800abf6:	699a      	ldr	r2, [r3, #24]
 800abf8:	687b      	ldr	r3, [r7, #4]
 800abfa:	681b      	ldr	r3, [r3, #0]
 800abfc:	f042 0208 	orr.w	r2, r2, #8
 800ac00:	619a      	str	r2, [r3, #24]
}
 800ac02:	bf00      	nop
 800ac04:	3770      	adds	r7, #112	@ 0x70
 800ac06:	46bd      	mov	sp, r7
 800ac08:	bd80      	pop	{r7, pc}
 800ac0a:	bf00      	nop
 800ac0c:	40008000 	.word	0x40008000

0800ac10 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800ac10:	b580      	push	{r7, lr}
 800ac12:	b09c      	sub	sp, #112	@ 0x70
 800ac14:	af00      	add	r7, sp, #0
 800ac16:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800ac18:	687b      	ldr	r3, [r7, #4]
 800ac1a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800ac1e:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800ac22:	687b      	ldr	r3, [r7, #4]
 800ac24:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800ac28:	2b22      	cmp	r3, #34	@ 0x22
 800ac2a:	f040 80be 	bne.w	800adaa <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800ac2e:	687b      	ldr	r3, [r7, #4]
 800ac30:	681b      	ldr	r3, [r3, #0]
 800ac32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ac34:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800ac38:	687b      	ldr	r3, [r7, #4]
 800ac3a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ac3c:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800ac3e:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800ac42:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800ac46:	4013      	ands	r3, r2
 800ac48:	b29a      	uxth	r2, r3
 800ac4a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800ac4c:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800ac4e:	687b      	ldr	r3, [r7, #4]
 800ac50:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ac52:	1c9a      	adds	r2, r3, #2
 800ac54:	687b      	ldr	r3, [r7, #4]
 800ac56:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800ac58:	687b      	ldr	r3, [r7, #4]
 800ac5a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800ac5e:	b29b      	uxth	r3, r3
 800ac60:	3b01      	subs	r3, #1
 800ac62:	b29a      	uxth	r2, r3
 800ac64:	687b      	ldr	r3, [r7, #4]
 800ac66:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800ac6a:	687b      	ldr	r3, [r7, #4]
 800ac6c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800ac70:	b29b      	uxth	r3, r3
 800ac72:	2b00      	cmp	r3, #0
 800ac74:	f040 80a1 	bne.w	800adba <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800ac78:	687b      	ldr	r3, [r7, #4]
 800ac7a:	681b      	ldr	r3, [r3, #0]
 800ac7c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ac7e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ac80:	e853 3f00 	ldrex	r3, [r3]
 800ac84:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800ac86:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ac88:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800ac8c:	667b      	str	r3, [r7, #100]	@ 0x64
 800ac8e:	687b      	ldr	r3, [r7, #4]
 800ac90:	681b      	ldr	r3, [r3, #0]
 800ac92:	461a      	mov	r2, r3
 800ac94:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ac96:	657b      	str	r3, [r7, #84]	@ 0x54
 800ac98:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ac9a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800ac9c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800ac9e:	e841 2300 	strex	r3, r2, [r1]
 800aca2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800aca4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800aca6:	2b00      	cmp	r3, #0
 800aca8:	d1e6      	bne.n	800ac78 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800acaa:	687b      	ldr	r3, [r7, #4]
 800acac:	681b      	ldr	r3, [r3, #0]
 800acae:	3308      	adds	r3, #8
 800acb0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800acb2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800acb4:	e853 3f00 	ldrex	r3, [r3]
 800acb8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800acba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800acbc:	f023 0301 	bic.w	r3, r3, #1
 800acc0:	663b      	str	r3, [r7, #96]	@ 0x60
 800acc2:	687b      	ldr	r3, [r7, #4]
 800acc4:	681b      	ldr	r3, [r3, #0]
 800acc6:	3308      	adds	r3, #8
 800acc8:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800acca:	643a      	str	r2, [r7, #64]	@ 0x40
 800accc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800acce:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800acd0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800acd2:	e841 2300 	strex	r3, r2, [r1]
 800acd6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800acd8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800acda:	2b00      	cmp	r3, #0
 800acdc:	d1e5      	bne.n	800acaa <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800acde:	687b      	ldr	r3, [r7, #4]
 800ace0:	2220      	movs	r2, #32
 800ace2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800ace6:	687b      	ldr	r3, [r7, #4]
 800ace8:	2200      	movs	r2, #0
 800acea:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800acec:	687b      	ldr	r3, [r7, #4]
 800acee:	2200      	movs	r2, #0
 800acf0:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800acf2:	687b      	ldr	r3, [r7, #4]
 800acf4:	681b      	ldr	r3, [r3, #0]
 800acf6:	4a33      	ldr	r2, [pc, #204]	@ (800adc4 <UART_RxISR_16BIT+0x1b4>)
 800acf8:	4293      	cmp	r3, r2
 800acfa:	d01f      	beq.n	800ad3c <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800acfc:	687b      	ldr	r3, [r7, #4]
 800acfe:	681b      	ldr	r3, [r3, #0]
 800ad00:	685b      	ldr	r3, [r3, #4]
 800ad02:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800ad06:	2b00      	cmp	r3, #0
 800ad08:	d018      	beq.n	800ad3c <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800ad0a:	687b      	ldr	r3, [r7, #4]
 800ad0c:	681b      	ldr	r3, [r3, #0]
 800ad0e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ad10:	6a3b      	ldr	r3, [r7, #32]
 800ad12:	e853 3f00 	ldrex	r3, [r3]
 800ad16:	61fb      	str	r3, [r7, #28]
   return(result);
 800ad18:	69fb      	ldr	r3, [r7, #28]
 800ad1a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800ad1e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800ad20:	687b      	ldr	r3, [r7, #4]
 800ad22:	681b      	ldr	r3, [r3, #0]
 800ad24:	461a      	mov	r2, r3
 800ad26:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ad28:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ad2a:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad2c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800ad2e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ad30:	e841 2300 	strex	r3, r2, [r1]
 800ad34:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800ad36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad38:	2b00      	cmp	r3, #0
 800ad3a:	d1e6      	bne.n	800ad0a <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ad3c:	687b      	ldr	r3, [r7, #4]
 800ad3e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ad40:	2b01      	cmp	r3, #1
 800ad42:	d12e      	bne.n	800ada2 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ad44:	687b      	ldr	r3, [r7, #4]
 800ad46:	2200      	movs	r2, #0
 800ad48:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ad4a:	687b      	ldr	r3, [r7, #4]
 800ad4c:	681b      	ldr	r3, [r3, #0]
 800ad4e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ad50:	68fb      	ldr	r3, [r7, #12]
 800ad52:	e853 3f00 	ldrex	r3, [r3]
 800ad56:	60bb      	str	r3, [r7, #8]
   return(result);
 800ad58:	68bb      	ldr	r3, [r7, #8]
 800ad5a:	f023 0310 	bic.w	r3, r3, #16
 800ad5e:	65bb      	str	r3, [r7, #88]	@ 0x58
 800ad60:	687b      	ldr	r3, [r7, #4]
 800ad62:	681b      	ldr	r3, [r3, #0]
 800ad64:	461a      	mov	r2, r3
 800ad66:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800ad68:	61bb      	str	r3, [r7, #24]
 800ad6a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad6c:	6979      	ldr	r1, [r7, #20]
 800ad6e:	69ba      	ldr	r2, [r7, #24]
 800ad70:	e841 2300 	strex	r3, r2, [r1]
 800ad74:	613b      	str	r3, [r7, #16]
   return(result);
 800ad76:	693b      	ldr	r3, [r7, #16]
 800ad78:	2b00      	cmp	r3, #0
 800ad7a:	d1e6      	bne.n	800ad4a <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800ad7c:	687b      	ldr	r3, [r7, #4]
 800ad7e:	681b      	ldr	r3, [r3, #0]
 800ad80:	69db      	ldr	r3, [r3, #28]
 800ad82:	f003 0310 	and.w	r3, r3, #16
 800ad86:	2b10      	cmp	r3, #16
 800ad88:	d103      	bne.n	800ad92 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800ad8a:	687b      	ldr	r3, [r7, #4]
 800ad8c:	681b      	ldr	r3, [r3, #0]
 800ad8e:	2210      	movs	r2, #16
 800ad90:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800ad92:	687b      	ldr	r3, [r7, #4]
 800ad94:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800ad98:	4619      	mov	r1, r3
 800ad9a:	6878      	ldr	r0, [r7, #4]
 800ad9c:	f7fe fe32 	bl	8009a04 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800ada0:	e00b      	b.n	800adba <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800ada2:	6878      	ldr	r0, [r7, #4]
 800ada4:	f7f8 f884 	bl	8002eb0 <HAL_UART_RxCpltCallback>
}
 800ada8:	e007      	b.n	800adba <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800adaa:	687b      	ldr	r3, [r7, #4]
 800adac:	681b      	ldr	r3, [r3, #0]
 800adae:	699a      	ldr	r2, [r3, #24]
 800adb0:	687b      	ldr	r3, [r7, #4]
 800adb2:	681b      	ldr	r3, [r3, #0]
 800adb4:	f042 0208 	orr.w	r2, r2, #8
 800adb8:	619a      	str	r2, [r3, #24]
}
 800adba:	bf00      	nop
 800adbc:	3770      	adds	r7, #112	@ 0x70
 800adbe:	46bd      	mov	sp, r7
 800adc0:	bd80      	pop	{r7, pc}
 800adc2:	bf00      	nop
 800adc4:	40008000 	.word	0x40008000

0800adc8 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800adc8:	b580      	push	{r7, lr}
 800adca:	b0ac      	sub	sp, #176	@ 0xb0
 800adcc:	af00      	add	r7, sp, #0
 800adce:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 800add0:	687b      	ldr	r3, [r7, #4]
 800add2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800add6:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800adda:	687b      	ldr	r3, [r7, #4]
 800addc:	681b      	ldr	r3, [r3, #0]
 800adde:	69db      	ldr	r3, [r3, #28]
 800ade0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800ade4:	687b      	ldr	r3, [r7, #4]
 800ade6:	681b      	ldr	r3, [r3, #0]
 800ade8:	681b      	ldr	r3, [r3, #0]
 800adea:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800adee:	687b      	ldr	r3, [r7, #4]
 800adf0:	681b      	ldr	r3, [r3, #0]
 800adf2:	689b      	ldr	r3, [r3, #8]
 800adf4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800adf8:	687b      	ldr	r3, [r7, #4]
 800adfa:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800adfe:	2b22      	cmp	r3, #34	@ 0x22
 800ae00:	f040 8183 	bne.w	800b10a <UART_RxISR_8BIT_FIFOEN+0x342>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800ae04:	687b      	ldr	r3, [r7, #4]
 800ae06:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800ae0a:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800ae0e:	e126      	b.n	800b05e <UART_RxISR_8BIT_FIFOEN+0x296>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800ae10:	687b      	ldr	r3, [r7, #4]
 800ae12:	681b      	ldr	r3, [r3, #0]
 800ae14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ae16:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800ae1a:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 800ae1e:	b2d9      	uxtb	r1, r3
 800ae20:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 800ae24:	b2da      	uxtb	r2, r3
 800ae26:	687b      	ldr	r3, [r7, #4]
 800ae28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ae2a:	400a      	ands	r2, r1
 800ae2c:	b2d2      	uxtb	r2, r2
 800ae2e:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800ae30:	687b      	ldr	r3, [r7, #4]
 800ae32:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ae34:	1c5a      	adds	r2, r3, #1
 800ae36:	687b      	ldr	r3, [r7, #4]
 800ae38:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800ae3a:	687b      	ldr	r3, [r7, #4]
 800ae3c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800ae40:	b29b      	uxth	r3, r3
 800ae42:	3b01      	subs	r3, #1
 800ae44:	b29a      	uxth	r2, r3
 800ae46:	687b      	ldr	r3, [r7, #4]
 800ae48:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800ae4c:	687b      	ldr	r3, [r7, #4]
 800ae4e:	681b      	ldr	r3, [r3, #0]
 800ae50:	69db      	ldr	r3, [r3, #28]
 800ae52:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800ae56:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ae5a:	f003 0307 	and.w	r3, r3, #7
 800ae5e:	2b00      	cmp	r3, #0
 800ae60:	d053      	beq.n	800af0a <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800ae62:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ae66:	f003 0301 	and.w	r3, r3, #1
 800ae6a:	2b00      	cmp	r3, #0
 800ae6c:	d011      	beq.n	800ae92 <UART_RxISR_8BIT_FIFOEN+0xca>
 800ae6e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800ae72:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ae76:	2b00      	cmp	r3, #0
 800ae78:	d00b      	beq.n	800ae92 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800ae7a:	687b      	ldr	r3, [r7, #4]
 800ae7c:	681b      	ldr	r3, [r3, #0]
 800ae7e:	2201      	movs	r2, #1
 800ae80:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800ae82:	687b      	ldr	r3, [r7, #4]
 800ae84:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ae88:	f043 0201 	orr.w	r2, r3, #1
 800ae8c:	687b      	ldr	r3, [r7, #4]
 800ae8e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800ae92:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ae96:	f003 0302 	and.w	r3, r3, #2
 800ae9a:	2b00      	cmp	r3, #0
 800ae9c:	d011      	beq.n	800aec2 <UART_RxISR_8BIT_FIFOEN+0xfa>
 800ae9e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800aea2:	f003 0301 	and.w	r3, r3, #1
 800aea6:	2b00      	cmp	r3, #0
 800aea8:	d00b      	beq.n	800aec2 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800aeaa:	687b      	ldr	r3, [r7, #4]
 800aeac:	681b      	ldr	r3, [r3, #0]
 800aeae:	2202      	movs	r2, #2
 800aeb0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800aeb2:	687b      	ldr	r3, [r7, #4]
 800aeb4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800aeb8:	f043 0204 	orr.w	r2, r3, #4
 800aebc:	687b      	ldr	r3, [r7, #4]
 800aebe:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800aec2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800aec6:	f003 0304 	and.w	r3, r3, #4
 800aeca:	2b00      	cmp	r3, #0
 800aecc:	d011      	beq.n	800aef2 <UART_RxISR_8BIT_FIFOEN+0x12a>
 800aece:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800aed2:	f003 0301 	and.w	r3, r3, #1
 800aed6:	2b00      	cmp	r3, #0
 800aed8:	d00b      	beq.n	800aef2 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800aeda:	687b      	ldr	r3, [r7, #4]
 800aedc:	681b      	ldr	r3, [r3, #0]
 800aede:	2204      	movs	r2, #4
 800aee0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800aee2:	687b      	ldr	r3, [r7, #4]
 800aee4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800aee8:	f043 0202 	orr.w	r2, r3, #2
 800aeec:	687b      	ldr	r3, [r7, #4]
 800aeee:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800aef2:	687b      	ldr	r3, [r7, #4]
 800aef4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800aef8:	2b00      	cmp	r3, #0
 800aefa:	d006      	beq.n	800af0a <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800aefc:	6878      	ldr	r0, [r7, #4]
 800aefe:	f7fe fd77 	bl	80099f0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800af02:	687b      	ldr	r3, [r7, #4]
 800af04:	2200      	movs	r2, #0
 800af06:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800af0a:	687b      	ldr	r3, [r7, #4]
 800af0c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800af10:	b29b      	uxth	r3, r3
 800af12:	2b00      	cmp	r3, #0
 800af14:	f040 80a3 	bne.w	800b05e <UART_RxISR_8BIT_FIFOEN+0x296>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800af18:	687b      	ldr	r3, [r7, #4]
 800af1a:	681b      	ldr	r3, [r3, #0]
 800af1c:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af1e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800af20:	e853 3f00 	ldrex	r3, [r3]
 800af24:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 800af26:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800af28:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800af2c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800af30:	687b      	ldr	r3, [r7, #4]
 800af32:	681b      	ldr	r3, [r3, #0]
 800af34:	461a      	mov	r2, r3
 800af36:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800af3a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800af3c:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af3e:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 800af40:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800af42:	e841 2300 	strex	r3, r2, [r1]
 800af46:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 800af48:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800af4a:	2b00      	cmp	r3, #0
 800af4c:	d1e4      	bne.n	800af18 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800af4e:	687b      	ldr	r3, [r7, #4]
 800af50:	681b      	ldr	r3, [r3, #0]
 800af52:	3308      	adds	r3, #8
 800af54:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af56:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800af58:	e853 3f00 	ldrex	r3, [r3]
 800af5c:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800af5e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800af60:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800af64:	f023 0301 	bic.w	r3, r3, #1
 800af68:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800af6c:	687b      	ldr	r3, [r7, #4]
 800af6e:	681b      	ldr	r3, [r3, #0]
 800af70:	3308      	adds	r3, #8
 800af72:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800af76:	66ba      	str	r2, [r7, #104]	@ 0x68
 800af78:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af7a:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800af7c:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800af7e:	e841 2300 	strex	r3, r2, [r1]
 800af82:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800af84:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800af86:	2b00      	cmp	r3, #0
 800af88:	d1e1      	bne.n	800af4e <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800af8a:	687b      	ldr	r3, [r7, #4]
 800af8c:	2220      	movs	r2, #32
 800af8e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800af92:	687b      	ldr	r3, [r7, #4]
 800af94:	2200      	movs	r2, #0
 800af96:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800af98:	687b      	ldr	r3, [r7, #4]
 800af9a:	2200      	movs	r2, #0
 800af9c:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800af9e:	687b      	ldr	r3, [r7, #4]
 800afa0:	681b      	ldr	r3, [r3, #0]
 800afa2:	4a60      	ldr	r2, [pc, #384]	@ (800b124 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 800afa4:	4293      	cmp	r3, r2
 800afa6:	d021      	beq.n	800afec <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800afa8:	687b      	ldr	r3, [r7, #4]
 800afaa:	681b      	ldr	r3, [r3, #0]
 800afac:	685b      	ldr	r3, [r3, #4]
 800afae:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800afb2:	2b00      	cmp	r3, #0
 800afb4:	d01a      	beq.n	800afec <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800afb6:	687b      	ldr	r3, [r7, #4]
 800afb8:	681b      	ldr	r3, [r3, #0]
 800afba:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800afbc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800afbe:	e853 3f00 	ldrex	r3, [r3]
 800afc2:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800afc4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800afc6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800afca:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800afce:	687b      	ldr	r3, [r7, #4]
 800afd0:	681b      	ldr	r3, [r3, #0]
 800afd2:	461a      	mov	r2, r3
 800afd4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800afd8:	657b      	str	r3, [r7, #84]	@ 0x54
 800afda:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800afdc:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800afde:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800afe0:	e841 2300 	strex	r3, r2, [r1]
 800afe4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800afe6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800afe8:	2b00      	cmp	r3, #0
 800afea:	d1e4      	bne.n	800afb6 <UART_RxISR_8BIT_FIFOEN+0x1ee>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800afec:	687b      	ldr	r3, [r7, #4]
 800afee:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800aff0:	2b01      	cmp	r3, #1
 800aff2:	d130      	bne.n	800b056 <UART_RxISR_8BIT_FIFOEN+0x28e>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800aff4:	687b      	ldr	r3, [r7, #4]
 800aff6:	2200      	movs	r2, #0
 800aff8:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800affa:	687b      	ldr	r3, [r7, #4]
 800affc:	681b      	ldr	r3, [r3, #0]
 800affe:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b000:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b002:	e853 3f00 	ldrex	r3, [r3]
 800b006:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800b008:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b00a:	f023 0310 	bic.w	r3, r3, #16
 800b00e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800b012:	687b      	ldr	r3, [r7, #4]
 800b014:	681b      	ldr	r3, [r3, #0]
 800b016:	461a      	mov	r2, r3
 800b018:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800b01c:	643b      	str	r3, [r7, #64]	@ 0x40
 800b01e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b020:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800b022:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b024:	e841 2300 	strex	r3, r2, [r1]
 800b028:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800b02a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b02c:	2b00      	cmp	r3, #0
 800b02e:	d1e4      	bne.n	800affa <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800b030:	687b      	ldr	r3, [r7, #4]
 800b032:	681b      	ldr	r3, [r3, #0]
 800b034:	69db      	ldr	r3, [r3, #28]
 800b036:	f003 0310 	and.w	r3, r3, #16
 800b03a:	2b10      	cmp	r3, #16
 800b03c:	d103      	bne.n	800b046 <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800b03e:	687b      	ldr	r3, [r7, #4]
 800b040:	681b      	ldr	r3, [r3, #0]
 800b042:	2210      	movs	r2, #16
 800b044:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800b046:	687b      	ldr	r3, [r7, #4]
 800b048:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800b04c:	4619      	mov	r1, r3
 800b04e:	6878      	ldr	r0, [r7, #4]
 800b050:	f7fe fcd8 	bl	8009a04 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800b054:	e00e      	b.n	800b074 <UART_RxISR_8BIT_FIFOEN+0x2ac>
          HAL_UART_RxCpltCallback(huart);
 800b056:	6878      	ldr	r0, [r7, #4]
 800b058:	f7f7 ff2a 	bl	8002eb0 <HAL_UART_RxCpltCallback>
        break;
 800b05c:	e00a      	b.n	800b074 <UART_RxISR_8BIT_FIFOEN+0x2ac>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800b05e:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 800b062:	2b00      	cmp	r3, #0
 800b064:	d006      	beq.n	800b074 <UART_RxISR_8BIT_FIFOEN+0x2ac>
 800b066:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b06a:	f003 0320 	and.w	r3, r3, #32
 800b06e:	2b00      	cmp	r3, #0
 800b070:	f47f aece 	bne.w	800ae10 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800b074:	687b      	ldr	r3, [r7, #4]
 800b076:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b07a:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800b07e:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800b082:	2b00      	cmp	r3, #0
 800b084:	d049      	beq.n	800b11a <UART_RxISR_8BIT_FIFOEN+0x352>
 800b086:	687b      	ldr	r3, [r7, #4]
 800b088:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800b08c:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 800b090:	429a      	cmp	r2, r3
 800b092:	d242      	bcs.n	800b11a <UART_RxISR_8BIT_FIFOEN+0x352>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800b094:	687b      	ldr	r3, [r7, #4]
 800b096:	681b      	ldr	r3, [r3, #0]
 800b098:	3308      	adds	r3, #8
 800b09a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b09c:	6a3b      	ldr	r3, [r7, #32]
 800b09e:	e853 3f00 	ldrex	r3, [r3]
 800b0a2:	61fb      	str	r3, [r7, #28]
   return(result);
 800b0a4:	69fb      	ldr	r3, [r7, #28]
 800b0a6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b0aa:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800b0ae:	687b      	ldr	r3, [r7, #4]
 800b0b0:	681b      	ldr	r3, [r3, #0]
 800b0b2:	3308      	adds	r3, #8
 800b0b4:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800b0b8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800b0ba:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b0bc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b0be:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b0c0:	e841 2300 	strex	r3, r2, [r1]
 800b0c4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b0c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b0c8:	2b00      	cmp	r3, #0
 800b0ca:	d1e3      	bne.n	800b094 <UART_RxISR_8BIT_FIFOEN+0x2cc>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800b0cc:	687b      	ldr	r3, [r7, #4]
 800b0ce:	4a16      	ldr	r2, [pc, #88]	@ (800b128 <UART_RxISR_8BIT_FIFOEN+0x360>)
 800b0d0:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800b0d2:	687b      	ldr	r3, [r7, #4]
 800b0d4:	681b      	ldr	r3, [r3, #0]
 800b0d6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b0d8:	68fb      	ldr	r3, [r7, #12]
 800b0da:	e853 3f00 	ldrex	r3, [r3]
 800b0de:	60bb      	str	r3, [r7, #8]
   return(result);
 800b0e0:	68bb      	ldr	r3, [r7, #8]
 800b0e2:	f043 0320 	orr.w	r3, r3, #32
 800b0e6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800b0ea:	687b      	ldr	r3, [r7, #4]
 800b0ec:	681b      	ldr	r3, [r3, #0]
 800b0ee:	461a      	mov	r2, r3
 800b0f0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800b0f4:	61bb      	str	r3, [r7, #24]
 800b0f6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b0f8:	6979      	ldr	r1, [r7, #20]
 800b0fa:	69ba      	ldr	r2, [r7, #24]
 800b0fc:	e841 2300 	strex	r3, r2, [r1]
 800b100:	613b      	str	r3, [r7, #16]
   return(result);
 800b102:	693b      	ldr	r3, [r7, #16]
 800b104:	2b00      	cmp	r3, #0
 800b106:	d1e4      	bne.n	800b0d2 <UART_RxISR_8BIT_FIFOEN+0x30a>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800b108:	e007      	b.n	800b11a <UART_RxISR_8BIT_FIFOEN+0x352>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800b10a:	687b      	ldr	r3, [r7, #4]
 800b10c:	681b      	ldr	r3, [r3, #0]
 800b10e:	699a      	ldr	r2, [r3, #24]
 800b110:	687b      	ldr	r3, [r7, #4]
 800b112:	681b      	ldr	r3, [r3, #0]
 800b114:	f042 0208 	orr.w	r2, r2, #8
 800b118:	619a      	str	r2, [r3, #24]
}
 800b11a:	bf00      	nop
 800b11c:	37b0      	adds	r7, #176	@ 0xb0
 800b11e:	46bd      	mov	sp, r7
 800b120:	bd80      	pop	{r7, pc}
 800b122:	bf00      	nop
 800b124:	40008000 	.word	0x40008000
 800b128:	0800aa59 	.word	0x0800aa59

0800b12c <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800b12c:	b580      	push	{r7, lr}
 800b12e:	b0ae      	sub	sp, #184	@ 0xb8
 800b130:	af00      	add	r7, sp, #0
 800b132:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800b134:	687b      	ldr	r3, [r7, #4]
 800b136:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800b13a:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800b13e:	687b      	ldr	r3, [r7, #4]
 800b140:	681b      	ldr	r3, [r3, #0]
 800b142:	69db      	ldr	r3, [r3, #28]
 800b144:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800b148:	687b      	ldr	r3, [r7, #4]
 800b14a:	681b      	ldr	r3, [r3, #0]
 800b14c:	681b      	ldr	r3, [r3, #0]
 800b14e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800b152:	687b      	ldr	r3, [r7, #4]
 800b154:	681b      	ldr	r3, [r3, #0]
 800b156:	689b      	ldr	r3, [r3, #8]
 800b158:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800b15c:	687b      	ldr	r3, [r7, #4]
 800b15e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b162:	2b22      	cmp	r3, #34	@ 0x22
 800b164:	f040 8187 	bne.w	800b476 <UART_RxISR_16BIT_FIFOEN+0x34a>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800b168:	687b      	ldr	r3, [r7, #4]
 800b16a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800b16e:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800b172:	e12a      	b.n	800b3ca <UART_RxISR_16BIT_FIFOEN+0x29e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800b174:	687b      	ldr	r3, [r7, #4]
 800b176:	681b      	ldr	r3, [r3, #0]
 800b178:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b17a:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800b17e:	687b      	ldr	r3, [r7, #4]
 800b180:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b182:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 800b186:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 800b18a:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 800b18e:	4013      	ands	r3, r2
 800b190:	b29a      	uxth	r2, r3
 800b192:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800b196:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800b198:	687b      	ldr	r3, [r7, #4]
 800b19a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b19c:	1c9a      	adds	r2, r3, #2
 800b19e:	687b      	ldr	r3, [r7, #4]
 800b1a0:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800b1a2:	687b      	ldr	r3, [r7, #4]
 800b1a4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b1a8:	b29b      	uxth	r3, r3
 800b1aa:	3b01      	subs	r3, #1
 800b1ac:	b29a      	uxth	r2, r3
 800b1ae:	687b      	ldr	r3, [r7, #4]
 800b1b0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800b1b4:	687b      	ldr	r3, [r7, #4]
 800b1b6:	681b      	ldr	r3, [r3, #0]
 800b1b8:	69db      	ldr	r3, [r3, #28]
 800b1ba:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800b1be:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800b1c2:	f003 0307 	and.w	r3, r3, #7
 800b1c6:	2b00      	cmp	r3, #0
 800b1c8:	d053      	beq.n	800b272 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800b1ca:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800b1ce:	f003 0301 	and.w	r3, r3, #1
 800b1d2:	2b00      	cmp	r3, #0
 800b1d4:	d011      	beq.n	800b1fa <UART_RxISR_16BIT_FIFOEN+0xce>
 800b1d6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b1da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b1de:	2b00      	cmp	r3, #0
 800b1e0:	d00b      	beq.n	800b1fa <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800b1e2:	687b      	ldr	r3, [r7, #4]
 800b1e4:	681b      	ldr	r3, [r3, #0]
 800b1e6:	2201      	movs	r2, #1
 800b1e8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800b1ea:	687b      	ldr	r3, [r7, #4]
 800b1ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b1f0:	f043 0201 	orr.w	r2, r3, #1
 800b1f4:	687b      	ldr	r3, [r7, #4]
 800b1f6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800b1fa:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800b1fe:	f003 0302 	and.w	r3, r3, #2
 800b202:	2b00      	cmp	r3, #0
 800b204:	d011      	beq.n	800b22a <UART_RxISR_16BIT_FIFOEN+0xfe>
 800b206:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800b20a:	f003 0301 	and.w	r3, r3, #1
 800b20e:	2b00      	cmp	r3, #0
 800b210:	d00b      	beq.n	800b22a <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800b212:	687b      	ldr	r3, [r7, #4]
 800b214:	681b      	ldr	r3, [r3, #0]
 800b216:	2202      	movs	r2, #2
 800b218:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800b21a:	687b      	ldr	r3, [r7, #4]
 800b21c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b220:	f043 0204 	orr.w	r2, r3, #4
 800b224:	687b      	ldr	r3, [r7, #4]
 800b226:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800b22a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800b22e:	f003 0304 	and.w	r3, r3, #4
 800b232:	2b00      	cmp	r3, #0
 800b234:	d011      	beq.n	800b25a <UART_RxISR_16BIT_FIFOEN+0x12e>
 800b236:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800b23a:	f003 0301 	and.w	r3, r3, #1
 800b23e:	2b00      	cmp	r3, #0
 800b240:	d00b      	beq.n	800b25a <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800b242:	687b      	ldr	r3, [r7, #4]
 800b244:	681b      	ldr	r3, [r3, #0]
 800b246:	2204      	movs	r2, #4
 800b248:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800b24a:	687b      	ldr	r3, [r7, #4]
 800b24c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b250:	f043 0202 	orr.w	r2, r3, #2
 800b254:	687b      	ldr	r3, [r7, #4]
 800b256:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800b25a:	687b      	ldr	r3, [r7, #4]
 800b25c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b260:	2b00      	cmp	r3, #0
 800b262:	d006      	beq.n	800b272 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800b264:	6878      	ldr	r0, [r7, #4]
 800b266:	f7fe fbc3 	bl	80099f0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b26a:	687b      	ldr	r3, [r7, #4]
 800b26c:	2200      	movs	r2, #0
 800b26e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800b272:	687b      	ldr	r3, [r7, #4]
 800b274:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b278:	b29b      	uxth	r3, r3
 800b27a:	2b00      	cmp	r3, #0
 800b27c:	f040 80a5 	bne.w	800b3ca <UART_RxISR_16BIT_FIFOEN+0x29e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b280:	687b      	ldr	r3, [r7, #4]
 800b282:	681b      	ldr	r3, [r3, #0]
 800b284:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b286:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b288:	e853 3f00 	ldrex	r3, [r3]
 800b28c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800b28e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b290:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b294:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800b298:	687b      	ldr	r3, [r7, #4]
 800b29a:	681b      	ldr	r3, [r3, #0]
 800b29c:	461a      	mov	r2, r3
 800b29e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800b2a2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800b2a6:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b2a8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800b2aa:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800b2ae:	e841 2300 	strex	r3, r2, [r1]
 800b2b2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800b2b4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b2b6:	2b00      	cmp	r3, #0
 800b2b8:	d1e2      	bne.n	800b280 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800b2ba:	687b      	ldr	r3, [r7, #4]
 800b2bc:	681b      	ldr	r3, [r3, #0]
 800b2be:	3308      	adds	r3, #8
 800b2c0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b2c2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b2c4:	e853 3f00 	ldrex	r3, [r3]
 800b2c8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800b2ca:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b2cc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b2d0:	f023 0301 	bic.w	r3, r3, #1
 800b2d4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800b2d8:	687b      	ldr	r3, [r7, #4]
 800b2da:	681b      	ldr	r3, [r3, #0]
 800b2dc:	3308      	adds	r3, #8
 800b2de:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800b2e2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800b2e4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b2e6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800b2e8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800b2ea:	e841 2300 	strex	r3, r2, [r1]
 800b2ee:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800b2f0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b2f2:	2b00      	cmp	r3, #0
 800b2f4:	d1e1      	bne.n	800b2ba <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800b2f6:	687b      	ldr	r3, [r7, #4]
 800b2f8:	2220      	movs	r2, #32
 800b2fa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800b2fe:	687b      	ldr	r3, [r7, #4]
 800b300:	2200      	movs	r2, #0
 800b302:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b304:	687b      	ldr	r3, [r7, #4]
 800b306:	2200      	movs	r2, #0
 800b308:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800b30a:	687b      	ldr	r3, [r7, #4]
 800b30c:	681b      	ldr	r3, [r3, #0]
 800b30e:	4a60      	ldr	r2, [pc, #384]	@ (800b490 <UART_RxISR_16BIT_FIFOEN+0x364>)
 800b310:	4293      	cmp	r3, r2
 800b312:	d021      	beq.n	800b358 <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800b314:	687b      	ldr	r3, [r7, #4]
 800b316:	681b      	ldr	r3, [r3, #0]
 800b318:	685b      	ldr	r3, [r3, #4]
 800b31a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b31e:	2b00      	cmp	r3, #0
 800b320:	d01a      	beq.n	800b358 <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800b322:	687b      	ldr	r3, [r7, #4]
 800b324:	681b      	ldr	r3, [r3, #0]
 800b326:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b328:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b32a:	e853 3f00 	ldrex	r3, [r3]
 800b32e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800b330:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b332:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800b336:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800b33a:	687b      	ldr	r3, [r7, #4]
 800b33c:	681b      	ldr	r3, [r3, #0]
 800b33e:	461a      	mov	r2, r3
 800b340:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800b344:	65bb      	str	r3, [r7, #88]	@ 0x58
 800b346:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b348:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800b34a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800b34c:	e841 2300 	strex	r3, r2, [r1]
 800b350:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800b352:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b354:	2b00      	cmp	r3, #0
 800b356:	d1e4      	bne.n	800b322 <UART_RxISR_16BIT_FIFOEN+0x1f6>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b358:	687b      	ldr	r3, [r7, #4]
 800b35a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b35c:	2b01      	cmp	r3, #1
 800b35e:	d130      	bne.n	800b3c2 <UART_RxISR_16BIT_FIFOEN+0x296>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b360:	687b      	ldr	r3, [r7, #4]
 800b362:	2200      	movs	r2, #0
 800b364:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b366:	687b      	ldr	r3, [r7, #4]
 800b368:	681b      	ldr	r3, [r3, #0]
 800b36a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b36c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b36e:	e853 3f00 	ldrex	r3, [r3]
 800b372:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800b374:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b376:	f023 0310 	bic.w	r3, r3, #16
 800b37a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800b37e:	687b      	ldr	r3, [r7, #4]
 800b380:	681b      	ldr	r3, [r3, #0]
 800b382:	461a      	mov	r2, r3
 800b384:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800b388:	647b      	str	r3, [r7, #68]	@ 0x44
 800b38a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b38c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b38e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b390:	e841 2300 	strex	r3, r2, [r1]
 800b394:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800b396:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b398:	2b00      	cmp	r3, #0
 800b39a:	d1e4      	bne.n	800b366 <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800b39c:	687b      	ldr	r3, [r7, #4]
 800b39e:	681b      	ldr	r3, [r3, #0]
 800b3a0:	69db      	ldr	r3, [r3, #28]
 800b3a2:	f003 0310 	and.w	r3, r3, #16
 800b3a6:	2b10      	cmp	r3, #16
 800b3a8:	d103      	bne.n	800b3b2 <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800b3aa:	687b      	ldr	r3, [r7, #4]
 800b3ac:	681b      	ldr	r3, [r3, #0]
 800b3ae:	2210      	movs	r2, #16
 800b3b0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800b3b2:	687b      	ldr	r3, [r7, #4]
 800b3b4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800b3b8:	4619      	mov	r1, r3
 800b3ba:	6878      	ldr	r0, [r7, #4]
 800b3bc:	f7fe fb22 	bl	8009a04 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800b3c0:	e00e      	b.n	800b3e0 <UART_RxISR_16BIT_FIFOEN+0x2b4>
          HAL_UART_RxCpltCallback(huart);
 800b3c2:	6878      	ldr	r0, [r7, #4]
 800b3c4:	f7f7 fd74 	bl	8002eb0 <HAL_UART_RxCpltCallback>
        break;
 800b3c8:	e00a      	b.n	800b3e0 <UART_RxISR_16BIT_FIFOEN+0x2b4>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800b3ca:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 800b3ce:	2b00      	cmp	r3, #0
 800b3d0:	d006      	beq.n	800b3e0 <UART_RxISR_16BIT_FIFOEN+0x2b4>
 800b3d2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800b3d6:	f003 0320 	and.w	r3, r3, #32
 800b3da:	2b00      	cmp	r3, #0
 800b3dc:	f47f aeca 	bne.w	800b174 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800b3e0:	687b      	ldr	r3, [r7, #4]
 800b3e2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b3e6:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800b3ea:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800b3ee:	2b00      	cmp	r3, #0
 800b3f0:	d049      	beq.n	800b486 <UART_RxISR_16BIT_FIFOEN+0x35a>
 800b3f2:	687b      	ldr	r3, [r7, #4]
 800b3f4:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800b3f8:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 800b3fc:	429a      	cmp	r2, r3
 800b3fe:	d242      	bcs.n	800b486 <UART_RxISR_16BIT_FIFOEN+0x35a>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800b400:	687b      	ldr	r3, [r7, #4]
 800b402:	681b      	ldr	r3, [r3, #0]
 800b404:	3308      	adds	r3, #8
 800b406:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b408:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b40a:	e853 3f00 	ldrex	r3, [r3]
 800b40e:	623b      	str	r3, [r7, #32]
   return(result);
 800b410:	6a3b      	ldr	r3, [r7, #32]
 800b412:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b416:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800b41a:	687b      	ldr	r3, [r7, #4]
 800b41c:	681b      	ldr	r3, [r3, #0]
 800b41e:	3308      	adds	r3, #8
 800b420:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800b424:	633a      	str	r2, [r7, #48]	@ 0x30
 800b426:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b428:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b42a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b42c:	e841 2300 	strex	r3, r2, [r1]
 800b430:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b432:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b434:	2b00      	cmp	r3, #0
 800b436:	d1e3      	bne.n	800b400 <UART_RxISR_16BIT_FIFOEN+0x2d4>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800b438:	687b      	ldr	r3, [r7, #4]
 800b43a:	4a16      	ldr	r2, [pc, #88]	@ (800b494 <UART_RxISR_16BIT_FIFOEN+0x368>)
 800b43c:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800b43e:	687b      	ldr	r3, [r7, #4]
 800b440:	681b      	ldr	r3, [r3, #0]
 800b442:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b444:	693b      	ldr	r3, [r7, #16]
 800b446:	e853 3f00 	ldrex	r3, [r3]
 800b44a:	60fb      	str	r3, [r7, #12]
   return(result);
 800b44c:	68fb      	ldr	r3, [r7, #12]
 800b44e:	f043 0320 	orr.w	r3, r3, #32
 800b452:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800b456:	687b      	ldr	r3, [r7, #4]
 800b458:	681b      	ldr	r3, [r3, #0]
 800b45a:	461a      	mov	r2, r3
 800b45c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800b460:	61fb      	str	r3, [r7, #28]
 800b462:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b464:	69b9      	ldr	r1, [r7, #24]
 800b466:	69fa      	ldr	r2, [r7, #28]
 800b468:	e841 2300 	strex	r3, r2, [r1]
 800b46c:	617b      	str	r3, [r7, #20]
   return(result);
 800b46e:	697b      	ldr	r3, [r7, #20]
 800b470:	2b00      	cmp	r3, #0
 800b472:	d1e4      	bne.n	800b43e <UART_RxISR_16BIT_FIFOEN+0x312>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800b474:	e007      	b.n	800b486 <UART_RxISR_16BIT_FIFOEN+0x35a>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800b476:	687b      	ldr	r3, [r7, #4]
 800b478:	681b      	ldr	r3, [r3, #0]
 800b47a:	699a      	ldr	r2, [r3, #24]
 800b47c:	687b      	ldr	r3, [r7, #4]
 800b47e:	681b      	ldr	r3, [r3, #0]
 800b480:	f042 0208 	orr.w	r2, r2, #8
 800b484:	619a      	str	r2, [r3, #24]
}
 800b486:	bf00      	nop
 800b488:	37b8      	adds	r7, #184	@ 0xb8
 800b48a:	46bd      	mov	sp, r7
 800b48c:	bd80      	pop	{r7, pc}
 800b48e:	bf00      	nop
 800b490:	40008000 	.word	0x40008000
 800b494:	0800ac11 	.word	0x0800ac11

0800b498 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800b498:	b480      	push	{r7}
 800b49a:	b083      	sub	sp, #12
 800b49c:	af00      	add	r7, sp, #0
 800b49e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800b4a0:	bf00      	nop
 800b4a2:	370c      	adds	r7, #12
 800b4a4:	46bd      	mov	sp, r7
 800b4a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4aa:	4770      	bx	lr

0800b4ac <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800b4ac:	b480      	push	{r7}
 800b4ae:	b083      	sub	sp, #12
 800b4b0:	af00      	add	r7, sp, #0
 800b4b2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800b4b4:	bf00      	nop
 800b4b6:	370c      	adds	r7, #12
 800b4b8:	46bd      	mov	sp, r7
 800b4ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4be:	4770      	bx	lr

0800b4c0 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800b4c0:	b480      	push	{r7}
 800b4c2:	b083      	sub	sp, #12
 800b4c4:	af00      	add	r7, sp, #0
 800b4c6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800b4c8:	bf00      	nop
 800b4ca:	370c      	adds	r7, #12
 800b4cc:	46bd      	mov	sp, r7
 800b4ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4d2:	4770      	bx	lr

0800b4d4 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800b4d4:	b480      	push	{r7}
 800b4d6:	b085      	sub	sp, #20
 800b4d8:	af00      	add	r7, sp, #0
 800b4da:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b4dc:	687b      	ldr	r3, [r7, #4]
 800b4de:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b4e2:	2b01      	cmp	r3, #1
 800b4e4:	d101      	bne.n	800b4ea <HAL_UARTEx_DisableFifoMode+0x16>
 800b4e6:	2302      	movs	r3, #2
 800b4e8:	e027      	b.n	800b53a <HAL_UARTEx_DisableFifoMode+0x66>
 800b4ea:	687b      	ldr	r3, [r7, #4]
 800b4ec:	2201      	movs	r2, #1
 800b4ee:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b4f2:	687b      	ldr	r3, [r7, #4]
 800b4f4:	2224      	movs	r2, #36	@ 0x24
 800b4f6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b4fa:	687b      	ldr	r3, [r7, #4]
 800b4fc:	681b      	ldr	r3, [r3, #0]
 800b4fe:	681b      	ldr	r3, [r3, #0]
 800b500:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b502:	687b      	ldr	r3, [r7, #4]
 800b504:	681b      	ldr	r3, [r3, #0]
 800b506:	681a      	ldr	r2, [r3, #0]
 800b508:	687b      	ldr	r3, [r7, #4]
 800b50a:	681b      	ldr	r3, [r3, #0]
 800b50c:	f022 0201 	bic.w	r2, r2, #1
 800b510:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800b512:	68fb      	ldr	r3, [r7, #12]
 800b514:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800b518:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800b51a:	687b      	ldr	r3, [r7, #4]
 800b51c:	2200      	movs	r2, #0
 800b51e:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b520:	687b      	ldr	r3, [r7, #4]
 800b522:	681b      	ldr	r3, [r3, #0]
 800b524:	68fa      	ldr	r2, [r7, #12]
 800b526:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b528:	687b      	ldr	r3, [r7, #4]
 800b52a:	2220      	movs	r2, #32
 800b52c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b530:	687b      	ldr	r3, [r7, #4]
 800b532:	2200      	movs	r2, #0
 800b534:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b538:	2300      	movs	r3, #0
}
 800b53a:	4618      	mov	r0, r3
 800b53c:	3714      	adds	r7, #20
 800b53e:	46bd      	mov	sp, r7
 800b540:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b544:	4770      	bx	lr

0800b546 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800b546:	b580      	push	{r7, lr}
 800b548:	b084      	sub	sp, #16
 800b54a:	af00      	add	r7, sp, #0
 800b54c:	6078      	str	r0, [r7, #4]
 800b54e:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b550:	687b      	ldr	r3, [r7, #4]
 800b552:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b556:	2b01      	cmp	r3, #1
 800b558:	d101      	bne.n	800b55e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800b55a:	2302      	movs	r3, #2
 800b55c:	e02d      	b.n	800b5ba <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800b55e:	687b      	ldr	r3, [r7, #4]
 800b560:	2201      	movs	r2, #1
 800b562:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b566:	687b      	ldr	r3, [r7, #4]
 800b568:	2224      	movs	r2, #36	@ 0x24
 800b56a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b56e:	687b      	ldr	r3, [r7, #4]
 800b570:	681b      	ldr	r3, [r3, #0]
 800b572:	681b      	ldr	r3, [r3, #0]
 800b574:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b576:	687b      	ldr	r3, [r7, #4]
 800b578:	681b      	ldr	r3, [r3, #0]
 800b57a:	681a      	ldr	r2, [r3, #0]
 800b57c:	687b      	ldr	r3, [r7, #4]
 800b57e:	681b      	ldr	r3, [r3, #0]
 800b580:	f022 0201 	bic.w	r2, r2, #1
 800b584:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800b586:	687b      	ldr	r3, [r7, #4]
 800b588:	681b      	ldr	r3, [r3, #0]
 800b58a:	689b      	ldr	r3, [r3, #8]
 800b58c:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800b590:	687b      	ldr	r3, [r7, #4]
 800b592:	681b      	ldr	r3, [r3, #0]
 800b594:	683a      	ldr	r2, [r7, #0]
 800b596:	430a      	orrs	r2, r1
 800b598:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800b59a:	6878      	ldr	r0, [r7, #4]
 800b59c:	f000 f850 	bl	800b640 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b5a0:	687b      	ldr	r3, [r7, #4]
 800b5a2:	681b      	ldr	r3, [r3, #0]
 800b5a4:	68fa      	ldr	r2, [r7, #12]
 800b5a6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b5a8:	687b      	ldr	r3, [r7, #4]
 800b5aa:	2220      	movs	r2, #32
 800b5ac:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b5b0:	687b      	ldr	r3, [r7, #4]
 800b5b2:	2200      	movs	r2, #0
 800b5b4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b5b8:	2300      	movs	r3, #0
}
 800b5ba:	4618      	mov	r0, r3
 800b5bc:	3710      	adds	r7, #16
 800b5be:	46bd      	mov	sp, r7
 800b5c0:	bd80      	pop	{r7, pc}

0800b5c2 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800b5c2:	b580      	push	{r7, lr}
 800b5c4:	b084      	sub	sp, #16
 800b5c6:	af00      	add	r7, sp, #0
 800b5c8:	6078      	str	r0, [r7, #4]
 800b5ca:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b5cc:	687b      	ldr	r3, [r7, #4]
 800b5ce:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b5d2:	2b01      	cmp	r3, #1
 800b5d4:	d101      	bne.n	800b5da <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800b5d6:	2302      	movs	r3, #2
 800b5d8:	e02d      	b.n	800b636 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800b5da:	687b      	ldr	r3, [r7, #4]
 800b5dc:	2201      	movs	r2, #1
 800b5de:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b5e2:	687b      	ldr	r3, [r7, #4]
 800b5e4:	2224      	movs	r2, #36	@ 0x24
 800b5e6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b5ea:	687b      	ldr	r3, [r7, #4]
 800b5ec:	681b      	ldr	r3, [r3, #0]
 800b5ee:	681b      	ldr	r3, [r3, #0]
 800b5f0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b5f2:	687b      	ldr	r3, [r7, #4]
 800b5f4:	681b      	ldr	r3, [r3, #0]
 800b5f6:	681a      	ldr	r2, [r3, #0]
 800b5f8:	687b      	ldr	r3, [r7, #4]
 800b5fa:	681b      	ldr	r3, [r3, #0]
 800b5fc:	f022 0201 	bic.w	r2, r2, #1
 800b600:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800b602:	687b      	ldr	r3, [r7, #4]
 800b604:	681b      	ldr	r3, [r3, #0]
 800b606:	689b      	ldr	r3, [r3, #8]
 800b608:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800b60c:	687b      	ldr	r3, [r7, #4]
 800b60e:	681b      	ldr	r3, [r3, #0]
 800b610:	683a      	ldr	r2, [r7, #0]
 800b612:	430a      	orrs	r2, r1
 800b614:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800b616:	6878      	ldr	r0, [r7, #4]
 800b618:	f000 f812 	bl	800b640 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b61c:	687b      	ldr	r3, [r7, #4]
 800b61e:	681b      	ldr	r3, [r3, #0]
 800b620:	68fa      	ldr	r2, [r7, #12]
 800b622:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b624:	687b      	ldr	r3, [r7, #4]
 800b626:	2220      	movs	r2, #32
 800b628:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b62c:	687b      	ldr	r3, [r7, #4]
 800b62e:	2200      	movs	r2, #0
 800b630:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b634:	2300      	movs	r3, #0
}
 800b636:	4618      	mov	r0, r3
 800b638:	3710      	adds	r7, #16
 800b63a:	46bd      	mov	sp, r7
 800b63c:	bd80      	pop	{r7, pc}
	...

0800b640 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800b640:	b480      	push	{r7}
 800b642:	b085      	sub	sp, #20
 800b644:	af00      	add	r7, sp, #0
 800b646:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800b648:	687b      	ldr	r3, [r7, #4]
 800b64a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b64c:	2b00      	cmp	r3, #0
 800b64e:	d108      	bne.n	800b662 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800b650:	687b      	ldr	r3, [r7, #4]
 800b652:	2201      	movs	r2, #1
 800b654:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800b658:	687b      	ldr	r3, [r7, #4]
 800b65a:	2201      	movs	r2, #1
 800b65c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800b660:	e031      	b.n	800b6c6 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800b662:	2308      	movs	r3, #8
 800b664:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800b666:	2308      	movs	r3, #8
 800b668:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800b66a:	687b      	ldr	r3, [r7, #4]
 800b66c:	681b      	ldr	r3, [r3, #0]
 800b66e:	689b      	ldr	r3, [r3, #8]
 800b670:	0e5b      	lsrs	r3, r3, #25
 800b672:	b2db      	uxtb	r3, r3
 800b674:	f003 0307 	and.w	r3, r3, #7
 800b678:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800b67a:	687b      	ldr	r3, [r7, #4]
 800b67c:	681b      	ldr	r3, [r3, #0]
 800b67e:	689b      	ldr	r3, [r3, #8]
 800b680:	0f5b      	lsrs	r3, r3, #29
 800b682:	b2db      	uxtb	r3, r3
 800b684:	f003 0307 	and.w	r3, r3, #7
 800b688:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b68a:	7bbb      	ldrb	r3, [r7, #14]
 800b68c:	7b3a      	ldrb	r2, [r7, #12]
 800b68e:	4911      	ldr	r1, [pc, #68]	@ (800b6d4 <UARTEx_SetNbDataToProcess+0x94>)
 800b690:	5c8a      	ldrb	r2, [r1, r2]
 800b692:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800b696:	7b3a      	ldrb	r2, [r7, #12]
 800b698:	490f      	ldr	r1, [pc, #60]	@ (800b6d8 <UARTEx_SetNbDataToProcess+0x98>)
 800b69a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b69c:	fb93 f3f2 	sdiv	r3, r3, r2
 800b6a0:	b29a      	uxth	r2, r3
 800b6a2:	687b      	ldr	r3, [r7, #4]
 800b6a4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b6a8:	7bfb      	ldrb	r3, [r7, #15]
 800b6aa:	7b7a      	ldrb	r2, [r7, #13]
 800b6ac:	4909      	ldr	r1, [pc, #36]	@ (800b6d4 <UARTEx_SetNbDataToProcess+0x94>)
 800b6ae:	5c8a      	ldrb	r2, [r1, r2]
 800b6b0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800b6b4:	7b7a      	ldrb	r2, [r7, #13]
 800b6b6:	4908      	ldr	r1, [pc, #32]	@ (800b6d8 <UARTEx_SetNbDataToProcess+0x98>)
 800b6b8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b6ba:	fb93 f3f2 	sdiv	r3, r3, r2
 800b6be:	b29a      	uxth	r2, r3
 800b6c0:	687b      	ldr	r3, [r7, #4]
 800b6c2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800b6c6:	bf00      	nop
 800b6c8:	3714      	adds	r7, #20
 800b6ca:	46bd      	mov	sp, r7
 800b6cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6d0:	4770      	bx	lr
 800b6d2:	bf00      	nop
 800b6d4:	08016f84 	.word	0x08016f84
 800b6d8:	08016f8c 	.word	0x08016f8c

0800b6dc <SupervisorB2_gyroTargetDiff>:
static boolean_T SupervisorB2_checkStop(const real32_T wheel_speeds[4]);

/* Function for Chart: '<S9>/SuperB2_DEGB1_0' */
static boolean_T SupervisorB2_gyroTargetDiff(real32_T gyro_angle, real32_T
  targetAngle)
{
 800b6dc:	b580      	push	{r7, lr}
 800b6de:	b084      	sub	sp, #16
 800b6e0:	af00      	add	r7, sp, #0
 800b6e2:	ed87 0a01 	vstr	s0, [r7, #4]
 800b6e6:	edc7 0a00 	vstr	s1, [r7]
  real32_T x;
  x = (targetAngle - gyro_angle) + 180.0F;
 800b6ea:	ed97 7a00 	vldr	s14, [r7]
 800b6ee:	edd7 7a01 	vldr	s15, [r7, #4]
 800b6f2:	ee77 7a67 	vsub.f32	s15, s14, s15
 800b6f6:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 800b7b4 <SupervisorB2_gyroTargetDiff+0xd8>
 800b6fa:	ee77 7a87 	vadd.f32	s15, s15, s14
 800b6fe:	edc7 7a03 	vstr	s15, [r7, #12]
  if (rtIsNaNF(x)) {
 800b702:	ed97 0a03 	vldr	s0, [r7, #12]
 800b706:	f002 fdbb 	bl	800e280 <rtIsNaNF>
 800b70a:	4603      	mov	r3, r0
 800b70c:	2b00      	cmp	r3, #0
 800b70e:	d003      	beq.n	800b718 <SupervisorB2_gyroTargetDiff+0x3c>
    x = (rtNaNF);
 800b710:	4b29      	ldr	r3, [pc, #164]	@ (800b7b8 <SupervisorB2_gyroTargetDiff+0xdc>)
 800b712:	681b      	ldr	r3, [r3, #0]
 800b714:	60fb      	str	r3, [r7, #12]
 800b716:	e037      	b.n	800b788 <SupervisorB2_gyroTargetDiff+0xac>
  } else if (rtIsInfF(x)) {
 800b718:	ed97 0a03 	vldr	s0, [r7, #12]
 800b71c:	f002 fd8e 	bl	800e23c <rtIsInfF>
 800b720:	4603      	mov	r3, r0
 800b722:	2b00      	cmp	r3, #0
 800b724:	d003      	beq.n	800b72e <SupervisorB2_gyroTargetDiff+0x52>
    x = (rtNaNF);
 800b726:	4b24      	ldr	r3, [pc, #144]	@ (800b7b8 <SupervisorB2_gyroTargetDiff+0xdc>)
 800b728:	681b      	ldr	r3, [r3, #0]
 800b72a:	60fb      	str	r3, [r7, #12]
 800b72c:	e02c      	b.n	800b788 <SupervisorB2_gyroTargetDiff+0xac>
  } else if (x == 0.0F) {
 800b72e:	edd7 7a03 	vldr	s15, [r7, #12]
 800b732:	eef5 7a40 	vcmp.f32	s15, #0.0
 800b736:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b73a:	d103      	bne.n	800b744 <SupervisorB2_gyroTargetDiff+0x68>
    x = 0.0F;
 800b73c:	f04f 0300 	mov.w	r3, #0
 800b740:	60fb      	str	r3, [r7, #12]
 800b742:	e021      	b.n	800b788 <SupervisorB2_gyroTargetDiff+0xac>
  } else {
    x = fmodf(x, 360.0F);
 800b744:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 800b7bc <SupervisorB2_gyroTargetDiff+0xe0>
 800b748:	ed97 0a03 	vldr	s0, [r7, #12]
 800b74c:	f00a ff06 	bl	801655c <fmodf>
 800b750:	ed87 0a03 	vstr	s0, [r7, #12]
    if (x == 0.0F) {
 800b754:	edd7 7a03 	vldr	s15, [r7, #12]
 800b758:	eef5 7a40 	vcmp.f32	s15, #0.0
 800b75c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b760:	d103      	bne.n	800b76a <SupervisorB2_gyroTargetDiff+0x8e>
      x = 0.0F;
 800b762:	f04f 0300 	mov.w	r3, #0
 800b766:	60fb      	str	r3, [r7, #12]
 800b768:	e00e      	b.n	800b788 <SupervisorB2_gyroTargetDiff+0xac>
    } else if (x < 0.0F) {
 800b76a:	edd7 7a03 	vldr	s15, [r7, #12]
 800b76e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800b772:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b776:	d507      	bpl.n	800b788 <SupervisorB2_gyroTargetDiff+0xac>
      x += 360.0F;
 800b778:	edd7 7a03 	vldr	s15, [r7, #12]
 800b77c:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 800b7bc <SupervisorB2_gyroTargetDiff+0xe0>
 800b780:	ee77 7a87 	vadd.f32	s15, s15, s14
 800b784:	edc7 7a03 	vstr	s15, [r7, #12]
    }
  }

  return fabsf(x - 180.0F) < 12.0F;
 800b788:	edd7 7a03 	vldr	s15, [r7, #12]
 800b78c:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 800b7b4 <SupervisorB2_gyroTargetDiff+0xd8>
 800b790:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800b794:	eef0 7ae7 	vabs.f32	s15, s15
 800b798:	eeb2 7a08 	vmov.f32	s14, #40	@ 0x41400000  12.0
 800b79c:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b7a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b7a4:	bf4c      	ite	mi
 800b7a6:	2301      	movmi	r3, #1
 800b7a8:	2300      	movpl	r3, #0
 800b7aa:	b2db      	uxtb	r3, r3
}
 800b7ac:	4618      	mov	r0, r3
 800b7ae:	3710      	adds	r7, #16
 800b7b0:	46bd      	mov	sp, r7
 800b7b2:	bd80      	pop	{r7, pc}
 800b7b4:	43340000 	.word	0x43340000
 800b7b8:	2000000c 	.word	0x2000000c
 800b7bc:	43b40000 	.word	0x43b40000

0800b7c0 <SupervisorB2_angleCalculator>:

/* Function for Chart: '<S9>/SuperB2_DEGB1_0' */
static real32_T SupervisorB2_angleCalculator(real32_T gyro_angle,
  SupervisorCommand_t B2Decision)
{
 800b7c0:	b480      	push	{r7}
 800b7c2:	b085      	sub	sp, #20
 800b7c4:	af00      	add	r7, sp, #0
 800b7c6:	ed87 0a01 	vstr	s0, [r7, #4]
 800b7ca:	4603      	mov	r3, r0
 800b7cc:	70fb      	strb	r3, [r7, #3]
  real32_T targetAngle;
  if ((int32_T)B2Decision == 2) {
 800b7ce:	78fb      	ldrb	r3, [r7, #3]
 800b7d0:	2b02      	cmp	r3, #2
 800b7d2:	d120      	bne.n	800b816 <SupervisorB2_angleCalculator+0x56>
    if (gyro_angle - 45.0F < 0.0F) {
 800b7d4:	edd7 7a01 	vldr	s15, [r7, #4]
 800b7d8:	ed9f 7a25 	vldr	s14, [pc, #148]	@ 800b870 <SupervisorB2_angleCalculator+0xb0>
 800b7dc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800b7e0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800b7e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b7e8:	d50c      	bpl.n	800b804 <SupervisorB2_angleCalculator+0x44>
      targetAngle = (gyro_angle - 45.0F) + 360.0F;
 800b7ea:	edd7 7a01 	vldr	s15, [r7, #4]
 800b7ee:	ed9f 7a20 	vldr	s14, [pc, #128]	@ 800b870 <SupervisorB2_angleCalculator+0xb0>
 800b7f2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800b7f6:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 800b874 <SupervisorB2_angleCalculator+0xb4>
 800b7fa:	ee77 7a87 	vadd.f32	s15, s15, s14
 800b7fe:	edc7 7a03 	vstr	s15, [r7, #12]
 800b802:	e02a      	b.n	800b85a <SupervisorB2_angleCalculator+0x9a>
    } else {
      targetAngle = gyro_angle - 45.0F;
 800b804:	edd7 7a01 	vldr	s15, [r7, #4]
 800b808:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 800b870 <SupervisorB2_angleCalculator+0xb0>
 800b80c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800b810:	edc7 7a03 	vstr	s15, [r7, #12]
 800b814:	e021      	b.n	800b85a <SupervisorB2_angleCalculator+0x9a>
    }
  } else if (gyro_angle + 45.0F > 360.0F) {
 800b816:	edd7 7a01 	vldr	s15, [r7, #4]
 800b81a:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 800b870 <SupervisorB2_angleCalculator+0xb0>
 800b81e:	ee77 7a87 	vadd.f32	s15, s15, s14
 800b822:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 800b874 <SupervisorB2_angleCalculator+0xb4>
 800b826:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b82a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b82e:	dd0c      	ble.n	800b84a <SupervisorB2_angleCalculator+0x8a>
    targetAngle = (gyro_angle + 45.0F) - 360.0F;
 800b830:	edd7 7a01 	vldr	s15, [r7, #4]
 800b834:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 800b870 <SupervisorB2_angleCalculator+0xb0>
 800b838:	ee77 7a87 	vadd.f32	s15, s15, s14
 800b83c:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 800b874 <SupervisorB2_angleCalculator+0xb4>
 800b840:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800b844:	edc7 7a03 	vstr	s15, [r7, #12]
 800b848:	e007      	b.n	800b85a <SupervisorB2_angleCalculator+0x9a>
  } else {
    targetAngle = gyro_angle + 45.0F;
 800b84a:	edd7 7a01 	vldr	s15, [r7, #4]
 800b84e:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 800b870 <SupervisorB2_angleCalculator+0xb0>
 800b852:	ee77 7a87 	vadd.f32	s15, s15, s14
 800b856:	edc7 7a03 	vstr	s15, [r7, #12]
  }

  return targetAngle;
 800b85a:	68fb      	ldr	r3, [r7, #12]
 800b85c:	ee07 3a90 	vmov	s15, r3
}
 800b860:	eeb0 0a67 	vmov.f32	s0, s15
 800b864:	3714      	adds	r7, #20
 800b866:	46bd      	mov	sp, r7
 800b868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b86c:	4770      	bx	lr
 800b86e:	bf00      	nop
 800b870:	42340000 	.word	0x42340000
 800b874:	43b40000 	.word	0x43b40000

0800b878 <SupervisorB2_B2Decisions>:

/* Function for Chart: '<S9>/SuperB2_DEGB1_0' */
static void SupervisorB2_B2Decisions(const real32_T *gyro_angle, const int32_T
  *sfEvent)
{
 800b878:	b580      	push	{r7, lr}
 800b87a:	b082      	sub	sp, #8
 800b87c:	af00      	add	r7, sp, #0
 800b87e:	6078      	str	r0, [r7, #4]
 800b880:	6039      	str	r1, [r7, #0]
  switch (SupervisorB2_DW.is_B2Decisions) {
 800b882:	4b9d      	ldr	r3, [pc, #628]	@ (800baf8 <SupervisorB2_B2Decisions+0x280>)
 800b884:	f893 3101 	ldrb.w	r3, [r3, #257]	@ 0x101
 800b888:	3b01      	subs	r3, #1
 800b88a:	2b05      	cmp	r3, #5
 800b88c:	f200 8130 	bhi.w	800baf0 <SupervisorB2_B2Decisions+0x278>
 800b890:	a201      	add	r2, pc, #4	@ (adr r2, 800b898 <SupervisorB2_B2Decisions+0x20>)
 800b892:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b896:	bf00      	nop
 800b898:	0800b8b1 	.word	0x0800b8b1
 800b89c:	0800b8e5 	.word	0x0800b8e5
 800b8a0:	0800b919 	.word	0x0800b919
 800b8a4:	0800b933 	.word	0x0800b933
 800b8a8:	0800b97b 	.word	0x0800b97b
 800b8ac:	0800b9c3 	.word	0x0800b9c3
   case SupervisorB2_IN_AvoidS1:
    if (*sfEvent == SupervisorB2_event_emergency) {
 800b8b0:	683b      	ldr	r3, [r7, #0]
 800b8b2:	681b      	ldr	r3, [r3, #0]
 800b8b4:	2b94      	cmp	r3, #148	@ 0x94
 800b8b6:	d107      	bne.n	800b8c8 <SupervisorB2_B2Decisions+0x50>
      SupervisorB2_DW.is_B2Decisions = SupervisorB2_IN_InEmergency;
 800b8b8:	4b8f      	ldr	r3, [pc, #572]	@ (800baf8 <SupervisorB2_B2Decisions+0x280>)
 800b8ba:	2203      	movs	r2, #3
 800b8bc:	f883 2101 	strb.w	r2, [r3, #257]	@ 0x101
      SupervisorB2_B.B2Decision_c = CMD_ESTOP;
 800b8c0:	4b8e      	ldr	r3, [pc, #568]	@ (800bafc <SupervisorB2_B2Decisions+0x284>)
 800b8c2:	2207      	movs	r2, #7
 800b8c4:	705a      	strb	r2, [r3, #1]
    } else if (SupervisorB2_DW.temporalCounter_i1_p >= 25) {
      SupervisorB2_DW.is_B2Decisions = SupervisorB2_IN_Waiting;
      SupervisorB2_B.B2Decision_c = CMD_NORMAL;
    }
    break;
 800b8c6:	e108      	b.n	800bada <SupervisorB2_B2Decisions+0x262>
    } else if (SupervisorB2_DW.temporalCounter_i1_p >= 25) {
 800b8c8:	4b8b      	ldr	r3, [pc, #556]	@ (800baf8 <SupervisorB2_B2Decisions+0x280>)
 800b8ca:	f893 3115 	ldrb.w	r3, [r3, #277]	@ 0x115
 800b8ce:	2b18      	cmp	r3, #24
 800b8d0:	f240 8103 	bls.w	800bada <SupervisorB2_B2Decisions+0x262>
      SupervisorB2_DW.is_B2Decisions = SupervisorB2_IN_Waiting;
 800b8d4:	4b88      	ldr	r3, [pc, #544]	@ (800baf8 <SupervisorB2_B2Decisions+0x280>)
 800b8d6:	2206      	movs	r2, #6
 800b8d8:	f883 2101 	strb.w	r2, [r3, #257]	@ 0x101
      SupervisorB2_B.B2Decision_c = CMD_NORMAL;
 800b8dc:	4b87      	ldr	r3, [pc, #540]	@ (800bafc <SupervisorB2_B2Decisions+0x284>)
 800b8de:	2200      	movs	r2, #0
 800b8e0:	705a      	strb	r2, [r3, #1]
    break;
 800b8e2:	e0fa      	b.n	800bada <SupervisorB2_B2Decisions+0x262>

   case SupervisorB2_IN_AvoidS3:
    if (*sfEvent == SupervisorB2_event_emergency) {
 800b8e4:	683b      	ldr	r3, [r7, #0]
 800b8e6:	681b      	ldr	r3, [r3, #0]
 800b8e8:	2b94      	cmp	r3, #148	@ 0x94
 800b8ea:	d107      	bne.n	800b8fc <SupervisorB2_B2Decisions+0x84>
      SupervisorB2_DW.is_B2Decisions = SupervisorB2_IN_InEmergency;
 800b8ec:	4b82      	ldr	r3, [pc, #520]	@ (800baf8 <SupervisorB2_B2Decisions+0x280>)
 800b8ee:	2203      	movs	r2, #3
 800b8f0:	f883 2101 	strb.w	r2, [r3, #257]	@ 0x101
      SupervisorB2_B.B2Decision_c = CMD_ESTOP;
 800b8f4:	4b81      	ldr	r3, [pc, #516]	@ (800bafc <SupervisorB2_B2Decisions+0x284>)
 800b8f6:	2207      	movs	r2, #7
 800b8f8:	705a      	strb	r2, [r3, #1]
    } else if (SupervisorB2_DW.temporalCounter_i1_p >= 25) {
      SupervisorB2_DW.is_B2Decisions = SupervisorB2_IN_Waiting;
      SupervisorB2_B.B2Decision_c = CMD_NORMAL;
    }
    break;
 800b8fa:	e0f0      	b.n	800bade <SupervisorB2_B2Decisions+0x266>
    } else if (SupervisorB2_DW.temporalCounter_i1_p >= 25) {
 800b8fc:	4b7e      	ldr	r3, [pc, #504]	@ (800baf8 <SupervisorB2_B2Decisions+0x280>)
 800b8fe:	f893 3115 	ldrb.w	r3, [r3, #277]	@ 0x115
 800b902:	2b18      	cmp	r3, #24
 800b904:	f240 80eb 	bls.w	800bade <SupervisorB2_B2Decisions+0x266>
      SupervisorB2_DW.is_B2Decisions = SupervisorB2_IN_Waiting;
 800b908:	4b7b      	ldr	r3, [pc, #492]	@ (800baf8 <SupervisorB2_B2Decisions+0x280>)
 800b90a:	2206      	movs	r2, #6
 800b90c:	f883 2101 	strb.w	r2, [r3, #257]	@ 0x101
      SupervisorB2_B.B2Decision_c = CMD_NORMAL;
 800b910:	4b7a      	ldr	r3, [pc, #488]	@ (800bafc <SupervisorB2_B2Decisions+0x284>)
 800b912:	2200      	movs	r2, #0
 800b914:	705a      	strb	r2, [r3, #1]
    break;
 800b916:	e0e2      	b.n	800bade <SupervisorB2_B2Decisions+0x266>

   case SupervisorB2_IN_InEmergency:
    if (*sfEvent == SupervisorB2_event_safe) {
 800b918:	683b      	ldr	r3, [r7, #0]
 800b91a:	681b      	ldr	r3, [r3, #0]
 800b91c:	2b98      	cmp	r3, #152	@ 0x98
 800b91e:	f040 80e0 	bne.w	800bae2 <SupervisorB2_B2Decisions+0x26a>
      SupervisorB2_DW.is_B2Decisions = SupervisorB2_IN_Waiting;
 800b922:	4b75      	ldr	r3, [pc, #468]	@ (800baf8 <SupervisorB2_B2Decisions+0x280>)
 800b924:	2206      	movs	r2, #6
 800b926:	f883 2101 	strb.w	r2, [r3, #257]	@ 0x101
      SupervisorB2_B.B2Decision_c = CMD_NORMAL;
 800b92a:	4b74      	ldr	r3, [pc, #464]	@ (800bafc <SupervisorB2_B2Decisions+0x284>)
 800b92c:	2200      	movs	r2, #0
 800b92e:	705a      	strb	r2, [r3, #1]
    }
    break;
 800b930:	e0d7      	b.n	800bae2 <SupervisorB2_B2Decisions+0x26a>

   case SupervisorB2_IN_MoveToS1:
    if (*sfEvent == SupervisorB2_event_emergency) {
 800b932:	683b      	ldr	r3, [r7, #0]
 800b934:	681b      	ldr	r3, [r3, #0]
 800b936:	2b94      	cmp	r3, #148	@ 0x94
 800b938:	d107      	bne.n	800b94a <SupervisorB2_B2Decisions+0xd2>
      SupervisorB2_DW.is_B2Decisions = SupervisorB2_IN_InEmergency;
 800b93a:	4b6f      	ldr	r3, [pc, #444]	@ (800baf8 <SupervisorB2_B2Decisions+0x280>)
 800b93c:	2203      	movs	r2, #3
 800b93e:	f883 2101 	strb.w	r2, [r3, #257]	@ 0x101
      SupervisorB2_B.B2Decision_c = CMD_ESTOP;
 800b942:	4b6e      	ldr	r3, [pc, #440]	@ (800bafc <SupervisorB2_B2Decisions+0x284>)
 800b944:	2207      	movs	r2, #7
 800b946:	705a      	strb	r2, [r3, #1]
    } else if (SupervisorB2_gyroTargetDiff(*gyro_angle,
                SupervisorB2_DW.targetAngle_g)) {
      SupervisorB2_DW.is_B2Decisions = SupervisorB2_IN_Waiting;
      SupervisorB2_B.B2Decision_c = CMD_NORMAL;
    }
    break;
 800b948:	e0cd      	b.n	800bae6 <SupervisorB2_B2Decisions+0x26e>
    } else if (SupervisorB2_gyroTargetDiff(*gyro_angle,
 800b94a:	687b      	ldr	r3, [r7, #4]
 800b94c:	edd3 7a00 	vldr	s15, [r3]
 800b950:	4b69      	ldr	r3, [pc, #420]	@ (800baf8 <SupervisorB2_B2Decisions+0x280>)
 800b952:	ed93 7a1e 	vldr	s14, [r3, #120]	@ 0x78
 800b956:	eef0 0a47 	vmov.f32	s1, s14
 800b95a:	eeb0 0a67 	vmov.f32	s0, s15
 800b95e:	f7ff febd 	bl	800b6dc <SupervisorB2_gyroTargetDiff>
 800b962:	4603      	mov	r3, r0
 800b964:	2b00      	cmp	r3, #0
 800b966:	f000 80be 	beq.w	800bae6 <SupervisorB2_B2Decisions+0x26e>
      SupervisorB2_DW.is_B2Decisions = SupervisorB2_IN_Waiting;
 800b96a:	4b63      	ldr	r3, [pc, #396]	@ (800baf8 <SupervisorB2_B2Decisions+0x280>)
 800b96c:	2206      	movs	r2, #6
 800b96e:	f883 2101 	strb.w	r2, [r3, #257]	@ 0x101
      SupervisorB2_B.B2Decision_c = CMD_NORMAL;
 800b972:	4b62      	ldr	r3, [pc, #392]	@ (800bafc <SupervisorB2_B2Decisions+0x284>)
 800b974:	2200      	movs	r2, #0
 800b976:	705a      	strb	r2, [r3, #1]
    break;
 800b978:	e0b5      	b.n	800bae6 <SupervisorB2_B2Decisions+0x26e>

   case SupervisorB2_IN_MoveToS3:
    if (*sfEvent == SupervisorB2_event_emergency) {
 800b97a:	683b      	ldr	r3, [r7, #0]
 800b97c:	681b      	ldr	r3, [r3, #0]
 800b97e:	2b94      	cmp	r3, #148	@ 0x94
 800b980:	d107      	bne.n	800b992 <SupervisorB2_B2Decisions+0x11a>
      SupervisorB2_DW.is_B2Decisions = SupervisorB2_IN_InEmergency;
 800b982:	4b5d      	ldr	r3, [pc, #372]	@ (800baf8 <SupervisorB2_B2Decisions+0x280>)
 800b984:	2203      	movs	r2, #3
 800b986:	f883 2101 	strb.w	r2, [r3, #257]	@ 0x101
      SupervisorB2_B.B2Decision_c = CMD_ESTOP;
 800b98a:	4b5c      	ldr	r3, [pc, #368]	@ (800bafc <SupervisorB2_B2Decisions+0x284>)
 800b98c:	2207      	movs	r2, #7
 800b98e:	705a      	strb	r2, [r3, #1]
    } else if (SupervisorB2_gyroTargetDiff(*gyro_angle,
                SupervisorB2_DW.targetAngle_g)) {
      SupervisorB2_DW.is_B2Decisions = SupervisorB2_IN_Waiting;
      SupervisorB2_B.B2Decision_c = CMD_NORMAL;
    }
    break;
 800b990:	e0ab      	b.n	800baea <SupervisorB2_B2Decisions+0x272>
    } else if (SupervisorB2_gyroTargetDiff(*gyro_angle,
 800b992:	687b      	ldr	r3, [r7, #4]
 800b994:	edd3 7a00 	vldr	s15, [r3]
 800b998:	4b57      	ldr	r3, [pc, #348]	@ (800baf8 <SupervisorB2_B2Decisions+0x280>)
 800b99a:	ed93 7a1e 	vldr	s14, [r3, #120]	@ 0x78
 800b99e:	eef0 0a47 	vmov.f32	s1, s14
 800b9a2:	eeb0 0a67 	vmov.f32	s0, s15
 800b9a6:	f7ff fe99 	bl	800b6dc <SupervisorB2_gyroTargetDiff>
 800b9aa:	4603      	mov	r3, r0
 800b9ac:	2b00      	cmp	r3, #0
 800b9ae:	f000 809c 	beq.w	800baea <SupervisorB2_B2Decisions+0x272>
      SupervisorB2_DW.is_B2Decisions = SupervisorB2_IN_Waiting;
 800b9b2:	4b51      	ldr	r3, [pc, #324]	@ (800baf8 <SupervisorB2_B2Decisions+0x280>)
 800b9b4:	2206      	movs	r2, #6
 800b9b6:	f883 2101 	strb.w	r2, [r3, #257]	@ 0x101
      SupervisorB2_B.B2Decision_c = CMD_NORMAL;
 800b9ba:	4b50      	ldr	r3, [pc, #320]	@ (800bafc <SupervisorB2_B2Decisions+0x284>)
 800b9bc:	2200      	movs	r2, #0
 800b9be:	705a      	strb	r2, [r3, #1]
    break;
 800b9c0:	e093      	b.n	800baea <SupervisorB2_B2Decisions+0x272>

   case SupervisorB2_IN_Waiting:
    switch (*sfEvent) {
 800b9c2:	683b      	ldr	r3, [r7, #0]
 800b9c4:	681b      	ldr	r3, [r3, #0]
 800b9c6:	3b94      	subs	r3, #148	@ 0x94
 800b9c8:	2b1b      	cmp	r3, #27
 800b9ca:	f200 8090 	bhi.w	800baee <SupervisorB2_B2Decisions+0x276>
 800b9ce:	a201      	add	r2, pc, #4	@ (adr r2, 800b9d4 <SupervisorB2_B2Decisions+0x15c>)
 800b9d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b9d4:	0800ba45 	.word	0x0800ba45
 800b9d8:	0800ba97 	.word	0x0800ba97
 800b9dc:	0800baef 	.word	0x0800baef
 800b9e0:	0800ba55 	.word	0x0800ba55
 800b9e4:	0800baef 	.word	0x0800baef
 800b9e8:	0800baef 	.word	0x0800baef
 800b9ec:	0800baef 	.word	0x0800baef
 800b9f0:	0800baef 	.word	0x0800baef
 800b9f4:	0800baef 	.word	0x0800baef
 800b9f8:	0800baef 	.word	0x0800baef
 800b9fc:	0800baef 	.word	0x0800baef
 800ba00:	0800baef 	.word	0x0800baef
 800ba04:	0800baef 	.word	0x0800baef
 800ba08:	0800baef 	.word	0x0800baef
 800ba0c:	0800baef 	.word	0x0800baef
 800ba10:	0800baef 	.word	0x0800baef
 800ba14:	0800baef 	.word	0x0800baef
 800ba18:	0800baef 	.word	0x0800baef
 800ba1c:	0800baef 	.word	0x0800baef
 800ba20:	0800baef 	.word	0x0800baef
 800ba24:	0800baef 	.word	0x0800baef
 800ba28:	0800baef 	.word	0x0800baef
 800ba2c:	0800baef 	.word	0x0800baef
 800ba30:	0800baef 	.word	0x0800baef
 800ba34:	0800baef 	.word	0x0800baef
 800ba38:	0800baef 	.word	0x0800baef
 800ba3c:	0800bac1 	.word	0x0800bac1
 800ba40:	0800ba7f 	.word	0x0800ba7f
     case SupervisorB2_event_emergency:
      SupervisorB2_DW.is_B2Decisions = SupervisorB2_IN_InEmergency;
 800ba44:	4b2c      	ldr	r3, [pc, #176]	@ (800baf8 <SupervisorB2_B2Decisions+0x280>)
 800ba46:	2203      	movs	r2, #3
 800ba48:	f883 2101 	strb.w	r2, [r3, #257]	@ 0x101
      SupervisorB2_B.B2Decision_c = CMD_ESTOP;
 800ba4c:	4b2b      	ldr	r3, [pc, #172]	@ (800bafc <SupervisorB2_B2Decisions+0x284>)
 800ba4e:	2207      	movs	r2, #7
 800ba50:	705a      	strb	r2, [r3, #1]
      break;
 800ba52:	e041      	b.n	800bad8 <SupervisorB2_B2Decisions+0x260>

     case SupervisorB2_event_moveToS3:
      SupervisorB2_DW.is_B2Decisions = SupervisorB2_IN_MoveToS3;
 800ba54:	4b28      	ldr	r3, [pc, #160]	@ (800baf8 <SupervisorB2_B2Decisions+0x280>)
 800ba56:	2205      	movs	r2, #5
 800ba58:	f883 2101 	strb.w	r2, [r3, #257]	@ 0x101
      SupervisorB2_B.B2Decision_c = CMD_GO_RIGHT;
 800ba5c:	4b27      	ldr	r3, [pc, #156]	@ (800bafc <SupervisorB2_B2Decisions+0x284>)
 800ba5e:	2203      	movs	r2, #3
 800ba60:	705a      	strb	r2, [r3, #1]
      SupervisorB2_DW.targetAngle_g = SupervisorB2_angleCalculator(*gyro_angle,
 800ba62:	687b      	ldr	r3, [r7, #4]
 800ba64:	edd3 7a00 	vldr	s15, [r3]
 800ba68:	2003      	movs	r0, #3
 800ba6a:	eeb0 0a67 	vmov.f32	s0, s15
 800ba6e:	f7ff fea7 	bl	800b7c0 <SupervisorB2_angleCalculator>
 800ba72:	eef0 7a40 	vmov.f32	s15, s0
 800ba76:	4b20      	ldr	r3, [pc, #128]	@ (800baf8 <SupervisorB2_B2Decisions+0x280>)
 800ba78:	edc3 7a1e 	vstr	s15, [r3, #120]	@ 0x78
        CMD_GO_RIGHT);
      break;
 800ba7c:	e02c      	b.n	800bad8 <SupervisorB2_B2Decisions+0x260>

     case SupervisorB2_event_avoidS3:
      SupervisorB2_DW.temporalCounter_i1_p = 0U;
 800ba7e:	4b1e      	ldr	r3, [pc, #120]	@ (800baf8 <SupervisorB2_B2Decisions+0x280>)
 800ba80:	2200      	movs	r2, #0
 800ba82:	f883 2115 	strb.w	r2, [r3, #277]	@ 0x115
      SupervisorB2_DW.is_B2Decisions = SupervisorB2_IN_AvoidS3;
 800ba86:	4b1c      	ldr	r3, [pc, #112]	@ (800baf8 <SupervisorB2_B2Decisions+0x280>)
 800ba88:	2202      	movs	r2, #2
 800ba8a:	f883 2101 	strb.w	r2, [r3, #257]	@ 0x101
      SupervisorB2_B.B2Decision_c = CMD_AVOID_RIGHT;
 800ba8e:	4b1b      	ldr	r3, [pc, #108]	@ (800bafc <SupervisorB2_B2Decisions+0x284>)
 800ba90:	2204      	movs	r2, #4
 800ba92:	705a      	strb	r2, [r3, #1]
      break;
 800ba94:	e020      	b.n	800bad8 <SupervisorB2_B2Decisions+0x260>

     case SupervisorB2_event_moveToS1:
      SupervisorB2_DW.is_B2Decisions = SupervisorB2_IN_MoveToS1;
 800ba96:	4b18      	ldr	r3, [pc, #96]	@ (800baf8 <SupervisorB2_B2Decisions+0x280>)
 800ba98:	2204      	movs	r2, #4
 800ba9a:	f883 2101 	strb.w	r2, [r3, #257]	@ 0x101
      SupervisorB2_B.B2Decision_c = CMD_GO_LEFT;
 800ba9e:	4b17      	ldr	r3, [pc, #92]	@ (800bafc <SupervisorB2_B2Decisions+0x284>)
 800baa0:	2202      	movs	r2, #2
 800baa2:	705a      	strb	r2, [r3, #1]
      SupervisorB2_DW.targetAngle_g = SupervisorB2_angleCalculator(*gyro_angle,
 800baa4:	687b      	ldr	r3, [r7, #4]
 800baa6:	edd3 7a00 	vldr	s15, [r3]
 800baaa:	2002      	movs	r0, #2
 800baac:	eeb0 0a67 	vmov.f32	s0, s15
 800bab0:	f7ff fe86 	bl	800b7c0 <SupervisorB2_angleCalculator>
 800bab4:	eef0 7a40 	vmov.f32	s15, s0
 800bab8:	4b0f      	ldr	r3, [pc, #60]	@ (800baf8 <SupervisorB2_B2Decisions+0x280>)
 800baba:	edc3 7a1e 	vstr	s15, [r3, #120]	@ 0x78
        CMD_GO_LEFT);
      break;
 800babe:	e00b      	b.n	800bad8 <SupervisorB2_B2Decisions+0x260>

     case SupervisorB2_event_avoidS1:
      SupervisorB2_DW.temporalCounter_i1_p = 0U;
 800bac0:	4b0d      	ldr	r3, [pc, #52]	@ (800baf8 <SupervisorB2_B2Decisions+0x280>)
 800bac2:	2200      	movs	r2, #0
 800bac4:	f883 2115 	strb.w	r2, [r3, #277]	@ 0x115
      SupervisorB2_DW.is_B2Decisions = SupervisorB2_IN_AvoidS1;
 800bac8:	4b0b      	ldr	r3, [pc, #44]	@ (800baf8 <SupervisorB2_B2Decisions+0x280>)
 800baca:	2201      	movs	r2, #1
 800bacc:	f883 2101 	strb.w	r2, [r3, #257]	@ 0x101
      SupervisorB2_B.B2Decision_c = CMD_AVOID_LEFT;
 800bad0:	4b0a      	ldr	r3, [pc, #40]	@ (800bafc <SupervisorB2_B2Decisions+0x284>)
 800bad2:	2205      	movs	r2, #5
 800bad4:	705a      	strb	r2, [r3, #1]
      break;
 800bad6:	bf00      	nop
    }
    break;
 800bad8:	e009      	b.n	800baee <SupervisorB2_B2Decisions+0x276>
    break;
 800bada:	bf00      	nop
 800badc:	e008      	b.n	800baf0 <SupervisorB2_B2Decisions+0x278>
    break;
 800bade:	bf00      	nop
 800bae0:	e006      	b.n	800baf0 <SupervisorB2_B2Decisions+0x278>
    break;
 800bae2:	bf00      	nop
 800bae4:	e004      	b.n	800baf0 <SupervisorB2_B2Decisions+0x278>
    break;
 800bae6:	bf00      	nop
 800bae8:	e002      	b.n	800baf0 <SupervisorB2_B2Decisions+0x278>
    break;
 800baea:	bf00      	nop
 800baec:	e000      	b.n	800baf0 <SupervisorB2_B2Decisions+0x278>
    break;
 800baee:	bf00      	nop
  }
}
 800baf0:	bf00      	nop
 800baf2:	3708      	adds	r7, #8
 800baf4:	46bd      	mov	sp, r7
 800baf6:	bd80      	pop	{r7, pc}
 800baf8:	20003798 	.word	0x20003798
 800bafc:	20003790 	.word	0x20003790

0800bb00 <Supervisor_check_emergency_stop>:

/* Function for Chart: '<S9>/SuperB2_DEGB1_0' */
static uint8_T Supervisor_check_emergency_stop(const uint16_T sonars[3])
{
 800bb00:	b480      	push	{r7}
 800bb02:	b085      	sub	sp, #20
 800bb04:	af00      	add	r7, sp, #0
 800bb06:	6078      	str	r0, [r7, #4]
  uint8_T stop;
  if (sonars[0] <= 70) {
 800bb08:	687b      	ldr	r3, [r7, #4]
 800bb0a:	881b      	ldrh	r3, [r3, #0]
 800bb0c:	2b46      	cmp	r3, #70	@ 0x46
 800bb0e:	d802      	bhi.n	800bb16 <Supervisor_check_emergency_stop+0x16>
    stop = 1U;
 800bb10:	2301      	movs	r3, #1
 800bb12:	73fb      	strb	r3, [r7, #15]
 800bb14:	e010      	b.n	800bb38 <Supervisor_check_emergency_stop+0x38>
  } else if (sonars[1] <= 70) {
 800bb16:	687b      	ldr	r3, [r7, #4]
 800bb18:	3302      	adds	r3, #2
 800bb1a:	881b      	ldrh	r3, [r3, #0]
 800bb1c:	2b46      	cmp	r3, #70	@ 0x46
 800bb1e:	d802      	bhi.n	800bb26 <Supervisor_check_emergency_stop+0x26>
    stop = 1U;
 800bb20:	2301      	movs	r3, #1
 800bb22:	73fb      	strb	r3, [r7, #15]
 800bb24:	e008      	b.n	800bb38 <Supervisor_check_emergency_stop+0x38>
  } else {
    stop = (uint8_T)(sonars[2] <= 70);
 800bb26:	687b      	ldr	r3, [r7, #4]
 800bb28:	3304      	adds	r3, #4
 800bb2a:	881b      	ldrh	r3, [r3, #0]
 800bb2c:	2b46      	cmp	r3, #70	@ 0x46
 800bb2e:	bf94      	ite	ls
 800bb30:	2301      	movls	r3, #1
 800bb32:	2300      	movhi	r3, #0
 800bb34:	b2db      	uxtb	r3, r3
 800bb36:	73fb      	strb	r3, [r7, #15]
  }

  return stop;
 800bb38:	7bfb      	ldrb	r3, [r7, #15]
}
 800bb3a:	4618      	mov	r0, r3
 800bb3c:	3714      	adds	r7, #20
 800bb3e:	46bd      	mov	sp, r7
 800bb40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb44:	4770      	bx	lr

0800bb46 <SupervisorB2_closeRange>:

/* Function for Chart: '<S9>/SuperB2_DEGB1_0' */
static uint8_T SupervisorB2_closeRange(uint16_T sonar)
{
 800bb46:	b480      	push	{r7}
 800bb48:	b083      	sub	sp, #12
 800bb4a:	af00      	add	r7, sp, #0
 800bb4c:	4603      	mov	r3, r0
 800bb4e:	80fb      	strh	r3, [r7, #6]
  return (uint8_T)((sonar > 75) && (sonar < 150));
 800bb50:	88fb      	ldrh	r3, [r7, #6]
 800bb52:	2b4b      	cmp	r3, #75	@ 0x4b
 800bb54:	d904      	bls.n	800bb60 <SupervisorB2_closeRange+0x1a>
 800bb56:	88fb      	ldrh	r3, [r7, #6]
 800bb58:	2b95      	cmp	r3, #149	@ 0x95
 800bb5a:	d801      	bhi.n	800bb60 <SupervisorB2_closeRange+0x1a>
 800bb5c:	2301      	movs	r3, #1
 800bb5e:	e000      	b.n	800bb62 <SupervisorB2_closeRange+0x1c>
 800bb60:	2300      	movs	r3, #0
 800bb62:	b2db      	uxtb	r3, r3
}
 800bb64:	4618      	mov	r0, r3
 800bb66:	370c      	adds	r7, #12
 800bb68:	46bd      	mov	sp, r7
 800bb6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb6e:	4770      	bx	lr

0800bb70 <SupervisorB2_timers>:

/* Function for Chart: '<S9>/SuperB2_DEGB1_0' */
static void SupervisorB2_timers(const real32_T *gyro_angle, int32_T *sfEvent)
{
 800bb70:	b580      	push	{r7, lr}
 800bb72:	b084      	sub	sp, #16
 800bb74:	af00      	add	r7, sp, #0
 800bb76:	6078      	str	r0, [r7, #4]
 800bb78:	6039      	str	r1, [r7, #0]
  int32_T b_previousEvent;
  if (SupervisorB2_DW.is_active_timerSonar12 != 0) {
 800bb7a:	4b88      	ldr	r3, [pc, #544]	@ (800bd9c <SupervisorB2_timers+0x22c>)
 800bb7c:	f893 310d 	ldrb.w	r3, [r3, #269]	@ 0x10d
 800bb80:	2b00      	cmp	r3, #0
 800bb82:	d03d      	beq.n	800bc00 <SupervisorB2_timers+0x90>
    switch (SupervisorB2_DW.is_timerSonar12) {
 800bb84:	4b85      	ldr	r3, [pc, #532]	@ (800bd9c <SupervisorB2_timers+0x22c>)
 800bb86:	f893 310e 	ldrb.w	r3, [r3, #270]	@ 0x10e
 800bb8a:	2b01      	cmp	r3, #1
 800bb8c:	d002      	beq.n	800bb94 <SupervisorB2_timers+0x24>
 800bb8e:	2b02      	cmp	r3, #2
 800bb90:	d026      	beq.n	800bbe0 <SupervisorB2_timers+0x70>
 800bb92:	e035      	b.n	800bc00 <SupervisorB2_timers+0x90>
     case SupervisorB2_IN_Fall1Detected:
      if (SupervisorB2_DW.temporalCounter_i2 >= 150) {
 800bb94:	4b81      	ldr	r3, [pc, #516]	@ (800bd9c <SupervisorB2_timers+0x22c>)
 800bb96:	f893 3116 	ldrb.w	r3, [r3, #278]	@ 0x116
 800bb9a:	2b95      	cmp	r3, #149	@ 0x95
 800bb9c:	d904      	bls.n	800bba8 <SupervisorB2_timers+0x38>
        SupervisorB2_DW.is_timerSonar12 = SupervisorB2_IN_Waiting_i;
 800bb9e:	4b7f      	ldr	r3, [pc, #508]	@ (800bd9c <SupervisorB2_timers+0x22c>)
 800bba0:	2202      	movs	r2, #2
 800bba2:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
        }

        *sfEvent = b_previousEvent;
        SupervisorB2_DW.is_timerSonar12 = SupervisorB2_IN_Waiting_i;
      }
      break;
 800bba6:	e028      	b.n	800bbfa <SupervisorB2_timers+0x8a>
      } else if (SupervisorB2_DW.obj2Detected != 0) {
 800bba8:	4b7c      	ldr	r3, [pc, #496]	@ (800bd9c <SupervisorB2_timers+0x22c>)
 800bbaa:	f893 30fc 	ldrb.w	r3, [r3, #252]	@ 0xfc
 800bbae:	2b00      	cmp	r3, #0
 800bbb0:	d023      	beq.n	800bbfa <SupervisorB2_timers+0x8a>
        b_previousEvent = *sfEvent;
 800bbb2:	683b      	ldr	r3, [r7, #0]
 800bbb4:	681b      	ldr	r3, [r3, #0]
 800bbb6:	60fb      	str	r3, [r7, #12]
        *sfEvent = SupervisorB2_event_moveToS1;
 800bbb8:	683b      	ldr	r3, [r7, #0]
 800bbba:	2295      	movs	r2, #149	@ 0x95
 800bbbc:	601a      	str	r2, [r3, #0]
        if (SupervisorB2_DW.is_active_B2Decisions != 0) {
 800bbbe:	4b77      	ldr	r3, [pc, #476]	@ (800bd9c <SupervisorB2_timers+0x22c>)
 800bbc0:	f893 3100 	ldrb.w	r3, [r3, #256]	@ 0x100
 800bbc4:	2b00      	cmp	r3, #0
 800bbc6:	d003      	beq.n	800bbd0 <SupervisorB2_timers+0x60>
          SupervisorB2_B2Decisions(gyro_angle, sfEvent);
 800bbc8:	6839      	ldr	r1, [r7, #0]
 800bbca:	6878      	ldr	r0, [r7, #4]
 800bbcc:	f7ff fe54 	bl	800b878 <SupervisorB2_B2Decisions>
        *sfEvent = b_previousEvent;
 800bbd0:	683b      	ldr	r3, [r7, #0]
 800bbd2:	68fa      	ldr	r2, [r7, #12]
 800bbd4:	601a      	str	r2, [r3, #0]
        SupervisorB2_DW.is_timerSonar12 = SupervisorB2_IN_Waiting_i;
 800bbd6:	4b71      	ldr	r3, [pc, #452]	@ (800bd9c <SupervisorB2_timers+0x22c>)
 800bbd8:	2202      	movs	r2, #2
 800bbda:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
      break;
 800bbde:	e00c      	b.n	800bbfa <SupervisorB2_timers+0x8a>

     case SupervisorB2_IN_Waiting_i:
      if (*sfEvent == SupervisorB2_event_Fall1) {
 800bbe0:	683b      	ldr	r3, [r7, #0]
 800bbe2:	681b      	ldr	r3, [r3, #0]
 800bbe4:	2b91      	cmp	r3, #145	@ 0x91
 800bbe6:	d10a      	bne.n	800bbfe <SupervisorB2_timers+0x8e>
        SupervisorB2_DW.temporalCounter_i2 = 0U;
 800bbe8:	4b6c      	ldr	r3, [pc, #432]	@ (800bd9c <SupervisorB2_timers+0x22c>)
 800bbea:	2200      	movs	r2, #0
 800bbec:	f883 2116 	strb.w	r2, [r3, #278]	@ 0x116
        SupervisorB2_DW.is_timerSonar12 = SupervisorB2_IN_Fall1Detected;
 800bbf0:	4b6a      	ldr	r3, [pc, #424]	@ (800bd9c <SupervisorB2_timers+0x22c>)
 800bbf2:	2201      	movs	r2, #1
 800bbf4:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
      }
      break;
 800bbf8:	e001      	b.n	800bbfe <SupervisorB2_timers+0x8e>
      break;
 800bbfa:	bf00      	nop
 800bbfc:	e000      	b.n	800bc00 <SupervisorB2_timers+0x90>
      break;
 800bbfe:	bf00      	nop
    }
  }

  if (SupervisorB2_DW.is_active_timerSonar21 != 0) {
 800bc00:	4b66      	ldr	r3, [pc, #408]	@ (800bd9c <SupervisorB2_timers+0x22c>)
 800bc02:	f893 310f 	ldrb.w	r3, [r3, #271]	@ 0x10f
 800bc06:	2b00      	cmp	r3, #0
 800bc08:	d03d      	beq.n	800bc86 <SupervisorB2_timers+0x116>
    switch (SupervisorB2_DW.is_timerSonar21) {
 800bc0a:	4b64      	ldr	r3, [pc, #400]	@ (800bd9c <SupervisorB2_timers+0x22c>)
 800bc0c:	f893 3110 	ldrb.w	r3, [r3, #272]	@ 0x110
 800bc10:	2b01      	cmp	r3, #1
 800bc12:	d002      	beq.n	800bc1a <SupervisorB2_timers+0xaa>
 800bc14:	2b02      	cmp	r3, #2
 800bc16:	d026      	beq.n	800bc66 <SupervisorB2_timers+0xf6>
 800bc18:	e035      	b.n	800bc86 <SupervisorB2_timers+0x116>
     case SupervisorB2_IN_Fall1Detected:
      if (SupervisorB2_DW.temporalCounter_i3 >= 150) {
 800bc1a:	4b60      	ldr	r3, [pc, #384]	@ (800bd9c <SupervisorB2_timers+0x22c>)
 800bc1c:	f893 3117 	ldrb.w	r3, [r3, #279]	@ 0x117
 800bc20:	2b95      	cmp	r3, #149	@ 0x95
 800bc22:	d904      	bls.n	800bc2e <SupervisorB2_timers+0xbe>
        SupervisorB2_DW.is_timerSonar21 = SupervisorB2_IN_Waiting_i;
 800bc24:	4b5d      	ldr	r3, [pc, #372]	@ (800bd9c <SupervisorB2_timers+0x22c>)
 800bc26:	2202      	movs	r2, #2
 800bc28:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
        }

        *sfEvent = b_previousEvent;
        SupervisorB2_DW.is_timerSonar21 = SupervisorB2_IN_Waiting_i;
      }
      break;
 800bc2c:	e028      	b.n	800bc80 <SupervisorB2_timers+0x110>
      } else if (SupervisorB2_DW.obj1Detected != 0) {
 800bc2e:	4b5b      	ldr	r3, [pc, #364]	@ (800bd9c <SupervisorB2_timers+0x22c>)
 800bc30:	f893 30fb 	ldrb.w	r3, [r3, #251]	@ 0xfb
 800bc34:	2b00      	cmp	r3, #0
 800bc36:	d023      	beq.n	800bc80 <SupervisorB2_timers+0x110>
        b_previousEvent = *sfEvent;
 800bc38:	683b      	ldr	r3, [r7, #0]
 800bc3a:	681b      	ldr	r3, [r3, #0]
 800bc3c:	60fb      	str	r3, [r7, #12]
        *sfEvent = SupervisorB2_event_avoidS1;
 800bc3e:	683b      	ldr	r3, [r7, #0]
 800bc40:	22ae      	movs	r2, #174	@ 0xae
 800bc42:	601a      	str	r2, [r3, #0]
        if (SupervisorB2_DW.is_active_B2Decisions != 0) {
 800bc44:	4b55      	ldr	r3, [pc, #340]	@ (800bd9c <SupervisorB2_timers+0x22c>)
 800bc46:	f893 3100 	ldrb.w	r3, [r3, #256]	@ 0x100
 800bc4a:	2b00      	cmp	r3, #0
 800bc4c:	d003      	beq.n	800bc56 <SupervisorB2_timers+0xe6>
          SupervisorB2_B2Decisions(gyro_angle, sfEvent);
 800bc4e:	6839      	ldr	r1, [r7, #0]
 800bc50:	6878      	ldr	r0, [r7, #4]
 800bc52:	f7ff fe11 	bl	800b878 <SupervisorB2_B2Decisions>
        *sfEvent = b_previousEvent;
 800bc56:	683b      	ldr	r3, [r7, #0]
 800bc58:	68fa      	ldr	r2, [r7, #12]
 800bc5a:	601a      	str	r2, [r3, #0]
        SupervisorB2_DW.is_timerSonar21 = SupervisorB2_IN_Waiting_i;
 800bc5c:	4b4f      	ldr	r3, [pc, #316]	@ (800bd9c <SupervisorB2_timers+0x22c>)
 800bc5e:	2202      	movs	r2, #2
 800bc60:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
      break;
 800bc64:	e00c      	b.n	800bc80 <SupervisorB2_timers+0x110>

     case SupervisorB2_IN_Waiting_i:
      if (*sfEvent == SupervisorB2_event_Fall2) {
 800bc66:	683b      	ldr	r3, [r7, #0]
 800bc68:	681b      	ldr	r3, [r3, #0]
 800bc6a:	2b92      	cmp	r3, #146	@ 0x92
 800bc6c:	d10a      	bne.n	800bc84 <SupervisorB2_timers+0x114>
        SupervisorB2_DW.temporalCounter_i3 = 0U;
 800bc6e:	4b4b      	ldr	r3, [pc, #300]	@ (800bd9c <SupervisorB2_timers+0x22c>)
 800bc70:	2200      	movs	r2, #0
 800bc72:	f883 2117 	strb.w	r2, [r3, #279]	@ 0x117
        SupervisorB2_DW.is_timerSonar21 = SupervisorB2_IN_Fall1Detected;
 800bc76:	4b49      	ldr	r3, [pc, #292]	@ (800bd9c <SupervisorB2_timers+0x22c>)
 800bc78:	2201      	movs	r2, #1
 800bc7a:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
      }
      break;
 800bc7e:	e001      	b.n	800bc84 <SupervisorB2_timers+0x114>
      break;
 800bc80:	bf00      	nop
 800bc82:	e000      	b.n	800bc86 <SupervisorB2_timers+0x116>
      break;
 800bc84:	bf00      	nop
    }
  }

  if (SupervisorB2_DW.is_active_timerSonar23 != 0) {
 800bc86:	4b45      	ldr	r3, [pc, #276]	@ (800bd9c <SupervisorB2_timers+0x22c>)
 800bc88:	f893 3111 	ldrb.w	r3, [r3, #273]	@ 0x111
 800bc8c:	2b00      	cmp	r3, #0
 800bc8e:	d03d      	beq.n	800bd0c <SupervisorB2_timers+0x19c>
    switch (SupervisorB2_DW.is_timerSonar23) {
 800bc90:	4b42      	ldr	r3, [pc, #264]	@ (800bd9c <SupervisorB2_timers+0x22c>)
 800bc92:	f893 3112 	ldrb.w	r3, [r3, #274]	@ 0x112
 800bc96:	2b01      	cmp	r3, #1
 800bc98:	d002      	beq.n	800bca0 <SupervisorB2_timers+0x130>
 800bc9a:	2b02      	cmp	r3, #2
 800bc9c:	d026      	beq.n	800bcec <SupervisorB2_timers+0x17c>
 800bc9e:	e035      	b.n	800bd0c <SupervisorB2_timers+0x19c>
     case SupervisorB2_IN_Fall1Detected:
      if (SupervisorB2_DW.temporalCounter_i4 >= 150) {
 800bca0:	4b3e      	ldr	r3, [pc, #248]	@ (800bd9c <SupervisorB2_timers+0x22c>)
 800bca2:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 800bca6:	2b95      	cmp	r3, #149	@ 0x95
 800bca8:	d904      	bls.n	800bcb4 <SupervisorB2_timers+0x144>
        SupervisorB2_DW.is_timerSonar23 = SupervisorB2_IN_Waiting_i;
 800bcaa:	4b3c      	ldr	r3, [pc, #240]	@ (800bd9c <SupervisorB2_timers+0x22c>)
 800bcac:	2202      	movs	r2, #2
 800bcae:	f883 2112 	strb.w	r2, [r3, #274]	@ 0x112
        }

        *sfEvent = b_previousEvent;
        SupervisorB2_DW.is_timerSonar23 = SupervisorB2_IN_Waiting_i;
      }
      break;
 800bcb2:	e028      	b.n	800bd06 <SupervisorB2_timers+0x196>
      } else if (SupervisorB2_DW.obj3Detected != 0) {
 800bcb4:	4b39      	ldr	r3, [pc, #228]	@ (800bd9c <SupervisorB2_timers+0x22c>)
 800bcb6:	f893 30fd 	ldrb.w	r3, [r3, #253]	@ 0xfd
 800bcba:	2b00      	cmp	r3, #0
 800bcbc:	d023      	beq.n	800bd06 <SupervisorB2_timers+0x196>
        b_previousEvent = *sfEvent;
 800bcbe:	683b      	ldr	r3, [r7, #0]
 800bcc0:	681b      	ldr	r3, [r3, #0]
 800bcc2:	60fb      	str	r3, [r7, #12]
        *sfEvent = SupervisorB2_event_avoidS3;
 800bcc4:	683b      	ldr	r3, [r7, #0]
 800bcc6:	22af      	movs	r2, #175	@ 0xaf
 800bcc8:	601a      	str	r2, [r3, #0]
        if (SupervisorB2_DW.is_active_B2Decisions != 0) {
 800bcca:	4b34      	ldr	r3, [pc, #208]	@ (800bd9c <SupervisorB2_timers+0x22c>)
 800bccc:	f893 3100 	ldrb.w	r3, [r3, #256]	@ 0x100
 800bcd0:	2b00      	cmp	r3, #0
 800bcd2:	d003      	beq.n	800bcdc <SupervisorB2_timers+0x16c>
          SupervisorB2_B2Decisions(gyro_angle, sfEvent);
 800bcd4:	6839      	ldr	r1, [r7, #0]
 800bcd6:	6878      	ldr	r0, [r7, #4]
 800bcd8:	f7ff fdce 	bl	800b878 <SupervisorB2_B2Decisions>
        *sfEvent = b_previousEvent;
 800bcdc:	683b      	ldr	r3, [r7, #0]
 800bcde:	68fa      	ldr	r2, [r7, #12]
 800bce0:	601a      	str	r2, [r3, #0]
        SupervisorB2_DW.is_timerSonar23 = SupervisorB2_IN_Waiting_i;
 800bce2:	4b2e      	ldr	r3, [pc, #184]	@ (800bd9c <SupervisorB2_timers+0x22c>)
 800bce4:	2202      	movs	r2, #2
 800bce6:	f883 2112 	strb.w	r2, [r3, #274]	@ 0x112
      break;
 800bcea:	e00c      	b.n	800bd06 <SupervisorB2_timers+0x196>

     case SupervisorB2_IN_Waiting_i:
      if (*sfEvent == SupervisorB2_event_Fall2) {
 800bcec:	683b      	ldr	r3, [r7, #0]
 800bcee:	681b      	ldr	r3, [r3, #0]
 800bcf0:	2b92      	cmp	r3, #146	@ 0x92
 800bcf2:	d10a      	bne.n	800bd0a <SupervisorB2_timers+0x19a>
        SupervisorB2_DW.temporalCounter_i4 = 0U;
 800bcf4:	4b29      	ldr	r3, [pc, #164]	@ (800bd9c <SupervisorB2_timers+0x22c>)
 800bcf6:	2200      	movs	r2, #0
 800bcf8:	f883 2118 	strb.w	r2, [r3, #280]	@ 0x118
        SupervisorB2_DW.is_timerSonar23 = SupervisorB2_IN_Fall1Detected;
 800bcfc:	4b27      	ldr	r3, [pc, #156]	@ (800bd9c <SupervisorB2_timers+0x22c>)
 800bcfe:	2201      	movs	r2, #1
 800bd00:	f883 2112 	strb.w	r2, [r3, #274]	@ 0x112
      }
      break;
 800bd04:	e001      	b.n	800bd0a <SupervisorB2_timers+0x19a>
      break;
 800bd06:	bf00      	nop
 800bd08:	e000      	b.n	800bd0c <SupervisorB2_timers+0x19c>
      break;
 800bd0a:	bf00      	nop
    }
  }

  if (SupervisorB2_DW.is_active_timerSonar32 != 0) {
 800bd0c:	4b23      	ldr	r3, [pc, #140]	@ (800bd9c <SupervisorB2_timers+0x22c>)
 800bd0e:	f893 3113 	ldrb.w	r3, [r3, #275]	@ 0x113
 800bd12:	2b00      	cmp	r3, #0
 800bd14:	d03d      	beq.n	800bd92 <SupervisorB2_timers+0x222>
    switch (SupervisorB2_DW.is_timerSonar32) {
 800bd16:	4b21      	ldr	r3, [pc, #132]	@ (800bd9c <SupervisorB2_timers+0x22c>)
 800bd18:	f893 3114 	ldrb.w	r3, [r3, #276]	@ 0x114
 800bd1c:	2b01      	cmp	r3, #1
 800bd1e:	d002      	beq.n	800bd26 <SupervisorB2_timers+0x1b6>
 800bd20:	2b02      	cmp	r3, #2
 800bd22:	d026      	beq.n	800bd72 <SupervisorB2_timers+0x202>
        SupervisorB2_DW.is_timerSonar32 = SupervisorB2_IN_Fall1Detected;
      }
      break;
    }
  }
}
 800bd24:	e035      	b.n	800bd92 <SupervisorB2_timers+0x222>
      if (SupervisorB2_DW.temporalCounter_i5 >= 150) {
 800bd26:	4b1d      	ldr	r3, [pc, #116]	@ (800bd9c <SupervisorB2_timers+0x22c>)
 800bd28:	f893 3119 	ldrb.w	r3, [r3, #281]	@ 0x119
 800bd2c:	2b95      	cmp	r3, #149	@ 0x95
 800bd2e:	d904      	bls.n	800bd3a <SupervisorB2_timers+0x1ca>
        SupervisorB2_DW.is_timerSonar32 = SupervisorB2_IN_Waiting_i;
 800bd30:	4b1a      	ldr	r3, [pc, #104]	@ (800bd9c <SupervisorB2_timers+0x22c>)
 800bd32:	2202      	movs	r2, #2
 800bd34:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
      break;
 800bd38:	e028      	b.n	800bd8c <SupervisorB2_timers+0x21c>
      } else if (SupervisorB2_DW.obj2Detected != 0) {
 800bd3a:	4b18      	ldr	r3, [pc, #96]	@ (800bd9c <SupervisorB2_timers+0x22c>)
 800bd3c:	f893 30fc 	ldrb.w	r3, [r3, #252]	@ 0xfc
 800bd40:	2b00      	cmp	r3, #0
 800bd42:	d023      	beq.n	800bd8c <SupervisorB2_timers+0x21c>
        b_previousEvent = *sfEvent;
 800bd44:	683b      	ldr	r3, [r7, #0]
 800bd46:	681b      	ldr	r3, [r3, #0]
 800bd48:	60fb      	str	r3, [r7, #12]
        *sfEvent = SupervisorB2_event_moveToS3;
 800bd4a:	683b      	ldr	r3, [r7, #0]
 800bd4c:	2297      	movs	r2, #151	@ 0x97
 800bd4e:	601a      	str	r2, [r3, #0]
        if (SupervisorB2_DW.is_active_B2Decisions != 0) {
 800bd50:	4b12      	ldr	r3, [pc, #72]	@ (800bd9c <SupervisorB2_timers+0x22c>)
 800bd52:	f893 3100 	ldrb.w	r3, [r3, #256]	@ 0x100
 800bd56:	2b00      	cmp	r3, #0
 800bd58:	d003      	beq.n	800bd62 <SupervisorB2_timers+0x1f2>
          SupervisorB2_B2Decisions(gyro_angle, sfEvent);
 800bd5a:	6839      	ldr	r1, [r7, #0]
 800bd5c:	6878      	ldr	r0, [r7, #4]
 800bd5e:	f7ff fd8b 	bl	800b878 <SupervisorB2_B2Decisions>
        *sfEvent = b_previousEvent;
 800bd62:	683b      	ldr	r3, [r7, #0]
 800bd64:	68fa      	ldr	r2, [r7, #12]
 800bd66:	601a      	str	r2, [r3, #0]
        SupervisorB2_DW.is_timerSonar32 = SupervisorB2_IN_Waiting_i;
 800bd68:	4b0c      	ldr	r3, [pc, #48]	@ (800bd9c <SupervisorB2_timers+0x22c>)
 800bd6a:	2202      	movs	r2, #2
 800bd6c:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
      break;
 800bd70:	e00c      	b.n	800bd8c <SupervisorB2_timers+0x21c>
      if (*sfEvent == SupervisorB2_event_Fall3) {
 800bd72:	683b      	ldr	r3, [r7, #0]
 800bd74:	681b      	ldr	r3, [r3, #0]
 800bd76:	2b93      	cmp	r3, #147	@ 0x93
 800bd78:	d10a      	bne.n	800bd90 <SupervisorB2_timers+0x220>
        SupervisorB2_DW.temporalCounter_i5 = 0U;
 800bd7a:	4b08      	ldr	r3, [pc, #32]	@ (800bd9c <SupervisorB2_timers+0x22c>)
 800bd7c:	2200      	movs	r2, #0
 800bd7e:	f883 2119 	strb.w	r2, [r3, #281]	@ 0x119
        SupervisorB2_DW.is_timerSonar32 = SupervisorB2_IN_Fall1Detected;
 800bd82:	4b06      	ldr	r3, [pc, #24]	@ (800bd9c <SupervisorB2_timers+0x22c>)
 800bd84:	2201      	movs	r2, #1
 800bd86:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
      break;
 800bd8a:	e001      	b.n	800bd90 <SupervisorB2_timers+0x220>
      break;
 800bd8c:	bf00      	nop
 800bd8e:	e000      	b.n	800bd92 <SupervisorB2_timers+0x222>
      break;
 800bd90:	bf00      	nop
}
 800bd92:	bf00      	nop
 800bd94:	3710      	adds	r7, #16
 800bd96:	46bd      	mov	sp, r7
 800bd98:	bd80      	pop	{r7, pc}
 800bd9a:	bf00      	nop
 800bd9c:	20003798 	.word	0x20003798

0800bda0 <rt_roundd_snf>:

real_T rt_roundd_snf(real_T u)
{
 800bda0:	b580      	push	{r7, lr}
 800bda2:	b084      	sub	sp, #16
 800bda4:	af00      	add	r7, sp, #0
 800bda6:	ed87 0b00 	vstr	d0, [r7]
  real_T y;
  if (fabs(u) < 4.503599627370496E+15) {
 800bdaa:	6838      	ldr	r0, [r7, #0]
 800bdac:	687b      	ldr	r3, [r7, #4]
 800bdae:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800bdb2:	f04f 0200 	mov.w	r2, #0
 800bdb6:	4b2f      	ldr	r3, [pc, #188]	@ (800be74 <rt_roundd_snf+0xd4>)
 800bdb8:	f7f4 feb8 	bl	8000b2c <__aeabi_dcmplt>
 800bdbc:	4603      	mov	r3, r0
 800bdbe:	2b00      	cmp	r3, #0
 800bdc0:	d048      	beq.n	800be54 <rt_roundd_snf+0xb4>
    if (u >= 0.5) {
 800bdc2:	f04f 0200 	mov.w	r2, #0
 800bdc6:	4b2c      	ldr	r3, [pc, #176]	@ (800be78 <rt_roundd_snf+0xd8>)
 800bdc8:	e9d7 0100 	ldrd	r0, r1, [r7]
 800bdcc:	f7f4 fec2 	bl	8000b54 <__aeabi_dcmpge>
 800bdd0:	4603      	mov	r3, r0
 800bdd2:	2b00      	cmp	r3, #0
 800bdd4:	d013      	beq.n	800bdfe <rt_roundd_snf+0x5e>
      y = floor(u + 0.5);
 800bdd6:	f04f 0200 	mov.w	r2, #0
 800bdda:	4b27      	ldr	r3, [pc, #156]	@ (800be78 <rt_roundd_snf+0xd8>)
 800bddc:	e9d7 0100 	ldrd	r0, r1, [r7]
 800bde0:	f7f4 fa7c 	bl	80002dc <__adddf3>
 800bde4:	4602      	mov	r2, r0
 800bde6:	460b      	mov	r3, r1
 800bde8:	ec43 2b17 	vmov	d7, r2, r3
 800bdec:	eeb0 0a47 	vmov.f32	s0, s14
 800bdf0:	eef0 0a67 	vmov.f32	s1, s15
 800bdf4:	f00a fca4 	bl	8016740 <floor>
 800bdf8:	ed87 0b02 	vstr	d0, [r7, #8]
 800bdfc:	e02e      	b.n	800be5c <rt_roundd_snf+0xbc>
    } else if (u > -0.5) {
 800bdfe:	f04f 0200 	mov.w	r2, #0
 800be02:	4b1e      	ldr	r3, [pc, #120]	@ (800be7c <rt_roundd_snf+0xdc>)
 800be04:	e9d7 0100 	ldrd	r0, r1, [r7]
 800be08:	f7f4 feae 	bl	8000b68 <__aeabi_dcmpgt>
 800be0c:	4603      	mov	r3, r0
 800be0e:	2b00      	cmp	r3, #0
 800be10:	d00c      	beq.n	800be2c <rt_roundd_snf+0x8c>
      y = u * 0.0;
 800be12:	f04f 0200 	mov.w	r2, #0
 800be16:	f04f 0300 	mov.w	r3, #0
 800be1a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800be1e:	f7f4 fc13 	bl	8000648 <__aeabi_dmul>
 800be22:	4602      	mov	r2, r0
 800be24:	460b      	mov	r3, r1
 800be26:	e9c7 2302 	strd	r2, r3, [r7, #8]
 800be2a:	e017      	b.n	800be5c <rt_roundd_snf+0xbc>
    } else {
      y = ceil(u - 0.5);
 800be2c:	f04f 0200 	mov.w	r2, #0
 800be30:	4b11      	ldr	r3, [pc, #68]	@ (800be78 <rt_roundd_snf+0xd8>)
 800be32:	e9d7 0100 	ldrd	r0, r1, [r7]
 800be36:	f7f4 fa4f 	bl	80002d8 <__aeabi_dsub>
 800be3a:	4602      	mov	r2, r0
 800be3c:	460b      	mov	r3, r1
 800be3e:	ec43 2b17 	vmov	d7, r2, r3
 800be42:	eeb0 0a47 	vmov.f32	s0, s14
 800be46:	eef0 0a67 	vmov.f32	s1, s15
 800be4a:	f00a fbfd 	bl	8016648 <ceil>
 800be4e:	ed87 0b02 	vstr	d0, [r7, #8]
 800be52:	e003      	b.n	800be5c <rt_roundd_snf+0xbc>
    }
  } else {
    y = u;
 800be54:	e9d7 2300 	ldrd	r2, r3, [r7]
 800be58:	e9c7 2302 	strd	r2, r3, [r7, #8]
  }

  return y;
 800be5c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800be60:	ec43 2b17 	vmov	d7, r2, r3
}
 800be64:	eeb0 0a47 	vmov.f32	s0, s14
 800be68:	eef0 0a67 	vmov.f32	s1, s15
 800be6c:	3710      	adds	r7, #16
 800be6e:	46bd      	mov	sp, r7
 800be70:	bd80      	pop	{r7, pc}
 800be72:	bf00      	nop
 800be74:	43300000 	.word	0x43300000
 800be78:	3fe00000 	.word	0x3fe00000
 800be7c:	bfe00000 	.word	0xbfe00000

0800be80 <Supe_isCommDegradedByMeanPeriod>:

/* Function for Chart: '<Root>/Monitor Board Status1' */
static boolean_T Supe_isCommDegradedByMeanPeriod(uint32_T data_last_valid_ms,
  real_T mean_threshold_ms)
{
 800be80:	b590      	push	{r4, r7, lr}
 800be82:	b08b      	sub	sp, #44	@ 0x2c
 800be84:	af00      	add	r7, sp, #0
 800be86:	60f8      	str	r0, [r7, #12]
 800be88:	ed87 0b00 	vstr	d0, [r7]
  real_T old;
  uint32_T mean_dt;
  uint32_T q0;
  boolean_T comm_degraded;
  if (!SupervisorB2_DW.last_valid_prev_not_empty) {
 800be8c:	4b97      	ldr	r3, [pc, #604]	@ (800c0ec <Supe_isCommDegradedByMeanPeriod+0x26c>)
 800be8e:	f893 3120 	ldrb.w	r3, [r3, #288]	@ 0x120
 800be92:	2b00      	cmp	r3, #0
 800be94:	d120      	bne.n	800bed8 <Supe_isCommDegradedByMeanPeriod+0x58>
    SupervisorB2_DW.last_valid_prev = data_last_valid_ms;
 800be96:	4a95      	ldr	r2, [pc, #596]	@ (800c0ec <Supe_isCommDegradedByMeanPeriod+0x26c>)
 800be98:	68fb      	ldr	r3, [r7, #12]
 800be9a:	f8c2 30a8 	str.w	r3, [r2, #168]	@ 0xa8
    SupervisorB2_DW.last_valid_prev_not_empty = true;
 800be9e:	4b93      	ldr	r3, [pc, #588]	@ (800c0ec <Supe_isCommDegradedByMeanPeriod+0x26c>)
 800bea0:	2201      	movs	r2, #1
 800bea2:	f883 2120 	strb.w	r2, [r3, #288]	@ 0x120
    memset(&SupervisorB2_DW.buf[0], 0, 10U * sizeof(real_T));
 800bea6:	2250      	movs	r2, #80	@ 0x50
 800bea8:	2100      	movs	r1, #0
 800beaa:	4890      	ldr	r0, [pc, #576]	@ (800c0ec <Supe_isCommDegradedByMeanPeriod+0x26c>)
 800beac:	f006 ff8c 	bl	8012dc8 <memset>
    SupervisorB2_DW.idx = 1.0;
 800beb0:	498e      	ldr	r1, [pc, #568]	@ (800c0ec <Supe_isCommDegradedByMeanPeriod+0x26c>)
 800beb2:	f04f 0200 	mov.w	r2, #0
 800beb6:	4b8e      	ldr	r3, [pc, #568]	@ (800c0f0 <Supe_isCommDegradedByMeanPeriod+0x270>)
 800beb8:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
    SupervisorB2_DW.count = 0.0;
 800bebc:	498b      	ldr	r1, [pc, #556]	@ (800c0ec <Supe_isCommDegradedByMeanPeriod+0x26c>)
 800bebe:	f04f 0200 	mov.w	r2, #0
 800bec2:	f04f 0300 	mov.w	r3, #0
 800bec6:	e9c1 2316 	strd	r2, r3, [r1, #88]	@ 0x58
    SupervisorB2_DW.sum_dt = 0U;
 800beca:	4b88      	ldr	r3, [pc, #544]	@ (800c0ec <Supe_isCommDegradedByMeanPeriod+0x26c>)
 800becc:	2200      	movs	r2, #0
 800bece:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
    comm_degraded = false;
 800bed2:	2300      	movs	r3, #0
 800bed4:	77fb      	strb	r3, [r7, #31]
 800bed6:	e104      	b.n	800c0e2 <Supe_isCommDegradedByMeanPeriod+0x262>
  } else {
    if (data_last_valid_ms != SupervisorB2_DW.last_valid_prev) {
 800bed8:	4b84      	ldr	r3, [pc, #528]	@ (800c0ec <Supe_isCommDegradedByMeanPeriod+0x26c>)
 800beda:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800bede:	68fa      	ldr	r2, [r7, #12]
 800bee0:	429a      	cmp	r2, r3
 800bee2:	f000 80b2 	beq.w	800c04a <Supe_isCommDegradedByMeanPeriod+0x1ca>
      mean_dt = data_last_valid_ms -
        /*MW:operator MISRA2012:D4.1 CERT-C:INT30-C 'Justifying MISRA C rule violation'*/
        /*MW:OvSatOk*/ SupervisorB2_DW.last_valid_prev;
 800bee6:	4b81      	ldr	r3, [pc, #516]	@ (800c0ec <Supe_isCommDegradedByMeanPeriod+0x26c>)
 800bee8:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
      mean_dt = data_last_valid_ms -
 800beec:	68fa      	ldr	r2, [r7, #12]
 800beee:	1ad3      	subs	r3, r2, r3
 800bef0:	627b      	str	r3, [r7, #36]	@ 0x24
      if (mean_dt > data_last_valid_ms) {
 800bef2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bef4:	68fb      	ldr	r3, [r7, #12]
 800bef6:	429a      	cmp	r2, r3
 800bef8:	d901      	bls.n	800befe <Supe_isCommDegradedByMeanPeriod+0x7e>
        mean_dt = 0U;
 800befa:	2300      	movs	r3, #0
 800befc:	627b      	str	r3, [r7, #36]	@ 0x24
      }

      SupervisorB2_DW.last_valid_prev = data_last_valid_ms;
 800befe:	4a7b      	ldr	r2, [pc, #492]	@ (800c0ec <Supe_isCommDegradedByMeanPeriod+0x26c>)
 800bf00:	68fb      	ldr	r3, [r7, #12]
 800bf02:	f8c2 30a8 	str.w	r3, [r2, #168]	@ 0xa8
      old = SupervisorB2_DW.buf[(int32_T)SupervisorB2_DW.idx - 1];
 800bf06:	4b79      	ldr	r3, [pc, #484]	@ (800c0ec <Supe_isCommDegradedByMeanPeriod+0x26c>)
 800bf08:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	@ 0x50
 800bf0c:	4610      	mov	r0, r2
 800bf0e:	4619      	mov	r1, r3
 800bf10:	f7f4 fe4a 	bl	8000ba8 <__aeabi_d2iz>
 800bf14:	4603      	mov	r3, r0
 800bf16:	3b01      	subs	r3, #1
 800bf18:	4a74      	ldr	r2, [pc, #464]	@ (800c0ec <Supe_isCommDegradedByMeanPeriod+0x26c>)
 800bf1a:	00db      	lsls	r3, r3, #3
 800bf1c:	4413      	add	r3, r2
 800bf1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf22:	e9c7 2304 	strd	r2, r3, [r7, #16]
      SupervisorB2_DW.buf[(int32_T)SupervisorB2_DW.idx - 1] = mean_dt;
 800bf26:	4b71      	ldr	r3, [pc, #452]	@ (800c0ec <Supe_isCommDegradedByMeanPeriod+0x26c>)
 800bf28:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	@ 0x50
 800bf2c:	4610      	mov	r0, r2
 800bf2e:	4619      	mov	r1, r3
 800bf30:	f7f4 fe3a 	bl	8000ba8 <__aeabi_d2iz>
 800bf34:	4603      	mov	r3, r0
 800bf36:	1e5c      	subs	r4, r3, #1
 800bf38:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800bf3a:	f7f4 fb0b 	bl	8000554 <__aeabi_ui2d>
 800bf3e:	4602      	mov	r2, r0
 800bf40:	460b      	mov	r3, r1
 800bf42:	486a      	ldr	r0, [pc, #424]	@ (800c0ec <Supe_isCommDegradedByMeanPeriod+0x26c>)
 800bf44:	00e1      	lsls	r1, r4, #3
 800bf46:	4401      	add	r1, r0
 800bf48:	e9c1 2300 	strd	r2, r3, [r1]
      old = rt_roundd_snf((real_T)SupervisorB2_DW.sum_dt - old);
 800bf4c:	4b67      	ldr	r3, [pc, #412]	@ (800c0ec <Supe_isCommDegradedByMeanPeriod+0x26c>)
 800bf4e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800bf52:	4618      	mov	r0, r3
 800bf54:	f7f4 fafe 	bl	8000554 <__aeabi_ui2d>
 800bf58:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800bf5c:	f7f4 f9bc 	bl	80002d8 <__aeabi_dsub>
 800bf60:	4602      	mov	r2, r0
 800bf62:	460b      	mov	r3, r1
 800bf64:	ec43 2b17 	vmov	d7, r2, r3
 800bf68:	eeb0 0a47 	vmov.f32	s0, s14
 800bf6c:	eef0 0a67 	vmov.f32	s1, s15
 800bf70:	f7ff ff16 	bl	800bda0 <rt_roundd_snf>
 800bf74:	ed87 0b04 	vstr	d0, [r7, #16]
      if (old < 4.294967296E+9) {
 800bf78:	f04f 0200 	mov.w	r2, #0
 800bf7c:	4b5d      	ldr	r3, [pc, #372]	@ (800c0f4 <Supe_isCommDegradedByMeanPeriod+0x274>)
 800bf7e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800bf82:	f7f4 fdd3 	bl	8000b2c <__aeabi_dcmplt>
 800bf86:	4603      	mov	r3, r0
 800bf88:	2b00      	cmp	r3, #0
 800bf8a:	d014      	beq.n	800bfb6 <Supe_isCommDegradedByMeanPeriod+0x136>
        if (old >= 0.0) {
 800bf8c:	f04f 0200 	mov.w	r2, #0
 800bf90:	f04f 0300 	mov.w	r3, #0
 800bf94:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800bf98:	f7f4 fddc 	bl	8000b54 <__aeabi_dcmpge>
 800bf9c:	4603      	mov	r3, r0
 800bf9e:	2b00      	cmp	r3, #0
 800bfa0:	d006      	beq.n	800bfb0 <Supe_isCommDegradedByMeanPeriod+0x130>
          q0 = (uint32_T)old;
 800bfa2:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800bfa6:	f7f4 fe27 	bl	8000bf8 <__aeabi_d2uiz>
 800bfaa:	4603      	mov	r3, r0
 800bfac:	623b      	str	r3, [r7, #32]
 800bfae:	e005      	b.n	800bfbc <Supe_isCommDegradedByMeanPeriod+0x13c>
        } else {
          q0 = 0U;
 800bfb0:	2300      	movs	r3, #0
 800bfb2:	623b      	str	r3, [r7, #32]
 800bfb4:	e002      	b.n	800bfbc <Supe_isCommDegradedByMeanPeriod+0x13c>
        }
      } else {
        q0 = MAX_uint32_T;
 800bfb6:	f04f 33ff 	mov.w	r3, #4294967295
 800bfba:	623b      	str	r3, [r7, #32]
      }

      SupervisorB2_DW.sum_dt = q0 + /*MW:OvSatOk*/ mean_dt;
 800bfbc:	6a3a      	ldr	r2, [r7, #32]
 800bfbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bfc0:	4413      	add	r3, r2
 800bfc2:	4a4a      	ldr	r2, [pc, #296]	@ (800c0ec <Supe_isCommDegradedByMeanPeriod+0x26c>)
 800bfc4:	f8c2 30ac 	str.w	r3, [r2, #172]	@ 0xac
      if (SupervisorB2_DW.sum_dt < q0) {
 800bfc8:	4b48      	ldr	r3, [pc, #288]	@ (800c0ec <Supe_isCommDegradedByMeanPeriod+0x26c>)
 800bfca:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800bfce:	6a3a      	ldr	r2, [r7, #32]
 800bfd0:	429a      	cmp	r2, r3
 800bfd2:	d904      	bls.n	800bfde <Supe_isCommDegradedByMeanPeriod+0x15e>
        SupervisorB2_DW.sum_dt = MAX_uint32_T;
 800bfd4:	4b45      	ldr	r3, [pc, #276]	@ (800c0ec <Supe_isCommDegradedByMeanPeriod+0x26c>)
 800bfd6:	f04f 32ff 	mov.w	r2, #4294967295
 800bfda:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
      }

      SupervisorB2_DW.idx++;
 800bfde:	4b43      	ldr	r3, [pc, #268]	@ (800c0ec <Supe_isCommDegradedByMeanPeriod+0x26c>)
 800bfe0:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 800bfe4:	f04f 0200 	mov.w	r2, #0
 800bfe8:	4b41      	ldr	r3, [pc, #260]	@ (800c0f0 <Supe_isCommDegradedByMeanPeriod+0x270>)
 800bfea:	f7f4 f977 	bl	80002dc <__adddf3>
 800bfee:	4602      	mov	r2, r0
 800bff0:	460b      	mov	r3, r1
 800bff2:	493e      	ldr	r1, [pc, #248]	@ (800c0ec <Supe_isCommDegradedByMeanPeriod+0x26c>)
 800bff4:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
      if (SupervisorB2_DW.idx > 10.0) {
 800bff8:	4b3c      	ldr	r3, [pc, #240]	@ (800c0ec <Supe_isCommDegradedByMeanPeriod+0x26c>)
 800bffa:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 800bffe:	f04f 0200 	mov.w	r2, #0
 800c002:	4b3d      	ldr	r3, [pc, #244]	@ (800c0f8 <Supe_isCommDegradedByMeanPeriod+0x278>)
 800c004:	f7f4 fdb0 	bl	8000b68 <__aeabi_dcmpgt>
 800c008:	4603      	mov	r3, r0
 800c00a:	2b00      	cmp	r3, #0
 800c00c:	d005      	beq.n	800c01a <Supe_isCommDegradedByMeanPeriod+0x19a>
        SupervisorB2_DW.idx = 1.0;
 800c00e:	4937      	ldr	r1, [pc, #220]	@ (800c0ec <Supe_isCommDegradedByMeanPeriod+0x26c>)
 800c010:	f04f 0200 	mov.w	r2, #0
 800c014:	4b36      	ldr	r3, [pc, #216]	@ (800c0f0 <Supe_isCommDegradedByMeanPeriod+0x270>)
 800c016:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
      }

      if (SupervisorB2_DW.count < 10.0) {
 800c01a:	4b34      	ldr	r3, [pc, #208]	@ (800c0ec <Supe_isCommDegradedByMeanPeriod+0x26c>)
 800c01c:	e9d3 0116 	ldrd	r0, r1, [r3, #88]	@ 0x58
 800c020:	f04f 0200 	mov.w	r2, #0
 800c024:	4b34      	ldr	r3, [pc, #208]	@ (800c0f8 <Supe_isCommDegradedByMeanPeriod+0x278>)
 800c026:	f7f4 fd81 	bl	8000b2c <__aeabi_dcmplt>
 800c02a:	4603      	mov	r3, r0
 800c02c:	2b00      	cmp	r3, #0
 800c02e:	d00c      	beq.n	800c04a <Supe_isCommDegradedByMeanPeriod+0x1ca>
        SupervisorB2_DW.count++;
 800c030:	4b2e      	ldr	r3, [pc, #184]	@ (800c0ec <Supe_isCommDegradedByMeanPeriod+0x26c>)
 800c032:	e9d3 0116 	ldrd	r0, r1, [r3, #88]	@ 0x58
 800c036:	f04f 0200 	mov.w	r2, #0
 800c03a:	4b2d      	ldr	r3, [pc, #180]	@ (800c0f0 <Supe_isCommDegradedByMeanPeriod+0x270>)
 800c03c:	f7f4 f94e 	bl	80002dc <__adddf3>
 800c040:	4602      	mov	r2, r0
 800c042:	460b      	mov	r3, r1
 800c044:	4929      	ldr	r1, [pc, #164]	@ (800c0ec <Supe_isCommDegradedByMeanPeriod+0x26c>)
 800c046:	e9c1 2316 	strd	r2, r3, [r1, #88]	@ 0x58
      }
    }

    if (SupervisorB2_DW.count > 0.0) {
 800c04a:	4b28      	ldr	r3, [pc, #160]	@ (800c0ec <Supe_isCommDegradedByMeanPeriod+0x26c>)
 800c04c:	e9d3 0116 	ldrd	r0, r1, [r3, #88]	@ 0x58
 800c050:	f04f 0200 	mov.w	r2, #0
 800c054:	f04f 0300 	mov.w	r3, #0
 800c058:	f7f4 fd86 	bl	8000b68 <__aeabi_dcmpgt>
 800c05c:	4603      	mov	r3, r0
 800c05e:	2b00      	cmp	r3, #0
 800c060:	d02b      	beq.n	800c0ba <Supe_isCommDegradedByMeanPeriod+0x23a>
      old = rt_roundd_snf((real_T)SupervisorB2_DW.sum_dt / SupervisorB2_DW.count);
 800c062:	4b22      	ldr	r3, [pc, #136]	@ (800c0ec <Supe_isCommDegradedByMeanPeriod+0x26c>)
 800c064:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800c068:	4618      	mov	r0, r3
 800c06a:	f7f4 fa73 	bl	8000554 <__aeabi_ui2d>
 800c06e:	4b1f      	ldr	r3, [pc, #124]	@ (800c0ec <Supe_isCommDegradedByMeanPeriod+0x26c>)
 800c070:	e9d3 2316 	ldrd	r2, r3, [r3, #88]	@ 0x58
 800c074:	f7f4 fc12 	bl	800089c <__aeabi_ddiv>
 800c078:	4602      	mov	r2, r0
 800c07a:	460b      	mov	r3, r1
 800c07c:	ec43 2b17 	vmov	d7, r2, r3
 800c080:	eeb0 0a47 	vmov.f32	s0, s14
 800c084:	eef0 0a67 	vmov.f32	s1, s15
 800c088:	f7ff fe8a 	bl	800bda0 <rt_roundd_snf>
 800c08c:	ed87 0b04 	vstr	d0, [r7, #16]
      if (old < 4.294967296E+9) {
 800c090:	f04f 0200 	mov.w	r2, #0
 800c094:	4b17      	ldr	r3, [pc, #92]	@ (800c0f4 <Supe_isCommDegradedByMeanPeriod+0x274>)
 800c096:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800c09a:	f7f4 fd47 	bl	8000b2c <__aeabi_dcmplt>
 800c09e:	4603      	mov	r3, r0
 800c0a0:	2b00      	cmp	r3, #0
 800c0a2:	d006      	beq.n	800c0b2 <Supe_isCommDegradedByMeanPeriod+0x232>
        mean_dt = (uint32_T)old;
 800c0a4:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800c0a8:	f7f4 fda6 	bl	8000bf8 <__aeabi_d2uiz>
 800c0ac:	4603      	mov	r3, r0
 800c0ae:	627b      	str	r3, [r7, #36]	@ 0x24
 800c0b0:	e005      	b.n	800c0be <Supe_isCommDegradedByMeanPeriod+0x23e>
      } else {
        mean_dt = MAX_uint32_T;
 800c0b2:	f04f 33ff 	mov.w	r3, #4294967295
 800c0b6:	627b      	str	r3, [r7, #36]	@ 0x24
 800c0b8:	e001      	b.n	800c0be <Supe_isCommDegradedByMeanPeriod+0x23e>
      }
    } else {
      mean_dt = 0U;
 800c0ba:	2300      	movs	r3, #0
 800c0bc:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    comm_degraded = (mean_dt > mean_threshold_ms);
 800c0be:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800c0c0:	f7f4 fa48 	bl	8000554 <__aeabi_ui2d>
 800c0c4:	4602      	mov	r2, r0
 800c0c6:	460b      	mov	r3, r1
 800c0c8:	2101      	movs	r1, #1
 800c0ca:	460c      	mov	r4, r1
 800c0cc:	e9d7 0100 	ldrd	r0, r1, [r7]
 800c0d0:	f7f4 fd2c 	bl	8000b2c <__aeabi_dcmplt>
 800c0d4:	4603      	mov	r3, r0
 800c0d6:	2b00      	cmp	r3, #0
 800c0d8:	d101      	bne.n	800c0de <Supe_isCommDegradedByMeanPeriod+0x25e>
 800c0da:	2300      	movs	r3, #0
 800c0dc:	461c      	mov	r4, r3
 800c0de:	b2e3      	uxtb	r3, r4
 800c0e0:	77fb      	strb	r3, [r7, #31]
  }

  return comm_degraded;
 800c0e2:	7ffb      	ldrb	r3, [r7, #31]
}
 800c0e4:	4618      	mov	r0, r3
 800c0e6:	372c      	adds	r7, #44	@ 0x2c
 800c0e8:	46bd      	mov	sp, r7
 800c0ea:	bd90      	pop	{r4, r7, pc}
 800c0ec:	20003798 	.word	0x20003798
 800c0f0:	3ff00000 	.word	0x3ff00000
 800c0f4:	41f00000 	.word	0x41f00000
 800c0f8:	40240000 	.word	0x40240000
 800c0fc:	00000000 	.word	0x00000000

0800c100 <SupervisorB2_MonitorRx>:

/* Function for Chart: '<Root>/Monitor Board Status1' */
static void SupervisorB2_MonitorRx(RxStatus *rx_status)
{
 800c100:	b580      	push	{r7, lr}
 800c102:	b084      	sub	sp, #16
 800c104:	af00      	add	r7, sp, #0
 800c106:	6078      	str	r0, [r7, #4]
  uint32_T qY;
  switch (SupervisorB2_DW.is_MonitorRx) {
 800c108:	4b71      	ldr	r3, [pc, #452]	@ (800c2d0 <SupervisorB2_MonitorRx+0x1d0>)
 800c10a:	f893 30ec 	ldrb.w	r3, [r3, #236]	@ 0xec
 800c10e:	2b01      	cmp	r3, #1
 800c110:	d002      	beq.n	800c118 <SupervisorB2_MonitorRx+0x18>
 800c112:	2b02      	cmp	r3, #2
 800c114:	d034      	beq.n	800c180 <SupervisorB2_MonitorRx+0x80>
 800c116:	e082      	b.n	800c21e <SupervisorB2_MonitorRx+0x11e>
   case SupervisorB2_IN_Rx_critical:
    *rx_status = RX_CRITICAL;
 800c118:	687b      	ldr	r3, [r7, #4]
 800c11a:	2202      	movs	r2, #2
 800c11c:	701a      	strb	r2, [r3, #0]
    if (SupervisorB2_DW.degraded_rx) {
 800c11e:	4b6c      	ldr	r3, [pc, #432]	@ (800c2d0 <SupervisorB2_MonitorRx+0x1d0>)
 800c120:	f893 311d 	ldrb.w	r3, [r3, #285]	@ 0x11d
 800c124:	2b00      	cmp	r3, #0
 800c126:	d003      	beq.n	800c130 <SupervisorB2_MonitorRx+0x30>
      SupervisorB2_DW.durationCounter_1_gb = 0U;
 800c128:	4b69      	ldr	r3, [pc, #420]	@ (800c2d0 <SupervisorB2_MonitorRx+0x1d0>)
 800c12a:	2200      	movs	r2, #0
 800c12c:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
    }

    if (SupervisorB2_DW.durationCounter_1_gb > 50U) {
 800c130:	4b67      	ldr	r3, [pc, #412]	@ (800c2d0 <SupervisorB2_MonitorRx+0x1d0>)
 800c132:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 800c136:	2b32      	cmp	r3, #50	@ 0x32
 800c138:	d907      	bls.n	800c14a <SupervisorB2_MonitorRx+0x4a>
      SupervisorB2_DW.is_MonitorRx = SupervisorB2_IN_Rx_ok;
 800c13a:	4b65      	ldr	r3, [pc, #404]	@ (800c2d0 <SupervisorB2_MonitorRx+0x1d0>)
 800c13c:	2203      	movs	r2, #3
 800c13e:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
      *rx_status = RX_OK;
 800c142:	687b      	ldr	r3, [r7, #4]
 800c144:	2200      	movs	r2, #0
 800c146:	701a      	strb	r2, [r3, #0]
      if (SupervisorB2_DW.degraded_rx) {
        SupervisorB2_DW.durationCounter_1_gb = 0U;
        SupervisorB2_DW.durationCounter_1_i = 0U;
      }
    }
    break;
 800c148:	e0b3      	b.n	800c2b2 <SupervisorB2_MonitorRx+0x1b2>
        (SupervisorB2_U.Board1_Data.data_last_valid_ms, 40.0);
 800c14a:	4b62      	ldr	r3, [pc, #392]	@ (800c2d4 <SupervisorB2_MonitorRx+0x1d4>)
 800c14c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
      SupervisorB2_DW.degraded_rx = Supe_isCommDegradedByMeanPeriod
 800c14e:	ed9f 0b5e 	vldr	d0, [pc, #376]	@ 800c2c8 <SupervisorB2_MonitorRx+0x1c8>
 800c152:	4618      	mov	r0, r3
 800c154:	f7ff fe94 	bl	800be80 <Supe_isCommDegradedByMeanPeriod>
 800c158:	4603      	mov	r3, r0
 800c15a:	461a      	mov	r2, r3
 800c15c:	4b5c      	ldr	r3, [pc, #368]	@ (800c2d0 <SupervisorB2_MonitorRx+0x1d0>)
 800c15e:	f883 211d 	strb.w	r2, [r3, #285]	@ 0x11d
      if (SupervisorB2_DW.degraded_rx) {
 800c162:	4b5b      	ldr	r3, [pc, #364]	@ (800c2d0 <SupervisorB2_MonitorRx+0x1d0>)
 800c164:	f893 311d 	ldrb.w	r3, [r3, #285]	@ 0x11d
 800c168:	2b00      	cmp	r3, #0
 800c16a:	f000 80a2 	beq.w	800c2b2 <SupervisorB2_MonitorRx+0x1b2>
        SupervisorB2_DW.durationCounter_1_gb = 0U;
 800c16e:	4b58      	ldr	r3, [pc, #352]	@ (800c2d0 <SupervisorB2_MonitorRx+0x1d0>)
 800c170:	2200      	movs	r2, #0
 800c172:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
        SupervisorB2_DW.durationCounter_1_i = 0U;
 800c176:	4b56      	ldr	r3, [pc, #344]	@ (800c2d0 <SupervisorB2_MonitorRx+0x1d0>)
 800c178:	2200      	movs	r2, #0
 800c17a:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc
    break;
 800c17e:	e098      	b.n	800c2b2 <SupervisorB2_MonitorRx+0x1b2>

   case SupervisorB2_IN_Rx_degraded:
    *rx_status = RX_DEGRADED;
 800c180:	687b      	ldr	r3, [r7, #4]
 800c182:	2201      	movs	r2, #1
 800c184:	701a      	strb	r2, [r3, #0]
    if (SupervisorB2_DW.degraded_rx) {
 800c186:	4b52      	ldr	r3, [pc, #328]	@ (800c2d0 <SupervisorB2_MonitorRx+0x1d0>)
 800c188:	f893 311d 	ldrb.w	r3, [r3, #285]	@ 0x11d
 800c18c:	2b00      	cmp	r3, #0
 800c18e:	d003      	beq.n	800c198 <SupervisorB2_MonitorRx+0x98>
      SupervisorB2_DW.durationCounter_1_i = 0U;
 800c190:	4b4f      	ldr	r3, [pc, #316]	@ (800c2d0 <SupervisorB2_MonitorRx+0x1d0>)
 800c192:	2200      	movs	r2, #0
 800c194:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc
    }

    if (SupervisorB2_DW.durationCounter_1_i > 50U) {
 800c198:	4b4d      	ldr	r3, [pc, #308]	@ (800c2d0 <SupervisorB2_MonitorRx+0x1d0>)
 800c19a:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 800c19e:	2b32      	cmp	r3, #50	@ 0x32
 800c1a0:	d907      	bls.n	800c1b2 <SupervisorB2_MonitorRx+0xb2>
      SupervisorB2_DW.is_MonitorRx = SupervisorB2_IN_Rx_ok;
 800c1a2:	4b4b      	ldr	r3, [pc, #300]	@ (800c2d0 <SupervisorB2_MonitorRx+0x1d0>)
 800c1a4:	2203      	movs	r2, #3
 800c1a6:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
      *rx_status = RX_OK;
 800c1aa:	687b      	ldr	r3, [r7, #4]
 800c1ac:	2200      	movs	r2, #0
 800c1ae:	701a      	strb	r2, [r3, #0]
          SupervisorB2_DW.durationCounter_1_gb = 0U;
          SupervisorB2_DW.durationCounter_1_i = 0U;
        }
      }
    }
    break;
 800c1b0:	e081      	b.n	800c2b6 <SupervisorB2_MonitorRx+0x1b6>
      qY = SupervisorB2_U.now_ms -
 800c1b2:	4b48      	ldr	r3, [pc, #288]	@ (800c2d4 <SupervisorB2_MonitorRx+0x1d4>)
 800c1b4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
        /*MW:OvSatOk*/ SupervisorB2_U.Board1_Data.data_last_valid_ms;
 800c1b6:	4b47      	ldr	r3, [pc, #284]	@ (800c2d4 <SupervisorB2_MonitorRx+0x1d4>)
 800c1b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
      qY = SupervisorB2_U.now_ms -
 800c1ba:	1ad3      	subs	r3, r2, r3
 800c1bc:	60fb      	str	r3, [r7, #12]
      if (qY > SupervisorB2_U.now_ms) {
 800c1be:	4b45      	ldr	r3, [pc, #276]	@ (800c2d4 <SupervisorB2_MonitorRx+0x1d4>)
 800c1c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c1c2:	68fa      	ldr	r2, [r7, #12]
 800c1c4:	429a      	cmp	r2, r3
 800c1c6:	d901      	bls.n	800c1cc <SupervisorB2_MonitorRx+0xcc>
        qY = 0U;
 800c1c8:	2300      	movs	r3, #0
 800c1ca:	60fb      	str	r3, [r7, #12]
      if (qY > 120U) {
 800c1cc:	68fb      	ldr	r3, [r7, #12]
 800c1ce:	2b78      	cmp	r3, #120	@ 0x78
 800c1d0:	d90b      	bls.n	800c1ea <SupervisorB2_MonitorRx+0xea>
        SupervisorB2_DW.durationCounter_1_gb = 0U;
 800c1d2:	4b3f      	ldr	r3, [pc, #252]	@ (800c2d0 <SupervisorB2_MonitorRx+0x1d0>)
 800c1d4:	2200      	movs	r2, #0
 800c1d6:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
        SupervisorB2_DW.is_MonitorRx = SupervisorB2_IN_Rx_critical;
 800c1da:	4b3d      	ldr	r3, [pc, #244]	@ (800c2d0 <SupervisorB2_MonitorRx+0x1d0>)
 800c1dc:	2201      	movs	r2, #1
 800c1de:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
        *rx_status = RX_CRITICAL;
 800c1e2:	687b      	ldr	r3, [r7, #4]
 800c1e4:	2202      	movs	r2, #2
 800c1e6:	701a      	strb	r2, [r3, #0]
    break;
 800c1e8:	e065      	b.n	800c2b6 <SupervisorB2_MonitorRx+0x1b6>
          (SupervisorB2_U.Board1_Data.data_last_valid_ms, 40.0);
 800c1ea:	4b3a      	ldr	r3, [pc, #232]	@ (800c2d4 <SupervisorB2_MonitorRx+0x1d4>)
 800c1ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
        SupervisorB2_DW.degraded_rx = Supe_isCommDegradedByMeanPeriod
 800c1ee:	ed9f 0b36 	vldr	d0, [pc, #216]	@ 800c2c8 <SupervisorB2_MonitorRx+0x1c8>
 800c1f2:	4618      	mov	r0, r3
 800c1f4:	f7ff fe44 	bl	800be80 <Supe_isCommDegradedByMeanPeriod>
 800c1f8:	4603      	mov	r3, r0
 800c1fa:	461a      	mov	r2, r3
 800c1fc:	4b34      	ldr	r3, [pc, #208]	@ (800c2d0 <SupervisorB2_MonitorRx+0x1d0>)
 800c1fe:	f883 211d 	strb.w	r2, [r3, #285]	@ 0x11d
        if (SupervisorB2_DW.degraded_rx) {
 800c202:	4b33      	ldr	r3, [pc, #204]	@ (800c2d0 <SupervisorB2_MonitorRx+0x1d0>)
 800c204:	f893 311d 	ldrb.w	r3, [r3, #285]	@ 0x11d
 800c208:	2b00      	cmp	r3, #0
 800c20a:	d054      	beq.n	800c2b6 <SupervisorB2_MonitorRx+0x1b6>
          SupervisorB2_DW.durationCounter_1_gb = 0U;
 800c20c:	4b30      	ldr	r3, [pc, #192]	@ (800c2d0 <SupervisorB2_MonitorRx+0x1d0>)
 800c20e:	2200      	movs	r2, #0
 800c210:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
          SupervisorB2_DW.durationCounter_1_i = 0U;
 800c214:	4b2e      	ldr	r3, [pc, #184]	@ (800c2d0 <SupervisorB2_MonitorRx+0x1d0>)
 800c216:	2200      	movs	r2, #0
 800c218:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc
    break;
 800c21c:	e04b      	b.n	800c2b6 <SupervisorB2_MonitorRx+0x1b6>

   default:
    /* case IN_Rx_ok: */
    *rx_status = RX_OK;
 800c21e:	687b      	ldr	r3, [r7, #4]
 800c220:	2200      	movs	r2, #0
 800c222:	701a      	strb	r2, [r3, #0]
    if (SupervisorB2_DW.degraded_rx) {
 800c224:	4b2a      	ldr	r3, [pc, #168]	@ (800c2d0 <SupervisorB2_MonitorRx+0x1d0>)
 800c226:	f893 311d 	ldrb.w	r3, [r3, #285]	@ 0x11d
 800c22a:	2b00      	cmp	r3, #0
 800c22c:	d00b      	beq.n	800c246 <SupervisorB2_MonitorRx+0x146>
      SupervisorB2_DW.durationCounter_1_i = 0U;
 800c22e:	4b28      	ldr	r3, [pc, #160]	@ (800c2d0 <SupervisorB2_MonitorRx+0x1d0>)
 800c230:	2200      	movs	r2, #0
 800c232:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc
      SupervisorB2_DW.is_MonitorRx = SupervisorB2_IN_Rx_degraded;
 800c236:	4b26      	ldr	r3, [pc, #152]	@ (800c2d0 <SupervisorB2_MonitorRx+0x1d0>)
 800c238:	2202      	movs	r2, #2
 800c23a:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
      *rx_status = RX_DEGRADED;
 800c23e:	687b      	ldr	r3, [r7, #4]
 800c240:	2201      	movs	r2, #1
 800c242:	701a      	strb	r2, [r3, #0]
          SupervisorB2_DW.durationCounter_1_gb = 0U;
          SupervisorB2_DW.durationCounter_1_i = 0U;
        }
      }
    }
    break;
 800c244:	e039      	b.n	800c2ba <SupervisorB2_MonitorRx+0x1ba>
      qY = SupervisorB2_U.now_ms -
 800c246:	4b23      	ldr	r3, [pc, #140]	@ (800c2d4 <SupervisorB2_MonitorRx+0x1d4>)
 800c248:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
        /*MW:OvSatOk*/ SupervisorB2_U.Board1_Data.data_last_valid_ms;
 800c24a:	4b22      	ldr	r3, [pc, #136]	@ (800c2d4 <SupervisorB2_MonitorRx+0x1d4>)
 800c24c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
      qY = SupervisorB2_U.now_ms -
 800c24e:	1ad3      	subs	r3, r2, r3
 800c250:	60fb      	str	r3, [r7, #12]
      if (qY > SupervisorB2_U.now_ms) {
 800c252:	4b20      	ldr	r3, [pc, #128]	@ (800c2d4 <SupervisorB2_MonitorRx+0x1d4>)
 800c254:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c256:	68fa      	ldr	r2, [r7, #12]
 800c258:	429a      	cmp	r2, r3
 800c25a:	d901      	bls.n	800c260 <SupervisorB2_MonitorRx+0x160>
        qY = 0U;
 800c25c:	2300      	movs	r3, #0
 800c25e:	60fb      	str	r3, [r7, #12]
      if (qY > 120U) {
 800c260:	68fb      	ldr	r3, [r7, #12]
 800c262:	2b78      	cmp	r3, #120	@ 0x78
 800c264:	d90b      	bls.n	800c27e <SupervisorB2_MonitorRx+0x17e>
        SupervisorB2_DW.durationCounter_1_gb = 0U;
 800c266:	4b1a      	ldr	r3, [pc, #104]	@ (800c2d0 <SupervisorB2_MonitorRx+0x1d0>)
 800c268:	2200      	movs	r2, #0
 800c26a:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
        SupervisorB2_DW.is_MonitorRx = SupervisorB2_IN_Rx_critical;
 800c26e:	4b18      	ldr	r3, [pc, #96]	@ (800c2d0 <SupervisorB2_MonitorRx+0x1d0>)
 800c270:	2201      	movs	r2, #1
 800c272:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
        *rx_status = RX_CRITICAL;
 800c276:	687b      	ldr	r3, [r7, #4]
 800c278:	2202      	movs	r2, #2
 800c27a:	701a      	strb	r2, [r3, #0]
    break;
 800c27c:	e01d      	b.n	800c2ba <SupervisorB2_MonitorRx+0x1ba>
          (SupervisorB2_U.Board1_Data.data_last_valid_ms, 40.0);
 800c27e:	4b15      	ldr	r3, [pc, #84]	@ (800c2d4 <SupervisorB2_MonitorRx+0x1d4>)
 800c280:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
        SupervisorB2_DW.degraded_rx = Supe_isCommDegradedByMeanPeriod
 800c282:	ed9f 0b11 	vldr	d0, [pc, #68]	@ 800c2c8 <SupervisorB2_MonitorRx+0x1c8>
 800c286:	4618      	mov	r0, r3
 800c288:	f7ff fdfa 	bl	800be80 <Supe_isCommDegradedByMeanPeriod>
 800c28c:	4603      	mov	r3, r0
 800c28e:	461a      	mov	r2, r3
 800c290:	4b0f      	ldr	r3, [pc, #60]	@ (800c2d0 <SupervisorB2_MonitorRx+0x1d0>)
 800c292:	f883 211d 	strb.w	r2, [r3, #285]	@ 0x11d
        if (SupervisorB2_DW.degraded_rx) {
 800c296:	4b0e      	ldr	r3, [pc, #56]	@ (800c2d0 <SupervisorB2_MonitorRx+0x1d0>)
 800c298:	f893 311d 	ldrb.w	r3, [r3, #285]	@ 0x11d
 800c29c:	2b00      	cmp	r3, #0
 800c29e:	d00c      	beq.n	800c2ba <SupervisorB2_MonitorRx+0x1ba>
          SupervisorB2_DW.durationCounter_1_gb = 0U;
 800c2a0:	4b0b      	ldr	r3, [pc, #44]	@ (800c2d0 <SupervisorB2_MonitorRx+0x1d0>)
 800c2a2:	2200      	movs	r2, #0
 800c2a4:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
          SupervisorB2_DW.durationCounter_1_i = 0U;
 800c2a8:	4b09      	ldr	r3, [pc, #36]	@ (800c2d0 <SupervisorB2_MonitorRx+0x1d0>)
 800c2aa:	2200      	movs	r2, #0
 800c2ac:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc
    break;
 800c2b0:	e003      	b.n	800c2ba <SupervisorB2_MonitorRx+0x1ba>
    break;
 800c2b2:	bf00      	nop
 800c2b4:	e002      	b.n	800c2bc <SupervisorB2_MonitorRx+0x1bc>
    break;
 800c2b6:	bf00      	nop
 800c2b8:	e000      	b.n	800c2bc <SupervisorB2_MonitorRx+0x1bc>
    break;
 800c2ba:	bf00      	nop
  }
}
 800c2bc:	bf00      	nop
 800c2be:	3710      	adds	r7, #16
 800c2c0:	46bd      	mov	sp, r7
 800c2c2:	bd80      	pop	{r7, pc}
 800c2c4:	f3af 8000 	nop.w
 800c2c8:	00000000 	.word	0x00000000
 800c2cc:	40440000 	.word	0x40440000
 800c2d0:	20003798 	.word	0x20003798
 800c2d4:	200038c0 	.word	0x200038c0

0800c2d8 <Supervis_check_emergency_stop_e>:

/* Function for Chart: '<S14>/SuperB2_DEGB1_1' */
static uint8_T Supervis_check_emergency_stop_e(const uint16_T sonars[3])
{
 800c2d8:	b480      	push	{r7}
 800c2da:	b085      	sub	sp, #20
 800c2dc:	af00      	add	r7, sp, #0
 800c2de:	6078      	str	r0, [r7, #4]
  uint8_T stop;
  if (sonars[0] < 300) {
 800c2e0:	687b      	ldr	r3, [r7, #4]
 800c2e2:	881b      	ldrh	r3, [r3, #0]
 800c2e4:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 800c2e8:	d202      	bcs.n	800c2f0 <Supervis_check_emergency_stop_e+0x18>
    stop = 1U;
 800c2ea:	2301      	movs	r3, #1
 800c2ec:	73fb      	strb	r3, [r7, #15]
 800c2ee:	e00a      	b.n	800c306 <Supervis_check_emergency_stop_e+0x2e>
  } else {
    stop = (uint8_T)(sonars[1] < 300);
 800c2f0:	687b      	ldr	r3, [r7, #4]
 800c2f2:	3302      	adds	r3, #2
 800c2f4:	881b      	ldrh	r3, [r3, #0]
 800c2f6:	f240 122b 	movw	r2, #299	@ 0x12b
 800c2fa:	4293      	cmp	r3, r2
 800c2fc:	bf94      	ite	ls
 800c2fe:	2301      	movls	r3, #1
 800c300:	2300      	movhi	r3, #0
 800c302:	b2db      	uxtb	r3, r3
 800c304:	73fb      	strb	r3, [r7, #15]
  }

  return stop;
 800c306:	7bfb      	ldrb	r3, [r7, #15]
}
 800c308:	4618      	mov	r0, r3
 800c30a:	3714      	adds	r7, #20
 800c30c:	46bd      	mov	sp, r7
 800c30e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c312:	4770      	bx	lr

0800c314 <SupervisorB2_updateSafetyLimits>:

/* Function for Chart: '<S4>/Check rover safety state1' */
static void SupervisorB2_updateSafetyLimits(SafetyStatus rover_state, real_T
  *V_MAX, real_T *OMEGA_MAX)
{
 800c314:	b480      	push	{r7}
 800c316:	b085      	sub	sp, #20
 800c318:	af00      	add	r7, sp, #0
 800c31a:	4603      	mov	r3, r0
 800c31c:	60b9      	str	r1, [r7, #8]
 800c31e:	607a      	str	r2, [r7, #4]
 800c320:	73fb      	strb	r3, [r7, #15]
  *V_MAX = 0.5;
 800c322:	68b9      	ldr	r1, [r7, #8]
 800c324:	f04f 0200 	mov.w	r2, #0
 800c328:	4b0f      	ldr	r3, [pc, #60]	@ (800c368 <SupervisorB2_updateSafetyLimits+0x54>)
 800c32a:	e9c1 2300 	strd	r2, r3, [r1]
  *OMEGA_MAX = 0.5;
 800c32e:	6879      	ldr	r1, [r7, #4]
 800c330:	f04f 0200 	mov.w	r2, #0
 800c334:	4b0c      	ldr	r3, [pc, #48]	@ (800c368 <SupervisorB2_updateSafetyLimits+0x54>)
 800c336:	e9c1 2300 	strd	r2, r3, [r1]
  if (rover_state == SAFETY_CRITICAL) {
 800c33a:	7bfb      	ldrb	r3, [r7, #15]
 800c33c:	2b02      	cmp	r3, #2
 800c33e:	d10d      	bne.n	800c35c <SupervisorB2_updateSafetyLimits+0x48>
    *V_MAX = 0.0;
 800c340:	68b9      	ldr	r1, [r7, #8]
 800c342:	f04f 0200 	mov.w	r2, #0
 800c346:	f04f 0300 	mov.w	r3, #0
 800c34a:	e9c1 2300 	strd	r2, r3, [r1]
    *OMEGA_MAX = 0.0;
 800c34e:	6879      	ldr	r1, [r7, #4]
 800c350:	f04f 0200 	mov.w	r2, #0
 800c354:	f04f 0300 	mov.w	r3, #0
 800c358:	e9c1 2300 	strd	r2, r3, [r1]
  }
}
 800c35c:	bf00      	nop
 800c35e:	3714      	adds	r7, #20
 800c360:	46bd      	mov	sp, r7
 800c362:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c366:	4770      	bx	lr
 800c368:	3fe00000 	.word	0x3fe00000

0800c36c <SupervisorB2_angleError>:

/* Function for Chart: '<S4>/Check rover safety state1' */
static real32_T SupervisorB2_angleError(real32_T gyro_angle, real32_T
  targetAngle)
{
 800c36c:	b580      	push	{r7, lr}
 800c36e:	b084      	sub	sp, #16
 800c370:	af00      	add	r7, sp, #0
 800c372:	ed87 0a01 	vstr	s0, [r7, #4]
 800c376:	edc7 0a00 	vstr	s1, [r7]
  real32_T x;
  x = (targetAngle - gyro_angle) + 180.0F;
 800c37a:	ed97 7a00 	vldr	s14, [r7]
 800c37e:	edd7 7a01 	vldr	s15, [r7, #4]
 800c382:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c386:	ed9f 7a2a 	vldr	s14, [pc, #168]	@ 800c430 <SupervisorB2_angleError+0xc4>
 800c38a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800c38e:	edc7 7a03 	vstr	s15, [r7, #12]
  if (rtIsNaNF(x)) {
 800c392:	ed97 0a03 	vldr	s0, [r7, #12]
 800c396:	f001 ff73 	bl	800e280 <rtIsNaNF>
 800c39a:	4603      	mov	r3, r0
 800c39c:	2b00      	cmp	r3, #0
 800c39e:	d003      	beq.n	800c3a8 <SupervisorB2_angleError+0x3c>
    x = (rtNaNF);
 800c3a0:	4b24      	ldr	r3, [pc, #144]	@ (800c434 <SupervisorB2_angleError+0xc8>)
 800c3a2:	681b      	ldr	r3, [r3, #0]
 800c3a4:	60fb      	str	r3, [r7, #12]
 800c3a6:	e037      	b.n	800c418 <SupervisorB2_angleError+0xac>
  } else if (rtIsInfF(x)) {
 800c3a8:	ed97 0a03 	vldr	s0, [r7, #12]
 800c3ac:	f001 ff46 	bl	800e23c <rtIsInfF>
 800c3b0:	4603      	mov	r3, r0
 800c3b2:	2b00      	cmp	r3, #0
 800c3b4:	d003      	beq.n	800c3be <SupervisorB2_angleError+0x52>
    x = (rtNaNF);
 800c3b6:	4b1f      	ldr	r3, [pc, #124]	@ (800c434 <SupervisorB2_angleError+0xc8>)
 800c3b8:	681b      	ldr	r3, [r3, #0]
 800c3ba:	60fb      	str	r3, [r7, #12]
 800c3bc:	e02c      	b.n	800c418 <SupervisorB2_angleError+0xac>
  } else if (x == 0.0F) {
 800c3be:	edd7 7a03 	vldr	s15, [r7, #12]
 800c3c2:	eef5 7a40 	vcmp.f32	s15, #0.0
 800c3c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c3ca:	d103      	bne.n	800c3d4 <SupervisorB2_angleError+0x68>
    x = 0.0F;
 800c3cc:	f04f 0300 	mov.w	r3, #0
 800c3d0:	60fb      	str	r3, [r7, #12]
 800c3d2:	e021      	b.n	800c418 <SupervisorB2_angleError+0xac>
  } else {
    x = fmodf(x, 360.0F);
 800c3d4:	eddf 0a18 	vldr	s1, [pc, #96]	@ 800c438 <SupervisorB2_angleError+0xcc>
 800c3d8:	ed97 0a03 	vldr	s0, [r7, #12]
 800c3dc:	f00a f8be 	bl	801655c <fmodf>
 800c3e0:	ed87 0a03 	vstr	s0, [r7, #12]
    if (x == 0.0F) {
 800c3e4:	edd7 7a03 	vldr	s15, [r7, #12]
 800c3e8:	eef5 7a40 	vcmp.f32	s15, #0.0
 800c3ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c3f0:	d103      	bne.n	800c3fa <SupervisorB2_angleError+0x8e>
      x = 0.0F;
 800c3f2:	f04f 0300 	mov.w	r3, #0
 800c3f6:	60fb      	str	r3, [r7, #12]
 800c3f8:	e00e      	b.n	800c418 <SupervisorB2_angleError+0xac>
    } else if (x < 0.0F) {
 800c3fa:	edd7 7a03 	vldr	s15, [r7, #12]
 800c3fe:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800c402:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c406:	d507      	bpl.n	800c418 <SupervisorB2_angleError+0xac>
      x += 360.0F;
 800c408:	edd7 7a03 	vldr	s15, [r7, #12]
 800c40c:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 800c438 <SupervisorB2_angleError+0xcc>
 800c410:	ee77 7a87 	vadd.f32	s15, s15, s14
 800c414:	edc7 7a03 	vstr	s15, [r7, #12]
    }
  }

  return x - 180.0F;
 800c418:	edd7 7a03 	vldr	s15, [r7, #12]
 800c41c:	ed9f 7a04 	vldr	s14, [pc, #16]	@ 800c430 <SupervisorB2_angleError+0xc4>
 800c420:	ee77 7ac7 	vsub.f32	s15, s15, s14
}
 800c424:	eeb0 0a67 	vmov.f32	s0, s15
 800c428:	3710      	adds	r7, #16
 800c42a:	46bd      	mov	sp, r7
 800c42c:	bd80      	pop	{r7, pc}
 800c42e:	bf00      	nop
 800c430:	43340000 	.word	0x43340000
 800c434:	2000000c 	.word	0x2000000c
 800c438:	43b40000 	.word	0x43b40000

0800c43c <SupervisorB2_angleCalculator180>:

/* Function for Chart: '<S4>/Check rover safety state1' */
static real32_T SupervisorB2_angleCalculator180(real32_T gyro_angle)
{
 800c43c:	b480      	push	{r7}
 800c43e:	b085      	sub	sp, #20
 800c440:	af00      	add	r7, sp, #0
 800c442:	ed87 0a01 	vstr	s0, [r7, #4]
  real32_T targetAngle;
  if (gyro_angle + 180.0F > 360.0F) {
 800c446:	edd7 7a01 	vldr	s15, [r7, #4]
 800c44a:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 800c4a0 <SupervisorB2_angleCalculator180+0x64>
 800c44e:	ee77 7a87 	vadd.f32	s15, s15, s14
 800c452:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 800c4a4 <SupervisorB2_angleCalculator180+0x68>
 800c456:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c45a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c45e:	dd0c      	ble.n	800c47a <SupervisorB2_angleCalculator180+0x3e>
    targetAngle = (gyro_angle + 180.0F) - 360.0F;
 800c460:	edd7 7a01 	vldr	s15, [r7, #4]
 800c464:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 800c4a0 <SupervisorB2_angleCalculator180+0x64>
 800c468:	ee77 7a87 	vadd.f32	s15, s15, s14
 800c46c:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 800c4a4 <SupervisorB2_angleCalculator180+0x68>
 800c470:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800c474:	edc7 7a03 	vstr	s15, [r7, #12]
 800c478:	e007      	b.n	800c48a <SupervisorB2_angleCalculator180+0x4e>
  } else {
    targetAngle = gyro_angle + 180.0F;
 800c47a:	edd7 7a01 	vldr	s15, [r7, #4]
 800c47e:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 800c4a0 <SupervisorB2_angleCalculator180+0x64>
 800c482:	ee77 7a87 	vadd.f32	s15, s15, s14
 800c486:	edc7 7a03 	vstr	s15, [r7, #12]
  }

  return targetAngle;
 800c48a:	68fb      	ldr	r3, [r7, #12]
 800c48c:	ee07 3a90 	vmov	s15, r3
}
 800c490:	eeb0 0a67 	vmov.f32	s0, s15
 800c494:	3714      	adds	r7, #20
 800c496:	46bd      	mov	sp, r7
 800c498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c49c:	4770      	bx	lr
 800c49e:	bf00      	nop
 800c4a0:	43340000 	.word	0x43340000
 800c4a4:	43b40000 	.word	0x43b40000

0800c4a8 <SupervisorB2_checkStop>:

/* Function for Chart: '<S4>/Check rover safety state1' */
static boolean_T SupervisorB2_checkStop(const real32_T wheel_speeds[4])
{
 800c4a8:	b480      	push	{r7}
 800c4aa:	b087      	sub	sp, #28
 800c4ac:	af00      	add	r7, sp, #0
 800c4ae:	6078      	str	r0, [r7, #4]
  int32_T b_k;
  boolean_T x[4];
  boolean_T exitg1;
  boolean_T stop;
  x[0] = (fabsf(wheel_speeds[0]) < 2.5F);
 800c4b0:	687b      	ldr	r3, [r7, #4]
 800c4b2:	edd3 7a00 	vldr	s15, [r3]
 800c4b6:	eef0 7ae7 	vabs.f32	s15, s15
 800c4ba:	eeb0 7a04 	vmov.f32	s14, #4	@ 0x40200000  2.5
 800c4be:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c4c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c4c6:	bf4c      	ite	mi
 800c4c8:	2301      	movmi	r3, #1
 800c4ca:	2300      	movpl	r3, #0
 800c4cc:	b2db      	uxtb	r3, r3
 800c4ce:	733b      	strb	r3, [r7, #12]
  x[1] = (fabsf(wheel_speeds[1]) < 2.5F);
 800c4d0:	687b      	ldr	r3, [r7, #4]
 800c4d2:	3304      	adds	r3, #4
 800c4d4:	edd3 7a00 	vldr	s15, [r3]
 800c4d8:	eef0 7ae7 	vabs.f32	s15, s15
 800c4dc:	eeb0 7a04 	vmov.f32	s14, #4	@ 0x40200000  2.5
 800c4e0:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c4e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c4e8:	bf4c      	ite	mi
 800c4ea:	2301      	movmi	r3, #1
 800c4ec:	2300      	movpl	r3, #0
 800c4ee:	b2db      	uxtb	r3, r3
 800c4f0:	737b      	strb	r3, [r7, #13]
  x[2] = (fabsf(wheel_speeds[2]) < 2.5F);
 800c4f2:	687b      	ldr	r3, [r7, #4]
 800c4f4:	3308      	adds	r3, #8
 800c4f6:	edd3 7a00 	vldr	s15, [r3]
 800c4fa:	eef0 7ae7 	vabs.f32	s15, s15
 800c4fe:	eeb0 7a04 	vmov.f32	s14, #4	@ 0x40200000  2.5
 800c502:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c506:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c50a:	bf4c      	ite	mi
 800c50c:	2301      	movmi	r3, #1
 800c50e:	2300      	movpl	r3, #0
 800c510:	b2db      	uxtb	r3, r3
 800c512:	73bb      	strb	r3, [r7, #14]
  x[3] = (fabsf(wheel_speeds[3]) < 2.5F);
 800c514:	687b      	ldr	r3, [r7, #4]
 800c516:	330c      	adds	r3, #12
 800c518:	edd3 7a00 	vldr	s15, [r3]
 800c51c:	eef0 7ae7 	vabs.f32	s15, s15
 800c520:	eeb0 7a04 	vmov.f32	s14, #4	@ 0x40200000  2.5
 800c524:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c528:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c52c:	bf4c      	ite	mi
 800c52e:	2301      	movmi	r3, #1
 800c530:	2300      	movpl	r3, #0
 800c532:	b2db      	uxtb	r3, r3
 800c534:	73fb      	strb	r3, [r7, #15]
  stop = true;
 800c536:	2301      	movs	r3, #1
 800c538:	74bb      	strb	r3, [r7, #18]
  b_k = 0;
 800c53a:	2300      	movs	r3, #0
 800c53c:	617b      	str	r3, [r7, #20]
  exitg1 = false;
 800c53e:	2300      	movs	r3, #0
 800c540:	74fb      	strb	r3, [r7, #19]
  while ((!exitg1) && (b_k < 4)) {
 800c542:	e00e      	b.n	800c562 <SupervisorB2_checkStop+0xba>
    if (!x[b_k]) {
 800c544:	f107 020c 	add.w	r2, r7, #12
 800c548:	697b      	ldr	r3, [r7, #20]
 800c54a:	4413      	add	r3, r2
 800c54c:	781b      	ldrb	r3, [r3, #0]
 800c54e:	2b00      	cmp	r3, #0
 800c550:	d104      	bne.n	800c55c <SupervisorB2_checkStop+0xb4>
      stop = false;
 800c552:	2300      	movs	r3, #0
 800c554:	74bb      	strb	r3, [r7, #18]
      exitg1 = true;
 800c556:	2301      	movs	r3, #1
 800c558:	74fb      	strb	r3, [r7, #19]
 800c55a:	e002      	b.n	800c562 <SupervisorB2_checkStop+0xba>
    } else {
      b_k++;
 800c55c:	697b      	ldr	r3, [r7, #20]
 800c55e:	3301      	adds	r3, #1
 800c560:	617b      	str	r3, [r7, #20]
  while ((!exitg1) && (b_k < 4)) {
 800c562:	7cfb      	ldrb	r3, [r7, #19]
 800c564:	2b00      	cmp	r3, #0
 800c566:	d102      	bne.n	800c56e <SupervisorB2_checkStop+0xc6>
 800c568:	697b      	ldr	r3, [r7, #20]
 800c56a:	2b03      	cmp	r3, #3
 800c56c:	ddea      	ble.n	800c544 <SupervisorB2_checkStop+0x9c>
    }
  }

  return stop;
 800c56e:	7cbb      	ldrb	r3, [r7, #18]
}
 800c570:	4618      	mov	r0, r3
 800c572:	371c      	adds	r7, #28
 800c574:	46bd      	mov	sp, r7
 800c576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c57a:	4770      	bx	lr
 800c57c:	0000      	movs	r0, r0
	...

0800c580 <SupervisorB2_step>:

/* Model step function */
void SupervisorB2_step(void)
{
 800c580:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c584:	ed2d 8b02 	vpush	{d8}
 800c588:	b09b      	sub	sp, #108	@ 0x6c
 800c58a:	af00      	add	r7, sp, #0
  RxStatus rx_status;
  SafetyStatus rtb_rover_safety_state;
  SupervisorStatus b1_sup_status;

  /* Chart: '<Root>/Generate Decision for B1' */
  if (SupervisorB2_DW.is_active_c3_SupervisorB2 == 0) {
 800c58c:	4ba7      	ldr	r3, [pc, #668]	@ (800c82c <SupervisorB2_step+0x2ac>)
 800c58e:	f893 30f7 	ldrb.w	r3, [r3, #247]	@ 0xf7
 800c592:	2b00      	cmp	r3, #0
 800c594:	d104      	bne.n	800c5a0 <SupervisorB2_step+0x20>
    SupervisorB2_DW.is_active_c3_SupervisorB2 = 1U;
 800c596:	4ba5      	ldr	r3, [pc, #660]	@ (800c82c <SupervisorB2_step+0x2ac>)
 800c598:	2201      	movs	r2, #1
 800c59a:	f883 20f7 	strb.w	r2, [r3, #247]	@ 0xf7
 800c59e:	e2b4      	b.n	800cb0a <SupervisorB2_step+0x58a>
    /* Outputs for Function Call SubSystem: '<S3>/superB2_DEGB1_0' */
    /* Chart: '<S9>/SuperB2_DEGB1_0' incorporates:
     *  Inport: '<Root>/IMU'
     *  Inport: '<Root>/Sonars'
     */
    elapsedTicks = SupervisorB2_M->Timing.clockTick0 -
 800c5a0:	4ba3      	ldr	r3, [pc, #652]	@ (800c830 <SupervisorB2_step+0x2b0>)
 800c5a2:	685a      	ldr	r2, [r3, #4]
      SupervisorB2_DW.previousTicks;
 800c5a4:	4ba1      	ldr	r3, [pc, #644]	@ (800c82c <SupervisorB2_step+0x2ac>)
 800c5a6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
    elapsedTicks = SupervisorB2_M->Timing.clockTick0 -
 800c5aa:	1ad3      	subs	r3, r2, r3
 800c5ac:	653b      	str	r3, [r7, #80]	@ 0x50
    SupervisorB2_DW.previousTicks = SupervisorB2_M->Timing.clockTick0;
 800c5ae:	4ba0      	ldr	r3, [pc, #640]	@ (800c830 <SupervisorB2_step+0x2b0>)
 800c5b0:	685b      	ldr	r3, [r3, #4]
 800c5b2:	4a9e      	ldr	r2, [pc, #632]	@ (800c82c <SupervisorB2_step+0x2ac>)
 800c5b4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
    tmp = SupervisorB2_DW.temporalCounter_i1_p + elapsedTicks;
 800c5b8:	4b9c      	ldr	r3, [pc, #624]	@ (800c82c <SupervisorB2_step+0x2ac>)
 800c5ba:	f893 3115 	ldrb.w	r3, [r3, #277]	@ 0x115
 800c5be:	461a      	mov	r2, r3
 800c5c0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c5c2:	4413      	add	r3, r2
 800c5c4:	647b      	str	r3, [r7, #68]	@ 0x44
    if (tmp <= 31U) {
 800c5c6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c5c8:	2b1f      	cmp	r3, #31
 800c5ca:	d805      	bhi.n	800c5d8 <SupervisorB2_step+0x58>
      SupervisorB2_DW.temporalCounter_i1_p = (uint8_T)tmp;
 800c5cc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c5ce:	b2da      	uxtb	r2, r3
 800c5d0:	4b96      	ldr	r3, [pc, #600]	@ (800c82c <SupervisorB2_step+0x2ac>)
 800c5d2:	f883 2115 	strb.w	r2, [r3, #277]	@ 0x115
 800c5d6:	e003      	b.n	800c5e0 <SupervisorB2_step+0x60>
    } else {
      SupervisorB2_DW.temporalCounter_i1_p = 31U;
 800c5d8:	4b94      	ldr	r3, [pc, #592]	@ (800c82c <SupervisorB2_step+0x2ac>)
 800c5da:	221f      	movs	r2, #31
 800c5dc:	f883 2115 	strb.w	r2, [r3, #277]	@ 0x115
    }

    tmp = SupervisorB2_DW.temporalCounter_i2 + elapsedTicks;
 800c5e0:	4b92      	ldr	r3, [pc, #584]	@ (800c82c <SupervisorB2_step+0x2ac>)
 800c5e2:	f893 3116 	ldrb.w	r3, [r3, #278]	@ 0x116
 800c5e6:	461a      	mov	r2, r3
 800c5e8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c5ea:	4413      	add	r3, r2
 800c5ec:	647b      	str	r3, [r7, #68]	@ 0x44
    if (tmp <= 255U) {
 800c5ee:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c5f0:	2bff      	cmp	r3, #255	@ 0xff
 800c5f2:	d805      	bhi.n	800c600 <SupervisorB2_step+0x80>
      SupervisorB2_DW.temporalCounter_i2 = (uint8_T)tmp;
 800c5f4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c5f6:	b2da      	uxtb	r2, r3
 800c5f8:	4b8c      	ldr	r3, [pc, #560]	@ (800c82c <SupervisorB2_step+0x2ac>)
 800c5fa:	f883 2116 	strb.w	r2, [r3, #278]	@ 0x116
 800c5fe:	e003      	b.n	800c608 <SupervisorB2_step+0x88>
    } else {
      SupervisorB2_DW.temporalCounter_i2 = MAX_uint8_T;
 800c600:	4b8a      	ldr	r3, [pc, #552]	@ (800c82c <SupervisorB2_step+0x2ac>)
 800c602:	22ff      	movs	r2, #255	@ 0xff
 800c604:	f883 2116 	strb.w	r2, [r3, #278]	@ 0x116
    }

    tmp = SupervisorB2_DW.temporalCounter_i3 + elapsedTicks;
 800c608:	4b88      	ldr	r3, [pc, #544]	@ (800c82c <SupervisorB2_step+0x2ac>)
 800c60a:	f893 3117 	ldrb.w	r3, [r3, #279]	@ 0x117
 800c60e:	461a      	mov	r2, r3
 800c610:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c612:	4413      	add	r3, r2
 800c614:	647b      	str	r3, [r7, #68]	@ 0x44
    if (tmp <= 255U) {
 800c616:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c618:	2bff      	cmp	r3, #255	@ 0xff
 800c61a:	d805      	bhi.n	800c628 <SupervisorB2_step+0xa8>
      SupervisorB2_DW.temporalCounter_i3 = (uint8_T)tmp;
 800c61c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c61e:	b2da      	uxtb	r2, r3
 800c620:	4b82      	ldr	r3, [pc, #520]	@ (800c82c <SupervisorB2_step+0x2ac>)
 800c622:	f883 2117 	strb.w	r2, [r3, #279]	@ 0x117
 800c626:	e003      	b.n	800c630 <SupervisorB2_step+0xb0>
    } else {
      SupervisorB2_DW.temporalCounter_i3 = MAX_uint8_T;
 800c628:	4b80      	ldr	r3, [pc, #512]	@ (800c82c <SupervisorB2_step+0x2ac>)
 800c62a:	22ff      	movs	r2, #255	@ 0xff
 800c62c:	f883 2117 	strb.w	r2, [r3, #279]	@ 0x117
    }

    tmp = SupervisorB2_DW.temporalCounter_i4 + elapsedTicks;
 800c630:	4b7e      	ldr	r3, [pc, #504]	@ (800c82c <SupervisorB2_step+0x2ac>)
 800c632:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 800c636:	461a      	mov	r2, r3
 800c638:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c63a:	4413      	add	r3, r2
 800c63c:	647b      	str	r3, [r7, #68]	@ 0x44
    if (tmp <= 255U) {
 800c63e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c640:	2bff      	cmp	r3, #255	@ 0xff
 800c642:	d805      	bhi.n	800c650 <SupervisorB2_step+0xd0>
      SupervisorB2_DW.temporalCounter_i4 = (uint8_T)tmp;
 800c644:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c646:	b2da      	uxtb	r2, r3
 800c648:	4b78      	ldr	r3, [pc, #480]	@ (800c82c <SupervisorB2_step+0x2ac>)
 800c64a:	f883 2118 	strb.w	r2, [r3, #280]	@ 0x118
 800c64e:	e003      	b.n	800c658 <SupervisorB2_step+0xd8>
    } else {
      SupervisorB2_DW.temporalCounter_i4 = MAX_uint8_T;
 800c650:	4b76      	ldr	r3, [pc, #472]	@ (800c82c <SupervisorB2_step+0x2ac>)
 800c652:	22ff      	movs	r2, #255	@ 0xff
 800c654:	f883 2118 	strb.w	r2, [r3, #280]	@ 0x118
    }

    tmp = SupervisorB2_DW.temporalCounter_i5 + elapsedTicks;
 800c658:	4b74      	ldr	r3, [pc, #464]	@ (800c82c <SupervisorB2_step+0x2ac>)
 800c65a:	f893 3119 	ldrb.w	r3, [r3, #281]	@ 0x119
 800c65e:	461a      	mov	r2, r3
 800c660:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c662:	4413      	add	r3, r2
 800c664:	647b      	str	r3, [r7, #68]	@ 0x44
    if (tmp <= 255U) {
 800c666:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c668:	2bff      	cmp	r3, #255	@ 0xff
 800c66a:	d805      	bhi.n	800c678 <SupervisorB2_step+0xf8>
      SupervisorB2_DW.temporalCounter_i5 = (uint8_T)tmp;
 800c66c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c66e:	b2da      	uxtb	r2, r3
 800c670:	4b6e      	ldr	r3, [pc, #440]	@ (800c82c <SupervisorB2_step+0x2ac>)
 800c672:	f883 2119 	strb.w	r2, [r3, #281]	@ 0x119
 800c676:	e003      	b.n	800c680 <SupervisorB2_step+0x100>
    } else {
      SupervisorB2_DW.temporalCounter_i5 = MAX_uint8_T;
 800c678:	4b6c      	ldr	r3, [pc, #432]	@ (800c82c <SupervisorB2_step+0x2ac>)
 800c67a:	22ff      	movs	r2, #255	@ 0xff
 800c67c:	f883 2119 	strb.w	r2, [r3, #281]	@ 0x119
    }

    sfEvent = -1;
 800c680:	f04f 33ff 	mov.w	r3, #4294967295
 800c684:	607b      	str	r3, [r7, #4]
    if (SupervisorB2_DW.is_active_c1_SupervisorB2 == 0) {
 800c686:	4b69      	ldr	r3, [pc, #420]	@ (800c82c <SupervisorB2_step+0x2ac>)
 800c688:	f893 30ff 	ldrb.w	r3, [r3, #255]	@ 0xff
 800c68c:	2b00      	cmp	r3, #0
 800c68e:	f040 8085 	bne.w	800c79c <SupervisorB2_step+0x21c>
      SupervisorB2_DW.is_active_c1_SupervisorB2 = 1U;
 800c692:	4b66      	ldr	r3, [pc, #408]	@ (800c82c <SupervisorB2_step+0x2ac>)
 800c694:	2201      	movs	r2, #1
 800c696:	f883 20ff 	strb.w	r2, [r3, #255]	@ 0xff
      SupervisorB2_DW.is_active_B2Decisions = 1U;
 800c69a:	4b64      	ldr	r3, [pc, #400]	@ (800c82c <SupervisorB2_step+0x2ac>)
 800c69c:	2201      	movs	r2, #1
 800c69e:	f883 2100 	strb.w	r2, [r3, #256]	@ 0x100
      SupervisorB2_DW.is_B2Decisions = SupervisorB2_IN_Waiting;
 800c6a2:	4b62      	ldr	r3, [pc, #392]	@ (800c82c <SupervisorB2_step+0x2ac>)
 800c6a4:	2206      	movs	r2, #6
 800c6a6:	f883 2101 	strb.w	r2, [r3, #257]	@ 0x101
      SupervisorB2_B.B2Decision_c = CMD_NORMAL;
 800c6aa:	4b62      	ldr	r3, [pc, #392]	@ (800c834 <SupervisorB2_step+0x2b4>)
 800c6ac:	2200      	movs	r2, #0
 800c6ae:	705a      	strb	r2, [r3, #1]
      SupervisorB2_DW.is_active_Sonars = 1U;
 800c6b0:	4b5e      	ldr	r3, [pc, #376]	@ (800c82c <SupervisorB2_step+0x2ac>)
 800c6b2:	2201      	movs	r2, #1
 800c6b4:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
      SupervisorB2_DW.is_active_distance_70 = 1U;
 800c6b8:	4b5c      	ldr	r3, [pc, #368]	@ (800c82c <SupervisorB2_step+0x2ac>)
 800c6ba:	2201      	movs	r2, #1
 800c6bc:	f883 2103 	strb.w	r2, [r3, #259]	@ 0x103
      SupervisorB2_DW.is_distance_70 = Su_IN_check_sonars_for_stopping;
 800c6c0:	4b5a      	ldr	r3, [pc, #360]	@ (800c82c <SupervisorB2_step+0x2ac>)
 800c6c2:	2202      	movs	r2, #2
 800c6c4:	f883 2104 	strb.w	r2, [r3, #260]	@ 0x104
      SupervisorB2_DW.stop = Supervisor_check_emergency_stop
 800c6c8:	485b      	ldr	r0, [pc, #364]	@ (800c838 <SupervisorB2_step+0x2b8>)
 800c6ca:	f7ff fa19 	bl	800bb00 <Supervisor_check_emergency_stop>
 800c6ce:	4603      	mov	r3, r0
 800c6d0:	461a      	mov	r2, r3
 800c6d2:	4b56      	ldr	r3, [pc, #344]	@ (800c82c <SupervisorB2_step+0x2ac>)
 800c6d4:	f883 20fe 	strb.w	r2, [r3, #254]	@ 0xfe
        (SupervisorB2_U.Sonars.dist_cm);
      SupervisorB2_DW.is_active_distance_gt70 = 1U;
 800c6d8:	4b54      	ldr	r3, [pc, #336]	@ (800c82c <SupervisorB2_step+0x2ac>)
 800c6da:	2201      	movs	r2, #1
 800c6dc:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105
      SupervisorB2_DW.is_active_Waiting_S1 = 1U;
 800c6e0:	4b52      	ldr	r3, [pc, #328]	@ (800c82c <SupervisorB2_step+0x2ac>)
 800c6e2:	2201      	movs	r2, #1
 800c6e4:	f883 2106 	strb.w	r2, [r3, #262]	@ 0x106
      SupervisorB2_DW.is_Waiting_S1 = SupervisorB2_IN_WS1;
 800c6e8:	4b50      	ldr	r3, [pc, #320]	@ (800c82c <SupervisorB2_step+0x2ac>)
 800c6ea:	2201      	movs	r2, #1
 800c6ec:	f883 2107 	strb.w	r2, [r3, #263]	@ 0x107
      SupervisorB2_DW.isClose1 = SupervisorB2_closeRange
 800c6f0:	4b52      	ldr	r3, [pc, #328]	@ (800c83c <SupervisorB2_step+0x2bc>)
 800c6f2:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800c6f6:	4618      	mov	r0, r3
 800c6f8:	f7ff fa25 	bl	800bb46 <SupervisorB2_closeRange>
 800c6fc:	4603      	mov	r3, r0
 800c6fe:	461a      	mov	r2, r3
 800c700:	4b4a      	ldr	r3, [pc, #296]	@ (800c82c <SupervisorB2_step+0x2ac>)
 800c702:	f883 20f8 	strb.w	r2, [r3, #248]	@ 0xf8
        (SupervisorB2_U.Sonars.dist_cm[0]);
      SupervisorB2_DW.is_active_Waiting_S2 = 1U;
 800c706:	4b49      	ldr	r3, [pc, #292]	@ (800c82c <SupervisorB2_step+0x2ac>)
 800c708:	2201      	movs	r2, #1
 800c70a:	f883 2108 	strb.w	r2, [r3, #264]	@ 0x108
      SupervisorB2_DW.is_Waiting_S2 = SupervisorB2_IN_WS2;
 800c70e:	4b47      	ldr	r3, [pc, #284]	@ (800c82c <SupervisorB2_step+0x2ac>)
 800c710:	2201      	movs	r2, #1
 800c712:	f883 2109 	strb.w	r2, [r3, #265]	@ 0x109
      SupervisorB2_DW.isClose2 = SupervisorB2_closeRange
 800c716:	4b49      	ldr	r3, [pc, #292]	@ (800c83c <SupervisorB2_step+0x2bc>)
 800c718:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800c71c:	4618      	mov	r0, r3
 800c71e:	f7ff fa12 	bl	800bb46 <SupervisorB2_closeRange>
 800c722:	4603      	mov	r3, r0
 800c724:	461a      	mov	r2, r3
 800c726:	4b41      	ldr	r3, [pc, #260]	@ (800c82c <SupervisorB2_step+0x2ac>)
 800c728:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
        (SupervisorB2_U.Sonars.dist_cm[1]);
      SupervisorB2_DW.is_active_Waiting_S3 = 1U;
 800c72c:	4b3f      	ldr	r3, [pc, #252]	@ (800c82c <SupervisorB2_step+0x2ac>)
 800c72e:	2201      	movs	r2, #1
 800c730:	f883 210a 	strb.w	r2, [r3, #266]	@ 0x10a
      SupervisorB2_DW.is_Waiting_S3 = SupervisorB2_IN_WS3;
 800c734:	4b3d      	ldr	r3, [pc, #244]	@ (800c82c <SupervisorB2_step+0x2ac>)
 800c736:	2201      	movs	r2, #1
 800c738:	f883 210b 	strb.w	r2, [r3, #267]	@ 0x10b
      SupervisorB2_DW.isClose3 = SupervisorB2_closeRange
 800c73c:	4b3f      	ldr	r3, [pc, #252]	@ (800c83c <SupervisorB2_step+0x2bc>)
 800c73e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800c742:	4618      	mov	r0, r3
 800c744:	f7ff f9ff 	bl	800bb46 <SupervisorB2_closeRange>
 800c748:	4603      	mov	r3, r0
 800c74a:	461a      	mov	r2, r3
 800c74c:	4b37      	ldr	r3, [pc, #220]	@ (800c82c <SupervisorB2_step+0x2ac>)
 800c74e:	f883 20fa 	strb.w	r2, [r3, #250]	@ 0xfa
        (SupervisorB2_U.Sonars.dist_cm[2]);
      SupervisorB2_DW.is_active_timers = 1U;
 800c752:	4b36      	ldr	r3, [pc, #216]	@ (800c82c <SupervisorB2_step+0x2ac>)
 800c754:	2201      	movs	r2, #1
 800c756:	f883 210c 	strb.w	r2, [r3, #268]	@ 0x10c
      SupervisorB2_DW.is_active_timerSonar12 = 1U;
 800c75a:	4b34      	ldr	r3, [pc, #208]	@ (800c82c <SupervisorB2_step+0x2ac>)
 800c75c:	2201      	movs	r2, #1
 800c75e:	f883 210d 	strb.w	r2, [r3, #269]	@ 0x10d
      SupervisorB2_DW.is_timerSonar12 = SupervisorB2_IN_Waiting_i;
 800c762:	4b32      	ldr	r3, [pc, #200]	@ (800c82c <SupervisorB2_step+0x2ac>)
 800c764:	2202      	movs	r2, #2
 800c766:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
      SupervisorB2_DW.is_active_timerSonar21 = 1U;
 800c76a:	4b30      	ldr	r3, [pc, #192]	@ (800c82c <SupervisorB2_step+0x2ac>)
 800c76c:	2201      	movs	r2, #1
 800c76e:	f883 210f 	strb.w	r2, [r3, #271]	@ 0x10f
      SupervisorB2_DW.is_timerSonar21 = SupervisorB2_IN_Waiting_i;
 800c772:	4b2e      	ldr	r3, [pc, #184]	@ (800c82c <SupervisorB2_step+0x2ac>)
 800c774:	2202      	movs	r2, #2
 800c776:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
      SupervisorB2_DW.is_active_timerSonar23 = 1U;
 800c77a:	4b2c      	ldr	r3, [pc, #176]	@ (800c82c <SupervisorB2_step+0x2ac>)
 800c77c:	2201      	movs	r2, #1
 800c77e:	f883 2111 	strb.w	r2, [r3, #273]	@ 0x111
      SupervisorB2_DW.is_timerSonar23 = SupervisorB2_IN_Waiting_i;
 800c782:	4b2a      	ldr	r3, [pc, #168]	@ (800c82c <SupervisorB2_step+0x2ac>)
 800c784:	2202      	movs	r2, #2
 800c786:	f883 2112 	strb.w	r2, [r3, #274]	@ 0x112
      SupervisorB2_DW.is_active_timerSonar32 = 1U;
 800c78a:	4b28      	ldr	r3, [pc, #160]	@ (800c82c <SupervisorB2_step+0x2ac>)
 800c78c:	2201      	movs	r2, #1
 800c78e:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
      SupervisorB2_DW.is_timerSonar32 = SupervisorB2_IN_Waiting_i;
 800c792:	4b26      	ldr	r3, [pc, #152]	@ (800c82c <SupervisorB2_step+0x2ac>)
 800c794:	2202      	movs	r2, #2
 800c796:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
 800c79a:	e1b2      	b.n	800cb02 <SupervisorB2_step+0x582>
    } else {
      if (SupervisorB2_DW.is_active_B2Decisions != 0) {
 800c79c:	4b23      	ldr	r3, [pc, #140]	@ (800c82c <SupervisorB2_step+0x2ac>)
 800c79e:	f893 3100 	ldrb.w	r3, [r3, #256]	@ 0x100
 800c7a2:	2b00      	cmp	r3, #0
 800c7a4:	d004      	beq.n	800c7b0 <SupervisorB2_step+0x230>
        SupervisorB2_B2Decisions(&SupervisorB2_U.IMU.yaw, &sfEvent);
 800c7a6:	1d3b      	adds	r3, r7, #4
 800c7a8:	4619      	mov	r1, r3
 800c7aa:	4825      	ldr	r0, [pc, #148]	@ (800c840 <SupervisorB2_step+0x2c0>)
 800c7ac:	f7ff f864 	bl	800b878 <SupervisorB2_B2Decisions>
      }

      if (SupervisorB2_DW.is_active_Sonars != 0) {
 800c7b0:	4b1e      	ldr	r3, [pc, #120]	@ (800c82c <SupervisorB2_step+0x2ac>)
 800c7b2:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 800c7b6:	2b00      	cmp	r3, #0
 800c7b8:	f000 81a3 	beq.w	800cb02 <SupervisorB2_step+0x582>
        if (SupervisorB2_DW.is_active_distance_70 != 0) {
 800c7bc:	4b1b      	ldr	r3, [pc, #108]	@ (800c82c <SupervisorB2_step+0x2ac>)
 800c7be:	f893 3103 	ldrb.w	r3, [r3, #259]	@ 0x103
 800c7c2:	2b00      	cmp	r3, #0
 800c7c4:	d068      	beq.n	800c898 <SupervisorB2_step+0x318>
          switch (SupervisorB2_DW.is_distance_70) {
 800c7c6:	4b19      	ldr	r3, [pc, #100]	@ (800c82c <SupervisorB2_step+0x2ac>)
 800c7c8:	f893 3104 	ldrb.w	r3, [r3, #260]	@ 0x104
 800c7cc:	2b01      	cmp	r3, #1
 800c7ce:	d002      	beq.n	800c7d6 <SupervisorB2_step+0x256>
 800c7d0:	2b02      	cmp	r3, #2
 800c7d2:	d037      	beq.n	800c844 <SupervisorB2_step+0x2c4>
 800c7d4:	e060      	b.n	800c898 <SupervisorB2_step+0x318>
           case IN_check_sonars_for_moving_agai:
            if (SupervisorB2_DW.stop == 0) {
 800c7d6:	4b15      	ldr	r3, [pc, #84]	@ (800c82c <SupervisorB2_step+0x2ac>)
 800c7d8:	f893 30fe 	ldrb.w	r3, [r3, #254]	@ 0xfe
 800c7dc:	2b00      	cmp	r3, #0
 800c7de:	d11b      	bne.n	800c818 <SupervisorB2_step+0x298>
              sfEvent = SupervisorB2_event_safe;
 800c7e0:	2398      	movs	r3, #152	@ 0x98
 800c7e2:	607b      	str	r3, [r7, #4]
              if (SupervisorB2_DW.is_active_B2Decisions != 0) {
 800c7e4:	4b11      	ldr	r3, [pc, #68]	@ (800c82c <SupervisorB2_step+0x2ac>)
 800c7e6:	f893 3100 	ldrb.w	r3, [r3, #256]	@ 0x100
 800c7ea:	2b00      	cmp	r3, #0
 800c7ec:	d004      	beq.n	800c7f8 <SupervisorB2_step+0x278>
                SupervisorB2_B2Decisions(&SupervisorB2_U.IMU.yaw, &sfEvent);
 800c7ee:	1d3b      	adds	r3, r7, #4
 800c7f0:	4619      	mov	r1, r3
 800c7f2:	4813      	ldr	r0, [pc, #76]	@ (800c840 <SupervisorB2_step+0x2c0>)
 800c7f4:	f7ff f840 	bl	800b878 <SupervisorB2_B2Decisions>
              }

              sfEvent = -1;
 800c7f8:	f04f 33ff 	mov.w	r3, #4294967295
 800c7fc:	607b      	str	r3, [r7, #4]
              SupervisorB2_DW.is_distance_70 = Su_IN_check_sonars_for_stopping;
 800c7fe:	4b0b      	ldr	r3, [pc, #44]	@ (800c82c <SupervisorB2_step+0x2ac>)
 800c800:	2202      	movs	r2, #2
 800c802:	f883 2104 	strb.w	r2, [r3, #260]	@ 0x104
              SupervisorB2_DW.stop = Supervisor_check_emergency_stop
 800c806:	480c      	ldr	r0, [pc, #48]	@ (800c838 <SupervisorB2_step+0x2b8>)
 800c808:	f7ff f97a 	bl	800bb00 <Supervisor_check_emergency_stop>
 800c80c:	4603      	mov	r3, r0
 800c80e:	461a      	mov	r2, r3
 800c810:	4b06      	ldr	r3, [pc, #24]	@ (800c82c <SupervisorB2_step+0x2ac>)
 800c812:	f883 20fe 	strb.w	r2, [r3, #254]	@ 0xfe
                (SupervisorB2_U.Sonars.dist_cm);
            } else {
              SupervisorB2_DW.stop = Supervisor_check_emergency_stop
                (SupervisorB2_U.Sonars.dist_cm);
            }
            break;
 800c816:	e03f      	b.n	800c898 <SupervisorB2_step+0x318>
              SupervisorB2_DW.stop = Supervisor_check_emergency_stop
 800c818:	4807      	ldr	r0, [pc, #28]	@ (800c838 <SupervisorB2_step+0x2b8>)
 800c81a:	f7ff f971 	bl	800bb00 <Supervisor_check_emergency_stop>
 800c81e:	4603      	mov	r3, r0
 800c820:	461a      	mov	r2, r3
 800c822:	4b02      	ldr	r3, [pc, #8]	@ (800c82c <SupervisorB2_step+0x2ac>)
 800c824:	f883 20fe 	strb.w	r2, [r3, #254]	@ 0xfe
            break;
 800c828:	e036      	b.n	800c898 <SupervisorB2_step+0x318>
 800c82a:	bf00      	nop
 800c82c:	20003798 	.word	0x20003798
 800c830:	20003974 	.word	0x20003974
 800c834:	20003790 	.word	0x20003790
 800c838:	20003918 	.word	0x20003918
 800c83c:	200038c0 	.word	0x200038c0
 800c840:	200038e4 	.word	0x200038e4

           case Su_IN_check_sonars_for_stopping:
            if (SupervisorB2_DW.stop != 0) {
 800c844:	4ba0      	ldr	r3, [pc, #640]	@ (800cac8 <SupervisorB2_step+0x548>)
 800c846:	f893 30fe 	ldrb.w	r3, [r3, #254]	@ 0xfe
 800c84a:	2b00      	cmp	r3, #0
 800c84c:	d01b      	beq.n	800c886 <SupervisorB2_step+0x306>
              sfEvent = SupervisorB2_event_emergency;
 800c84e:	2394      	movs	r3, #148	@ 0x94
 800c850:	607b      	str	r3, [r7, #4]
              if (SupervisorB2_DW.is_active_B2Decisions != 0) {
 800c852:	4b9d      	ldr	r3, [pc, #628]	@ (800cac8 <SupervisorB2_step+0x548>)
 800c854:	f893 3100 	ldrb.w	r3, [r3, #256]	@ 0x100
 800c858:	2b00      	cmp	r3, #0
 800c85a:	d004      	beq.n	800c866 <SupervisorB2_step+0x2e6>
                SupervisorB2_B2Decisions(&SupervisorB2_U.IMU.yaw, &sfEvent);
 800c85c:	1d3b      	adds	r3, r7, #4
 800c85e:	4619      	mov	r1, r3
 800c860:	489a      	ldr	r0, [pc, #616]	@ (800cacc <SupervisorB2_step+0x54c>)
 800c862:	f7ff f809 	bl	800b878 <SupervisorB2_B2Decisions>
              }

              sfEvent = -1;
 800c866:	f04f 33ff 	mov.w	r3, #4294967295
 800c86a:	607b      	str	r3, [r7, #4]
              SupervisorB2_DW.is_distance_70 = IN_check_sonars_for_moving_agai;
 800c86c:	4b96      	ldr	r3, [pc, #600]	@ (800cac8 <SupervisorB2_step+0x548>)
 800c86e:	2201      	movs	r2, #1
 800c870:	f883 2104 	strb.w	r2, [r3, #260]	@ 0x104
              SupervisorB2_DW.stop = Supervisor_check_emergency_stop
 800c874:	4896      	ldr	r0, [pc, #600]	@ (800cad0 <SupervisorB2_step+0x550>)
 800c876:	f7ff f943 	bl	800bb00 <Supervisor_check_emergency_stop>
 800c87a:	4603      	mov	r3, r0
 800c87c:	461a      	mov	r2, r3
 800c87e:	4b92      	ldr	r3, [pc, #584]	@ (800cac8 <SupervisorB2_step+0x548>)
 800c880:	f883 20fe 	strb.w	r2, [r3, #254]	@ 0xfe
                (SupervisorB2_U.Sonars.dist_cm);
            } else {
              SupervisorB2_DW.stop = Supervisor_check_emergency_stop
                (SupervisorB2_U.Sonars.dist_cm);
            }
            break;
 800c884:	e007      	b.n	800c896 <SupervisorB2_step+0x316>
              SupervisorB2_DW.stop = Supervisor_check_emergency_stop
 800c886:	4892      	ldr	r0, [pc, #584]	@ (800cad0 <SupervisorB2_step+0x550>)
 800c888:	f7ff f93a 	bl	800bb00 <Supervisor_check_emergency_stop>
 800c88c:	4603      	mov	r3, r0
 800c88e:	461a      	mov	r2, r3
 800c890:	4b8d      	ldr	r3, [pc, #564]	@ (800cac8 <SupervisorB2_step+0x548>)
 800c892:	f883 20fe 	strb.w	r2, [r3, #254]	@ 0xfe
            break;
 800c896:	bf00      	nop
          }
        }

        if (SupervisorB2_DW.is_active_distance_gt70 != 0) {
 800c898:	4b8b      	ldr	r3, [pc, #556]	@ (800cac8 <SupervisorB2_step+0x548>)
 800c89a:	f893 3105 	ldrb.w	r3, [r3, #261]	@ 0x105
 800c89e:	2b00      	cmp	r3, #0
 800c8a0:	f000 8125 	beq.w	800caee <SupervisorB2_step+0x56e>
          if ((SupervisorB2_DW.is_active_Waiting_S1 != 0) &&
 800c8a4:	4b88      	ldr	r3, [pc, #544]	@ (800cac8 <SupervisorB2_step+0x548>)
 800c8a6:	f893 3106 	ldrb.w	r3, [r3, #262]	@ 0x106
 800c8aa:	2b00      	cmp	r3, #0
 800c8ac:	d059      	beq.n	800c962 <SupervisorB2_step+0x3e2>
              (SupervisorB2_DW.is_Waiting_S1 == SupervisorB2_IN_WS1)) {
 800c8ae:	4b86      	ldr	r3, [pc, #536]	@ (800cac8 <SupervisorB2_step+0x548>)
 800c8b0:	f893 3107 	ldrb.w	r3, [r3, #263]	@ 0x107
          if ((SupervisorB2_DW.is_active_Waiting_S1 != 0) &&
 800c8b4:	2b01      	cmp	r3, #1
 800c8b6:	d154      	bne.n	800c962 <SupervisorB2_step+0x3e2>
            if (SupervisorB2_DW.stop == 0) {
 800c8b8:	4b83      	ldr	r3, [pc, #524]	@ (800cac8 <SupervisorB2_step+0x548>)
 800c8ba:	f893 30fe 	ldrb.w	r3, [r3, #254]	@ 0xfe
 800c8be:	2b00      	cmp	r3, #0
 800c8c0:	d144      	bne.n	800c94c <SupervisorB2_step+0x3cc>
              if (SupervisorB2_DW.isClose1 != 0) {
 800c8c2:	4b81      	ldr	r3, [pc, #516]	@ (800cac8 <SupervisorB2_step+0x548>)
 800c8c4:	f893 30f8 	ldrb.w	r3, [r3, #248]	@ 0xf8
 800c8c8:	2b00      	cmp	r3, #0
 800c8ca:	d00f      	beq.n	800c8ec <SupervisorB2_step+0x36c>
                SupervisorB2_DW.obj1Detected = 1U;
 800c8cc:	4b7e      	ldr	r3, [pc, #504]	@ (800cac8 <SupervisorB2_step+0x548>)
 800c8ce:	2201      	movs	r2, #1
 800c8d0:	f883 20fb 	strb.w	r2, [r3, #251]	@ 0xfb
                SupervisorB2_DW.isClose1 = SupervisorB2_closeRange
 800c8d4:	4b7f      	ldr	r3, [pc, #508]	@ (800cad4 <SupervisorB2_step+0x554>)
 800c8d6:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800c8da:	4618      	mov	r0, r3
 800c8dc:	f7ff f933 	bl	800bb46 <SupervisorB2_closeRange>
 800c8e0:	4603      	mov	r3, r0
 800c8e2:	461a      	mov	r2, r3
 800c8e4:	4b78      	ldr	r3, [pc, #480]	@ (800cac8 <SupervisorB2_step+0x548>)
 800c8e6:	f883 20f8 	strb.w	r2, [r3, #248]	@ 0xf8
 800c8ea:	e03a      	b.n	800c962 <SupervisorB2_step+0x3e2>
                  (SupervisorB2_U.Sonars.dist_cm[0]);
              } else if (SupervisorB2_DW.obj1Detected == 1) {
 800c8ec:	4b76      	ldr	r3, [pc, #472]	@ (800cac8 <SupervisorB2_step+0x548>)
 800c8ee:	f893 30fb 	ldrb.w	r3, [r3, #251]	@ 0xfb
 800c8f2:	2b01      	cmp	r3, #1
 800c8f4:	d11e      	bne.n	800c934 <SupervisorB2_step+0x3b4>
                SupervisorB2_DW.obj1Detected = 0U;
 800c8f6:	4b74      	ldr	r3, [pc, #464]	@ (800cac8 <SupervisorB2_step+0x548>)
 800c8f8:	2200      	movs	r2, #0
 800c8fa:	f883 20fb 	strb.w	r2, [r3, #251]	@ 0xfb
                sfEvent = SupervisorB2_event_Fall1;
 800c8fe:	2391      	movs	r3, #145	@ 0x91
 800c900:	607b      	str	r3, [r7, #4]
                if (SupervisorB2_DW.is_active_timers != 0) {
 800c902:	4b71      	ldr	r3, [pc, #452]	@ (800cac8 <SupervisorB2_step+0x548>)
 800c904:	f893 310c 	ldrb.w	r3, [r3, #268]	@ 0x10c
 800c908:	2b00      	cmp	r3, #0
 800c90a:	d004      	beq.n	800c916 <SupervisorB2_step+0x396>
                  SupervisorB2_timers(&SupervisorB2_U.IMU.yaw, &sfEvent);
 800c90c:	1d3b      	adds	r3, r7, #4
 800c90e:	4619      	mov	r1, r3
 800c910:	486e      	ldr	r0, [pc, #440]	@ (800cacc <SupervisorB2_step+0x54c>)
 800c912:	f7ff f92d 	bl	800bb70 <SupervisorB2_timers>
                }

                sfEvent = -1;
 800c916:	f04f 33ff 	mov.w	r3, #4294967295
 800c91a:	607b      	str	r3, [r7, #4]
                SupervisorB2_DW.isClose1 = SupervisorB2_closeRange
 800c91c:	4b6d      	ldr	r3, [pc, #436]	@ (800cad4 <SupervisorB2_step+0x554>)
 800c91e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800c922:	4618      	mov	r0, r3
 800c924:	f7ff f90f 	bl	800bb46 <SupervisorB2_closeRange>
 800c928:	4603      	mov	r3, r0
 800c92a:	461a      	mov	r2, r3
 800c92c:	4b66      	ldr	r3, [pc, #408]	@ (800cac8 <SupervisorB2_step+0x548>)
 800c92e:	f883 20f8 	strb.w	r2, [r3, #248]	@ 0xf8
 800c932:	e016      	b.n	800c962 <SupervisorB2_step+0x3e2>
                  (SupervisorB2_U.Sonars.dist_cm[0]);
              } else {
                SupervisorB2_DW.isClose1 = SupervisorB2_closeRange
 800c934:	4b67      	ldr	r3, [pc, #412]	@ (800cad4 <SupervisorB2_step+0x554>)
 800c936:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800c93a:	4618      	mov	r0, r3
 800c93c:	f7ff f903 	bl	800bb46 <SupervisorB2_closeRange>
 800c940:	4603      	mov	r3, r0
 800c942:	461a      	mov	r2, r3
 800c944:	4b60      	ldr	r3, [pc, #384]	@ (800cac8 <SupervisorB2_step+0x548>)
 800c946:	f883 20f8 	strb.w	r2, [r3, #248]	@ 0xf8
 800c94a:	e00a      	b.n	800c962 <SupervisorB2_step+0x3e2>
                  (SupervisorB2_U.Sonars.dist_cm[0]);
              }
            } else {
              SupervisorB2_DW.isClose1 = SupervisorB2_closeRange
 800c94c:	4b61      	ldr	r3, [pc, #388]	@ (800cad4 <SupervisorB2_step+0x554>)
 800c94e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800c952:	4618      	mov	r0, r3
 800c954:	f7ff f8f7 	bl	800bb46 <SupervisorB2_closeRange>
 800c958:	4603      	mov	r3, r0
 800c95a:	461a      	mov	r2, r3
 800c95c:	4b5a      	ldr	r3, [pc, #360]	@ (800cac8 <SupervisorB2_step+0x548>)
 800c95e:	f883 20f8 	strb.w	r2, [r3, #248]	@ 0xf8
                (SupervisorB2_U.Sonars.dist_cm[0]);
            }
          }

          if ((SupervisorB2_DW.is_active_Waiting_S2 != 0) &&
 800c962:	4b59      	ldr	r3, [pc, #356]	@ (800cac8 <SupervisorB2_step+0x548>)
 800c964:	f893 3108 	ldrb.w	r3, [r3, #264]	@ 0x108
 800c968:	2b00      	cmp	r3, #0
 800c96a:	d059      	beq.n	800ca20 <SupervisorB2_step+0x4a0>
              (SupervisorB2_DW.is_Waiting_S2 == SupervisorB2_IN_WS2)) {
 800c96c:	4b56      	ldr	r3, [pc, #344]	@ (800cac8 <SupervisorB2_step+0x548>)
 800c96e:	f893 3109 	ldrb.w	r3, [r3, #265]	@ 0x109
          if ((SupervisorB2_DW.is_active_Waiting_S2 != 0) &&
 800c972:	2b01      	cmp	r3, #1
 800c974:	d154      	bne.n	800ca20 <SupervisorB2_step+0x4a0>
            if (SupervisorB2_DW.stop == 0) {
 800c976:	4b54      	ldr	r3, [pc, #336]	@ (800cac8 <SupervisorB2_step+0x548>)
 800c978:	f893 30fe 	ldrb.w	r3, [r3, #254]	@ 0xfe
 800c97c:	2b00      	cmp	r3, #0
 800c97e:	d144      	bne.n	800ca0a <SupervisorB2_step+0x48a>
              if (SupervisorB2_DW.isClose2 != 0) {
 800c980:	4b51      	ldr	r3, [pc, #324]	@ (800cac8 <SupervisorB2_step+0x548>)
 800c982:	f893 30f9 	ldrb.w	r3, [r3, #249]	@ 0xf9
 800c986:	2b00      	cmp	r3, #0
 800c988:	d00f      	beq.n	800c9aa <SupervisorB2_step+0x42a>
                SupervisorB2_DW.obj2Detected = 1U;
 800c98a:	4b4f      	ldr	r3, [pc, #316]	@ (800cac8 <SupervisorB2_step+0x548>)
 800c98c:	2201      	movs	r2, #1
 800c98e:	f883 20fc 	strb.w	r2, [r3, #252]	@ 0xfc
                SupervisorB2_DW.isClose2 = SupervisorB2_closeRange
 800c992:	4b50      	ldr	r3, [pc, #320]	@ (800cad4 <SupervisorB2_step+0x554>)
 800c994:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800c998:	4618      	mov	r0, r3
 800c99a:	f7ff f8d4 	bl	800bb46 <SupervisorB2_closeRange>
 800c99e:	4603      	mov	r3, r0
 800c9a0:	461a      	mov	r2, r3
 800c9a2:	4b49      	ldr	r3, [pc, #292]	@ (800cac8 <SupervisorB2_step+0x548>)
 800c9a4:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
 800c9a8:	e03a      	b.n	800ca20 <SupervisorB2_step+0x4a0>
                  (SupervisorB2_U.Sonars.dist_cm[1]);
              } else if (SupervisorB2_DW.obj2Detected == 1) {
 800c9aa:	4b47      	ldr	r3, [pc, #284]	@ (800cac8 <SupervisorB2_step+0x548>)
 800c9ac:	f893 30fc 	ldrb.w	r3, [r3, #252]	@ 0xfc
 800c9b0:	2b01      	cmp	r3, #1
 800c9b2:	d11e      	bne.n	800c9f2 <SupervisorB2_step+0x472>
                SupervisorB2_DW.obj2Detected = 0U;
 800c9b4:	4b44      	ldr	r3, [pc, #272]	@ (800cac8 <SupervisorB2_step+0x548>)
 800c9b6:	2200      	movs	r2, #0
 800c9b8:	f883 20fc 	strb.w	r2, [r3, #252]	@ 0xfc
                sfEvent = SupervisorB2_event_Fall2;
 800c9bc:	2392      	movs	r3, #146	@ 0x92
 800c9be:	607b      	str	r3, [r7, #4]
                if (SupervisorB2_DW.is_active_timers != 0) {
 800c9c0:	4b41      	ldr	r3, [pc, #260]	@ (800cac8 <SupervisorB2_step+0x548>)
 800c9c2:	f893 310c 	ldrb.w	r3, [r3, #268]	@ 0x10c
 800c9c6:	2b00      	cmp	r3, #0
 800c9c8:	d004      	beq.n	800c9d4 <SupervisorB2_step+0x454>
                  SupervisorB2_timers(&SupervisorB2_U.IMU.yaw, &sfEvent);
 800c9ca:	1d3b      	adds	r3, r7, #4
 800c9cc:	4619      	mov	r1, r3
 800c9ce:	483f      	ldr	r0, [pc, #252]	@ (800cacc <SupervisorB2_step+0x54c>)
 800c9d0:	f7ff f8ce 	bl	800bb70 <SupervisorB2_timers>
                }

                sfEvent = -1;
 800c9d4:	f04f 33ff 	mov.w	r3, #4294967295
 800c9d8:	607b      	str	r3, [r7, #4]
                SupervisorB2_DW.isClose2 = SupervisorB2_closeRange
 800c9da:	4b3e      	ldr	r3, [pc, #248]	@ (800cad4 <SupervisorB2_step+0x554>)
 800c9dc:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800c9e0:	4618      	mov	r0, r3
 800c9e2:	f7ff f8b0 	bl	800bb46 <SupervisorB2_closeRange>
 800c9e6:	4603      	mov	r3, r0
 800c9e8:	461a      	mov	r2, r3
 800c9ea:	4b37      	ldr	r3, [pc, #220]	@ (800cac8 <SupervisorB2_step+0x548>)
 800c9ec:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
 800c9f0:	e016      	b.n	800ca20 <SupervisorB2_step+0x4a0>
                  (SupervisorB2_U.Sonars.dist_cm[1]);
              } else {
                SupervisorB2_DW.isClose2 = SupervisorB2_closeRange
 800c9f2:	4b38      	ldr	r3, [pc, #224]	@ (800cad4 <SupervisorB2_step+0x554>)
 800c9f4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800c9f8:	4618      	mov	r0, r3
 800c9fa:	f7ff f8a4 	bl	800bb46 <SupervisorB2_closeRange>
 800c9fe:	4603      	mov	r3, r0
 800ca00:	461a      	mov	r2, r3
 800ca02:	4b31      	ldr	r3, [pc, #196]	@ (800cac8 <SupervisorB2_step+0x548>)
 800ca04:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
 800ca08:	e00a      	b.n	800ca20 <SupervisorB2_step+0x4a0>
                  (SupervisorB2_U.Sonars.dist_cm[1]);
              }
            } else {
              SupervisorB2_DW.isClose2 = SupervisorB2_closeRange
 800ca0a:	4b32      	ldr	r3, [pc, #200]	@ (800cad4 <SupervisorB2_step+0x554>)
 800ca0c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800ca10:	4618      	mov	r0, r3
 800ca12:	f7ff f898 	bl	800bb46 <SupervisorB2_closeRange>
 800ca16:	4603      	mov	r3, r0
 800ca18:	461a      	mov	r2, r3
 800ca1a:	4b2b      	ldr	r3, [pc, #172]	@ (800cac8 <SupervisorB2_step+0x548>)
 800ca1c:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
                (SupervisorB2_U.Sonars.dist_cm[1]);
            }
          }

          if ((SupervisorB2_DW.is_active_Waiting_S3 != 0) &&
 800ca20:	4b29      	ldr	r3, [pc, #164]	@ (800cac8 <SupervisorB2_step+0x548>)
 800ca22:	f893 310a 	ldrb.w	r3, [r3, #266]	@ 0x10a
 800ca26:	2b00      	cmp	r3, #0
 800ca28:	d061      	beq.n	800caee <SupervisorB2_step+0x56e>
              (SupervisorB2_DW.is_Waiting_S3 == SupervisorB2_IN_WS3)) {
 800ca2a:	4b27      	ldr	r3, [pc, #156]	@ (800cac8 <SupervisorB2_step+0x548>)
 800ca2c:	f893 310b 	ldrb.w	r3, [r3, #267]	@ 0x10b
          if ((SupervisorB2_DW.is_active_Waiting_S3 != 0) &&
 800ca30:	2b01      	cmp	r3, #1
 800ca32:	d15c      	bne.n	800caee <SupervisorB2_step+0x56e>
            if (SupervisorB2_DW.stop == 0) {
 800ca34:	4b24      	ldr	r3, [pc, #144]	@ (800cac8 <SupervisorB2_step+0x548>)
 800ca36:	f893 30fe 	ldrb.w	r3, [r3, #254]	@ 0xfe
 800ca3a:	2b00      	cmp	r3, #0
 800ca3c:	d14c      	bne.n	800cad8 <SupervisorB2_step+0x558>
              if (SupervisorB2_DW.isClose3 != 0) {
 800ca3e:	4b22      	ldr	r3, [pc, #136]	@ (800cac8 <SupervisorB2_step+0x548>)
 800ca40:	f893 30fa 	ldrb.w	r3, [r3, #250]	@ 0xfa
 800ca44:	2b00      	cmp	r3, #0
 800ca46:	d00f      	beq.n	800ca68 <SupervisorB2_step+0x4e8>
                SupervisorB2_DW.obj3Detected = 1U;
 800ca48:	4b1f      	ldr	r3, [pc, #124]	@ (800cac8 <SupervisorB2_step+0x548>)
 800ca4a:	2201      	movs	r2, #1
 800ca4c:	f883 20fd 	strb.w	r2, [r3, #253]	@ 0xfd
                SupervisorB2_DW.isClose3 = SupervisorB2_closeRange
 800ca50:	4b20      	ldr	r3, [pc, #128]	@ (800cad4 <SupervisorB2_step+0x554>)
 800ca52:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800ca56:	4618      	mov	r0, r3
 800ca58:	f7ff f875 	bl	800bb46 <SupervisorB2_closeRange>
 800ca5c:	4603      	mov	r3, r0
 800ca5e:	461a      	mov	r2, r3
 800ca60:	4b19      	ldr	r3, [pc, #100]	@ (800cac8 <SupervisorB2_step+0x548>)
 800ca62:	f883 20fa 	strb.w	r2, [r3, #250]	@ 0xfa
 800ca66:	e042      	b.n	800caee <SupervisorB2_step+0x56e>
                  (SupervisorB2_U.Sonars.dist_cm[2]);
              } else if (SupervisorB2_DW.obj3Detected == 1) {
 800ca68:	4b17      	ldr	r3, [pc, #92]	@ (800cac8 <SupervisorB2_step+0x548>)
 800ca6a:	f893 30fd 	ldrb.w	r3, [r3, #253]	@ 0xfd
 800ca6e:	2b01      	cmp	r3, #1
 800ca70:	d11e      	bne.n	800cab0 <SupervisorB2_step+0x530>
                SupervisorB2_DW.obj3Detected = 0U;
 800ca72:	4b15      	ldr	r3, [pc, #84]	@ (800cac8 <SupervisorB2_step+0x548>)
 800ca74:	2200      	movs	r2, #0
 800ca76:	f883 20fd 	strb.w	r2, [r3, #253]	@ 0xfd
                sfEvent = SupervisorB2_event_Fall3;
 800ca7a:	2393      	movs	r3, #147	@ 0x93
 800ca7c:	607b      	str	r3, [r7, #4]
                if (SupervisorB2_DW.is_active_timers != 0) {
 800ca7e:	4b12      	ldr	r3, [pc, #72]	@ (800cac8 <SupervisorB2_step+0x548>)
 800ca80:	f893 310c 	ldrb.w	r3, [r3, #268]	@ 0x10c
 800ca84:	2b00      	cmp	r3, #0
 800ca86:	d004      	beq.n	800ca92 <SupervisorB2_step+0x512>
                  SupervisorB2_timers(&SupervisorB2_U.IMU.yaw, &sfEvent);
 800ca88:	1d3b      	adds	r3, r7, #4
 800ca8a:	4619      	mov	r1, r3
 800ca8c:	480f      	ldr	r0, [pc, #60]	@ (800cacc <SupervisorB2_step+0x54c>)
 800ca8e:	f7ff f86f 	bl	800bb70 <SupervisorB2_timers>
                }

                sfEvent = -1;
 800ca92:	f04f 33ff 	mov.w	r3, #4294967295
 800ca96:	607b      	str	r3, [r7, #4]
                SupervisorB2_DW.isClose3 = SupervisorB2_closeRange
 800ca98:	4b0e      	ldr	r3, [pc, #56]	@ (800cad4 <SupervisorB2_step+0x554>)
 800ca9a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800ca9e:	4618      	mov	r0, r3
 800caa0:	f7ff f851 	bl	800bb46 <SupervisorB2_closeRange>
 800caa4:	4603      	mov	r3, r0
 800caa6:	461a      	mov	r2, r3
 800caa8:	4b07      	ldr	r3, [pc, #28]	@ (800cac8 <SupervisorB2_step+0x548>)
 800caaa:	f883 20fa 	strb.w	r2, [r3, #250]	@ 0xfa
 800caae:	e01e      	b.n	800caee <SupervisorB2_step+0x56e>
                  (SupervisorB2_U.Sonars.dist_cm[2]);
              } else {
                SupervisorB2_DW.isClose3 = SupervisorB2_closeRange
 800cab0:	4b08      	ldr	r3, [pc, #32]	@ (800cad4 <SupervisorB2_step+0x554>)
 800cab2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800cab6:	4618      	mov	r0, r3
 800cab8:	f7ff f845 	bl	800bb46 <SupervisorB2_closeRange>
 800cabc:	4603      	mov	r3, r0
 800cabe:	461a      	mov	r2, r3
 800cac0:	4b01      	ldr	r3, [pc, #4]	@ (800cac8 <SupervisorB2_step+0x548>)
 800cac2:	f883 20fa 	strb.w	r2, [r3, #250]	@ 0xfa
 800cac6:	e012      	b.n	800caee <SupervisorB2_step+0x56e>
 800cac8:	20003798 	.word	0x20003798
 800cacc:	200038e4 	.word	0x200038e4
 800cad0:	20003918 	.word	0x20003918
 800cad4:	200038c0 	.word	0x200038c0
                  (SupervisorB2_U.Sonars.dist_cm[2]);
              }
            } else {
              SupervisorB2_DW.isClose3 = SupervisorB2_closeRange
 800cad8:	4bad      	ldr	r3, [pc, #692]	@ (800cd90 <SupervisorB2_step+0x810>)
 800cada:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800cade:	4618      	mov	r0, r3
 800cae0:	f7ff f831 	bl	800bb46 <SupervisorB2_closeRange>
 800cae4:	4603      	mov	r3, r0
 800cae6:	461a      	mov	r2, r3
 800cae8:	4baa      	ldr	r3, [pc, #680]	@ (800cd94 <SupervisorB2_step+0x814>)
 800caea:	f883 20fa 	strb.w	r2, [r3, #250]	@ 0xfa
                (SupervisorB2_U.Sonars.dist_cm[2]);
            }
          }
        }

        if (SupervisorB2_DW.is_active_timers != 0) {
 800caee:	4ba9      	ldr	r3, [pc, #676]	@ (800cd94 <SupervisorB2_step+0x814>)
 800caf0:	f893 310c 	ldrb.w	r3, [r3, #268]	@ 0x10c
 800caf4:	2b00      	cmp	r3, #0
 800caf6:	d004      	beq.n	800cb02 <SupervisorB2_step+0x582>
          SupervisorB2_timers(&SupervisorB2_U.IMU.yaw, &sfEvent);
 800caf8:	1d3b      	adds	r3, r7, #4
 800cafa:	4619      	mov	r1, r3
 800cafc:	48a6      	ldr	r0, [pc, #664]	@ (800cd98 <SupervisorB2_step+0x818>)
 800cafe:	f7ff f837 	bl	800bb70 <SupervisorB2_timers>

    /* End of Chart: '<S9>/SuperB2_DEGB1_0' */
    /* End of Outputs for SubSystem: '<S3>/superB2_DEGB1_0' */

    /* Outport: '<Root>/B2Decision' */
    SupervisorB2_Y.B2Decision = SupervisorB2_B.B2Decision_c;
 800cb02:	4ba6      	ldr	r3, [pc, #664]	@ (800cd9c <SupervisorB2_step+0x81c>)
 800cb04:	785a      	ldrb	r2, [r3, #1]
 800cb06:	4ba6      	ldr	r3, [pc, #664]	@ (800cda0 <SupervisorB2_step+0x820>)
 800cb08:	701a      	strb	r2, [r3, #0]
   *  Inport: '<Root>/BLE'
   *  Inport: '<Root>/IMU'
   *  Inport: '<Root>/last_valid_b1_ms'
   *  Inport: '<Root>/now_ms'
   */
  if (SupervisorB2_DW.is_active_c13_SupervisorB2 == 0) {
 800cb0a:	4ba2      	ldr	r3, [pc, #648]	@ (800cd94 <SupervisorB2_step+0x814>)
 800cb0c:	f893 30e8 	ldrb.w	r3, [r3, #232]	@ 0xe8
 800cb10:	2b00      	cmp	r3, #0
 800cb12:	d11f      	bne.n	800cb54 <SupervisorB2_step+0x5d4>
    SupervisorB2_DW.is_active_c13_SupervisorB2 = 1U;
 800cb14:	4b9f      	ldr	r3, [pc, #636]	@ (800cd94 <SupervisorB2_step+0x814>)
 800cb16:	2201      	movs	r2, #1
 800cb18:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
    SupervisorB2_DW.is_MonitorBoard1Supervisor = SupervisorB2_IN_B1_sup_ok;
 800cb1c:	4b9d      	ldr	r3, [pc, #628]	@ (800cd94 <SupervisorB2_step+0x814>)
 800cb1e:	2203      	movs	r2, #3
 800cb20:	f883 20e9 	strb.w	r2, [r3, #233]	@ 0xe9
    b1_sup_status = SUPERVISOR_OK;
 800cb24:	2300      	movs	r3, #0
 800cb26:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
    SupervisorB2_DW.is_MonitorBLE = SupervisorB2_IN_ESP_ok;
 800cb2a:	4b9a      	ldr	r3, [pc, #616]	@ (800cd94 <SupervisorB2_step+0x814>)
 800cb2c:	2203      	movs	r2, #3
 800cb2e:	f883 20ea 	strb.w	r2, [r3, #234]	@ 0xea
    esp_status = ESP_I2C_OK;
 800cb32:	2300      	movs	r3, #0
 800cb34:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
    SupervisorB2_DW.is_MonitorIMU = SupervisorB2_IN_IMU_ok;
 800cb38:	4b96      	ldr	r3, [pc, #600]	@ (800cd94 <SupervisorB2_step+0x814>)
 800cb3a:	2203      	movs	r2, #3
 800cb3c:	f883 20eb 	strb.w	r2, [r3, #235]	@ 0xeb
    imu_status = IMU_I2C_OK;
 800cb40:	2300      	movs	r3, #0
 800cb42:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
    SupervisorB2_DW.is_MonitorRx = SupervisorB2_IN_Rx_ok;
 800cb46:	4b93      	ldr	r3, [pc, #588]	@ (800cd94 <SupervisorB2_step+0x814>)
 800cb48:	2203      	movs	r2, #3
 800cb4a:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
    rx_status = RX_OK;
 800cb4e:	2300      	movs	r3, #0
 800cb50:	70fb      	strb	r3, [r7, #3]
 800cb52:	e2b0      	b.n	800d0b6 <SupervisorB2_step+0xb36>
  } else {
    switch (SupervisorB2_DW.is_MonitorBoard1Supervisor) {
 800cb54:	4b8f      	ldr	r3, [pc, #572]	@ (800cd94 <SupervisorB2_step+0x814>)
 800cb56:	f893 30e9 	ldrb.w	r3, [r3, #233]	@ 0xe9
 800cb5a:	2b01      	cmp	r3, #1
 800cb5c:	d002      	beq.n	800cb64 <SupervisorB2_step+0x5e4>
 800cb5e:	2b02      	cmp	r3, #2
 800cb60:	d034      	beq.n	800cbcc <SupervisorB2_step+0x64c>
 800cb62:	e082      	b.n	800cc6a <SupervisorB2_step+0x6ea>
     case SupervisorB2_IN_B1_sup_critical:
      b1_sup_status = SUPERVISOR_CRITICAL;
 800cb64:	2302      	movs	r3, #2
 800cb66:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
      if (SupervisorB2_DW.degraded_sup) {
 800cb6a:	4b8a      	ldr	r3, [pc, #552]	@ (800cd94 <SupervisorB2_step+0x814>)
 800cb6c:	f893 311c 	ldrb.w	r3, [r3, #284]	@ 0x11c
 800cb70:	2b00      	cmp	r3, #0
 800cb72:	d003      	beq.n	800cb7c <SupervisorB2_step+0x5fc>
        SupervisorB2_DW.durationCounter_1_a = 0U;
 800cb74:	4b87      	ldr	r3, [pc, #540]	@ (800cd94 <SupervisorB2_step+0x814>)
 800cb76:	2200      	movs	r2, #0
 800cb78:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
      }

      if (SupervisorB2_DW.durationCounter_1_a > 100U) {
 800cb7c:	4b85      	ldr	r3, [pc, #532]	@ (800cd94 <SupervisorB2_step+0x814>)
 800cb7e:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800cb82:	2b64      	cmp	r3, #100	@ 0x64
 800cb84:	d907      	bls.n	800cb96 <SupervisorB2_step+0x616>
        SupervisorB2_DW.is_MonitorBoard1Supervisor = SupervisorB2_IN_B1_sup_ok;
 800cb86:	4b83      	ldr	r3, [pc, #524]	@ (800cd94 <SupervisorB2_step+0x814>)
 800cb88:	2203      	movs	r2, #3
 800cb8a:	f883 20e9 	strb.w	r2, [r3, #233]	@ 0xe9
        b1_sup_status = SUPERVISOR_OK;
 800cb8e:	2300      	movs	r3, #0
 800cb90:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
        if (SupervisorB2_DW.degraded_sup) {
          SupervisorB2_DW.durationCounter_1_a = 0U;
          SupervisorB2_DW.durationCounter_1_f = 0U;
        }
      }
      break;
 800cb94:	e0b3      	b.n	800ccfe <SupervisorB2_step+0x77e>
        SupervisorB2_DW.degraded_sup = Supe_isCommDegradedByMeanPeriod
 800cb96:	4b7e      	ldr	r3, [pc, #504]	@ (800cd90 <SupervisorB2_step+0x810>)
 800cb98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cb9a:	ed9f 0b79 	vldr	d0, [pc, #484]	@ 800cd80 <SupervisorB2_step+0x800>
 800cb9e:	4618      	mov	r0, r3
 800cba0:	f7ff f96e 	bl	800be80 <Supe_isCommDegradedByMeanPeriod>
 800cba4:	4603      	mov	r3, r0
 800cba6:	461a      	mov	r2, r3
 800cba8:	4b7a      	ldr	r3, [pc, #488]	@ (800cd94 <SupervisorB2_step+0x814>)
 800cbaa:	f883 211c 	strb.w	r2, [r3, #284]	@ 0x11c
        if (SupervisorB2_DW.degraded_sup) {
 800cbae:	4b79      	ldr	r3, [pc, #484]	@ (800cd94 <SupervisorB2_step+0x814>)
 800cbb0:	f893 311c 	ldrb.w	r3, [r3, #284]	@ 0x11c
 800cbb4:	2b00      	cmp	r3, #0
 800cbb6:	f000 80a2 	beq.w	800ccfe <SupervisorB2_step+0x77e>
          SupervisorB2_DW.durationCounter_1_a = 0U;
 800cbba:	4b76      	ldr	r3, [pc, #472]	@ (800cd94 <SupervisorB2_step+0x814>)
 800cbbc:	2200      	movs	r2, #0
 800cbbe:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
          SupervisorB2_DW.durationCounter_1_f = 0U;
 800cbc2:	4b74      	ldr	r3, [pc, #464]	@ (800cd94 <SupervisorB2_step+0x814>)
 800cbc4:	2200      	movs	r2, #0
 800cbc6:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
      break;
 800cbca:	e098      	b.n	800ccfe <SupervisorB2_step+0x77e>

     case SupervisorB2_IN_B1_sup_degraded:
      b1_sup_status = SUPERVISOR_DEGRADED;
 800cbcc:	2301      	movs	r3, #1
 800cbce:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
      if (SupervisorB2_DW.degraded_sup) {
 800cbd2:	4b70      	ldr	r3, [pc, #448]	@ (800cd94 <SupervisorB2_step+0x814>)
 800cbd4:	f893 311c 	ldrb.w	r3, [r3, #284]	@ 0x11c
 800cbd8:	2b00      	cmp	r3, #0
 800cbda:	d003      	beq.n	800cbe4 <SupervisorB2_step+0x664>
        SupervisorB2_DW.durationCounter_1_f = 0U;
 800cbdc:	4b6d      	ldr	r3, [pc, #436]	@ (800cd94 <SupervisorB2_step+0x814>)
 800cbde:	2200      	movs	r2, #0
 800cbe0:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
      }

      if (SupervisorB2_DW.durationCounter_1_f > 50U) {
 800cbe4:	4b6b      	ldr	r3, [pc, #428]	@ (800cd94 <SupervisorB2_step+0x814>)
 800cbe6:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800cbea:	2b32      	cmp	r3, #50	@ 0x32
 800cbec:	d907      	bls.n	800cbfe <SupervisorB2_step+0x67e>
        SupervisorB2_DW.is_MonitorBoard1Supervisor = SupervisorB2_IN_B1_sup_ok;
 800cbee:	4b69      	ldr	r3, [pc, #420]	@ (800cd94 <SupervisorB2_step+0x814>)
 800cbf0:	2203      	movs	r2, #3
 800cbf2:	f883 20e9 	strb.w	r2, [r3, #233]	@ 0xe9
        b1_sup_status = SUPERVISOR_OK;
 800cbf6:	2300      	movs	r3, #0
 800cbf8:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
            SupervisorB2_DW.durationCounter_1_a = 0U;
            SupervisorB2_DW.durationCounter_1_f = 0U;
          }
        }
      }
      break;
 800cbfc:	e081      	b.n	800cd02 <SupervisorB2_step+0x782>
        elapsedTicks = SupervisorB2_U.now_ms -
 800cbfe:	4b64      	ldr	r3, [pc, #400]	@ (800cd90 <SupervisorB2_step+0x810>)
 800cc00:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
          /*MW:OvSatOk*/ SupervisorB2_U.last_valid_b1_ms;
 800cc02:	4b63      	ldr	r3, [pc, #396]	@ (800cd90 <SupervisorB2_step+0x810>)
 800cc04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        elapsedTicks = SupervisorB2_U.now_ms -
 800cc06:	1ad3      	subs	r3, r2, r3
 800cc08:	653b      	str	r3, [r7, #80]	@ 0x50
        if (elapsedTicks > SupervisorB2_U.now_ms) {
 800cc0a:	4b61      	ldr	r3, [pc, #388]	@ (800cd90 <SupervisorB2_step+0x810>)
 800cc0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cc0e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800cc10:	429a      	cmp	r2, r3
 800cc12:	d901      	bls.n	800cc18 <SupervisorB2_step+0x698>
          elapsedTicks = 0U;
 800cc14:	2300      	movs	r3, #0
 800cc16:	653b      	str	r3, [r7, #80]	@ 0x50
        if (elapsedTicks > 150U) {
 800cc18:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cc1a:	2b96      	cmp	r3, #150	@ 0x96
 800cc1c:	d90b      	bls.n	800cc36 <SupervisorB2_step+0x6b6>
          SupervisorB2_DW.durationCounter_1_a = 0U;
 800cc1e:	4b5d      	ldr	r3, [pc, #372]	@ (800cd94 <SupervisorB2_step+0x814>)
 800cc20:	2200      	movs	r2, #0
 800cc22:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
          SupervisorB2_DW.is_MonitorBoard1Supervisor =
 800cc26:	4b5b      	ldr	r3, [pc, #364]	@ (800cd94 <SupervisorB2_step+0x814>)
 800cc28:	2201      	movs	r2, #1
 800cc2a:	f883 20e9 	strb.w	r2, [r3, #233]	@ 0xe9
          b1_sup_status = SUPERVISOR_CRITICAL;
 800cc2e:	2302      	movs	r3, #2
 800cc30:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
      break;
 800cc34:	e065      	b.n	800cd02 <SupervisorB2_step+0x782>
          SupervisorB2_DW.degraded_sup = Supe_isCommDegradedByMeanPeriod
 800cc36:	4b56      	ldr	r3, [pc, #344]	@ (800cd90 <SupervisorB2_step+0x810>)
 800cc38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cc3a:	ed9f 0b51 	vldr	d0, [pc, #324]	@ 800cd80 <SupervisorB2_step+0x800>
 800cc3e:	4618      	mov	r0, r3
 800cc40:	f7ff f91e 	bl	800be80 <Supe_isCommDegradedByMeanPeriod>
 800cc44:	4603      	mov	r3, r0
 800cc46:	461a      	mov	r2, r3
 800cc48:	4b52      	ldr	r3, [pc, #328]	@ (800cd94 <SupervisorB2_step+0x814>)
 800cc4a:	f883 211c 	strb.w	r2, [r3, #284]	@ 0x11c
          if (SupervisorB2_DW.degraded_sup) {
 800cc4e:	4b51      	ldr	r3, [pc, #324]	@ (800cd94 <SupervisorB2_step+0x814>)
 800cc50:	f893 311c 	ldrb.w	r3, [r3, #284]	@ 0x11c
 800cc54:	2b00      	cmp	r3, #0
 800cc56:	d054      	beq.n	800cd02 <SupervisorB2_step+0x782>
            SupervisorB2_DW.durationCounter_1_a = 0U;
 800cc58:	4b4e      	ldr	r3, [pc, #312]	@ (800cd94 <SupervisorB2_step+0x814>)
 800cc5a:	2200      	movs	r2, #0
 800cc5c:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
            SupervisorB2_DW.durationCounter_1_f = 0U;
 800cc60:	4b4c      	ldr	r3, [pc, #304]	@ (800cd94 <SupervisorB2_step+0x814>)
 800cc62:	2200      	movs	r2, #0
 800cc64:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
      break;
 800cc68:	e04b      	b.n	800cd02 <SupervisorB2_step+0x782>

     default:
      /* case IN_B1_sup_ok: */
      b1_sup_status = SUPERVISOR_OK;
 800cc6a:	2300      	movs	r3, #0
 800cc6c:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
      if (SupervisorB2_DW.degraded_sup) {
 800cc70:	4b48      	ldr	r3, [pc, #288]	@ (800cd94 <SupervisorB2_step+0x814>)
 800cc72:	f893 311c 	ldrb.w	r3, [r3, #284]	@ 0x11c
 800cc76:	2b00      	cmp	r3, #0
 800cc78:	d00b      	beq.n	800cc92 <SupervisorB2_step+0x712>
        SupervisorB2_DW.durationCounter_1_f = 0U;
 800cc7a:	4b46      	ldr	r3, [pc, #280]	@ (800cd94 <SupervisorB2_step+0x814>)
 800cc7c:	2200      	movs	r2, #0
 800cc7e:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
        SupervisorB2_DW.is_MonitorBoard1Supervisor =
 800cc82:	4b44      	ldr	r3, [pc, #272]	@ (800cd94 <SupervisorB2_step+0x814>)
 800cc84:	2202      	movs	r2, #2
 800cc86:	f883 20e9 	strb.w	r2, [r3, #233]	@ 0xe9
          SupervisorB2_IN_B1_sup_degraded;
        b1_sup_status = SUPERVISOR_DEGRADED;
 800cc8a:	2301      	movs	r3, #1
 800cc8c:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
            SupervisorB2_DW.durationCounter_1_a = 0U;
            SupervisorB2_DW.durationCounter_1_f = 0U;
          }
        }
      }
      break;
 800cc90:	e039      	b.n	800cd06 <SupervisorB2_step+0x786>
        elapsedTicks = SupervisorB2_U.now_ms -
 800cc92:	4b3f      	ldr	r3, [pc, #252]	@ (800cd90 <SupervisorB2_step+0x810>)
 800cc94:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
          /*MW:OvSatOk*/ SupervisorB2_U.last_valid_b1_ms;
 800cc96:	4b3e      	ldr	r3, [pc, #248]	@ (800cd90 <SupervisorB2_step+0x810>)
 800cc98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        elapsedTicks = SupervisorB2_U.now_ms -
 800cc9a:	1ad3      	subs	r3, r2, r3
 800cc9c:	653b      	str	r3, [r7, #80]	@ 0x50
        if (elapsedTicks > SupervisorB2_U.now_ms) {
 800cc9e:	4b3c      	ldr	r3, [pc, #240]	@ (800cd90 <SupervisorB2_step+0x810>)
 800cca0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cca2:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800cca4:	429a      	cmp	r2, r3
 800cca6:	d901      	bls.n	800ccac <SupervisorB2_step+0x72c>
          elapsedTicks = 0U;
 800cca8:	2300      	movs	r3, #0
 800ccaa:	653b      	str	r3, [r7, #80]	@ 0x50
        if (elapsedTicks > 150U) {
 800ccac:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ccae:	2b96      	cmp	r3, #150	@ 0x96
 800ccb0:	d90b      	bls.n	800ccca <SupervisorB2_step+0x74a>
          SupervisorB2_DW.durationCounter_1_a = 0U;
 800ccb2:	4b38      	ldr	r3, [pc, #224]	@ (800cd94 <SupervisorB2_step+0x814>)
 800ccb4:	2200      	movs	r2, #0
 800ccb6:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
          SupervisorB2_DW.is_MonitorBoard1Supervisor =
 800ccba:	4b36      	ldr	r3, [pc, #216]	@ (800cd94 <SupervisorB2_step+0x814>)
 800ccbc:	2201      	movs	r2, #1
 800ccbe:	f883 20e9 	strb.w	r2, [r3, #233]	@ 0xe9
          b1_sup_status = SUPERVISOR_CRITICAL;
 800ccc2:	2302      	movs	r3, #2
 800ccc4:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
      break;
 800ccc8:	e01d      	b.n	800cd06 <SupervisorB2_step+0x786>
          SupervisorB2_DW.degraded_sup = Supe_isCommDegradedByMeanPeriod
 800ccca:	4b31      	ldr	r3, [pc, #196]	@ (800cd90 <SupervisorB2_step+0x810>)
 800cccc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ccce:	ed9f 0b2c 	vldr	d0, [pc, #176]	@ 800cd80 <SupervisorB2_step+0x800>
 800ccd2:	4618      	mov	r0, r3
 800ccd4:	f7ff f8d4 	bl	800be80 <Supe_isCommDegradedByMeanPeriod>
 800ccd8:	4603      	mov	r3, r0
 800ccda:	461a      	mov	r2, r3
 800ccdc:	4b2d      	ldr	r3, [pc, #180]	@ (800cd94 <SupervisorB2_step+0x814>)
 800ccde:	f883 211c 	strb.w	r2, [r3, #284]	@ 0x11c
          if (SupervisorB2_DW.degraded_sup) {
 800cce2:	4b2c      	ldr	r3, [pc, #176]	@ (800cd94 <SupervisorB2_step+0x814>)
 800cce4:	f893 311c 	ldrb.w	r3, [r3, #284]	@ 0x11c
 800cce8:	2b00      	cmp	r3, #0
 800ccea:	d00c      	beq.n	800cd06 <SupervisorB2_step+0x786>
            SupervisorB2_DW.durationCounter_1_a = 0U;
 800ccec:	4b29      	ldr	r3, [pc, #164]	@ (800cd94 <SupervisorB2_step+0x814>)
 800ccee:	2200      	movs	r2, #0
 800ccf0:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
            SupervisorB2_DW.durationCounter_1_f = 0U;
 800ccf4:	4b27      	ldr	r3, [pc, #156]	@ (800cd94 <SupervisorB2_step+0x814>)
 800ccf6:	2200      	movs	r2, #0
 800ccf8:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
      break;
 800ccfc:	e003      	b.n	800cd06 <SupervisorB2_step+0x786>
      break;
 800ccfe:	bf00      	nop
 800cd00:	e002      	b.n	800cd08 <SupervisorB2_step+0x788>
      break;
 800cd02:	bf00      	nop
 800cd04:	e000      	b.n	800cd08 <SupervisorB2_step+0x788>
      break;
 800cd06:	bf00      	nop
    }

    switch (SupervisorB2_DW.is_MonitorBLE) {
 800cd08:	4b22      	ldr	r3, [pc, #136]	@ (800cd94 <SupervisorB2_step+0x814>)
 800cd0a:	f893 30ea 	ldrb.w	r3, [r3, #234]	@ 0xea
 800cd0e:	2b01      	cmp	r3, #1
 800cd10:	d002      	beq.n	800cd18 <SupervisorB2_step+0x798>
 800cd12:	2b02      	cmp	r3, #2
 800cd14:	d046      	beq.n	800cda4 <SupervisorB2_step+0x824>
 800cd16:	e094      	b.n	800ce42 <SupervisorB2_step+0x8c2>
     case SupervisorB2_IN_ESP_critical:
      esp_status = ESP_I2C_CRITICAL;
 800cd18:	2302      	movs	r3, #2
 800cd1a:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
      if (SupervisorB2_DW.degraded_esp) {
 800cd1e:	4b1d      	ldr	r3, [pc, #116]	@ (800cd94 <SupervisorB2_step+0x814>)
 800cd20:	f893 311f 	ldrb.w	r3, [r3, #287]	@ 0x11f
 800cd24:	2b00      	cmp	r3, #0
 800cd26:	d003      	beq.n	800cd30 <SupervisorB2_step+0x7b0>
        SupervisorB2_DW.durationCounter_1 = 0U;
 800cd28:	4b1a      	ldr	r3, [pc, #104]	@ (800cd94 <SupervisorB2_step+0x814>)
 800cd2a:	2200      	movs	r2, #0
 800cd2c:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
      }

      if (SupervisorB2_DW.durationCounter_1 > 50U) {
 800cd30:	4b18      	ldr	r3, [pc, #96]	@ (800cd94 <SupervisorB2_step+0x814>)
 800cd32:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800cd36:	2b32      	cmp	r3, #50	@ 0x32
 800cd38:	d907      	bls.n	800cd4a <SupervisorB2_step+0x7ca>
        SupervisorB2_DW.is_MonitorBLE = SupervisorB2_IN_ESP_ok;
 800cd3a:	4b16      	ldr	r3, [pc, #88]	@ (800cd94 <SupervisorB2_step+0x814>)
 800cd3c:	2203      	movs	r2, #3
 800cd3e:	f883 20ea 	strb.w	r2, [r3, #234]	@ 0xea
        esp_status = ESP_I2C_OK;
 800cd42:	2300      	movs	r3, #0
 800cd44:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
        if (SupervisorB2_DW.degraded_esp) {
          SupervisorB2_DW.durationCounter_1 = 0U;
          SupervisorB2_DW.durationCounter_1_d = 0U;
        }
      }
      break;
 800cd48:	e0c5      	b.n	800ced6 <SupervisorB2_step+0x956>
          (SupervisorB2_U.BLE.data_last_valid_ms, 40.0);
 800cd4a:	4b11      	ldr	r3, [pc, #68]	@ (800cd90 <SupervisorB2_step+0x810>)
 800cd4c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
        SupervisorB2_DW.degraded_esp = Supe_isCommDegradedByMeanPeriod
 800cd4e:	ed9f 0b0e 	vldr	d0, [pc, #56]	@ 800cd88 <SupervisorB2_step+0x808>
 800cd52:	4618      	mov	r0, r3
 800cd54:	f7ff f894 	bl	800be80 <Supe_isCommDegradedByMeanPeriod>
 800cd58:	4603      	mov	r3, r0
 800cd5a:	461a      	mov	r2, r3
 800cd5c:	4b0d      	ldr	r3, [pc, #52]	@ (800cd94 <SupervisorB2_step+0x814>)
 800cd5e:	f883 211f 	strb.w	r2, [r3, #287]	@ 0x11f
        if (SupervisorB2_DW.degraded_esp) {
 800cd62:	4b0c      	ldr	r3, [pc, #48]	@ (800cd94 <SupervisorB2_step+0x814>)
 800cd64:	f893 311f 	ldrb.w	r3, [r3, #287]	@ 0x11f
 800cd68:	2b00      	cmp	r3, #0
 800cd6a:	f000 80b4 	beq.w	800ced6 <SupervisorB2_step+0x956>
          SupervisorB2_DW.durationCounter_1 = 0U;
 800cd6e:	4b09      	ldr	r3, [pc, #36]	@ (800cd94 <SupervisorB2_step+0x814>)
 800cd70:	2200      	movs	r2, #0
 800cd72:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
          SupervisorB2_DW.durationCounter_1_d = 0U;
 800cd76:	4b07      	ldr	r3, [pc, #28]	@ (800cd94 <SupervisorB2_step+0x814>)
 800cd78:	2200      	movs	r2, #0
 800cd7a:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
      break;
 800cd7e:	e0aa      	b.n	800ced6 <SupervisorB2_step+0x956>
 800cd80:	00000000 	.word	0x00000000
 800cd84:	404e0000 	.word	0x404e0000
 800cd88:	00000000 	.word	0x00000000
 800cd8c:	40440000 	.word	0x40440000
 800cd90:	200038c0 	.word	0x200038c0
 800cd94:	20003798 	.word	0x20003798
 800cd98:	200038e4 	.word	0x200038e4
 800cd9c:	20003790 	.word	0x20003790
 800cda0:	2000394c 	.word	0x2000394c

     case SupervisorB2_IN_ESP_degraded:
      esp_status = ESP_I2C_DEGRADED;
 800cda4:	2301      	movs	r3, #1
 800cda6:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
      if (SupervisorB2_DW.degraded_esp) {
 800cdaa:	4baf      	ldr	r3, [pc, #700]	@ (800d068 <SupervisorB2_step+0xae8>)
 800cdac:	f893 311f 	ldrb.w	r3, [r3, #287]	@ 0x11f
 800cdb0:	2b00      	cmp	r3, #0
 800cdb2:	d003      	beq.n	800cdbc <SupervisorB2_step+0x83c>
        SupervisorB2_DW.durationCounter_1_d = 0U;
 800cdb4:	4bac      	ldr	r3, [pc, #688]	@ (800d068 <SupervisorB2_step+0xae8>)
 800cdb6:	2200      	movs	r2, #0
 800cdb8:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
      }

      if (SupervisorB2_DW.durationCounter_1_d > 50U) {
 800cdbc:	4baa      	ldr	r3, [pc, #680]	@ (800d068 <SupervisorB2_step+0xae8>)
 800cdbe:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800cdc2:	2b32      	cmp	r3, #50	@ 0x32
 800cdc4:	d907      	bls.n	800cdd6 <SupervisorB2_step+0x856>
        SupervisorB2_DW.is_MonitorBLE = SupervisorB2_IN_ESP_ok;
 800cdc6:	4ba8      	ldr	r3, [pc, #672]	@ (800d068 <SupervisorB2_step+0xae8>)
 800cdc8:	2203      	movs	r2, #3
 800cdca:	f883 20ea 	strb.w	r2, [r3, #234]	@ 0xea
        esp_status = ESP_I2C_OK;
 800cdce:	2300      	movs	r3, #0
 800cdd0:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
            SupervisorB2_DW.durationCounter_1 = 0U;
            SupervisorB2_DW.durationCounter_1_d = 0U;
          }
        }
      }
      break;
 800cdd4:	e081      	b.n	800ceda <SupervisorB2_step+0x95a>
        elapsedTicks = SupervisorB2_U.now_ms -
 800cdd6:	4ba5      	ldr	r3, [pc, #660]	@ (800d06c <SupervisorB2_step+0xaec>)
 800cdd8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
          /*MW:OvSatOk*/ SupervisorB2_U.BLE.data_last_valid_ms;
 800cdda:	4ba4      	ldr	r3, [pc, #656]	@ (800d06c <SupervisorB2_step+0xaec>)
 800cddc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
        elapsedTicks = SupervisorB2_U.now_ms -
 800cdde:	1ad3      	subs	r3, r2, r3
 800cde0:	653b      	str	r3, [r7, #80]	@ 0x50
        if (elapsedTicks > SupervisorB2_U.now_ms) {
 800cde2:	4ba2      	ldr	r3, [pc, #648]	@ (800d06c <SupervisorB2_step+0xaec>)
 800cde4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cde6:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800cde8:	429a      	cmp	r2, r3
 800cdea:	d901      	bls.n	800cdf0 <SupervisorB2_step+0x870>
          elapsedTicks = 0U;
 800cdec:	2300      	movs	r3, #0
 800cdee:	653b      	str	r3, [r7, #80]	@ 0x50
        if (elapsedTicks > 120U) {
 800cdf0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cdf2:	2b78      	cmp	r3, #120	@ 0x78
 800cdf4:	d90b      	bls.n	800ce0e <SupervisorB2_step+0x88e>
          SupervisorB2_DW.durationCounter_1 = 0U;
 800cdf6:	4b9c      	ldr	r3, [pc, #624]	@ (800d068 <SupervisorB2_step+0xae8>)
 800cdf8:	2200      	movs	r2, #0
 800cdfa:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
          SupervisorB2_DW.is_MonitorBLE = SupervisorB2_IN_ESP_critical;
 800cdfe:	4b9a      	ldr	r3, [pc, #616]	@ (800d068 <SupervisorB2_step+0xae8>)
 800ce00:	2201      	movs	r2, #1
 800ce02:	f883 20ea 	strb.w	r2, [r3, #234]	@ 0xea
          esp_status = ESP_I2C_CRITICAL;
 800ce06:	2302      	movs	r3, #2
 800ce08:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
      break;
 800ce0c:	e065      	b.n	800ceda <SupervisorB2_step+0x95a>
            (SupervisorB2_U.BLE.data_last_valid_ms, 40.0);
 800ce0e:	4b97      	ldr	r3, [pc, #604]	@ (800d06c <SupervisorB2_step+0xaec>)
 800ce10:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
          SupervisorB2_DW.degraded_esp = Supe_isCommDegradedByMeanPeriod
 800ce12:	ed9f 0b91 	vldr	d0, [pc, #580]	@ 800d058 <SupervisorB2_step+0xad8>
 800ce16:	4618      	mov	r0, r3
 800ce18:	f7ff f832 	bl	800be80 <Supe_isCommDegradedByMeanPeriod>
 800ce1c:	4603      	mov	r3, r0
 800ce1e:	461a      	mov	r2, r3
 800ce20:	4b91      	ldr	r3, [pc, #580]	@ (800d068 <SupervisorB2_step+0xae8>)
 800ce22:	f883 211f 	strb.w	r2, [r3, #287]	@ 0x11f
          if (SupervisorB2_DW.degraded_esp) {
 800ce26:	4b90      	ldr	r3, [pc, #576]	@ (800d068 <SupervisorB2_step+0xae8>)
 800ce28:	f893 311f 	ldrb.w	r3, [r3, #287]	@ 0x11f
 800ce2c:	2b00      	cmp	r3, #0
 800ce2e:	d054      	beq.n	800ceda <SupervisorB2_step+0x95a>
            SupervisorB2_DW.durationCounter_1 = 0U;
 800ce30:	4b8d      	ldr	r3, [pc, #564]	@ (800d068 <SupervisorB2_step+0xae8>)
 800ce32:	2200      	movs	r2, #0
 800ce34:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
            SupervisorB2_DW.durationCounter_1_d = 0U;
 800ce38:	4b8b      	ldr	r3, [pc, #556]	@ (800d068 <SupervisorB2_step+0xae8>)
 800ce3a:	2200      	movs	r2, #0
 800ce3c:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
      break;
 800ce40:	e04b      	b.n	800ceda <SupervisorB2_step+0x95a>

     default:
      /* case IN_ESP_ok: */
      esp_status = ESP_I2C_OK;
 800ce42:	2300      	movs	r3, #0
 800ce44:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
      if (SupervisorB2_DW.degraded_esp) {
 800ce48:	4b87      	ldr	r3, [pc, #540]	@ (800d068 <SupervisorB2_step+0xae8>)
 800ce4a:	f893 311f 	ldrb.w	r3, [r3, #287]	@ 0x11f
 800ce4e:	2b00      	cmp	r3, #0
 800ce50:	d00b      	beq.n	800ce6a <SupervisorB2_step+0x8ea>
        SupervisorB2_DW.durationCounter_1_d = 0U;
 800ce52:	4b85      	ldr	r3, [pc, #532]	@ (800d068 <SupervisorB2_step+0xae8>)
 800ce54:	2200      	movs	r2, #0
 800ce56:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
        SupervisorB2_DW.is_MonitorBLE = SupervisorB2_IN_ESP_degraded;
 800ce5a:	4b83      	ldr	r3, [pc, #524]	@ (800d068 <SupervisorB2_step+0xae8>)
 800ce5c:	2202      	movs	r2, #2
 800ce5e:	f883 20ea 	strb.w	r2, [r3, #234]	@ 0xea
        esp_status = ESP_I2C_DEGRADED;
 800ce62:	2301      	movs	r3, #1
 800ce64:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
            SupervisorB2_DW.durationCounter_1 = 0U;
            SupervisorB2_DW.durationCounter_1_d = 0U;
          }
        }
      }
      break;
 800ce68:	e039      	b.n	800cede <SupervisorB2_step+0x95e>
        elapsedTicks = SupervisorB2_U.now_ms -
 800ce6a:	4b80      	ldr	r3, [pc, #512]	@ (800d06c <SupervisorB2_step+0xaec>)
 800ce6c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
          /*MW:OvSatOk*/ SupervisorB2_U.BLE.data_last_valid_ms;
 800ce6e:	4b7f      	ldr	r3, [pc, #508]	@ (800d06c <SupervisorB2_step+0xaec>)
 800ce70:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
        elapsedTicks = SupervisorB2_U.now_ms -
 800ce72:	1ad3      	subs	r3, r2, r3
 800ce74:	653b      	str	r3, [r7, #80]	@ 0x50
        if (elapsedTicks > SupervisorB2_U.now_ms) {
 800ce76:	4b7d      	ldr	r3, [pc, #500]	@ (800d06c <SupervisorB2_step+0xaec>)
 800ce78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ce7a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800ce7c:	429a      	cmp	r2, r3
 800ce7e:	d901      	bls.n	800ce84 <SupervisorB2_step+0x904>
          elapsedTicks = 0U;
 800ce80:	2300      	movs	r3, #0
 800ce82:	653b      	str	r3, [r7, #80]	@ 0x50
        if (elapsedTicks > 120U) {
 800ce84:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ce86:	2b78      	cmp	r3, #120	@ 0x78
 800ce88:	d90b      	bls.n	800cea2 <SupervisorB2_step+0x922>
          SupervisorB2_DW.durationCounter_1 = 0U;
 800ce8a:	4b77      	ldr	r3, [pc, #476]	@ (800d068 <SupervisorB2_step+0xae8>)
 800ce8c:	2200      	movs	r2, #0
 800ce8e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
          SupervisorB2_DW.is_MonitorBLE = SupervisorB2_IN_ESP_critical;
 800ce92:	4b75      	ldr	r3, [pc, #468]	@ (800d068 <SupervisorB2_step+0xae8>)
 800ce94:	2201      	movs	r2, #1
 800ce96:	f883 20ea 	strb.w	r2, [r3, #234]	@ 0xea
          esp_status = ESP_I2C_CRITICAL;
 800ce9a:	2302      	movs	r3, #2
 800ce9c:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
      break;
 800cea0:	e01d      	b.n	800cede <SupervisorB2_step+0x95e>
            (SupervisorB2_U.BLE.data_last_valid_ms, 40.0);
 800cea2:	4b72      	ldr	r3, [pc, #456]	@ (800d06c <SupervisorB2_step+0xaec>)
 800cea4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
          SupervisorB2_DW.degraded_esp = Supe_isCommDegradedByMeanPeriod
 800cea6:	ed9f 0b6c 	vldr	d0, [pc, #432]	@ 800d058 <SupervisorB2_step+0xad8>
 800ceaa:	4618      	mov	r0, r3
 800ceac:	f7fe ffe8 	bl	800be80 <Supe_isCommDegradedByMeanPeriod>
 800ceb0:	4603      	mov	r3, r0
 800ceb2:	461a      	mov	r2, r3
 800ceb4:	4b6c      	ldr	r3, [pc, #432]	@ (800d068 <SupervisorB2_step+0xae8>)
 800ceb6:	f883 211f 	strb.w	r2, [r3, #287]	@ 0x11f
          if (SupervisorB2_DW.degraded_esp) {
 800ceba:	4b6b      	ldr	r3, [pc, #428]	@ (800d068 <SupervisorB2_step+0xae8>)
 800cebc:	f893 311f 	ldrb.w	r3, [r3, #287]	@ 0x11f
 800cec0:	2b00      	cmp	r3, #0
 800cec2:	d00c      	beq.n	800cede <SupervisorB2_step+0x95e>
            SupervisorB2_DW.durationCounter_1 = 0U;
 800cec4:	4b68      	ldr	r3, [pc, #416]	@ (800d068 <SupervisorB2_step+0xae8>)
 800cec6:	2200      	movs	r2, #0
 800cec8:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
            SupervisorB2_DW.durationCounter_1_d = 0U;
 800cecc:	4b66      	ldr	r3, [pc, #408]	@ (800d068 <SupervisorB2_step+0xae8>)
 800cece:	2200      	movs	r2, #0
 800ced0:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
      break;
 800ced4:	e003      	b.n	800cede <SupervisorB2_step+0x95e>
      break;
 800ced6:	bf00      	nop
 800ced8:	e002      	b.n	800cee0 <SupervisorB2_step+0x960>
      break;
 800ceda:	bf00      	nop
 800cedc:	e000      	b.n	800cee0 <SupervisorB2_step+0x960>
      break;
 800cede:	bf00      	nop
    }

    switch (SupervisorB2_DW.is_MonitorIMU) {
 800cee0:	4b61      	ldr	r3, [pc, #388]	@ (800d068 <SupervisorB2_step+0xae8>)
 800cee2:	f893 30eb 	ldrb.w	r3, [r3, #235]	@ 0xeb
 800cee6:	2b01      	cmp	r3, #1
 800cee8:	d002      	beq.n	800cef0 <SupervisorB2_step+0x970>
 800ceea:	2b02      	cmp	r3, #2
 800ceec:	d034      	beq.n	800cf58 <SupervisorB2_step+0x9d8>
 800ceee:	e082      	b.n	800cff6 <SupervisorB2_step+0xa76>
     case SupervisorB2_IN_IMU_critical:
      imu_status = IMU_I2C_CRITICAL;
 800cef0:	2302      	movs	r3, #2
 800cef2:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
      if (SupervisorB2_DW.degraded_imu) {
 800cef6:	4b5c      	ldr	r3, [pc, #368]	@ (800d068 <SupervisorB2_step+0xae8>)
 800cef8:	f893 311e 	ldrb.w	r3, [r3, #286]	@ 0x11e
 800cefc:	2b00      	cmp	r3, #0
 800cefe:	d003      	beq.n	800cf08 <SupervisorB2_step+0x988>
        SupervisorB2_DW.durationCounter_1_g = 0U;
 800cf00:	4b59      	ldr	r3, [pc, #356]	@ (800d068 <SupervisorB2_step+0xae8>)
 800cf02:	2200      	movs	r2, #0
 800cf04:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
      }

      if (SupervisorB2_DW.durationCounter_1_g > 50U) {
 800cf08:	4b57      	ldr	r3, [pc, #348]	@ (800d068 <SupervisorB2_step+0xae8>)
 800cf0a:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800cf0e:	2b32      	cmp	r3, #50	@ 0x32
 800cf10:	d907      	bls.n	800cf22 <SupervisorB2_step+0x9a2>
        SupervisorB2_DW.is_MonitorIMU = SupervisorB2_IN_IMU_ok;
 800cf12:	4b55      	ldr	r3, [pc, #340]	@ (800d068 <SupervisorB2_step+0xae8>)
 800cf14:	2203      	movs	r2, #3
 800cf16:	f883 20eb 	strb.w	r2, [r3, #235]	@ 0xeb
        imu_status = IMU_I2C_OK;
 800cf1a:	2300      	movs	r3, #0
 800cf1c:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
        if (SupervisorB2_DW.degraded_imu) {
          SupervisorB2_DW.durationCounter_1_g = 0U;
          SupervisorB2_DW.durationCounter_1_e = 0U;
        }
      }
      break;
 800cf20:	e0c0      	b.n	800d0a4 <SupervisorB2_step+0xb24>
          (SupervisorB2_U.IMU.data_last_valid_ms, 100.0);
 800cf22:	4b52      	ldr	r3, [pc, #328]	@ (800d06c <SupervisorB2_step+0xaec>)
 800cf24:	685b      	ldr	r3, [r3, #4]
        SupervisorB2_DW.degraded_imu = Supe_isCommDegradedByMeanPeriod
 800cf26:	ed9f 0b4e 	vldr	d0, [pc, #312]	@ 800d060 <SupervisorB2_step+0xae0>
 800cf2a:	4618      	mov	r0, r3
 800cf2c:	f7fe ffa8 	bl	800be80 <Supe_isCommDegradedByMeanPeriod>
 800cf30:	4603      	mov	r3, r0
 800cf32:	461a      	mov	r2, r3
 800cf34:	4b4c      	ldr	r3, [pc, #304]	@ (800d068 <SupervisorB2_step+0xae8>)
 800cf36:	f883 211e 	strb.w	r2, [r3, #286]	@ 0x11e
        if (SupervisorB2_DW.degraded_imu) {
 800cf3a:	4b4b      	ldr	r3, [pc, #300]	@ (800d068 <SupervisorB2_step+0xae8>)
 800cf3c:	f893 311e 	ldrb.w	r3, [r3, #286]	@ 0x11e
 800cf40:	2b00      	cmp	r3, #0
 800cf42:	f000 80af 	beq.w	800d0a4 <SupervisorB2_step+0xb24>
          SupervisorB2_DW.durationCounter_1_g = 0U;
 800cf46:	4b48      	ldr	r3, [pc, #288]	@ (800d068 <SupervisorB2_step+0xae8>)
 800cf48:	2200      	movs	r2, #0
 800cf4a:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
          SupervisorB2_DW.durationCounter_1_e = 0U;
 800cf4e:	4b46      	ldr	r3, [pc, #280]	@ (800d068 <SupervisorB2_step+0xae8>)
 800cf50:	2200      	movs	r2, #0
 800cf52:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
      break;
 800cf56:	e0a5      	b.n	800d0a4 <SupervisorB2_step+0xb24>

     case SupervisorB2_IN_IMU_degraded:
      imu_status = IMU_I2C_DEGRADED;
 800cf58:	2301      	movs	r3, #1
 800cf5a:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
      if (SupervisorB2_DW.degraded_imu) {
 800cf5e:	4b42      	ldr	r3, [pc, #264]	@ (800d068 <SupervisorB2_step+0xae8>)
 800cf60:	f893 311e 	ldrb.w	r3, [r3, #286]	@ 0x11e
 800cf64:	2b00      	cmp	r3, #0
 800cf66:	d003      	beq.n	800cf70 <SupervisorB2_step+0x9f0>
        SupervisorB2_DW.durationCounter_1_e = 0U;
 800cf68:	4b3f      	ldr	r3, [pc, #252]	@ (800d068 <SupervisorB2_step+0xae8>)
 800cf6a:	2200      	movs	r2, #0
 800cf6c:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
      }

      if (SupervisorB2_DW.durationCounter_1_e > 50U) {
 800cf70:	4b3d      	ldr	r3, [pc, #244]	@ (800d068 <SupervisorB2_step+0xae8>)
 800cf72:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 800cf76:	2b32      	cmp	r3, #50	@ 0x32
 800cf78:	d907      	bls.n	800cf8a <SupervisorB2_step+0xa0a>
        SupervisorB2_DW.is_MonitorIMU = SupervisorB2_IN_IMU_ok;
 800cf7a:	4b3b      	ldr	r3, [pc, #236]	@ (800d068 <SupervisorB2_step+0xae8>)
 800cf7c:	2203      	movs	r2, #3
 800cf7e:	f883 20eb 	strb.w	r2, [r3, #235]	@ 0xeb
        imu_status = IMU_I2C_OK;
 800cf82:	2300      	movs	r3, #0
 800cf84:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
            SupervisorB2_DW.durationCounter_1_g = 0U;
            SupervisorB2_DW.durationCounter_1_e = 0U;
          }
        }
      }
      break;
 800cf88:	e08e      	b.n	800d0a8 <SupervisorB2_step+0xb28>
        elapsedTicks = SupervisorB2_U.now_ms -
 800cf8a:	4b38      	ldr	r3, [pc, #224]	@ (800d06c <SupervisorB2_step+0xaec>)
 800cf8c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
          /*MW:OvSatOk*/ SupervisorB2_U.IMU.data_last_valid_ms;
 800cf8e:	4b37      	ldr	r3, [pc, #220]	@ (800d06c <SupervisorB2_step+0xaec>)
 800cf90:	685b      	ldr	r3, [r3, #4]
        elapsedTicks = SupervisorB2_U.now_ms -
 800cf92:	1ad3      	subs	r3, r2, r3
 800cf94:	653b      	str	r3, [r7, #80]	@ 0x50
        if (elapsedTicks > SupervisorB2_U.now_ms) {
 800cf96:	4b35      	ldr	r3, [pc, #212]	@ (800d06c <SupervisorB2_step+0xaec>)
 800cf98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cf9a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800cf9c:	429a      	cmp	r2, r3
 800cf9e:	d901      	bls.n	800cfa4 <SupervisorB2_step+0xa24>
          elapsedTicks = 0U;
 800cfa0:	2300      	movs	r3, #0
 800cfa2:	653b      	str	r3, [r7, #80]	@ 0x50
        if (elapsedTicks > 200U) {
 800cfa4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cfa6:	2bc8      	cmp	r3, #200	@ 0xc8
 800cfa8:	d90b      	bls.n	800cfc2 <SupervisorB2_step+0xa42>
          SupervisorB2_DW.durationCounter_1_g = 0U;
 800cfaa:	4b2f      	ldr	r3, [pc, #188]	@ (800d068 <SupervisorB2_step+0xae8>)
 800cfac:	2200      	movs	r2, #0
 800cfae:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
          SupervisorB2_DW.is_MonitorIMU = SupervisorB2_IN_IMU_critical;
 800cfb2:	4b2d      	ldr	r3, [pc, #180]	@ (800d068 <SupervisorB2_step+0xae8>)
 800cfb4:	2201      	movs	r2, #1
 800cfb6:	f883 20eb 	strb.w	r2, [r3, #235]	@ 0xeb
          imu_status = IMU_I2C_CRITICAL;
 800cfba:	2302      	movs	r3, #2
 800cfbc:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
      break;
 800cfc0:	e072      	b.n	800d0a8 <SupervisorB2_step+0xb28>
            (SupervisorB2_U.IMU.data_last_valid_ms, 100.0);
 800cfc2:	4b2a      	ldr	r3, [pc, #168]	@ (800d06c <SupervisorB2_step+0xaec>)
 800cfc4:	685b      	ldr	r3, [r3, #4]
          SupervisorB2_DW.degraded_imu = Supe_isCommDegradedByMeanPeriod
 800cfc6:	ed9f 0b26 	vldr	d0, [pc, #152]	@ 800d060 <SupervisorB2_step+0xae0>
 800cfca:	4618      	mov	r0, r3
 800cfcc:	f7fe ff58 	bl	800be80 <Supe_isCommDegradedByMeanPeriod>
 800cfd0:	4603      	mov	r3, r0
 800cfd2:	461a      	mov	r2, r3
 800cfd4:	4b24      	ldr	r3, [pc, #144]	@ (800d068 <SupervisorB2_step+0xae8>)
 800cfd6:	f883 211e 	strb.w	r2, [r3, #286]	@ 0x11e
          if (SupervisorB2_DW.degraded_imu) {
 800cfda:	4b23      	ldr	r3, [pc, #140]	@ (800d068 <SupervisorB2_step+0xae8>)
 800cfdc:	f893 311e 	ldrb.w	r3, [r3, #286]	@ 0x11e
 800cfe0:	2b00      	cmp	r3, #0
 800cfe2:	d061      	beq.n	800d0a8 <SupervisorB2_step+0xb28>
            SupervisorB2_DW.durationCounter_1_g = 0U;
 800cfe4:	4b20      	ldr	r3, [pc, #128]	@ (800d068 <SupervisorB2_step+0xae8>)
 800cfe6:	2200      	movs	r2, #0
 800cfe8:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
            SupervisorB2_DW.durationCounter_1_e = 0U;
 800cfec:	4b1e      	ldr	r3, [pc, #120]	@ (800d068 <SupervisorB2_step+0xae8>)
 800cfee:	2200      	movs	r2, #0
 800cff0:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
      break;
 800cff4:	e058      	b.n	800d0a8 <SupervisorB2_step+0xb28>

     default:
      /* case IN_IMU_ok: */
      imu_status = IMU_I2C_OK;
 800cff6:	2300      	movs	r3, #0
 800cff8:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
      if (SupervisorB2_DW.degraded_imu) {
 800cffc:	4b1a      	ldr	r3, [pc, #104]	@ (800d068 <SupervisorB2_step+0xae8>)
 800cffe:	f893 311e 	ldrb.w	r3, [r3, #286]	@ 0x11e
 800d002:	2b00      	cmp	r3, #0
 800d004:	d00b      	beq.n	800d01e <SupervisorB2_step+0xa9e>
        SupervisorB2_DW.durationCounter_1_e = 0U;
 800d006:	4b18      	ldr	r3, [pc, #96]	@ (800d068 <SupervisorB2_step+0xae8>)
 800d008:	2200      	movs	r2, #0
 800d00a:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
        SupervisorB2_DW.is_MonitorIMU = SupervisorB2_IN_IMU_degraded;
 800d00e:	4b16      	ldr	r3, [pc, #88]	@ (800d068 <SupervisorB2_step+0xae8>)
 800d010:	2202      	movs	r2, #2
 800d012:	f883 20eb 	strb.w	r2, [r3, #235]	@ 0xeb
        imu_status = IMU_I2C_DEGRADED;
 800d016:	2301      	movs	r3, #1
 800d018:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
            SupervisorB2_DW.durationCounter_1_g = 0U;
            SupervisorB2_DW.durationCounter_1_e = 0U;
          }
        }
      }
      break;
 800d01c:	e046      	b.n	800d0ac <SupervisorB2_step+0xb2c>
        elapsedTicks = SupervisorB2_U.now_ms -
 800d01e:	4b13      	ldr	r3, [pc, #76]	@ (800d06c <SupervisorB2_step+0xaec>)
 800d020:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
          /*MW:OvSatOk*/ SupervisorB2_U.IMU.data_last_valid_ms;
 800d022:	4b12      	ldr	r3, [pc, #72]	@ (800d06c <SupervisorB2_step+0xaec>)
 800d024:	685b      	ldr	r3, [r3, #4]
        elapsedTicks = SupervisorB2_U.now_ms -
 800d026:	1ad3      	subs	r3, r2, r3
 800d028:	653b      	str	r3, [r7, #80]	@ 0x50
        if (elapsedTicks > SupervisorB2_U.now_ms) {
 800d02a:	4b10      	ldr	r3, [pc, #64]	@ (800d06c <SupervisorB2_step+0xaec>)
 800d02c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d02e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800d030:	429a      	cmp	r2, r3
 800d032:	d901      	bls.n	800d038 <SupervisorB2_step+0xab8>
          elapsedTicks = 0U;
 800d034:	2300      	movs	r3, #0
 800d036:	653b      	str	r3, [r7, #80]	@ 0x50
        if (elapsedTicks > 200U) {
 800d038:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d03a:	2bc8      	cmp	r3, #200	@ 0xc8
 800d03c:	d918      	bls.n	800d070 <SupervisorB2_step+0xaf0>
          SupervisorB2_DW.durationCounter_1_g = 0U;
 800d03e:	4b0a      	ldr	r3, [pc, #40]	@ (800d068 <SupervisorB2_step+0xae8>)
 800d040:	2200      	movs	r2, #0
 800d042:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
          SupervisorB2_DW.is_MonitorIMU = SupervisorB2_IN_IMU_critical;
 800d046:	4b08      	ldr	r3, [pc, #32]	@ (800d068 <SupervisorB2_step+0xae8>)
 800d048:	2201      	movs	r2, #1
 800d04a:	f883 20eb 	strb.w	r2, [r3, #235]	@ 0xeb
          imu_status = IMU_I2C_CRITICAL;
 800d04e:	2302      	movs	r3, #2
 800d050:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
      break;
 800d054:	e02a      	b.n	800d0ac <SupervisorB2_step+0xb2c>
 800d056:	bf00      	nop
 800d058:	00000000 	.word	0x00000000
 800d05c:	40440000 	.word	0x40440000
 800d060:	00000000 	.word	0x00000000
 800d064:	40590000 	.word	0x40590000
 800d068:	20003798 	.word	0x20003798
 800d06c:	200038c0 	.word	0x200038c0
            (SupervisorB2_U.IMU.data_last_valid_ms, 100.0);
 800d070:	4b97      	ldr	r3, [pc, #604]	@ (800d2d0 <SupervisorB2_step+0xd50>)
 800d072:	685b      	ldr	r3, [r3, #4]
          SupervisorB2_DW.degraded_imu = Supe_isCommDegradedByMeanPeriod
 800d074:	ed9f 0b94 	vldr	d0, [pc, #592]	@ 800d2c8 <SupervisorB2_step+0xd48>
 800d078:	4618      	mov	r0, r3
 800d07a:	f7fe ff01 	bl	800be80 <Supe_isCommDegradedByMeanPeriod>
 800d07e:	4603      	mov	r3, r0
 800d080:	461a      	mov	r2, r3
 800d082:	4b94      	ldr	r3, [pc, #592]	@ (800d2d4 <SupervisorB2_step+0xd54>)
 800d084:	f883 211e 	strb.w	r2, [r3, #286]	@ 0x11e
          if (SupervisorB2_DW.degraded_imu) {
 800d088:	4b92      	ldr	r3, [pc, #584]	@ (800d2d4 <SupervisorB2_step+0xd54>)
 800d08a:	f893 311e 	ldrb.w	r3, [r3, #286]	@ 0x11e
 800d08e:	2b00      	cmp	r3, #0
 800d090:	d00c      	beq.n	800d0ac <SupervisorB2_step+0xb2c>
            SupervisorB2_DW.durationCounter_1_g = 0U;
 800d092:	4b90      	ldr	r3, [pc, #576]	@ (800d2d4 <SupervisorB2_step+0xd54>)
 800d094:	2200      	movs	r2, #0
 800d096:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
            SupervisorB2_DW.durationCounter_1_e = 0U;
 800d09a:	4b8e      	ldr	r3, [pc, #568]	@ (800d2d4 <SupervisorB2_step+0xd54>)
 800d09c:	2200      	movs	r2, #0
 800d09e:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
      break;
 800d0a2:	e003      	b.n	800d0ac <SupervisorB2_step+0xb2c>
      break;
 800d0a4:	bf00      	nop
 800d0a6:	e002      	b.n	800d0ae <SupervisorB2_step+0xb2e>
      break;
 800d0a8:	bf00      	nop
 800d0aa:	e000      	b.n	800d0ae <SupervisorB2_step+0xb2e>
      break;
 800d0ac:	bf00      	nop
    }

    SupervisorB2_MonitorRx(&rx_status);
 800d0ae:	1cfb      	adds	r3, r7, #3
 800d0b0:	4618      	mov	r0, r3
 800d0b2:	f7ff f825 	bl	800c100 <SupervisorB2_MonitorRx>
  }

  if (!SupervisorB2_DW.degraded_esp) {
 800d0b6:	4b87      	ldr	r3, [pc, #540]	@ (800d2d4 <SupervisorB2_step+0xd54>)
 800d0b8:	f893 311f 	ldrb.w	r3, [r3, #287]	@ 0x11f
 800d0bc:	2b00      	cmp	r3, #0
 800d0be:	d10e      	bne.n	800d0de <SupervisorB2_step+0xb5e>
    SupervisorB2_DW.durationCounter_1++;
 800d0c0:	4b84      	ldr	r3, [pc, #528]	@ (800d2d4 <SupervisorB2_step+0xd54>)
 800d0c2:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800d0c6:	3301      	adds	r3, #1
 800d0c8:	4a82      	ldr	r2, [pc, #520]	@ (800d2d4 <SupervisorB2_step+0xd54>)
 800d0ca:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0
    SupervisorB2_DW.durationCounter_1_d++;
 800d0ce:	4b81      	ldr	r3, [pc, #516]	@ (800d2d4 <SupervisorB2_step+0xd54>)
 800d0d0:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800d0d4:	3301      	adds	r3, #1
 800d0d6:	4a7f      	ldr	r2, [pc, #508]	@ (800d2d4 <SupervisorB2_step+0xd54>)
 800d0d8:	f8c2 30b4 	str.w	r3, [r2, #180]	@ 0xb4
 800d0dc:	e007      	b.n	800d0ee <SupervisorB2_step+0xb6e>
  } else {
    SupervisorB2_DW.durationCounter_1 = 0U;
 800d0de:	4b7d      	ldr	r3, [pc, #500]	@ (800d2d4 <SupervisorB2_step+0xd54>)
 800d0e0:	2200      	movs	r2, #0
 800d0e2:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
    SupervisorB2_DW.durationCounter_1_d = 0U;
 800d0e6:	4b7b      	ldr	r3, [pc, #492]	@ (800d2d4 <SupervisorB2_step+0xd54>)
 800d0e8:	2200      	movs	r2, #0
 800d0ea:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
  }

  if (!SupervisorB2_DW.degraded_sup) {
 800d0ee:	4b79      	ldr	r3, [pc, #484]	@ (800d2d4 <SupervisorB2_step+0xd54>)
 800d0f0:	f893 311c 	ldrb.w	r3, [r3, #284]	@ 0x11c
 800d0f4:	2b00      	cmp	r3, #0
 800d0f6:	d10e      	bne.n	800d116 <SupervisorB2_step+0xb96>
    SupervisorB2_DW.durationCounter_1_a++;
 800d0f8:	4b76      	ldr	r3, [pc, #472]	@ (800d2d4 <SupervisorB2_step+0xd54>)
 800d0fa:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800d0fe:	3301      	adds	r3, #1
 800d100:	4a74      	ldr	r2, [pc, #464]	@ (800d2d4 <SupervisorB2_step+0xd54>)
 800d102:	f8c2 30b8 	str.w	r3, [r2, #184]	@ 0xb8
    SupervisorB2_DW.durationCounter_1_f++;
 800d106:	4b73      	ldr	r3, [pc, #460]	@ (800d2d4 <SupervisorB2_step+0xd54>)
 800d108:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800d10c:	3301      	adds	r3, #1
 800d10e:	4a71      	ldr	r2, [pc, #452]	@ (800d2d4 <SupervisorB2_step+0xd54>)
 800d110:	f8c2 30bc 	str.w	r3, [r2, #188]	@ 0xbc
 800d114:	e007      	b.n	800d126 <SupervisorB2_step+0xba6>
  } else {
    SupervisorB2_DW.durationCounter_1_a = 0U;
 800d116:	4b6f      	ldr	r3, [pc, #444]	@ (800d2d4 <SupervisorB2_step+0xd54>)
 800d118:	2200      	movs	r2, #0
 800d11a:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
    SupervisorB2_DW.durationCounter_1_f = 0U;
 800d11e:	4b6d      	ldr	r3, [pc, #436]	@ (800d2d4 <SupervisorB2_step+0xd54>)
 800d120:	2200      	movs	r2, #0
 800d122:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  }

  if (!SupervisorB2_DW.degraded_imu) {
 800d126:	4b6b      	ldr	r3, [pc, #428]	@ (800d2d4 <SupervisorB2_step+0xd54>)
 800d128:	f893 311e 	ldrb.w	r3, [r3, #286]	@ 0x11e
 800d12c:	2b00      	cmp	r3, #0
 800d12e:	d10e      	bne.n	800d14e <SupervisorB2_step+0xbce>
    SupervisorB2_DW.durationCounter_1_g++;
 800d130:	4b68      	ldr	r3, [pc, #416]	@ (800d2d4 <SupervisorB2_step+0xd54>)
 800d132:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800d136:	3301      	adds	r3, #1
 800d138:	4a66      	ldr	r2, [pc, #408]	@ (800d2d4 <SupervisorB2_step+0xd54>)
 800d13a:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
    SupervisorB2_DW.durationCounter_1_e++;
 800d13e:	4b65      	ldr	r3, [pc, #404]	@ (800d2d4 <SupervisorB2_step+0xd54>)
 800d140:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 800d144:	3301      	adds	r3, #1
 800d146:	4a63      	ldr	r2, [pc, #396]	@ (800d2d4 <SupervisorB2_step+0xd54>)
 800d148:	f8c2 30c4 	str.w	r3, [r2, #196]	@ 0xc4
 800d14c:	e007      	b.n	800d15e <SupervisorB2_step+0xbde>
  } else {
    SupervisorB2_DW.durationCounter_1_g = 0U;
 800d14e:	4b61      	ldr	r3, [pc, #388]	@ (800d2d4 <SupervisorB2_step+0xd54>)
 800d150:	2200      	movs	r2, #0
 800d152:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
    SupervisorB2_DW.durationCounter_1_e = 0U;
 800d156:	4b5f      	ldr	r3, [pc, #380]	@ (800d2d4 <SupervisorB2_step+0xd54>)
 800d158:	2200      	movs	r2, #0
 800d15a:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
  }

  if (!SupervisorB2_DW.degraded_rx) {
 800d15e:	4b5d      	ldr	r3, [pc, #372]	@ (800d2d4 <SupervisorB2_step+0xd54>)
 800d160:	f893 311d 	ldrb.w	r3, [r3, #285]	@ 0x11d
 800d164:	2b00      	cmp	r3, #0
 800d166:	d10e      	bne.n	800d186 <SupervisorB2_step+0xc06>
    SupervisorB2_DW.durationCounter_1_gb++;
 800d168:	4b5a      	ldr	r3, [pc, #360]	@ (800d2d4 <SupervisorB2_step+0xd54>)
 800d16a:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 800d16e:	3301      	adds	r3, #1
 800d170:	4a58      	ldr	r2, [pc, #352]	@ (800d2d4 <SupervisorB2_step+0xd54>)
 800d172:	f8c2 30c8 	str.w	r3, [r2, #200]	@ 0xc8
    SupervisorB2_DW.durationCounter_1_i++;
 800d176:	4b57      	ldr	r3, [pc, #348]	@ (800d2d4 <SupervisorB2_step+0xd54>)
 800d178:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 800d17c:	3301      	adds	r3, #1
 800d17e:	4a55      	ldr	r2, [pc, #340]	@ (800d2d4 <SupervisorB2_step+0xd54>)
 800d180:	f8c2 30cc 	str.w	r3, [r2, #204]	@ 0xcc
 800d184:	e007      	b.n	800d196 <SupervisorB2_step+0xc16>
  } else {
    SupervisorB2_DW.durationCounter_1_gb = 0U;
 800d186:	4b53      	ldr	r3, [pc, #332]	@ (800d2d4 <SupervisorB2_step+0xd54>)
 800d188:	2200      	movs	r2, #0
 800d18a:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
    SupervisorB2_DW.durationCounter_1_i = 0U;
 800d18e:	4b51      	ldr	r3, [pc, #324]	@ (800d2d4 <SupervisorB2_step+0xd54>)
 800d190:	2200      	movs	r2, #0
 800d192:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc
  }

  /* End of Chart: '<Root>/Monitor Board Status1' */

  /* MATLAB Function: '<Root>/Board 2 fault masks' */
  sfEvent = 0;
 800d196:	2300      	movs	r3, #0
 800d198:	607b      	str	r3, [r7, #4]
  degr_mask = 0;
 800d19a:	2300      	movs	r3, #0
 800d19c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  switch (esp_status) {
 800d19e:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 800d1a2:	2b01      	cmp	r3, #1
 800d1a4:	d004      	beq.n	800d1b0 <SupervisorB2_step+0xc30>
 800d1a6:	2b02      	cmp	r3, #2
 800d1a8:	d105      	bne.n	800d1b6 <SupervisorB2_step+0xc36>
   case ESP_I2C_CRITICAL:
    sfEvent = 1;
 800d1aa:	2301      	movs	r3, #1
 800d1ac:	607b      	str	r3, [r7, #4]
    break;
 800d1ae:	e002      	b.n	800d1b6 <SupervisorB2_step+0xc36>

   case ESP_I2C_DEGRADED:
    degr_mask = 1;
 800d1b0:	2301      	movs	r3, #1
 800d1b2:	65fb      	str	r3, [r7, #92]	@ 0x5c
    break;
 800d1b4:	bf00      	nop
  }

  switch (imu_status) {
 800d1b6:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 800d1ba:	2b01      	cmp	r3, #1
 800d1bc:	d006      	beq.n	800d1cc <SupervisorB2_step+0xc4c>
 800d1be:	2b02      	cmp	r3, #2
 800d1c0:	d109      	bne.n	800d1d6 <SupervisorB2_step+0xc56>
   case IMU_I2C_CRITICAL:
    sfEvent = (int32_T)((uint32_T)sfEvent | 2U);
 800d1c2:	687b      	ldr	r3, [r7, #4]
 800d1c4:	f043 0302 	orr.w	r3, r3, #2
 800d1c8:	607b      	str	r3, [r7, #4]
    break;
 800d1ca:	e004      	b.n	800d1d6 <SupervisorB2_step+0xc56>

   case IMU_I2C_DEGRADED:
    degr_mask = (int32_T)((uint32_T)degr_mask | 2U);
 800d1cc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d1ce:	f043 0302 	orr.w	r3, r3, #2
 800d1d2:	65fb      	str	r3, [r7, #92]	@ 0x5c
    break;
 800d1d4:	bf00      	nop
  }

  switch (rx_status) {
 800d1d6:	78fb      	ldrb	r3, [r7, #3]
 800d1d8:	2b01      	cmp	r3, #1
 800d1da:	d006      	beq.n	800d1ea <SupervisorB2_step+0xc6a>
 800d1dc:	2b02      	cmp	r3, #2
 800d1de:	d109      	bne.n	800d1f4 <SupervisorB2_step+0xc74>
   case RX_CRITICAL:
    sfEvent = (int32_T)((uint32_T)sfEvent | 4U);
 800d1e0:	687b      	ldr	r3, [r7, #4]
 800d1e2:	f043 0304 	orr.w	r3, r3, #4
 800d1e6:	607b      	str	r3, [r7, #4]
    break;
 800d1e8:	e004      	b.n	800d1f4 <SupervisorB2_step+0xc74>

   case RX_DEGRADED:
    degr_mask = (int32_T)((uint32_T)degr_mask | 4U);
 800d1ea:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d1ec:	f043 0304 	orr.w	r3, r3, #4
 800d1f0:	65fb      	str	r3, [r7, #92]	@ 0x5c
    break;
 800d1f2:	bf00      	nop
  }

  switch (b1_sup_status) {
 800d1f4:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 800d1f8:	2b01      	cmp	r3, #1
 800d1fa:	d006      	beq.n	800d20a <SupervisorB2_step+0xc8a>
 800d1fc:	2b02      	cmp	r3, #2
 800d1fe:	d109      	bne.n	800d214 <SupervisorB2_step+0xc94>
   case SUPERVISOR_CRITICAL:
    sfEvent = (int32_T)((uint32_T)sfEvent | 8U);
 800d200:	687b      	ldr	r3, [r7, #4]
 800d202:	f043 0308 	orr.w	r3, r3, #8
 800d206:	607b      	str	r3, [r7, #4]
    break;
 800d208:	e004      	b.n	800d214 <SupervisorB2_step+0xc94>

   case SUPERVISOR_DEGRADED:
    degr_mask = (int32_T)((uint32_T)degr_mask | 8U);
 800d20a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d20c:	f043 0308 	orr.w	r3, r3, #8
 800d210:	65fb      	str	r3, [r7, #92]	@ 0x5c
    break;
 800d212:	bf00      	nop
  }

  /* Outport: '<Root>/critical_mask' incorporates:
   *  MATLAB Function: '<Root>/Board 2 fault masks'
   */
  SupervisorB2_Y.critical_mask = (uint32_T)sfEvent;
 800d214:	687b      	ldr	r3, [r7, #4]
 800d216:	461a      	mov	r2, r3
 800d218:	4b2f      	ldr	r3, [pc, #188]	@ (800d2d8 <SupervisorB2_step+0xd58>)
 800d21a:	605a      	str	r2, [r3, #4]

  /* Outport: '<Root>/degraded_mask' incorporates:
   *  MATLAB Function: '<Root>/Board 2 fault masks'
   */
  SupervisorB2_Y.degraded_mask = (uint32_T)degr_mask;
 800d21c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d21e:	4a2e      	ldr	r2, [pc, #184]	@ (800d2d8 <SupervisorB2_step+0xd58>)
 800d220:	6093      	str	r3, [r2, #8]

  /* MATLAB Function: '<Root>/MATLAB Function1' incorporates:
   *  MATLAB Function: '<Root>/Board 2 fault masks'
   */
  rtb_emergency_stop_required = (((uint32_T)sfEvent & 3U) != 0U);
 800d222:	687b      	ldr	r3, [r7, #4]
 800d224:	f003 0303 	and.w	r3, r3, #3
 800d228:	2b00      	cmp	r3, #0
 800d22a:	bf14      	ite	ne
 800d22c:	2301      	movne	r3, #1
 800d22e:	2300      	moveq	r3, #0
 800d230:	b2db      	uxtb	r3, r3
 800d232:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* MATLAB Function: '<Root>/MATLAB Function' incorporates:
   *  Inport: '<Root>/Board1_Data'
   */
  rtb_b1_requests_switch = ((SupervisorB2_U.Board1_Data.payload.critical_mask &
 800d236:	4b26      	ldr	r3, [pc, #152]	@ (800d2d0 <SupervisorB2_step+0xd50>)
 800d238:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d23a:	f003 0384 	and.w	r3, r3, #132	@ 0x84
    132U) != 0U);
 800d23e:	2b00      	cmp	r3, #0
 800d240:	bf14      	ite	ne
 800d242:	2301      	movne	r3, #1
 800d244:	2300      	moveq	r3, #0
 800d246:	b2db      	uxtb	r3, r3
  rtb_b1_requests_switch = ((SupervisorB2_U.Board1_Data.payload.critical_mask &
 800d248:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  rtb_emergency_stop_required_m =
    ((SupervisorB2_U.Board1_Data.payload.critical_mask & 4294967163U) != 0U);
 800d24c:	4b20      	ldr	r3, [pc, #128]	@ (800d2d0 <SupervisorB2_step+0xd50>)
 800d24e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d250:	f023 0384 	bic.w	r3, r3, #132	@ 0x84
 800d254:	2b00      	cmp	r3, #0
 800d256:	bf14      	ite	ne
 800d258:	2301      	movne	r3, #1
 800d25a:	2300      	moveq	r3, #0
 800d25c:	b2db      	uxtb	r3, r3
  rtb_emergency_stop_required_m =
 800d25e:	f887 3041 	strb.w	r3, [r7, #65]	@ 0x41

  /* Chart: '<Root>/B1_Failure_Fallback' */
  if (SupervisorB2_DW.is_active_c4_SupervisorB2 == 0) {
 800d262:	4b1c      	ldr	r3, [pc, #112]	@ (800d2d4 <SupervisorB2_step+0xd54>)
 800d264:	f893 311a 	ldrb.w	r3, [r3, #282]	@ 0x11a
 800d268:	2b00      	cmp	r3, #0
 800d26a:	d10b      	bne.n	800d284 <SupervisorB2_step+0xd04>
    SupervisorB2_DW.is_active_c4_SupervisorB2 = 1U;
 800d26c:	4b19      	ldr	r3, [pc, #100]	@ (800d2d4 <SupervisorB2_step+0xd54>)
 800d26e:	2201      	movs	r2, #1
 800d270:	f883 211a 	strb.w	r2, [r3, #282]	@ 0x11a
    SupervisorB2_DW.is_c4_SupervisorB2 = SupervisorB2_IN_B1_actuating;
 800d274:	4b17      	ldr	r3, [pc, #92]	@ (800d2d4 <SupervisorB2_step+0xd54>)
 800d276:	2201      	movs	r2, #1
 800d278:	f883 211b 	strb.w	r2, [r3, #283]	@ 0x11b
    SupervisorB2_Y.autorized_to_send_command = false;
 800d27c:	4b16      	ldr	r3, [pc, #88]	@ (800d2d8 <SupervisorB2_step+0xd58>)
 800d27e:	2200      	movs	r2, #0
 800d280:	761a      	strb	r2, [r3, #24]
 800d282:	e049      	b.n	800d318 <SupervisorB2_step+0xd98>
  } else if (SupervisorB2_DW.is_c4_SupervisorB2 == SupervisorB2_IN_B1_actuating)
 800d284:	4b13      	ldr	r3, [pc, #76]	@ (800d2d4 <SupervisorB2_step+0xd54>)
 800d286:	f893 311b 	ldrb.w	r3, [r3, #283]	@ 0x11b
 800d28a:	2b01      	cmp	r3, #1
 800d28c:	d126      	bne.n	800d2dc <SupervisorB2_step+0xd5c>
  {
    SupervisorB2_Y.autorized_to_send_command = false;
 800d28e:	4b12      	ldr	r3, [pc, #72]	@ (800d2d8 <SupervisorB2_step+0xd58>)
 800d290:	2200      	movs	r2, #0
 800d292:	761a      	strb	r2, [r3, #24]
    if (rtb_b1_requests_switch || (rx_status == RX_CRITICAL) || (b1_sup_status ==
 800d294:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 800d298:	2b00      	cmp	r3, #0
 800d29a:	d106      	bne.n	800d2aa <SupervisorB2_step+0xd2a>
 800d29c:	78fb      	ldrb	r3, [r7, #3]
 800d29e:	2b02      	cmp	r3, #2
 800d2a0:	d003      	beq.n	800d2aa <SupervisorB2_step+0xd2a>
 800d2a2:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 800d2a6:	2b02      	cmp	r3, #2
 800d2a8:	d136      	bne.n	800d318 <SupervisorB2_step+0xd98>
         SUPERVISOR_CRITICAL)) {
      SupervisorB2_DW.durationCounter_1_l = 0U;
 800d2aa:	4b0a      	ldr	r3, [pc, #40]	@ (800d2d4 <SupervisorB2_step+0xd54>)
 800d2ac:	2200      	movs	r2, #0
 800d2ae:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4
      SupervisorB2_DW.is_c4_SupervisorB2 = Supervi_IN_B2_trying_to_actuate;
 800d2b2:	4b08      	ldr	r3, [pc, #32]	@ (800d2d4 <SupervisorB2_step+0xd54>)
 800d2b4:	2202      	movs	r2, #2
 800d2b6:	f883 211b 	strb.w	r2, [r3, #283]	@ 0x11b
      SupervisorB2_Y.autorized_to_send_command = true;
 800d2ba:	4b07      	ldr	r3, [pc, #28]	@ (800d2d8 <SupervisorB2_step+0xd58>)
 800d2bc:	2201      	movs	r2, #1
 800d2be:	761a      	strb	r2, [r3, #24]
 800d2c0:	e02a      	b.n	800d318 <SupervisorB2_step+0xd98>
 800d2c2:	bf00      	nop
 800d2c4:	f3af 8000 	nop.w
 800d2c8:	00000000 	.word	0x00000000
 800d2cc:	40590000 	.word	0x40590000
 800d2d0:	200038c0 	.word	0x200038c0
 800d2d4:	20003798 	.word	0x20003798
 800d2d8:	2000394c 	.word	0x2000394c
    }
  } else {
    /* case IN_B2_trying_to_actuate: */
    SupervisorB2_Y.autorized_to_send_command = true;
 800d2dc:	4ba0      	ldr	r3, [pc, #640]	@ (800d560 <SupervisorB2_step+0xfe0>)
 800d2de:	2201      	movs	r2, #1
 800d2e0:	761a      	strb	r2, [r3, #24]
    if (rtb_b1_requests_switch || (rx_status == RX_CRITICAL) || (b1_sup_status ==
 800d2e2:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 800d2e6:	2b00      	cmp	r3, #0
 800d2e8:	d106      	bne.n	800d2f8 <SupervisorB2_step+0xd78>
 800d2ea:	78fb      	ldrb	r3, [r7, #3]
 800d2ec:	2b02      	cmp	r3, #2
 800d2ee:	d003      	beq.n	800d2f8 <SupervisorB2_step+0xd78>
 800d2f0:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 800d2f4:	2b02      	cmp	r3, #2
 800d2f6:	d103      	bne.n	800d300 <SupervisorB2_step+0xd80>
         SUPERVISOR_CRITICAL)) {
      SupervisorB2_DW.durationCounter_1_l = 0U;
 800d2f8:	4b9a      	ldr	r3, [pc, #616]	@ (800d564 <SupervisorB2_step+0xfe4>)
 800d2fa:	2200      	movs	r2, #0
 800d2fc:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4
    }

    if (SupervisorB2_DW.durationCounter_1_l > 150U) {
 800d300:	4b98      	ldr	r3, [pc, #608]	@ (800d564 <SupervisorB2_step+0xfe4>)
 800d302:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800d306:	2b96      	cmp	r3, #150	@ 0x96
 800d308:	d906      	bls.n	800d318 <SupervisorB2_step+0xd98>
      SupervisorB2_DW.is_c4_SupervisorB2 = SupervisorB2_IN_B1_actuating;
 800d30a:	4b96      	ldr	r3, [pc, #600]	@ (800d564 <SupervisorB2_step+0xfe4>)
 800d30c:	2201      	movs	r2, #1
 800d30e:	f883 211b 	strb.w	r2, [r3, #283]	@ 0x11b
      SupervisorB2_Y.autorized_to_send_command = false;
 800d312:	4b93      	ldr	r3, [pc, #588]	@ (800d560 <SupervisorB2_step+0xfe0>)
 800d314:	2200      	movs	r2, #0
 800d316:	761a      	strb	r2, [r3, #24]
    }
  }

  if ((!rtb_b1_requests_switch) && (rx_status != RX_CRITICAL) && (b1_sup_status
 800d318:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 800d31c:	2b00      	cmp	r3, #0
 800d31e:	d10e      	bne.n	800d33e <SupervisorB2_step+0xdbe>
 800d320:	78fb      	ldrb	r3, [r7, #3]
 800d322:	2b02      	cmp	r3, #2
 800d324:	d00b      	beq.n	800d33e <SupervisorB2_step+0xdbe>
 800d326:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 800d32a:	2b02      	cmp	r3, #2
 800d32c:	d007      	beq.n	800d33e <SupervisorB2_step+0xdbe>
       != SUPERVISOR_CRITICAL)) {
    SupervisorB2_DW.durationCounter_1_l++;
 800d32e:	4b8d      	ldr	r3, [pc, #564]	@ (800d564 <SupervisorB2_step+0xfe4>)
 800d330:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800d334:	3301      	adds	r3, #1
 800d336:	4a8b      	ldr	r2, [pc, #556]	@ (800d564 <SupervisorB2_step+0xfe4>)
 800d338:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 800d33c:	e003      	b.n	800d346 <SupervisorB2_step+0xdc6>
  } else {
    SupervisorB2_DW.durationCounter_1_l = 0U;
 800d33e:	4b89      	ldr	r3, [pc, #548]	@ (800d564 <SupervisorB2_step+0xfe4>)
 800d340:	2200      	movs	r2, #0
 800d342:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4
  /* End of Chart: '<Root>/B1_Failure_Fallback' */

  /* Outputs for Enabled SubSystem: '<Root>/Generate speed ref for b1 fallback' incorporates:
   *  EnablePort: '<S4>/Enable'
   */
  if (SupervisorB2_Y.autorized_to_send_command) {
 800d346:	4b86      	ldr	r3, [pc, #536]	@ (800d560 <SupervisorB2_step+0xfe0>)
 800d348:	7e1b      	ldrb	r3, [r3, #24]
 800d34a:	2b00      	cmp	r3, #0
 800d34c:	f000 84b0 	beq.w	800dcb0 <SupervisorB2_step+0x1730>
    /* Chart: '<S4>/Check rover safety state' */
    if (SupervisorB2_DW.is_active_c6_SupervisorB2 == 0) {
 800d350:	4b84      	ldr	r3, [pc, #528]	@ (800d564 <SupervisorB2_step+0xfe4>)
 800d352:	f893 30f5 	ldrb.w	r3, [r3, #245]	@ 0xf5
 800d356:	2b00      	cmp	r3, #0
 800d358:	d10b      	bne.n	800d372 <SupervisorB2_step+0xdf2>
      SupervisorB2_DW.is_active_c6_SupervisorB2 = 1U;
 800d35a:	4b82      	ldr	r3, [pc, #520]	@ (800d564 <SupervisorB2_step+0xfe4>)
 800d35c:	2201      	movs	r2, #1
 800d35e:	f883 20f5 	strb.w	r2, [r3, #245]	@ 0xf5
      SupervisorB2_DW.is_c6_SupervisorB2 = Supervi_IN_Rover_Degraded_State;
 800d362:	4b80      	ldr	r3, [pc, #512]	@ (800d564 <SupervisorB2_step+0xfe4>)
 800d364:	2202      	movs	r2, #2
 800d366:	f883 20f6 	strb.w	r2, [r3, #246]	@ 0xf6
      rtb_rover_safety_state = SAFETY_DEGRADED;
 800d36a:	2301      	movs	r3, #1
 800d36c:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c
 800d370:	e029      	b.n	800d3c6 <SupervisorB2_step+0xe46>
    } else if (SupervisorB2_DW.is_c6_SupervisorB2 ==
 800d372:	4b7c      	ldr	r3, [pc, #496]	@ (800d564 <SupervisorB2_step+0xfe4>)
 800d374:	f893 30f6 	ldrb.w	r3, [r3, #246]	@ 0xf6
 800d378:	2b01      	cmp	r3, #1
 800d37a:	d112      	bne.n	800d3a2 <SupervisorB2_step+0xe22>
               Supervi_IN_Rover_Critical_State) {
      rtb_rover_safety_state = SAFETY_CRITICAL;
 800d37c:	2302      	movs	r3, #2
 800d37e:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c
      if ((!rtb_emergency_stop_required_m) && (!rtb_emergency_stop_required)) {
 800d382:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 800d386:	2b00      	cmp	r3, #0
 800d388:	d11d      	bne.n	800d3c6 <SupervisorB2_step+0xe46>
 800d38a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800d38e:	2b00      	cmp	r3, #0
 800d390:	d119      	bne.n	800d3c6 <SupervisorB2_step+0xe46>
        SupervisorB2_DW.is_c6_SupervisorB2 = Supervi_IN_Rover_Degraded_State;
 800d392:	4b74      	ldr	r3, [pc, #464]	@ (800d564 <SupervisorB2_step+0xfe4>)
 800d394:	2202      	movs	r2, #2
 800d396:	f883 20f6 	strb.w	r2, [r3, #246]	@ 0xf6
        rtb_rover_safety_state = SAFETY_DEGRADED;
 800d39a:	2301      	movs	r3, #1
 800d39c:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c
 800d3a0:	e011      	b.n	800d3c6 <SupervisorB2_step+0xe46>
      }
    } else {
      /* case IN_Rover_Degraded_State: */
      rtb_rover_safety_state = SAFETY_DEGRADED;
 800d3a2:	2301      	movs	r3, #1
 800d3a4:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c
      if (rtb_emergency_stop_required || rtb_emergency_stop_required_m) {
 800d3a8:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800d3ac:	2b00      	cmp	r3, #0
 800d3ae:	d103      	bne.n	800d3b8 <SupervisorB2_step+0xe38>
 800d3b0:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 800d3b4:	2b00      	cmp	r3, #0
 800d3b6:	d006      	beq.n	800d3c6 <SupervisorB2_step+0xe46>
        SupervisorB2_DW.is_c6_SupervisorB2 = Supervi_IN_Rover_Critical_State;
 800d3b8:	4b6a      	ldr	r3, [pc, #424]	@ (800d564 <SupervisorB2_step+0xfe4>)
 800d3ba:	2201      	movs	r2, #1
 800d3bc:	f883 20f6 	strb.w	r2, [r3, #246]	@ 0xf6
        rtb_rover_safety_state = SAFETY_CRITICAL;
 800d3c0:	2302      	movs	r3, #2
 800d3c2:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c
    /* End of Chart: '<S4>/Check rover safety state' */

    /* Chart: '<S4>/Generate Fallback Decision' incorporates:
     *  Chart: '<S14>/SuperB2_DEGB1_1'
     */
    if (SupervisorB2_DW.is_active_c5_SupervisorB2 == 0) {
 800d3c6:	4b67      	ldr	r3, [pc, #412]	@ (800d564 <SupervisorB2_step+0xfe4>)
 800d3c8:	f893 30ed 	ldrb.w	r3, [r3, #237]	@ 0xed
 800d3cc:	2b00      	cmp	r3, #0
 800d3ce:	d104      	bne.n	800d3da <SupervisorB2_step+0xe5a>
      SupervisorB2_DW.is_active_c5_SupervisorB2 = 1U;
 800d3d0:	4b64      	ldr	r3, [pc, #400]	@ (800d564 <SupervisorB2_step+0xfe4>)
 800d3d2:	2201      	movs	r2, #1
 800d3d4:	f883 20ed 	strb.w	r2, [r3, #237]	@ 0xed
 800d3d8:	e036      	b.n	800d448 <SupervisorB2_step+0xec8>

      /* Outputs for Function Call SubSystem: '<S13>/superB2_DEGB1_1' */
    } else if (SupervisorB2_DW.is_active_c9_SupervisorB2 == 0) {
 800d3da:	4b62      	ldr	r3, [pc, #392]	@ (800d564 <SupervisorB2_step+0xfe4>)
 800d3dc:	f893 30ee 	ldrb.w	r3, [r3, #238]	@ 0xee
 800d3e0:	2b00      	cmp	r3, #0
 800d3e2:	d10b      	bne.n	800d3fc <SupervisorB2_step+0xe7c>
      /* Chart: '<S14>/SuperB2_DEGB1_1' */
      SupervisorB2_DW.is_active_c9_SupervisorB2 = 1U;
 800d3e4:	4b5f      	ldr	r3, [pc, #380]	@ (800d564 <SupervisorB2_step+0xfe4>)
 800d3e6:	2201      	movs	r2, #1
 800d3e8:	f883 20ee 	strb.w	r2, [r3, #238]	@ 0xee
      SupervisorB2_DW.is_c9_SupervisorB2 = Su_IN_check_sonars_for_stopping;
 800d3ec:	4b5d      	ldr	r3, [pc, #372]	@ (800d564 <SupervisorB2_step+0xfe4>)
 800d3ee:	2202      	movs	r2, #2
 800d3f0:	f883 20ef 	strb.w	r2, [r3, #239]	@ 0xef
      SupervisorB2_B.B2Decision = CMD_NORMAL;
 800d3f4:	4b5c      	ldr	r3, [pc, #368]	@ (800d568 <SupervisorB2_step+0xfe8>)
 800d3f6:	2200      	movs	r2, #0
 800d3f8:	701a      	strb	r2, [r3, #0]
 800d3fa:	e025      	b.n	800d448 <SupervisorB2_step+0xec8>
    } else if (SupervisorB2_DW.is_c9_SupervisorB2 ==
 800d3fc:	4b59      	ldr	r3, [pc, #356]	@ (800d564 <SupervisorB2_step+0xfe4>)
 800d3fe:	f893 30ef 	ldrb.w	r3, [r3, #239]	@ 0xef
 800d402:	2b01      	cmp	r3, #1
 800d404:	d110      	bne.n	800d428 <SupervisorB2_step+0xea8>
               IN_check_sonars_for_moving_agai) {
      /* Chart: '<S14>/SuperB2_DEGB1_1' incorporates:
       *  Inport: '<Root>/Sonars'
       */
      SupervisorB2_B.B2Decision = CMD_ESTOP;
 800d406:	4b58      	ldr	r3, [pc, #352]	@ (800d568 <SupervisorB2_step+0xfe8>)
 800d408:	2207      	movs	r2, #7
 800d40a:	701a      	strb	r2, [r3, #0]
      if (Supervis_check_emergency_stop_e(SupervisorB2_U.Sonars.dist_cm) == 0) {
 800d40c:	4857      	ldr	r0, [pc, #348]	@ (800d56c <SupervisorB2_step+0xfec>)
 800d40e:	f7fe ff63 	bl	800c2d8 <Supervis_check_emergency_stop_e>
 800d412:	4603      	mov	r3, r0
 800d414:	2b00      	cmp	r3, #0
 800d416:	d117      	bne.n	800d448 <SupervisorB2_step+0xec8>
        SupervisorB2_DW.is_c9_SupervisorB2 = Su_IN_check_sonars_for_stopping;
 800d418:	4b52      	ldr	r3, [pc, #328]	@ (800d564 <SupervisorB2_step+0xfe4>)
 800d41a:	2202      	movs	r2, #2
 800d41c:	f883 20ef 	strb.w	r2, [r3, #239]	@ 0xef
        SupervisorB2_B.B2Decision = CMD_NORMAL;
 800d420:	4b51      	ldr	r3, [pc, #324]	@ (800d568 <SupervisorB2_step+0xfe8>)
 800d422:	2200      	movs	r2, #0
 800d424:	701a      	strb	r2, [r3, #0]
 800d426:	e00f      	b.n	800d448 <SupervisorB2_step+0xec8>
    } else {
      /* Chart: '<S14>/SuperB2_DEGB1_1' incorporates:
       *  Inport: '<Root>/Sonars'
       */
      /* case IN_check_sonars_for_stopping: */
      SupervisorB2_B.B2Decision = CMD_NORMAL;
 800d428:	4b4f      	ldr	r3, [pc, #316]	@ (800d568 <SupervisorB2_step+0xfe8>)
 800d42a:	2200      	movs	r2, #0
 800d42c:	701a      	strb	r2, [r3, #0]
      if (Supervis_check_emergency_stop_e(SupervisorB2_U.Sonars.dist_cm) != 0) {
 800d42e:	484f      	ldr	r0, [pc, #316]	@ (800d56c <SupervisorB2_step+0xfec>)
 800d430:	f7fe ff52 	bl	800c2d8 <Supervis_check_emergency_stop_e>
 800d434:	4603      	mov	r3, r0
 800d436:	2b00      	cmp	r3, #0
 800d438:	d006      	beq.n	800d448 <SupervisorB2_step+0xec8>
        SupervisorB2_DW.is_c9_SupervisorB2 = IN_check_sonars_for_moving_agai;
 800d43a:	4b4a      	ldr	r3, [pc, #296]	@ (800d564 <SupervisorB2_step+0xfe4>)
 800d43c:	2201      	movs	r2, #1
 800d43e:	f883 20ef 	strb.w	r2, [r3, #239]	@ 0xef
        SupervisorB2_B.B2Decision = CMD_ESTOP;
 800d442:	4b49      	ldr	r3, [pc, #292]	@ (800d568 <SupervisorB2_step+0xfe8>)
 800d444:	2207      	movs	r2, #7
 800d446:	701a      	strb	r2, [r3, #0]
    /* Chart: '<S4>/Check rover safety state1' incorporates:
     *  Inport: '<Root>/BLE'
     *  Inport: '<Root>/Board1_Data'
     *  Inport: '<Root>/IMU'
     */
    if (SupervisorB2_DW.temporalCounter_i1 < 63) {
 800d448:	4b46      	ldr	r3, [pc, #280]	@ (800d564 <SupervisorB2_step+0xfe4>)
 800d44a:	f893 30f4 	ldrb.w	r3, [r3, #244]	@ 0xf4
 800d44e:	2b3e      	cmp	r3, #62	@ 0x3e
 800d450:	d807      	bhi.n	800d462 <SupervisorB2_step+0xee2>
      SupervisorB2_DW.temporalCounter_i1++;
 800d452:	4b44      	ldr	r3, [pc, #272]	@ (800d564 <SupervisorB2_step+0xfe4>)
 800d454:	f893 30f4 	ldrb.w	r3, [r3, #244]	@ 0xf4
 800d458:	3301      	adds	r3, #1
 800d45a:	b2da      	uxtb	r2, r3
 800d45c:	4b41      	ldr	r3, [pc, #260]	@ (800d564 <SupervisorB2_step+0xfe4>)
 800d45e:	f883 20f4 	strb.w	r2, [r3, #244]	@ 0xf4
    }

    if (SupervisorB2_DW.is_active_c2_SupervisorB2 == 0) {
 800d462:	4b40      	ldr	r3, [pc, #256]	@ (800d564 <SupervisorB2_step+0xfe4>)
 800d464:	f893 30f0 	ldrb.w	r3, [r3, #240]	@ 0xf0
 800d468:	2b00      	cmp	r3, #0
 800d46a:	f040 8083 	bne.w	800d574 <SupervisorB2_step+0xff4>
      SupervisorB2_DW.is_active_c2_SupervisorB2 = 1U;
 800d46e:	4b3d      	ldr	r3, [pc, #244]	@ (800d564 <SupervisorB2_step+0xfe4>)
 800d470:	2201      	movs	r2, #1
 800d472:	f883 20f0 	strb.w	r2, [r3, #240]	@ 0xf0
      SupervisorB2_DW.is_c2_SupervisorB2 = Superviso_IN_Stato_Marcia_rover;
 800d476:	4b3b      	ldr	r3, [pc, #236]	@ (800d564 <SupervisorB2_step+0xfe4>)
 800d478:	2202      	movs	r2, #2
 800d47a:	f883 20f1 	strb.w	r2, [r3, #241]	@ 0xf1
      SupervisorB2_updateSafetyLimits(rtb_rover_safety_state, &V_MAX, &OMEGA_MAX);
 800d47e:	f107 0238 	add.w	r2, r7, #56	@ 0x38
 800d482:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 800d486:	f897 304c 	ldrb.w	r3, [r7, #76]	@ 0x4c
 800d48a:	4618      	mov	r0, r3
 800d48c:	f7fe ff42 	bl	800c314 <SupervisorB2_updateSafetyLimits>
      SupervisorB2_DW.v_user = SupervisorB2_U.BLE.ay_norm * (real32_T)V_MAX;
 800d490:	4b37      	ldr	r3, [pc, #220]	@ (800d570 <SupervisorB2_step+0xff0>)
 800d492:	ed93 8a1f 	vldr	s16, [r3, #124]	@ 0x7c
 800d496:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 800d49a:	4610      	mov	r0, r2
 800d49c:	4619      	mov	r1, r3
 800d49e:	f7f3 fbcb 	bl	8000c38 <__aeabi_d2f>
 800d4a2:	ee07 0a90 	vmov	s15, r0
 800d4a6:	ee68 7a27 	vmul.f32	s15, s16, s15
 800d4aa:	4b2e      	ldr	r3, [pc, #184]	@ (800d564 <SupervisorB2_step+0xfe4>)
 800d4ac:	edc3 7a1d 	vstr	s15, [r3, #116]	@ 0x74
      omega_user = SupervisorB2_U.BLE.bx_norm * (real32_T)OMEGA_MAX;
 800d4b0:	4b2f      	ldr	r3, [pc, #188]	@ (800d570 <SupervisorB2_step+0xff0>)
 800d4b2:	ed93 8a20 	vldr	s16, [r3, #128]	@ 0x80
 800d4b6:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800d4ba:	4610      	mov	r0, r2
 800d4bc:	4619      	mov	r1, r3
 800d4be:	f7f3 fbbb 	bl	8000c38 <__aeabi_d2f>
 800d4c2:	ee07 0a90 	vmov	s15, r0
 800d4c6:	ee68 7a27 	vmul.f32	s15, s16, s15
 800d4ca:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54
      if (SupervisorB2_DW.invert_y) {
 800d4ce:	4b25      	ldr	r3, [pc, #148]	@ (800d564 <SupervisorB2_step+0xfe4>)
 800d4d0:	f893 3125 	ldrb.w	r3, [r3, #293]	@ 0x125
 800d4d4:	2b00      	cmp	r3, #0
 800d4d6:	d014      	beq.n	800d502 <SupervisorB2_step+0xf82>
        if (SupervisorB2_DW.v_user >= 0.0F) {
 800d4d8:	4b22      	ldr	r3, [pc, #136]	@ (800d564 <SupervisorB2_step+0xfe4>)
 800d4da:	edd3 7a1d 	vldr	s15, [r3, #116]	@ 0x74
 800d4de:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800d4e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d4e6:	db04      	blt.n	800d4f2 <SupervisorB2_step+0xf72>
          SupervisorB2_DW.invert_y = false;
 800d4e8:	4b1e      	ldr	r3, [pc, #120]	@ (800d564 <SupervisorB2_step+0xfe4>)
 800d4ea:	2200      	movs	r2, #0
 800d4ec:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
 800d4f0:	e007      	b.n	800d502 <SupervisorB2_step+0xf82>
        } else {
          SupervisorB2_DW.v_user = -SupervisorB2_DW.v_user;
 800d4f2:	4b1c      	ldr	r3, [pc, #112]	@ (800d564 <SupervisorB2_step+0xfe4>)
 800d4f4:	edd3 7a1d 	vldr	s15, [r3, #116]	@ 0x74
 800d4f8:	eef1 7a67 	vneg.f32	s15, s15
 800d4fc:	4b19      	ldr	r3, [pc, #100]	@ (800d564 <SupervisorB2_step+0xfe4>)
 800d4fe:	edc3 7a1d 	vstr	s15, [r3, #116]	@ 0x74
        }
      }

      SupervisorB2_DW.is_Stato_Marcia_rover = SupervisorB2_IN_Normale_marcia;
 800d502:	4b18      	ldr	r3, [pc, #96]	@ (800d564 <SupervisorB2_step+0xfe4>)
 800d504:	2201      	movs	r2, #1
 800d506:	f883 20f3 	strb.w	r2, [r3, #243]	@ 0xf3

      /* Outport: '<Root>/current_action' incorporates:
       *  Inport: '<Root>/BLE'
       */
      SupervisorB2_Y.current_action = CMD_NORMAL;
 800d50a:	4b15      	ldr	r3, [pc, #84]	@ (800d560 <SupervisorB2_step+0xfe0>)
 800d50c:	2200      	movs	r2, #0
 800d50e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
      if (SupervisorB2_DW.v_user > 0.0F) {
 800d512:	4b14      	ldr	r3, [pc, #80]	@ (800d564 <SupervisorB2_step+0xfe4>)
 800d514:	edd3 7a1d 	vldr	s15, [r3, #116]	@ 0x74
 800d518:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800d51c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d520:	dd07      	ble.n	800d532 <SupervisorB2_step+0xfb2>
        /* Outport: '<Root>/v_ref_actuation' */
        SupervisorB2_Y.v_ref_actuation = SupervisorB2_DW.v_user;
 800d522:	4b10      	ldr	r3, [pc, #64]	@ (800d564 <SupervisorB2_step+0xfe4>)
 800d524:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d526:	4a0e      	ldr	r2, [pc, #56]	@ (800d560 <SupervisorB2_step+0xfe0>)
 800d528:	61d3      	str	r3, [r2, #28]

        /* Outport: '<Root>/omega_ref_actuation' */
        SupervisorB2_Y.omega_ref_actuation = omega_user;
 800d52a:	4a0d      	ldr	r2, [pc, #52]	@ (800d560 <SupervisorB2_step+0xfe0>)
 800d52c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d52e:	6213      	str	r3, [r2, #32]
 800d530:	e3a3      	b.n	800dc7a <SupervisorB2_step+0x16fa>
      } else if (SupervisorB2_DW.v_user <= -0.5F) {
 800d532:	4b0c      	ldr	r3, [pc, #48]	@ (800d564 <SupervisorB2_step+0xfe4>)
 800d534:	edd3 7a1d 	vldr	s15, [r3, #116]	@ 0x74
 800d538:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 800d53c:	eef4 7ac7 	vcmpe.f32	s15, s14
 800d540:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d544:	d804      	bhi.n	800d550 <SupervisorB2_step+0xfd0>
        SupervisorB2_DW.start180 = true;
 800d546:	4b07      	ldr	r3, [pc, #28]	@ (800d564 <SupervisorB2_step+0xfe4>)
 800d548:	2201      	movs	r2, #1
 800d54a:	f883 2126 	strb.w	r2, [r3, #294]	@ 0x126
 800d54e:	e394      	b.n	800dc7a <SupervisorB2_step+0x16fa>
      } else {
        /* Outport: '<Root>/v_ref_actuation' */
        SupervisorB2_Y.v_ref_actuation = 0.0F;
 800d550:	4b03      	ldr	r3, [pc, #12]	@ (800d560 <SupervisorB2_step+0xfe0>)
 800d552:	f04f 0200 	mov.w	r2, #0
 800d556:	61da      	str	r2, [r3, #28]

        /* Outport: '<Root>/omega_ref_actuation' */
        SupervisorB2_Y.omega_ref_actuation = omega_user;
 800d558:	4a01      	ldr	r2, [pc, #4]	@ (800d560 <SupervisorB2_step+0xfe0>)
 800d55a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d55c:	6213      	str	r3, [r2, #32]
 800d55e:	e38c      	b.n	800dc7a <SupervisorB2_step+0x16fa>
 800d560:	2000394c 	.word	0x2000394c
 800d564:	20003798 	.word	0x20003798
 800d568:	20003790 	.word	0x20003790
 800d56c:	20003918 	.word	0x20003918
 800d570:	200038c0 	.word	0x200038c0
      }
    } else if (SupervisorB2_DW.is_c2_SupervisorB2 ==
 800d574:	4bb3      	ldr	r3, [pc, #716]	@ (800d844 <SupervisorB2_step+0x12c4>)
 800d576:	f893 30f1 	ldrb.w	r3, [r3, #241]	@ 0xf1
 800d57a:	2b01      	cmp	r3, #1
 800d57c:	f040 80d8 	bne.w	800d730 <SupervisorB2_step+0x11b0>
               IN_Procedura_frenata_di_emergen) {
      if ((rtb_rover_safety_state != SAFETY_CRITICAL) &&
 800d580:	f897 304c 	ldrb.w	r3, [r7, #76]	@ 0x4c
 800d584:	2b02      	cmp	r3, #2
 800d586:	f000 8081 	beq.w	800d68c <SupervisorB2_step+0x110c>
          SupervisorB2_DW.estop_recover_enabled) {
 800d58a:	4bae      	ldr	r3, [pc, #696]	@ (800d844 <SupervisorB2_step+0x12c4>)
 800d58c:	f893 3127 	ldrb.w	r3, [r3, #295]	@ 0x127
      if ((rtb_rover_safety_state != SAFETY_CRITICAL) &&
 800d590:	2b00      	cmp	r3, #0
 800d592:	d07b      	beq.n	800d68c <SupervisorB2_step+0x110c>
        /* Outport: '<Root>/actuate_emergency_stop' */
        SupervisorB2_Y.actuate_emergency_stop = false;
 800d594:	4bac      	ldr	r3, [pc, #688]	@ (800d848 <SupervisorB2_step+0x12c8>)
 800d596:	2200      	movs	r2, #0
 800d598:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        SupervisorB2_DW.is_Procedura_frenata_di_emergen =
 800d59c:	4ba9      	ldr	r3, [pc, #676]	@ (800d844 <SupervisorB2_step+0x12c4>)
 800d59e:	2200      	movs	r2, #0
 800d5a0:	f883 20f2 	strb.w	r2, [r3, #242]	@ 0xf2
          SupervisorB2_IN_NO_ACTIVE_CHILD;
        SupervisorB2_DW.is_c2_SupervisorB2 = Superviso_IN_Stato_Marcia_rover;
 800d5a4:	4ba7      	ldr	r3, [pc, #668]	@ (800d844 <SupervisorB2_step+0x12c4>)
 800d5a6:	2202      	movs	r2, #2
 800d5a8:	f883 20f1 	strb.w	r2, [r3, #241]	@ 0xf1
        SupervisorB2_updateSafetyLimits(SAFETY_DEGRADED, &V_MAX, &OMEGA_MAX);
 800d5ac:	f107 0238 	add.w	r2, r7, #56	@ 0x38
 800d5b0:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800d5b4:	4619      	mov	r1, r3
 800d5b6:	2001      	movs	r0, #1
 800d5b8:	f7fe feac 	bl	800c314 <SupervisorB2_updateSafetyLimits>
        SupervisorB2_DW.v_user = SupervisorB2_U.BLE.ay_norm * (real32_T)V_MAX;
 800d5bc:	4ba3      	ldr	r3, [pc, #652]	@ (800d84c <SupervisorB2_step+0x12cc>)
 800d5be:	ed93 8a1f 	vldr	s16, [r3, #124]	@ 0x7c
 800d5c2:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 800d5c6:	4610      	mov	r0, r2
 800d5c8:	4619      	mov	r1, r3
 800d5ca:	f7f3 fb35 	bl	8000c38 <__aeabi_d2f>
 800d5ce:	ee07 0a90 	vmov	s15, r0
 800d5d2:	ee68 7a27 	vmul.f32	s15, s16, s15
 800d5d6:	4b9b      	ldr	r3, [pc, #620]	@ (800d844 <SupervisorB2_step+0x12c4>)
 800d5d8:	edc3 7a1d 	vstr	s15, [r3, #116]	@ 0x74
        omega_user = SupervisorB2_U.BLE.bx_norm * (real32_T)OMEGA_MAX;
 800d5dc:	4b9b      	ldr	r3, [pc, #620]	@ (800d84c <SupervisorB2_step+0x12cc>)
 800d5de:	ed93 8a20 	vldr	s16, [r3, #128]	@ 0x80
 800d5e2:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800d5e6:	4610      	mov	r0, r2
 800d5e8:	4619      	mov	r1, r3
 800d5ea:	f7f3 fb25 	bl	8000c38 <__aeabi_d2f>
 800d5ee:	ee07 0a90 	vmov	s15, r0
 800d5f2:	ee68 7a27 	vmul.f32	s15, s16, s15
 800d5f6:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54
        if (SupervisorB2_DW.invert_y) {
 800d5fa:	4b92      	ldr	r3, [pc, #584]	@ (800d844 <SupervisorB2_step+0x12c4>)
 800d5fc:	f893 3125 	ldrb.w	r3, [r3, #293]	@ 0x125
 800d600:	2b00      	cmp	r3, #0
 800d602:	d014      	beq.n	800d62e <SupervisorB2_step+0x10ae>
          if (SupervisorB2_DW.v_user >= 0.0F) {
 800d604:	4b8f      	ldr	r3, [pc, #572]	@ (800d844 <SupervisorB2_step+0x12c4>)
 800d606:	edd3 7a1d 	vldr	s15, [r3, #116]	@ 0x74
 800d60a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800d60e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d612:	db04      	blt.n	800d61e <SupervisorB2_step+0x109e>
            SupervisorB2_DW.invert_y = false;
 800d614:	4b8b      	ldr	r3, [pc, #556]	@ (800d844 <SupervisorB2_step+0x12c4>)
 800d616:	2200      	movs	r2, #0
 800d618:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
 800d61c:	e007      	b.n	800d62e <SupervisorB2_step+0x10ae>
          } else {
            SupervisorB2_DW.v_user = -SupervisorB2_DW.v_user;
 800d61e:	4b89      	ldr	r3, [pc, #548]	@ (800d844 <SupervisorB2_step+0x12c4>)
 800d620:	edd3 7a1d 	vldr	s15, [r3, #116]	@ 0x74
 800d624:	eef1 7a67 	vneg.f32	s15, s15
 800d628:	4b86      	ldr	r3, [pc, #536]	@ (800d844 <SupervisorB2_step+0x12c4>)
 800d62a:	edc3 7a1d 	vstr	s15, [r3, #116]	@ 0x74
          }
        }

        SupervisorB2_DW.is_Stato_Marcia_rover = SupervisorB2_IN_Normale_marcia;
 800d62e:	4b85      	ldr	r3, [pc, #532]	@ (800d844 <SupervisorB2_step+0x12c4>)
 800d630:	2201      	movs	r2, #1
 800d632:	f883 20f3 	strb.w	r2, [r3, #243]	@ 0xf3

        /* Outport: '<Root>/current_action' incorporates:
         *  Inport: '<Root>/BLE'
         */
        SupervisorB2_Y.current_action = CMD_NORMAL;
 800d636:	4b84      	ldr	r3, [pc, #528]	@ (800d848 <SupervisorB2_step+0x12c8>)
 800d638:	2200      	movs	r2, #0
 800d63a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
        if (SupervisorB2_DW.v_user > 0.0F) {
 800d63e:	4b81      	ldr	r3, [pc, #516]	@ (800d844 <SupervisorB2_step+0x12c4>)
 800d640:	edd3 7a1d 	vldr	s15, [r3, #116]	@ 0x74
 800d644:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800d648:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d64c:	dd07      	ble.n	800d65e <SupervisorB2_step+0x10de>
          /* Outport: '<Root>/v_ref_actuation' */
          SupervisorB2_Y.v_ref_actuation = SupervisorB2_DW.v_user;
 800d64e:	4b7d      	ldr	r3, [pc, #500]	@ (800d844 <SupervisorB2_step+0x12c4>)
 800d650:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d652:	4a7d      	ldr	r2, [pc, #500]	@ (800d848 <SupervisorB2_step+0x12c8>)
 800d654:	61d3      	str	r3, [r2, #28]

          /* Outport: '<Root>/omega_ref_actuation' */
          SupervisorB2_Y.omega_ref_actuation = omega_user;
 800d656:	4a7c      	ldr	r2, [pc, #496]	@ (800d848 <SupervisorB2_step+0x12c8>)
 800d658:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d65a:	6213      	str	r3, [r2, #32]
        if (SupervisorB2_DW.v_user > 0.0F) {
 800d65c:	e30d      	b.n	800dc7a <SupervisorB2_step+0x16fa>
        } else if (SupervisorB2_DW.v_user <= -0.5F) {
 800d65e:	4b79      	ldr	r3, [pc, #484]	@ (800d844 <SupervisorB2_step+0x12c4>)
 800d660:	edd3 7a1d 	vldr	s15, [r3, #116]	@ 0x74
 800d664:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 800d668:	eef4 7ac7 	vcmpe.f32	s15, s14
 800d66c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d670:	d804      	bhi.n	800d67c <SupervisorB2_step+0x10fc>
          SupervisorB2_DW.start180 = true;
 800d672:	4b74      	ldr	r3, [pc, #464]	@ (800d844 <SupervisorB2_step+0x12c4>)
 800d674:	2201      	movs	r2, #1
 800d676:	f883 2126 	strb.w	r2, [r3, #294]	@ 0x126
        if (SupervisorB2_DW.v_user > 0.0F) {
 800d67a:	e2fe      	b.n	800dc7a <SupervisorB2_step+0x16fa>
        } else {
          /* Outport: '<Root>/v_ref_actuation' */
          SupervisorB2_Y.v_ref_actuation = 0.0F;
 800d67c:	4b72      	ldr	r3, [pc, #456]	@ (800d848 <SupervisorB2_step+0x12c8>)
 800d67e:	f04f 0200 	mov.w	r2, #0
 800d682:	61da      	str	r2, [r3, #28]

          /* Outport: '<Root>/omega_ref_actuation' */
          SupervisorB2_Y.omega_ref_actuation = omega_user;
 800d684:	4a70      	ldr	r2, [pc, #448]	@ (800d848 <SupervisorB2_step+0x12c8>)
 800d686:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d688:	6213      	str	r3, [r2, #32]
        if (SupervisorB2_DW.v_user > 0.0F) {
 800d68a:	e2f6      	b.n	800dc7a <SupervisorB2_step+0x16fa>
        }
      } else if (SupervisorB2_DW.is_Procedura_frenata_di_emergen ==
 800d68c:	4b6d      	ldr	r3, [pc, #436]	@ (800d844 <SupervisorB2_step+0x12c4>)
 800d68e:	f893 30f2 	ldrb.w	r3, [r3, #242]	@ 0xf2
 800d692:	2b01      	cmp	r3, #1
 800d694:	d147      	bne.n	800d726 <SupervisorB2_step+0x11a6>
                 Supe_IN_In_frenata_di_emergenza) {
        /* Outport: '<Root>/current_action' */
        SupervisorB2_Y.current_action = CMD_ESTOP;
 800d696:	4b6c      	ldr	r3, [pc, #432]	@ (800d848 <SupervisorB2_step+0x12c8>)
 800d698:	2207      	movs	r2, #7
 800d69a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
        guard1 = false;
 800d69e:	2300      	movs	r3, #0
 800d6a0:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
        if ((rx_status == RX_CRITICAL) && (SupervisorB2_DW.temporalCounter_i1 >=
 800d6a4:	78fb      	ldrb	r3, [r7, #3]
 800d6a6:	2b02      	cmp	r3, #2
 800d6a8:	d108      	bne.n	800d6bc <SupervisorB2_step+0x113c>
 800d6aa:	4b66      	ldr	r3, [pc, #408]	@ (800d844 <SupervisorB2_step+0x12c4>)
 800d6ac:	f893 30f4 	ldrb.w	r3, [r3, #244]	@ 0xf4
 800d6b0:	2b31      	cmp	r3, #49	@ 0x31
 800d6b2:	d903      	bls.n	800d6bc <SupervisorB2_step+0x113c>
             50)) {
          guard1 = true;
 800d6b4:	2301      	movs	r3, #1
 800d6b6:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 800d6ba:	e022      	b.n	800d702 <SupervisorB2_step+0x1182>
        } else {
          if (!SupervisorB2_DW.roverIsStopped) {
 800d6bc:	4b61      	ldr	r3, [pc, #388]	@ (800d844 <SupervisorB2_step+0x12c4>)
 800d6be:	f893 3123 	ldrb.w	r3, [r3, #291]	@ 0x123
 800d6c2:	2b00      	cmp	r3, #0
 800d6c4:	d103      	bne.n	800d6ce <SupervisorB2_step+0x114e>
            SupervisorB2_DW.durationCounter_1_j = 0U;
 800d6c6:	4b5f      	ldr	r3, [pc, #380]	@ (800d844 <SupervisorB2_step+0x12c4>)
 800d6c8:	2200      	movs	r2, #0
 800d6ca:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
          }

          if (SupervisorB2_DW.durationCounter_1_j > 10U) {
 800d6ce:	4b5d      	ldr	r3, [pc, #372]	@ (800d844 <SupervisorB2_step+0x12c4>)
 800d6d0:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800d6d4:	2b0a      	cmp	r3, #10
 800d6d6:	d903      	bls.n	800d6e0 <SupervisorB2_step+0x1160>
            guard1 = true;
 800d6d8:	2301      	movs	r3, #1
 800d6da:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 800d6de:	e010      	b.n	800d702 <SupervisorB2_step+0x1182>
          } else {
            SupervisorB2_DW.roverIsStopped = SupervisorB2_checkStop
 800d6e0:	485b      	ldr	r0, [pc, #364]	@ (800d850 <SupervisorB2_step+0x12d0>)
 800d6e2:	f7fe fee1 	bl	800c4a8 <SupervisorB2_checkStop>
 800d6e6:	4603      	mov	r3, r0
 800d6e8:	461a      	mov	r2, r3
 800d6ea:	4b56      	ldr	r3, [pc, #344]	@ (800d844 <SupervisorB2_step+0x12c4>)
 800d6ec:	f883 2123 	strb.w	r2, [r3, #291]	@ 0x123
              (SupervisorB2_U.Board1_Data.payload.wheel_speed_rpm);
            if (!SupervisorB2_DW.roverIsStopped) {
 800d6f0:	4b54      	ldr	r3, [pc, #336]	@ (800d844 <SupervisorB2_step+0x12c4>)
 800d6f2:	f893 3123 	ldrb.w	r3, [r3, #291]	@ 0x123
 800d6f6:	2b00      	cmp	r3, #0
 800d6f8:	d103      	bne.n	800d702 <SupervisorB2_step+0x1182>
              SupervisorB2_DW.durationCounter_1_j = 0U;
 800d6fa:	4b52      	ldr	r3, [pc, #328]	@ (800d844 <SupervisorB2_step+0x12c4>)
 800d6fc:	2200      	movs	r2, #0
 800d6fe:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
            }
          }
        }

        if (guard1) {
 800d702:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800d706:	2b00      	cmp	r3, #0
 800d708:	f000 82b7 	beq.w	800dc7a <SupervisorB2_step+0x16fa>
          SupervisorB2_DW.is_Procedura_frenata_di_emergen =
 800d70c:	4b4d      	ldr	r3, [pc, #308]	@ (800d844 <SupervisorB2_step+0x12c4>)
 800d70e:	2202      	movs	r2, #2
 800d710:	f883 20f2 	strb.w	r2, [r3, #242]	@ 0xf2
            SupervisorB2_IN_Motori_fermi;

          /* Outport: '<Root>/current_action' */
          SupervisorB2_Y.current_action = CMD_STOP;
 800d714:	4b4c      	ldr	r3, [pc, #304]	@ (800d848 <SupervisorB2_step+0x12c8>)
 800d716:	2206      	movs	r2, #6
 800d718:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
          SupervisorB2_DW.estop_recover_enabled = true;
 800d71c:	4b49      	ldr	r3, [pc, #292]	@ (800d844 <SupervisorB2_step+0x12c4>)
 800d71e:	2201      	movs	r2, #1
 800d720:	f883 2127 	strb.w	r2, [r3, #295]	@ 0x127
 800d724:	e2a9      	b.n	800dc7a <SupervisorB2_step+0x16fa>
        }
      } else {
        /* Outport: '<Root>/current_action' */
        /* case IN_Motori_fermi: */
        SupervisorB2_Y.current_action = CMD_STOP;
 800d726:	4b48      	ldr	r3, [pc, #288]	@ (800d848 <SupervisorB2_step+0x12c8>)
 800d728:	2206      	movs	r2, #6
 800d72a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
 800d72e:	e2a4      	b.n	800dc7a <SupervisorB2_step+0x16fa>
      }

      /* case IN_Stato_Marcia_rover: */
    } else if (((SupervisorB2_B.B2Decision == CMD_ESTOP) &&
 800d730:	4b48      	ldr	r3, [pc, #288]	@ (800d854 <SupervisorB2_step+0x12d4>)
 800d732:	781b      	ldrb	r3, [r3, #0]
 800d734:	2b07      	cmp	r3, #7
 800d736:	d10c      	bne.n	800d752 <SupervisorB2_step+0x11d2>
                (SupervisorB2_DW.v_user > 0.0F) &&
 800d738:	4b42      	ldr	r3, [pc, #264]	@ (800d844 <SupervisorB2_step+0x12c4>)
 800d73a:	edd3 7a1d 	vldr	s15, [r3, #116]	@ 0x74
    } else if (((SupervisorB2_B.B2Decision == CMD_ESTOP) &&
 800d73e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800d742:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d746:	dd04      	ble.n	800d752 <SupervisorB2_step+0x11d2>
                (!SupervisorB2_DW.is_rotating180)) || (rtb_rover_safety_state ==
 800d748:	4b3e      	ldr	r3, [pc, #248]	@ (800d844 <SupervisorB2_step+0x12c4>)
 800d74a:	f893 3124 	ldrb.w	r3, [r3, #292]	@ 0x124
                (SupervisorB2_DW.v_user > 0.0F) &&
 800d74e:	2b00      	cmp	r3, #0
 800d750:	d003      	beq.n	800d75a <SupervisorB2_step+0x11da>
                (!SupervisorB2_DW.is_rotating180)) || (rtb_rover_safety_state ==
 800d752:	f897 304c 	ldrb.w	r3, [r7, #76]	@ 0x4c
 800d756:	2b02      	cmp	r3, #2
 800d758:	d13a      	bne.n	800d7d0 <SupervisorB2_step+0x1250>
                SAFETY_CRITICAL)) {
      SupervisorB2_DW.estop_recover_enabled = false;
 800d75a:	4b3a      	ldr	r3, [pc, #232]	@ (800d844 <SupervisorB2_step+0x12c4>)
 800d75c:	2200      	movs	r2, #0
 800d75e:	f883 2127 	strb.w	r2, [r3, #295]	@ 0x127
      if (SupervisorB2_DW.is_Stato_Marcia_rover ==
 800d762:	4b38      	ldr	r3, [pc, #224]	@ (800d844 <SupervisorB2_step+0x12c4>)
 800d764:	f893 30f3 	ldrb.w	r3, [r3, #243]	@ 0xf3
 800d768:	2b02      	cmp	r3, #2
 800d76a:	d108      	bne.n	800d77e <SupervisorB2_step+0x11fe>
          SupervisorB2_IN_Retromarcia_180) {
        SupervisorB2_DW.is_rotating180 = false;
 800d76c:	4b35      	ldr	r3, [pc, #212]	@ (800d844 <SupervisorB2_step+0x12c4>)
 800d76e:	2200      	movs	r2, #0
 800d770:	f883 2124 	strb.w	r2, [r3, #292]	@ 0x124
        SupervisorB2_DW.is_Stato_Marcia_rover = SupervisorB2_IN_NO_ACTIVE_CHILD;
 800d774:	4b33      	ldr	r3, [pc, #204]	@ (800d844 <SupervisorB2_step+0x12c4>)
 800d776:	2200      	movs	r2, #0
 800d778:	f883 20f3 	strb.w	r2, [r3, #243]	@ 0xf3
 800d77c:	e003      	b.n	800d786 <SupervisorB2_step+0x1206>
      } else {
        SupervisorB2_DW.is_Stato_Marcia_rover = SupervisorB2_IN_NO_ACTIVE_CHILD;
 800d77e:	4b31      	ldr	r3, [pc, #196]	@ (800d844 <SupervisorB2_step+0x12c4>)
 800d780:	2200      	movs	r2, #0
 800d782:	f883 20f3 	strb.w	r2, [r3, #243]	@ 0xf3
      }

      SupervisorB2_DW.invert_y = false;
 800d786:	4b2f      	ldr	r3, [pc, #188]	@ (800d844 <SupervisorB2_step+0x12c4>)
 800d788:	2200      	movs	r2, #0
 800d78a:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
      SupervisorB2_DW.is_c2_SupervisorB2 = IN_Procedura_frenata_di_emergen;
 800d78e:	4b2d      	ldr	r3, [pc, #180]	@ (800d844 <SupervisorB2_step+0x12c4>)
 800d790:	2201      	movs	r2, #1
 800d792:	f883 20f1 	strb.w	r2, [r3, #241]	@ 0xf1
      SupervisorB2_DW.durationCounter_1_j = 0U;
 800d796:	4b2b      	ldr	r3, [pc, #172]	@ (800d844 <SupervisorB2_step+0x12c4>)
 800d798:	2200      	movs	r2, #0
 800d79a:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
      SupervisorB2_DW.temporalCounter_i1 = 0U;
 800d79e:	4b29      	ldr	r3, [pc, #164]	@ (800d844 <SupervisorB2_step+0x12c4>)
 800d7a0:	2200      	movs	r2, #0
 800d7a2:	f883 20f4 	strb.w	r2, [r3, #244]	@ 0xf4
      SupervisorB2_DW.is_Procedura_frenata_di_emergen =
 800d7a6:	4b27      	ldr	r3, [pc, #156]	@ (800d844 <SupervisorB2_step+0x12c4>)
 800d7a8:	2201      	movs	r2, #1
 800d7aa:	f883 20f2 	strb.w	r2, [r3, #242]	@ 0xf2
        Supe_IN_In_frenata_di_emergenza;

      /* Outport: '<Root>/current_action' */
      SupervisorB2_Y.current_action = CMD_ESTOP;
 800d7ae:	4b26      	ldr	r3, [pc, #152]	@ (800d848 <SupervisorB2_step+0x12c8>)
 800d7b0:	2207      	movs	r2, #7
 800d7b2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

      /* Outport: '<Root>/v_ref_actuation' */
      SupervisorB2_Y.v_ref_actuation = 0.0F;
 800d7b6:	4b24      	ldr	r3, [pc, #144]	@ (800d848 <SupervisorB2_step+0x12c8>)
 800d7b8:	f04f 0200 	mov.w	r2, #0
 800d7bc:	61da      	str	r2, [r3, #28]

      /* Outport: '<Root>/omega_ref_actuation' */
      SupervisorB2_Y.omega_ref_actuation = 0.0F;
 800d7be:	4b22      	ldr	r3, [pc, #136]	@ (800d848 <SupervisorB2_step+0x12c8>)
 800d7c0:	f04f 0200 	mov.w	r2, #0
 800d7c4:	621a      	str	r2, [r3, #32]

      /* Outport: '<Root>/actuate_emergency_stop' */
      SupervisorB2_Y.actuate_emergency_stop = true;
 800d7c6:	4b20      	ldr	r3, [pc, #128]	@ (800d848 <SupervisorB2_step+0x12c8>)
 800d7c8:	2201      	movs	r2, #1
 800d7ca:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 800d7ce:	e254      	b.n	800dc7a <SupervisorB2_step+0x16fa>
    } else {
      SupervisorB2_updateSafetyLimits(SAFETY_DEGRADED, &V_MAX, &OMEGA_MAX);
 800d7d0:	f107 0238 	add.w	r2, r7, #56	@ 0x38
 800d7d4:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800d7d8:	4619      	mov	r1, r3
 800d7da:	2001      	movs	r0, #1
 800d7dc:	f7fe fd9a 	bl	800c314 <SupervisorB2_updateSafetyLimits>
      SupervisorB2_DW.v_user = SupervisorB2_U.BLE.ay_norm * (real32_T)V_MAX;
 800d7e0:	4b1a      	ldr	r3, [pc, #104]	@ (800d84c <SupervisorB2_step+0x12cc>)
 800d7e2:	ed93 8a1f 	vldr	s16, [r3, #124]	@ 0x7c
 800d7e6:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 800d7ea:	4610      	mov	r0, r2
 800d7ec:	4619      	mov	r1, r3
 800d7ee:	f7f3 fa23 	bl	8000c38 <__aeabi_d2f>
 800d7f2:	ee07 0a90 	vmov	s15, r0
 800d7f6:	ee68 7a27 	vmul.f32	s15, s16, s15
 800d7fa:	4b12      	ldr	r3, [pc, #72]	@ (800d844 <SupervisorB2_step+0x12c4>)
 800d7fc:	edc3 7a1d 	vstr	s15, [r3, #116]	@ 0x74
      omega_user = SupervisorB2_U.BLE.bx_norm * (real32_T)OMEGA_MAX;
 800d800:	4b12      	ldr	r3, [pc, #72]	@ (800d84c <SupervisorB2_step+0x12cc>)
 800d802:	ed93 8a20 	vldr	s16, [r3, #128]	@ 0x80
 800d806:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800d80a:	4610      	mov	r0, r2
 800d80c:	4619      	mov	r1, r3
 800d80e:	f7f3 fa13 	bl	8000c38 <__aeabi_d2f>
 800d812:	ee07 0a90 	vmov	s15, r0
 800d816:	ee68 7a27 	vmul.f32	s15, s16, s15
 800d81a:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54
      if (SupervisorB2_DW.invert_y) {
 800d81e:	4b09      	ldr	r3, [pc, #36]	@ (800d844 <SupervisorB2_step+0x12c4>)
 800d820:	f893 3125 	ldrb.w	r3, [r3, #293]	@ 0x125
 800d824:	2b00      	cmp	r3, #0
 800d826:	d01f      	beq.n	800d868 <SupervisorB2_step+0x12e8>
        if (SupervisorB2_DW.v_user >= 0.0F) {
 800d828:	4b06      	ldr	r3, [pc, #24]	@ (800d844 <SupervisorB2_step+0x12c4>)
 800d82a:	edd3 7a1d 	vldr	s15, [r3, #116]	@ 0x74
 800d82e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800d832:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d836:	db0f      	blt.n	800d858 <SupervisorB2_step+0x12d8>
          SupervisorB2_DW.invert_y = false;
 800d838:	4b02      	ldr	r3, [pc, #8]	@ (800d844 <SupervisorB2_step+0x12c4>)
 800d83a:	2200      	movs	r2, #0
 800d83c:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
 800d840:	e012      	b.n	800d868 <SupervisorB2_step+0x12e8>
 800d842:	bf00      	nop
 800d844:	20003798 	.word	0x20003798
 800d848:	2000394c 	.word	0x2000394c
 800d84c:	200038c0 	.word	0x200038c0
 800d850:	200038f0 	.word	0x200038f0
 800d854:	20003790 	.word	0x20003790
        } else {
          SupervisorB2_DW.v_user = -SupervisorB2_DW.v_user;
 800d858:	4bbd      	ldr	r3, [pc, #756]	@ (800db50 <SupervisorB2_step+0x15d0>)
 800d85a:	edd3 7a1d 	vldr	s15, [r3, #116]	@ 0x74
 800d85e:	eef1 7a67 	vneg.f32	s15, s15
 800d862:	4bbb      	ldr	r3, [pc, #748]	@ (800db50 <SupervisorB2_step+0x15d0>)
 800d864:	edc3 7a1d 	vstr	s15, [r3, #116]	@ 0x74
        }
      }

      if (SupervisorB2_DW.is_Stato_Marcia_rover ==
 800d868:	4bb9      	ldr	r3, [pc, #740]	@ (800db50 <SupervisorB2_step+0x15d0>)
 800d86a:	f893 30f3 	ldrb.w	r3, [r3, #243]	@ 0xf3
 800d86e:	2b01      	cmp	r3, #1
 800d870:	f040 80f7 	bne.w	800da62 <SupervisorB2_step+0x14e2>
          SupervisorB2_IN_Normale_marcia) {
        /* Outport: '<Root>/current_action' */
        SupervisorB2_Y.current_action = CMD_NORMAL;
 800d874:	4bb7      	ldr	r3, [pc, #732]	@ (800db54 <SupervisorB2_step+0x15d4>)
 800d876:	2200      	movs	r2, #0
 800d878:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
        if (SupervisorB2_DW.start180) {
 800d87c:	4bb4      	ldr	r3, [pc, #720]	@ (800db50 <SupervisorB2_step+0x15d0>)
 800d87e:	f893 3126 	ldrb.w	r3, [r3, #294]	@ 0x126
 800d882:	2b00      	cmp	r3, #0
 800d884:	f000 80c6 	beq.w	800da14 <SupervisorB2_step+0x1494>
          SupervisorB2_DW.start180 = false;
 800d888:	4bb1      	ldr	r3, [pc, #708]	@ (800db50 <SupervisorB2_step+0x15d0>)
 800d88a:	2200      	movs	r2, #0
 800d88c:	f883 2126 	strb.w	r2, [r3, #294]	@ 0x126
          SupervisorB2_DW.is_Stato_Marcia_rover =
 800d890:	4baf      	ldr	r3, [pc, #700]	@ (800db50 <SupervisorB2_step+0x15d0>)
 800d892:	2202      	movs	r2, #2
 800d894:	f883 20f3 	strb.w	r2, [r3, #243]	@ 0xf3
            SupervisorB2_IN_Retromarcia_180;

          /* Outport: '<Root>/current_action' */
          SupervisorB2_Y.current_action = CMD_ROTATE_180;
 800d898:	4bae      	ldr	r3, [pc, #696]	@ (800db54 <SupervisorB2_step+0x15d4>)
 800d89a:	2201      	movs	r2, #1
 800d89c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
          SupervisorB2_DW.is_rotating180 = true;
 800d8a0:	4bab      	ldr	r3, [pc, #684]	@ (800db50 <SupervisorB2_step+0x15d0>)
 800d8a2:	2201      	movs	r2, #1
 800d8a4:	f883 2124 	strb.w	r2, [r3, #292]	@ 0x124
          SupervisorB2_DW.targetAngle = SupervisorB2_angleCalculator180
 800d8a8:	4bab      	ldr	r3, [pc, #684]	@ (800db58 <SupervisorB2_step+0x15d8>)
 800d8aa:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 800d8ae:	eeb0 0a67 	vmov.f32	s0, s15
 800d8b2:	f7fe fdc3 	bl	800c43c <SupervisorB2_angleCalculator180>
 800d8b6:	eef0 7a40 	vmov.f32	s15, s0
 800d8ba:	4ba5      	ldr	r3, [pc, #660]	@ (800db50 <SupervisorB2_step+0x15d0>)
 800d8bc:	edc3 7a1c 	vstr	s15, [r3, #112]	@ 0x70
            (SupervisorB2_U.IMU.yaw);
          angle_err = SupervisorB2_angleError(SupervisorB2_U.IMU.yaw,
 800d8c0:	4ba5      	ldr	r3, [pc, #660]	@ (800db58 <SupervisorB2_step+0x15d8>)
 800d8c2:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 800d8c6:	4ba2      	ldr	r3, [pc, #648]	@ (800db50 <SupervisorB2_step+0x15d0>)
 800d8c8:	ed93 7a1c 	vldr	s14, [r3, #112]	@ 0x70
 800d8cc:	eef0 0a47 	vmov.f32	s1, s14
 800d8d0:	eeb0 0a67 	vmov.f32	s0, s15
 800d8d4:	f7fe fd4a 	bl	800c36c <SupervisorB2_angleError>
 800d8d8:	ed87 0a16 	vstr	s0, [r7, #88]	@ 0x58
            SupervisorB2_DW.targetAngle);
          omega_user = fabsf(angle_err);
 800d8dc:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 800d8e0:	eef0 7ae7 	vabs.f32	s15, s15
 800d8e4:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54
          if (omega_user < 7.5F) {
 800d8e8:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 800d8ec:	eeb1 7a0e 	vmov.f32	s14, #30	@ 0x40f00000  7.5
 800d8f0:	eef4 7ac7 	vcmpe.f32	s15, s14
 800d8f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d8f8:	d504      	bpl.n	800d904 <SupervisorB2_step+0x1384>
            SupervisorB2_DW.done180 = true;
 800d8fa:	4b95      	ldr	r3, [pc, #596]	@ (800db50 <SupervisorB2_step+0x15d0>)
 800d8fc:	2201      	movs	r2, #1
 800d8fe:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
 800d902:	e1ba      	b.n	800dc7a <SupervisorB2_step+0x16fa>
          } else if (omega_user > 45.0F) {
 800d904:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 800d908:	ed9f 7a97 	vldr	s14, [pc, #604]	@ 800db68 <SupervisorB2_step+0x15e8>
 800d90c:	eef4 7ac7 	vcmpe.f32	s15, s14
 800d910:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d914:	dd35      	ble.n	800d982 <SupervisorB2_step+0x1402>
            if (rtIsNaNF(-angle_err)) {
 800d916:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 800d91a:	eef1 7a67 	vneg.f32	s15, s15
 800d91e:	eeb0 0a67 	vmov.f32	s0, s15
 800d922:	f000 fcad 	bl	800e280 <rtIsNaNF>
 800d926:	4603      	mov	r3, r0
 800d928:	2b00      	cmp	r3, #0
 800d92a:	d003      	beq.n	800d934 <SupervisorB2_step+0x13b4>
              omega_user = (rtNaNF);
 800d92c:	4b8b      	ldr	r3, [pc, #556]	@ (800db5c <SupervisorB2_step+0x15dc>)
 800d92e:	681b      	ldr	r3, [r3, #0]
 800d930:	657b      	str	r3, [r7, #84]	@ 0x54
 800d932:	e016      	b.n	800d962 <SupervisorB2_step+0x13e2>
            } else if (-angle_err < 0.0F) {
 800d934:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 800d938:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800d93c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d940:	dd02      	ble.n	800d948 <SupervisorB2_step+0x13c8>
              omega_user = -1.0F;
 800d942:	4b87      	ldr	r3, [pc, #540]	@ (800db60 <SupervisorB2_step+0x15e0>)
 800d944:	657b      	str	r3, [r7, #84]	@ 0x54
 800d946:	e00c      	b.n	800d962 <SupervisorB2_step+0x13e2>
            } else {
              omega_user = (real32_T)(-angle_err > 0.0F);
 800d948:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 800d94c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800d950:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d954:	d502      	bpl.n	800d95c <SupervisorB2_step+0x13dc>
 800d956:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 800d95a:	e001      	b.n	800d960 <SupervisorB2_step+0x13e0>
 800d95c:	f04f 0300 	mov.w	r3, #0
 800d960:	657b      	str	r3, [r7, #84]	@ 0x54
            }

            /* Outport: '<Root>/omega_ref_actuation' */
            SupervisorB2_Y.omega_ref_actuation = omega_user * (real32_T)
 800d962:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800d966:	4610      	mov	r0, r2
 800d968:	4619      	mov	r1, r3
 800d96a:	f7f3 f965 	bl	8000c38 <__aeabi_d2f>
 800d96e:	ee07 0a10 	vmov	s14, r0
 800d972:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 800d976:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d97a:	4b76      	ldr	r3, [pc, #472]	@ (800db54 <SupervisorB2_step+0x15d4>)
 800d97c:	edc3 7a08 	vstr	s15, [r3, #32]
 800d980:	e17b      	b.n	800dc7a <SupervisorB2_step+0x16fa>
              OMEGA_MAX;
          } else {
            if (rtIsNaNF(-angle_err)) {
 800d982:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 800d986:	eef1 7a67 	vneg.f32	s15, s15
 800d98a:	eeb0 0a67 	vmov.f32	s0, s15
 800d98e:	f000 fc77 	bl	800e280 <rtIsNaNF>
 800d992:	4603      	mov	r3, r0
 800d994:	2b00      	cmp	r3, #0
 800d996:	d003      	beq.n	800d9a0 <SupervisorB2_step+0x1420>
              angle_err = (rtNaNF);
 800d998:	4b70      	ldr	r3, [pc, #448]	@ (800db5c <SupervisorB2_step+0x15dc>)
 800d99a:	681b      	ldr	r3, [r3, #0]
 800d99c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800d99e:	e016      	b.n	800d9ce <SupervisorB2_step+0x144e>
            } else if (-angle_err < 0.0F) {
 800d9a0:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 800d9a4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800d9a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d9ac:	dd02      	ble.n	800d9b4 <SupervisorB2_step+0x1434>
              angle_err = -1.0F;
 800d9ae:	4b6c      	ldr	r3, [pc, #432]	@ (800db60 <SupervisorB2_step+0x15e0>)
 800d9b0:	65bb      	str	r3, [r7, #88]	@ 0x58
 800d9b2:	e00c      	b.n	800d9ce <SupervisorB2_step+0x144e>
            } else {
              angle_err = (real32_T)(-angle_err > 0.0F);
 800d9b4:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 800d9b8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800d9bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d9c0:	d502      	bpl.n	800d9c8 <SupervisorB2_step+0x1448>
 800d9c2:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 800d9c6:	e001      	b.n	800d9cc <SupervisorB2_step+0x144c>
 800d9c8:	f04f 0300 	mov.w	r3, #0
 800d9cc:	65bb      	str	r3, [r7, #88]	@ 0x58
            }

            /* Outport: '<Root>/omega_ref_actuation' */
            SupervisorB2_Y.omega_ref_actuation = fminf((real32_T)OMEGA_MAX,
 800d9ce:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800d9d2:	4610      	mov	r0, r2
 800d9d4:	4619      	mov	r1, r3
 800d9d6:	f7f3 f92f 	bl	8000c38 <__aeabi_d2f>
 800d9da:	4606      	mov	r6, r0
              fmaxf(omega_user, 15.0F) * 0.005F) * angle_err;
 800d9dc:	eef2 0a0e 	vmov.f32	s1, #46	@ 0x41700000  15.0
 800d9e0:	ed97 0a15 	vldr	s0, [r7, #84]	@ 0x54
 800d9e4:	f008 fdda 	bl	801659c <fmaxf>
 800d9e8:	eef0 7a40 	vmov.f32	s15, s0
            SupervisorB2_Y.omega_ref_actuation = fminf((real32_T)OMEGA_MAX,
 800d9ec:	ed9f 7a5d 	vldr	s14, [pc, #372]	@ 800db64 <SupervisorB2_step+0x15e4>
 800d9f0:	ee67 7a87 	vmul.f32	s15, s15, s14
 800d9f4:	eef0 0a67 	vmov.f32	s1, s15
 800d9f8:	ee00 6a10 	vmov	s0, r6
 800d9fc:	f008 fdeb 	bl	80165d6 <fminf>
 800da00:	eeb0 7a40 	vmov.f32	s14, s0
              fmaxf(omega_user, 15.0F) * 0.005F) * angle_err;
 800da04:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 800da08:	ee67 7a27 	vmul.f32	s15, s14, s15
            SupervisorB2_Y.omega_ref_actuation = fminf((real32_T)OMEGA_MAX,
 800da0c:	4b51      	ldr	r3, [pc, #324]	@ (800db54 <SupervisorB2_step+0x15d4>)
 800da0e:	edc3 7a08 	vstr	s15, [r3, #32]
 800da12:	e132      	b.n	800dc7a <SupervisorB2_step+0x16fa>
          }
        } else if (SupervisorB2_DW.v_user > 0.0F) {
 800da14:	4b4e      	ldr	r3, [pc, #312]	@ (800db50 <SupervisorB2_step+0x15d0>)
 800da16:	edd3 7a1d 	vldr	s15, [r3, #116]	@ 0x74
 800da1a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800da1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800da22:	dd07      	ble.n	800da34 <SupervisorB2_step+0x14b4>
          /* Outport: '<Root>/v_ref_actuation' */
          SupervisorB2_Y.v_ref_actuation = SupervisorB2_DW.v_user;
 800da24:	4b4a      	ldr	r3, [pc, #296]	@ (800db50 <SupervisorB2_step+0x15d0>)
 800da26:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800da28:	4a4a      	ldr	r2, [pc, #296]	@ (800db54 <SupervisorB2_step+0x15d4>)
 800da2a:	61d3      	str	r3, [r2, #28]

          /* Outport: '<Root>/omega_ref_actuation' */
          SupervisorB2_Y.omega_ref_actuation = omega_user;
 800da2c:	4a49      	ldr	r2, [pc, #292]	@ (800db54 <SupervisorB2_step+0x15d4>)
 800da2e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800da30:	6213      	str	r3, [r2, #32]
 800da32:	e122      	b.n	800dc7a <SupervisorB2_step+0x16fa>
        } else if (SupervisorB2_DW.v_user <= -0.5F) {
 800da34:	4b46      	ldr	r3, [pc, #280]	@ (800db50 <SupervisorB2_step+0x15d0>)
 800da36:	edd3 7a1d 	vldr	s15, [r3, #116]	@ 0x74
 800da3a:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 800da3e:	eef4 7ac7 	vcmpe.f32	s15, s14
 800da42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800da46:	d804      	bhi.n	800da52 <SupervisorB2_step+0x14d2>
          SupervisorB2_DW.start180 = true;
 800da48:	4b41      	ldr	r3, [pc, #260]	@ (800db50 <SupervisorB2_step+0x15d0>)
 800da4a:	2201      	movs	r2, #1
 800da4c:	f883 2126 	strb.w	r2, [r3, #294]	@ 0x126
 800da50:	e113      	b.n	800dc7a <SupervisorB2_step+0x16fa>
        } else {
          /* Outport: '<Root>/v_ref_actuation' */
          SupervisorB2_Y.v_ref_actuation = 0.0F;
 800da52:	4b40      	ldr	r3, [pc, #256]	@ (800db54 <SupervisorB2_step+0x15d4>)
 800da54:	f04f 0200 	mov.w	r2, #0
 800da58:	61da      	str	r2, [r3, #28]

          /* Outport: '<Root>/omega_ref_actuation' */
          SupervisorB2_Y.omega_ref_actuation = omega_user;
 800da5a:	4a3e      	ldr	r2, [pc, #248]	@ (800db54 <SupervisorB2_step+0x15d4>)
 800da5c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800da5e:	6213      	str	r3, [r2, #32]
 800da60:	e10b      	b.n	800dc7a <SupervisorB2_step+0x16fa>
        }
      } else {
        /* Outport: '<Root>/current_action' */
        /* case IN_Retromarcia_180: */
        SupervisorB2_Y.current_action = CMD_ROTATE_180;
 800da62:	4b3c      	ldr	r3, [pc, #240]	@ (800db54 <SupervisorB2_step+0x15d4>)
 800da64:	2201      	movs	r2, #1
 800da66:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
        if (SupervisorB2_DW.done180) {
 800da6a:	4b39      	ldr	r3, [pc, #228]	@ (800db50 <SupervisorB2_step+0x15d0>)
 800da6c:	f893 3122 	ldrb.w	r3, [r3, #290]	@ 0x122
 800da70:	2b00      	cmp	r3, #0
 800da72:	d04a      	beq.n	800db0a <SupervisorB2_step+0x158a>
          SupervisorB2_DW.done180 = false;
 800da74:	4b36      	ldr	r3, [pc, #216]	@ (800db50 <SupervisorB2_step+0x15d0>)
 800da76:	2200      	movs	r2, #0
 800da78:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
          SupervisorB2_DW.invert_y = ((SupervisorB2_DW.v_user < 0.0F) ||
 800da7c:	4b34      	ldr	r3, [pc, #208]	@ (800db50 <SupervisorB2_step+0x15d0>)
 800da7e:	edd3 7a1d 	vldr	s15, [r3, #116]	@ 0x74
 800da82:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800da86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800da8a:	d404      	bmi.n	800da96 <SupervisorB2_step+0x1516>
            SupervisorB2_DW.invert_y);
 800da8c:	4b30      	ldr	r3, [pc, #192]	@ (800db50 <SupervisorB2_step+0x15d0>)
 800da8e:	f893 3125 	ldrb.w	r3, [r3, #293]	@ 0x125
          SupervisorB2_DW.invert_y = ((SupervisorB2_DW.v_user < 0.0F) ||
 800da92:	2b00      	cmp	r3, #0
 800da94:	d001      	beq.n	800da9a <SupervisorB2_step+0x151a>
 800da96:	2301      	movs	r3, #1
 800da98:	e000      	b.n	800da9c <SupervisorB2_step+0x151c>
 800da9a:	2300      	movs	r3, #0
 800da9c:	b2da      	uxtb	r2, r3
 800da9e:	4b2c      	ldr	r3, [pc, #176]	@ (800db50 <SupervisorB2_step+0x15d0>)
 800daa0:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
          SupervisorB2_DW.is_rotating180 = false;
 800daa4:	4b2a      	ldr	r3, [pc, #168]	@ (800db50 <SupervisorB2_step+0x15d0>)
 800daa6:	2200      	movs	r2, #0
 800daa8:	f883 2124 	strb.w	r2, [r3, #292]	@ 0x124
          SupervisorB2_DW.is_Stato_Marcia_rover = SupervisorB2_IN_Normale_marcia;
 800daac:	4b28      	ldr	r3, [pc, #160]	@ (800db50 <SupervisorB2_step+0x15d0>)
 800daae:	2201      	movs	r2, #1
 800dab0:	f883 20f3 	strb.w	r2, [r3, #243]	@ 0xf3

          /* Outport: '<Root>/current_action' */
          SupervisorB2_Y.current_action = CMD_NORMAL;
 800dab4:	4b27      	ldr	r3, [pc, #156]	@ (800db54 <SupervisorB2_step+0x15d4>)
 800dab6:	2200      	movs	r2, #0
 800dab8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
          if (SupervisorB2_DW.v_user > 0.0F) {
 800dabc:	4b24      	ldr	r3, [pc, #144]	@ (800db50 <SupervisorB2_step+0x15d0>)
 800dabe:	edd3 7a1d 	vldr	s15, [r3, #116]	@ 0x74
 800dac2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800dac6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800daca:	dd07      	ble.n	800dadc <SupervisorB2_step+0x155c>
            /* Outport: '<Root>/v_ref_actuation' */
            SupervisorB2_Y.v_ref_actuation = SupervisorB2_DW.v_user;
 800dacc:	4b20      	ldr	r3, [pc, #128]	@ (800db50 <SupervisorB2_step+0x15d0>)
 800dace:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800dad0:	4a20      	ldr	r2, [pc, #128]	@ (800db54 <SupervisorB2_step+0x15d4>)
 800dad2:	61d3      	str	r3, [r2, #28]

            /* Outport: '<Root>/omega_ref_actuation' */
            SupervisorB2_Y.omega_ref_actuation = omega_user;
 800dad4:	4a1f      	ldr	r2, [pc, #124]	@ (800db54 <SupervisorB2_step+0x15d4>)
 800dad6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800dad8:	6213      	str	r3, [r2, #32]
 800dada:	e0ce      	b.n	800dc7a <SupervisorB2_step+0x16fa>
          } else if (SupervisorB2_DW.v_user <= -0.5F) {
 800dadc:	4b1c      	ldr	r3, [pc, #112]	@ (800db50 <SupervisorB2_step+0x15d0>)
 800dade:	edd3 7a1d 	vldr	s15, [r3, #116]	@ 0x74
 800dae2:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 800dae6:	eef4 7ac7 	vcmpe.f32	s15, s14
 800daea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800daee:	d804      	bhi.n	800dafa <SupervisorB2_step+0x157a>
            SupervisorB2_DW.start180 = true;
 800daf0:	4b17      	ldr	r3, [pc, #92]	@ (800db50 <SupervisorB2_step+0x15d0>)
 800daf2:	2201      	movs	r2, #1
 800daf4:	f883 2126 	strb.w	r2, [r3, #294]	@ 0x126
 800daf8:	e0bf      	b.n	800dc7a <SupervisorB2_step+0x16fa>
          } else {
            /* Outport: '<Root>/v_ref_actuation' */
            SupervisorB2_Y.v_ref_actuation = 0.0F;
 800dafa:	4b16      	ldr	r3, [pc, #88]	@ (800db54 <SupervisorB2_step+0x15d4>)
 800dafc:	f04f 0200 	mov.w	r2, #0
 800db00:	61da      	str	r2, [r3, #28]

            /* Outport: '<Root>/omega_ref_actuation' */
            SupervisorB2_Y.omega_ref_actuation = omega_user;
 800db02:	4a14      	ldr	r2, [pc, #80]	@ (800db54 <SupervisorB2_step+0x15d4>)
 800db04:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800db06:	6213      	str	r3, [r2, #32]
 800db08:	e0b7      	b.n	800dc7a <SupervisorB2_step+0x16fa>
          }
        } else {
          angle_err = SupervisorB2_angleError(SupervisorB2_U.IMU.yaw,
 800db0a:	4b13      	ldr	r3, [pc, #76]	@ (800db58 <SupervisorB2_step+0x15d8>)
 800db0c:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 800db10:	4b0f      	ldr	r3, [pc, #60]	@ (800db50 <SupervisorB2_step+0x15d0>)
 800db12:	ed93 7a1c 	vldr	s14, [r3, #112]	@ 0x70
 800db16:	eef0 0a47 	vmov.f32	s1, s14
 800db1a:	eeb0 0a67 	vmov.f32	s0, s15
 800db1e:	f7fe fc25 	bl	800c36c <SupervisorB2_angleError>
 800db22:	ed87 0a16 	vstr	s0, [r7, #88]	@ 0x58
            SupervisorB2_DW.targetAngle);
          omega_user = fabsf(angle_err);
 800db26:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 800db2a:	eef0 7ae7 	vabs.f32	s15, s15
 800db2e:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54
          if (omega_user < 7.5F) {
 800db32:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 800db36:	eeb1 7a0e 	vmov.f32	s14, #30	@ 0x40f00000  7.5
 800db3a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800db3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800db42:	d513      	bpl.n	800db6c <SupervisorB2_step+0x15ec>
            SupervisorB2_DW.done180 = true;
 800db44:	4b02      	ldr	r3, [pc, #8]	@ (800db50 <SupervisorB2_step+0x15d0>)
 800db46:	2201      	movs	r2, #1
 800db48:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
 800db4c:	e095      	b.n	800dc7a <SupervisorB2_step+0x16fa>
 800db4e:	bf00      	nop
 800db50:	20003798 	.word	0x20003798
 800db54:	2000394c 	.word	0x2000394c
 800db58:	200038c0 	.word	0x200038c0
 800db5c:	2000000c 	.word	0x2000000c
 800db60:	bf800000 	.word	0xbf800000
 800db64:	3ba3d70a 	.word	0x3ba3d70a
 800db68:	42340000 	.word	0x42340000
          } else if (omega_user > 45.0F) {
 800db6c:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 800db70:	ed1f 7a03 	vldr	s14, [pc, #-12]	@ 800db68 <SupervisorB2_step+0x15e8>
 800db74:	eef4 7ac7 	vcmpe.f32	s15, s14
 800db78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800db7c:	dd35      	ble.n	800dbea <SupervisorB2_step+0x166a>
            if (rtIsNaNF(-angle_err)) {
 800db7e:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 800db82:	eef1 7a67 	vneg.f32	s15, s15
 800db86:	eeb0 0a67 	vmov.f32	s0, s15
 800db8a:	f000 fb79 	bl	800e280 <rtIsNaNF>
 800db8e:	4603      	mov	r3, r0
 800db90:	2b00      	cmp	r3, #0
 800db92:	d003      	beq.n	800db9c <SupervisorB2_step+0x161c>
              omega_user = (rtNaNF);
 800db94:	4b3f      	ldr	r3, [pc, #252]	@ (800dc94 <SupervisorB2_step+0x1714>)
 800db96:	681b      	ldr	r3, [r3, #0]
 800db98:	657b      	str	r3, [r7, #84]	@ 0x54
 800db9a:	e016      	b.n	800dbca <SupervisorB2_step+0x164a>
            } else if (-angle_err < 0.0F) {
 800db9c:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 800dba0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800dba4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dba8:	dd02      	ble.n	800dbb0 <SupervisorB2_step+0x1630>
              omega_user = -1.0F;
 800dbaa:	4b3b      	ldr	r3, [pc, #236]	@ (800dc98 <SupervisorB2_step+0x1718>)
 800dbac:	657b      	str	r3, [r7, #84]	@ 0x54
 800dbae:	e00c      	b.n	800dbca <SupervisorB2_step+0x164a>
            } else {
              omega_user = (real32_T)(-angle_err > 0.0F);
 800dbb0:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 800dbb4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800dbb8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dbbc:	d502      	bpl.n	800dbc4 <SupervisorB2_step+0x1644>
 800dbbe:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 800dbc2:	e001      	b.n	800dbc8 <SupervisorB2_step+0x1648>
 800dbc4:	f04f 0300 	mov.w	r3, #0
 800dbc8:	657b      	str	r3, [r7, #84]	@ 0x54
            }

            /* Outport: '<Root>/omega_ref_actuation' */
            SupervisorB2_Y.omega_ref_actuation = omega_user * (real32_T)
 800dbca:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800dbce:	4610      	mov	r0, r2
 800dbd0:	4619      	mov	r1, r3
 800dbd2:	f7f3 f831 	bl	8000c38 <__aeabi_d2f>
 800dbd6:	ee07 0a10 	vmov	s14, r0
 800dbda:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 800dbde:	ee67 7a27 	vmul.f32	s15, s14, s15
 800dbe2:	4b2e      	ldr	r3, [pc, #184]	@ (800dc9c <SupervisorB2_step+0x171c>)
 800dbe4:	edc3 7a08 	vstr	s15, [r3, #32]
 800dbe8:	e047      	b.n	800dc7a <SupervisorB2_step+0x16fa>
              OMEGA_MAX;
          } else {
            if (rtIsNaNF(-angle_err)) {
 800dbea:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 800dbee:	eef1 7a67 	vneg.f32	s15, s15
 800dbf2:	eeb0 0a67 	vmov.f32	s0, s15
 800dbf6:	f000 fb43 	bl	800e280 <rtIsNaNF>
 800dbfa:	4603      	mov	r3, r0
 800dbfc:	2b00      	cmp	r3, #0
 800dbfe:	d003      	beq.n	800dc08 <SupervisorB2_step+0x1688>
              angle_err = (rtNaNF);
 800dc00:	4b24      	ldr	r3, [pc, #144]	@ (800dc94 <SupervisorB2_step+0x1714>)
 800dc02:	681b      	ldr	r3, [r3, #0]
 800dc04:	65bb      	str	r3, [r7, #88]	@ 0x58
 800dc06:	e016      	b.n	800dc36 <SupervisorB2_step+0x16b6>
            } else if (-angle_err < 0.0F) {
 800dc08:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 800dc0c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800dc10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dc14:	dd02      	ble.n	800dc1c <SupervisorB2_step+0x169c>
              angle_err = -1.0F;
 800dc16:	4b20      	ldr	r3, [pc, #128]	@ (800dc98 <SupervisorB2_step+0x1718>)
 800dc18:	65bb      	str	r3, [r7, #88]	@ 0x58
 800dc1a:	e00c      	b.n	800dc36 <SupervisorB2_step+0x16b6>
            } else {
              angle_err = (real32_T)(-angle_err > 0.0F);
 800dc1c:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 800dc20:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800dc24:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dc28:	d502      	bpl.n	800dc30 <SupervisorB2_step+0x16b0>
 800dc2a:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 800dc2e:	e001      	b.n	800dc34 <SupervisorB2_step+0x16b4>
 800dc30:	f04f 0300 	mov.w	r3, #0
 800dc34:	65bb      	str	r3, [r7, #88]	@ 0x58
            }

            /* Outport: '<Root>/omega_ref_actuation' */
            SupervisorB2_Y.omega_ref_actuation = fminf((real32_T)OMEGA_MAX,
 800dc36:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800dc3a:	4610      	mov	r0, r2
 800dc3c:	4619      	mov	r1, r3
 800dc3e:	f7f2 fffb 	bl	8000c38 <__aeabi_d2f>
 800dc42:	4606      	mov	r6, r0
              fmaxf(omega_user, 15.0F) * 0.005F) * angle_err;
 800dc44:	eef2 0a0e 	vmov.f32	s1, #46	@ 0x41700000  15.0
 800dc48:	ed97 0a15 	vldr	s0, [r7, #84]	@ 0x54
 800dc4c:	f008 fca6 	bl	801659c <fmaxf>
 800dc50:	eef0 7a40 	vmov.f32	s15, s0
            SupervisorB2_Y.omega_ref_actuation = fminf((real32_T)OMEGA_MAX,
 800dc54:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 800dca0 <SupervisorB2_step+0x1720>
 800dc58:	ee67 7a87 	vmul.f32	s15, s15, s14
 800dc5c:	eef0 0a67 	vmov.f32	s1, s15
 800dc60:	ee00 6a10 	vmov	s0, r6
 800dc64:	f008 fcb7 	bl	80165d6 <fminf>
 800dc68:	eeb0 7a40 	vmov.f32	s14, s0
              fmaxf(omega_user, 15.0F) * 0.005F) * angle_err;
 800dc6c:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 800dc70:	ee67 7a27 	vmul.f32	s15, s14, s15
            SupervisorB2_Y.omega_ref_actuation = fminf((real32_T)OMEGA_MAX,
 800dc74:	4b09      	ldr	r3, [pc, #36]	@ (800dc9c <SupervisorB2_step+0x171c>)
 800dc76:	edc3 7a08 	vstr	s15, [r3, #32]
          }
        }
      }
    }

    if (SupervisorB2_DW.roverIsStopped) {
 800dc7a:	4b0a      	ldr	r3, [pc, #40]	@ (800dca4 <SupervisorB2_step+0x1724>)
 800dc7c:	f893 3123 	ldrb.w	r3, [r3, #291]	@ 0x123
 800dc80:	2b00      	cmp	r3, #0
 800dc82:	d011      	beq.n	800dca8 <SupervisorB2_step+0x1728>
      SupervisorB2_DW.durationCounter_1_j++;
 800dc84:	4b07      	ldr	r3, [pc, #28]	@ (800dca4 <SupervisorB2_step+0x1724>)
 800dc86:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800dc8a:	3301      	adds	r3, #1
 800dc8c:	4a05      	ldr	r2, [pc, #20]	@ (800dca4 <SupervisorB2_step+0x1724>)
 800dc8e:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 800dc92:	e00d      	b.n	800dcb0 <SupervisorB2_step+0x1730>
 800dc94:	2000000c 	.word	0x2000000c
 800dc98:	bf800000 	.word	0xbf800000
 800dc9c:	2000394c 	.word	0x2000394c
 800dca0:	3ba3d70a 	.word	0x3ba3d70a
 800dca4:	20003798 	.word	0x20003798
    } else {
      SupervisorB2_DW.durationCounter_1_j = 0U;
 800dca8:	4bb3      	ldr	r3, [pc, #716]	@ (800df78 <SupervisorB2_step+0x19f8>)
 800dcaa:	2200      	movs	r2, #0
 800dcac:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc

  /* MATLAB Function: '<Root>/Imu-odometry coherence' incorporates:
   *  Inport: '<Root>/IMU'
   *  Inport: '<Root>/last_valid_b1_ms'
   */
  if (!SupervisorB2_DW.init_not_empty) {
 800dcb0:	4bb1      	ldr	r3, [pc, #708]	@ (800df78 <SupervisorB2_step+0x19f8>)
 800dcb2:	f893 3121 	ldrb.w	r3, [r3, #289]	@ 0x121
 800dcb6:	2b00      	cmp	r3, #0
 800dcb8:	d112      	bne.n	800dce0 <SupervisorB2_step+0x1760>
    SupervisorB2_DW.last_enc_ms = SupervisorB2_U.last_valid_b1_ms;
 800dcba:	4bb0      	ldr	r3, [pc, #704]	@ (800df7c <SupervisorB2_step+0x19fc>)
 800dcbc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dcbe:	4aae      	ldr	r2, [pc, #696]	@ (800df78 <SupervisorB2_step+0x19f8>)
 800dcc0:	f8c2 30d0 	str.w	r3, [r2, #208]	@ 0xd0
    SupervisorB2_DW.last_imu_ms = SupervisorB2_U.IMU.data_last_valid_ms;
 800dcc4:	4bad      	ldr	r3, [pc, #692]	@ (800df7c <SupervisorB2_step+0x19fc>)
 800dcc6:	685b      	ldr	r3, [r3, #4]
 800dcc8:	4aab      	ldr	r2, [pc, #684]	@ (800df78 <SupervisorB2_step+0x19f8>)
 800dcca:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    SupervisorB2_DW.win_start_ms = SupervisorB2_U.IMU.data_last_valid_ms;
 800dcce:	4bab      	ldr	r3, [pc, #684]	@ (800df7c <SupervisorB2_step+0x19fc>)
 800dcd0:	685b      	ldr	r3, [r3, #4]
 800dcd2:	4aa9      	ldr	r2, [pc, #676]	@ (800df78 <SupervisorB2_step+0x19f8>)
 800dcd4:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
    SupervisorB2_DW.init_not_empty = true;
 800dcd8:	4ba7      	ldr	r3, [pc, #668]	@ (800df78 <SupervisorB2_step+0x19f8>)
 800dcda:	2201      	movs	r2, #1
 800dcdc:	f883 2121 	strb.w	r2, [r3, #289]	@ 0x121
  }

  /* Outport: '<Root>/imu_coherence_status' incorporates:
   *  MATLAB Function: '<Root>/Imu-odometry coherence'
   */
  SupervisorB2_Y.imu_coherence_status = IMU_COHERENT;
 800dce0:	4ba7      	ldr	r3, [pc, #668]	@ (800df80 <SupervisorB2_step+0x1a00>)
 800dce2:	2200      	movs	r2, #0
 800dce4:	731a      	strb	r2, [r3, #12]
  /* MATLAB Function: '<Root>/Imu-odometry coherence' incorporates:
   *  Inport: '<Root>/Board1_Data'
   *  Inport: '<Root>/IMU'
   *  Inport: '<Root>/last_valid_b1_ms'
   */
  if (SupervisorB2_U.last_valid_b1_ms != SupervisorB2_DW.last_enc_ms) {
 800dce6:	4ba5      	ldr	r3, [pc, #660]	@ (800df7c <SupervisorB2_step+0x19fc>)
 800dce8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800dcea:	4ba3      	ldr	r3, [pc, #652]	@ (800df78 <SupervisorB2_step+0x19f8>)
 800dcec:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 800dcf0:	429a      	cmp	r2, r3
 800dcf2:	d06c      	beq.n	800ddce <SupervisorB2_step+0x184e>
    elapsedTicks = SupervisorB2_U.last_valid_b1_ms -
 800dcf4:	4ba1      	ldr	r3, [pc, #644]	@ (800df7c <SupervisorB2_step+0x19fc>)
 800dcf6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
      /*MW:operator MISRA2012:D4.1 CERT-C:INT30-C 'Justifying MISRA C rule violation'*/
      /*MW:OvSatOk*/ SupervisorB2_DW.last_enc_ms;
 800dcf8:	4b9f      	ldr	r3, [pc, #636]	@ (800df78 <SupervisorB2_step+0x19f8>)
 800dcfa:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
    elapsedTicks = SupervisorB2_U.last_valid_b1_ms -
 800dcfe:	1ad3      	subs	r3, r2, r3
 800dd00:	653b      	str	r3, [r7, #80]	@ 0x50
    if (elapsedTicks > SupervisorB2_U.last_valid_b1_ms) {
 800dd02:	4b9e      	ldr	r3, [pc, #632]	@ (800df7c <SupervisorB2_step+0x19fc>)
 800dd04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dd06:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800dd08:	429a      	cmp	r2, r3
 800dd0a:	d901      	bls.n	800dd10 <SupervisorB2_step+0x1790>
      elapsedTicks = 0U;
 800dd0c:	2300      	movs	r3, #0
 800dd0e:	653b      	str	r3, [r7, #80]	@ 0x50
    }

    V_MAX = (real_T)elapsedTicks * 0.001;
 800dd10:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800dd12:	f7f2 fc1f 	bl	8000554 <__aeabi_ui2d>
 800dd16:	a38e      	add	r3, pc, #568	@ (adr r3, 800df50 <SupervisorB2_step+0x19d0>)
 800dd18:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd1c:	f7f2 fc94 	bl	8000648 <__aeabi_dmul>
 800dd20:	4602      	mov	r2, r0
 800dd22:	460b      	mov	r3, r1
 800dd24:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    SupervisorB2_DW.last_enc_ms = SupervisorB2_U.last_valid_b1_ms;
 800dd28:	4b94      	ldr	r3, [pc, #592]	@ (800df7c <SupervisorB2_step+0x19fc>)
 800dd2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dd2c:	4a92      	ldr	r2, [pc, #584]	@ (800df78 <SupervisorB2_step+0x19f8>)
 800dd2e:	f8c2 30d0 	str.w	r3, [r2, #208]	@ 0xd0
    if ((V_MAX > 0.0) && (V_MAX < 0.1)) {
 800dd32:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 800dd36:	f04f 0200 	mov.w	r2, #0
 800dd3a:	f04f 0300 	mov.w	r3, #0
 800dd3e:	f7f2 ff13 	bl	8000b68 <__aeabi_dcmpgt>
 800dd42:	4603      	mov	r3, r0
 800dd44:	2b00      	cmp	r3, #0
 800dd46:	d042      	beq.n	800ddce <SupervisorB2_step+0x184e>
 800dd48:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 800dd4c:	a382      	add	r3, pc, #520	@ (adr r3, 800df58 <SupervisorB2_step+0x19d8>)
 800dd4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd52:	f7f2 feeb 	bl	8000b2c <__aeabi_dcmplt>
 800dd56:	4603      	mov	r3, r0
 800dd58:	2b00      	cmp	r3, #0
 800dd5a:	d038      	beq.n	800ddce <SupervisorB2_step+0x184e>
      SupervisorB2_DW.acc_enc +=
 800dd5c:	4b86      	ldr	r3, [pc, #536]	@ (800df78 <SupervisorB2_step+0x19f8>)
 800dd5e:	e9d3 ab18 	ldrd	sl, fp, [r3, #96]	@ 0x60
        ((SupervisorB2_U.Board1_Data.payload.wheel_speed_rpm[0] +
 800dd62:	4b86      	ldr	r3, [pc, #536]	@ (800df7c <SupervisorB2_step+0x19fc>)
 800dd64:	ed93 7a0c 	vldr	s14, [r3, #48]	@ 0x30
          SupervisorB2_U.Board1_Data.payload.wheel_speed_rpm[2]) * 0.5F -
 800dd68:	4b84      	ldr	r3, [pc, #528]	@ (800df7c <SupervisorB2_step+0x19fc>)
 800dd6a:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
        ((SupervisorB2_U.Board1_Data.payload.wheel_speed_rpm[0] +
 800dd6e:	ee77 7a27 	vadd.f32	s15, s14, s15
          SupervisorB2_U.Board1_Data.payload.wheel_speed_rpm[2]) * 0.5F -
 800dd72:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800dd76:	ee27 7a87 	vmul.f32	s14, s15, s14
         (SupervisorB2_U.Board1_Data.payload.wheel_speed_rpm[1] +
 800dd7a:	4b80      	ldr	r3, [pc, #512]	@ (800df7c <SupervisorB2_step+0x19fc>)
 800dd7c:	edd3 6a0d 	vldr	s13, [r3, #52]	@ 0x34
          SupervisorB2_U.Board1_Data.payload.wheel_speed_rpm[3]) * 0.5F) *
 800dd80:	4b7e      	ldr	r3, [pc, #504]	@ (800df7c <SupervisorB2_step+0x19fc>)
 800dd82:	edd3 7a0f 	vldr	s15, [r3, #60]	@ 0x3c
         (SupervisorB2_U.Board1_Data.payload.wheel_speed_rpm[1] +
 800dd86:	ee76 7aa7 	vadd.f32	s15, s13, s15
          SupervisorB2_U.Board1_Data.payload.wheel_speed_rpm[3]) * 0.5F) *
 800dd8a:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 800dd8e:	ee67 7aa6 	vmul.f32	s15, s15, s13
          SupervisorB2_U.Board1_Data.payload.wheel_speed_rpm[2]) * 0.5F -
 800dd92:	ee77 7a67 	vsub.f32	s15, s14, s15
 800dd96:	ee17 0a90 	vmov	r0, s15
 800dd9a:	f7f2 fbfd 	bl	8000598 <__aeabi_f2d>
          SupervisorB2_U.Board1_Data.payload.wheel_speed_rpm[3]) * 0.5F) *
 800dd9e:	a370      	add	r3, pc, #448	@ (adr r3, 800df60 <SupervisorB2_step+0x19e0>)
 800dda0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dda4:	f7f2 fc50 	bl	8000648 <__aeabi_dmul>
 800dda8:	4602      	mov	r2, r0
 800ddaa:	460b      	mov	r3, r1
 800ddac:	4610      	mov	r0, r2
 800ddae:	4619      	mov	r1, r3
        0.017 * V_MAX;
 800ddb0:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 800ddb4:	f7f2 fc48 	bl	8000648 <__aeabi_dmul>
 800ddb8:	4602      	mov	r2, r0
 800ddba:	460b      	mov	r3, r1
      SupervisorB2_DW.acc_enc +=
 800ddbc:	4650      	mov	r0, sl
 800ddbe:	4659      	mov	r1, fp
 800ddc0:	f7f2 fa8c 	bl	80002dc <__adddf3>
 800ddc4:	4602      	mov	r2, r0
 800ddc6:	460b      	mov	r3, r1
 800ddc8:	496b      	ldr	r1, [pc, #428]	@ (800df78 <SupervisorB2_step+0x19f8>)
 800ddca:	e9c1 2318 	strd	r2, r3, [r1, #96]	@ 0x60
    }
  }

  if (SupervisorB2_U.IMU.data_last_valid_ms != SupervisorB2_DW.last_imu_ms) {
 800ddce:	4b6b      	ldr	r3, [pc, #428]	@ (800df7c <SupervisorB2_step+0x19fc>)
 800ddd0:	685a      	ldr	r2, [r3, #4]
 800ddd2:	4b69      	ldr	r3, [pc, #420]	@ (800df78 <SupervisorB2_step+0x19f8>)
 800ddd4:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800ddd8:	429a      	cmp	r2, r3
 800ddda:	d05c      	beq.n	800de96 <SupervisorB2_step+0x1916>
    elapsedTicks = SupervisorB2_U.IMU.data_last_valid_ms -
 800dddc:	4b67      	ldr	r3, [pc, #412]	@ (800df7c <SupervisorB2_step+0x19fc>)
 800ddde:	685a      	ldr	r2, [r3, #4]
      /*MW:operator MISRA2012:D4.1 CERT-C:INT30-C 'Justifying MISRA C rule violation'*/
      /*MW:OvSatOk*/ SupervisorB2_DW.last_imu_ms;
 800dde0:	4b65      	ldr	r3, [pc, #404]	@ (800df78 <SupervisorB2_step+0x19f8>)
 800dde2:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
    elapsedTicks = SupervisorB2_U.IMU.data_last_valid_ms -
 800dde6:	1ad3      	subs	r3, r2, r3
 800dde8:	653b      	str	r3, [r7, #80]	@ 0x50
    if (elapsedTicks > SupervisorB2_U.IMU.data_last_valid_ms) {
 800ddea:	4b64      	ldr	r3, [pc, #400]	@ (800df7c <SupervisorB2_step+0x19fc>)
 800ddec:	685b      	ldr	r3, [r3, #4]
 800ddee:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800ddf0:	429a      	cmp	r2, r3
 800ddf2:	d901      	bls.n	800ddf8 <SupervisorB2_step+0x1878>
      elapsedTicks = 0U;
 800ddf4:	2300      	movs	r3, #0
 800ddf6:	653b      	str	r3, [r7, #80]	@ 0x50
    }

    V_MAX = (real_T)elapsedTicks * 0.001;
 800ddf8:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800ddfa:	f7f2 fbab 	bl	8000554 <__aeabi_ui2d>
 800ddfe:	a354      	add	r3, pc, #336	@ (adr r3, 800df50 <SupervisorB2_step+0x19d0>)
 800de00:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de04:	f7f2 fc20 	bl	8000648 <__aeabi_dmul>
 800de08:	4602      	mov	r2, r0
 800de0a:	460b      	mov	r3, r1
 800de0c:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    SupervisorB2_DW.last_imu_ms = SupervisorB2_U.IMU.data_last_valid_ms;
 800de10:	4b5a      	ldr	r3, [pc, #360]	@ (800df7c <SupervisorB2_step+0x19fc>)
 800de12:	685b      	ldr	r3, [r3, #4]
 800de14:	4a58      	ldr	r2, [pc, #352]	@ (800df78 <SupervisorB2_step+0x19f8>)
 800de16:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    if ((V_MAX > 0.0) && (V_MAX < 0.1)) {
 800de1a:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 800de1e:	f04f 0200 	mov.w	r2, #0
 800de22:	f04f 0300 	mov.w	r3, #0
 800de26:	f7f2 fe9f 	bl	8000b68 <__aeabi_dcmpgt>
 800de2a:	4603      	mov	r3, r0
 800de2c:	2b00      	cmp	r3, #0
 800de2e:	d032      	beq.n	800de96 <SupervisorB2_step+0x1916>
 800de30:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 800de34:	a348      	add	r3, pc, #288	@ (adr r3, 800df58 <SupervisorB2_step+0x19d8>)
 800de36:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de3a:	f7f2 fe77 	bl	8000b2c <__aeabi_dcmplt>
 800de3e:	4603      	mov	r3, r0
 800de40:	2b00      	cmp	r3, #0
 800de42:	d028      	beq.n	800de96 <SupervisorB2_step+0x1916>
      SupervisorB2_DW.acc_imu += SupervisorB2_U.IMU.gz_dps * 3.1415926535897931 /
 800de44:	4b4c      	ldr	r3, [pc, #304]	@ (800df78 <SupervisorB2_step+0x19f8>)
 800de46:	e9d3 ab1a 	ldrd	sl, fp, [r3, #104]	@ 0x68
 800de4a:	4b4c      	ldr	r3, [pc, #304]	@ (800df7c <SupervisorB2_step+0x19fc>)
 800de4c:	69db      	ldr	r3, [r3, #28]
 800de4e:	4618      	mov	r0, r3
 800de50:	f7f2 fba2 	bl	8000598 <__aeabi_f2d>
 800de54:	a344      	add	r3, pc, #272	@ (adr r3, 800df68 <SupervisorB2_step+0x19e8>)
 800de56:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de5a:	f7f2 fbf5 	bl	8000648 <__aeabi_dmul>
 800de5e:	4602      	mov	r2, r0
 800de60:	460b      	mov	r3, r1
 800de62:	4610      	mov	r0, r2
 800de64:	4619      	mov	r1, r3
 800de66:	f04f 0200 	mov.w	r2, #0
 800de6a:	4b46      	ldr	r3, [pc, #280]	@ (800df84 <SupervisorB2_step+0x1a04>)
 800de6c:	f7f2 fd16 	bl	800089c <__aeabi_ddiv>
 800de70:	4602      	mov	r2, r0
 800de72:	460b      	mov	r3, r1
 800de74:	4610      	mov	r0, r2
 800de76:	4619      	mov	r1, r3
        180.0 * V_MAX;
 800de78:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 800de7c:	f7f2 fbe4 	bl	8000648 <__aeabi_dmul>
 800de80:	4602      	mov	r2, r0
 800de82:	460b      	mov	r3, r1
      SupervisorB2_DW.acc_imu += SupervisorB2_U.IMU.gz_dps * 3.1415926535897931 /
 800de84:	4650      	mov	r0, sl
 800de86:	4659      	mov	r1, fp
 800de88:	f7f2 fa28 	bl	80002dc <__adddf3>
 800de8c:	4602      	mov	r2, r0
 800de8e:	460b      	mov	r3, r1
 800de90:	4939      	ldr	r1, [pc, #228]	@ (800df78 <SupervisorB2_step+0x19f8>)
 800de92:	e9c1 231a 	strd	r2, r3, [r1, #104]	@ 0x68
    }
  }

  V_MAX = 0.0;
 800de96:	f04f 0200 	mov.w	r2, #0
 800de9a:	f04f 0300 	mov.w	r3, #0
 800de9e:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
  OMEGA_MAX = 0.0;
 800dea2:	f04f 0200 	mov.w	r2, #0
 800dea6:	f04f 0300 	mov.w	r3, #0
 800deaa:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
  elapsedTicks = SupervisorB2_U.IMU.data_last_valid_ms -
 800deae:	4b33      	ldr	r3, [pc, #204]	@ (800df7c <SupervisorB2_step+0x19fc>)
 800deb0:	685a      	ldr	r2, [r3, #4]
    /*MW:operator MISRA2012:D4.1 CERT-C:INT30-C 'Justifying MISRA C rule violation'*/
    /*MW:OvSatOk*/ SupervisorB2_DW.win_start_ms;
 800deb2:	4b31      	ldr	r3, [pc, #196]	@ (800df78 <SupervisorB2_step+0x19f8>)
 800deb4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
  elapsedTicks = SupervisorB2_U.IMU.data_last_valid_ms -
 800deb8:	1ad3      	subs	r3, r2, r3
 800deba:	653b      	str	r3, [r7, #80]	@ 0x50
  if (elapsedTicks > SupervisorB2_U.IMU.data_last_valid_ms) {
 800debc:	4b2f      	ldr	r3, [pc, #188]	@ (800df7c <SupervisorB2_step+0x19fc>)
 800debe:	685b      	ldr	r3, [r3, #4]
 800dec0:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800dec2:	429a      	cmp	r2, r3
 800dec4:	d901      	bls.n	800deca <SupervisorB2_step+0x194a>
    elapsedTicks = 0U;
 800dec6:	2300      	movs	r3, #0
 800dec8:	653b      	str	r3, [r7, #80]	@ 0x50
  }

  if (elapsedTicks >= 100U) {
 800deca:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800decc:	2b63      	cmp	r3, #99	@ 0x63
 800dece:	f240 8178 	bls.w	800e1c2 <SupervisorB2_step+0x1c42>
    SupervisorB2_DW.hist_hit[SupervisorB2_DW.hist_idx - 1] = 0;
 800ded2:	4b29      	ldr	r3, [pc, #164]	@ (800df78 <SupervisorB2_step+0x19f8>)
 800ded4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800ded8:	3b01      	subs	r3, #1
 800deda:	4a27      	ldr	r2, [pc, #156]	@ (800df78 <SupervisorB2_step+0x19f8>)
 800dedc:	331e      	adds	r3, #30
 800dede:	009b      	lsls	r3, r3, #2
 800dee0:	4413      	add	r3, r2
 800dee2:	2200      	movs	r2, #0
 800dee4:	605a      	str	r2, [r3, #4]
    V_MAX = SupervisorB2_DW.acc_imu;
 800dee6:	4b24      	ldr	r3, [pc, #144]	@ (800df78 <SupervisorB2_step+0x19f8>)
 800dee8:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
 800deec:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    OMEGA_MAX = SupervisorB2_DW.acc_enc;
 800def0:	4b21      	ldr	r3, [pc, #132]	@ (800df78 <SupervisorB2_step+0x19f8>)
 800def2:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 800def6:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
    if (fabs(SupervisorB2_DW.acc_imu) >= 0.017453292519943295) {
 800defa:	4b1f      	ldr	r3, [pc, #124]	@ (800df78 <SupervisorB2_step+0x19f8>)
 800defc:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
 800df00:	4690      	mov	r8, r2
 800df02:	f023 4900 	bic.w	r9, r3, #2147483648	@ 0x80000000
 800df06:	a31a      	add	r3, pc, #104	@ (adr r3, 800df70 <SupervisorB2_step+0x19f0>)
 800df08:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df0c:	4640      	mov	r0, r8
 800df0e:	4649      	mov	r1, r9
 800df10:	f7f2 fe20 	bl	8000b54 <__aeabi_dcmpge>
 800df14:	4603      	mov	r3, r0
 800df16:	2b00      	cmp	r3, #0
 800df18:	d059      	beq.n	800dfce <SupervisorB2_step+0x1a4e>
      err = SupervisorB2_DW.acc_imu - SupervisorB2_DW.acc_enc;
 800df1a:	4b17      	ldr	r3, [pc, #92]	@ (800df78 <SupervisorB2_step+0x19f8>)
 800df1c:	e9d3 011a 	ldrd	r0, r1, [r3, #104]	@ 0x68
 800df20:	4b15      	ldr	r3, [pc, #84]	@ (800df78 <SupervisorB2_step+0x19f8>)
 800df22:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 800df26:	f7f2 f9d7 	bl	80002d8 <__aeabi_dsub>
 800df2a:	4602      	mov	r2, r0
 800df2c:	460b      	mov	r3, r1
 800df2e:	e9c7 2318 	strd	r2, r3, [r7, #96]	@ 0x60
      if (fabs(err) >= 0.017453292519943295) {
 800df32:	6e3c      	ldr	r4, [r7, #96]	@ 0x60
 800df34:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800df36:	f023 4500 	bic.w	r5, r3, #2147483648	@ 0x80000000
 800df3a:	a30d      	add	r3, pc, #52	@ (adr r3, 800df70 <SupervisorB2_step+0x19f0>)
 800df3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df40:	4620      	mov	r0, r4
 800df42:	4629      	mov	r1, r5
 800df44:	f7f2 fe06 	bl	8000b54 <__aeabi_dcmpge>
 800df48:	4603      	mov	r3, r0
 800df4a:	e01d      	b.n	800df88 <SupervisorB2_step+0x1a08>
 800df4c:	f3af 8000 	nop.w
 800df50:	d2f1a9fc 	.word	0xd2f1a9fc
 800df54:	3f50624d 	.word	0x3f50624d
 800df58:	9999999a 	.word	0x9999999a
 800df5c:	3fb99999 	.word	0x3fb99999
 800df60:	b020c49c 	.word	0xb020c49c
 800df64:	3f916872 	.word	0x3f916872
 800df68:	54442d18 	.word	0x54442d18
 800df6c:	400921fb 	.word	0x400921fb
 800df70:	a2529d39 	.word	0xa2529d39
 800df74:	3f91df46 	.word	0x3f91df46
 800df78:	20003798 	.word	0x20003798
 800df7c:	200038c0 	.word	0x200038c0
 800df80:	2000394c 	.word	0x2000394c
 800df84:	40668000 	.word	0x40668000
 800df88:	2b00      	cmp	r3, #0
 800df8a:	d020      	beq.n	800dfce <SupervisorB2_step+0x1a4e>
        if (err >= 0.0) {
 800df8c:	f04f 0200 	mov.w	r2, #0
 800df90:	f04f 0300 	mov.w	r3, #0
 800df94:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	@ 0x60
 800df98:	f7f2 fddc 	bl	8000b54 <__aeabi_dcmpge>
 800df9c:	4603      	mov	r3, r0
 800df9e:	2b00      	cmp	r3, #0
 800dfa0:	d00a      	beq.n	800dfb8 <SupervisorB2_step+0x1a38>
          SupervisorB2_DW.hist_hit[SupervisorB2_DW.hist_idx - 1] = 1;
 800dfa2:	4b96      	ldr	r3, [pc, #600]	@ (800e1fc <SupervisorB2_step+0x1c7c>)
 800dfa4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800dfa8:	3b01      	subs	r3, #1
 800dfaa:	4a94      	ldr	r2, [pc, #592]	@ (800e1fc <SupervisorB2_step+0x1c7c>)
 800dfac:	331e      	adds	r3, #30
 800dfae:	009b      	lsls	r3, r3, #2
 800dfb0:	4413      	add	r3, r2
 800dfb2:	2201      	movs	r2, #1
 800dfb4:	605a      	str	r2, [r3, #4]
 800dfb6:	e00a      	b.n	800dfce <SupervisorB2_step+0x1a4e>
        } else {
          SupervisorB2_DW.hist_hit[SupervisorB2_DW.hist_idx - 1] = -1;
 800dfb8:	4b90      	ldr	r3, [pc, #576]	@ (800e1fc <SupervisorB2_step+0x1c7c>)
 800dfba:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800dfbe:	3b01      	subs	r3, #1
 800dfc0:	4a8e      	ldr	r2, [pc, #568]	@ (800e1fc <SupervisorB2_step+0x1c7c>)
 800dfc2:	331e      	adds	r3, #30
 800dfc4:	009b      	lsls	r3, r3, #2
 800dfc6:	4413      	add	r3, r2
 800dfc8:	f04f 32ff 	mov.w	r2, #4294967295
 800dfcc:	605a      	str	r2, [r3, #4]
        }
      }
    }

    for (sfEvent = 0; sfEvent < 10; sfEvent++) {
 800dfce:	2300      	movs	r3, #0
 800dfd0:	607b      	str	r3, [r7, #4]
 800dfd2:	e029      	b.n	800e028 <SupervisorB2_step+0x1aa8>
      degr_mask = SupervisorB2_DW.hist_hit[sfEvent];
 800dfd4:	687b      	ldr	r3, [r7, #4]
 800dfd6:	4a89      	ldr	r2, [pc, #548]	@ (800e1fc <SupervisorB2_step+0x1c7c>)
 800dfd8:	331e      	adds	r3, #30
 800dfda:	009b      	lsls	r3, r3, #2
 800dfdc:	4413      	add	r3, r2
 800dfde:	685b      	ldr	r3, [r3, #4]
 800dfe0:	65fb      	str	r3, [r7, #92]	@ 0x5c
      if (degr_mask < 0) {
 800dfe2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800dfe4:	2b00      	cmp	r3, #0
 800dfe6:	da15      	bge.n	800e014 <SupervisorB2_step+0x1a94>
        if (degr_mask <= MIN_int32_T) {
 800dfe8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800dfea:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800dfee:	d108      	bne.n	800e002 <SupervisorB2_step+0x1a82>
          y[sfEvent] = MAX_int32_T;
 800dff0:	687b      	ldr	r3, [r7, #4]
 800dff2:	009b      	lsls	r3, r3, #2
 800dff4:	3368      	adds	r3, #104	@ 0x68
 800dff6:	443b      	add	r3, r7
 800dff8:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 800dffc:	f843 2c60 	str.w	r2, [r3, #-96]
 800e000:	e00f      	b.n	800e022 <SupervisorB2_step+0x1aa2>
        } else {
          y[sfEvent] = -degr_mask;
 800e002:	687b      	ldr	r3, [r7, #4]
 800e004:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800e006:	4252      	negs	r2, r2
 800e008:	009b      	lsls	r3, r3, #2
 800e00a:	3368      	adds	r3, #104	@ 0x68
 800e00c:	443b      	add	r3, r7
 800e00e:	f843 2c60 	str.w	r2, [r3, #-96]
 800e012:	e006      	b.n	800e022 <SupervisorB2_step+0x1aa2>
        }
      } else {
        y[sfEvent] = degr_mask;
 800e014:	687b      	ldr	r3, [r7, #4]
 800e016:	009b      	lsls	r3, r3, #2
 800e018:	3368      	adds	r3, #104	@ 0x68
 800e01a:	443b      	add	r3, r7
 800e01c:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800e01e:	f843 2c60 	str.w	r2, [r3, #-96]
    for (sfEvent = 0; sfEvent < 10; sfEvent++) {
 800e022:	687b      	ldr	r3, [r7, #4]
 800e024:	3301      	adds	r3, #1
 800e026:	607b      	str	r3, [r7, #4]
 800e028:	687b      	ldr	r3, [r7, #4]
 800e02a:	2b09      	cmp	r3, #9
 800e02c:	ddd2      	ble.n	800dfd4 <SupervisorB2_step+0x1a54>
      }
    }

    err = y[0];
 800e02e:	68bb      	ldr	r3, [r7, #8]
 800e030:	4618      	mov	r0, r3
 800e032:	f7f2 fa9f 	bl	8000574 <__aeabi_i2d>
 800e036:	4602      	mov	r2, r0
 800e038:	460b      	mov	r3, r1
 800e03a:	e9c7 2318 	strd	r2, r3, [r7, #96]	@ 0x60
    for (sfEvent = 0; sfEvent < 9; sfEvent++) {
 800e03e:	2300      	movs	r3, #0
 800e040:	607b      	str	r3, [r7, #4]
 800e042:	e016      	b.n	800e072 <SupervisorB2_step+0x1af2>
      err += (real_T)y[sfEvent + 1];
 800e044:	687b      	ldr	r3, [r7, #4]
 800e046:	3301      	adds	r3, #1
 800e048:	009b      	lsls	r3, r3, #2
 800e04a:	3368      	adds	r3, #104	@ 0x68
 800e04c:	443b      	add	r3, r7
 800e04e:	f853 3c60 	ldr.w	r3, [r3, #-96]
 800e052:	4618      	mov	r0, r3
 800e054:	f7f2 fa8e 	bl	8000574 <__aeabi_i2d>
 800e058:	4602      	mov	r2, r0
 800e05a:	460b      	mov	r3, r1
 800e05c:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	@ 0x60
 800e060:	f7f2 f93c 	bl	80002dc <__adddf3>
 800e064:	4602      	mov	r2, r0
 800e066:	460b      	mov	r3, r1
 800e068:	e9c7 2318 	strd	r2, r3, [r7, #96]	@ 0x60
    for (sfEvent = 0; sfEvent < 9; sfEvent++) {
 800e06c:	687b      	ldr	r3, [r7, #4]
 800e06e:	3301      	adds	r3, #1
 800e070:	607b      	str	r3, [r7, #4]
 800e072:	687b      	ldr	r3, [r7, #4]
 800e074:	2b08      	cmp	r3, #8
 800e076:	dde5      	ble.n	800e044 <SupervisorB2_step+0x1ac4>
    }

    if (err < 2.147483648E+9) {
 800e078:	f04f 0200 	mov.w	r2, #0
 800e07c:	4b60      	ldr	r3, [pc, #384]	@ (800e200 <SupervisorB2_step+0x1c80>)
 800e07e:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	@ 0x60
 800e082:	f7f2 fd53 	bl	8000b2c <__aeabi_dcmplt>
 800e086:	4603      	mov	r3, r0
 800e088:	2b00      	cmp	r3, #0
 800e08a:	d014      	beq.n	800e0b6 <SupervisorB2_step+0x1b36>
      if (err >= -2.147483648E+9) {
 800e08c:	f04f 0200 	mov.w	r2, #0
 800e090:	4b5c      	ldr	r3, [pc, #368]	@ (800e204 <SupervisorB2_step+0x1c84>)
 800e092:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	@ 0x60
 800e096:	f7f2 fd5d 	bl	8000b54 <__aeabi_dcmpge>
 800e09a:	4603      	mov	r3, r0
 800e09c:	2b00      	cmp	r3, #0
 800e09e:	d006      	beq.n	800e0ae <SupervisorB2_step+0x1b2e>
        sfEvent = (int32_T)err;
 800e0a0:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	@ 0x60
 800e0a4:	f7f2 fd80 	bl	8000ba8 <__aeabi_d2iz>
 800e0a8:	4603      	mov	r3, r0
 800e0aa:	607b      	str	r3, [r7, #4]
 800e0ac:	e006      	b.n	800e0bc <SupervisorB2_step+0x1b3c>
      } else {
        sfEvent = MIN_int32_T;
 800e0ae:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800e0b2:	607b      	str	r3, [r7, #4]
 800e0b4:	e002      	b.n	800e0bc <SupervisorB2_step+0x1b3c>
      }
    } else {
      sfEvent = MAX_int32_T;
 800e0b6:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 800e0ba:	607b      	str	r3, [r7, #4]
    }

    if (sfEvent >= 8) {
 800e0bc:	687b      	ldr	r3, [r7, #4]
 800e0be:	2b07      	cmp	r3, #7
 800e0c0:	dd52      	ble.n	800e168 <SupervisorB2_step+0x1be8>
      err = SupervisorB2_DW.hist_hit[0];
 800e0c2:	4b4e      	ldr	r3, [pc, #312]	@ (800e1fc <SupervisorB2_step+0x1c7c>)
 800e0c4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800e0c6:	4618      	mov	r0, r3
 800e0c8:	f7f2 fa54 	bl	8000574 <__aeabi_i2d>
 800e0cc:	4602      	mov	r2, r0
 800e0ce:	460b      	mov	r3, r1
 800e0d0:	e9c7 2318 	strd	r2, r3, [r7, #96]	@ 0x60
      for (sfEvent = 0; sfEvent < 9; sfEvent++) {
 800e0d4:	2300      	movs	r3, #0
 800e0d6:	607b      	str	r3, [r7, #4]
 800e0d8:	e016      	b.n	800e108 <SupervisorB2_step+0x1b88>
        err += (real_T)SupervisorB2_DW.hist_hit[sfEvent + 1];
 800e0da:	687b      	ldr	r3, [r7, #4]
 800e0dc:	3301      	adds	r3, #1
 800e0de:	4a47      	ldr	r2, [pc, #284]	@ (800e1fc <SupervisorB2_step+0x1c7c>)
 800e0e0:	331e      	adds	r3, #30
 800e0e2:	009b      	lsls	r3, r3, #2
 800e0e4:	4413      	add	r3, r2
 800e0e6:	685b      	ldr	r3, [r3, #4]
 800e0e8:	4618      	mov	r0, r3
 800e0ea:	f7f2 fa43 	bl	8000574 <__aeabi_i2d>
 800e0ee:	4602      	mov	r2, r0
 800e0f0:	460b      	mov	r3, r1
 800e0f2:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	@ 0x60
 800e0f6:	f7f2 f8f1 	bl	80002dc <__adddf3>
 800e0fa:	4602      	mov	r2, r0
 800e0fc:	460b      	mov	r3, r1
 800e0fe:	e9c7 2318 	strd	r2, r3, [r7, #96]	@ 0x60
      for (sfEvent = 0; sfEvent < 9; sfEvent++) {
 800e102:	687b      	ldr	r3, [r7, #4]
 800e104:	3301      	adds	r3, #1
 800e106:	607b      	str	r3, [r7, #4]
 800e108:	687b      	ldr	r3, [r7, #4]
 800e10a:	2b08      	cmp	r3, #8
 800e10c:	dde5      	ble.n	800e0da <SupervisorB2_step+0x1b5a>
      }

      if (err < 2.147483648E+9) {
 800e10e:	f04f 0200 	mov.w	r2, #0
 800e112:	4b3b      	ldr	r3, [pc, #236]	@ (800e200 <SupervisorB2_step+0x1c80>)
 800e114:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	@ 0x60
 800e118:	f7f2 fd08 	bl	8000b2c <__aeabi_dcmplt>
 800e11c:	4603      	mov	r3, r0
 800e11e:	2b00      	cmp	r3, #0
 800e120:	d014      	beq.n	800e14c <SupervisorB2_step+0x1bcc>
        if (err >= -2.147483648E+9) {
 800e122:	f04f 0200 	mov.w	r2, #0
 800e126:	4b37      	ldr	r3, [pc, #220]	@ (800e204 <SupervisorB2_step+0x1c84>)
 800e128:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	@ 0x60
 800e12c:	f7f2 fd12 	bl	8000b54 <__aeabi_dcmpge>
 800e130:	4603      	mov	r3, r0
 800e132:	2b00      	cmp	r3, #0
 800e134:	d006      	beq.n	800e144 <SupervisorB2_step+0x1bc4>
          sfEvent = (int32_T)err;
 800e136:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	@ 0x60
 800e13a:	f7f2 fd35 	bl	8000ba8 <__aeabi_d2iz>
 800e13e:	4603      	mov	r3, r0
 800e140:	607b      	str	r3, [r7, #4]
 800e142:	e006      	b.n	800e152 <SupervisorB2_step+0x1bd2>
        } else {
          sfEvent = MIN_int32_T;
 800e144:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800e148:	607b      	str	r3, [r7, #4]
 800e14a:	e002      	b.n	800e152 <SupervisorB2_step+0x1bd2>
        }
      } else {
        sfEvent = MAX_int32_T;
 800e14c:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 800e150:	607b      	str	r3, [r7, #4]
      }

      if (sfEvent >= 0) {
 800e152:	687b      	ldr	r3, [r7, #4]
 800e154:	2b00      	cmp	r3, #0
 800e156:	db03      	blt.n	800e160 <SupervisorB2_step+0x1be0>
        /* Outport: '<Root>/imu_coherence_status' */
        SupervisorB2_Y.imu_coherence_status = IMU_INCOHERENT_RIGHT;
 800e158:	4b2b      	ldr	r3, [pc, #172]	@ (800e208 <SupervisorB2_step+0x1c88>)
 800e15a:	2202      	movs	r2, #2
 800e15c:	731a      	strb	r2, [r3, #12]
 800e15e:	e006      	b.n	800e16e <SupervisorB2_step+0x1bee>
      } else {
        /* Outport: '<Root>/imu_coherence_status' */
        SupervisorB2_Y.imu_coherence_status = IMU_INCOHERENT_LEFT;
 800e160:	4b29      	ldr	r3, [pc, #164]	@ (800e208 <SupervisorB2_step+0x1c88>)
 800e162:	2201      	movs	r2, #1
 800e164:	731a      	strb	r2, [r3, #12]
 800e166:	e002      	b.n	800e16e <SupervisorB2_step+0x1bee>
      }
    } else {
      /* Outport: '<Root>/imu_coherence_status' */
      SupervisorB2_Y.imu_coherence_status = IMU_COHERENT;
 800e168:	4b27      	ldr	r3, [pc, #156]	@ (800e208 <SupervisorB2_step+0x1c88>)
 800e16a:	2200      	movs	r2, #0
 800e16c:	731a      	strb	r2, [r3, #12]
    }

    SupervisorB2_DW.acc_enc = 0.0;
 800e16e:	4923      	ldr	r1, [pc, #140]	@ (800e1fc <SupervisorB2_step+0x1c7c>)
 800e170:	f04f 0200 	mov.w	r2, #0
 800e174:	f04f 0300 	mov.w	r3, #0
 800e178:	e9c1 2318 	strd	r2, r3, [r1, #96]	@ 0x60
    SupervisorB2_DW.acc_imu = 0.0;
 800e17c:	491f      	ldr	r1, [pc, #124]	@ (800e1fc <SupervisorB2_step+0x1c7c>)
 800e17e:	f04f 0200 	mov.w	r2, #0
 800e182:	f04f 0300 	mov.w	r3, #0
 800e186:	e9c1 231a 	strd	r2, r3, [r1, #104]	@ 0x68
    SupervisorB2_DW.win_start_ms = SupervisorB2_U.IMU.data_last_valid_ms;
 800e18a:	4b20      	ldr	r3, [pc, #128]	@ (800e20c <SupervisorB2_step+0x1c8c>)
 800e18c:	685b      	ldr	r3, [r3, #4]
 800e18e:	4a1b      	ldr	r2, [pc, #108]	@ (800e1fc <SupervisorB2_step+0x1c7c>)
 800e190:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
    if (SupervisorB2_DW.hist_idx <= 2147483646) {
 800e194:	4b19      	ldr	r3, [pc, #100]	@ (800e1fc <SupervisorB2_step+0x1c7c>)
 800e196:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800e19a:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 800e19e:	4293      	cmp	r3, r2
 800e1a0:	d006      	beq.n	800e1b0 <SupervisorB2_step+0x1c30>
      SupervisorB2_DW.hist_idx++;
 800e1a2:	4b16      	ldr	r3, [pc, #88]	@ (800e1fc <SupervisorB2_step+0x1c7c>)
 800e1a4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800e1a8:	3301      	adds	r3, #1
 800e1aa:	4a14      	ldr	r2, [pc, #80]	@ (800e1fc <SupervisorB2_step+0x1c7c>)
 800e1ac:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
    }

    if (SupervisorB2_DW.hist_idx > 10) {
 800e1b0:	4b12      	ldr	r3, [pc, #72]	@ (800e1fc <SupervisorB2_step+0x1c7c>)
 800e1b2:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800e1b6:	2b0a      	cmp	r3, #10
 800e1b8:	dd03      	ble.n	800e1c2 <SupervisorB2_step+0x1c42>
      SupervisorB2_DW.hist_idx = 1;
 800e1ba:	4b10      	ldr	r3, [pc, #64]	@ (800e1fc <SupervisorB2_step+0x1c7c>)
 800e1bc:	2201      	movs	r2, #1
 800e1be:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
  }

  /* Outport: '<Root>/acc_imu' incorporates:
   *  DataTypeConversion: '<Root>/Data Type Conversion'
   */
  SupervisorB2_Y.acc_imu = (real32_T)V_MAX;
 800e1c2:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 800e1c6:	4610      	mov	r0, r2
 800e1c8:	4619      	mov	r1, r3
 800e1ca:	f7f2 fd35 	bl	8000c38 <__aeabi_d2f>
 800e1ce:	4603      	mov	r3, r0
 800e1d0:	4a0d      	ldr	r2, [pc, #52]	@ (800e208 <SupervisorB2_step+0x1c88>)
 800e1d2:	6113      	str	r3, [r2, #16]

  /* Outport: '<Root>/acc_enc' incorporates:
   *  DataTypeConversion: '<Root>/Data Type Conversion1'
   */
  SupervisorB2_Y.acc_enc = (real32_T)OMEGA_MAX;
 800e1d4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800e1d8:	4610      	mov	r0, r2
 800e1da:	4619      	mov	r1, r3
 800e1dc:	f7f2 fd2c 	bl	8000c38 <__aeabi_d2f>
 800e1e0:	4603      	mov	r3, r0
 800e1e2:	4a09      	ldr	r2, [pc, #36]	@ (800e208 <SupervisorB2_step+0x1c88>)
 800e1e4:	6153      	str	r3, [r2, #20]
  /* The "clockTick0" counts the number of times the code of this task has
   * been executed. The resolution of this integer timer is 0.02, which is the step size
   * of the task. Size of "clockTick0" ensures timer will not overflow during the
   * application lifespan selected.
   */
  SupervisorB2_M->Timing.clockTick0++;
 800e1e6:	4b0a      	ldr	r3, [pc, #40]	@ (800e210 <SupervisorB2_step+0x1c90>)
 800e1e8:	685a      	ldr	r2, [r3, #4]
 800e1ea:	3201      	adds	r2, #1
 800e1ec:	605a      	str	r2, [r3, #4]
}
 800e1ee:	bf00      	nop
 800e1f0:	376c      	adds	r7, #108	@ 0x6c
 800e1f2:	46bd      	mov	sp, r7
 800e1f4:	ecbd 8b02 	vpop	{d8}
 800e1f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e1fc:	20003798 	.word	0x20003798
 800e200:	41e00000 	.word	0x41e00000
 800e204:	c1e00000 	.word	0xc1e00000
 800e208:	2000394c 	.word	0x2000394c
 800e20c:	200038c0 	.word	0x200038c0
 800e210:	20003974 	.word	0x20003974

0800e214 <SupervisorB2_initialize>:

/* Model initialize function */
void SupervisorB2_initialize(void)
{
 800e214:	b480      	push	{r7}
 800e216:	af00      	add	r7, sp, #0
  /* SystemInitialize for MATLAB Function: '<Root>/Imu-odometry coherence' */
  SupervisorB2_DW.hist_idx = 1;
 800e218:	4b06      	ldr	r3, [pc, #24]	@ (800e234 <SupervisorB2_initialize+0x20>)
 800e21a:	2201      	movs	r2, #1
 800e21c:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

  /* Enable for Chart: '<Root>/Generate Decision for B1' incorporates:
   *  SubSystem: '<S3>/superB2_DEGB1_0'
   */
  /* Enable for Chart: '<S9>/SuperB2_DEGB1_0' */
  SupervisorB2_DW.previousTicks = SupervisorB2_M->Timing.clockTick0;
 800e220:	4b05      	ldr	r3, [pc, #20]	@ (800e238 <SupervisorB2_initialize+0x24>)
 800e222:	685b      	ldr	r3, [r3, #4]
 800e224:	4a03      	ldr	r2, [pc, #12]	@ (800e234 <SupervisorB2_initialize+0x20>)
 800e226:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
}
 800e22a:	bf00      	nop
 800e22c:	46bd      	mov	sp, r7
 800e22e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e232:	4770      	bx	lr
 800e234:	20003798 	.word	0x20003798
 800e238:	20003974 	.word	0x20003974

0800e23c <rtIsInfF>:
  return (boolean_T)isinf(value);
}

/* Test if single-precision value is infinite */
boolean_T rtIsInfF(real32_T value)
{
 800e23c:	b480      	push	{r7}
 800e23e:	b083      	sub	sp, #12
 800e240:	af00      	add	r7, sp, #0
 800e242:	ed87 0a01 	vstr	s0, [r7, #4]
  return (boolean_T)isinf(value);
 800e246:	edd7 7a01 	vldr	s15, [r7, #4]
 800e24a:	eef0 7ae7 	vabs.f32	s15, s15
 800e24e:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 800e27c <rtIsInfF+0x40>
 800e252:	eef4 7a47 	vcmp.f32	s15, s14
 800e256:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e25a:	dc01      	bgt.n	800e260 <rtIsInfF+0x24>
 800e25c:	2300      	movs	r3, #0
 800e25e:	e007      	b.n	800e270 <rtIsInfF+0x34>
 800e260:	687b      	ldr	r3, [r7, #4]
 800e262:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800e266:	2b00      	cmp	r3, #0
 800e268:	d001      	beq.n	800e26e <rtIsInfF+0x32>
 800e26a:	23ff      	movs	r3, #255	@ 0xff
 800e26c:	e000      	b.n	800e270 <rtIsInfF+0x34>
 800e26e:	2301      	movs	r3, #1
}
 800e270:	4618      	mov	r0, r3
 800e272:	370c      	adds	r7, #12
 800e274:	46bd      	mov	sp, r7
 800e276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e27a:	4770      	bx	lr
 800e27c:	7f7fffff 	.word	0x7f7fffff

0800e280 <rtIsNaNF>:
  return (boolean_T)(isnan(value) != 0);
}

/* Test if single-precision value is not a number */
boolean_T rtIsNaNF(real32_T value)
{
 800e280:	b480      	push	{r7}
 800e282:	b083      	sub	sp, #12
 800e284:	af00      	add	r7, sp, #0
 800e286:	ed87 0a01 	vstr	s0, [r7, #4]
  return (boolean_T)(isnan(value) != 0);
 800e28a:	ed97 7a01 	vldr	s14, [r7, #4]
 800e28e:	edd7 7a01 	vldr	s15, [r7, #4]
 800e292:	eeb4 7a67 	vcmp.f32	s14, s15
 800e296:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e29a:	d701      	bvc.n	800e2a0 <rtIsNaNF+0x20>
 800e29c:	2301      	movs	r3, #1
 800e29e:	e000      	b.n	800e2a2 <rtIsNaNF+0x22>
 800e2a0:	2300      	movs	r3, #0
}
 800e2a2:	4618      	mov	r0, r3
 800e2a4:	370c      	adds	r7, #12
 800e2a6:	46bd      	mov	sp, r7
 800e2a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2ac:	4770      	bx	lr
	...

0800e2b0 <__NVIC_SetPriority>:
{
 800e2b0:	b480      	push	{r7}
 800e2b2:	b083      	sub	sp, #12
 800e2b4:	af00      	add	r7, sp, #0
 800e2b6:	4603      	mov	r3, r0
 800e2b8:	6039      	str	r1, [r7, #0]
 800e2ba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800e2bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800e2c0:	2b00      	cmp	r3, #0
 800e2c2:	db0a      	blt.n	800e2da <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800e2c4:	683b      	ldr	r3, [r7, #0]
 800e2c6:	b2da      	uxtb	r2, r3
 800e2c8:	490c      	ldr	r1, [pc, #48]	@ (800e2fc <__NVIC_SetPriority+0x4c>)
 800e2ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800e2ce:	0112      	lsls	r2, r2, #4
 800e2d0:	b2d2      	uxtb	r2, r2
 800e2d2:	440b      	add	r3, r1
 800e2d4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800e2d8:	e00a      	b.n	800e2f0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800e2da:	683b      	ldr	r3, [r7, #0]
 800e2dc:	b2da      	uxtb	r2, r3
 800e2de:	4908      	ldr	r1, [pc, #32]	@ (800e300 <__NVIC_SetPriority+0x50>)
 800e2e0:	79fb      	ldrb	r3, [r7, #7]
 800e2e2:	f003 030f 	and.w	r3, r3, #15
 800e2e6:	3b04      	subs	r3, #4
 800e2e8:	0112      	lsls	r2, r2, #4
 800e2ea:	b2d2      	uxtb	r2, r2
 800e2ec:	440b      	add	r3, r1
 800e2ee:	761a      	strb	r2, [r3, #24]
}
 800e2f0:	bf00      	nop
 800e2f2:	370c      	adds	r7, #12
 800e2f4:	46bd      	mov	sp, r7
 800e2f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2fa:	4770      	bx	lr
 800e2fc:	e000e100 	.word	0xe000e100
 800e300:	e000ed00 	.word	0xe000ed00

0800e304 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800e304:	b580      	push	{r7, lr}
 800e306:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800e308:	4b05      	ldr	r3, [pc, #20]	@ (800e320 <SysTick_Handler+0x1c>)
 800e30a:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800e30c:	f002 f9b0 	bl	8010670 <xTaskGetSchedulerState>
 800e310:	4603      	mov	r3, r0
 800e312:	2b01      	cmp	r3, #1
 800e314:	d001      	beq.n	800e31a <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800e316:	f003 fa6f 	bl	80117f8 <xPortSysTickHandler>
  }
}
 800e31a:	bf00      	nop
 800e31c:	bd80      	pop	{r7, pc}
 800e31e:	bf00      	nop
 800e320:	e000e010 	.word	0xe000e010

0800e324 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800e324:	b580      	push	{r7, lr}
 800e326:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800e328:	2100      	movs	r1, #0
 800e32a:	f06f 0004 	mvn.w	r0, #4
 800e32e:	f7ff ffbf 	bl	800e2b0 <__NVIC_SetPriority>
#endif
}
 800e332:	bf00      	nop
 800e334:	bd80      	pop	{r7, pc}
	...

0800e338 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800e338:	b480      	push	{r7}
 800e33a:	b083      	sub	sp, #12
 800e33c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800e33e:	f3ef 8305 	mrs	r3, IPSR
 800e342:	603b      	str	r3, [r7, #0]
  return(result);
 800e344:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800e346:	2b00      	cmp	r3, #0
 800e348:	d003      	beq.n	800e352 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800e34a:	f06f 0305 	mvn.w	r3, #5
 800e34e:	607b      	str	r3, [r7, #4]
 800e350:	e00c      	b.n	800e36c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800e352:	4b0a      	ldr	r3, [pc, #40]	@ (800e37c <osKernelInitialize+0x44>)
 800e354:	681b      	ldr	r3, [r3, #0]
 800e356:	2b00      	cmp	r3, #0
 800e358:	d105      	bne.n	800e366 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800e35a:	4b08      	ldr	r3, [pc, #32]	@ (800e37c <osKernelInitialize+0x44>)
 800e35c:	2201      	movs	r2, #1
 800e35e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800e360:	2300      	movs	r3, #0
 800e362:	607b      	str	r3, [r7, #4]
 800e364:	e002      	b.n	800e36c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800e366:	f04f 33ff 	mov.w	r3, #4294967295
 800e36a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800e36c:	687b      	ldr	r3, [r7, #4]
}
 800e36e:	4618      	mov	r0, r3
 800e370:	370c      	adds	r7, #12
 800e372:	46bd      	mov	sp, r7
 800e374:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e378:	4770      	bx	lr
 800e37a:	bf00      	nop
 800e37c:	2000397c 	.word	0x2000397c

0800e380 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800e380:	b580      	push	{r7, lr}
 800e382:	b082      	sub	sp, #8
 800e384:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800e386:	f3ef 8305 	mrs	r3, IPSR
 800e38a:	603b      	str	r3, [r7, #0]
  return(result);
 800e38c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800e38e:	2b00      	cmp	r3, #0
 800e390:	d003      	beq.n	800e39a <osKernelStart+0x1a>
    stat = osErrorISR;
 800e392:	f06f 0305 	mvn.w	r3, #5
 800e396:	607b      	str	r3, [r7, #4]
 800e398:	e010      	b.n	800e3bc <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800e39a:	4b0b      	ldr	r3, [pc, #44]	@ (800e3c8 <osKernelStart+0x48>)
 800e39c:	681b      	ldr	r3, [r3, #0]
 800e39e:	2b01      	cmp	r3, #1
 800e3a0:	d109      	bne.n	800e3b6 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800e3a2:	f7ff ffbf 	bl	800e324 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800e3a6:	4b08      	ldr	r3, [pc, #32]	@ (800e3c8 <osKernelStart+0x48>)
 800e3a8:	2202      	movs	r2, #2
 800e3aa:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800e3ac:	f001 fc7e 	bl	800fcac <vTaskStartScheduler>
      stat = osOK;
 800e3b0:	2300      	movs	r3, #0
 800e3b2:	607b      	str	r3, [r7, #4]
 800e3b4:	e002      	b.n	800e3bc <osKernelStart+0x3c>
    } else {
      stat = osError;
 800e3b6:	f04f 33ff 	mov.w	r3, #4294967295
 800e3ba:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800e3bc:	687b      	ldr	r3, [r7, #4]
}
 800e3be:	4618      	mov	r0, r3
 800e3c0:	3708      	adds	r7, #8
 800e3c2:	46bd      	mov	sp, r7
 800e3c4:	bd80      	pop	{r7, pc}
 800e3c6:	bf00      	nop
 800e3c8:	2000397c 	.word	0x2000397c

0800e3cc <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 800e3cc:	b580      	push	{r7, lr}
 800e3ce:	b082      	sub	sp, #8
 800e3d0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800e3d2:	f3ef 8305 	mrs	r3, IPSR
 800e3d6:	603b      	str	r3, [r7, #0]
  return(result);
 800e3d8:	683b      	ldr	r3, [r7, #0]
  TickType_t ticks;

  if (IS_IRQ()) {
 800e3da:	2b00      	cmp	r3, #0
 800e3dc:	d003      	beq.n	800e3e6 <osKernelGetTickCount+0x1a>
    ticks = xTaskGetTickCountFromISR();
 800e3de:	f001 fd91 	bl	800ff04 <xTaskGetTickCountFromISR>
 800e3e2:	6078      	str	r0, [r7, #4]
 800e3e4:	e002      	b.n	800e3ec <osKernelGetTickCount+0x20>
  } else {
    ticks = xTaskGetTickCount();
 800e3e6:	f001 fd7d 	bl	800fee4 <xTaskGetTickCount>
 800e3ea:	6078      	str	r0, [r7, #4]
  }

  return (ticks);
 800e3ec:	687b      	ldr	r3, [r7, #4]
}
 800e3ee:	4618      	mov	r0, r3
 800e3f0:	3708      	adds	r7, #8
 800e3f2:	46bd      	mov	sp, r7
 800e3f4:	bd80      	pop	{r7, pc}

0800e3f6 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800e3f6:	b580      	push	{r7, lr}
 800e3f8:	b08e      	sub	sp, #56	@ 0x38
 800e3fa:	af04      	add	r7, sp, #16
 800e3fc:	60f8      	str	r0, [r7, #12]
 800e3fe:	60b9      	str	r1, [r7, #8]
 800e400:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800e402:	2300      	movs	r3, #0
 800e404:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800e406:	f3ef 8305 	mrs	r3, IPSR
 800e40a:	617b      	str	r3, [r7, #20]
  return(result);
 800e40c:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800e40e:	2b00      	cmp	r3, #0
 800e410:	d17e      	bne.n	800e510 <osThreadNew+0x11a>
 800e412:	68fb      	ldr	r3, [r7, #12]
 800e414:	2b00      	cmp	r3, #0
 800e416:	d07b      	beq.n	800e510 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800e418:	2380      	movs	r3, #128	@ 0x80
 800e41a:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800e41c:	2318      	movs	r3, #24
 800e41e:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800e420:	2300      	movs	r3, #0
 800e422:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800e424:	f04f 33ff 	mov.w	r3, #4294967295
 800e428:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800e42a:	687b      	ldr	r3, [r7, #4]
 800e42c:	2b00      	cmp	r3, #0
 800e42e:	d045      	beq.n	800e4bc <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800e430:	687b      	ldr	r3, [r7, #4]
 800e432:	681b      	ldr	r3, [r3, #0]
 800e434:	2b00      	cmp	r3, #0
 800e436:	d002      	beq.n	800e43e <osThreadNew+0x48>
        name = attr->name;
 800e438:	687b      	ldr	r3, [r7, #4]
 800e43a:	681b      	ldr	r3, [r3, #0]
 800e43c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 800e43e:	687b      	ldr	r3, [r7, #4]
 800e440:	699b      	ldr	r3, [r3, #24]
 800e442:	2b00      	cmp	r3, #0
 800e444:	d002      	beq.n	800e44c <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800e446:	687b      	ldr	r3, [r7, #4]
 800e448:	699b      	ldr	r3, [r3, #24]
 800e44a:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800e44c:	69fb      	ldr	r3, [r7, #28]
 800e44e:	2b00      	cmp	r3, #0
 800e450:	d008      	beq.n	800e464 <osThreadNew+0x6e>
 800e452:	69fb      	ldr	r3, [r7, #28]
 800e454:	2b38      	cmp	r3, #56	@ 0x38
 800e456:	d805      	bhi.n	800e464 <osThreadNew+0x6e>
 800e458:	687b      	ldr	r3, [r7, #4]
 800e45a:	685b      	ldr	r3, [r3, #4]
 800e45c:	f003 0301 	and.w	r3, r3, #1
 800e460:	2b00      	cmp	r3, #0
 800e462:	d001      	beq.n	800e468 <osThreadNew+0x72>
        return (NULL);
 800e464:	2300      	movs	r3, #0
 800e466:	e054      	b.n	800e512 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800e468:	687b      	ldr	r3, [r7, #4]
 800e46a:	695b      	ldr	r3, [r3, #20]
 800e46c:	2b00      	cmp	r3, #0
 800e46e:	d003      	beq.n	800e478 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800e470:	687b      	ldr	r3, [r7, #4]
 800e472:	695b      	ldr	r3, [r3, #20]
 800e474:	089b      	lsrs	r3, r3, #2
 800e476:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800e478:	687b      	ldr	r3, [r7, #4]
 800e47a:	689b      	ldr	r3, [r3, #8]
 800e47c:	2b00      	cmp	r3, #0
 800e47e:	d00e      	beq.n	800e49e <osThreadNew+0xa8>
 800e480:	687b      	ldr	r3, [r7, #4]
 800e482:	68db      	ldr	r3, [r3, #12]
 800e484:	2ba7      	cmp	r3, #167	@ 0xa7
 800e486:	d90a      	bls.n	800e49e <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800e488:	687b      	ldr	r3, [r7, #4]
 800e48a:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800e48c:	2b00      	cmp	r3, #0
 800e48e:	d006      	beq.n	800e49e <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800e490:	687b      	ldr	r3, [r7, #4]
 800e492:	695b      	ldr	r3, [r3, #20]
 800e494:	2b00      	cmp	r3, #0
 800e496:	d002      	beq.n	800e49e <osThreadNew+0xa8>
        mem = 1;
 800e498:	2301      	movs	r3, #1
 800e49a:	61bb      	str	r3, [r7, #24]
 800e49c:	e010      	b.n	800e4c0 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800e49e:	687b      	ldr	r3, [r7, #4]
 800e4a0:	689b      	ldr	r3, [r3, #8]
 800e4a2:	2b00      	cmp	r3, #0
 800e4a4:	d10c      	bne.n	800e4c0 <osThreadNew+0xca>
 800e4a6:	687b      	ldr	r3, [r7, #4]
 800e4a8:	68db      	ldr	r3, [r3, #12]
 800e4aa:	2b00      	cmp	r3, #0
 800e4ac:	d108      	bne.n	800e4c0 <osThreadNew+0xca>
 800e4ae:	687b      	ldr	r3, [r7, #4]
 800e4b0:	691b      	ldr	r3, [r3, #16]
 800e4b2:	2b00      	cmp	r3, #0
 800e4b4:	d104      	bne.n	800e4c0 <osThreadNew+0xca>
          mem = 0;
 800e4b6:	2300      	movs	r3, #0
 800e4b8:	61bb      	str	r3, [r7, #24]
 800e4ba:	e001      	b.n	800e4c0 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800e4bc:	2300      	movs	r3, #0
 800e4be:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800e4c0:	69bb      	ldr	r3, [r7, #24]
 800e4c2:	2b01      	cmp	r3, #1
 800e4c4:	d110      	bne.n	800e4e8 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800e4c6:	687b      	ldr	r3, [r7, #4]
 800e4c8:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800e4ca:	687a      	ldr	r2, [r7, #4]
 800e4cc:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800e4ce:	9202      	str	r2, [sp, #8]
 800e4d0:	9301      	str	r3, [sp, #4]
 800e4d2:	69fb      	ldr	r3, [r7, #28]
 800e4d4:	9300      	str	r3, [sp, #0]
 800e4d6:	68bb      	ldr	r3, [r7, #8]
 800e4d8:	6a3a      	ldr	r2, [r7, #32]
 800e4da:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800e4dc:	68f8      	ldr	r0, [r7, #12]
 800e4de:	f001 f971 	bl	800f7c4 <xTaskCreateStatic>
 800e4e2:	4603      	mov	r3, r0
 800e4e4:	613b      	str	r3, [r7, #16]
 800e4e6:	e013      	b.n	800e510 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800e4e8:	69bb      	ldr	r3, [r7, #24]
 800e4ea:	2b00      	cmp	r3, #0
 800e4ec:	d110      	bne.n	800e510 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800e4ee:	6a3b      	ldr	r3, [r7, #32]
 800e4f0:	b29a      	uxth	r2, r3
 800e4f2:	f107 0310 	add.w	r3, r7, #16
 800e4f6:	9301      	str	r3, [sp, #4]
 800e4f8:	69fb      	ldr	r3, [r7, #28]
 800e4fa:	9300      	str	r3, [sp, #0]
 800e4fc:	68bb      	ldr	r3, [r7, #8]
 800e4fe:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800e500:	68f8      	ldr	r0, [r7, #12]
 800e502:	f001 f9bf 	bl	800f884 <xTaskCreate>
 800e506:	4603      	mov	r3, r0
 800e508:	2b01      	cmp	r3, #1
 800e50a:	d001      	beq.n	800e510 <osThreadNew+0x11a>
            hTask = NULL;
 800e50c:	2300      	movs	r3, #0
 800e50e:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800e510:	693b      	ldr	r3, [r7, #16]
}
 800e512:	4618      	mov	r0, r3
 800e514:	3728      	adds	r7, #40	@ 0x28
 800e516:	46bd      	mov	sp, r7
 800e518:	bd80      	pop	{r7, pc}

0800e51a <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800e51a:	b580      	push	{r7, lr}
 800e51c:	b084      	sub	sp, #16
 800e51e:	af00      	add	r7, sp, #0
 800e520:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800e522:	f3ef 8305 	mrs	r3, IPSR
 800e526:	60bb      	str	r3, [r7, #8]
  return(result);
 800e528:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800e52a:	2b00      	cmp	r3, #0
 800e52c:	d003      	beq.n	800e536 <osDelay+0x1c>
    stat = osErrorISR;
 800e52e:	f06f 0305 	mvn.w	r3, #5
 800e532:	60fb      	str	r3, [r7, #12]
 800e534:	e007      	b.n	800e546 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800e536:	2300      	movs	r3, #0
 800e538:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800e53a:	687b      	ldr	r3, [r7, #4]
 800e53c:	2b00      	cmp	r3, #0
 800e53e:	d002      	beq.n	800e546 <osDelay+0x2c>
      vTaskDelay(ticks);
 800e540:	6878      	ldr	r0, [r7, #4]
 800e542:	f001 fb7d 	bl	800fc40 <vTaskDelay>
    }
  }

  return (stat);
 800e546:	68fb      	ldr	r3, [r7, #12]
}
 800e548:	4618      	mov	r0, r3
 800e54a:	3710      	adds	r7, #16
 800e54c:	46bd      	mov	sp, r7
 800e54e:	bd80      	pop	{r7, pc}

0800e550 <osDelayUntil>:

osStatus_t osDelayUntil (uint32_t ticks) {
 800e550:	b580      	push	{r7, lr}
 800e552:	b086      	sub	sp, #24
 800e554:	af00      	add	r7, sp, #0
 800e556:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800e558:	f3ef 8305 	mrs	r3, IPSR
 800e55c:	60fb      	str	r3, [r7, #12]
  return(result);
 800e55e:	68fb      	ldr	r3, [r7, #12]
  TickType_t tcnt, delay;
  osStatus_t stat;

  if (IS_IRQ()) {
 800e560:	2b00      	cmp	r3, #0
 800e562:	d003      	beq.n	800e56c <osDelayUntil+0x1c>
    stat = osErrorISR;
 800e564:	f06f 0305 	mvn.w	r3, #5
 800e568:	617b      	str	r3, [r7, #20]
 800e56a:	e019      	b.n	800e5a0 <osDelayUntil+0x50>
  }
  else {
    stat = osOK;
 800e56c:	2300      	movs	r3, #0
 800e56e:	617b      	str	r3, [r7, #20]
    tcnt = xTaskGetTickCount();
 800e570:	f001 fcb8 	bl	800fee4 <xTaskGetTickCount>
 800e574:	4603      	mov	r3, r0
 800e576:	60bb      	str	r3, [r7, #8]

    /* Determine remaining number of ticks to delay */
    delay = (TickType_t)ticks - tcnt;
 800e578:	68bb      	ldr	r3, [r7, #8]
 800e57a:	687a      	ldr	r2, [r7, #4]
 800e57c:	1ad3      	subs	r3, r2, r3
 800e57e:	613b      	str	r3, [r7, #16]

    /* Check if target tick has not expired */
    if((delay != 0U) && (0 == (delay >> (8 * sizeof(TickType_t) - 1)))) {
 800e580:	693b      	ldr	r3, [r7, #16]
 800e582:	2b00      	cmp	r3, #0
 800e584:	d009      	beq.n	800e59a <osDelayUntil+0x4a>
 800e586:	693b      	ldr	r3, [r7, #16]
 800e588:	2b00      	cmp	r3, #0
 800e58a:	db06      	blt.n	800e59a <osDelayUntil+0x4a>
      vTaskDelayUntil (&tcnt, delay);
 800e58c:	f107 0308 	add.w	r3, r7, #8
 800e590:	6939      	ldr	r1, [r7, #16]
 800e592:	4618      	mov	r0, r3
 800e594:	f001 fad4 	bl	800fb40 <vTaskDelayUntil>
 800e598:	e002      	b.n	800e5a0 <osDelayUntil+0x50>
    }
    else
    {
      /* No delay or already expired */
      stat = osErrorParameter;
 800e59a:	f06f 0303 	mvn.w	r3, #3
 800e59e:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 800e5a0:	697b      	ldr	r3, [r7, #20]
}
 800e5a2:	4618      	mov	r0, r3
 800e5a4:	3718      	adds	r7, #24
 800e5a6:	46bd      	mov	sp, r7
 800e5a8:	bd80      	pop	{r7, pc}

0800e5aa <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 800e5aa:	b580      	push	{r7, lr}
 800e5ac:	b088      	sub	sp, #32
 800e5ae:	af00      	add	r7, sp, #0
 800e5b0:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 800e5b2:	2300      	movs	r3, #0
 800e5b4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800e5b6:	f3ef 8305 	mrs	r3, IPSR
 800e5ba:	60bb      	str	r3, [r7, #8]
  return(result);
 800e5bc:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 800e5be:	2b00      	cmp	r3, #0
 800e5c0:	d174      	bne.n	800e6ac <osMutexNew+0x102>
    if (attr != NULL) {
 800e5c2:	687b      	ldr	r3, [r7, #4]
 800e5c4:	2b00      	cmp	r3, #0
 800e5c6:	d003      	beq.n	800e5d0 <osMutexNew+0x26>
      type = attr->attr_bits;
 800e5c8:	687b      	ldr	r3, [r7, #4]
 800e5ca:	685b      	ldr	r3, [r3, #4]
 800e5cc:	61bb      	str	r3, [r7, #24]
 800e5ce:	e001      	b.n	800e5d4 <osMutexNew+0x2a>
    } else {
      type = 0U;
 800e5d0:	2300      	movs	r3, #0
 800e5d2:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 800e5d4:	69bb      	ldr	r3, [r7, #24]
 800e5d6:	f003 0301 	and.w	r3, r3, #1
 800e5da:	2b00      	cmp	r3, #0
 800e5dc:	d002      	beq.n	800e5e4 <osMutexNew+0x3a>
      rmtx = 1U;
 800e5de:	2301      	movs	r3, #1
 800e5e0:	617b      	str	r3, [r7, #20]
 800e5e2:	e001      	b.n	800e5e8 <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 800e5e4:	2300      	movs	r3, #0
 800e5e6:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 800e5e8:	69bb      	ldr	r3, [r7, #24]
 800e5ea:	f003 0308 	and.w	r3, r3, #8
 800e5ee:	2b00      	cmp	r3, #0
 800e5f0:	d15c      	bne.n	800e6ac <osMutexNew+0x102>
      mem = -1;
 800e5f2:	f04f 33ff 	mov.w	r3, #4294967295
 800e5f6:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 800e5f8:	687b      	ldr	r3, [r7, #4]
 800e5fa:	2b00      	cmp	r3, #0
 800e5fc:	d015      	beq.n	800e62a <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800e5fe:	687b      	ldr	r3, [r7, #4]
 800e600:	689b      	ldr	r3, [r3, #8]
 800e602:	2b00      	cmp	r3, #0
 800e604:	d006      	beq.n	800e614 <osMutexNew+0x6a>
 800e606:	687b      	ldr	r3, [r7, #4]
 800e608:	68db      	ldr	r3, [r3, #12]
 800e60a:	2b4f      	cmp	r3, #79	@ 0x4f
 800e60c:	d902      	bls.n	800e614 <osMutexNew+0x6a>
          mem = 1;
 800e60e:	2301      	movs	r3, #1
 800e610:	613b      	str	r3, [r7, #16]
 800e612:	e00c      	b.n	800e62e <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800e614:	687b      	ldr	r3, [r7, #4]
 800e616:	689b      	ldr	r3, [r3, #8]
 800e618:	2b00      	cmp	r3, #0
 800e61a:	d108      	bne.n	800e62e <osMutexNew+0x84>
 800e61c:	687b      	ldr	r3, [r7, #4]
 800e61e:	68db      	ldr	r3, [r3, #12]
 800e620:	2b00      	cmp	r3, #0
 800e622:	d104      	bne.n	800e62e <osMutexNew+0x84>
            mem = 0;
 800e624:	2300      	movs	r3, #0
 800e626:	613b      	str	r3, [r7, #16]
 800e628:	e001      	b.n	800e62e <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 800e62a:	2300      	movs	r3, #0
 800e62c:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 800e62e:	693b      	ldr	r3, [r7, #16]
 800e630:	2b01      	cmp	r3, #1
 800e632:	d112      	bne.n	800e65a <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 800e634:	697b      	ldr	r3, [r7, #20]
 800e636:	2b00      	cmp	r3, #0
 800e638:	d007      	beq.n	800e64a <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 800e63a:	687b      	ldr	r3, [r7, #4]
 800e63c:	689b      	ldr	r3, [r3, #8]
 800e63e:	4619      	mov	r1, r3
 800e640:	2004      	movs	r0, #4
 800e642:	f000 fb20 	bl	800ec86 <xQueueCreateMutexStatic>
 800e646:	61f8      	str	r0, [r7, #28]
 800e648:	e016      	b.n	800e678 <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 800e64a:	687b      	ldr	r3, [r7, #4]
 800e64c:	689b      	ldr	r3, [r3, #8]
 800e64e:	4619      	mov	r1, r3
 800e650:	2001      	movs	r0, #1
 800e652:	f000 fb18 	bl	800ec86 <xQueueCreateMutexStatic>
 800e656:	61f8      	str	r0, [r7, #28]
 800e658:	e00e      	b.n	800e678 <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 800e65a:	693b      	ldr	r3, [r7, #16]
 800e65c:	2b00      	cmp	r3, #0
 800e65e:	d10b      	bne.n	800e678 <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 800e660:	697b      	ldr	r3, [r7, #20]
 800e662:	2b00      	cmp	r3, #0
 800e664:	d004      	beq.n	800e670 <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 800e666:	2004      	movs	r0, #4
 800e668:	f000 faf5 	bl	800ec56 <xQueueCreateMutex>
 800e66c:	61f8      	str	r0, [r7, #28]
 800e66e:	e003      	b.n	800e678 <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 800e670:	2001      	movs	r0, #1
 800e672:	f000 faf0 	bl	800ec56 <xQueueCreateMutex>
 800e676:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 800e678:	69fb      	ldr	r3, [r7, #28]
 800e67a:	2b00      	cmp	r3, #0
 800e67c:	d00c      	beq.n	800e698 <osMutexNew+0xee>
        if (attr != NULL) {
 800e67e:	687b      	ldr	r3, [r7, #4]
 800e680:	2b00      	cmp	r3, #0
 800e682:	d003      	beq.n	800e68c <osMutexNew+0xe2>
          name = attr->name;
 800e684:	687b      	ldr	r3, [r7, #4]
 800e686:	681b      	ldr	r3, [r3, #0]
 800e688:	60fb      	str	r3, [r7, #12]
 800e68a:	e001      	b.n	800e690 <osMutexNew+0xe6>
        } else {
          name = NULL;
 800e68c:	2300      	movs	r3, #0
 800e68e:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 800e690:	68f9      	ldr	r1, [r7, #12]
 800e692:	69f8      	ldr	r0, [r7, #28]
 800e694:	f001 f838 	bl	800f708 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 800e698:	69fb      	ldr	r3, [r7, #28]
 800e69a:	2b00      	cmp	r3, #0
 800e69c:	d006      	beq.n	800e6ac <osMutexNew+0x102>
 800e69e:	697b      	ldr	r3, [r7, #20]
 800e6a0:	2b00      	cmp	r3, #0
 800e6a2:	d003      	beq.n	800e6ac <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 800e6a4:	69fb      	ldr	r3, [r7, #28]
 800e6a6:	f043 0301 	orr.w	r3, r3, #1
 800e6aa:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 800e6ac:	69fb      	ldr	r3, [r7, #28]
}
 800e6ae:	4618      	mov	r0, r3
 800e6b0:	3720      	adds	r7, #32
 800e6b2:	46bd      	mov	sp, r7
 800e6b4:	bd80      	pop	{r7, pc}

0800e6b6 <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 800e6b6:	b580      	push	{r7, lr}
 800e6b8:	b086      	sub	sp, #24
 800e6ba:	af00      	add	r7, sp, #0
 800e6bc:	6078      	str	r0, [r7, #4]
 800e6be:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 800e6c0:	687b      	ldr	r3, [r7, #4]
 800e6c2:	f023 0301 	bic.w	r3, r3, #1
 800e6c6:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 800e6c8:	687b      	ldr	r3, [r7, #4]
 800e6ca:	f003 0301 	and.w	r3, r3, #1
 800e6ce:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 800e6d0:	2300      	movs	r3, #0
 800e6d2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800e6d4:	f3ef 8305 	mrs	r3, IPSR
 800e6d8:	60bb      	str	r3, [r7, #8]
  return(result);
 800e6da:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 800e6dc:	2b00      	cmp	r3, #0
 800e6de:	d003      	beq.n	800e6e8 <osMutexAcquire+0x32>
    stat = osErrorISR;
 800e6e0:	f06f 0305 	mvn.w	r3, #5
 800e6e4:	617b      	str	r3, [r7, #20]
 800e6e6:	e02c      	b.n	800e742 <osMutexAcquire+0x8c>
  }
  else if (hMutex == NULL) {
 800e6e8:	693b      	ldr	r3, [r7, #16]
 800e6ea:	2b00      	cmp	r3, #0
 800e6ec:	d103      	bne.n	800e6f6 <osMutexAcquire+0x40>
    stat = osErrorParameter;
 800e6ee:	f06f 0303 	mvn.w	r3, #3
 800e6f2:	617b      	str	r3, [r7, #20]
 800e6f4:	e025      	b.n	800e742 <osMutexAcquire+0x8c>
  }
  else {
    if (rmtx != 0U) {
 800e6f6:	68fb      	ldr	r3, [r7, #12]
 800e6f8:	2b00      	cmp	r3, #0
 800e6fa:	d011      	beq.n	800e720 <osMutexAcquire+0x6a>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 800e6fc:	6839      	ldr	r1, [r7, #0]
 800e6fe:	6938      	ldr	r0, [r7, #16]
 800e700:	f000 fb11 	bl	800ed26 <xQueueTakeMutexRecursive>
 800e704:	4603      	mov	r3, r0
 800e706:	2b01      	cmp	r3, #1
 800e708:	d01b      	beq.n	800e742 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 800e70a:	683b      	ldr	r3, [r7, #0]
 800e70c:	2b00      	cmp	r3, #0
 800e70e:	d003      	beq.n	800e718 <osMutexAcquire+0x62>
          stat = osErrorTimeout;
 800e710:	f06f 0301 	mvn.w	r3, #1
 800e714:	617b      	str	r3, [r7, #20]
 800e716:	e014      	b.n	800e742 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 800e718:	f06f 0302 	mvn.w	r3, #2
 800e71c:	617b      	str	r3, [r7, #20]
 800e71e:	e010      	b.n	800e742 <osMutexAcquire+0x8c>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 800e720:	6839      	ldr	r1, [r7, #0]
 800e722:	6938      	ldr	r0, [r7, #16]
 800e724:	f000 fdb8 	bl	800f298 <xQueueSemaphoreTake>
 800e728:	4603      	mov	r3, r0
 800e72a:	2b01      	cmp	r3, #1
 800e72c:	d009      	beq.n	800e742 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 800e72e:	683b      	ldr	r3, [r7, #0]
 800e730:	2b00      	cmp	r3, #0
 800e732:	d003      	beq.n	800e73c <osMutexAcquire+0x86>
          stat = osErrorTimeout;
 800e734:	f06f 0301 	mvn.w	r3, #1
 800e738:	617b      	str	r3, [r7, #20]
 800e73a:	e002      	b.n	800e742 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 800e73c:	f06f 0302 	mvn.w	r3, #2
 800e740:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return (stat);
 800e742:	697b      	ldr	r3, [r7, #20]
}
 800e744:	4618      	mov	r0, r3
 800e746:	3718      	adds	r7, #24
 800e748:	46bd      	mov	sp, r7
 800e74a:	bd80      	pop	{r7, pc}

0800e74c <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 800e74c:	b580      	push	{r7, lr}
 800e74e:	b086      	sub	sp, #24
 800e750:	af00      	add	r7, sp, #0
 800e752:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 800e754:	687b      	ldr	r3, [r7, #4]
 800e756:	f023 0301 	bic.w	r3, r3, #1
 800e75a:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 800e75c:	687b      	ldr	r3, [r7, #4]
 800e75e:	f003 0301 	and.w	r3, r3, #1
 800e762:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 800e764:	2300      	movs	r3, #0
 800e766:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800e768:	f3ef 8305 	mrs	r3, IPSR
 800e76c:	60bb      	str	r3, [r7, #8]
  return(result);
 800e76e:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 800e770:	2b00      	cmp	r3, #0
 800e772:	d003      	beq.n	800e77c <osMutexRelease+0x30>
    stat = osErrorISR;
 800e774:	f06f 0305 	mvn.w	r3, #5
 800e778:	617b      	str	r3, [r7, #20]
 800e77a:	e01f      	b.n	800e7bc <osMutexRelease+0x70>
  }
  else if (hMutex == NULL) {
 800e77c:	693b      	ldr	r3, [r7, #16]
 800e77e:	2b00      	cmp	r3, #0
 800e780:	d103      	bne.n	800e78a <osMutexRelease+0x3e>
    stat = osErrorParameter;
 800e782:	f06f 0303 	mvn.w	r3, #3
 800e786:	617b      	str	r3, [r7, #20]
 800e788:	e018      	b.n	800e7bc <osMutexRelease+0x70>
  }
  else {
    if (rmtx != 0U) {
 800e78a:	68fb      	ldr	r3, [r7, #12]
 800e78c:	2b00      	cmp	r3, #0
 800e78e:	d009      	beq.n	800e7a4 <osMutexRelease+0x58>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 800e790:	6938      	ldr	r0, [r7, #16]
 800e792:	f000 fa93 	bl	800ecbc <xQueueGiveMutexRecursive>
 800e796:	4603      	mov	r3, r0
 800e798:	2b01      	cmp	r3, #1
 800e79a:	d00f      	beq.n	800e7bc <osMutexRelease+0x70>
        stat = osErrorResource;
 800e79c:	f06f 0302 	mvn.w	r3, #2
 800e7a0:	617b      	str	r3, [r7, #20]
 800e7a2:	e00b      	b.n	800e7bc <osMutexRelease+0x70>
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 800e7a4:	2300      	movs	r3, #0
 800e7a6:	2200      	movs	r2, #0
 800e7a8:	2100      	movs	r1, #0
 800e7aa:	6938      	ldr	r0, [r7, #16]
 800e7ac:	f000 faf2 	bl	800ed94 <xQueueGenericSend>
 800e7b0:	4603      	mov	r3, r0
 800e7b2:	2b01      	cmp	r3, #1
 800e7b4:	d002      	beq.n	800e7bc <osMutexRelease+0x70>
        stat = osErrorResource;
 800e7b6:	f06f 0302 	mvn.w	r3, #2
 800e7ba:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 800e7bc:	697b      	ldr	r3, [r7, #20]
}
 800e7be:	4618      	mov	r0, r3
 800e7c0:	3718      	adds	r7, #24
 800e7c2:	46bd      	mov	sp, r7
 800e7c4:	bd80      	pop	{r7, pc}
	...

0800e7c8 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800e7c8:	b480      	push	{r7}
 800e7ca:	b085      	sub	sp, #20
 800e7cc:	af00      	add	r7, sp, #0
 800e7ce:	60f8      	str	r0, [r7, #12]
 800e7d0:	60b9      	str	r1, [r7, #8]
 800e7d2:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800e7d4:	68fb      	ldr	r3, [r7, #12]
 800e7d6:	4a07      	ldr	r2, [pc, #28]	@ (800e7f4 <vApplicationGetIdleTaskMemory+0x2c>)
 800e7d8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800e7da:	68bb      	ldr	r3, [r7, #8]
 800e7dc:	4a06      	ldr	r2, [pc, #24]	@ (800e7f8 <vApplicationGetIdleTaskMemory+0x30>)
 800e7de:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800e7e0:	687b      	ldr	r3, [r7, #4]
 800e7e2:	2280      	movs	r2, #128	@ 0x80
 800e7e4:	601a      	str	r2, [r3, #0]
}
 800e7e6:	bf00      	nop
 800e7e8:	3714      	adds	r7, #20
 800e7ea:	46bd      	mov	sp, r7
 800e7ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7f0:	4770      	bx	lr
 800e7f2:	bf00      	nop
 800e7f4:	20003980 	.word	0x20003980
 800e7f8:	20003a28 	.word	0x20003a28

0800e7fc <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800e7fc:	b480      	push	{r7}
 800e7fe:	b085      	sub	sp, #20
 800e800:	af00      	add	r7, sp, #0
 800e802:	60f8      	str	r0, [r7, #12]
 800e804:	60b9      	str	r1, [r7, #8]
 800e806:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800e808:	68fb      	ldr	r3, [r7, #12]
 800e80a:	4a07      	ldr	r2, [pc, #28]	@ (800e828 <vApplicationGetTimerTaskMemory+0x2c>)
 800e80c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800e80e:	68bb      	ldr	r3, [r7, #8]
 800e810:	4a06      	ldr	r2, [pc, #24]	@ (800e82c <vApplicationGetTimerTaskMemory+0x30>)
 800e812:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800e814:	687b      	ldr	r3, [r7, #4]
 800e816:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800e81a:	601a      	str	r2, [r3, #0]
}
 800e81c:	bf00      	nop
 800e81e:	3714      	adds	r7, #20
 800e820:	46bd      	mov	sp, r7
 800e822:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e826:	4770      	bx	lr
 800e828:	20003c28 	.word	0x20003c28
 800e82c:	20003cd0 	.word	0x20003cd0

0800e830 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800e830:	b480      	push	{r7}
 800e832:	b083      	sub	sp, #12
 800e834:	af00      	add	r7, sp, #0
 800e836:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800e838:	687b      	ldr	r3, [r7, #4]
 800e83a:	f103 0208 	add.w	r2, r3, #8
 800e83e:	687b      	ldr	r3, [r7, #4]
 800e840:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800e842:	687b      	ldr	r3, [r7, #4]
 800e844:	f04f 32ff 	mov.w	r2, #4294967295
 800e848:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800e84a:	687b      	ldr	r3, [r7, #4]
 800e84c:	f103 0208 	add.w	r2, r3, #8
 800e850:	687b      	ldr	r3, [r7, #4]
 800e852:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800e854:	687b      	ldr	r3, [r7, #4]
 800e856:	f103 0208 	add.w	r2, r3, #8
 800e85a:	687b      	ldr	r3, [r7, #4]
 800e85c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800e85e:	687b      	ldr	r3, [r7, #4]
 800e860:	2200      	movs	r2, #0
 800e862:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800e864:	bf00      	nop
 800e866:	370c      	adds	r7, #12
 800e868:	46bd      	mov	sp, r7
 800e86a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e86e:	4770      	bx	lr

0800e870 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800e870:	b480      	push	{r7}
 800e872:	b083      	sub	sp, #12
 800e874:	af00      	add	r7, sp, #0
 800e876:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800e878:	687b      	ldr	r3, [r7, #4]
 800e87a:	2200      	movs	r2, #0
 800e87c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800e87e:	bf00      	nop
 800e880:	370c      	adds	r7, #12
 800e882:	46bd      	mov	sp, r7
 800e884:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e888:	4770      	bx	lr

0800e88a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800e88a:	b480      	push	{r7}
 800e88c:	b085      	sub	sp, #20
 800e88e:	af00      	add	r7, sp, #0
 800e890:	6078      	str	r0, [r7, #4]
 800e892:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800e894:	687b      	ldr	r3, [r7, #4]
 800e896:	685b      	ldr	r3, [r3, #4]
 800e898:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800e89a:	683b      	ldr	r3, [r7, #0]
 800e89c:	68fa      	ldr	r2, [r7, #12]
 800e89e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800e8a0:	68fb      	ldr	r3, [r7, #12]
 800e8a2:	689a      	ldr	r2, [r3, #8]
 800e8a4:	683b      	ldr	r3, [r7, #0]
 800e8a6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800e8a8:	68fb      	ldr	r3, [r7, #12]
 800e8aa:	689b      	ldr	r3, [r3, #8]
 800e8ac:	683a      	ldr	r2, [r7, #0]
 800e8ae:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800e8b0:	68fb      	ldr	r3, [r7, #12]
 800e8b2:	683a      	ldr	r2, [r7, #0]
 800e8b4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800e8b6:	683b      	ldr	r3, [r7, #0]
 800e8b8:	687a      	ldr	r2, [r7, #4]
 800e8ba:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800e8bc:	687b      	ldr	r3, [r7, #4]
 800e8be:	681b      	ldr	r3, [r3, #0]
 800e8c0:	1c5a      	adds	r2, r3, #1
 800e8c2:	687b      	ldr	r3, [r7, #4]
 800e8c4:	601a      	str	r2, [r3, #0]
}
 800e8c6:	bf00      	nop
 800e8c8:	3714      	adds	r7, #20
 800e8ca:	46bd      	mov	sp, r7
 800e8cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8d0:	4770      	bx	lr

0800e8d2 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800e8d2:	b480      	push	{r7}
 800e8d4:	b085      	sub	sp, #20
 800e8d6:	af00      	add	r7, sp, #0
 800e8d8:	6078      	str	r0, [r7, #4]
 800e8da:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800e8dc:	683b      	ldr	r3, [r7, #0]
 800e8de:	681b      	ldr	r3, [r3, #0]
 800e8e0:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800e8e2:	68bb      	ldr	r3, [r7, #8]
 800e8e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e8e8:	d103      	bne.n	800e8f2 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800e8ea:	687b      	ldr	r3, [r7, #4]
 800e8ec:	691b      	ldr	r3, [r3, #16]
 800e8ee:	60fb      	str	r3, [r7, #12]
 800e8f0:	e00c      	b.n	800e90c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800e8f2:	687b      	ldr	r3, [r7, #4]
 800e8f4:	3308      	adds	r3, #8
 800e8f6:	60fb      	str	r3, [r7, #12]
 800e8f8:	e002      	b.n	800e900 <vListInsert+0x2e>
 800e8fa:	68fb      	ldr	r3, [r7, #12]
 800e8fc:	685b      	ldr	r3, [r3, #4]
 800e8fe:	60fb      	str	r3, [r7, #12]
 800e900:	68fb      	ldr	r3, [r7, #12]
 800e902:	685b      	ldr	r3, [r3, #4]
 800e904:	681b      	ldr	r3, [r3, #0]
 800e906:	68ba      	ldr	r2, [r7, #8]
 800e908:	429a      	cmp	r2, r3
 800e90a:	d2f6      	bcs.n	800e8fa <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800e90c:	68fb      	ldr	r3, [r7, #12]
 800e90e:	685a      	ldr	r2, [r3, #4]
 800e910:	683b      	ldr	r3, [r7, #0]
 800e912:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800e914:	683b      	ldr	r3, [r7, #0]
 800e916:	685b      	ldr	r3, [r3, #4]
 800e918:	683a      	ldr	r2, [r7, #0]
 800e91a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800e91c:	683b      	ldr	r3, [r7, #0]
 800e91e:	68fa      	ldr	r2, [r7, #12]
 800e920:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800e922:	68fb      	ldr	r3, [r7, #12]
 800e924:	683a      	ldr	r2, [r7, #0]
 800e926:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800e928:	683b      	ldr	r3, [r7, #0]
 800e92a:	687a      	ldr	r2, [r7, #4]
 800e92c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800e92e:	687b      	ldr	r3, [r7, #4]
 800e930:	681b      	ldr	r3, [r3, #0]
 800e932:	1c5a      	adds	r2, r3, #1
 800e934:	687b      	ldr	r3, [r7, #4]
 800e936:	601a      	str	r2, [r3, #0]
}
 800e938:	bf00      	nop
 800e93a:	3714      	adds	r7, #20
 800e93c:	46bd      	mov	sp, r7
 800e93e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e942:	4770      	bx	lr

0800e944 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800e944:	b480      	push	{r7}
 800e946:	b085      	sub	sp, #20
 800e948:	af00      	add	r7, sp, #0
 800e94a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800e94c:	687b      	ldr	r3, [r7, #4]
 800e94e:	691b      	ldr	r3, [r3, #16]
 800e950:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800e952:	687b      	ldr	r3, [r7, #4]
 800e954:	685b      	ldr	r3, [r3, #4]
 800e956:	687a      	ldr	r2, [r7, #4]
 800e958:	6892      	ldr	r2, [r2, #8]
 800e95a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800e95c:	687b      	ldr	r3, [r7, #4]
 800e95e:	689b      	ldr	r3, [r3, #8]
 800e960:	687a      	ldr	r2, [r7, #4]
 800e962:	6852      	ldr	r2, [r2, #4]
 800e964:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800e966:	68fb      	ldr	r3, [r7, #12]
 800e968:	685b      	ldr	r3, [r3, #4]
 800e96a:	687a      	ldr	r2, [r7, #4]
 800e96c:	429a      	cmp	r2, r3
 800e96e:	d103      	bne.n	800e978 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800e970:	687b      	ldr	r3, [r7, #4]
 800e972:	689a      	ldr	r2, [r3, #8]
 800e974:	68fb      	ldr	r3, [r7, #12]
 800e976:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800e978:	687b      	ldr	r3, [r7, #4]
 800e97a:	2200      	movs	r2, #0
 800e97c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800e97e:	68fb      	ldr	r3, [r7, #12]
 800e980:	681b      	ldr	r3, [r3, #0]
 800e982:	1e5a      	subs	r2, r3, #1
 800e984:	68fb      	ldr	r3, [r7, #12]
 800e986:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800e988:	68fb      	ldr	r3, [r7, #12]
 800e98a:	681b      	ldr	r3, [r3, #0]
}
 800e98c:	4618      	mov	r0, r3
 800e98e:	3714      	adds	r7, #20
 800e990:	46bd      	mov	sp, r7
 800e992:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e996:	4770      	bx	lr

0800e998 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800e998:	b580      	push	{r7, lr}
 800e99a:	b084      	sub	sp, #16
 800e99c:	af00      	add	r7, sp, #0
 800e99e:	6078      	str	r0, [r7, #4]
 800e9a0:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800e9a2:	687b      	ldr	r3, [r7, #4]
 800e9a4:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800e9a6:	68fb      	ldr	r3, [r7, #12]
 800e9a8:	2b00      	cmp	r3, #0
 800e9aa:	d10b      	bne.n	800e9c4 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800e9ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e9b0:	f383 8811 	msr	BASEPRI, r3
 800e9b4:	f3bf 8f6f 	isb	sy
 800e9b8:	f3bf 8f4f 	dsb	sy
 800e9bc:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800e9be:	bf00      	nop
 800e9c0:	bf00      	nop
 800e9c2:	e7fd      	b.n	800e9c0 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800e9c4:	f002 fe88 	bl	80116d8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800e9c8:	68fb      	ldr	r3, [r7, #12]
 800e9ca:	681a      	ldr	r2, [r3, #0]
 800e9cc:	68fb      	ldr	r3, [r7, #12]
 800e9ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e9d0:	68f9      	ldr	r1, [r7, #12]
 800e9d2:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800e9d4:	fb01 f303 	mul.w	r3, r1, r3
 800e9d8:	441a      	add	r2, r3
 800e9da:	68fb      	ldr	r3, [r7, #12]
 800e9dc:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800e9de:	68fb      	ldr	r3, [r7, #12]
 800e9e0:	2200      	movs	r2, #0
 800e9e2:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800e9e4:	68fb      	ldr	r3, [r7, #12]
 800e9e6:	681a      	ldr	r2, [r3, #0]
 800e9e8:	68fb      	ldr	r3, [r7, #12]
 800e9ea:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800e9ec:	68fb      	ldr	r3, [r7, #12]
 800e9ee:	681a      	ldr	r2, [r3, #0]
 800e9f0:	68fb      	ldr	r3, [r7, #12]
 800e9f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e9f4:	3b01      	subs	r3, #1
 800e9f6:	68f9      	ldr	r1, [r7, #12]
 800e9f8:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800e9fa:	fb01 f303 	mul.w	r3, r1, r3
 800e9fe:	441a      	add	r2, r3
 800ea00:	68fb      	ldr	r3, [r7, #12]
 800ea02:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800ea04:	68fb      	ldr	r3, [r7, #12]
 800ea06:	22ff      	movs	r2, #255	@ 0xff
 800ea08:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800ea0c:	68fb      	ldr	r3, [r7, #12]
 800ea0e:	22ff      	movs	r2, #255	@ 0xff
 800ea10:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800ea14:	683b      	ldr	r3, [r7, #0]
 800ea16:	2b00      	cmp	r3, #0
 800ea18:	d114      	bne.n	800ea44 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ea1a:	68fb      	ldr	r3, [r7, #12]
 800ea1c:	691b      	ldr	r3, [r3, #16]
 800ea1e:	2b00      	cmp	r3, #0
 800ea20:	d01a      	beq.n	800ea58 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ea22:	68fb      	ldr	r3, [r7, #12]
 800ea24:	3310      	adds	r3, #16
 800ea26:	4618      	mov	r0, r3
 800ea28:	f001 fc14 	bl	8010254 <xTaskRemoveFromEventList>
 800ea2c:	4603      	mov	r3, r0
 800ea2e:	2b00      	cmp	r3, #0
 800ea30:	d012      	beq.n	800ea58 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800ea32:	4b0d      	ldr	r3, [pc, #52]	@ (800ea68 <xQueueGenericReset+0xd0>)
 800ea34:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ea38:	601a      	str	r2, [r3, #0]
 800ea3a:	f3bf 8f4f 	dsb	sy
 800ea3e:	f3bf 8f6f 	isb	sy
 800ea42:	e009      	b.n	800ea58 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800ea44:	68fb      	ldr	r3, [r7, #12]
 800ea46:	3310      	adds	r3, #16
 800ea48:	4618      	mov	r0, r3
 800ea4a:	f7ff fef1 	bl	800e830 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800ea4e:	68fb      	ldr	r3, [r7, #12]
 800ea50:	3324      	adds	r3, #36	@ 0x24
 800ea52:	4618      	mov	r0, r3
 800ea54:	f7ff feec 	bl	800e830 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800ea58:	f002 fe70 	bl	801173c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800ea5c:	2301      	movs	r3, #1
}
 800ea5e:	4618      	mov	r0, r3
 800ea60:	3710      	adds	r7, #16
 800ea62:	46bd      	mov	sp, r7
 800ea64:	bd80      	pop	{r7, pc}
 800ea66:	bf00      	nop
 800ea68:	e000ed04 	.word	0xe000ed04

0800ea6c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800ea6c:	b580      	push	{r7, lr}
 800ea6e:	b08e      	sub	sp, #56	@ 0x38
 800ea70:	af02      	add	r7, sp, #8
 800ea72:	60f8      	str	r0, [r7, #12]
 800ea74:	60b9      	str	r1, [r7, #8]
 800ea76:	607a      	str	r2, [r7, #4]
 800ea78:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800ea7a:	68fb      	ldr	r3, [r7, #12]
 800ea7c:	2b00      	cmp	r3, #0
 800ea7e:	d10b      	bne.n	800ea98 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800ea80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ea84:	f383 8811 	msr	BASEPRI, r3
 800ea88:	f3bf 8f6f 	isb	sy
 800ea8c:	f3bf 8f4f 	dsb	sy
 800ea90:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800ea92:	bf00      	nop
 800ea94:	bf00      	nop
 800ea96:	e7fd      	b.n	800ea94 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800ea98:	683b      	ldr	r3, [r7, #0]
 800ea9a:	2b00      	cmp	r3, #0
 800ea9c:	d10b      	bne.n	800eab6 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800ea9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800eaa2:	f383 8811 	msr	BASEPRI, r3
 800eaa6:	f3bf 8f6f 	isb	sy
 800eaaa:	f3bf 8f4f 	dsb	sy
 800eaae:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800eab0:	bf00      	nop
 800eab2:	bf00      	nop
 800eab4:	e7fd      	b.n	800eab2 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800eab6:	687b      	ldr	r3, [r7, #4]
 800eab8:	2b00      	cmp	r3, #0
 800eaba:	d002      	beq.n	800eac2 <xQueueGenericCreateStatic+0x56>
 800eabc:	68bb      	ldr	r3, [r7, #8]
 800eabe:	2b00      	cmp	r3, #0
 800eac0:	d001      	beq.n	800eac6 <xQueueGenericCreateStatic+0x5a>
 800eac2:	2301      	movs	r3, #1
 800eac4:	e000      	b.n	800eac8 <xQueueGenericCreateStatic+0x5c>
 800eac6:	2300      	movs	r3, #0
 800eac8:	2b00      	cmp	r3, #0
 800eaca:	d10b      	bne.n	800eae4 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800eacc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ead0:	f383 8811 	msr	BASEPRI, r3
 800ead4:	f3bf 8f6f 	isb	sy
 800ead8:	f3bf 8f4f 	dsb	sy
 800eadc:	623b      	str	r3, [r7, #32]
}
 800eade:	bf00      	nop
 800eae0:	bf00      	nop
 800eae2:	e7fd      	b.n	800eae0 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800eae4:	687b      	ldr	r3, [r7, #4]
 800eae6:	2b00      	cmp	r3, #0
 800eae8:	d102      	bne.n	800eaf0 <xQueueGenericCreateStatic+0x84>
 800eaea:	68bb      	ldr	r3, [r7, #8]
 800eaec:	2b00      	cmp	r3, #0
 800eaee:	d101      	bne.n	800eaf4 <xQueueGenericCreateStatic+0x88>
 800eaf0:	2301      	movs	r3, #1
 800eaf2:	e000      	b.n	800eaf6 <xQueueGenericCreateStatic+0x8a>
 800eaf4:	2300      	movs	r3, #0
 800eaf6:	2b00      	cmp	r3, #0
 800eaf8:	d10b      	bne.n	800eb12 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800eafa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800eafe:	f383 8811 	msr	BASEPRI, r3
 800eb02:	f3bf 8f6f 	isb	sy
 800eb06:	f3bf 8f4f 	dsb	sy
 800eb0a:	61fb      	str	r3, [r7, #28]
}
 800eb0c:	bf00      	nop
 800eb0e:	bf00      	nop
 800eb10:	e7fd      	b.n	800eb0e <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800eb12:	2350      	movs	r3, #80	@ 0x50
 800eb14:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800eb16:	697b      	ldr	r3, [r7, #20]
 800eb18:	2b50      	cmp	r3, #80	@ 0x50
 800eb1a:	d00b      	beq.n	800eb34 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800eb1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800eb20:	f383 8811 	msr	BASEPRI, r3
 800eb24:	f3bf 8f6f 	isb	sy
 800eb28:	f3bf 8f4f 	dsb	sy
 800eb2c:	61bb      	str	r3, [r7, #24]
}
 800eb2e:	bf00      	nop
 800eb30:	bf00      	nop
 800eb32:	e7fd      	b.n	800eb30 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800eb34:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800eb36:	683b      	ldr	r3, [r7, #0]
 800eb38:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800eb3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800eb3c:	2b00      	cmp	r3, #0
 800eb3e:	d00d      	beq.n	800eb5c <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800eb40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800eb42:	2201      	movs	r2, #1
 800eb44:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800eb48:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800eb4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800eb4e:	9300      	str	r3, [sp, #0]
 800eb50:	4613      	mov	r3, r2
 800eb52:	687a      	ldr	r2, [r7, #4]
 800eb54:	68b9      	ldr	r1, [r7, #8]
 800eb56:	68f8      	ldr	r0, [r7, #12]
 800eb58:	f000 f840 	bl	800ebdc <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800eb5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800eb5e:	4618      	mov	r0, r3
 800eb60:	3730      	adds	r7, #48	@ 0x30
 800eb62:	46bd      	mov	sp, r7
 800eb64:	bd80      	pop	{r7, pc}

0800eb66 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800eb66:	b580      	push	{r7, lr}
 800eb68:	b08a      	sub	sp, #40	@ 0x28
 800eb6a:	af02      	add	r7, sp, #8
 800eb6c:	60f8      	str	r0, [r7, #12]
 800eb6e:	60b9      	str	r1, [r7, #8]
 800eb70:	4613      	mov	r3, r2
 800eb72:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800eb74:	68fb      	ldr	r3, [r7, #12]
 800eb76:	2b00      	cmp	r3, #0
 800eb78:	d10b      	bne.n	800eb92 <xQueueGenericCreate+0x2c>
	__asm volatile
 800eb7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800eb7e:	f383 8811 	msr	BASEPRI, r3
 800eb82:	f3bf 8f6f 	isb	sy
 800eb86:	f3bf 8f4f 	dsb	sy
 800eb8a:	613b      	str	r3, [r7, #16]
}
 800eb8c:	bf00      	nop
 800eb8e:	bf00      	nop
 800eb90:	e7fd      	b.n	800eb8e <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800eb92:	68fb      	ldr	r3, [r7, #12]
 800eb94:	68ba      	ldr	r2, [r7, #8]
 800eb96:	fb02 f303 	mul.w	r3, r2, r3
 800eb9a:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800eb9c:	69fb      	ldr	r3, [r7, #28]
 800eb9e:	3350      	adds	r3, #80	@ 0x50
 800eba0:	4618      	mov	r0, r3
 800eba2:	f002 febb 	bl	801191c <pvPortMalloc>
 800eba6:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800eba8:	69bb      	ldr	r3, [r7, #24]
 800ebaa:	2b00      	cmp	r3, #0
 800ebac:	d011      	beq.n	800ebd2 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800ebae:	69bb      	ldr	r3, [r7, #24]
 800ebb0:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800ebb2:	697b      	ldr	r3, [r7, #20]
 800ebb4:	3350      	adds	r3, #80	@ 0x50
 800ebb6:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800ebb8:	69bb      	ldr	r3, [r7, #24]
 800ebba:	2200      	movs	r2, #0
 800ebbc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800ebc0:	79fa      	ldrb	r2, [r7, #7]
 800ebc2:	69bb      	ldr	r3, [r7, #24]
 800ebc4:	9300      	str	r3, [sp, #0]
 800ebc6:	4613      	mov	r3, r2
 800ebc8:	697a      	ldr	r2, [r7, #20]
 800ebca:	68b9      	ldr	r1, [r7, #8]
 800ebcc:	68f8      	ldr	r0, [r7, #12]
 800ebce:	f000 f805 	bl	800ebdc <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800ebd2:	69bb      	ldr	r3, [r7, #24]
	}
 800ebd4:	4618      	mov	r0, r3
 800ebd6:	3720      	adds	r7, #32
 800ebd8:	46bd      	mov	sp, r7
 800ebda:	bd80      	pop	{r7, pc}

0800ebdc <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800ebdc:	b580      	push	{r7, lr}
 800ebde:	b084      	sub	sp, #16
 800ebe0:	af00      	add	r7, sp, #0
 800ebe2:	60f8      	str	r0, [r7, #12]
 800ebe4:	60b9      	str	r1, [r7, #8]
 800ebe6:	607a      	str	r2, [r7, #4]
 800ebe8:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800ebea:	68bb      	ldr	r3, [r7, #8]
 800ebec:	2b00      	cmp	r3, #0
 800ebee:	d103      	bne.n	800ebf8 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800ebf0:	69bb      	ldr	r3, [r7, #24]
 800ebf2:	69ba      	ldr	r2, [r7, #24]
 800ebf4:	601a      	str	r2, [r3, #0]
 800ebf6:	e002      	b.n	800ebfe <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800ebf8:	69bb      	ldr	r3, [r7, #24]
 800ebfa:	687a      	ldr	r2, [r7, #4]
 800ebfc:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800ebfe:	69bb      	ldr	r3, [r7, #24]
 800ec00:	68fa      	ldr	r2, [r7, #12]
 800ec02:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800ec04:	69bb      	ldr	r3, [r7, #24]
 800ec06:	68ba      	ldr	r2, [r7, #8]
 800ec08:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800ec0a:	2101      	movs	r1, #1
 800ec0c:	69b8      	ldr	r0, [r7, #24]
 800ec0e:	f7ff fec3 	bl	800e998 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800ec12:	69bb      	ldr	r3, [r7, #24]
 800ec14:	78fa      	ldrb	r2, [r7, #3]
 800ec16:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800ec1a:	bf00      	nop
 800ec1c:	3710      	adds	r7, #16
 800ec1e:	46bd      	mov	sp, r7
 800ec20:	bd80      	pop	{r7, pc}

0800ec22 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800ec22:	b580      	push	{r7, lr}
 800ec24:	b082      	sub	sp, #8
 800ec26:	af00      	add	r7, sp, #0
 800ec28:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800ec2a:	687b      	ldr	r3, [r7, #4]
 800ec2c:	2b00      	cmp	r3, #0
 800ec2e:	d00e      	beq.n	800ec4e <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800ec30:	687b      	ldr	r3, [r7, #4]
 800ec32:	2200      	movs	r2, #0
 800ec34:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800ec36:	687b      	ldr	r3, [r7, #4]
 800ec38:	2200      	movs	r2, #0
 800ec3a:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 800ec3c:	687b      	ldr	r3, [r7, #4]
 800ec3e:	2200      	movs	r2, #0
 800ec40:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800ec42:	2300      	movs	r3, #0
 800ec44:	2200      	movs	r2, #0
 800ec46:	2100      	movs	r1, #0
 800ec48:	6878      	ldr	r0, [r7, #4]
 800ec4a:	f000 f8a3 	bl	800ed94 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800ec4e:	bf00      	nop
 800ec50:	3708      	adds	r7, #8
 800ec52:	46bd      	mov	sp, r7
 800ec54:	bd80      	pop	{r7, pc}

0800ec56 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800ec56:	b580      	push	{r7, lr}
 800ec58:	b086      	sub	sp, #24
 800ec5a:	af00      	add	r7, sp, #0
 800ec5c:	4603      	mov	r3, r0
 800ec5e:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800ec60:	2301      	movs	r3, #1
 800ec62:	617b      	str	r3, [r7, #20]
 800ec64:	2300      	movs	r3, #0
 800ec66:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800ec68:	79fb      	ldrb	r3, [r7, #7]
 800ec6a:	461a      	mov	r2, r3
 800ec6c:	6939      	ldr	r1, [r7, #16]
 800ec6e:	6978      	ldr	r0, [r7, #20]
 800ec70:	f7ff ff79 	bl	800eb66 <xQueueGenericCreate>
 800ec74:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800ec76:	68f8      	ldr	r0, [r7, #12]
 800ec78:	f7ff ffd3 	bl	800ec22 <prvInitialiseMutex>

		return xNewQueue;
 800ec7c:	68fb      	ldr	r3, [r7, #12]
	}
 800ec7e:	4618      	mov	r0, r3
 800ec80:	3718      	adds	r7, #24
 800ec82:	46bd      	mov	sp, r7
 800ec84:	bd80      	pop	{r7, pc}

0800ec86 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800ec86:	b580      	push	{r7, lr}
 800ec88:	b088      	sub	sp, #32
 800ec8a:	af02      	add	r7, sp, #8
 800ec8c:	4603      	mov	r3, r0
 800ec8e:	6039      	str	r1, [r7, #0]
 800ec90:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800ec92:	2301      	movs	r3, #1
 800ec94:	617b      	str	r3, [r7, #20]
 800ec96:	2300      	movs	r3, #0
 800ec98:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800ec9a:	79fb      	ldrb	r3, [r7, #7]
 800ec9c:	9300      	str	r3, [sp, #0]
 800ec9e:	683b      	ldr	r3, [r7, #0]
 800eca0:	2200      	movs	r2, #0
 800eca2:	6939      	ldr	r1, [r7, #16]
 800eca4:	6978      	ldr	r0, [r7, #20]
 800eca6:	f7ff fee1 	bl	800ea6c <xQueueGenericCreateStatic>
 800ecaa:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800ecac:	68f8      	ldr	r0, [r7, #12]
 800ecae:	f7ff ffb8 	bl	800ec22 <prvInitialiseMutex>

		return xNewQueue;
 800ecb2:	68fb      	ldr	r3, [r7, #12]
	}
 800ecb4:	4618      	mov	r0, r3
 800ecb6:	3718      	adds	r7, #24
 800ecb8:	46bd      	mov	sp, r7
 800ecba:	bd80      	pop	{r7, pc}

0800ecbc <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 800ecbc:	b590      	push	{r4, r7, lr}
 800ecbe:	b087      	sub	sp, #28
 800ecc0:	af00      	add	r7, sp, #0
 800ecc2:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 800ecc4:	687b      	ldr	r3, [r7, #4]
 800ecc6:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 800ecc8:	693b      	ldr	r3, [r7, #16]
 800ecca:	2b00      	cmp	r3, #0
 800eccc:	d10b      	bne.n	800ece6 <xQueueGiveMutexRecursive+0x2a>
	__asm volatile
 800ecce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ecd2:	f383 8811 	msr	BASEPRI, r3
 800ecd6:	f3bf 8f6f 	isb	sy
 800ecda:	f3bf 8f4f 	dsb	sy
 800ecde:	60fb      	str	r3, [r7, #12]
}
 800ece0:	bf00      	nop
 800ece2:	bf00      	nop
 800ece4:	e7fd      	b.n	800ece2 <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 800ece6:	693b      	ldr	r3, [r7, #16]
 800ece8:	689c      	ldr	r4, [r3, #8]
 800ecea:	f001 fcb1 	bl	8010650 <xTaskGetCurrentTaskHandle>
 800ecee:	4603      	mov	r3, r0
 800ecf0:	429c      	cmp	r4, r3
 800ecf2:	d111      	bne.n	800ed18 <xQueueGiveMutexRecursive+0x5c>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 800ecf4:	693b      	ldr	r3, [r7, #16]
 800ecf6:	68db      	ldr	r3, [r3, #12]
 800ecf8:	1e5a      	subs	r2, r3, #1
 800ecfa:	693b      	ldr	r3, [r7, #16]
 800ecfc:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 800ecfe:	693b      	ldr	r3, [r7, #16]
 800ed00:	68db      	ldr	r3, [r3, #12]
 800ed02:	2b00      	cmp	r3, #0
 800ed04:	d105      	bne.n	800ed12 <xQueueGiveMutexRecursive+0x56>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 800ed06:	2300      	movs	r3, #0
 800ed08:	2200      	movs	r2, #0
 800ed0a:	2100      	movs	r1, #0
 800ed0c:	6938      	ldr	r0, [r7, #16]
 800ed0e:	f000 f841 	bl	800ed94 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 800ed12:	2301      	movs	r3, #1
 800ed14:	617b      	str	r3, [r7, #20]
 800ed16:	e001      	b.n	800ed1c <xQueueGiveMutexRecursive+0x60>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 800ed18:	2300      	movs	r3, #0
 800ed1a:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 800ed1c:	697b      	ldr	r3, [r7, #20]
	}
 800ed1e:	4618      	mov	r0, r3
 800ed20:	371c      	adds	r7, #28
 800ed22:	46bd      	mov	sp, r7
 800ed24:	bd90      	pop	{r4, r7, pc}

0800ed26 <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 800ed26:	b590      	push	{r4, r7, lr}
 800ed28:	b087      	sub	sp, #28
 800ed2a:	af00      	add	r7, sp, #0
 800ed2c:	6078      	str	r0, [r7, #4]
 800ed2e:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 800ed30:	687b      	ldr	r3, [r7, #4]
 800ed32:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 800ed34:	693b      	ldr	r3, [r7, #16]
 800ed36:	2b00      	cmp	r3, #0
 800ed38:	d10b      	bne.n	800ed52 <xQueueTakeMutexRecursive+0x2c>
	__asm volatile
 800ed3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ed3e:	f383 8811 	msr	BASEPRI, r3
 800ed42:	f3bf 8f6f 	isb	sy
 800ed46:	f3bf 8f4f 	dsb	sy
 800ed4a:	60fb      	str	r3, [r7, #12]
}
 800ed4c:	bf00      	nop
 800ed4e:	bf00      	nop
 800ed50:	e7fd      	b.n	800ed4e <xQueueTakeMutexRecursive+0x28>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 800ed52:	693b      	ldr	r3, [r7, #16]
 800ed54:	689c      	ldr	r4, [r3, #8]
 800ed56:	f001 fc7b 	bl	8010650 <xTaskGetCurrentTaskHandle>
 800ed5a:	4603      	mov	r3, r0
 800ed5c:	429c      	cmp	r4, r3
 800ed5e:	d107      	bne.n	800ed70 <xQueueTakeMutexRecursive+0x4a>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 800ed60:	693b      	ldr	r3, [r7, #16]
 800ed62:	68db      	ldr	r3, [r3, #12]
 800ed64:	1c5a      	adds	r2, r3, #1
 800ed66:	693b      	ldr	r3, [r7, #16]
 800ed68:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 800ed6a:	2301      	movs	r3, #1
 800ed6c:	617b      	str	r3, [r7, #20]
 800ed6e:	e00c      	b.n	800ed8a <xQueueTakeMutexRecursive+0x64>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 800ed70:	6839      	ldr	r1, [r7, #0]
 800ed72:	6938      	ldr	r0, [r7, #16]
 800ed74:	f000 fa90 	bl	800f298 <xQueueSemaphoreTake>
 800ed78:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 800ed7a:	697b      	ldr	r3, [r7, #20]
 800ed7c:	2b00      	cmp	r3, #0
 800ed7e:	d004      	beq.n	800ed8a <xQueueTakeMutexRecursive+0x64>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 800ed80:	693b      	ldr	r3, [r7, #16]
 800ed82:	68db      	ldr	r3, [r3, #12]
 800ed84:	1c5a      	adds	r2, r3, #1
 800ed86:	693b      	ldr	r3, [r7, #16]
 800ed88:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 800ed8a:	697b      	ldr	r3, [r7, #20]
	}
 800ed8c:	4618      	mov	r0, r3
 800ed8e:	371c      	adds	r7, #28
 800ed90:	46bd      	mov	sp, r7
 800ed92:	bd90      	pop	{r4, r7, pc}

0800ed94 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800ed94:	b580      	push	{r7, lr}
 800ed96:	b08e      	sub	sp, #56	@ 0x38
 800ed98:	af00      	add	r7, sp, #0
 800ed9a:	60f8      	str	r0, [r7, #12]
 800ed9c:	60b9      	str	r1, [r7, #8]
 800ed9e:	607a      	str	r2, [r7, #4]
 800eda0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800eda2:	2300      	movs	r3, #0
 800eda4:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800eda6:	68fb      	ldr	r3, [r7, #12]
 800eda8:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800edaa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800edac:	2b00      	cmp	r3, #0
 800edae:	d10b      	bne.n	800edc8 <xQueueGenericSend+0x34>
	__asm volatile
 800edb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800edb4:	f383 8811 	msr	BASEPRI, r3
 800edb8:	f3bf 8f6f 	isb	sy
 800edbc:	f3bf 8f4f 	dsb	sy
 800edc0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800edc2:	bf00      	nop
 800edc4:	bf00      	nop
 800edc6:	e7fd      	b.n	800edc4 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800edc8:	68bb      	ldr	r3, [r7, #8]
 800edca:	2b00      	cmp	r3, #0
 800edcc:	d103      	bne.n	800edd6 <xQueueGenericSend+0x42>
 800edce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800edd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800edd2:	2b00      	cmp	r3, #0
 800edd4:	d101      	bne.n	800edda <xQueueGenericSend+0x46>
 800edd6:	2301      	movs	r3, #1
 800edd8:	e000      	b.n	800eddc <xQueueGenericSend+0x48>
 800edda:	2300      	movs	r3, #0
 800eddc:	2b00      	cmp	r3, #0
 800edde:	d10b      	bne.n	800edf8 <xQueueGenericSend+0x64>
	__asm volatile
 800ede0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ede4:	f383 8811 	msr	BASEPRI, r3
 800ede8:	f3bf 8f6f 	isb	sy
 800edec:	f3bf 8f4f 	dsb	sy
 800edf0:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800edf2:	bf00      	nop
 800edf4:	bf00      	nop
 800edf6:	e7fd      	b.n	800edf4 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800edf8:	683b      	ldr	r3, [r7, #0]
 800edfa:	2b02      	cmp	r3, #2
 800edfc:	d103      	bne.n	800ee06 <xQueueGenericSend+0x72>
 800edfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ee00:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ee02:	2b01      	cmp	r3, #1
 800ee04:	d101      	bne.n	800ee0a <xQueueGenericSend+0x76>
 800ee06:	2301      	movs	r3, #1
 800ee08:	e000      	b.n	800ee0c <xQueueGenericSend+0x78>
 800ee0a:	2300      	movs	r3, #0
 800ee0c:	2b00      	cmp	r3, #0
 800ee0e:	d10b      	bne.n	800ee28 <xQueueGenericSend+0x94>
	__asm volatile
 800ee10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ee14:	f383 8811 	msr	BASEPRI, r3
 800ee18:	f3bf 8f6f 	isb	sy
 800ee1c:	f3bf 8f4f 	dsb	sy
 800ee20:	623b      	str	r3, [r7, #32]
}
 800ee22:	bf00      	nop
 800ee24:	bf00      	nop
 800ee26:	e7fd      	b.n	800ee24 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800ee28:	f001 fc22 	bl	8010670 <xTaskGetSchedulerState>
 800ee2c:	4603      	mov	r3, r0
 800ee2e:	2b00      	cmp	r3, #0
 800ee30:	d102      	bne.n	800ee38 <xQueueGenericSend+0xa4>
 800ee32:	687b      	ldr	r3, [r7, #4]
 800ee34:	2b00      	cmp	r3, #0
 800ee36:	d101      	bne.n	800ee3c <xQueueGenericSend+0xa8>
 800ee38:	2301      	movs	r3, #1
 800ee3a:	e000      	b.n	800ee3e <xQueueGenericSend+0xaa>
 800ee3c:	2300      	movs	r3, #0
 800ee3e:	2b00      	cmp	r3, #0
 800ee40:	d10b      	bne.n	800ee5a <xQueueGenericSend+0xc6>
	__asm volatile
 800ee42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ee46:	f383 8811 	msr	BASEPRI, r3
 800ee4a:	f3bf 8f6f 	isb	sy
 800ee4e:	f3bf 8f4f 	dsb	sy
 800ee52:	61fb      	str	r3, [r7, #28]
}
 800ee54:	bf00      	nop
 800ee56:	bf00      	nop
 800ee58:	e7fd      	b.n	800ee56 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800ee5a:	f002 fc3d 	bl	80116d8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800ee5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ee60:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800ee62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ee64:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ee66:	429a      	cmp	r2, r3
 800ee68:	d302      	bcc.n	800ee70 <xQueueGenericSend+0xdc>
 800ee6a:	683b      	ldr	r3, [r7, #0]
 800ee6c:	2b02      	cmp	r3, #2
 800ee6e:	d129      	bne.n	800eec4 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800ee70:	683a      	ldr	r2, [r7, #0]
 800ee72:	68b9      	ldr	r1, [r7, #8]
 800ee74:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800ee76:	f000 fb37 	bl	800f4e8 <prvCopyDataToQueue>
 800ee7a:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800ee7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ee7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ee80:	2b00      	cmp	r3, #0
 800ee82:	d010      	beq.n	800eea6 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800ee84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ee86:	3324      	adds	r3, #36	@ 0x24
 800ee88:	4618      	mov	r0, r3
 800ee8a:	f001 f9e3 	bl	8010254 <xTaskRemoveFromEventList>
 800ee8e:	4603      	mov	r3, r0
 800ee90:	2b00      	cmp	r3, #0
 800ee92:	d013      	beq.n	800eebc <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800ee94:	4b3f      	ldr	r3, [pc, #252]	@ (800ef94 <xQueueGenericSend+0x200>)
 800ee96:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ee9a:	601a      	str	r2, [r3, #0]
 800ee9c:	f3bf 8f4f 	dsb	sy
 800eea0:	f3bf 8f6f 	isb	sy
 800eea4:	e00a      	b.n	800eebc <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800eea6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800eea8:	2b00      	cmp	r3, #0
 800eeaa:	d007      	beq.n	800eebc <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800eeac:	4b39      	ldr	r3, [pc, #228]	@ (800ef94 <xQueueGenericSend+0x200>)
 800eeae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800eeb2:	601a      	str	r2, [r3, #0]
 800eeb4:	f3bf 8f4f 	dsb	sy
 800eeb8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800eebc:	f002 fc3e 	bl	801173c <vPortExitCritical>
				return pdPASS;
 800eec0:	2301      	movs	r3, #1
 800eec2:	e063      	b.n	800ef8c <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800eec4:	687b      	ldr	r3, [r7, #4]
 800eec6:	2b00      	cmp	r3, #0
 800eec8:	d103      	bne.n	800eed2 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800eeca:	f002 fc37 	bl	801173c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800eece:	2300      	movs	r3, #0
 800eed0:	e05c      	b.n	800ef8c <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800eed2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800eed4:	2b00      	cmp	r3, #0
 800eed6:	d106      	bne.n	800eee6 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800eed8:	f107 0314 	add.w	r3, r7, #20
 800eedc:	4618      	mov	r0, r3
 800eede:	f001 fa1d 	bl	801031c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800eee2:	2301      	movs	r3, #1
 800eee4:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800eee6:	f002 fc29 	bl	801173c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800eeea:	f000 ff4f 	bl	800fd8c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800eeee:	f002 fbf3 	bl	80116d8 <vPortEnterCritical>
 800eef2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eef4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800eef8:	b25b      	sxtb	r3, r3
 800eefa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800eefe:	d103      	bne.n	800ef08 <xQueueGenericSend+0x174>
 800ef00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ef02:	2200      	movs	r2, #0
 800ef04:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800ef08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ef0a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800ef0e:	b25b      	sxtb	r3, r3
 800ef10:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ef14:	d103      	bne.n	800ef1e <xQueueGenericSend+0x18a>
 800ef16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ef18:	2200      	movs	r2, #0
 800ef1a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800ef1e:	f002 fc0d 	bl	801173c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800ef22:	1d3a      	adds	r2, r7, #4
 800ef24:	f107 0314 	add.w	r3, r7, #20
 800ef28:	4611      	mov	r1, r2
 800ef2a:	4618      	mov	r0, r3
 800ef2c:	f001 fa0c 	bl	8010348 <xTaskCheckForTimeOut>
 800ef30:	4603      	mov	r3, r0
 800ef32:	2b00      	cmp	r3, #0
 800ef34:	d124      	bne.n	800ef80 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800ef36:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800ef38:	f000 fbce 	bl	800f6d8 <prvIsQueueFull>
 800ef3c:	4603      	mov	r3, r0
 800ef3e:	2b00      	cmp	r3, #0
 800ef40:	d018      	beq.n	800ef74 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800ef42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ef44:	3310      	adds	r3, #16
 800ef46:	687a      	ldr	r2, [r7, #4]
 800ef48:	4611      	mov	r1, r2
 800ef4a:	4618      	mov	r0, r3
 800ef4c:	f001 f930 	bl	80101b0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800ef50:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800ef52:	f000 fb59 	bl	800f608 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800ef56:	f000 ff27 	bl	800fda8 <xTaskResumeAll>
 800ef5a:	4603      	mov	r3, r0
 800ef5c:	2b00      	cmp	r3, #0
 800ef5e:	f47f af7c 	bne.w	800ee5a <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800ef62:	4b0c      	ldr	r3, [pc, #48]	@ (800ef94 <xQueueGenericSend+0x200>)
 800ef64:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ef68:	601a      	str	r2, [r3, #0]
 800ef6a:	f3bf 8f4f 	dsb	sy
 800ef6e:	f3bf 8f6f 	isb	sy
 800ef72:	e772      	b.n	800ee5a <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800ef74:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800ef76:	f000 fb47 	bl	800f608 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800ef7a:	f000 ff15 	bl	800fda8 <xTaskResumeAll>
 800ef7e:	e76c      	b.n	800ee5a <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800ef80:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800ef82:	f000 fb41 	bl	800f608 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800ef86:	f000 ff0f 	bl	800fda8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800ef8a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800ef8c:	4618      	mov	r0, r3
 800ef8e:	3738      	adds	r7, #56	@ 0x38
 800ef90:	46bd      	mov	sp, r7
 800ef92:	bd80      	pop	{r7, pc}
 800ef94:	e000ed04 	.word	0xe000ed04

0800ef98 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800ef98:	b580      	push	{r7, lr}
 800ef9a:	b090      	sub	sp, #64	@ 0x40
 800ef9c:	af00      	add	r7, sp, #0
 800ef9e:	60f8      	str	r0, [r7, #12]
 800efa0:	60b9      	str	r1, [r7, #8]
 800efa2:	607a      	str	r2, [r7, #4]
 800efa4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800efa6:	68fb      	ldr	r3, [r7, #12]
 800efa8:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800efaa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800efac:	2b00      	cmp	r3, #0
 800efae:	d10b      	bne.n	800efc8 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800efb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800efb4:	f383 8811 	msr	BASEPRI, r3
 800efb8:	f3bf 8f6f 	isb	sy
 800efbc:	f3bf 8f4f 	dsb	sy
 800efc0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800efc2:	bf00      	nop
 800efc4:	bf00      	nop
 800efc6:	e7fd      	b.n	800efc4 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800efc8:	68bb      	ldr	r3, [r7, #8]
 800efca:	2b00      	cmp	r3, #0
 800efcc:	d103      	bne.n	800efd6 <xQueueGenericSendFromISR+0x3e>
 800efce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800efd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800efd2:	2b00      	cmp	r3, #0
 800efd4:	d101      	bne.n	800efda <xQueueGenericSendFromISR+0x42>
 800efd6:	2301      	movs	r3, #1
 800efd8:	e000      	b.n	800efdc <xQueueGenericSendFromISR+0x44>
 800efda:	2300      	movs	r3, #0
 800efdc:	2b00      	cmp	r3, #0
 800efde:	d10b      	bne.n	800eff8 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800efe0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800efe4:	f383 8811 	msr	BASEPRI, r3
 800efe8:	f3bf 8f6f 	isb	sy
 800efec:	f3bf 8f4f 	dsb	sy
 800eff0:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800eff2:	bf00      	nop
 800eff4:	bf00      	nop
 800eff6:	e7fd      	b.n	800eff4 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800eff8:	683b      	ldr	r3, [r7, #0]
 800effa:	2b02      	cmp	r3, #2
 800effc:	d103      	bne.n	800f006 <xQueueGenericSendFromISR+0x6e>
 800effe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f000:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f002:	2b01      	cmp	r3, #1
 800f004:	d101      	bne.n	800f00a <xQueueGenericSendFromISR+0x72>
 800f006:	2301      	movs	r3, #1
 800f008:	e000      	b.n	800f00c <xQueueGenericSendFromISR+0x74>
 800f00a:	2300      	movs	r3, #0
 800f00c:	2b00      	cmp	r3, #0
 800f00e:	d10b      	bne.n	800f028 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800f010:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f014:	f383 8811 	msr	BASEPRI, r3
 800f018:	f3bf 8f6f 	isb	sy
 800f01c:	f3bf 8f4f 	dsb	sy
 800f020:	623b      	str	r3, [r7, #32]
}
 800f022:	bf00      	nop
 800f024:	bf00      	nop
 800f026:	e7fd      	b.n	800f024 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800f028:	f002 fc36 	bl	8011898 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800f02c:	f3ef 8211 	mrs	r2, BASEPRI
 800f030:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f034:	f383 8811 	msr	BASEPRI, r3
 800f038:	f3bf 8f6f 	isb	sy
 800f03c:	f3bf 8f4f 	dsb	sy
 800f040:	61fa      	str	r2, [r7, #28]
 800f042:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800f044:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800f046:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800f048:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f04a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800f04c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f04e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f050:	429a      	cmp	r2, r3
 800f052:	d302      	bcc.n	800f05a <xQueueGenericSendFromISR+0xc2>
 800f054:	683b      	ldr	r3, [r7, #0]
 800f056:	2b02      	cmp	r3, #2
 800f058:	d12f      	bne.n	800f0ba <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800f05a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f05c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800f060:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800f064:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f066:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f068:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800f06a:	683a      	ldr	r2, [r7, #0]
 800f06c:	68b9      	ldr	r1, [r7, #8]
 800f06e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800f070:	f000 fa3a 	bl	800f4e8 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800f074:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800f078:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f07c:	d112      	bne.n	800f0a4 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800f07e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f080:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f082:	2b00      	cmp	r3, #0
 800f084:	d016      	beq.n	800f0b4 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800f086:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f088:	3324      	adds	r3, #36	@ 0x24
 800f08a:	4618      	mov	r0, r3
 800f08c:	f001 f8e2 	bl	8010254 <xTaskRemoveFromEventList>
 800f090:	4603      	mov	r3, r0
 800f092:	2b00      	cmp	r3, #0
 800f094:	d00e      	beq.n	800f0b4 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800f096:	687b      	ldr	r3, [r7, #4]
 800f098:	2b00      	cmp	r3, #0
 800f09a:	d00b      	beq.n	800f0b4 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800f09c:	687b      	ldr	r3, [r7, #4]
 800f09e:	2201      	movs	r2, #1
 800f0a0:	601a      	str	r2, [r3, #0]
 800f0a2:	e007      	b.n	800f0b4 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800f0a4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800f0a8:	3301      	adds	r3, #1
 800f0aa:	b2db      	uxtb	r3, r3
 800f0ac:	b25a      	sxtb	r2, r3
 800f0ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f0b0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800f0b4:	2301      	movs	r3, #1
 800f0b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800f0b8:	e001      	b.n	800f0be <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800f0ba:	2300      	movs	r3, #0
 800f0bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800f0be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f0c0:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800f0c2:	697b      	ldr	r3, [r7, #20]
 800f0c4:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800f0c8:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800f0ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800f0cc:	4618      	mov	r0, r3
 800f0ce:	3740      	adds	r7, #64	@ 0x40
 800f0d0:	46bd      	mov	sp, r7
 800f0d2:	bd80      	pop	{r7, pc}

0800f0d4 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800f0d4:	b580      	push	{r7, lr}
 800f0d6:	b08c      	sub	sp, #48	@ 0x30
 800f0d8:	af00      	add	r7, sp, #0
 800f0da:	60f8      	str	r0, [r7, #12]
 800f0dc:	60b9      	str	r1, [r7, #8]
 800f0de:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800f0e0:	2300      	movs	r3, #0
 800f0e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800f0e4:	68fb      	ldr	r3, [r7, #12]
 800f0e6:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800f0e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f0ea:	2b00      	cmp	r3, #0
 800f0ec:	d10b      	bne.n	800f106 <xQueueReceive+0x32>
	__asm volatile
 800f0ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f0f2:	f383 8811 	msr	BASEPRI, r3
 800f0f6:	f3bf 8f6f 	isb	sy
 800f0fa:	f3bf 8f4f 	dsb	sy
 800f0fe:	623b      	str	r3, [r7, #32]
}
 800f100:	bf00      	nop
 800f102:	bf00      	nop
 800f104:	e7fd      	b.n	800f102 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800f106:	68bb      	ldr	r3, [r7, #8]
 800f108:	2b00      	cmp	r3, #0
 800f10a:	d103      	bne.n	800f114 <xQueueReceive+0x40>
 800f10c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f10e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f110:	2b00      	cmp	r3, #0
 800f112:	d101      	bne.n	800f118 <xQueueReceive+0x44>
 800f114:	2301      	movs	r3, #1
 800f116:	e000      	b.n	800f11a <xQueueReceive+0x46>
 800f118:	2300      	movs	r3, #0
 800f11a:	2b00      	cmp	r3, #0
 800f11c:	d10b      	bne.n	800f136 <xQueueReceive+0x62>
	__asm volatile
 800f11e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f122:	f383 8811 	msr	BASEPRI, r3
 800f126:	f3bf 8f6f 	isb	sy
 800f12a:	f3bf 8f4f 	dsb	sy
 800f12e:	61fb      	str	r3, [r7, #28]
}
 800f130:	bf00      	nop
 800f132:	bf00      	nop
 800f134:	e7fd      	b.n	800f132 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800f136:	f001 fa9b 	bl	8010670 <xTaskGetSchedulerState>
 800f13a:	4603      	mov	r3, r0
 800f13c:	2b00      	cmp	r3, #0
 800f13e:	d102      	bne.n	800f146 <xQueueReceive+0x72>
 800f140:	687b      	ldr	r3, [r7, #4]
 800f142:	2b00      	cmp	r3, #0
 800f144:	d101      	bne.n	800f14a <xQueueReceive+0x76>
 800f146:	2301      	movs	r3, #1
 800f148:	e000      	b.n	800f14c <xQueueReceive+0x78>
 800f14a:	2300      	movs	r3, #0
 800f14c:	2b00      	cmp	r3, #0
 800f14e:	d10b      	bne.n	800f168 <xQueueReceive+0x94>
	__asm volatile
 800f150:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f154:	f383 8811 	msr	BASEPRI, r3
 800f158:	f3bf 8f6f 	isb	sy
 800f15c:	f3bf 8f4f 	dsb	sy
 800f160:	61bb      	str	r3, [r7, #24]
}
 800f162:	bf00      	nop
 800f164:	bf00      	nop
 800f166:	e7fd      	b.n	800f164 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800f168:	f002 fab6 	bl	80116d8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800f16c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f16e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f170:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800f172:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f174:	2b00      	cmp	r3, #0
 800f176:	d01f      	beq.n	800f1b8 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800f178:	68b9      	ldr	r1, [r7, #8]
 800f17a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f17c:	f000 fa1e 	bl	800f5bc <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800f180:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f182:	1e5a      	subs	r2, r3, #1
 800f184:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f186:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800f188:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f18a:	691b      	ldr	r3, [r3, #16]
 800f18c:	2b00      	cmp	r3, #0
 800f18e:	d00f      	beq.n	800f1b0 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800f190:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f192:	3310      	adds	r3, #16
 800f194:	4618      	mov	r0, r3
 800f196:	f001 f85d 	bl	8010254 <xTaskRemoveFromEventList>
 800f19a:	4603      	mov	r3, r0
 800f19c:	2b00      	cmp	r3, #0
 800f19e:	d007      	beq.n	800f1b0 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800f1a0:	4b3c      	ldr	r3, [pc, #240]	@ (800f294 <xQueueReceive+0x1c0>)
 800f1a2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f1a6:	601a      	str	r2, [r3, #0]
 800f1a8:	f3bf 8f4f 	dsb	sy
 800f1ac:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800f1b0:	f002 fac4 	bl	801173c <vPortExitCritical>
				return pdPASS;
 800f1b4:	2301      	movs	r3, #1
 800f1b6:	e069      	b.n	800f28c <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800f1b8:	687b      	ldr	r3, [r7, #4]
 800f1ba:	2b00      	cmp	r3, #0
 800f1bc:	d103      	bne.n	800f1c6 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800f1be:	f002 fabd 	bl	801173c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800f1c2:	2300      	movs	r3, #0
 800f1c4:	e062      	b.n	800f28c <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800f1c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f1c8:	2b00      	cmp	r3, #0
 800f1ca:	d106      	bne.n	800f1da <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800f1cc:	f107 0310 	add.w	r3, r7, #16
 800f1d0:	4618      	mov	r0, r3
 800f1d2:	f001 f8a3 	bl	801031c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800f1d6:	2301      	movs	r3, #1
 800f1d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800f1da:	f002 faaf 	bl	801173c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800f1de:	f000 fdd5 	bl	800fd8c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800f1e2:	f002 fa79 	bl	80116d8 <vPortEnterCritical>
 800f1e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f1e8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800f1ec:	b25b      	sxtb	r3, r3
 800f1ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f1f2:	d103      	bne.n	800f1fc <xQueueReceive+0x128>
 800f1f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f1f6:	2200      	movs	r2, #0
 800f1f8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800f1fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f1fe:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800f202:	b25b      	sxtb	r3, r3
 800f204:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f208:	d103      	bne.n	800f212 <xQueueReceive+0x13e>
 800f20a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f20c:	2200      	movs	r2, #0
 800f20e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800f212:	f002 fa93 	bl	801173c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800f216:	1d3a      	adds	r2, r7, #4
 800f218:	f107 0310 	add.w	r3, r7, #16
 800f21c:	4611      	mov	r1, r2
 800f21e:	4618      	mov	r0, r3
 800f220:	f001 f892 	bl	8010348 <xTaskCheckForTimeOut>
 800f224:	4603      	mov	r3, r0
 800f226:	2b00      	cmp	r3, #0
 800f228:	d123      	bne.n	800f272 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800f22a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f22c:	f000 fa3e 	bl	800f6ac <prvIsQueueEmpty>
 800f230:	4603      	mov	r3, r0
 800f232:	2b00      	cmp	r3, #0
 800f234:	d017      	beq.n	800f266 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800f236:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f238:	3324      	adds	r3, #36	@ 0x24
 800f23a:	687a      	ldr	r2, [r7, #4]
 800f23c:	4611      	mov	r1, r2
 800f23e:	4618      	mov	r0, r3
 800f240:	f000 ffb6 	bl	80101b0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800f244:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f246:	f000 f9df 	bl	800f608 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800f24a:	f000 fdad 	bl	800fda8 <xTaskResumeAll>
 800f24e:	4603      	mov	r3, r0
 800f250:	2b00      	cmp	r3, #0
 800f252:	d189      	bne.n	800f168 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800f254:	4b0f      	ldr	r3, [pc, #60]	@ (800f294 <xQueueReceive+0x1c0>)
 800f256:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f25a:	601a      	str	r2, [r3, #0]
 800f25c:	f3bf 8f4f 	dsb	sy
 800f260:	f3bf 8f6f 	isb	sy
 800f264:	e780      	b.n	800f168 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800f266:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f268:	f000 f9ce 	bl	800f608 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800f26c:	f000 fd9c 	bl	800fda8 <xTaskResumeAll>
 800f270:	e77a      	b.n	800f168 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800f272:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f274:	f000 f9c8 	bl	800f608 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800f278:	f000 fd96 	bl	800fda8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800f27c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f27e:	f000 fa15 	bl	800f6ac <prvIsQueueEmpty>
 800f282:	4603      	mov	r3, r0
 800f284:	2b00      	cmp	r3, #0
 800f286:	f43f af6f 	beq.w	800f168 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800f28a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800f28c:	4618      	mov	r0, r3
 800f28e:	3730      	adds	r7, #48	@ 0x30
 800f290:	46bd      	mov	sp, r7
 800f292:	bd80      	pop	{r7, pc}
 800f294:	e000ed04 	.word	0xe000ed04

0800f298 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800f298:	b580      	push	{r7, lr}
 800f29a:	b08e      	sub	sp, #56	@ 0x38
 800f29c:	af00      	add	r7, sp, #0
 800f29e:	6078      	str	r0, [r7, #4]
 800f2a0:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800f2a2:	2300      	movs	r3, #0
 800f2a4:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800f2a6:	687b      	ldr	r3, [r7, #4]
 800f2a8:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800f2aa:	2300      	movs	r3, #0
 800f2ac:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800f2ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f2b0:	2b00      	cmp	r3, #0
 800f2b2:	d10b      	bne.n	800f2cc <xQueueSemaphoreTake+0x34>
	__asm volatile
 800f2b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f2b8:	f383 8811 	msr	BASEPRI, r3
 800f2bc:	f3bf 8f6f 	isb	sy
 800f2c0:	f3bf 8f4f 	dsb	sy
 800f2c4:	623b      	str	r3, [r7, #32]
}
 800f2c6:	bf00      	nop
 800f2c8:	bf00      	nop
 800f2ca:	e7fd      	b.n	800f2c8 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800f2cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f2ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f2d0:	2b00      	cmp	r3, #0
 800f2d2:	d00b      	beq.n	800f2ec <xQueueSemaphoreTake+0x54>
	__asm volatile
 800f2d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f2d8:	f383 8811 	msr	BASEPRI, r3
 800f2dc:	f3bf 8f6f 	isb	sy
 800f2e0:	f3bf 8f4f 	dsb	sy
 800f2e4:	61fb      	str	r3, [r7, #28]
}
 800f2e6:	bf00      	nop
 800f2e8:	bf00      	nop
 800f2ea:	e7fd      	b.n	800f2e8 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800f2ec:	f001 f9c0 	bl	8010670 <xTaskGetSchedulerState>
 800f2f0:	4603      	mov	r3, r0
 800f2f2:	2b00      	cmp	r3, #0
 800f2f4:	d102      	bne.n	800f2fc <xQueueSemaphoreTake+0x64>
 800f2f6:	683b      	ldr	r3, [r7, #0]
 800f2f8:	2b00      	cmp	r3, #0
 800f2fa:	d101      	bne.n	800f300 <xQueueSemaphoreTake+0x68>
 800f2fc:	2301      	movs	r3, #1
 800f2fe:	e000      	b.n	800f302 <xQueueSemaphoreTake+0x6a>
 800f300:	2300      	movs	r3, #0
 800f302:	2b00      	cmp	r3, #0
 800f304:	d10b      	bne.n	800f31e <xQueueSemaphoreTake+0x86>
	__asm volatile
 800f306:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f30a:	f383 8811 	msr	BASEPRI, r3
 800f30e:	f3bf 8f6f 	isb	sy
 800f312:	f3bf 8f4f 	dsb	sy
 800f316:	61bb      	str	r3, [r7, #24]
}
 800f318:	bf00      	nop
 800f31a:	bf00      	nop
 800f31c:	e7fd      	b.n	800f31a <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800f31e:	f002 f9db 	bl	80116d8 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800f322:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f324:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f326:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800f328:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f32a:	2b00      	cmp	r3, #0
 800f32c:	d024      	beq.n	800f378 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800f32e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f330:	1e5a      	subs	r2, r3, #1
 800f332:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f334:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800f336:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f338:	681b      	ldr	r3, [r3, #0]
 800f33a:	2b00      	cmp	r3, #0
 800f33c:	d104      	bne.n	800f348 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800f33e:	f001 fb11 	bl	8010964 <pvTaskIncrementMutexHeldCount>
 800f342:	4602      	mov	r2, r0
 800f344:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f346:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800f348:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f34a:	691b      	ldr	r3, [r3, #16]
 800f34c:	2b00      	cmp	r3, #0
 800f34e:	d00f      	beq.n	800f370 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800f350:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f352:	3310      	adds	r3, #16
 800f354:	4618      	mov	r0, r3
 800f356:	f000 ff7d 	bl	8010254 <xTaskRemoveFromEventList>
 800f35a:	4603      	mov	r3, r0
 800f35c:	2b00      	cmp	r3, #0
 800f35e:	d007      	beq.n	800f370 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800f360:	4b54      	ldr	r3, [pc, #336]	@ (800f4b4 <xQueueSemaphoreTake+0x21c>)
 800f362:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f366:	601a      	str	r2, [r3, #0]
 800f368:	f3bf 8f4f 	dsb	sy
 800f36c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800f370:	f002 f9e4 	bl	801173c <vPortExitCritical>
				return pdPASS;
 800f374:	2301      	movs	r3, #1
 800f376:	e098      	b.n	800f4aa <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800f378:	683b      	ldr	r3, [r7, #0]
 800f37a:	2b00      	cmp	r3, #0
 800f37c:	d112      	bne.n	800f3a4 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800f37e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f380:	2b00      	cmp	r3, #0
 800f382:	d00b      	beq.n	800f39c <xQueueSemaphoreTake+0x104>
	__asm volatile
 800f384:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f388:	f383 8811 	msr	BASEPRI, r3
 800f38c:	f3bf 8f6f 	isb	sy
 800f390:	f3bf 8f4f 	dsb	sy
 800f394:	617b      	str	r3, [r7, #20]
}
 800f396:	bf00      	nop
 800f398:	bf00      	nop
 800f39a:	e7fd      	b.n	800f398 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800f39c:	f002 f9ce 	bl	801173c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800f3a0:	2300      	movs	r3, #0
 800f3a2:	e082      	b.n	800f4aa <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 800f3a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f3a6:	2b00      	cmp	r3, #0
 800f3a8:	d106      	bne.n	800f3b8 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800f3aa:	f107 030c 	add.w	r3, r7, #12
 800f3ae:	4618      	mov	r0, r3
 800f3b0:	f000 ffb4 	bl	801031c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800f3b4:	2301      	movs	r3, #1
 800f3b6:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800f3b8:	f002 f9c0 	bl	801173c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800f3bc:	f000 fce6 	bl	800fd8c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800f3c0:	f002 f98a 	bl	80116d8 <vPortEnterCritical>
 800f3c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f3c6:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800f3ca:	b25b      	sxtb	r3, r3
 800f3cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f3d0:	d103      	bne.n	800f3da <xQueueSemaphoreTake+0x142>
 800f3d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f3d4:	2200      	movs	r2, #0
 800f3d6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800f3da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f3dc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800f3e0:	b25b      	sxtb	r3, r3
 800f3e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f3e6:	d103      	bne.n	800f3f0 <xQueueSemaphoreTake+0x158>
 800f3e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f3ea:	2200      	movs	r2, #0
 800f3ec:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800f3f0:	f002 f9a4 	bl	801173c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800f3f4:	463a      	mov	r2, r7
 800f3f6:	f107 030c 	add.w	r3, r7, #12
 800f3fa:	4611      	mov	r1, r2
 800f3fc:	4618      	mov	r0, r3
 800f3fe:	f000 ffa3 	bl	8010348 <xTaskCheckForTimeOut>
 800f402:	4603      	mov	r3, r0
 800f404:	2b00      	cmp	r3, #0
 800f406:	d132      	bne.n	800f46e <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800f408:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800f40a:	f000 f94f 	bl	800f6ac <prvIsQueueEmpty>
 800f40e:	4603      	mov	r3, r0
 800f410:	2b00      	cmp	r3, #0
 800f412:	d026      	beq.n	800f462 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800f414:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f416:	681b      	ldr	r3, [r3, #0]
 800f418:	2b00      	cmp	r3, #0
 800f41a:	d109      	bne.n	800f430 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 800f41c:	f002 f95c 	bl	80116d8 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800f420:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f422:	689b      	ldr	r3, [r3, #8]
 800f424:	4618      	mov	r0, r3
 800f426:	f001 f941 	bl	80106ac <xTaskPriorityInherit>
 800f42a:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 800f42c:	f002 f986 	bl	801173c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800f430:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f432:	3324      	adds	r3, #36	@ 0x24
 800f434:	683a      	ldr	r2, [r7, #0]
 800f436:	4611      	mov	r1, r2
 800f438:	4618      	mov	r0, r3
 800f43a:	f000 feb9 	bl	80101b0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800f43e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800f440:	f000 f8e2 	bl	800f608 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800f444:	f000 fcb0 	bl	800fda8 <xTaskResumeAll>
 800f448:	4603      	mov	r3, r0
 800f44a:	2b00      	cmp	r3, #0
 800f44c:	f47f af67 	bne.w	800f31e <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 800f450:	4b18      	ldr	r3, [pc, #96]	@ (800f4b4 <xQueueSemaphoreTake+0x21c>)
 800f452:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f456:	601a      	str	r2, [r3, #0]
 800f458:	f3bf 8f4f 	dsb	sy
 800f45c:	f3bf 8f6f 	isb	sy
 800f460:	e75d      	b.n	800f31e <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800f462:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800f464:	f000 f8d0 	bl	800f608 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800f468:	f000 fc9e 	bl	800fda8 <xTaskResumeAll>
 800f46c:	e757      	b.n	800f31e <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800f46e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800f470:	f000 f8ca 	bl	800f608 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800f474:	f000 fc98 	bl	800fda8 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800f478:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800f47a:	f000 f917 	bl	800f6ac <prvIsQueueEmpty>
 800f47e:	4603      	mov	r3, r0
 800f480:	2b00      	cmp	r3, #0
 800f482:	f43f af4c 	beq.w	800f31e <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800f486:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f488:	2b00      	cmp	r3, #0
 800f48a:	d00d      	beq.n	800f4a8 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 800f48c:	f002 f924 	bl	80116d8 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800f490:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800f492:	f000 f811 	bl	800f4b8 <prvGetDisinheritPriorityAfterTimeout>
 800f496:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800f498:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f49a:	689b      	ldr	r3, [r3, #8]
 800f49c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800f49e:	4618      	mov	r0, r3
 800f4a0:	f001 f9dc 	bl	801085c <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800f4a4:	f002 f94a 	bl	801173c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800f4a8:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800f4aa:	4618      	mov	r0, r3
 800f4ac:	3738      	adds	r7, #56	@ 0x38
 800f4ae:	46bd      	mov	sp, r7
 800f4b0:	bd80      	pop	{r7, pc}
 800f4b2:	bf00      	nop
 800f4b4:	e000ed04 	.word	0xe000ed04

0800f4b8 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800f4b8:	b480      	push	{r7}
 800f4ba:	b085      	sub	sp, #20
 800f4bc:	af00      	add	r7, sp, #0
 800f4be:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800f4c0:	687b      	ldr	r3, [r7, #4]
 800f4c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f4c4:	2b00      	cmp	r3, #0
 800f4c6:	d006      	beq.n	800f4d6 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800f4c8:	687b      	ldr	r3, [r7, #4]
 800f4ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f4cc:	681b      	ldr	r3, [r3, #0]
 800f4ce:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 800f4d2:	60fb      	str	r3, [r7, #12]
 800f4d4:	e001      	b.n	800f4da <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800f4d6:	2300      	movs	r3, #0
 800f4d8:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800f4da:	68fb      	ldr	r3, [r7, #12]
	}
 800f4dc:	4618      	mov	r0, r3
 800f4de:	3714      	adds	r7, #20
 800f4e0:	46bd      	mov	sp, r7
 800f4e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4e6:	4770      	bx	lr

0800f4e8 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800f4e8:	b580      	push	{r7, lr}
 800f4ea:	b086      	sub	sp, #24
 800f4ec:	af00      	add	r7, sp, #0
 800f4ee:	60f8      	str	r0, [r7, #12]
 800f4f0:	60b9      	str	r1, [r7, #8]
 800f4f2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800f4f4:	2300      	movs	r3, #0
 800f4f6:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800f4f8:	68fb      	ldr	r3, [r7, #12]
 800f4fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f4fc:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800f4fe:	68fb      	ldr	r3, [r7, #12]
 800f500:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f502:	2b00      	cmp	r3, #0
 800f504:	d10d      	bne.n	800f522 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800f506:	68fb      	ldr	r3, [r7, #12]
 800f508:	681b      	ldr	r3, [r3, #0]
 800f50a:	2b00      	cmp	r3, #0
 800f50c:	d14d      	bne.n	800f5aa <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800f50e:	68fb      	ldr	r3, [r7, #12]
 800f510:	689b      	ldr	r3, [r3, #8]
 800f512:	4618      	mov	r0, r3
 800f514:	f001 f932 	bl	801077c <xTaskPriorityDisinherit>
 800f518:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800f51a:	68fb      	ldr	r3, [r7, #12]
 800f51c:	2200      	movs	r2, #0
 800f51e:	609a      	str	r2, [r3, #8]
 800f520:	e043      	b.n	800f5aa <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800f522:	687b      	ldr	r3, [r7, #4]
 800f524:	2b00      	cmp	r3, #0
 800f526:	d119      	bne.n	800f55c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800f528:	68fb      	ldr	r3, [r7, #12]
 800f52a:	6858      	ldr	r0, [r3, #4]
 800f52c:	68fb      	ldr	r3, [r7, #12]
 800f52e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f530:	461a      	mov	r2, r3
 800f532:	68b9      	ldr	r1, [r7, #8]
 800f534:	f003 fd4b 	bl	8012fce <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800f538:	68fb      	ldr	r3, [r7, #12]
 800f53a:	685a      	ldr	r2, [r3, #4]
 800f53c:	68fb      	ldr	r3, [r7, #12]
 800f53e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f540:	441a      	add	r2, r3
 800f542:	68fb      	ldr	r3, [r7, #12]
 800f544:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800f546:	68fb      	ldr	r3, [r7, #12]
 800f548:	685a      	ldr	r2, [r3, #4]
 800f54a:	68fb      	ldr	r3, [r7, #12]
 800f54c:	689b      	ldr	r3, [r3, #8]
 800f54e:	429a      	cmp	r2, r3
 800f550:	d32b      	bcc.n	800f5aa <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800f552:	68fb      	ldr	r3, [r7, #12]
 800f554:	681a      	ldr	r2, [r3, #0]
 800f556:	68fb      	ldr	r3, [r7, #12]
 800f558:	605a      	str	r2, [r3, #4]
 800f55a:	e026      	b.n	800f5aa <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800f55c:	68fb      	ldr	r3, [r7, #12]
 800f55e:	68d8      	ldr	r0, [r3, #12]
 800f560:	68fb      	ldr	r3, [r7, #12]
 800f562:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f564:	461a      	mov	r2, r3
 800f566:	68b9      	ldr	r1, [r7, #8]
 800f568:	f003 fd31 	bl	8012fce <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800f56c:	68fb      	ldr	r3, [r7, #12]
 800f56e:	68da      	ldr	r2, [r3, #12]
 800f570:	68fb      	ldr	r3, [r7, #12]
 800f572:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f574:	425b      	negs	r3, r3
 800f576:	441a      	add	r2, r3
 800f578:	68fb      	ldr	r3, [r7, #12]
 800f57a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800f57c:	68fb      	ldr	r3, [r7, #12]
 800f57e:	68da      	ldr	r2, [r3, #12]
 800f580:	68fb      	ldr	r3, [r7, #12]
 800f582:	681b      	ldr	r3, [r3, #0]
 800f584:	429a      	cmp	r2, r3
 800f586:	d207      	bcs.n	800f598 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800f588:	68fb      	ldr	r3, [r7, #12]
 800f58a:	689a      	ldr	r2, [r3, #8]
 800f58c:	68fb      	ldr	r3, [r7, #12]
 800f58e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f590:	425b      	negs	r3, r3
 800f592:	441a      	add	r2, r3
 800f594:	68fb      	ldr	r3, [r7, #12]
 800f596:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800f598:	687b      	ldr	r3, [r7, #4]
 800f59a:	2b02      	cmp	r3, #2
 800f59c:	d105      	bne.n	800f5aa <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800f59e:	693b      	ldr	r3, [r7, #16]
 800f5a0:	2b00      	cmp	r3, #0
 800f5a2:	d002      	beq.n	800f5aa <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800f5a4:	693b      	ldr	r3, [r7, #16]
 800f5a6:	3b01      	subs	r3, #1
 800f5a8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800f5aa:	693b      	ldr	r3, [r7, #16]
 800f5ac:	1c5a      	adds	r2, r3, #1
 800f5ae:	68fb      	ldr	r3, [r7, #12]
 800f5b0:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800f5b2:	697b      	ldr	r3, [r7, #20]
}
 800f5b4:	4618      	mov	r0, r3
 800f5b6:	3718      	adds	r7, #24
 800f5b8:	46bd      	mov	sp, r7
 800f5ba:	bd80      	pop	{r7, pc}

0800f5bc <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800f5bc:	b580      	push	{r7, lr}
 800f5be:	b082      	sub	sp, #8
 800f5c0:	af00      	add	r7, sp, #0
 800f5c2:	6078      	str	r0, [r7, #4]
 800f5c4:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800f5c6:	687b      	ldr	r3, [r7, #4]
 800f5c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f5ca:	2b00      	cmp	r3, #0
 800f5cc:	d018      	beq.n	800f600 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800f5ce:	687b      	ldr	r3, [r7, #4]
 800f5d0:	68da      	ldr	r2, [r3, #12]
 800f5d2:	687b      	ldr	r3, [r7, #4]
 800f5d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f5d6:	441a      	add	r2, r3
 800f5d8:	687b      	ldr	r3, [r7, #4]
 800f5da:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800f5dc:	687b      	ldr	r3, [r7, #4]
 800f5de:	68da      	ldr	r2, [r3, #12]
 800f5e0:	687b      	ldr	r3, [r7, #4]
 800f5e2:	689b      	ldr	r3, [r3, #8]
 800f5e4:	429a      	cmp	r2, r3
 800f5e6:	d303      	bcc.n	800f5f0 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800f5e8:	687b      	ldr	r3, [r7, #4]
 800f5ea:	681a      	ldr	r2, [r3, #0]
 800f5ec:	687b      	ldr	r3, [r7, #4]
 800f5ee:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800f5f0:	687b      	ldr	r3, [r7, #4]
 800f5f2:	68d9      	ldr	r1, [r3, #12]
 800f5f4:	687b      	ldr	r3, [r7, #4]
 800f5f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f5f8:	461a      	mov	r2, r3
 800f5fa:	6838      	ldr	r0, [r7, #0]
 800f5fc:	f003 fce7 	bl	8012fce <memcpy>
	}
}
 800f600:	bf00      	nop
 800f602:	3708      	adds	r7, #8
 800f604:	46bd      	mov	sp, r7
 800f606:	bd80      	pop	{r7, pc}

0800f608 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800f608:	b580      	push	{r7, lr}
 800f60a:	b084      	sub	sp, #16
 800f60c:	af00      	add	r7, sp, #0
 800f60e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800f610:	f002 f862 	bl	80116d8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800f614:	687b      	ldr	r3, [r7, #4]
 800f616:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800f61a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800f61c:	e011      	b.n	800f642 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800f61e:	687b      	ldr	r3, [r7, #4]
 800f620:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f622:	2b00      	cmp	r3, #0
 800f624:	d012      	beq.n	800f64c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800f626:	687b      	ldr	r3, [r7, #4]
 800f628:	3324      	adds	r3, #36	@ 0x24
 800f62a:	4618      	mov	r0, r3
 800f62c:	f000 fe12 	bl	8010254 <xTaskRemoveFromEventList>
 800f630:	4603      	mov	r3, r0
 800f632:	2b00      	cmp	r3, #0
 800f634:	d001      	beq.n	800f63a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800f636:	f000 feeb 	bl	8010410 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800f63a:	7bfb      	ldrb	r3, [r7, #15]
 800f63c:	3b01      	subs	r3, #1
 800f63e:	b2db      	uxtb	r3, r3
 800f640:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800f642:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f646:	2b00      	cmp	r3, #0
 800f648:	dce9      	bgt.n	800f61e <prvUnlockQueue+0x16>
 800f64a:	e000      	b.n	800f64e <prvUnlockQueue+0x46>
					break;
 800f64c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800f64e:	687b      	ldr	r3, [r7, #4]
 800f650:	22ff      	movs	r2, #255	@ 0xff
 800f652:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800f656:	f002 f871 	bl	801173c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800f65a:	f002 f83d 	bl	80116d8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800f65e:	687b      	ldr	r3, [r7, #4]
 800f660:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800f664:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800f666:	e011      	b.n	800f68c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800f668:	687b      	ldr	r3, [r7, #4]
 800f66a:	691b      	ldr	r3, [r3, #16]
 800f66c:	2b00      	cmp	r3, #0
 800f66e:	d012      	beq.n	800f696 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800f670:	687b      	ldr	r3, [r7, #4]
 800f672:	3310      	adds	r3, #16
 800f674:	4618      	mov	r0, r3
 800f676:	f000 fded 	bl	8010254 <xTaskRemoveFromEventList>
 800f67a:	4603      	mov	r3, r0
 800f67c:	2b00      	cmp	r3, #0
 800f67e:	d001      	beq.n	800f684 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800f680:	f000 fec6 	bl	8010410 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800f684:	7bbb      	ldrb	r3, [r7, #14]
 800f686:	3b01      	subs	r3, #1
 800f688:	b2db      	uxtb	r3, r3
 800f68a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800f68c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800f690:	2b00      	cmp	r3, #0
 800f692:	dce9      	bgt.n	800f668 <prvUnlockQueue+0x60>
 800f694:	e000      	b.n	800f698 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800f696:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800f698:	687b      	ldr	r3, [r7, #4]
 800f69a:	22ff      	movs	r2, #255	@ 0xff
 800f69c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800f6a0:	f002 f84c 	bl	801173c <vPortExitCritical>
}
 800f6a4:	bf00      	nop
 800f6a6:	3710      	adds	r7, #16
 800f6a8:	46bd      	mov	sp, r7
 800f6aa:	bd80      	pop	{r7, pc}

0800f6ac <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800f6ac:	b580      	push	{r7, lr}
 800f6ae:	b084      	sub	sp, #16
 800f6b0:	af00      	add	r7, sp, #0
 800f6b2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800f6b4:	f002 f810 	bl	80116d8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800f6b8:	687b      	ldr	r3, [r7, #4]
 800f6ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f6bc:	2b00      	cmp	r3, #0
 800f6be:	d102      	bne.n	800f6c6 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800f6c0:	2301      	movs	r3, #1
 800f6c2:	60fb      	str	r3, [r7, #12]
 800f6c4:	e001      	b.n	800f6ca <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800f6c6:	2300      	movs	r3, #0
 800f6c8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800f6ca:	f002 f837 	bl	801173c <vPortExitCritical>

	return xReturn;
 800f6ce:	68fb      	ldr	r3, [r7, #12]
}
 800f6d0:	4618      	mov	r0, r3
 800f6d2:	3710      	adds	r7, #16
 800f6d4:	46bd      	mov	sp, r7
 800f6d6:	bd80      	pop	{r7, pc}

0800f6d8 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800f6d8:	b580      	push	{r7, lr}
 800f6da:	b084      	sub	sp, #16
 800f6dc:	af00      	add	r7, sp, #0
 800f6de:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800f6e0:	f001 fffa 	bl	80116d8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800f6e4:	687b      	ldr	r3, [r7, #4]
 800f6e6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800f6e8:	687b      	ldr	r3, [r7, #4]
 800f6ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f6ec:	429a      	cmp	r2, r3
 800f6ee:	d102      	bne.n	800f6f6 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800f6f0:	2301      	movs	r3, #1
 800f6f2:	60fb      	str	r3, [r7, #12]
 800f6f4:	e001      	b.n	800f6fa <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800f6f6:	2300      	movs	r3, #0
 800f6f8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800f6fa:	f002 f81f 	bl	801173c <vPortExitCritical>

	return xReturn;
 800f6fe:	68fb      	ldr	r3, [r7, #12]
}
 800f700:	4618      	mov	r0, r3
 800f702:	3710      	adds	r7, #16
 800f704:	46bd      	mov	sp, r7
 800f706:	bd80      	pop	{r7, pc}

0800f708 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800f708:	b480      	push	{r7}
 800f70a:	b085      	sub	sp, #20
 800f70c:	af00      	add	r7, sp, #0
 800f70e:	6078      	str	r0, [r7, #4]
 800f710:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800f712:	2300      	movs	r3, #0
 800f714:	60fb      	str	r3, [r7, #12]
 800f716:	e014      	b.n	800f742 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800f718:	4a0f      	ldr	r2, [pc, #60]	@ (800f758 <vQueueAddToRegistry+0x50>)
 800f71a:	68fb      	ldr	r3, [r7, #12]
 800f71c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800f720:	2b00      	cmp	r3, #0
 800f722:	d10b      	bne.n	800f73c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800f724:	490c      	ldr	r1, [pc, #48]	@ (800f758 <vQueueAddToRegistry+0x50>)
 800f726:	68fb      	ldr	r3, [r7, #12]
 800f728:	683a      	ldr	r2, [r7, #0]
 800f72a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800f72e:	4a0a      	ldr	r2, [pc, #40]	@ (800f758 <vQueueAddToRegistry+0x50>)
 800f730:	68fb      	ldr	r3, [r7, #12]
 800f732:	00db      	lsls	r3, r3, #3
 800f734:	4413      	add	r3, r2
 800f736:	687a      	ldr	r2, [r7, #4]
 800f738:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800f73a:	e006      	b.n	800f74a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800f73c:	68fb      	ldr	r3, [r7, #12]
 800f73e:	3301      	adds	r3, #1
 800f740:	60fb      	str	r3, [r7, #12]
 800f742:	68fb      	ldr	r3, [r7, #12]
 800f744:	2b07      	cmp	r3, #7
 800f746:	d9e7      	bls.n	800f718 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800f748:	bf00      	nop
 800f74a:	bf00      	nop
 800f74c:	3714      	adds	r7, #20
 800f74e:	46bd      	mov	sp, r7
 800f750:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f754:	4770      	bx	lr
 800f756:	bf00      	nop
 800f758:	200040d0 	.word	0x200040d0

0800f75c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800f75c:	b580      	push	{r7, lr}
 800f75e:	b086      	sub	sp, #24
 800f760:	af00      	add	r7, sp, #0
 800f762:	60f8      	str	r0, [r7, #12]
 800f764:	60b9      	str	r1, [r7, #8]
 800f766:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800f768:	68fb      	ldr	r3, [r7, #12]
 800f76a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800f76c:	f001 ffb4 	bl	80116d8 <vPortEnterCritical>
 800f770:	697b      	ldr	r3, [r7, #20]
 800f772:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800f776:	b25b      	sxtb	r3, r3
 800f778:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f77c:	d103      	bne.n	800f786 <vQueueWaitForMessageRestricted+0x2a>
 800f77e:	697b      	ldr	r3, [r7, #20]
 800f780:	2200      	movs	r2, #0
 800f782:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800f786:	697b      	ldr	r3, [r7, #20]
 800f788:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800f78c:	b25b      	sxtb	r3, r3
 800f78e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f792:	d103      	bne.n	800f79c <vQueueWaitForMessageRestricted+0x40>
 800f794:	697b      	ldr	r3, [r7, #20]
 800f796:	2200      	movs	r2, #0
 800f798:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800f79c:	f001 ffce 	bl	801173c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800f7a0:	697b      	ldr	r3, [r7, #20]
 800f7a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f7a4:	2b00      	cmp	r3, #0
 800f7a6:	d106      	bne.n	800f7b6 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800f7a8:	697b      	ldr	r3, [r7, #20]
 800f7aa:	3324      	adds	r3, #36	@ 0x24
 800f7ac:	687a      	ldr	r2, [r7, #4]
 800f7ae:	68b9      	ldr	r1, [r7, #8]
 800f7b0:	4618      	mov	r0, r3
 800f7b2:	f000 fd23 	bl	80101fc <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800f7b6:	6978      	ldr	r0, [r7, #20]
 800f7b8:	f7ff ff26 	bl	800f608 <prvUnlockQueue>
	}
 800f7bc:	bf00      	nop
 800f7be:	3718      	adds	r7, #24
 800f7c0:	46bd      	mov	sp, r7
 800f7c2:	bd80      	pop	{r7, pc}

0800f7c4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800f7c4:	b580      	push	{r7, lr}
 800f7c6:	b08e      	sub	sp, #56	@ 0x38
 800f7c8:	af04      	add	r7, sp, #16
 800f7ca:	60f8      	str	r0, [r7, #12]
 800f7cc:	60b9      	str	r1, [r7, #8]
 800f7ce:	607a      	str	r2, [r7, #4]
 800f7d0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800f7d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f7d4:	2b00      	cmp	r3, #0
 800f7d6:	d10b      	bne.n	800f7f0 <xTaskCreateStatic+0x2c>
	__asm volatile
 800f7d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f7dc:	f383 8811 	msr	BASEPRI, r3
 800f7e0:	f3bf 8f6f 	isb	sy
 800f7e4:	f3bf 8f4f 	dsb	sy
 800f7e8:	623b      	str	r3, [r7, #32]
}
 800f7ea:	bf00      	nop
 800f7ec:	bf00      	nop
 800f7ee:	e7fd      	b.n	800f7ec <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800f7f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f7f2:	2b00      	cmp	r3, #0
 800f7f4:	d10b      	bne.n	800f80e <xTaskCreateStatic+0x4a>
	__asm volatile
 800f7f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f7fa:	f383 8811 	msr	BASEPRI, r3
 800f7fe:	f3bf 8f6f 	isb	sy
 800f802:	f3bf 8f4f 	dsb	sy
 800f806:	61fb      	str	r3, [r7, #28]
}
 800f808:	bf00      	nop
 800f80a:	bf00      	nop
 800f80c:	e7fd      	b.n	800f80a <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800f80e:	23a8      	movs	r3, #168	@ 0xa8
 800f810:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800f812:	693b      	ldr	r3, [r7, #16]
 800f814:	2ba8      	cmp	r3, #168	@ 0xa8
 800f816:	d00b      	beq.n	800f830 <xTaskCreateStatic+0x6c>
	__asm volatile
 800f818:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f81c:	f383 8811 	msr	BASEPRI, r3
 800f820:	f3bf 8f6f 	isb	sy
 800f824:	f3bf 8f4f 	dsb	sy
 800f828:	61bb      	str	r3, [r7, #24]
}
 800f82a:	bf00      	nop
 800f82c:	bf00      	nop
 800f82e:	e7fd      	b.n	800f82c <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800f830:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800f832:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f834:	2b00      	cmp	r3, #0
 800f836:	d01e      	beq.n	800f876 <xTaskCreateStatic+0xb2>
 800f838:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f83a:	2b00      	cmp	r3, #0
 800f83c:	d01b      	beq.n	800f876 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800f83e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f840:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800f842:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f844:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800f846:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800f848:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f84a:	2202      	movs	r2, #2
 800f84c:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800f850:	2300      	movs	r3, #0
 800f852:	9303      	str	r3, [sp, #12]
 800f854:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f856:	9302      	str	r3, [sp, #8]
 800f858:	f107 0314 	add.w	r3, r7, #20
 800f85c:	9301      	str	r3, [sp, #4]
 800f85e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f860:	9300      	str	r3, [sp, #0]
 800f862:	683b      	ldr	r3, [r7, #0]
 800f864:	687a      	ldr	r2, [r7, #4]
 800f866:	68b9      	ldr	r1, [r7, #8]
 800f868:	68f8      	ldr	r0, [r7, #12]
 800f86a:	f000 f851 	bl	800f910 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800f86e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800f870:	f000 f8f6 	bl	800fa60 <prvAddNewTaskToReadyList>
 800f874:	e001      	b.n	800f87a <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800f876:	2300      	movs	r3, #0
 800f878:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800f87a:	697b      	ldr	r3, [r7, #20]
	}
 800f87c:	4618      	mov	r0, r3
 800f87e:	3728      	adds	r7, #40	@ 0x28
 800f880:	46bd      	mov	sp, r7
 800f882:	bd80      	pop	{r7, pc}

0800f884 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800f884:	b580      	push	{r7, lr}
 800f886:	b08c      	sub	sp, #48	@ 0x30
 800f888:	af04      	add	r7, sp, #16
 800f88a:	60f8      	str	r0, [r7, #12]
 800f88c:	60b9      	str	r1, [r7, #8]
 800f88e:	603b      	str	r3, [r7, #0]
 800f890:	4613      	mov	r3, r2
 800f892:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800f894:	88fb      	ldrh	r3, [r7, #6]
 800f896:	009b      	lsls	r3, r3, #2
 800f898:	4618      	mov	r0, r3
 800f89a:	f002 f83f 	bl	801191c <pvPortMalloc>
 800f89e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800f8a0:	697b      	ldr	r3, [r7, #20]
 800f8a2:	2b00      	cmp	r3, #0
 800f8a4:	d00e      	beq.n	800f8c4 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800f8a6:	20a8      	movs	r0, #168	@ 0xa8
 800f8a8:	f002 f838 	bl	801191c <pvPortMalloc>
 800f8ac:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800f8ae:	69fb      	ldr	r3, [r7, #28]
 800f8b0:	2b00      	cmp	r3, #0
 800f8b2:	d003      	beq.n	800f8bc <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800f8b4:	69fb      	ldr	r3, [r7, #28]
 800f8b6:	697a      	ldr	r2, [r7, #20]
 800f8b8:	631a      	str	r2, [r3, #48]	@ 0x30
 800f8ba:	e005      	b.n	800f8c8 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800f8bc:	6978      	ldr	r0, [r7, #20]
 800f8be:	f002 f8fb 	bl	8011ab8 <vPortFree>
 800f8c2:	e001      	b.n	800f8c8 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800f8c4:	2300      	movs	r3, #0
 800f8c6:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800f8c8:	69fb      	ldr	r3, [r7, #28]
 800f8ca:	2b00      	cmp	r3, #0
 800f8cc:	d017      	beq.n	800f8fe <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800f8ce:	69fb      	ldr	r3, [r7, #28]
 800f8d0:	2200      	movs	r2, #0
 800f8d2:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800f8d6:	88fa      	ldrh	r2, [r7, #6]
 800f8d8:	2300      	movs	r3, #0
 800f8da:	9303      	str	r3, [sp, #12]
 800f8dc:	69fb      	ldr	r3, [r7, #28]
 800f8de:	9302      	str	r3, [sp, #8]
 800f8e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f8e2:	9301      	str	r3, [sp, #4]
 800f8e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f8e6:	9300      	str	r3, [sp, #0]
 800f8e8:	683b      	ldr	r3, [r7, #0]
 800f8ea:	68b9      	ldr	r1, [r7, #8]
 800f8ec:	68f8      	ldr	r0, [r7, #12]
 800f8ee:	f000 f80f 	bl	800f910 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800f8f2:	69f8      	ldr	r0, [r7, #28]
 800f8f4:	f000 f8b4 	bl	800fa60 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800f8f8:	2301      	movs	r3, #1
 800f8fa:	61bb      	str	r3, [r7, #24]
 800f8fc:	e002      	b.n	800f904 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800f8fe:	f04f 33ff 	mov.w	r3, #4294967295
 800f902:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800f904:	69bb      	ldr	r3, [r7, #24]
	}
 800f906:	4618      	mov	r0, r3
 800f908:	3720      	adds	r7, #32
 800f90a:	46bd      	mov	sp, r7
 800f90c:	bd80      	pop	{r7, pc}
	...

0800f910 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800f910:	b580      	push	{r7, lr}
 800f912:	b088      	sub	sp, #32
 800f914:	af00      	add	r7, sp, #0
 800f916:	60f8      	str	r0, [r7, #12]
 800f918:	60b9      	str	r1, [r7, #8]
 800f91a:	607a      	str	r2, [r7, #4]
 800f91c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800f91e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f920:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800f922:	687b      	ldr	r3, [r7, #4]
 800f924:	009b      	lsls	r3, r3, #2
 800f926:	461a      	mov	r2, r3
 800f928:	21a5      	movs	r1, #165	@ 0xa5
 800f92a:	f003 fa4d 	bl	8012dc8 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800f92e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f930:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800f932:	687b      	ldr	r3, [r7, #4]
 800f934:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800f938:	3b01      	subs	r3, #1
 800f93a:	009b      	lsls	r3, r3, #2
 800f93c:	4413      	add	r3, r2
 800f93e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800f940:	69bb      	ldr	r3, [r7, #24]
 800f942:	f023 0307 	bic.w	r3, r3, #7
 800f946:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800f948:	69bb      	ldr	r3, [r7, #24]
 800f94a:	f003 0307 	and.w	r3, r3, #7
 800f94e:	2b00      	cmp	r3, #0
 800f950:	d00b      	beq.n	800f96a <prvInitialiseNewTask+0x5a>
	__asm volatile
 800f952:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f956:	f383 8811 	msr	BASEPRI, r3
 800f95a:	f3bf 8f6f 	isb	sy
 800f95e:	f3bf 8f4f 	dsb	sy
 800f962:	617b      	str	r3, [r7, #20]
}
 800f964:	bf00      	nop
 800f966:	bf00      	nop
 800f968:	e7fd      	b.n	800f966 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800f96a:	68bb      	ldr	r3, [r7, #8]
 800f96c:	2b00      	cmp	r3, #0
 800f96e:	d01f      	beq.n	800f9b0 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800f970:	2300      	movs	r3, #0
 800f972:	61fb      	str	r3, [r7, #28]
 800f974:	e012      	b.n	800f99c <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800f976:	68ba      	ldr	r2, [r7, #8]
 800f978:	69fb      	ldr	r3, [r7, #28]
 800f97a:	4413      	add	r3, r2
 800f97c:	7819      	ldrb	r1, [r3, #0]
 800f97e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f980:	69fb      	ldr	r3, [r7, #28]
 800f982:	4413      	add	r3, r2
 800f984:	3334      	adds	r3, #52	@ 0x34
 800f986:	460a      	mov	r2, r1
 800f988:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800f98a:	68ba      	ldr	r2, [r7, #8]
 800f98c:	69fb      	ldr	r3, [r7, #28]
 800f98e:	4413      	add	r3, r2
 800f990:	781b      	ldrb	r3, [r3, #0]
 800f992:	2b00      	cmp	r3, #0
 800f994:	d006      	beq.n	800f9a4 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800f996:	69fb      	ldr	r3, [r7, #28]
 800f998:	3301      	adds	r3, #1
 800f99a:	61fb      	str	r3, [r7, #28]
 800f99c:	69fb      	ldr	r3, [r7, #28]
 800f99e:	2b0f      	cmp	r3, #15
 800f9a0:	d9e9      	bls.n	800f976 <prvInitialiseNewTask+0x66>
 800f9a2:	e000      	b.n	800f9a6 <prvInitialiseNewTask+0x96>
			{
				break;
 800f9a4:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800f9a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f9a8:	2200      	movs	r2, #0
 800f9aa:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800f9ae:	e003      	b.n	800f9b8 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800f9b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f9b2:	2200      	movs	r2, #0
 800f9b4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800f9b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f9ba:	2b37      	cmp	r3, #55	@ 0x37
 800f9bc:	d901      	bls.n	800f9c2 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800f9be:	2337      	movs	r3, #55	@ 0x37
 800f9c0:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800f9c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f9c4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800f9c6:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800f9c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f9ca:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800f9cc:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800f9ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f9d0:	2200      	movs	r2, #0
 800f9d2:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800f9d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f9d6:	3304      	adds	r3, #4
 800f9d8:	4618      	mov	r0, r3
 800f9da:	f7fe ff49 	bl	800e870 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800f9de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f9e0:	3318      	adds	r3, #24
 800f9e2:	4618      	mov	r0, r3
 800f9e4:	f7fe ff44 	bl	800e870 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800f9e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f9ea:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f9ec:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800f9ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f9f0:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800f9f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f9f6:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800f9f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f9fa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f9fc:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800f9fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fa00:	2200      	movs	r2, #0
 800fa02:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800fa06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fa08:	2200      	movs	r2, #0
 800fa0a:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800fa0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fa10:	3354      	adds	r3, #84	@ 0x54
 800fa12:	224c      	movs	r2, #76	@ 0x4c
 800fa14:	2100      	movs	r1, #0
 800fa16:	4618      	mov	r0, r3
 800fa18:	f003 f9d6 	bl	8012dc8 <memset>
 800fa1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fa1e:	4a0d      	ldr	r2, [pc, #52]	@ (800fa54 <prvInitialiseNewTask+0x144>)
 800fa20:	659a      	str	r2, [r3, #88]	@ 0x58
 800fa22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fa24:	4a0c      	ldr	r2, [pc, #48]	@ (800fa58 <prvInitialiseNewTask+0x148>)
 800fa26:	65da      	str	r2, [r3, #92]	@ 0x5c
 800fa28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fa2a:	4a0c      	ldr	r2, [pc, #48]	@ (800fa5c <prvInitialiseNewTask+0x14c>)
 800fa2c:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800fa2e:	683a      	ldr	r2, [r7, #0]
 800fa30:	68f9      	ldr	r1, [r7, #12]
 800fa32:	69b8      	ldr	r0, [r7, #24]
 800fa34:	f001 fd20 	bl	8011478 <pxPortInitialiseStack>
 800fa38:	4602      	mov	r2, r0
 800fa3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fa3c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800fa3e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fa40:	2b00      	cmp	r3, #0
 800fa42:	d002      	beq.n	800fa4a <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800fa44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fa46:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800fa48:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800fa4a:	bf00      	nop
 800fa4c:	3720      	adds	r7, #32
 800fa4e:	46bd      	mov	sp, r7
 800fa50:	bd80      	pop	{r7, pc}
 800fa52:	bf00      	nop
 800fa54:	20004d40 	.word	0x20004d40
 800fa58:	20004da8 	.word	0x20004da8
 800fa5c:	20004e10 	.word	0x20004e10

0800fa60 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800fa60:	b580      	push	{r7, lr}
 800fa62:	b082      	sub	sp, #8
 800fa64:	af00      	add	r7, sp, #0
 800fa66:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800fa68:	f001 fe36 	bl	80116d8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800fa6c:	4b2d      	ldr	r3, [pc, #180]	@ (800fb24 <prvAddNewTaskToReadyList+0xc4>)
 800fa6e:	681b      	ldr	r3, [r3, #0]
 800fa70:	3301      	adds	r3, #1
 800fa72:	4a2c      	ldr	r2, [pc, #176]	@ (800fb24 <prvAddNewTaskToReadyList+0xc4>)
 800fa74:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800fa76:	4b2c      	ldr	r3, [pc, #176]	@ (800fb28 <prvAddNewTaskToReadyList+0xc8>)
 800fa78:	681b      	ldr	r3, [r3, #0]
 800fa7a:	2b00      	cmp	r3, #0
 800fa7c:	d109      	bne.n	800fa92 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800fa7e:	4a2a      	ldr	r2, [pc, #168]	@ (800fb28 <prvAddNewTaskToReadyList+0xc8>)
 800fa80:	687b      	ldr	r3, [r7, #4]
 800fa82:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800fa84:	4b27      	ldr	r3, [pc, #156]	@ (800fb24 <prvAddNewTaskToReadyList+0xc4>)
 800fa86:	681b      	ldr	r3, [r3, #0]
 800fa88:	2b01      	cmp	r3, #1
 800fa8a:	d110      	bne.n	800faae <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800fa8c:	f000 fce4 	bl	8010458 <prvInitialiseTaskLists>
 800fa90:	e00d      	b.n	800faae <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800fa92:	4b26      	ldr	r3, [pc, #152]	@ (800fb2c <prvAddNewTaskToReadyList+0xcc>)
 800fa94:	681b      	ldr	r3, [r3, #0]
 800fa96:	2b00      	cmp	r3, #0
 800fa98:	d109      	bne.n	800faae <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800fa9a:	4b23      	ldr	r3, [pc, #140]	@ (800fb28 <prvAddNewTaskToReadyList+0xc8>)
 800fa9c:	681b      	ldr	r3, [r3, #0]
 800fa9e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800faa0:	687b      	ldr	r3, [r7, #4]
 800faa2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800faa4:	429a      	cmp	r2, r3
 800faa6:	d802      	bhi.n	800faae <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800faa8:	4a1f      	ldr	r2, [pc, #124]	@ (800fb28 <prvAddNewTaskToReadyList+0xc8>)
 800faaa:	687b      	ldr	r3, [r7, #4]
 800faac:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800faae:	4b20      	ldr	r3, [pc, #128]	@ (800fb30 <prvAddNewTaskToReadyList+0xd0>)
 800fab0:	681b      	ldr	r3, [r3, #0]
 800fab2:	3301      	adds	r3, #1
 800fab4:	4a1e      	ldr	r2, [pc, #120]	@ (800fb30 <prvAddNewTaskToReadyList+0xd0>)
 800fab6:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800fab8:	4b1d      	ldr	r3, [pc, #116]	@ (800fb30 <prvAddNewTaskToReadyList+0xd0>)
 800faba:	681a      	ldr	r2, [r3, #0]
 800fabc:	687b      	ldr	r3, [r7, #4]
 800fabe:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800fac0:	687b      	ldr	r3, [r7, #4]
 800fac2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fac4:	4b1b      	ldr	r3, [pc, #108]	@ (800fb34 <prvAddNewTaskToReadyList+0xd4>)
 800fac6:	681b      	ldr	r3, [r3, #0]
 800fac8:	429a      	cmp	r2, r3
 800faca:	d903      	bls.n	800fad4 <prvAddNewTaskToReadyList+0x74>
 800facc:	687b      	ldr	r3, [r7, #4]
 800face:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fad0:	4a18      	ldr	r2, [pc, #96]	@ (800fb34 <prvAddNewTaskToReadyList+0xd4>)
 800fad2:	6013      	str	r3, [r2, #0]
 800fad4:	687b      	ldr	r3, [r7, #4]
 800fad6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fad8:	4613      	mov	r3, r2
 800fada:	009b      	lsls	r3, r3, #2
 800fadc:	4413      	add	r3, r2
 800fade:	009b      	lsls	r3, r3, #2
 800fae0:	4a15      	ldr	r2, [pc, #84]	@ (800fb38 <prvAddNewTaskToReadyList+0xd8>)
 800fae2:	441a      	add	r2, r3
 800fae4:	687b      	ldr	r3, [r7, #4]
 800fae6:	3304      	adds	r3, #4
 800fae8:	4619      	mov	r1, r3
 800faea:	4610      	mov	r0, r2
 800faec:	f7fe fecd 	bl	800e88a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800faf0:	f001 fe24 	bl	801173c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800faf4:	4b0d      	ldr	r3, [pc, #52]	@ (800fb2c <prvAddNewTaskToReadyList+0xcc>)
 800faf6:	681b      	ldr	r3, [r3, #0]
 800faf8:	2b00      	cmp	r3, #0
 800fafa:	d00e      	beq.n	800fb1a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800fafc:	4b0a      	ldr	r3, [pc, #40]	@ (800fb28 <prvAddNewTaskToReadyList+0xc8>)
 800fafe:	681b      	ldr	r3, [r3, #0]
 800fb00:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fb02:	687b      	ldr	r3, [r7, #4]
 800fb04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fb06:	429a      	cmp	r2, r3
 800fb08:	d207      	bcs.n	800fb1a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800fb0a:	4b0c      	ldr	r3, [pc, #48]	@ (800fb3c <prvAddNewTaskToReadyList+0xdc>)
 800fb0c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800fb10:	601a      	str	r2, [r3, #0]
 800fb12:	f3bf 8f4f 	dsb	sy
 800fb16:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800fb1a:	bf00      	nop
 800fb1c:	3708      	adds	r7, #8
 800fb1e:	46bd      	mov	sp, r7
 800fb20:	bd80      	pop	{r7, pc}
 800fb22:	bf00      	nop
 800fb24:	200045e4 	.word	0x200045e4
 800fb28:	20004110 	.word	0x20004110
 800fb2c:	200045f0 	.word	0x200045f0
 800fb30:	20004600 	.word	0x20004600
 800fb34:	200045ec 	.word	0x200045ec
 800fb38:	20004114 	.word	0x20004114
 800fb3c:	e000ed04 	.word	0xe000ed04

0800fb40 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 800fb40:	b580      	push	{r7, lr}
 800fb42:	b08a      	sub	sp, #40	@ 0x28
 800fb44:	af00      	add	r7, sp, #0
 800fb46:	6078      	str	r0, [r7, #4]
 800fb48:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 800fb4a:	2300      	movs	r3, #0
 800fb4c:	627b      	str	r3, [r7, #36]	@ 0x24

		configASSERT( pxPreviousWakeTime );
 800fb4e:	687b      	ldr	r3, [r7, #4]
 800fb50:	2b00      	cmp	r3, #0
 800fb52:	d10b      	bne.n	800fb6c <vTaskDelayUntil+0x2c>
	__asm volatile
 800fb54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fb58:	f383 8811 	msr	BASEPRI, r3
 800fb5c:	f3bf 8f6f 	isb	sy
 800fb60:	f3bf 8f4f 	dsb	sy
 800fb64:	617b      	str	r3, [r7, #20]
}
 800fb66:	bf00      	nop
 800fb68:	bf00      	nop
 800fb6a:	e7fd      	b.n	800fb68 <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 800fb6c:	683b      	ldr	r3, [r7, #0]
 800fb6e:	2b00      	cmp	r3, #0
 800fb70:	d10b      	bne.n	800fb8a <vTaskDelayUntil+0x4a>
	__asm volatile
 800fb72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fb76:	f383 8811 	msr	BASEPRI, r3
 800fb7a:	f3bf 8f6f 	isb	sy
 800fb7e:	f3bf 8f4f 	dsb	sy
 800fb82:	613b      	str	r3, [r7, #16]
}
 800fb84:	bf00      	nop
 800fb86:	bf00      	nop
 800fb88:	e7fd      	b.n	800fb86 <vTaskDelayUntil+0x46>
		configASSERT( uxSchedulerSuspended == 0 );
 800fb8a:	4b2a      	ldr	r3, [pc, #168]	@ (800fc34 <vTaskDelayUntil+0xf4>)
 800fb8c:	681b      	ldr	r3, [r3, #0]
 800fb8e:	2b00      	cmp	r3, #0
 800fb90:	d00b      	beq.n	800fbaa <vTaskDelayUntil+0x6a>
	__asm volatile
 800fb92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fb96:	f383 8811 	msr	BASEPRI, r3
 800fb9a:	f3bf 8f6f 	isb	sy
 800fb9e:	f3bf 8f4f 	dsb	sy
 800fba2:	60fb      	str	r3, [r7, #12]
}
 800fba4:	bf00      	nop
 800fba6:	bf00      	nop
 800fba8:	e7fd      	b.n	800fba6 <vTaskDelayUntil+0x66>

		vTaskSuspendAll();
 800fbaa:	f000 f8ef 	bl	800fd8c <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 800fbae:	4b22      	ldr	r3, [pc, #136]	@ (800fc38 <vTaskDelayUntil+0xf8>)
 800fbb0:	681b      	ldr	r3, [r3, #0]
 800fbb2:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 800fbb4:	687b      	ldr	r3, [r7, #4]
 800fbb6:	681b      	ldr	r3, [r3, #0]
 800fbb8:	683a      	ldr	r2, [r7, #0]
 800fbba:	4413      	add	r3, r2
 800fbbc:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 800fbbe:	687b      	ldr	r3, [r7, #4]
 800fbc0:	681b      	ldr	r3, [r3, #0]
 800fbc2:	6a3a      	ldr	r2, [r7, #32]
 800fbc4:	429a      	cmp	r2, r3
 800fbc6:	d20b      	bcs.n	800fbe0 <vTaskDelayUntil+0xa0>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 800fbc8:	687b      	ldr	r3, [r7, #4]
 800fbca:	681b      	ldr	r3, [r3, #0]
 800fbcc:	69fa      	ldr	r2, [r7, #28]
 800fbce:	429a      	cmp	r2, r3
 800fbd0:	d211      	bcs.n	800fbf6 <vTaskDelayUntil+0xb6>
 800fbd2:	69fa      	ldr	r2, [r7, #28]
 800fbd4:	6a3b      	ldr	r3, [r7, #32]
 800fbd6:	429a      	cmp	r2, r3
 800fbd8:	d90d      	bls.n	800fbf6 <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 800fbda:	2301      	movs	r3, #1
 800fbdc:	627b      	str	r3, [r7, #36]	@ 0x24
 800fbde:	e00a      	b.n	800fbf6 <vTaskDelayUntil+0xb6>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 800fbe0:	687b      	ldr	r3, [r7, #4]
 800fbe2:	681b      	ldr	r3, [r3, #0]
 800fbe4:	69fa      	ldr	r2, [r7, #28]
 800fbe6:	429a      	cmp	r2, r3
 800fbe8:	d303      	bcc.n	800fbf2 <vTaskDelayUntil+0xb2>
 800fbea:	69fa      	ldr	r2, [r7, #28]
 800fbec:	6a3b      	ldr	r3, [r7, #32]
 800fbee:	429a      	cmp	r2, r3
 800fbf0:	d901      	bls.n	800fbf6 <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 800fbf2:	2301      	movs	r3, #1
 800fbf4:	627b      	str	r3, [r7, #36]	@ 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 800fbf6:	687b      	ldr	r3, [r7, #4]
 800fbf8:	69fa      	ldr	r2, [r7, #28]
 800fbfa:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 800fbfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fbfe:	2b00      	cmp	r3, #0
 800fc00:	d006      	beq.n	800fc10 <vTaskDelayUntil+0xd0>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 800fc02:	69fa      	ldr	r2, [r7, #28]
 800fc04:	6a3b      	ldr	r3, [r7, #32]
 800fc06:	1ad3      	subs	r3, r2, r3
 800fc08:	2100      	movs	r1, #0
 800fc0a:	4618      	mov	r0, r3
 800fc0c:	f001 f886 	bl	8010d1c <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 800fc10:	f000 f8ca 	bl	800fda8 <xTaskResumeAll>
 800fc14:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800fc16:	69bb      	ldr	r3, [r7, #24]
 800fc18:	2b00      	cmp	r3, #0
 800fc1a:	d107      	bne.n	800fc2c <vTaskDelayUntil+0xec>
		{
			portYIELD_WITHIN_API();
 800fc1c:	4b07      	ldr	r3, [pc, #28]	@ (800fc3c <vTaskDelayUntil+0xfc>)
 800fc1e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800fc22:	601a      	str	r2, [r3, #0]
 800fc24:	f3bf 8f4f 	dsb	sy
 800fc28:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800fc2c:	bf00      	nop
 800fc2e:	3728      	adds	r7, #40	@ 0x28
 800fc30:	46bd      	mov	sp, r7
 800fc32:	bd80      	pop	{r7, pc}
 800fc34:	2000460c 	.word	0x2000460c
 800fc38:	200045e8 	.word	0x200045e8
 800fc3c:	e000ed04 	.word	0xe000ed04

0800fc40 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800fc40:	b580      	push	{r7, lr}
 800fc42:	b084      	sub	sp, #16
 800fc44:	af00      	add	r7, sp, #0
 800fc46:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800fc48:	2300      	movs	r3, #0
 800fc4a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800fc4c:	687b      	ldr	r3, [r7, #4]
 800fc4e:	2b00      	cmp	r3, #0
 800fc50:	d018      	beq.n	800fc84 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800fc52:	4b14      	ldr	r3, [pc, #80]	@ (800fca4 <vTaskDelay+0x64>)
 800fc54:	681b      	ldr	r3, [r3, #0]
 800fc56:	2b00      	cmp	r3, #0
 800fc58:	d00b      	beq.n	800fc72 <vTaskDelay+0x32>
	__asm volatile
 800fc5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fc5e:	f383 8811 	msr	BASEPRI, r3
 800fc62:	f3bf 8f6f 	isb	sy
 800fc66:	f3bf 8f4f 	dsb	sy
 800fc6a:	60bb      	str	r3, [r7, #8]
}
 800fc6c:	bf00      	nop
 800fc6e:	bf00      	nop
 800fc70:	e7fd      	b.n	800fc6e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800fc72:	f000 f88b 	bl	800fd8c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800fc76:	2100      	movs	r1, #0
 800fc78:	6878      	ldr	r0, [r7, #4]
 800fc7a:	f001 f84f 	bl	8010d1c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800fc7e:	f000 f893 	bl	800fda8 <xTaskResumeAll>
 800fc82:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800fc84:	68fb      	ldr	r3, [r7, #12]
 800fc86:	2b00      	cmp	r3, #0
 800fc88:	d107      	bne.n	800fc9a <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800fc8a:	4b07      	ldr	r3, [pc, #28]	@ (800fca8 <vTaskDelay+0x68>)
 800fc8c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800fc90:	601a      	str	r2, [r3, #0]
 800fc92:	f3bf 8f4f 	dsb	sy
 800fc96:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800fc9a:	bf00      	nop
 800fc9c:	3710      	adds	r7, #16
 800fc9e:	46bd      	mov	sp, r7
 800fca0:	bd80      	pop	{r7, pc}
 800fca2:	bf00      	nop
 800fca4:	2000460c 	.word	0x2000460c
 800fca8:	e000ed04 	.word	0xe000ed04

0800fcac <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800fcac:	b580      	push	{r7, lr}
 800fcae:	b08a      	sub	sp, #40	@ 0x28
 800fcb0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800fcb2:	2300      	movs	r3, #0
 800fcb4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800fcb6:	2300      	movs	r3, #0
 800fcb8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800fcba:	463a      	mov	r2, r7
 800fcbc:	1d39      	adds	r1, r7, #4
 800fcbe:	f107 0308 	add.w	r3, r7, #8
 800fcc2:	4618      	mov	r0, r3
 800fcc4:	f7fe fd80 	bl	800e7c8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800fcc8:	6839      	ldr	r1, [r7, #0]
 800fcca:	687b      	ldr	r3, [r7, #4]
 800fccc:	68ba      	ldr	r2, [r7, #8]
 800fcce:	9202      	str	r2, [sp, #8]
 800fcd0:	9301      	str	r3, [sp, #4]
 800fcd2:	2300      	movs	r3, #0
 800fcd4:	9300      	str	r3, [sp, #0]
 800fcd6:	2300      	movs	r3, #0
 800fcd8:	460a      	mov	r2, r1
 800fcda:	4924      	ldr	r1, [pc, #144]	@ (800fd6c <vTaskStartScheduler+0xc0>)
 800fcdc:	4824      	ldr	r0, [pc, #144]	@ (800fd70 <vTaskStartScheduler+0xc4>)
 800fcde:	f7ff fd71 	bl	800f7c4 <xTaskCreateStatic>
 800fce2:	4603      	mov	r3, r0
 800fce4:	4a23      	ldr	r2, [pc, #140]	@ (800fd74 <vTaskStartScheduler+0xc8>)
 800fce6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800fce8:	4b22      	ldr	r3, [pc, #136]	@ (800fd74 <vTaskStartScheduler+0xc8>)
 800fcea:	681b      	ldr	r3, [r3, #0]
 800fcec:	2b00      	cmp	r3, #0
 800fcee:	d002      	beq.n	800fcf6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800fcf0:	2301      	movs	r3, #1
 800fcf2:	617b      	str	r3, [r7, #20]
 800fcf4:	e001      	b.n	800fcfa <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800fcf6:	2300      	movs	r3, #0
 800fcf8:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800fcfa:	697b      	ldr	r3, [r7, #20]
 800fcfc:	2b01      	cmp	r3, #1
 800fcfe:	d102      	bne.n	800fd06 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800fd00:	f001 f860 	bl	8010dc4 <xTimerCreateTimerTask>
 800fd04:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800fd06:	697b      	ldr	r3, [r7, #20]
 800fd08:	2b01      	cmp	r3, #1
 800fd0a:	d11b      	bne.n	800fd44 <vTaskStartScheduler+0x98>
	__asm volatile
 800fd0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fd10:	f383 8811 	msr	BASEPRI, r3
 800fd14:	f3bf 8f6f 	isb	sy
 800fd18:	f3bf 8f4f 	dsb	sy
 800fd1c:	613b      	str	r3, [r7, #16]
}
 800fd1e:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800fd20:	4b15      	ldr	r3, [pc, #84]	@ (800fd78 <vTaskStartScheduler+0xcc>)
 800fd22:	681b      	ldr	r3, [r3, #0]
 800fd24:	3354      	adds	r3, #84	@ 0x54
 800fd26:	4a15      	ldr	r2, [pc, #84]	@ (800fd7c <vTaskStartScheduler+0xd0>)
 800fd28:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800fd2a:	4b15      	ldr	r3, [pc, #84]	@ (800fd80 <vTaskStartScheduler+0xd4>)
 800fd2c:	f04f 32ff 	mov.w	r2, #4294967295
 800fd30:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800fd32:	4b14      	ldr	r3, [pc, #80]	@ (800fd84 <vTaskStartScheduler+0xd8>)
 800fd34:	2201      	movs	r2, #1
 800fd36:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800fd38:	4b13      	ldr	r3, [pc, #76]	@ (800fd88 <vTaskStartScheduler+0xdc>)
 800fd3a:	2200      	movs	r2, #0
 800fd3c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800fd3e:	f001 fc27 	bl	8011590 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800fd42:	e00f      	b.n	800fd64 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800fd44:	697b      	ldr	r3, [r7, #20]
 800fd46:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fd4a:	d10b      	bne.n	800fd64 <vTaskStartScheduler+0xb8>
	__asm volatile
 800fd4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fd50:	f383 8811 	msr	BASEPRI, r3
 800fd54:	f3bf 8f6f 	isb	sy
 800fd58:	f3bf 8f4f 	dsb	sy
 800fd5c:	60fb      	str	r3, [r7, #12]
}
 800fd5e:	bf00      	nop
 800fd60:	bf00      	nop
 800fd62:	e7fd      	b.n	800fd60 <vTaskStartScheduler+0xb4>
}
 800fd64:	bf00      	nop
 800fd66:	3718      	adds	r7, #24
 800fd68:	46bd      	mov	sp, r7
 800fd6a:	bd80      	pop	{r7, pc}
 800fd6c:	08016dcc 	.word	0x08016dcc
 800fd70:	08010429 	.word	0x08010429
 800fd74:	20004608 	.word	0x20004608
 800fd78:	20004110 	.word	0x20004110
 800fd7c:	20000020 	.word	0x20000020
 800fd80:	20004604 	.word	0x20004604
 800fd84:	200045f0 	.word	0x200045f0
 800fd88:	200045e8 	.word	0x200045e8

0800fd8c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800fd8c:	b480      	push	{r7}
 800fd8e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800fd90:	4b04      	ldr	r3, [pc, #16]	@ (800fda4 <vTaskSuspendAll+0x18>)
 800fd92:	681b      	ldr	r3, [r3, #0]
 800fd94:	3301      	adds	r3, #1
 800fd96:	4a03      	ldr	r2, [pc, #12]	@ (800fda4 <vTaskSuspendAll+0x18>)
 800fd98:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800fd9a:	bf00      	nop
 800fd9c:	46bd      	mov	sp, r7
 800fd9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fda2:	4770      	bx	lr
 800fda4:	2000460c 	.word	0x2000460c

0800fda8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800fda8:	b580      	push	{r7, lr}
 800fdaa:	b084      	sub	sp, #16
 800fdac:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800fdae:	2300      	movs	r3, #0
 800fdb0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800fdb2:	2300      	movs	r3, #0
 800fdb4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800fdb6:	4b42      	ldr	r3, [pc, #264]	@ (800fec0 <xTaskResumeAll+0x118>)
 800fdb8:	681b      	ldr	r3, [r3, #0]
 800fdba:	2b00      	cmp	r3, #0
 800fdbc:	d10b      	bne.n	800fdd6 <xTaskResumeAll+0x2e>
	__asm volatile
 800fdbe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fdc2:	f383 8811 	msr	BASEPRI, r3
 800fdc6:	f3bf 8f6f 	isb	sy
 800fdca:	f3bf 8f4f 	dsb	sy
 800fdce:	603b      	str	r3, [r7, #0]
}
 800fdd0:	bf00      	nop
 800fdd2:	bf00      	nop
 800fdd4:	e7fd      	b.n	800fdd2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800fdd6:	f001 fc7f 	bl	80116d8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800fdda:	4b39      	ldr	r3, [pc, #228]	@ (800fec0 <xTaskResumeAll+0x118>)
 800fddc:	681b      	ldr	r3, [r3, #0]
 800fdde:	3b01      	subs	r3, #1
 800fde0:	4a37      	ldr	r2, [pc, #220]	@ (800fec0 <xTaskResumeAll+0x118>)
 800fde2:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800fde4:	4b36      	ldr	r3, [pc, #216]	@ (800fec0 <xTaskResumeAll+0x118>)
 800fde6:	681b      	ldr	r3, [r3, #0]
 800fde8:	2b00      	cmp	r3, #0
 800fdea:	d162      	bne.n	800feb2 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800fdec:	4b35      	ldr	r3, [pc, #212]	@ (800fec4 <xTaskResumeAll+0x11c>)
 800fdee:	681b      	ldr	r3, [r3, #0]
 800fdf0:	2b00      	cmp	r3, #0
 800fdf2:	d05e      	beq.n	800feb2 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800fdf4:	e02f      	b.n	800fe56 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800fdf6:	4b34      	ldr	r3, [pc, #208]	@ (800fec8 <xTaskResumeAll+0x120>)
 800fdf8:	68db      	ldr	r3, [r3, #12]
 800fdfa:	68db      	ldr	r3, [r3, #12]
 800fdfc:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800fdfe:	68fb      	ldr	r3, [r7, #12]
 800fe00:	3318      	adds	r3, #24
 800fe02:	4618      	mov	r0, r3
 800fe04:	f7fe fd9e 	bl	800e944 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800fe08:	68fb      	ldr	r3, [r7, #12]
 800fe0a:	3304      	adds	r3, #4
 800fe0c:	4618      	mov	r0, r3
 800fe0e:	f7fe fd99 	bl	800e944 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800fe12:	68fb      	ldr	r3, [r7, #12]
 800fe14:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fe16:	4b2d      	ldr	r3, [pc, #180]	@ (800fecc <xTaskResumeAll+0x124>)
 800fe18:	681b      	ldr	r3, [r3, #0]
 800fe1a:	429a      	cmp	r2, r3
 800fe1c:	d903      	bls.n	800fe26 <xTaskResumeAll+0x7e>
 800fe1e:	68fb      	ldr	r3, [r7, #12]
 800fe20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fe22:	4a2a      	ldr	r2, [pc, #168]	@ (800fecc <xTaskResumeAll+0x124>)
 800fe24:	6013      	str	r3, [r2, #0]
 800fe26:	68fb      	ldr	r3, [r7, #12]
 800fe28:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fe2a:	4613      	mov	r3, r2
 800fe2c:	009b      	lsls	r3, r3, #2
 800fe2e:	4413      	add	r3, r2
 800fe30:	009b      	lsls	r3, r3, #2
 800fe32:	4a27      	ldr	r2, [pc, #156]	@ (800fed0 <xTaskResumeAll+0x128>)
 800fe34:	441a      	add	r2, r3
 800fe36:	68fb      	ldr	r3, [r7, #12]
 800fe38:	3304      	adds	r3, #4
 800fe3a:	4619      	mov	r1, r3
 800fe3c:	4610      	mov	r0, r2
 800fe3e:	f7fe fd24 	bl	800e88a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800fe42:	68fb      	ldr	r3, [r7, #12]
 800fe44:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fe46:	4b23      	ldr	r3, [pc, #140]	@ (800fed4 <xTaskResumeAll+0x12c>)
 800fe48:	681b      	ldr	r3, [r3, #0]
 800fe4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fe4c:	429a      	cmp	r2, r3
 800fe4e:	d302      	bcc.n	800fe56 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800fe50:	4b21      	ldr	r3, [pc, #132]	@ (800fed8 <xTaskResumeAll+0x130>)
 800fe52:	2201      	movs	r2, #1
 800fe54:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800fe56:	4b1c      	ldr	r3, [pc, #112]	@ (800fec8 <xTaskResumeAll+0x120>)
 800fe58:	681b      	ldr	r3, [r3, #0]
 800fe5a:	2b00      	cmp	r3, #0
 800fe5c:	d1cb      	bne.n	800fdf6 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800fe5e:	68fb      	ldr	r3, [r7, #12]
 800fe60:	2b00      	cmp	r3, #0
 800fe62:	d001      	beq.n	800fe68 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800fe64:	f000 fbd4 	bl	8010610 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800fe68:	4b1c      	ldr	r3, [pc, #112]	@ (800fedc <xTaskResumeAll+0x134>)
 800fe6a:	681b      	ldr	r3, [r3, #0]
 800fe6c:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800fe6e:	687b      	ldr	r3, [r7, #4]
 800fe70:	2b00      	cmp	r3, #0
 800fe72:	d010      	beq.n	800fe96 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800fe74:	f000 f858 	bl	800ff28 <xTaskIncrementTick>
 800fe78:	4603      	mov	r3, r0
 800fe7a:	2b00      	cmp	r3, #0
 800fe7c:	d002      	beq.n	800fe84 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800fe7e:	4b16      	ldr	r3, [pc, #88]	@ (800fed8 <xTaskResumeAll+0x130>)
 800fe80:	2201      	movs	r2, #1
 800fe82:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800fe84:	687b      	ldr	r3, [r7, #4]
 800fe86:	3b01      	subs	r3, #1
 800fe88:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800fe8a:	687b      	ldr	r3, [r7, #4]
 800fe8c:	2b00      	cmp	r3, #0
 800fe8e:	d1f1      	bne.n	800fe74 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800fe90:	4b12      	ldr	r3, [pc, #72]	@ (800fedc <xTaskResumeAll+0x134>)
 800fe92:	2200      	movs	r2, #0
 800fe94:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800fe96:	4b10      	ldr	r3, [pc, #64]	@ (800fed8 <xTaskResumeAll+0x130>)
 800fe98:	681b      	ldr	r3, [r3, #0]
 800fe9a:	2b00      	cmp	r3, #0
 800fe9c:	d009      	beq.n	800feb2 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800fe9e:	2301      	movs	r3, #1
 800fea0:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800fea2:	4b0f      	ldr	r3, [pc, #60]	@ (800fee0 <xTaskResumeAll+0x138>)
 800fea4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800fea8:	601a      	str	r2, [r3, #0]
 800feaa:	f3bf 8f4f 	dsb	sy
 800feae:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800feb2:	f001 fc43 	bl	801173c <vPortExitCritical>

	return xAlreadyYielded;
 800feb6:	68bb      	ldr	r3, [r7, #8]
}
 800feb8:	4618      	mov	r0, r3
 800feba:	3710      	adds	r7, #16
 800febc:	46bd      	mov	sp, r7
 800febe:	bd80      	pop	{r7, pc}
 800fec0:	2000460c 	.word	0x2000460c
 800fec4:	200045e4 	.word	0x200045e4
 800fec8:	200045a4 	.word	0x200045a4
 800fecc:	200045ec 	.word	0x200045ec
 800fed0:	20004114 	.word	0x20004114
 800fed4:	20004110 	.word	0x20004110
 800fed8:	200045f8 	.word	0x200045f8
 800fedc:	200045f4 	.word	0x200045f4
 800fee0:	e000ed04 	.word	0xe000ed04

0800fee4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800fee4:	b480      	push	{r7}
 800fee6:	b083      	sub	sp, #12
 800fee8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800feea:	4b05      	ldr	r3, [pc, #20]	@ (800ff00 <xTaskGetTickCount+0x1c>)
 800feec:	681b      	ldr	r3, [r3, #0]
 800feee:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800fef0:	687b      	ldr	r3, [r7, #4]
}
 800fef2:	4618      	mov	r0, r3
 800fef4:	370c      	adds	r7, #12
 800fef6:	46bd      	mov	sp, r7
 800fef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fefc:	4770      	bx	lr
 800fefe:	bf00      	nop
 800ff00:	200045e8 	.word	0x200045e8

0800ff04 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 800ff04:	b580      	push	{r7, lr}
 800ff06:	b082      	sub	sp, #8
 800ff08:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800ff0a:	f001 fcc5 	bl	8011898 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800ff0e:	2300      	movs	r3, #0
 800ff10:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 800ff12:	4b04      	ldr	r3, [pc, #16]	@ (800ff24 <xTaskGetTickCountFromISR+0x20>)
 800ff14:	681b      	ldr	r3, [r3, #0]
 800ff16:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800ff18:	683b      	ldr	r3, [r7, #0]
}
 800ff1a:	4618      	mov	r0, r3
 800ff1c:	3708      	adds	r7, #8
 800ff1e:	46bd      	mov	sp, r7
 800ff20:	bd80      	pop	{r7, pc}
 800ff22:	bf00      	nop
 800ff24:	200045e8 	.word	0x200045e8

0800ff28 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800ff28:	b580      	push	{r7, lr}
 800ff2a:	b086      	sub	sp, #24
 800ff2c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800ff2e:	2300      	movs	r3, #0
 800ff30:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ff32:	4b4f      	ldr	r3, [pc, #316]	@ (8010070 <xTaskIncrementTick+0x148>)
 800ff34:	681b      	ldr	r3, [r3, #0]
 800ff36:	2b00      	cmp	r3, #0
 800ff38:	f040 8090 	bne.w	801005c <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800ff3c:	4b4d      	ldr	r3, [pc, #308]	@ (8010074 <xTaskIncrementTick+0x14c>)
 800ff3e:	681b      	ldr	r3, [r3, #0]
 800ff40:	3301      	adds	r3, #1
 800ff42:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800ff44:	4a4b      	ldr	r2, [pc, #300]	@ (8010074 <xTaskIncrementTick+0x14c>)
 800ff46:	693b      	ldr	r3, [r7, #16]
 800ff48:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800ff4a:	693b      	ldr	r3, [r7, #16]
 800ff4c:	2b00      	cmp	r3, #0
 800ff4e:	d121      	bne.n	800ff94 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800ff50:	4b49      	ldr	r3, [pc, #292]	@ (8010078 <xTaskIncrementTick+0x150>)
 800ff52:	681b      	ldr	r3, [r3, #0]
 800ff54:	681b      	ldr	r3, [r3, #0]
 800ff56:	2b00      	cmp	r3, #0
 800ff58:	d00b      	beq.n	800ff72 <xTaskIncrementTick+0x4a>
	__asm volatile
 800ff5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ff5e:	f383 8811 	msr	BASEPRI, r3
 800ff62:	f3bf 8f6f 	isb	sy
 800ff66:	f3bf 8f4f 	dsb	sy
 800ff6a:	603b      	str	r3, [r7, #0]
}
 800ff6c:	bf00      	nop
 800ff6e:	bf00      	nop
 800ff70:	e7fd      	b.n	800ff6e <xTaskIncrementTick+0x46>
 800ff72:	4b41      	ldr	r3, [pc, #260]	@ (8010078 <xTaskIncrementTick+0x150>)
 800ff74:	681b      	ldr	r3, [r3, #0]
 800ff76:	60fb      	str	r3, [r7, #12]
 800ff78:	4b40      	ldr	r3, [pc, #256]	@ (801007c <xTaskIncrementTick+0x154>)
 800ff7a:	681b      	ldr	r3, [r3, #0]
 800ff7c:	4a3e      	ldr	r2, [pc, #248]	@ (8010078 <xTaskIncrementTick+0x150>)
 800ff7e:	6013      	str	r3, [r2, #0]
 800ff80:	4a3e      	ldr	r2, [pc, #248]	@ (801007c <xTaskIncrementTick+0x154>)
 800ff82:	68fb      	ldr	r3, [r7, #12]
 800ff84:	6013      	str	r3, [r2, #0]
 800ff86:	4b3e      	ldr	r3, [pc, #248]	@ (8010080 <xTaskIncrementTick+0x158>)
 800ff88:	681b      	ldr	r3, [r3, #0]
 800ff8a:	3301      	adds	r3, #1
 800ff8c:	4a3c      	ldr	r2, [pc, #240]	@ (8010080 <xTaskIncrementTick+0x158>)
 800ff8e:	6013      	str	r3, [r2, #0]
 800ff90:	f000 fb3e 	bl	8010610 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800ff94:	4b3b      	ldr	r3, [pc, #236]	@ (8010084 <xTaskIncrementTick+0x15c>)
 800ff96:	681b      	ldr	r3, [r3, #0]
 800ff98:	693a      	ldr	r2, [r7, #16]
 800ff9a:	429a      	cmp	r2, r3
 800ff9c:	d349      	bcc.n	8010032 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800ff9e:	4b36      	ldr	r3, [pc, #216]	@ (8010078 <xTaskIncrementTick+0x150>)
 800ffa0:	681b      	ldr	r3, [r3, #0]
 800ffa2:	681b      	ldr	r3, [r3, #0]
 800ffa4:	2b00      	cmp	r3, #0
 800ffa6:	d104      	bne.n	800ffb2 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ffa8:	4b36      	ldr	r3, [pc, #216]	@ (8010084 <xTaskIncrementTick+0x15c>)
 800ffaa:	f04f 32ff 	mov.w	r2, #4294967295
 800ffae:	601a      	str	r2, [r3, #0]
					break;
 800ffb0:	e03f      	b.n	8010032 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ffb2:	4b31      	ldr	r3, [pc, #196]	@ (8010078 <xTaskIncrementTick+0x150>)
 800ffb4:	681b      	ldr	r3, [r3, #0]
 800ffb6:	68db      	ldr	r3, [r3, #12]
 800ffb8:	68db      	ldr	r3, [r3, #12]
 800ffba:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800ffbc:	68bb      	ldr	r3, [r7, #8]
 800ffbe:	685b      	ldr	r3, [r3, #4]
 800ffc0:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800ffc2:	693a      	ldr	r2, [r7, #16]
 800ffc4:	687b      	ldr	r3, [r7, #4]
 800ffc6:	429a      	cmp	r2, r3
 800ffc8:	d203      	bcs.n	800ffd2 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800ffca:	4a2e      	ldr	r2, [pc, #184]	@ (8010084 <xTaskIncrementTick+0x15c>)
 800ffcc:	687b      	ldr	r3, [r7, #4]
 800ffce:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800ffd0:	e02f      	b.n	8010032 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ffd2:	68bb      	ldr	r3, [r7, #8]
 800ffd4:	3304      	adds	r3, #4
 800ffd6:	4618      	mov	r0, r3
 800ffd8:	f7fe fcb4 	bl	800e944 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800ffdc:	68bb      	ldr	r3, [r7, #8]
 800ffde:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ffe0:	2b00      	cmp	r3, #0
 800ffe2:	d004      	beq.n	800ffee <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800ffe4:	68bb      	ldr	r3, [r7, #8]
 800ffe6:	3318      	adds	r3, #24
 800ffe8:	4618      	mov	r0, r3
 800ffea:	f7fe fcab 	bl	800e944 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800ffee:	68bb      	ldr	r3, [r7, #8]
 800fff0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fff2:	4b25      	ldr	r3, [pc, #148]	@ (8010088 <xTaskIncrementTick+0x160>)
 800fff4:	681b      	ldr	r3, [r3, #0]
 800fff6:	429a      	cmp	r2, r3
 800fff8:	d903      	bls.n	8010002 <xTaskIncrementTick+0xda>
 800fffa:	68bb      	ldr	r3, [r7, #8]
 800fffc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fffe:	4a22      	ldr	r2, [pc, #136]	@ (8010088 <xTaskIncrementTick+0x160>)
 8010000:	6013      	str	r3, [r2, #0]
 8010002:	68bb      	ldr	r3, [r7, #8]
 8010004:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010006:	4613      	mov	r3, r2
 8010008:	009b      	lsls	r3, r3, #2
 801000a:	4413      	add	r3, r2
 801000c:	009b      	lsls	r3, r3, #2
 801000e:	4a1f      	ldr	r2, [pc, #124]	@ (801008c <xTaskIncrementTick+0x164>)
 8010010:	441a      	add	r2, r3
 8010012:	68bb      	ldr	r3, [r7, #8]
 8010014:	3304      	adds	r3, #4
 8010016:	4619      	mov	r1, r3
 8010018:	4610      	mov	r0, r2
 801001a:	f7fe fc36 	bl	800e88a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 801001e:	68bb      	ldr	r3, [r7, #8]
 8010020:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010022:	4b1b      	ldr	r3, [pc, #108]	@ (8010090 <xTaskIncrementTick+0x168>)
 8010024:	681b      	ldr	r3, [r3, #0]
 8010026:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010028:	429a      	cmp	r2, r3
 801002a:	d3b8      	bcc.n	800ff9e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 801002c:	2301      	movs	r3, #1
 801002e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8010030:	e7b5      	b.n	800ff9e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8010032:	4b17      	ldr	r3, [pc, #92]	@ (8010090 <xTaskIncrementTick+0x168>)
 8010034:	681b      	ldr	r3, [r3, #0]
 8010036:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010038:	4914      	ldr	r1, [pc, #80]	@ (801008c <xTaskIncrementTick+0x164>)
 801003a:	4613      	mov	r3, r2
 801003c:	009b      	lsls	r3, r3, #2
 801003e:	4413      	add	r3, r2
 8010040:	009b      	lsls	r3, r3, #2
 8010042:	440b      	add	r3, r1
 8010044:	681b      	ldr	r3, [r3, #0]
 8010046:	2b01      	cmp	r3, #1
 8010048:	d901      	bls.n	801004e <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 801004a:	2301      	movs	r3, #1
 801004c:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 801004e:	4b11      	ldr	r3, [pc, #68]	@ (8010094 <xTaskIncrementTick+0x16c>)
 8010050:	681b      	ldr	r3, [r3, #0]
 8010052:	2b00      	cmp	r3, #0
 8010054:	d007      	beq.n	8010066 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8010056:	2301      	movs	r3, #1
 8010058:	617b      	str	r3, [r7, #20]
 801005a:	e004      	b.n	8010066 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 801005c:	4b0e      	ldr	r3, [pc, #56]	@ (8010098 <xTaskIncrementTick+0x170>)
 801005e:	681b      	ldr	r3, [r3, #0]
 8010060:	3301      	adds	r3, #1
 8010062:	4a0d      	ldr	r2, [pc, #52]	@ (8010098 <xTaskIncrementTick+0x170>)
 8010064:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8010066:	697b      	ldr	r3, [r7, #20]
}
 8010068:	4618      	mov	r0, r3
 801006a:	3718      	adds	r7, #24
 801006c:	46bd      	mov	sp, r7
 801006e:	bd80      	pop	{r7, pc}
 8010070:	2000460c 	.word	0x2000460c
 8010074:	200045e8 	.word	0x200045e8
 8010078:	2000459c 	.word	0x2000459c
 801007c:	200045a0 	.word	0x200045a0
 8010080:	200045fc 	.word	0x200045fc
 8010084:	20004604 	.word	0x20004604
 8010088:	200045ec 	.word	0x200045ec
 801008c:	20004114 	.word	0x20004114
 8010090:	20004110 	.word	0x20004110
 8010094:	200045f8 	.word	0x200045f8
 8010098:	200045f4 	.word	0x200045f4

0801009c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 801009c:	b580      	push	{r7, lr}
 801009e:	b086      	sub	sp, #24
 80100a0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80100a2:	4b3d      	ldr	r3, [pc, #244]	@ (8010198 <vTaskSwitchContext+0xfc>)
 80100a4:	681b      	ldr	r3, [r3, #0]
 80100a6:	2b00      	cmp	r3, #0
 80100a8:	d003      	beq.n	80100b2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80100aa:	4b3c      	ldr	r3, [pc, #240]	@ (801019c <vTaskSwitchContext+0x100>)
 80100ac:	2201      	movs	r2, #1
 80100ae:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80100b0:	e06e      	b.n	8010190 <vTaskSwitchContext+0xf4>
		xYieldPending = pdFALSE;
 80100b2:	4b3a      	ldr	r3, [pc, #232]	@ (801019c <vTaskSwitchContext+0x100>)
 80100b4:	2200      	movs	r2, #0
 80100b6:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 80100b8:	4b39      	ldr	r3, [pc, #228]	@ (80101a0 <vTaskSwitchContext+0x104>)
 80100ba:	681b      	ldr	r3, [r3, #0]
 80100bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80100be:	613b      	str	r3, [r7, #16]
 80100c0:	f04f 33a5 	mov.w	r3, #2779096485	@ 0xa5a5a5a5
 80100c4:	60fb      	str	r3, [r7, #12]
 80100c6:	693b      	ldr	r3, [r7, #16]
 80100c8:	681b      	ldr	r3, [r3, #0]
 80100ca:	68fa      	ldr	r2, [r7, #12]
 80100cc:	429a      	cmp	r2, r3
 80100ce:	d111      	bne.n	80100f4 <vTaskSwitchContext+0x58>
 80100d0:	693b      	ldr	r3, [r7, #16]
 80100d2:	3304      	adds	r3, #4
 80100d4:	681b      	ldr	r3, [r3, #0]
 80100d6:	68fa      	ldr	r2, [r7, #12]
 80100d8:	429a      	cmp	r2, r3
 80100da:	d10b      	bne.n	80100f4 <vTaskSwitchContext+0x58>
 80100dc:	693b      	ldr	r3, [r7, #16]
 80100de:	3308      	adds	r3, #8
 80100e0:	681b      	ldr	r3, [r3, #0]
 80100e2:	68fa      	ldr	r2, [r7, #12]
 80100e4:	429a      	cmp	r2, r3
 80100e6:	d105      	bne.n	80100f4 <vTaskSwitchContext+0x58>
 80100e8:	693b      	ldr	r3, [r7, #16]
 80100ea:	330c      	adds	r3, #12
 80100ec:	681b      	ldr	r3, [r3, #0]
 80100ee:	68fa      	ldr	r2, [r7, #12]
 80100f0:	429a      	cmp	r2, r3
 80100f2:	d008      	beq.n	8010106 <vTaskSwitchContext+0x6a>
 80100f4:	4b2a      	ldr	r3, [pc, #168]	@ (80101a0 <vTaskSwitchContext+0x104>)
 80100f6:	681a      	ldr	r2, [r3, #0]
 80100f8:	4b29      	ldr	r3, [pc, #164]	@ (80101a0 <vTaskSwitchContext+0x104>)
 80100fa:	681b      	ldr	r3, [r3, #0]
 80100fc:	3334      	adds	r3, #52	@ 0x34
 80100fe:	4619      	mov	r1, r3
 8010100:	4610      	mov	r0, r2
 8010102:	f7f1 fb33 	bl	800176c <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010106:	4b27      	ldr	r3, [pc, #156]	@ (80101a4 <vTaskSwitchContext+0x108>)
 8010108:	681b      	ldr	r3, [r3, #0]
 801010a:	617b      	str	r3, [r7, #20]
 801010c:	e011      	b.n	8010132 <vTaskSwitchContext+0x96>
 801010e:	697b      	ldr	r3, [r7, #20]
 8010110:	2b00      	cmp	r3, #0
 8010112:	d10b      	bne.n	801012c <vTaskSwitchContext+0x90>
	__asm volatile
 8010114:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010118:	f383 8811 	msr	BASEPRI, r3
 801011c:	f3bf 8f6f 	isb	sy
 8010120:	f3bf 8f4f 	dsb	sy
 8010124:	607b      	str	r3, [r7, #4]
}
 8010126:	bf00      	nop
 8010128:	bf00      	nop
 801012a:	e7fd      	b.n	8010128 <vTaskSwitchContext+0x8c>
 801012c:	697b      	ldr	r3, [r7, #20]
 801012e:	3b01      	subs	r3, #1
 8010130:	617b      	str	r3, [r7, #20]
 8010132:	491d      	ldr	r1, [pc, #116]	@ (80101a8 <vTaskSwitchContext+0x10c>)
 8010134:	697a      	ldr	r2, [r7, #20]
 8010136:	4613      	mov	r3, r2
 8010138:	009b      	lsls	r3, r3, #2
 801013a:	4413      	add	r3, r2
 801013c:	009b      	lsls	r3, r3, #2
 801013e:	440b      	add	r3, r1
 8010140:	681b      	ldr	r3, [r3, #0]
 8010142:	2b00      	cmp	r3, #0
 8010144:	d0e3      	beq.n	801010e <vTaskSwitchContext+0x72>
 8010146:	697a      	ldr	r2, [r7, #20]
 8010148:	4613      	mov	r3, r2
 801014a:	009b      	lsls	r3, r3, #2
 801014c:	4413      	add	r3, r2
 801014e:	009b      	lsls	r3, r3, #2
 8010150:	4a15      	ldr	r2, [pc, #84]	@ (80101a8 <vTaskSwitchContext+0x10c>)
 8010152:	4413      	add	r3, r2
 8010154:	60bb      	str	r3, [r7, #8]
 8010156:	68bb      	ldr	r3, [r7, #8]
 8010158:	685b      	ldr	r3, [r3, #4]
 801015a:	685a      	ldr	r2, [r3, #4]
 801015c:	68bb      	ldr	r3, [r7, #8]
 801015e:	605a      	str	r2, [r3, #4]
 8010160:	68bb      	ldr	r3, [r7, #8]
 8010162:	685a      	ldr	r2, [r3, #4]
 8010164:	68bb      	ldr	r3, [r7, #8]
 8010166:	3308      	adds	r3, #8
 8010168:	429a      	cmp	r2, r3
 801016a:	d104      	bne.n	8010176 <vTaskSwitchContext+0xda>
 801016c:	68bb      	ldr	r3, [r7, #8]
 801016e:	685b      	ldr	r3, [r3, #4]
 8010170:	685a      	ldr	r2, [r3, #4]
 8010172:	68bb      	ldr	r3, [r7, #8]
 8010174:	605a      	str	r2, [r3, #4]
 8010176:	68bb      	ldr	r3, [r7, #8]
 8010178:	685b      	ldr	r3, [r3, #4]
 801017a:	68db      	ldr	r3, [r3, #12]
 801017c:	4a08      	ldr	r2, [pc, #32]	@ (80101a0 <vTaskSwitchContext+0x104>)
 801017e:	6013      	str	r3, [r2, #0]
 8010180:	4a08      	ldr	r2, [pc, #32]	@ (80101a4 <vTaskSwitchContext+0x108>)
 8010182:	697b      	ldr	r3, [r7, #20]
 8010184:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8010186:	4b06      	ldr	r3, [pc, #24]	@ (80101a0 <vTaskSwitchContext+0x104>)
 8010188:	681b      	ldr	r3, [r3, #0]
 801018a:	3354      	adds	r3, #84	@ 0x54
 801018c:	4a07      	ldr	r2, [pc, #28]	@ (80101ac <vTaskSwitchContext+0x110>)
 801018e:	6013      	str	r3, [r2, #0]
}
 8010190:	bf00      	nop
 8010192:	3718      	adds	r7, #24
 8010194:	46bd      	mov	sp, r7
 8010196:	bd80      	pop	{r7, pc}
 8010198:	2000460c 	.word	0x2000460c
 801019c:	200045f8 	.word	0x200045f8
 80101a0:	20004110 	.word	0x20004110
 80101a4:	200045ec 	.word	0x200045ec
 80101a8:	20004114 	.word	0x20004114
 80101ac:	20000020 	.word	0x20000020

080101b0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80101b0:	b580      	push	{r7, lr}
 80101b2:	b084      	sub	sp, #16
 80101b4:	af00      	add	r7, sp, #0
 80101b6:	6078      	str	r0, [r7, #4]
 80101b8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80101ba:	687b      	ldr	r3, [r7, #4]
 80101bc:	2b00      	cmp	r3, #0
 80101be:	d10b      	bne.n	80101d8 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 80101c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80101c4:	f383 8811 	msr	BASEPRI, r3
 80101c8:	f3bf 8f6f 	isb	sy
 80101cc:	f3bf 8f4f 	dsb	sy
 80101d0:	60fb      	str	r3, [r7, #12]
}
 80101d2:	bf00      	nop
 80101d4:	bf00      	nop
 80101d6:	e7fd      	b.n	80101d4 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80101d8:	4b07      	ldr	r3, [pc, #28]	@ (80101f8 <vTaskPlaceOnEventList+0x48>)
 80101da:	681b      	ldr	r3, [r3, #0]
 80101dc:	3318      	adds	r3, #24
 80101de:	4619      	mov	r1, r3
 80101e0:	6878      	ldr	r0, [r7, #4]
 80101e2:	f7fe fb76 	bl	800e8d2 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80101e6:	2101      	movs	r1, #1
 80101e8:	6838      	ldr	r0, [r7, #0]
 80101ea:	f000 fd97 	bl	8010d1c <prvAddCurrentTaskToDelayedList>
}
 80101ee:	bf00      	nop
 80101f0:	3710      	adds	r7, #16
 80101f2:	46bd      	mov	sp, r7
 80101f4:	bd80      	pop	{r7, pc}
 80101f6:	bf00      	nop
 80101f8:	20004110 	.word	0x20004110

080101fc <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80101fc:	b580      	push	{r7, lr}
 80101fe:	b086      	sub	sp, #24
 8010200:	af00      	add	r7, sp, #0
 8010202:	60f8      	str	r0, [r7, #12]
 8010204:	60b9      	str	r1, [r7, #8]
 8010206:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8010208:	68fb      	ldr	r3, [r7, #12]
 801020a:	2b00      	cmp	r3, #0
 801020c:	d10b      	bne.n	8010226 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 801020e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010212:	f383 8811 	msr	BASEPRI, r3
 8010216:	f3bf 8f6f 	isb	sy
 801021a:	f3bf 8f4f 	dsb	sy
 801021e:	617b      	str	r3, [r7, #20]
}
 8010220:	bf00      	nop
 8010222:	bf00      	nop
 8010224:	e7fd      	b.n	8010222 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8010226:	4b0a      	ldr	r3, [pc, #40]	@ (8010250 <vTaskPlaceOnEventListRestricted+0x54>)
 8010228:	681b      	ldr	r3, [r3, #0]
 801022a:	3318      	adds	r3, #24
 801022c:	4619      	mov	r1, r3
 801022e:	68f8      	ldr	r0, [r7, #12]
 8010230:	f7fe fb2b 	bl	800e88a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8010234:	687b      	ldr	r3, [r7, #4]
 8010236:	2b00      	cmp	r3, #0
 8010238:	d002      	beq.n	8010240 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 801023a:	f04f 33ff 	mov.w	r3, #4294967295
 801023e:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8010240:	6879      	ldr	r1, [r7, #4]
 8010242:	68b8      	ldr	r0, [r7, #8]
 8010244:	f000 fd6a 	bl	8010d1c <prvAddCurrentTaskToDelayedList>
	}
 8010248:	bf00      	nop
 801024a:	3718      	adds	r7, #24
 801024c:	46bd      	mov	sp, r7
 801024e:	bd80      	pop	{r7, pc}
 8010250:	20004110 	.word	0x20004110

08010254 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8010254:	b580      	push	{r7, lr}
 8010256:	b086      	sub	sp, #24
 8010258:	af00      	add	r7, sp, #0
 801025a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801025c:	687b      	ldr	r3, [r7, #4]
 801025e:	68db      	ldr	r3, [r3, #12]
 8010260:	68db      	ldr	r3, [r3, #12]
 8010262:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8010264:	693b      	ldr	r3, [r7, #16]
 8010266:	2b00      	cmp	r3, #0
 8010268:	d10b      	bne.n	8010282 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 801026a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801026e:	f383 8811 	msr	BASEPRI, r3
 8010272:	f3bf 8f6f 	isb	sy
 8010276:	f3bf 8f4f 	dsb	sy
 801027a:	60fb      	str	r3, [r7, #12]
}
 801027c:	bf00      	nop
 801027e:	bf00      	nop
 8010280:	e7fd      	b.n	801027e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8010282:	693b      	ldr	r3, [r7, #16]
 8010284:	3318      	adds	r3, #24
 8010286:	4618      	mov	r0, r3
 8010288:	f7fe fb5c 	bl	800e944 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 801028c:	4b1d      	ldr	r3, [pc, #116]	@ (8010304 <xTaskRemoveFromEventList+0xb0>)
 801028e:	681b      	ldr	r3, [r3, #0]
 8010290:	2b00      	cmp	r3, #0
 8010292:	d11d      	bne.n	80102d0 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8010294:	693b      	ldr	r3, [r7, #16]
 8010296:	3304      	adds	r3, #4
 8010298:	4618      	mov	r0, r3
 801029a:	f7fe fb53 	bl	800e944 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 801029e:	693b      	ldr	r3, [r7, #16]
 80102a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80102a2:	4b19      	ldr	r3, [pc, #100]	@ (8010308 <xTaskRemoveFromEventList+0xb4>)
 80102a4:	681b      	ldr	r3, [r3, #0]
 80102a6:	429a      	cmp	r2, r3
 80102a8:	d903      	bls.n	80102b2 <xTaskRemoveFromEventList+0x5e>
 80102aa:	693b      	ldr	r3, [r7, #16]
 80102ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80102ae:	4a16      	ldr	r2, [pc, #88]	@ (8010308 <xTaskRemoveFromEventList+0xb4>)
 80102b0:	6013      	str	r3, [r2, #0]
 80102b2:	693b      	ldr	r3, [r7, #16]
 80102b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80102b6:	4613      	mov	r3, r2
 80102b8:	009b      	lsls	r3, r3, #2
 80102ba:	4413      	add	r3, r2
 80102bc:	009b      	lsls	r3, r3, #2
 80102be:	4a13      	ldr	r2, [pc, #76]	@ (801030c <xTaskRemoveFromEventList+0xb8>)
 80102c0:	441a      	add	r2, r3
 80102c2:	693b      	ldr	r3, [r7, #16]
 80102c4:	3304      	adds	r3, #4
 80102c6:	4619      	mov	r1, r3
 80102c8:	4610      	mov	r0, r2
 80102ca:	f7fe fade 	bl	800e88a <vListInsertEnd>
 80102ce:	e005      	b.n	80102dc <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80102d0:	693b      	ldr	r3, [r7, #16]
 80102d2:	3318      	adds	r3, #24
 80102d4:	4619      	mov	r1, r3
 80102d6:	480e      	ldr	r0, [pc, #56]	@ (8010310 <xTaskRemoveFromEventList+0xbc>)
 80102d8:	f7fe fad7 	bl	800e88a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80102dc:	693b      	ldr	r3, [r7, #16]
 80102de:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80102e0:	4b0c      	ldr	r3, [pc, #48]	@ (8010314 <xTaskRemoveFromEventList+0xc0>)
 80102e2:	681b      	ldr	r3, [r3, #0]
 80102e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80102e6:	429a      	cmp	r2, r3
 80102e8:	d905      	bls.n	80102f6 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80102ea:	2301      	movs	r3, #1
 80102ec:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80102ee:	4b0a      	ldr	r3, [pc, #40]	@ (8010318 <xTaskRemoveFromEventList+0xc4>)
 80102f0:	2201      	movs	r2, #1
 80102f2:	601a      	str	r2, [r3, #0]
 80102f4:	e001      	b.n	80102fa <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 80102f6:	2300      	movs	r3, #0
 80102f8:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80102fa:	697b      	ldr	r3, [r7, #20]
}
 80102fc:	4618      	mov	r0, r3
 80102fe:	3718      	adds	r7, #24
 8010300:	46bd      	mov	sp, r7
 8010302:	bd80      	pop	{r7, pc}
 8010304:	2000460c 	.word	0x2000460c
 8010308:	200045ec 	.word	0x200045ec
 801030c:	20004114 	.word	0x20004114
 8010310:	200045a4 	.word	0x200045a4
 8010314:	20004110 	.word	0x20004110
 8010318:	200045f8 	.word	0x200045f8

0801031c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 801031c:	b480      	push	{r7}
 801031e:	b083      	sub	sp, #12
 8010320:	af00      	add	r7, sp, #0
 8010322:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8010324:	4b06      	ldr	r3, [pc, #24]	@ (8010340 <vTaskInternalSetTimeOutState+0x24>)
 8010326:	681a      	ldr	r2, [r3, #0]
 8010328:	687b      	ldr	r3, [r7, #4]
 801032a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 801032c:	4b05      	ldr	r3, [pc, #20]	@ (8010344 <vTaskInternalSetTimeOutState+0x28>)
 801032e:	681a      	ldr	r2, [r3, #0]
 8010330:	687b      	ldr	r3, [r7, #4]
 8010332:	605a      	str	r2, [r3, #4]
}
 8010334:	bf00      	nop
 8010336:	370c      	adds	r7, #12
 8010338:	46bd      	mov	sp, r7
 801033a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801033e:	4770      	bx	lr
 8010340:	200045fc 	.word	0x200045fc
 8010344:	200045e8 	.word	0x200045e8

08010348 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8010348:	b580      	push	{r7, lr}
 801034a:	b088      	sub	sp, #32
 801034c:	af00      	add	r7, sp, #0
 801034e:	6078      	str	r0, [r7, #4]
 8010350:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8010352:	687b      	ldr	r3, [r7, #4]
 8010354:	2b00      	cmp	r3, #0
 8010356:	d10b      	bne.n	8010370 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8010358:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801035c:	f383 8811 	msr	BASEPRI, r3
 8010360:	f3bf 8f6f 	isb	sy
 8010364:	f3bf 8f4f 	dsb	sy
 8010368:	613b      	str	r3, [r7, #16]
}
 801036a:	bf00      	nop
 801036c:	bf00      	nop
 801036e:	e7fd      	b.n	801036c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8010370:	683b      	ldr	r3, [r7, #0]
 8010372:	2b00      	cmp	r3, #0
 8010374:	d10b      	bne.n	801038e <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8010376:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801037a:	f383 8811 	msr	BASEPRI, r3
 801037e:	f3bf 8f6f 	isb	sy
 8010382:	f3bf 8f4f 	dsb	sy
 8010386:	60fb      	str	r3, [r7, #12]
}
 8010388:	bf00      	nop
 801038a:	bf00      	nop
 801038c:	e7fd      	b.n	801038a <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 801038e:	f001 f9a3 	bl	80116d8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8010392:	4b1d      	ldr	r3, [pc, #116]	@ (8010408 <xTaskCheckForTimeOut+0xc0>)
 8010394:	681b      	ldr	r3, [r3, #0]
 8010396:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8010398:	687b      	ldr	r3, [r7, #4]
 801039a:	685b      	ldr	r3, [r3, #4]
 801039c:	69ba      	ldr	r2, [r7, #24]
 801039e:	1ad3      	subs	r3, r2, r3
 80103a0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80103a2:	683b      	ldr	r3, [r7, #0]
 80103a4:	681b      	ldr	r3, [r3, #0]
 80103a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80103aa:	d102      	bne.n	80103b2 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80103ac:	2300      	movs	r3, #0
 80103ae:	61fb      	str	r3, [r7, #28]
 80103b0:	e023      	b.n	80103fa <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80103b2:	687b      	ldr	r3, [r7, #4]
 80103b4:	681a      	ldr	r2, [r3, #0]
 80103b6:	4b15      	ldr	r3, [pc, #84]	@ (801040c <xTaskCheckForTimeOut+0xc4>)
 80103b8:	681b      	ldr	r3, [r3, #0]
 80103ba:	429a      	cmp	r2, r3
 80103bc:	d007      	beq.n	80103ce <xTaskCheckForTimeOut+0x86>
 80103be:	687b      	ldr	r3, [r7, #4]
 80103c0:	685b      	ldr	r3, [r3, #4]
 80103c2:	69ba      	ldr	r2, [r7, #24]
 80103c4:	429a      	cmp	r2, r3
 80103c6:	d302      	bcc.n	80103ce <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80103c8:	2301      	movs	r3, #1
 80103ca:	61fb      	str	r3, [r7, #28]
 80103cc:	e015      	b.n	80103fa <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80103ce:	683b      	ldr	r3, [r7, #0]
 80103d0:	681b      	ldr	r3, [r3, #0]
 80103d2:	697a      	ldr	r2, [r7, #20]
 80103d4:	429a      	cmp	r2, r3
 80103d6:	d20b      	bcs.n	80103f0 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80103d8:	683b      	ldr	r3, [r7, #0]
 80103da:	681a      	ldr	r2, [r3, #0]
 80103dc:	697b      	ldr	r3, [r7, #20]
 80103de:	1ad2      	subs	r2, r2, r3
 80103e0:	683b      	ldr	r3, [r7, #0]
 80103e2:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80103e4:	6878      	ldr	r0, [r7, #4]
 80103e6:	f7ff ff99 	bl	801031c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80103ea:	2300      	movs	r3, #0
 80103ec:	61fb      	str	r3, [r7, #28]
 80103ee:	e004      	b.n	80103fa <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80103f0:	683b      	ldr	r3, [r7, #0]
 80103f2:	2200      	movs	r2, #0
 80103f4:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80103f6:	2301      	movs	r3, #1
 80103f8:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80103fa:	f001 f99f 	bl	801173c <vPortExitCritical>

	return xReturn;
 80103fe:	69fb      	ldr	r3, [r7, #28]
}
 8010400:	4618      	mov	r0, r3
 8010402:	3720      	adds	r7, #32
 8010404:	46bd      	mov	sp, r7
 8010406:	bd80      	pop	{r7, pc}
 8010408:	200045e8 	.word	0x200045e8
 801040c:	200045fc 	.word	0x200045fc

08010410 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8010410:	b480      	push	{r7}
 8010412:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8010414:	4b03      	ldr	r3, [pc, #12]	@ (8010424 <vTaskMissedYield+0x14>)
 8010416:	2201      	movs	r2, #1
 8010418:	601a      	str	r2, [r3, #0]
}
 801041a:	bf00      	nop
 801041c:	46bd      	mov	sp, r7
 801041e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010422:	4770      	bx	lr
 8010424:	200045f8 	.word	0x200045f8

08010428 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8010428:	b580      	push	{r7, lr}
 801042a:	b082      	sub	sp, #8
 801042c:	af00      	add	r7, sp, #0
 801042e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8010430:	f000 f852 	bl	80104d8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8010434:	4b06      	ldr	r3, [pc, #24]	@ (8010450 <prvIdleTask+0x28>)
 8010436:	681b      	ldr	r3, [r3, #0]
 8010438:	2b01      	cmp	r3, #1
 801043a:	d9f9      	bls.n	8010430 <prvIdleTask+0x8>
			{
				taskYIELD();
 801043c:	4b05      	ldr	r3, [pc, #20]	@ (8010454 <prvIdleTask+0x2c>)
 801043e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010442:	601a      	str	r2, [r3, #0]
 8010444:	f3bf 8f4f 	dsb	sy
 8010448:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 801044c:	e7f0      	b.n	8010430 <prvIdleTask+0x8>
 801044e:	bf00      	nop
 8010450:	20004114 	.word	0x20004114
 8010454:	e000ed04 	.word	0xe000ed04

08010458 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8010458:	b580      	push	{r7, lr}
 801045a:	b082      	sub	sp, #8
 801045c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 801045e:	2300      	movs	r3, #0
 8010460:	607b      	str	r3, [r7, #4]
 8010462:	e00c      	b.n	801047e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8010464:	687a      	ldr	r2, [r7, #4]
 8010466:	4613      	mov	r3, r2
 8010468:	009b      	lsls	r3, r3, #2
 801046a:	4413      	add	r3, r2
 801046c:	009b      	lsls	r3, r3, #2
 801046e:	4a12      	ldr	r2, [pc, #72]	@ (80104b8 <prvInitialiseTaskLists+0x60>)
 8010470:	4413      	add	r3, r2
 8010472:	4618      	mov	r0, r3
 8010474:	f7fe f9dc 	bl	800e830 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8010478:	687b      	ldr	r3, [r7, #4]
 801047a:	3301      	adds	r3, #1
 801047c:	607b      	str	r3, [r7, #4]
 801047e:	687b      	ldr	r3, [r7, #4]
 8010480:	2b37      	cmp	r3, #55	@ 0x37
 8010482:	d9ef      	bls.n	8010464 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8010484:	480d      	ldr	r0, [pc, #52]	@ (80104bc <prvInitialiseTaskLists+0x64>)
 8010486:	f7fe f9d3 	bl	800e830 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 801048a:	480d      	ldr	r0, [pc, #52]	@ (80104c0 <prvInitialiseTaskLists+0x68>)
 801048c:	f7fe f9d0 	bl	800e830 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8010490:	480c      	ldr	r0, [pc, #48]	@ (80104c4 <prvInitialiseTaskLists+0x6c>)
 8010492:	f7fe f9cd 	bl	800e830 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8010496:	480c      	ldr	r0, [pc, #48]	@ (80104c8 <prvInitialiseTaskLists+0x70>)
 8010498:	f7fe f9ca 	bl	800e830 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 801049c:	480b      	ldr	r0, [pc, #44]	@ (80104cc <prvInitialiseTaskLists+0x74>)
 801049e:	f7fe f9c7 	bl	800e830 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80104a2:	4b0b      	ldr	r3, [pc, #44]	@ (80104d0 <prvInitialiseTaskLists+0x78>)
 80104a4:	4a05      	ldr	r2, [pc, #20]	@ (80104bc <prvInitialiseTaskLists+0x64>)
 80104a6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80104a8:	4b0a      	ldr	r3, [pc, #40]	@ (80104d4 <prvInitialiseTaskLists+0x7c>)
 80104aa:	4a05      	ldr	r2, [pc, #20]	@ (80104c0 <prvInitialiseTaskLists+0x68>)
 80104ac:	601a      	str	r2, [r3, #0]
}
 80104ae:	bf00      	nop
 80104b0:	3708      	adds	r7, #8
 80104b2:	46bd      	mov	sp, r7
 80104b4:	bd80      	pop	{r7, pc}
 80104b6:	bf00      	nop
 80104b8:	20004114 	.word	0x20004114
 80104bc:	20004574 	.word	0x20004574
 80104c0:	20004588 	.word	0x20004588
 80104c4:	200045a4 	.word	0x200045a4
 80104c8:	200045b8 	.word	0x200045b8
 80104cc:	200045d0 	.word	0x200045d0
 80104d0:	2000459c 	.word	0x2000459c
 80104d4:	200045a0 	.word	0x200045a0

080104d8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80104d8:	b580      	push	{r7, lr}
 80104da:	b082      	sub	sp, #8
 80104dc:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80104de:	e019      	b.n	8010514 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80104e0:	f001 f8fa 	bl	80116d8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80104e4:	4b10      	ldr	r3, [pc, #64]	@ (8010528 <prvCheckTasksWaitingTermination+0x50>)
 80104e6:	68db      	ldr	r3, [r3, #12]
 80104e8:	68db      	ldr	r3, [r3, #12]
 80104ea:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80104ec:	687b      	ldr	r3, [r7, #4]
 80104ee:	3304      	adds	r3, #4
 80104f0:	4618      	mov	r0, r3
 80104f2:	f7fe fa27 	bl	800e944 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80104f6:	4b0d      	ldr	r3, [pc, #52]	@ (801052c <prvCheckTasksWaitingTermination+0x54>)
 80104f8:	681b      	ldr	r3, [r3, #0]
 80104fa:	3b01      	subs	r3, #1
 80104fc:	4a0b      	ldr	r2, [pc, #44]	@ (801052c <prvCheckTasksWaitingTermination+0x54>)
 80104fe:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8010500:	4b0b      	ldr	r3, [pc, #44]	@ (8010530 <prvCheckTasksWaitingTermination+0x58>)
 8010502:	681b      	ldr	r3, [r3, #0]
 8010504:	3b01      	subs	r3, #1
 8010506:	4a0a      	ldr	r2, [pc, #40]	@ (8010530 <prvCheckTasksWaitingTermination+0x58>)
 8010508:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 801050a:	f001 f917 	bl	801173c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 801050e:	6878      	ldr	r0, [r7, #4]
 8010510:	f000 f848 	bl	80105a4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8010514:	4b06      	ldr	r3, [pc, #24]	@ (8010530 <prvCheckTasksWaitingTermination+0x58>)
 8010516:	681b      	ldr	r3, [r3, #0]
 8010518:	2b00      	cmp	r3, #0
 801051a:	d1e1      	bne.n	80104e0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 801051c:	bf00      	nop
 801051e:	bf00      	nop
 8010520:	3708      	adds	r7, #8
 8010522:	46bd      	mov	sp, r7
 8010524:	bd80      	pop	{r7, pc}
 8010526:	bf00      	nop
 8010528:	200045b8 	.word	0x200045b8
 801052c:	200045e4 	.word	0x200045e4
 8010530:	200045cc 	.word	0x200045cc

08010534 <prvTaskCheckFreeStackSpace>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark2 == 1 ) )

	static configSTACK_DEPTH_TYPE prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
	{
 8010534:	b480      	push	{r7}
 8010536:	b085      	sub	sp, #20
 8010538:	af00      	add	r7, sp, #0
 801053a:	6078      	str	r0, [r7, #4]
	uint32_t ulCount = 0U;
 801053c:	2300      	movs	r3, #0
 801053e:	60fb      	str	r3, [r7, #12]

		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 8010540:	e005      	b.n	801054e <prvTaskCheckFreeStackSpace+0x1a>
		{
			pucStackByte -= portSTACK_GROWTH;
 8010542:	687b      	ldr	r3, [r7, #4]
 8010544:	3301      	adds	r3, #1
 8010546:	607b      	str	r3, [r7, #4]
			ulCount++;
 8010548:	68fb      	ldr	r3, [r7, #12]
 801054a:	3301      	adds	r3, #1
 801054c:	60fb      	str	r3, [r7, #12]
		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 801054e:	687b      	ldr	r3, [r7, #4]
 8010550:	781b      	ldrb	r3, [r3, #0]
 8010552:	2ba5      	cmp	r3, #165	@ 0xa5
 8010554:	d0f5      	beq.n	8010542 <prvTaskCheckFreeStackSpace+0xe>
		}

		ulCount /= ( uint32_t ) sizeof( StackType_t ); /*lint !e961 Casting is not redundant on smaller architectures. */
 8010556:	68fb      	ldr	r3, [r7, #12]
 8010558:	089b      	lsrs	r3, r3, #2
 801055a:	60fb      	str	r3, [r7, #12]

		return ( configSTACK_DEPTH_TYPE ) ulCount;
 801055c:	68fb      	ldr	r3, [r7, #12]
 801055e:	b29b      	uxth	r3, r3
	}
 8010560:	4618      	mov	r0, r3
 8010562:	3714      	adds	r7, #20
 8010564:	46bd      	mov	sp, r7
 8010566:	f85d 7b04 	ldr.w	r7, [sp], #4
 801056a:	4770      	bx	lr

0801056c <uxTaskGetStackHighWaterMark>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_uxTaskGetStackHighWaterMark == 1 )

	UBaseType_t uxTaskGetStackHighWaterMark( TaskHandle_t xTask )
	{
 801056c:	b580      	push	{r7, lr}
 801056e:	b086      	sub	sp, #24
 8010570:	af00      	add	r7, sp, #0
 8010572:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;
	uint8_t *pucEndOfStack;
	UBaseType_t uxReturn;

		pxTCB = prvGetTCBFromHandle( xTask );
 8010574:	687b      	ldr	r3, [r7, #4]
 8010576:	2b00      	cmp	r3, #0
 8010578:	d102      	bne.n	8010580 <uxTaskGetStackHighWaterMark+0x14>
 801057a:	4b09      	ldr	r3, [pc, #36]	@ (80105a0 <uxTaskGetStackHighWaterMark+0x34>)
 801057c:	681b      	ldr	r3, [r3, #0]
 801057e:	e000      	b.n	8010582 <uxTaskGetStackHighWaterMark+0x16>
 8010580:	687b      	ldr	r3, [r7, #4]
 8010582:	617b      	str	r3, [r7, #20]

		#if portSTACK_GROWTH < 0
		{
			pucEndOfStack = ( uint8_t * ) pxTCB->pxStack;
 8010584:	697b      	ldr	r3, [r7, #20]
 8010586:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010588:	613b      	str	r3, [r7, #16]
		{
			pucEndOfStack = ( uint8_t * ) pxTCB->pxEndOfStack;
		}
		#endif

		uxReturn = ( UBaseType_t ) prvTaskCheckFreeStackSpace( pucEndOfStack );
 801058a:	6938      	ldr	r0, [r7, #16]
 801058c:	f7ff ffd2 	bl	8010534 <prvTaskCheckFreeStackSpace>
 8010590:	4603      	mov	r3, r0
 8010592:	60fb      	str	r3, [r7, #12]

		return uxReturn;
 8010594:	68fb      	ldr	r3, [r7, #12]
	}
 8010596:	4618      	mov	r0, r3
 8010598:	3718      	adds	r7, #24
 801059a:	46bd      	mov	sp, r7
 801059c:	bd80      	pop	{r7, pc}
 801059e:	bf00      	nop
 80105a0:	20004110 	.word	0x20004110

080105a4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80105a4:	b580      	push	{r7, lr}
 80105a6:	b084      	sub	sp, #16
 80105a8:	af00      	add	r7, sp, #0
 80105aa:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80105ac:	687b      	ldr	r3, [r7, #4]
 80105ae:	3354      	adds	r3, #84	@ 0x54
 80105b0:	4618      	mov	r0, r3
 80105b2:	f002 fc4b 	bl	8012e4c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80105b6:	687b      	ldr	r3, [r7, #4]
 80105b8:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80105bc:	2b00      	cmp	r3, #0
 80105be:	d108      	bne.n	80105d2 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80105c0:	687b      	ldr	r3, [r7, #4]
 80105c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80105c4:	4618      	mov	r0, r3
 80105c6:	f001 fa77 	bl	8011ab8 <vPortFree>
				vPortFree( pxTCB );
 80105ca:	6878      	ldr	r0, [r7, #4]
 80105cc:	f001 fa74 	bl	8011ab8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80105d0:	e019      	b.n	8010606 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80105d2:	687b      	ldr	r3, [r7, #4]
 80105d4:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80105d8:	2b01      	cmp	r3, #1
 80105da:	d103      	bne.n	80105e4 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80105dc:	6878      	ldr	r0, [r7, #4]
 80105de:	f001 fa6b 	bl	8011ab8 <vPortFree>
	}
 80105e2:	e010      	b.n	8010606 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80105e4:	687b      	ldr	r3, [r7, #4]
 80105e6:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80105ea:	2b02      	cmp	r3, #2
 80105ec:	d00b      	beq.n	8010606 <prvDeleteTCB+0x62>
	__asm volatile
 80105ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80105f2:	f383 8811 	msr	BASEPRI, r3
 80105f6:	f3bf 8f6f 	isb	sy
 80105fa:	f3bf 8f4f 	dsb	sy
 80105fe:	60fb      	str	r3, [r7, #12]
}
 8010600:	bf00      	nop
 8010602:	bf00      	nop
 8010604:	e7fd      	b.n	8010602 <prvDeleteTCB+0x5e>
	}
 8010606:	bf00      	nop
 8010608:	3710      	adds	r7, #16
 801060a:	46bd      	mov	sp, r7
 801060c:	bd80      	pop	{r7, pc}
	...

08010610 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8010610:	b480      	push	{r7}
 8010612:	b083      	sub	sp, #12
 8010614:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8010616:	4b0c      	ldr	r3, [pc, #48]	@ (8010648 <prvResetNextTaskUnblockTime+0x38>)
 8010618:	681b      	ldr	r3, [r3, #0]
 801061a:	681b      	ldr	r3, [r3, #0]
 801061c:	2b00      	cmp	r3, #0
 801061e:	d104      	bne.n	801062a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8010620:	4b0a      	ldr	r3, [pc, #40]	@ (801064c <prvResetNextTaskUnblockTime+0x3c>)
 8010622:	f04f 32ff 	mov.w	r2, #4294967295
 8010626:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8010628:	e008      	b.n	801063c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801062a:	4b07      	ldr	r3, [pc, #28]	@ (8010648 <prvResetNextTaskUnblockTime+0x38>)
 801062c:	681b      	ldr	r3, [r3, #0]
 801062e:	68db      	ldr	r3, [r3, #12]
 8010630:	68db      	ldr	r3, [r3, #12]
 8010632:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8010634:	687b      	ldr	r3, [r7, #4]
 8010636:	685b      	ldr	r3, [r3, #4]
 8010638:	4a04      	ldr	r2, [pc, #16]	@ (801064c <prvResetNextTaskUnblockTime+0x3c>)
 801063a:	6013      	str	r3, [r2, #0]
}
 801063c:	bf00      	nop
 801063e:	370c      	adds	r7, #12
 8010640:	46bd      	mov	sp, r7
 8010642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010646:	4770      	bx	lr
 8010648:	2000459c 	.word	0x2000459c
 801064c:	20004604 	.word	0x20004604

08010650 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 8010650:	b480      	push	{r7}
 8010652:	b083      	sub	sp, #12
 8010654:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 8010656:	4b05      	ldr	r3, [pc, #20]	@ (801066c <xTaskGetCurrentTaskHandle+0x1c>)
 8010658:	681b      	ldr	r3, [r3, #0]
 801065a:	607b      	str	r3, [r7, #4]

		return xReturn;
 801065c:	687b      	ldr	r3, [r7, #4]
	}
 801065e:	4618      	mov	r0, r3
 8010660:	370c      	adds	r7, #12
 8010662:	46bd      	mov	sp, r7
 8010664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010668:	4770      	bx	lr
 801066a:	bf00      	nop
 801066c:	20004110 	.word	0x20004110

08010670 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8010670:	b480      	push	{r7}
 8010672:	b083      	sub	sp, #12
 8010674:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8010676:	4b0b      	ldr	r3, [pc, #44]	@ (80106a4 <xTaskGetSchedulerState+0x34>)
 8010678:	681b      	ldr	r3, [r3, #0]
 801067a:	2b00      	cmp	r3, #0
 801067c:	d102      	bne.n	8010684 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 801067e:	2301      	movs	r3, #1
 8010680:	607b      	str	r3, [r7, #4]
 8010682:	e008      	b.n	8010696 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8010684:	4b08      	ldr	r3, [pc, #32]	@ (80106a8 <xTaskGetSchedulerState+0x38>)
 8010686:	681b      	ldr	r3, [r3, #0]
 8010688:	2b00      	cmp	r3, #0
 801068a:	d102      	bne.n	8010692 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 801068c:	2302      	movs	r3, #2
 801068e:	607b      	str	r3, [r7, #4]
 8010690:	e001      	b.n	8010696 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8010692:	2300      	movs	r3, #0
 8010694:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8010696:	687b      	ldr	r3, [r7, #4]
	}
 8010698:	4618      	mov	r0, r3
 801069a:	370c      	adds	r7, #12
 801069c:	46bd      	mov	sp, r7
 801069e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80106a2:	4770      	bx	lr
 80106a4:	200045f0 	.word	0x200045f0
 80106a8:	2000460c 	.word	0x2000460c

080106ac <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 80106ac:	b580      	push	{r7, lr}
 80106ae:	b084      	sub	sp, #16
 80106b0:	af00      	add	r7, sp, #0
 80106b2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 80106b4:	687b      	ldr	r3, [r7, #4]
 80106b6:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80106b8:	2300      	movs	r3, #0
 80106ba:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 80106bc:	687b      	ldr	r3, [r7, #4]
 80106be:	2b00      	cmp	r3, #0
 80106c0:	d051      	beq.n	8010766 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80106c2:	68bb      	ldr	r3, [r7, #8]
 80106c4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80106c6:	4b2a      	ldr	r3, [pc, #168]	@ (8010770 <xTaskPriorityInherit+0xc4>)
 80106c8:	681b      	ldr	r3, [r3, #0]
 80106ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80106cc:	429a      	cmp	r2, r3
 80106ce:	d241      	bcs.n	8010754 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80106d0:	68bb      	ldr	r3, [r7, #8]
 80106d2:	699b      	ldr	r3, [r3, #24]
 80106d4:	2b00      	cmp	r3, #0
 80106d6:	db06      	blt.n	80106e6 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80106d8:	4b25      	ldr	r3, [pc, #148]	@ (8010770 <xTaskPriorityInherit+0xc4>)
 80106da:	681b      	ldr	r3, [r3, #0]
 80106dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80106de:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80106e2:	68bb      	ldr	r3, [r7, #8]
 80106e4:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80106e6:	68bb      	ldr	r3, [r7, #8]
 80106e8:	6959      	ldr	r1, [r3, #20]
 80106ea:	68bb      	ldr	r3, [r7, #8]
 80106ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80106ee:	4613      	mov	r3, r2
 80106f0:	009b      	lsls	r3, r3, #2
 80106f2:	4413      	add	r3, r2
 80106f4:	009b      	lsls	r3, r3, #2
 80106f6:	4a1f      	ldr	r2, [pc, #124]	@ (8010774 <xTaskPriorityInherit+0xc8>)
 80106f8:	4413      	add	r3, r2
 80106fa:	4299      	cmp	r1, r3
 80106fc:	d122      	bne.n	8010744 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80106fe:	68bb      	ldr	r3, [r7, #8]
 8010700:	3304      	adds	r3, #4
 8010702:	4618      	mov	r0, r3
 8010704:	f7fe f91e 	bl	800e944 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8010708:	4b19      	ldr	r3, [pc, #100]	@ (8010770 <xTaskPriorityInherit+0xc4>)
 801070a:	681b      	ldr	r3, [r3, #0]
 801070c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801070e:	68bb      	ldr	r3, [r7, #8]
 8010710:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8010712:	68bb      	ldr	r3, [r7, #8]
 8010714:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010716:	4b18      	ldr	r3, [pc, #96]	@ (8010778 <xTaskPriorityInherit+0xcc>)
 8010718:	681b      	ldr	r3, [r3, #0]
 801071a:	429a      	cmp	r2, r3
 801071c:	d903      	bls.n	8010726 <xTaskPriorityInherit+0x7a>
 801071e:	68bb      	ldr	r3, [r7, #8]
 8010720:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010722:	4a15      	ldr	r2, [pc, #84]	@ (8010778 <xTaskPriorityInherit+0xcc>)
 8010724:	6013      	str	r3, [r2, #0]
 8010726:	68bb      	ldr	r3, [r7, #8]
 8010728:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801072a:	4613      	mov	r3, r2
 801072c:	009b      	lsls	r3, r3, #2
 801072e:	4413      	add	r3, r2
 8010730:	009b      	lsls	r3, r3, #2
 8010732:	4a10      	ldr	r2, [pc, #64]	@ (8010774 <xTaskPriorityInherit+0xc8>)
 8010734:	441a      	add	r2, r3
 8010736:	68bb      	ldr	r3, [r7, #8]
 8010738:	3304      	adds	r3, #4
 801073a:	4619      	mov	r1, r3
 801073c:	4610      	mov	r0, r2
 801073e:	f7fe f8a4 	bl	800e88a <vListInsertEnd>
 8010742:	e004      	b.n	801074e <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8010744:	4b0a      	ldr	r3, [pc, #40]	@ (8010770 <xTaskPriorityInherit+0xc4>)
 8010746:	681b      	ldr	r3, [r3, #0]
 8010748:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801074a:	68bb      	ldr	r3, [r7, #8]
 801074c:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 801074e:	2301      	movs	r3, #1
 8010750:	60fb      	str	r3, [r7, #12]
 8010752:	e008      	b.n	8010766 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8010754:	68bb      	ldr	r3, [r7, #8]
 8010756:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8010758:	4b05      	ldr	r3, [pc, #20]	@ (8010770 <xTaskPriorityInherit+0xc4>)
 801075a:	681b      	ldr	r3, [r3, #0]
 801075c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801075e:	429a      	cmp	r2, r3
 8010760:	d201      	bcs.n	8010766 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8010762:	2301      	movs	r3, #1
 8010764:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8010766:	68fb      	ldr	r3, [r7, #12]
	}
 8010768:	4618      	mov	r0, r3
 801076a:	3710      	adds	r7, #16
 801076c:	46bd      	mov	sp, r7
 801076e:	bd80      	pop	{r7, pc}
 8010770:	20004110 	.word	0x20004110
 8010774:	20004114 	.word	0x20004114
 8010778:	200045ec 	.word	0x200045ec

0801077c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 801077c:	b580      	push	{r7, lr}
 801077e:	b086      	sub	sp, #24
 8010780:	af00      	add	r7, sp, #0
 8010782:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8010784:	687b      	ldr	r3, [r7, #4]
 8010786:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8010788:	2300      	movs	r3, #0
 801078a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 801078c:	687b      	ldr	r3, [r7, #4]
 801078e:	2b00      	cmp	r3, #0
 8010790:	d058      	beq.n	8010844 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8010792:	4b2f      	ldr	r3, [pc, #188]	@ (8010850 <xTaskPriorityDisinherit+0xd4>)
 8010794:	681b      	ldr	r3, [r3, #0]
 8010796:	693a      	ldr	r2, [r7, #16]
 8010798:	429a      	cmp	r2, r3
 801079a:	d00b      	beq.n	80107b4 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 801079c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80107a0:	f383 8811 	msr	BASEPRI, r3
 80107a4:	f3bf 8f6f 	isb	sy
 80107a8:	f3bf 8f4f 	dsb	sy
 80107ac:	60fb      	str	r3, [r7, #12]
}
 80107ae:	bf00      	nop
 80107b0:	bf00      	nop
 80107b2:	e7fd      	b.n	80107b0 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80107b4:	693b      	ldr	r3, [r7, #16]
 80107b6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80107b8:	2b00      	cmp	r3, #0
 80107ba:	d10b      	bne.n	80107d4 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 80107bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80107c0:	f383 8811 	msr	BASEPRI, r3
 80107c4:	f3bf 8f6f 	isb	sy
 80107c8:	f3bf 8f4f 	dsb	sy
 80107cc:	60bb      	str	r3, [r7, #8]
}
 80107ce:	bf00      	nop
 80107d0:	bf00      	nop
 80107d2:	e7fd      	b.n	80107d0 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80107d4:	693b      	ldr	r3, [r7, #16]
 80107d6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80107d8:	1e5a      	subs	r2, r3, #1
 80107da:	693b      	ldr	r3, [r7, #16]
 80107dc:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80107de:	693b      	ldr	r3, [r7, #16]
 80107e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80107e2:	693b      	ldr	r3, [r7, #16]
 80107e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80107e6:	429a      	cmp	r2, r3
 80107e8:	d02c      	beq.n	8010844 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80107ea:	693b      	ldr	r3, [r7, #16]
 80107ec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80107ee:	2b00      	cmp	r3, #0
 80107f0:	d128      	bne.n	8010844 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80107f2:	693b      	ldr	r3, [r7, #16]
 80107f4:	3304      	adds	r3, #4
 80107f6:	4618      	mov	r0, r3
 80107f8:	f7fe f8a4 	bl	800e944 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80107fc:	693b      	ldr	r3, [r7, #16]
 80107fe:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8010800:	693b      	ldr	r3, [r7, #16]
 8010802:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010804:	693b      	ldr	r3, [r7, #16]
 8010806:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010808:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 801080c:	693b      	ldr	r3, [r7, #16]
 801080e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8010810:	693b      	ldr	r3, [r7, #16]
 8010812:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010814:	4b0f      	ldr	r3, [pc, #60]	@ (8010854 <xTaskPriorityDisinherit+0xd8>)
 8010816:	681b      	ldr	r3, [r3, #0]
 8010818:	429a      	cmp	r2, r3
 801081a:	d903      	bls.n	8010824 <xTaskPriorityDisinherit+0xa8>
 801081c:	693b      	ldr	r3, [r7, #16]
 801081e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010820:	4a0c      	ldr	r2, [pc, #48]	@ (8010854 <xTaskPriorityDisinherit+0xd8>)
 8010822:	6013      	str	r3, [r2, #0]
 8010824:	693b      	ldr	r3, [r7, #16]
 8010826:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010828:	4613      	mov	r3, r2
 801082a:	009b      	lsls	r3, r3, #2
 801082c:	4413      	add	r3, r2
 801082e:	009b      	lsls	r3, r3, #2
 8010830:	4a09      	ldr	r2, [pc, #36]	@ (8010858 <xTaskPriorityDisinherit+0xdc>)
 8010832:	441a      	add	r2, r3
 8010834:	693b      	ldr	r3, [r7, #16]
 8010836:	3304      	adds	r3, #4
 8010838:	4619      	mov	r1, r3
 801083a:	4610      	mov	r0, r2
 801083c:	f7fe f825 	bl	800e88a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8010840:	2301      	movs	r3, #1
 8010842:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8010844:	697b      	ldr	r3, [r7, #20]
	}
 8010846:	4618      	mov	r0, r3
 8010848:	3718      	adds	r7, #24
 801084a:	46bd      	mov	sp, r7
 801084c:	bd80      	pop	{r7, pc}
 801084e:	bf00      	nop
 8010850:	20004110 	.word	0x20004110
 8010854:	200045ec 	.word	0x200045ec
 8010858:	20004114 	.word	0x20004114

0801085c <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 801085c:	b580      	push	{r7, lr}
 801085e:	b088      	sub	sp, #32
 8010860:	af00      	add	r7, sp, #0
 8010862:	6078      	str	r0, [r7, #4]
 8010864:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8010866:	687b      	ldr	r3, [r7, #4]
 8010868:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 801086a:	2301      	movs	r3, #1
 801086c:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 801086e:	687b      	ldr	r3, [r7, #4]
 8010870:	2b00      	cmp	r3, #0
 8010872:	d06c      	beq.n	801094e <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8010874:	69bb      	ldr	r3, [r7, #24]
 8010876:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010878:	2b00      	cmp	r3, #0
 801087a:	d10b      	bne.n	8010894 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 801087c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010880:	f383 8811 	msr	BASEPRI, r3
 8010884:	f3bf 8f6f 	isb	sy
 8010888:	f3bf 8f4f 	dsb	sy
 801088c:	60fb      	str	r3, [r7, #12]
}
 801088e:	bf00      	nop
 8010890:	bf00      	nop
 8010892:	e7fd      	b.n	8010890 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8010894:	69bb      	ldr	r3, [r7, #24]
 8010896:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8010898:	683a      	ldr	r2, [r7, #0]
 801089a:	429a      	cmp	r2, r3
 801089c:	d902      	bls.n	80108a4 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 801089e:	683b      	ldr	r3, [r7, #0]
 80108a0:	61fb      	str	r3, [r7, #28]
 80108a2:	e002      	b.n	80108aa <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 80108a4:	69bb      	ldr	r3, [r7, #24]
 80108a6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80108a8:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 80108aa:	69bb      	ldr	r3, [r7, #24]
 80108ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80108ae:	69fa      	ldr	r2, [r7, #28]
 80108b0:	429a      	cmp	r2, r3
 80108b2:	d04c      	beq.n	801094e <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 80108b4:	69bb      	ldr	r3, [r7, #24]
 80108b6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80108b8:	697a      	ldr	r2, [r7, #20]
 80108ba:	429a      	cmp	r2, r3
 80108bc:	d147      	bne.n	801094e <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 80108be:	4b26      	ldr	r3, [pc, #152]	@ (8010958 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 80108c0:	681b      	ldr	r3, [r3, #0]
 80108c2:	69ba      	ldr	r2, [r7, #24]
 80108c4:	429a      	cmp	r2, r3
 80108c6:	d10b      	bne.n	80108e0 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 80108c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80108cc:	f383 8811 	msr	BASEPRI, r3
 80108d0:	f3bf 8f6f 	isb	sy
 80108d4:	f3bf 8f4f 	dsb	sy
 80108d8:	60bb      	str	r3, [r7, #8]
}
 80108da:	bf00      	nop
 80108dc:	bf00      	nop
 80108de:	e7fd      	b.n	80108dc <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80108e0:	69bb      	ldr	r3, [r7, #24]
 80108e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80108e4:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80108e6:	69bb      	ldr	r3, [r7, #24]
 80108e8:	69fa      	ldr	r2, [r7, #28]
 80108ea:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80108ec:	69bb      	ldr	r3, [r7, #24]
 80108ee:	699b      	ldr	r3, [r3, #24]
 80108f0:	2b00      	cmp	r3, #0
 80108f2:	db04      	blt.n	80108fe <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80108f4:	69fb      	ldr	r3, [r7, #28]
 80108f6:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80108fa:	69bb      	ldr	r3, [r7, #24]
 80108fc:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80108fe:	69bb      	ldr	r3, [r7, #24]
 8010900:	6959      	ldr	r1, [r3, #20]
 8010902:	693a      	ldr	r2, [r7, #16]
 8010904:	4613      	mov	r3, r2
 8010906:	009b      	lsls	r3, r3, #2
 8010908:	4413      	add	r3, r2
 801090a:	009b      	lsls	r3, r3, #2
 801090c:	4a13      	ldr	r2, [pc, #76]	@ (801095c <vTaskPriorityDisinheritAfterTimeout+0x100>)
 801090e:	4413      	add	r3, r2
 8010910:	4299      	cmp	r1, r3
 8010912:	d11c      	bne.n	801094e <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8010914:	69bb      	ldr	r3, [r7, #24]
 8010916:	3304      	adds	r3, #4
 8010918:	4618      	mov	r0, r3
 801091a:	f7fe f813 	bl	800e944 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 801091e:	69bb      	ldr	r3, [r7, #24]
 8010920:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010922:	4b0f      	ldr	r3, [pc, #60]	@ (8010960 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8010924:	681b      	ldr	r3, [r3, #0]
 8010926:	429a      	cmp	r2, r3
 8010928:	d903      	bls.n	8010932 <vTaskPriorityDisinheritAfterTimeout+0xd6>
 801092a:	69bb      	ldr	r3, [r7, #24]
 801092c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801092e:	4a0c      	ldr	r2, [pc, #48]	@ (8010960 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8010930:	6013      	str	r3, [r2, #0]
 8010932:	69bb      	ldr	r3, [r7, #24]
 8010934:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010936:	4613      	mov	r3, r2
 8010938:	009b      	lsls	r3, r3, #2
 801093a:	4413      	add	r3, r2
 801093c:	009b      	lsls	r3, r3, #2
 801093e:	4a07      	ldr	r2, [pc, #28]	@ (801095c <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8010940:	441a      	add	r2, r3
 8010942:	69bb      	ldr	r3, [r7, #24]
 8010944:	3304      	adds	r3, #4
 8010946:	4619      	mov	r1, r3
 8010948:	4610      	mov	r0, r2
 801094a:	f7fd ff9e 	bl	800e88a <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 801094e:	bf00      	nop
 8010950:	3720      	adds	r7, #32
 8010952:	46bd      	mov	sp, r7
 8010954:	bd80      	pop	{r7, pc}
 8010956:	bf00      	nop
 8010958:	20004110 	.word	0x20004110
 801095c:	20004114 	.word	0x20004114
 8010960:	200045ec 	.word	0x200045ec

08010964 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8010964:	b480      	push	{r7}
 8010966:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8010968:	4b07      	ldr	r3, [pc, #28]	@ (8010988 <pvTaskIncrementMutexHeldCount+0x24>)
 801096a:	681b      	ldr	r3, [r3, #0]
 801096c:	2b00      	cmp	r3, #0
 801096e:	d004      	beq.n	801097a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8010970:	4b05      	ldr	r3, [pc, #20]	@ (8010988 <pvTaskIncrementMutexHeldCount+0x24>)
 8010972:	681b      	ldr	r3, [r3, #0]
 8010974:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8010976:	3201      	adds	r2, #1
 8010978:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 801097a:	4b03      	ldr	r3, [pc, #12]	@ (8010988 <pvTaskIncrementMutexHeldCount+0x24>)
 801097c:	681b      	ldr	r3, [r3, #0]
	}
 801097e:	4618      	mov	r0, r3
 8010980:	46bd      	mov	sp, r7
 8010982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010986:	4770      	bx	lr
 8010988:	20004110 	.word	0x20004110

0801098c <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
 801098c:	b580      	push	{r7, lr}
 801098e:	b084      	sub	sp, #16
 8010990:	af00      	add	r7, sp, #0
 8010992:	6078      	str	r0, [r7, #4]
 8010994:	6039      	str	r1, [r7, #0]
	uint32_t ulReturn;

		taskENTER_CRITICAL();
 8010996:	f000 fe9f 	bl	80116d8 <vPortEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
 801099a:	4b20      	ldr	r3, [pc, #128]	@ (8010a1c <ulTaskNotifyTake+0x90>)
 801099c:	681b      	ldr	r3, [r3, #0]
 801099e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80109a2:	2b00      	cmp	r3, #0
 80109a4:	d113      	bne.n	80109ce <ulTaskNotifyTake+0x42>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 80109a6:	4b1d      	ldr	r3, [pc, #116]	@ (8010a1c <ulTaskNotifyTake+0x90>)
 80109a8:	681b      	ldr	r3, [r3, #0]
 80109aa:	2201      	movs	r2, #1
 80109ac:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

				if( xTicksToWait > ( TickType_t ) 0 )
 80109b0:	683b      	ldr	r3, [r7, #0]
 80109b2:	2b00      	cmp	r3, #0
 80109b4:	d00b      	beq.n	80109ce <ulTaskNotifyTake+0x42>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80109b6:	2101      	movs	r1, #1
 80109b8:	6838      	ldr	r0, [r7, #0]
 80109ba:	f000 f9af 	bl	8010d1c <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 80109be:	4b18      	ldr	r3, [pc, #96]	@ (8010a20 <ulTaskNotifyTake+0x94>)
 80109c0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80109c4:	601a      	str	r2, [r3, #0]
 80109c6:	f3bf 8f4f 	dsb	sy
 80109ca:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 80109ce:	f000 feb5 	bl	801173c <vPortExitCritical>

		taskENTER_CRITICAL();
 80109d2:	f000 fe81 	bl	80116d8 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_TAKE();
			ulReturn = pxCurrentTCB->ulNotifiedValue;
 80109d6:	4b11      	ldr	r3, [pc, #68]	@ (8010a1c <ulTaskNotifyTake+0x90>)
 80109d8:	681b      	ldr	r3, [r3, #0]
 80109da:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80109de:	60fb      	str	r3, [r7, #12]

			if( ulReturn != 0UL )
 80109e0:	68fb      	ldr	r3, [r7, #12]
 80109e2:	2b00      	cmp	r3, #0
 80109e4:	d00e      	beq.n	8010a04 <ulTaskNotifyTake+0x78>
			{
				if( xClearCountOnExit != pdFALSE )
 80109e6:	687b      	ldr	r3, [r7, #4]
 80109e8:	2b00      	cmp	r3, #0
 80109ea:	d005      	beq.n	80109f8 <ulTaskNotifyTake+0x6c>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
 80109ec:	4b0b      	ldr	r3, [pc, #44]	@ (8010a1c <ulTaskNotifyTake+0x90>)
 80109ee:	681b      	ldr	r3, [r3, #0]
 80109f0:	2200      	movs	r2, #0
 80109f2:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
 80109f6:	e005      	b.n	8010a04 <ulTaskNotifyTake+0x78>
				}
				else
				{
					pxCurrentTCB->ulNotifiedValue = ulReturn - ( uint32_t ) 1;
 80109f8:	4b08      	ldr	r3, [pc, #32]	@ (8010a1c <ulTaskNotifyTake+0x90>)
 80109fa:	681b      	ldr	r3, [r3, #0]
 80109fc:	68fa      	ldr	r2, [r7, #12]
 80109fe:	3a01      	subs	r2, #1
 8010a00:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8010a04:	4b05      	ldr	r3, [pc, #20]	@ (8010a1c <ulTaskNotifyTake+0x90>)
 8010a06:	681b      	ldr	r3, [r3, #0]
 8010a08:	2200      	movs	r2, #0
 8010a0a:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
		}
		taskEXIT_CRITICAL();
 8010a0e:	f000 fe95 	bl	801173c <vPortExitCritical>

		return ulReturn;
 8010a12:	68fb      	ldr	r3, [r7, #12]
	}
 8010a14:	4618      	mov	r0, r3
 8010a16:	3710      	adds	r7, #16
 8010a18:	46bd      	mov	sp, r7
 8010a1a:	bd80      	pop	{r7, pc}
 8010a1c:	20004110 	.word	0x20004110
 8010a20:	e000ed04 	.word	0xe000ed04

08010a24 <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8010a24:	b580      	push	{r7, lr}
 8010a26:	b08e      	sub	sp, #56	@ 0x38
 8010a28:	af00      	add	r7, sp, #0
 8010a2a:	60f8      	str	r0, [r7, #12]
 8010a2c:	60b9      	str	r1, [r7, #8]
 8010a2e:	603b      	str	r3, [r7, #0]
 8010a30:	4613      	mov	r3, r2
 8010a32:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 8010a34:	2301      	movs	r3, #1
 8010a36:	637b      	str	r3, [r7, #52]	@ 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 8010a38:	68fb      	ldr	r3, [r7, #12]
 8010a3a:	2b00      	cmp	r3, #0
 8010a3c:	d10b      	bne.n	8010a56 <xTaskGenericNotifyFromISR+0x32>
	__asm volatile
 8010a3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010a42:	f383 8811 	msr	BASEPRI, r3
 8010a46:	f3bf 8f6f 	isb	sy
 8010a4a:	f3bf 8f4f 	dsb	sy
 8010a4e:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8010a50:	bf00      	nop
 8010a52:	bf00      	nop
 8010a54:	e7fd      	b.n	8010a52 <xTaskGenericNotifyFromISR+0x2e>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8010a56:	f000 ff1f 	bl	8011898 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 8010a5a:	68fb      	ldr	r3, [r7, #12]
 8010a5c:	633b      	str	r3, [r7, #48]	@ 0x30
	__asm volatile
 8010a5e:	f3ef 8211 	mrs	r2, BASEPRI
 8010a62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010a66:	f383 8811 	msr	BASEPRI, r3
 8010a6a:	f3bf 8f6f 	isb	sy
 8010a6e:	f3bf 8f4f 	dsb	sy
 8010a72:	623a      	str	r2, [r7, #32]
 8010a74:	61fb      	str	r3, [r7, #28]
	return ulOriginalBASEPRI;
 8010a76:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8010a78:	62fb      	str	r3, [r7, #44]	@ 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 8010a7a:	683b      	ldr	r3, [r7, #0]
 8010a7c:	2b00      	cmp	r3, #0
 8010a7e:	d004      	beq.n	8010a8a <xTaskGenericNotifyFromISR+0x66>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8010a80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010a82:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8010a86:	683b      	ldr	r3, [r7, #0]
 8010a88:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8010a8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010a8c:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 8010a90:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8010a94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010a96:	2202      	movs	r2, #2
 8010a98:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

			switch( eAction )
 8010a9c:	79fb      	ldrb	r3, [r7, #7]
 8010a9e:	2b04      	cmp	r3, #4
 8010aa0:	d82e      	bhi.n	8010b00 <xTaskGenericNotifyFromISR+0xdc>
 8010aa2:	a201      	add	r2, pc, #4	@ (adr r2, 8010aa8 <xTaskGenericNotifyFromISR+0x84>)
 8010aa4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010aa8:	08010b25 	.word	0x08010b25
 8010aac:	08010abd 	.word	0x08010abd
 8010ab0:	08010acf 	.word	0x08010acf
 8010ab4:	08010adf 	.word	0x08010adf
 8010ab8:	08010ae9 	.word	0x08010ae9
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8010abc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010abe:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8010ac2:	68bb      	ldr	r3, [r7, #8]
 8010ac4:	431a      	orrs	r2, r3
 8010ac6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010ac8:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8010acc:	e02d      	b.n	8010b2a <xTaskGenericNotifyFromISR+0x106>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 8010ace:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010ad0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8010ad4:	1c5a      	adds	r2, r3, #1
 8010ad6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010ad8:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8010adc:	e025      	b.n	8010b2a <xTaskGenericNotifyFromISR+0x106>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 8010ade:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010ae0:	68ba      	ldr	r2, [r7, #8]
 8010ae2:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8010ae6:	e020      	b.n	8010b2a <xTaskGenericNotifyFromISR+0x106>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8010ae8:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8010aec:	2b02      	cmp	r3, #2
 8010aee:	d004      	beq.n	8010afa <xTaskGenericNotifyFromISR+0xd6>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8010af0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010af2:	68ba      	ldr	r2, [r7, #8]
 8010af4:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 8010af8:	e017      	b.n	8010b2a <xTaskGenericNotifyFromISR+0x106>
						xReturn = pdFAIL;
 8010afa:	2300      	movs	r3, #0
 8010afc:	637b      	str	r3, [r7, #52]	@ 0x34
					break;
 8010afe:	e014      	b.n	8010b2a <xTaskGenericNotifyFromISR+0x106>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 8010b00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010b02:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8010b06:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010b0a:	d00d      	beq.n	8010b28 <xTaskGenericNotifyFromISR+0x104>
	__asm volatile
 8010b0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010b10:	f383 8811 	msr	BASEPRI, r3
 8010b14:	f3bf 8f6f 	isb	sy
 8010b18:	f3bf 8f4f 	dsb	sy
 8010b1c:	61bb      	str	r3, [r7, #24]
}
 8010b1e:	bf00      	nop
 8010b20:	bf00      	nop
 8010b22:	e7fd      	b.n	8010b20 <xTaskGenericNotifyFromISR+0xfc>
					break;
 8010b24:	bf00      	nop
 8010b26:	e000      	b.n	8010b2a <xTaskGenericNotifyFromISR+0x106>
					break;
 8010b28:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8010b2a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8010b2e:	2b01      	cmp	r3, #1
 8010b30:	d147      	bne.n	8010bc2 <xTaskGenericNotifyFromISR+0x19e>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8010b32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010b34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010b36:	2b00      	cmp	r3, #0
 8010b38:	d00b      	beq.n	8010b52 <xTaskGenericNotifyFromISR+0x12e>
	__asm volatile
 8010b3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010b3e:	f383 8811 	msr	BASEPRI, r3
 8010b42:	f3bf 8f6f 	isb	sy
 8010b46:	f3bf 8f4f 	dsb	sy
 8010b4a:	617b      	str	r3, [r7, #20]
}
 8010b4c:	bf00      	nop
 8010b4e:	bf00      	nop
 8010b50:	e7fd      	b.n	8010b4e <xTaskGenericNotifyFromISR+0x12a>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8010b52:	4b21      	ldr	r3, [pc, #132]	@ (8010bd8 <xTaskGenericNotifyFromISR+0x1b4>)
 8010b54:	681b      	ldr	r3, [r3, #0]
 8010b56:	2b00      	cmp	r3, #0
 8010b58:	d11d      	bne.n	8010b96 <xTaskGenericNotifyFromISR+0x172>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8010b5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010b5c:	3304      	adds	r3, #4
 8010b5e:	4618      	mov	r0, r3
 8010b60:	f7fd fef0 	bl	800e944 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8010b64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010b66:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010b68:	4b1c      	ldr	r3, [pc, #112]	@ (8010bdc <xTaskGenericNotifyFromISR+0x1b8>)
 8010b6a:	681b      	ldr	r3, [r3, #0]
 8010b6c:	429a      	cmp	r2, r3
 8010b6e:	d903      	bls.n	8010b78 <xTaskGenericNotifyFromISR+0x154>
 8010b70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010b72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010b74:	4a19      	ldr	r2, [pc, #100]	@ (8010bdc <xTaskGenericNotifyFromISR+0x1b8>)
 8010b76:	6013      	str	r3, [r2, #0]
 8010b78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010b7a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010b7c:	4613      	mov	r3, r2
 8010b7e:	009b      	lsls	r3, r3, #2
 8010b80:	4413      	add	r3, r2
 8010b82:	009b      	lsls	r3, r3, #2
 8010b84:	4a16      	ldr	r2, [pc, #88]	@ (8010be0 <xTaskGenericNotifyFromISR+0x1bc>)
 8010b86:	441a      	add	r2, r3
 8010b88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010b8a:	3304      	adds	r3, #4
 8010b8c:	4619      	mov	r1, r3
 8010b8e:	4610      	mov	r0, r2
 8010b90:	f7fd fe7b 	bl	800e88a <vListInsertEnd>
 8010b94:	e005      	b.n	8010ba2 <xTaskGenericNotifyFromISR+0x17e>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8010b96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010b98:	3318      	adds	r3, #24
 8010b9a:	4619      	mov	r1, r3
 8010b9c:	4811      	ldr	r0, [pc, #68]	@ (8010be4 <xTaskGenericNotifyFromISR+0x1c0>)
 8010b9e:	f7fd fe74 	bl	800e88a <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8010ba2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010ba4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010ba6:	4b10      	ldr	r3, [pc, #64]	@ (8010be8 <xTaskGenericNotifyFromISR+0x1c4>)
 8010ba8:	681b      	ldr	r3, [r3, #0]
 8010baa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010bac:	429a      	cmp	r2, r3
 8010bae:	d908      	bls.n	8010bc2 <xTaskGenericNotifyFromISR+0x19e>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 8010bb0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010bb2:	2b00      	cmp	r3, #0
 8010bb4:	d002      	beq.n	8010bbc <xTaskGenericNotifyFromISR+0x198>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 8010bb6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010bb8:	2201      	movs	r2, #1
 8010bba:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 8010bbc:	4b0b      	ldr	r3, [pc, #44]	@ (8010bec <xTaskGenericNotifyFromISR+0x1c8>)
 8010bbe:	2201      	movs	r2, #1
 8010bc0:	601a      	str	r2, [r3, #0]
 8010bc2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010bc4:	613b      	str	r3, [r7, #16]
	__asm volatile
 8010bc6:	693b      	ldr	r3, [r7, #16]
 8010bc8:	f383 8811 	msr	BASEPRI, r3
}
 8010bcc:	bf00      	nop
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 8010bce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
	}
 8010bd0:	4618      	mov	r0, r3
 8010bd2:	3738      	adds	r7, #56	@ 0x38
 8010bd4:	46bd      	mov	sp, r7
 8010bd6:	bd80      	pop	{r7, pc}
 8010bd8:	2000460c 	.word	0x2000460c
 8010bdc:	200045ec 	.word	0x200045ec
 8010be0:	20004114 	.word	0x20004114
 8010be4:	200045a4 	.word	0x200045a4
 8010be8:	20004110 	.word	0x20004110
 8010bec:	200045f8 	.word	0x200045f8

08010bf0 <vTaskNotifyGiveFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	void vTaskNotifyGiveFromISR( TaskHandle_t xTaskToNotify, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8010bf0:	b580      	push	{r7, lr}
 8010bf2:	b08a      	sub	sp, #40	@ 0x28
 8010bf4:	af00      	add	r7, sp, #0
 8010bf6:	6078      	str	r0, [r7, #4]
 8010bf8:	6039      	str	r1, [r7, #0]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 8010bfa:	687b      	ldr	r3, [r7, #4]
 8010bfc:	2b00      	cmp	r3, #0
 8010bfe:	d10b      	bne.n	8010c18 <vTaskNotifyGiveFromISR+0x28>
	__asm volatile
 8010c00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010c04:	f383 8811 	msr	BASEPRI, r3
 8010c08:	f3bf 8f6f 	isb	sy
 8010c0c:	f3bf 8f4f 	dsb	sy
 8010c10:	61bb      	str	r3, [r7, #24]
}
 8010c12:	bf00      	nop
 8010c14:	bf00      	nop
 8010c16:	e7fd      	b.n	8010c14 <vTaskNotifyGiveFromISR+0x24>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8010c18:	f000 fe3e 	bl	8011898 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 8010c1c:	687b      	ldr	r3, [r7, #4]
 8010c1e:	627b      	str	r3, [r7, #36]	@ 0x24
	__asm volatile
 8010c20:	f3ef 8211 	mrs	r2, BASEPRI
 8010c24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010c28:	f383 8811 	msr	BASEPRI, r3
 8010c2c:	f3bf 8f6f 	isb	sy
 8010c30:	f3bf 8f4f 	dsb	sy
 8010c34:	617a      	str	r2, [r7, #20]
 8010c36:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8010c38:	697b      	ldr	r3, [r7, #20]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8010c3a:	623b      	str	r3, [r7, #32]
		{
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8010c3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010c3e:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 8010c42:	77fb      	strb	r3, [r7, #31]
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8010c44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010c46:	2202      	movs	r2, #2
 8010c48:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

			/* 'Giving' is equivalent to incrementing a count in a counting
			semaphore. */
			( pxTCB->ulNotifiedValue )++;
 8010c4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010c4e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8010c52:	1c5a      	adds	r2, r3, #1
 8010c54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010c56:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

			traceTASK_NOTIFY_GIVE_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8010c5a:	7ffb      	ldrb	r3, [r7, #31]
 8010c5c:	2b01      	cmp	r3, #1
 8010c5e:	d147      	bne.n	8010cf0 <vTaskNotifyGiveFromISR+0x100>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8010c60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010c62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010c64:	2b00      	cmp	r3, #0
 8010c66:	d00b      	beq.n	8010c80 <vTaskNotifyGiveFromISR+0x90>
	__asm volatile
 8010c68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010c6c:	f383 8811 	msr	BASEPRI, r3
 8010c70:	f3bf 8f6f 	isb	sy
 8010c74:	f3bf 8f4f 	dsb	sy
 8010c78:	60fb      	str	r3, [r7, #12]
}
 8010c7a:	bf00      	nop
 8010c7c:	bf00      	nop
 8010c7e:	e7fd      	b.n	8010c7c <vTaskNotifyGiveFromISR+0x8c>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8010c80:	4b20      	ldr	r3, [pc, #128]	@ (8010d04 <vTaskNotifyGiveFromISR+0x114>)
 8010c82:	681b      	ldr	r3, [r3, #0]
 8010c84:	2b00      	cmp	r3, #0
 8010c86:	d11d      	bne.n	8010cc4 <vTaskNotifyGiveFromISR+0xd4>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8010c88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010c8a:	3304      	adds	r3, #4
 8010c8c:	4618      	mov	r0, r3
 8010c8e:	f7fd fe59 	bl	800e944 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8010c92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010c94:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010c96:	4b1c      	ldr	r3, [pc, #112]	@ (8010d08 <vTaskNotifyGiveFromISR+0x118>)
 8010c98:	681b      	ldr	r3, [r3, #0]
 8010c9a:	429a      	cmp	r2, r3
 8010c9c:	d903      	bls.n	8010ca6 <vTaskNotifyGiveFromISR+0xb6>
 8010c9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010ca0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010ca2:	4a19      	ldr	r2, [pc, #100]	@ (8010d08 <vTaskNotifyGiveFromISR+0x118>)
 8010ca4:	6013      	str	r3, [r2, #0]
 8010ca6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010ca8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010caa:	4613      	mov	r3, r2
 8010cac:	009b      	lsls	r3, r3, #2
 8010cae:	4413      	add	r3, r2
 8010cb0:	009b      	lsls	r3, r3, #2
 8010cb2:	4a16      	ldr	r2, [pc, #88]	@ (8010d0c <vTaskNotifyGiveFromISR+0x11c>)
 8010cb4:	441a      	add	r2, r3
 8010cb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010cb8:	3304      	adds	r3, #4
 8010cba:	4619      	mov	r1, r3
 8010cbc:	4610      	mov	r0, r2
 8010cbe:	f7fd fde4 	bl	800e88a <vListInsertEnd>
 8010cc2:	e005      	b.n	8010cd0 <vTaskNotifyGiveFromISR+0xe0>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8010cc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010cc6:	3318      	adds	r3, #24
 8010cc8:	4619      	mov	r1, r3
 8010cca:	4811      	ldr	r0, [pc, #68]	@ (8010d10 <vTaskNotifyGiveFromISR+0x120>)
 8010ccc:	f7fd fddd 	bl	800e88a <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8010cd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010cd2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010cd4:	4b0f      	ldr	r3, [pc, #60]	@ (8010d14 <vTaskNotifyGiveFromISR+0x124>)
 8010cd6:	681b      	ldr	r3, [r3, #0]
 8010cd8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010cda:	429a      	cmp	r2, r3
 8010cdc:	d908      	bls.n	8010cf0 <vTaskNotifyGiveFromISR+0x100>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 8010cde:	683b      	ldr	r3, [r7, #0]
 8010ce0:	2b00      	cmp	r3, #0
 8010ce2:	d002      	beq.n	8010cea <vTaskNotifyGiveFromISR+0xfa>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 8010ce4:	683b      	ldr	r3, [r7, #0]
 8010ce6:	2201      	movs	r2, #1
 8010ce8:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter in an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 8010cea:	4b0b      	ldr	r3, [pc, #44]	@ (8010d18 <vTaskNotifyGiveFromISR+0x128>)
 8010cec:	2201      	movs	r2, #1
 8010cee:	601a      	str	r2, [r3, #0]
 8010cf0:	6a3b      	ldr	r3, [r7, #32]
 8010cf2:	60bb      	str	r3, [r7, #8]
	__asm volatile
 8010cf4:	68bb      	ldr	r3, [r7, #8]
 8010cf6:	f383 8811 	msr	BASEPRI, r3
}
 8010cfa:	bf00      	nop
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
	}
 8010cfc:	bf00      	nop
 8010cfe:	3728      	adds	r7, #40	@ 0x28
 8010d00:	46bd      	mov	sp, r7
 8010d02:	bd80      	pop	{r7, pc}
 8010d04:	2000460c 	.word	0x2000460c
 8010d08:	200045ec 	.word	0x200045ec
 8010d0c:	20004114 	.word	0x20004114
 8010d10:	200045a4 	.word	0x200045a4
 8010d14:	20004110 	.word	0x20004110
 8010d18:	200045f8 	.word	0x200045f8

08010d1c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8010d1c:	b580      	push	{r7, lr}
 8010d1e:	b084      	sub	sp, #16
 8010d20:	af00      	add	r7, sp, #0
 8010d22:	6078      	str	r0, [r7, #4]
 8010d24:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8010d26:	4b21      	ldr	r3, [pc, #132]	@ (8010dac <prvAddCurrentTaskToDelayedList+0x90>)
 8010d28:	681b      	ldr	r3, [r3, #0]
 8010d2a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8010d2c:	4b20      	ldr	r3, [pc, #128]	@ (8010db0 <prvAddCurrentTaskToDelayedList+0x94>)
 8010d2e:	681b      	ldr	r3, [r3, #0]
 8010d30:	3304      	adds	r3, #4
 8010d32:	4618      	mov	r0, r3
 8010d34:	f7fd fe06 	bl	800e944 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8010d38:	687b      	ldr	r3, [r7, #4]
 8010d3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010d3e:	d10a      	bne.n	8010d56 <prvAddCurrentTaskToDelayedList+0x3a>
 8010d40:	683b      	ldr	r3, [r7, #0]
 8010d42:	2b00      	cmp	r3, #0
 8010d44:	d007      	beq.n	8010d56 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8010d46:	4b1a      	ldr	r3, [pc, #104]	@ (8010db0 <prvAddCurrentTaskToDelayedList+0x94>)
 8010d48:	681b      	ldr	r3, [r3, #0]
 8010d4a:	3304      	adds	r3, #4
 8010d4c:	4619      	mov	r1, r3
 8010d4e:	4819      	ldr	r0, [pc, #100]	@ (8010db4 <prvAddCurrentTaskToDelayedList+0x98>)
 8010d50:	f7fd fd9b 	bl	800e88a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8010d54:	e026      	b.n	8010da4 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8010d56:	68fa      	ldr	r2, [r7, #12]
 8010d58:	687b      	ldr	r3, [r7, #4]
 8010d5a:	4413      	add	r3, r2
 8010d5c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8010d5e:	4b14      	ldr	r3, [pc, #80]	@ (8010db0 <prvAddCurrentTaskToDelayedList+0x94>)
 8010d60:	681b      	ldr	r3, [r3, #0]
 8010d62:	68ba      	ldr	r2, [r7, #8]
 8010d64:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8010d66:	68ba      	ldr	r2, [r7, #8]
 8010d68:	68fb      	ldr	r3, [r7, #12]
 8010d6a:	429a      	cmp	r2, r3
 8010d6c:	d209      	bcs.n	8010d82 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8010d6e:	4b12      	ldr	r3, [pc, #72]	@ (8010db8 <prvAddCurrentTaskToDelayedList+0x9c>)
 8010d70:	681a      	ldr	r2, [r3, #0]
 8010d72:	4b0f      	ldr	r3, [pc, #60]	@ (8010db0 <prvAddCurrentTaskToDelayedList+0x94>)
 8010d74:	681b      	ldr	r3, [r3, #0]
 8010d76:	3304      	adds	r3, #4
 8010d78:	4619      	mov	r1, r3
 8010d7a:	4610      	mov	r0, r2
 8010d7c:	f7fd fda9 	bl	800e8d2 <vListInsert>
}
 8010d80:	e010      	b.n	8010da4 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8010d82:	4b0e      	ldr	r3, [pc, #56]	@ (8010dbc <prvAddCurrentTaskToDelayedList+0xa0>)
 8010d84:	681a      	ldr	r2, [r3, #0]
 8010d86:	4b0a      	ldr	r3, [pc, #40]	@ (8010db0 <prvAddCurrentTaskToDelayedList+0x94>)
 8010d88:	681b      	ldr	r3, [r3, #0]
 8010d8a:	3304      	adds	r3, #4
 8010d8c:	4619      	mov	r1, r3
 8010d8e:	4610      	mov	r0, r2
 8010d90:	f7fd fd9f 	bl	800e8d2 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8010d94:	4b0a      	ldr	r3, [pc, #40]	@ (8010dc0 <prvAddCurrentTaskToDelayedList+0xa4>)
 8010d96:	681b      	ldr	r3, [r3, #0]
 8010d98:	68ba      	ldr	r2, [r7, #8]
 8010d9a:	429a      	cmp	r2, r3
 8010d9c:	d202      	bcs.n	8010da4 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8010d9e:	4a08      	ldr	r2, [pc, #32]	@ (8010dc0 <prvAddCurrentTaskToDelayedList+0xa4>)
 8010da0:	68bb      	ldr	r3, [r7, #8]
 8010da2:	6013      	str	r3, [r2, #0]
}
 8010da4:	bf00      	nop
 8010da6:	3710      	adds	r7, #16
 8010da8:	46bd      	mov	sp, r7
 8010daa:	bd80      	pop	{r7, pc}
 8010dac:	200045e8 	.word	0x200045e8
 8010db0:	20004110 	.word	0x20004110
 8010db4:	200045d0 	.word	0x200045d0
 8010db8:	200045a0 	.word	0x200045a0
 8010dbc:	2000459c 	.word	0x2000459c
 8010dc0:	20004604 	.word	0x20004604

08010dc4 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8010dc4:	b580      	push	{r7, lr}
 8010dc6:	b08a      	sub	sp, #40	@ 0x28
 8010dc8:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8010dca:	2300      	movs	r3, #0
 8010dcc:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8010dce:	f000 fb13 	bl	80113f8 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8010dd2:	4b1d      	ldr	r3, [pc, #116]	@ (8010e48 <xTimerCreateTimerTask+0x84>)
 8010dd4:	681b      	ldr	r3, [r3, #0]
 8010dd6:	2b00      	cmp	r3, #0
 8010dd8:	d021      	beq.n	8010e1e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8010dda:	2300      	movs	r3, #0
 8010ddc:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8010dde:	2300      	movs	r3, #0
 8010de0:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8010de2:	1d3a      	adds	r2, r7, #4
 8010de4:	f107 0108 	add.w	r1, r7, #8
 8010de8:	f107 030c 	add.w	r3, r7, #12
 8010dec:	4618      	mov	r0, r3
 8010dee:	f7fd fd05 	bl	800e7fc <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8010df2:	6879      	ldr	r1, [r7, #4]
 8010df4:	68bb      	ldr	r3, [r7, #8]
 8010df6:	68fa      	ldr	r2, [r7, #12]
 8010df8:	9202      	str	r2, [sp, #8]
 8010dfa:	9301      	str	r3, [sp, #4]
 8010dfc:	2302      	movs	r3, #2
 8010dfe:	9300      	str	r3, [sp, #0]
 8010e00:	2300      	movs	r3, #0
 8010e02:	460a      	mov	r2, r1
 8010e04:	4911      	ldr	r1, [pc, #68]	@ (8010e4c <xTimerCreateTimerTask+0x88>)
 8010e06:	4812      	ldr	r0, [pc, #72]	@ (8010e50 <xTimerCreateTimerTask+0x8c>)
 8010e08:	f7fe fcdc 	bl	800f7c4 <xTaskCreateStatic>
 8010e0c:	4603      	mov	r3, r0
 8010e0e:	4a11      	ldr	r2, [pc, #68]	@ (8010e54 <xTimerCreateTimerTask+0x90>)
 8010e10:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8010e12:	4b10      	ldr	r3, [pc, #64]	@ (8010e54 <xTimerCreateTimerTask+0x90>)
 8010e14:	681b      	ldr	r3, [r3, #0]
 8010e16:	2b00      	cmp	r3, #0
 8010e18:	d001      	beq.n	8010e1e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8010e1a:	2301      	movs	r3, #1
 8010e1c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8010e1e:	697b      	ldr	r3, [r7, #20]
 8010e20:	2b00      	cmp	r3, #0
 8010e22:	d10b      	bne.n	8010e3c <xTimerCreateTimerTask+0x78>
	__asm volatile
 8010e24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010e28:	f383 8811 	msr	BASEPRI, r3
 8010e2c:	f3bf 8f6f 	isb	sy
 8010e30:	f3bf 8f4f 	dsb	sy
 8010e34:	613b      	str	r3, [r7, #16]
}
 8010e36:	bf00      	nop
 8010e38:	bf00      	nop
 8010e3a:	e7fd      	b.n	8010e38 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8010e3c:	697b      	ldr	r3, [r7, #20]
}
 8010e3e:	4618      	mov	r0, r3
 8010e40:	3718      	adds	r7, #24
 8010e42:	46bd      	mov	sp, r7
 8010e44:	bd80      	pop	{r7, pc}
 8010e46:	bf00      	nop
 8010e48:	20004640 	.word	0x20004640
 8010e4c:	08016dd4 	.word	0x08016dd4
 8010e50:	08010f91 	.word	0x08010f91
 8010e54:	20004644 	.word	0x20004644

08010e58 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8010e58:	b580      	push	{r7, lr}
 8010e5a:	b08a      	sub	sp, #40	@ 0x28
 8010e5c:	af00      	add	r7, sp, #0
 8010e5e:	60f8      	str	r0, [r7, #12]
 8010e60:	60b9      	str	r1, [r7, #8]
 8010e62:	607a      	str	r2, [r7, #4]
 8010e64:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8010e66:	2300      	movs	r3, #0
 8010e68:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8010e6a:	68fb      	ldr	r3, [r7, #12]
 8010e6c:	2b00      	cmp	r3, #0
 8010e6e:	d10b      	bne.n	8010e88 <xTimerGenericCommand+0x30>
	__asm volatile
 8010e70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010e74:	f383 8811 	msr	BASEPRI, r3
 8010e78:	f3bf 8f6f 	isb	sy
 8010e7c:	f3bf 8f4f 	dsb	sy
 8010e80:	623b      	str	r3, [r7, #32]
}
 8010e82:	bf00      	nop
 8010e84:	bf00      	nop
 8010e86:	e7fd      	b.n	8010e84 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8010e88:	4b19      	ldr	r3, [pc, #100]	@ (8010ef0 <xTimerGenericCommand+0x98>)
 8010e8a:	681b      	ldr	r3, [r3, #0]
 8010e8c:	2b00      	cmp	r3, #0
 8010e8e:	d02a      	beq.n	8010ee6 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8010e90:	68bb      	ldr	r3, [r7, #8]
 8010e92:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8010e94:	687b      	ldr	r3, [r7, #4]
 8010e96:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8010e98:	68fb      	ldr	r3, [r7, #12]
 8010e9a:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8010e9c:	68bb      	ldr	r3, [r7, #8]
 8010e9e:	2b05      	cmp	r3, #5
 8010ea0:	dc18      	bgt.n	8010ed4 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8010ea2:	f7ff fbe5 	bl	8010670 <xTaskGetSchedulerState>
 8010ea6:	4603      	mov	r3, r0
 8010ea8:	2b02      	cmp	r3, #2
 8010eaa:	d109      	bne.n	8010ec0 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8010eac:	4b10      	ldr	r3, [pc, #64]	@ (8010ef0 <xTimerGenericCommand+0x98>)
 8010eae:	6818      	ldr	r0, [r3, #0]
 8010eb0:	f107 0110 	add.w	r1, r7, #16
 8010eb4:	2300      	movs	r3, #0
 8010eb6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010eb8:	f7fd ff6c 	bl	800ed94 <xQueueGenericSend>
 8010ebc:	6278      	str	r0, [r7, #36]	@ 0x24
 8010ebe:	e012      	b.n	8010ee6 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8010ec0:	4b0b      	ldr	r3, [pc, #44]	@ (8010ef0 <xTimerGenericCommand+0x98>)
 8010ec2:	6818      	ldr	r0, [r3, #0]
 8010ec4:	f107 0110 	add.w	r1, r7, #16
 8010ec8:	2300      	movs	r3, #0
 8010eca:	2200      	movs	r2, #0
 8010ecc:	f7fd ff62 	bl	800ed94 <xQueueGenericSend>
 8010ed0:	6278      	str	r0, [r7, #36]	@ 0x24
 8010ed2:	e008      	b.n	8010ee6 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8010ed4:	4b06      	ldr	r3, [pc, #24]	@ (8010ef0 <xTimerGenericCommand+0x98>)
 8010ed6:	6818      	ldr	r0, [r3, #0]
 8010ed8:	f107 0110 	add.w	r1, r7, #16
 8010edc:	2300      	movs	r3, #0
 8010ede:	683a      	ldr	r2, [r7, #0]
 8010ee0:	f7fe f85a 	bl	800ef98 <xQueueGenericSendFromISR>
 8010ee4:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8010ee6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8010ee8:	4618      	mov	r0, r3
 8010eea:	3728      	adds	r7, #40	@ 0x28
 8010eec:	46bd      	mov	sp, r7
 8010eee:	bd80      	pop	{r7, pc}
 8010ef0:	20004640 	.word	0x20004640

08010ef4 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8010ef4:	b580      	push	{r7, lr}
 8010ef6:	b088      	sub	sp, #32
 8010ef8:	af02      	add	r7, sp, #8
 8010efa:	6078      	str	r0, [r7, #4]
 8010efc:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010efe:	4b23      	ldr	r3, [pc, #140]	@ (8010f8c <prvProcessExpiredTimer+0x98>)
 8010f00:	681b      	ldr	r3, [r3, #0]
 8010f02:	68db      	ldr	r3, [r3, #12]
 8010f04:	68db      	ldr	r3, [r3, #12]
 8010f06:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8010f08:	697b      	ldr	r3, [r7, #20]
 8010f0a:	3304      	adds	r3, #4
 8010f0c:	4618      	mov	r0, r3
 8010f0e:	f7fd fd19 	bl	800e944 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8010f12:	697b      	ldr	r3, [r7, #20]
 8010f14:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8010f18:	f003 0304 	and.w	r3, r3, #4
 8010f1c:	2b00      	cmp	r3, #0
 8010f1e:	d023      	beq.n	8010f68 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8010f20:	697b      	ldr	r3, [r7, #20]
 8010f22:	699a      	ldr	r2, [r3, #24]
 8010f24:	687b      	ldr	r3, [r7, #4]
 8010f26:	18d1      	adds	r1, r2, r3
 8010f28:	687b      	ldr	r3, [r7, #4]
 8010f2a:	683a      	ldr	r2, [r7, #0]
 8010f2c:	6978      	ldr	r0, [r7, #20]
 8010f2e:	f000 f8d5 	bl	80110dc <prvInsertTimerInActiveList>
 8010f32:	4603      	mov	r3, r0
 8010f34:	2b00      	cmp	r3, #0
 8010f36:	d020      	beq.n	8010f7a <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8010f38:	2300      	movs	r3, #0
 8010f3a:	9300      	str	r3, [sp, #0]
 8010f3c:	2300      	movs	r3, #0
 8010f3e:	687a      	ldr	r2, [r7, #4]
 8010f40:	2100      	movs	r1, #0
 8010f42:	6978      	ldr	r0, [r7, #20]
 8010f44:	f7ff ff88 	bl	8010e58 <xTimerGenericCommand>
 8010f48:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8010f4a:	693b      	ldr	r3, [r7, #16]
 8010f4c:	2b00      	cmp	r3, #0
 8010f4e:	d114      	bne.n	8010f7a <prvProcessExpiredTimer+0x86>
	__asm volatile
 8010f50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010f54:	f383 8811 	msr	BASEPRI, r3
 8010f58:	f3bf 8f6f 	isb	sy
 8010f5c:	f3bf 8f4f 	dsb	sy
 8010f60:	60fb      	str	r3, [r7, #12]
}
 8010f62:	bf00      	nop
 8010f64:	bf00      	nop
 8010f66:	e7fd      	b.n	8010f64 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8010f68:	697b      	ldr	r3, [r7, #20]
 8010f6a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8010f6e:	f023 0301 	bic.w	r3, r3, #1
 8010f72:	b2da      	uxtb	r2, r3
 8010f74:	697b      	ldr	r3, [r7, #20]
 8010f76:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8010f7a:	697b      	ldr	r3, [r7, #20]
 8010f7c:	6a1b      	ldr	r3, [r3, #32]
 8010f7e:	6978      	ldr	r0, [r7, #20]
 8010f80:	4798      	blx	r3
}
 8010f82:	bf00      	nop
 8010f84:	3718      	adds	r7, #24
 8010f86:	46bd      	mov	sp, r7
 8010f88:	bd80      	pop	{r7, pc}
 8010f8a:	bf00      	nop
 8010f8c:	20004638 	.word	0x20004638

08010f90 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8010f90:	b580      	push	{r7, lr}
 8010f92:	b084      	sub	sp, #16
 8010f94:	af00      	add	r7, sp, #0
 8010f96:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8010f98:	f107 0308 	add.w	r3, r7, #8
 8010f9c:	4618      	mov	r0, r3
 8010f9e:	f000 f859 	bl	8011054 <prvGetNextExpireTime>
 8010fa2:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8010fa4:	68bb      	ldr	r3, [r7, #8]
 8010fa6:	4619      	mov	r1, r3
 8010fa8:	68f8      	ldr	r0, [r7, #12]
 8010faa:	f000 f805 	bl	8010fb8 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8010fae:	f000 f8d7 	bl	8011160 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8010fb2:	bf00      	nop
 8010fb4:	e7f0      	b.n	8010f98 <prvTimerTask+0x8>
	...

08010fb8 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8010fb8:	b580      	push	{r7, lr}
 8010fba:	b084      	sub	sp, #16
 8010fbc:	af00      	add	r7, sp, #0
 8010fbe:	6078      	str	r0, [r7, #4]
 8010fc0:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8010fc2:	f7fe fee3 	bl	800fd8c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8010fc6:	f107 0308 	add.w	r3, r7, #8
 8010fca:	4618      	mov	r0, r3
 8010fcc:	f000 f866 	bl	801109c <prvSampleTimeNow>
 8010fd0:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8010fd2:	68bb      	ldr	r3, [r7, #8]
 8010fd4:	2b00      	cmp	r3, #0
 8010fd6:	d130      	bne.n	801103a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8010fd8:	683b      	ldr	r3, [r7, #0]
 8010fda:	2b00      	cmp	r3, #0
 8010fdc:	d10a      	bne.n	8010ff4 <prvProcessTimerOrBlockTask+0x3c>
 8010fde:	687a      	ldr	r2, [r7, #4]
 8010fe0:	68fb      	ldr	r3, [r7, #12]
 8010fe2:	429a      	cmp	r2, r3
 8010fe4:	d806      	bhi.n	8010ff4 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8010fe6:	f7fe fedf 	bl	800fda8 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8010fea:	68f9      	ldr	r1, [r7, #12]
 8010fec:	6878      	ldr	r0, [r7, #4]
 8010fee:	f7ff ff81 	bl	8010ef4 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8010ff2:	e024      	b.n	801103e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8010ff4:	683b      	ldr	r3, [r7, #0]
 8010ff6:	2b00      	cmp	r3, #0
 8010ff8:	d008      	beq.n	801100c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8010ffa:	4b13      	ldr	r3, [pc, #76]	@ (8011048 <prvProcessTimerOrBlockTask+0x90>)
 8010ffc:	681b      	ldr	r3, [r3, #0]
 8010ffe:	681b      	ldr	r3, [r3, #0]
 8011000:	2b00      	cmp	r3, #0
 8011002:	d101      	bne.n	8011008 <prvProcessTimerOrBlockTask+0x50>
 8011004:	2301      	movs	r3, #1
 8011006:	e000      	b.n	801100a <prvProcessTimerOrBlockTask+0x52>
 8011008:	2300      	movs	r3, #0
 801100a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 801100c:	4b0f      	ldr	r3, [pc, #60]	@ (801104c <prvProcessTimerOrBlockTask+0x94>)
 801100e:	6818      	ldr	r0, [r3, #0]
 8011010:	687a      	ldr	r2, [r7, #4]
 8011012:	68fb      	ldr	r3, [r7, #12]
 8011014:	1ad3      	subs	r3, r2, r3
 8011016:	683a      	ldr	r2, [r7, #0]
 8011018:	4619      	mov	r1, r3
 801101a:	f7fe fb9f 	bl	800f75c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 801101e:	f7fe fec3 	bl	800fda8 <xTaskResumeAll>
 8011022:	4603      	mov	r3, r0
 8011024:	2b00      	cmp	r3, #0
 8011026:	d10a      	bne.n	801103e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8011028:	4b09      	ldr	r3, [pc, #36]	@ (8011050 <prvProcessTimerOrBlockTask+0x98>)
 801102a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801102e:	601a      	str	r2, [r3, #0]
 8011030:	f3bf 8f4f 	dsb	sy
 8011034:	f3bf 8f6f 	isb	sy
}
 8011038:	e001      	b.n	801103e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 801103a:	f7fe feb5 	bl	800fda8 <xTaskResumeAll>
}
 801103e:	bf00      	nop
 8011040:	3710      	adds	r7, #16
 8011042:	46bd      	mov	sp, r7
 8011044:	bd80      	pop	{r7, pc}
 8011046:	bf00      	nop
 8011048:	2000463c 	.word	0x2000463c
 801104c:	20004640 	.word	0x20004640
 8011050:	e000ed04 	.word	0xe000ed04

08011054 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8011054:	b480      	push	{r7}
 8011056:	b085      	sub	sp, #20
 8011058:	af00      	add	r7, sp, #0
 801105a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 801105c:	4b0e      	ldr	r3, [pc, #56]	@ (8011098 <prvGetNextExpireTime+0x44>)
 801105e:	681b      	ldr	r3, [r3, #0]
 8011060:	681b      	ldr	r3, [r3, #0]
 8011062:	2b00      	cmp	r3, #0
 8011064:	d101      	bne.n	801106a <prvGetNextExpireTime+0x16>
 8011066:	2201      	movs	r2, #1
 8011068:	e000      	b.n	801106c <prvGetNextExpireTime+0x18>
 801106a:	2200      	movs	r2, #0
 801106c:	687b      	ldr	r3, [r7, #4]
 801106e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8011070:	687b      	ldr	r3, [r7, #4]
 8011072:	681b      	ldr	r3, [r3, #0]
 8011074:	2b00      	cmp	r3, #0
 8011076:	d105      	bne.n	8011084 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8011078:	4b07      	ldr	r3, [pc, #28]	@ (8011098 <prvGetNextExpireTime+0x44>)
 801107a:	681b      	ldr	r3, [r3, #0]
 801107c:	68db      	ldr	r3, [r3, #12]
 801107e:	681b      	ldr	r3, [r3, #0]
 8011080:	60fb      	str	r3, [r7, #12]
 8011082:	e001      	b.n	8011088 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8011084:	2300      	movs	r3, #0
 8011086:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8011088:	68fb      	ldr	r3, [r7, #12]
}
 801108a:	4618      	mov	r0, r3
 801108c:	3714      	adds	r7, #20
 801108e:	46bd      	mov	sp, r7
 8011090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011094:	4770      	bx	lr
 8011096:	bf00      	nop
 8011098:	20004638 	.word	0x20004638

0801109c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 801109c:	b580      	push	{r7, lr}
 801109e:	b084      	sub	sp, #16
 80110a0:	af00      	add	r7, sp, #0
 80110a2:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80110a4:	f7fe ff1e 	bl	800fee4 <xTaskGetTickCount>
 80110a8:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80110aa:	4b0b      	ldr	r3, [pc, #44]	@ (80110d8 <prvSampleTimeNow+0x3c>)
 80110ac:	681b      	ldr	r3, [r3, #0]
 80110ae:	68fa      	ldr	r2, [r7, #12]
 80110b0:	429a      	cmp	r2, r3
 80110b2:	d205      	bcs.n	80110c0 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80110b4:	f000 f93a 	bl	801132c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80110b8:	687b      	ldr	r3, [r7, #4]
 80110ba:	2201      	movs	r2, #1
 80110bc:	601a      	str	r2, [r3, #0]
 80110be:	e002      	b.n	80110c6 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80110c0:	687b      	ldr	r3, [r7, #4]
 80110c2:	2200      	movs	r2, #0
 80110c4:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80110c6:	4a04      	ldr	r2, [pc, #16]	@ (80110d8 <prvSampleTimeNow+0x3c>)
 80110c8:	68fb      	ldr	r3, [r7, #12]
 80110ca:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80110cc:	68fb      	ldr	r3, [r7, #12]
}
 80110ce:	4618      	mov	r0, r3
 80110d0:	3710      	adds	r7, #16
 80110d2:	46bd      	mov	sp, r7
 80110d4:	bd80      	pop	{r7, pc}
 80110d6:	bf00      	nop
 80110d8:	20004648 	.word	0x20004648

080110dc <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80110dc:	b580      	push	{r7, lr}
 80110de:	b086      	sub	sp, #24
 80110e0:	af00      	add	r7, sp, #0
 80110e2:	60f8      	str	r0, [r7, #12]
 80110e4:	60b9      	str	r1, [r7, #8]
 80110e6:	607a      	str	r2, [r7, #4]
 80110e8:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80110ea:	2300      	movs	r3, #0
 80110ec:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80110ee:	68fb      	ldr	r3, [r7, #12]
 80110f0:	68ba      	ldr	r2, [r7, #8]
 80110f2:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80110f4:	68fb      	ldr	r3, [r7, #12]
 80110f6:	68fa      	ldr	r2, [r7, #12]
 80110f8:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80110fa:	68ba      	ldr	r2, [r7, #8]
 80110fc:	687b      	ldr	r3, [r7, #4]
 80110fe:	429a      	cmp	r2, r3
 8011100:	d812      	bhi.n	8011128 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8011102:	687a      	ldr	r2, [r7, #4]
 8011104:	683b      	ldr	r3, [r7, #0]
 8011106:	1ad2      	subs	r2, r2, r3
 8011108:	68fb      	ldr	r3, [r7, #12]
 801110a:	699b      	ldr	r3, [r3, #24]
 801110c:	429a      	cmp	r2, r3
 801110e:	d302      	bcc.n	8011116 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8011110:	2301      	movs	r3, #1
 8011112:	617b      	str	r3, [r7, #20]
 8011114:	e01b      	b.n	801114e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8011116:	4b10      	ldr	r3, [pc, #64]	@ (8011158 <prvInsertTimerInActiveList+0x7c>)
 8011118:	681a      	ldr	r2, [r3, #0]
 801111a:	68fb      	ldr	r3, [r7, #12]
 801111c:	3304      	adds	r3, #4
 801111e:	4619      	mov	r1, r3
 8011120:	4610      	mov	r0, r2
 8011122:	f7fd fbd6 	bl	800e8d2 <vListInsert>
 8011126:	e012      	b.n	801114e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8011128:	687a      	ldr	r2, [r7, #4]
 801112a:	683b      	ldr	r3, [r7, #0]
 801112c:	429a      	cmp	r2, r3
 801112e:	d206      	bcs.n	801113e <prvInsertTimerInActiveList+0x62>
 8011130:	68ba      	ldr	r2, [r7, #8]
 8011132:	683b      	ldr	r3, [r7, #0]
 8011134:	429a      	cmp	r2, r3
 8011136:	d302      	bcc.n	801113e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8011138:	2301      	movs	r3, #1
 801113a:	617b      	str	r3, [r7, #20]
 801113c:	e007      	b.n	801114e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 801113e:	4b07      	ldr	r3, [pc, #28]	@ (801115c <prvInsertTimerInActiveList+0x80>)
 8011140:	681a      	ldr	r2, [r3, #0]
 8011142:	68fb      	ldr	r3, [r7, #12]
 8011144:	3304      	adds	r3, #4
 8011146:	4619      	mov	r1, r3
 8011148:	4610      	mov	r0, r2
 801114a:	f7fd fbc2 	bl	800e8d2 <vListInsert>
		}
	}

	return xProcessTimerNow;
 801114e:	697b      	ldr	r3, [r7, #20]
}
 8011150:	4618      	mov	r0, r3
 8011152:	3718      	adds	r7, #24
 8011154:	46bd      	mov	sp, r7
 8011156:	bd80      	pop	{r7, pc}
 8011158:	2000463c 	.word	0x2000463c
 801115c:	20004638 	.word	0x20004638

08011160 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8011160:	b580      	push	{r7, lr}
 8011162:	b08e      	sub	sp, #56	@ 0x38
 8011164:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8011166:	e0ce      	b.n	8011306 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8011168:	687b      	ldr	r3, [r7, #4]
 801116a:	2b00      	cmp	r3, #0
 801116c:	da19      	bge.n	80111a2 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 801116e:	1d3b      	adds	r3, r7, #4
 8011170:	3304      	adds	r3, #4
 8011172:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8011174:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011176:	2b00      	cmp	r3, #0
 8011178:	d10b      	bne.n	8011192 <prvProcessReceivedCommands+0x32>
	__asm volatile
 801117a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801117e:	f383 8811 	msr	BASEPRI, r3
 8011182:	f3bf 8f6f 	isb	sy
 8011186:	f3bf 8f4f 	dsb	sy
 801118a:	61fb      	str	r3, [r7, #28]
}
 801118c:	bf00      	nop
 801118e:	bf00      	nop
 8011190:	e7fd      	b.n	801118e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8011192:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011194:	681b      	ldr	r3, [r3, #0]
 8011196:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8011198:	6850      	ldr	r0, [r2, #4]
 801119a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801119c:	6892      	ldr	r2, [r2, #8]
 801119e:	4611      	mov	r1, r2
 80111a0:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80111a2:	687b      	ldr	r3, [r7, #4]
 80111a4:	2b00      	cmp	r3, #0
 80111a6:	f2c0 80ae 	blt.w	8011306 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80111aa:	68fb      	ldr	r3, [r7, #12]
 80111ac:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80111ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80111b0:	695b      	ldr	r3, [r3, #20]
 80111b2:	2b00      	cmp	r3, #0
 80111b4:	d004      	beq.n	80111c0 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80111b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80111b8:	3304      	adds	r3, #4
 80111ba:	4618      	mov	r0, r3
 80111bc:	f7fd fbc2 	bl	800e944 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80111c0:	463b      	mov	r3, r7
 80111c2:	4618      	mov	r0, r3
 80111c4:	f7ff ff6a 	bl	801109c <prvSampleTimeNow>
 80111c8:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 80111ca:	687b      	ldr	r3, [r7, #4]
 80111cc:	2b09      	cmp	r3, #9
 80111ce:	f200 8097 	bhi.w	8011300 <prvProcessReceivedCommands+0x1a0>
 80111d2:	a201      	add	r2, pc, #4	@ (adr r2, 80111d8 <prvProcessReceivedCommands+0x78>)
 80111d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80111d8:	08011201 	.word	0x08011201
 80111dc:	08011201 	.word	0x08011201
 80111e0:	08011201 	.word	0x08011201
 80111e4:	08011277 	.word	0x08011277
 80111e8:	0801128b 	.word	0x0801128b
 80111ec:	080112d7 	.word	0x080112d7
 80111f0:	08011201 	.word	0x08011201
 80111f4:	08011201 	.word	0x08011201
 80111f8:	08011277 	.word	0x08011277
 80111fc:	0801128b 	.word	0x0801128b
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8011200:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011202:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8011206:	f043 0301 	orr.w	r3, r3, #1
 801120a:	b2da      	uxtb	r2, r3
 801120c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801120e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8011212:	68ba      	ldr	r2, [r7, #8]
 8011214:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011216:	699b      	ldr	r3, [r3, #24]
 8011218:	18d1      	adds	r1, r2, r3
 801121a:	68bb      	ldr	r3, [r7, #8]
 801121c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801121e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8011220:	f7ff ff5c 	bl	80110dc <prvInsertTimerInActiveList>
 8011224:	4603      	mov	r3, r0
 8011226:	2b00      	cmp	r3, #0
 8011228:	d06c      	beq.n	8011304 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 801122a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801122c:	6a1b      	ldr	r3, [r3, #32]
 801122e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8011230:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8011232:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011234:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8011238:	f003 0304 	and.w	r3, r3, #4
 801123c:	2b00      	cmp	r3, #0
 801123e:	d061      	beq.n	8011304 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8011240:	68ba      	ldr	r2, [r7, #8]
 8011242:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011244:	699b      	ldr	r3, [r3, #24]
 8011246:	441a      	add	r2, r3
 8011248:	2300      	movs	r3, #0
 801124a:	9300      	str	r3, [sp, #0]
 801124c:	2300      	movs	r3, #0
 801124e:	2100      	movs	r1, #0
 8011250:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8011252:	f7ff fe01 	bl	8010e58 <xTimerGenericCommand>
 8011256:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8011258:	6a3b      	ldr	r3, [r7, #32]
 801125a:	2b00      	cmp	r3, #0
 801125c:	d152      	bne.n	8011304 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 801125e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011262:	f383 8811 	msr	BASEPRI, r3
 8011266:	f3bf 8f6f 	isb	sy
 801126a:	f3bf 8f4f 	dsb	sy
 801126e:	61bb      	str	r3, [r7, #24]
}
 8011270:	bf00      	nop
 8011272:	bf00      	nop
 8011274:	e7fd      	b.n	8011272 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8011276:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011278:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 801127c:	f023 0301 	bic.w	r3, r3, #1
 8011280:	b2da      	uxtb	r2, r3
 8011282:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011284:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8011288:	e03d      	b.n	8011306 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 801128a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801128c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8011290:	f043 0301 	orr.w	r3, r3, #1
 8011294:	b2da      	uxtb	r2, r3
 8011296:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011298:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 801129c:	68ba      	ldr	r2, [r7, #8]
 801129e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80112a0:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80112a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80112a4:	699b      	ldr	r3, [r3, #24]
 80112a6:	2b00      	cmp	r3, #0
 80112a8:	d10b      	bne.n	80112c2 <prvProcessReceivedCommands+0x162>
	__asm volatile
 80112aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80112ae:	f383 8811 	msr	BASEPRI, r3
 80112b2:	f3bf 8f6f 	isb	sy
 80112b6:	f3bf 8f4f 	dsb	sy
 80112ba:	617b      	str	r3, [r7, #20]
}
 80112bc:	bf00      	nop
 80112be:	bf00      	nop
 80112c0:	e7fd      	b.n	80112be <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80112c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80112c4:	699a      	ldr	r2, [r3, #24]
 80112c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80112c8:	18d1      	adds	r1, r2, r3
 80112ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80112cc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80112ce:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80112d0:	f7ff ff04 	bl	80110dc <prvInsertTimerInActiveList>
					break;
 80112d4:	e017      	b.n	8011306 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80112d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80112d8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80112dc:	f003 0302 	and.w	r3, r3, #2
 80112e0:	2b00      	cmp	r3, #0
 80112e2:	d103      	bne.n	80112ec <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 80112e4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80112e6:	f000 fbe7 	bl	8011ab8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80112ea:	e00c      	b.n	8011306 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80112ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80112ee:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80112f2:	f023 0301 	bic.w	r3, r3, #1
 80112f6:	b2da      	uxtb	r2, r3
 80112f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80112fa:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80112fe:	e002      	b.n	8011306 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8011300:	bf00      	nop
 8011302:	e000      	b.n	8011306 <prvProcessReceivedCommands+0x1a6>
					break;
 8011304:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8011306:	4b08      	ldr	r3, [pc, #32]	@ (8011328 <prvProcessReceivedCommands+0x1c8>)
 8011308:	681b      	ldr	r3, [r3, #0]
 801130a:	1d39      	adds	r1, r7, #4
 801130c:	2200      	movs	r2, #0
 801130e:	4618      	mov	r0, r3
 8011310:	f7fd fee0 	bl	800f0d4 <xQueueReceive>
 8011314:	4603      	mov	r3, r0
 8011316:	2b00      	cmp	r3, #0
 8011318:	f47f af26 	bne.w	8011168 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 801131c:	bf00      	nop
 801131e:	bf00      	nop
 8011320:	3730      	adds	r7, #48	@ 0x30
 8011322:	46bd      	mov	sp, r7
 8011324:	bd80      	pop	{r7, pc}
 8011326:	bf00      	nop
 8011328:	20004640 	.word	0x20004640

0801132c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 801132c:	b580      	push	{r7, lr}
 801132e:	b088      	sub	sp, #32
 8011330:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8011332:	e049      	b.n	80113c8 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8011334:	4b2e      	ldr	r3, [pc, #184]	@ (80113f0 <prvSwitchTimerLists+0xc4>)
 8011336:	681b      	ldr	r3, [r3, #0]
 8011338:	68db      	ldr	r3, [r3, #12]
 801133a:	681b      	ldr	r3, [r3, #0]
 801133c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801133e:	4b2c      	ldr	r3, [pc, #176]	@ (80113f0 <prvSwitchTimerLists+0xc4>)
 8011340:	681b      	ldr	r3, [r3, #0]
 8011342:	68db      	ldr	r3, [r3, #12]
 8011344:	68db      	ldr	r3, [r3, #12]
 8011346:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8011348:	68fb      	ldr	r3, [r7, #12]
 801134a:	3304      	adds	r3, #4
 801134c:	4618      	mov	r0, r3
 801134e:	f7fd faf9 	bl	800e944 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8011352:	68fb      	ldr	r3, [r7, #12]
 8011354:	6a1b      	ldr	r3, [r3, #32]
 8011356:	68f8      	ldr	r0, [r7, #12]
 8011358:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 801135a:	68fb      	ldr	r3, [r7, #12]
 801135c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8011360:	f003 0304 	and.w	r3, r3, #4
 8011364:	2b00      	cmp	r3, #0
 8011366:	d02f      	beq.n	80113c8 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8011368:	68fb      	ldr	r3, [r7, #12]
 801136a:	699b      	ldr	r3, [r3, #24]
 801136c:	693a      	ldr	r2, [r7, #16]
 801136e:	4413      	add	r3, r2
 8011370:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8011372:	68ba      	ldr	r2, [r7, #8]
 8011374:	693b      	ldr	r3, [r7, #16]
 8011376:	429a      	cmp	r2, r3
 8011378:	d90e      	bls.n	8011398 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 801137a:	68fb      	ldr	r3, [r7, #12]
 801137c:	68ba      	ldr	r2, [r7, #8]
 801137e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8011380:	68fb      	ldr	r3, [r7, #12]
 8011382:	68fa      	ldr	r2, [r7, #12]
 8011384:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8011386:	4b1a      	ldr	r3, [pc, #104]	@ (80113f0 <prvSwitchTimerLists+0xc4>)
 8011388:	681a      	ldr	r2, [r3, #0]
 801138a:	68fb      	ldr	r3, [r7, #12]
 801138c:	3304      	adds	r3, #4
 801138e:	4619      	mov	r1, r3
 8011390:	4610      	mov	r0, r2
 8011392:	f7fd fa9e 	bl	800e8d2 <vListInsert>
 8011396:	e017      	b.n	80113c8 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8011398:	2300      	movs	r3, #0
 801139a:	9300      	str	r3, [sp, #0]
 801139c:	2300      	movs	r3, #0
 801139e:	693a      	ldr	r2, [r7, #16]
 80113a0:	2100      	movs	r1, #0
 80113a2:	68f8      	ldr	r0, [r7, #12]
 80113a4:	f7ff fd58 	bl	8010e58 <xTimerGenericCommand>
 80113a8:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80113aa:	687b      	ldr	r3, [r7, #4]
 80113ac:	2b00      	cmp	r3, #0
 80113ae:	d10b      	bne.n	80113c8 <prvSwitchTimerLists+0x9c>
	__asm volatile
 80113b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80113b4:	f383 8811 	msr	BASEPRI, r3
 80113b8:	f3bf 8f6f 	isb	sy
 80113bc:	f3bf 8f4f 	dsb	sy
 80113c0:	603b      	str	r3, [r7, #0]
}
 80113c2:	bf00      	nop
 80113c4:	bf00      	nop
 80113c6:	e7fd      	b.n	80113c4 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80113c8:	4b09      	ldr	r3, [pc, #36]	@ (80113f0 <prvSwitchTimerLists+0xc4>)
 80113ca:	681b      	ldr	r3, [r3, #0]
 80113cc:	681b      	ldr	r3, [r3, #0]
 80113ce:	2b00      	cmp	r3, #0
 80113d0:	d1b0      	bne.n	8011334 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80113d2:	4b07      	ldr	r3, [pc, #28]	@ (80113f0 <prvSwitchTimerLists+0xc4>)
 80113d4:	681b      	ldr	r3, [r3, #0]
 80113d6:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80113d8:	4b06      	ldr	r3, [pc, #24]	@ (80113f4 <prvSwitchTimerLists+0xc8>)
 80113da:	681b      	ldr	r3, [r3, #0]
 80113dc:	4a04      	ldr	r2, [pc, #16]	@ (80113f0 <prvSwitchTimerLists+0xc4>)
 80113de:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80113e0:	4a04      	ldr	r2, [pc, #16]	@ (80113f4 <prvSwitchTimerLists+0xc8>)
 80113e2:	697b      	ldr	r3, [r7, #20]
 80113e4:	6013      	str	r3, [r2, #0]
}
 80113e6:	bf00      	nop
 80113e8:	3718      	adds	r7, #24
 80113ea:	46bd      	mov	sp, r7
 80113ec:	bd80      	pop	{r7, pc}
 80113ee:	bf00      	nop
 80113f0:	20004638 	.word	0x20004638
 80113f4:	2000463c 	.word	0x2000463c

080113f8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80113f8:	b580      	push	{r7, lr}
 80113fa:	b082      	sub	sp, #8
 80113fc:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80113fe:	f000 f96b 	bl	80116d8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8011402:	4b15      	ldr	r3, [pc, #84]	@ (8011458 <prvCheckForValidListAndQueue+0x60>)
 8011404:	681b      	ldr	r3, [r3, #0]
 8011406:	2b00      	cmp	r3, #0
 8011408:	d120      	bne.n	801144c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 801140a:	4814      	ldr	r0, [pc, #80]	@ (801145c <prvCheckForValidListAndQueue+0x64>)
 801140c:	f7fd fa10 	bl	800e830 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8011410:	4813      	ldr	r0, [pc, #76]	@ (8011460 <prvCheckForValidListAndQueue+0x68>)
 8011412:	f7fd fa0d 	bl	800e830 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8011416:	4b13      	ldr	r3, [pc, #76]	@ (8011464 <prvCheckForValidListAndQueue+0x6c>)
 8011418:	4a10      	ldr	r2, [pc, #64]	@ (801145c <prvCheckForValidListAndQueue+0x64>)
 801141a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 801141c:	4b12      	ldr	r3, [pc, #72]	@ (8011468 <prvCheckForValidListAndQueue+0x70>)
 801141e:	4a10      	ldr	r2, [pc, #64]	@ (8011460 <prvCheckForValidListAndQueue+0x68>)
 8011420:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8011422:	2300      	movs	r3, #0
 8011424:	9300      	str	r3, [sp, #0]
 8011426:	4b11      	ldr	r3, [pc, #68]	@ (801146c <prvCheckForValidListAndQueue+0x74>)
 8011428:	4a11      	ldr	r2, [pc, #68]	@ (8011470 <prvCheckForValidListAndQueue+0x78>)
 801142a:	2110      	movs	r1, #16
 801142c:	200a      	movs	r0, #10
 801142e:	f7fd fb1d 	bl	800ea6c <xQueueGenericCreateStatic>
 8011432:	4603      	mov	r3, r0
 8011434:	4a08      	ldr	r2, [pc, #32]	@ (8011458 <prvCheckForValidListAndQueue+0x60>)
 8011436:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8011438:	4b07      	ldr	r3, [pc, #28]	@ (8011458 <prvCheckForValidListAndQueue+0x60>)
 801143a:	681b      	ldr	r3, [r3, #0]
 801143c:	2b00      	cmp	r3, #0
 801143e:	d005      	beq.n	801144c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8011440:	4b05      	ldr	r3, [pc, #20]	@ (8011458 <prvCheckForValidListAndQueue+0x60>)
 8011442:	681b      	ldr	r3, [r3, #0]
 8011444:	490b      	ldr	r1, [pc, #44]	@ (8011474 <prvCheckForValidListAndQueue+0x7c>)
 8011446:	4618      	mov	r0, r3
 8011448:	f7fe f95e 	bl	800f708 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 801144c:	f000 f976 	bl	801173c <vPortExitCritical>
}
 8011450:	bf00      	nop
 8011452:	46bd      	mov	sp, r7
 8011454:	bd80      	pop	{r7, pc}
 8011456:	bf00      	nop
 8011458:	20004640 	.word	0x20004640
 801145c:	20004610 	.word	0x20004610
 8011460:	20004624 	.word	0x20004624
 8011464:	20004638 	.word	0x20004638
 8011468:	2000463c 	.word	0x2000463c
 801146c:	200046ec 	.word	0x200046ec
 8011470:	2000464c 	.word	0x2000464c
 8011474:	08016ddc 	.word	0x08016ddc

08011478 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8011478:	b480      	push	{r7}
 801147a:	b085      	sub	sp, #20
 801147c:	af00      	add	r7, sp, #0
 801147e:	60f8      	str	r0, [r7, #12]
 8011480:	60b9      	str	r1, [r7, #8]
 8011482:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8011484:	68fb      	ldr	r3, [r7, #12]
 8011486:	3b04      	subs	r3, #4
 8011488:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 801148a:	68fb      	ldr	r3, [r7, #12]
 801148c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8011490:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8011492:	68fb      	ldr	r3, [r7, #12]
 8011494:	3b04      	subs	r3, #4
 8011496:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8011498:	68bb      	ldr	r3, [r7, #8]
 801149a:	f023 0201 	bic.w	r2, r3, #1
 801149e:	68fb      	ldr	r3, [r7, #12]
 80114a0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80114a2:	68fb      	ldr	r3, [r7, #12]
 80114a4:	3b04      	subs	r3, #4
 80114a6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80114a8:	4a0c      	ldr	r2, [pc, #48]	@ (80114dc <pxPortInitialiseStack+0x64>)
 80114aa:	68fb      	ldr	r3, [r7, #12]
 80114ac:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80114ae:	68fb      	ldr	r3, [r7, #12]
 80114b0:	3b14      	subs	r3, #20
 80114b2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80114b4:	687a      	ldr	r2, [r7, #4]
 80114b6:	68fb      	ldr	r3, [r7, #12]
 80114b8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80114ba:	68fb      	ldr	r3, [r7, #12]
 80114bc:	3b04      	subs	r3, #4
 80114be:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80114c0:	68fb      	ldr	r3, [r7, #12]
 80114c2:	f06f 0202 	mvn.w	r2, #2
 80114c6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80114c8:	68fb      	ldr	r3, [r7, #12]
 80114ca:	3b20      	subs	r3, #32
 80114cc:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80114ce:	68fb      	ldr	r3, [r7, #12]
}
 80114d0:	4618      	mov	r0, r3
 80114d2:	3714      	adds	r7, #20
 80114d4:	46bd      	mov	sp, r7
 80114d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80114da:	4770      	bx	lr
 80114dc:	080114e1 	.word	0x080114e1

080114e0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80114e0:	b480      	push	{r7}
 80114e2:	b085      	sub	sp, #20
 80114e4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80114e6:	2300      	movs	r3, #0
 80114e8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80114ea:	4b13      	ldr	r3, [pc, #76]	@ (8011538 <prvTaskExitError+0x58>)
 80114ec:	681b      	ldr	r3, [r3, #0]
 80114ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80114f2:	d00b      	beq.n	801150c <prvTaskExitError+0x2c>
	__asm volatile
 80114f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80114f8:	f383 8811 	msr	BASEPRI, r3
 80114fc:	f3bf 8f6f 	isb	sy
 8011500:	f3bf 8f4f 	dsb	sy
 8011504:	60fb      	str	r3, [r7, #12]
}
 8011506:	bf00      	nop
 8011508:	bf00      	nop
 801150a:	e7fd      	b.n	8011508 <prvTaskExitError+0x28>
	__asm volatile
 801150c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011510:	f383 8811 	msr	BASEPRI, r3
 8011514:	f3bf 8f6f 	isb	sy
 8011518:	f3bf 8f4f 	dsb	sy
 801151c:	60bb      	str	r3, [r7, #8]
}
 801151e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8011520:	bf00      	nop
 8011522:	687b      	ldr	r3, [r7, #4]
 8011524:	2b00      	cmp	r3, #0
 8011526:	d0fc      	beq.n	8011522 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8011528:	bf00      	nop
 801152a:	bf00      	nop
 801152c:	3714      	adds	r7, #20
 801152e:	46bd      	mov	sp, r7
 8011530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011534:	4770      	bx	lr
 8011536:	bf00      	nop
 8011538:	20000010 	.word	0x20000010
 801153c:	00000000 	.word	0x00000000

08011540 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8011540:	4b07      	ldr	r3, [pc, #28]	@ (8011560 <pxCurrentTCBConst2>)
 8011542:	6819      	ldr	r1, [r3, #0]
 8011544:	6808      	ldr	r0, [r1, #0]
 8011546:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801154a:	f380 8809 	msr	PSP, r0
 801154e:	f3bf 8f6f 	isb	sy
 8011552:	f04f 0000 	mov.w	r0, #0
 8011556:	f380 8811 	msr	BASEPRI, r0
 801155a:	4770      	bx	lr
 801155c:	f3af 8000 	nop.w

08011560 <pxCurrentTCBConst2>:
 8011560:	20004110 	.word	0x20004110
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8011564:	bf00      	nop
 8011566:	bf00      	nop

08011568 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8011568:	4808      	ldr	r0, [pc, #32]	@ (801158c <prvPortStartFirstTask+0x24>)
 801156a:	6800      	ldr	r0, [r0, #0]
 801156c:	6800      	ldr	r0, [r0, #0]
 801156e:	f380 8808 	msr	MSP, r0
 8011572:	f04f 0000 	mov.w	r0, #0
 8011576:	f380 8814 	msr	CONTROL, r0
 801157a:	b662      	cpsie	i
 801157c:	b661      	cpsie	f
 801157e:	f3bf 8f4f 	dsb	sy
 8011582:	f3bf 8f6f 	isb	sy
 8011586:	df00      	svc	0
 8011588:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 801158a:	bf00      	nop
 801158c:	e000ed08 	.word	0xe000ed08

08011590 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8011590:	b580      	push	{r7, lr}
 8011592:	b086      	sub	sp, #24
 8011594:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8011596:	4b47      	ldr	r3, [pc, #284]	@ (80116b4 <xPortStartScheduler+0x124>)
 8011598:	681b      	ldr	r3, [r3, #0]
 801159a:	4a47      	ldr	r2, [pc, #284]	@ (80116b8 <xPortStartScheduler+0x128>)
 801159c:	4293      	cmp	r3, r2
 801159e:	d10b      	bne.n	80115b8 <xPortStartScheduler+0x28>
	__asm volatile
 80115a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80115a4:	f383 8811 	msr	BASEPRI, r3
 80115a8:	f3bf 8f6f 	isb	sy
 80115ac:	f3bf 8f4f 	dsb	sy
 80115b0:	60fb      	str	r3, [r7, #12]
}
 80115b2:	bf00      	nop
 80115b4:	bf00      	nop
 80115b6:	e7fd      	b.n	80115b4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80115b8:	4b3e      	ldr	r3, [pc, #248]	@ (80116b4 <xPortStartScheduler+0x124>)
 80115ba:	681b      	ldr	r3, [r3, #0]
 80115bc:	4a3f      	ldr	r2, [pc, #252]	@ (80116bc <xPortStartScheduler+0x12c>)
 80115be:	4293      	cmp	r3, r2
 80115c0:	d10b      	bne.n	80115da <xPortStartScheduler+0x4a>
	__asm volatile
 80115c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80115c6:	f383 8811 	msr	BASEPRI, r3
 80115ca:	f3bf 8f6f 	isb	sy
 80115ce:	f3bf 8f4f 	dsb	sy
 80115d2:	613b      	str	r3, [r7, #16]
}
 80115d4:	bf00      	nop
 80115d6:	bf00      	nop
 80115d8:	e7fd      	b.n	80115d6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80115da:	4b39      	ldr	r3, [pc, #228]	@ (80116c0 <xPortStartScheduler+0x130>)
 80115dc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80115de:	697b      	ldr	r3, [r7, #20]
 80115e0:	781b      	ldrb	r3, [r3, #0]
 80115e2:	b2db      	uxtb	r3, r3
 80115e4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80115e6:	697b      	ldr	r3, [r7, #20]
 80115e8:	22ff      	movs	r2, #255	@ 0xff
 80115ea:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80115ec:	697b      	ldr	r3, [r7, #20]
 80115ee:	781b      	ldrb	r3, [r3, #0]
 80115f0:	b2db      	uxtb	r3, r3
 80115f2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80115f4:	78fb      	ldrb	r3, [r7, #3]
 80115f6:	b2db      	uxtb	r3, r3
 80115f8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80115fc:	b2da      	uxtb	r2, r3
 80115fe:	4b31      	ldr	r3, [pc, #196]	@ (80116c4 <xPortStartScheduler+0x134>)
 8011600:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8011602:	4b31      	ldr	r3, [pc, #196]	@ (80116c8 <xPortStartScheduler+0x138>)
 8011604:	2207      	movs	r2, #7
 8011606:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8011608:	e009      	b.n	801161e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 801160a:	4b2f      	ldr	r3, [pc, #188]	@ (80116c8 <xPortStartScheduler+0x138>)
 801160c:	681b      	ldr	r3, [r3, #0]
 801160e:	3b01      	subs	r3, #1
 8011610:	4a2d      	ldr	r2, [pc, #180]	@ (80116c8 <xPortStartScheduler+0x138>)
 8011612:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8011614:	78fb      	ldrb	r3, [r7, #3]
 8011616:	b2db      	uxtb	r3, r3
 8011618:	005b      	lsls	r3, r3, #1
 801161a:	b2db      	uxtb	r3, r3
 801161c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 801161e:	78fb      	ldrb	r3, [r7, #3]
 8011620:	b2db      	uxtb	r3, r3
 8011622:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8011626:	2b80      	cmp	r3, #128	@ 0x80
 8011628:	d0ef      	beq.n	801160a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 801162a:	4b27      	ldr	r3, [pc, #156]	@ (80116c8 <xPortStartScheduler+0x138>)
 801162c:	681b      	ldr	r3, [r3, #0]
 801162e:	f1c3 0307 	rsb	r3, r3, #7
 8011632:	2b04      	cmp	r3, #4
 8011634:	d00b      	beq.n	801164e <xPortStartScheduler+0xbe>
	__asm volatile
 8011636:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801163a:	f383 8811 	msr	BASEPRI, r3
 801163e:	f3bf 8f6f 	isb	sy
 8011642:	f3bf 8f4f 	dsb	sy
 8011646:	60bb      	str	r3, [r7, #8]
}
 8011648:	bf00      	nop
 801164a:	bf00      	nop
 801164c:	e7fd      	b.n	801164a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 801164e:	4b1e      	ldr	r3, [pc, #120]	@ (80116c8 <xPortStartScheduler+0x138>)
 8011650:	681b      	ldr	r3, [r3, #0]
 8011652:	021b      	lsls	r3, r3, #8
 8011654:	4a1c      	ldr	r2, [pc, #112]	@ (80116c8 <xPortStartScheduler+0x138>)
 8011656:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8011658:	4b1b      	ldr	r3, [pc, #108]	@ (80116c8 <xPortStartScheduler+0x138>)
 801165a:	681b      	ldr	r3, [r3, #0]
 801165c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8011660:	4a19      	ldr	r2, [pc, #100]	@ (80116c8 <xPortStartScheduler+0x138>)
 8011662:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8011664:	687b      	ldr	r3, [r7, #4]
 8011666:	b2da      	uxtb	r2, r3
 8011668:	697b      	ldr	r3, [r7, #20]
 801166a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 801166c:	4b17      	ldr	r3, [pc, #92]	@ (80116cc <xPortStartScheduler+0x13c>)
 801166e:	681b      	ldr	r3, [r3, #0]
 8011670:	4a16      	ldr	r2, [pc, #88]	@ (80116cc <xPortStartScheduler+0x13c>)
 8011672:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8011676:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8011678:	4b14      	ldr	r3, [pc, #80]	@ (80116cc <xPortStartScheduler+0x13c>)
 801167a:	681b      	ldr	r3, [r3, #0]
 801167c:	4a13      	ldr	r2, [pc, #76]	@ (80116cc <xPortStartScheduler+0x13c>)
 801167e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8011682:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8011684:	f000 f8da 	bl	801183c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8011688:	4b11      	ldr	r3, [pc, #68]	@ (80116d0 <xPortStartScheduler+0x140>)
 801168a:	2200      	movs	r2, #0
 801168c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 801168e:	f000 f8f9 	bl	8011884 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8011692:	4b10      	ldr	r3, [pc, #64]	@ (80116d4 <xPortStartScheduler+0x144>)
 8011694:	681b      	ldr	r3, [r3, #0]
 8011696:	4a0f      	ldr	r2, [pc, #60]	@ (80116d4 <xPortStartScheduler+0x144>)
 8011698:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 801169c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 801169e:	f7ff ff63 	bl	8011568 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80116a2:	f7fe fcfb 	bl	801009c <vTaskSwitchContext>
	prvTaskExitError();
 80116a6:	f7ff ff1b 	bl	80114e0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80116aa:	2300      	movs	r3, #0
}
 80116ac:	4618      	mov	r0, r3
 80116ae:	3718      	adds	r7, #24
 80116b0:	46bd      	mov	sp, r7
 80116b2:	bd80      	pop	{r7, pc}
 80116b4:	e000ed00 	.word	0xe000ed00
 80116b8:	410fc271 	.word	0x410fc271
 80116bc:	410fc270 	.word	0x410fc270
 80116c0:	e000e400 	.word	0xe000e400
 80116c4:	2000473c 	.word	0x2000473c
 80116c8:	20004740 	.word	0x20004740
 80116cc:	e000ed20 	.word	0xe000ed20
 80116d0:	20000010 	.word	0x20000010
 80116d4:	e000ef34 	.word	0xe000ef34

080116d8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80116d8:	b480      	push	{r7}
 80116da:	b083      	sub	sp, #12
 80116dc:	af00      	add	r7, sp, #0
	__asm volatile
 80116de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80116e2:	f383 8811 	msr	BASEPRI, r3
 80116e6:	f3bf 8f6f 	isb	sy
 80116ea:	f3bf 8f4f 	dsb	sy
 80116ee:	607b      	str	r3, [r7, #4]
}
 80116f0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80116f2:	4b10      	ldr	r3, [pc, #64]	@ (8011734 <vPortEnterCritical+0x5c>)
 80116f4:	681b      	ldr	r3, [r3, #0]
 80116f6:	3301      	adds	r3, #1
 80116f8:	4a0e      	ldr	r2, [pc, #56]	@ (8011734 <vPortEnterCritical+0x5c>)
 80116fa:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80116fc:	4b0d      	ldr	r3, [pc, #52]	@ (8011734 <vPortEnterCritical+0x5c>)
 80116fe:	681b      	ldr	r3, [r3, #0]
 8011700:	2b01      	cmp	r3, #1
 8011702:	d110      	bne.n	8011726 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8011704:	4b0c      	ldr	r3, [pc, #48]	@ (8011738 <vPortEnterCritical+0x60>)
 8011706:	681b      	ldr	r3, [r3, #0]
 8011708:	b2db      	uxtb	r3, r3
 801170a:	2b00      	cmp	r3, #0
 801170c:	d00b      	beq.n	8011726 <vPortEnterCritical+0x4e>
	__asm volatile
 801170e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011712:	f383 8811 	msr	BASEPRI, r3
 8011716:	f3bf 8f6f 	isb	sy
 801171a:	f3bf 8f4f 	dsb	sy
 801171e:	603b      	str	r3, [r7, #0]
}
 8011720:	bf00      	nop
 8011722:	bf00      	nop
 8011724:	e7fd      	b.n	8011722 <vPortEnterCritical+0x4a>
	}
}
 8011726:	bf00      	nop
 8011728:	370c      	adds	r7, #12
 801172a:	46bd      	mov	sp, r7
 801172c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011730:	4770      	bx	lr
 8011732:	bf00      	nop
 8011734:	20000010 	.word	0x20000010
 8011738:	e000ed04 	.word	0xe000ed04

0801173c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 801173c:	b480      	push	{r7}
 801173e:	b083      	sub	sp, #12
 8011740:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8011742:	4b12      	ldr	r3, [pc, #72]	@ (801178c <vPortExitCritical+0x50>)
 8011744:	681b      	ldr	r3, [r3, #0]
 8011746:	2b00      	cmp	r3, #0
 8011748:	d10b      	bne.n	8011762 <vPortExitCritical+0x26>
	__asm volatile
 801174a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801174e:	f383 8811 	msr	BASEPRI, r3
 8011752:	f3bf 8f6f 	isb	sy
 8011756:	f3bf 8f4f 	dsb	sy
 801175a:	607b      	str	r3, [r7, #4]
}
 801175c:	bf00      	nop
 801175e:	bf00      	nop
 8011760:	e7fd      	b.n	801175e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8011762:	4b0a      	ldr	r3, [pc, #40]	@ (801178c <vPortExitCritical+0x50>)
 8011764:	681b      	ldr	r3, [r3, #0]
 8011766:	3b01      	subs	r3, #1
 8011768:	4a08      	ldr	r2, [pc, #32]	@ (801178c <vPortExitCritical+0x50>)
 801176a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 801176c:	4b07      	ldr	r3, [pc, #28]	@ (801178c <vPortExitCritical+0x50>)
 801176e:	681b      	ldr	r3, [r3, #0]
 8011770:	2b00      	cmp	r3, #0
 8011772:	d105      	bne.n	8011780 <vPortExitCritical+0x44>
 8011774:	2300      	movs	r3, #0
 8011776:	603b      	str	r3, [r7, #0]
	__asm volatile
 8011778:	683b      	ldr	r3, [r7, #0]
 801177a:	f383 8811 	msr	BASEPRI, r3
}
 801177e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8011780:	bf00      	nop
 8011782:	370c      	adds	r7, #12
 8011784:	46bd      	mov	sp, r7
 8011786:	f85d 7b04 	ldr.w	r7, [sp], #4
 801178a:	4770      	bx	lr
 801178c:	20000010 	.word	0x20000010

08011790 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8011790:	f3ef 8009 	mrs	r0, PSP
 8011794:	f3bf 8f6f 	isb	sy
 8011798:	4b15      	ldr	r3, [pc, #84]	@ (80117f0 <pxCurrentTCBConst>)
 801179a:	681a      	ldr	r2, [r3, #0]
 801179c:	f01e 0f10 	tst.w	lr, #16
 80117a0:	bf08      	it	eq
 80117a2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80117a6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80117aa:	6010      	str	r0, [r2, #0]
 80117ac:	e92d 0009 	stmdb	sp!, {r0, r3}
 80117b0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80117b4:	f380 8811 	msr	BASEPRI, r0
 80117b8:	f3bf 8f4f 	dsb	sy
 80117bc:	f3bf 8f6f 	isb	sy
 80117c0:	f7fe fc6c 	bl	801009c <vTaskSwitchContext>
 80117c4:	f04f 0000 	mov.w	r0, #0
 80117c8:	f380 8811 	msr	BASEPRI, r0
 80117cc:	bc09      	pop	{r0, r3}
 80117ce:	6819      	ldr	r1, [r3, #0]
 80117d0:	6808      	ldr	r0, [r1, #0]
 80117d2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80117d6:	f01e 0f10 	tst.w	lr, #16
 80117da:	bf08      	it	eq
 80117dc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80117e0:	f380 8809 	msr	PSP, r0
 80117e4:	f3bf 8f6f 	isb	sy
 80117e8:	4770      	bx	lr
 80117ea:	bf00      	nop
 80117ec:	f3af 8000 	nop.w

080117f0 <pxCurrentTCBConst>:
 80117f0:	20004110 	.word	0x20004110
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80117f4:	bf00      	nop
 80117f6:	bf00      	nop

080117f8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80117f8:	b580      	push	{r7, lr}
 80117fa:	b082      	sub	sp, #8
 80117fc:	af00      	add	r7, sp, #0
	__asm volatile
 80117fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011802:	f383 8811 	msr	BASEPRI, r3
 8011806:	f3bf 8f6f 	isb	sy
 801180a:	f3bf 8f4f 	dsb	sy
 801180e:	607b      	str	r3, [r7, #4]
}
 8011810:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8011812:	f7fe fb89 	bl	800ff28 <xTaskIncrementTick>
 8011816:	4603      	mov	r3, r0
 8011818:	2b00      	cmp	r3, #0
 801181a:	d003      	beq.n	8011824 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 801181c:	4b06      	ldr	r3, [pc, #24]	@ (8011838 <xPortSysTickHandler+0x40>)
 801181e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011822:	601a      	str	r2, [r3, #0]
 8011824:	2300      	movs	r3, #0
 8011826:	603b      	str	r3, [r7, #0]
	__asm volatile
 8011828:	683b      	ldr	r3, [r7, #0]
 801182a:	f383 8811 	msr	BASEPRI, r3
}
 801182e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8011830:	bf00      	nop
 8011832:	3708      	adds	r7, #8
 8011834:	46bd      	mov	sp, r7
 8011836:	bd80      	pop	{r7, pc}
 8011838:	e000ed04 	.word	0xe000ed04

0801183c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 801183c:	b480      	push	{r7}
 801183e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8011840:	4b0b      	ldr	r3, [pc, #44]	@ (8011870 <vPortSetupTimerInterrupt+0x34>)
 8011842:	2200      	movs	r2, #0
 8011844:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8011846:	4b0b      	ldr	r3, [pc, #44]	@ (8011874 <vPortSetupTimerInterrupt+0x38>)
 8011848:	2200      	movs	r2, #0
 801184a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 801184c:	4b0a      	ldr	r3, [pc, #40]	@ (8011878 <vPortSetupTimerInterrupt+0x3c>)
 801184e:	681b      	ldr	r3, [r3, #0]
 8011850:	4a0a      	ldr	r2, [pc, #40]	@ (801187c <vPortSetupTimerInterrupt+0x40>)
 8011852:	fba2 2303 	umull	r2, r3, r2, r3
 8011856:	099b      	lsrs	r3, r3, #6
 8011858:	4a09      	ldr	r2, [pc, #36]	@ (8011880 <vPortSetupTimerInterrupt+0x44>)
 801185a:	3b01      	subs	r3, #1
 801185c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 801185e:	4b04      	ldr	r3, [pc, #16]	@ (8011870 <vPortSetupTimerInterrupt+0x34>)
 8011860:	2207      	movs	r2, #7
 8011862:	601a      	str	r2, [r3, #0]
}
 8011864:	bf00      	nop
 8011866:	46bd      	mov	sp, r7
 8011868:	f85d 7b04 	ldr.w	r7, [sp], #4
 801186c:	4770      	bx	lr
 801186e:	bf00      	nop
 8011870:	e000e010 	.word	0xe000e010
 8011874:	e000e018 	.word	0xe000e018
 8011878:	20000000 	.word	0x20000000
 801187c:	10624dd3 	.word	0x10624dd3
 8011880:	e000e014 	.word	0xe000e014

08011884 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8011884:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8011894 <vPortEnableVFP+0x10>
 8011888:	6801      	ldr	r1, [r0, #0]
 801188a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 801188e:	6001      	str	r1, [r0, #0]
 8011890:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8011892:	bf00      	nop
 8011894:	e000ed88 	.word	0xe000ed88

08011898 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8011898:	b480      	push	{r7}
 801189a:	b085      	sub	sp, #20
 801189c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 801189e:	f3ef 8305 	mrs	r3, IPSR
 80118a2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80118a4:	68fb      	ldr	r3, [r7, #12]
 80118a6:	2b0f      	cmp	r3, #15
 80118a8:	d915      	bls.n	80118d6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80118aa:	4a18      	ldr	r2, [pc, #96]	@ (801190c <vPortValidateInterruptPriority+0x74>)
 80118ac:	68fb      	ldr	r3, [r7, #12]
 80118ae:	4413      	add	r3, r2
 80118b0:	781b      	ldrb	r3, [r3, #0]
 80118b2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80118b4:	4b16      	ldr	r3, [pc, #88]	@ (8011910 <vPortValidateInterruptPriority+0x78>)
 80118b6:	781b      	ldrb	r3, [r3, #0]
 80118b8:	7afa      	ldrb	r2, [r7, #11]
 80118ba:	429a      	cmp	r2, r3
 80118bc:	d20b      	bcs.n	80118d6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 80118be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80118c2:	f383 8811 	msr	BASEPRI, r3
 80118c6:	f3bf 8f6f 	isb	sy
 80118ca:	f3bf 8f4f 	dsb	sy
 80118ce:	607b      	str	r3, [r7, #4]
}
 80118d0:	bf00      	nop
 80118d2:	bf00      	nop
 80118d4:	e7fd      	b.n	80118d2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80118d6:	4b0f      	ldr	r3, [pc, #60]	@ (8011914 <vPortValidateInterruptPriority+0x7c>)
 80118d8:	681b      	ldr	r3, [r3, #0]
 80118da:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80118de:	4b0e      	ldr	r3, [pc, #56]	@ (8011918 <vPortValidateInterruptPriority+0x80>)
 80118e0:	681b      	ldr	r3, [r3, #0]
 80118e2:	429a      	cmp	r2, r3
 80118e4:	d90b      	bls.n	80118fe <vPortValidateInterruptPriority+0x66>
	__asm volatile
 80118e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80118ea:	f383 8811 	msr	BASEPRI, r3
 80118ee:	f3bf 8f6f 	isb	sy
 80118f2:	f3bf 8f4f 	dsb	sy
 80118f6:	603b      	str	r3, [r7, #0]
}
 80118f8:	bf00      	nop
 80118fa:	bf00      	nop
 80118fc:	e7fd      	b.n	80118fa <vPortValidateInterruptPriority+0x62>
	}
 80118fe:	bf00      	nop
 8011900:	3714      	adds	r7, #20
 8011902:	46bd      	mov	sp, r7
 8011904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011908:	4770      	bx	lr
 801190a:	bf00      	nop
 801190c:	e000e3f0 	.word	0xe000e3f0
 8011910:	2000473c 	.word	0x2000473c
 8011914:	e000ed0c 	.word	0xe000ed0c
 8011918:	20004740 	.word	0x20004740

0801191c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 801191c:	b580      	push	{r7, lr}
 801191e:	b08a      	sub	sp, #40	@ 0x28
 8011920:	af00      	add	r7, sp, #0
 8011922:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8011924:	2300      	movs	r3, #0
 8011926:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8011928:	f7fe fa30 	bl	800fd8c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 801192c:	4b5c      	ldr	r3, [pc, #368]	@ (8011aa0 <pvPortMalloc+0x184>)
 801192e:	681b      	ldr	r3, [r3, #0]
 8011930:	2b00      	cmp	r3, #0
 8011932:	d101      	bne.n	8011938 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8011934:	f000 f924 	bl	8011b80 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8011938:	4b5a      	ldr	r3, [pc, #360]	@ (8011aa4 <pvPortMalloc+0x188>)
 801193a:	681a      	ldr	r2, [r3, #0]
 801193c:	687b      	ldr	r3, [r7, #4]
 801193e:	4013      	ands	r3, r2
 8011940:	2b00      	cmp	r3, #0
 8011942:	f040 8095 	bne.w	8011a70 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8011946:	687b      	ldr	r3, [r7, #4]
 8011948:	2b00      	cmp	r3, #0
 801194a:	d01e      	beq.n	801198a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 801194c:	2208      	movs	r2, #8
 801194e:	687b      	ldr	r3, [r7, #4]
 8011950:	4413      	add	r3, r2
 8011952:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8011954:	687b      	ldr	r3, [r7, #4]
 8011956:	f003 0307 	and.w	r3, r3, #7
 801195a:	2b00      	cmp	r3, #0
 801195c:	d015      	beq.n	801198a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 801195e:	687b      	ldr	r3, [r7, #4]
 8011960:	f023 0307 	bic.w	r3, r3, #7
 8011964:	3308      	adds	r3, #8
 8011966:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8011968:	687b      	ldr	r3, [r7, #4]
 801196a:	f003 0307 	and.w	r3, r3, #7
 801196e:	2b00      	cmp	r3, #0
 8011970:	d00b      	beq.n	801198a <pvPortMalloc+0x6e>
	__asm volatile
 8011972:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011976:	f383 8811 	msr	BASEPRI, r3
 801197a:	f3bf 8f6f 	isb	sy
 801197e:	f3bf 8f4f 	dsb	sy
 8011982:	617b      	str	r3, [r7, #20]
}
 8011984:	bf00      	nop
 8011986:	bf00      	nop
 8011988:	e7fd      	b.n	8011986 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 801198a:	687b      	ldr	r3, [r7, #4]
 801198c:	2b00      	cmp	r3, #0
 801198e:	d06f      	beq.n	8011a70 <pvPortMalloc+0x154>
 8011990:	4b45      	ldr	r3, [pc, #276]	@ (8011aa8 <pvPortMalloc+0x18c>)
 8011992:	681b      	ldr	r3, [r3, #0]
 8011994:	687a      	ldr	r2, [r7, #4]
 8011996:	429a      	cmp	r2, r3
 8011998:	d86a      	bhi.n	8011a70 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 801199a:	4b44      	ldr	r3, [pc, #272]	@ (8011aac <pvPortMalloc+0x190>)
 801199c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 801199e:	4b43      	ldr	r3, [pc, #268]	@ (8011aac <pvPortMalloc+0x190>)
 80119a0:	681b      	ldr	r3, [r3, #0]
 80119a2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80119a4:	e004      	b.n	80119b0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80119a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80119a8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80119aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80119ac:	681b      	ldr	r3, [r3, #0]
 80119ae:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80119b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80119b2:	685b      	ldr	r3, [r3, #4]
 80119b4:	687a      	ldr	r2, [r7, #4]
 80119b6:	429a      	cmp	r2, r3
 80119b8:	d903      	bls.n	80119c2 <pvPortMalloc+0xa6>
 80119ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80119bc:	681b      	ldr	r3, [r3, #0]
 80119be:	2b00      	cmp	r3, #0
 80119c0:	d1f1      	bne.n	80119a6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80119c2:	4b37      	ldr	r3, [pc, #220]	@ (8011aa0 <pvPortMalloc+0x184>)
 80119c4:	681b      	ldr	r3, [r3, #0]
 80119c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80119c8:	429a      	cmp	r2, r3
 80119ca:	d051      	beq.n	8011a70 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80119cc:	6a3b      	ldr	r3, [r7, #32]
 80119ce:	681b      	ldr	r3, [r3, #0]
 80119d0:	2208      	movs	r2, #8
 80119d2:	4413      	add	r3, r2
 80119d4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80119d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80119d8:	681a      	ldr	r2, [r3, #0]
 80119da:	6a3b      	ldr	r3, [r7, #32]
 80119dc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80119de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80119e0:	685a      	ldr	r2, [r3, #4]
 80119e2:	687b      	ldr	r3, [r7, #4]
 80119e4:	1ad2      	subs	r2, r2, r3
 80119e6:	2308      	movs	r3, #8
 80119e8:	005b      	lsls	r3, r3, #1
 80119ea:	429a      	cmp	r2, r3
 80119ec:	d920      	bls.n	8011a30 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80119ee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80119f0:	687b      	ldr	r3, [r7, #4]
 80119f2:	4413      	add	r3, r2
 80119f4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80119f6:	69bb      	ldr	r3, [r7, #24]
 80119f8:	f003 0307 	and.w	r3, r3, #7
 80119fc:	2b00      	cmp	r3, #0
 80119fe:	d00b      	beq.n	8011a18 <pvPortMalloc+0xfc>
	__asm volatile
 8011a00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011a04:	f383 8811 	msr	BASEPRI, r3
 8011a08:	f3bf 8f6f 	isb	sy
 8011a0c:	f3bf 8f4f 	dsb	sy
 8011a10:	613b      	str	r3, [r7, #16]
}
 8011a12:	bf00      	nop
 8011a14:	bf00      	nop
 8011a16:	e7fd      	b.n	8011a14 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8011a18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011a1a:	685a      	ldr	r2, [r3, #4]
 8011a1c:	687b      	ldr	r3, [r7, #4]
 8011a1e:	1ad2      	subs	r2, r2, r3
 8011a20:	69bb      	ldr	r3, [r7, #24]
 8011a22:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8011a24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011a26:	687a      	ldr	r2, [r7, #4]
 8011a28:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8011a2a:	69b8      	ldr	r0, [r7, #24]
 8011a2c:	f000 f90a 	bl	8011c44 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8011a30:	4b1d      	ldr	r3, [pc, #116]	@ (8011aa8 <pvPortMalloc+0x18c>)
 8011a32:	681a      	ldr	r2, [r3, #0]
 8011a34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011a36:	685b      	ldr	r3, [r3, #4]
 8011a38:	1ad3      	subs	r3, r2, r3
 8011a3a:	4a1b      	ldr	r2, [pc, #108]	@ (8011aa8 <pvPortMalloc+0x18c>)
 8011a3c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8011a3e:	4b1a      	ldr	r3, [pc, #104]	@ (8011aa8 <pvPortMalloc+0x18c>)
 8011a40:	681a      	ldr	r2, [r3, #0]
 8011a42:	4b1b      	ldr	r3, [pc, #108]	@ (8011ab0 <pvPortMalloc+0x194>)
 8011a44:	681b      	ldr	r3, [r3, #0]
 8011a46:	429a      	cmp	r2, r3
 8011a48:	d203      	bcs.n	8011a52 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8011a4a:	4b17      	ldr	r3, [pc, #92]	@ (8011aa8 <pvPortMalloc+0x18c>)
 8011a4c:	681b      	ldr	r3, [r3, #0]
 8011a4e:	4a18      	ldr	r2, [pc, #96]	@ (8011ab0 <pvPortMalloc+0x194>)
 8011a50:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8011a52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011a54:	685a      	ldr	r2, [r3, #4]
 8011a56:	4b13      	ldr	r3, [pc, #76]	@ (8011aa4 <pvPortMalloc+0x188>)
 8011a58:	681b      	ldr	r3, [r3, #0]
 8011a5a:	431a      	orrs	r2, r3
 8011a5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011a5e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8011a60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011a62:	2200      	movs	r2, #0
 8011a64:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8011a66:	4b13      	ldr	r3, [pc, #76]	@ (8011ab4 <pvPortMalloc+0x198>)
 8011a68:	681b      	ldr	r3, [r3, #0]
 8011a6a:	3301      	adds	r3, #1
 8011a6c:	4a11      	ldr	r2, [pc, #68]	@ (8011ab4 <pvPortMalloc+0x198>)
 8011a6e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8011a70:	f7fe f99a 	bl	800fda8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8011a74:	69fb      	ldr	r3, [r7, #28]
 8011a76:	f003 0307 	and.w	r3, r3, #7
 8011a7a:	2b00      	cmp	r3, #0
 8011a7c:	d00b      	beq.n	8011a96 <pvPortMalloc+0x17a>
	__asm volatile
 8011a7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011a82:	f383 8811 	msr	BASEPRI, r3
 8011a86:	f3bf 8f6f 	isb	sy
 8011a8a:	f3bf 8f4f 	dsb	sy
 8011a8e:	60fb      	str	r3, [r7, #12]
}
 8011a90:	bf00      	nop
 8011a92:	bf00      	nop
 8011a94:	e7fd      	b.n	8011a92 <pvPortMalloc+0x176>
	return pvReturn;
 8011a96:	69fb      	ldr	r3, [r7, #28]
}
 8011a98:	4618      	mov	r0, r3
 8011a9a:	3728      	adds	r7, #40	@ 0x28
 8011a9c:	46bd      	mov	sp, r7
 8011a9e:	bd80      	pop	{r7, pc}
 8011aa0:	20004d28 	.word	0x20004d28
 8011aa4:	20004d3c 	.word	0x20004d3c
 8011aa8:	20004d2c 	.word	0x20004d2c
 8011aac:	20004d20 	.word	0x20004d20
 8011ab0:	20004d30 	.word	0x20004d30
 8011ab4:	20004d34 	.word	0x20004d34

08011ab8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8011ab8:	b580      	push	{r7, lr}
 8011aba:	b086      	sub	sp, #24
 8011abc:	af00      	add	r7, sp, #0
 8011abe:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8011ac0:	687b      	ldr	r3, [r7, #4]
 8011ac2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8011ac4:	687b      	ldr	r3, [r7, #4]
 8011ac6:	2b00      	cmp	r3, #0
 8011ac8:	d04f      	beq.n	8011b6a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8011aca:	2308      	movs	r3, #8
 8011acc:	425b      	negs	r3, r3
 8011ace:	697a      	ldr	r2, [r7, #20]
 8011ad0:	4413      	add	r3, r2
 8011ad2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8011ad4:	697b      	ldr	r3, [r7, #20]
 8011ad6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8011ad8:	693b      	ldr	r3, [r7, #16]
 8011ada:	685a      	ldr	r2, [r3, #4]
 8011adc:	4b25      	ldr	r3, [pc, #148]	@ (8011b74 <vPortFree+0xbc>)
 8011ade:	681b      	ldr	r3, [r3, #0]
 8011ae0:	4013      	ands	r3, r2
 8011ae2:	2b00      	cmp	r3, #0
 8011ae4:	d10b      	bne.n	8011afe <vPortFree+0x46>
	__asm volatile
 8011ae6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011aea:	f383 8811 	msr	BASEPRI, r3
 8011aee:	f3bf 8f6f 	isb	sy
 8011af2:	f3bf 8f4f 	dsb	sy
 8011af6:	60fb      	str	r3, [r7, #12]
}
 8011af8:	bf00      	nop
 8011afa:	bf00      	nop
 8011afc:	e7fd      	b.n	8011afa <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8011afe:	693b      	ldr	r3, [r7, #16]
 8011b00:	681b      	ldr	r3, [r3, #0]
 8011b02:	2b00      	cmp	r3, #0
 8011b04:	d00b      	beq.n	8011b1e <vPortFree+0x66>
	__asm volatile
 8011b06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011b0a:	f383 8811 	msr	BASEPRI, r3
 8011b0e:	f3bf 8f6f 	isb	sy
 8011b12:	f3bf 8f4f 	dsb	sy
 8011b16:	60bb      	str	r3, [r7, #8]
}
 8011b18:	bf00      	nop
 8011b1a:	bf00      	nop
 8011b1c:	e7fd      	b.n	8011b1a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8011b1e:	693b      	ldr	r3, [r7, #16]
 8011b20:	685a      	ldr	r2, [r3, #4]
 8011b22:	4b14      	ldr	r3, [pc, #80]	@ (8011b74 <vPortFree+0xbc>)
 8011b24:	681b      	ldr	r3, [r3, #0]
 8011b26:	4013      	ands	r3, r2
 8011b28:	2b00      	cmp	r3, #0
 8011b2a:	d01e      	beq.n	8011b6a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8011b2c:	693b      	ldr	r3, [r7, #16]
 8011b2e:	681b      	ldr	r3, [r3, #0]
 8011b30:	2b00      	cmp	r3, #0
 8011b32:	d11a      	bne.n	8011b6a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8011b34:	693b      	ldr	r3, [r7, #16]
 8011b36:	685a      	ldr	r2, [r3, #4]
 8011b38:	4b0e      	ldr	r3, [pc, #56]	@ (8011b74 <vPortFree+0xbc>)
 8011b3a:	681b      	ldr	r3, [r3, #0]
 8011b3c:	43db      	mvns	r3, r3
 8011b3e:	401a      	ands	r2, r3
 8011b40:	693b      	ldr	r3, [r7, #16]
 8011b42:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8011b44:	f7fe f922 	bl	800fd8c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8011b48:	693b      	ldr	r3, [r7, #16]
 8011b4a:	685a      	ldr	r2, [r3, #4]
 8011b4c:	4b0a      	ldr	r3, [pc, #40]	@ (8011b78 <vPortFree+0xc0>)
 8011b4e:	681b      	ldr	r3, [r3, #0]
 8011b50:	4413      	add	r3, r2
 8011b52:	4a09      	ldr	r2, [pc, #36]	@ (8011b78 <vPortFree+0xc0>)
 8011b54:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8011b56:	6938      	ldr	r0, [r7, #16]
 8011b58:	f000 f874 	bl	8011c44 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8011b5c:	4b07      	ldr	r3, [pc, #28]	@ (8011b7c <vPortFree+0xc4>)
 8011b5e:	681b      	ldr	r3, [r3, #0]
 8011b60:	3301      	adds	r3, #1
 8011b62:	4a06      	ldr	r2, [pc, #24]	@ (8011b7c <vPortFree+0xc4>)
 8011b64:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8011b66:	f7fe f91f 	bl	800fda8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8011b6a:	bf00      	nop
 8011b6c:	3718      	adds	r7, #24
 8011b6e:	46bd      	mov	sp, r7
 8011b70:	bd80      	pop	{r7, pc}
 8011b72:	bf00      	nop
 8011b74:	20004d3c 	.word	0x20004d3c
 8011b78:	20004d2c 	.word	0x20004d2c
 8011b7c:	20004d38 	.word	0x20004d38

08011b80 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8011b80:	b480      	push	{r7}
 8011b82:	b085      	sub	sp, #20
 8011b84:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8011b86:	f240 53dc 	movw	r3, #1500	@ 0x5dc
 8011b8a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8011b8c:	4b27      	ldr	r3, [pc, #156]	@ (8011c2c <prvHeapInit+0xac>)
 8011b8e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8011b90:	68fb      	ldr	r3, [r7, #12]
 8011b92:	f003 0307 	and.w	r3, r3, #7
 8011b96:	2b00      	cmp	r3, #0
 8011b98:	d00c      	beq.n	8011bb4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8011b9a:	68fb      	ldr	r3, [r7, #12]
 8011b9c:	3307      	adds	r3, #7
 8011b9e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8011ba0:	68fb      	ldr	r3, [r7, #12]
 8011ba2:	f023 0307 	bic.w	r3, r3, #7
 8011ba6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8011ba8:	68ba      	ldr	r2, [r7, #8]
 8011baa:	68fb      	ldr	r3, [r7, #12]
 8011bac:	1ad3      	subs	r3, r2, r3
 8011bae:	4a1f      	ldr	r2, [pc, #124]	@ (8011c2c <prvHeapInit+0xac>)
 8011bb0:	4413      	add	r3, r2
 8011bb2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8011bb4:	68fb      	ldr	r3, [r7, #12]
 8011bb6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8011bb8:	4a1d      	ldr	r2, [pc, #116]	@ (8011c30 <prvHeapInit+0xb0>)
 8011bba:	687b      	ldr	r3, [r7, #4]
 8011bbc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8011bbe:	4b1c      	ldr	r3, [pc, #112]	@ (8011c30 <prvHeapInit+0xb0>)
 8011bc0:	2200      	movs	r2, #0
 8011bc2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8011bc4:	687b      	ldr	r3, [r7, #4]
 8011bc6:	68ba      	ldr	r2, [r7, #8]
 8011bc8:	4413      	add	r3, r2
 8011bca:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8011bcc:	2208      	movs	r2, #8
 8011bce:	68fb      	ldr	r3, [r7, #12]
 8011bd0:	1a9b      	subs	r3, r3, r2
 8011bd2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8011bd4:	68fb      	ldr	r3, [r7, #12]
 8011bd6:	f023 0307 	bic.w	r3, r3, #7
 8011bda:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8011bdc:	68fb      	ldr	r3, [r7, #12]
 8011bde:	4a15      	ldr	r2, [pc, #84]	@ (8011c34 <prvHeapInit+0xb4>)
 8011be0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8011be2:	4b14      	ldr	r3, [pc, #80]	@ (8011c34 <prvHeapInit+0xb4>)
 8011be4:	681b      	ldr	r3, [r3, #0]
 8011be6:	2200      	movs	r2, #0
 8011be8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8011bea:	4b12      	ldr	r3, [pc, #72]	@ (8011c34 <prvHeapInit+0xb4>)
 8011bec:	681b      	ldr	r3, [r3, #0]
 8011bee:	2200      	movs	r2, #0
 8011bf0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8011bf2:	687b      	ldr	r3, [r7, #4]
 8011bf4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8011bf6:	683b      	ldr	r3, [r7, #0]
 8011bf8:	68fa      	ldr	r2, [r7, #12]
 8011bfa:	1ad2      	subs	r2, r2, r3
 8011bfc:	683b      	ldr	r3, [r7, #0]
 8011bfe:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8011c00:	4b0c      	ldr	r3, [pc, #48]	@ (8011c34 <prvHeapInit+0xb4>)
 8011c02:	681a      	ldr	r2, [r3, #0]
 8011c04:	683b      	ldr	r3, [r7, #0]
 8011c06:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8011c08:	683b      	ldr	r3, [r7, #0]
 8011c0a:	685b      	ldr	r3, [r3, #4]
 8011c0c:	4a0a      	ldr	r2, [pc, #40]	@ (8011c38 <prvHeapInit+0xb8>)
 8011c0e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8011c10:	683b      	ldr	r3, [r7, #0]
 8011c12:	685b      	ldr	r3, [r3, #4]
 8011c14:	4a09      	ldr	r2, [pc, #36]	@ (8011c3c <prvHeapInit+0xbc>)
 8011c16:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8011c18:	4b09      	ldr	r3, [pc, #36]	@ (8011c40 <prvHeapInit+0xc0>)
 8011c1a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8011c1e:	601a      	str	r2, [r3, #0]
}
 8011c20:	bf00      	nop
 8011c22:	3714      	adds	r7, #20
 8011c24:	46bd      	mov	sp, r7
 8011c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c2a:	4770      	bx	lr
 8011c2c:	20004744 	.word	0x20004744
 8011c30:	20004d20 	.word	0x20004d20
 8011c34:	20004d28 	.word	0x20004d28
 8011c38:	20004d30 	.word	0x20004d30
 8011c3c:	20004d2c 	.word	0x20004d2c
 8011c40:	20004d3c 	.word	0x20004d3c

08011c44 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8011c44:	b480      	push	{r7}
 8011c46:	b085      	sub	sp, #20
 8011c48:	af00      	add	r7, sp, #0
 8011c4a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8011c4c:	4b28      	ldr	r3, [pc, #160]	@ (8011cf0 <prvInsertBlockIntoFreeList+0xac>)
 8011c4e:	60fb      	str	r3, [r7, #12]
 8011c50:	e002      	b.n	8011c58 <prvInsertBlockIntoFreeList+0x14>
 8011c52:	68fb      	ldr	r3, [r7, #12]
 8011c54:	681b      	ldr	r3, [r3, #0]
 8011c56:	60fb      	str	r3, [r7, #12]
 8011c58:	68fb      	ldr	r3, [r7, #12]
 8011c5a:	681b      	ldr	r3, [r3, #0]
 8011c5c:	687a      	ldr	r2, [r7, #4]
 8011c5e:	429a      	cmp	r2, r3
 8011c60:	d8f7      	bhi.n	8011c52 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8011c62:	68fb      	ldr	r3, [r7, #12]
 8011c64:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8011c66:	68fb      	ldr	r3, [r7, #12]
 8011c68:	685b      	ldr	r3, [r3, #4]
 8011c6a:	68ba      	ldr	r2, [r7, #8]
 8011c6c:	4413      	add	r3, r2
 8011c6e:	687a      	ldr	r2, [r7, #4]
 8011c70:	429a      	cmp	r2, r3
 8011c72:	d108      	bne.n	8011c86 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8011c74:	68fb      	ldr	r3, [r7, #12]
 8011c76:	685a      	ldr	r2, [r3, #4]
 8011c78:	687b      	ldr	r3, [r7, #4]
 8011c7a:	685b      	ldr	r3, [r3, #4]
 8011c7c:	441a      	add	r2, r3
 8011c7e:	68fb      	ldr	r3, [r7, #12]
 8011c80:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8011c82:	68fb      	ldr	r3, [r7, #12]
 8011c84:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8011c86:	687b      	ldr	r3, [r7, #4]
 8011c88:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8011c8a:	687b      	ldr	r3, [r7, #4]
 8011c8c:	685b      	ldr	r3, [r3, #4]
 8011c8e:	68ba      	ldr	r2, [r7, #8]
 8011c90:	441a      	add	r2, r3
 8011c92:	68fb      	ldr	r3, [r7, #12]
 8011c94:	681b      	ldr	r3, [r3, #0]
 8011c96:	429a      	cmp	r2, r3
 8011c98:	d118      	bne.n	8011ccc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8011c9a:	68fb      	ldr	r3, [r7, #12]
 8011c9c:	681a      	ldr	r2, [r3, #0]
 8011c9e:	4b15      	ldr	r3, [pc, #84]	@ (8011cf4 <prvInsertBlockIntoFreeList+0xb0>)
 8011ca0:	681b      	ldr	r3, [r3, #0]
 8011ca2:	429a      	cmp	r2, r3
 8011ca4:	d00d      	beq.n	8011cc2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8011ca6:	687b      	ldr	r3, [r7, #4]
 8011ca8:	685a      	ldr	r2, [r3, #4]
 8011caa:	68fb      	ldr	r3, [r7, #12]
 8011cac:	681b      	ldr	r3, [r3, #0]
 8011cae:	685b      	ldr	r3, [r3, #4]
 8011cb0:	441a      	add	r2, r3
 8011cb2:	687b      	ldr	r3, [r7, #4]
 8011cb4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8011cb6:	68fb      	ldr	r3, [r7, #12]
 8011cb8:	681b      	ldr	r3, [r3, #0]
 8011cba:	681a      	ldr	r2, [r3, #0]
 8011cbc:	687b      	ldr	r3, [r7, #4]
 8011cbe:	601a      	str	r2, [r3, #0]
 8011cc0:	e008      	b.n	8011cd4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8011cc2:	4b0c      	ldr	r3, [pc, #48]	@ (8011cf4 <prvInsertBlockIntoFreeList+0xb0>)
 8011cc4:	681a      	ldr	r2, [r3, #0]
 8011cc6:	687b      	ldr	r3, [r7, #4]
 8011cc8:	601a      	str	r2, [r3, #0]
 8011cca:	e003      	b.n	8011cd4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8011ccc:	68fb      	ldr	r3, [r7, #12]
 8011cce:	681a      	ldr	r2, [r3, #0]
 8011cd0:	687b      	ldr	r3, [r7, #4]
 8011cd2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8011cd4:	68fa      	ldr	r2, [r7, #12]
 8011cd6:	687b      	ldr	r3, [r7, #4]
 8011cd8:	429a      	cmp	r2, r3
 8011cda:	d002      	beq.n	8011ce2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8011cdc:	68fb      	ldr	r3, [r7, #12]
 8011cde:	687a      	ldr	r2, [r7, #4]
 8011ce0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8011ce2:	bf00      	nop
 8011ce4:	3714      	adds	r7, #20
 8011ce6:	46bd      	mov	sp, r7
 8011ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011cec:	4770      	bx	lr
 8011cee:	bf00      	nop
 8011cf0:	20004d20 	.word	0x20004d20
 8011cf4:	20004d28 	.word	0x20004d28

08011cf8 <__cvt>:
 8011cf8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8011cfc:	ec57 6b10 	vmov	r6, r7, d0
 8011d00:	2f00      	cmp	r7, #0
 8011d02:	460c      	mov	r4, r1
 8011d04:	4619      	mov	r1, r3
 8011d06:	463b      	mov	r3, r7
 8011d08:	bfbb      	ittet	lt
 8011d0a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8011d0e:	461f      	movlt	r7, r3
 8011d10:	2300      	movge	r3, #0
 8011d12:	232d      	movlt	r3, #45	@ 0x2d
 8011d14:	700b      	strb	r3, [r1, #0]
 8011d16:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8011d18:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8011d1c:	4691      	mov	r9, r2
 8011d1e:	f023 0820 	bic.w	r8, r3, #32
 8011d22:	bfbc      	itt	lt
 8011d24:	4632      	movlt	r2, r6
 8011d26:	4616      	movlt	r6, r2
 8011d28:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8011d2c:	d005      	beq.n	8011d3a <__cvt+0x42>
 8011d2e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8011d32:	d100      	bne.n	8011d36 <__cvt+0x3e>
 8011d34:	3401      	adds	r4, #1
 8011d36:	2102      	movs	r1, #2
 8011d38:	e000      	b.n	8011d3c <__cvt+0x44>
 8011d3a:	2103      	movs	r1, #3
 8011d3c:	ab03      	add	r3, sp, #12
 8011d3e:	9301      	str	r3, [sp, #4]
 8011d40:	ab02      	add	r3, sp, #8
 8011d42:	9300      	str	r3, [sp, #0]
 8011d44:	ec47 6b10 	vmov	d0, r6, r7
 8011d48:	4653      	mov	r3, sl
 8011d4a:	4622      	mov	r2, r4
 8011d4c:	f001 f9dc 	bl	8013108 <_dtoa_r>
 8011d50:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8011d54:	4605      	mov	r5, r0
 8011d56:	d119      	bne.n	8011d8c <__cvt+0x94>
 8011d58:	f019 0f01 	tst.w	r9, #1
 8011d5c:	d00e      	beq.n	8011d7c <__cvt+0x84>
 8011d5e:	eb00 0904 	add.w	r9, r0, r4
 8011d62:	2200      	movs	r2, #0
 8011d64:	2300      	movs	r3, #0
 8011d66:	4630      	mov	r0, r6
 8011d68:	4639      	mov	r1, r7
 8011d6a:	f7ee fed5 	bl	8000b18 <__aeabi_dcmpeq>
 8011d6e:	b108      	cbz	r0, 8011d74 <__cvt+0x7c>
 8011d70:	f8cd 900c 	str.w	r9, [sp, #12]
 8011d74:	2230      	movs	r2, #48	@ 0x30
 8011d76:	9b03      	ldr	r3, [sp, #12]
 8011d78:	454b      	cmp	r3, r9
 8011d7a:	d31e      	bcc.n	8011dba <__cvt+0xc2>
 8011d7c:	9b03      	ldr	r3, [sp, #12]
 8011d7e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8011d80:	1b5b      	subs	r3, r3, r5
 8011d82:	4628      	mov	r0, r5
 8011d84:	6013      	str	r3, [r2, #0]
 8011d86:	b004      	add	sp, #16
 8011d88:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011d8c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8011d90:	eb00 0904 	add.w	r9, r0, r4
 8011d94:	d1e5      	bne.n	8011d62 <__cvt+0x6a>
 8011d96:	7803      	ldrb	r3, [r0, #0]
 8011d98:	2b30      	cmp	r3, #48	@ 0x30
 8011d9a:	d10a      	bne.n	8011db2 <__cvt+0xba>
 8011d9c:	2200      	movs	r2, #0
 8011d9e:	2300      	movs	r3, #0
 8011da0:	4630      	mov	r0, r6
 8011da2:	4639      	mov	r1, r7
 8011da4:	f7ee feb8 	bl	8000b18 <__aeabi_dcmpeq>
 8011da8:	b918      	cbnz	r0, 8011db2 <__cvt+0xba>
 8011daa:	f1c4 0401 	rsb	r4, r4, #1
 8011dae:	f8ca 4000 	str.w	r4, [sl]
 8011db2:	f8da 3000 	ldr.w	r3, [sl]
 8011db6:	4499      	add	r9, r3
 8011db8:	e7d3      	b.n	8011d62 <__cvt+0x6a>
 8011dba:	1c59      	adds	r1, r3, #1
 8011dbc:	9103      	str	r1, [sp, #12]
 8011dbe:	701a      	strb	r2, [r3, #0]
 8011dc0:	e7d9      	b.n	8011d76 <__cvt+0x7e>

08011dc2 <__exponent>:
 8011dc2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8011dc4:	2900      	cmp	r1, #0
 8011dc6:	bfba      	itte	lt
 8011dc8:	4249      	neglt	r1, r1
 8011dca:	232d      	movlt	r3, #45	@ 0x2d
 8011dcc:	232b      	movge	r3, #43	@ 0x2b
 8011dce:	2909      	cmp	r1, #9
 8011dd0:	7002      	strb	r2, [r0, #0]
 8011dd2:	7043      	strb	r3, [r0, #1]
 8011dd4:	dd29      	ble.n	8011e2a <__exponent+0x68>
 8011dd6:	f10d 0307 	add.w	r3, sp, #7
 8011dda:	461d      	mov	r5, r3
 8011ddc:	270a      	movs	r7, #10
 8011dde:	461a      	mov	r2, r3
 8011de0:	fbb1 f6f7 	udiv	r6, r1, r7
 8011de4:	fb07 1416 	mls	r4, r7, r6, r1
 8011de8:	3430      	adds	r4, #48	@ 0x30
 8011dea:	f802 4c01 	strb.w	r4, [r2, #-1]
 8011dee:	460c      	mov	r4, r1
 8011df0:	2c63      	cmp	r4, #99	@ 0x63
 8011df2:	f103 33ff 	add.w	r3, r3, #4294967295
 8011df6:	4631      	mov	r1, r6
 8011df8:	dcf1      	bgt.n	8011dde <__exponent+0x1c>
 8011dfa:	3130      	adds	r1, #48	@ 0x30
 8011dfc:	1e94      	subs	r4, r2, #2
 8011dfe:	f803 1c01 	strb.w	r1, [r3, #-1]
 8011e02:	1c41      	adds	r1, r0, #1
 8011e04:	4623      	mov	r3, r4
 8011e06:	42ab      	cmp	r3, r5
 8011e08:	d30a      	bcc.n	8011e20 <__exponent+0x5e>
 8011e0a:	f10d 0309 	add.w	r3, sp, #9
 8011e0e:	1a9b      	subs	r3, r3, r2
 8011e10:	42ac      	cmp	r4, r5
 8011e12:	bf88      	it	hi
 8011e14:	2300      	movhi	r3, #0
 8011e16:	3302      	adds	r3, #2
 8011e18:	4403      	add	r3, r0
 8011e1a:	1a18      	subs	r0, r3, r0
 8011e1c:	b003      	add	sp, #12
 8011e1e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011e20:	f813 6b01 	ldrb.w	r6, [r3], #1
 8011e24:	f801 6f01 	strb.w	r6, [r1, #1]!
 8011e28:	e7ed      	b.n	8011e06 <__exponent+0x44>
 8011e2a:	2330      	movs	r3, #48	@ 0x30
 8011e2c:	3130      	adds	r1, #48	@ 0x30
 8011e2e:	7083      	strb	r3, [r0, #2]
 8011e30:	70c1      	strb	r1, [r0, #3]
 8011e32:	1d03      	adds	r3, r0, #4
 8011e34:	e7f1      	b.n	8011e1a <__exponent+0x58>
	...

08011e38 <_printf_float>:
 8011e38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011e3c:	b08d      	sub	sp, #52	@ 0x34
 8011e3e:	460c      	mov	r4, r1
 8011e40:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8011e44:	4616      	mov	r6, r2
 8011e46:	461f      	mov	r7, r3
 8011e48:	4605      	mov	r5, r0
 8011e4a:	f000 ffeb 	bl	8012e24 <_localeconv_r>
 8011e4e:	6803      	ldr	r3, [r0, #0]
 8011e50:	9304      	str	r3, [sp, #16]
 8011e52:	4618      	mov	r0, r3
 8011e54:	f7ee fa34 	bl	80002c0 <strlen>
 8011e58:	2300      	movs	r3, #0
 8011e5a:	930a      	str	r3, [sp, #40]	@ 0x28
 8011e5c:	f8d8 3000 	ldr.w	r3, [r8]
 8011e60:	9005      	str	r0, [sp, #20]
 8011e62:	3307      	adds	r3, #7
 8011e64:	f023 0307 	bic.w	r3, r3, #7
 8011e68:	f103 0208 	add.w	r2, r3, #8
 8011e6c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8011e70:	f8d4 b000 	ldr.w	fp, [r4]
 8011e74:	f8c8 2000 	str.w	r2, [r8]
 8011e78:	e9d3 8900 	ldrd	r8, r9, [r3]
 8011e7c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8011e80:	9307      	str	r3, [sp, #28]
 8011e82:	f8cd 8018 	str.w	r8, [sp, #24]
 8011e86:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8011e8a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8011e8e:	4b9c      	ldr	r3, [pc, #624]	@ (8012100 <_printf_float+0x2c8>)
 8011e90:	f04f 32ff 	mov.w	r2, #4294967295
 8011e94:	f7ee fe72 	bl	8000b7c <__aeabi_dcmpun>
 8011e98:	bb70      	cbnz	r0, 8011ef8 <_printf_float+0xc0>
 8011e9a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8011e9e:	4b98      	ldr	r3, [pc, #608]	@ (8012100 <_printf_float+0x2c8>)
 8011ea0:	f04f 32ff 	mov.w	r2, #4294967295
 8011ea4:	f7ee fe4c 	bl	8000b40 <__aeabi_dcmple>
 8011ea8:	bb30      	cbnz	r0, 8011ef8 <_printf_float+0xc0>
 8011eaa:	2200      	movs	r2, #0
 8011eac:	2300      	movs	r3, #0
 8011eae:	4640      	mov	r0, r8
 8011eb0:	4649      	mov	r1, r9
 8011eb2:	f7ee fe3b 	bl	8000b2c <__aeabi_dcmplt>
 8011eb6:	b110      	cbz	r0, 8011ebe <_printf_float+0x86>
 8011eb8:	232d      	movs	r3, #45	@ 0x2d
 8011eba:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8011ebe:	4a91      	ldr	r2, [pc, #580]	@ (8012104 <_printf_float+0x2cc>)
 8011ec0:	4b91      	ldr	r3, [pc, #580]	@ (8012108 <_printf_float+0x2d0>)
 8011ec2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8011ec6:	bf8c      	ite	hi
 8011ec8:	4690      	movhi	r8, r2
 8011eca:	4698      	movls	r8, r3
 8011ecc:	2303      	movs	r3, #3
 8011ece:	6123      	str	r3, [r4, #16]
 8011ed0:	f02b 0304 	bic.w	r3, fp, #4
 8011ed4:	6023      	str	r3, [r4, #0]
 8011ed6:	f04f 0900 	mov.w	r9, #0
 8011eda:	9700      	str	r7, [sp, #0]
 8011edc:	4633      	mov	r3, r6
 8011ede:	aa0b      	add	r2, sp, #44	@ 0x2c
 8011ee0:	4621      	mov	r1, r4
 8011ee2:	4628      	mov	r0, r5
 8011ee4:	f000 f9d2 	bl	801228c <_printf_common>
 8011ee8:	3001      	adds	r0, #1
 8011eea:	f040 808d 	bne.w	8012008 <_printf_float+0x1d0>
 8011eee:	f04f 30ff 	mov.w	r0, #4294967295
 8011ef2:	b00d      	add	sp, #52	@ 0x34
 8011ef4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011ef8:	4642      	mov	r2, r8
 8011efa:	464b      	mov	r3, r9
 8011efc:	4640      	mov	r0, r8
 8011efe:	4649      	mov	r1, r9
 8011f00:	f7ee fe3c 	bl	8000b7c <__aeabi_dcmpun>
 8011f04:	b140      	cbz	r0, 8011f18 <_printf_float+0xe0>
 8011f06:	464b      	mov	r3, r9
 8011f08:	2b00      	cmp	r3, #0
 8011f0a:	bfbc      	itt	lt
 8011f0c:	232d      	movlt	r3, #45	@ 0x2d
 8011f0e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8011f12:	4a7e      	ldr	r2, [pc, #504]	@ (801210c <_printf_float+0x2d4>)
 8011f14:	4b7e      	ldr	r3, [pc, #504]	@ (8012110 <_printf_float+0x2d8>)
 8011f16:	e7d4      	b.n	8011ec2 <_printf_float+0x8a>
 8011f18:	6863      	ldr	r3, [r4, #4]
 8011f1a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8011f1e:	9206      	str	r2, [sp, #24]
 8011f20:	1c5a      	adds	r2, r3, #1
 8011f22:	d13b      	bne.n	8011f9c <_printf_float+0x164>
 8011f24:	2306      	movs	r3, #6
 8011f26:	6063      	str	r3, [r4, #4]
 8011f28:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8011f2c:	2300      	movs	r3, #0
 8011f2e:	6022      	str	r2, [r4, #0]
 8011f30:	9303      	str	r3, [sp, #12]
 8011f32:	ab0a      	add	r3, sp, #40	@ 0x28
 8011f34:	e9cd a301 	strd	sl, r3, [sp, #4]
 8011f38:	ab09      	add	r3, sp, #36	@ 0x24
 8011f3a:	9300      	str	r3, [sp, #0]
 8011f3c:	6861      	ldr	r1, [r4, #4]
 8011f3e:	ec49 8b10 	vmov	d0, r8, r9
 8011f42:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8011f46:	4628      	mov	r0, r5
 8011f48:	f7ff fed6 	bl	8011cf8 <__cvt>
 8011f4c:	9b06      	ldr	r3, [sp, #24]
 8011f4e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8011f50:	2b47      	cmp	r3, #71	@ 0x47
 8011f52:	4680      	mov	r8, r0
 8011f54:	d129      	bne.n	8011faa <_printf_float+0x172>
 8011f56:	1cc8      	adds	r0, r1, #3
 8011f58:	db02      	blt.n	8011f60 <_printf_float+0x128>
 8011f5a:	6863      	ldr	r3, [r4, #4]
 8011f5c:	4299      	cmp	r1, r3
 8011f5e:	dd41      	ble.n	8011fe4 <_printf_float+0x1ac>
 8011f60:	f1aa 0a02 	sub.w	sl, sl, #2
 8011f64:	fa5f fa8a 	uxtb.w	sl, sl
 8011f68:	3901      	subs	r1, #1
 8011f6a:	4652      	mov	r2, sl
 8011f6c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8011f70:	9109      	str	r1, [sp, #36]	@ 0x24
 8011f72:	f7ff ff26 	bl	8011dc2 <__exponent>
 8011f76:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8011f78:	1813      	adds	r3, r2, r0
 8011f7a:	2a01      	cmp	r2, #1
 8011f7c:	4681      	mov	r9, r0
 8011f7e:	6123      	str	r3, [r4, #16]
 8011f80:	dc02      	bgt.n	8011f88 <_printf_float+0x150>
 8011f82:	6822      	ldr	r2, [r4, #0]
 8011f84:	07d2      	lsls	r2, r2, #31
 8011f86:	d501      	bpl.n	8011f8c <_printf_float+0x154>
 8011f88:	3301      	adds	r3, #1
 8011f8a:	6123      	str	r3, [r4, #16]
 8011f8c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8011f90:	2b00      	cmp	r3, #0
 8011f92:	d0a2      	beq.n	8011eda <_printf_float+0xa2>
 8011f94:	232d      	movs	r3, #45	@ 0x2d
 8011f96:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8011f9a:	e79e      	b.n	8011eda <_printf_float+0xa2>
 8011f9c:	9a06      	ldr	r2, [sp, #24]
 8011f9e:	2a47      	cmp	r2, #71	@ 0x47
 8011fa0:	d1c2      	bne.n	8011f28 <_printf_float+0xf0>
 8011fa2:	2b00      	cmp	r3, #0
 8011fa4:	d1c0      	bne.n	8011f28 <_printf_float+0xf0>
 8011fa6:	2301      	movs	r3, #1
 8011fa8:	e7bd      	b.n	8011f26 <_printf_float+0xee>
 8011faa:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8011fae:	d9db      	bls.n	8011f68 <_printf_float+0x130>
 8011fb0:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8011fb4:	d118      	bne.n	8011fe8 <_printf_float+0x1b0>
 8011fb6:	2900      	cmp	r1, #0
 8011fb8:	6863      	ldr	r3, [r4, #4]
 8011fba:	dd0b      	ble.n	8011fd4 <_printf_float+0x19c>
 8011fbc:	6121      	str	r1, [r4, #16]
 8011fbe:	b913      	cbnz	r3, 8011fc6 <_printf_float+0x18e>
 8011fc0:	6822      	ldr	r2, [r4, #0]
 8011fc2:	07d0      	lsls	r0, r2, #31
 8011fc4:	d502      	bpl.n	8011fcc <_printf_float+0x194>
 8011fc6:	3301      	adds	r3, #1
 8011fc8:	440b      	add	r3, r1
 8011fca:	6123      	str	r3, [r4, #16]
 8011fcc:	65a1      	str	r1, [r4, #88]	@ 0x58
 8011fce:	f04f 0900 	mov.w	r9, #0
 8011fd2:	e7db      	b.n	8011f8c <_printf_float+0x154>
 8011fd4:	b913      	cbnz	r3, 8011fdc <_printf_float+0x1a4>
 8011fd6:	6822      	ldr	r2, [r4, #0]
 8011fd8:	07d2      	lsls	r2, r2, #31
 8011fda:	d501      	bpl.n	8011fe0 <_printf_float+0x1a8>
 8011fdc:	3302      	adds	r3, #2
 8011fde:	e7f4      	b.n	8011fca <_printf_float+0x192>
 8011fe0:	2301      	movs	r3, #1
 8011fe2:	e7f2      	b.n	8011fca <_printf_float+0x192>
 8011fe4:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8011fe8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8011fea:	4299      	cmp	r1, r3
 8011fec:	db05      	blt.n	8011ffa <_printf_float+0x1c2>
 8011fee:	6823      	ldr	r3, [r4, #0]
 8011ff0:	6121      	str	r1, [r4, #16]
 8011ff2:	07d8      	lsls	r0, r3, #31
 8011ff4:	d5ea      	bpl.n	8011fcc <_printf_float+0x194>
 8011ff6:	1c4b      	adds	r3, r1, #1
 8011ff8:	e7e7      	b.n	8011fca <_printf_float+0x192>
 8011ffa:	2900      	cmp	r1, #0
 8011ffc:	bfd4      	ite	le
 8011ffe:	f1c1 0202 	rsble	r2, r1, #2
 8012002:	2201      	movgt	r2, #1
 8012004:	4413      	add	r3, r2
 8012006:	e7e0      	b.n	8011fca <_printf_float+0x192>
 8012008:	6823      	ldr	r3, [r4, #0]
 801200a:	055a      	lsls	r2, r3, #21
 801200c:	d407      	bmi.n	801201e <_printf_float+0x1e6>
 801200e:	6923      	ldr	r3, [r4, #16]
 8012010:	4642      	mov	r2, r8
 8012012:	4631      	mov	r1, r6
 8012014:	4628      	mov	r0, r5
 8012016:	47b8      	blx	r7
 8012018:	3001      	adds	r0, #1
 801201a:	d12b      	bne.n	8012074 <_printf_float+0x23c>
 801201c:	e767      	b.n	8011eee <_printf_float+0xb6>
 801201e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8012022:	f240 80dd 	bls.w	80121e0 <_printf_float+0x3a8>
 8012026:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 801202a:	2200      	movs	r2, #0
 801202c:	2300      	movs	r3, #0
 801202e:	f7ee fd73 	bl	8000b18 <__aeabi_dcmpeq>
 8012032:	2800      	cmp	r0, #0
 8012034:	d033      	beq.n	801209e <_printf_float+0x266>
 8012036:	4a37      	ldr	r2, [pc, #220]	@ (8012114 <_printf_float+0x2dc>)
 8012038:	2301      	movs	r3, #1
 801203a:	4631      	mov	r1, r6
 801203c:	4628      	mov	r0, r5
 801203e:	47b8      	blx	r7
 8012040:	3001      	adds	r0, #1
 8012042:	f43f af54 	beq.w	8011eee <_printf_float+0xb6>
 8012046:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 801204a:	4543      	cmp	r3, r8
 801204c:	db02      	blt.n	8012054 <_printf_float+0x21c>
 801204e:	6823      	ldr	r3, [r4, #0]
 8012050:	07d8      	lsls	r0, r3, #31
 8012052:	d50f      	bpl.n	8012074 <_printf_float+0x23c>
 8012054:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012058:	4631      	mov	r1, r6
 801205a:	4628      	mov	r0, r5
 801205c:	47b8      	blx	r7
 801205e:	3001      	adds	r0, #1
 8012060:	f43f af45 	beq.w	8011eee <_printf_float+0xb6>
 8012064:	f04f 0900 	mov.w	r9, #0
 8012068:	f108 38ff 	add.w	r8, r8, #4294967295
 801206c:	f104 0a1a 	add.w	sl, r4, #26
 8012070:	45c8      	cmp	r8, r9
 8012072:	dc09      	bgt.n	8012088 <_printf_float+0x250>
 8012074:	6823      	ldr	r3, [r4, #0]
 8012076:	079b      	lsls	r3, r3, #30
 8012078:	f100 8103 	bmi.w	8012282 <_printf_float+0x44a>
 801207c:	68e0      	ldr	r0, [r4, #12]
 801207e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8012080:	4298      	cmp	r0, r3
 8012082:	bfb8      	it	lt
 8012084:	4618      	movlt	r0, r3
 8012086:	e734      	b.n	8011ef2 <_printf_float+0xba>
 8012088:	2301      	movs	r3, #1
 801208a:	4652      	mov	r2, sl
 801208c:	4631      	mov	r1, r6
 801208e:	4628      	mov	r0, r5
 8012090:	47b8      	blx	r7
 8012092:	3001      	adds	r0, #1
 8012094:	f43f af2b 	beq.w	8011eee <_printf_float+0xb6>
 8012098:	f109 0901 	add.w	r9, r9, #1
 801209c:	e7e8      	b.n	8012070 <_printf_float+0x238>
 801209e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80120a0:	2b00      	cmp	r3, #0
 80120a2:	dc39      	bgt.n	8012118 <_printf_float+0x2e0>
 80120a4:	4a1b      	ldr	r2, [pc, #108]	@ (8012114 <_printf_float+0x2dc>)
 80120a6:	2301      	movs	r3, #1
 80120a8:	4631      	mov	r1, r6
 80120aa:	4628      	mov	r0, r5
 80120ac:	47b8      	blx	r7
 80120ae:	3001      	adds	r0, #1
 80120b0:	f43f af1d 	beq.w	8011eee <_printf_float+0xb6>
 80120b4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80120b8:	ea59 0303 	orrs.w	r3, r9, r3
 80120bc:	d102      	bne.n	80120c4 <_printf_float+0x28c>
 80120be:	6823      	ldr	r3, [r4, #0]
 80120c0:	07d9      	lsls	r1, r3, #31
 80120c2:	d5d7      	bpl.n	8012074 <_printf_float+0x23c>
 80120c4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80120c8:	4631      	mov	r1, r6
 80120ca:	4628      	mov	r0, r5
 80120cc:	47b8      	blx	r7
 80120ce:	3001      	adds	r0, #1
 80120d0:	f43f af0d 	beq.w	8011eee <_printf_float+0xb6>
 80120d4:	f04f 0a00 	mov.w	sl, #0
 80120d8:	f104 0b1a 	add.w	fp, r4, #26
 80120dc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80120de:	425b      	negs	r3, r3
 80120e0:	4553      	cmp	r3, sl
 80120e2:	dc01      	bgt.n	80120e8 <_printf_float+0x2b0>
 80120e4:	464b      	mov	r3, r9
 80120e6:	e793      	b.n	8012010 <_printf_float+0x1d8>
 80120e8:	2301      	movs	r3, #1
 80120ea:	465a      	mov	r2, fp
 80120ec:	4631      	mov	r1, r6
 80120ee:	4628      	mov	r0, r5
 80120f0:	47b8      	blx	r7
 80120f2:	3001      	adds	r0, #1
 80120f4:	f43f aefb 	beq.w	8011eee <_printf_float+0xb6>
 80120f8:	f10a 0a01 	add.w	sl, sl, #1
 80120fc:	e7ee      	b.n	80120dc <_printf_float+0x2a4>
 80120fe:	bf00      	nop
 8012100:	7fefffff 	.word	0x7fefffff
 8012104:	08016f98 	.word	0x08016f98
 8012108:	08016f94 	.word	0x08016f94
 801210c:	08016fa0 	.word	0x08016fa0
 8012110:	08016f9c 	.word	0x08016f9c
 8012114:	08016fa4 	.word	0x08016fa4
 8012118:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 801211a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 801211e:	4553      	cmp	r3, sl
 8012120:	bfa8      	it	ge
 8012122:	4653      	movge	r3, sl
 8012124:	2b00      	cmp	r3, #0
 8012126:	4699      	mov	r9, r3
 8012128:	dc36      	bgt.n	8012198 <_printf_float+0x360>
 801212a:	f04f 0b00 	mov.w	fp, #0
 801212e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8012132:	f104 021a 	add.w	r2, r4, #26
 8012136:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8012138:	9306      	str	r3, [sp, #24]
 801213a:	eba3 0309 	sub.w	r3, r3, r9
 801213e:	455b      	cmp	r3, fp
 8012140:	dc31      	bgt.n	80121a6 <_printf_float+0x36e>
 8012142:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012144:	459a      	cmp	sl, r3
 8012146:	dc3a      	bgt.n	80121be <_printf_float+0x386>
 8012148:	6823      	ldr	r3, [r4, #0]
 801214a:	07da      	lsls	r2, r3, #31
 801214c:	d437      	bmi.n	80121be <_printf_float+0x386>
 801214e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012150:	ebaa 0903 	sub.w	r9, sl, r3
 8012154:	9b06      	ldr	r3, [sp, #24]
 8012156:	ebaa 0303 	sub.w	r3, sl, r3
 801215a:	4599      	cmp	r9, r3
 801215c:	bfa8      	it	ge
 801215e:	4699      	movge	r9, r3
 8012160:	f1b9 0f00 	cmp.w	r9, #0
 8012164:	dc33      	bgt.n	80121ce <_printf_float+0x396>
 8012166:	f04f 0800 	mov.w	r8, #0
 801216a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801216e:	f104 0b1a 	add.w	fp, r4, #26
 8012172:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012174:	ebaa 0303 	sub.w	r3, sl, r3
 8012178:	eba3 0309 	sub.w	r3, r3, r9
 801217c:	4543      	cmp	r3, r8
 801217e:	f77f af79 	ble.w	8012074 <_printf_float+0x23c>
 8012182:	2301      	movs	r3, #1
 8012184:	465a      	mov	r2, fp
 8012186:	4631      	mov	r1, r6
 8012188:	4628      	mov	r0, r5
 801218a:	47b8      	blx	r7
 801218c:	3001      	adds	r0, #1
 801218e:	f43f aeae 	beq.w	8011eee <_printf_float+0xb6>
 8012192:	f108 0801 	add.w	r8, r8, #1
 8012196:	e7ec      	b.n	8012172 <_printf_float+0x33a>
 8012198:	4642      	mov	r2, r8
 801219a:	4631      	mov	r1, r6
 801219c:	4628      	mov	r0, r5
 801219e:	47b8      	blx	r7
 80121a0:	3001      	adds	r0, #1
 80121a2:	d1c2      	bne.n	801212a <_printf_float+0x2f2>
 80121a4:	e6a3      	b.n	8011eee <_printf_float+0xb6>
 80121a6:	2301      	movs	r3, #1
 80121a8:	4631      	mov	r1, r6
 80121aa:	4628      	mov	r0, r5
 80121ac:	9206      	str	r2, [sp, #24]
 80121ae:	47b8      	blx	r7
 80121b0:	3001      	adds	r0, #1
 80121b2:	f43f ae9c 	beq.w	8011eee <_printf_float+0xb6>
 80121b6:	9a06      	ldr	r2, [sp, #24]
 80121b8:	f10b 0b01 	add.w	fp, fp, #1
 80121bc:	e7bb      	b.n	8012136 <_printf_float+0x2fe>
 80121be:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80121c2:	4631      	mov	r1, r6
 80121c4:	4628      	mov	r0, r5
 80121c6:	47b8      	blx	r7
 80121c8:	3001      	adds	r0, #1
 80121ca:	d1c0      	bne.n	801214e <_printf_float+0x316>
 80121cc:	e68f      	b.n	8011eee <_printf_float+0xb6>
 80121ce:	9a06      	ldr	r2, [sp, #24]
 80121d0:	464b      	mov	r3, r9
 80121d2:	4442      	add	r2, r8
 80121d4:	4631      	mov	r1, r6
 80121d6:	4628      	mov	r0, r5
 80121d8:	47b8      	blx	r7
 80121da:	3001      	adds	r0, #1
 80121dc:	d1c3      	bne.n	8012166 <_printf_float+0x32e>
 80121de:	e686      	b.n	8011eee <_printf_float+0xb6>
 80121e0:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80121e4:	f1ba 0f01 	cmp.w	sl, #1
 80121e8:	dc01      	bgt.n	80121ee <_printf_float+0x3b6>
 80121ea:	07db      	lsls	r3, r3, #31
 80121ec:	d536      	bpl.n	801225c <_printf_float+0x424>
 80121ee:	2301      	movs	r3, #1
 80121f0:	4642      	mov	r2, r8
 80121f2:	4631      	mov	r1, r6
 80121f4:	4628      	mov	r0, r5
 80121f6:	47b8      	blx	r7
 80121f8:	3001      	adds	r0, #1
 80121fa:	f43f ae78 	beq.w	8011eee <_printf_float+0xb6>
 80121fe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012202:	4631      	mov	r1, r6
 8012204:	4628      	mov	r0, r5
 8012206:	47b8      	blx	r7
 8012208:	3001      	adds	r0, #1
 801220a:	f43f ae70 	beq.w	8011eee <_printf_float+0xb6>
 801220e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8012212:	2200      	movs	r2, #0
 8012214:	2300      	movs	r3, #0
 8012216:	f10a 3aff 	add.w	sl, sl, #4294967295
 801221a:	f7ee fc7d 	bl	8000b18 <__aeabi_dcmpeq>
 801221e:	b9c0      	cbnz	r0, 8012252 <_printf_float+0x41a>
 8012220:	4653      	mov	r3, sl
 8012222:	f108 0201 	add.w	r2, r8, #1
 8012226:	4631      	mov	r1, r6
 8012228:	4628      	mov	r0, r5
 801222a:	47b8      	blx	r7
 801222c:	3001      	adds	r0, #1
 801222e:	d10c      	bne.n	801224a <_printf_float+0x412>
 8012230:	e65d      	b.n	8011eee <_printf_float+0xb6>
 8012232:	2301      	movs	r3, #1
 8012234:	465a      	mov	r2, fp
 8012236:	4631      	mov	r1, r6
 8012238:	4628      	mov	r0, r5
 801223a:	47b8      	blx	r7
 801223c:	3001      	adds	r0, #1
 801223e:	f43f ae56 	beq.w	8011eee <_printf_float+0xb6>
 8012242:	f108 0801 	add.w	r8, r8, #1
 8012246:	45d0      	cmp	r8, sl
 8012248:	dbf3      	blt.n	8012232 <_printf_float+0x3fa>
 801224a:	464b      	mov	r3, r9
 801224c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8012250:	e6df      	b.n	8012012 <_printf_float+0x1da>
 8012252:	f04f 0800 	mov.w	r8, #0
 8012256:	f104 0b1a 	add.w	fp, r4, #26
 801225a:	e7f4      	b.n	8012246 <_printf_float+0x40e>
 801225c:	2301      	movs	r3, #1
 801225e:	4642      	mov	r2, r8
 8012260:	e7e1      	b.n	8012226 <_printf_float+0x3ee>
 8012262:	2301      	movs	r3, #1
 8012264:	464a      	mov	r2, r9
 8012266:	4631      	mov	r1, r6
 8012268:	4628      	mov	r0, r5
 801226a:	47b8      	blx	r7
 801226c:	3001      	adds	r0, #1
 801226e:	f43f ae3e 	beq.w	8011eee <_printf_float+0xb6>
 8012272:	f108 0801 	add.w	r8, r8, #1
 8012276:	68e3      	ldr	r3, [r4, #12]
 8012278:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801227a:	1a5b      	subs	r3, r3, r1
 801227c:	4543      	cmp	r3, r8
 801227e:	dcf0      	bgt.n	8012262 <_printf_float+0x42a>
 8012280:	e6fc      	b.n	801207c <_printf_float+0x244>
 8012282:	f04f 0800 	mov.w	r8, #0
 8012286:	f104 0919 	add.w	r9, r4, #25
 801228a:	e7f4      	b.n	8012276 <_printf_float+0x43e>

0801228c <_printf_common>:
 801228c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012290:	4616      	mov	r6, r2
 8012292:	4698      	mov	r8, r3
 8012294:	688a      	ldr	r2, [r1, #8]
 8012296:	690b      	ldr	r3, [r1, #16]
 8012298:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801229c:	4293      	cmp	r3, r2
 801229e:	bfb8      	it	lt
 80122a0:	4613      	movlt	r3, r2
 80122a2:	6033      	str	r3, [r6, #0]
 80122a4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80122a8:	4607      	mov	r7, r0
 80122aa:	460c      	mov	r4, r1
 80122ac:	b10a      	cbz	r2, 80122b2 <_printf_common+0x26>
 80122ae:	3301      	adds	r3, #1
 80122b0:	6033      	str	r3, [r6, #0]
 80122b2:	6823      	ldr	r3, [r4, #0]
 80122b4:	0699      	lsls	r1, r3, #26
 80122b6:	bf42      	ittt	mi
 80122b8:	6833      	ldrmi	r3, [r6, #0]
 80122ba:	3302      	addmi	r3, #2
 80122bc:	6033      	strmi	r3, [r6, #0]
 80122be:	6825      	ldr	r5, [r4, #0]
 80122c0:	f015 0506 	ands.w	r5, r5, #6
 80122c4:	d106      	bne.n	80122d4 <_printf_common+0x48>
 80122c6:	f104 0a19 	add.w	sl, r4, #25
 80122ca:	68e3      	ldr	r3, [r4, #12]
 80122cc:	6832      	ldr	r2, [r6, #0]
 80122ce:	1a9b      	subs	r3, r3, r2
 80122d0:	42ab      	cmp	r3, r5
 80122d2:	dc26      	bgt.n	8012322 <_printf_common+0x96>
 80122d4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80122d8:	6822      	ldr	r2, [r4, #0]
 80122da:	3b00      	subs	r3, #0
 80122dc:	bf18      	it	ne
 80122de:	2301      	movne	r3, #1
 80122e0:	0692      	lsls	r2, r2, #26
 80122e2:	d42b      	bmi.n	801233c <_printf_common+0xb0>
 80122e4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80122e8:	4641      	mov	r1, r8
 80122ea:	4638      	mov	r0, r7
 80122ec:	47c8      	blx	r9
 80122ee:	3001      	adds	r0, #1
 80122f0:	d01e      	beq.n	8012330 <_printf_common+0xa4>
 80122f2:	6823      	ldr	r3, [r4, #0]
 80122f4:	6922      	ldr	r2, [r4, #16]
 80122f6:	f003 0306 	and.w	r3, r3, #6
 80122fa:	2b04      	cmp	r3, #4
 80122fc:	bf02      	ittt	eq
 80122fe:	68e5      	ldreq	r5, [r4, #12]
 8012300:	6833      	ldreq	r3, [r6, #0]
 8012302:	1aed      	subeq	r5, r5, r3
 8012304:	68a3      	ldr	r3, [r4, #8]
 8012306:	bf0c      	ite	eq
 8012308:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801230c:	2500      	movne	r5, #0
 801230e:	4293      	cmp	r3, r2
 8012310:	bfc4      	itt	gt
 8012312:	1a9b      	subgt	r3, r3, r2
 8012314:	18ed      	addgt	r5, r5, r3
 8012316:	2600      	movs	r6, #0
 8012318:	341a      	adds	r4, #26
 801231a:	42b5      	cmp	r5, r6
 801231c:	d11a      	bne.n	8012354 <_printf_common+0xc8>
 801231e:	2000      	movs	r0, #0
 8012320:	e008      	b.n	8012334 <_printf_common+0xa8>
 8012322:	2301      	movs	r3, #1
 8012324:	4652      	mov	r2, sl
 8012326:	4641      	mov	r1, r8
 8012328:	4638      	mov	r0, r7
 801232a:	47c8      	blx	r9
 801232c:	3001      	adds	r0, #1
 801232e:	d103      	bne.n	8012338 <_printf_common+0xac>
 8012330:	f04f 30ff 	mov.w	r0, #4294967295
 8012334:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012338:	3501      	adds	r5, #1
 801233a:	e7c6      	b.n	80122ca <_printf_common+0x3e>
 801233c:	18e1      	adds	r1, r4, r3
 801233e:	1c5a      	adds	r2, r3, #1
 8012340:	2030      	movs	r0, #48	@ 0x30
 8012342:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8012346:	4422      	add	r2, r4
 8012348:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 801234c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8012350:	3302      	adds	r3, #2
 8012352:	e7c7      	b.n	80122e4 <_printf_common+0x58>
 8012354:	2301      	movs	r3, #1
 8012356:	4622      	mov	r2, r4
 8012358:	4641      	mov	r1, r8
 801235a:	4638      	mov	r0, r7
 801235c:	47c8      	blx	r9
 801235e:	3001      	adds	r0, #1
 8012360:	d0e6      	beq.n	8012330 <_printf_common+0xa4>
 8012362:	3601      	adds	r6, #1
 8012364:	e7d9      	b.n	801231a <_printf_common+0x8e>
	...

08012368 <_printf_i>:
 8012368:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801236c:	7e0f      	ldrb	r7, [r1, #24]
 801236e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8012370:	2f78      	cmp	r7, #120	@ 0x78
 8012372:	4691      	mov	r9, r2
 8012374:	4680      	mov	r8, r0
 8012376:	460c      	mov	r4, r1
 8012378:	469a      	mov	sl, r3
 801237a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801237e:	d807      	bhi.n	8012390 <_printf_i+0x28>
 8012380:	2f62      	cmp	r7, #98	@ 0x62
 8012382:	d80a      	bhi.n	801239a <_printf_i+0x32>
 8012384:	2f00      	cmp	r7, #0
 8012386:	f000 80d1 	beq.w	801252c <_printf_i+0x1c4>
 801238a:	2f58      	cmp	r7, #88	@ 0x58
 801238c:	f000 80b8 	beq.w	8012500 <_printf_i+0x198>
 8012390:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8012394:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8012398:	e03a      	b.n	8012410 <_printf_i+0xa8>
 801239a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801239e:	2b15      	cmp	r3, #21
 80123a0:	d8f6      	bhi.n	8012390 <_printf_i+0x28>
 80123a2:	a101      	add	r1, pc, #4	@ (adr r1, 80123a8 <_printf_i+0x40>)
 80123a4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80123a8:	08012401 	.word	0x08012401
 80123ac:	08012415 	.word	0x08012415
 80123b0:	08012391 	.word	0x08012391
 80123b4:	08012391 	.word	0x08012391
 80123b8:	08012391 	.word	0x08012391
 80123bc:	08012391 	.word	0x08012391
 80123c0:	08012415 	.word	0x08012415
 80123c4:	08012391 	.word	0x08012391
 80123c8:	08012391 	.word	0x08012391
 80123cc:	08012391 	.word	0x08012391
 80123d0:	08012391 	.word	0x08012391
 80123d4:	08012513 	.word	0x08012513
 80123d8:	0801243f 	.word	0x0801243f
 80123dc:	080124cd 	.word	0x080124cd
 80123e0:	08012391 	.word	0x08012391
 80123e4:	08012391 	.word	0x08012391
 80123e8:	08012535 	.word	0x08012535
 80123ec:	08012391 	.word	0x08012391
 80123f0:	0801243f 	.word	0x0801243f
 80123f4:	08012391 	.word	0x08012391
 80123f8:	08012391 	.word	0x08012391
 80123fc:	080124d5 	.word	0x080124d5
 8012400:	6833      	ldr	r3, [r6, #0]
 8012402:	1d1a      	adds	r2, r3, #4
 8012404:	681b      	ldr	r3, [r3, #0]
 8012406:	6032      	str	r2, [r6, #0]
 8012408:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801240c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8012410:	2301      	movs	r3, #1
 8012412:	e09c      	b.n	801254e <_printf_i+0x1e6>
 8012414:	6833      	ldr	r3, [r6, #0]
 8012416:	6820      	ldr	r0, [r4, #0]
 8012418:	1d19      	adds	r1, r3, #4
 801241a:	6031      	str	r1, [r6, #0]
 801241c:	0606      	lsls	r6, r0, #24
 801241e:	d501      	bpl.n	8012424 <_printf_i+0xbc>
 8012420:	681d      	ldr	r5, [r3, #0]
 8012422:	e003      	b.n	801242c <_printf_i+0xc4>
 8012424:	0645      	lsls	r5, r0, #25
 8012426:	d5fb      	bpl.n	8012420 <_printf_i+0xb8>
 8012428:	f9b3 5000 	ldrsh.w	r5, [r3]
 801242c:	2d00      	cmp	r5, #0
 801242e:	da03      	bge.n	8012438 <_printf_i+0xd0>
 8012430:	232d      	movs	r3, #45	@ 0x2d
 8012432:	426d      	negs	r5, r5
 8012434:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8012438:	4858      	ldr	r0, [pc, #352]	@ (801259c <_printf_i+0x234>)
 801243a:	230a      	movs	r3, #10
 801243c:	e011      	b.n	8012462 <_printf_i+0xfa>
 801243e:	6821      	ldr	r1, [r4, #0]
 8012440:	6833      	ldr	r3, [r6, #0]
 8012442:	0608      	lsls	r0, r1, #24
 8012444:	f853 5b04 	ldr.w	r5, [r3], #4
 8012448:	d402      	bmi.n	8012450 <_printf_i+0xe8>
 801244a:	0649      	lsls	r1, r1, #25
 801244c:	bf48      	it	mi
 801244e:	b2ad      	uxthmi	r5, r5
 8012450:	2f6f      	cmp	r7, #111	@ 0x6f
 8012452:	4852      	ldr	r0, [pc, #328]	@ (801259c <_printf_i+0x234>)
 8012454:	6033      	str	r3, [r6, #0]
 8012456:	bf14      	ite	ne
 8012458:	230a      	movne	r3, #10
 801245a:	2308      	moveq	r3, #8
 801245c:	2100      	movs	r1, #0
 801245e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8012462:	6866      	ldr	r6, [r4, #4]
 8012464:	60a6      	str	r6, [r4, #8]
 8012466:	2e00      	cmp	r6, #0
 8012468:	db05      	blt.n	8012476 <_printf_i+0x10e>
 801246a:	6821      	ldr	r1, [r4, #0]
 801246c:	432e      	orrs	r6, r5
 801246e:	f021 0104 	bic.w	r1, r1, #4
 8012472:	6021      	str	r1, [r4, #0]
 8012474:	d04b      	beq.n	801250e <_printf_i+0x1a6>
 8012476:	4616      	mov	r6, r2
 8012478:	fbb5 f1f3 	udiv	r1, r5, r3
 801247c:	fb03 5711 	mls	r7, r3, r1, r5
 8012480:	5dc7      	ldrb	r7, [r0, r7]
 8012482:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8012486:	462f      	mov	r7, r5
 8012488:	42bb      	cmp	r3, r7
 801248a:	460d      	mov	r5, r1
 801248c:	d9f4      	bls.n	8012478 <_printf_i+0x110>
 801248e:	2b08      	cmp	r3, #8
 8012490:	d10b      	bne.n	80124aa <_printf_i+0x142>
 8012492:	6823      	ldr	r3, [r4, #0]
 8012494:	07df      	lsls	r7, r3, #31
 8012496:	d508      	bpl.n	80124aa <_printf_i+0x142>
 8012498:	6923      	ldr	r3, [r4, #16]
 801249a:	6861      	ldr	r1, [r4, #4]
 801249c:	4299      	cmp	r1, r3
 801249e:	bfde      	ittt	le
 80124a0:	2330      	movle	r3, #48	@ 0x30
 80124a2:	f806 3c01 	strble.w	r3, [r6, #-1]
 80124a6:	f106 36ff 	addle.w	r6, r6, #4294967295
 80124aa:	1b92      	subs	r2, r2, r6
 80124ac:	6122      	str	r2, [r4, #16]
 80124ae:	f8cd a000 	str.w	sl, [sp]
 80124b2:	464b      	mov	r3, r9
 80124b4:	aa03      	add	r2, sp, #12
 80124b6:	4621      	mov	r1, r4
 80124b8:	4640      	mov	r0, r8
 80124ba:	f7ff fee7 	bl	801228c <_printf_common>
 80124be:	3001      	adds	r0, #1
 80124c0:	d14a      	bne.n	8012558 <_printf_i+0x1f0>
 80124c2:	f04f 30ff 	mov.w	r0, #4294967295
 80124c6:	b004      	add	sp, #16
 80124c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80124cc:	6823      	ldr	r3, [r4, #0]
 80124ce:	f043 0320 	orr.w	r3, r3, #32
 80124d2:	6023      	str	r3, [r4, #0]
 80124d4:	4832      	ldr	r0, [pc, #200]	@ (80125a0 <_printf_i+0x238>)
 80124d6:	2778      	movs	r7, #120	@ 0x78
 80124d8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80124dc:	6823      	ldr	r3, [r4, #0]
 80124de:	6831      	ldr	r1, [r6, #0]
 80124e0:	061f      	lsls	r7, r3, #24
 80124e2:	f851 5b04 	ldr.w	r5, [r1], #4
 80124e6:	d402      	bmi.n	80124ee <_printf_i+0x186>
 80124e8:	065f      	lsls	r7, r3, #25
 80124ea:	bf48      	it	mi
 80124ec:	b2ad      	uxthmi	r5, r5
 80124ee:	6031      	str	r1, [r6, #0]
 80124f0:	07d9      	lsls	r1, r3, #31
 80124f2:	bf44      	itt	mi
 80124f4:	f043 0320 	orrmi.w	r3, r3, #32
 80124f8:	6023      	strmi	r3, [r4, #0]
 80124fa:	b11d      	cbz	r5, 8012504 <_printf_i+0x19c>
 80124fc:	2310      	movs	r3, #16
 80124fe:	e7ad      	b.n	801245c <_printf_i+0xf4>
 8012500:	4826      	ldr	r0, [pc, #152]	@ (801259c <_printf_i+0x234>)
 8012502:	e7e9      	b.n	80124d8 <_printf_i+0x170>
 8012504:	6823      	ldr	r3, [r4, #0]
 8012506:	f023 0320 	bic.w	r3, r3, #32
 801250a:	6023      	str	r3, [r4, #0]
 801250c:	e7f6      	b.n	80124fc <_printf_i+0x194>
 801250e:	4616      	mov	r6, r2
 8012510:	e7bd      	b.n	801248e <_printf_i+0x126>
 8012512:	6833      	ldr	r3, [r6, #0]
 8012514:	6825      	ldr	r5, [r4, #0]
 8012516:	6961      	ldr	r1, [r4, #20]
 8012518:	1d18      	adds	r0, r3, #4
 801251a:	6030      	str	r0, [r6, #0]
 801251c:	062e      	lsls	r6, r5, #24
 801251e:	681b      	ldr	r3, [r3, #0]
 8012520:	d501      	bpl.n	8012526 <_printf_i+0x1be>
 8012522:	6019      	str	r1, [r3, #0]
 8012524:	e002      	b.n	801252c <_printf_i+0x1c4>
 8012526:	0668      	lsls	r0, r5, #25
 8012528:	d5fb      	bpl.n	8012522 <_printf_i+0x1ba>
 801252a:	8019      	strh	r1, [r3, #0]
 801252c:	2300      	movs	r3, #0
 801252e:	6123      	str	r3, [r4, #16]
 8012530:	4616      	mov	r6, r2
 8012532:	e7bc      	b.n	80124ae <_printf_i+0x146>
 8012534:	6833      	ldr	r3, [r6, #0]
 8012536:	1d1a      	adds	r2, r3, #4
 8012538:	6032      	str	r2, [r6, #0]
 801253a:	681e      	ldr	r6, [r3, #0]
 801253c:	6862      	ldr	r2, [r4, #4]
 801253e:	2100      	movs	r1, #0
 8012540:	4630      	mov	r0, r6
 8012542:	f7ed fe6d 	bl	8000220 <memchr>
 8012546:	b108      	cbz	r0, 801254c <_printf_i+0x1e4>
 8012548:	1b80      	subs	r0, r0, r6
 801254a:	6060      	str	r0, [r4, #4]
 801254c:	6863      	ldr	r3, [r4, #4]
 801254e:	6123      	str	r3, [r4, #16]
 8012550:	2300      	movs	r3, #0
 8012552:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8012556:	e7aa      	b.n	80124ae <_printf_i+0x146>
 8012558:	6923      	ldr	r3, [r4, #16]
 801255a:	4632      	mov	r2, r6
 801255c:	4649      	mov	r1, r9
 801255e:	4640      	mov	r0, r8
 8012560:	47d0      	blx	sl
 8012562:	3001      	adds	r0, #1
 8012564:	d0ad      	beq.n	80124c2 <_printf_i+0x15a>
 8012566:	6823      	ldr	r3, [r4, #0]
 8012568:	079b      	lsls	r3, r3, #30
 801256a:	d413      	bmi.n	8012594 <_printf_i+0x22c>
 801256c:	68e0      	ldr	r0, [r4, #12]
 801256e:	9b03      	ldr	r3, [sp, #12]
 8012570:	4298      	cmp	r0, r3
 8012572:	bfb8      	it	lt
 8012574:	4618      	movlt	r0, r3
 8012576:	e7a6      	b.n	80124c6 <_printf_i+0x15e>
 8012578:	2301      	movs	r3, #1
 801257a:	4632      	mov	r2, r6
 801257c:	4649      	mov	r1, r9
 801257e:	4640      	mov	r0, r8
 8012580:	47d0      	blx	sl
 8012582:	3001      	adds	r0, #1
 8012584:	d09d      	beq.n	80124c2 <_printf_i+0x15a>
 8012586:	3501      	adds	r5, #1
 8012588:	68e3      	ldr	r3, [r4, #12]
 801258a:	9903      	ldr	r1, [sp, #12]
 801258c:	1a5b      	subs	r3, r3, r1
 801258e:	42ab      	cmp	r3, r5
 8012590:	dcf2      	bgt.n	8012578 <_printf_i+0x210>
 8012592:	e7eb      	b.n	801256c <_printf_i+0x204>
 8012594:	2500      	movs	r5, #0
 8012596:	f104 0619 	add.w	r6, r4, #25
 801259a:	e7f5      	b.n	8012588 <_printf_i+0x220>
 801259c:	08016fa6 	.word	0x08016fa6
 80125a0:	08016fb7 	.word	0x08016fb7

080125a4 <_scanf_float>:
 80125a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80125a8:	b087      	sub	sp, #28
 80125aa:	4691      	mov	r9, r2
 80125ac:	9303      	str	r3, [sp, #12]
 80125ae:	688b      	ldr	r3, [r1, #8]
 80125b0:	1e5a      	subs	r2, r3, #1
 80125b2:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 80125b6:	bf81      	itttt	hi
 80125b8:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 80125bc:	eb03 0b05 	addhi.w	fp, r3, r5
 80125c0:	f240 135d 	movwhi	r3, #349	@ 0x15d
 80125c4:	608b      	strhi	r3, [r1, #8]
 80125c6:	680b      	ldr	r3, [r1, #0]
 80125c8:	460a      	mov	r2, r1
 80125ca:	f04f 0500 	mov.w	r5, #0
 80125ce:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 80125d2:	f842 3b1c 	str.w	r3, [r2], #28
 80125d6:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80125da:	4680      	mov	r8, r0
 80125dc:	460c      	mov	r4, r1
 80125de:	bf98      	it	ls
 80125e0:	f04f 0b00 	movls.w	fp, #0
 80125e4:	9201      	str	r2, [sp, #4]
 80125e6:	4616      	mov	r6, r2
 80125e8:	46aa      	mov	sl, r5
 80125ea:	462f      	mov	r7, r5
 80125ec:	9502      	str	r5, [sp, #8]
 80125ee:	68a2      	ldr	r2, [r4, #8]
 80125f0:	b15a      	cbz	r2, 801260a <_scanf_float+0x66>
 80125f2:	f8d9 3000 	ldr.w	r3, [r9]
 80125f6:	781b      	ldrb	r3, [r3, #0]
 80125f8:	2b4e      	cmp	r3, #78	@ 0x4e
 80125fa:	d863      	bhi.n	80126c4 <_scanf_float+0x120>
 80125fc:	2b40      	cmp	r3, #64	@ 0x40
 80125fe:	d83b      	bhi.n	8012678 <_scanf_float+0xd4>
 8012600:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8012604:	b2c8      	uxtb	r0, r1
 8012606:	280e      	cmp	r0, #14
 8012608:	d939      	bls.n	801267e <_scanf_float+0xda>
 801260a:	b11f      	cbz	r7, 8012614 <_scanf_float+0x70>
 801260c:	6823      	ldr	r3, [r4, #0]
 801260e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8012612:	6023      	str	r3, [r4, #0]
 8012614:	f10a 3aff 	add.w	sl, sl, #4294967295
 8012618:	f1ba 0f01 	cmp.w	sl, #1
 801261c:	f200 8114 	bhi.w	8012848 <_scanf_float+0x2a4>
 8012620:	9b01      	ldr	r3, [sp, #4]
 8012622:	429e      	cmp	r6, r3
 8012624:	f200 8105 	bhi.w	8012832 <_scanf_float+0x28e>
 8012628:	2001      	movs	r0, #1
 801262a:	b007      	add	sp, #28
 801262c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012630:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8012634:	2a0d      	cmp	r2, #13
 8012636:	d8e8      	bhi.n	801260a <_scanf_float+0x66>
 8012638:	a101      	add	r1, pc, #4	@ (adr r1, 8012640 <_scanf_float+0x9c>)
 801263a:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 801263e:	bf00      	nop
 8012640:	08012789 	.word	0x08012789
 8012644:	0801260b 	.word	0x0801260b
 8012648:	0801260b 	.word	0x0801260b
 801264c:	0801260b 	.word	0x0801260b
 8012650:	080127e5 	.word	0x080127e5
 8012654:	080127bf 	.word	0x080127bf
 8012658:	0801260b 	.word	0x0801260b
 801265c:	0801260b 	.word	0x0801260b
 8012660:	08012797 	.word	0x08012797
 8012664:	0801260b 	.word	0x0801260b
 8012668:	0801260b 	.word	0x0801260b
 801266c:	0801260b 	.word	0x0801260b
 8012670:	0801260b 	.word	0x0801260b
 8012674:	08012753 	.word	0x08012753
 8012678:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 801267c:	e7da      	b.n	8012634 <_scanf_float+0x90>
 801267e:	290e      	cmp	r1, #14
 8012680:	d8c3      	bhi.n	801260a <_scanf_float+0x66>
 8012682:	a001      	add	r0, pc, #4	@ (adr r0, 8012688 <_scanf_float+0xe4>)
 8012684:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8012688:	08012743 	.word	0x08012743
 801268c:	0801260b 	.word	0x0801260b
 8012690:	08012743 	.word	0x08012743
 8012694:	080127d3 	.word	0x080127d3
 8012698:	0801260b 	.word	0x0801260b
 801269c:	080126e5 	.word	0x080126e5
 80126a0:	08012729 	.word	0x08012729
 80126a4:	08012729 	.word	0x08012729
 80126a8:	08012729 	.word	0x08012729
 80126ac:	08012729 	.word	0x08012729
 80126b0:	08012729 	.word	0x08012729
 80126b4:	08012729 	.word	0x08012729
 80126b8:	08012729 	.word	0x08012729
 80126bc:	08012729 	.word	0x08012729
 80126c0:	08012729 	.word	0x08012729
 80126c4:	2b6e      	cmp	r3, #110	@ 0x6e
 80126c6:	d809      	bhi.n	80126dc <_scanf_float+0x138>
 80126c8:	2b60      	cmp	r3, #96	@ 0x60
 80126ca:	d8b1      	bhi.n	8012630 <_scanf_float+0x8c>
 80126cc:	2b54      	cmp	r3, #84	@ 0x54
 80126ce:	d07b      	beq.n	80127c8 <_scanf_float+0x224>
 80126d0:	2b59      	cmp	r3, #89	@ 0x59
 80126d2:	d19a      	bne.n	801260a <_scanf_float+0x66>
 80126d4:	2d07      	cmp	r5, #7
 80126d6:	d198      	bne.n	801260a <_scanf_float+0x66>
 80126d8:	2508      	movs	r5, #8
 80126da:	e02f      	b.n	801273c <_scanf_float+0x198>
 80126dc:	2b74      	cmp	r3, #116	@ 0x74
 80126de:	d073      	beq.n	80127c8 <_scanf_float+0x224>
 80126e0:	2b79      	cmp	r3, #121	@ 0x79
 80126e2:	e7f6      	b.n	80126d2 <_scanf_float+0x12e>
 80126e4:	6821      	ldr	r1, [r4, #0]
 80126e6:	05c8      	lsls	r0, r1, #23
 80126e8:	d51e      	bpl.n	8012728 <_scanf_float+0x184>
 80126ea:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 80126ee:	6021      	str	r1, [r4, #0]
 80126f0:	3701      	adds	r7, #1
 80126f2:	f1bb 0f00 	cmp.w	fp, #0
 80126f6:	d003      	beq.n	8012700 <_scanf_float+0x15c>
 80126f8:	3201      	adds	r2, #1
 80126fa:	f10b 3bff 	add.w	fp, fp, #4294967295
 80126fe:	60a2      	str	r2, [r4, #8]
 8012700:	68a3      	ldr	r3, [r4, #8]
 8012702:	3b01      	subs	r3, #1
 8012704:	60a3      	str	r3, [r4, #8]
 8012706:	6923      	ldr	r3, [r4, #16]
 8012708:	3301      	adds	r3, #1
 801270a:	6123      	str	r3, [r4, #16]
 801270c:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8012710:	3b01      	subs	r3, #1
 8012712:	2b00      	cmp	r3, #0
 8012714:	f8c9 3004 	str.w	r3, [r9, #4]
 8012718:	f340 8082 	ble.w	8012820 <_scanf_float+0x27c>
 801271c:	f8d9 3000 	ldr.w	r3, [r9]
 8012720:	3301      	adds	r3, #1
 8012722:	f8c9 3000 	str.w	r3, [r9]
 8012726:	e762      	b.n	80125ee <_scanf_float+0x4a>
 8012728:	eb1a 0105 	adds.w	r1, sl, r5
 801272c:	f47f af6d 	bne.w	801260a <_scanf_float+0x66>
 8012730:	6822      	ldr	r2, [r4, #0]
 8012732:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8012736:	6022      	str	r2, [r4, #0]
 8012738:	460d      	mov	r5, r1
 801273a:	468a      	mov	sl, r1
 801273c:	f806 3b01 	strb.w	r3, [r6], #1
 8012740:	e7de      	b.n	8012700 <_scanf_float+0x15c>
 8012742:	6822      	ldr	r2, [r4, #0]
 8012744:	0610      	lsls	r0, r2, #24
 8012746:	f57f af60 	bpl.w	801260a <_scanf_float+0x66>
 801274a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 801274e:	6022      	str	r2, [r4, #0]
 8012750:	e7f4      	b.n	801273c <_scanf_float+0x198>
 8012752:	f1ba 0f00 	cmp.w	sl, #0
 8012756:	d10c      	bne.n	8012772 <_scanf_float+0x1ce>
 8012758:	b977      	cbnz	r7, 8012778 <_scanf_float+0x1d4>
 801275a:	6822      	ldr	r2, [r4, #0]
 801275c:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8012760:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8012764:	d108      	bne.n	8012778 <_scanf_float+0x1d4>
 8012766:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 801276a:	6022      	str	r2, [r4, #0]
 801276c:	f04f 0a01 	mov.w	sl, #1
 8012770:	e7e4      	b.n	801273c <_scanf_float+0x198>
 8012772:	f1ba 0f02 	cmp.w	sl, #2
 8012776:	d050      	beq.n	801281a <_scanf_float+0x276>
 8012778:	2d01      	cmp	r5, #1
 801277a:	d002      	beq.n	8012782 <_scanf_float+0x1de>
 801277c:	2d04      	cmp	r5, #4
 801277e:	f47f af44 	bne.w	801260a <_scanf_float+0x66>
 8012782:	3501      	adds	r5, #1
 8012784:	b2ed      	uxtb	r5, r5
 8012786:	e7d9      	b.n	801273c <_scanf_float+0x198>
 8012788:	f1ba 0f01 	cmp.w	sl, #1
 801278c:	f47f af3d 	bne.w	801260a <_scanf_float+0x66>
 8012790:	f04f 0a02 	mov.w	sl, #2
 8012794:	e7d2      	b.n	801273c <_scanf_float+0x198>
 8012796:	b975      	cbnz	r5, 80127b6 <_scanf_float+0x212>
 8012798:	2f00      	cmp	r7, #0
 801279a:	f47f af37 	bne.w	801260c <_scanf_float+0x68>
 801279e:	6822      	ldr	r2, [r4, #0]
 80127a0:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80127a4:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80127a8:	f040 8103 	bne.w	80129b2 <_scanf_float+0x40e>
 80127ac:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80127b0:	6022      	str	r2, [r4, #0]
 80127b2:	2501      	movs	r5, #1
 80127b4:	e7c2      	b.n	801273c <_scanf_float+0x198>
 80127b6:	2d03      	cmp	r5, #3
 80127b8:	d0e3      	beq.n	8012782 <_scanf_float+0x1de>
 80127ba:	2d05      	cmp	r5, #5
 80127bc:	e7df      	b.n	801277e <_scanf_float+0x1da>
 80127be:	2d02      	cmp	r5, #2
 80127c0:	f47f af23 	bne.w	801260a <_scanf_float+0x66>
 80127c4:	2503      	movs	r5, #3
 80127c6:	e7b9      	b.n	801273c <_scanf_float+0x198>
 80127c8:	2d06      	cmp	r5, #6
 80127ca:	f47f af1e 	bne.w	801260a <_scanf_float+0x66>
 80127ce:	2507      	movs	r5, #7
 80127d0:	e7b4      	b.n	801273c <_scanf_float+0x198>
 80127d2:	6822      	ldr	r2, [r4, #0]
 80127d4:	0591      	lsls	r1, r2, #22
 80127d6:	f57f af18 	bpl.w	801260a <_scanf_float+0x66>
 80127da:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 80127de:	6022      	str	r2, [r4, #0]
 80127e0:	9702      	str	r7, [sp, #8]
 80127e2:	e7ab      	b.n	801273c <_scanf_float+0x198>
 80127e4:	6822      	ldr	r2, [r4, #0]
 80127e6:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 80127ea:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 80127ee:	d005      	beq.n	80127fc <_scanf_float+0x258>
 80127f0:	0550      	lsls	r0, r2, #21
 80127f2:	f57f af0a 	bpl.w	801260a <_scanf_float+0x66>
 80127f6:	2f00      	cmp	r7, #0
 80127f8:	f000 80db 	beq.w	80129b2 <_scanf_float+0x40e>
 80127fc:	0591      	lsls	r1, r2, #22
 80127fe:	bf58      	it	pl
 8012800:	9902      	ldrpl	r1, [sp, #8]
 8012802:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8012806:	bf58      	it	pl
 8012808:	1a79      	subpl	r1, r7, r1
 801280a:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 801280e:	bf58      	it	pl
 8012810:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8012814:	6022      	str	r2, [r4, #0]
 8012816:	2700      	movs	r7, #0
 8012818:	e790      	b.n	801273c <_scanf_float+0x198>
 801281a:	f04f 0a03 	mov.w	sl, #3
 801281e:	e78d      	b.n	801273c <_scanf_float+0x198>
 8012820:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8012824:	4649      	mov	r1, r9
 8012826:	4640      	mov	r0, r8
 8012828:	4798      	blx	r3
 801282a:	2800      	cmp	r0, #0
 801282c:	f43f aedf 	beq.w	80125ee <_scanf_float+0x4a>
 8012830:	e6eb      	b.n	801260a <_scanf_float+0x66>
 8012832:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8012836:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801283a:	464a      	mov	r2, r9
 801283c:	4640      	mov	r0, r8
 801283e:	4798      	blx	r3
 8012840:	6923      	ldr	r3, [r4, #16]
 8012842:	3b01      	subs	r3, #1
 8012844:	6123      	str	r3, [r4, #16]
 8012846:	e6eb      	b.n	8012620 <_scanf_float+0x7c>
 8012848:	1e6b      	subs	r3, r5, #1
 801284a:	2b06      	cmp	r3, #6
 801284c:	d824      	bhi.n	8012898 <_scanf_float+0x2f4>
 801284e:	2d02      	cmp	r5, #2
 8012850:	d836      	bhi.n	80128c0 <_scanf_float+0x31c>
 8012852:	9b01      	ldr	r3, [sp, #4]
 8012854:	429e      	cmp	r6, r3
 8012856:	f67f aee7 	bls.w	8012628 <_scanf_float+0x84>
 801285a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801285e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8012862:	464a      	mov	r2, r9
 8012864:	4640      	mov	r0, r8
 8012866:	4798      	blx	r3
 8012868:	6923      	ldr	r3, [r4, #16]
 801286a:	3b01      	subs	r3, #1
 801286c:	6123      	str	r3, [r4, #16]
 801286e:	e7f0      	b.n	8012852 <_scanf_float+0x2ae>
 8012870:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8012874:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8012878:	464a      	mov	r2, r9
 801287a:	4640      	mov	r0, r8
 801287c:	4798      	blx	r3
 801287e:	6923      	ldr	r3, [r4, #16]
 8012880:	3b01      	subs	r3, #1
 8012882:	6123      	str	r3, [r4, #16]
 8012884:	f10a 3aff 	add.w	sl, sl, #4294967295
 8012888:	fa5f fa8a 	uxtb.w	sl, sl
 801288c:	f1ba 0f02 	cmp.w	sl, #2
 8012890:	d1ee      	bne.n	8012870 <_scanf_float+0x2cc>
 8012892:	3d03      	subs	r5, #3
 8012894:	b2ed      	uxtb	r5, r5
 8012896:	1b76      	subs	r6, r6, r5
 8012898:	6823      	ldr	r3, [r4, #0]
 801289a:	05da      	lsls	r2, r3, #23
 801289c:	d530      	bpl.n	8012900 <_scanf_float+0x35c>
 801289e:	055b      	lsls	r3, r3, #21
 80128a0:	d511      	bpl.n	80128c6 <_scanf_float+0x322>
 80128a2:	9b01      	ldr	r3, [sp, #4]
 80128a4:	429e      	cmp	r6, r3
 80128a6:	f67f aebf 	bls.w	8012628 <_scanf_float+0x84>
 80128aa:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80128ae:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80128b2:	464a      	mov	r2, r9
 80128b4:	4640      	mov	r0, r8
 80128b6:	4798      	blx	r3
 80128b8:	6923      	ldr	r3, [r4, #16]
 80128ba:	3b01      	subs	r3, #1
 80128bc:	6123      	str	r3, [r4, #16]
 80128be:	e7f0      	b.n	80128a2 <_scanf_float+0x2fe>
 80128c0:	46aa      	mov	sl, r5
 80128c2:	46b3      	mov	fp, r6
 80128c4:	e7de      	b.n	8012884 <_scanf_float+0x2e0>
 80128c6:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80128ca:	6923      	ldr	r3, [r4, #16]
 80128cc:	2965      	cmp	r1, #101	@ 0x65
 80128ce:	f103 33ff 	add.w	r3, r3, #4294967295
 80128d2:	f106 35ff 	add.w	r5, r6, #4294967295
 80128d6:	6123      	str	r3, [r4, #16]
 80128d8:	d00c      	beq.n	80128f4 <_scanf_float+0x350>
 80128da:	2945      	cmp	r1, #69	@ 0x45
 80128dc:	d00a      	beq.n	80128f4 <_scanf_float+0x350>
 80128de:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80128e2:	464a      	mov	r2, r9
 80128e4:	4640      	mov	r0, r8
 80128e6:	4798      	blx	r3
 80128e8:	6923      	ldr	r3, [r4, #16]
 80128ea:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80128ee:	3b01      	subs	r3, #1
 80128f0:	1eb5      	subs	r5, r6, #2
 80128f2:	6123      	str	r3, [r4, #16]
 80128f4:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80128f8:	464a      	mov	r2, r9
 80128fa:	4640      	mov	r0, r8
 80128fc:	4798      	blx	r3
 80128fe:	462e      	mov	r6, r5
 8012900:	6822      	ldr	r2, [r4, #0]
 8012902:	f012 0210 	ands.w	r2, r2, #16
 8012906:	d001      	beq.n	801290c <_scanf_float+0x368>
 8012908:	2000      	movs	r0, #0
 801290a:	e68e      	b.n	801262a <_scanf_float+0x86>
 801290c:	7032      	strb	r2, [r6, #0]
 801290e:	6823      	ldr	r3, [r4, #0]
 8012910:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8012914:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8012918:	d125      	bne.n	8012966 <_scanf_float+0x3c2>
 801291a:	9b02      	ldr	r3, [sp, #8]
 801291c:	429f      	cmp	r7, r3
 801291e:	d00a      	beq.n	8012936 <_scanf_float+0x392>
 8012920:	1bda      	subs	r2, r3, r7
 8012922:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8012926:	429e      	cmp	r6, r3
 8012928:	bf28      	it	cs
 801292a:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 801292e:	4922      	ldr	r1, [pc, #136]	@ (80129b8 <_scanf_float+0x414>)
 8012930:	4630      	mov	r0, r6
 8012932:	f000 f94f 	bl	8012bd4 <siprintf>
 8012936:	9901      	ldr	r1, [sp, #4]
 8012938:	2200      	movs	r2, #0
 801293a:	4640      	mov	r0, r8
 801293c:	f002 fd60 	bl	8015400 <_strtod_r>
 8012940:	9b03      	ldr	r3, [sp, #12]
 8012942:	6821      	ldr	r1, [r4, #0]
 8012944:	681b      	ldr	r3, [r3, #0]
 8012946:	f011 0f02 	tst.w	r1, #2
 801294a:	ec57 6b10 	vmov	r6, r7, d0
 801294e:	f103 0204 	add.w	r2, r3, #4
 8012952:	d015      	beq.n	8012980 <_scanf_float+0x3dc>
 8012954:	9903      	ldr	r1, [sp, #12]
 8012956:	600a      	str	r2, [r1, #0]
 8012958:	681b      	ldr	r3, [r3, #0]
 801295a:	e9c3 6700 	strd	r6, r7, [r3]
 801295e:	68e3      	ldr	r3, [r4, #12]
 8012960:	3301      	adds	r3, #1
 8012962:	60e3      	str	r3, [r4, #12]
 8012964:	e7d0      	b.n	8012908 <_scanf_float+0x364>
 8012966:	9b04      	ldr	r3, [sp, #16]
 8012968:	2b00      	cmp	r3, #0
 801296a:	d0e4      	beq.n	8012936 <_scanf_float+0x392>
 801296c:	9905      	ldr	r1, [sp, #20]
 801296e:	230a      	movs	r3, #10
 8012970:	3101      	adds	r1, #1
 8012972:	4640      	mov	r0, r8
 8012974:	f002 fdc4 	bl	8015500 <_strtol_r>
 8012978:	9b04      	ldr	r3, [sp, #16]
 801297a:	9e05      	ldr	r6, [sp, #20]
 801297c:	1ac2      	subs	r2, r0, r3
 801297e:	e7d0      	b.n	8012922 <_scanf_float+0x37e>
 8012980:	f011 0f04 	tst.w	r1, #4
 8012984:	9903      	ldr	r1, [sp, #12]
 8012986:	600a      	str	r2, [r1, #0]
 8012988:	d1e6      	bne.n	8012958 <_scanf_float+0x3b4>
 801298a:	681d      	ldr	r5, [r3, #0]
 801298c:	4632      	mov	r2, r6
 801298e:	463b      	mov	r3, r7
 8012990:	4630      	mov	r0, r6
 8012992:	4639      	mov	r1, r7
 8012994:	f7ee f8f2 	bl	8000b7c <__aeabi_dcmpun>
 8012998:	b128      	cbz	r0, 80129a6 <_scanf_float+0x402>
 801299a:	4808      	ldr	r0, [pc, #32]	@ (80129bc <_scanf_float+0x418>)
 801299c:	f000 fb26 	bl	8012fec <nanf>
 80129a0:	ed85 0a00 	vstr	s0, [r5]
 80129a4:	e7db      	b.n	801295e <_scanf_float+0x3ba>
 80129a6:	4630      	mov	r0, r6
 80129a8:	4639      	mov	r1, r7
 80129aa:	f7ee f945 	bl	8000c38 <__aeabi_d2f>
 80129ae:	6028      	str	r0, [r5, #0]
 80129b0:	e7d5      	b.n	801295e <_scanf_float+0x3ba>
 80129b2:	2700      	movs	r7, #0
 80129b4:	e62e      	b.n	8012614 <_scanf_float+0x70>
 80129b6:	bf00      	nop
 80129b8:	08016fc8 	.word	0x08016fc8
 80129bc:	08017109 	.word	0x08017109

080129c0 <std>:
 80129c0:	2300      	movs	r3, #0
 80129c2:	b510      	push	{r4, lr}
 80129c4:	4604      	mov	r4, r0
 80129c6:	e9c0 3300 	strd	r3, r3, [r0]
 80129ca:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80129ce:	6083      	str	r3, [r0, #8]
 80129d0:	8181      	strh	r1, [r0, #12]
 80129d2:	6643      	str	r3, [r0, #100]	@ 0x64
 80129d4:	81c2      	strh	r2, [r0, #14]
 80129d6:	6183      	str	r3, [r0, #24]
 80129d8:	4619      	mov	r1, r3
 80129da:	2208      	movs	r2, #8
 80129dc:	305c      	adds	r0, #92	@ 0x5c
 80129de:	f000 f9f3 	bl	8012dc8 <memset>
 80129e2:	4b0d      	ldr	r3, [pc, #52]	@ (8012a18 <std+0x58>)
 80129e4:	6263      	str	r3, [r4, #36]	@ 0x24
 80129e6:	4b0d      	ldr	r3, [pc, #52]	@ (8012a1c <std+0x5c>)
 80129e8:	62a3      	str	r3, [r4, #40]	@ 0x28
 80129ea:	4b0d      	ldr	r3, [pc, #52]	@ (8012a20 <std+0x60>)
 80129ec:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80129ee:	4b0d      	ldr	r3, [pc, #52]	@ (8012a24 <std+0x64>)
 80129f0:	6323      	str	r3, [r4, #48]	@ 0x30
 80129f2:	4b0d      	ldr	r3, [pc, #52]	@ (8012a28 <std+0x68>)
 80129f4:	6224      	str	r4, [r4, #32]
 80129f6:	429c      	cmp	r4, r3
 80129f8:	d006      	beq.n	8012a08 <std+0x48>
 80129fa:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80129fe:	4294      	cmp	r4, r2
 8012a00:	d002      	beq.n	8012a08 <std+0x48>
 8012a02:	33d0      	adds	r3, #208	@ 0xd0
 8012a04:	429c      	cmp	r4, r3
 8012a06:	d105      	bne.n	8012a14 <std+0x54>
 8012a08:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8012a0c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012a10:	f000 bada 	b.w	8012fc8 <__retarget_lock_init_recursive>
 8012a14:	bd10      	pop	{r4, pc}
 8012a16:	bf00      	nop
 8012a18:	08012c19 	.word	0x08012c19
 8012a1c:	08012c3b 	.word	0x08012c3b
 8012a20:	08012c73 	.word	0x08012c73
 8012a24:	08012c97 	.word	0x08012c97
 8012a28:	20004d40 	.word	0x20004d40

08012a2c <stdio_exit_handler>:
 8012a2c:	4a02      	ldr	r2, [pc, #8]	@ (8012a38 <stdio_exit_handler+0xc>)
 8012a2e:	4903      	ldr	r1, [pc, #12]	@ (8012a3c <stdio_exit_handler+0x10>)
 8012a30:	4803      	ldr	r0, [pc, #12]	@ (8012a40 <stdio_exit_handler+0x14>)
 8012a32:	f000 b869 	b.w	8012b08 <_fwalk_sglue>
 8012a36:	bf00      	nop
 8012a38:	20000014 	.word	0x20000014
 8012a3c:	08015b41 	.word	0x08015b41
 8012a40:	20000024 	.word	0x20000024

08012a44 <cleanup_stdio>:
 8012a44:	6841      	ldr	r1, [r0, #4]
 8012a46:	4b0c      	ldr	r3, [pc, #48]	@ (8012a78 <cleanup_stdio+0x34>)
 8012a48:	4299      	cmp	r1, r3
 8012a4a:	b510      	push	{r4, lr}
 8012a4c:	4604      	mov	r4, r0
 8012a4e:	d001      	beq.n	8012a54 <cleanup_stdio+0x10>
 8012a50:	f003 f876 	bl	8015b40 <_fflush_r>
 8012a54:	68a1      	ldr	r1, [r4, #8]
 8012a56:	4b09      	ldr	r3, [pc, #36]	@ (8012a7c <cleanup_stdio+0x38>)
 8012a58:	4299      	cmp	r1, r3
 8012a5a:	d002      	beq.n	8012a62 <cleanup_stdio+0x1e>
 8012a5c:	4620      	mov	r0, r4
 8012a5e:	f003 f86f 	bl	8015b40 <_fflush_r>
 8012a62:	68e1      	ldr	r1, [r4, #12]
 8012a64:	4b06      	ldr	r3, [pc, #24]	@ (8012a80 <cleanup_stdio+0x3c>)
 8012a66:	4299      	cmp	r1, r3
 8012a68:	d004      	beq.n	8012a74 <cleanup_stdio+0x30>
 8012a6a:	4620      	mov	r0, r4
 8012a6c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012a70:	f003 b866 	b.w	8015b40 <_fflush_r>
 8012a74:	bd10      	pop	{r4, pc}
 8012a76:	bf00      	nop
 8012a78:	20004d40 	.word	0x20004d40
 8012a7c:	20004da8 	.word	0x20004da8
 8012a80:	20004e10 	.word	0x20004e10

08012a84 <global_stdio_init.part.0>:
 8012a84:	b510      	push	{r4, lr}
 8012a86:	4b0b      	ldr	r3, [pc, #44]	@ (8012ab4 <global_stdio_init.part.0+0x30>)
 8012a88:	4c0b      	ldr	r4, [pc, #44]	@ (8012ab8 <global_stdio_init.part.0+0x34>)
 8012a8a:	4a0c      	ldr	r2, [pc, #48]	@ (8012abc <global_stdio_init.part.0+0x38>)
 8012a8c:	601a      	str	r2, [r3, #0]
 8012a8e:	4620      	mov	r0, r4
 8012a90:	2200      	movs	r2, #0
 8012a92:	2104      	movs	r1, #4
 8012a94:	f7ff ff94 	bl	80129c0 <std>
 8012a98:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8012a9c:	2201      	movs	r2, #1
 8012a9e:	2109      	movs	r1, #9
 8012aa0:	f7ff ff8e 	bl	80129c0 <std>
 8012aa4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8012aa8:	2202      	movs	r2, #2
 8012aaa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012aae:	2112      	movs	r1, #18
 8012ab0:	f7ff bf86 	b.w	80129c0 <std>
 8012ab4:	20004e78 	.word	0x20004e78
 8012ab8:	20004d40 	.word	0x20004d40
 8012abc:	08012a2d 	.word	0x08012a2d

08012ac0 <__sfp_lock_acquire>:
 8012ac0:	4801      	ldr	r0, [pc, #4]	@ (8012ac8 <__sfp_lock_acquire+0x8>)
 8012ac2:	f000 ba82 	b.w	8012fca <__retarget_lock_acquire_recursive>
 8012ac6:	bf00      	nop
 8012ac8:	20004e81 	.word	0x20004e81

08012acc <__sfp_lock_release>:
 8012acc:	4801      	ldr	r0, [pc, #4]	@ (8012ad4 <__sfp_lock_release+0x8>)
 8012ace:	f000 ba7d 	b.w	8012fcc <__retarget_lock_release_recursive>
 8012ad2:	bf00      	nop
 8012ad4:	20004e81 	.word	0x20004e81

08012ad8 <__sinit>:
 8012ad8:	b510      	push	{r4, lr}
 8012ada:	4604      	mov	r4, r0
 8012adc:	f7ff fff0 	bl	8012ac0 <__sfp_lock_acquire>
 8012ae0:	6a23      	ldr	r3, [r4, #32]
 8012ae2:	b11b      	cbz	r3, 8012aec <__sinit+0x14>
 8012ae4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012ae8:	f7ff bff0 	b.w	8012acc <__sfp_lock_release>
 8012aec:	4b04      	ldr	r3, [pc, #16]	@ (8012b00 <__sinit+0x28>)
 8012aee:	6223      	str	r3, [r4, #32]
 8012af0:	4b04      	ldr	r3, [pc, #16]	@ (8012b04 <__sinit+0x2c>)
 8012af2:	681b      	ldr	r3, [r3, #0]
 8012af4:	2b00      	cmp	r3, #0
 8012af6:	d1f5      	bne.n	8012ae4 <__sinit+0xc>
 8012af8:	f7ff ffc4 	bl	8012a84 <global_stdio_init.part.0>
 8012afc:	e7f2      	b.n	8012ae4 <__sinit+0xc>
 8012afe:	bf00      	nop
 8012b00:	08012a45 	.word	0x08012a45
 8012b04:	20004e78 	.word	0x20004e78

08012b08 <_fwalk_sglue>:
 8012b08:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012b0c:	4607      	mov	r7, r0
 8012b0e:	4688      	mov	r8, r1
 8012b10:	4614      	mov	r4, r2
 8012b12:	2600      	movs	r6, #0
 8012b14:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8012b18:	f1b9 0901 	subs.w	r9, r9, #1
 8012b1c:	d505      	bpl.n	8012b2a <_fwalk_sglue+0x22>
 8012b1e:	6824      	ldr	r4, [r4, #0]
 8012b20:	2c00      	cmp	r4, #0
 8012b22:	d1f7      	bne.n	8012b14 <_fwalk_sglue+0xc>
 8012b24:	4630      	mov	r0, r6
 8012b26:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012b2a:	89ab      	ldrh	r3, [r5, #12]
 8012b2c:	2b01      	cmp	r3, #1
 8012b2e:	d907      	bls.n	8012b40 <_fwalk_sglue+0x38>
 8012b30:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8012b34:	3301      	adds	r3, #1
 8012b36:	d003      	beq.n	8012b40 <_fwalk_sglue+0x38>
 8012b38:	4629      	mov	r1, r5
 8012b3a:	4638      	mov	r0, r7
 8012b3c:	47c0      	blx	r8
 8012b3e:	4306      	orrs	r6, r0
 8012b40:	3568      	adds	r5, #104	@ 0x68
 8012b42:	e7e9      	b.n	8012b18 <_fwalk_sglue+0x10>

08012b44 <iprintf>:
 8012b44:	b40f      	push	{r0, r1, r2, r3}
 8012b46:	b507      	push	{r0, r1, r2, lr}
 8012b48:	4906      	ldr	r1, [pc, #24]	@ (8012b64 <iprintf+0x20>)
 8012b4a:	ab04      	add	r3, sp, #16
 8012b4c:	6808      	ldr	r0, [r1, #0]
 8012b4e:	f853 2b04 	ldr.w	r2, [r3], #4
 8012b52:	6881      	ldr	r1, [r0, #8]
 8012b54:	9301      	str	r3, [sp, #4]
 8012b56:	f002 fe57 	bl	8015808 <_vfiprintf_r>
 8012b5a:	b003      	add	sp, #12
 8012b5c:	f85d eb04 	ldr.w	lr, [sp], #4
 8012b60:	b004      	add	sp, #16
 8012b62:	4770      	bx	lr
 8012b64:	20000020 	.word	0x20000020

08012b68 <sniprintf>:
 8012b68:	b40c      	push	{r2, r3}
 8012b6a:	b530      	push	{r4, r5, lr}
 8012b6c:	4b18      	ldr	r3, [pc, #96]	@ (8012bd0 <sniprintf+0x68>)
 8012b6e:	1e0c      	subs	r4, r1, #0
 8012b70:	681d      	ldr	r5, [r3, #0]
 8012b72:	b09d      	sub	sp, #116	@ 0x74
 8012b74:	da08      	bge.n	8012b88 <sniprintf+0x20>
 8012b76:	238b      	movs	r3, #139	@ 0x8b
 8012b78:	602b      	str	r3, [r5, #0]
 8012b7a:	f04f 30ff 	mov.w	r0, #4294967295
 8012b7e:	b01d      	add	sp, #116	@ 0x74
 8012b80:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8012b84:	b002      	add	sp, #8
 8012b86:	4770      	bx	lr
 8012b88:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8012b8c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8012b90:	f04f 0300 	mov.w	r3, #0
 8012b94:	931b      	str	r3, [sp, #108]	@ 0x6c
 8012b96:	bf14      	ite	ne
 8012b98:	f104 33ff 	addne.w	r3, r4, #4294967295
 8012b9c:	4623      	moveq	r3, r4
 8012b9e:	9304      	str	r3, [sp, #16]
 8012ba0:	9307      	str	r3, [sp, #28]
 8012ba2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8012ba6:	9002      	str	r0, [sp, #8]
 8012ba8:	9006      	str	r0, [sp, #24]
 8012baa:	f8ad 3016 	strh.w	r3, [sp, #22]
 8012bae:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8012bb0:	ab21      	add	r3, sp, #132	@ 0x84
 8012bb2:	a902      	add	r1, sp, #8
 8012bb4:	4628      	mov	r0, r5
 8012bb6:	9301      	str	r3, [sp, #4]
 8012bb8:	f002 fd00 	bl	80155bc <_svfiprintf_r>
 8012bbc:	1c43      	adds	r3, r0, #1
 8012bbe:	bfbc      	itt	lt
 8012bc0:	238b      	movlt	r3, #139	@ 0x8b
 8012bc2:	602b      	strlt	r3, [r5, #0]
 8012bc4:	2c00      	cmp	r4, #0
 8012bc6:	d0da      	beq.n	8012b7e <sniprintf+0x16>
 8012bc8:	9b02      	ldr	r3, [sp, #8]
 8012bca:	2200      	movs	r2, #0
 8012bcc:	701a      	strb	r2, [r3, #0]
 8012bce:	e7d6      	b.n	8012b7e <sniprintf+0x16>
 8012bd0:	20000020 	.word	0x20000020

08012bd4 <siprintf>:
 8012bd4:	b40e      	push	{r1, r2, r3}
 8012bd6:	b510      	push	{r4, lr}
 8012bd8:	b09d      	sub	sp, #116	@ 0x74
 8012bda:	ab1f      	add	r3, sp, #124	@ 0x7c
 8012bdc:	9002      	str	r0, [sp, #8]
 8012bde:	9006      	str	r0, [sp, #24]
 8012be0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8012be4:	480a      	ldr	r0, [pc, #40]	@ (8012c10 <siprintf+0x3c>)
 8012be6:	9107      	str	r1, [sp, #28]
 8012be8:	9104      	str	r1, [sp, #16]
 8012bea:	490a      	ldr	r1, [pc, #40]	@ (8012c14 <siprintf+0x40>)
 8012bec:	f853 2b04 	ldr.w	r2, [r3], #4
 8012bf0:	9105      	str	r1, [sp, #20]
 8012bf2:	2400      	movs	r4, #0
 8012bf4:	a902      	add	r1, sp, #8
 8012bf6:	6800      	ldr	r0, [r0, #0]
 8012bf8:	9301      	str	r3, [sp, #4]
 8012bfa:	941b      	str	r4, [sp, #108]	@ 0x6c
 8012bfc:	f002 fcde 	bl	80155bc <_svfiprintf_r>
 8012c00:	9b02      	ldr	r3, [sp, #8]
 8012c02:	701c      	strb	r4, [r3, #0]
 8012c04:	b01d      	add	sp, #116	@ 0x74
 8012c06:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012c0a:	b003      	add	sp, #12
 8012c0c:	4770      	bx	lr
 8012c0e:	bf00      	nop
 8012c10:	20000020 	.word	0x20000020
 8012c14:	ffff0208 	.word	0xffff0208

08012c18 <__sread>:
 8012c18:	b510      	push	{r4, lr}
 8012c1a:	460c      	mov	r4, r1
 8012c1c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012c20:	f000 f984 	bl	8012f2c <_read_r>
 8012c24:	2800      	cmp	r0, #0
 8012c26:	bfab      	itete	ge
 8012c28:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8012c2a:	89a3      	ldrhlt	r3, [r4, #12]
 8012c2c:	181b      	addge	r3, r3, r0
 8012c2e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8012c32:	bfac      	ite	ge
 8012c34:	6563      	strge	r3, [r4, #84]	@ 0x54
 8012c36:	81a3      	strhlt	r3, [r4, #12]
 8012c38:	bd10      	pop	{r4, pc}

08012c3a <__swrite>:
 8012c3a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012c3e:	461f      	mov	r7, r3
 8012c40:	898b      	ldrh	r3, [r1, #12]
 8012c42:	05db      	lsls	r3, r3, #23
 8012c44:	4605      	mov	r5, r0
 8012c46:	460c      	mov	r4, r1
 8012c48:	4616      	mov	r6, r2
 8012c4a:	d505      	bpl.n	8012c58 <__swrite+0x1e>
 8012c4c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012c50:	2302      	movs	r3, #2
 8012c52:	2200      	movs	r2, #0
 8012c54:	f000 f958 	bl	8012f08 <_lseek_r>
 8012c58:	89a3      	ldrh	r3, [r4, #12]
 8012c5a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012c5e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8012c62:	81a3      	strh	r3, [r4, #12]
 8012c64:	4632      	mov	r2, r6
 8012c66:	463b      	mov	r3, r7
 8012c68:	4628      	mov	r0, r5
 8012c6a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012c6e:	f000 b96f 	b.w	8012f50 <_write_r>

08012c72 <__sseek>:
 8012c72:	b510      	push	{r4, lr}
 8012c74:	460c      	mov	r4, r1
 8012c76:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012c7a:	f000 f945 	bl	8012f08 <_lseek_r>
 8012c7e:	1c43      	adds	r3, r0, #1
 8012c80:	89a3      	ldrh	r3, [r4, #12]
 8012c82:	bf15      	itete	ne
 8012c84:	6560      	strne	r0, [r4, #84]	@ 0x54
 8012c86:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8012c8a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8012c8e:	81a3      	strheq	r3, [r4, #12]
 8012c90:	bf18      	it	ne
 8012c92:	81a3      	strhne	r3, [r4, #12]
 8012c94:	bd10      	pop	{r4, pc}

08012c96 <__sclose>:
 8012c96:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012c9a:	f000 b8c7 	b.w	8012e2c <_close_r>

08012c9e <__swbuf_r>:
 8012c9e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012ca0:	460e      	mov	r6, r1
 8012ca2:	4614      	mov	r4, r2
 8012ca4:	4605      	mov	r5, r0
 8012ca6:	b118      	cbz	r0, 8012cb0 <__swbuf_r+0x12>
 8012ca8:	6a03      	ldr	r3, [r0, #32]
 8012caa:	b90b      	cbnz	r3, 8012cb0 <__swbuf_r+0x12>
 8012cac:	f7ff ff14 	bl	8012ad8 <__sinit>
 8012cb0:	69a3      	ldr	r3, [r4, #24]
 8012cb2:	60a3      	str	r3, [r4, #8]
 8012cb4:	89a3      	ldrh	r3, [r4, #12]
 8012cb6:	071a      	lsls	r2, r3, #28
 8012cb8:	d501      	bpl.n	8012cbe <__swbuf_r+0x20>
 8012cba:	6923      	ldr	r3, [r4, #16]
 8012cbc:	b943      	cbnz	r3, 8012cd0 <__swbuf_r+0x32>
 8012cbe:	4621      	mov	r1, r4
 8012cc0:	4628      	mov	r0, r5
 8012cc2:	f000 f82b 	bl	8012d1c <__swsetup_r>
 8012cc6:	b118      	cbz	r0, 8012cd0 <__swbuf_r+0x32>
 8012cc8:	f04f 37ff 	mov.w	r7, #4294967295
 8012ccc:	4638      	mov	r0, r7
 8012cce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012cd0:	6823      	ldr	r3, [r4, #0]
 8012cd2:	6922      	ldr	r2, [r4, #16]
 8012cd4:	1a98      	subs	r0, r3, r2
 8012cd6:	6963      	ldr	r3, [r4, #20]
 8012cd8:	b2f6      	uxtb	r6, r6
 8012cda:	4283      	cmp	r3, r0
 8012cdc:	4637      	mov	r7, r6
 8012cde:	dc05      	bgt.n	8012cec <__swbuf_r+0x4e>
 8012ce0:	4621      	mov	r1, r4
 8012ce2:	4628      	mov	r0, r5
 8012ce4:	f002 ff2c 	bl	8015b40 <_fflush_r>
 8012ce8:	2800      	cmp	r0, #0
 8012cea:	d1ed      	bne.n	8012cc8 <__swbuf_r+0x2a>
 8012cec:	68a3      	ldr	r3, [r4, #8]
 8012cee:	3b01      	subs	r3, #1
 8012cf0:	60a3      	str	r3, [r4, #8]
 8012cf2:	6823      	ldr	r3, [r4, #0]
 8012cf4:	1c5a      	adds	r2, r3, #1
 8012cf6:	6022      	str	r2, [r4, #0]
 8012cf8:	701e      	strb	r6, [r3, #0]
 8012cfa:	6962      	ldr	r2, [r4, #20]
 8012cfc:	1c43      	adds	r3, r0, #1
 8012cfe:	429a      	cmp	r2, r3
 8012d00:	d004      	beq.n	8012d0c <__swbuf_r+0x6e>
 8012d02:	89a3      	ldrh	r3, [r4, #12]
 8012d04:	07db      	lsls	r3, r3, #31
 8012d06:	d5e1      	bpl.n	8012ccc <__swbuf_r+0x2e>
 8012d08:	2e0a      	cmp	r6, #10
 8012d0a:	d1df      	bne.n	8012ccc <__swbuf_r+0x2e>
 8012d0c:	4621      	mov	r1, r4
 8012d0e:	4628      	mov	r0, r5
 8012d10:	f002 ff16 	bl	8015b40 <_fflush_r>
 8012d14:	2800      	cmp	r0, #0
 8012d16:	d0d9      	beq.n	8012ccc <__swbuf_r+0x2e>
 8012d18:	e7d6      	b.n	8012cc8 <__swbuf_r+0x2a>
	...

08012d1c <__swsetup_r>:
 8012d1c:	b538      	push	{r3, r4, r5, lr}
 8012d1e:	4b29      	ldr	r3, [pc, #164]	@ (8012dc4 <__swsetup_r+0xa8>)
 8012d20:	4605      	mov	r5, r0
 8012d22:	6818      	ldr	r0, [r3, #0]
 8012d24:	460c      	mov	r4, r1
 8012d26:	b118      	cbz	r0, 8012d30 <__swsetup_r+0x14>
 8012d28:	6a03      	ldr	r3, [r0, #32]
 8012d2a:	b90b      	cbnz	r3, 8012d30 <__swsetup_r+0x14>
 8012d2c:	f7ff fed4 	bl	8012ad8 <__sinit>
 8012d30:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012d34:	0719      	lsls	r1, r3, #28
 8012d36:	d422      	bmi.n	8012d7e <__swsetup_r+0x62>
 8012d38:	06da      	lsls	r2, r3, #27
 8012d3a:	d407      	bmi.n	8012d4c <__swsetup_r+0x30>
 8012d3c:	2209      	movs	r2, #9
 8012d3e:	602a      	str	r2, [r5, #0]
 8012d40:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012d44:	81a3      	strh	r3, [r4, #12]
 8012d46:	f04f 30ff 	mov.w	r0, #4294967295
 8012d4a:	e033      	b.n	8012db4 <__swsetup_r+0x98>
 8012d4c:	0758      	lsls	r0, r3, #29
 8012d4e:	d512      	bpl.n	8012d76 <__swsetup_r+0x5a>
 8012d50:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8012d52:	b141      	cbz	r1, 8012d66 <__swsetup_r+0x4a>
 8012d54:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8012d58:	4299      	cmp	r1, r3
 8012d5a:	d002      	beq.n	8012d62 <__swsetup_r+0x46>
 8012d5c:	4628      	mov	r0, r5
 8012d5e:	f000 ffa3 	bl	8013ca8 <_free_r>
 8012d62:	2300      	movs	r3, #0
 8012d64:	6363      	str	r3, [r4, #52]	@ 0x34
 8012d66:	89a3      	ldrh	r3, [r4, #12]
 8012d68:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8012d6c:	81a3      	strh	r3, [r4, #12]
 8012d6e:	2300      	movs	r3, #0
 8012d70:	6063      	str	r3, [r4, #4]
 8012d72:	6923      	ldr	r3, [r4, #16]
 8012d74:	6023      	str	r3, [r4, #0]
 8012d76:	89a3      	ldrh	r3, [r4, #12]
 8012d78:	f043 0308 	orr.w	r3, r3, #8
 8012d7c:	81a3      	strh	r3, [r4, #12]
 8012d7e:	6923      	ldr	r3, [r4, #16]
 8012d80:	b94b      	cbnz	r3, 8012d96 <__swsetup_r+0x7a>
 8012d82:	89a3      	ldrh	r3, [r4, #12]
 8012d84:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8012d88:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8012d8c:	d003      	beq.n	8012d96 <__swsetup_r+0x7a>
 8012d8e:	4621      	mov	r1, r4
 8012d90:	4628      	mov	r0, r5
 8012d92:	f002 ff23 	bl	8015bdc <__smakebuf_r>
 8012d96:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012d9a:	f013 0201 	ands.w	r2, r3, #1
 8012d9e:	d00a      	beq.n	8012db6 <__swsetup_r+0x9a>
 8012da0:	2200      	movs	r2, #0
 8012da2:	60a2      	str	r2, [r4, #8]
 8012da4:	6962      	ldr	r2, [r4, #20]
 8012da6:	4252      	negs	r2, r2
 8012da8:	61a2      	str	r2, [r4, #24]
 8012daa:	6922      	ldr	r2, [r4, #16]
 8012dac:	b942      	cbnz	r2, 8012dc0 <__swsetup_r+0xa4>
 8012dae:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8012db2:	d1c5      	bne.n	8012d40 <__swsetup_r+0x24>
 8012db4:	bd38      	pop	{r3, r4, r5, pc}
 8012db6:	0799      	lsls	r1, r3, #30
 8012db8:	bf58      	it	pl
 8012dba:	6962      	ldrpl	r2, [r4, #20]
 8012dbc:	60a2      	str	r2, [r4, #8]
 8012dbe:	e7f4      	b.n	8012daa <__swsetup_r+0x8e>
 8012dc0:	2000      	movs	r0, #0
 8012dc2:	e7f7      	b.n	8012db4 <__swsetup_r+0x98>
 8012dc4:	20000020 	.word	0x20000020

08012dc8 <memset>:
 8012dc8:	4402      	add	r2, r0
 8012dca:	4603      	mov	r3, r0
 8012dcc:	4293      	cmp	r3, r2
 8012dce:	d100      	bne.n	8012dd2 <memset+0xa>
 8012dd0:	4770      	bx	lr
 8012dd2:	f803 1b01 	strb.w	r1, [r3], #1
 8012dd6:	e7f9      	b.n	8012dcc <memset+0x4>

08012dd8 <strncat>:
 8012dd8:	b530      	push	{r4, r5, lr}
 8012dda:	4604      	mov	r4, r0
 8012ddc:	7825      	ldrb	r5, [r4, #0]
 8012dde:	4623      	mov	r3, r4
 8012de0:	3401      	adds	r4, #1
 8012de2:	2d00      	cmp	r5, #0
 8012de4:	d1fa      	bne.n	8012ddc <strncat+0x4>
 8012de6:	3a01      	subs	r2, #1
 8012de8:	d304      	bcc.n	8012df4 <strncat+0x1c>
 8012dea:	f811 4b01 	ldrb.w	r4, [r1], #1
 8012dee:	f803 4b01 	strb.w	r4, [r3], #1
 8012df2:	b904      	cbnz	r4, 8012df6 <strncat+0x1e>
 8012df4:	bd30      	pop	{r4, r5, pc}
 8012df6:	2a00      	cmp	r2, #0
 8012df8:	d1f5      	bne.n	8012de6 <strncat+0xe>
 8012dfa:	701a      	strb	r2, [r3, #0]
 8012dfc:	e7f3      	b.n	8012de6 <strncat+0xe>

08012dfe <strncpy>:
 8012dfe:	b510      	push	{r4, lr}
 8012e00:	3901      	subs	r1, #1
 8012e02:	4603      	mov	r3, r0
 8012e04:	b132      	cbz	r2, 8012e14 <strncpy+0x16>
 8012e06:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8012e0a:	f803 4b01 	strb.w	r4, [r3], #1
 8012e0e:	3a01      	subs	r2, #1
 8012e10:	2c00      	cmp	r4, #0
 8012e12:	d1f7      	bne.n	8012e04 <strncpy+0x6>
 8012e14:	441a      	add	r2, r3
 8012e16:	2100      	movs	r1, #0
 8012e18:	4293      	cmp	r3, r2
 8012e1a:	d100      	bne.n	8012e1e <strncpy+0x20>
 8012e1c:	bd10      	pop	{r4, pc}
 8012e1e:	f803 1b01 	strb.w	r1, [r3], #1
 8012e22:	e7f9      	b.n	8012e18 <strncpy+0x1a>

08012e24 <_localeconv_r>:
 8012e24:	4800      	ldr	r0, [pc, #0]	@ (8012e28 <_localeconv_r+0x4>)
 8012e26:	4770      	bx	lr
 8012e28:	20000160 	.word	0x20000160

08012e2c <_close_r>:
 8012e2c:	b538      	push	{r3, r4, r5, lr}
 8012e2e:	4d06      	ldr	r5, [pc, #24]	@ (8012e48 <_close_r+0x1c>)
 8012e30:	2300      	movs	r3, #0
 8012e32:	4604      	mov	r4, r0
 8012e34:	4608      	mov	r0, r1
 8012e36:	602b      	str	r3, [r5, #0]
 8012e38:	f7ef f9fc 	bl	8002234 <_close>
 8012e3c:	1c43      	adds	r3, r0, #1
 8012e3e:	d102      	bne.n	8012e46 <_close_r+0x1a>
 8012e40:	682b      	ldr	r3, [r5, #0]
 8012e42:	b103      	cbz	r3, 8012e46 <_close_r+0x1a>
 8012e44:	6023      	str	r3, [r4, #0]
 8012e46:	bd38      	pop	{r3, r4, r5, pc}
 8012e48:	20004e7c 	.word	0x20004e7c

08012e4c <_reclaim_reent>:
 8012e4c:	4b2d      	ldr	r3, [pc, #180]	@ (8012f04 <_reclaim_reent+0xb8>)
 8012e4e:	681b      	ldr	r3, [r3, #0]
 8012e50:	4283      	cmp	r3, r0
 8012e52:	b570      	push	{r4, r5, r6, lr}
 8012e54:	4604      	mov	r4, r0
 8012e56:	d053      	beq.n	8012f00 <_reclaim_reent+0xb4>
 8012e58:	69c3      	ldr	r3, [r0, #28]
 8012e5a:	b31b      	cbz	r3, 8012ea4 <_reclaim_reent+0x58>
 8012e5c:	68db      	ldr	r3, [r3, #12]
 8012e5e:	b163      	cbz	r3, 8012e7a <_reclaim_reent+0x2e>
 8012e60:	2500      	movs	r5, #0
 8012e62:	69e3      	ldr	r3, [r4, #28]
 8012e64:	68db      	ldr	r3, [r3, #12]
 8012e66:	5959      	ldr	r1, [r3, r5]
 8012e68:	b9b1      	cbnz	r1, 8012e98 <_reclaim_reent+0x4c>
 8012e6a:	3504      	adds	r5, #4
 8012e6c:	2d80      	cmp	r5, #128	@ 0x80
 8012e6e:	d1f8      	bne.n	8012e62 <_reclaim_reent+0x16>
 8012e70:	69e3      	ldr	r3, [r4, #28]
 8012e72:	4620      	mov	r0, r4
 8012e74:	68d9      	ldr	r1, [r3, #12]
 8012e76:	f000 ff17 	bl	8013ca8 <_free_r>
 8012e7a:	69e3      	ldr	r3, [r4, #28]
 8012e7c:	6819      	ldr	r1, [r3, #0]
 8012e7e:	b111      	cbz	r1, 8012e86 <_reclaim_reent+0x3a>
 8012e80:	4620      	mov	r0, r4
 8012e82:	f000 ff11 	bl	8013ca8 <_free_r>
 8012e86:	69e3      	ldr	r3, [r4, #28]
 8012e88:	689d      	ldr	r5, [r3, #8]
 8012e8a:	b15d      	cbz	r5, 8012ea4 <_reclaim_reent+0x58>
 8012e8c:	4629      	mov	r1, r5
 8012e8e:	4620      	mov	r0, r4
 8012e90:	682d      	ldr	r5, [r5, #0]
 8012e92:	f000 ff09 	bl	8013ca8 <_free_r>
 8012e96:	e7f8      	b.n	8012e8a <_reclaim_reent+0x3e>
 8012e98:	680e      	ldr	r6, [r1, #0]
 8012e9a:	4620      	mov	r0, r4
 8012e9c:	f000 ff04 	bl	8013ca8 <_free_r>
 8012ea0:	4631      	mov	r1, r6
 8012ea2:	e7e1      	b.n	8012e68 <_reclaim_reent+0x1c>
 8012ea4:	6961      	ldr	r1, [r4, #20]
 8012ea6:	b111      	cbz	r1, 8012eae <_reclaim_reent+0x62>
 8012ea8:	4620      	mov	r0, r4
 8012eaa:	f000 fefd 	bl	8013ca8 <_free_r>
 8012eae:	69e1      	ldr	r1, [r4, #28]
 8012eb0:	b111      	cbz	r1, 8012eb8 <_reclaim_reent+0x6c>
 8012eb2:	4620      	mov	r0, r4
 8012eb4:	f000 fef8 	bl	8013ca8 <_free_r>
 8012eb8:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8012eba:	b111      	cbz	r1, 8012ec2 <_reclaim_reent+0x76>
 8012ebc:	4620      	mov	r0, r4
 8012ebe:	f000 fef3 	bl	8013ca8 <_free_r>
 8012ec2:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8012ec4:	b111      	cbz	r1, 8012ecc <_reclaim_reent+0x80>
 8012ec6:	4620      	mov	r0, r4
 8012ec8:	f000 feee 	bl	8013ca8 <_free_r>
 8012ecc:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8012ece:	b111      	cbz	r1, 8012ed6 <_reclaim_reent+0x8a>
 8012ed0:	4620      	mov	r0, r4
 8012ed2:	f000 fee9 	bl	8013ca8 <_free_r>
 8012ed6:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8012ed8:	b111      	cbz	r1, 8012ee0 <_reclaim_reent+0x94>
 8012eda:	4620      	mov	r0, r4
 8012edc:	f000 fee4 	bl	8013ca8 <_free_r>
 8012ee0:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8012ee2:	b111      	cbz	r1, 8012eea <_reclaim_reent+0x9e>
 8012ee4:	4620      	mov	r0, r4
 8012ee6:	f000 fedf 	bl	8013ca8 <_free_r>
 8012eea:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8012eec:	b111      	cbz	r1, 8012ef4 <_reclaim_reent+0xa8>
 8012eee:	4620      	mov	r0, r4
 8012ef0:	f000 feda 	bl	8013ca8 <_free_r>
 8012ef4:	6a23      	ldr	r3, [r4, #32]
 8012ef6:	b11b      	cbz	r3, 8012f00 <_reclaim_reent+0xb4>
 8012ef8:	4620      	mov	r0, r4
 8012efa:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8012efe:	4718      	bx	r3
 8012f00:	bd70      	pop	{r4, r5, r6, pc}
 8012f02:	bf00      	nop
 8012f04:	20000020 	.word	0x20000020

08012f08 <_lseek_r>:
 8012f08:	b538      	push	{r3, r4, r5, lr}
 8012f0a:	4d07      	ldr	r5, [pc, #28]	@ (8012f28 <_lseek_r+0x20>)
 8012f0c:	4604      	mov	r4, r0
 8012f0e:	4608      	mov	r0, r1
 8012f10:	4611      	mov	r1, r2
 8012f12:	2200      	movs	r2, #0
 8012f14:	602a      	str	r2, [r5, #0]
 8012f16:	461a      	mov	r2, r3
 8012f18:	f7ef f9b3 	bl	8002282 <_lseek>
 8012f1c:	1c43      	adds	r3, r0, #1
 8012f1e:	d102      	bne.n	8012f26 <_lseek_r+0x1e>
 8012f20:	682b      	ldr	r3, [r5, #0]
 8012f22:	b103      	cbz	r3, 8012f26 <_lseek_r+0x1e>
 8012f24:	6023      	str	r3, [r4, #0]
 8012f26:	bd38      	pop	{r3, r4, r5, pc}
 8012f28:	20004e7c 	.word	0x20004e7c

08012f2c <_read_r>:
 8012f2c:	b538      	push	{r3, r4, r5, lr}
 8012f2e:	4d07      	ldr	r5, [pc, #28]	@ (8012f4c <_read_r+0x20>)
 8012f30:	4604      	mov	r4, r0
 8012f32:	4608      	mov	r0, r1
 8012f34:	4611      	mov	r1, r2
 8012f36:	2200      	movs	r2, #0
 8012f38:	602a      	str	r2, [r5, #0]
 8012f3a:	461a      	mov	r2, r3
 8012f3c:	f7ef f95d 	bl	80021fa <_read>
 8012f40:	1c43      	adds	r3, r0, #1
 8012f42:	d102      	bne.n	8012f4a <_read_r+0x1e>
 8012f44:	682b      	ldr	r3, [r5, #0]
 8012f46:	b103      	cbz	r3, 8012f4a <_read_r+0x1e>
 8012f48:	6023      	str	r3, [r4, #0]
 8012f4a:	bd38      	pop	{r3, r4, r5, pc}
 8012f4c:	20004e7c 	.word	0x20004e7c

08012f50 <_write_r>:
 8012f50:	b538      	push	{r3, r4, r5, lr}
 8012f52:	4d07      	ldr	r5, [pc, #28]	@ (8012f70 <_write_r+0x20>)
 8012f54:	4604      	mov	r4, r0
 8012f56:	4608      	mov	r0, r1
 8012f58:	4611      	mov	r1, r2
 8012f5a:	2200      	movs	r2, #0
 8012f5c:	602a      	str	r2, [r5, #0]
 8012f5e:	461a      	mov	r2, r3
 8012f60:	f7f0 fbac 	bl	80036bc <_write>
 8012f64:	1c43      	adds	r3, r0, #1
 8012f66:	d102      	bne.n	8012f6e <_write_r+0x1e>
 8012f68:	682b      	ldr	r3, [r5, #0]
 8012f6a:	b103      	cbz	r3, 8012f6e <_write_r+0x1e>
 8012f6c:	6023      	str	r3, [r4, #0]
 8012f6e:	bd38      	pop	{r3, r4, r5, pc}
 8012f70:	20004e7c 	.word	0x20004e7c

08012f74 <__errno>:
 8012f74:	4b01      	ldr	r3, [pc, #4]	@ (8012f7c <__errno+0x8>)
 8012f76:	6818      	ldr	r0, [r3, #0]
 8012f78:	4770      	bx	lr
 8012f7a:	bf00      	nop
 8012f7c:	20000020 	.word	0x20000020

08012f80 <__libc_init_array>:
 8012f80:	b570      	push	{r4, r5, r6, lr}
 8012f82:	4d0d      	ldr	r5, [pc, #52]	@ (8012fb8 <__libc_init_array+0x38>)
 8012f84:	4c0d      	ldr	r4, [pc, #52]	@ (8012fbc <__libc_init_array+0x3c>)
 8012f86:	1b64      	subs	r4, r4, r5
 8012f88:	10a4      	asrs	r4, r4, #2
 8012f8a:	2600      	movs	r6, #0
 8012f8c:	42a6      	cmp	r6, r4
 8012f8e:	d109      	bne.n	8012fa4 <__libc_init_array+0x24>
 8012f90:	4d0b      	ldr	r5, [pc, #44]	@ (8012fc0 <__libc_init_array+0x40>)
 8012f92:	4c0c      	ldr	r4, [pc, #48]	@ (8012fc4 <__libc_init_array+0x44>)
 8012f94:	f003 fcd2 	bl	801693c <_init>
 8012f98:	1b64      	subs	r4, r4, r5
 8012f9a:	10a4      	asrs	r4, r4, #2
 8012f9c:	2600      	movs	r6, #0
 8012f9e:	42a6      	cmp	r6, r4
 8012fa0:	d105      	bne.n	8012fae <__libc_init_array+0x2e>
 8012fa2:	bd70      	pop	{r4, r5, r6, pc}
 8012fa4:	f855 3b04 	ldr.w	r3, [r5], #4
 8012fa8:	4798      	blx	r3
 8012faa:	3601      	adds	r6, #1
 8012fac:	e7ee      	b.n	8012f8c <__libc_init_array+0xc>
 8012fae:	f855 3b04 	ldr.w	r3, [r5], #4
 8012fb2:	4798      	blx	r3
 8012fb4:	3601      	adds	r6, #1
 8012fb6:	e7f2      	b.n	8012f9e <__libc_init_array+0x1e>
 8012fb8:	080173cc 	.word	0x080173cc
 8012fbc:	080173cc 	.word	0x080173cc
 8012fc0:	080173cc 	.word	0x080173cc
 8012fc4:	080173d0 	.word	0x080173d0

08012fc8 <__retarget_lock_init_recursive>:
 8012fc8:	4770      	bx	lr

08012fca <__retarget_lock_acquire_recursive>:
 8012fca:	4770      	bx	lr

08012fcc <__retarget_lock_release_recursive>:
 8012fcc:	4770      	bx	lr

08012fce <memcpy>:
 8012fce:	440a      	add	r2, r1
 8012fd0:	4291      	cmp	r1, r2
 8012fd2:	f100 33ff 	add.w	r3, r0, #4294967295
 8012fd6:	d100      	bne.n	8012fda <memcpy+0xc>
 8012fd8:	4770      	bx	lr
 8012fda:	b510      	push	{r4, lr}
 8012fdc:	f811 4b01 	ldrb.w	r4, [r1], #1
 8012fe0:	f803 4f01 	strb.w	r4, [r3, #1]!
 8012fe4:	4291      	cmp	r1, r2
 8012fe6:	d1f9      	bne.n	8012fdc <memcpy+0xe>
 8012fe8:	bd10      	pop	{r4, pc}
	...

08012fec <nanf>:
 8012fec:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8012ff4 <nanf+0x8>
 8012ff0:	4770      	bx	lr
 8012ff2:	bf00      	nop
 8012ff4:	7fc00000 	.word	0x7fc00000

08012ff8 <quorem>:
 8012ff8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012ffc:	6903      	ldr	r3, [r0, #16]
 8012ffe:	690c      	ldr	r4, [r1, #16]
 8013000:	42a3      	cmp	r3, r4
 8013002:	4607      	mov	r7, r0
 8013004:	db7e      	blt.n	8013104 <quorem+0x10c>
 8013006:	3c01      	subs	r4, #1
 8013008:	f101 0814 	add.w	r8, r1, #20
 801300c:	00a3      	lsls	r3, r4, #2
 801300e:	f100 0514 	add.w	r5, r0, #20
 8013012:	9300      	str	r3, [sp, #0]
 8013014:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8013018:	9301      	str	r3, [sp, #4]
 801301a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 801301e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8013022:	3301      	adds	r3, #1
 8013024:	429a      	cmp	r2, r3
 8013026:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 801302a:	fbb2 f6f3 	udiv	r6, r2, r3
 801302e:	d32e      	bcc.n	801308e <quorem+0x96>
 8013030:	f04f 0a00 	mov.w	sl, #0
 8013034:	46c4      	mov	ip, r8
 8013036:	46ae      	mov	lr, r5
 8013038:	46d3      	mov	fp, sl
 801303a:	f85c 3b04 	ldr.w	r3, [ip], #4
 801303e:	b298      	uxth	r0, r3
 8013040:	fb06 a000 	mla	r0, r6, r0, sl
 8013044:	0c02      	lsrs	r2, r0, #16
 8013046:	0c1b      	lsrs	r3, r3, #16
 8013048:	fb06 2303 	mla	r3, r6, r3, r2
 801304c:	f8de 2000 	ldr.w	r2, [lr]
 8013050:	b280      	uxth	r0, r0
 8013052:	b292      	uxth	r2, r2
 8013054:	1a12      	subs	r2, r2, r0
 8013056:	445a      	add	r2, fp
 8013058:	f8de 0000 	ldr.w	r0, [lr]
 801305c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8013060:	b29b      	uxth	r3, r3
 8013062:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8013066:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 801306a:	b292      	uxth	r2, r2
 801306c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8013070:	45e1      	cmp	r9, ip
 8013072:	f84e 2b04 	str.w	r2, [lr], #4
 8013076:	ea4f 4b23 	mov.w	fp, r3, asr #16
 801307a:	d2de      	bcs.n	801303a <quorem+0x42>
 801307c:	9b00      	ldr	r3, [sp, #0]
 801307e:	58eb      	ldr	r3, [r5, r3]
 8013080:	b92b      	cbnz	r3, 801308e <quorem+0x96>
 8013082:	9b01      	ldr	r3, [sp, #4]
 8013084:	3b04      	subs	r3, #4
 8013086:	429d      	cmp	r5, r3
 8013088:	461a      	mov	r2, r3
 801308a:	d32f      	bcc.n	80130ec <quorem+0xf4>
 801308c:	613c      	str	r4, [r7, #16]
 801308e:	4638      	mov	r0, r7
 8013090:	f001 f9c6 	bl	8014420 <__mcmp>
 8013094:	2800      	cmp	r0, #0
 8013096:	db25      	blt.n	80130e4 <quorem+0xec>
 8013098:	4629      	mov	r1, r5
 801309a:	2000      	movs	r0, #0
 801309c:	f858 2b04 	ldr.w	r2, [r8], #4
 80130a0:	f8d1 c000 	ldr.w	ip, [r1]
 80130a4:	fa1f fe82 	uxth.w	lr, r2
 80130a8:	fa1f f38c 	uxth.w	r3, ip
 80130ac:	eba3 030e 	sub.w	r3, r3, lr
 80130b0:	4403      	add	r3, r0
 80130b2:	0c12      	lsrs	r2, r2, #16
 80130b4:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80130b8:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80130bc:	b29b      	uxth	r3, r3
 80130be:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80130c2:	45c1      	cmp	r9, r8
 80130c4:	f841 3b04 	str.w	r3, [r1], #4
 80130c8:	ea4f 4022 	mov.w	r0, r2, asr #16
 80130cc:	d2e6      	bcs.n	801309c <quorem+0xa4>
 80130ce:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80130d2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80130d6:	b922      	cbnz	r2, 80130e2 <quorem+0xea>
 80130d8:	3b04      	subs	r3, #4
 80130da:	429d      	cmp	r5, r3
 80130dc:	461a      	mov	r2, r3
 80130de:	d30b      	bcc.n	80130f8 <quorem+0x100>
 80130e0:	613c      	str	r4, [r7, #16]
 80130e2:	3601      	adds	r6, #1
 80130e4:	4630      	mov	r0, r6
 80130e6:	b003      	add	sp, #12
 80130e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80130ec:	6812      	ldr	r2, [r2, #0]
 80130ee:	3b04      	subs	r3, #4
 80130f0:	2a00      	cmp	r2, #0
 80130f2:	d1cb      	bne.n	801308c <quorem+0x94>
 80130f4:	3c01      	subs	r4, #1
 80130f6:	e7c6      	b.n	8013086 <quorem+0x8e>
 80130f8:	6812      	ldr	r2, [r2, #0]
 80130fa:	3b04      	subs	r3, #4
 80130fc:	2a00      	cmp	r2, #0
 80130fe:	d1ef      	bne.n	80130e0 <quorem+0xe8>
 8013100:	3c01      	subs	r4, #1
 8013102:	e7ea      	b.n	80130da <quorem+0xe2>
 8013104:	2000      	movs	r0, #0
 8013106:	e7ee      	b.n	80130e6 <quorem+0xee>

08013108 <_dtoa_r>:
 8013108:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801310c:	69c7      	ldr	r7, [r0, #28]
 801310e:	b097      	sub	sp, #92	@ 0x5c
 8013110:	ed8d 0b04 	vstr	d0, [sp, #16]
 8013114:	ec55 4b10 	vmov	r4, r5, d0
 8013118:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 801311a:	9107      	str	r1, [sp, #28]
 801311c:	4681      	mov	r9, r0
 801311e:	920c      	str	r2, [sp, #48]	@ 0x30
 8013120:	9311      	str	r3, [sp, #68]	@ 0x44
 8013122:	b97f      	cbnz	r7, 8013144 <_dtoa_r+0x3c>
 8013124:	2010      	movs	r0, #16
 8013126:	f000 fe09 	bl	8013d3c <malloc>
 801312a:	4602      	mov	r2, r0
 801312c:	f8c9 001c 	str.w	r0, [r9, #28]
 8013130:	b920      	cbnz	r0, 801313c <_dtoa_r+0x34>
 8013132:	4ba9      	ldr	r3, [pc, #676]	@ (80133d8 <_dtoa_r+0x2d0>)
 8013134:	21ef      	movs	r1, #239	@ 0xef
 8013136:	48a9      	ldr	r0, [pc, #676]	@ (80133dc <_dtoa_r+0x2d4>)
 8013138:	f002 fdf2 	bl	8015d20 <__assert_func>
 801313c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8013140:	6007      	str	r7, [r0, #0]
 8013142:	60c7      	str	r7, [r0, #12]
 8013144:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8013148:	6819      	ldr	r1, [r3, #0]
 801314a:	b159      	cbz	r1, 8013164 <_dtoa_r+0x5c>
 801314c:	685a      	ldr	r2, [r3, #4]
 801314e:	604a      	str	r2, [r1, #4]
 8013150:	2301      	movs	r3, #1
 8013152:	4093      	lsls	r3, r2
 8013154:	608b      	str	r3, [r1, #8]
 8013156:	4648      	mov	r0, r9
 8013158:	f000 fee6 	bl	8013f28 <_Bfree>
 801315c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8013160:	2200      	movs	r2, #0
 8013162:	601a      	str	r2, [r3, #0]
 8013164:	1e2b      	subs	r3, r5, #0
 8013166:	bfb9      	ittee	lt
 8013168:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 801316c:	9305      	strlt	r3, [sp, #20]
 801316e:	2300      	movge	r3, #0
 8013170:	6033      	strge	r3, [r6, #0]
 8013172:	9f05      	ldr	r7, [sp, #20]
 8013174:	4b9a      	ldr	r3, [pc, #616]	@ (80133e0 <_dtoa_r+0x2d8>)
 8013176:	bfbc      	itt	lt
 8013178:	2201      	movlt	r2, #1
 801317a:	6032      	strlt	r2, [r6, #0]
 801317c:	43bb      	bics	r3, r7
 801317e:	d112      	bne.n	80131a6 <_dtoa_r+0x9e>
 8013180:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8013182:	f242 730f 	movw	r3, #9999	@ 0x270f
 8013186:	6013      	str	r3, [r2, #0]
 8013188:	f3c7 0313 	ubfx	r3, r7, #0, #20
 801318c:	4323      	orrs	r3, r4
 801318e:	f000 855a 	beq.w	8013c46 <_dtoa_r+0xb3e>
 8013192:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8013194:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 80133f4 <_dtoa_r+0x2ec>
 8013198:	2b00      	cmp	r3, #0
 801319a:	f000 855c 	beq.w	8013c56 <_dtoa_r+0xb4e>
 801319e:	f10a 0303 	add.w	r3, sl, #3
 80131a2:	f000 bd56 	b.w	8013c52 <_dtoa_r+0xb4a>
 80131a6:	ed9d 7b04 	vldr	d7, [sp, #16]
 80131aa:	2200      	movs	r2, #0
 80131ac:	ec51 0b17 	vmov	r0, r1, d7
 80131b0:	2300      	movs	r3, #0
 80131b2:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 80131b6:	f7ed fcaf 	bl	8000b18 <__aeabi_dcmpeq>
 80131ba:	4680      	mov	r8, r0
 80131bc:	b158      	cbz	r0, 80131d6 <_dtoa_r+0xce>
 80131be:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80131c0:	2301      	movs	r3, #1
 80131c2:	6013      	str	r3, [r2, #0]
 80131c4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80131c6:	b113      	cbz	r3, 80131ce <_dtoa_r+0xc6>
 80131c8:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80131ca:	4b86      	ldr	r3, [pc, #536]	@ (80133e4 <_dtoa_r+0x2dc>)
 80131cc:	6013      	str	r3, [r2, #0]
 80131ce:	f8df a228 	ldr.w	sl, [pc, #552]	@ 80133f8 <_dtoa_r+0x2f0>
 80131d2:	f000 bd40 	b.w	8013c56 <_dtoa_r+0xb4e>
 80131d6:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 80131da:	aa14      	add	r2, sp, #80	@ 0x50
 80131dc:	a915      	add	r1, sp, #84	@ 0x54
 80131de:	4648      	mov	r0, r9
 80131e0:	f001 fa3e 	bl	8014660 <__d2b>
 80131e4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80131e8:	9002      	str	r0, [sp, #8]
 80131ea:	2e00      	cmp	r6, #0
 80131ec:	d078      	beq.n	80132e0 <_dtoa_r+0x1d8>
 80131ee:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80131f0:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 80131f4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80131f8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80131fc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8013200:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8013204:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8013208:	4619      	mov	r1, r3
 801320a:	2200      	movs	r2, #0
 801320c:	4b76      	ldr	r3, [pc, #472]	@ (80133e8 <_dtoa_r+0x2e0>)
 801320e:	f7ed f863 	bl	80002d8 <__aeabi_dsub>
 8013212:	a36b      	add	r3, pc, #428	@ (adr r3, 80133c0 <_dtoa_r+0x2b8>)
 8013214:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013218:	f7ed fa16 	bl	8000648 <__aeabi_dmul>
 801321c:	a36a      	add	r3, pc, #424	@ (adr r3, 80133c8 <_dtoa_r+0x2c0>)
 801321e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013222:	f7ed f85b 	bl	80002dc <__adddf3>
 8013226:	4604      	mov	r4, r0
 8013228:	4630      	mov	r0, r6
 801322a:	460d      	mov	r5, r1
 801322c:	f7ed f9a2 	bl	8000574 <__aeabi_i2d>
 8013230:	a367      	add	r3, pc, #412	@ (adr r3, 80133d0 <_dtoa_r+0x2c8>)
 8013232:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013236:	f7ed fa07 	bl	8000648 <__aeabi_dmul>
 801323a:	4602      	mov	r2, r0
 801323c:	460b      	mov	r3, r1
 801323e:	4620      	mov	r0, r4
 8013240:	4629      	mov	r1, r5
 8013242:	f7ed f84b 	bl	80002dc <__adddf3>
 8013246:	4604      	mov	r4, r0
 8013248:	460d      	mov	r5, r1
 801324a:	f7ed fcad 	bl	8000ba8 <__aeabi_d2iz>
 801324e:	2200      	movs	r2, #0
 8013250:	4607      	mov	r7, r0
 8013252:	2300      	movs	r3, #0
 8013254:	4620      	mov	r0, r4
 8013256:	4629      	mov	r1, r5
 8013258:	f7ed fc68 	bl	8000b2c <__aeabi_dcmplt>
 801325c:	b140      	cbz	r0, 8013270 <_dtoa_r+0x168>
 801325e:	4638      	mov	r0, r7
 8013260:	f7ed f988 	bl	8000574 <__aeabi_i2d>
 8013264:	4622      	mov	r2, r4
 8013266:	462b      	mov	r3, r5
 8013268:	f7ed fc56 	bl	8000b18 <__aeabi_dcmpeq>
 801326c:	b900      	cbnz	r0, 8013270 <_dtoa_r+0x168>
 801326e:	3f01      	subs	r7, #1
 8013270:	2f16      	cmp	r7, #22
 8013272:	d852      	bhi.n	801331a <_dtoa_r+0x212>
 8013274:	4b5d      	ldr	r3, [pc, #372]	@ (80133ec <_dtoa_r+0x2e4>)
 8013276:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 801327a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801327e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8013282:	f7ed fc53 	bl	8000b2c <__aeabi_dcmplt>
 8013286:	2800      	cmp	r0, #0
 8013288:	d049      	beq.n	801331e <_dtoa_r+0x216>
 801328a:	3f01      	subs	r7, #1
 801328c:	2300      	movs	r3, #0
 801328e:	9310      	str	r3, [sp, #64]	@ 0x40
 8013290:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8013292:	1b9b      	subs	r3, r3, r6
 8013294:	1e5a      	subs	r2, r3, #1
 8013296:	bf45      	ittet	mi
 8013298:	f1c3 0301 	rsbmi	r3, r3, #1
 801329c:	9300      	strmi	r3, [sp, #0]
 801329e:	2300      	movpl	r3, #0
 80132a0:	2300      	movmi	r3, #0
 80132a2:	9206      	str	r2, [sp, #24]
 80132a4:	bf54      	ite	pl
 80132a6:	9300      	strpl	r3, [sp, #0]
 80132a8:	9306      	strmi	r3, [sp, #24]
 80132aa:	2f00      	cmp	r7, #0
 80132ac:	db39      	blt.n	8013322 <_dtoa_r+0x21a>
 80132ae:	9b06      	ldr	r3, [sp, #24]
 80132b0:	970d      	str	r7, [sp, #52]	@ 0x34
 80132b2:	443b      	add	r3, r7
 80132b4:	9306      	str	r3, [sp, #24]
 80132b6:	2300      	movs	r3, #0
 80132b8:	9308      	str	r3, [sp, #32]
 80132ba:	9b07      	ldr	r3, [sp, #28]
 80132bc:	2b09      	cmp	r3, #9
 80132be:	d863      	bhi.n	8013388 <_dtoa_r+0x280>
 80132c0:	2b05      	cmp	r3, #5
 80132c2:	bfc4      	itt	gt
 80132c4:	3b04      	subgt	r3, #4
 80132c6:	9307      	strgt	r3, [sp, #28]
 80132c8:	9b07      	ldr	r3, [sp, #28]
 80132ca:	f1a3 0302 	sub.w	r3, r3, #2
 80132ce:	bfcc      	ite	gt
 80132d0:	2400      	movgt	r4, #0
 80132d2:	2401      	movle	r4, #1
 80132d4:	2b03      	cmp	r3, #3
 80132d6:	d863      	bhi.n	80133a0 <_dtoa_r+0x298>
 80132d8:	e8df f003 	tbb	[pc, r3]
 80132dc:	2b375452 	.word	0x2b375452
 80132e0:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80132e4:	441e      	add	r6, r3
 80132e6:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80132ea:	2b20      	cmp	r3, #32
 80132ec:	bfc1      	itttt	gt
 80132ee:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80132f2:	409f      	lslgt	r7, r3
 80132f4:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80132f8:	fa24 f303 	lsrgt.w	r3, r4, r3
 80132fc:	bfd6      	itet	le
 80132fe:	f1c3 0320 	rsble	r3, r3, #32
 8013302:	ea47 0003 	orrgt.w	r0, r7, r3
 8013306:	fa04 f003 	lslle.w	r0, r4, r3
 801330a:	f7ed f923 	bl	8000554 <__aeabi_ui2d>
 801330e:	2201      	movs	r2, #1
 8013310:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8013314:	3e01      	subs	r6, #1
 8013316:	9212      	str	r2, [sp, #72]	@ 0x48
 8013318:	e776      	b.n	8013208 <_dtoa_r+0x100>
 801331a:	2301      	movs	r3, #1
 801331c:	e7b7      	b.n	801328e <_dtoa_r+0x186>
 801331e:	9010      	str	r0, [sp, #64]	@ 0x40
 8013320:	e7b6      	b.n	8013290 <_dtoa_r+0x188>
 8013322:	9b00      	ldr	r3, [sp, #0]
 8013324:	1bdb      	subs	r3, r3, r7
 8013326:	9300      	str	r3, [sp, #0]
 8013328:	427b      	negs	r3, r7
 801332a:	9308      	str	r3, [sp, #32]
 801332c:	2300      	movs	r3, #0
 801332e:	930d      	str	r3, [sp, #52]	@ 0x34
 8013330:	e7c3      	b.n	80132ba <_dtoa_r+0x1b2>
 8013332:	2301      	movs	r3, #1
 8013334:	9309      	str	r3, [sp, #36]	@ 0x24
 8013336:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8013338:	eb07 0b03 	add.w	fp, r7, r3
 801333c:	f10b 0301 	add.w	r3, fp, #1
 8013340:	2b01      	cmp	r3, #1
 8013342:	9303      	str	r3, [sp, #12]
 8013344:	bfb8      	it	lt
 8013346:	2301      	movlt	r3, #1
 8013348:	e006      	b.n	8013358 <_dtoa_r+0x250>
 801334a:	2301      	movs	r3, #1
 801334c:	9309      	str	r3, [sp, #36]	@ 0x24
 801334e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8013350:	2b00      	cmp	r3, #0
 8013352:	dd28      	ble.n	80133a6 <_dtoa_r+0x29e>
 8013354:	469b      	mov	fp, r3
 8013356:	9303      	str	r3, [sp, #12]
 8013358:	f8d9 001c 	ldr.w	r0, [r9, #28]
 801335c:	2100      	movs	r1, #0
 801335e:	2204      	movs	r2, #4
 8013360:	f102 0514 	add.w	r5, r2, #20
 8013364:	429d      	cmp	r5, r3
 8013366:	d926      	bls.n	80133b6 <_dtoa_r+0x2ae>
 8013368:	6041      	str	r1, [r0, #4]
 801336a:	4648      	mov	r0, r9
 801336c:	f000 fd9c 	bl	8013ea8 <_Balloc>
 8013370:	4682      	mov	sl, r0
 8013372:	2800      	cmp	r0, #0
 8013374:	d142      	bne.n	80133fc <_dtoa_r+0x2f4>
 8013376:	4b1e      	ldr	r3, [pc, #120]	@ (80133f0 <_dtoa_r+0x2e8>)
 8013378:	4602      	mov	r2, r0
 801337a:	f240 11af 	movw	r1, #431	@ 0x1af
 801337e:	e6da      	b.n	8013136 <_dtoa_r+0x2e>
 8013380:	2300      	movs	r3, #0
 8013382:	e7e3      	b.n	801334c <_dtoa_r+0x244>
 8013384:	2300      	movs	r3, #0
 8013386:	e7d5      	b.n	8013334 <_dtoa_r+0x22c>
 8013388:	2401      	movs	r4, #1
 801338a:	2300      	movs	r3, #0
 801338c:	9307      	str	r3, [sp, #28]
 801338e:	9409      	str	r4, [sp, #36]	@ 0x24
 8013390:	f04f 3bff 	mov.w	fp, #4294967295
 8013394:	2200      	movs	r2, #0
 8013396:	f8cd b00c 	str.w	fp, [sp, #12]
 801339a:	2312      	movs	r3, #18
 801339c:	920c      	str	r2, [sp, #48]	@ 0x30
 801339e:	e7db      	b.n	8013358 <_dtoa_r+0x250>
 80133a0:	2301      	movs	r3, #1
 80133a2:	9309      	str	r3, [sp, #36]	@ 0x24
 80133a4:	e7f4      	b.n	8013390 <_dtoa_r+0x288>
 80133a6:	f04f 0b01 	mov.w	fp, #1
 80133aa:	f8cd b00c 	str.w	fp, [sp, #12]
 80133ae:	465b      	mov	r3, fp
 80133b0:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 80133b4:	e7d0      	b.n	8013358 <_dtoa_r+0x250>
 80133b6:	3101      	adds	r1, #1
 80133b8:	0052      	lsls	r2, r2, #1
 80133ba:	e7d1      	b.n	8013360 <_dtoa_r+0x258>
 80133bc:	f3af 8000 	nop.w
 80133c0:	636f4361 	.word	0x636f4361
 80133c4:	3fd287a7 	.word	0x3fd287a7
 80133c8:	8b60c8b3 	.word	0x8b60c8b3
 80133cc:	3fc68a28 	.word	0x3fc68a28
 80133d0:	509f79fb 	.word	0x509f79fb
 80133d4:	3fd34413 	.word	0x3fd34413
 80133d8:	08016fda 	.word	0x08016fda
 80133dc:	08016ff1 	.word	0x08016ff1
 80133e0:	7ff00000 	.word	0x7ff00000
 80133e4:	08016fa5 	.word	0x08016fa5
 80133e8:	3ff80000 	.word	0x3ff80000
 80133ec:	080171a0 	.word	0x080171a0
 80133f0:	08017049 	.word	0x08017049
 80133f4:	08016fd6 	.word	0x08016fd6
 80133f8:	08016fa4 	.word	0x08016fa4
 80133fc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8013400:	6018      	str	r0, [r3, #0]
 8013402:	9b03      	ldr	r3, [sp, #12]
 8013404:	2b0e      	cmp	r3, #14
 8013406:	f200 80a1 	bhi.w	801354c <_dtoa_r+0x444>
 801340a:	2c00      	cmp	r4, #0
 801340c:	f000 809e 	beq.w	801354c <_dtoa_r+0x444>
 8013410:	2f00      	cmp	r7, #0
 8013412:	dd33      	ble.n	801347c <_dtoa_r+0x374>
 8013414:	4b9c      	ldr	r3, [pc, #624]	@ (8013688 <_dtoa_r+0x580>)
 8013416:	f007 020f 	and.w	r2, r7, #15
 801341a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801341e:	ed93 7b00 	vldr	d7, [r3]
 8013422:	05f8      	lsls	r0, r7, #23
 8013424:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8013428:	ea4f 1427 	mov.w	r4, r7, asr #4
 801342c:	d516      	bpl.n	801345c <_dtoa_r+0x354>
 801342e:	4b97      	ldr	r3, [pc, #604]	@ (801368c <_dtoa_r+0x584>)
 8013430:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8013434:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8013438:	f7ed fa30 	bl	800089c <__aeabi_ddiv>
 801343c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8013440:	f004 040f 	and.w	r4, r4, #15
 8013444:	2603      	movs	r6, #3
 8013446:	4d91      	ldr	r5, [pc, #580]	@ (801368c <_dtoa_r+0x584>)
 8013448:	b954      	cbnz	r4, 8013460 <_dtoa_r+0x358>
 801344a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 801344e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8013452:	f7ed fa23 	bl	800089c <__aeabi_ddiv>
 8013456:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801345a:	e028      	b.n	80134ae <_dtoa_r+0x3a6>
 801345c:	2602      	movs	r6, #2
 801345e:	e7f2      	b.n	8013446 <_dtoa_r+0x33e>
 8013460:	07e1      	lsls	r1, r4, #31
 8013462:	d508      	bpl.n	8013476 <_dtoa_r+0x36e>
 8013464:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8013468:	e9d5 2300 	ldrd	r2, r3, [r5]
 801346c:	f7ed f8ec 	bl	8000648 <__aeabi_dmul>
 8013470:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8013474:	3601      	adds	r6, #1
 8013476:	1064      	asrs	r4, r4, #1
 8013478:	3508      	adds	r5, #8
 801347a:	e7e5      	b.n	8013448 <_dtoa_r+0x340>
 801347c:	f000 80af 	beq.w	80135de <_dtoa_r+0x4d6>
 8013480:	427c      	negs	r4, r7
 8013482:	4b81      	ldr	r3, [pc, #516]	@ (8013688 <_dtoa_r+0x580>)
 8013484:	4d81      	ldr	r5, [pc, #516]	@ (801368c <_dtoa_r+0x584>)
 8013486:	f004 020f 	and.w	r2, r4, #15
 801348a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801348e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013492:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8013496:	f7ed f8d7 	bl	8000648 <__aeabi_dmul>
 801349a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801349e:	1124      	asrs	r4, r4, #4
 80134a0:	2300      	movs	r3, #0
 80134a2:	2602      	movs	r6, #2
 80134a4:	2c00      	cmp	r4, #0
 80134a6:	f040 808f 	bne.w	80135c8 <_dtoa_r+0x4c0>
 80134aa:	2b00      	cmp	r3, #0
 80134ac:	d1d3      	bne.n	8013456 <_dtoa_r+0x34e>
 80134ae:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80134b0:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80134b4:	2b00      	cmp	r3, #0
 80134b6:	f000 8094 	beq.w	80135e2 <_dtoa_r+0x4da>
 80134ba:	4b75      	ldr	r3, [pc, #468]	@ (8013690 <_dtoa_r+0x588>)
 80134bc:	2200      	movs	r2, #0
 80134be:	4620      	mov	r0, r4
 80134c0:	4629      	mov	r1, r5
 80134c2:	f7ed fb33 	bl	8000b2c <__aeabi_dcmplt>
 80134c6:	2800      	cmp	r0, #0
 80134c8:	f000 808b 	beq.w	80135e2 <_dtoa_r+0x4da>
 80134cc:	9b03      	ldr	r3, [sp, #12]
 80134ce:	2b00      	cmp	r3, #0
 80134d0:	f000 8087 	beq.w	80135e2 <_dtoa_r+0x4da>
 80134d4:	f1bb 0f00 	cmp.w	fp, #0
 80134d8:	dd34      	ble.n	8013544 <_dtoa_r+0x43c>
 80134da:	4620      	mov	r0, r4
 80134dc:	4b6d      	ldr	r3, [pc, #436]	@ (8013694 <_dtoa_r+0x58c>)
 80134de:	2200      	movs	r2, #0
 80134e0:	4629      	mov	r1, r5
 80134e2:	f7ed f8b1 	bl	8000648 <__aeabi_dmul>
 80134e6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80134ea:	f107 38ff 	add.w	r8, r7, #4294967295
 80134ee:	3601      	adds	r6, #1
 80134f0:	465c      	mov	r4, fp
 80134f2:	4630      	mov	r0, r6
 80134f4:	f7ed f83e 	bl	8000574 <__aeabi_i2d>
 80134f8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80134fc:	f7ed f8a4 	bl	8000648 <__aeabi_dmul>
 8013500:	4b65      	ldr	r3, [pc, #404]	@ (8013698 <_dtoa_r+0x590>)
 8013502:	2200      	movs	r2, #0
 8013504:	f7ec feea 	bl	80002dc <__adddf3>
 8013508:	4605      	mov	r5, r0
 801350a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 801350e:	2c00      	cmp	r4, #0
 8013510:	d16a      	bne.n	80135e8 <_dtoa_r+0x4e0>
 8013512:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8013516:	4b61      	ldr	r3, [pc, #388]	@ (801369c <_dtoa_r+0x594>)
 8013518:	2200      	movs	r2, #0
 801351a:	f7ec fedd 	bl	80002d8 <__aeabi_dsub>
 801351e:	4602      	mov	r2, r0
 8013520:	460b      	mov	r3, r1
 8013522:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8013526:	462a      	mov	r2, r5
 8013528:	4633      	mov	r3, r6
 801352a:	f7ed fb1d 	bl	8000b68 <__aeabi_dcmpgt>
 801352e:	2800      	cmp	r0, #0
 8013530:	f040 8298 	bne.w	8013a64 <_dtoa_r+0x95c>
 8013534:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8013538:	462a      	mov	r2, r5
 801353a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 801353e:	f7ed faf5 	bl	8000b2c <__aeabi_dcmplt>
 8013542:	bb38      	cbnz	r0, 8013594 <_dtoa_r+0x48c>
 8013544:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8013548:	e9cd 3404 	strd	r3, r4, [sp, #16]
 801354c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 801354e:	2b00      	cmp	r3, #0
 8013550:	f2c0 8157 	blt.w	8013802 <_dtoa_r+0x6fa>
 8013554:	2f0e      	cmp	r7, #14
 8013556:	f300 8154 	bgt.w	8013802 <_dtoa_r+0x6fa>
 801355a:	4b4b      	ldr	r3, [pc, #300]	@ (8013688 <_dtoa_r+0x580>)
 801355c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8013560:	ed93 7b00 	vldr	d7, [r3]
 8013564:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8013566:	2b00      	cmp	r3, #0
 8013568:	ed8d 7b00 	vstr	d7, [sp]
 801356c:	f280 80e5 	bge.w	801373a <_dtoa_r+0x632>
 8013570:	9b03      	ldr	r3, [sp, #12]
 8013572:	2b00      	cmp	r3, #0
 8013574:	f300 80e1 	bgt.w	801373a <_dtoa_r+0x632>
 8013578:	d10c      	bne.n	8013594 <_dtoa_r+0x48c>
 801357a:	4b48      	ldr	r3, [pc, #288]	@ (801369c <_dtoa_r+0x594>)
 801357c:	2200      	movs	r2, #0
 801357e:	ec51 0b17 	vmov	r0, r1, d7
 8013582:	f7ed f861 	bl	8000648 <__aeabi_dmul>
 8013586:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801358a:	f7ed fae3 	bl	8000b54 <__aeabi_dcmpge>
 801358e:	2800      	cmp	r0, #0
 8013590:	f000 8266 	beq.w	8013a60 <_dtoa_r+0x958>
 8013594:	2400      	movs	r4, #0
 8013596:	4625      	mov	r5, r4
 8013598:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801359a:	4656      	mov	r6, sl
 801359c:	ea6f 0803 	mvn.w	r8, r3
 80135a0:	2700      	movs	r7, #0
 80135a2:	4621      	mov	r1, r4
 80135a4:	4648      	mov	r0, r9
 80135a6:	f000 fcbf 	bl	8013f28 <_Bfree>
 80135aa:	2d00      	cmp	r5, #0
 80135ac:	f000 80bd 	beq.w	801372a <_dtoa_r+0x622>
 80135b0:	b12f      	cbz	r7, 80135be <_dtoa_r+0x4b6>
 80135b2:	42af      	cmp	r7, r5
 80135b4:	d003      	beq.n	80135be <_dtoa_r+0x4b6>
 80135b6:	4639      	mov	r1, r7
 80135b8:	4648      	mov	r0, r9
 80135ba:	f000 fcb5 	bl	8013f28 <_Bfree>
 80135be:	4629      	mov	r1, r5
 80135c0:	4648      	mov	r0, r9
 80135c2:	f000 fcb1 	bl	8013f28 <_Bfree>
 80135c6:	e0b0      	b.n	801372a <_dtoa_r+0x622>
 80135c8:	07e2      	lsls	r2, r4, #31
 80135ca:	d505      	bpl.n	80135d8 <_dtoa_r+0x4d0>
 80135cc:	e9d5 2300 	ldrd	r2, r3, [r5]
 80135d0:	f7ed f83a 	bl	8000648 <__aeabi_dmul>
 80135d4:	3601      	adds	r6, #1
 80135d6:	2301      	movs	r3, #1
 80135d8:	1064      	asrs	r4, r4, #1
 80135da:	3508      	adds	r5, #8
 80135dc:	e762      	b.n	80134a4 <_dtoa_r+0x39c>
 80135de:	2602      	movs	r6, #2
 80135e0:	e765      	b.n	80134ae <_dtoa_r+0x3a6>
 80135e2:	9c03      	ldr	r4, [sp, #12]
 80135e4:	46b8      	mov	r8, r7
 80135e6:	e784      	b.n	80134f2 <_dtoa_r+0x3ea>
 80135e8:	4b27      	ldr	r3, [pc, #156]	@ (8013688 <_dtoa_r+0x580>)
 80135ea:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80135ec:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80135f0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80135f4:	4454      	add	r4, sl
 80135f6:	2900      	cmp	r1, #0
 80135f8:	d054      	beq.n	80136a4 <_dtoa_r+0x59c>
 80135fa:	4929      	ldr	r1, [pc, #164]	@ (80136a0 <_dtoa_r+0x598>)
 80135fc:	2000      	movs	r0, #0
 80135fe:	f7ed f94d 	bl	800089c <__aeabi_ddiv>
 8013602:	4633      	mov	r3, r6
 8013604:	462a      	mov	r2, r5
 8013606:	f7ec fe67 	bl	80002d8 <__aeabi_dsub>
 801360a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 801360e:	4656      	mov	r6, sl
 8013610:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8013614:	f7ed fac8 	bl	8000ba8 <__aeabi_d2iz>
 8013618:	4605      	mov	r5, r0
 801361a:	f7ec ffab 	bl	8000574 <__aeabi_i2d>
 801361e:	4602      	mov	r2, r0
 8013620:	460b      	mov	r3, r1
 8013622:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8013626:	f7ec fe57 	bl	80002d8 <__aeabi_dsub>
 801362a:	3530      	adds	r5, #48	@ 0x30
 801362c:	4602      	mov	r2, r0
 801362e:	460b      	mov	r3, r1
 8013630:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8013634:	f806 5b01 	strb.w	r5, [r6], #1
 8013638:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 801363c:	f7ed fa76 	bl	8000b2c <__aeabi_dcmplt>
 8013640:	2800      	cmp	r0, #0
 8013642:	d172      	bne.n	801372a <_dtoa_r+0x622>
 8013644:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8013648:	4911      	ldr	r1, [pc, #68]	@ (8013690 <_dtoa_r+0x588>)
 801364a:	2000      	movs	r0, #0
 801364c:	f7ec fe44 	bl	80002d8 <__aeabi_dsub>
 8013650:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8013654:	f7ed fa6a 	bl	8000b2c <__aeabi_dcmplt>
 8013658:	2800      	cmp	r0, #0
 801365a:	f040 80b4 	bne.w	80137c6 <_dtoa_r+0x6be>
 801365e:	42a6      	cmp	r6, r4
 8013660:	f43f af70 	beq.w	8013544 <_dtoa_r+0x43c>
 8013664:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8013668:	4b0a      	ldr	r3, [pc, #40]	@ (8013694 <_dtoa_r+0x58c>)
 801366a:	2200      	movs	r2, #0
 801366c:	f7ec ffec 	bl	8000648 <__aeabi_dmul>
 8013670:	4b08      	ldr	r3, [pc, #32]	@ (8013694 <_dtoa_r+0x58c>)
 8013672:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8013676:	2200      	movs	r2, #0
 8013678:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801367c:	f7ec ffe4 	bl	8000648 <__aeabi_dmul>
 8013680:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8013684:	e7c4      	b.n	8013610 <_dtoa_r+0x508>
 8013686:	bf00      	nop
 8013688:	080171a0 	.word	0x080171a0
 801368c:	08017178 	.word	0x08017178
 8013690:	3ff00000 	.word	0x3ff00000
 8013694:	40240000 	.word	0x40240000
 8013698:	401c0000 	.word	0x401c0000
 801369c:	40140000 	.word	0x40140000
 80136a0:	3fe00000 	.word	0x3fe00000
 80136a4:	4631      	mov	r1, r6
 80136a6:	4628      	mov	r0, r5
 80136a8:	f7ec ffce 	bl	8000648 <__aeabi_dmul>
 80136ac:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80136b0:	9413      	str	r4, [sp, #76]	@ 0x4c
 80136b2:	4656      	mov	r6, sl
 80136b4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80136b8:	f7ed fa76 	bl	8000ba8 <__aeabi_d2iz>
 80136bc:	4605      	mov	r5, r0
 80136be:	f7ec ff59 	bl	8000574 <__aeabi_i2d>
 80136c2:	4602      	mov	r2, r0
 80136c4:	460b      	mov	r3, r1
 80136c6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80136ca:	f7ec fe05 	bl	80002d8 <__aeabi_dsub>
 80136ce:	3530      	adds	r5, #48	@ 0x30
 80136d0:	f806 5b01 	strb.w	r5, [r6], #1
 80136d4:	4602      	mov	r2, r0
 80136d6:	460b      	mov	r3, r1
 80136d8:	42a6      	cmp	r6, r4
 80136da:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80136de:	f04f 0200 	mov.w	r2, #0
 80136e2:	d124      	bne.n	801372e <_dtoa_r+0x626>
 80136e4:	4baf      	ldr	r3, [pc, #700]	@ (80139a4 <_dtoa_r+0x89c>)
 80136e6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80136ea:	f7ec fdf7 	bl	80002dc <__adddf3>
 80136ee:	4602      	mov	r2, r0
 80136f0:	460b      	mov	r3, r1
 80136f2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80136f6:	f7ed fa37 	bl	8000b68 <__aeabi_dcmpgt>
 80136fa:	2800      	cmp	r0, #0
 80136fc:	d163      	bne.n	80137c6 <_dtoa_r+0x6be>
 80136fe:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8013702:	49a8      	ldr	r1, [pc, #672]	@ (80139a4 <_dtoa_r+0x89c>)
 8013704:	2000      	movs	r0, #0
 8013706:	f7ec fde7 	bl	80002d8 <__aeabi_dsub>
 801370a:	4602      	mov	r2, r0
 801370c:	460b      	mov	r3, r1
 801370e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8013712:	f7ed fa0b 	bl	8000b2c <__aeabi_dcmplt>
 8013716:	2800      	cmp	r0, #0
 8013718:	f43f af14 	beq.w	8013544 <_dtoa_r+0x43c>
 801371c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 801371e:	1e73      	subs	r3, r6, #1
 8013720:	9313      	str	r3, [sp, #76]	@ 0x4c
 8013722:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8013726:	2b30      	cmp	r3, #48	@ 0x30
 8013728:	d0f8      	beq.n	801371c <_dtoa_r+0x614>
 801372a:	4647      	mov	r7, r8
 801372c:	e03b      	b.n	80137a6 <_dtoa_r+0x69e>
 801372e:	4b9e      	ldr	r3, [pc, #632]	@ (80139a8 <_dtoa_r+0x8a0>)
 8013730:	f7ec ff8a 	bl	8000648 <__aeabi_dmul>
 8013734:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8013738:	e7bc      	b.n	80136b4 <_dtoa_r+0x5ac>
 801373a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 801373e:	4656      	mov	r6, sl
 8013740:	e9dd 2300 	ldrd	r2, r3, [sp]
 8013744:	4620      	mov	r0, r4
 8013746:	4629      	mov	r1, r5
 8013748:	f7ed f8a8 	bl	800089c <__aeabi_ddiv>
 801374c:	f7ed fa2c 	bl	8000ba8 <__aeabi_d2iz>
 8013750:	4680      	mov	r8, r0
 8013752:	f7ec ff0f 	bl	8000574 <__aeabi_i2d>
 8013756:	e9dd 2300 	ldrd	r2, r3, [sp]
 801375a:	f7ec ff75 	bl	8000648 <__aeabi_dmul>
 801375e:	4602      	mov	r2, r0
 8013760:	460b      	mov	r3, r1
 8013762:	4620      	mov	r0, r4
 8013764:	4629      	mov	r1, r5
 8013766:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 801376a:	f7ec fdb5 	bl	80002d8 <__aeabi_dsub>
 801376e:	f806 4b01 	strb.w	r4, [r6], #1
 8013772:	9d03      	ldr	r5, [sp, #12]
 8013774:	eba6 040a 	sub.w	r4, r6, sl
 8013778:	42a5      	cmp	r5, r4
 801377a:	4602      	mov	r2, r0
 801377c:	460b      	mov	r3, r1
 801377e:	d133      	bne.n	80137e8 <_dtoa_r+0x6e0>
 8013780:	f7ec fdac 	bl	80002dc <__adddf3>
 8013784:	e9dd 2300 	ldrd	r2, r3, [sp]
 8013788:	4604      	mov	r4, r0
 801378a:	460d      	mov	r5, r1
 801378c:	f7ed f9ec 	bl	8000b68 <__aeabi_dcmpgt>
 8013790:	b9c0      	cbnz	r0, 80137c4 <_dtoa_r+0x6bc>
 8013792:	e9dd 2300 	ldrd	r2, r3, [sp]
 8013796:	4620      	mov	r0, r4
 8013798:	4629      	mov	r1, r5
 801379a:	f7ed f9bd 	bl	8000b18 <__aeabi_dcmpeq>
 801379e:	b110      	cbz	r0, 80137a6 <_dtoa_r+0x69e>
 80137a0:	f018 0f01 	tst.w	r8, #1
 80137a4:	d10e      	bne.n	80137c4 <_dtoa_r+0x6bc>
 80137a6:	9902      	ldr	r1, [sp, #8]
 80137a8:	4648      	mov	r0, r9
 80137aa:	f000 fbbd 	bl	8013f28 <_Bfree>
 80137ae:	2300      	movs	r3, #0
 80137b0:	7033      	strb	r3, [r6, #0]
 80137b2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80137b4:	3701      	adds	r7, #1
 80137b6:	601f      	str	r7, [r3, #0]
 80137b8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80137ba:	2b00      	cmp	r3, #0
 80137bc:	f000 824b 	beq.w	8013c56 <_dtoa_r+0xb4e>
 80137c0:	601e      	str	r6, [r3, #0]
 80137c2:	e248      	b.n	8013c56 <_dtoa_r+0xb4e>
 80137c4:	46b8      	mov	r8, r7
 80137c6:	4633      	mov	r3, r6
 80137c8:	461e      	mov	r6, r3
 80137ca:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80137ce:	2a39      	cmp	r2, #57	@ 0x39
 80137d0:	d106      	bne.n	80137e0 <_dtoa_r+0x6d8>
 80137d2:	459a      	cmp	sl, r3
 80137d4:	d1f8      	bne.n	80137c8 <_dtoa_r+0x6c0>
 80137d6:	2230      	movs	r2, #48	@ 0x30
 80137d8:	f108 0801 	add.w	r8, r8, #1
 80137dc:	f88a 2000 	strb.w	r2, [sl]
 80137e0:	781a      	ldrb	r2, [r3, #0]
 80137e2:	3201      	adds	r2, #1
 80137e4:	701a      	strb	r2, [r3, #0]
 80137e6:	e7a0      	b.n	801372a <_dtoa_r+0x622>
 80137e8:	4b6f      	ldr	r3, [pc, #444]	@ (80139a8 <_dtoa_r+0x8a0>)
 80137ea:	2200      	movs	r2, #0
 80137ec:	f7ec ff2c 	bl	8000648 <__aeabi_dmul>
 80137f0:	2200      	movs	r2, #0
 80137f2:	2300      	movs	r3, #0
 80137f4:	4604      	mov	r4, r0
 80137f6:	460d      	mov	r5, r1
 80137f8:	f7ed f98e 	bl	8000b18 <__aeabi_dcmpeq>
 80137fc:	2800      	cmp	r0, #0
 80137fe:	d09f      	beq.n	8013740 <_dtoa_r+0x638>
 8013800:	e7d1      	b.n	80137a6 <_dtoa_r+0x69e>
 8013802:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8013804:	2a00      	cmp	r2, #0
 8013806:	f000 80ea 	beq.w	80139de <_dtoa_r+0x8d6>
 801380a:	9a07      	ldr	r2, [sp, #28]
 801380c:	2a01      	cmp	r2, #1
 801380e:	f300 80cd 	bgt.w	80139ac <_dtoa_r+0x8a4>
 8013812:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8013814:	2a00      	cmp	r2, #0
 8013816:	f000 80c1 	beq.w	801399c <_dtoa_r+0x894>
 801381a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 801381e:	9c08      	ldr	r4, [sp, #32]
 8013820:	9e00      	ldr	r6, [sp, #0]
 8013822:	9a00      	ldr	r2, [sp, #0]
 8013824:	441a      	add	r2, r3
 8013826:	9200      	str	r2, [sp, #0]
 8013828:	9a06      	ldr	r2, [sp, #24]
 801382a:	2101      	movs	r1, #1
 801382c:	441a      	add	r2, r3
 801382e:	4648      	mov	r0, r9
 8013830:	9206      	str	r2, [sp, #24]
 8013832:	f000 fc77 	bl	8014124 <__i2b>
 8013836:	4605      	mov	r5, r0
 8013838:	b166      	cbz	r6, 8013854 <_dtoa_r+0x74c>
 801383a:	9b06      	ldr	r3, [sp, #24]
 801383c:	2b00      	cmp	r3, #0
 801383e:	dd09      	ble.n	8013854 <_dtoa_r+0x74c>
 8013840:	42b3      	cmp	r3, r6
 8013842:	9a00      	ldr	r2, [sp, #0]
 8013844:	bfa8      	it	ge
 8013846:	4633      	movge	r3, r6
 8013848:	1ad2      	subs	r2, r2, r3
 801384a:	9200      	str	r2, [sp, #0]
 801384c:	9a06      	ldr	r2, [sp, #24]
 801384e:	1af6      	subs	r6, r6, r3
 8013850:	1ad3      	subs	r3, r2, r3
 8013852:	9306      	str	r3, [sp, #24]
 8013854:	9b08      	ldr	r3, [sp, #32]
 8013856:	b30b      	cbz	r3, 801389c <_dtoa_r+0x794>
 8013858:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801385a:	2b00      	cmp	r3, #0
 801385c:	f000 80c6 	beq.w	80139ec <_dtoa_r+0x8e4>
 8013860:	2c00      	cmp	r4, #0
 8013862:	f000 80c0 	beq.w	80139e6 <_dtoa_r+0x8de>
 8013866:	4629      	mov	r1, r5
 8013868:	4622      	mov	r2, r4
 801386a:	4648      	mov	r0, r9
 801386c:	f000 fd12 	bl	8014294 <__pow5mult>
 8013870:	9a02      	ldr	r2, [sp, #8]
 8013872:	4601      	mov	r1, r0
 8013874:	4605      	mov	r5, r0
 8013876:	4648      	mov	r0, r9
 8013878:	f000 fc6a 	bl	8014150 <__multiply>
 801387c:	9902      	ldr	r1, [sp, #8]
 801387e:	4680      	mov	r8, r0
 8013880:	4648      	mov	r0, r9
 8013882:	f000 fb51 	bl	8013f28 <_Bfree>
 8013886:	9b08      	ldr	r3, [sp, #32]
 8013888:	1b1b      	subs	r3, r3, r4
 801388a:	9308      	str	r3, [sp, #32]
 801388c:	f000 80b1 	beq.w	80139f2 <_dtoa_r+0x8ea>
 8013890:	9a08      	ldr	r2, [sp, #32]
 8013892:	4641      	mov	r1, r8
 8013894:	4648      	mov	r0, r9
 8013896:	f000 fcfd 	bl	8014294 <__pow5mult>
 801389a:	9002      	str	r0, [sp, #8]
 801389c:	2101      	movs	r1, #1
 801389e:	4648      	mov	r0, r9
 80138a0:	f000 fc40 	bl	8014124 <__i2b>
 80138a4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80138a6:	4604      	mov	r4, r0
 80138a8:	2b00      	cmp	r3, #0
 80138aa:	f000 81d8 	beq.w	8013c5e <_dtoa_r+0xb56>
 80138ae:	461a      	mov	r2, r3
 80138b0:	4601      	mov	r1, r0
 80138b2:	4648      	mov	r0, r9
 80138b4:	f000 fcee 	bl	8014294 <__pow5mult>
 80138b8:	9b07      	ldr	r3, [sp, #28]
 80138ba:	2b01      	cmp	r3, #1
 80138bc:	4604      	mov	r4, r0
 80138be:	f300 809f 	bgt.w	8013a00 <_dtoa_r+0x8f8>
 80138c2:	9b04      	ldr	r3, [sp, #16]
 80138c4:	2b00      	cmp	r3, #0
 80138c6:	f040 8097 	bne.w	80139f8 <_dtoa_r+0x8f0>
 80138ca:	9b05      	ldr	r3, [sp, #20]
 80138cc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80138d0:	2b00      	cmp	r3, #0
 80138d2:	f040 8093 	bne.w	80139fc <_dtoa_r+0x8f4>
 80138d6:	9b05      	ldr	r3, [sp, #20]
 80138d8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80138dc:	0d1b      	lsrs	r3, r3, #20
 80138de:	051b      	lsls	r3, r3, #20
 80138e0:	b133      	cbz	r3, 80138f0 <_dtoa_r+0x7e8>
 80138e2:	9b00      	ldr	r3, [sp, #0]
 80138e4:	3301      	adds	r3, #1
 80138e6:	9300      	str	r3, [sp, #0]
 80138e8:	9b06      	ldr	r3, [sp, #24]
 80138ea:	3301      	adds	r3, #1
 80138ec:	9306      	str	r3, [sp, #24]
 80138ee:	2301      	movs	r3, #1
 80138f0:	9308      	str	r3, [sp, #32]
 80138f2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80138f4:	2b00      	cmp	r3, #0
 80138f6:	f000 81b8 	beq.w	8013c6a <_dtoa_r+0xb62>
 80138fa:	6923      	ldr	r3, [r4, #16]
 80138fc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8013900:	6918      	ldr	r0, [r3, #16]
 8013902:	f000 fbc3 	bl	801408c <__hi0bits>
 8013906:	f1c0 0020 	rsb	r0, r0, #32
 801390a:	9b06      	ldr	r3, [sp, #24]
 801390c:	4418      	add	r0, r3
 801390e:	f010 001f 	ands.w	r0, r0, #31
 8013912:	f000 8082 	beq.w	8013a1a <_dtoa_r+0x912>
 8013916:	f1c0 0320 	rsb	r3, r0, #32
 801391a:	2b04      	cmp	r3, #4
 801391c:	dd73      	ble.n	8013a06 <_dtoa_r+0x8fe>
 801391e:	9b00      	ldr	r3, [sp, #0]
 8013920:	f1c0 001c 	rsb	r0, r0, #28
 8013924:	4403      	add	r3, r0
 8013926:	9300      	str	r3, [sp, #0]
 8013928:	9b06      	ldr	r3, [sp, #24]
 801392a:	4403      	add	r3, r0
 801392c:	4406      	add	r6, r0
 801392e:	9306      	str	r3, [sp, #24]
 8013930:	9b00      	ldr	r3, [sp, #0]
 8013932:	2b00      	cmp	r3, #0
 8013934:	dd05      	ble.n	8013942 <_dtoa_r+0x83a>
 8013936:	9902      	ldr	r1, [sp, #8]
 8013938:	461a      	mov	r2, r3
 801393a:	4648      	mov	r0, r9
 801393c:	f000 fd04 	bl	8014348 <__lshift>
 8013940:	9002      	str	r0, [sp, #8]
 8013942:	9b06      	ldr	r3, [sp, #24]
 8013944:	2b00      	cmp	r3, #0
 8013946:	dd05      	ble.n	8013954 <_dtoa_r+0x84c>
 8013948:	4621      	mov	r1, r4
 801394a:	461a      	mov	r2, r3
 801394c:	4648      	mov	r0, r9
 801394e:	f000 fcfb 	bl	8014348 <__lshift>
 8013952:	4604      	mov	r4, r0
 8013954:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8013956:	2b00      	cmp	r3, #0
 8013958:	d061      	beq.n	8013a1e <_dtoa_r+0x916>
 801395a:	9802      	ldr	r0, [sp, #8]
 801395c:	4621      	mov	r1, r4
 801395e:	f000 fd5f 	bl	8014420 <__mcmp>
 8013962:	2800      	cmp	r0, #0
 8013964:	da5b      	bge.n	8013a1e <_dtoa_r+0x916>
 8013966:	2300      	movs	r3, #0
 8013968:	9902      	ldr	r1, [sp, #8]
 801396a:	220a      	movs	r2, #10
 801396c:	4648      	mov	r0, r9
 801396e:	f000 fafd 	bl	8013f6c <__multadd>
 8013972:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013974:	9002      	str	r0, [sp, #8]
 8013976:	f107 38ff 	add.w	r8, r7, #4294967295
 801397a:	2b00      	cmp	r3, #0
 801397c:	f000 8177 	beq.w	8013c6e <_dtoa_r+0xb66>
 8013980:	4629      	mov	r1, r5
 8013982:	2300      	movs	r3, #0
 8013984:	220a      	movs	r2, #10
 8013986:	4648      	mov	r0, r9
 8013988:	f000 faf0 	bl	8013f6c <__multadd>
 801398c:	f1bb 0f00 	cmp.w	fp, #0
 8013990:	4605      	mov	r5, r0
 8013992:	dc6f      	bgt.n	8013a74 <_dtoa_r+0x96c>
 8013994:	9b07      	ldr	r3, [sp, #28]
 8013996:	2b02      	cmp	r3, #2
 8013998:	dc49      	bgt.n	8013a2e <_dtoa_r+0x926>
 801399a:	e06b      	b.n	8013a74 <_dtoa_r+0x96c>
 801399c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 801399e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80139a2:	e73c      	b.n	801381e <_dtoa_r+0x716>
 80139a4:	3fe00000 	.word	0x3fe00000
 80139a8:	40240000 	.word	0x40240000
 80139ac:	9b03      	ldr	r3, [sp, #12]
 80139ae:	1e5c      	subs	r4, r3, #1
 80139b0:	9b08      	ldr	r3, [sp, #32]
 80139b2:	42a3      	cmp	r3, r4
 80139b4:	db09      	blt.n	80139ca <_dtoa_r+0x8c2>
 80139b6:	1b1c      	subs	r4, r3, r4
 80139b8:	9b03      	ldr	r3, [sp, #12]
 80139ba:	2b00      	cmp	r3, #0
 80139bc:	f6bf af30 	bge.w	8013820 <_dtoa_r+0x718>
 80139c0:	9b00      	ldr	r3, [sp, #0]
 80139c2:	9a03      	ldr	r2, [sp, #12]
 80139c4:	1a9e      	subs	r6, r3, r2
 80139c6:	2300      	movs	r3, #0
 80139c8:	e72b      	b.n	8013822 <_dtoa_r+0x71a>
 80139ca:	9b08      	ldr	r3, [sp, #32]
 80139cc:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80139ce:	9408      	str	r4, [sp, #32]
 80139d0:	1ae3      	subs	r3, r4, r3
 80139d2:	441a      	add	r2, r3
 80139d4:	9e00      	ldr	r6, [sp, #0]
 80139d6:	9b03      	ldr	r3, [sp, #12]
 80139d8:	920d      	str	r2, [sp, #52]	@ 0x34
 80139da:	2400      	movs	r4, #0
 80139dc:	e721      	b.n	8013822 <_dtoa_r+0x71a>
 80139de:	9c08      	ldr	r4, [sp, #32]
 80139e0:	9e00      	ldr	r6, [sp, #0]
 80139e2:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 80139e4:	e728      	b.n	8013838 <_dtoa_r+0x730>
 80139e6:	f8dd 8008 	ldr.w	r8, [sp, #8]
 80139ea:	e751      	b.n	8013890 <_dtoa_r+0x788>
 80139ec:	9a08      	ldr	r2, [sp, #32]
 80139ee:	9902      	ldr	r1, [sp, #8]
 80139f0:	e750      	b.n	8013894 <_dtoa_r+0x78c>
 80139f2:	f8cd 8008 	str.w	r8, [sp, #8]
 80139f6:	e751      	b.n	801389c <_dtoa_r+0x794>
 80139f8:	2300      	movs	r3, #0
 80139fa:	e779      	b.n	80138f0 <_dtoa_r+0x7e8>
 80139fc:	9b04      	ldr	r3, [sp, #16]
 80139fe:	e777      	b.n	80138f0 <_dtoa_r+0x7e8>
 8013a00:	2300      	movs	r3, #0
 8013a02:	9308      	str	r3, [sp, #32]
 8013a04:	e779      	b.n	80138fa <_dtoa_r+0x7f2>
 8013a06:	d093      	beq.n	8013930 <_dtoa_r+0x828>
 8013a08:	9a00      	ldr	r2, [sp, #0]
 8013a0a:	331c      	adds	r3, #28
 8013a0c:	441a      	add	r2, r3
 8013a0e:	9200      	str	r2, [sp, #0]
 8013a10:	9a06      	ldr	r2, [sp, #24]
 8013a12:	441a      	add	r2, r3
 8013a14:	441e      	add	r6, r3
 8013a16:	9206      	str	r2, [sp, #24]
 8013a18:	e78a      	b.n	8013930 <_dtoa_r+0x828>
 8013a1a:	4603      	mov	r3, r0
 8013a1c:	e7f4      	b.n	8013a08 <_dtoa_r+0x900>
 8013a1e:	9b03      	ldr	r3, [sp, #12]
 8013a20:	2b00      	cmp	r3, #0
 8013a22:	46b8      	mov	r8, r7
 8013a24:	dc20      	bgt.n	8013a68 <_dtoa_r+0x960>
 8013a26:	469b      	mov	fp, r3
 8013a28:	9b07      	ldr	r3, [sp, #28]
 8013a2a:	2b02      	cmp	r3, #2
 8013a2c:	dd1e      	ble.n	8013a6c <_dtoa_r+0x964>
 8013a2e:	f1bb 0f00 	cmp.w	fp, #0
 8013a32:	f47f adb1 	bne.w	8013598 <_dtoa_r+0x490>
 8013a36:	4621      	mov	r1, r4
 8013a38:	465b      	mov	r3, fp
 8013a3a:	2205      	movs	r2, #5
 8013a3c:	4648      	mov	r0, r9
 8013a3e:	f000 fa95 	bl	8013f6c <__multadd>
 8013a42:	4601      	mov	r1, r0
 8013a44:	4604      	mov	r4, r0
 8013a46:	9802      	ldr	r0, [sp, #8]
 8013a48:	f000 fcea 	bl	8014420 <__mcmp>
 8013a4c:	2800      	cmp	r0, #0
 8013a4e:	f77f ada3 	ble.w	8013598 <_dtoa_r+0x490>
 8013a52:	4656      	mov	r6, sl
 8013a54:	2331      	movs	r3, #49	@ 0x31
 8013a56:	f806 3b01 	strb.w	r3, [r6], #1
 8013a5a:	f108 0801 	add.w	r8, r8, #1
 8013a5e:	e59f      	b.n	80135a0 <_dtoa_r+0x498>
 8013a60:	9c03      	ldr	r4, [sp, #12]
 8013a62:	46b8      	mov	r8, r7
 8013a64:	4625      	mov	r5, r4
 8013a66:	e7f4      	b.n	8013a52 <_dtoa_r+0x94a>
 8013a68:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8013a6c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013a6e:	2b00      	cmp	r3, #0
 8013a70:	f000 8101 	beq.w	8013c76 <_dtoa_r+0xb6e>
 8013a74:	2e00      	cmp	r6, #0
 8013a76:	dd05      	ble.n	8013a84 <_dtoa_r+0x97c>
 8013a78:	4629      	mov	r1, r5
 8013a7a:	4632      	mov	r2, r6
 8013a7c:	4648      	mov	r0, r9
 8013a7e:	f000 fc63 	bl	8014348 <__lshift>
 8013a82:	4605      	mov	r5, r0
 8013a84:	9b08      	ldr	r3, [sp, #32]
 8013a86:	2b00      	cmp	r3, #0
 8013a88:	d05c      	beq.n	8013b44 <_dtoa_r+0xa3c>
 8013a8a:	6869      	ldr	r1, [r5, #4]
 8013a8c:	4648      	mov	r0, r9
 8013a8e:	f000 fa0b 	bl	8013ea8 <_Balloc>
 8013a92:	4606      	mov	r6, r0
 8013a94:	b928      	cbnz	r0, 8013aa2 <_dtoa_r+0x99a>
 8013a96:	4b82      	ldr	r3, [pc, #520]	@ (8013ca0 <_dtoa_r+0xb98>)
 8013a98:	4602      	mov	r2, r0
 8013a9a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8013a9e:	f7ff bb4a 	b.w	8013136 <_dtoa_r+0x2e>
 8013aa2:	692a      	ldr	r2, [r5, #16]
 8013aa4:	3202      	adds	r2, #2
 8013aa6:	0092      	lsls	r2, r2, #2
 8013aa8:	f105 010c 	add.w	r1, r5, #12
 8013aac:	300c      	adds	r0, #12
 8013aae:	f7ff fa8e 	bl	8012fce <memcpy>
 8013ab2:	2201      	movs	r2, #1
 8013ab4:	4631      	mov	r1, r6
 8013ab6:	4648      	mov	r0, r9
 8013ab8:	f000 fc46 	bl	8014348 <__lshift>
 8013abc:	f10a 0301 	add.w	r3, sl, #1
 8013ac0:	9300      	str	r3, [sp, #0]
 8013ac2:	eb0a 030b 	add.w	r3, sl, fp
 8013ac6:	9308      	str	r3, [sp, #32]
 8013ac8:	9b04      	ldr	r3, [sp, #16]
 8013aca:	f003 0301 	and.w	r3, r3, #1
 8013ace:	462f      	mov	r7, r5
 8013ad0:	9306      	str	r3, [sp, #24]
 8013ad2:	4605      	mov	r5, r0
 8013ad4:	9b00      	ldr	r3, [sp, #0]
 8013ad6:	9802      	ldr	r0, [sp, #8]
 8013ad8:	4621      	mov	r1, r4
 8013ada:	f103 3bff 	add.w	fp, r3, #4294967295
 8013ade:	f7ff fa8b 	bl	8012ff8 <quorem>
 8013ae2:	4603      	mov	r3, r0
 8013ae4:	3330      	adds	r3, #48	@ 0x30
 8013ae6:	9003      	str	r0, [sp, #12]
 8013ae8:	4639      	mov	r1, r7
 8013aea:	9802      	ldr	r0, [sp, #8]
 8013aec:	9309      	str	r3, [sp, #36]	@ 0x24
 8013aee:	f000 fc97 	bl	8014420 <__mcmp>
 8013af2:	462a      	mov	r2, r5
 8013af4:	9004      	str	r0, [sp, #16]
 8013af6:	4621      	mov	r1, r4
 8013af8:	4648      	mov	r0, r9
 8013afa:	f000 fcad 	bl	8014458 <__mdiff>
 8013afe:	68c2      	ldr	r2, [r0, #12]
 8013b00:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013b02:	4606      	mov	r6, r0
 8013b04:	bb02      	cbnz	r2, 8013b48 <_dtoa_r+0xa40>
 8013b06:	4601      	mov	r1, r0
 8013b08:	9802      	ldr	r0, [sp, #8]
 8013b0a:	f000 fc89 	bl	8014420 <__mcmp>
 8013b0e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013b10:	4602      	mov	r2, r0
 8013b12:	4631      	mov	r1, r6
 8013b14:	4648      	mov	r0, r9
 8013b16:	920c      	str	r2, [sp, #48]	@ 0x30
 8013b18:	9309      	str	r3, [sp, #36]	@ 0x24
 8013b1a:	f000 fa05 	bl	8013f28 <_Bfree>
 8013b1e:	9b07      	ldr	r3, [sp, #28]
 8013b20:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8013b22:	9e00      	ldr	r6, [sp, #0]
 8013b24:	ea42 0103 	orr.w	r1, r2, r3
 8013b28:	9b06      	ldr	r3, [sp, #24]
 8013b2a:	4319      	orrs	r1, r3
 8013b2c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013b2e:	d10d      	bne.n	8013b4c <_dtoa_r+0xa44>
 8013b30:	2b39      	cmp	r3, #57	@ 0x39
 8013b32:	d027      	beq.n	8013b84 <_dtoa_r+0xa7c>
 8013b34:	9a04      	ldr	r2, [sp, #16]
 8013b36:	2a00      	cmp	r2, #0
 8013b38:	dd01      	ble.n	8013b3e <_dtoa_r+0xa36>
 8013b3a:	9b03      	ldr	r3, [sp, #12]
 8013b3c:	3331      	adds	r3, #49	@ 0x31
 8013b3e:	f88b 3000 	strb.w	r3, [fp]
 8013b42:	e52e      	b.n	80135a2 <_dtoa_r+0x49a>
 8013b44:	4628      	mov	r0, r5
 8013b46:	e7b9      	b.n	8013abc <_dtoa_r+0x9b4>
 8013b48:	2201      	movs	r2, #1
 8013b4a:	e7e2      	b.n	8013b12 <_dtoa_r+0xa0a>
 8013b4c:	9904      	ldr	r1, [sp, #16]
 8013b4e:	2900      	cmp	r1, #0
 8013b50:	db04      	blt.n	8013b5c <_dtoa_r+0xa54>
 8013b52:	9807      	ldr	r0, [sp, #28]
 8013b54:	4301      	orrs	r1, r0
 8013b56:	9806      	ldr	r0, [sp, #24]
 8013b58:	4301      	orrs	r1, r0
 8013b5a:	d120      	bne.n	8013b9e <_dtoa_r+0xa96>
 8013b5c:	2a00      	cmp	r2, #0
 8013b5e:	ddee      	ble.n	8013b3e <_dtoa_r+0xa36>
 8013b60:	9902      	ldr	r1, [sp, #8]
 8013b62:	9300      	str	r3, [sp, #0]
 8013b64:	2201      	movs	r2, #1
 8013b66:	4648      	mov	r0, r9
 8013b68:	f000 fbee 	bl	8014348 <__lshift>
 8013b6c:	4621      	mov	r1, r4
 8013b6e:	9002      	str	r0, [sp, #8]
 8013b70:	f000 fc56 	bl	8014420 <__mcmp>
 8013b74:	2800      	cmp	r0, #0
 8013b76:	9b00      	ldr	r3, [sp, #0]
 8013b78:	dc02      	bgt.n	8013b80 <_dtoa_r+0xa78>
 8013b7a:	d1e0      	bne.n	8013b3e <_dtoa_r+0xa36>
 8013b7c:	07da      	lsls	r2, r3, #31
 8013b7e:	d5de      	bpl.n	8013b3e <_dtoa_r+0xa36>
 8013b80:	2b39      	cmp	r3, #57	@ 0x39
 8013b82:	d1da      	bne.n	8013b3a <_dtoa_r+0xa32>
 8013b84:	2339      	movs	r3, #57	@ 0x39
 8013b86:	f88b 3000 	strb.w	r3, [fp]
 8013b8a:	4633      	mov	r3, r6
 8013b8c:	461e      	mov	r6, r3
 8013b8e:	3b01      	subs	r3, #1
 8013b90:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8013b94:	2a39      	cmp	r2, #57	@ 0x39
 8013b96:	d04e      	beq.n	8013c36 <_dtoa_r+0xb2e>
 8013b98:	3201      	adds	r2, #1
 8013b9a:	701a      	strb	r2, [r3, #0]
 8013b9c:	e501      	b.n	80135a2 <_dtoa_r+0x49a>
 8013b9e:	2a00      	cmp	r2, #0
 8013ba0:	dd03      	ble.n	8013baa <_dtoa_r+0xaa2>
 8013ba2:	2b39      	cmp	r3, #57	@ 0x39
 8013ba4:	d0ee      	beq.n	8013b84 <_dtoa_r+0xa7c>
 8013ba6:	3301      	adds	r3, #1
 8013ba8:	e7c9      	b.n	8013b3e <_dtoa_r+0xa36>
 8013baa:	9a00      	ldr	r2, [sp, #0]
 8013bac:	9908      	ldr	r1, [sp, #32]
 8013bae:	f802 3c01 	strb.w	r3, [r2, #-1]
 8013bb2:	428a      	cmp	r2, r1
 8013bb4:	d028      	beq.n	8013c08 <_dtoa_r+0xb00>
 8013bb6:	9902      	ldr	r1, [sp, #8]
 8013bb8:	2300      	movs	r3, #0
 8013bba:	220a      	movs	r2, #10
 8013bbc:	4648      	mov	r0, r9
 8013bbe:	f000 f9d5 	bl	8013f6c <__multadd>
 8013bc2:	42af      	cmp	r7, r5
 8013bc4:	9002      	str	r0, [sp, #8]
 8013bc6:	f04f 0300 	mov.w	r3, #0
 8013bca:	f04f 020a 	mov.w	r2, #10
 8013bce:	4639      	mov	r1, r7
 8013bd0:	4648      	mov	r0, r9
 8013bd2:	d107      	bne.n	8013be4 <_dtoa_r+0xadc>
 8013bd4:	f000 f9ca 	bl	8013f6c <__multadd>
 8013bd8:	4607      	mov	r7, r0
 8013bda:	4605      	mov	r5, r0
 8013bdc:	9b00      	ldr	r3, [sp, #0]
 8013bde:	3301      	adds	r3, #1
 8013be0:	9300      	str	r3, [sp, #0]
 8013be2:	e777      	b.n	8013ad4 <_dtoa_r+0x9cc>
 8013be4:	f000 f9c2 	bl	8013f6c <__multadd>
 8013be8:	4629      	mov	r1, r5
 8013bea:	4607      	mov	r7, r0
 8013bec:	2300      	movs	r3, #0
 8013bee:	220a      	movs	r2, #10
 8013bf0:	4648      	mov	r0, r9
 8013bf2:	f000 f9bb 	bl	8013f6c <__multadd>
 8013bf6:	4605      	mov	r5, r0
 8013bf8:	e7f0      	b.n	8013bdc <_dtoa_r+0xad4>
 8013bfa:	f1bb 0f00 	cmp.w	fp, #0
 8013bfe:	bfcc      	ite	gt
 8013c00:	465e      	movgt	r6, fp
 8013c02:	2601      	movle	r6, #1
 8013c04:	4456      	add	r6, sl
 8013c06:	2700      	movs	r7, #0
 8013c08:	9902      	ldr	r1, [sp, #8]
 8013c0a:	9300      	str	r3, [sp, #0]
 8013c0c:	2201      	movs	r2, #1
 8013c0e:	4648      	mov	r0, r9
 8013c10:	f000 fb9a 	bl	8014348 <__lshift>
 8013c14:	4621      	mov	r1, r4
 8013c16:	9002      	str	r0, [sp, #8]
 8013c18:	f000 fc02 	bl	8014420 <__mcmp>
 8013c1c:	2800      	cmp	r0, #0
 8013c1e:	dcb4      	bgt.n	8013b8a <_dtoa_r+0xa82>
 8013c20:	d102      	bne.n	8013c28 <_dtoa_r+0xb20>
 8013c22:	9b00      	ldr	r3, [sp, #0]
 8013c24:	07db      	lsls	r3, r3, #31
 8013c26:	d4b0      	bmi.n	8013b8a <_dtoa_r+0xa82>
 8013c28:	4633      	mov	r3, r6
 8013c2a:	461e      	mov	r6, r3
 8013c2c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8013c30:	2a30      	cmp	r2, #48	@ 0x30
 8013c32:	d0fa      	beq.n	8013c2a <_dtoa_r+0xb22>
 8013c34:	e4b5      	b.n	80135a2 <_dtoa_r+0x49a>
 8013c36:	459a      	cmp	sl, r3
 8013c38:	d1a8      	bne.n	8013b8c <_dtoa_r+0xa84>
 8013c3a:	2331      	movs	r3, #49	@ 0x31
 8013c3c:	f108 0801 	add.w	r8, r8, #1
 8013c40:	f88a 3000 	strb.w	r3, [sl]
 8013c44:	e4ad      	b.n	80135a2 <_dtoa_r+0x49a>
 8013c46:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8013c48:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8013ca4 <_dtoa_r+0xb9c>
 8013c4c:	b11b      	cbz	r3, 8013c56 <_dtoa_r+0xb4e>
 8013c4e:	f10a 0308 	add.w	r3, sl, #8
 8013c52:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8013c54:	6013      	str	r3, [r2, #0]
 8013c56:	4650      	mov	r0, sl
 8013c58:	b017      	add	sp, #92	@ 0x5c
 8013c5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013c5e:	9b07      	ldr	r3, [sp, #28]
 8013c60:	2b01      	cmp	r3, #1
 8013c62:	f77f ae2e 	ble.w	80138c2 <_dtoa_r+0x7ba>
 8013c66:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8013c68:	9308      	str	r3, [sp, #32]
 8013c6a:	2001      	movs	r0, #1
 8013c6c:	e64d      	b.n	801390a <_dtoa_r+0x802>
 8013c6e:	f1bb 0f00 	cmp.w	fp, #0
 8013c72:	f77f aed9 	ble.w	8013a28 <_dtoa_r+0x920>
 8013c76:	4656      	mov	r6, sl
 8013c78:	9802      	ldr	r0, [sp, #8]
 8013c7a:	4621      	mov	r1, r4
 8013c7c:	f7ff f9bc 	bl	8012ff8 <quorem>
 8013c80:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8013c84:	f806 3b01 	strb.w	r3, [r6], #1
 8013c88:	eba6 020a 	sub.w	r2, r6, sl
 8013c8c:	4593      	cmp	fp, r2
 8013c8e:	ddb4      	ble.n	8013bfa <_dtoa_r+0xaf2>
 8013c90:	9902      	ldr	r1, [sp, #8]
 8013c92:	2300      	movs	r3, #0
 8013c94:	220a      	movs	r2, #10
 8013c96:	4648      	mov	r0, r9
 8013c98:	f000 f968 	bl	8013f6c <__multadd>
 8013c9c:	9002      	str	r0, [sp, #8]
 8013c9e:	e7eb      	b.n	8013c78 <_dtoa_r+0xb70>
 8013ca0:	08017049 	.word	0x08017049
 8013ca4:	08016fcd 	.word	0x08016fcd

08013ca8 <_free_r>:
 8013ca8:	b538      	push	{r3, r4, r5, lr}
 8013caa:	4605      	mov	r5, r0
 8013cac:	2900      	cmp	r1, #0
 8013cae:	d041      	beq.n	8013d34 <_free_r+0x8c>
 8013cb0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8013cb4:	1f0c      	subs	r4, r1, #4
 8013cb6:	2b00      	cmp	r3, #0
 8013cb8:	bfb8      	it	lt
 8013cba:	18e4      	addlt	r4, r4, r3
 8013cbc:	f000 f8e8 	bl	8013e90 <__malloc_lock>
 8013cc0:	4a1d      	ldr	r2, [pc, #116]	@ (8013d38 <_free_r+0x90>)
 8013cc2:	6813      	ldr	r3, [r2, #0]
 8013cc4:	b933      	cbnz	r3, 8013cd4 <_free_r+0x2c>
 8013cc6:	6063      	str	r3, [r4, #4]
 8013cc8:	6014      	str	r4, [r2, #0]
 8013cca:	4628      	mov	r0, r5
 8013ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8013cd0:	f000 b8e4 	b.w	8013e9c <__malloc_unlock>
 8013cd4:	42a3      	cmp	r3, r4
 8013cd6:	d908      	bls.n	8013cea <_free_r+0x42>
 8013cd8:	6820      	ldr	r0, [r4, #0]
 8013cda:	1821      	adds	r1, r4, r0
 8013cdc:	428b      	cmp	r3, r1
 8013cde:	bf01      	itttt	eq
 8013ce0:	6819      	ldreq	r1, [r3, #0]
 8013ce2:	685b      	ldreq	r3, [r3, #4]
 8013ce4:	1809      	addeq	r1, r1, r0
 8013ce6:	6021      	streq	r1, [r4, #0]
 8013ce8:	e7ed      	b.n	8013cc6 <_free_r+0x1e>
 8013cea:	461a      	mov	r2, r3
 8013cec:	685b      	ldr	r3, [r3, #4]
 8013cee:	b10b      	cbz	r3, 8013cf4 <_free_r+0x4c>
 8013cf0:	42a3      	cmp	r3, r4
 8013cf2:	d9fa      	bls.n	8013cea <_free_r+0x42>
 8013cf4:	6811      	ldr	r1, [r2, #0]
 8013cf6:	1850      	adds	r0, r2, r1
 8013cf8:	42a0      	cmp	r0, r4
 8013cfa:	d10b      	bne.n	8013d14 <_free_r+0x6c>
 8013cfc:	6820      	ldr	r0, [r4, #0]
 8013cfe:	4401      	add	r1, r0
 8013d00:	1850      	adds	r0, r2, r1
 8013d02:	4283      	cmp	r3, r0
 8013d04:	6011      	str	r1, [r2, #0]
 8013d06:	d1e0      	bne.n	8013cca <_free_r+0x22>
 8013d08:	6818      	ldr	r0, [r3, #0]
 8013d0a:	685b      	ldr	r3, [r3, #4]
 8013d0c:	6053      	str	r3, [r2, #4]
 8013d0e:	4408      	add	r0, r1
 8013d10:	6010      	str	r0, [r2, #0]
 8013d12:	e7da      	b.n	8013cca <_free_r+0x22>
 8013d14:	d902      	bls.n	8013d1c <_free_r+0x74>
 8013d16:	230c      	movs	r3, #12
 8013d18:	602b      	str	r3, [r5, #0]
 8013d1a:	e7d6      	b.n	8013cca <_free_r+0x22>
 8013d1c:	6820      	ldr	r0, [r4, #0]
 8013d1e:	1821      	adds	r1, r4, r0
 8013d20:	428b      	cmp	r3, r1
 8013d22:	bf04      	itt	eq
 8013d24:	6819      	ldreq	r1, [r3, #0]
 8013d26:	685b      	ldreq	r3, [r3, #4]
 8013d28:	6063      	str	r3, [r4, #4]
 8013d2a:	bf04      	itt	eq
 8013d2c:	1809      	addeq	r1, r1, r0
 8013d2e:	6021      	streq	r1, [r4, #0]
 8013d30:	6054      	str	r4, [r2, #4]
 8013d32:	e7ca      	b.n	8013cca <_free_r+0x22>
 8013d34:	bd38      	pop	{r3, r4, r5, pc}
 8013d36:	bf00      	nop
 8013d38:	20004e88 	.word	0x20004e88

08013d3c <malloc>:
 8013d3c:	4b02      	ldr	r3, [pc, #8]	@ (8013d48 <malloc+0xc>)
 8013d3e:	4601      	mov	r1, r0
 8013d40:	6818      	ldr	r0, [r3, #0]
 8013d42:	f000 b825 	b.w	8013d90 <_malloc_r>
 8013d46:	bf00      	nop
 8013d48:	20000020 	.word	0x20000020

08013d4c <sbrk_aligned>:
 8013d4c:	b570      	push	{r4, r5, r6, lr}
 8013d4e:	4e0f      	ldr	r6, [pc, #60]	@ (8013d8c <sbrk_aligned+0x40>)
 8013d50:	460c      	mov	r4, r1
 8013d52:	6831      	ldr	r1, [r6, #0]
 8013d54:	4605      	mov	r5, r0
 8013d56:	b911      	cbnz	r1, 8013d5e <sbrk_aligned+0x12>
 8013d58:	f001 ffca 	bl	8015cf0 <_sbrk_r>
 8013d5c:	6030      	str	r0, [r6, #0]
 8013d5e:	4621      	mov	r1, r4
 8013d60:	4628      	mov	r0, r5
 8013d62:	f001 ffc5 	bl	8015cf0 <_sbrk_r>
 8013d66:	1c43      	adds	r3, r0, #1
 8013d68:	d103      	bne.n	8013d72 <sbrk_aligned+0x26>
 8013d6a:	f04f 34ff 	mov.w	r4, #4294967295
 8013d6e:	4620      	mov	r0, r4
 8013d70:	bd70      	pop	{r4, r5, r6, pc}
 8013d72:	1cc4      	adds	r4, r0, #3
 8013d74:	f024 0403 	bic.w	r4, r4, #3
 8013d78:	42a0      	cmp	r0, r4
 8013d7a:	d0f8      	beq.n	8013d6e <sbrk_aligned+0x22>
 8013d7c:	1a21      	subs	r1, r4, r0
 8013d7e:	4628      	mov	r0, r5
 8013d80:	f001 ffb6 	bl	8015cf0 <_sbrk_r>
 8013d84:	3001      	adds	r0, #1
 8013d86:	d1f2      	bne.n	8013d6e <sbrk_aligned+0x22>
 8013d88:	e7ef      	b.n	8013d6a <sbrk_aligned+0x1e>
 8013d8a:	bf00      	nop
 8013d8c:	20004e84 	.word	0x20004e84

08013d90 <_malloc_r>:
 8013d90:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013d94:	1ccd      	adds	r5, r1, #3
 8013d96:	f025 0503 	bic.w	r5, r5, #3
 8013d9a:	3508      	adds	r5, #8
 8013d9c:	2d0c      	cmp	r5, #12
 8013d9e:	bf38      	it	cc
 8013da0:	250c      	movcc	r5, #12
 8013da2:	2d00      	cmp	r5, #0
 8013da4:	4606      	mov	r6, r0
 8013da6:	db01      	blt.n	8013dac <_malloc_r+0x1c>
 8013da8:	42a9      	cmp	r1, r5
 8013daa:	d904      	bls.n	8013db6 <_malloc_r+0x26>
 8013dac:	230c      	movs	r3, #12
 8013dae:	6033      	str	r3, [r6, #0]
 8013db0:	2000      	movs	r0, #0
 8013db2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013db6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8013e8c <_malloc_r+0xfc>
 8013dba:	f000 f869 	bl	8013e90 <__malloc_lock>
 8013dbe:	f8d8 3000 	ldr.w	r3, [r8]
 8013dc2:	461c      	mov	r4, r3
 8013dc4:	bb44      	cbnz	r4, 8013e18 <_malloc_r+0x88>
 8013dc6:	4629      	mov	r1, r5
 8013dc8:	4630      	mov	r0, r6
 8013dca:	f7ff ffbf 	bl	8013d4c <sbrk_aligned>
 8013dce:	1c43      	adds	r3, r0, #1
 8013dd0:	4604      	mov	r4, r0
 8013dd2:	d158      	bne.n	8013e86 <_malloc_r+0xf6>
 8013dd4:	f8d8 4000 	ldr.w	r4, [r8]
 8013dd8:	4627      	mov	r7, r4
 8013dda:	2f00      	cmp	r7, #0
 8013ddc:	d143      	bne.n	8013e66 <_malloc_r+0xd6>
 8013dde:	2c00      	cmp	r4, #0
 8013de0:	d04b      	beq.n	8013e7a <_malloc_r+0xea>
 8013de2:	6823      	ldr	r3, [r4, #0]
 8013de4:	4639      	mov	r1, r7
 8013de6:	4630      	mov	r0, r6
 8013de8:	eb04 0903 	add.w	r9, r4, r3
 8013dec:	f001 ff80 	bl	8015cf0 <_sbrk_r>
 8013df0:	4581      	cmp	r9, r0
 8013df2:	d142      	bne.n	8013e7a <_malloc_r+0xea>
 8013df4:	6821      	ldr	r1, [r4, #0]
 8013df6:	1a6d      	subs	r5, r5, r1
 8013df8:	4629      	mov	r1, r5
 8013dfa:	4630      	mov	r0, r6
 8013dfc:	f7ff ffa6 	bl	8013d4c <sbrk_aligned>
 8013e00:	3001      	adds	r0, #1
 8013e02:	d03a      	beq.n	8013e7a <_malloc_r+0xea>
 8013e04:	6823      	ldr	r3, [r4, #0]
 8013e06:	442b      	add	r3, r5
 8013e08:	6023      	str	r3, [r4, #0]
 8013e0a:	f8d8 3000 	ldr.w	r3, [r8]
 8013e0e:	685a      	ldr	r2, [r3, #4]
 8013e10:	bb62      	cbnz	r2, 8013e6c <_malloc_r+0xdc>
 8013e12:	f8c8 7000 	str.w	r7, [r8]
 8013e16:	e00f      	b.n	8013e38 <_malloc_r+0xa8>
 8013e18:	6822      	ldr	r2, [r4, #0]
 8013e1a:	1b52      	subs	r2, r2, r5
 8013e1c:	d420      	bmi.n	8013e60 <_malloc_r+0xd0>
 8013e1e:	2a0b      	cmp	r2, #11
 8013e20:	d917      	bls.n	8013e52 <_malloc_r+0xc2>
 8013e22:	1961      	adds	r1, r4, r5
 8013e24:	42a3      	cmp	r3, r4
 8013e26:	6025      	str	r5, [r4, #0]
 8013e28:	bf18      	it	ne
 8013e2a:	6059      	strne	r1, [r3, #4]
 8013e2c:	6863      	ldr	r3, [r4, #4]
 8013e2e:	bf08      	it	eq
 8013e30:	f8c8 1000 	streq.w	r1, [r8]
 8013e34:	5162      	str	r2, [r4, r5]
 8013e36:	604b      	str	r3, [r1, #4]
 8013e38:	4630      	mov	r0, r6
 8013e3a:	f000 f82f 	bl	8013e9c <__malloc_unlock>
 8013e3e:	f104 000b 	add.w	r0, r4, #11
 8013e42:	1d23      	adds	r3, r4, #4
 8013e44:	f020 0007 	bic.w	r0, r0, #7
 8013e48:	1ac2      	subs	r2, r0, r3
 8013e4a:	bf1c      	itt	ne
 8013e4c:	1a1b      	subne	r3, r3, r0
 8013e4e:	50a3      	strne	r3, [r4, r2]
 8013e50:	e7af      	b.n	8013db2 <_malloc_r+0x22>
 8013e52:	6862      	ldr	r2, [r4, #4]
 8013e54:	42a3      	cmp	r3, r4
 8013e56:	bf0c      	ite	eq
 8013e58:	f8c8 2000 	streq.w	r2, [r8]
 8013e5c:	605a      	strne	r2, [r3, #4]
 8013e5e:	e7eb      	b.n	8013e38 <_malloc_r+0xa8>
 8013e60:	4623      	mov	r3, r4
 8013e62:	6864      	ldr	r4, [r4, #4]
 8013e64:	e7ae      	b.n	8013dc4 <_malloc_r+0x34>
 8013e66:	463c      	mov	r4, r7
 8013e68:	687f      	ldr	r7, [r7, #4]
 8013e6a:	e7b6      	b.n	8013dda <_malloc_r+0x4a>
 8013e6c:	461a      	mov	r2, r3
 8013e6e:	685b      	ldr	r3, [r3, #4]
 8013e70:	42a3      	cmp	r3, r4
 8013e72:	d1fb      	bne.n	8013e6c <_malloc_r+0xdc>
 8013e74:	2300      	movs	r3, #0
 8013e76:	6053      	str	r3, [r2, #4]
 8013e78:	e7de      	b.n	8013e38 <_malloc_r+0xa8>
 8013e7a:	230c      	movs	r3, #12
 8013e7c:	6033      	str	r3, [r6, #0]
 8013e7e:	4630      	mov	r0, r6
 8013e80:	f000 f80c 	bl	8013e9c <__malloc_unlock>
 8013e84:	e794      	b.n	8013db0 <_malloc_r+0x20>
 8013e86:	6005      	str	r5, [r0, #0]
 8013e88:	e7d6      	b.n	8013e38 <_malloc_r+0xa8>
 8013e8a:	bf00      	nop
 8013e8c:	20004e88 	.word	0x20004e88

08013e90 <__malloc_lock>:
 8013e90:	4801      	ldr	r0, [pc, #4]	@ (8013e98 <__malloc_lock+0x8>)
 8013e92:	f7ff b89a 	b.w	8012fca <__retarget_lock_acquire_recursive>
 8013e96:	bf00      	nop
 8013e98:	20004e80 	.word	0x20004e80

08013e9c <__malloc_unlock>:
 8013e9c:	4801      	ldr	r0, [pc, #4]	@ (8013ea4 <__malloc_unlock+0x8>)
 8013e9e:	f7ff b895 	b.w	8012fcc <__retarget_lock_release_recursive>
 8013ea2:	bf00      	nop
 8013ea4:	20004e80 	.word	0x20004e80

08013ea8 <_Balloc>:
 8013ea8:	b570      	push	{r4, r5, r6, lr}
 8013eaa:	69c6      	ldr	r6, [r0, #28]
 8013eac:	4604      	mov	r4, r0
 8013eae:	460d      	mov	r5, r1
 8013eb0:	b976      	cbnz	r6, 8013ed0 <_Balloc+0x28>
 8013eb2:	2010      	movs	r0, #16
 8013eb4:	f7ff ff42 	bl	8013d3c <malloc>
 8013eb8:	4602      	mov	r2, r0
 8013eba:	61e0      	str	r0, [r4, #28]
 8013ebc:	b920      	cbnz	r0, 8013ec8 <_Balloc+0x20>
 8013ebe:	4b18      	ldr	r3, [pc, #96]	@ (8013f20 <_Balloc+0x78>)
 8013ec0:	4818      	ldr	r0, [pc, #96]	@ (8013f24 <_Balloc+0x7c>)
 8013ec2:	216b      	movs	r1, #107	@ 0x6b
 8013ec4:	f001 ff2c 	bl	8015d20 <__assert_func>
 8013ec8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8013ecc:	6006      	str	r6, [r0, #0]
 8013ece:	60c6      	str	r6, [r0, #12]
 8013ed0:	69e6      	ldr	r6, [r4, #28]
 8013ed2:	68f3      	ldr	r3, [r6, #12]
 8013ed4:	b183      	cbz	r3, 8013ef8 <_Balloc+0x50>
 8013ed6:	69e3      	ldr	r3, [r4, #28]
 8013ed8:	68db      	ldr	r3, [r3, #12]
 8013eda:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8013ede:	b9b8      	cbnz	r0, 8013f10 <_Balloc+0x68>
 8013ee0:	2101      	movs	r1, #1
 8013ee2:	fa01 f605 	lsl.w	r6, r1, r5
 8013ee6:	1d72      	adds	r2, r6, #5
 8013ee8:	0092      	lsls	r2, r2, #2
 8013eea:	4620      	mov	r0, r4
 8013eec:	f001 ff36 	bl	8015d5c <_calloc_r>
 8013ef0:	b160      	cbz	r0, 8013f0c <_Balloc+0x64>
 8013ef2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8013ef6:	e00e      	b.n	8013f16 <_Balloc+0x6e>
 8013ef8:	2221      	movs	r2, #33	@ 0x21
 8013efa:	2104      	movs	r1, #4
 8013efc:	4620      	mov	r0, r4
 8013efe:	f001 ff2d 	bl	8015d5c <_calloc_r>
 8013f02:	69e3      	ldr	r3, [r4, #28]
 8013f04:	60f0      	str	r0, [r6, #12]
 8013f06:	68db      	ldr	r3, [r3, #12]
 8013f08:	2b00      	cmp	r3, #0
 8013f0a:	d1e4      	bne.n	8013ed6 <_Balloc+0x2e>
 8013f0c:	2000      	movs	r0, #0
 8013f0e:	bd70      	pop	{r4, r5, r6, pc}
 8013f10:	6802      	ldr	r2, [r0, #0]
 8013f12:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8013f16:	2300      	movs	r3, #0
 8013f18:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8013f1c:	e7f7      	b.n	8013f0e <_Balloc+0x66>
 8013f1e:	bf00      	nop
 8013f20:	08016fda 	.word	0x08016fda
 8013f24:	0801705a 	.word	0x0801705a

08013f28 <_Bfree>:
 8013f28:	b570      	push	{r4, r5, r6, lr}
 8013f2a:	69c6      	ldr	r6, [r0, #28]
 8013f2c:	4605      	mov	r5, r0
 8013f2e:	460c      	mov	r4, r1
 8013f30:	b976      	cbnz	r6, 8013f50 <_Bfree+0x28>
 8013f32:	2010      	movs	r0, #16
 8013f34:	f7ff ff02 	bl	8013d3c <malloc>
 8013f38:	4602      	mov	r2, r0
 8013f3a:	61e8      	str	r0, [r5, #28]
 8013f3c:	b920      	cbnz	r0, 8013f48 <_Bfree+0x20>
 8013f3e:	4b09      	ldr	r3, [pc, #36]	@ (8013f64 <_Bfree+0x3c>)
 8013f40:	4809      	ldr	r0, [pc, #36]	@ (8013f68 <_Bfree+0x40>)
 8013f42:	218f      	movs	r1, #143	@ 0x8f
 8013f44:	f001 feec 	bl	8015d20 <__assert_func>
 8013f48:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8013f4c:	6006      	str	r6, [r0, #0]
 8013f4e:	60c6      	str	r6, [r0, #12]
 8013f50:	b13c      	cbz	r4, 8013f62 <_Bfree+0x3a>
 8013f52:	69eb      	ldr	r3, [r5, #28]
 8013f54:	6862      	ldr	r2, [r4, #4]
 8013f56:	68db      	ldr	r3, [r3, #12]
 8013f58:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8013f5c:	6021      	str	r1, [r4, #0]
 8013f5e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8013f62:	bd70      	pop	{r4, r5, r6, pc}
 8013f64:	08016fda 	.word	0x08016fda
 8013f68:	0801705a 	.word	0x0801705a

08013f6c <__multadd>:
 8013f6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013f70:	690d      	ldr	r5, [r1, #16]
 8013f72:	4607      	mov	r7, r0
 8013f74:	460c      	mov	r4, r1
 8013f76:	461e      	mov	r6, r3
 8013f78:	f101 0c14 	add.w	ip, r1, #20
 8013f7c:	2000      	movs	r0, #0
 8013f7e:	f8dc 3000 	ldr.w	r3, [ip]
 8013f82:	b299      	uxth	r1, r3
 8013f84:	fb02 6101 	mla	r1, r2, r1, r6
 8013f88:	0c1e      	lsrs	r6, r3, #16
 8013f8a:	0c0b      	lsrs	r3, r1, #16
 8013f8c:	fb02 3306 	mla	r3, r2, r6, r3
 8013f90:	b289      	uxth	r1, r1
 8013f92:	3001      	adds	r0, #1
 8013f94:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8013f98:	4285      	cmp	r5, r0
 8013f9a:	f84c 1b04 	str.w	r1, [ip], #4
 8013f9e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8013fa2:	dcec      	bgt.n	8013f7e <__multadd+0x12>
 8013fa4:	b30e      	cbz	r6, 8013fea <__multadd+0x7e>
 8013fa6:	68a3      	ldr	r3, [r4, #8]
 8013fa8:	42ab      	cmp	r3, r5
 8013faa:	dc19      	bgt.n	8013fe0 <__multadd+0x74>
 8013fac:	6861      	ldr	r1, [r4, #4]
 8013fae:	4638      	mov	r0, r7
 8013fb0:	3101      	adds	r1, #1
 8013fb2:	f7ff ff79 	bl	8013ea8 <_Balloc>
 8013fb6:	4680      	mov	r8, r0
 8013fb8:	b928      	cbnz	r0, 8013fc6 <__multadd+0x5a>
 8013fba:	4602      	mov	r2, r0
 8013fbc:	4b0c      	ldr	r3, [pc, #48]	@ (8013ff0 <__multadd+0x84>)
 8013fbe:	480d      	ldr	r0, [pc, #52]	@ (8013ff4 <__multadd+0x88>)
 8013fc0:	21ba      	movs	r1, #186	@ 0xba
 8013fc2:	f001 fead 	bl	8015d20 <__assert_func>
 8013fc6:	6922      	ldr	r2, [r4, #16]
 8013fc8:	3202      	adds	r2, #2
 8013fca:	f104 010c 	add.w	r1, r4, #12
 8013fce:	0092      	lsls	r2, r2, #2
 8013fd0:	300c      	adds	r0, #12
 8013fd2:	f7fe fffc 	bl	8012fce <memcpy>
 8013fd6:	4621      	mov	r1, r4
 8013fd8:	4638      	mov	r0, r7
 8013fda:	f7ff ffa5 	bl	8013f28 <_Bfree>
 8013fde:	4644      	mov	r4, r8
 8013fe0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8013fe4:	3501      	adds	r5, #1
 8013fe6:	615e      	str	r6, [r3, #20]
 8013fe8:	6125      	str	r5, [r4, #16]
 8013fea:	4620      	mov	r0, r4
 8013fec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013ff0:	08017049 	.word	0x08017049
 8013ff4:	0801705a 	.word	0x0801705a

08013ff8 <__s2b>:
 8013ff8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013ffc:	460c      	mov	r4, r1
 8013ffe:	4615      	mov	r5, r2
 8014000:	461f      	mov	r7, r3
 8014002:	2209      	movs	r2, #9
 8014004:	3308      	adds	r3, #8
 8014006:	4606      	mov	r6, r0
 8014008:	fb93 f3f2 	sdiv	r3, r3, r2
 801400c:	2100      	movs	r1, #0
 801400e:	2201      	movs	r2, #1
 8014010:	429a      	cmp	r2, r3
 8014012:	db09      	blt.n	8014028 <__s2b+0x30>
 8014014:	4630      	mov	r0, r6
 8014016:	f7ff ff47 	bl	8013ea8 <_Balloc>
 801401a:	b940      	cbnz	r0, 801402e <__s2b+0x36>
 801401c:	4602      	mov	r2, r0
 801401e:	4b19      	ldr	r3, [pc, #100]	@ (8014084 <__s2b+0x8c>)
 8014020:	4819      	ldr	r0, [pc, #100]	@ (8014088 <__s2b+0x90>)
 8014022:	21d3      	movs	r1, #211	@ 0xd3
 8014024:	f001 fe7c 	bl	8015d20 <__assert_func>
 8014028:	0052      	lsls	r2, r2, #1
 801402a:	3101      	adds	r1, #1
 801402c:	e7f0      	b.n	8014010 <__s2b+0x18>
 801402e:	9b08      	ldr	r3, [sp, #32]
 8014030:	6143      	str	r3, [r0, #20]
 8014032:	2d09      	cmp	r5, #9
 8014034:	f04f 0301 	mov.w	r3, #1
 8014038:	6103      	str	r3, [r0, #16]
 801403a:	dd16      	ble.n	801406a <__s2b+0x72>
 801403c:	f104 0909 	add.w	r9, r4, #9
 8014040:	46c8      	mov	r8, r9
 8014042:	442c      	add	r4, r5
 8014044:	f818 3b01 	ldrb.w	r3, [r8], #1
 8014048:	4601      	mov	r1, r0
 801404a:	3b30      	subs	r3, #48	@ 0x30
 801404c:	220a      	movs	r2, #10
 801404e:	4630      	mov	r0, r6
 8014050:	f7ff ff8c 	bl	8013f6c <__multadd>
 8014054:	45a0      	cmp	r8, r4
 8014056:	d1f5      	bne.n	8014044 <__s2b+0x4c>
 8014058:	f1a5 0408 	sub.w	r4, r5, #8
 801405c:	444c      	add	r4, r9
 801405e:	1b2d      	subs	r5, r5, r4
 8014060:	1963      	adds	r3, r4, r5
 8014062:	42bb      	cmp	r3, r7
 8014064:	db04      	blt.n	8014070 <__s2b+0x78>
 8014066:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801406a:	340a      	adds	r4, #10
 801406c:	2509      	movs	r5, #9
 801406e:	e7f6      	b.n	801405e <__s2b+0x66>
 8014070:	f814 3b01 	ldrb.w	r3, [r4], #1
 8014074:	4601      	mov	r1, r0
 8014076:	3b30      	subs	r3, #48	@ 0x30
 8014078:	220a      	movs	r2, #10
 801407a:	4630      	mov	r0, r6
 801407c:	f7ff ff76 	bl	8013f6c <__multadd>
 8014080:	e7ee      	b.n	8014060 <__s2b+0x68>
 8014082:	bf00      	nop
 8014084:	08017049 	.word	0x08017049
 8014088:	0801705a 	.word	0x0801705a

0801408c <__hi0bits>:
 801408c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8014090:	4603      	mov	r3, r0
 8014092:	bf36      	itet	cc
 8014094:	0403      	lslcc	r3, r0, #16
 8014096:	2000      	movcs	r0, #0
 8014098:	2010      	movcc	r0, #16
 801409a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 801409e:	bf3c      	itt	cc
 80140a0:	021b      	lslcc	r3, r3, #8
 80140a2:	3008      	addcc	r0, #8
 80140a4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80140a8:	bf3c      	itt	cc
 80140aa:	011b      	lslcc	r3, r3, #4
 80140ac:	3004      	addcc	r0, #4
 80140ae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80140b2:	bf3c      	itt	cc
 80140b4:	009b      	lslcc	r3, r3, #2
 80140b6:	3002      	addcc	r0, #2
 80140b8:	2b00      	cmp	r3, #0
 80140ba:	db05      	blt.n	80140c8 <__hi0bits+0x3c>
 80140bc:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80140c0:	f100 0001 	add.w	r0, r0, #1
 80140c4:	bf08      	it	eq
 80140c6:	2020      	moveq	r0, #32
 80140c8:	4770      	bx	lr

080140ca <__lo0bits>:
 80140ca:	6803      	ldr	r3, [r0, #0]
 80140cc:	4602      	mov	r2, r0
 80140ce:	f013 0007 	ands.w	r0, r3, #7
 80140d2:	d00b      	beq.n	80140ec <__lo0bits+0x22>
 80140d4:	07d9      	lsls	r1, r3, #31
 80140d6:	d421      	bmi.n	801411c <__lo0bits+0x52>
 80140d8:	0798      	lsls	r0, r3, #30
 80140da:	bf49      	itett	mi
 80140dc:	085b      	lsrmi	r3, r3, #1
 80140de:	089b      	lsrpl	r3, r3, #2
 80140e0:	2001      	movmi	r0, #1
 80140e2:	6013      	strmi	r3, [r2, #0]
 80140e4:	bf5c      	itt	pl
 80140e6:	6013      	strpl	r3, [r2, #0]
 80140e8:	2002      	movpl	r0, #2
 80140ea:	4770      	bx	lr
 80140ec:	b299      	uxth	r1, r3
 80140ee:	b909      	cbnz	r1, 80140f4 <__lo0bits+0x2a>
 80140f0:	0c1b      	lsrs	r3, r3, #16
 80140f2:	2010      	movs	r0, #16
 80140f4:	b2d9      	uxtb	r1, r3
 80140f6:	b909      	cbnz	r1, 80140fc <__lo0bits+0x32>
 80140f8:	3008      	adds	r0, #8
 80140fa:	0a1b      	lsrs	r3, r3, #8
 80140fc:	0719      	lsls	r1, r3, #28
 80140fe:	bf04      	itt	eq
 8014100:	091b      	lsreq	r3, r3, #4
 8014102:	3004      	addeq	r0, #4
 8014104:	0799      	lsls	r1, r3, #30
 8014106:	bf04      	itt	eq
 8014108:	089b      	lsreq	r3, r3, #2
 801410a:	3002      	addeq	r0, #2
 801410c:	07d9      	lsls	r1, r3, #31
 801410e:	d403      	bmi.n	8014118 <__lo0bits+0x4e>
 8014110:	085b      	lsrs	r3, r3, #1
 8014112:	f100 0001 	add.w	r0, r0, #1
 8014116:	d003      	beq.n	8014120 <__lo0bits+0x56>
 8014118:	6013      	str	r3, [r2, #0]
 801411a:	4770      	bx	lr
 801411c:	2000      	movs	r0, #0
 801411e:	4770      	bx	lr
 8014120:	2020      	movs	r0, #32
 8014122:	4770      	bx	lr

08014124 <__i2b>:
 8014124:	b510      	push	{r4, lr}
 8014126:	460c      	mov	r4, r1
 8014128:	2101      	movs	r1, #1
 801412a:	f7ff febd 	bl	8013ea8 <_Balloc>
 801412e:	4602      	mov	r2, r0
 8014130:	b928      	cbnz	r0, 801413e <__i2b+0x1a>
 8014132:	4b05      	ldr	r3, [pc, #20]	@ (8014148 <__i2b+0x24>)
 8014134:	4805      	ldr	r0, [pc, #20]	@ (801414c <__i2b+0x28>)
 8014136:	f240 1145 	movw	r1, #325	@ 0x145
 801413a:	f001 fdf1 	bl	8015d20 <__assert_func>
 801413e:	2301      	movs	r3, #1
 8014140:	6144      	str	r4, [r0, #20]
 8014142:	6103      	str	r3, [r0, #16]
 8014144:	bd10      	pop	{r4, pc}
 8014146:	bf00      	nop
 8014148:	08017049 	.word	0x08017049
 801414c:	0801705a 	.word	0x0801705a

08014150 <__multiply>:
 8014150:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014154:	4617      	mov	r7, r2
 8014156:	690a      	ldr	r2, [r1, #16]
 8014158:	693b      	ldr	r3, [r7, #16]
 801415a:	429a      	cmp	r2, r3
 801415c:	bfa8      	it	ge
 801415e:	463b      	movge	r3, r7
 8014160:	4689      	mov	r9, r1
 8014162:	bfa4      	itt	ge
 8014164:	460f      	movge	r7, r1
 8014166:	4699      	movge	r9, r3
 8014168:	693d      	ldr	r5, [r7, #16]
 801416a:	f8d9 a010 	ldr.w	sl, [r9, #16]
 801416e:	68bb      	ldr	r3, [r7, #8]
 8014170:	6879      	ldr	r1, [r7, #4]
 8014172:	eb05 060a 	add.w	r6, r5, sl
 8014176:	42b3      	cmp	r3, r6
 8014178:	b085      	sub	sp, #20
 801417a:	bfb8      	it	lt
 801417c:	3101      	addlt	r1, #1
 801417e:	f7ff fe93 	bl	8013ea8 <_Balloc>
 8014182:	b930      	cbnz	r0, 8014192 <__multiply+0x42>
 8014184:	4602      	mov	r2, r0
 8014186:	4b41      	ldr	r3, [pc, #260]	@ (801428c <__multiply+0x13c>)
 8014188:	4841      	ldr	r0, [pc, #260]	@ (8014290 <__multiply+0x140>)
 801418a:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 801418e:	f001 fdc7 	bl	8015d20 <__assert_func>
 8014192:	f100 0414 	add.w	r4, r0, #20
 8014196:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 801419a:	4623      	mov	r3, r4
 801419c:	2200      	movs	r2, #0
 801419e:	4573      	cmp	r3, lr
 80141a0:	d320      	bcc.n	80141e4 <__multiply+0x94>
 80141a2:	f107 0814 	add.w	r8, r7, #20
 80141a6:	f109 0114 	add.w	r1, r9, #20
 80141aa:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 80141ae:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 80141b2:	9302      	str	r3, [sp, #8]
 80141b4:	1beb      	subs	r3, r5, r7
 80141b6:	3b15      	subs	r3, #21
 80141b8:	f023 0303 	bic.w	r3, r3, #3
 80141bc:	3304      	adds	r3, #4
 80141be:	3715      	adds	r7, #21
 80141c0:	42bd      	cmp	r5, r7
 80141c2:	bf38      	it	cc
 80141c4:	2304      	movcc	r3, #4
 80141c6:	9301      	str	r3, [sp, #4]
 80141c8:	9b02      	ldr	r3, [sp, #8]
 80141ca:	9103      	str	r1, [sp, #12]
 80141cc:	428b      	cmp	r3, r1
 80141ce:	d80c      	bhi.n	80141ea <__multiply+0x9a>
 80141d0:	2e00      	cmp	r6, #0
 80141d2:	dd03      	ble.n	80141dc <__multiply+0x8c>
 80141d4:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80141d8:	2b00      	cmp	r3, #0
 80141da:	d055      	beq.n	8014288 <__multiply+0x138>
 80141dc:	6106      	str	r6, [r0, #16]
 80141de:	b005      	add	sp, #20
 80141e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80141e4:	f843 2b04 	str.w	r2, [r3], #4
 80141e8:	e7d9      	b.n	801419e <__multiply+0x4e>
 80141ea:	f8b1 a000 	ldrh.w	sl, [r1]
 80141ee:	f1ba 0f00 	cmp.w	sl, #0
 80141f2:	d01f      	beq.n	8014234 <__multiply+0xe4>
 80141f4:	46c4      	mov	ip, r8
 80141f6:	46a1      	mov	r9, r4
 80141f8:	2700      	movs	r7, #0
 80141fa:	f85c 2b04 	ldr.w	r2, [ip], #4
 80141fe:	f8d9 3000 	ldr.w	r3, [r9]
 8014202:	fa1f fb82 	uxth.w	fp, r2
 8014206:	b29b      	uxth	r3, r3
 8014208:	fb0a 330b 	mla	r3, sl, fp, r3
 801420c:	443b      	add	r3, r7
 801420e:	f8d9 7000 	ldr.w	r7, [r9]
 8014212:	0c12      	lsrs	r2, r2, #16
 8014214:	0c3f      	lsrs	r7, r7, #16
 8014216:	fb0a 7202 	mla	r2, sl, r2, r7
 801421a:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 801421e:	b29b      	uxth	r3, r3
 8014220:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8014224:	4565      	cmp	r5, ip
 8014226:	f849 3b04 	str.w	r3, [r9], #4
 801422a:	ea4f 4712 	mov.w	r7, r2, lsr #16
 801422e:	d8e4      	bhi.n	80141fa <__multiply+0xaa>
 8014230:	9b01      	ldr	r3, [sp, #4]
 8014232:	50e7      	str	r7, [r4, r3]
 8014234:	9b03      	ldr	r3, [sp, #12]
 8014236:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 801423a:	3104      	adds	r1, #4
 801423c:	f1b9 0f00 	cmp.w	r9, #0
 8014240:	d020      	beq.n	8014284 <__multiply+0x134>
 8014242:	6823      	ldr	r3, [r4, #0]
 8014244:	4647      	mov	r7, r8
 8014246:	46a4      	mov	ip, r4
 8014248:	f04f 0a00 	mov.w	sl, #0
 801424c:	f8b7 b000 	ldrh.w	fp, [r7]
 8014250:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8014254:	fb09 220b 	mla	r2, r9, fp, r2
 8014258:	4452      	add	r2, sl
 801425a:	b29b      	uxth	r3, r3
 801425c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8014260:	f84c 3b04 	str.w	r3, [ip], #4
 8014264:	f857 3b04 	ldr.w	r3, [r7], #4
 8014268:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801426c:	f8bc 3000 	ldrh.w	r3, [ip]
 8014270:	fb09 330a 	mla	r3, r9, sl, r3
 8014274:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8014278:	42bd      	cmp	r5, r7
 801427a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801427e:	d8e5      	bhi.n	801424c <__multiply+0xfc>
 8014280:	9a01      	ldr	r2, [sp, #4]
 8014282:	50a3      	str	r3, [r4, r2]
 8014284:	3404      	adds	r4, #4
 8014286:	e79f      	b.n	80141c8 <__multiply+0x78>
 8014288:	3e01      	subs	r6, #1
 801428a:	e7a1      	b.n	80141d0 <__multiply+0x80>
 801428c:	08017049 	.word	0x08017049
 8014290:	0801705a 	.word	0x0801705a

08014294 <__pow5mult>:
 8014294:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8014298:	4615      	mov	r5, r2
 801429a:	f012 0203 	ands.w	r2, r2, #3
 801429e:	4607      	mov	r7, r0
 80142a0:	460e      	mov	r6, r1
 80142a2:	d007      	beq.n	80142b4 <__pow5mult+0x20>
 80142a4:	4c25      	ldr	r4, [pc, #148]	@ (801433c <__pow5mult+0xa8>)
 80142a6:	3a01      	subs	r2, #1
 80142a8:	2300      	movs	r3, #0
 80142aa:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80142ae:	f7ff fe5d 	bl	8013f6c <__multadd>
 80142b2:	4606      	mov	r6, r0
 80142b4:	10ad      	asrs	r5, r5, #2
 80142b6:	d03d      	beq.n	8014334 <__pow5mult+0xa0>
 80142b8:	69fc      	ldr	r4, [r7, #28]
 80142ba:	b97c      	cbnz	r4, 80142dc <__pow5mult+0x48>
 80142bc:	2010      	movs	r0, #16
 80142be:	f7ff fd3d 	bl	8013d3c <malloc>
 80142c2:	4602      	mov	r2, r0
 80142c4:	61f8      	str	r0, [r7, #28]
 80142c6:	b928      	cbnz	r0, 80142d4 <__pow5mult+0x40>
 80142c8:	4b1d      	ldr	r3, [pc, #116]	@ (8014340 <__pow5mult+0xac>)
 80142ca:	481e      	ldr	r0, [pc, #120]	@ (8014344 <__pow5mult+0xb0>)
 80142cc:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80142d0:	f001 fd26 	bl	8015d20 <__assert_func>
 80142d4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80142d8:	6004      	str	r4, [r0, #0]
 80142da:	60c4      	str	r4, [r0, #12]
 80142dc:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80142e0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80142e4:	b94c      	cbnz	r4, 80142fa <__pow5mult+0x66>
 80142e6:	f240 2171 	movw	r1, #625	@ 0x271
 80142ea:	4638      	mov	r0, r7
 80142ec:	f7ff ff1a 	bl	8014124 <__i2b>
 80142f0:	2300      	movs	r3, #0
 80142f2:	f8c8 0008 	str.w	r0, [r8, #8]
 80142f6:	4604      	mov	r4, r0
 80142f8:	6003      	str	r3, [r0, #0]
 80142fa:	f04f 0900 	mov.w	r9, #0
 80142fe:	07eb      	lsls	r3, r5, #31
 8014300:	d50a      	bpl.n	8014318 <__pow5mult+0x84>
 8014302:	4631      	mov	r1, r6
 8014304:	4622      	mov	r2, r4
 8014306:	4638      	mov	r0, r7
 8014308:	f7ff ff22 	bl	8014150 <__multiply>
 801430c:	4631      	mov	r1, r6
 801430e:	4680      	mov	r8, r0
 8014310:	4638      	mov	r0, r7
 8014312:	f7ff fe09 	bl	8013f28 <_Bfree>
 8014316:	4646      	mov	r6, r8
 8014318:	106d      	asrs	r5, r5, #1
 801431a:	d00b      	beq.n	8014334 <__pow5mult+0xa0>
 801431c:	6820      	ldr	r0, [r4, #0]
 801431e:	b938      	cbnz	r0, 8014330 <__pow5mult+0x9c>
 8014320:	4622      	mov	r2, r4
 8014322:	4621      	mov	r1, r4
 8014324:	4638      	mov	r0, r7
 8014326:	f7ff ff13 	bl	8014150 <__multiply>
 801432a:	6020      	str	r0, [r4, #0]
 801432c:	f8c0 9000 	str.w	r9, [r0]
 8014330:	4604      	mov	r4, r0
 8014332:	e7e4      	b.n	80142fe <__pow5mult+0x6a>
 8014334:	4630      	mov	r0, r6
 8014336:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801433a:	bf00      	nop
 801433c:	0801716c 	.word	0x0801716c
 8014340:	08016fda 	.word	0x08016fda
 8014344:	0801705a 	.word	0x0801705a

08014348 <__lshift>:
 8014348:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801434c:	460c      	mov	r4, r1
 801434e:	6849      	ldr	r1, [r1, #4]
 8014350:	6923      	ldr	r3, [r4, #16]
 8014352:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8014356:	68a3      	ldr	r3, [r4, #8]
 8014358:	4607      	mov	r7, r0
 801435a:	4691      	mov	r9, r2
 801435c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8014360:	f108 0601 	add.w	r6, r8, #1
 8014364:	42b3      	cmp	r3, r6
 8014366:	db0b      	blt.n	8014380 <__lshift+0x38>
 8014368:	4638      	mov	r0, r7
 801436a:	f7ff fd9d 	bl	8013ea8 <_Balloc>
 801436e:	4605      	mov	r5, r0
 8014370:	b948      	cbnz	r0, 8014386 <__lshift+0x3e>
 8014372:	4602      	mov	r2, r0
 8014374:	4b28      	ldr	r3, [pc, #160]	@ (8014418 <__lshift+0xd0>)
 8014376:	4829      	ldr	r0, [pc, #164]	@ (801441c <__lshift+0xd4>)
 8014378:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 801437c:	f001 fcd0 	bl	8015d20 <__assert_func>
 8014380:	3101      	adds	r1, #1
 8014382:	005b      	lsls	r3, r3, #1
 8014384:	e7ee      	b.n	8014364 <__lshift+0x1c>
 8014386:	2300      	movs	r3, #0
 8014388:	f100 0114 	add.w	r1, r0, #20
 801438c:	f100 0210 	add.w	r2, r0, #16
 8014390:	4618      	mov	r0, r3
 8014392:	4553      	cmp	r3, sl
 8014394:	db33      	blt.n	80143fe <__lshift+0xb6>
 8014396:	6920      	ldr	r0, [r4, #16]
 8014398:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801439c:	f104 0314 	add.w	r3, r4, #20
 80143a0:	f019 091f 	ands.w	r9, r9, #31
 80143a4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80143a8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80143ac:	d02b      	beq.n	8014406 <__lshift+0xbe>
 80143ae:	f1c9 0e20 	rsb	lr, r9, #32
 80143b2:	468a      	mov	sl, r1
 80143b4:	2200      	movs	r2, #0
 80143b6:	6818      	ldr	r0, [r3, #0]
 80143b8:	fa00 f009 	lsl.w	r0, r0, r9
 80143bc:	4310      	orrs	r0, r2
 80143be:	f84a 0b04 	str.w	r0, [sl], #4
 80143c2:	f853 2b04 	ldr.w	r2, [r3], #4
 80143c6:	459c      	cmp	ip, r3
 80143c8:	fa22 f20e 	lsr.w	r2, r2, lr
 80143cc:	d8f3      	bhi.n	80143b6 <__lshift+0x6e>
 80143ce:	ebac 0304 	sub.w	r3, ip, r4
 80143d2:	3b15      	subs	r3, #21
 80143d4:	f023 0303 	bic.w	r3, r3, #3
 80143d8:	3304      	adds	r3, #4
 80143da:	f104 0015 	add.w	r0, r4, #21
 80143de:	4560      	cmp	r0, ip
 80143e0:	bf88      	it	hi
 80143e2:	2304      	movhi	r3, #4
 80143e4:	50ca      	str	r2, [r1, r3]
 80143e6:	b10a      	cbz	r2, 80143ec <__lshift+0xa4>
 80143e8:	f108 0602 	add.w	r6, r8, #2
 80143ec:	3e01      	subs	r6, #1
 80143ee:	4638      	mov	r0, r7
 80143f0:	612e      	str	r6, [r5, #16]
 80143f2:	4621      	mov	r1, r4
 80143f4:	f7ff fd98 	bl	8013f28 <_Bfree>
 80143f8:	4628      	mov	r0, r5
 80143fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80143fe:	f842 0f04 	str.w	r0, [r2, #4]!
 8014402:	3301      	adds	r3, #1
 8014404:	e7c5      	b.n	8014392 <__lshift+0x4a>
 8014406:	3904      	subs	r1, #4
 8014408:	f853 2b04 	ldr.w	r2, [r3], #4
 801440c:	f841 2f04 	str.w	r2, [r1, #4]!
 8014410:	459c      	cmp	ip, r3
 8014412:	d8f9      	bhi.n	8014408 <__lshift+0xc0>
 8014414:	e7ea      	b.n	80143ec <__lshift+0xa4>
 8014416:	bf00      	nop
 8014418:	08017049 	.word	0x08017049
 801441c:	0801705a 	.word	0x0801705a

08014420 <__mcmp>:
 8014420:	690a      	ldr	r2, [r1, #16]
 8014422:	4603      	mov	r3, r0
 8014424:	6900      	ldr	r0, [r0, #16]
 8014426:	1a80      	subs	r0, r0, r2
 8014428:	b530      	push	{r4, r5, lr}
 801442a:	d10e      	bne.n	801444a <__mcmp+0x2a>
 801442c:	3314      	adds	r3, #20
 801442e:	3114      	adds	r1, #20
 8014430:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8014434:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8014438:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 801443c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8014440:	4295      	cmp	r5, r2
 8014442:	d003      	beq.n	801444c <__mcmp+0x2c>
 8014444:	d205      	bcs.n	8014452 <__mcmp+0x32>
 8014446:	f04f 30ff 	mov.w	r0, #4294967295
 801444a:	bd30      	pop	{r4, r5, pc}
 801444c:	42a3      	cmp	r3, r4
 801444e:	d3f3      	bcc.n	8014438 <__mcmp+0x18>
 8014450:	e7fb      	b.n	801444a <__mcmp+0x2a>
 8014452:	2001      	movs	r0, #1
 8014454:	e7f9      	b.n	801444a <__mcmp+0x2a>
	...

08014458 <__mdiff>:
 8014458:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801445c:	4689      	mov	r9, r1
 801445e:	4606      	mov	r6, r0
 8014460:	4611      	mov	r1, r2
 8014462:	4648      	mov	r0, r9
 8014464:	4614      	mov	r4, r2
 8014466:	f7ff ffdb 	bl	8014420 <__mcmp>
 801446a:	1e05      	subs	r5, r0, #0
 801446c:	d112      	bne.n	8014494 <__mdiff+0x3c>
 801446e:	4629      	mov	r1, r5
 8014470:	4630      	mov	r0, r6
 8014472:	f7ff fd19 	bl	8013ea8 <_Balloc>
 8014476:	4602      	mov	r2, r0
 8014478:	b928      	cbnz	r0, 8014486 <__mdiff+0x2e>
 801447a:	4b3f      	ldr	r3, [pc, #252]	@ (8014578 <__mdiff+0x120>)
 801447c:	f240 2137 	movw	r1, #567	@ 0x237
 8014480:	483e      	ldr	r0, [pc, #248]	@ (801457c <__mdiff+0x124>)
 8014482:	f001 fc4d 	bl	8015d20 <__assert_func>
 8014486:	2301      	movs	r3, #1
 8014488:	e9c0 3504 	strd	r3, r5, [r0, #16]
 801448c:	4610      	mov	r0, r2
 801448e:	b003      	add	sp, #12
 8014490:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014494:	bfbc      	itt	lt
 8014496:	464b      	movlt	r3, r9
 8014498:	46a1      	movlt	r9, r4
 801449a:	4630      	mov	r0, r6
 801449c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80144a0:	bfba      	itte	lt
 80144a2:	461c      	movlt	r4, r3
 80144a4:	2501      	movlt	r5, #1
 80144a6:	2500      	movge	r5, #0
 80144a8:	f7ff fcfe 	bl	8013ea8 <_Balloc>
 80144ac:	4602      	mov	r2, r0
 80144ae:	b918      	cbnz	r0, 80144b8 <__mdiff+0x60>
 80144b0:	4b31      	ldr	r3, [pc, #196]	@ (8014578 <__mdiff+0x120>)
 80144b2:	f240 2145 	movw	r1, #581	@ 0x245
 80144b6:	e7e3      	b.n	8014480 <__mdiff+0x28>
 80144b8:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80144bc:	6926      	ldr	r6, [r4, #16]
 80144be:	60c5      	str	r5, [r0, #12]
 80144c0:	f109 0310 	add.w	r3, r9, #16
 80144c4:	f109 0514 	add.w	r5, r9, #20
 80144c8:	f104 0e14 	add.w	lr, r4, #20
 80144cc:	f100 0b14 	add.w	fp, r0, #20
 80144d0:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80144d4:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80144d8:	9301      	str	r3, [sp, #4]
 80144da:	46d9      	mov	r9, fp
 80144dc:	f04f 0c00 	mov.w	ip, #0
 80144e0:	9b01      	ldr	r3, [sp, #4]
 80144e2:	f85e 0b04 	ldr.w	r0, [lr], #4
 80144e6:	f853 af04 	ldr.w	sl, [r3, #4]!
 80144ea:	9301      	str	r3, [sp, #4]
 80144ec:	fa1f f38a 	uxth.w	r3, sl
 80144f0:	4619      	mov	r1, r3
 80144f2:	b283      	uxth	r3, r0
 80144f4:	1acb      	subs	r3, r1, r3
 80144f6:	0c00      	lsrs	r0, r0, #16
 80144f8:	4463      	add	r3, ip
 80144fa:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80144fe:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8014502:	b29b      	uxth	r3, r3
 8014504:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8014508:	4576      	cmp	r6, lr
 801450a:	f849 3b04 	str.w	r3, [r9], #4
 801450e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8014512:	d8e5      	bhi.n	80144e0 <__mdiff+0x88>
 8014514:	1b33      	subs	r3, r6, r4
 8014516:	3b15      	subs	r3, #21
 8014518:	f023 0303 	bic.w	r3, r3, #3
 801451c:	3415      	adds	r4, #21
 801451e:	3304      	adds	r3, #4
 8014520:	42a6      	cmp	r6, r4
 8014522:	bf38      	it	cc
 8014524:	2304      	movcc	r3, #4
 8014526:	441d      	add	r5, r3
 8014528:	445b      	add	r3, fp
 801452a:	461e      	mov	r6, r3
 801452c:	462c      	mov	r4, r5
 801452e:	4544      	cmp	r4, r8
 8014530:	d30e      	bcc.n	8014550 <__mdiff+0xf8>
 8014532:	f108 0103 	add.w	r1, r8, #3
 8014536:	1b49      	subs	r1, r1, r5
 8014538:	f021 0103 	bic.w	r1, r1, #3
 801453c:	3d03      	subs	r5, #3
 801453e:	45a8      	cmp	r8, r5
 8014540:	bf38      	it	cc
 8014542:	2100      	movcc	r1, #0
 8014544:	440b      	add	r3, r1
 8014546:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801454a:	b191      	cbz	r1, 8014572 <__mdiff+0x11a>
 801454c:	6117      	str	r7, [r2, #16]
 801454e:	e79d      	b.n	801448c <__mdiff+0x34>
 8014550:	f854 1b04 	ldr.w	r1, [r4], #4
 8014554:	46e6      	mov	lr, ip
 8014556:	0c08      	lsrs	r0, r1, #16
 8014558:	fa1c fc81 	uxtah	ip, ip, r1
 801455c:	4471      	add	r1, lr
 801455e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8014562:	b289      	uxth	r1, r1
 8014564:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8014568:	f846 1b04 	str.w	r1, [r6], #4
 801456c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8014570:	e7dd      	b.n	801452e <__mdiff+0xd6>
 8014572:	3f01      	subs	r7, #1
 8014574:	e7e7      	b.n	8014546 <__mdiff+0xee>
 8014576:	bf00      	nop
 8014578:	08017049 	.word	0x08017049
 801457c:	0801705a 	.word	0x0801705a

08014580 <__ulp>:
 8014580:	b082      	sub	sp, #8
 8014582:	ed8d 0b00 	vstr	d0, [sp]
 8014586:	9a01      	ldr	r2, [sp, #4]
 8014588:	4b0f      	ldr	r3, [pc, #60]	@ (80145c8 <__ulp+0x48>)
 801458a:	4013      	ands	r3, r2
 801458c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8014590:	2b00      	cmp	r3, #0
 8014592:	dc08      	bgt.n	80145a6 <__ulp+0x26>
 8014594:	425b      	negs	r3, r3
 8014596:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 801459a:	ea4f 5223 	mov.w	r2, r3, asr #20
 801459e:	da04      	bge.n	80145aa <__ulp+0x2a>
 80145a0:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80145a4:	4113      	asrs	r3, r2
 80145a6:	2200      	movs	r2, #0
 80145a8:	e008      	b.n	80145bc <__ulp+0x3c>
 80145aa:	f1a2 0314 	sub.w	r3, r2, #20
 80145ae:	2b1e      	cmp	r3, #30
 80145b0:	bfda      	itte	le
 80145b2:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 80145b6:	40da      	lsrle	r2, r3
 80145b8:	2201      	movgt	r2, #1
 80145ba:	2300      	movs	r3, #0
 80145bc:	4619      	mov	r1, r3
 80145be:	4610      	mov	r0, r2
 80145c0:	ec41 0b10 	vmov	d0, r0, r1
 80145c4:	b002      	add	sp, #8
 80145c6:	4770      	bx	lr
 80145c8:	7ff00000 	.word	0x7ff00000

080145cc <__b2d>:
 80145cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80145d0:	6906      	ldr	r6, [r0, #16]
 80145d2:	f100 0814 	add.w	r8, r0, #20
 80145d6:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 80145da:	1f37      	subs	r7, r6, #4
 80145dc:	f856 2c04 	ldr.w	r2, [r6, #-4]
 80145e0:	4610      	mov	r0, r2
 80145e2:	f7ff fd53 	bl	801408c <__hi0bits>
 80145e6:	f1c0 0320 	rsb	r3, r0, #32
 80145ea:	280a      	cmp	r0, #10
 80145ec:	600b      	str	r3, [r1, #0]
 80145ee:	491b      	ldr	r1, [pc, #108]	@ (801465c <__b2d+0x90>)
 80145f0:	dc15      	bgt.n	801461e <__b2d+0x52>
 80145f2:	f1c0 0c0b 	rsb	ip, r0, #11
 80145f6:	fa22 f30c 	lsr.w	r3, r2, ip
 80145fa:	45b8      	cmp	r8, r7
 80145fc:	ea43 0501 	orr.w	r5, r3, r1
 8014600:	bf34      	ite	cc
 8014602:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8014606:	2300      	movcs	r3, #0
 8014608:	3015      	adds	r0, #21
 801460a:	fa02 f000 	lsl.w	r0, r2, r0
 801460e:	fa23 f30c 	lsr.w	r3, r3, ip
 8014612:	4303      	orrs	r3, r0
 8014614:	461c      	mov	r4, r3
 8014616:	ec45 4b10 	vmov	d0, r4, r5
 801461a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801461e:	45b8      	cmp	r8, r7
 8014620:	bf3a      	itte	cc
 8014622:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8014626:	f1a6 0708 	subcc.w	r7, r6, #8
 801462a:	2300      	movcs	r3, #0
 801462c:	380b      	subs	r0, #11
 801462e:	d012      	beq.n	8014656 <__b2d+0x8a>
 8014630:	f1c0 0120 	rsb	r1, r0, #32
 8014634:	fa23 f401 	lsr.w	r4, r3, r1
 8014638:	4082      	lsls	r2, r0
 801463a:	4322      	orrs	r2, r4
 801463c:	4547      	cmp	r7, r8
 801463e:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8014642:	bf8c      	ite	hi
 8014644:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8014648:	2200      	movls	r2, #0
 801464a:	4083      	lsls	r3, r0
 801464c:	40ca      	lsrs	r2, r1
 801464e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8014652:	4313      	orrs	r3, r2
 8014654:	e7de      	b.n	8014614 <__b2d+0x48>
 8014656:	ea42 0501 	orr.w	r5, r2, r1
 801465a:	e7db      	b.n	8014614 <__b2d+0x48>
 801465c:	3ff00000 	.word	0x3ff00000

08014660 <__d2b>:
 8014660:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8014664:	460f      	mov	r7, r1
 8014666:	2101      	movs	r1, #1
 8014668:	ec59 8b10 	vmov	r8, r9, d0
 801466c:	4616      	mov	r6, r2
 801466e:	f7ff fc1b 	bl	8013ea8 <_Balloc>
 8014672:	4604      	mov	r4, r0
 8014674:	b930      	cbnz	r0, 8014684 <__d2b+0x24>
 8014676:	4602      	mov	r2, r0
 8014678:	4b23      	ldr	r3, [pc, #140]	@ (8014708 <__d2b+0xa8>)
 801467a:	4824      	ldr	r0, [pc, #144]	@ (801470c <__d2b+0xac>)
 801467c:	f240 310f 	movw	r1, #783	@ 0x30f
 8014680:	f001 fb4e 	bl	8015d20 <__assert_func>
 8014684:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8014688:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801468c:	b10d      	cbz	r5, 8014692 <__d2b+0x32>
 801468e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8014692:	9301      	str	r3, [sp, #4]
 8014694:	f1b8 0300 	subs.w	r3, r8, #0
 8014698:	d023      	beq.n	80146e2 <__d2b+0x82>
 801469a:	4668      	mov	r0, sp
 801469c:	9300      	str	r3, [sp, #0]
 801469e:	f7ff fd14 	bl	80140ca <__lo0bits>
 80146a2:	e9dd 1200 	ldrd	r1, r2, [sp]
 80146a6:	b1d0      	cbz	r0, 80146de <__d2b+0x7e>
 80146a8:	f1c0 0320 	rsb	r3, r0, #32
 80146ac:	fa02 f303 	lsl.w	r3, r2, r3
 80146b0:	430b      	orrs	r3, r1
 80146b2:	40c2      	lsrs	r2, r0
 80146b4:	6163      	str	r3, [r4, #20]
 80146b6:	9201      	str	r2, [sp, #4]
 80146b8:	9b01      	ldr	r3, [sp, #4]
 80146ba:	61a3      	str	r3, [r4, #24]
 80146bc:	2b00      	cmp	r3, #0
 80146be:	bf0c      	ite	eq
 80146c0:	2201      	moveq	r2, #1
 80146c2:	2202      	movne	r2, #2
 80146c4:	6122      	str	r2, [r4, #16]
 80146c6:	b1a5      	cbz	r5, 80146f2 <__d2b+0x92>
 80146c8:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80146cc:	4405      	add	r5, r0
 80146ce:	603d      	str	r5, [r7, #0]
 80146d0:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80146d4:	6030      	str	r0, [r6, #0]
 80146d6:	4620      	mov	r0, r4
 80146d8:	b003      	add	sp, #12
 80146da:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80146de:	6161      	str	r1, [r4, #20]
 80146e0:	e7ea      	b.n	80146b8 <__d2b+0x58>
 80146e2:	a801      	add	r0, sp, #4
 80146e4:	f7ff fcf1 	bl	80140ca <__lo0bits>
 80146e8:	9b01      	ldr	r3, [sp, #4]
 80146ea:	6163      	str	r3, [r4, #20]
 80146ec:	3020      	adds	r0, #32
 80146ee:	2201      	movs	r2, #1
 80146f0:	e7e8      	b.n	80146c4 <__d2b+0x64>
 80146f2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80146f6:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80146fa:	6038      	str	r0, [r7, #0]
 80146fc:	6918      	ldr	r0, [r3, #16]
 80146fe:	f7ff fcc5 	bl	801408c <__hi0bits>
 8014702:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8014706:	e7e5      	b.n	80146d4 <__d2b+0x74>
 8014708:	08017049 	.word	0x08017049
 801470c:	0801705a 	.word	0x0801705a

08014710 <__ratio>:
 8014710:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014714:	b085      	sub	sp, #20
 8014716:	e9cd 1000 	strd	r1, r0, [sp]
 801471a:	a902      	add	r1, sp, #8
 801471c:	f7ff ff56 	bl	80145cc <__b2d>
 8014720:	9800      	ldr	r0, [sp, #0]
 8014722:	a903      	add	r1, sp, #12
 8014724:	ec55 4b10 	vmov	r4, r5, d0
 8014728:	f7ff ff50 	bl	80145cc <__b2d>
 801472c:	9b01      	ldr	r3, [sp, #4]
 801472e:	6919      	ldr	r1, [r3, #16]
 8014730:	9b00      	ldr	r3, [sp, #0]
 8014732:	691b      	ldr	r3, [r3, #16]
 8014734:	1ac9      	subs	r1, r1, r3
 8014736:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 801473a:	1a9b      	subs	r3, r3, r2
 801473c:	ec5b ab10 	vmov	sl, fp, d0
 8014740:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8014744:	2b00      	cmp	r3, #0
 8014746:	bfce      	itee	gt
 8014748:	462a      	movgt	r2, r5
 801474a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 801474e:	465a      	movle	r2, fp
 8014750:	462f      	mov	r7, r5
 8014752:	46d9      	mov	r9, fp
 8014754:	bfcc      	ite	gt
 8014756:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 801475a:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 801475e:	464b      	mov	r3, r9
 8014760:	4652      	mov	r2, sl
 8014762:	4620      	mov	r0, r4
 8014764:	4639      	mov	r1, r7
 8014766:	f7ec f899 	bl	800089c <__aeabi_ddiv>
 801476a:	ec41 0b10 	vmov	d0, r0, r1
 801476e:	b005      	add	sp, #20
 8014770:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08014774 <__copybits>:
 8014774:	3901      	subs	r1, #1
 8014776:	b570      	push	{r4, r5, r6, lr}
 8014778:	1149      	asrs	r1, r1, #5
 801477a:	6914      	ldr	r4, [r2, #16]
 801477c:	3101      	adds	r1, #1
 801477e:	f102 0314 	add.w	r3, r2, #20
 8014782:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8014786:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 801478a:	1f05      	subs	r5, r0, #4
 801478c:	42a3      	cmp	r3, r4
 801478e:	d30c      	bcc.n	80147aa <__copybits+0x36>
 8014790:	1aa3      	subs	r3, r4, r2
 8014792:	3b11      	subs	r3, #17
 8014794:	f023 0303 	bic.w	r3, r3, #3
 8014798:	3211      	adds	r2, #17
 801479a:	42a2      	cmp	r2, r4
 801479c:	bf88      	it	hi
 801479e:	2300      	movhi	r3, #0
 80147a0:	4418      	add	r0, r3
 80147a2:	2300      	movs	r3, #0
 80147a4:	4288      	cmp	r0, r1
 80147a6:	d305      	bcc.n	80147b4 <__copybits+0x40>
 80147a8:	bd70      	pop	{r4, r5, r6, pc}
 80147aa:	f853 6b04 	ldr.w	r6, [r3], #4
 80147ae:	f845 6f04 	str.w	r6, [r5, #4]!
 80147b2:	e7eb      	b.n	801478c <__copybits+0x18>
 80147b4:	f840 3b04 	str.w	r3, [r0], #4
 80147b8:	e7f4      	b.n	80147a4 <__copybits+0x30>

080147ba <__any_on>:
 80147ba:	f100 0214 	add.w	r2, r0, #20
 80147be:	6900      	ldr	r0, [r0, #16]
 80147c0:	114b      	asrs	r3, r1, #5
 80147c2:	4298      	cmp	r0, r3
 80147c4:	b510      	push	{r4, lr}
 80147c6:	db11      	blt.n	80147ec <__any_on+0x32>
 80147c8:	dd0a      	ble.n	80147e0 <__any_on+0x26>
 80147ca:	f011 011f 	ands.w	r1, r1, #31
 80147ce:	d007      	beq.n	80147e0 <__any_on+0x26>
 80147d0:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80147d4:	fa24 f001 	lsr.w	r0, r4, r1
 80147d8:	fa00 f101 	lsl.w	r1, r0, r1
 80147dc:	428c      	cmp	r4, r1
 80147de:	d10b      	bne.n	80147f8 <__any_on+0x3e>
 80147e0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80147e4:	4293      	cmp	r3, r2
 80147e6:	d803      	bhi.n	80147f0 <__any_on+0x36>
 80147e8:	2000      	movs	r0, #0
 80147ea:	bd10      	pop	{r4, pc}
 80147ec:	4603      	mov	r3, r0
 80147ee:	e7f7      	b.n	80147e0 <__any_on+0x26>
 80147f0:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80147f4:	2900      	cmp	r1, #0
 80147f6:	d0f5      	beq.n	80147e4 <__any_on+0x2a>
 80147f8:	2001      	movs	r0, #1
 80147fa:	e7f6      	b.n	80147ea <__any_on+0x30>

080147fc <sulp>:
 80147fc:	b570      	push	{r4, r5, r6, lr}
 80147fe:	4604      	mov	r4, r0
 8014800:	460d      	mov	r5, r1
 8014802:	ec45 4b10 	vmov	d0, r4, r5
 8014806:	4616      	mov	r6, r2
 8014808:	f7ff feba 	bl	8014580 <__ulp>
 801480c:	ec51 0b10 	vmov	r0, r1, d0
 8014810:	b17e      	cbz	r6, 8014832 <sulp+0x36>
 8014812:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8014816:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 801481a:	2b00      	cmp	r3, #0
 801481c:	dd09      	ble.n	8014832 <sulp+0x36>
 801481e:	051b      	lsls	r3, r3, #20
 8014820:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8014824:	2400      	movs	r4, #0
 8014826:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 801482a:	4622      	mov	r2, r4
 801482c:	462b      	mov	r3, r5
 801482e:	f7eb ff0b 	bl	8000648 <__aeabi_dmul>
 8014832:	ec41 0b10 	vmov	d0, r0, r1
 8014836:	bd70      	pop	{r4, r5, r6, pc}

08014838 <_strtod_l>:
 8014838:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801483c:	b09f      	sub	sp, #124	@ 0x7c
 801483e:	460c      	mov	r4, r1
 8014840:	9217      	str	r2, [sp, #92]	@ 0x5c
 8014842:	2200      	movs	r2, #0
 8014844:	921a      	str	r2, [sp, #104]	@ 0x68
 8014846:	9005      	str	r0, [sp, #20]
 8014848:	f04f 0a00 	mov.w	sl, #0
 801484c:	f04f 0b00 	mov.w	fp, #0
 8014850:	460a      	mov	r2, r1
 8014852:	9219      	str	r2, [sp, #100]	@ 0x64
 8014854:	7811      	ldrb	r1, [r2, #0]
 8014856:	292b      	cmp	r1, #43	@ 0x2b
 8014858:	d04a      	beq.n	80148f0 <_strtod_l+0xb8>
 801485a:	d838      	bhi.n	80148ce <_strtod_l+0x96>
 801485c:	290d      	cmp	r1, #13
 801485e:	d832      	bhi.n	80148c6 <_strtod_l+0x8e>
 8014860:	2908      	cmp	r1, #8
 8014862:	d832      	bhi.n	80148ca <_strtod_l+0x92>
 8014864:	2900      	cmp	r1, #0
 8014866:	d03b      	beq.n	80148e0 <_strtod_l+0xa8>
 8014868:	2200      	movs	r2, #0
 801486a:	920e      	str	r2, [sp, #56]	@ 0x38
 801486c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 801486e:	782a      	ldrb	r2, [r5, #0]
 8014870:	2a30      	cmp	r2, #48	@ 0x30
 8014872:	f040 80b2 	bne.w	80149da <_strtod_l+0x1a2>
 8014876:	786a      	ldrb	r2, [r5, #1]
 8014878:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 801487c:	2a58      	cmp	r2, #88	@ 0x58
 801487e:	d16e      	bne.n	801495e <_strtod_l+0x126>
 8014880:	9302      	str	r3, [sp, #8]
 8014882:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8014884:	9301      	str	r3, [sp, #4]
 8014886:	ab1a      	add	r3, sp, #104	@ 0x68
 8014888:	9300      	str	r3, [sp, #0]
 801488a:	4a8f      	ldr	r2, [pc, #572]	@ (8014ac8 <_strtod_l+0x290>)
 801488c:	9805      	ldr	r0, [sp, #20]
 801488e:	ab1b      	add	r3, sp, #108	@ 0x6c
 8014890:	a919      	add	r1, sp, #100	@ 0x64
 8014892:	f001 fadf 	bl	8015e54 <__gethex>
 8014896:	f010 060f 	ands.w	r6, r0, #15
 801489a:	4604      	mov	r4, r0
 801489c:	d005      	beq.n	80148aa <_strtod_l+0x72>
 801489e:	2e06      	cmp	r6, #6
 80148a0:	d128      	bne.n	80148f4 <_strtod_l+0xbc>
 80148a2:	3501      	adds	r5, #1
 80148a4:	2300      	movs	r3, #0
 80148a6:	9519      	str	r5, [sp, #100]	@ 0x64
 80148a8:	930e      	str	r3, [sp, #56]	@ 0x38
 80148aa:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80148ac:	2b00      	cmp	r3, #0
 80148ae:	f040 858e 	bne.w	80153ce <_strtod_l+0xb96>
 80148b2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80148b4:	b1cb      	cbz	r3, 80148ea <_strtod_l+0xb2>
 80148b6:	4652      	mov	r2, sl
 80148b8:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 80148bc:	ec43 2b10 	vmov	d0, r2, r3
 80148c0:	b01f      	add	sp, #124	@ 0x7c
 80148c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80148c6:	2920      	cmp	r1, #32
 80148c8:	d1ce      	bne.n	8014868 <_strtod_l+0x30>
 80148ca:	3201      	adds	r2, #1
 80148cc:	e7c1      	b.n	8014852 <_strtod_l+0x1a>
 80148ce:	292d      	cmp	r1, #45	@ 0x2d
 80148d0:	d1ca      	bne.n	8014868 <_strtod_l+0x30>
 80148d2:	2101      	movs	r1, #1
 80148d4:	910e      	str	r1, [sp, #56]	@ 0x38
 80148d6:	1c51      	adds	r1, r2, #1
 80148d8:	9119      	str	r1, [sp, #100]	@ 0x64
 80148da:	7852      	ldrb	r2, [r2, #1]
 80148dc:	2a00      	cmp	r2, #0
 80148de:	d1c5      	bne.n	801486c <_strtod_l+0x34>
 80148e0:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80148e2:	9419      	str	r4, [sp, #100]	@ 0x64
 80148e4:	2b00      	cmp	r3, #0
 80148e6:	f040 8570 	bne.w	80153ca <_strtod_l+0xb92>
 80148ea:	4652      	mov	r2, sl
 80148ec:	465b      	mov	r3, fp
 80148ee:	e7e5      	b.n	80148bc <_strtod_l+0x84>
 80148f0:	2100      	movs	r1, #0
 80148f2:	e7ef      	b.n	80148d4 <_strtod_l+0x9c>
 80148f4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80148f6:	b13a      	cbz	r2, 8014908 <_strtod_l+0xd0>
 80148f8:	2135      	movs	r1, #53	@ 0x35
 80148fa:	a81c      	add	r0, sp, #112	@ 0x70
 80148fc:	f7ff ff3a 	bl	8014774 <__copybits>
 8014900:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8014902:	9805      	ldr	r0, [sp, #20]
 8014904:	f7ff fb10 	bl	8013f28 <_Bfree>
 8014908:	3e01      	subs	r6, #1
 801490a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 801490c:	2e04      	cmp	r6, #4
 801490e:	d806      	bhi.n	801491e <_strtod_l+0xe6>
 8014910:	e8df f006 	tbb	[pc, r6]
 8014914:	201d0314 	.word	0x201d0314
 8014918:	14          	.byte	0x14
 8014919:	00          	.byte	0x00
 801491a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 801491e:	05e1      	lsls	r1, r4, #23
 8014920:	bf48      	it	mi
 8014922:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8014926:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801492a:	0d1b      	lsrs	r3, r3, #20
 801492c:	051b      	lsls	r3, r3, #20
 801492e:	2b00      	cmp	r3, #0
 8014930:	d1bb      	bne.n	80148aa <_strtod_l+0x72>
 8014932:	f7fe fb1f 	bl	8012f74 <__errno>
 8014936:	2322      	movs	r3, #34	@ 0x22
 8014938:	6003      	str	r3, [r0, #0]
 801493a:	e7b6      	b.n	80148aa <_strtod_l+0x72>
 801493c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8014940:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8014944:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8014948:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 801494c:	e7e7      	b.n	801491e <_strtod_l+0xe6>
 801494e:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8014ad0 <_strtod_l+0x298>
 8014952:	e7e4      	b.n	801491e <_strtod_l+0xe6>
 8014954:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8014958:	f04f 3aff 	mov.w	sl, #4294967295
 801495c:	e7df      	b.n	801491e <_strtod_l+0xe6>
 801495e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8014960:	1c5a      	adds	r2, r3, #1
 8014962:	9219      	str	r2, [sp, #100]	@ 0x64
 8014964:	785b      	ldrb	r3, [r3, #1]
 8014966:	2b30      	cmp	r3, #48	@ 0x30
 8014968:	d0f9      	beq.n	801495e <_strtod_l+0x126>
 801496a:	2b00      	cmp	r3, #0
 801496c:	d09d      	beq.n	80148aa <_strtod_l+0x72>
 801496e:	2301      	movs	r3, #1
 8014970:	2700      	movs	r7, #0
 8014972:	9308      	str	r3, [sp, #32]
 8014974:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8014976:	930c      	str	r3, [sp, #48]	@ 0x30
 8014978:	970b      	str	r7, [sp, #44]	@ 0x2c
 801497a:	46b9      	mov	r9, r7
 801497c:	220a      	movs	r2, #10
 801497e:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8014980:	7805      	ldrb	r5, [r0, #0]
 8014982:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8014986:	b2d9      	uxtb	r1, r3
 8014988:	2909      	cmp	r1, #9
 801498a:	d928      	bls.n	80149de <_strtod_l+0x1a6>
 801498c:	494f      	ldr	r1, [pc, #316]	@ (8014acc <_strtod_l+0x294>)
 801498e:	2201      	movs	r2, #1
 8014990:	f001 f97a 	bl	8015c88 <strncmp>
 8014994:	2800      	cmp	r0, #0
 8014996:	d032      	beq.n	80149fe <_strtod_l+0x1c6>
 8014998:	2000      	movs	r0, #0
 801499a:	462a      	mov	r2, r5
 801499c:	900a      	str	r0, [sp, #40]	@ 0x28
 801499e:	464d      	mov	r5, r9
 80149a0:	4603      	mov	r3, r0
 80149a2:	2a65      	cmp	r2, #101	@ 0x65
 80149a4:	d001      	beq.n	80149aa <_strtod_l+0x172>
 80149a6:	2a45      	cmp	r2, #69	@ 0x45
 80149a8:	d114      	bne.n	80149d4 <_strtod_l+0x19c>
 80149aa:	b91d      	cbnz	r5, 80149b4 <_strtod_l+0x17c>
 80149ac:	9a08      	ldr	r2, [sp, #32]
 80149ae:	4302      	orrs	r2, r0
 80149b0:	d096      	beq.n	80148e0 <_strtod_l+0xa8>
 80149b2:	2500      	movs	r5, #0
 80149b4:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 80149b6:	1c62      	adds	r2, r4, #1
 80149b8:	9219      	str	r2, [sp, #100]	@ 0x64
 80149ba:	7862      	ldrb	r2, [r4, #1]
 80149bc:	2a2b      	cmp	r2, #43	@ 0x2b
 80149be:	d07a      	beq.n	8014ab6 <_strtod_l+0x27e>
 80149c0:	2a2d      	cmp	r2, #45	@ 0x2d
 80149c2:	d07e      	beq.n	8014ac2 <_strtod_l+0x28a>
 80149c4:	f04f 0c00 	mov.w	ip, #0
 80149c8:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 80149cc:	2909      	cmp	r1, #9
 80149ce:	f240 8085 	bls.w	8014adc <_strtod_l+0x2a4>
 80149d2:	9419      	str	r4, [sp, #100]	@ 0x64
 80149d4:	f04f 0800 	mov.w	r8, #0
 80149d8:	e0a5      	b.n	8014b26 <_strtod_l+0x2ee>
 80149da:	2300      	movs	r3, #0
 80149dc:	e7c8      	b.n	8014970 <_strtod_l+0x138>
 80149de:	f1b9 0f08 	cmp.w	r9, #8
 80149e2:	bfd8      	it	le
 80149e4:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 80149e6:	f100 0001 	add.w	r0, r0, #1
 80149ea:	bfda      	itte	le
 80149ec:	fb02 3301 	mlale	r3, r2, r1, r3
 80149f0:	930b      	strle	r3, [sp, #44]	@ 0x2c
 80149f2:	fb02 3707 	mlagt	r7, r2, r7, r3
 80149f6:	f109 0901 	add.w	r9, r9, #1
 80149fa:	9019      	str	r0, [sp, #100]	@ 0x64
 80149fc:	e7bf      	b.n	801497e <_strtod_l+0x146>
 80149fe:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8014a00:	1c5a      	adds	r2, r3, #1
 8014a02:	9219      	str	r2, [sp, #100]	@ 0x64
 8014a04:	785a      	ldrb	r2, [r3, #1]
 8014a06:	f1b9 0f00 	cmp.w	r9, #0
 8014a0a:	d03b      	beq.n	8014a84 <_strtod_l+0x24c>
 8014a0c:	900a      	str	r0, [sp, #40]	@ 0x28
 8014a0e:	464d      	mov	r5, r9
 8014a10:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8014a14:	2b09      	cmp	r3, #9
 8014a16:	d912      	bls.n	8014a3e <_strtod_l+0x206>
 8014a18:	2301      	movs	r3, #1
 8014a1a:	e7c2      	b.n	80149a2 <_strtod_l+0x16a>
 8014a1c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8014a1e:	1c5a      	adds	r2, r3, #1
 8014a20:	9219      	str	r2, [sp, #100]	@ 0x64
 8014a22:	785a      	ldrb	r2, [r3, #1]
 8014a24:	3001      	adds	r0, #1
 8014a26:	2a30      	cmp	r2, #48	@ 0x30
 8014a28:	d0f8      	beq.n	8014a1c <_strtod_l+0x1e4>
 8014a2a:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8014a2e:	2b08      	cmp	r3, #8
 8014a30:	f200 84d2 	bhi.w	80153d8 <_strtod_l+0xba0>
 8014a34:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8014a36:	900a      	str	r0, [sp, #40]	@ 0x28
 8014a38:	2000      	movs	r0, #0
 8014a3a:	930c      	str	r3, [sp, #48]	@ 0x30
 8014a3c:	4605      	mov	r5, r0
 8014a3e:	3a30      	subs	r2, #48	@ 0x30
 8014a40:	f100 0301 	add.w	r3, r0, #1
 8014a44:	d018      	beq.n	8014a78 <_strtod_l+0x240>
 8014a46:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8014a48:	4419      	add	r1, r3
 8014a4a:	910a      	str	r1, [sp, #40]	@ 0x28
 8014a4c:	462e      	mov	r6, r5
 8014a4e:	f04f 0e0a 	mov.w	lr, #10
 8014a52:	1c71      	adds	r1, r6, #1
 8014a54:	eba1 0c05 	sub.w	ip, r1, r5
 8014a58:	4563      	cmp	r3, ip
 8014a5a:	dc15      	bgt.n	8014a88 <_strtod_l+0x250>
 8014a5c:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8014a60:	182b      	adds	r3, r5, r0
 8014a62:	2b08      	cmp	r3, #8
 8014a64:	f105 0501 	add.w	r5, r5, #1
 8014a68:	4405      	add	r5, r0
 8014a6a:	dc1a      	bgt.n	8014aa2 <_strtod_l+0x26a>
 8014a6c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8014a6e:	230a      	movs	r3, #10
 8014a70:	fb03 2301 	mla	r3, r3, r1, r2
 8014a74:	930b      	str	r3, [sp, #44]	@ 0x2c
 8014a76:	2300      	movs	r3, #0
 8014a78:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8014a7a:	1c51      	adds	r1, r2, #1
 8014a7c:	9119      	str	r1, [sp, #100]	@ 0x64
 8014a7e:	7852      	ldrb	r2, [r2, #1]
 8014a80:	4618      	mov	r0, r3
 8014a82:	e7c5      	b.n	8014a10 <_strtod_l+0x1d8>
 8014a84:	4648      	mov	r0, r9
 8014a86:	e7ce      	b.n	8014a26 <_strtod_l+0x1ee>
 8014a88:	2e08      	cmp	r6, #8
 8014a8a:	dc05      	bgt.n	8014a98 <_strtod_l+0x260>
 8014a8c:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8014a8e:	fb0e f606 	mul.w	r6, lr, r6
 8014a92:	960b      	str	r6, [sp, #44]	@ 0x2c
 8014a94:	460e      	mov	r6, r1
 8014a96:	e7dc      	b.n	8014a52 <_strtod_l+0x21a>
 8014a98:	2910      	cmp	r1, #16
 8014a9a:	bfd8      	it	le
 8014a9c:	fb0e f707 	mulle.w	r7, lr, r7
 8014aa0:	e7f8      	b.n	8014a94 <_strtod_l+0x25c>
 8014aa2:	2b0f      	cmp	r3, #15
 8014aa4:	bfdc      	itt	le
 8014aa6:	230a      	movle	r3, #10
 8014aa8:	fb03 2707 	mlale	r7, r3, r7, r2
 8014aac:	e7e3      	b.n	8014a76 <_strtod_l+0x23e>
 8014aae:	2300      	movs	r3, #0
 8014ab0:	930a      	str	r3, [sp, #40]	@ 0x28
 8014ab2:	2301      	movs	r3, #1
 8014ab4:	e77a      	b.n	80149ac <_strtod_l+0x174>
 8014ab6:	f04f 0c00 	mov.w	ip, #0
 8014aba:	1ca2      	adds	r2, r4, #2
 8014abc:	9219      	str	r2, [sp, #100]	@ 0x64
 8014abe:	78a2      	ldrb	r2, [r4, #2]
 8014ac0:	e782      	b.n	80149c8 <_strtod_l+0x190>
 8014ac2:	f04f 0c01 	mov.w	ip, #1
 8014ac6:	e7f8      	b.n	8014aba <_strtod_l+0x282>
 8014ac8:	0801727c 	.word	0x0801727c
 8014acc:	080170b3 	.word	0x080170b3
 8014ad0:	7ff00000 	.word	0x7ff00000
 8014ad4:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8014ad6:	1c51      	adds	r1, r2, #1
 8014ad8:	9119      	str	r1, [sp, #100]	@ 0x64
 8014ada:	7852      	ldrb	r2, [r2, #1]
 8014adc:	2a30      	cmp	r2, #48	@ 0x30
 8014ade:	d0f9      	beq.n	8014ad4 <_strtod_l+0x29c>
 8014ae0:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8014ae4:	2908      	cmp	r1, #8
 8014ae6:	f63f af75 	bhi.w	80149d4 <_strtod_l+0x19c>
 8014aea:	3a30      	subs	r2, #48	@ 0x30
 8014aec:	9209      	str	r2, [sp, #36]	@ 0x24
 8014aee:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8014af0:	920f      	str	r2, [sp, #60]	@ 0x3c
 8014af2:	f04f 080a 	mov.w	r8, #10
 8014af6:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8014af8:	1c56      	adds	r6, r2, #1
 8014afa:	9619      	str	r6, [sp, #100]	@ 0x64
 8014afc:	7852      	ldrb	r2, [r2, #1]
 8014afe:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8014b02:	f1be 0f09 	cmp.w	lr, #9
 8014b06:	d939      	bls.n	8014b7c <_strtod_l+0x344>
 8014b08:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8014b0a:	1a76      	subs	r6, r6, r1
 8014b0c:	2e08      	cmp	r6, #8
 8014b0e:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8014b12:	dc03      	bgt.n	8014b1c <_strtod_l+0x2e4>
 8014b14:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8014b16:	4588      	cmp	r8, r1
 8014b18:	bfa8      	it	ge
 8014b1a:	4688      	movge	r8, r1
 8014b1c:	f1bc 0f00 	cmp.w	ip, #0
 8014b20:	d001      	beq.n	8014b26 <_strtod_l+0x2ee>
 8014b22:	f1c8 0800 	rsb	r8, r8, #0
 8014b26:	2d00      	cmp	r5, #0
 8014b28:	d14e      	bne.n	8014bc8 <_strtod_l+0x390>
 8014b2a:	9908      	ldr	r1, [sp, #32]
 8014b2c:	4308      	orrs	r0, r1
 8014b2e:	f47f aebc 	bne.w	80148aa <_strtod_l+0x72>
 8014b32:	2b00      	cmp	r3, #0
 8014b34:	f47f aed4 	bne.w	80148e0 <_strtod_l+0xa8>
 8014b38:	2a69      	cmp	r2, #105	@ 0x69
 8014b3a:	d028      	beq.n	8014b8e <_strtod_l+0x356>
 8014b3c:	dc25      	bgt.n	8014b8a <_strtod_l+0x352>
 8014b3e:	2a49      	cmp	r2, #73	@ 0x49
 8014b40:	d025      	beq.n	8014b8e <_strtod_l+0x356>
 8014b42:	2a4e      	cmp	r2, #78	@ 0x4e
 8014b44:	f47f aecc 	bne.w	80148e0 <_strtod_l+0xa8>
 8014b48:	499a      	ldr	r1, [pc, #616]	@ (8014db4 <_strtod_l+0x57c>)
 8014b4a:	a819      	add	r0, sp, #100	@ 0x64
 8014b4c:	f001 fba4 	bl	8016298 <__match>
 8014b50:	2800      	cmp	r0, #0
 8014b52:	f43f aec5 	beq.w	80148e0 <_strtod_l+0xa8>
 8014b56:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8014b58:	781b      	ldrb	r3, [r3, #0]
 8014b5a:	2b28      	cmp	r3, #40	@ 0x28
 8014b5c:	d12e      	bne.n	8014bbc <_strtod_l+0x384>
 8014b5e:	4996      	ldr	r1, [pc, #600]	@ (8014db8 <_strtod_l+0x580>)
 8014b60:	aa1c      	add	r2, sp, #112	@ 0x70
 8014b62:	a819      	add	r0, sp, #100	@ 0x64
 8014b64:	f001 fbac 	bl	80162c0 <__hexnan>
 8014b68:	2805      	cmp	r0, #5
 8014b6a:	d127      	bne.n	8014bbc <_strtod_l+0x384>
 8014b6c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8014b6e:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8014b72:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8014b76:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8014b7a:	e696      	b.n	80148aa <_strtod_l+0x72>
 8014b7c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8014b7e:	fb08 2101 	mla	r1, r8, r1, r2
 8014b82:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8014b86:	9209      	str	r2, [sp, #36]	@ 0x24
 8014b88:	e7b5      	b.n	8014af6 <_strtod_l+0x2be>
 8014b8a:	2a6e      	cmp	r2, #110	@ 0x6e
 8014b8c:	e7da      	b.n	8014b44 <_strtod_l+0x30c>
 8014b8e:	498b      	ldr	r1, [pc, #556]	@ (8014dbc <_strtod_l+0x584>)
 8014b90:	a819      	add	r0, sp, #100	@ 0x64
 8014b92:	f001 fb81 	bl	8016298 <__match>
 8014b96:	2800      	cmp	r0, #0
 8014b98:	f43f aea2 	beq.w	80148e0 <_strtod_l+0xa8>
 8014b9c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8014b9e:	4988      	ldr	r1, [pc, #544]	@ (8014dc0 <_strtod_l+0x588>)
 8014ba0:	3b01      	subs	r3, #1
 8014ba2:	a819      	add	r0, sp, #100	@ 0x64
 8014ba4:	9319      	str	r3, [sp, #100]	@ 0x64
 8014ba6:	f001 fb77 	bl	8016298 <__match>
 8014baa:	b910      	cbnz	r0, 8014bb2 <_strtod_l+0x37a>
 8014bac:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8014bae:	3301      	adds	r3, #1
 8014bb0:	9319      	str	r3, [sp, #100]	@ 0x64
 8014bb2:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 8014dd0 <_strtod_l+0x598>
 8014bb6:	f04f 0a00 	mov.w	sl, #0
 8014bba:	e676      	b.n	80148aa <_strtod_l+0x72>
 8014bbc:	4881      	ldr	r0, [pc, #516]	@ (8014dc4 <_strtod_l+0x58c>)
 8014bbe:	f001 f8a7 	bl	8015d10 <nan>
 8014bc2:	ec5b ab10 	vmov	sl, fp, d0
 8014bc6:	e670      	b.n	80148aa <_strtod_l+0x72>
 8014bc8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8014bca:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8014bcc:	eba8 0303 	sub.w	r3, r8, r3
 8014bd0:	f1b9 0f00 	cmp.w	r9, #0
 8014bd4:	bf08      	it	eq
 8014bd6:	46a9      	moveq	r9, r5
 8014bd8:	2d10      	cmp	r5, #16
 8014bda:	9309      	str	r3, [sp, #36]	@ 0x24
 8014bdc:	462c      	mov	r4, r5
 8014bde:	bfa8      	it	ge
 8014be0:	2410      	movge	r4, #16
 8014be2:	f7eb fcb7 	bl	8000554 <__aeabi_ui2d>
 8014be6:	2d09      	cmp	r5, #9
 8014be8:	4682      	mov	sl, r0
 8014bea:	468b      	mov	fp, r1
 8014bec:	dc13      	bgt.n	8014c16 <_strtod_l+0x3de>
 8014bee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014bf0:	2b00      	cmp	r3, #0
 8014bf2:	f43f ae5a 	beq.w	80148aa <_strtod_l+0x72>
 8014bf6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014bf8:	dd78      	ble.n	8014cec <_strtod_l+0x4b4>
 8014bfa:	2b16      	cmp	r3, #22
 8014bfc:	dc5f      	bgt.n	8014cbe <_strtod_l+0x486>
 8014bfe:	4972      	ldr	r1, [pc, #456]	@ (8014dc8 <_strtod_l+0x590>)
 8014c00:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8014c04:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014c08:	4652      	mov	r2, sl
 8014c0a:	465b      	mov	r3, fp
 8014c0c:	f7eb fd1c 	bl	8000648 <__aeabi_dmul>
 8014c10:	4682      	mov	sl, r0
 8014c12:	468b      	mov	fp, r1
 8014c14:	e649      	b.n	80148aa <_strtod_l+0x72>
 8014c16:	4b6c      	ldr	r3, [pc, #432]	@ (8014dc8 <_strtod_l+0x590>)
 8014c18:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8014c1c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8014c20:	f7eb fd12 	bl	8000648 <__aeabi_dmul>
 8014c24:	4682      	mov	sl, r0
 8014c26:	4638      	mov	r0, r7
 8014c28:	468b      	mov	fp, r1
 8014c2a:	f7eb fc93 	bl	8000554 <__aeabi_ui2d>
 8014c2e:	4602      	mov	r2, r0
 8014c30:	460b      	mov	r3, r1
 8014c32:	4650      	mov	r0, sl
 8014c34:	4659      	mov	r1, fp
 8014c36:	f7eb fb51 	bl	80002dc <__adddf3>
 8014c3a:	2d0f      	cmp	r5, #15
 8014c3c:	4682      	mov	sl, r0
 8014c3e:	468b      	mov	fp, r1
 8014c40:	ddd5      	ble.n	8014bee <_strtod_l+0x3b6>
 8014c42:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014c44:	1b2c      	subs	r4, r5, r4
 8014c46:	441c      	add	r4, r3
 8014c48:	2c00      	cmp	r4, #0
 8014c4a:	f340 8093 	ble.w	8014d74 <_strtod_l+0x53c>
 8014c4e:	f014 030f 	ands.w	r3, r4, #15
 8014c52:	d00a      	beq.n	8014c6a <_strtod_l+0x432>
 8014c54:	495c      	ldr	r1, [pc, #368]	@ (8014dc8 <_strtod_l+0x590>)
 8014c56:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8014c5a:	4652      	mov	r2, sl
 8014c5c:	465b      	mov	r3, fp
 8014c5e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014c62:	f7eb fcf1 	bl	8000648 <__aeabi_dmul>
 8014c66:	4682      	mov	sl, r0
 8014c68:	468b      	mov	fp, r1
 8014c6a:	f034 040f 	bics.w	r4, r4, #15
 8014c6e:	d073      	beq.n	8014d58 <_strtod_l+0x520>
 8014c70:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8014c74:	dd49      	ble.n	8014d0a <_strtod_l+0x4d2>
 8014c76:	2400      	movs	r4, #0
 8014c78:	46a0      	mov	r8, r4
 8014c7a:	940b      	str	r4, [sp, #44]	@ 0x2c
 8014c7c:	46a1      	mov	r9, r4
 8014c7e:	9a05      	ldr	r2, [sp, #20]
 8014c80:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 8014dd0 <_strtod_l+0x598>
 8014c84:	2322      	movs	r3, #34	@ 0x22
 8014c86:	6013      	str	r3, [r2, #0]
 8014c88:	f04f 0a00 	mov.w	sl, #0
 8014c8c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8014c8e:	2b00      	cmp	r3, #0
 8014c90:	f43f ae0b 	beq.w	80148aa <_strtod_l+0x72>
 8014c94:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8014c96:	9805      	ldr	r0, [sp, #20]
 8014c98:	f7ff f946 	bl	8013f28 <_Bfree>
 8014c9c:	9805      	ldr	r0, [sp, #20]
 8014c9e:	4649      	mov	r1, r9
 8014ca0:	f7ff f942 	bl	8013f28 <_Bfree>
 8014ca4:	9805      	ldr	r0, [sp, #20]
 8014ca6:	4641      	mov	r1, r8
 8014ca8:	f7ff f93e 	bl	8013f28 <_Bfree>
 8014cac:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8014cae:	9805      	ldr	r0, [sp, #20]
 8014cb0:	f7ff f93a 	bl	8013f28 <_Bfree>
 8014cb4:	9805      	ldr	r0, [sp, #20]
 8014cb6:	4621      	mov	r1, r4
 8014cb8:	f7ff f936 	bl	8013f28 <_Bfree>
 8014cbc:	e5f5      	b.n	80148aa <_strtod_l+0x72>
 8014cbe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8014cc0:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8014cc4:	4293      	cmp	r3, r2
 8014cc6:	dbbc      	blt.n	8014c42 <_strtod_l+0x40a>
 8014cc8:	4c3f      	ldr	r4, [pc, #252]	@ (8014dc8 <_strtod_l+0x590>)
 8014cca:	f1c5 050f 	rsb	r5, r5, #15
 8014cce:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8014cd2:	4652      	mov	r2, sl
 8014cd4:	465b      	mov	r3, fp
 8014cd6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014cda:	f7eb fcb5 	bl	8000648 <__aeabi_dmul>
 8014cde:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014ce0:	1b5d      	subs	r5, r3, r5
 8014ce2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8014ce6:	e9d4 2300 	ldrd	r2, r3, [r4]
 8014cea:	e78f      	b.n	8014c0c <_strtod_l+0x3d4>
 8014cec:	3316      	adds	r3, #22
 8014cee:	dba8      	blt.n	8014c42 <_strtod_l+0x40a>
 8014cf0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8014cf2:	eba3 0808 	sub.w	r8, r3, r8
 8014cf6:	4b34      	ldr	r3, [pc, #208]	@ (8014dc8 <_strtod_l+0x590>)
 8014cf8:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8014cfc:	e9d8 2300 	ldrd	r2, r3, [r8]
 8014d00:	4650      	mov	r0, sl
 8014d02:	4659      	mov	r1, fp
 8014d04:	f7eb fdca 	bl	800089c <__aeabi_ddiv>
 8014d08:	e782      	b.n	8014c10 <_strtod_l+0x3d8>
 8014d0a:	2300      	movs	r3, #0
 8014d0c:	4f2f      	ldr	r7, [pc, #188]	@ (8014dcc <_strtod_l+0x594>)
 8014d0e:	1124      	asrs	r4, r4, #4
 8014d10:	4650      	mov	r0, sl
 8014d12:	4659      	mov	r1, fp
 8014d14:	461e      	mov	r6, r3
 8014d16:	2c01      	cmp	r4, #1
 8014d18:	dc21      	bgt.n	8014d5e <_strtod_l+0x526>
 8014d1a:	b10b      	cbz	r3, 8014d20 <_strtod_l+0x4e8>
 8014d1c:	4682      	mov	sl, r0
 8014d1e:	468b      	mov	fp, r1
 8014d20:	492a      	ldr	r1, [pc, #168]	@ (8014dcc <_strtod_l+0x594>)
 8014d22:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8014d26:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8014d2a:	4652      	mov	r2, sl
 8014d2c:	465b      	mov	r3, fp
 8014d2e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014d32:	f7eb fc89 	bl	8000648 <__aeabi_dmul>
 8014d36:	4b26      	ldr	r3, [pc, #152]	@ (8014dd0 <_strtod_l+0x598>)
 8014d38:	460a      	mov	r2, r1
 8014d3a:	400b      	ands	r3, r1
 8014d3c:	4925      	ldr	r1, [pc, #148]	@ (8014dd4 <_strtod_l+0x59c>)
 8014d3e:	428b      	cmp	r3, r1
 8014d40:	4682      	mov	sl, r0
 8014d42:	d898      	bhi.n	8014c76 <_strtod_l+0x43e>
 8014d44:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8014d48:	428b      	cmp	r3, r1
 8014d4a:	bf86      	itte	hi
 8014d4c:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 8014dd8 <_strtod_l+0x5a0>
 8014d50:	f04f 3aff 	movhi.w	sl, #4294967295
 8014d54:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8014d58:	2300      	movs	r3, #0
 8014d5a:	9308      	str	r3, [sp, #32]
 8014d5c:	e076      	b.n	8014e4c <_strtod_l+0x614>
 8014d5e:	07e2      	lsls	r2, r4, #31
 8014d60:	d504      	bpl.n	8014d6c <_strtod_l+0x534>
 8014d62:	e9d7 2300 	ldrd	r2, r3, [r7]
 8014d66:	f7eb fc6f 	bl	8000648 <__aeabi_dmul>
 8014d6a:	2301      	movs	r3, #1
 8014d6c:	3601      	adds	r6, #1
 8014d6e:	1064      	asrs	r4, r4, #1
 8014d70:	3708      	adds	r7, #8
 8014d72:	e7d0      	b.n	8014d16 <_strtod_l+0x4de>
 8014d74:	d0f0      	beq.n	8014d58 <_strtod_l+0x520>
 8014d76:	4264      	negs	r4, r4
 8014d78:	f014 020f 	ands.w	r2, r4, #15
 8014d7c:	d00a      	beq.n	8014d94 <_strtod_l+0x55c>
 8014d7e:	4b12      	ldr	r3, [pc, #72]	@ (8014dc8 <_strtod_l+0x590>)
 8014d80:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8014d84:	4650      	mov	r0, sl
 8014d86:	4659      	mov	r1, fp
 8014d88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014d8c:	f7eb fd86 	bl	800089c <__aeabi_ddiv>
 8014d90:	4682      	mov	sl, r0
 8014d92:	468b      	mov	fp, r1
 8014d94:	1124      	asrs	r4, r4, #4
 8014d96:	d0df      	beq.n	8014d58 <_strtod_l+0x520>
 8014d98:	2c1f      	cmp	r4, #31
 8014d9a:	dd1f      	ble.n	8014ddc <_strtod_l+0x5a4>
 8014d9c:	2400      	movs	r4, #0
 8014d9e:	46a0      	mov	r8, r4
 8014da0:	940b      	str	r4, [sp, #44]	@ 0x2c
 8014da2:	46a1      	mov	r9, r4
 8014da4:	9a05      	ldr	r2, [sp, #20]
 8014da6:	2322      	movs	r3, #34	@ 0x22
 8014da8:	f04f 0a00 	mov.w	sl, #0
 8014dac:	f04f 0b00 	mov.w	fp, #0
 8014db0:	6013      	str	r3, [r2, #0]
 8014db2:	e76b      	b.n	8014c8c <_strtod_l+0x454>
 8014db4:	08016fa1 	.word	0x08016fa1
 8014db8:	08017268 	.word	0x08017268
 8014dbc:	08016f99 	.word	0x08016f99
 8014dc0:	08016fd0 	.word	0x08016fd0
 8014dc4:	08017109 	.word	0x08017109
 8014dc8:	080171a0 	.word	0x080171a0
 8014dcc:	08017178 	.word	0x08017178
 8014dd0:	7ff00000 	.word	0x7ff00000
 8014dd4:	7ca00000 	.word	0x7ca00000
 8014dd8:	7fefffff 	.word	0x7fefffff
 8014ddc:	f014 0310 	ands.w	r3, r4, #16
 8014de0:	bf18      	it	ne
 8014de2:	236a      	movne	r3, #106	@ 0x6a
 8014de4:	4ea9      	ldr	r6, [pc, #676]	@ (801508c <_strtod_l+0x854>)
 8014de6:	9308      	str	r3, [sp, #32]
 8014de8:	4650      	mov	r0, sl
 8014dea:	4659      	mov	r1, fp
 8014dec:	2300      	movs	r3, #0
 8014dee:	07e7      	lsls	r7, r4, #31
 8014df0:	d504      	bpl.n	8014dfc <_strtod_l+0x5c4>
 8014df2:	e9d6 2300 	ldrd	r2, r3, [r6]
 8014df6:	f7eb fc27 	bl	8000648 <__aeabi_dmul>
 8014dfa:	2301      	movs	r3, #1
 8014dfc:	1064      	asrs	r4, r4, #1
 8014dfe:	f106 0608 	add.w	r6, r6, #8
 8014e02:	d1f4      	bne.n	8014dee <_strtod_l+0x5b6>
 8014e04:	b10b      	cbz	r3, 8014e0a <_strtod_l+0x5d2>
 8014e06:	4682      	mov	sl, r0
 8014e08:	468b      	mov	fp, r1
 8014e0a:	9b08      	ldr	r3, [sp, #32]
 8014e0c:	b1b3      	cbz	r3, 8014e3c <_strtod_l+0x604>
 8014e0e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8014e12:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8014e16:	2b00      	cmp	r3, #0
 8014e18:	4659      	mov	r1, fp
 8014e1a:	dd0f      	ble.n	8014e3c <_strtod_l+0x604>
 8014e1c:	2b1f      	cmp	r3, #31
 8014e1e:	dd56      	ble.n	8014ece <_strtod_l+0x696>
 8014e20:	2b34      	cmp	r3, #52	@ 0x34
 8014e22:	bfde      	ittt	le
 8014e24:	f04f 33ff 	movle.w	r3, #4294967295
 8014e28:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8014e2c:	4093      	lslle	r3, r2
 8014e2e:	f04f 0a00 	mov.w	sl, #0
 8014e32:	bfcc      	ite	gt
 8014e34:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8014e38:	ea03 0b01 	andle.w	fp, r3, r1
 8014e3c:	2200      	movs	r2, #0
 8014e3e:	2300      	movs	r3, #0
 8014e40:	4650      	mov	r0, sl
 8014e42:	4659      	mov	r1, fp
 8014e44:	f7eb fe68 	bl	8000b18 <__aeabi_dcmpeq>
 8014e48:	2800      	cmp	r0, #0
 8014e4a:	d1a7      	bne.n	8014d9c <_strtod_l+0x564>
 8014e4c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8014e4e:	9300      	str	r3, [sp, #0]
 8014e50:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8014e52:	9805      	ldr	r0, [sp, #20]
 8014e54:	462b      	mov	r3, r5
 8014e56:	464a      	mov	r2, r9
 8014e58:	f7ff f8ce 	bl	8013ff8 <__s2b>
 8014e5c:	900b      	str	r0, [sp, #44]	@ 0x2c
 8014e5e:	2800      	cmp	r0, #0
 8014e60:	f43f af09 	beq.w	8014c76 <_strtod_l+0x43e>
 8014e64:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8014e66:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8014e68:	2a00      	cmp	r2, #0
 8014e6a:	eba3 0308 	sub.w	r3, r3, r8
 8014e6e:	bfa8      	it	ge
 8014e70:	2300      	movge	r3, #0
 8014e72:	9312      	str	r3, [sp, #72]	@ 0x48
 8014e74:	2400      	movs	r4, #0
 8014e76:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8014e7a:	9316      	str	r3, [sp, #88]	@ 0x58
 8014e7c:	46a0      	mov	r8, r4
 8014e7e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8014e80:	9805      	ldr	r0, [sp, #20]
 8014e82:	6859      	ldr	r1, [r3, #4]
 8014e84:	f7ff f810 	bl	8013ea8 <_Balloc>
 8014e88:	4681      	mov	r9, r0
 8014e8a:	2800      	cmp	r0, #0
 8014e8c:	f43f aef7 	beq.w	8014c7e <_strtod_l+0x446>
 8014e90:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8014e92:	691a      	ldr	r2, [r3, #16]
 8014e94:	3202      	adds	r2, #2
 8014e96:	f103 010c 	add.w	r1, r3, #12
 8014e9a:	0092      	lsls	r2, r2, #2
 8014e9c:	300c      	adds	r0, #12
 8014e9e:	f7fe f896 	bl	8012fce <memcpy>
 8014ea2:	ec4b ab10 	vmov	d0, sl, fp
 8014ea6:	9805      	ldr	r0, [sp, #20]
 8014ea8:	aa1c      	add	r2, sp, #112	@ 0x70
 8014eaa:	a91b      	add	r1, sp, #108	@ 0x6c
 8014eac:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8014eb0:	f7ff fbd6 	bl	8014660 <__d2b>
 8014eb4:	901a      	str	r0, [sp, #104]	@ 0x68
 8014eb6:	2800      	cmp	r0, #0
 8014eb8:	f43f aee1 	beq.w	8014c7e <_strtod_l+0x446>
 8014ebc:	9805      	ldr	r0, [sp, #20]
 8014ebe:	2101      	movs	r1, #1
 8014ec0:	f7ff f930 	bl	8014124 <__i2b>
 8014ec4:	4680      	mov	r8, r0
 8014ec6:	b948      	cbnz	r0, 8014edc <_strtod_l+0x6a4>
 8014ec8:	f04f 0800 	mov.w	r8, #0
 8014ecc:	e6d7      	b.n	8014c7e <_strtod_l+0x446>
 8014ece:	f04f 32ff 	mov.w	r2, #4294967295
 8014ed2:	fa02 f303 	lsl.w	r3, r2, r3
 8014ed6:	ea03 0a0a 	and.w	sl, r3, sl
 8014eda:	e7af      	b.n	8014e3c <_strtod_l+0x604>
 8014edc:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8014ede:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8014ee0:	2d00      	cmp	r5, #0
 8014ee2:	bfab      	itete	ge
 8014ee4:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8014ee6:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8014ee8:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8014eea:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8014eec:	bfac      	ite	ge
 8014eee:	18ef      	addge	r7, r5, r3
 8014ef0:	1b5e      	sublt	r6, r3, r5
 8014ef2:	9b08      	ldr	r3, [sp, #32]
 8014ef4:	1aed      	subs	r5, r5, r3
 8014ef6:	4415      	add	r5, r2
 8014ef8:	4b65      	ldr	r3, [pc, #404]	@ (8015090 <_strtod_l+0x858>)
 8014efa:	3d01      	subs	r5, #1
 8014efc:	429d      	cmp	r5, r3
 8014efe:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8014f02:	da50      	bge.n	8014fa6 <_strtod_l+0x76e>
 8014f04:	1b5b      	subs	r3, r3, r5
 8014f06:	2b1f      	cmp	r3, #31
 8014f08:	eba2 0203 	sub.w	r2, r2, r3
 8014f0c:	f04f 0101 	mov.w	r1, #1
 8014f10:	dc3d      	bgt.n	8014f8e <_strtod_l+0x756>
 8014f12:	fa01 f303 	lsl.w	r3, r1, r3
 8014f16:	9313      	str	r3, [sp, #76]	@ 0x4c
 8014f18:	2300      	movs	r3, #0
 8014f1a:	9310      	str	r3, [sp, #64]	@ 0x40
 8014f1c:	18bd      	adds	r5, r7, r2
 8014f1e:	9b08      	ldr	r3, [sp, #32]
 8014f20:	42af      	cmp	r7, r5
 8014f22:	4416      	add	r6, r2
 8014f24:	441e      	add	r6, r3
 8014f26:	463b      	mov	r3, r7
 8014f28:	bfa8      	it	ge
 8014f2a:	462b      	movge	r3, r5
 8014f2c:	42b3      	cmp	r3, r6
 8014f2e:	bfa8      	it	ge
 8014f30:	4633      	movge	r3, r6
 8014f32:	2b00      	cmp	r3, #0
 8014f34:	bfc2      	ittt	gt
 8014f36:	1aed      	subgt	r5, r5, r3
 8014f38:	1af6      	subgt	r6, r6, r3
 8014f3a:	1aff      	subgt	r7, r7, r3
 8014f3c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8014f3e:	2b00      	cmp	r3, #0
 8014f40:	dd16      	ble.n	8014f70 <_strtod_l+0x738>
 8014f42:	4641      	mov	r1, r8
 8014f44:	9805      	ldr	r0, [sp, #20]
 8014f46:	461a      	mov	r2, r3
 8014f48:	f7ff f9a4 	bl	8014294 <__pow5mult>
 8014f4c:	4680      	mov	r8, r0
 8014f4e:	2800      	cmp	r0, #0
 8014f50:	d0ba      	beq.n	8014ec8 <_strtod_l+0x690>
 8014f52:	4601      	mov	r1, r0
 8014f54:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8014f56:	9805      	ldr	r0, [sp, #20]
 8014f58:	f7ff f8fa 	bl	8014150 <__multiply>
 8014f5c:	900a      	str	r0, [sp, #40]	@ 0x28
 8014f5e:	2800      	cmp	r0, #0
 8014f60:	f43f ae8d 	beq.w	8014c7e <_strtod_l+0x446>
 8014f64:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8014f66:	9805      	ldr	r0, [sp, #20]
 8014f68:	f7fe ffde 	bl	8013f28 <_Bfree>
 8014f6c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8014f6e:	931a      	str	r3, [sp, #104]	@ 0x68
 8014f70:	2d00      	cmp	r5, #0
 8014f72:	dc1d      	bgt.n	8014fb0 <_strtod_l+0x778>
 8014f74:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014f76:	2b00      	cmp	r3, #0
 8014f78:	dd23      	ble.n	8014fc2 <_strtod_l+0x78a>
 8014f7a:	4649      	mov	r1, r9
 8014f7c:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8014f7e:	9805      	ldr	r0, [sp, #20]
 8014f80:	f7ff f988 	bl	8014294 <__pow5mult>
 8014f84:	4681      	mov	r9, r0
 8014f86:	b9e0      	cbnz	r0, 8014fc2 <_strtod_l+0x78a>
 8014f88:	f04f 0900 	mov.w	r9, #0
 8014f8c:	e677      	b.n	8014c7e <_strtod_l+0x446>
 8014f8e:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8014f92:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8014f96:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8014f9a:	35e2      	adds	r5, #226	@ 0xe2
 8014f9c:	fa01 f305 	lsl.w	r3, r1, r5
 8014fa0:	9310      	str	r3, [sp, #64]	@ 0x40
 8014fa2:	9113      	str	r1, [sp, #76]	@ 0x4c
 8014fa4:	e7ba      	b.n	8014f1c <_strtod_l+0x6e4>
 8014fa6:	2300      	movs	r3, #0
 8014fa8:	9310      	str	r3, [sp, #64]	@ 0x40
 8014faa:	2301      	movs	r3, #1
 8014fac:	9313      	str	r3, [sp, #76]	@ 0x4c
 8014fae:	e7b5      	b.n	8014f1c <_strtod_l+0x6e4>
 8014fb0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8014fb2:	9805      	ldr	r0, [sp, #20]
 8014fb4:	462a      	mov	r2, r5
 8014fb6:	f7ff f9c7 	bl	8014348 <__lshift>
 8014fba:	901a      	str	r0, [sp, #104]	@ 0x68
 8014fbc:	2800      	cmp	r0, #0
 8014fbe:	d1d9      	bne.n	8014f74 <_strtod_l+0x73c>
 8014fc0:	e65d      	b.n	8014c7e <_strtod_l+0x446>
 8014fc2:	2e00      	cmp	r6, #0
 8014fc4:	dd07      	ble.n	8014fd6 <_strtod_l+0x79e>
 8014fc6:	4649      	mov	r1, r9
 8014fc8:	9805      	ldr	r0, [sp, #20]
 8014fca:	4632      	mov	r2, r6
 8014fcc:	f7ff f9bc 	bl	8014348 <__lshift>
 8014fd0:	4681      	mov	r9, r0
 8014fd2:	2800      	cmp	r0, #0
 8014fd4:	d0d8      	beq.n	8014f88 <_strtod_l+0x750>
 8014fd6:	2f00      	cmp	r7, #0
 8014fd8:	dd08      	ble.n	8014fec <_strtod_l+0x7b4>
 8014fda:	4641      	mov	r1, r8
 8014fdc:	9805      	ldr	r0, [sp, #20]
 8014fde:	463a      	mov	r2, r7
 8014fe0:	f7ff f9b2 	bl	8014348 <__lshift>
 8014fe4:	4680      	mov	r8, r0
 8014fe6:	2800      	cmp	r0, #0
 8014fe8:	f43f ae49 	beq.w	8014c7e <_strtod_l+0x446>
 8014fec:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8014fee:	9805      	ldr	r0, [sp, #20]
 8014ff0:	464a      	mov	r2, r9
 8014ff2:	f7ff fa31 	bl	8014458 <__mdiff>
 8014ff6:	4604      	mov	r4, r0
 8014ff8:	2800      	cmp	r0, #0
 8014ffa:	f43f ae40 	beq.w	8014c7e <_strtod_l+0x446>
 8014ffe:	68c3      	ldr	r3, [r0, #12]
 8015000:	930f      	str	r3, [sp, #60]	@ 0x3c
 8015002:	2300      	movs	r3, #0
 8015004:	60c3      	str	r3, [r0, #12]
 8015006:	4641      	mov	r1, r8
 8015008:	f7ff fa0a 	bl	8014420 <__mcmp>
 801500c:	2800      	cmp	r0, #0
 801500e:	da45      	bge.n	801509c <_strtod_l+0x864>
 8015010:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8015012:	ea53 030a 	orrs.w	r3, r3, sl
 8015016:	d16b      	bne.n	80150f0 <_strtod_l+0x8b8>
 8015018:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801501c:	2b00      	cmp	r3, #0
 801501e:	d167      	bne.n	80150f0 <_strtod_l+0x8b8>
 8015020:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8015024:	0d1b      	lsrs	r3, r3, #20
 8015026:	051b      	lsls	r3, r3, #20
 8015028:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 801502c:	d960      	bls.n	80150f0 <_strtod_l+0x8b8>
 801502e:	6963      	ldr	r3, [r4, #20]
 8015030:	b913      	cbnz	r3, 8015038 <_strtod_l+0x800>
 8015032:	6923      	ldr	r3, [r4, #16]
 8015034:	2b01      	cmp	r3, #1
 8015036:	dd5b      	ble.n	80150f0 <_strtod_l+0x8b8>
 8015038:	4621      	mov	r1, r4
 801503a:	2201      	movs	r2, #1
 801503c:	9805      	ldr	r0, [sp, #20]
 801503e:	f7ff f983 	bl	8014348 <__lshift>
 8015042:	4641      	mov	r1, r8
 8015044:	4604      	mov	r4, r0
 8015046:	f7ff f9eb 	bl	8014420 <__mcmp>
 801504a:	2800      	cmp	r0, #0
 801504c:	dd50      	ble.n	80150f0 <_strtod_l+0x8b8>
 801504e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8015052:	9a08      	ldr	r2, [sp, #32]
 8015054:	0d1b      	lsrs	r3, r3, #20
 8015056:	051b      	lsls	r3, r3, #20
 8015058:	2a00      	cmp	r2, #0
 801505a:	d06a      	beq.n	8015132 <_strtod_l+0x8fa>
 801505c:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8015060:	d867      	bhi.n	8015132 <_strtod_l+0x8fa>
 8015062:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8015066:	f67f ae9d 	bls.w	8014da4 <_strtod_l+0x56c>
 801506a:	4b0a      	ldr	r3, [pc, #40]	@ (8015094 <_strtod_l+0x85c>)
 801506c:	4650      	mov	r0, sl
 801506e:	4659      	mov	r1, fp
 8015070:	2200      	movs	r2, #0
 8015072:	f7eb fae9 	bl	8000648 <__aeabi_dmul>
 8015076:	4b08      	ldr	r3, [pc, #32]	@ (8015098 <_strtod_l+0x860>)
 8015078:	400b      	ands	r3, r1
 801507a:	4682      	mov	sl, r0
 801507c:	468b      	mov	fp, r1
 801507e:	2b00      	cmp	r3, #0
 8015080:	f47f ae08 	bne.w	8014c94 <_strtod_l+0x45c>
 8015084:	9a05      	ldr	r2, [sp, #20]
 8015086:	2322      	movs	r3, #34	@ 0x22
 8015088:	6013      	str	r3, [r2, #0]
 801508a:	e603      	b.n	8014c94 <_strtod_l+0x45c>
 801508c:	08017290 	.word	0x08017290
 8015090:	fffffc02 	.word	0xfffffc02
 8015094:	39500000 	.word	0x39500000
 8015098:	7ff00000 	.word	0x7ff00000
 801509c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 80150a0:	d165      	bne.n	801516e <_strtod_l+0x936>
 80150a2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80150a4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80150a8:	b35a      	cbz	r2, 8015102 <_strtod_l+0x8ca>
 80150aa:	4a9f      	ldr	r2, [pc, #636]	@ (8015328 <_strtod_l+0xaf0>)
 80150ac:	4293      	cmp	r3, r2
 80150ae:	d12b      	bne.n	8015108 <_strtod_l+0x8d0>
 80150b0:	9b08      	ldr	r3, [sp, #32]
 80150b2:	4651      	mov	r1, sl
 80150b4:	b303      	cbz	r3, 80150f8 <_strtod_l+0x8c0>
 80150b6:	4b9d      	ldr	r3, [pc, #628]	@ (801532c <_strtod_l+0xaf4>)
 80150b8:	465a      	mov	r2, fp
 80150ba:	4013      	ands	r3, r2
 80150bc:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 80150c0:	f04f 32ff 	mov.w	r2, #4294967295
 80150c4:	d81b      	bhi.n	80150fe <_strtod_l+0x8c6>
 80150c6:	0d1b      	lsrs	r3, r3, #20
 80150c8:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80150cc:	fa02 f303 	lsl.w	r3, r2, r3
 80150d0:	4299      	cmp	r1, r3
 80150d2:	d119      	bne.n	8015108 <_strtod_l+0x8d0>
 80150d4:	4b96      	ldr	r3, [pc, #600]	@ (8015330 <_strtod_l+0xaf8>)
 80150d6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80150d8:	429a      	cmp	r2, r3
 80150da:	d102      	bne.n	80150e2 <_strtod_l+0x8aa>
 80150dc:	3101      	adds	r1, #1
 80150de:	f43f adce 	beq.w	8014c7e <_strtod_l+0x446>
 80150e2:	4b92      	ldr	r3, [pc, #584]	@ (801532c <_strtod_l+0xaf4>)
 80150e4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80150e6:	401a      	ands	r2, r3
 80150e8:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 80150ec:	f04f 0a00 	mov.w	sl, #0
 80150f0:	9b08      	ldr	r3, [sp, #32]
 80150f2:	2b00      	cmp	r3, #0
 80150f4:	d1b9      	bne.n	801506a <_strtod_l+0x832>
 80150f6:	e5cd      	b.n	8014c94 <_strtod_l+0x45c>
 80150f8:	f04f 33ff 	mov.w	r3, #4294967295
 80150fc:	e7e8      	b.n	80150d0 <_strtod_l+0x898>
 80150fe:	4613      	mov	r3, r2
 8015100:	e7e6      	b.n	80150d0 <_strtod_l+0x898>
 8015102:	ea53 030a 	orrs.w	r3, r3, sl
 8015106:	d0a2      	beq.n	801504e <_strtod_l+0x816>
 8015108:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801510a:	b1db      	cbz	r3, 8015144 <_strtod_l+0x90c>
 801510c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801510e:	4213      	tst	r3, r2
 8015110:	d0ee      	beq.n	80150f0 <_strtod_l+0x8b8>
 8015112:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8015114:	9a08      	ldr	r2, [sp, #32]
 8015116:	4650      	mov	r0, sl
 8015118:	4659      	mov	r1, fp
 801511a:	b1bb      	cbz	r3, 801514c <_strtod_l+0x914>
 801511c:	f7ff fb6e 	bl	80147fc <sulp>
 8015120:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8015124:	ec53 2b10 	vmov	r2, r3, d0
 8015128:	f7eb f8d8 	bl	80002dc <__adddf3>
 801512c:	4682      	mov	sl, r0
 801512e:	468b      	mov	fp, r1
 8015130:	e7de      	b.n	80150f0 <_strtod_l+0x8b8>
 8015132:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8015136:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 801513a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 801513e:	f04f 3aff 	mov.w	sl, #4294967295
 8015142:	e7d5      	b.n	80150f0 <_strtod_l+0x8b8>
 8015144:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8015146:	ea13 0f0a 	tst.w	r3, sl
 801514a:	e7e1      	b.n	8015110 <_strtod_l+0x8d8>
 801514c:	f7ff fb56 	bl	80147fc <sulp>
 8015150:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8015154:	ec53 2b10 	vmov	r2, r3, d0
 8015158:	f7eb f8be 	bl	80002d8 <__aeabi_dsub>
 801515c:	2200      	movs	r2, #0
 801515e:	2300      	movs	r3, #0
 8015160:	4682      	mov	sl, r0
 8015162:	468b      	mov	fp, r1
 8015164:	f7eb fcd8 	bl	8000b18 <__aeabi_dcmpeq>
 8015168:	2800      	cmp	r0, #0
 801516a:	d0c1      	beq.n	80150f0 <_strtod_l+0x8b8>
 801516c:	e61a      	b.n	8014da4 <_strtod_l+0x56c>
 801516e:	4641      	mov	r1, r8
 8015170:	4620      	mov	r0, r4
 8015172:	f7ff facd 	bl	8014710 <__ratio>
 8015176:	ec57 6b10 	vmov	r6, r7, d0
 801517a:	2200      	movs	r2, #0
 801517c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8015180:	4630      	mov	r0, r6
 8015182:	4639      	mov	r1, r7
 8015184:	f7eb fcdc 	bl	8000b40 <__aeabi_dcmple>
 8015188:	2800      	cmp	r0, #0
 801518a:	d06f      	beq.n	801526c <_strtod_l+0xa34>
 801518c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801518e:	2b00      	cmp	r3, #0
 8015190:	d17a      	bne.n	8015288 <_strtod_l+0xa50>
 8015192:	f1ba 0f00 	cmp.w	sl, #0
 8015196:	d158      	bne.n	801524a <_strtod_l+0xa12>
 8015198:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801519a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801519e:	2b00      	cmp	r3, #0
 80151a0:	d15a      	bne.n	8015258 <_strtod_l+0xa20>
 80151a2:	4b64      	ldr	r3, [pc, #400]	@ (8015334 <_strtod_l+0xafc>)
 80151a4:	2200      	movs	r2, #0
 80151a6:	4630      	mov	r0, r6
 80151a8:	4639      	mov	r1, r7
 80151aa:	f7eb fcbf 	bl	8000b2c <__aeabi_dcmplt>
 80151ae:	2800      	cmp	r0, #0
 80151b0:	d159      	bne.n	8015266 <_strtod_l+0xa2e>
 80151b2:	4630      	mov	r0, r6
 80151b4:	4639      	mov	r1, r7
 80151b6:	4b60      	ldr	r3, [pc, #384]	@ (8015338 <_strtod_l+0xb00>)
 80151b8:	2200      	movs	r2, #0
 80151ba:	f7eb fa45 	bl	8000648 <__aeabi_dmul>
 80151be:	4606      	mov	r6, r0
 80151c0:	460f      	mov	r7, r1
 80151c2:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 80151c6:	9606      	str	r6, [sp, #24]
 80151c8:	9307      	str	r3, [sp, #28]
 80151ca:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80151ce:	4d57      	ldr	r5, [pc, #348]	@ (801532c <_strtod_l+0xaf4>)
 80151d0:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80151d4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80151d6:	401d      	ands	r5, r3
 80151d8:	4b58      	ldr	r3, [pc, #352]	@ (801533c <_strtod_l+0xb04>)
 80151da:	429d      	cmp	r5, r3
 80151dc:	f040 80b2 	bne.w	8015344 <_strtod_l+0xb0c>
 80151e0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80151e2:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 80151e6:	ec4b ab10 	vmov	d0, sl, fp
 80151ea:	f7ff f9c9 	bl	8014580 <__ulp>
 80151ee:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80151f2:	ec51 0b10 	vmov	r0, r1, d0
 80151f6:	f7eb fa27 	bl	8000648 <__aeabi_dmul>
 80151fa:	4652      	mov	r2, sl
 80151fc:	465b      	mov	r3, fp
 80151fe:	f7eb f86d 	bl	80002dc <__adddf3>
 8015202:	460b      	mov	r3, r1
 8015204:	4949      	ldr	r1, [pc, #292]	@ (801532c <_strtod_l+0xaf4>)
 8015206:	4a4e      	ldr	r2, [pc, #312]	@ (8015340 <_strtod_l+0xb08>)
 8015208:	4019      	ands	r1, r3
 801520a:	4291      	cmp	r1, r2
 801520c:	4682      	mov	sl, r0
 801520e:	d942      	bls.n	8015296 <_strtod_l+0xa5e>
 8015210:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8015212:	4b47      	ldr	r3, [pc, #284]	@ (8015330 <_strtod_l+0xaf8>)
 8015214:	429a      	cmp	r2, r3
 8015216:	d103      	bne.n	8015220 <_strtod_l+0x9e8>
 8015218:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801521a:	3301      	adds	r3, #1
 801521c:	f43f ad2f 	beq.w	8014c7e <_strtod_l+0x446>
 8015220:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8015330 <_strtod_l+0xaf8>
 8015224:	f04f 3aff 	mov.w	sl, #4294967295
 8015228:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801522a:	9805      	ldr	r0, [sp, #20]
 801522c:	f7fe fe7c 	bl	8013f28 <_Bfree>
 8015230:	9805      	ldr	r0, [sp, #20]
 8015232:	4649      	mov	r1, r9
 8015234:	f7fe fe78 	bl	8013f28 <_Bfree>
 8015238:	9805      	ldr	r0, [sp, #20]
 801523a:	4641      	mov	r1, r8
 801523c:	f7fe fe74 	bl	8013f28 <_Bfree>
 8015240:	9805      	ldr	r0, [sp, #20]
 8015242:	4621      	mov	r1, r4
 8015244:	f7fe fe70 	bl	8013f28 <_Bfree>
 8015248:	e619      	b.n	8014e7e <_strtod_l+0x646>
 801524a:	f1ba 0f01 	cmp.w	sl, #1
 801524e:	d103      	bne.n	8015258 <_strtod_l+0xa20>
 8015250:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8015252:	2b00      	cmp	r3, #0
 8015254:	f43f ada6 	beq.w	8014da4 <_strtod_l+0x56c>
 8015258:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8015308 <_strtod_l+0xad0>
 801525c:	4f35      	ldr	r7, [pc, #212]	@ (8015334 <_strtod_l+0xafc>)
 801525e:	ed8d 7b06 	vstr	d7, [sp, #24]
 8015262:	2600      	movs	r6, #0
 8015264:	e7b1      	b.n	80151ca <_strtod_l+0x992>
 8015266:	4f34      	ldr	r7, [pc, #208]	@ (8015338 <_strtod_l+0xb00>)
 8015268:	2600      	movs	r6, #0
 801526a:	e7aa      	b.n	80151c2 <_strtod_l+0x98a>
 801526c:	4b32      	ldr	r3, [pc, #200]	@ (8015338 <_strtod_l+0xb00>)
 801526e:	4630      	mov	r0, r6
 8015270:	4639      	mov	r1, r7
 8015272:	2200      	movs	r2, #0
 8015274:	f7eb f9e8 	bl	8000648 <__aeabi_dmul>
 8015278:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801527a:	4606      	mov	r6, r0
 801527c:	460f      	mov	r7, r1
 801527e:	2b00      	cmp	r3, #0
 8015280:	d09f      	beq.n	80151c2 <_strtod_l+0x98a>
 8015282:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8015286:	e7a0      	b.n	80151ca <_strtod_l+0x992>
 8015288:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8015310 <_strtod_l+0xad8>
 801528c:	ed8d 7b06 	vstr	d7, [sp, #24]
 8015290:	ec57 6b17 	vmov	r6, r7, d7
 8015294:	e799      	b.n	80151ca <_strtod_l+0x992>
 8015296:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 801529a:	9b08      	ldr	r3, [sp, #32]
 801529c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 80152a0:	2b00      	cmp	r3, #0
 80152a2:	d1c1      	bne.n	8015228 <_strtod_l+0x9f0>
 80152a4:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80152a8:	0d1b      	lsrs	r3, r3, #20
 80152aa:	051b      	lsls	r3, r3, #20
 80152ac:	429d      	cmp	r5, r3
 80152ae:	d1bb      	bne.n	8015228 <_strtod_l+0x9f0>
 80152b0:	4630      	mov	r0, r6
 80152b2:	4639      	mov	r1, r7
 80152b4:	f7eb fd28 	bl	8000d08 <__aeabi_d2lz>
 80152b8:	f7eb f998 	bl	80005ec <__aeabi_l2d>
 80152bc:	4602      	mov	r2, r0
 80152be:	460b      	mov	r3, r1
 80152c0:	4630      	mov	r0, r6
 80152c2:	4639      	mov	r1, r7
 80152c4:	f7eb f808 	bl	80002d8 <__aeabi_dsub>
 80152c8:	460b      	mov	r3, r1
 80152ca:	4602      	mov	r2, r0
 80152cc:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 80152d0:	f3cb 0613 	ubfx	r6, fp, #0, #20
 80152d4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80152d6:	ea46 060a 	orr.w	r6, r6, sl
 80152da:	431e      	orrs	r6, r3
 80152dc:	d06f      	beq.n	80153be <_strtod_l+0xb86>
 80152de:	a30e      	add	r3, pc, #56	@ (adr r3, 8015318 <_strtod_l+0xae0>)
 80152e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80152e4:	f7eb fc22 	bl	8000b2c <__aeabi_dcmplt>
 80152e8:	2800      	cmp	r0, #0
 80152ea:	f47f acd3 	bne.w	8014c94 <_strtod_l+0x45c>
 80152ee:	a30c      	add	r3, pc, #48	@ (adr r3, 8015320 <_strtod_l+0xae8>)
 80152f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80152f4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80152f8:	f7eb fc36 	bl	8000b68 <__aeabi_dcmpgt>
 80152fc:	2800      	cmp	r0, #0
 80152fe:	d093      	beq.n	8015228 <_strtod_l+0x9f0>
 8015300:	e4c8      	b.n	8014c94 <_strtod_l+0x45c>
 8015302:	bf00      	nop
 8015304:	f3af 8000 	nop.w
 8015308:	00000000 	.word	0x00000000
 801530c:	bff00000 	.word	0xbff00000
 8015310:	00000000 	.word	0x00000000
 8015314:	3ff00000 	.word	0x3ff00000
 8015318:	94a03595 	.word	0x94a03595
 801531c:	3fdfffff 	.word	0x3fdfffff
 8015320:	35afe535 	.word	0x35afe535
 8015324:	3fe00000 	.word	0x3fe00000
 8015328:	000fffff 	.word	0x000fffff
 801532c:	7ff00000 	.word	0x7ff00000
 8015330:	7fefffff 	.word	0x7fefffff
 8015334:	3ff00000 	.word	0x3ff00000
 8015338:	3fe00000 	.word	0x3fe00000
 801533c:	7fe00000 	.word	0x7fe00000
 8015340:	7c9fffff 	.word	0x7c9fffff
 8015344:	9b08      	ldr	r3, [sp, #32]
 8015346:	b323      	cbz	r3, 8015392 <_strtod_l+0xb5a>
 8015348:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 801534c:	d821      	bhi.n	8015392 <_strtod_l+0xb5a>
 801534e:	a328      	add	r3, pc, #160	@ (adr r3, 80153f0 <_strtod_l+0xbb8>)
 8015350:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015354:	4630      	mov	r0, r6
 8015356:	4639      	mov	r1, r7
 8015358:	f7eb fbf2 	bl	8000b40 <__aeabi_dcmple>
 801535c:	b1a0      	cbz	r0, 8015388 <_strtod_l+0xb50>
 801535e:	4639      	mov	r1, r7
 8015360:	4630      	mov	r0, r6
 8015362:	f7eb fc49 	bl	8000bf8 <__aeabi_d2uiz>
 8015366:	2801      	cmp	r0, #1
 8015368:	bf38      	it	cc
 801536a:	2001      	movcc	r0, #1
 801536c:	f7eb f8f2 	bl	8000554 <__aeabi_ui2d>
 8015370:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8015372:	4606      	mov	r6, r0
 8015374:	460f      	mov	r7, r1
 8015376:	b9fb      	cbnz	r3, 80153b8 <_strtod_l+0xb80>
 8015378:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801537c:	9014      	str	r0, [sp, #80]	@ 0x50
 801537e:	9315      	str	r3, [sp, #84]	@ 0x54
 8015380:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8015384:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8015388:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801538a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 801538e:	1b5b      	subs	r3, r3, r5
 8015390:	9311      	str	r3, [sp, #68]	@ 0x44
 8015392:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8015396:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 801539a:	f7ff f8f1 	bl	8014580 <__ulp>
 801539e:	4650      	mov	r0, sl
 80153a0:	ec53 2b10 	vmov	r2, r3, d0
 80153a4:	4659      	mov	r1, fp
 80153a6:	f7eb f94f 	bl	8000648 <__aeabi_dmul>
 80153aa:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80153ae:	f7ea ff95 	bl	80002dc <__adddf3>
 80153b2:	4682      	mov	sl, r0
 80153b4:	468b      	mov	fp, r1
 80153b6:	e770      	b.n	801529a <_strtod_l+0xa62>
 80153b8:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 80153bc:	e7e0      	b.n	8015380 <_strtod_l+0xb48>
 80153be:	a30e      	add	r3, pc, #56	@ (adr r3, 80153f8 <_strtod_l+0xbc0>)
 80153c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80153c4:	f7eb fbb2 	bl	8000b2c <__aeabi_dcmplt>
 80153c8:	e798      	b.n	80152fc <_strtod_l+0xac4>
 80153ca:	2300      	movs	r3, #0
 80153cc:	930e      	str	r3, [sp, #56]	@ 0x38
 80153ce:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 80153d0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80153d2:	6013      	str	r3, [r2, #0]
 80153d4:	f7ff ba6d 	b.w	80148b2 <_strtod_l+0x7a>
 80153d8:	2a65      	cmp	r2, #101	@ 0x65
 80153da:	f43f ab68 	beq.w	8014aae <_strtod_l+0x276>
 80153de:	2a45      	cmp	r2, #69	@ 0x45
 80153e0:	f43f ab65 	beq.w	8014aae <_strtod_l+0x276>
 80153e4:	2301      	movs	r3, #1
 80153e6:	f7ff bba0 	b.w	8014b2a <_strtod_l+0x2f2>
 80153ea:	bf00      	nop
 80153ec:	f3af 8000 	nop.w
 80153f0:	ffc00000 	.word	0xffc00000
 80153f4:	41dfffff 	.word	0x41dfffff
 80153f8:	94a03595 	.word	0x94a03595
 80153fc:	3fcfffff 	.word	0x3fcfffff

08015400 <_strtod_r>:
 8015400:	4b01      	ldr	r3, [pc, #4]	@ (8015408 <_strtod_r+0x8>)
 8015402:	f7ff ba19 	b.w	8014838 <_strtod_l>
 8015406:	bf00      	nop
 8015408:	20000070 	.word	0x20000070

0801540c <_strtol_l.isra.0>:
 801540c:	2b24      	cmp	r3, #36	@ 0x24
 801540e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015412:	4686      	mov	lr, r0
 8015414:	4690      	mov	r8, r2
 8015416:	d801      	bhi.n	801541c <_strtol_l.isra.0+0x10>
 8015418:	2b01      	cmp	r3, #1
 801541a:	d106      	bne.n	801542a <_strtol_l.isra.0+0x1e>
 801541c:	f7fd fdaa 	bl	8012f74 <__errno>
 8015420:	2316      	movs	r3, #22
 8015422:	6003      	str	r3, [r0, #0]
 8015424:	2000      	movs	r0, #0
 8015426:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801542a:	4834      	ldr	r0, [pc, #208]	@ (80154fc <_strtol_l.isra.0+0xf0>)
 801542c:	460d      	mov	r5, r1
 801542e:	462a      	mov	r2, r5
 8015430:	f815 4b01 	ldrb.w	r4, [r5], #1
 8015434:	5d06      	ldrb	r6, [r0, r4]
 8015436:	f016 0608 	ands.w	r6, r6, #8
 801543a:	d1f8      	bne.n	801542e <_strtol_l.isra.0+0x22>
 801543c:	2c2d      	cmp	r4, #45	@ 0x2d
 801543e:	d110      	bne.n	8015462 <_strtol_l.isra.0+0x56>
 8015440:	782c      	ldrb	r4, [r5, #0]
 8015442:	2601      	movs	r6, #1
 8015444:	1c95      	adds	r5, r2, #2
 8015446:	f033 0210 	bics.w	r2, r3, #16
 801544a:	d115      	bne.n	8015478 <_strtol_l.isra.0+0x6c>
 801544c:	2c30      	cmp	r4, #48	@ 0x30
 801544e:	d10d      	bne.n	801546c <_strtol_l.isra.0+0x60>
 8015450:	782a      	ldrb	r2, [r5, #0]
 8015452:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8015456:	2a58      	cmp	r2, #88	@ 0x58
 8015458:	d108      	bne.n	801546c <_strtol_l.isra.0+0x60>
 801545a:	786c      	ldrb	r4, [r5, #1]
 801545c:	3502      	adds	r5, #2
 801545e:	2310      	movs	r3, #16
 8015460:	e00a      	b.n	8015478 <_strtol_l.isra.0+0x6c>
 8015462:	2c2b      	cmp	r4, #43	@ 0x2b
 8015464:	bf04      	itt	eq
 8015466:	782c      	ldrbeq	r4, [r5, #0]
 8015468:	1c95      	addeq	r5, r2, #2
 801546a:	e7ec      	b.n	8015446 <_strtol_l.isra.0+0x3a>
 801546c:	2b00      	cmp	r3, #0
 801546e:	d1f6      	bne.n	801545e <_strtol_l.isra.0+0x52>
 8015470:	2c30      	cmp	r4, #48	@ 0x30
 8015472:	bf14      	ite	ne
 8015474:	230a      	movne	r3, #10
 8015476:	2308      	moveq	r3, #8
 8015478:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 801547c:	f10c 3cff 	add.w	ip, ip, #4294967295
 8015480:	2200      	movs	r2, #0
 8015482:	fbbc f9f3 	udiv	r9, ip, r3
 8015486:	4610      	mov	r0, r2
 8015488:	fb03 ca19 	mls	sl, r3, r9, ip
 801548c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8015490:	2f09      	cmp	r7, #9
 8015492:	d80f      	bhi.n	80154b4 <_strtol_l.isra.0+0xa8>
 8015494:	463c      	mov	r4, r7
 8015496:	42a3      	cmp	r3, r4
 8015498:	dd1b      	ble.n	80154d2 <_strtol_l.isra.0+0xc6>
 801549a:	1c57      	adds	r7, r2, #1
 801549c:	d007      	beq.n	80154ae <_strtol_l.isra.0+0xa2>
 801549e:	4581      	cmp	r9, r0
 80154a0:	d314      	bcc.n	80154cc <_strtol_l.isra.0+0xc0>
 80154a2:	d101      	bne.n	80154a8 <_strtol_l.isra.0+0x9c>
 80154a4:	45a2      	cmp	sl, r4
 80154a6:	db11      	blt.n	80154cc <_strtol_l.isra.0+0xc0>
 80154a8:	fb00 4003 	mla	r0, r0, r3, r4
 80154ac:	2201      	movs	r2, #1
 80154ae:	f815 4b01 	ldrb.w	r4, [r5], #1
 80154b2:	e7eb      	b.n	801548c <_strtol_l.isra.0+0x80>
 80154b4:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 80154b8:	2f19      	cmp	r7, #25
 80154ba:	d801      	bhi.n	80154c0 <_strtol_l.isra.0+0xb4>
 80154bc:	3c37      	subs	r4, #55	@ 0x37
 80154be:	e7ea      	b.n	8015496 <_strtol_l.isra.0+0x8a>
 80154c0:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 80154c4:	2f19      	cmp	r7, #25
 80154c6:	d804      	bhi.n	80154d2 <_strtol_l.isra.0+0xc6>
 80154c8:	3c57      	subs	r4, #87	@ 0x57
 80154ca:	e7e4      	b.n	8015496 <_strtol_l.isra.0+0x8a>
 80154cc:	f04f 32ff 	mov.w	r2, #4294967295
 80154d0:	e7ed      	b.n	80154ae <_strtol_l.isra.0+0xa2>
 80154d2:	1c53      	adds	r3, r2, #1
 80154d4:	d108      	bne.n	80154e8 <_strtol_l.isra.0+0xdc>
 80154d6:	2322      	movs	r3, #34	@ 0x22
 80154d8:	f8ce 3000 	str.w	r3, [lr]
 80154dc:	4660      	mov	r0, ip
 80154de:	f1b8 0f00 	cmp.w	r8, #0
 80154e2:	d0a0      	beq.n	8015426 <_strtol_l.isra.0+0x1a>
 80154e4:	1e69      	subs	r1, r5, #1
 80154e6:	e006      	b.n	80154f6 <_strtol_l.isra.0+0xea>
 80154e8:	b106      	cbz	r6, 80154ec <_strtol_l.isra.0+0xe0>
 80154ea:	4240      	negs	r0, r0
 80154ec:	f1b8 0f00 	cmp.w	r8, #0
 80154f0:	d099      	beq.n	8015426 <_strtol_l.isra.0+0x1a>
 80154f2:	2a00      	cmp	r2, #0
 80154f4:	d1f6      	bne.n	80154e4 <_strtol_l.isra.0+0xd8>
 80154f6:	f8c8 1000 	str.w	r1, [r8]
 80154fa:	e794      	b.n	8015426 <_strtol_l.isra.0+0x1a>
 80154fc:	080172b9 	.word	0x080172b9

08015500 <_strtol_r>:
 8015500:	f7ff bf84 	b.w	801540c <_strtol_l.isra.0>

08015504 <__ssputs_r>:
 8015504:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015508:	688e      	ldr	r6, [r1, #8]
 801550a:	461f      	mov	r7, r3
 801550c:	42be      	cmp	r6, r7
 801550e:	680b      	ldr	r3, [r1, #0]
 8015510:	4682      	mov	sl, r0
 8015512:	460c      	mov	r4, r1
 8015514:	4690      	mov	r8, r2
 8015516:	d82d      	bhi.n	8015574 <__ssputs_r+0x70>
 8015518:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801551c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8015520:	d026      	beq.n	8015570 <__ssputs_r+0x6c>
 8015522:	6965      	ldr	r5, [r4, #20]
 8015524:	6909      	ldr	r1, [r1, #16]
 8015526:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801552a:	eba3 0901 	sub.w	r9, r3, r1
 801552e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8015532:	1c7b      	adds	r3, r7, #1
 8015534:	444b      	add	r3, r9
 8015536:	106d      	asrs	r5, r5, #1
 8015538:	429d      	cmp	r5, r3
 801553a:	bf38      	it	cc
 801553c:	461d      	movcc	r5, r3
 801553e:	0553      	lsls	r3, r2, #21
 8015540:	d527      	bpl.n	8015592 <__ssputs_r+0x8e>
 8015542:	4629      	mov	r1, r5
 8015544:	f7fe fc24 	bl	8013d90 <_malloc_r>
 8015548:	4606      	mov	r6, r0
 801554a:	b360      	cbz	r0, 80155a6 <__ssputs_r+0xa2>
 801554c:	6921      	ldr	r1, [r4, #16]
 801554e:	464a      	mov	r2, r9
 8015550:	f7fd fd3d 	bl	8012fce <memcpy>
 8015554:	89a3      	ldrh	r3, [r4, #12]
 8015556:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 801555a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801555e:	81a3      	strh	r3, [r4, #12]
 8015560:	6126      	str	r6, [r4, #16]
 8015562:	6165      	str	r5, [r4, #20]
 8015564:	444e      	add	r6, r9
 8015566:	eba5 0509 	sub.w	r5, r5, r9
 801556a:	6026      	str	r6, [r4, #0]
 801556c:	60a5      	str	r5, [r4, #8]
 801556e:	463e      	mov	r6, r7
 8015570:	42be      	cmp	r6, r7
 8015572:	d900      	bls.n	8015576 <__ssputs_r+0x72>
 8015574:	463e      	mov	r6, r7
 8015576:	6820      	ldr	r0, [r4, #0]
 8015578:	4632      	mov	r2, r6
 801557a:	4641      	mov	r1, r8
 801557c:	f000 fb6a 	bl	8015c54 <memmove>
 8015580:	68a3      	ldr	r3, [r4, #8]
 8015582:	1b9b      	subs	r3, r3, r6
 8015584:	60a3      	str	r3, [r4, #8]
 8015586:	6823      	ldr	r3, [r4, #0]
 8015588:	4433      	add	r3, r6
 801558a:	6023      	str	r3, [r4, #0]
 801558c:	2000      	movs	r0, #0
 801558e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015592:	462a      	mov	r2, r5
 8015594:	f000 ff41 	bl	801641a <_realloc_r>
 8015598:	4606      	mov	r6, r0
 801559a:	2800      	cmp	r0, #0
 801559c:	d1e0      	bne.n	8015560 <__ssputs_r+0x5c>
 801559e:	6921      	ldr	r1, [r4, #16]
 80155a0:	4650      	mov	r0, sl
 80155a2:	f7fe fb81 	bl	8013ca8 <_free_r>
 80155a6:	230c      	movs	r3, #12
 80155a8:	f8ca 3000 	str.w	r3, [sl]
 80155ac:	89a3      	ldrh	r3, [r4, #12]
 80155ae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80155b2:	81a3      	strh	r3, [r4, #12]
 80155b4:	f04f 30ff 	mov.w	r0, #4294967295
 80155b8:	e7e9      	b.n	801558e <__ssputs_r+0x8a>
	...

080155bc <_svfiprintf_r>:
 80155bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80155c0:	4698      	mov	r8, r3
 80155c2:	898b      	ldrh	r3, [r1, #12]
 80155c4:	061b      	lsls	r3, r3, #24
 80155c6:	b09d      	sub	sp, #116	@ 0x74
 80155c8:	4607      	mov	r7, r0
 80155ca:	460d      	mov	r5, r1
 80155cc:	4614      	mov	r4, r2
 80155ce:	d510      	bpl.n	80155f2 <_svfiprintf_r+0x36>
 80155d0:	690b      	ldr	r3, [r1, #16]
 80155d2:	b973      	cbnz	r3, 80155f2 <_svfiprintf_r+0x36>
 80155d4:	2140      	movs	r1, #64	@ 0x40
 80155d6:	f7fe fbdb 	bl	8013d90 <_malloc_r>
 80155da:	6028      	str	r0, [r5, #0]
 80155dc:	6128      	str	r0, [r5, #16]
 80155de:	b930      	cbnz	r0, 80155ee <_svfiprintf_r+0x32>
 80155e0:	230c      	movs	r3, #12
 80155e2:	603b      	str	r3, [r7, #0]
 80155e4:	f04f 30ff 	mov.w	r0, #4294967295
 80155e8:	b01d      	add	sp, #116	@ 0x74
 80155ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80155ee:	2340      	movs	r3, #64	@ 0x40
 80155f0:	616b      	str	r3, [r5, #20]
 80155f2:	2300      	movs	r3, #0
 80155f4:	9309      	str	r3, [sp, #36]	@ 0x24
 80155f6:	2320      	movs	r3, #32
 80155f8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80155fc:	f8cd 800c 	str.w	r8, [sp, #12]
 8015600:	2330      	movs	r3, #48	@ 0x30
 8015602:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80157a0 <_svfiprintf_r+0x1e4>
 8015606:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801560a:	f04f 0901 	mov.w	r9, #1
 801560e:	4623      	mov	r3, r4
 8015610:	469a      	mov	sl, r3
 8015612:	f813 2b01 	ldrb.w	r2, [r3], #1
 8015616:	b10a      	cbz	r2, 801561c <_svfiprintf_r+0x60>
 8015618:	2a25      	cmp	r2, #37	@ 0x25
 801561a:	d1f9      	bne.n	8015610 <_svfiprintf_r+0x54>
 801561c:	ebba 0b04 	subs.w	fp, sl, r4
 8015620:	d00b      	beq.n	801563a <_svfiprintf_r+0x7e>
 8015622:	465b      	mov	r3, fp
 8015624:	4622      	mov	r2, r4
 8015626:	4629      	mov	r1, r5
 8015628:	4638      	mov	r0, r7
 801562a:	f7ff ff6b 	bl	8015504 <__ssputs_r>
 801562e:	3001      	adds	r0, #1
 8015630:	f000 80a7 	beq.w	8015782 <_svfiprintf_r+0x1c6>
 8015634:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8015636:	445a      	add	r2, fp
 8015638:	9209      	str	r2, [sp, #36]	@ 0x24
 801563a:	f89a 3000 	ldrb.w	r3, [sl]
 801563e:	2b00      	cmp	r3, #0
 8015640:	f000 809f 	beq.w	8015782 <_svfiprintf_r+0x1c6>
 8015644:	2300      	movs	r3, #0
 8015646:	f04f 32ff 	mov.w	r2, #4294967295
 801564a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801564e:	f10a 0a01 	add.w	sl, sl, #1
 8015652:	9304      	str	r3, [sp, #16]
 8015654:	9307      	str	r3, [sp, #28]
 8015656:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801565a:	931a      	str	r3, [sp, #104]	@ 0x68
 801565c:	4654      	mov	r4, sl
 801565e:	2205      	movs	r2, #5
 8015660:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015664:	484e      	ldr	r0, [pc, #312]	@ (80157a0 <_svfiprintf_r+0x1e4>)
 8015666:	f7ea fddb 	bl	8000220 <memchr>
 801566a:	9a04      	ldr	r2, [sp, #16]
 801566c:	b9d8      	cbnz	r0, 80156a6 <_svfiprintf_r+0xea>
 801566e:	06d0      	lsls	r0, r2, #27
 8015670:	bf44      	itt	mi
 8015672:	2320      	movmi	r3, #32
 8015674:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8015678:	0711      	lsls	r1, r2, #28
 801567a:	bf44      	itt	mi
 801567c:	232b      	movmi	r3, #43	@ 0x2b
 801567e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8015682:	f89a 3000 	ldrb.w	r3, [sl]
 8015686:	2b2a      	cmp	r3, #42	@ 0x2a
 8015688:	d015      	beq.n	80156b6 <_svfiprintf_r+0xfa>
 801568a:	9a07      	ldr	r2, [sp, #28]
 801568c:	4654      	mov	r4, sl
 801568e:	2000      	movs	r0, #0
 8015690:	f04f 0c0a 	mov.w	ip, #10
 8015694:	4621      	mov	r1, r4
 8015696:	f811 3b01 	ldrb.w	r3, [r1], #1
 801569a:	3b30      	subs	r3, #48	@ 0x30
 801569c:	2b09      	cmp	r3, #9
 801569e:	d94b      	bls.n	8015738 <_svfiprintf_r+0x17c>
 80156a0:	b1b0      	cbz	r0, 80156d0 <_svfiprintf_r+0x114>
 80156a2:	9207      	str	r2, [sp, #28]
 80156a4:	e014      	b.n	80156d0 <_svfiprintf_r+0x114>
 80156a6:	eba0 0308 	sub.w	r3, r0, r8
 80156aa:	fa09 f303 	lsl.w	r3, r9, r3
 80156ae:	4313      	orrs	r3, r2
 80156b0:	9304      	str	r3, [sp, #16]
 80156b2:	46a2      	mov	sl, r4
 80156b4:	e7d2      	b.n	801565c <_svfiprintf_r+0xa0>
 80156b6:	9b03      	ldr	r3, [sp, #12]
 80156b8:	1d19      	adds	r1, r3, #4
 80156ba:	681b      	ldr	r3, [r3, #0]
 80156bc:	9103      	str	r1, [sp, #12]
 80156be:	2b00      	cmp	r3, #0
 80156c0:	bfbb      	ittet	lt
 80156c2:	425b      	neglt	r3, r3
 80156c4:	f042 0202 	orrlt.w	r2, r2, #2
 80156c8:	9307      	strge	r3, [sp, #28]
 80156ca:	9307      	strlt	r3, [sp, #28]
 80156cc:	bfb8      	it	lt
 80156ce:	9204      	strlt	r2, [sp, #16]
 80156d0:	7823      	ldrb	r3, [r4, #0]
 80156d2:	2b2e      	cmp	r3, #46	@ 0x2e
 80156d4:	d10a      	bne.n	80156ec <_svfiprintf_r+0x130>
 80156d6:	7863      	ldrb	r3, [r4, #1]
 80156d8:	2b2a      	cmp	r3, #42	@ 0x2a
 80156da:	d132      	bne.n	8015742 <_svfiprintf_r+0x186>
 80156dc:	9b03      	ldr	r3, [sp, #12]
 80156de:	1d1a      	adds	r2, r3, #4
 80156e0:	681b      	ldr	r3, [r3, #0]
 80156e2:	9203      	str	r2, [sp, #12]
 80156e4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80156e8:	3402      	adds	r4, #2
 80156ea:	9305      	str	r3, [sp, #20]
 80156ec:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80157b0 <_svfiprintf_r+0x1f4>
 80156f0:	7821      	ldrb	r1, [r4, #0]
 80156f2:	2203      	movs	r2, #3
 80156f4:	4650      	mov	r0, sl
 80156f6:	f7ea fd93 	bl	8000220 <memchr>
 80156fa:	b138      	cbz	r0, 801570c <_svfiprintf_r+0x150>
 80156fc:	9b04      	ldr	r3, [sp, #16]
 80156fe:	eba0 000a 	sub.w	r0, r0, sl
 8015702:	2240      	movs	r2, #64	@ 0x40
 8015704:	4082      	lsls	r2, r0
 8015706:	4313      	orrs	r3, r2
 8015708:	3401      	adds	r4, #1
 801570a:	9304      	str	r3, [sp, #16]
 801570c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015710:	4824      	ldr	r0, [pc, #144]	@ (80157a4 <_svfiprintf_r+0x1e8>)
 8015712:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8015716:	2206      	movs	r2, #6
 8015718:	f7ea fd82 	bl	8000220 <memchr>
 801571c:	2800      	cmp	r0, #0
 801571e:	d036      	beq.n	801578e <_svfiprintf_r+0x1d2>
 8015720:	4b21      	ldr	r3, [pc, #132]	@ (80157a8 <_svfiprintf_r+0x1ec>)
 8015722:	bb1b      	cbnz	r3, 801576c <_svfiprintf_r+0x1b0>
 8015724:	9b03      	ldr	r3, [sp, #12]
 8015726:	3307      	adds	r3, #7
 8015728:	f023 0307 	bic.w	r3, r3, #7
 801572c:	3308      	adds	r3, #8
 801572e:	9303      	str	r3, [sp, #12]
 8015730:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015732:	4433      	add	r3, r6
 8015734:	9309      	str	r3, [sp, #36]	@ 0x24
 8015736:	e76a      	b.n	801560e <_svfiprintf_r+0x52>
 8015738:	fb0c 3202 	mla	r2, ip, r2, r3
 801573c:	460c      	mov	r4, r1
 801573e:	2001      	movs	r0, #1
 8015740:	e7a8      	b.n	8015694 <_svfiprintf_r+0xd8>
 8015742:	2300      	movs	r3, #0
 8015744:	3401      	adds	r4, #1
 8015746:	9305      	str	r3, [sp, #20]
 8015748:	4619      	mov	r1, r3
 801574a:	f04f 0c0a 	mov.w	ip, #10
 801574e:	4620      	mov	r0, r4
 8015750:	f810 2b01 	ldrb.w	r2, [r0], #1
 8015754:	3a30      	subs	r2, #48	@ 0x30
 8015756:	2a09      	cmp	r2, #9
 8015758:	d903      	bls.n	8015762 <_svfiprintf_r+0x1a6>
 801575a:	2b00      	cmp	r3, #0
 801575c:	d0c6      	beq.n	80156ec <_svfiprintf_r+0x130>
 801575e:	9105      	str	r1, [sp, #20]
 8015760:	e7c4      	b.n	80156ec <_svfiprintf_r+0x130>
 8015762:	fb0c 2101 	mla	r1, ip, r1, r2
 8015766:	4604      	mov	r4, r0
 8015768:	2301      	movs	r3, #1
 801576a:	e7f0      	b.n	801574e <_svfiprintf_r+0x192>
 801576c:	ab03      	add	r3, sp, #12
 801576e:	9300      	str	r3, [sp, #0]
 8015770:	462a      	mov	r2, r5
 8015772:	4b0e      	ldr	r3, [pc, #56]	@ (80157ac <_svfiprintf_r+0x1f0>)
 8015774:	a904      	add	r1, sp, #16
 8015776:	4638      	mov	r0, r7
 8015778:	f7fc fb5e 	bl	8011e38 <_printf_float>
 801577c:	1c42      	adds	r2, r0, #1
 801577e:	4606      	mov	r6, r0
 8015780:	d1d6      	bne.n	8015730 <_svfiprintf_r+0x174>
 8015782:	89ab      	ldrh	r3, [r5, #12]
 8015784:	065b      	lsls	r3, r3, #25
 8015786:	f53f af2d 	bmi.w	80155e4 <_svfiprintf_r+0x28>
 801578a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801578c:	e72c      	b.n	80155e8 <_svfiprintf_r+0x2c>
 801578e:	ab03      	add	r3, sp, #12
 8015790:	9300      	str	r3, [sp, #0]
 8015792:	462a      	mov	r2, r5
 8015794:	4b05      	ldr	r3, [pc, #20]	@ (80157ac <_svfiprintf_r+0x1f0>)
 8015796:	a904      	add	r1, sp, #16
 8015798:	4638      	mov	r0, r7
 801579a:	f7fc fde5 	bl	8012368 <_printf_i>
 801579e:	e7ed      	b.n	801577c <_svfiprintf_r+0x1c0>
 80157a0:	080170b5 	.word	0x080170b5
 80157a4:	080170bf 	.word	0x080170bf
 80157a8:	08011e39 	.word	0x08011e39
 80157ac:	08015505 	.word	0x08015505
 80157b0:	080170bb 	.word	0x080170bb

080157b4 <__sfputc_r>:
 80157b4:	6893      	ldr	r3, [r2, #8]
 80157b6:	3b01      	subs	r3, #1
 80157b8:	2b00      	cmp	r3, #0
 80157ba:	b410      	push	{r4}
 80157bc:	6093      	str	r3, [r2, #8]
 80157be:	da08      	bge.n	80157d2 <__sfputc_r+0x1e>
 80157c0:	6994      	ldr	r4, [r2, #24]
 80157c2:	42a3      	cmp	r3, r4
 80157c4:	db01      	blt.n	80157ca <__sfputc_r+0x16>
 80157c6:	290a      	cmp	r1, #10
 80157c8:	d103      	bne.n	80157d2 <__sfputc_r+0x1e>
 80157ca:	f85d 4b04 	ldr.w	r4, [sp], #4
 80157ce:	f7fd ba66 	b.w	8012c9e <__swbuf_r>
 80157d2:	6813      	ldr	r3, [r2, #0]
 80157d4:	1c58      	adds	r0, r3, #1
 80157d6:	6010      	str	r0, [r2, #0]
 80157d8:	7019      	strb	r1, [r3, #0]
 80157da:	4608      	mov	r0, r1
 80157dc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80157e0:	4770      	bx	lr

080157e2 <__sfputs_r>:
 80157e2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80157e4:	4606      	mov	r6, r0
 80157e6:	460f      	mov	r7, r1
 80157e8:	4614      	mov	r4, r2
 80157ea:	18d5      	adds	r5, r2, r3
 80157ec:	42ac      	cmp	r4, r5
 80157ee:	d101      	bne.n	80157f4 <__sfputs_r+0x12>
 80157f0:	2000      	movs	r0, #0
 80157f2:	e007      	b.n	8015804 <__sfputs_r+0x22>
 80157f4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80157f8:	463a      	mov	r2, r7
 80157fa:	4630      	mov	r0, r6
 80157fc:	f7ff ffda 	bl	80157b4 <__sfputc_r>
 8015800:	1c43      	adds	r3, r0, #1
 8015802:	d1f3      	bne.n	80157ec <__sfputs_r+0xa>
 8015804:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08015808 <_vfiprintf_r>:
 8015808:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801580c:	460d      	mov	r5, r1
 801580e:	b09d      	sub	sp, #116	@ 0x74
 8015810:	4614      	mov	r4, r2
 8015812:	4698      	mov	r8, r3
 8015814:	4606      	mov	r6, r0
 8015816:	b118      	cbz	r0, 8015820 <_vfiprintf_r+0x18>
 8015818:	6a03      	ldr	r3, [r0, #32]
 801581a:	b90b      	cbnz	r3, 8015820 <_vfiprintf_r+0x18>
 801581c:	f7fd f95c 	bl	8012ad8 <__sinit>
 8015820:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8015822:	07d9      	lsls	r1, r3, #31
 8015824:	d405      	bmi.n	8015832 <_vfiprintf_r+0x2a>
 8015826:	89ab      	ldrh	r3, [r5, #12]
 8015828:	059a      	lsls	r2, r3, #22
 801582a:	d402      	bmi.n	8015832 <_vfiprintf_r+0x2a>
 801582c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801582e:	f7fd fbcc 	bl	8012fca <__retarget_lock_acquire_recursive>
 8015832:	89ab      	ldrh	r3, [r5, #12]
 8015834:	071b      	lsls	r3, r3, #28
 8015836:	d501      	bpl.n	801583c <_vfiprintf_r+0x34>
 8015838:	692b      	ldr	r3, [r5, #16]
 801583a:	b99b      	cbnz	r3, 8015864 <_vfiprintf_r+0x5c>
 801583c:	4629      	mov	r1, r5
 801583e:	4630      	mov	r0, r6
 8015840:	f7fd fa6c 	bl	8012d1c <__swsetup_r>
 8015844:	b170      	cbz	r0, 8015864 <_vfiprintf_r+0x5c>
 8015846:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8015848:	07dc      	lsls	r4, r3, #31
 801584a:	d504      	bpl.n	8015856 <_vfiprintf_r+0x4e>
 801584c:	f04f 30ff 	mov.w	r0, #4294967295
 8015850:	b01d      	add	sp, #116	@ 0x74
 8015852:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015856:	89ab      	ldrh	r3, [r5, #12]
 8015858:	0598      	lsls	r0, r3, #22
 801585a:	d4f7      	bmi.n	801584c <_vfiprintf_r+0x44>
 801585c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801585e:	f7fd fbb5 	bl	8012fcc <__retarget_lock_release_recursive>
 8015862:	e7f3      	b.n	801584c <_vfiprintf_r+0x44>
 8015864:	2300      	movs	r3, #0
 8015866:	9309      	str	r3, [sp, #36]	@ 0x24
 8015868:	2320      	movs	r3, #32
 801586a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801586e:	f8cd 800c 	str.w	r8, [sp, #12]
 8015872:	2330      	movs	r3, #48	@ 0x30
 8015874:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8015a24 <_vfiprintf_r+0x21c>
 8015878:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801587c:	f04f 0901 	mov.w	r9, #1
 8015880:	4623      	mov	r3, r4
 8015882:	469a      	mov	sl, r3
 8015884:	f813 2b01 	ldrb.w	r2, [r3], #1
 8015888:	b10a      	cbz	r2, 801588e <_vfiprintf_r+0x86>
 801588a:	2a25      	cmp	r2, #37	@ 0x25
 801588c:	d1f9      	bne.n	8015882 <_vfiprintf_r+0x7a>
 801588e:	ebba 0b04 	subs.w	fp, sl, r4
 8015892:	d00b      	beq.n	80158ac <_vfiprintf_r+0xa4>
 8015894:	465b      	mov	r3, fp
 8015896:	4622      	mov	r2, r4
 8015898:	4629      	mov	r1, r5
 801589a:	4630      	mov	r0, r6
 801589c:	f7ff ffa1 	bl	80157e2 <__sfputs_r>
 80158a0:	3001      	adds	r0, #1
 80158a2:	f000 80a7 	beq.w	80159f4 <_vfiprintf_r+0x1ec>
 80158a6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80158a8:	445a      	add	r2, fp
 80158aa:	9209      	str	r2, [sp, #36]	@ 0x24
 80158ac:	f89a 3000 	ldrb.w	r3, [sl]
 80158b0:	2b00      	cmp	r3, #0
 80158b2:	f000 809f 	beq.w	80159f4 <_vfiprintf_r+0x1ec>
 80158b6:	2300      	movs	r3, #0
 80158b8:	f04f 32ff 	mov.w	r2, #4294967295
 80158bc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80158c0:	f10a 0a01 	add.w	sl, sl, #1
 80158c4:	9304      	str	r3, [sp, #16]
 80158c6:	9307      	str	r3, [sp, #28]
 80158c8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80158cc:	931a      	str	r3, [sp, #104]	@ 0x68
 80158ce:	4654      	mov	r4, sl
 80158d0:	2205      	movs	r2, #5
 80158d2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80158d6:	4853      	ldr	r0, [pc, #332]	@ (8015a24 <_vfiprintf_r+0x21c>)
 80158d8:	f7ea fca2 	bl	8000220 <memchr>
 80158dc:	9a04      	ldr	r2, [sp, #16]
 80158de:	b9d8      	cbnz	r0, 8015918 <_vfiprintf_r+0x110>
 80158e0:	06d1      	lsls	r1, r2, #27
 80158e2:	bf44      	itt	mi
 80158e4:	2320      	movmi	r3, #32
 80158e6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80158ea:	0713      	lsls	r3, r2, #28
 80158ec:	bf44      	itt	mi
 80158ee:	232b      	movmi	r3, #43	@ 0x2b
 80158f0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80158f4:	f89a 3000 	ldrb.w	r3, [sl]
 80158f8:	2b2a      	cmp	r3, #42	@ 0x2a
 80158fa:	d015      	beq.n	8015928 <_vfiprintf_r+0x120>
 80158fc:	9a07      	ldr	r2, [sp, #28]
 80158fe:	4654      	mov	r4, sl
 8015900:	2000      	movs	r0, #0
 8015902:	f04f 0c0a 	mov.w	ip, #10
 8015906:	4621      	mov	r1, r4
 8015908:	f811 3b01 	ldrb.w	r3, [r1], #1
 801590c:	3b30      	subs	r3, #48	@ 0x30
 801590e:	2b09      	cmp	r3, #9
 8015910:	d94b      	bls.n	80159aa <_vfiprintf_r+0x1a2>
 8015912:	b1b0      	cbz	r0, 8015942 <_vfiprintf_r+0x13a>
 8015914:	9207      	str	r2, [sp, #28]
 8015916:	e014      	b.n	8015942 <_vfiprintf_r+0x13a>
 8015918:	eba0 0308 	sub.w	r3, r0, r8
 801591c:	fa09 f303 	lsl.w	r3, r9, r3
 8015920:	4313      	orrs	r3, r2
 8015922:	9304      	str	r3, [sp, #16]
 8015924:	46a2      	mov	sl, r4
 8015926:	e7d2      	b.n	80158ce <_vfiprintf_r+0xc6>
 8015928:	9b03      	ldr	r3, [sp, #12]
 801592a:	1d19      	adds	r1, r3, #4
 801592c:	681b      	ldr	r3, [r3, #0]
 801592e:	9103      	str	r1, [sp, #12]
 8015930:	2b00      	cmp	r3, #0
 8015932:	bfbb      	ittet	lt
 8015934:	425b      	neglt	r3, r3
 8015936:	f042 0202 	orrlt.w	r2, r2, #2
 801593a:	9307      	strge	r3, [sp, #28]
 801593c:	9307      	strlt	r3, [sp, #28]
 801593e:	bfb8      	it	lt
 8015940:	9204      	strlt	r2, [sp, #16]
 8015942:	7823      	ldrb	r3, [r4, #0]
 8015944:	2b2e      	cmp	r3, #46	@ 0x2e
 8015946:	d10a      	bne.n	801595e <_vfiprintf_r+0x156>
 8015948:	7863      	ldrb	r3, [r4, #1]
 801594a:	2b2a      	cmp	r3, #42	@ 0x2a
 801594c:	d132      	bne.n	80159b4 <_vfiprintf_r+0x1ac>
 801594e:	9b03      	ldr	r3, [sp, #12]
 8015950:	1d1a      	adds	r2, r3, #4
 8015952:	681b      	ldr	r3, [r3, #0]
 8015954:	9203      	str	r2, [sp, #12]
 8015956:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801595a:	3402      	adds	r4, #2
 801595c:	9305      	str	r3, [sp, #20]
 801595e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8015a34 <_vfiprintf_r+0x22c>
 8015962:	7821      	ldrb	r1, [r4, #0]
 8015964:	2203      	movs	r2, #3
 8015966:	4650      	mov	r0, sl
 8015968:	f7ea fc5a 	bl	8000220 <memchr>
 801596c:	b138      	cbz	r0, 801597e <_vfiprintf_r+0x176>
 801596e:	9b04      	ldr	r3, [sp, #16]
 8015970:	eba0 000a 	sub.w	r0, r0, sl
 8015974:	2240      	movs	r2, #64	@ 0x40
 8015976:	4082      	lsls	r2, r0
 8015978:	4313      	orrs	r3, r2
 801597a:	3401      	adds	r4, #1
 801597c:	9304      	str	r3, [sp, #16]
 801597e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015982:	4829      	ldr	r0, [pc, #164]	@ (8015a28 <_vfiprintf_r+0x220>)
 8015984:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8015988:	2206      	movs	r2, #6
 801598a:	f7ea fc49 	bl	8000220 <memchr>
 801598e:	2800      	cmp	r0, #0
 8015990:	d03f      	beq.n	8015a12 <_vfiprintf_r+0x20a>
 8015992:	4b26      	ldr	r3, [pc, #152]	@ (8015a2c <_vfiprintf_r+0x224>)
 8015994:	bb1b      	cbnz	r3, 80159de <_vfiprintf_r+0x1d6>
 8015996:	9b03      	ldr	r3, [sp, #12]
 8015998:	3307      	adds	r3, #7
 801599a:	f023 0307 	bic.w	r3, r3, #7
 801599e:	3308      	adds	r3, #8
 80159a0:	9303      	str	r3, [sp, #12]
 80159a2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80159a4:	443b      	add	r3, r7
 80159a6:	9309      	str	r3, [sp, #36]	@ 0x24
 80159a8:	e76a      	b.n	8015880 <_vfiprintf_r+0x78>
 80159aa:	fb0c 3202 	mla	r2, ip, r2, r3
 80159ae:	460c      	mov	r4, r1
 80159b0:	2001      	movs	r0, #1
 80159b2:	e7a8      	b.n	8015906 <_vfiprintf_r+0xfe>
 80159b4:	2300      	movs	r3, #0
 80159b6:	3401      	adds	r4, #1
 80159b8:	9305      	str	r3, [sp, #20]
 80159ba:	4619      	mov	r1, r3
 80159bc:	f04f 0c0a 	mov.w	ip, #10
 80159c0:	4620      	mov	r0, r4
 80159c2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80159c6:	3a30      	subs	r2, #48	@ 0x30
 80159c8:	2a09      	cmp	r2, #9
 80159ca:	d903      	bls.n	80159d4 <_vfiprintf_r+0x1cc>
 80159cc:	2b00      	cmp	r3, #0
 80159ce:	d0c6      	beq.n	801595e <_vfiprintf_r+0x156>
 80159d0:	9105      	str	r1, [sp, #20]
 80159d2:	e7c4      	b.n	801595e <_vfiprintf_r+0x156>
 80159d4:	fb0c 2101 	mla	r1, ip, r1, r2
 80159d8:	4604      	mov	r4, r0
 80159da:	2301      	movs	r3, #1
 80159dc:	e7f0      	b.n	80159c0 <_vfiprintf_r+0x1b8>
 80159de:	ab03      	add	r3, sp, #12
 80159e0:	9300      	str	r3, [sp, #0]
 80159e2:	462a      	mov	r2, r5
 80159e4:	4b12      	ldr	r3, [pc, #72]	@ (8015a30 <_vfiprintf_r+0x228>)
 80159e6:	a904      	add	r1, sp, #16
 80159e8:	4630      	mov	r0, r6
 80159ea:	f7fc fa25 	bl	8011e38 <_printf_float>
 80159ee:	4607      	mov	r7, r0
 80159f0:	1c78      	adds	r0, r7, #1
 80159f2:	d1d6      	bne.n	80159a2 <_vfiprintf_r+0x19a>
 80159f4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80159f6:	07d9      	lsls	r1, r3, #31
 80159f8:	d405      	bmi.n	8015a06 <_vfiprintf_r+0x1fe>
 80159fa:	89ab      	ldrh	r3, [r5, #12]
 80159fc:	059a      	lsls	r2, r3, #22
 80159fe:	d402      	bmi.n	8015a06 <_vfiprintf_r+0x1fe>
 8015a00:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8015a02:	f7fd fae3 	bl	8012fcc <__retarget_lock_release_recursive>
 8015a06:	89ab      	ldrh	r3, [r5, #12]
 8015a08:	065b      	lsls	r3, r3, #25
 8015a0a:	f53f af1f 	bmi.w	801584c <_vfiprintf_r+0x44>
 8015a0e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8015a10:	e71e      	b.n	8015850 <_vfiprintf_r+0x48>
 8015a12:	ab03      	add	r3, sp, #12
 8015a14:	9300      	str	r3, [sp, #0]
 8015a16:	462a      	mov	r2, r5
 8015a18:	4b05      	ldr	r3, [pc, #20]	@ (8015a30 <_vfiprintf_r+0x228>)
 8015a1a:	a904      	add	r1, sp, #16
 8015a1c:	4630      	mov	r0, r6
 8015a1e:	f7fc fca3 	bl	8012368 <_printf_i>
 8015a22:	e7e4      	b.n	80159ee <_vfiprintf_r+0x1e6>
 8015a24:	080170b5 	.word	0x080170b5
 8015a28:	080170bf 	.word	0x080170bf
 8015a2c:	08011e39 	.word	0x08011e39
 8015a30:	080157e3 	.word	0x080157e3
 8015a34:	080170bb 	.word	0x080170bb

08015a38 <__sflush_r>:
 8015a38:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8015a3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015a40:	0716      	lsls	r6, r2, #28
 8015a42:	4605      	mov	r5, r0
 8015a44:	460c      	mov	r4, r1
 8015a46:	d454      	bmi.n	8015af2 <__sflush_r+0xba>
 8015a48:	684b      	ldr	r3, [r1, #4]
 8015a4a:	2b00      	cmp	r3, #0
 8015a4c:	dc02      	bgt.n	8015a54 <__sflush_r+0x1c>
 8015a4e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8015a50:	2b00      	cmp	r3, #0
 8015a52:	dd48      	ble.n	8015ae6 <__sflush_r+0xae>
 8015a54:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8015a56:	2e00      	cmp	r6, #0
 8015a58:	d045      	beq.n	8015ae6 <__sflush_r+0xae>
 8015a5a:	2300      	movs	r3, #0
 8015a5c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8015a60:	682f      	ldr	r7, [r5, #0]
 8015a62:	6a21      	ldr	r1, [r4, #32]
 8015a64:	602b      	str	r3, [r5, #0]
 8015a66:	d030      	beq.n	8015aca <__sflush_r+0x92>
 8015a68:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8015a6a:	89a3      	ldrh	r3, [r4, #12]
 8015a6c:	0759      	lsls	r1, r3, #29
 8015a6e:	d505      	bpl.n	8015a7c <__sflush_r+0x44>
 8015a70:	6863      	ldr	r3, [r4, #4]
 8015a72:	1ad2      	subs	r2, r2, r3
 8015a74:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8015a76:	b10b      	cbz	r3, 8015a7c <__sflush_r+0x44>
 8015a78:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8015a7a:	1ad2      	subs	r2, r2, r3
 8015a7c:	2300      	movs	r3, #0
 8015a7e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8015a80:	6a21      	ldr	r1, [r4, #32]
 8015a82:	4628      	mov	r0, r5
 8015a84:	47b0      	blx	r6
 8015a86:	1c43      	adds	r3, r0, #1
 8015a88:	89a3      	ldrh	r3, [r4, #12]
 8015a8a:	d106      	bne.n	8015a9a <__sflush_r+0x62>
 8015a8c:	6829      	ldr	r1, [r5, #0]
 8015a8e:	291d      	cmp	r1, #29
 8015a90:	d82b      	bhi.n	8015aea <__sflush_r+0xb2>
 8015a92:	4a2a      	ldr	r2, [pc, #168]	@ (8015b3c <__sflush_r+0x104>)
 8015a94:	40ca      	lsrs	r2, r1
 8015a96:	07d6      	lsls	r6, r2, #31
 8015a98:	d527      	bpl.n	8015aea <__sflush_r+0xb2>
 8015a9a:	2200      	movs	r2, #0
 8015a9c:	6062      	str	r2, [r4, #4]
 8015a9e:	04d9      	lsls	r1, r3, #19
 8015aa0:	6922      	ldr	r2, [r4, #16]
 8015aa2:	6022      	str	r2, [r4, #0]
 8015aa4:	d504      	bpl.n	8015ab0 <__sflush_r+0x78>
 8015aa6:	1c42      	adds	r2, r0, #1
 8015aa8:	d101      	bne.n	8015aae <__sflush_r+0x76>
 8015aaa:	682b      	ldr	r3, [r5, #0]
 8015aac:	b903      	cbnz	r3, 8015ab0 <__sflush_r+0x78>
 8015aae:	6560      	str	r0, [r4, #84]	@ 0x54
 8015ab0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8015ab2:	602f      	str	r7, [r5, #0]
 8015ab4:	b1b9      	cbz	r1, 8015ae6 <__sflush_r+0xae>
 8015ab6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8015aba:	4299      	cmp	r1, r3
 8015abc:	d002      	beq.n	8015ac4 <__sflush_r+0x8c>
 8015abe:	4628      	mov	r0, r5
 8015ac0:	f7fe f8f2 	bl	8013ca8 <_free_r>
 8015ac4:	2300      	movs	r3, #0
 8015ac6:	6363      	str	r3, [r4, #52]	@ 0x34
 8015ac8:	e00d      	b.n	8015ae6 <__sflush_r+0xae>
 8015aca:	2301      	movs	r3, #1
 8015acc:	4628      	mov	r0, r5
 8015ace:	47b0      	blx	r6
 8015ad0:	4602      	mov	r2, r0
 8015ad2:	1c50      	adds	r0, r2, #1
 8015ad4:	d1c9      	bne.n	8015a6a <__sflush_r+0x32>
 8015ad6:	682b      	ldr	r3, [r5, #0]
 8015ad8:	2b00      	cmp	r3, #0
 8015ada:	d0c6      	beq.n	8015a6a <__sflush_r+0x32>
 8015adc:	2b1d      	cmp	r3, #29
 8015ade:	d001      	beq.n	8015ae4 <__sflush_r+0xac>
 8015ae0:	2b16      	cmp	r3, #22
 8015ae2:	d11e      	bne.n	8015b22 <__sflush_r+0xea>
 8015ae4:	602f      	str	r7, [r5, #0]
 8015ae6:	2000      	movs	r0, #0
 8015ae8:	e022      	b.n	8015b30 <__sflush_r+0xf8>
 8015aea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8015aee:	b21b      	sxth	r3, r3
 8015af0:	e01b      	b.n	8015b2a <__sflush_r+0xf2>
 8015af2:	690f      	ldr	r7, [r1, #16]
 8015af4:	2f00      	cmp	r7, #0
 8015af6:	d0f6      	beq.n	8015ae6 <__sflush_r+0xae>
 8015af8:	0793      	lsls	r3, r2, #30
 8015afa:	680e      	ldr	r6, [r1, #0]
 8015afc:	bf08      	it	eq
 8015afe:	694b      	ldreq	r3, [r1, #20]
 8015b00:	600f      	str	r7, [r1, #0]
 8015b02:	bf18      	it	ne
 8015b04:	2300      	movne	r3, #0
 8015b06:	eba6 0807 	sub.w	r8, r6, r7
 8015b0a:	608b      	str	r3, [r1, #8]
 8015b0c:	f1b8 0f00 	cmp.w	r8, #0
 8015b10:	dde9      	ble.n	8015ae6 <__sflush_r+0xae>
 8015b12:	6a21      	ldr	r1, [r4, #32]
 8015b14:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8015b16:	4643      	mov	r3, r8
 8015b18:	463a      	mov	r2, r7
 8015b1a:	4628      	mov	r0, r5
 8015b1c:	47b0      	blx	r6
 8015b1e:	2800      	cmp	r0, #0
 8015b20:	dc08      	bgt.n	8015b34 <__sflush_r+0xfc>
 8015b22:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015b26:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8015b2a:	81a3      	strh	r3, [r4, #12]
 8015b2c:	f04f 30ff 	mov.w	r0, #4294967295
 8015b30:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015b34:	4407      	add	r7, r0
 8015b36:	eba8 0800 	sub.w	r8, r8, r0
 8015b3a:	e7e7      	b.n	8015b0c <__sflush_r+0xd4>
 8015b3c:	20400001 	.word	0x20400001

08015b40 <_fflush_r>:
 8015b40:	b538      	push	{r3, r4, r5, lr}
 8015b42:	690b      	ldr	r3, [r1, #16]
 8015b44:	4605      	mov	r5, r0
 8015b46:	460c      	mov	r4, r1
 8015b48:	b913      	cbnz	r3, 8015b50 <_fflush_r+0x10>
 8015b4a:	2500      	movs	r5, #0
 8015b4c:	4628      	mov	r0, r5
 8015b4e:	bd38      	pop	{r3, r4, r5, pc}
 8015b50:	b118      	cbz	r0, 8015b5a <_fflush_r+0x1a>
 8015b52:	6a03      	ldr	r3, [r0, #32]
 8015b54:	b90b      	cbnz	r3, 8015b5a <_fflush_r+0x1a>
 8015b56:	f7fc ffbf 	bl	8012ad8 <__sinit>
 8015b5a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015b5e:	2b00      	cmp	r3, #0
 8015b60:	d0f3      	beq.n	8015b4a <_fflush_r+0xa>
 8015b62:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8015b64:	07d0      	lsls	r0, r2, #31
 8015b66:	d404      	bmi.n	8015b72 <_fflush_r+0x32>
 8015b68:	0599      	lsls	r1, r3, #22
 8015b6a:	d402      	bmi.n	8015b72 <_fflush_r+0x32>
 8015b6c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8015b6e:	f7fd fa2c 	bl	8012fca <__retarget_lock_acquire_recursive>
 8015b72:	4628      	mov	r0, r5
 8015b74:	4621      	mov	r1, r4
 8015b76:	f7ff ff5f 	bl	8015a38 <__sflush_r>
 8015b7a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8015b7c:	07da      	lsls	r2, r3, #31
 8015b7e:	4605      	mov	r5, r0
 8015b80:	d4e4      	bmi.n	8015b4c <_fflush_r+0xc>
 8015b82:	89a3      	ldrh	r3, [r4, #12]
 8015b84:	059b      	lsls	r3, r3, #22
 8015b86:	d4e1      	bmi.n	8015b4c <_fflush_r+0xc>
 8015b88:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8015b8a:	f7fd fa1f 	bl	8012fcc <__retarget_lock_release_recursive>
 8015b8e:	e7dd      	b.n	8015b4c <_fflush_r+0xc>

08015b90 <__swhatbuf_r>:
 8015b90:	b570      	push	{r4, r5, r6, lr}
 8015b92:	460c      	mov	r4, r1
 8015b94:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015b98:	2900      	cmp	r1, #0
 8015b9a:	b096      	sub	sp, #88	@ 0x58
 8015b9c:	4615      	mov	r5, r2
 8015b9e:	461e      	mov	r6, r3
 8015ba0:	da0d      	bge.n	8015bbe <__swhatbuf_r+0x2e>
 8015ba2:	89a3      	ldrh	r3, [r4, #12]
 8015ba4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8015ba8:	f04f 0100 	mov.w	r1, #0
 8015bac:	bf14      	ite	ne
 8015bae:	2340      	movne	r3, #64	@ 0x40
 8015bb0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8015bb4:	2000      	movs	r0, #0
 8015bb6:	6031      	str	r1, [r6, #0]
 8015bb8:	602b      	str	r3, [r5, #0]
 8015bba:	b016      	add	sp, #88	@ 0x58
 8015bbc:	bd70      	pop	{r4, r5, r6, pc}
 8015bbe:	466a      	mov	r2, sp
 8015bc0:	f000 f874 	bl	8015cac <_fstat_r>
 8015bc4:	2800      	cmp	r0, #0
 8015bc6:	dbec      	blt.n	8015ba2 <__swhatbuf_r+0x12>
 8015bc8:	9901      	ldr	r1, [sp, #4]
 8015bca:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8015bce:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8015bd2:	4259      	negs	r1, r3
 8015bd4:	4159      	adcs	r1, r3
 8015bd6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8015bda:	e7eb      	b.n	8015bb4 <__swhatbuf_r+0x24>

08015bdc <__smakebuf_r>:
 8015bdc:	898b      	ldrh	r3, [r1, #12]
 8015bde:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8015be0:	079d      	lsls	r5, r3, #30
 8015be2:	4606      	mov	r6, r0
 8015be4:	460c      	mov	r4, r1
 8015be6:	d507      	bpl.n	8015bf8 <__smakebuf_r+0x1c>
 8015be8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8015bec:	6023      	str	r3, [r4, #0]
 8015bee:	6123      	str	r3, [r4, #16]
 8015bf0:	2301      	movs	r3, #1
 8015bf2:	6163      	str	r3, [r4, #20]
 8015bf4:	b003      	add	sp, #12
 8015bf6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8015bf8:	ab01      	add	r3, sp, #4
 8015bfa:	466a      	mov	r2, sp
 8015bfc:	f7ff ffc8 	bl	8015b90 <__swhatbuf_r>
 8015c00:	9f00      	ldr	r7, [sp, #0]
 8015c02:	4605      	mov	r5, r0
 8015c04:	4639      	mov	r1, r7
 8015c06:	4630      	mov	r0, r6
 8015c08:	f7fe f8c2 	bl	8013d90 <_malloc_r>
 8015c0c:	b948      	cbnz	r0, 8015c22 <__smakebuf_r+0x46>
 8015c0e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015c12:	059a      	lsls	r2, r3, #22
 8015c14:	d4ee      	bmi.n	8015bf4 <__smakebuf_r+0x18>
 8015c16:	f023 0303 	bic.w	r3, r3, #3
 8015c1a:	f043 0302 	orr.w	r3, r3, #2
 8015c1e:	81a3      	strh	r3, [r4, #12]
 8015c20:	e7e2      	b.n	8015be8 <__smakebuf_r+0xc>
 8015c22:	89a3      	ldrh	r3, [r4, #12]
 8015c24:	6020      	str	r0, [r4, #0]
 8015c26:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8015c2a:	81a3      	strh	r3, [r4, #12]
 8015c2c:	9b01      	ldr	r3, [sp, #4]
 8015c2e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8015c32:	b15b      	cbz	r3, 8015c4c <__smakebuf_r+0x70>
 8015c34:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8015c38:	4630      	mov	r0, r6
 8015c3a:	f000 f849 	bl	8015cd0 <_isatty_r>
 8015c3e:	b128      	cbz	r0, 8015c4c <__smakebuf_r+0x70>
 8015c40:	89a3      	ldrh	r3, [r4, #12]
 8015c42:	f023 0303 	bic.w	r3, r3, #3
 8015c46:	f043 0301 	orr.w	r3, r3, #1
 8015c4a:	81a3      	strh	r3, [r4, #12]
 8015c4c:	89a3      	ldrh	r3, [r4, #12]
 8015c4e:	431d      	orrs	r5, r3
 8015c50:	81a5      	strh	r5, [r4, #12]
 8015c52:	e7cf      	b.n	8015bf4 <__smakebuf_r+0x18>

08015c54 <memmove>:
 8015c54:	4288      	cmp	r0, r1
 8015c56:	b510      	push	{r4, lr}
 8015c58:	eb01 0402 	add.w	r4, r1, r2
 8015c5c:	d902      	bls.n	8015c64 <memmove+0x10>
 8015c5e:	4284      	cmp	r4, r0
 8015c60:	4623      	mov	r3, r4
 8015c62:	d807      	bhi.n	8015c74 <memmove+0x20>
 8015c64:	1e43      	subs	r3, r0, #1
 8015c66:	42a1      	cmp	r1, r4
 8015c68:	d008      	beq.n	8015c7c <memmove+0x28>
 8015c6a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8015c6e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8015c72:	e7f8      	b.n	8015c66 <memmove+0x12>
 8015c74:	4402      	add	r2, r0
 8015c76:	4601      	mov	r1, r0
 8015c78:	428a      	cmp	r2, r1
 8015c7a:	d100      	bne.n	8015c7e <memmove+0x2a>
 8015c7c:	bd10      	pop	{r4, pc}
 8015c7e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8015c82:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8015c86:	e7f7      	b.n	8015c78 <memmove+0x24>

08015c88 <strncmp>:
 8015c88:	b510      	push	{r4, lr}
 8015c8a:	b16a      	cbz	r2, 8015ca8 <strncmp+0x20>
 8015c8c:	3901      	subs	r1, #1
 8015c8e:	1884      	adds	r4, r0, r2
 8015c90:	f810 2b01 	ldrb.w	r2, [r0], #1
 8015c94:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8015c98:	429a      	cmp	r2, r3
 8015c9a:	d103      	bne.n	8015ca4 <strncmp+0x1c>
 8015c9c:	42a0      	cmp	r0, r4
 8015c9e:	d001      	beq.n	8015ca4 <strncmp+0x1c>
 8015ca0:	2a00      	cmp	r2, #0
 8015ca2:	d1f5      	bne.n	8015c90 <strncmp+0x8>
 8015ca4:	1ad0      	subs	r0, r2, r3
 8015ca6:	bd10      	pop	{r4, pc}
 8015ca8:	4610      	mov	r0, r2
 8015caa:	e7fc      	b.n	8015ca6 <strncmp+0x1e>

08015cac <_fstat_r>:
 8015cac:	b538      	push	{r3, r4, r5, lr}
 8015cae:	4d07      	ldr	r5, [pc, #28]	@ (8015ccc <_fstat_r+0x20>)
 8015cb0:	2300      	movs	r3, #0
 8015cb2:	4604      	mov	r4, r0
 8015cb4:	4608      	mov	r0, r1
 8015cb6:	4611      	mov	r1, r2
 8015cb8:	602b      	str	r3, [r5, #0]
 8015cba:	f7ec fac7 	bl	800224c <_fstat>
 8015cbe:	1c43      	adds	r3, r0, #1
 8015cc0:	d102      	bne.n	8015cc8 <_fstat_r+0x1c>
 8015cc2:	682b      	ldr	r3, [r5, #0]
 8015cc4:	b103      	cbz	r3, 8015cc8 <_fstat_r+0x1c>
 8015cc6:	6023      	str	r3, [r4, #0]
 8015cc8:	bd38      	pop	{r3, r4, r5, pc}
 8015cca:	bf00      	nop
 8015ccc:	20004e7c 	.word	0x20004e7c

08015cd0 <_isatty_r>:
 8015cd0:	b538      	push	{r3, r4, r5, lr}
 8015cd2:	4d06      	ldr	r5, [pc, #24]	@ (8015cec <_isatty_r+0x1c>)
 8015cd4:	2300      	movs	r3, #0
 8015cd6:	4604      	mov	r4, r0
 8015cd8:	4608      	mov	r0, r1
 8015cda:	602b      	str	r3, [r5, #0]
 8015cdc:	f7ec fac6 	bl	800226c <_isatty>
 8015ce0:	1c43      	adds	r3, r0, #1
 8015ce2:	d102      	bne.n	8015cea <_isatty_r+0x1a>
 8015ce4:	682b      	ldr	r3, [r5, #0]
 8015ce6:	b103      	cbz	r3, 8015cea <_isatty_r+0x1a>
 8015ce8:	6023      	str	r3, [r4, #0]
 8015cea:	bd38      	pop	{r3, r4, r5, pc}
 8015cec:	20004e7c 	.word	0x20004e7c

08015cf0 <_sbrk_r>:
 8015cf0:	b538      	push	{r3, r4, r5, lr}
 8015cf2:	4d06      	ldr	r5, [pc, #24]	@ (8015d0c <_sbrk_r+0x1c>)
 8015cf4:	2300      	movs	r3, #0
 8015cf6:	4604      	mov	r4, r0
 8015cf8:	4608      	mov	r0, r1
 8015cfa:	602b      	str	r3, [r5, #0]
 8015cfc:	f7ec face 	bl	800229c <_sbrk>
 8015d00:	1c43      	adds	r3, r0, #1
 8015d02:	d102      	bne.n	8015d0a <_sbrk_r+0x1a>
 8015d04:	682b      	ldr	r3, [r5, #0]
 8015d06:	b103      	cbz	r3, 8015d0a <_sbrk_r+0x1a>
 8015d08:	6023      	str	r3, [r4, #0]
 8015d0a:	bd38      	pop	{r3, r4, r5, pc}
 8015d0c:	20004e7c 	.word	0x20004e7c

08015d10 <nan>:
 8015d10:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8015d18 <nan+0x8>
 8015d14:	4770      	bx	lr
 8015d16:	bf00      	nop
 8015d18:	00000000 	.word	0x00000000
 8015d1c:	7ff80000 	.word	0x7ff80000

08015d20 <__assert_func>:
 8015d20:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8015d22:	4614      	mov	r4, r2
 8015d24:	461a      	mov	r2, r3
 8015d26:	4b09      	ldr	r3, [pc, #36]	@ (8015d4c <__assert_func+0x2c>)
 8015d28:	681b      	ldr	r3, [r3, #0]
 8015d2a:	4605      	mov	r5, r0
 8015d2c:	68d8      	ldr	r0, [r3, #12]
 8015d2e:	b14c      	cbz	r4, 8015d44 <__assert_func+0x24>
 8015d30:	4b07      	ldr	r3, [pc, #28]	@ (8015d50 <__assert_func+0x30>)
 8015d32:	9100      	str	r1, [sp, #0]
 8015d34:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8015d38:	4906      	ldr	r1, [pc, #24]	@ (8015d54 <__assert_func+0x34>)
 8015d3a:	462b      	mov	r3, r5
 8015d3c:	f000 fba8 	bl	8016490 <fiprintf>
 8015d40:	f000 fbb8 	bl	80164b4 <abort>
 8015d44:	4b04      	ldr	r3, [pc, #16]	@ (8015d58 <__assert_func+0x38>)
 8015d46:	461c      	mov	r4, r3
 8015d48:	e7f3      	b.n	8015d32 <__assert_func+0x12>
 8015d4a:	bf00      	nop
 8015d4c:	20000020 	.word	0x20000020
 8015d50:	080170ce 	.word	0x080170ce
 8015d54:	080170db 	.word	0x080170db
 8015d58:	08017109 	.word	0x08017109

08015d5c <_calloc_r>:
 8015d5c:	b570      	push	{r4, r5, r6, lr}
 8015d5e:	fba1 5402 	umull	r5, r4, r1, r2
 8015d62:	b934      	cbnz	r4, 8015d72 <_calloc_r+0x16>
 8015d64:	4629      	mov	r1, r5
 8015d66:	f7fe f813 	bl	8013d90 <_malloc_r>
 8015d6a:	4606      	mov	r6, r0
 8015d6c:	b928      	cbnz	r0, 8015d7a <_calloc_r+0x1e>
 8015d6e:	4630      	mov	r0, r6
 8015d70:	bd70      	pop	{r4, r5, r6, pc}
 8015d72:	220c      	movs	r2, #12
 8015d74:	6002      	str	r2, [r0, #0]
 8015d76:	2600      	movs	r6, #0
 8015d78:	e7f9      	b.n	8015d6e <_calloc_r+0x12>
 8015d7a:	462a      	mov	r2, r5
 8015d7c:	4621      	mov	r1, r4
 8015d7e:	f7fd f823 	bl	8012dc8 <memset>
 8015d82:	e7f4      	b.n	8015d6e <_calloc_r+0x12>

08015d84 <rshift>:
 8015d84:	6903      	ldr	r3, [r0, #16]
 8015d86:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8015d8a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8015d8e:	ea4f 1261 	mov.w	r2, r1, asr #5
 8015d92:	f100 0414 	add.w	r4, r0, #20
 8015d96:	dd45      	ble.n	8015e24 <rshift+0xa0>
 8015d98:	f011 011f 	ands.w	r1, r1, #31
 8015d9c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8015da0:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8015da4:	d10c      	bne.n	8015dc0 <rshift+0x3c>
 8015da6:	f100 0710 	add.w	r7, r0, #16
 8015daa:	4629      	mov	r1, r5
 8015dac:	42b1      	cmp	r1, r6
 8015dae:	d334      	bcc.n	8015e1a <rshift+0x96>
 8015db0:	1a9b      	subs	r3, r3, r2
 8015db2:	009b      	lsls	r3, r3, #2
 8015db4:	1eea      	subs	r2, r5, #3
 8015db6:	4296      	cmp	r6, r2
 8015db8:	bf38      	it	cc
 8015dba:	2300      	movcc	r3, #0
 8015dbc:	4423      	add	r3, r4
 8015dbe:	e015      	b.n	8015dec <rshift+0x68>
 8015dc0:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8015dc4:	f1c1 0820 	rsb	r8, r1, #32
 8015dc8:	40cf      	lsrs	r7, r1
 8015dca:	f105 0e04 	add.w	lr, r5, #4
 8015dce:	46a1      	mov	r9, r4
 8015dd0:	4576      	cmp	r6, lr
 8015dd2:	46f4      	mov	ip, lr
 8015dd4:	d815      	bhi.n	8015e02 <rshift+0x7e>
 8015dd6:	1a9a      	subs	r2, r3, r2
 8015dd8:	0092      	lsls	r2, r2, #2
 8015dda:	3a04      	subs	r2, #4
 8015ddc:	3501      	adds	r5, #1
 8015dde:	42ae      	cmp	r6, r5
 8015de0:	bf38      	it	cc
 8015de2:	2200      	movcc	r2, #0
 8015de4:	18a3      	adds	r3, r4, r2
 8015de6:	50a7      	str	r7, [r4, r2]
 8015de8:	b107      	cbz	r7, 8015dec <rshift+0x68>
 8015dea:	3304      	adds	r3, #4
 8015dec:	1b1a      	subs	r2, r3, r4
 8015dee:	42a3      	cmp	r3, r4
 8015df0:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8015df4:	bf08      	it	eq
 8015df6:	2300      	moveq	r3, #0
 8015df8:	6102      	str	r2, [r0, #16]
 8015dfa:	bf08      	it	eq
 8015dfc:	6143      	streq	r3, [r0, #20]
 8015dfe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8015e02:	f8dc c000 	ldr.w	ip, [ip]
 8015e06:	fa0c fc08 	lsl.w	ip, ip, r8
 8015e0a:	ea4c 0707 	orr.w	r7, ip, r7
 8015e0e:	f849 7b04 	str.w	r7, [r9], #4
 8015e12:	f85e 7b04 	ldr.w	r7, [lr], #4
 8015e16:	40cf      	lsrs	r7, r1
 8015e18:	e7da      	b.n	8015dd0 <rshift+0x4c>
 8015e1a:	f851 cb04 	ldr.w	ip, [r1], #4
 8015e1e:	f847 cf04 	str.w	ip, [r7, #4]!
 8015e22:	e7c3      	b.n	8015dac <rshift+0x28>
 8015e24:	4623      	mov	r3, r4
 8015e26:	e7e1      	b.n	8015dec <rshift+0x68>

08015e28 <__hexdig_fun>:
 8015e28:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8015e2c:	2b09      	cmp	r3, #9
 8015e2e:	d802      	bhi.n	8015e36 <__hexdig_fun+0xe>
 8015e30:	3820      	subs	r0, #32
 8015e32:	b2c0      	uxtb	r0, r0
 8015e34:	4770      	bx	lr
 8015e36:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8015e3a:	2b05      	cmp	r3, #5
 8015e3c:	d801      	bhi.n	8015e42 <__hexdig_fun+0x1a>
 8015e3e:	3847      	subs	r0, #71	@ 0x47
 8015e40:	e7f7      	b.n	8015e32 <__hexdig_fun+0xa>
 8015e42:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8015e46:	2b05      	cmp	r3, #5
 8015e48:	d801      	bhi.n	8015e4e <__hexdig_fun+0x26>
 8015e4a:	3827      	subs	r0, #39	@ 0x27
 8015e4c:	e7f1      	b.n	8015e32 <__hexdig_fun+0xa>
 8015e4e:	2000      	movs	r0, #0
 8015e50:	4770      	bx	lr
	...

08015e54 <__gethex>:
 8015e54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015e58:	b085      	sub	sp, #20
 8015e5a:	468a      	mov	sl, r1
 8015e5c:	9302      	str	r3, [sp, #8]
 8015e5e:	680b      	ldr	r3, [r1, #0]
 8015e60:	9001      	str	r0, [sp, #4]
 8015e62:	4690      	mov	r8, r2
 8015e64:	1c9c      	adds	r4, r3, #2
 8015e66:	46a1      	mov	r9, r4
 8015e68:	f814 0b01 	ldrb.w	r0, [r4], #1
 8015e6c:	2830      	cmp	r0, #48	@ 0x30
 8015e6e:	d0fa      	beq.n	8015e66 <__gethex+0x12>
 8015e70:	eba9 0303 	sub.w	r3, r9, r3
 8015e74:	f1a3 0b02 	sub.w	fp, r3, #2
 8015e78:	f7ff ffd6 	bl	8015e28 <__hexdig_fun>
 8015e7c:	4605      	mov	r5, r0
 8015e7e:	2800      	cmp	r0, #0
 8015e80:	d168      	bne.n	8015f54 <__gethex+0x100>
 8015e82:	49a0      	ldr	r1, [pc, #640]	@ (8016104 <__gethex+0x2b0>)
 8015e84:	2201      	movs	r2, #1
 8015e86:	4648      	mov	r0, r9
 8015e88:	f7ff fefe 	bl	8015c88 <strncmp>
 8015e8c:	4607      	mov	r7, r0
 8015e8e:	2800      	cmp	r0, #0
 8015e90:	d167      	bne.n	8015f62 <__gethex+0x10e>
 8015e92:	f899 0001 	ldrb.w	r0, [r9, #1]
 8015e96:	4626      	mov	r6, r4
 8015e98:	f7ff ffc6 	bl	8015e28 <__hexdig_fun>
 8015e9c:	2800      	cmp	r0, #0
 8015e9e:	d062      	beq.n	8015f66 <__gethex+0x112>
 8015ea0:	4623      	mov	r3, r4
 8015ea2:	7818      	ldrb	r0, [r3, #0]
 8015ea4:	2830      	cmp	r0, #48	@ 0x30
 8015ea6:	4699      	mov	r9, r3
 8015ea8:	f103 0301 	add.w	r3, r3, #1
 8015eac:	d0f9      	beq.n	8015ea2 <__gethex+0x4e>
 8015eae:	f7ff ffbb 	bl	8015e28 <__hexdig_fun>
 8015eb2:	fab0 f580 	clz	r5, r0
 8015eb6:	096d      	lsrs	r5, r5, #5
 8015eb8:	f04f 0b01 	mov.w	fp, #1
 8015ebc:	464a      	mov	r2, r9
 8015ebe:	4616      	mov	r6, r2
 8015ec0:	3201      	adds	r2, #1
 8015ec2:	7830      	ldrb	r0, [r6, #0]
 8015ec4:	f7ff ffb0 	bl	8015e28 <__hexdig_fun>
 8015ec8:	2800      	cmp	r0, #0
 8015eca:	d1f8      	bne.n	8015ebe <__gethex+0x6a>
 8015ecc:	498d      	ldr	r1, [pc, #564]	@ (8016104 <__gethex+0x2b0>)
 8015ece:	2201      	movs	r2, #1
 8015ed0:	4630      	mov	r0, r6
 8015ed2:	f7ff fed9 	bl	8015c88 <strncmp>
 8015ed6:	2800      	cmp	r0, #0
 8015ed8:	d13f      	bne.n	8015f5a <__gethex+0x106>
 8015eda:	b944      	cbnz	r4, 8015eee <__gethex+0x9a>
 8015edc:	1c74      	adds	r4, r6, #1
 8015ede:	4622      	mov	r2, r4
 8015ee0:	4616      	mov	r6, r2
 8015ee2:	3201      	adds	r2, #1
 8015ee4:	7830      	ldrb	r0, [r6, #0]
 8015ee6:	f7ff ff9f 	bl	8015e28 <__hexdig_fun>
 8015eea:	2800      	cmp	r0, #0
 8015eec:	d1f8      	bne.n	8015ee0 <__gethex+0x8c>
 8015eee:	1ba4      	subs	r4, r4, r6
 8015ef0:	00a7      	lsls	r7, r4, #2
 8015ef2:	7833      	ldrb	r3, [r6, #0]
 8015ef4:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8015ef8:	2b50      	cmp	r3, #80	@ 0x50
 8015efa:	d13e      	bne.n	8015f7a <__gethex+0x126>
 8015efc:	7873      	ldrb	r3, [r6, #1]
 8015efe:	2b2b      	cmp	r3, #43	@ 0x2b
 8015f00:	d033      	beq.n	8015f6a <__gethex+0x116>
 8015f02:	2b2d      	cmp	r3, #45	@ 0x2d
 8015f04:	d034      	beq.n	8015f70 <__gethex+0x11c>
 8015f06:	1c71      	adds	r1, r6, #1
 8015f08:	2400      	movs	r4, #0
 8015f0a:	7808      	ldrb	r0, [r1, #0]
 8015f0c:	f7ff ff8c 	bl	8015e28 <__hexdig_fun>
 8015f10:	1e43      	subs	r3, r0, #1
 8015f12:	b2db      	uxtb	r3, r3
 8015f14:	2b18      	cmp	r3, #24
 8015f16:	d830      	bhi.n	8015f7a <__gethex+0x126>
 8015f18:	f1a0 0210 	sub.w	r2, r0, #16
 8015f1c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8015f20:	f7ff ff82 	bl	8015e28 <__hexdig_fun>
 8015f24:	f100 3cff 	add.w	ip, r0, #4294967295
 8015f28:	fa5f fc8c 	uxtb.w	ip, ip
 8015f2c:	f1bc 0f18 	cmp.w	ip, #24
 8015f30:	f04f 030a 	mov.w	r3, #10
 8015f34:	d91e      	bls.n	8015f74 <__gethex+0x120>
 8015f36:	b104      	cbz	r4, 8015f3a <__gethex+0xe6>
 8015f38:	4252      	negs	r2, r2
 8015f3a:	4417      	add	r7, r2
 8015f3c:	f8ca 1000 	str.w	r1, [sl]
 8015f40:	b1ed      	cbz	r5, 8015f7e <__gethex+0x12a>
 8015f42:	f1bb 0f00 	cmp.w	fp, #0
 8015f46:	bf0c      	ite	eq
 8015f48:	2506      	moveq	r5, #6
 8015f4a:	2500      	movne	r5, #0
 8015f4c:	4628      	mov	r0, r5
 8015f4e:	b005      	add	sp, #20
 8015f50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015f54:	2500      	movs	r5, #0
 8015f56:	462c      	mov	r4, r5
 8015f58:	e7b0      	b.n	8015ebc <__gethex+0x68>
 8015f5a:	2c00      	cmp	r4, #0
 8015f5c:	d1c7      	bne.n	8015eee <__gethex+0x9a>
 8015f5e:	4627      	mov	r7, r4
 8015f60:	e7c7      	b.n	8015ef2 <__gethex+0x9e>
 8015f62:	464e      	mov	r6, r9
 8015f64:	462f      	mov	r7, r5
 8015f66:	2501      	movs	r5, #1
 8015f68:	e7c3      	b.n	8015ef2 <__gethex+0x9e>
 8015f6a:	2400      	movs	r4, #0
 8015f6c:	1cb1      	adds	r1, r6, #2
 8015f6e:	e7cc      	b.n	8015f0a <__gethex+0xb6>
 8015f70:	2401      	movs	r4, #1
 8015f72:	e7fb      	b.n	8015f6c <__gethex+0x118>
 8015f74:	fb03 0002 	mla	r0, r3, r2, r0
 8015f78:	e7ce      	b.n	8015f18 <__gethex+0xc4>
 8015f7a:	4631      	mov	r1, r6
 8015f7c:	e7de      	b.n	8015f3c <__gethex+0xe8>
 8015f7e:	eba6 0309 	sub.w	r3, r6, r9
 8015f82:	3b01      	subs	r3, #1
 8015f84:	4629      	mov	r1, r5
 8015f86:	2b07      	cmp	r3, #7
 8015f88:	dc0a      	bgt.n	8015fa0 <__gethex+0x14c>
 8015f8a:	9801      	ldr	r0, [sp, #4]
 8015f8c:	f7fd ff8c 	bl	8013ea8 <_Balloc>
 8015f90:	4604      	mov	r4, r0
 8015f92:	b940      	cbnz	r0, 8015fa6 <__gethex+0x152>
 8015f94:	4b5c      	ldr	r3, [pc, #368]	@ (8016108 <__gethex+0x2b4>)
 8015f96:	4602      	mov	r2, r0
 8015f98:	21e4      	movs	r1, #228	@ 0xe4
 8015f9a:	485c      	ldr	r0, [pc, #368]	@ (801610c <__gethex+0x2b8>)
 8015f9c:	f7ff fec0 	bl	8015d20 <__assert_func>
 8015fa0:	3101      	adds	r1, #1
 8015fa2:	105b      	asrs	r3, r3, #1
 8015fa4:	e7ef      	b.n	8015f86 <__gethex+0x132>
 8015fa6:	f100 0a14 	add.w	sl, r0, #20
 8015faa:	2300      	movs	r3, #0
 8015fac:	4655      	mov	r5, sl
 8015fae:	469b      	mov	fp, r3
 8015fb0:	45b1      	cmp	r9, r6
 8015fb2:	d337      	bcc.n	8016024 <__gethex+0x1d0>
 8015fb4:	f845 bb04 	str.w	fp, [r5], #4
 8015fb8:	eba5 050a 	sub.w	r5, r5, sl
 8015fbc:	10ad      	asrs	r5, r5, #2
 8015fbe:	6125      	str	r5, [r4, #16]
 8015fc0:	4658      	mov	r0, fp
 8015fc2:	f7fe f863 	bl	801408c <__hi0bits>
 8015fc6:	016d      	lsls	r5, r5, #5
 8015fc8:	f8d8 6000 	ldr.w	r6, [r8]
 8015fcc:	1a2d      	subs	r5, r5, r0
 8015fce:	42b5      	cmp	r5, r6
 8015fd0:	dd54      	ble.n	801607c <__gethex+0x228>
 8015fd2:	1bad      	subs	r5, r5, r6
 8015fd4:	4629      	mov	r1, r5
 8015fd6:	4620      	mov	r0, r4
 8015fd8:	f7fe fbef 	bl	80147ba <__any_on>
 8015fdc:	4681      	mov	r9, r0
 8015fde:	b178      	cbz	r0, 8016000 <__gethex+0x1ac>
 8015fe0:	1e6b      	subs	r3, r5, #1
 8015fe2:	1159      	asrs	r1, r3, #5
 8015fe4:	f003 021f 	and.w	r2, r3, #31
 8015fe8:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8015fec:	f04f 0901 	mov.w	r9, #1
 8015ff0:	fa09 f202 	lsl.w	r2, r9, r2
 8015ff4:	420a      	tst	r2, r1
 8015ff6:	d003      	beq.n	8016000 <__gethex+0x1ac>
 8015ff8:	454b      	cmp	r3, r9
 8015ffa:	dc36      	bgt.n	801606a <__gethex+0x216>
 8015ffc:	f04f 0902 	mov.w	r9, #2
 8016000:	4629      	mov	r1, r5
 8016002:	4620      	mov	r0, r4
 8016004:	f7ff febe 	bl	8015d84 <rshift>
 8016008:	442f      	add	r7, r5
 801600a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801600e:	42bb      	cmp	r3, r7
 8016010:	da42      	bge.n	8016098 <__gethex+0x244>
 8016012:	9801      	ldr	r0, [sp, #4]
 8016014:	4621      	mov	r1, r4
 8016016:	f7fd ff87 	bl	8013f28 <_Bfree>
 801601a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801601c:	2300      	movs	r3, #0
 801601e:	6013      	str	r3, [r2, #0]
 8016020:	25a3      	movs	r5, #163	@ 0xa3
 8016022:	e793      	b.n	8015f4c <__gethex+0xf8>
 8016024:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8016028:	2a2e      	cmp	r2, #46	@ 0x2e
 801602a:	d012      	beq.n	8016052 <__gethex+0x1fe>
 801602c:	2b20      	cmp	r3, #32
 801602e:	d104      	bne.n	801603a <__gethex+0x1e6>
 8016030:	f845 bb04 	str.w	fp, [r5], #4
 8016034:	f04f 0b00 	mov.w	fp, #0
 8016038:	465b      	mov	r3, fp
 801603a:	7830      	ldrb	r0, [r6, #0]
 801603c:	9303      	str	r3, [sp, #12]
 801603e:	f7ff fef3 	bl	8015e28 <__hexdig_fun>
 8016042:	9b03      	ldr	r3, [sp, #12]
 8016044:	f000 000f 	and.w	r0, r0, #15
 8016048:	4098      	lsls	r0, r3
 801604a:	ea4b 0b00 	orr.w	fp, fp, r0
 801604e:	3304      	adds	r3, #4
 8016050:	e7ae      	b.n	8015fb0 <__gethex+0x15c>
 8016052:	45b1      	cmp	r9, r6
 8016054:	d8ea      	bhi.n	801602c <__gethex+0x1d8>
 8016056:	492b      	ldr	r1, [pc, #172]	@ (8016104 <__gethex+0x2b0>)
 8016058:	9303      	str	r3, [sp, #12]
 801605a:	2201      	movs	r2, #1
 801605c:	4630      	mov	r0, r6
 801605e:	f7ff fe13 	bl	8015c88 <strncmp>
 8016062:	9b03      	ldr	r3, [sp, #12]
 8016064:	2800      	cmp	r0, #0
 8016066:	d1e1      	bne.n	801602c <__gethex+0x1d8>
 8016068:	e7a2      	b.n	8015fb0 <__gethex+0x15c>
 801606a:	1ea9      	subs	r1, r5, #2
 801606c:	4620      	mov	r0, r4
 801606e:	f7fe fba4 	bl	80147ba <__any_on>
 8016072:	2800      	cmp	r0, #0
 8016074:	d0c2      	beq.n	8015ffc <__gethex+0x1a8>
 8016076:	f04f 0903 	mov.w	r9, #3
 801607a:	e7c1      	b.n	8016000 <__gethex+0x1ac>
 801607c:	da09      	bge.n	8016092 <__gethex+0x23e>
 801607e:	1b75      	subs	r5, r6, r5
 8016080:	4621      	mov	r1, r4
 8016082:	9801      	ldr	r0, [sp, #4]
 8016084:	462a      	mov	r2, r5
 8016086:	f7fe f95f 	bl	8014348 <__lshift>
 801608a:	1b7f      	subs	r7, r7, r5
 801608c:	4604      	mov	r4, r0
 801608e:	f100 0a14 	add.w	sl, r0, #20
 8016092:	f04f 0900 	mov.w	r9, #0
 8016096:	e7b8      	b.n	801600a <__gethex+0x1b6>
 8016098:	f8d8 5004 	ldr.w	r5, [r8, #4]
 801609c:	42bd      	cmp	r5, r7
 801609e:	dd6f      	ble.n	8016180 <__gethex+0x32c>
 80160a0:	1bed      	subs	r5, r5, r7
 80160a2:	42ae      	cmp	r6, r5
 80160a4:	dc34      	bgt.n	8016110 <__gethex+0x2bc>
 80160a6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80160aa:	2b02      	cmp	r3, #2
 80160ac:	d022      	beq.n	80160f4 <__gethex+0x2a0>
 80160ae:	2b03      	cmp	r3, #3
 80160b0:	d024      	beq.n	80160fc <__gethex+0x2a8>
 80160b2:	2b01      	cmp	r3, #1
 80160b4:	d115      	bne.n	80160e2 <__gethex+0x28e>
 80160b6:	42ae      	cmp	r6, r5
 80160b8:	d113      	bne.n	80160e2 <__gethex+0x28e>
 80160ba:	2e01      	cmp	r6, #1
 80160bc:	d10b      	bne.n	80160d6 <__gethex+0x282>
 80160be:	9a02      	ldr	r2, [sp, #8]
 80160c0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80160c4:	6013      	str	r3, [r2, #0]
 80160c6:	2301      	movs	r3, #1
 80160c8:	6123      	str	r3, [r4, #16]
 80160ca:	f8ca 3000 	str.w	r3, [sl]
 80160ce:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80160d0:	2562      	movs	r5, #98	@ 0x62
 80160d2:	601c      	str	r4, [r3, #0]
 80160d4:	e73a      	b.n	8015f4c <__gethex+0xf8>
 80160d6:	1e71      	subs	r1, r6, #1
 80160d8:	4620      	mov	r0, r4
 80160da:	f7fe fb6e 	bl	80147ba <__any_on>
 80160de:	2800      	cmp	r0, #0
 80160e0:	d1ed      	bne.n	80160be <__gethex+0x26a>
 80160e2:	9801      	ldr	r0, [sp, #4]
 80160e4:	4621      	mov	r1, r4
 80160e6:	f7fd ff1f 	bl	8013f28 <_Bfree>
 80160ea:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80160ec:	2300      	movs	r3, #0
 80160ee:	6013      	str	r3, [r2, #0]
 80160f0:	2550      	movs	r5, #80	@ 0x50
 80160f2:	e72b      	b.n	8015f4c <__gethex+0xf8>
 80160f4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80160f6:	2b00      	cmp	r3, #0
 80160f8:	d1f3      	bne.n	80160e2 <__gethex+0x28e>
 80160fa:	e7e0      	b.n	80160be <__gethex+0x26a>
 80160fc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80160fe:	2b00      	cmp	r3, #0
 8016100:	d1dd      	bne.n	80160be <__gethex+0x26a>
 8016102:	e7ee      	b.n	80160e2 <__gethex+0x28e>
 8016104:	080170b3 	.word	0x080170b3
 8016108:	08017049 	.word	0x08017049
 801610c:	0801710a 	.word	0x0801710a
 8016110:	1e6f      	subs	r7, r5, #1
 8016112:	f1b9 0f00 	cmp.w	r9, #0
 8016116:	d130      	bne.n	801617a <__gethex+0x326>
 8016118:	b127      	cbz	r7, 8016124 <__gethex+0x2d0>
 801611a:	4639      	mov	r1, r7
 801611c:	4620      	mov	r0, r4
 801611e:	f7fe fb4c 	bl	80147ba <__any_on>
 8016122:	4681      	mov	r9, r0
 8016124:	117a      	asrs	r2, r7, #5
 8016126:	2301      	movs	r3, #1
 8016128:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 801612c:	f007 071f 	and.w	r7, r7, #31
 8016130:	40bb      	lsls	r3, r7
 8016132:	4213      	tst	r3, r2
 8016134:	4629      	mov	r1, r5
 8016136:	4620      	mov	r0, r4
 8016138:	bf18      	it	ne
 801613a:	f049 0902 	orrne.w	r9, r9, #2
 801613e:	f7ff fe21 	bl	8015d84 <rshift>
 8016142:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8016146:	1b76      	subs	r6, r6, r5
 8016148:	2502      	movs	r5, #2
 801614a:	f1b9 0f00 	cmp.w	r9, #0
 801614e:	d047      	beq.n	80161e0 <__gethex+0x38c>
 8016150:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8016154:	2b02      	cmp	r3, #2
 8016156:	d015      	beq.n	8016184 <__gethex+0x330>
 8016158:	2b03      	cmp	r3, #3
 801615a:	d017      	beq.n	801618c <__gethex+0x338>
 801615c:	2b01      	cmp	r3, #1
 801615e:	d109      	bne.n	8016174 <__gethex+0x320>
 8016160:	f019 0f02 	tst.w	r9, #2
 8016164:	d006      	beq.n	8016174 <__gethex+0x320>
 8016166:	f8da 3000 	ldr.w	r3, [sl]
 801616a:	ea49 0903 	orr.w	r9, r9, r3
 801616e:	f019 0f01 	tst.w	r9, #1
 8016172:	d10e      	bne.n	8016192 <__gethex+0x33e>
 8016174:	f045 0510 	orr.w	r5, r5, #16
 8016178:	e032      	b.n	80161e0 <__gethex+0x38c>
 801617a:	f04f 0901 	mov.w	r9, #1
 801617e:	e7d1      	b.n	8016124 <__gethex+0x2d0>
 8016180:	2501      	movs	r5, #1
 8016182:	e7e2      	b.n	801614a <__gethex+0x2f6>
 8016184:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8016186:	f1c3 0301 	rsb	r3, r3, #1
 801618a:	930f      	str	r3, [sp, #60]	@ 0x3c
 801618c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801618e:	2b00      	cmp	r3, #0
 8016190:	d0f0      	beq.n	8016174 <__gethex+0x320>
 8016192:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8016196:	f104 0314 	add.w	r3, r4, #20
 801619a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 801619e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 80161a2:	f04f 0c00 	mov.w	ip, #0
 80161a6:	4618      	mov	r0, r3
 80161a8:	f853 2b04 	ldr.w	r2, [r3], #4
 80161ac:	f1b2 3fff 	cmp.w	r2, #4294967295
 80161b0:	d01b      	beq.n	80161ea <__gethex+0x396>
 80161b2:	3201      	adds	r2, #1
 80161b4:	6002      	str	r2, [r0, #0]
 80161b6:	2d02      	cmp	r5, #2
 80161b8:	f104 0314 	add.w	r3, r4, #20
 80161bc:	d13c      	bne.n	8016238 <__gethex+0x3e4>
 80161be:	f8d8 2000 	ldr.w	r2, [r8]
 80161c2:	3a01      	subs	r2, #1
 80161c4:	42b2      	cmp	r2, r6
 80161c6:	d109      	bne.n	80161dc <__gethex+0x388>
 80161c8:	1171      	asrs	r1, r6, #5
 80161ca:	2201      	movs	r2, #1
 80161cc:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80161d0:	f006 061f 	and.w	r6, r6, #31
 80161d4:	fa02 f606 	lsl.w	r6, r2, r6
 80161d8:	421e      	tst	r6, r3
 80161da:	d13a      	bne.n	8016252 <__gethex+0x3fe>
 80161dc:	f045 0520 	orr.w	r5, r5, #32
 80161e0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80161e2:	601c      	str	r4, [r3, #0]
 80161e4:	9b02      	ldr	r3, [sp, #8]
 80161e6:	601f      	str	r7, [r3, #0]
 80161e8:	e6b0      	b.n	8015f4c <__gethex+0xf8>
 80161ea:	4299      	cmp	r1, r3
 80161ec:	f843 cc04 	str.w	ip, [r3, #-4]
 80161f0:	d8d9      	bhi.n	80161a6 <__gethex+0x352>
 80161f2:	68a3      	ldr	r3, [r4, #8]
 80161f4:	459b      	cmp	fp, r3
 80161f6:	db17      	blt.n	8016228 <__gethex+0x3d4>
 80161f8:	6861      	ldr	r1, [r4, #4]
 80161fa:	9801      	ldr	r0, [sp, #4]
 80161fc:	3101      	adds	r1, #1
 80161fe:	f7fd fe53 	bl	8013ea8 <_Balloc>
 8016202:	4681      	mov	r9, r0
 8016204:	b918      	cbnz	r0, 801620e <__gethex+0x3ba>
 8016206:	4b1a      	ldr	r3, [pc, #104]	@ (8016270 <__gethex+0x41c>)
 8016208:	4602      	mov	r2, r0
 801620a:	2184      	movs	r1, #132	@ 0x84
 801620c:	e6c5      	b.n	8015f9a <__gethex+0x146>
 801620e:	6922      	ldr	r2, [r4, #16]
 8016210:	3202      	adds	r2, #2
 8016212:	f104 010c 	add.w	r1, r4, #12
 8016216:	0092      	lsls	r2, r2, #2
 8016218:	300c      	adds	r0, #12
 801621a:	f7fc fed8 	bl	8012fce <memcpy>
 801621e:	4621      	mov	r1, r4
 8016220:	9801      	ldr	r0, [sp, #4]
 8016222:	f7fd fe81 	bl	8013f28 <_Bfree>
 8016226:	464c      	mov	r4, r9
 8016228:	6923      	ldr	r3, [r4, #16]
 801622a:	1c5a      	adds	r2, r3, #1
 801622c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8016230:	6122      	str	r2, [r4, #16]
 8016232:	2201      	movs	r2, #1
 8016234:	615a      	str	r2, [r3, #20]
 8016236:	e7be      	b.n	80161b6 <__gethex+0x362>
 8016238:	6922      	ldr	r2, [r4, #16]
 801623a:	455a      	cmp	r2, fp
 801623c:	dd0b      	ble.n	8016256 <__gethex+0x402>
 801623e:	2101      	movs	r1, #1
 8016240:	4620      	mov	r0, r4
 8016242:	f7ff fd9f 	bl	8015d84 <rshift>
 8016246:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801624a:	3701      	adds	r7, #1
 801624c:	42bb      	cmp	r3, r7
 801624e:	f6ff aee0 	blt.w	8016012 <__gethex+0x1be>
 8016252:	2501      	movs	r5, #1
 8016254:	e7c2      	b.n	80161dc <__gethex+0x388>
 8016256:	f016 061f 	ands.w	r6, r6, #31
 801625a:	d0fa      	beq.n	8016252 <__gethex+0x3fe>
 801625c:	4453      	add	r3, sl
 801625e:	f1c6 0620 	rsb	r6, r6, #32
 8016262:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8016266:	f7fd ff11 	bl	801408c <__hi0bits>
 801626a:	42b0      	cmp	r0, r6
 801626c:	dbe7      	blt.n	801623e <__gethex+0x3ea>
 801626e:	e7f0      	b.n	8016252 <__gethex+0x3fe>
 8016270:	08017049 	.word	0x08017049

08016274 <L_shift>:
 8016274:	f1c2 0208 	rsb	r2, r2, #8
 8016278:	0092      	lsls	r2, r2, #2
 801627a:	b570      	push	{r4, r5, r6, lr}
 801627c:	f1c2 0620 	rsb	r6, r2, #32
 8016280:	6843      	ldr	r3, [r0, #4]
 8016282:	6804      	ldr	r4, [r0, #0]
 8016284:	fa03 f506 	lsl.w	r5, r3, r6
 8016288:	432c      	orrs	r4, r5
 801628a:	40d3      	lsrs	r3, r2
 801628c:	6004      	str	r4, [r0, #0]
 801628e:	f840 3f04 	str.w	r3, [r0, #4]!
 8016292:	4288      	cmp	r0, r1
 8016294:	d3f4      	bcc.n	8016280 <L_shift+0xc>
 8016296:	bd70      	pop	{r4, r5, r6, pc}

08016298 <__match>:
 8016298:	b530      	push	{r4, r5, lr}
 801629a:	6803      	ldr	r3, [r0, #0]
 801629c:	3301      	adds	r3, #1
 801629e:	f811 4b01 	ldrb.w	r4, [r1], #1
 80162a2:	b914      	cbnz	r4, 80162aa <__match+0x12>
 80162a4:	6003      	str	r3, [r0, #0]
 80162a6:	2001      	movs	r0, #1
 80162a8:	bd30      	pop	{r4, r5, pc}
 80162aa:	f813 2b01 	ldrb.w	r2, [r3], #1
 80162ae:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 80162b2:	2d19      	cmp	r5, #25
 80162b4:	bf98      	it	ls
 80162b6:	3220      	addls	r2, #32
 80162b8:	42a2      	cmp	r2, r4
 80162ba:	d0f0      	beq.n	801629e <__match+0x6>
 80162bc:	2000      	movs	r0, #0
 80162be:	e7f3      	b.n	80162a8 <__match+0x10>

080162c0 <__hexnan>:
 80162c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80162c4:	680b      	ldr	r3, [r1, #0]
 80162c6:	6801      	ldr	r1, [r0, #0]
 80162c8:	115e      	asrs	r6, r3, #5
 80162ca:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80162ce:	f013 031f 	ands.w	r3, r3, #31
 80162d2:	b087      	sub	sp, #28
 80162d4:	bf18      	it	ne
 80162d6:	3604      	addne	r6, #4
 80162d8:	2500      	movs	r5, #0
 80162da:	1f37      	subs	r7, r6, #4
 80162dc:	4682      	mov	sl, r0
 80162de:	4690      	mov	r8, r2
 80162e0:	9301      	str	r3, [sp, #4]
 80162e2:	f846 5c04 	str.w	r5, [r6, #-4]
 80162e6:	46b9      	mov	r9, r7
 80162e8:	463c      	mov	r4, r7
 80162ea:	9502      	str	r5, [sp, #8]
 80162ec:	46ab      	mov	fp, r5
 80162ee:	784a      	ldrb	r2, [r1, #1]
 80162f0:	1c4b      	adds	r3, r1, #1
 80162f2:	9303      	str	r3, [sp, #12]
 80162f4:	b342      	cbz	r2, 8016348 <__hexnan+0x88>
 80162f6:	4610      	mov	r0, r2
 80162f8:	9105      	str	r1, [sp, #20]
 80162fa:	9204      	str	r2, [sp, #16]
 80162fc:	f7ff fd94 	bl	8015e28 <__hexdig_fun>
 8016300:	2800      	cmp	r0, #0
 8016302:	d151      	bne.n	80163a8 <__hexnan+0xe8>
 8016304:	9a04      	ldr	r2, [sp, #16]
 8016306:	9905      	ldr	r1, [sp, #20]
 8016308:	2a20      	cmp	r2, #32
 801630a:	d818      	bhi.n	801633e <__hexnan+0x7e>
 801630c:	9b02      	ldr	r3, [sp, #8]
 801630e:	459b      	cmp	fp, r3
 8016310:	dd13      	ble.n	801633a <__hexnan+0x7a>
 8016312:	454c      	cmp	r4, r9
 8016314:	d206      	bcs.n	8016324 <__hexnan+0x64>
 8016316:	2d07      	cmp	r5, #7
 8016318:	dc04      	bgt.n	8016324 <__hexnan+0x64>
 801631a:	462a      	mov	r2, r5
 801631c:	4649      	mov	r1, r9
 801631e:	4620      	mov	r0, r4
 8016320:	f7ff ffa8 	bl	8016274 <L_shift>
 8016324:	4544      	cmp	r4, r8
 8016326:	d952      	bls.n	80163ce <__hexnan+0x10e>
 8016328:	2300      	movs	r3, #0
 801632a:	f1a4 0904 	sub.w	r9, r4, #4
 801632e:	f844 3c04 	str.w	r3, [r4, #-4]
 8016332:	f8cd b008 	str.w	fp, [sp, #8]
 8016336:	464c      	mov	r4, r9
 8016338:	461d      	mov	r5, r3
 801633a:	9903      	ldr	r1, [sp, #12]
 801633c:	e7d7      	b.n	80162ee <__hexnan+0x2e>
 801633e:	2a29      	cmp	r2, #41	@ 0x29
 8016340:	d157      	bne.n	80163f2 <__hexnan+0x132>
 8016342:	3102      	adds	r1, #2
 8016344:	f8ca 1000 	str.w	r1, [sl]
 8016348:	f1bb 0f00 	cmp.w	fp, #0
 801634c:	d051      	beq.n	80163f2 <__hexnan+0x132>
 801634e:	454c      	cmp	r4, r9
 8016350:	d206      	bcs.n	8016360 <__hexnan+0xa0>
 8016352:	2d07      	cmp	r5, #7
 8016354:	dc04      	bgt.n	8016360 <__hexnan+0xa0>
 8016356:	462a      	mov	r2, r5
 8016358:	4649      	mov	r1, r9
 801635a:	4620      	mov	r0, r4
 801635c:	f7ff ff8a 	bl	8016274 <L_shift>
 8016360:	4544      	cmp	r4, r8
 8016362:	d936      	bls.n	80163d2 <__hexnan+0x112>
 8016364:	f1a8 0204 	sub.w	r2, r8, #4
 8016368:	4623      	mov	r3, r4
 801636a:	f853 1b04 	ldr.w	r1, [r3], #4
 801636e:	f842 1f04 	str.w	r1, [r2, #4]!
 8016372:	429f      	cmp	r7, r3
 8016374:	d2f9      	bcs.n	801636a <__hexnan+0xaa>
 8016376:	1b3b      	subs	r3, r7, r4
 8016378:	f023 0303 	bic.w	r3, r3, #3
 801637c:	3304      	adds	r3, #4
 801637e:	3401      	adds	r4, #1
 8016380:	3e03      	subs	r6, #3
 8016382:	42b4      	cmp	r4, r6
 8016384:	bf88      	it	hi
 8016386:	2304      	movhi	r3, #4
 8016388:	4443      	add	r3, r8
 801638a:	2200      	movs	r2, #0
 801638c:	f843 2b04 	str.w	r2, [r3], #4
 8016390:	429f      	cmp	r7, r3
 8016392:	d2fb      	bcs.n	801638c <__hexnan+0xcc>
 8016394:	683b      	ldr	r3, [r7, #0]
 8016396:	b91b      	cbnz	r3, 80163a0 <__hexnan+0xe0>
 8016398:	4547      	cmp	r7, r8
 801639a:	d128      	bne.n	80163ee <__hexnan+0x12e>
 801639c:	2301      	movs	r3, #1
 801639e:	603b      	str	r3, [r7, #0]
 80163a0:	2005      	movs	r0, #5
 80163a2:	b007      	add	sp, #28
 80163a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80163a8:	3501      	adds	r5, #1
 80163aa:	2d08      	cmp	r5, #8
 80163ac:	f10b 0b01 	add.w	fp, fp, #1
 80163b0:	dd06      	ble.n	80163c0 <__hexnan+0x100>
 80163b2:	4544      	cmp	r4, r8
 80163b4:	d9c1      	bls.n	801633a <__hexnan+0x7a>
 80163b6:	2300      	movs	r3, #0
 80163b8:	f844 3c04 	str.w	r3, [r4, #-4]
 80163bc:	2501      	movs	r5, #1
 80163be:	3c04      	subs	r4, #4
 80163c0:	6822      	ldr	r2, [r4, #0]
 80163c2:	f000 000f 	and.w	r0, r0, #15
 80163c6:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80163ca:	6020      	str	r0, [r4, #0]
 80163cc:	e7b5      	b.n	801633a <__hexnan+0x7a>
 80163ce:	2508      	movs	r5, #8
 80163d0:	e7b3      	b.n	801633a <__hexnan+0x7a>
 80163d2:	9b01      	ldr	r3, [sp, #4]
 80163d4:	2b00      	cmp	r3, #0
 80163d6:	d0dd      	beq.n	8016394 <__hexnan+0xd4>
 80163d8:	f1c3 0320 	rsb	r3, r3, #32
 80163dc:	f04f 32ff 	mov.w	r2, #4294967295
 80163e0:	40da      	lsrs	r2, r3
 80163e2:	f856 3c04 	ldr.w	r3, [r6, #-4]
 80163e6:	4013      	ands	r3, r2
 80163e8:	f846 3c04 	str.w	r3, [r6, #-4]
 80163ec:	e7d2      	b.n	8016394 <__hexnan+0xd4>
 80163ee:	3f04      	subs	r7, #4
 80163f0:	e7d0      	b.n	8016394 <__hexnan+0xd4>
 80163f2:	2004      	movs	r0, #4
 80163f4:	e7d5      	b.n	80163a2 <__hexnan+0xe2>

080163f6 <__ascii_mbtowc>:
 80163f6:	b082      	sub	sp, #8
 80163f8:	b901      	cbnz	r1, 80163fc <__ascii_mbtowc+0x6>
 80163fa:	a901      	add	r1, sp, #4
 80163fc:	b142      	cbz	r2, 8016410 <__ascii_mbtowc+0x1a>
 80163fe:	b14b      	cbz	r3, 8016414 <__ascii_mbtowc+0x1e>
 8016400:	7813      	ldrb	r3, [r2, #0]
 8016402:	600b      	str	r3, [r1, #0]
 8016404:	7812      	ldrb	r2, [r2, #0]
 8016406:	1e10      	subs	r0, r2, #0
 8016408:	bf18      	it	ne
 801640a:	2001      	movne	r0, #1
 801640c:	b002      	add	sp, #8
 801640e:	4770      	bx	lr
 8016410:	4610      	mov	r0, r2
 8016412:	e7fb      	b.n	801640c <__ascii_mbtowc+0x16>
 8016414:	f06f 0001 	mvn.w	r0, #1
 8016418:	e7f8      	b.n	801640c <__ascii_mbtowc+0x16>

0801641a <_realloc_r>:
 801641a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801641e:	4607      	mov	r7, r0
 8016420:	4614      	mov	r4, r2
 8016422:	460d      	mov	r5, r1
 8016424:	b921      	cbnz	r1, 8016430 <_realloc_r+0x16>
 8016426:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801642a:	4611      	mov	r1, r2
 801642c:	f7fd bcb0 	b.w	8013d90 <_malloc_r>
 8016430:	b92a      	cbnz	r2, 801643e <_realloc_r+0x24>
 8016432:	f7fd fc39 	bl	8013ca8 <_free_r>
 8016436:	4625      	mov	r5, r4
 8016438:	4628      	mov	r0, r5
 801643a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801643e:	f000 f840 	bl	80164c2 <_malloc_usable_size_r>
 8016442:	4284      	cmp	r4, r0
 8016444:	4606      	mov	r6, r0
 8016446:	d802      	bhi.n	801644e <_realloc_r+0x34>
 8016448:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801644c:	d8f4      	bhi.n	8016438 <_realloc_r+0x1e>
 801644e:	4621      	mov	r1, r4
 8016450:	4638      	mov	r0, r7
 8016452:	f7fd fc9d 	bl	8013d90 <_malloc_r>
 8016456:	4680      	mov	r8, r0
 8016458:	b908      	cbnz	r0, 801645e <_realloc_r+0x44>
 801645a:	4645      	mov	r5, r8
 801645c:	e7ec      	b.n	8016438 <_realloc_r+0x1e>
 801645e:	42b4      	cmp	r4, r6
 8016460:	4622      	mov	r2, r4
 8016462:	4629      	mov	r1, r5
 8016464:	bf28      	it	cs
 8016466:	4632      	movcs	r2, r6
 8016468:	f7fc fdb1 	bl	8012fce <memcpy>
 801646c:	4629      	mov	r1, r5
 801646e:	4638      	mov	r0, r7
 8016470:	f7fd fc1a 	bl	8013ca8 <_free_r>
 8016474:	e7f1      	b.n	801645a <_realloc_r+0x40>

08016476 <__ascii_wctomb>:
 8016476:	4603      	mov	r3, r0
 8016478:	4608      	mov	r0, r1
 801647a:	b141      	cbz	r1, 801648e <__ascii_wctomb+0x18>
 801647c:	2aff      	cmp	r2, #255	@ 0xff
 801647e:	d904      	bls.n	801648a <__ascii_wctomb+0x14>
 8016480:	228a      	movs	r2, #138	@ 0x8a
 8016482:	601a      	str	r2, [r3, #0]
 8016484:	f04f 30ff 	mov.w	r0, #4294967295
 8016488:	4770      	bx	lr
 801648a:	700a      	strb	r2, [r1, #0]
 801648c:	2001      	movs	r0, #1
 801648e:	4770      	bx	lr

08016490 <fiprintf>:
 8016490:	b40e      	push	{r1, r2, r3}
 8016492:	b503      	push	{r0, r1, lr}
 8016494:	4601      	mov	r1, r0
 8016496:	ab03      	add	r3, sp, #12
 8016498:	4805      	ldr	r0, [pc, #20]	@ (80164b0 <fiprintf+0x20>)
 801649a:	f853 2b04 	ldr.w	r2, [r3], #4
 801649e:	6800      	ldr	r0, [r0, #0]
 80164a0:	9301      	str	r3, [sp, #4]
 80164a2:	f7ff f9b1 	bl	8015808 <_vfiprintf_r>
 80164a6:	b002      	add	sp, #8
 80164a8:	f85d eb04 	ldr.w	lr, [sp], #4
 80164ac:	b003      	add	sp, #12
 80164ae:	4770      	bx	lr
 80164b0:	20000020 	.word	0x20000020

080164b4 <abort>:
 80164b4:	b508      	push	{r3, lr}
 80164b6:	2006      	movs	r0, #6
 80164b8:	f000 f834 	bl	8016524 <raise>
 80164bc:	2001      	movs	r0, #1
 80164be:	f7eb fe91 	bl	80021e4 <_exit>

080164c2 <_malloc_usable_size_r>:
 80164c2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80164c6:	1f18      	subs	r0, r3, #4
 80164c8:	2b00      	cmp	r3, #0
 80164ca:	bfbc      	itt	lt
 80164cc:	580b      	ldrlt	r3, [r1, r0]
 80164ce:	18c0      	addlt	r0, r0, r3
 80164d0:	4770      	bx	lr

080164d2 <_raise_r>:
 80164d2:	291f      	cmp	r1, #31
 80164d4:	b538      	push	{r3, r4, r5, lr}
 80164d6:	4605      	mov	r5, r0
 80164d8:	460c      	mov	r4, r1
 80164da:	d904      	bls.n	80164e6 <_raise_r+0x14>
 80164dc:	2316      	movs	r3, #22
 80164de:	6003      	str	r3, [r0, #0]
 80164e0:	f04f 30ff 	mov.w	r0, #4294967295
 80164e4:	bd38      	pop	{r3, r4, r5, pc}
 80164e6:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80164e8:	b112      	cbz	r2, 80164f0 <_raise_r+0x1e>
 80164ea:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80164ee:	b94b      	cbnz	r3, 8016504 <_raise_r+0x32>
 80164f0:	4628      	mov	r0, r5
 80164f2:	f000 f831 	bl	8016558 <_getpid_r>
 80164f6:	4622      	mov	r2, r4
 80164f8:	4601      	mov	r1, r0
 80164fa:	4628      	mov	r0, r5
 80164fc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8016500:	f000 b818 	b.w	8016534 <_kill_r>
 8016504:	2b01      	cmp	r3, #1
 8016506:	d00a      	beq.n	801651e <_raise_r+0x4c>
 8016508:	1c59      	adds	r1, r3, #1
 801650a:	d103      	bne.n	8016514 <_raise_r+0x42>
 801650c:	2316      	movs	r3, #22
 801650e:	6003      	str	r3, [r0, #0]
 8016510:	2001      	movs	r0, #1
 8016512:	e7e7      	b.n	80164e4 <_raise_r+0x12>
 8016514:	2100      	movs	r1, #0
 8016516:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 801651a:	4620      	mov	r0, r4
 801651c:	4798      	blx	r3
 801651e:	2000      	movs	r0, #0
 8016520:	e7e0      	b.n	80164e4 <_raise_r+0x12>
	...

08016524 <raise>:
 8016524:	4b02      	ldr	r3, [pc, #8]	@ (8016530 <raise+0xc>)
 8016526:	4601      	mov	r1, r0
 8016528:	6818      	ldr	r0, [r3, #0]
 801652a:	f7ff bfd2 	b.w	80164d2 <_raise_r>
 801652e:	bf00      	nop
 8016530:	20000020 	.word	0x20000020

08016534 <_kill_r>:
 8016534:	b538      	push	{r3, r4, r5, lr}
 8016536:	4d07      	ldr	r5, [pc, #28]	@ (8016554 <_kill_r+0x20>)
 8016538:	2300      	movs	r3, #0
 801653a:	4604      	mov	r4, r0
 801653c:	4608      	mov	r0, r1
 801653e:	4611      	mov	r1, r2
 8016540:	602b      	str	r3, [r5, #0]
 8016542:	f7eb fe3f 	bl	80021c4 <_kill>
 8016546:	1c43      	adds	r3, r0, #1
 8016548:	d102      	bne.n	8016550 <_kill_r+0x1c>
 801654a:	682b      	ldr	r3, [r5, #0]
 801654c:	b103      	cbz	r3, 8016550 <_kill_r+0x1c>
 801654e:	6023      	str	r3, [r4, #0]
 8016550:	bd38      	pop	{r3, r4, r5, pc}
 8016552:	bf00      	nop
 8016554:	20004e7c 	.word	0x20004e7c

08016558 <_getpid_r>:
 8016558:	f7eb be2c 	b.w	80021b4 <_getpid>

0801655c <fmodf>:
 801655c:	b508      	push	{r3, lr}
 801655e:	ed2d 8b02 	vpush	{d8}
 8016562:	eef0 8a40 	vmov.f32	s17, s0
 8016566:	eeb0 8a60 	vmov.f32	s16, s1
 801656a:	f000 f965 	bl	8016838 <__ieee754_fmodf>
 801656e:	eef4 8a48 	vcmp.f32	s17, s16
 8016572:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016576:	d60c      	bvs.n	8016592 <fmodf+0x36>
 8016578:	eddf 8a07 	vldr	s17, [pc, #28]	@ 8016598 <fmodf+0x3c>
 801657c:	eeb4 8a68 	vcmp.f32	s16, s17
 8016580:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016584:	d105      	bne.n	8016592 <fmodf+0x36>
 8016586:	f7fc fcf5 	bl	8012f74 <__errno>
 801658a:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 801658e:	2321      	movs	r3, #33	@ 0x21
 8016590:	6003      	str	r3, [r0, #0]
 8016592:	ecbd 8b02 	vpop	{d8}
 8016596:	bd08      	pop	{r3, pc}
 8016598:	00000000 	.word	0x00000000

0801659c <fmaxf>:
 801659c:	b508      	push	{r3, lr}
 801659e:	ed2d 8b02 	vpush	{d8}
 80165a2:	eeb0 8a40 	vmov.f32	s16, s0
 80165a6:	eef0 8a60 	vmov.f32	s17, s1
 80165aa:	f000 f831 	bl	8016610 <__fpclassifyf>
 80165ae:	b930      	cbnz	r0, 80165be <fmaxf+0x22>
 80165b0:	eeb0 8a68 	vmov.f32	s16, s17
 80165b4:	eeb0 0a48 	vmov.f32	s0, s16
 80165b8:	ecbd 8b02 	vpop	{d8}
 80165bc:	bd08      	pop	{r3, pc}
 80165be:	eeb0 0a68 	vmov.f32	s0, s17
 80165c2:	f000 f825 	bl	8016610 <__fpclassifyf>
 80165c6:	2800      	cmp	r0, #0
 80165c8:	d0f4      	beq.n	80165b4 <fmaxf+0x18>
 80165ca:	eeb4 8ae8 	vcmpe.f32	s16, s17
 80165ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80165d2:	dded      	ble.n	80165b0 <fmaxf+0x14>
 80165d4:	e7ee      	b.n	80165b4 <fmaxf+0x18>

080165d6 <fminf>:
 80165d6:	b508      	push	{r3, lr}
 80165d8:	ed2d 8b02 	vpush	{d8}
 80165dc:	eeb0 8a40 	vmov.f32	s16, s0
 80165e0:	eef0 8a60 	vmov.f32	s17, s1
 80165e4:	f000 f814 	bl	8016610 <__fpclassifyf>
 80165e8:	b930      	cbnz	r0, 80165f8 <fminf+0x22>
 80165ea:	eeb0 8a68 	vmov.f32	s16, s17
 80165ee:	eeb0 0a48 	vmov.f32	s0, s16
 80165f2:	ecbd 8b02 	vpop	{d8}
 80165f6:	bd08      	pop	{r3, pc}
 80165f8:	eeb0 0a68 	vmov.f32	s0, s17
 80165fc:	f000 f808 	bl	8016610 <__fpclassifyf>
 8016600:	2800      	cmp	r0, #0
 8016602:	d0f4      	beq.n	80165ee <fminf+0x18>
 8016604:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8016608:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801660c:	d5ed      	bpl.n	80165ea <fminf+0x14>
 801660e:	e7ee      	b.n	80165ee <fminf+0x18>

08016610 <__fpclassifyf>:
 8016610:	ee10 3a10 	vmov	r3, s0
 8016614:	f033 4000 	bics.w	r0, r3, #2147483648	@ 0x80000000
 8016618:	d00d      	beq.n	8016636 <__fpclassifyf+0x26>
 801661a:	f5a0 0300 	sub.w	r3, r0, #8388608	@ 0x800000
 801661e:	f1b3 4ffe 	cmp.w	r3, #2130706432	@ 0x7f000000
 8016622:	d30a      	bcc.n	801663a <__fpclassifyf+0x2a>
 8016624:	4b07      	ldr	r3, [pc, #28]	@ (8016644 <__fpclassifyf+0x34>)
 8016626:	1e42      	subs	r2, r0, #1
 8016628:	429a      	cmp	r2, r3
 801662a:	d908      	bls.n	801663e <__fpclassifyf+0x2e>
 801662c:	f1a0 43ff 	sub.w	r3, r0, #2139095040	@ 0x7f800000
 8016630:	4258      	negs	r0, r3
 8016632:	4158      	adcs	r0, r3
 8016634:	4770      	bx	lr
 8016636:	2002      	movs	r0, #2
 8016638:	4770      	bx	lr
 801663a:	2004      	movs	r0, #4
 801663c:	4770      	bx	lr
 801663e:	2003      	movs	r0, #3
 8016640:	4770      	bx	lr
 8016642:	bf00      	nop
 8016644:	007ffffe 	.word	0x007ffffe

08016648 <ceil>:
 8016648:	ec51 0b10 	vmov	r0, r1, d0
 801664c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8016650:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016654:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 8016658:	2e13      	cmp	r6, #19
 801665a:	460c      	mov	r4, r1
 801665c:	4605      	mov	r5, r0
 801665e:	4680      	mov	r8, r0
 8016660:	dc2e      	bgt.n	80166c0 <ceil+0x78>
 8016662:	2e00      	cmp	r6, #0
 8016664:	da11      	bge.n	801668a <ceil+0x42>
 8016666:	a332      	add	r3, pc, #200	@ (adr r3, 8016730 <ceil+0xe8>)
 8016668:	e9d3 2300 	ldrd	r2, r3, [r3]
 801666c:	f7e9 fe36 	bl	80002dc <__adddf3>
 8016670:	2200      	movs	r2, #0
 8016672:	2300      	movs	r3, #0
 8016674:	f7ea fa78 	bl	8000b68 <__aeabi_dcmpgt>
 8016678:	b120      	cbz	r0, 8016684 <ceil+0x3c>
 801667a:	2c00      	cmp	r4, #0
 801667c:	db4f      	blt.n	801671e <ceil+0xd6>
 801667e:	4325      	orrs	r5, r4
 8016680:	d151      	bne.n	8016726 <ceil+0xde>
 8016682:	462c      	mov	r4, r5
 8016684:	4621      	mov	r1, r4
 8016686:	4628      	mov	r0, r5
 8016688:	e023      	b.n	80166d2 <ceil+0x8a>
 801668a:	4f2b      	ldr	r7, [pc, #172]	@ (8016738 <ceil+0xf0>)
 801668c:	4137      	asrs	r7, r6
 801668e:	ea01 0307 	and.w	r3, r1, r7
 8016692:	4303      	orrs	r3, r0
 8016694:	d01d      	beq.n	80166d2 <ceil+0x8a>
 8016696:	a326      	add	r3, pc, #152	@ (adr r3, 8016730 <ceil+0xe8>)
 8016698:	e9d3 2300 	ldrd	r2, r3, [r3]
 801669c:	f7e9 fe1e 	bl	80002dc <__adddf3>
 80166a0:	2200      	movs	r2, #0
 80166a2:	2300      	movs	r3, #0
 80166a4:	f7ea fa60 	bl	8000b68 <__aeabi_dcmpgt>
 80166a8:	2800      	cmp	r0, #0
 80166aa:	d0eb      	beq.n	8016684 <ceil+0x3c>
 80166ac:	2c00      	cmp	r4, #0
 80166ae:	bfc2      	ittt	gt
 80166b0:	f44f 1380 	movgt.w	r3, #1048576	@ 0x100000
 80166b4:	4133      	asrgt	r3, r6
 80166b6:	18e4      	addgt	r4, r4, r3
 80166b8:	ea24 0407 	bic.w	r4, r4, r7
 80166bc:	2500      	movs	r5, #0
 80166be:	e7e1      	b.n	8016684 <ceil+0x3c>
 80166c0:	2e33      	cmp	r6, #51	@ 0x33
 80166c2:	dd0a      	ble.n	80166da <ceil+0x92>
 80166c4:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 80166c8:	d103      	bne.n	80166d2 <ceil+0x8a>
 80166ca:	4602      	mov	r2, r0
 80166cc:	460b      	mov	r3, r1
 80166ce:	f7e9 fe05 	bl	80002dc <__adddf3>
 80166d2:	ec41 0b10 	vmov	d0, r0, r1
 80166d6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80166da:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 80166de:	f04f 37ff 	mov.w	r7, #4294967295
 80166e2:	40df      	lsrs	r7, r3
 80166e4:	4238      	tst	r0, r7
 80166e6:	d0f4      	beq.n	80166d2 <ceil+0x8a>
 80166e8:	a311      	add	r3, pc, #68	@ (adr r3, 8016730 <ceil+0xe8>)
 80166ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80166ee:	f7e9 fdf5 	bl	80002dc <__adddf3>
 80166f2:	2200      	movs	r2, #0
 80166f4:	2300      	movs	r3, #0
 80166f6:	f7ea fa37 	bl	8000b68 <__aeabi_dcmpgt>
 80166fa:	2800      	cmp	r0, #0
 80166fc:	d0c2      	beq.n	8016684 <ceil+0x3c>
 80166fe:	2c00      	cmp	r4, #0
 8016700:	dd0a      	ble.n	8016718 <ceil+0xd0>
 8016702:	2e14      	cmp	r6, #20
 8016704:	d101      	bne.n	801670a <ceil+0xc2>
 8016706:	3401      	adds	r4, #1
 8016708:	e006      	b.n	8016718 <ceil+0xd0>
 801670a:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 801670e:	2301      	movs	r3, #1
 8016710:	40b3      	lsls	r3, r6
 8016712:	441d      	add	r5, r3
 8016714:	45a8      	cmp	r8, r5
 8016716:	d8f6      	bhi.n	8016706 <ceil+0xbe>
 8016718:	ea25 0507 	bic.w	r5, r5, r7
 801671c:	e7b2      	b.n	8016684 <ceil+0x3c>
 801671e:	2500      	movs	r5, #0
 8016720:	f04f 4400 	mov.w	r4, #2147483648	@ 0x80000000
 8016724:	e7ae      	b.n	8016684 <ceil+0x3c>
 8016726:	4c05      	ldr	r4, [pc, #20]	@ (801673c <ceil+0xf4>)
 8016728:	2500      	movs	r5, #0
 801672a:	e7ab      	b.n	8016684 <ceil+0x3c>
 801672c:	f3af 8000 	nop.w
 8016730:	8800759c 	.word	0x8800759c
 8016734:	7e37e43c 	.word	0x7e37e43c
 8016738:	000fffff 	.word	0x000fffff
 801673c:	3ff00000 	.word	0x3ff00000

08016740 <floor>:
 8016740:	ec51 0b10 	vmov	r0, r1, d0
 8016744:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8016748:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801674c:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 8016750:	2e13      	cmp	r6, #19
 8016752:	460c      	mov	r4, r1
 8016754:	4605      	mov	r5, r0
 8016756:	4680      	mov	r8, r0
 8016758:	dc34      	bgt.n	80167c4 <floor+0x84>
 801675a:	2e00      	cmp	r6, #0
 801675c:	da17      	bge.n	801678e <floor+0x4e>
 801675e:	a332      	add	r3, pc, #200	@ (adr r3, 8016828 <floor+0xe8>)
 8016760:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016764:	f7e9 fdba 	bl	80002dc <__adddf3>
 8016768:	2200      	movs	r2, #0
 801676a:	2300      	movs	r3, #0
 801676c:	f7ea f9fc 	bl	8000b68 <__aeabi_dcmpgt>
 8016770:	b150      	cbz	r0, 8016788 <floor+0x48>
 8016772:	2c00      	cmp	r4, #0
 8016774:	da55      	bge.n	8016822 <floor+0xe2>
 8016776:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 801677a:	432c      	orrs	r4, r5
 801677c:	2500      	movs	r5, #0
 801677e:	42ac      	cmp	r4, r5
 8016780:	4c2b      	ldr	r4, [pc, #172]	@ (8016830 <floor+0xf0>)
 8016782:	bf08      	it	eq
 8016784:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 8016788:	4621      	mov	r1, r4
 801678a:	4628      	mov	r0, r5
 801678c:	e023      	b.n	80167d6 <floor+0x96>
 801678e:	4f29      	ldr	r7, [pc, #164]	@ (8016834 <floor+0xf4>)
 8016790:	4137      	asrs	r7, r6
 8016792:	ea01 0307 	and.w	r3, r1, r7
 8016796:	4303      	orrs	r3, r0
 8016798:	d01d      	beq.n	80167d6 <floor+0x96>
 801679a:	a323      	add	r3, pc, #140	@ (adr r3, 8016828 <floor+0xe8>)
 801679c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80167a0:	f7e9 fd9c 	bl	80002dc <__adddf3>
 80167a4:	2200      	movs	r2, #0
 80167a6:	2300      	movs	r3, #0
 80167a8:	f7ea f9de 	bl	8000b68 <__aeabi_dcmpgt>
 80167ac:	2800      	cmp	r0, #0
 80167ae:	d0eb      	beq.n	8016788 <floor+0x48>
 80167b0:	2c00      	cmp	r4, #0
 80167b2:	bfbe      	ittt	lt
 80167b4:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 80167b8:	4133      	asrlt	r3, r6
 80167ba:	18e4      	addlt	r4, r4, r3
 80167bc:	ea24 0407 	bic.w	r4, r4, r7
 80167c0:	2500      	movs	r5, #0
 80167c2:	e7e1      	b.n	8016788 <floor+0x48>
 80167c4:	2e33      	cmp	r6, #51	@ 0x33
 80167c6:	dd0a      	ble.n	80167de <floor+0x9e>
 80167c8:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 80167cc:	d103      	bne.n	80167d6 <floor+0x96>
 80167ce:	4602      	mov	r2, r0
 80167d0:	460b      	mov	r3, r1
 80167d2:	f7e9 fd83 	bl	80002dc <__adddf3>
 80167d6:	ec41 0b10 	vmov	d0, r0, r1
 80167da:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80167de:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 80167e2:	f04f 37ff 	mov.w	r7, #4294967295
 80167e6:	40df      	lsrs	r7, r3
 80167e8:	4207      	tst	r7, r0
 80167ea:	d0f4      	beq.n	80167d6 <floor+0x96>
 80167ec:	a30e      	add	r3, pc, #56	@ (adr r3, 8016828 <floor+0xe8>)
 80167ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80167f2:	f7e9 fd73 	bl	80002dc <__adddf3>
 80167f6:	2200      	movs	r2, #0
 80167f8:	2300      	movs	r3, #0
 80167fa:	f7ea f9b5 	bl	8000b68 <__aeabi_dcmpgt>
 80167fe:	2800      	cmp	r0, #0
 8016800:	d0c2      	beq.n	8016788 <floor+0x48>
 8016802:	2c00      	cmp	r4, #0
 8016804:	da0a      	bge.n	801681c <floor+0xdc>
 8016806:	2e14      	cmp	r6, #20
 8016808:	d101      	bne.n	801680e <floor+0xce>
 801680a:	3401      	adds	r4, #1
 801680c:	e006      	b.n	801681c <floor+0xdc>
 801680e:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 8016812:	2301      	movs	r3, #1
 8016814:	40b3      	lsls	r3, r6
 8016816:	441d      	add	r5, r3
 8016818:	4545      	cmp	r5, r8
 801681a:	d3f6      	bcc.n	801680a <floor+0xca>
 801681c:	ea25 0507 	bic.w	r5, r5, r7
 8016820:	e7b2      	b.n	8016788 <floor+0x48>
 8016822:	2500      	movs	r5, #0
 8016824:	462c      	mov	r4, r5
 8016826:	e7af      	b.n	8016788 <floor+0x48>
 8016828:	8800759c 	.word	0x8800759c
 801682c:	7e37e43c 	.word	0x7e37e43c
 8016830:	bff00000 	.word	0xbff00000
 8016834:	000fffff 	.word	0x000fffff

08016838 <__ieee754_fmodf>:
 8016838:	b570      	push	{r4, r5, r6, lr}
 801683a:	ee10 6a90 	vmov	r6, s1
 801683e:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 8016842:	1e5a      	subs	r2, r3, #1
 8016844:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8016848:	d206      	bcs.n	8016858 <__ieee754_fmodf+0x20>
 801684a:	ee10 4a10 	vmov	r4, s0
 801684e:	f024 4100 	bic.w	r1, r4, #2147483648	@ 0x80000000
 8016852:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8016856:	d304      	bcc.n	8016862 <__ieee754_fmodf+0x2a>
 8016858:	ee60 0a20 	vmul.f32	s1, s0, s1
 801685c:	ee80 0aa0 	vdiv.f32	s0, s1, s1
 8016860:	bd70      	pop	{r4, r5, r6, pc}
 8016862:	4299      	cmp	r1, r3
 8016864:	dbfc      	blt.n	8016860 <__ieee754_fmodf+0x28>
 8016866:	f004 4500 	and.w	r5, r4, #2147483648	@ 0x80000000
 801686a:	d105      	bne.n	8016878 <__ieee754_fmodf+0x40>
 801686c:	4b32      	ldr	r3, [pc, #200]	@ (8016938 <__ieee754_fmodf+0x100>)
 801686e:	eb03 7355 	add.w	r3, r3, r5, lsr #29
 8016872:	ed93 0a00 	vldr	s0, [r3]
 8016876:	e7f3      	b.n	8016860 <__ieee754_fmodf+0x28>
 8016878:	f014 4fff 	tst.w	r4, #2139095040	@ 0x7f800000
 801687c:	d146      	bne.n	801690c <__ieee754_fmodf+0xd4>
 801687e:	020a      	lsls	r2, r1, #8
 8016880:	f06f 007d 	mvn.w	r0, #125	@ 0x7d
 8016884:	2a00      	cmp	r2, #0
 8016886:	dc3e      	bgt.n	8016906 <__ieee754_fmodf+0xce>
 8016888:	f016 4fff 	tst.w	r6, #2139095040	@ 0x7f800000
 801688c:	bf01      	itttt	eq
 801688e:	021a      	lsleq	r2, r3, #8
 8016890:	fab2 f282 	clzeq	r2, r2
 8016894:	f1c2 22ff 	rsbeq	r2, r2, #4278255360	@ 0xff00ff00
 8016898:	f502 027f 	addeq.w	r2, r2, #16711680	@ 0xff0000
 801689c:	bf16      	itet	ne
 801689e:	15da      	asrne	r2, r3, #23
 80168a0:	3282      	addeq	r2, #130	@ 0x82
 80168a2:	3a7f      	subne	r2, #127	@ 0x7f
 80168a4:	f110 0f7e 	cmn.w	r0, #126	@ 0x7e
 80168a8:	bfbb      	ittet	lt
 80168aa:	f06f 047d 	mvnlt.w	r4, #125	@ 0x7d
 80168ae:	1a24      	sublt	r4, r4, r0
 80168b0:	f3c4 0416 	ubfxge	r4, r4, #0, #23
 80168b4:	40a1      	lsllt	r1, r4
 80168b6:	bfa8      	it	ge
 80168b8:	f444 0100 	orrge.w	r1, r4, #8388608	@ 0x800000
 80168bc:	f112 0f7e 	cmn.w	r2, #126	@ 0x7e
 80168c0:	bfb5      	itete	lt
 80168c2:	f06f 047d 	mvnlt.w	r4, #125	@ 0x7d
 80168c6:	f3c6 0616 	ubfxge	r6, r6, #0, #23
 80168ca:	1aa4      	sublt	r4, r4, r2
 80168cc:	f446 0400 	orrge.w	r4, r6, #8388608	@ 0x800000
 80168d0:	bfb8      	it	lt
 80168d2:	fa03 f404 	lsllt.w	r4, r3, r4
 80168d6:	1a80      	subs	r0, r0, r2
 80168d8:	1b0b      	subs	r3, r1, r4
 80168da:	b9d0      	cbnz	r0, 8016912 <__ieee754_fmodf+0xda>
 80168dc:	ea33 0323 	bics.w	r3, r3, r3, asr #32
 80168e0:	bf28      	it	cs
 80168e2:	460b      	movcs	r3, r1
 80168e4:	2b00      	cmp	r3, #0
 80168e6:	d0c1      	beq.n	801686c <__ieee754_fmodf+0x34>
 80168e8:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80168ec:	db19      	blt.n	8016922 <__ieee754_fmodf+0xea>
 80168ee:	f112 0f7e 	cmn.w	r2, #126	@ 0x7e
 80168f2:	db19      	blt.n	8016928 <__ieee754_fmodf+0xf0>
 80168f4:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 80168f8:	327f      	adds	r2, #127	@ 0x7f
 80168fa:	432b      	orrs	r3, r5
 80168fc:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 8016900:	ee00 3a10 	vmov	s0, r3
 8016904:	e7ac      	b.n	8016860 <__ieee754_fmodf+0x28>
 8016906:	3801      	subs	r0, #1
 8016908:	0052      	lsls	r2, r2, #1
 801690a:	e7bb      	b.n	8016884 <__ieee754_fmodf+0x4c>
 801690c:	15c8      	asrs	r0, r1, #23
 801690e:	387f      	subs	r0, #127	@ 0x7f
 8016910:	e7ba      	b.n	8016888 <__ieee754_fmodf+0x50>
 8016912:	2b00      	cmp	r3, #0
 8016914:	da02      	bge.n	801691c <__ieee754_fmodf+0xe4>
 8016916:	0049      	lsls	r1, r1, #1
 8016918:	3801      	subs	r0, #1
 801691a:	e7dd      	b.n	80168d8 <__ieee754_fmodf+0xa0>
 801691c:	d0a6      	beq.n	801686c <__ieee754_fmodf+0x34>
 801691e:	0059      	lsls	r1, r3, #1
 8016920:	e7fa      	b.n	8016918 <__ieee754_fmodf+0xe0>
 8016922:	005b      	lsls	r3, r3, #1
 8016924:	3a01      	subs	r2, #1
 8016926:	e7df      	b.n	80168e8 <__ieee754_fmodf+0xb0>
 8016928:	f1c2 22ff 	rsb	r2, r2, #4278255360	@ 0xff00ff00
 801692c:	f502 027f 	add.w	r2, r2, #16711680	@ 0xff0000
 8016930:	3282      	adds	r2, #130	@ 0x82
 8016932:	4113      	asrs	r3, r2
 8016934:	432b      	orrs	r3, r5
 8016936:	e7e3      	b.n	8016900 <__ieee754_fmodf+0xc8>
 8016938:	080173bc 	.word	0x080173bc

0801693c <_init>:
 801693c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801693e:	bf00      	nop
 8016940:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8016942:	bc08      	pop	{r3}
 8016944:	469e      	mov	lr, r3
 8016946:	4770      	bx	lr

08016948 <_fini>:
 8016948:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801694a:	bf00      	nop
 801694c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801694e:	bc08      	pop	{r3}
 8016950:	469e      	mov	lr, r3
 8016952:	4770      	bx	lr
