$date
	Sun Oct 13 10:13:26 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module encoder_tb $end
$var wire 4 ! answer [3:0] $end
$var reg 16 " D [15:0] $end
$var reg 1 # enable $end
$scope module E $end
$var wire 16 $ D [15:0] $end
$var wire 1 # enable $end
$var wire 4 % out [3:0] $end
$var reg 4 & temp [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1110 &
b1110 %
b100010110100101 $
1#
b100010110100101 "
b1110 !
$end
#50
b110010101010101 "
b110010101010101 $
#100
bx !
bx %
bx &
b1100100111010110 "
b1100100111010110 $
0#
#150
b100101111100010 "
b100101111100010 $
#200
b1100 !
b1100 %
b1100 &
b1000000001110 "
b1000000001110 $
1#
#250
b1011 !
b1011 %
b1011 &
b111110000010 "
b111110000010 $
#300
b1111 !
b1111 %
b1111 &
b1110101101011000 "
b1110101101011000 $
#350
bx !
bx %
bx &
b101000011001111 "
b101000011001111 $
0#
#400
b0 !
b0 %
b0 &
b1 "
b1 $
1#
#450
bx !
bx %
bx &
b110101 "
b110101 $
0#
#500
b1000 !
b1000 %
b1000 &
b101110101 "
b101110101 $
1#
#550
b1111 !
b1111 %
b1111 &
b1100111001000101 "
b1100111001000101 $
#600
bx !
bx %
bx &
b10 "
b10 $
0#
#650
b1000 !
b1000 %
b1000 &
b100011110 "
b100011110 $
1#
#700
b111 !
b111 %
b111 &
b10100010 "
b10100010 $
#750
bx !
bx %
bx &
b1110101100001100 "
b1110101100001100 $
0#
#800
b110001011011110 "
b110001011011110 $
#850
b1111 !
b1111 %
b1111 &
b1001010011010101 "
b1001010011010101 $
1#
#900
