
*** Running vivado
    with args -log KeyboardMain.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source KeyboardMain.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source KeyboardMain.tcl -notrace
Command: synth_design -top KeyboardMain -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 24856 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 345.020 ; gain = 100.277
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'KeyboardMain' [C:/Users/Daniel/Documents/ProgH-Practica/PROGH2/Practicum_2/Practicum_2.srcs/sources_1/new/KeyboardMain.vhd:44]
INFO: [Synth 8-3491] module 'PS2Reader' declared at 'C:/Users/Daniel/Documents/ProgH-Practica/PROGH2/Practicum_2/Practicum_2.srcs/sources_1/new/PS2Reader.vhd:34' bound to instance 'Reader' of component 'PS2Reader' [C:/Users/Daniel/Documents/ProgH-Practica/PROGH2/Practicum_2/Practicum_2.srcs/sources_1/new/KeyboardMain.vhd:85]
INFO: [Synth 8-638] synthesizing module 'PS2Reader' [C:/Users/Daniel/Documents/ProgH-Practica/PROGH2/Practicum_2/Practicum_2.srcs/sources_1/new/PS2Reader.vhd:46]
	Parameter clk_freq bound to: 10000000 - type: integer 
	Parameter debounce_counter_size bound to: 9 - type: integer 
	Parameter counter_size bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'debounce' declared at 'C:/Users/Daniel/Documents/ProgH-Practica/PROGH2/Practicum_2/Practicum_2.srcs/sources_1/new/Debounce.vhd:27' bound to instance 'dbps2clk' of component 'debounce' [C:/Users/Daniel/Documents/ProgH-Practica/PROGH2/Practicum_2/Practicum_2.srcs/sources_1/new/PS2Reader.vhd:69]
INFO: [Synth 8-638] synthesizing module 'debounce' [C:/Users/Daniel/Documents/ProgH-Practica/PROGH2/Practicum_2/Practicum_2.srcs/sources_1/new/Debounce.vhd:36]
	Parameter counter_size bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'debounce' (1#1) [C:/Users/Daniel/Documents/ProgH-Practica/PROGH2/Practicum_2/Practicum_2.srcs/sources_1/new/Debounce.vhd:36]
	Parameter counter_size bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'debounce' declared at 'C:/Users/Daniel/Documents/ProgH-Practica/PROGH2/Practicum_2/Practicum_2.srcs/sources_1/new/Debounce.vhd:27' bound to instance 'dbps2din' of component 'debounce' [C:/Users/Daniel/Documents/ProgH-Practica/PROGH2/Practicum_2/Practicum_2.srcs/sources_1/new/PS2Reader.vhd:72]
WARNING: [Synth 8-614] signal 'fpsclk' is read in the process but is not in the sensitivity list [C:/Users/Daniel/Documents/ProgH-Practica/PROGH2/Practicum_2/Practicum_2.srcs/sources_1/new/PS2Reader.vhd:91]
INFO: [Synth 8-256] done synthesizing module 'PS2Reader' (2#1) [C:/Users/Daniel/Documents/ProgH-Practica/PROGH2/Practicum_2/Practicum_2.srcs/sources_1/new/PS2Reader.vhd:46]
INFO: [Synth 8-3491] module 'Segmentdriver' declared at 'C:/Users/Daniel/Documents/ProgH-Practica/PROGH2/Practicum_2/Practicum_2.srcs/sources_1/new/Segmentdriver.vhd:36' bound to instance 'SegDriv' of component 'Segmentdriver' [C:/Users/Daniel/Documents/ProgH-Practica/PROGH2/Practicum_2/Practicum_2.srcs/sources_1/new/KeyboardMain.vhd:86]
INFO: [Synth 8-638] synthesizing module 'Segmentdriver' [C:/Users/Daniel/Documents/ProgH-Practica/PROGH2/Practicum_2/Practicum_2.srcs/sources_1/new/Segmentdriver.vhd:49]
WARNING: [Synth 8-6014] Unused sequential element tempBCD_reg was removed.  [C:/Users/Daniel/Documents/ProgH-Practica/PROGH2/Practicum_2/Practicum_2.srcs/sources_1/new/Segmentdriver.vhd:66]
WARNING: [Synth 8-6014] Unused sequential element tempSegm_reg was removed.  [C:/Users/Daniel/Documents/ProgH-Practica/PROGH2/Practicum_2/Practicum_2.srcs/sources_1/new/Segmentdriver.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'Segmentdriver' (3#1) [C:/Users/Daniel/Documents/ProgH-Practica/PROGH2/Practicum_2/Practicum_2.srcs/sources_1/new/Segmentdriver.vhd:49]
INFO: [Synth 8-3491] module 'StateMachine' declared at 'C:/Users/Daniel/Documents/ProgH-Practica/PROGH2/Practicum_2/Practicum_2.srcs/sources_1/new/StateMachine.vhd:34' bound to instance 'SFM' of component 'StateMachine' [C:/Users/Daniel/Documents/ProgH-Practica/PROGH2/Practicum_2/Practicum_2.srcs/sources_1/new/KeyboardMain.vhd:87]
INFO: [Synth 8-638] synthesizing module 'StateMachine' [C:/Users/Daniel/Documents/ProgH-Practica/PROGH2/Practicum_2/Practicum_2.srcs/sources_1/new/StateMachine.vhd:44]
WARNING: [Synth 8-614] signal 'dataIn' is read in the process but is not in the sensitivity list [C:/Users/Daniel/Documents/ProgH-Practica/PROGH2/Practicum_2/Practicum_2.srcs/sources_1/new/StateMachine.vhd:64]
WARNING: [Synth 8-614] signal 'tempUni' is read in the process but is not in the sensitivity list [C:/Users/Daniel/Documents/ProgH-Practica/PROGH2/Practicum_2/Practicum_2.srcs/sources_1/new/StateMachine.vhd:64]
WARNING: [Synth 8-614] signal 'tempTen' is read in the process but is not in the sensitivity list [C:/Users/Daniel/Documents/ProgH-Practica/PROGH2/Practicum_2/Practicum_2.srcs/sources_1/new/StateMachine.vhd:64]
WARNING: [Synth 8-614] signal 'tempHun' is read in the process but is not in the sensitivity list [C:/Users/Daniel/Documents/ProgH-Practica/PROGH2/Practicum_2/Practicum_2.srcs/sources_1/new/StateMachine.vhd:64]
WARNING: [Synth 8-614] signal 'tempTho' is read in the process but is not in the sensitivity list [C:/Users/Daniel/Documents/ProgH-Practica/PROGH2/Practicum_2/Practicum_2.srcs/sources_1/new/StateMachine.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'StateMachine' (4#1) [C:/Users/Daniel/Documents/ProgH-Practica/PROGH2/Practicum_2/Practicum_2.srcs/sources_1/new/StateMachine.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'KeyboardMain' (5#1) [C:/Users/Daniel/Documents/ProgH-Practica/PROGH2/Practicum_2/Practicum_2.srcs/sources_1/new/KeyboardMain.vhd:44]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 397.883 ; gain = 153.141
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 397.883 ; gain = 153.141
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Daniel/Documents/ProgH-Practica/PROGH2/Practicum_2/Practicum_2.srcs/constrs_1/new/constraint.xdc]
Finished Parsing XDC File [C:/Users/Daniel/Documents/ProgH-Practica/PROGH2/Practicum_2/Practicum_2.srcs/constrs_1/new/constraint.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Daniel/Documents/ProgH-Practica/PROGH2/Practicum_2/Practicum_2.srcs/constrs_1/new/constraint.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/KeyboardMain_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/KeyboardMain_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 724.438 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 724.438 ; gain = 479.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 724.438 ; gain = 479.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 724.438 ; gain = 479.695
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element counter_out_reg was removed.  [C:/Users/Daniel/Documents/ProgH-Practica/PROGH2/Practicum_2/Practicum_2.srcs/sources_1/new/Debounce.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element dcount_reg was removed.  [C:/Users/Daniel/Documents/ProgH-Practica/PROGH2/Practicum_2/Practicum_2.srcs/sources_1/new/PS2Reader.vhd:102]
WARNING: [Synth 8-6014] Unused sequential element divCnt_reg was removed.  [C:/Users/Daniel/Documents/ProgH-Practica/PROGH2/Practicum_2/Practicum_2.srcs/sources_1/new/Segmentdriver.vhd:61]
INFO: [Synth 8-5546] ROM "tempTho" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 724.438 ; gain = 479.695
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
	   9 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 2     
	  11 Input      4 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module debounce 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module PS2Reader 
Detailed RTL Component Info : 
+---XORs : 
	   9 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module Segmentdriver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 2     
Module StateMachine 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	  11 Input      4 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element Reader/dbps2din/result_reg was removed.  [C:/Users/Daniel/Documents/ProgH-Practica/PROGH2/Practicum_2/Practicum_2.srcs/sources_1/new/Debounce.vhd:54]
INFO: [Synth 8-5546] ROM "SFM/tempTho" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element Reader/dbps2clk/counter_out_reg was removed.  [C:/Users/Daniel/Documents/ProgH-Practica/PROGH2/Practicum_2/Practicum_2.srcs/sources_1/new/Debounce.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element Reader/dbps2din/counter_out_reg was removed.  [C:/Users/Daniel/Documents/ProgH-Practica/PROGH2/Practicum_2/Practicum_2.srcs/sources_1/new/Debounce.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element Reader/dcount_reg was removed.  [C:/Users/Daniel/Documents/ProgH-Practica/PROGH2/Practicum_2/Practicum_2.srcs/sources_1/new/PS2Reader.vhd:102]
WARNING: [Synth 8-6014] Unused sequential element SegDriv/divCnt_reg was removed.  [C:/Users/Daniel/Documents/ProgH-Practica/PROGH2/Practicum_2/Practicum_2.srcs/sources_1/new/Segmentdriver.vhd:61]
WARNING: [Synth 8-3332] Sequential element (Reader/rpsdin_reg) is unused and will be removed from module KeyboardMain.
WARNING: [Synth 8-3332] Sequential element (Reader/dbps2din/flipflops_reg[1]) is unused and will be removed from module KeyboardMain.
WARNING: [Synth 8-3332] Sequential element (Reader/dbps2din/flipflops_reg[0]) is unused and will be removed from module KeyboardMain.
WARNING: [Synth 8-3332] Sequential element (Reader/dbps2din/counter_out_reg[9]) is unused and will be removed from module KeyboardMain.
WARNING: [Synth 8-3332] Sequential element (Reader/dbps2din/counter_out_reg[8]) is unused and will be removed from module KeyboardMain.
WARNING: [Synth 8-3332] Sequential element (Reader/dbps2din/counter_out_reg[7]) is unused and will be removed from module KeyboardMain.
WARNING: [Synth 8-3332] Sequential element (Reader/dbps2din/counter_out_reg[6]) is unused and will be removed from module KeyboardMain.
WARNING: [Synth 8-3332] Sequential element (Reader/dbps2din/counter_out_reg[5]) is unused and will be removed from module KeyboardMain.
WARNING: [Synth 8-3332] Sequential element (Reader/dbps2din/counter_out_reg[4]) is unused and will be removed from module KeyboardMain.
WARNING: [Synth 8-3332] Sequential element (Reader/dbps2din/counter_out_reg[3]) is unused and will be removed from module KeyboardMain.
WARNING: [Synth 8-3332] Sequential element (Reader/dbps2din/counter_out_reg[2]) is unused and will be removed from module KeyboardMain.
WARNING: [Synth 8-3332] Sequential element (Reader/dbps2din/counter_out_reg[1]) is unused and will be removed from module KeyboardMain.
WARNING: [Synth 8-3332] Sequential element (Reader/dbps2din/counter_out_reg[0]) is unused and will be removed from module KeyboardMain.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 724.438 ; gain = 479.695
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 724.438 ; gain = 479.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 724.438 ; gain = 479.695
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 743.719 ; gain = 498.977
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 743.719 ; gain = 498.977
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 743.719 ; gain = 498.977
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 743.719 ; gain = 498.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 743.719 ; gain = 498.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 743.719 ; gain = 498.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 743.719 ; gain = 498.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    34|
|3     |LUT1   |     5|
|4     |LUT2   |    42|
|5     |LUT3   |    23|
|6     |LUT4   |    12|
|7     |LUT5   |     8|
|8     |LUT6   |     8|
|9     |FDRE   |   126|
|10    |FDSE   |     4|
|11    |IBUF   |     3|
|12    |OBUF   |    20|
+------+-------+------+

Report Instance Areas: 
+------+-------------+--------------+------+
|      |Instance     |Module        |Cells |
+------+-------------+--------------+------+
|1     |top          |              |   286|
|2     |  Reader     |PS2Reader     |   128|
|3     |    dbps2clk |debounce      |    29|
|4     |  SFM        |StateMachine  |    29|
|5     |  SegDriv    |Segmentdriver |   105|
+------+-------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 743.719 ; gain = 498.977
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 21 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 743.719 ; gain = 172.422
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 743.719 ; gain = 498.977
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 37 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 29 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 744.348 ; gain = 512.742
INFO: [Common 17-1381] The checkpoint 'C:/Users/Daniel/Documents/ProgH-Practica/PROGH2/Practicum_2/Practicum_2.runs/synth_1/KeyboardMain.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file KeyboardMain_utilization_synth.rpt -pb KeyboardMain_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 744.348 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Feb 10 18:26:44 2019...
