// Seed: 2830395325
module module_0 (
    output id_0
);
  reg   id_2;
  logic id_3;
  assign id_1 = 1;
  always @(1 or id_3) begin
    if (id_2) begin
      id_2 <= id_2;
    end
  end
  logic id_4;
  logic id_5 = 1'h0;
endmodule
