JDF B
// Created by Version 2.0 
PROJECT p1
DESIGN p1 Normal
DEVKIT LC4256ZE-5TN144C
ENTRY Pure VHDL
MODULE prueba.vhd
MODSTYLE prueba Normal
SYNTHESIS_TOOL LSE
SIMULATOR_TOOL ActiveHDL
TOPMODULE prueba
