---
layout: page
title: Processor Synthesis and Design
project: true
date: 2022-01-13
---
I created an ISA and designed a single cycle processor capable of executing the instructions described by the ISA. The system is optimized to run 3 specific programs involving FEC(forward error correction) encoding/decoding and bit pattern recognition.

[Github](https://github.com/jkuschner/processor_go_brr)
