/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  reg [7:0] _03_;
  wire [2:0] _04_;
  wire [12:0] _05_;
  reg [12:0] _06_;
  wire [26:0] _07_;
  wire celloutsig_0_0z;
  wire [10:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [2:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [10:0] celloutsig_0_20z;
  wire [2:0] celloutsig_0_21z;
  wire [6:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [3:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [4:0] celloutsig_0_33z;
  wire [8:0] celloutsig_0_34z;
  wire celloutsig_0_37z;
  wire [3:0] celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [4:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [5:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [8:0] celloutsig_1_0z;
  wire [2:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [4:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [7:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [6:0] celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [4:0] celloutsig_1_8z;
  wire [9:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = !(in_data[60] ? _00_ : in_data[6]);
  assign celloutsig_0_6z = !(celloutsig_0_5z[3] ? celloutsig_0_0z : celloutsig_0_5z[4]);
  assign celloutsig_0_15z = !(celloutsig_0_14z ? celloutsig_0_0z : celloutsig_0_14z);
  assign celloutsig_0_25z = !(celloutsig_0_2z ? celloutsig_0_21z[1] : celloutsig_0_8z[0]);
  assign celloutsig_1_4z = ~(in_data[157] | in_data[116]);
  assign celloutsig_0_4z = ~(_01_ | celloutsig_0_3z);
  assign celloutsig_1_2z = ~celloutsig_1_1z;
  assign celloutsig_0_11z = celloutsig_0_5z[1] | ~(celloutsig_0_4z);
  assign celloutsig_0_30z = celloutsig_0_29z[0] | celloutsig_0_9z;
  assign celloutsig_1_1z = in_data[105] ^ in_data[137];
  assign celloutsig_0_14z = celloutsig_0_5z[0] ^ celloutsig_0_6z;
  assign celloutsig_0_16z = celloutsig_0_10z[2] ^ _02_;
  always_ff @(posedge clkin_data[64], posedge clkin_data[96])
    if (clkin_data[96]) _03_ <= 8'h00;
    else _03_ <= { celloutsig_1_9z[5:1], celloutsig_1_6z };
  reg [2:0] _21_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _21_ <= 3'h0;
    else _21_ <= { celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_4z };
  assign { _02_, _04_[1:0] } = _21_;
  reg [26:0] _22_;
  always_ff @(posedge clkin_data[32], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _22_ <= 27'h0000000;
    else _22_ <= in_data[60:34];
  assign { _07_[26:20], _05_, _07_[6:4], _01_, _07_[2], _00_, _07_[0] } = _22_;
  always_ff @(negedge clkin_data[32], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _06_ <= 13'h0000;
    else _06_ <= _05_;
  assign celloutsig_1_16z = { celloutsig_1_9z[7:6], celloutsig_1_14z, celloutsig_1_6z } === { celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_14z, celloutsig_1_1z };
  assign celloutsig_0_9z = { in_data[70:65], celloutsig_0_3z } === { celloutsig_0_6z, celloutsig_0_8z };
  assign celloutsig_1_3z = in_data[117:111] >= { in_data[138:134], celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_0_2z = ! { in_data[89:79], celloutsig_0_0z };
  assign celloutsig_0_18z = ! { celloutsig_0_5z[1:0], celloutsig_0_15z, celloutsig_0_4z, celloutsig_0_14z, celloutsig_0_16z };
  assign celloutsig_1_5z = { in_data[156:151], celloutsig_1_4z } % { 1'h1, celloutsig_1_0z[5:0] };
  assign celloutsig_1_8z = celloutsig_1_5z[4:0] % { 1'h1, celloutsig_1_6z, celloutsig_1_1z };
  assign celloutsig_0_5z = { in_data[15:13], celloutsig_0_3z, celloutsig_0_3z } % { 1'h1, in_data[74:71] };
  assign celloutsig_0_8z = { celloutsig_0_5z[3:1], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_6z } % { 1'h1, in_data[80:76] };
  assign celloutsig_0_13z = { celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_3z } % { 1'h1, celloutsig_0_9z, celloutsig_0_0z };
  assign celloutsig_0_33z = { celloutsig_0_29z[1:0], celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_9z } * { celloutsig_0_10z[4:3], celloutsig_0_25z, celloutsig_0_25z, celloutsig_0_18z };
  assign celloutsig_0_10z = - { celloutsig_0_8z[5:2], celloutsig_0_6z, celloutsig_0_8z };
  assign celloutsig_1_12z = celloutsig_1_9z[5:2] !== { celloutsig_1_11z[0], celloutsig_1_6z };
  assign celloutsig_1_14z = { celloutsig_1_9z[5:1], celloutsig_1_5z, celloutsig_1_11z, celloutsig_1_3z, _03_, celloutsig_1_7z, celloutsig_1_2z } !== { celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_0_19z = { celloutsig_0_8z[5:1], celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_16z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_4z } !== in_data[72:60];
  assign celloutsig_1_0z = ~ in_data[114:106];
  assign celloutsig_0_21z = ~ { celloutsig_0_2z, celloutsig_0_18z, celloutsig_0_19z };
  assign celloutsig_0_29z = ~ { celloutsig_0_8z[2:0], celloutsig_0_2z };
  assign celloutsig_1_9z = { in_data[141:138], celloutsig_1_8z, celloutsig_1_1z } | { celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_8z };
  assign celloutsig_1_15z = & { celloutsig_1_14z, celloutsig_1_12z, celloutsig_1_11z };
  assign celloutsig_1_18z = ^ { celloutsig_1_17z, celloutsig_1_15z };
  assign celloutsig_1_11z = { celloutsig_1_6z[2:1], celloutsig_1_7z } << celloutsig_1_5z[6:4];
  assign celloutsig_1_17z = celloutsig_1_8z << in_data[185:181];
  assign celloutsig_0_24z = { _06_[4:1], _02_, _04_[1:0] } << { celloutsig_0_10z[7:4], celloutsig_0_21z };
  assign celloutsig_1_19z = { celloutsig_1_0z[7:1], celloutsig_1_16z } >> { celloutsig_1_8z[4:2], celloutsig_1_17z };
  assign celloutsig_0_34z = { celloutsig_0_9z, celloutsig_0_24z, celloutsig_0_2z } <<< { celloutsig_0_20z[7:0], celloutsig_0_30z };
  assign celloutsig_0_38z = celloutsig_0_33z[4:1] <<< celloutsig_0_8z[4:1];
  assign celloutsig_1_6z = { in_data[119], celloutsig_1_3z, celloutsig_1_4z } <<< { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_0_20z = { celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_13z } ~^ { _06_[12:3], celloutsig_0_11z };
  assign celloutsig_0_0z = ~((in_data[82] & in_data[45]) | in_data[14]);
  assign celloutsig_0_37z = ~((celloutsig_0_15z & celloutsig_0_34z[6]) | celloutsig_0_5z[3]);
  assign celloutsig_1_7z = ~((celloutsig_1_6z[0] & celloutsig_1_1z) | celloutsig_1_1z);
  assign _04_[2] = _02_;
  assign { _07_[19:7], _07_[3], _07_[1] } = { _05_, _01_, _00_ };
  assign { out_data[128], out_data[103:96], out_data[32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_37z, celloutsig_0_38z };
endmodule
