Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Tue Dec  2 22:50:35 2025
| Host         : dis-lab-SYS-7049GP-TRT running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_control_sets -verbose -file systolic_control_sets_placed.rpt
| Design       : systolic
| Device       : xcu280
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    31 |
|    Minimum number of control sets                        |    31 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    31 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    31 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            5897 |         1000 |
| No           | No                    | Yes                    |            3040 |          729 |
| No           | Yes                   | No                     |            2174 |          397 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             105 |            7 |
| Yes          | Yes                   | No                     |             866 |          290 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+--------------------------------------+----------------------------------------------------------+------------------+----------------+--------------+
| Clock Signal |             Enable Signal            |                     Set/Reset Signal                     | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------+--------------------------------------+----------------------------------------------------------+------------------+----------------+--------------+
|  clk         |                                      | pe04/ModMul_0/mul_z0/out_reg_i_181__7_psdsp_inv_n        |                7 |             32 |         4.57 |
|  clk         |                                      | pe03/ModMul_0/mul_z0/buffer[0][30]__0_i_3__2_psdsp_inv_n |                8 |             32 |         4.00 |
|  clk         |                                      | pe03/ModMul_0/mul_z0/out_reg_i_132__5_psdsp_inv_n        |               12 |             32 |         2.67 |
|  clk         |                                      | pe07/ModMul_0/mul_z0/buffer[0][30]__0_i_3__6_psdsp_inv_n |               11 |             32 |         2.91 |
|  clk         |                                      | pe06/ModMul_0/mul_z0/out_reg_i_132__11_psdsp_inv_n       |                7 |             32 |         4.57 |
|  clk         |                                      | pe01/ModMul_0/mul_z0/buffer[0][30]__0_i_3__0_psdsp_inv_n |                8 |             32 |         4.00 |
|  clk         |                                      | pe05/ModMul_0/mul_z0/buffer[0][30]__0_i_3__4_psdsp_inv_n |                7 |             32 |         4.57 |
|  clk         |                                      | pe07/ModMul_0/mul_z0/out_reg_i_132__13_psdsp_inv_n       |               13 |             32 |         2.46 |
|  clk         |                                      | pe00/ModMul_0/mul_z0/out_reg_i_181_psdsp_inv_n           |               11 |             32 |         2.91 |
|  clk         |                                      | pe05/ModMul_0/mul_z0/out_reg_i_181__9_psdsp_inv_n        |                8 |             32 |         4.00 |
|  clk         |                                      | pe04/ModMul_0/mul_z0/buffer[0][30]__0_i_3__3_psdsp_inv_n |                8 |             32 |         4.00 |
|  clk         |                                      | pe02/ModMul_0/mul_z0/out_reg_i_181__3_psdsp_inv_n        |               11 |             32 |         2.91 |
|  clk         |                                      | pe05/ModMul_0/mul_z0/out_reg_i_132__9_psdsp_inv_n        |                7 |             32 |         4.57 |
|  clk         |                                      | pe02/ModMul_0/mul_z0/out_reg_i_132__3_psdsp_inv_n        |               11 |             32 |         2.91 |
|  clk         |                                      | pe00/ModMul_0/mul_z0/out_reg_i_132_psdsp_inv_n           |               11 |             32 |         2.91 |
|  clk         |                                      | pe03/ModMul_0/mul_z0/out_reg_i_181__5_psdsp_inv_n        |                7 |             32 |         4.57 |
|  clk         |                                      | pe04/ModMul_0/mul_z0/out_reg_i_132__7_psdsp_inv_n        |                6 |             32 |         5.33 |
|  clk         |                                      | pe00/ModMul_0/mul_z0/buffer[0][30]__0_i_3_psdsp_inv_n    |                9 |             32 |         3.56 |
|  clk         |                                      | pe06/ModMul_0/mul_z0/out_reg_i_181__11_psdsp_inv_n       |               10 |             32 |         3.20 |
|  clk         |                                      | pe07/ModMul_0/mul_z0/out_reg_i_181__13_psdsp_inv_n       |               10 |             32 |         3.20 |
|  clk         |                                      | pe00/ModMul_0/pipe_z3/out_reg_i_20__0_psdsp_inv_n        |                7 |             34 |         4.86 |
|  clk         |                                      | pe04/ModMul_0/pipe_z3/out_reg_i_20__32_psdsp_inv_n       |                6 |             34 |         5.67 |
|  clk         |                                      | pe07/ModMul_0/pipe_z3/out_reg_i_20__56_psdsp_inv_n       |               12 |             34 |         2.83 |
|  clk         |                                      | pe02/ModMul_0/pipe_z1/out_reg_i_131__3_psdsp_inv_n       |                3 |             34 |        11.33 |
|  clk         |                                      | pe06/ModMul_0/pipe_z3/out_reg_i_20__48_psdsp_inv_n       |                6 |             34 |         5.67 |
|  clk         |                                      | pe05/ModMul_0/pipe_z3/out_reg_i_20__40_psdsp_inv_n       |                9 |             34 |         3.78 |
|  clk         |                                      | pe02/ModMul_0/pipe_z5/out_reg_i_78__5_psdsp_inv_n        |                5 |             34 |         6.80 |
|  clk         | delay_pipe_0/valid_pipe[104]_i_1_n_0 | rstn                                                     |                7 |            105 |        15.00 |
|  clk         | en                                   | r_mu/SR[0]                                               |              290 |            866 |         2.99 |
|  clk         |                                      | rstn                                                     |              901 |           4336 |         4.81 |
|  clk         |                                      |                                                          |             1315 |           9567 |         7.28 |
+--------------+--------------------------------------+----------------------------------------------------------+------------------+----------------+--------------+


