// This system is similar to a 6-core, 2.4GHz Westmere with 10 Niagara-like cores attached to the L3
sys = {
    lineSize = 64;
    frequency = 2400;

    cores = {
        beefy = {
            type = "Simple";
            cores = 1;
            icache = "l1i";
            dcache = "l1d";
        };

    };

    caches = {
        l1d = {
            caches = 1;
            size = 32768;
            array = {
                type = "SetAssoc";
                ways = 8;
            };
            latency = 4;
        };

        l1i = {
            caches = 1;
            size = 32768;
            array = {
                type = "SetAssoc";
                ways = 4;
            };
            latency = 3;
        };

        l2 = {
            caches = 1;
            size = 262144;
            latency = 7;
            array = {
                type = "SetAssoc";
                ways = 8;
            };
            children = "l1i|l1d";
        };

        l3 = {
            caches = 1;
            banks = 6;
            size = 12582912;
            latency = 27;

            array = {
                type = "SetAssoc";
                hash = "H3";
                ways = 16;
            };
            children = "l2";
        };
    };

};

sim = {
    phaseLength = 10000;
    maxTotalInstrs = 100000000L;
    statsPhaseInterval = 1000;
    printHierarchy = true;
    // attachDebugger = True;
};

#intel pt
trace0 = "/home/jrdunne/git-repos/standford-mast-zsim/short_trace.gz";
