\hypertarget{struct_u_s_b___o_t_g___global_type_def}{}\doxysection{USB\+\_\+\+OTG\+\_\+\+Global\+Type\+Def Struct Reference}
\label{struct_u_s_b___o_t_g___global_type_def}\index{USB\_OTG\_GlobalTypeDef@{USB\_OTG\_GlobalTypeDef}}


\+\_\+\+\_\+\+USB\+\_\+\+OTG\+\_\+\+Core\+\_\+register  




{\ttfamily \#include $<$stm32f401xe.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_a4f006a75f87074f02a532fbeb215bd24}{GOTGCTL}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_aef613e58417a7201da95b89b85931da9}{GOTGINT}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_ac38ac55e4148686564478e95f345b833}{GAHBCFG}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_a0633538b8b7a6f1372d38938851bba87}{GUSBCFG}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_aecf297022669fda29294f6fe9818ebbd}{GRSTCTL}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_a9980c4a55080745a11528f8c7ffa1c66}{GINTSTS}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_a69d9432b4272331bffb34e196b57cbdf}{GINTMSK}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_a9925d279a01c6e9713426315e2e44c87}{GRXSTSR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_a026f1fea708d42ed74b0bd8a488bc55e}{GRXSTSP}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_a1140b76ff103608f66c26ad0a3d595d0}{GRXFSIZ}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_a93412b352267d3faf0bd2dbac590b69e}{DIEPTXF0\+\_\+\+HNPTXFSIZ}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_a6ff3c8a6647ae7e5dfcd2ccfbfed4948}{HNPTXSTS}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_a577856159d58c037352ee10609b2a99c}{Reserved30}} \mbox{[}2\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_aef85efc005db9a8e37d95644e92e9032}{GCCFG}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_a6eefd74b3acdc3c1a88b833fcf5e8d81}{CID}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_aea9d4b7970a55a4c87d8482ba1ed1b8b}{Reserved40}} \mbox{[}48\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_a928fd38284165374eb5aa85ed8d4e6cb}{HPTXFSIZ}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_a2b783e516da93a95c56adf3e52dcbe62}{DIEPTXF}} \mbox{[}0x0F\mbox{]}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
\+\_\+\+\_\+\+USB\+\_\+\+OTG\+\_\+\+Core\+\_\+register 

Definition at line \mbox{\hyperlink{stm32f401xe_8h_source_l00543}{543}} of file \mbox{\hyperlink{stm32f401xe_8h_source}{stm32f401xe.\+h}}.



\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_u_s_b___o_t_g___global_type_def_a6eefd74b3acdc3c1a88b833fcf5e8d81}\label{struct_u_s_b___o_t_g___global_type_def_a6eefd74b3acdc3c1a88b833fcf5e8d81}} 
\index{USB\_OTG\_GlobalTypeDef@{USB\_OTG\_GlobalTypeDef}!CID@{CID}}
\index{CID@{CID}!USB\_OTG\_GlobalTypeDef@{USB\_OTG\_GlobalTypeDef}}
\doxysubsubsection{\texorpdfstring{CID}{CID}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CID}

User ID Register Address offset \+: 0x3C ~\newline
 

Definition at line \mbox{\hyperlink{stm32f401xe_8h_source_l00559}{559}} of file \mbox{\hyperlink{stm32f401xe_8h_source}{stm32f401xe.\+h}}.

\mbox{\Hypertarget{struct_u_s_b___o_t_g___global_type_def_a2b783e516da93a95c56adf3e52dcbe62}\label{struct_u_s_b___o_t_g___global_type_def_a2b783e516da93a95c56adf3e52dcbe62}} 
\index{USB\_OTG\_GlobalTypeDef@{USB\_OTG\_GlobalTypeDef}!DIEPTXF@{DIEPTXF}}
\index{DIEPTXF@{DIEPTXF}!USB\_OTG\_GlobalTypeDef@{USB\_OTG\_GlobalTypeDef}}
\doxysubsubsection{\texorpdfstring{DIEPTXF}{DIEPTXF}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DIEPTXF\mbox{[}0x0F\mbox{]}}

dev Periodic Transmit FIFO 

Definition at line \mbox{\hyperlink{stm32f401xe_8h_source_l00562}{562}} of file \mbox{\hyperlink{stm32f401xe_8h_source}{stm32f401xe.\+h}}.

\mbox{\Hypertarget{struct_u_s_b___o_t_g___global_type_def_a93412b352267d3faf0bd2dbac590b69e}\label{struct_u_s_b___o_t_g___global_type_def_a93412b352267d3faf0bd2dbac590b69e}} 
\index{USB\_OTG\_GlobalTypeDef@{USB\_OTG\_GlobalTypeDef}!DIEPTXF0\_HNPTXFSIZ@{DIEPTXF0\_HNPTXFSIZ}}
\index{DIEPTXF0\_HNPTXFSIZ@{DIEPTXF0\_HNPTXFSIZ}!USB\_OTG\_GlobalTypeDef@{USB\_OTG\_GlobalTypeDef}}
\doxysubsubsection{\texorpdfstring{DIEPTXF0\_HNPTXFSIZ}{DIEPTXF0\_HNPTXFSIZ}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DIEPTXF0\+\_\+\+HNPTXFSIZ}

EP0 / Non Periodic Tx FIFO Size Register Address offset \+: 0x28 ~\newline
 

Definition at line \mbox{\hyperlink{stm32f401xe_8h_source_l00555}{555}} of file \mbox{\hyperlink{stm32f401xe_8h_source}{stm32f401xe.\+h}}.

\mbox{\Hypertarget{struct_u_s_b___o_t_g___global_type_def_ac38ac55e4148686564478e95f345b833}\label{struct_u_s_b___o_t_g___global_type_def_ac38ac55e4148686564478e95f345b833}} 
\index{USB\_OTG\_GlobalTypeDef@{USB\_OTG\_GlobalTypeDef}!GAHBCFG@{GAHBCFG}}
\index{GAHBCFG@{GAHBCFG}!USB\_OTG\_GlobalTypeDef@{USB\_OTG\_GlobalTypeDef}}
\doxysubsubsection{\texorpdfstring{GAHBCFG}{GAHBCFG}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t GAHBCFG}

Core AHB Configuration Register Address offset \+: 0x08 ~\newline
 

Definition at line \mbox{\hyperlink{stm32f401xe_8h_source_l00547}{547}} of file \mbox{\hyperlink{stm32f401xe_8h_source}{stm32f401xe.\+h}}.

\mbox{\Hypertarget{struct_u_s_b___o_t_g___global_type_def_aef85efc005db9a8e37d95644e92e9032}\label{struct_u_s_b___o_t_g___global_type_def_aef85efc005db9a8e37d95644e92e9032}} 
\index{USB\_OTG\_GlobalTypeDef@{USB\_OTG\_GlobalTypeDef}!GCCFG@{GCCFG}}
\index{GCCFG@{GCCFG}!USB\_OTG\_GlobalTypeDef@{USB\_OTG\_GlobalTypeDef}}
\doxysubsubsection{\texorpdfstring{GCCFG}{GCCFG}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t GCCFG}

General Purpose IO Register Address offset \+: 0x38 ~\newline
 

Definition at line \mbox{\hyperlink{stm32f401xe_8h_source_l00558}{558}} of file \mbox{\hyperlink{stm32f401xe_8h_source}{stm32f401xe.\+h}}.

\mbox{\Hypertarget{struct_u_s_b___o_t_g___global_type_def_a69d9432b4272331bffb34e196b57cbdf}\label{struct_u_s_b___o_t_g___global_type_def_a69d9432b4272331bffb34e196b57cbdf}} 
\index{USB\_OTG\_GlobalTypeDef@{USB\_OTG\_GlobalTypeDef}!GINTMSK@{GINTMSK}}
\index{GINTMSK@{GINTMSK}!USB\_OTG\_GlobalTypeDef@{USB\_OTG\_GlobalTypeDef}}
\doxysubsubsection{\texorpdfstring{GINTMSK}{GINTMSK}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t GINTMSK}

Core Interrupt Mask Register Address offset \+: 0x18 ~\newline
 

Definition at line \mbox{\hyperlink{stm32f401xe_8h_source_l00551}{551}} of file \mbox{\hyperlink{stm32f401xe_8h_source}{stm32f401xe.\+h}}.

\mbox{\Hypertarget{struct_u_s_b___o_t_g___global_type_def_a9980c4a55080745a11528f8c7ffa1c66}\label{struct_u_s_b___o_t_g___global_type_def_a9980c4a55080745a11528f8c7ffa1c66}} 
\index{USB\_OTG\_GlobalTypeDef@{USB\_OTG\_GlobalTypeDef}!GINTSTS@{GINTSTS}}
\index{GINTSTS@{GINTSTS}!USB\_OTG\_GlobalTypeDef@{USB\_OTG\_GlobalTypeDef}}
\doxysubsubsection{\texorpdfstring{GINTSTS}{GINTSTS}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t GINTSTS}

Core Interrupt Register Address offset \+: 0x14 ~\newline
 

Definition at line \mbox{\hyperlink{stm32f401xe_8h_source_l00550}{550}} of file \mbox{\hyperlink{stm32f401xe_8h_source}{stm32f401xe.\+h}}.

\mbox{\Hypertarget{struct_u_s_b___o_t_g___global_type_def_a4f006a75f87074f02a532fbeb215bd24}\label{struct_u_s_b___o_t_g___global_type_def_a4f006a75f87074f02a532fbeb215bd24}} 
\index{USB\_OTG\_GlobalTypeDef@{USB\_OTG\_GlobalTypeDef}!GOTGCTL@{GOTGCTL}}
\index{GOTGCTL@{GOTGCTL}!USB\_OTG\_GlobalTypeDef@{USB\_OTG\_GlobalTypeDef}}
\doxysubsubsection{\texorpdfstring{GOTGCTL}{GOTGCTL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t GOTGCTL}

USB\+\_\+\+OTG Control and Status Register Address offset \+: 0x00 ~\newline
 

Definition at line \mbox{\hyperlink{stm32f401xe_8h_source_l00545}{545}} of file \mbox{\hyperlink{stm32f401xe_8h_source}{stm32f401xe.\+h}}.

\mbox{\Hypertarget{struct_u_s_b___o_t_g___global_type_def_aef613e58417a7201da95b89b85931da9}\label{struct_u_s_b___o_t_g___global_type_def_aef613e58417a7201da95b89b85931da9}} 
\index{USB\_OTG\_GlobalTypeDef@{USB\_OTG\_GlobalTypeDef}!GOTGINT@{GOTGINT}}
\index{GOTGINT@{GOTGINT}!USB\_OTG\_GlobalTypeDef@{USB\_OTG\_GlobalTypeDef}}
\doxysubsubsection{\texorpdfstring{GOTGINT}{GOTGINT}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t GOTGINT}

USB\+\_\+\+OTG Interrupt Register Address offset \+: 0x04 ~\newline
 

Definition at line \mbox{\hyperlink{stm32f401xe_8h_source_l00546}{546}} of file \mbox{\hyperlink{stm32f401xe_8h_source}{stm32f401xe.\+h}}.

\mbox{\Hypertarget{struct_u_s_b___o_t_g___global_type_def_aecf297022669fda29294f6fe9818ebbd}\label{struct_u_s_b___o_t_g___global_type_def_aecf297022669fda29294f6fe9818ebbd}} 
\index{USB\_OTG\_GlobalTypeDef@{USB\_OTG\_GlobalTypeDef}!GRSTCTL@{GRSTCTL}}
\index{GRSTCTL@{GRSTCTL}!USB\_OTG\_GlobalTypeDef@{USB\_OTG\_GlobalTypeDef}}
\doxysubsubsection{\texorpdfstring{GRSTCTL}{GRSTCTL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t GRSTCTL}

Core Reset Register Address offset \+: 0x10 ~\newline
 

Definition at line \mbox{\hyperlink{stm32f401xe_8h_source_l00549}{549}} of file \mbox{\hyperlink{stm32f401xe_8h_source}{stm32f401xe.\+h}}.

\mbox{\Hypertarget{struct_u_s_b___o_t_g___global_type_def_a1140b76ff103608f66c26ad0a3d595d0}\label{struct_u_s_b___o_t_g___global_type_def_a1140b76ff103608f66c26ad0a3d595d0}} 
\index{USB\_OTG\_GlobalTypeDef@{USB\_OTG\_GlobalTypeDef}!GRXFSIZ@{GRXFSIZ}}
\index{GRXFSIZ@{GRXFSIZ}!USB\_OTG\_GlobalTypeDef@{USB\_OTG\_GlobalTypeDef}}
\doxysubsubsection{\texorpdfstring{GRXFSIZ}{GRXFSIZ}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t GRXFSIZ}



Definition at line \mbox{\hyperlink{stm32f401xe_8h_source_l00554}{554}} of file \mbox{\hyperlink{stm32f401xe_8h_source}{stm32f401xe.\+h}}.

\mbox{\Hypertarget{struct_u_s_b___o_t_g___global_type_def_a026f1fea708d42ed74b0bd8a488bc55e}\label{struct_u_s_b___o_t_g___global_type_def_a026f1fea708d42ed74b0bd8a488bc55e}} 
\index{USB\_OTG\_GlobalTypeDef@{USB\_OTG\_GlobalTypeDef}!GRXSTSP@{GRXSTSP}}
\index{GRXSTSP@{GRXSTSP}!USB\_OTG\_GlobalTypeDef@{USB\_OTG\_GlobalTypeDef}}
\doxysubsubsection{\texorpdfstring{GRXSTSP}{GRXSTSP}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t GRXSTSP}

Receive Sts Q Read \& POP Register Address offset \+: 0x20 ~\newline
 

Definition at line \mbox{\hyperlink{stm32f401xe_8h_source_l00553}{553}} of file \mbox{\hyperlink{stm32f401xe_8h_source}{stm32f401xe.\+h}}.

\mbox{\Hypertarget{struct_u_s_b___o_t_g___global_type_def_a9925d279a01c6e9713426315e2e44c87}\label{struct_u_s_b___o_t_g___global_type_def_a9925d279a01c6e9713426315e2e44c87}} 
\index{USB\_OTG\_GlobalTypeDef@{USB\_OTG\_GlobalTypeDef}!GRXSTSR@{GRXSTSR}}
\index{GRXSTSR@{GRXSTSR}!USB\_OTG\_GlobalTypeDef@{USB\_OTG\_GlobalTypeDef}}
\doxysubsubsection{\texorpdfstring{GRXSTSR}{GRXSTSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t GRXSTSR}

Receive Sts Q Read Register Address offset \+: 0x1C ~\newline
 

Definition at line \mbox{\hyperlink{stm32f401xe_8h_source_l00552}{552}} of file \mbox{\hyperlink{stm32f401xe_8h_source}{stm32f401xe.\+h}}.

\mbox{\Hypertarget{struct_u_s_b___o_t_g___global_type_def_a0633538b8b7a6f1372d38938851bba87}\label{struct_u_s_b___o_t_g___global_type_def_a0633538b8b7a6f1372d38938851bba87}} 
\index{USB\_OTG\_GlobalTypeDef@{USB\_OTG\_GlobalTypeDef}!GUSBCFG@{GUSBCFG}}
\index{GUSBCFG@{GUSBCFG}!USB\_OTG\_GlobalTypeDef@{USB\_OTG\_GlobalTypeDef}}
\doxysubsubsection{\texorpdfstring{GUSBCFG}{GUSBCFG}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t GUSBCFG}

Core USB Configuration Register Address offset \+: 0x0C ~\newline
 

Definition at line \mbox{\hyperlink{stm32f401xe_8h_source_l00548}{548}} of file \mbox{\hyperlink{stm32f401xe_8h_source}{stm32f401xe.\+h}}.

\mbox{\Hypertarget{struct_u_s_b___o_t_g___global_type_def_a6ff3c8a6647ae7e5dfcd2ccfbfed4948}\label{struct_u_s_b___o_t_g___global_type_def_a6ff3c8a6647ae7e5dfcd2ccfbfed4948}} 
\index{USB\_OTG\_GlobalTypeDef@{USB\_OTG\_GlobalTypeDef}!HNPTXSTS@{HNPTXSTS}}
\index{HNPTXSTS@{HNPTXSTS}!USB\_OTG\_GlobalTypeDef@{USB\_OTG\_GlobalTypeDef}}
\doxysubsubsection{\texorpdfstring{HNPTXSTS}{HNPTXSTS}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HNPTXSTS}

Non Periodic Tx FIFO/\+Queue Sts reg Address offset \+: 0x2C ~\newline
 

Definition at line \mbox{\hyperlink{stm32f401xe_8h_source_l00556}{556}} of file \mbox{\hyperlink{stm32f401xe_8h_source}{stm32f401xe.\+h}}.

\mbox{\Hypertarget{struct_u_s_b___o_t_g___global_type_def_a928fd38284165374eb5aa85ed8d4e6cb}\label{struct_u_s_b___o_t_g___global_type_def_a928fd38284165374eb5aa85ed8d4e6cb}} 
\index{USB\_OTG\_GlobalTypeDef@{USB\_OTG\_GlobalTypeDef}!HPTXFSIZ@{HPTXFSIZ}}
\index{HPTXFSIZ@{HPTXFSIZ}!USB\_OTG\_GlobalTypeDef@{USB\_OTG\_GlobalTypeDef}}
\doxysubsubsection{\texorpdfstring{HPTXFSIZ}{HPTXFSIZ}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HPTXFSIZ}

Host Periodic Tx FIFO Size Reg Address offset \+: 0x100 

Definition at line \mbox{\hyperlink{stm32f401xe_8h_source_l00561}{561}} of file \mbox{\hyperlink{stm32f401xe_8h_source}{stm32f401xe.\+h}}.

\mbox{\Hypertarget{struct_u_s_b___o_t_g___global_type_def_a577856159d58c037352ee10609b2a99c}\label{struct_u_s_b___o_t_g___global_type_def_a577856159d58c037352ee10609b2a99c}} 
\index{USB\_OTG\_GlobalTypeDef@{USB\_OTG\_GlobalTypeDef}!Reserved30@{Reserved30}}
\index{Reserved30@{Reserved30}!USB\_OTG\_GlobalTypeDef@{USB\_OTG\_GlobalTypeDef}}
\doxysubsubsection{\texorpdfstring{Reserved30}{Reserved30}}
{\footnotesize\ttfamily uint32\+\_\+t Reserved30\mbox{[}2\mbox{]}}



Definition at line \mbox{\hyperlink{stm32f401xe_8h_source_l00557}{557}} of file \mbox{\hyperlink{stm32f401xe_8h_source}{stm32f401xe.\+h}}.

\mbox{\Hypertarget{struct_u_s_b___o_t_g___global_type_def_aea9d4b7970a55a4c87d8482ba1ed1b8b}\label{struct_u_s_b___o_t_g___global_type_def_aea9d4b7970a55a4c87d8482ba1ed1b8b}} 
\index{USB\_OTG\_GlobalTypeDef@{USB\_OTG\_GlobalTypeDef}!Reserved40@{Reserved40}}
\index{Reserved40@{Reserved40}!USB\_OTG\_GlobalTypeDef@{USB\_OTG\_GlobalTypeDef}}
\doxysubsubsection{\texorpdfstring{Reserved40}{Reserved40}}
{\footnotesize\ttfamily uint32\+\_\+t Reserved40\mbox{[}48\mbox{]}}

Reserved Address offset \+: 0x40-\/0x\+FF 

Definition at line \mbox{\hyperlink{stm32f401xe_8h_source_l00560}{560}} of file \mbox{\hyperlink{stm32f401xe_8h_source}{stm32f401xe.\+h}}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/dayton.\+flores/\+One\+Drive/\+Documents/\+School/\+CU/\+ECEN 5803/\+Project 1/\+Module 1/\+Code2/sqrt\+\_\+approx/mbed/\+TARGET\+\_\+\+NUCLEO\+\_\+\+F401\+RE/\mbox{\hyperlink{stm32f401xe_8h}{stm32f401xe.\+h}}\end{DoxyCompactItemize}
