-------------------------------------------------------------------------------
AGILENT 3070 BOARD TEST GRADER               Sat Jul 31 16:20:33 2021  page 1  

Digital Incircuit      Quality REPORT
-------------------------------------------------------------------------------

Board Path:              ./
Board Serial #:          Board1
Date of Data generation: Thu Jul 29 15:00:19 2021

Number of test runs (in config.bdg): 10
Number of tests: 54

Report Flags:
          F = Test failed
          M = Mean not centered 66.67%
          C = Coefficient of producibility too small 10.00

Designator            ---Programmed----   --------Computed---------   #  Flg Com
                      Nom    Low   High   Mean StdDev    CPK     CP  Bad     Ref

pwr_check,P3V3_STBY
                      N/A   3.04   3.56   3.30  83.6u  1.04k  1.05k    0     ...
pwr_check,P12V        N/A   11.4   12.6   12.1  2.79m   62.2   71.7    0     ...
pwr_check,P3_3VA      N/A   3.04   3.56   3.33   441u    175    199    0     ...
pwr_check,P1V8_FPGA
                      N/A   1.66   1.94   1.80   225u    208    214    0     ...
pwr_check,P5V         N/A   4.75   5.25   5.08   359u    155    232    0     ...
pwr_check,P3_3V       N/A   3.04   3.56   3.31   201u    420    437    0     ...
pwr_check,P1_8V       N/A   1.66   1.94   1.83   183u    216    262    0     ...
pwr_check,PWR_SA_P1V8_PVOUT
                      N/A   1.66   1.94   1.81  86.5u    524    555    0     ...
pwr_check,PWR_SA_AVDD12
                      N/A   1.10   1.30   1.21  88.6u    323    361    0     ...
pwr_check,PWR_P3V3_Q2
                      N/A   3.04   3.56   3.36   536u    129    164    0     ...
pwr_check,PWR_P3V3_Q1
                      N/A   3.04   3.56   3.36   490u    140    180    0     ...
pwr_check,PWR_VDD_RT
                      N/A   782m   918m   859m   525u   37.2   43.1    0     ...
pwr_check,PWR_AVDD_RT
                      N/A   1.06   1.24   1.16   214u    124    143    0     ...
pwr_check,PWR_AVDDH_RT
                      N/A   782m   918m   861m   191u   98.8    119    0     ...
pwr_check,P5V_BCN     N/A   4.75   5.25   5.09  10.6m   5.11   7.85    0  C  ...
pwr_check,P2_5VA      N/A   2.30   2.70   2.50  58.7u  1.12k  1.14k    0     ...
pwr_check,P1_1VA      N/A   990m   1.21   1.11   200u    170    184    0     ...
pwr_check,PWR_SA_AVDD10
                      N/A   920m   1.08   1.01   347u   70.1   76.8    0     ...
pwr_check,PWR_SA_AVDD08
                      N/A   736m   864m   813m   265u   64.0   80.6    0     ...
pwr_check,PWR_SA_DVDD
                      N/A   704m   826m   767m   378u   51.9   54.0    0     ...

Designator                                                        Num  Num Com
                                                                 Pass Fail Ref

u24                                                                10    0 ...
u25                                                                10    0 ...
u29                                                                10    0 ...
u30                                                                10    0 ...
u31                                                                10    0 ...
u34                                                                10    0 ...
u26                                                                10    0 ...
u96                                                                10    0 ...
u119                                                               10    0 ...
u27                                                                10    0 ...
u64                                                                10    0 ...
u1_q3v3r                                                           10    0 ...
u1_qa                                                              10    0 ...
u1_qd                                                              10    0 ...
u1_rr                                                              10    0 ...
u2_sa                                                              10    0 ...
u11                                                                10    0 ...
u13_im                                                             10    0 ...
u14                                                                10    0 ...
u16                                                                10    0 ...
u8                                                                 10    0 ...
u10                                                                10    0 ...
u39                                                                10    0 ...
u17                                                                10    0 ...
u21                                                                10    0 ...
u37                                                                10    0 ...
u40                                                                10    0 ...
u57                                                                10    0 ...
u69                                                                10    0 ...
u7                                                                 10    0 ...
u6                                                                 10    0 ...
u1                                                                 10    0 ...
u2                                                                 10    0 ...
u20                                                                10    0 ...

The columns have the following meaning:
Designator: This is the main device designator.  If a device test has several
            test statements (e.g. diode tests on the emitter-base and
            base-collector junctions of a transistor) a sub-designator is added
Thr:        The threshold for determining an open or closed result.
O/C:        Open or closed, depending on the test.
Nom:        The nominal value in the test statement.
Low:        The lower limit in the test statement.
High:       The upper limit in the test statement.
Mean:       The mean of the values obtained by repeating the test.
StdDev:     The standard deviation of the obtained by repeating the test.
Margin:     The difference between the threshold and the closed measurements.
CPK:        The coefficient of producibility. CPK greater than 10 provides
            confidence in the producibility and stability of the test.
CP:         The minimum value where the CPK is determined by the limit 
	    closest to the mean.  CP is equal to CPK where the mean 
            is centered.  
# Bad:      The number of times the test failed. 
Flg:        These columns will have a warning flag character in the
            corresponding column (e.g. M if the mean is not centered in the
            limits band).
Com Ref:    This will allow the user to enter the comment number specified in
            the comment files.


For more Information, please examine: dig_inc_qua.dat
