
smart_door_lock.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003558  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000084  08003664  08003664  00013664  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080036e8  080036e8  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  080036e8  080036e8  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080036e8  080036e8  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080036e8  080036e8  000136e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080036ec  080036ec  000136ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  080036f0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000d8  2000000c  080036fc  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200000e4  080036fc  000200e4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020035  2**0
                  CONTENTS, READONLY
 13 .debug_info   00009c26  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001d9f  00000000  00000000  00029c9e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000a30  00000000  00000000  0002ba40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000007c1  00000000  00000000  0002c470  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00016c0a  00000000  00000000  0002cc31  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000d517  00000000  00000000  0004383b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00080fba  00000000  00000000  00050d52  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000028ac  00000000  00000000  000d1d0c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006f  00000000  00000000  000d45b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000000c 	.word	0x2000000c
 8000128:	00000000 	.word	0x00000000
 800012c:	0800364c 	.word	0x0800364c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000010 	.word	0x20000010
 8000148:	0800364c 	.word	0x0800364c

0800014c <app_loop>:
static void welcome_lcd(struct UID* input_uid);
static uint8_t turn_nibble_to_ascii(uint8_t nibble_data);
*/

void app_loop(SPI_HandleTypeDef* hspi2, I2C_HandleTypeDef* hi2c1)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	b084      	sub	sp, #16
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
 8000154:	6039      	str	r1, [r7, #0]
	struct UID input_uid;
	rfid_rc522_init(hspi2);
 8000156:	6878      	ldr	r0, [r7, #4]
 8000158:	f002 ff32 	bl	8002fc0 <rfid_rc522_init>

	lcd_1602_i2c_init(hi2c1);
 800015c:	6838      	ldr	r0, [r7, #0]
 800015e:	f002 fbc5 	bl	80028ec <lcd_1602_i2c_init>

	while (true)
	{
		while (rfid_rc522_wait_for_card() != true)
 8000162:	e003      	b.n	800016c <app_loop+0x20>
			gettick_delay_ms(300);
 8000164:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8000168:	f002 fd29 	bl	8002bbe <gettick_delay_ms>
		while (rfid_rc522_wait_for_card() != true)
 800016c:	f003 fa27 	bl	80035be <rfid_rc522_wait_for_card>
 8000170:	4603      	mov	r3, r0
 8000172:	2b01      	cmp	r3, #1
 8000174:	d1f6      	bne.n	8000164 <app_loop+0x18>
		
		rfid_rc522_read_serial(&input_uid);
 8000176:	f107 0308 	add.w	r3, r7, #8
 800017a:	4618      	mov	r0, r3
 800017c:	f003 f8dc 	bl	8003338 <rfid_rc522_read_serial>

		if (check_uid_data(&input_uid) == false)
 8000180:	f107 0308 	add.w	r3, r7, #8
 8000184:	4618      	mov	r0, r3
 8000186:	f000 f813 	bl	80001b0 <check_uid_data>
 800018a:	4603      	mov	r3, r0
 800018c:	f083 0301 	eor.w	r3, r3, #1
 8000190:	b2db      	uxtb	r3, r3
 8000192:	2b00      	cmp	r3, #0
 8000194:	d106      	bne.n	80001a4 <app_loop+0x58>
			break;

		input_password();
 8000196:	f000 f843 	bl	8000220 <input_password>
		gettick_delay_ms(2000);
 800019a:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800019e:	f002 fd0e 	bl	8002bbe <gettick_delay_ms>
		while (rfid_rc522_wait_for_card() != true)
 80001a2:	e7e3      	b.n	800016c <app_loop+0x20>
			break;
 80001a4:	bf00      	nop
	}
}
 80001a6:	bf00      	nop
 80001a8:	3710      	adds	r7, #16
 80001aa:	46bd      	mov	sp, r7
 80001ac:	bd80      	pop	{r7, pc}
	...

080001b0 <check_uid_data>:

static bool check_uid_data(struct UID* input_uid)
{
 80001b0:	b580      	push	{r7, lr}
 80001b2:	b084      	sub	sp, #16
 80001b4:	af00      	add	r7, sp, #0
 80001b6:	6078      	str	r0, [r7, #4]
	uint8_t master_uid_data_array[4] = {0x00, 0x47, 0xE6, 0x1E};
 80001b8:	4b17      	ldr	r3, [pc, #92]	; (8000218 <check_uid_data+0x68>)
 80001ba:	60bb      	str	r3, [r7, #8]
	uint8_t uid_data_index = 0;
 80001bc:	2300      	movs	r3, #0
 80001be:	73fb      	strb	r3, [r7, #15]

	for (uid_data_index = 0; uid_data_index <= 3; uid_data_index++)
 80001c0:	2300      	movs	r3, #0
 80001c2:	73fb      	strb	r3, [r7, #15]
 80001c4:	e020      	b.n	8000208 <check_uid_data+0x58>
	{
		if (input_uid->data_array[uid_data_index] != master_uid_data_array[uid_data_index])
 80001c6:	7bfb      	ldrb	r3, [r7, #15]
 80001c8:	687a      	ldr	r2, [r7, #4]
 80001ca:	4413      	add	r3, r2
 80001cc:	785a      	ldrb	r2, [r3, #1]
 80001ce:	7bfb      	ldrb	r3, [r7, #15]
 80001d0:	3310      	adds	r3, #16
 80001d2:	443b      	add	r3, r7
 80001d4:	f813 3c08 	ldrb.w	r3, [r3, #-8]
 80001d8:	429a      	cmp	r2, r3
 80001da:	d012      	beq.n	8000202 <check_uid_data+0x52>
		{
			control_lcd_and_backlight(ENABLE);
 80001dc:	2001      	movs	r0, #1
 80001de:	f002 fcab 	bl	8002b38 <control_lcd_and_backlight>

			lcd_1602_i2c_set_cursor_position(1, 0);
 80001e2:	2100      	movs	r1, #0
 80001e4:	2001      	movs	r0, #1
 80001e6:	f002 fc71 	bl	8002acc <lcd_1602_i2c_set_cursor_position>
			lcd_1602_i2c_print_string("Wrong Card!");
 80001ea:	480c      	ldr	r0, [pc, #48]	; (800021c <check_uid_data+0x6c>)
 80001ec:	f002 fc1b 	bl	8002a26 <lcd_1602_i2c_print_string>
			gettick_delay_ms(2000);
 80001f0:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80001f4:	f002 fce3 	bl	8002bbe <gettick_delay_ms>

			control_lcd_and_backlight(DISABLE);
 80001f8:	2000      	movs	r0, #0
 80001fa:	f002 fc9d 	bl	8002b38 <control_lcd_and_backlight>
			return false;
 80001fe:	2300      	movs	r3, #0
 8000200:	e006      	b.n	8000210 <check_uid_data+0x60>
	for (uid_data_index = 0; uid_data_index <= 3; uid_data_index++)
 8000202:	7bfb      	ldrb	r3, [r7, #15]
 8000204:	3301      	adds	r3, #1
 8000206:	73fb      	strb	r3, [r7, #15]
 8000208:	7bfb      	ldrb	r3, [r7, #15]
 800020a:	2b03      	cmp	r3, #3
 800020c:	d9db      	bls.n	80001c6 <check_uid_data+0x16>
		}
	}

	return true;
 800020e:	2301      	movs	r3, #1
}
 8000210:	4618      	mov	r0, r3
 8000212:	3710      	adds	r7, #16
 8000214:	46bd      	mov	sp, r7
 8000216:	bd80      	pop	{r7, pc}
 8000218:	1ee64700 	.word	0x1ee64700
 800021c:	08003664 	.word	0x08003664

08000220 <input_password>:

static void input_password(void)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	b084      	sub	sp, #16
 8000224:	af00      	add	r7, sp, #0
	uint8_t gia_tri_phim_nhan;
	char	input_password_array[PASSWORD_COUNT];
	char	master_password_array[PASSWORD_COUNT] = {"1256"};
 8000226:	4b50      	ldr	r3, [pc, #320]	; (8000368 <input_password+0x148>)
 8000228:	607b      	str	r3, [r7, #4]
	uint8_t password_index = 0;
 800022a:	2300      	movs	r3, #0
 800022c:	70fb      	strb	r3, [r7, #3]
	uint8_t	input_password_count = 0;
 800022e:	2300      	movs	r3, #0
 8000230:	70bb      	strb	r3, [r7, #2]
	bool	is_password_right = false;
 8000232:	2300      	movs	r3, #0
 8000234:	73fb      	strb	r3, [r7, #15]

	do
	{
		control_lcd_and_backlight(ENABLE);
 8000236:	2001      	movs	r0, #1
 8000238:	f002 fc7e 	bl	8002b38 <control_lcd_and_backlight>

		lcd_1602_i2c_set_cursor_position(1, 0);
 800023c:	2100      	movs	r1, #0
 800023e:	2001      	movs	r0, #1
 8000240:	f002 fc44 	bl	8002acc <lcd_1602_i2c_set_cursor_position>
		lcd_1602_i2c_print_string("Input Password:");
 8000244:	4849      	ldr	r0, [pc, #292]	; (800036c <input_password+0x14c>)
 8000246:	f002 fbee 	bl	8002a26 <lcd_1602_i2c_print_string>

		lcd_1602_i2c_set_cursor_position(2, 0);
 800024a:	2100      	movs	r1, #0
 800024c:	2002      	movs	r0, #2
 800024e:	f002 fc3d 	bl	8002acc <lcd_1602_i2c_set_cursor_position>

		while ((gia_tri_phim_nhan = keypad_4x4_return_gia_tri_phim_nhan()) != '*')
 8000252:	e03a      	b.n	80002ca <input_password+0xaa>
		{
			input_password_count++;
 8000254:	78bb      	ldrb	r3, [r7, #2]
 8000256:	3301      	adds	r3, #1
 8000258:	b2db      	uxtb	r3, r3
 800025a:	70bb      	strb	r3, [r7, #2]

			if (input_password_count > 15)
 800025c:	78bb      	ldrb	r3, [r7, #2]
 800025e:	2b0f      	cmp	r3, #15
 8000260:	d914      	bls.n	800028c <input_password+0x6c>
			{
				delete_password(input_password_array, &password_index, &input_password_count);
 8000262:	1cba      	adds	r2, r7, #2
 8000264:	1cf9      	adds	r1, r7, #3
 8000266:	f107 0308 	add.w	r3, r7, #8
 800026a:	4618      	mov	r0, r3
 800026c:	f000 f886 	bl	800037c <delete_password>

				clear_display_and_print("Too Long!", 2000);
 8000270:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8000274:	483e      	ldr	r0, [pc, #248]	; (8000370 <input_password+0x150>)
 8000276:	f002 fc84 	bl	8002b82 <clear_display_and_print>
				clear_display_and_print("Input Password:", 0);
 800027a:	2100      	movs	r1, #0
 800027c:	483b      	ldr	r0, [pc, #236]	; (800036c <input_password+0x14c>)
 800027e:	f002 fc80 	bl	8002b82 <clear_display_and_print>
				lcd_1602_i2c_set_cursor_position(2, 0);
 8000282:	2100      	movs	r1, #0
 8000284:	2002      	movs	r0, #2
 8000286:	f002 fc21 	bl	8002acc <lcd_1602_i2c_set_cursor_position>

				continue;
 800028a:	e01e      	b.n	80002ca <input_password+0xaa>
			}

			input_password_array[password_index] = gia_tri_phim_nhan;
 800028c:	78fb      	ldrb	r3, [r7, #3]
 800028e:	3310      	adds	r3, #16
 8000290:	443b      	add	r3, r7
 8000292:	7bba      	ldrb	r2, [r7, #14]
 8000294:	f803 2c08 	strb.w	r2, [r3, #-8]
			password_index++;
 8000298:	78fb      	ldrb	r3, [r7, #3]
 800029a:	3301      	adds	r3, #1
 800029c:	b2db      	uxtb	r3, r3
 800029e:	70fb      	strb	r3, [r7, #3]

			lcd_1602_i2c_write_data('*');
 80002a0:	202a      	movs	r0, #42	; 0x2a
 80002a2:	f002 fb97 	bl	80029d4 <lcd_1602_i2c_write_data>

			if (gia_tri_phim_nhan == '#')
 80002a6:	7bbb      	ldrb	r3, [r7, #14]
 80002a8:	2b23      	cmp	r3, #35	; 0x23
 80002aa:	d10e      	bne.n	80002ca <input_password+0xaa>
			{
				delete_password(input_password_array, &password_index, &input_password_count);
 80002ac:	1cba      	adds	r2, r7, #2
 80002ae:	1cf9      	adds	r1, r7, #3
 80002b0:	f107 0308 	add.w	r3, r7, #8
 80002b4:	4618      	mov	r0, r3
 80002b6:	f000 f861 	bl	800037c <delete_password>

				clear_display_and_print("Input Password:", 0);
 80002ba:	2100      	movs	r1, #0
 80002bc:	482b      	ldr	r0, [pc, #172]	; (800036c <input_password+0x14c>)
 80002be:	f002 fc60 	bl	8002b82 <clear_display_and_print>
				lcd_1602_i2c_set_cursor_position(2, 0);
 80002c2:	2100      	movs	r1, #0
 80002c4:	2002      	movs	r0, #2
 80002c6:	f002 fc01 	bl	8002acc <lcd_1602_i2c_set_cursor_position>
		while ((gia_tri_phim_nhan = keypad_4x4_return_gia_tri_phim_nhan()) != '*')
 80002ca:	f002 fa69 	bl	80027a0 <keypad_4x4_return_gia_tri_phim_nhan>
 80002ce:	4603      	mov	r3, r0
 80002d0:	73bb      	strb	r3, [r7, #14]
 80002d2:	7bbb      	ldrb	r3, [r7, #14]
 80002d4:	2b2a      	cmp	r3, #42	; 0x2a
 80002d6:	d1bd      	bne.n	8000254 <input_password+0x34>
			}
		}

		for (password_index = 0; password_index <= PASSWORD_COUNT - 1; password_index++)
 80002d8:	2300      	movs	r3, #0
 80002da:	70fb      	strb	r3, [r7, #3]
 80002dc:	e02d      	b.n	800033a <input_password+0x11a>
		{
			if ((master_password_array[password_index] != input_password_array[password_index]) | (input_password_count > PASSWORD_COUNT))
 80002de:	78fb      	ldrb	r3, [r7, #3]
 80002e0:	3310      	adds	r3, #16
 80002e2:	443b      	add	r3, r7
 80002e4:	f813 2c0c 	ldrb.w	r2, [r3, #-12]
 80002e8:	78fb      	ldrb	r3, [r7, #3]
 80002ea:	3310      	adds	r3, #16
 80002ec:	443b      	add	r3, r7
 80002ee:	f813 3c08 	ldrb.w	r3, [r3, #-8]
 80002f2:	429a      	cmp	r2, r3
 80002f4:	bf14      	ite	ne
 80002f6:	2301      	movne	r3, #1
 80002f8:	2300      	moveq	r3, #0
 80002fa:	b2da      	uxtb	r2, r3
 80002fc:	78bb      	ldrb	r3, [r7, #2]
 80002fe:	2b04      	cmp	r3, #4
 8000300:	bf8c      	ite	hi
 8000302:	2301      	movhi	r3, #1
 8000304:	2300      	movls	r3, #0
 8000306:	b2db      	uxtb	r3, r3
 8000308:	4313      	orrs	r3, r2
 800030a:	b2db      	uxtb	r3, r3
 800030c:	2b00      	cmp	r3, #0
 800030e:	d00e      	beq.n	800032e <input_password+0x10e>
			{
				delete_password(input_password_array, &password_index, &input_password_count);
 8000310:	1cba      	adds	r2, r7, #2
 8000312:	1cf9      	adds	r1, r7, #3
 8000314:	f107 0308 	add.w	r3, r7, #8
 8000318:	4618      	mov	r0, r3
 800031a:	f000 f82f 	bl	800037c <delete_password>
				is_password_right = false;
 800031e:	2300      	movs	r3, #0
 8000320:	73fb      	strb	r3, [r7, #15]

				clear_display_and_print("Wrong Password!", 2000);
 8000322:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8000326:	4813      	ldr	r0, [pc, #76]	; (8000374 <input_password+0x154>)
 8000328:	f002 fc2b 	bl	8002b82 <clear_display_and_print>

				break;
 800032c:	e008      	b.n	8000340 <input_password+0x120>
			}
			else
				is_password_right = true;
 800032e:	2301      	movs	r3, #1
 8000330:	73fb      	strb	r3, [r7, #15]
		for (password_index = 0; password_index <= PASSWORD_COUNT - 1; password_index++)
 8000332:	78fb      	ldrb	r3, [r7, #3]
 8000334:	3301      	adds	r3, #1
 8000336:	b2db      	uxtb	r3, r3
 8000338:	70fb      	strb	r3, [r7, #3]
 800033a:	78fb      	ldrb	r3, [r7, #3]
 800033c:	2b03      	cmp	r3, #3
 800033e:	d9ce      	bls.n	80002de <input_password+0xbe>
		}
	}
	while (is_password_right == false);
 8000340:	7bfb      	ldrb	r3, [r7, #15]
 8000342:	f083 0301 	eor.w	r3, r3, #1
 8000346:	b2db      	uxtb	r3, r3
 8000348:	2b00      	cmp	r3, #0
 800034a:	f47f af74 	bne.w	8000236 <input_password+0x16>

	clear_display_and_print("Door Open", 2000);
 800034e:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8000352:	4809      	ldr	r0, [pc, #36]	; (8000378 <input_password+0x158>)
 8000354:	f002 fc15 	bl	8002b82 <clear_display_and_print>
	control_lcd_and_backlight(DISABLE);
 8000358:	2000      	movs	r0, #0
 800035a:	f002 fbed 	bl	8002b38 <control_lcd_and_backlight>
}
 800035e:	bf00      	nop
 8000360:	3710      	adds	r7, #16
 8000362:	46bd      	mov	sp, r7
 8000364:	bd80      	pop	{r7, pc}
 8000366:	bf00      	nop
 8000368:	36353231 	.word	0x36353231
 800036c:	08003670 	.word	0x08003670
 8000370:	08003680 	.word	0x08003680
 8000374:	0800368c 	.word	0x0800368c
 8000378:	0800369c 	.word	0x0800369c

0800037c <delete_password>:
		gettick_delay_ms(delay_time_ms);
}
*/

static void delete_password(char* input_password_array, uint8_t* password_index, uint8_t* input_password_count)
{
 800037c:	b480      	push	{r7}
 800037e:	b087      	sub	sp, #28
 8000380:	af00      	add	r7, sp, #0
 8000382:	60f8      	str	r0, [r7, #12]
 8000384:	60b9      	str	r1, [r7, #8]
 8000386:	607a      	str	r2, [r7, #4]
	*password_index = 0;
 8000388:	68bb      	ldr	r3, [r7, #8]
 800038a:	2200      	movs	r2, #0
 800038c:	701a      	strb	r2, [r3, #0]
	*input_password_count = 0;
 800038e:	687b      	ldr	r3, [r7, #4]
 8000390:	2200      	movs	r2, #0
 8000392:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < PASSWORD_COUNT; i++)
 8000394:	2300      	movs	r3, #0
 8000396:	617b      	str	r3, [r7, #20]
 8000398:	e007      	b.n	80003aa <delete_password+0x2e>
	{
		input_password_array[i] = 0;
 800039a:	697b      	ldr	r3, [r7, #20]
 800039c:	68fa      	ldr	r2, [r7, #12]
 800039e:	4413      	add	r3, r2
 80003a0:	2200      	movs	r2, #0
 80003a2:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < PASSWORD_COUNT; i++)
 80003a4:	697b      	ldr	r3, [r7, #20]
 80003a6:	3301      	adds	r3, #1
 80003a8:	617b      	str	r3, [r7, #20]
 80003aa:	697b      	ldr	r3, [r7, #20]
 80003ac:	2b03      	cmp	r3, #3
 80003ae:	ddf4      	ble.n	800039a <delete_password+0x1e>
	}
}
 80003b0:	bf00      	nop
 80003b2:	bf00      	nop
 80003b4:	371c      	adds	r7, #28
 80003b6:	46bd      	mov	sp, r7
 80003b8:	bc80      	pop	{r7}
 80003ba:	4770      	bx	lr

080003bc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80003bc:	b580      	push	{r7, lr}
 80003be:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80003c0:	f000 fa56 	bl	8000870 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80003c4:	f000 f810 	bl	80003e8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80003c8:	f000 f8ae 	bl	8000528 <MX_GPIO_Init>
  MX_SPI2_Init();
 80003cc:	f000 f876 	bl	80004bc <MX_SPI2_Init>
  MX_I2C1_Init();
 80003d0:	f000 f846 	bl	8000460 <MX_I2C1_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	 app_loop(&hspi2, &hi2c1);
 80003d4:	4902      	ldr	r1, [pc, #8]	; (80003e0 <main+0x24>)
 80003d6:	4803      	ldr	r0, [pc, #12]	; (80003e4 <main+0x28>)
 80003d8:	f7ff feb8 	bl	800014c <app_loop>
 80003dc:	e7fa      	b.n	80003d4 <main+0x18>
 80003de:	bf00      	nop
 80003e0:	20000028 	.word	0x20000028
 80003e4:	2000007c 	.word	0x2000007c

080003e8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80003e8:	b580      	push	{r7, lr}
 80003ea:	b090      	sub	sp, #64	; 0x40
 80003ec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80003ee:	f107 0318 	add.w	r3, r7, #24
 80003f2:	2228      	movs	r2, #40	; 0x28
 80003f4:	2100      	movs	r1, #0
 80003f6:	4618      	mov	r0, r3
 80003f8:	f003 f8fc 	bl	80035f4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80003fc:	1d3b      	adds	r3, r7, #4
 80003fe:	2200      	movs	r2, #0
 8000400:	601a      	str	r2, [r3, #0]
 8000402:	605a      	str	r2, [r3, #4]
 8000404:	609a      	str	r2, [r3, #8]
 8000406:	60da      	str	r2, [r3, #12]
 8000408:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800040a:	2302      	movs	r3, #2
 800040c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800040e:	2301      	movs	r3, #1
 8000410:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000412:	2310      	movs	r3, #16
 8000414:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000416:	2300      	movs	r3, #0
 8000418:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800041a:	f107 0318 	add.w	r3, r7, #24
 800041e:	4618      	mov	r0, r3
 8000420:	f001 f9a4 	bl	800176c <HAL_RCC_OscConfig>
 8000424:	4603      	mov	r3, r0
 8000426:	2b00      	cmp	r3, #0
 8000428:	d001      	beq.n	800042e <SystemClock_Config+0x46>
  {
    Error_Handler();
 800042a:	f000 f8f9 	bl	8000620 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800042e:	230f      	movs	r3, #15
 8000430:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000432:	2300      	movs	r3, #0
 8000434:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000436:	2300      	movs	r3, #0
 8000438:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800043a:	2300      	movs	r3, #0
 800043c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800043e:	2300      	movs	r3, #0
 8000440:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000442:	1d3b      	adds	r3, r7, #4
 8000444:	2100      	movs	r1, #0
 8000446:	4618      	mov	r0, r3
 8000448:	f001 fc12 	bl	8001c70 <HAL_RCC_ClockConfig>
 800044c:	4603      	mov	r3, r0
 800044e:	2b00      	cmp	r3, #0
 8000450:	d001      	beq.n	8000456 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000452:	f000 f8e5 	bl	8000620 <Error_Handler>
  }
}
 8000456:	bf00      	nop
 8000458:	3740      	adds	r7, #64	; 0x40
 800045a:	46bd      	mov	sp, r7
 800045c:	bd80      	pop	{r7, pc}
	...

08000460 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000460:	b580      	push	{r7, lr}
 8000462:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000464:	4b12      	ldr	r3, [pc, #72]	; (80004b0 <MX_I2C1_Init+0x50>)
 8000466:	4a13      	ldr	r2, [pc, #76]	; (80004b4 <MX_I2C1_Init+0x54>)
 8000468:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800046a:	4b11      	ldr	r3, [pc, #68]	; (80004b0 <MX_I2C1_Init+0x50>)
 800046c:	4a12      	ldr	r2, [pc, #72]	; (80004b8 <MX_I2C1_Init+0x58>)
 800046e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000470:	4b0f      	ldr	r3, [pc, #60]	; (80004b0 <MX_I2C1_Init+0x50>)
 8000472:	2200      	movs	r2, #0
 8000474:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000476:	4b0e      	ldr	r3, [pc, #56]	; (80004b0 <MX_I2C1_Init+0x50>)
 8000478:	2200      	movs	r2, #0
 800047a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800047c:	4b0c      	ldr	r3, [pc, #48]	; (80004b0 <MX_I2C1_Init+0x50>)
 800047e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000482:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000484:	4b0a      	ldr	r3, [pc, #40]	; (80004b0 <MX_I2C1_Init+0x50>)
 8000486:	2200      	movs	r2, #0
 8000488:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800048a:	4b09      	ldr	r3, [pc, #36]	; (80004b0 <MX_I2C1_Init+0x50>)
 800048c:	2200      	movs	r2, #0
 800048e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000490:	4b07      	ldr	r3, [pc, #28]	; (80004b0 <MX_I2C1_Init+0x50>)
 8000492:	2200      	movs	r2, #0
 8000494:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000496:	4b06      	ldr	r3, [pc, #24]	; (80004b0 <MX_I2C1_Init+0x50>)
 8000498:	2200      	movs	r2, #0
 800049a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800049c:	4804      	ldr	r0, [pc, #16]	; (80004b0 <MX_I2C1_Init+0x50>)
 800049e:	f000 fcc9 	bl	8000e34 <HAL_I2C_Init>
 80004a2:	4603      	mov	r3, r0
 80004a4:	2b00      	cmp	r3, #0
 80004a6:	d001      	beq.n	80004ac <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80004a8:	f000 f8ba 	bl	8000620 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80004ac:	bf00      	nop
 80004ae:	bd80      	pop	{r7, pc}
 80004b0:	20000028 	.word	0x20000028
 80004b4:	40005400 	.word	0x40005400
 80004b8:	000186a0 	.word	0x000186a0

080004bc <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80004bc:	b580      	push	{r7, lr}
 80004be:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80004c0:	4b17      	ldr	r3, [pc, #92]	; (8000520 <MX_SPI2_Init+0x64>)
 80004c2:	4a18      	ldr	r2, [pc, #96]	; (8000524 <MX_SPI2_Init+0x68>)
 80004c4:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80004c6:	4b16      	ldr	r3, [pc, #88]	; (8000520 <MX_SPI2_Init+0x64>)
 80004c8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80004cc:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80004ce:	4b14      	ldr	r3, [pc, #80]	; (8000520 <MX_SPI2_Init+0x64>)
 80004d0:	2200      	movs	r2, #0
 80004d2:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80004d4:	4b12      	ldr	r3, [pc, #72]	; (8000520 <MX_SPI2_Init+0x64>)
 80004d6:	2200      	movs	r2, #0
 80004d8:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80004da:	4b11      	ldr	r3, [pc, #68]	; (8000520 <MX_SPI2_Init+0x64>)
 80004dc:	2202      	movs	r2, #2
 80004de:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 80004e0:	4b0f      	ldr	r3, [pc, #60]	; (8000520 <MX_SPI2_Init+0x64>)
 80004e2:	2201      	movs	r2, #1
 80004e4:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80004e6:	4b0e      	ldr	r3, [pc, #56]	; (8000520 <MX_SPI2_Init+0x64>)
 80004e8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80004ec:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80004ee:	4b0c      	ldr	r3, [pc, #48]	; (8000520 <MX_SPI2_Init+0x64>)
 80004f0:	2200      	movs	r2, #0
 80004f2:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80004f4:	4b0a      	ldr	r3, [pc, #40]	; (8000520 <MX_SPI2_Init+0x64>)
 80004f6:	2200      	movs	r2, #0
 80004f8:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80004fa:	4b09      	ldr	r3, [pc, #36]	; (8000520 <MX_SPI2_Init+0x64>)
 80004fc:	2200      	movs	r2, #0
 80004fe:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000500:	4b07      	ldr	r3, [pc, #28]	; (8000520 <MX_SPI2_Init+0x64>)
 8000502:	2200      	movs	r2, #0
 8000504:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8000506:	4b06      	ldr	r3, [pc, #24]	; (8000520 <MX_SPI2_Init+0x64>)
 8000508:	220a      	movs	r2, #10
 800050a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800050c:	4804      	ldr	r0, [pc, #16]	; (8000520 <MX_SPI2_Init+0x64>)
 800050e:	f001 fd29 	bl	8001f64 <HAL_SPI_Init>
 8000512:	4603      	mov	r3, r0
 8000514:	2b00      	cmp	r3, #0
 8000516:	d001      	beq.n	800051c <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8000518:	f000 f882 	bl	8000620 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800051c:	bf00      	nop
 800051e:	bd80      	pop	{r7, pc}
 8000520:	2000007c 	.word	0x2000007c
 8000524:	40003800 	.word	0x40003800

08000528 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000528:	b580      	push	{r7, lr}
 800052a:	b088      	sub	sp, #32
 800052c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800052e:	f107 0310 	add.w	r3, r7, #16
 8000532:	2200      	movs	r2, #0
 8000534:	601a      	str	r2, [r3, #0]
 8000536:	605a      	str	r2, [r3, #4]
 8000538:	609a      	str	r2, [r3, #8]
 800053a:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800053c:	4b35      	ldr	r3, [pc, #212]	; (8000614 <MX_GPIO_Init+0xec>)
 800053e:	699b      	ldr	r3, [r3, #24]
 8000540:	4a34      	ldr	r2, [pc, #208]	; (8000614 <MX_GPIO_Init+0xec>)
 8000542:	f043 0320 	orr.w	r3, r3, #32
 8000546:	6193      	str	r3, [r2, #24]
 8000548:	4b32      	ldr	r3, [pc, #200]	; (8000614 <MX_GPIO_Init+0xec>)
 800054a:	699b      	ldr	r3, [r3, #24]
 800054c:	f003 0320 	and.w	r3, r3, #32
 8000550:	60fb      	str	r3, [r7, #12]
 8000552:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000554:	4b2f      	ldr	r3, [pc, #188]	; (8000614 <MX_GPIO_Init+0xec>)
 8000556:	699b      	ldr	r3, [r3, #24]
 8000558:	4a2e      	ldr	r2, [pc, #184]	; (8000614 <MX_GPIO_Init+0xec>)
 800055a:	f043 0304 	orr.w	r3, r3, #4
 800055e:	6193      	str	r3, [r2, #24]
 8000560:	4b2c      	ldr	r3, [pc, #176]	; (8000614 <MX_GPIO_Init+0xec>)
 8000562:	699b      	ldr	r3, [r3, #24]
 8000564:	f003 0304 	and.w	r3, r3, #4
 8000568:	60bb      	str	r3, [r7, #8]
 800056a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800056c:	4b29      	ldr	r3, [pc, #164]	; (8000614 <MX_GPIO_Init+0xec>)
 800056e:	699b      	ldr	r3, [r3, #24]
 8000570:	4a28      	ldr	r2, [pc, #160]	; (8000614 <MX_GPIO_Init+0xec>)
 8000572:	f043 0308 	orr.w	r3, r3, #8
 8000576:	6193      	str	r3, [r2, #24]
 8000578:	4b26      	ldr	r3, [pc, #152]	; (8000614 <MX_GPIO_Init+0xec>)
 800057a:	699b      	ldr	r3, [r3, #24]
 800057c:	f003 0308 	and.w	r3, r3, #8
 8000580:	607b      	str	r3, [r7, #4]
 8000582:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);
 8000584:	2200      	movs	r2, #0
 8000586:	21f0      	movs	r1, #240	; 0xf0
 8000588:	4823      	ldr	r0, [pc, #140]	; (8000618 <MX_GPIO_Init+0xf0>)
 800058a:	f000 fc3b 	bl	8000e04 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11|GPIO_PIN_12, GPIO_PIN_RESET);
 800058e:	2200      	movs	r2, #0
 8000590:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8000594:	4821      	ldr	r0, [pc, #132]	; (800061c <MX_GPIO_Init+0xf4>)
 8000596:	f000 fc35 	bl	8000e04 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA0 PA1 PA2 PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 800059a:	230f      	movs	r3, #15
 800059c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800059e:	2300      	movs	r3, #0
 80005a0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80005a2:	2301      	movs	r3, #1
 80005a4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005a6:	f107 0310 	add.w	r3, r7, #16
 80005aa:	4619      	mov	r1, r3
 80005ac:	481a      	ldr	r0, [pc, #104]	; (8000618 <MX_GPIO_Init+0xf0>)
 80005ae:	f000 faa5 	bl	8000afc <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 PA5 PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80005b2:	23f0      	movs	r3, #240	; 0xf0
 80005b4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005b6:	2301      	movs	r3, #1
 80005b8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80005ba:	2301      	movs	r3, #1
 80005bc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005be:	2302      	movs	r3, #2
 80005c0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005c2:	f107 0310 	add.w	r3, r7, #16
 80005c6:	4619      	mov	r1, r3
 80005c8:	4813      	ldr	r0, [pc, #76]	; (8000618 <MX_GPIO_Init+0xf0>)
 80005ca:	f000 fa97 	bl	8000afc <HAL_GPIO_Init>

  /*Configure GPIO pin : PB11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 80005ce:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80005d2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005d4:	2301      	movs	r3, #1
 80005d6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80005d8:	2301      	movs	r3, #1
 80005da:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005dc:	2302      	movs	r3, #2
 80005de:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80005e0:	f107 0310 	add.w	r3, r7, #16
 80005e4:	4619      	mov	r1, r3
 80005e6:	480d      	ldr	r0, [pc, #52]	; (800061c <MX_GPIO_Init+0xf4>)
 80005e8:	f000 fa88 	bl	8000afc <HAL_GPIO_Init>

  /*Configure GPIO pin : PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 80005ec:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80005f0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005f2:	2301      	movs	r3, #1
 80005f4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005f6:	2300      	movs	r3, #0
 80005f8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005fa:	2302      	movs	r3, #2
 80005fc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80005fe:	f107 0310 	add.w	r3, r7, #16
 8000602:	4619      	mov	r1, r3
 8000604:	4805      	ldr	r0, [pc, #20]	; (800061c <MX_GPIO_Init+0xf4>)
 8000606:	f000 fa79 	bl	8000afc <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800060a:	bf00      	nop
 800060c:	3720      	adds	r7, #32
 800060e:	46bd      	mov	sp, r7
 8000610:	bd80      	pop	{r7, pc}
 8000612:	bf00      	nop
 8000614:	40021000 	.word	0x40021000
 8000618:	40010800 	.word	0x40010800
 800061c:	40010c00 	.word	0x40010c00

08000620 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000620:	b480      	push	{r7}
 8000622:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000624:	b672      	cpsid	i
}
 8000626:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000628:	e7fe      	b.n	8000628 <Error_Handler+0x8>
	...

0800062c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800062c:	b480      	push	{r7}
 800062e:	b085      	sub	sp, #20
 8000630:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000632:	4b15      	ldr	r3, [pc, #84]	; (8000688 <HAL_MspInit+0x5c>)
 8000634:	699b      	ldr	r3, [r3, #24]
 8000636:	4a14      	ldr	r2, [pc, #80]	; (8000688 <HAL_MspInit+0x5c>)
 8000638:	f043 0301 	orr.w	r3, r3, #1
 800063c:	6193      	str	r3, [r2, #24]
 800063e:	4b12      	ldr	r3, [pc, #72]	; (8000688 <HAL_MspInit+0x5c>)
 8000640:	699b      	ldr	r3, [r3, #24]
 8000642:	f003 0301 	and.w	r3, r3, #1
 8000646:	60bb      	str	r3, [r7, #8]
 8000648:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800064a:	4b0f      	ldr	r3, [pc, #60]	; (8000688 <HAL_MspInit+0x5c>)
 800064c:	69db      	ldr	r3, [r3, #28]
 800064e:	4a0e      	ldr	r2, [pc, #56]	; (8000688 <HAL_MspInit+0x5c>)
 8000650:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000654:	61d3      	str	r3, [r2, #28]
 8000656:	4b0c      	ldr	r3, [pc, #48]	; (8000688 <HAL_MspInit+0x5c>)
 8000658:	69db      	ldr	r3, [r3, #28]
 800065a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800065e:	607b      	str	r3, [r7, #4]
 8000660:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000662:	4b0a      	ldr	r3, [pc, #40]	; (800068c <HAL_MspInit+0x60>)
 8000664:	685b      	ldr	r3, [r3, #4]
 8000666:	60fb      	str	r3, [r7, #12]
 8000668:	68fb      	ldr	r3, [r7, #12]
 800066a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800066e:	60fb      	str	r3, [r7, #12]
 8000670:	68fb      	ldr	r3, [r7, #12]
 8000672:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000676:	60fb      	str	r3, [r7, #12]
 8000678:	4a04      	ldr	r2, [pc, #16]	; (800068c <HAL_MspInit+0x60>)
 800067a:	68fb      	ldr	r3, [r7, #12]
 800067c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800067e:	bf00      	nop
 8000680:	3714      	adds	r7, #20
 8000682:	46bd      	mov	sp, r7
 8000684:	bc80      	pop	{r7}
 8000686:	4770      	bx	lr
 8000688:	40021000 	.word	0x40021000
 800068c:	40010000 	.word	0x40010000

08000690 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000690:	b580      	push	{r7, lr}
 8000692:	b08a      	sub	sp, #40	; 0x28
 8000694:	af00      	add	r7, sp, #0
 8000696:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000698:	f107 0314 	add.w	r3, r7, #20
 800069c:	2200      	movs	r2, #0
 800069e:	601a      	str	r2, [r3, #0]
 80006a0:	605a      	str	r2, [r3, #4]
 80006a2:	609a      	str	r2, [r3, #8]
 80006a4:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 80006a6:	687b      	ldr	r3, [r7, #4]
 80006a8:	681b      	ldr	r3, [r3, #0]
 80006aa:	4a1d      	ldr	r2, [pc, #116]	; (8000720 <HAL_I2C_MspInit+0x90>)
 80006ac:	4293      	cmp	r3, r2
 80006ae:	d132      	bne.n	8000716 <HAL_I2C_MspInit+0x86>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80006b0:	4b1c      	ldr	r3, [pc, #112]	; (8000724 <HAL_I2C_MspInit+0x94>)
 80006b2:	699b      	ldr	r3, [r3, #24]
 80006b4:	4a1b      	ldr	r2, [pc, #108]	; (8000724 <HAL_I2C_MspInit+0x94>)
 80006b6:	f043 0308 	orr.w	r3, r3, #8
 80006ba:	6193      	str	r3, [r2, #24]
 80006bc:	4b19      	ldr	r3, [pc, #100]	; (8000724 <HAL_I2C_MspInit+0x94>)
 80006be:	699b      	ldr	r3, [r3, #24]
 80006c0:	f003 0308 	and.w	r3, r3, #8
 80006c4:	613b      	str	r3, [r7, #16]
 80006c6:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80006c8:	f44f 7340 	mov.w	r3, #768	; 0x300
 80006cc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80006ce:	2312      	movs	r3, #18
 80006d0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80006d2:	2303      	movs	r3, #3
 80006d4:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80006d6:	f107 0314 	add.w	r3, r7, #20
 80006da:	4619      	mov	r1, r3
 80006dc:	4812      	ldr	r0, [pc, #72]	; (8000728 <HAL_I2C_MspInit+0x98>)
 80006de:	f000 fa0d 	bl	8000afc <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_I2C1_ENABLE();
 80006e2:	4b12      	ldr	r3, [pc, #72]	; (800072c <HAL_I2C_MspInit+0x9c>)
 80006e4:	685b      	ldr	r3, [r3, #4]
 80006e6:	627b      	str	r3, [r7, #36]	; 0x24
 80006e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80006ea:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80006ee:	627b      	str	r3, [r7, #36]	; 0x24
 80006f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80006f2:	f043 0302 	orr.w	r3, r3, #2
 80006f6:	627b      	str	r3, [r7, #36]	; 0x24
 80006f8:	4a0c      	ldr	r2, [pc, #48]	; (800072c <HAL_I2C_MspInit+0x9c>)
 80006fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80006fc:	6053      	str	r3, [r2, #4]

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80006fe:	4b09      	ldr	r3, [pc, #36]	; (8000724 <HAL_I2C_MspInit+0x94>)
 8000700:	69db      	ldr	r3, [r3, #28]
 8000702:	4a08      	ldr	r2, [pc, #32]	; (8000724 <HAL_I2C_MspInit+0x94>)
 8000704:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000708:	61d3      	str	r3, [r2, #28]
 800070a:	4b06      	ldr	r3, [pc, #24]	; (8000724 <HAL_I2C_MspInit+0x94>)
 800070c:	69db      	ldr	r3, [r3, #28]
 800070e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000712:	60fb      	str	r3, [r7, #12]
 8000714:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000716:	bf00      	nop
 8000718:	3728      	adds	r7, #40	; 0x28
 800071a:	46bd      	mov	sp, r7
 800071c:	bd80      	pop	{r7, pc}
 800071e:	bf00      	nop
 8000720:	40005400 	.word	0x40005400
 8000724:	40021000 	.word	0x40021000
 8000728:	40010c00 	.word	0x40010c00
 800072c:	40010000 	.word	0x40010000

08000730 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000730:	b580      	push	{r7, lr}
 8000732:	b088      	sub	sp, #32
 8000734:	af00      	add	r7, sp, #0
 8000736:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000738:	f107 0310 	add.w	r3, r7, #16
 800073c:	2200      	movs	r2, #0
 800073e:	601a      	str	r2, [r3, #0]
 8000740:	605a      	str	r2, [r3, #4]
 8000742:	609a      	str	r2, [r3, #8]
 8000744:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI2)
 8000746:	687b      	ldr	r3, [r7, #4]
 8000748:	681b      	ldr	r3, [r3, #0]
 800074a:	4a1c      	ldr	r2, [pc, #112]	; (80007bc <HAL_SPI_MspInit+0x8c>)
 800074c:	4293      	cmp	r3, r2
 800074e:	d131      	bne.n	80007b4 <HAL_SPI_MspInit+0x84>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000750:	4b1b      	ldr	r3, [pc, #108]	; (80007c0 <HAL_SPI_MspInit+0x90>)
 8000752:	69db      	ldr	r3, [r3, #28]
 8000754:	4a1a      	ldr	r2, [pc, #104]	; (80007c0 <HAL_SPI_MspInit+0x90>)
 8000756:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800075a:	61d3      	str	r3, [r2, #28]
 800075c:	4b18      	ldr	r3, [pc, #96]	; (80007c0 <HAL_SPI_MspInit+0x90>)
 800075e:	69db      	ldr	r3, [r3, #28]
 8000760:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000764:	60fb      	str	r3, [r7, #12]
 8000766:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000768:	4b15      	ldr	r3, [pc, #84]	; (80007c0 <HAL_SPI_MspInit+0x90>)
 800076a:	699b      	ldr	r3, [r3, #24]
 800076c:	4a14      	ldr	r2, [pc, #80]	; (80007c0 <HAL_SPI_MspInit+0x90>)
 800076e:	f043 0308 	orr.w	r3, r3, #8
 8000772:	6193      	str	r3, [r2, #24]
 8000774:	4b12      	ldr	r3, [pc, #72]	; (80007c0 <HAL_SPI_MspInit+0x90>)
 8000776:	699b      	ldr	r3, [r3, #24]
 8000778:	f003 0308 	and.w	r3, r3, #8
 800077c:	60bb      	str	r3, [r7, #8]
 800077e:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 8000780:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8000784:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000786:	2302      	movs	r3, #2
 8000788:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800078a:	2303      	movs	r3, #3
 800078c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800078e:	f107 0310 	add.w	r3, r7, #16
 8000792:	4619      	mov	r1, r3
 8000794:	480b      	ldr	r0, [pc, #44]	; (80007c4 <HAL_SPI_MspInit+0x94>)
 8000796:	f000 f9b1 	bl	8000afc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_14;
 800079a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800079e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80007a0:	2300      	movs	r3, #0
 80007a2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007a4:	2300      	movs	r3, #0
 80007a6:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007a8:	f107 0310 	add.w	r3, r7, #16
 80007ac:	4619      	mov	r1, r3
 80007ae:	4805      	ldr	r0, [pc, #20]	; (80007c4 <HAL_SPI_MspInit+0x94>)
 80007b0:	f000 f9a4 	bl	8000afc <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 80007b4:	bf00      	nop
 80007b6:	3720      	adds	r7, #32
 80007b8:	46bd      	mov	sp, r7
 80007ba:	bd80      	pop	{r7, pc}
 80007bc:	40003800 	.word	0x40003800
 80007c0:	40021000 	.word	0x40021000
 80007c4:	40010c00 	.word	0x40010c00

080007c8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80007c8:	b480      	push	{r7}
 80007ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80007cc:	e7fe      	b.n	80007cc <NMI_Handler+0x4>

080007ce <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80007ce:	b480      	push	{r7}
 80007d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80007d2:	e7fe      	b.n	80007d2 <HardFault_Handler+0x4>

080007d4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80007d4:	b480      	push	{r7}
 80007d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80007d8:	e7fe      	b.n	80007d8 <MemManage_Handler+0x4>

080007da <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80007da:	b480      	push	{r7}
 80007dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80007de:	e7fe      	b.n	80007de <BusFault_Handler+0x4>

080007e0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80007e0:	b480      	push	{r7}
 80007e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80007e4:	e7fe      	b.n	80007e4 <UsageFault_Handler+0x4>

080007e6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80007e6:	b480      	push	{r7}
 80007e8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80007ea:	bf00      	nop
 80007ec:	46bd      	mov	sp, r7
 80007ee:	bc80      	pop	{r7}
 80007f0:	4770      	bx	lr

080007f2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80007f2:	b480      	push	{r7}
 80007f4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80007f6:	bf00      	nop
 80007f8:	46bd      	mov	sp, r7
 80007fa:	bc80      	pop	{r7}
 80007fc:	4770      	bx	lr

080007fe <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80007fe:	b480      	push	{r7}
 8000800:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000802:	bf00      	nop
 8000804:	46bd      	mov	sp, r7
 8000806:	bc80      	pop	{r7}
 8000808:	4770      	bx	lr

0800080a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800080a:	b580      	push	{r7, lr}
 800080c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800080e:	f000 f875 	bl	80008fc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000812:	bf00      	nop
 8000814:	bd80      	pop	{r7, pc}

08000816 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000816:	b480      	push	{r7}
 8000818:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800081a:	bf00      	nop
 800081c:	46bd      	mov	sp, r7
 800081e:	bc80      	pop	{r7}
 8000820:	4770      	bx	lr
	...

08000824 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000824:	f7ff fff7 	bl	8000816 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000828:	480b      	ldr	r0, [pc, #44]	; (8000858 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800082a:	490c      	ldr	r1, [pc, #48]	; (800085c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800082c:	4a0c      	ldr	r2, [pc, #48]	; (8000860 <LoopFillZerobss+0x16>)
  movs r3, #0
 800082e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000830:	e002      	b.n	8000838 <LoopCopyDataInit>

08000832 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000832:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000834:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000836:	3304      	adds	r3, #4

08000838 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000838:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800083a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800083c:	d3f9      	bcc.n	8000832 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800083e:	4a09      	ldr	r2, [pc, #36]	; (8000864 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000840:	4c09      	ldr	r4, [pc, #36]	; (8000868 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000842:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000844:	e001      	b.n	800084a <LoopFillZerobss>

08000846 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000846:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000848:	3204      	adds	r2, #4

0800084a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800084a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800084c:	d3fb      	bcc.n	8000846 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800084e:	f002 fed9 	bl	8003604 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000852:	f7ff fdb3 	bl	80003bc <main>
  bx lr
 8000856:	4770      	bx	lr
  ldr r0, =_sdata
 8000858:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800085c:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000860:	080036f0 	.word	0x080036f0
  ldr r2, =_sbss
 8000864:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000868:	200000e4 	.word	0x200000e4

0800086c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800086c:	e7fe      	b.n	800086c <ADC1_2_IRQHandler>
	...

08000870 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000870:	b580      	push	{r7, lr}
 8000872:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000874:	4b08      	ldr	r3, [pc, #32]	; (8000898 <HAL_Init+0x28>)
 8000876:	681b      	ldr	r3, [r3, #0]
 8000878:	4a07      	ldr	r2, [pc, #28]	; (8000898 <HAL_Init+0x28>)
 800087a:	f043 0310 	orr.w	r3, r3, #16
 800087e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000880:	2003      	movs	r0, #3
 8000882:	f000 f907 	bl	8000a94 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000886:	200f      	movs	r0, #15
 8000888:	f000 f808 	bl	800089c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800088c:	f7ff fece 	bl	800062c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000890:	2300      	movs	r3, #0
}
 8000892:	4618      	mov	r0, r3
 8000894:	bd80      	pop	{r7, pc}
 8000896:	bf00      	nop
 8000898:	40022000 	.word	0x40022000

0800089c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800089c:	b580      	push	{r7, lr}
 800089e:	b082      	sub	sp, #8
 80008a0:	af00      	add	r7, sp, #0
 80008a2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80008a4:	4b12      	ldr	r3, [pc, #72]	; (80008f0 <HAL_InitTick+0x54>)
 80008a6:	681a      	ldr	r2, [r3, #0]
 80008a8:	4b12      	ldr	r3, [pc, #72]	; (80008f4 <HAL_InitTick+0x58>)
 80008aa:	781b      	ldrb	r3, [r3, #0]
 80008ac:	4619      	mov	r1, r3
 80008ae:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80008b2:	fbb3 f3f1 	udiv	r3, r3, r1
 80008b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80008ba:	4618      	mov	r0, r3
 80008bc:	f000 f911 	bl	8000ae2 <HAL_SYSTICK_Config>
 80008c0:	4603      	mov	r3, r0
 80008c2:	2b00      	cmp	r3, #0
 80008c4:	d001      	beq.n	80008ca <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80008c6:	2301      	movs	r3, #1
 80008c8:	e00e      	b.n	80008e8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80008ca:	687b      	ldr	r3, [r7, #4]
 80008cc:	2b0f      	cmp	r3, #15
 80008ce:	d80a      	bhi.n	80008e6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80008d0:	2200      	movs	r2, #0
 80008d2:	6879      	ldr	r1, [r7, #4]
 80008d4:	f04f 30ff 	mov.w	r0, #4294967295
 80008d8:	f000 f8e7 	bl	8000aaa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80008dc:	4a06      	ldr	r2, [pc, #24]	; (80008f8 <HAL_InitTick+0x5c>)
 80008de:	687b      	ldr	r3, [r7, #4]
 80008e0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80008e2:	2300      	movs	r3, #0
 80008e4:	e000      	b.n	80008e8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80008e6:	2301      	movs	r3, #1
}
 80008e8:	4618      	mov	r0, r3
 80008ea:	3708      	adds	r7, #8
 80008ec:	46bd      	mov	sp, r7
 80008ee:	bd80      	pop	{r7, pc}
 80008f0:	20000000 	.word	0x20000000
 80008f4:	20000008 	.word	0x20000008
 80008f8:	20000004 	.word	0x20000004

080008fc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80008fc:	b480      	push	{r7}
 80008fe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000900:	4b05      	ldr	r3, [pc, #20]	; (8000918 <HAL_IncTick+0x1c>)
 8000902:	781b      	ldrb	r3, [r3, #0]
 8000904:	461a      	mov	r2, r3
 8000906:	4b05      	ldr	r3, [pc, #20]	; (800091c <HAL_IncTick+0x20>)
 8000908:	681b      	ldr	r3, [r3, #0]
 800090a:	4413      	add	r3, r2
 800090c:	4a03      	ldr	r2, [pc, #12]	; (800091c <HAL_IncTick+0x20>)
 800090e:	6013      	str	r3, [r2, #0]
}
 8000910:	bf00      	nop
 8000912:	46bd      	mov	sp, r7
 8000914:	bc80      	pop	{r7}
 8000916:	4770      	bx	lr
 8000918:	20000008 	.word	0x20000008
 800091c:	200000d4 	.word	0x200000d4

08000920 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000920:	b480      	push	{r7}
 8000922:	af00      	add	r7, sp, #0
  return uwTick;
 8000924:	4b02      	ldr	r3, [pc, #8]	; (8000930 <HAL_GetTick+0x10>)
 8000926:	681b      	ldr	r3, [r3, #0]
}
 8000928:	4618      	mov	r0, r3
 800092a:	46bd      	mov	sp, r7
 800092c:	bc80      	pop	{r7}
 800092e:	4770      	bx	lr
 8000930:	200000d4 	.word	0x200000d4

08000934 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000934:	b480      	push	{r7}
 8000936:	b085      	sub	sp, #20
 8000938:	af00      	add	r7, sp, #0
 800093a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800093c:	687b      	ldr	r3, [r7, #4]
 800093e:	f003 0307 	and.w	r3, r3, #7
 8000942:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000944:	4b0c      	ldr	r3, [pc, #48]	; (8000978 <__NVIC_SetPriorityGrouping+0x44>)
 8000946:	68db      	ldr	r3, [r3, #12]
 8000948:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800094a:	68ba      	ldr	r2, [r7, #8]
 800094c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000950:	4013      	ands	r3, r2
 8000952:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000954:	68fb      	ldr	r3, [r7, #12]
 8000956:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000958:	68bb      	ldr	r3, [r7, #8]
 800095a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800095c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000960:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000964:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000966:	4a04      	ldr	r2, [pc, #16]	; (8000978 <__NVIC_SetPriorityGrouping+0x44>)
 8000968:	68bb      	ldr	r3, [r7, #8]
 800096a:	60d3      	str	r3, [r2, #12]
}
 800096c:	bf00      	nop
 800096e:	3714      	adds	r7, #20
 8000970:	46bd      	mov	sp, r7
 8000972:	bc80      	pop	{r7}
 8000974:	4770      	bx	lr
 8000976:	bf00      	nop
 8000978:	e000ed00 	.word	0xe000ed00

0800097c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800097c:	b480      	push	{r7}
 800097e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000980:	4b04      	ldr	r3, [pc, #16]	; (8000994 <__NVIC_GetPriorityGrouping+0x18>)
 8000982:	68db      	ldr	r3, [r3, #12]
 8000984:	0a1b      	lsrs	r3, r3, #8
 8000986:	f003 0307 	and.w	r3, r3, #7
}
 800098a:	4618      	mov	r0, r3
 800098c:	46bd      	mov	sp, r7
 800098e:	bc80      	pop	{r7}
 8000990:	4770      	bx	lr
 8000992:	bf00      	nop
 8000994:	e000ed00 	.word	0xe000ed00

08000998 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000998:	b480      	push	{r7}
 800099a:	b083      	sub	sp, #12
 800099c:	af00      	add	r7, sp, #0
 800099e:	4603      	mov	r3, r0
 80009a0:	6039      	str	r1, [r7, #0]
 80009a2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80009a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009a8:	2b00      	cmp	r3, #0
 80009aa:	db0a      	blt.n	80009c2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80009ac:	683b      	ldr	r3, [r7, #0]
 80009ae:	b2da      	uxtb	r2, r3
 80009b0:	490c      	ldr	r1, [pc, #48]	; (80009e4 <__NVIC_SetPriority+0x4c>)
 80009b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009b6:	0112      	lsls	r2, r2, #4
 80009b8:	b2d2      	uxtb	r2, r2
 80009ba:	440b      	add	r3, r1
 80009bc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80009c0:	e00a      	b.n	80009d8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80009c2:	683b      	ldr	r3, [r7, #0]
 80009c4:	b2da      	uxtb	r2, r3
 80009c6:	4908      	ldr	r1, [pc, #32]	; (80009e8 <__NVIC_SetPriority+0x50>)
 80009c8:	79fb      	ldrb	r3, [r7, #7]
 80009ca:	f003 030f 	and.w	r3, r3, #15
 80009ce:	3b04      	subs	r3, #4
 80009d0:	0112      	lsls	r2, r2, #4
 80009d2:	b2d2      	uxtb	r2, r2
 80009d4:	440b      	add	r3, r1
 80009d6:	761a      	strb	r2, [r3, #24]
}
 80009d8:	bf00      	nop
 80009da:	370c      	adds	r7, #12
 80009dc:	46bd      	mov	sp, r7
 80009de:	bc80      	pop	{r7}
 80009e0:	4770      	bx	lr
 80009e2:	bf00      	nop
 80009e4:	e000e100 	.word	0xe000e100
 80009e8:	e000ed00 	.word	0xe000ed00

080009ec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80009ec:	b480      	push	{r7}
 80009ee:	b089      	sub	sp, #36	; 0x24
 80009f0:	af00      	add	r7, sp, #0
 80009f2:	60f8      	str	r0, [r7, #12]
 80009f4:	60b9      	str	r1, [r7, #8]
 80009f6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80009f8:	68fb      	ldr	r3, [r7, #12]
 80009fa:	f003 0307 	and.w	r3, r3, #7
 80009fe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000a00:	69fb      	ldr	r3, [r7, #28]
 8000a02:	f1c3 0307 	rsb	r3, r3, #7
 8000a06:	2b04      	cmp	r3, #4
 8000a08:	bf28      	it	cs
 8000a0a:	2304      	movcs	r3, #4
 8000a0c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000a0e:	69fb      	ldr	r3, [r7, #28]
 8000a10:	3304      	adds	r3, #4
 8000a12:	2b06      	cmp	r3, #6
 8000a14:	d902      	bls.n	8000a1c <NVIC_EncodePriority+0x30>
 8000a16:	69fb      	ldr	r3, [r7, #28]
 8000a18:	3b03      	subs	r3, #3
 8000a1a:	e000      	b.n	8000a1e <NVIC_EncodePriority+0x32>
 8000a1c:	2300      	movs	r3, #0
 8000a1e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a20:	f04f 32ff 	mov.w	r2, #4294967295
 8000a24:	69bb      	ldr	r3, [r7, #24]
 8000a26:	fa02 f303 	lsl.w	r3, r2, r3
 8000a2a:	43da      	mvns	r2, r3
 8000a2c:	68bb      	ldr	r3, [r7, #8]
 8000a2e:	401a      	ands	r2, r3
 8000a30:	697b      	ldr	r3, [r7, #20]
 8000a32:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000a34:	f04f 31ff 	mov.w	r1, #4294967295
 8000a38:	697b      	ldr	r3, [r7, #20]
 8000a3a:	fa01 f303 	lsl.w	r3, r1, r3
 8000a3e:	43d9      	mvns	r1, r3
 8000a40:	687b      	ldr	r3, [r7, #4]
 8000a42:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a44:	4313      	orrs	r3, r2
         );
}
 8000a46:	4618      	mov	r0, r3
 8000a48:	3724      	adds	r7, #36	; 0x24
 8000a4a:	46bd      	mov	sp, r7
 8000a4c:	bc80      	pop	{r7}
 8000a4e:	4770      	bx	lr

08000a50 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000a50:	b580      	push	{r7, lr}
 8000a52:	b082      	sub	sp, #8
 8000a54:	af00      	add	r7, sp, #0
 8000a56:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000a58:	687b      	ldr	r3, [r7, #4]
 8000a5a:	3b01      	subs	r3, #1
 8000a5c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000a60:	d301      	bcc.n	8000a66 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000a62:	2301      	movs	r3, #1
 8000a64:	e00f      	b.n	8000a86 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000a66:	4a0a      	ldr	r2, [pc, #40]	; (8000a90 <SysTick_Config+0x40>)
 8000a68:	687b      	ldr	r3, [r7, #4]
 8000a6a:	3b01      	subs	r3, #1
 8000a6c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000a6e:	210f      	movs	r1, #15
 8000a70:	f04f 30ff 	mov.w	r0, #4294967295
 8000a74:	f7ff ff90 	bl	8000998 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000a78:	4b05      	ldr	r3, [pc, #20]	; (8000a90 <SysTick_Config+0x40>)
 8000a7a:	2200      	movs	r2, #0
 8000a7c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000a7e:	4b04      	ldr	r3, [pc, #16]	; (8000a90 <SysTick_Config+0x40>)
 8000a80:	2207      	movs	r2, #7
 8000a82:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000a84:	2300      	movs	r3, #0
}
 8000a86:	4618      	mov	r0, r3
 8000a88:	3708      	adds	r7, #8
 8000a8a:	46bd      	mov	sp, r7
 8000a8c:	bd80      	pop	{r7, pc}
 8000a8e:	bf00      	nop
 8000a90:	e000e010 	.word	0xe000e010

08000a94 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000a94:	b580      	push	{r7, lr}
 8000a96:	b082      	sub	sp, #8
 8000a98:	af00      	add	r7, sp, #0
 8000a9a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000a9c:	6878      	ldr	r0, [r7, #4]
 8000a9e:	f7ff ff49 	bl	8000934 <__NVIC_SetPriorityGrouping>
}
 8000aa2:	bf00      	nop
 8000aa4:	3708      	adds	r7, #8
 8000aa6:	46bd      	mov	sp, r7
 8000aa8:	bd80      	pop	{r7, pc}

08000aaa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000aaa:	b580      	push	{r7, lr}
 8000aac:	b086      	sub	sp, #24
 8000aae:	af00      	add	r7, sp, #0
 8000ab0:	4603      	mov	r3, r0
 8000ab2:	60b9      	str	r1, [r7, #8]
 8000ab4:	607a      	str	r2, [r7, #4]
 8000ab6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000ab8:	2300      	movs	r3, #0
 8000aba:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000abc:	f7ff ff5e 	bl	800097c <__NVIC_GetPriorityGrouping>
 8000ac0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000ac2:	687a      	ldr	r2, [r7, #4]
 8000ac4:	68b9      	ldr	r1, [r7, #8]
 8000ac6:	6978      	ldr	r0, [r7, #20]
 8000ac8:	f7ff ff90 	bl	80009ec <NVIC_EncodePriority>
 8000acc:	4602      	mov	r2, r0
 8000ace:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ad2:	4611      	mov	r1, r2
 8000ad4:	4618      	mov	r0, r3
 8000ad6:	f7ff ff5f 	bl	8000998 <__NVIC_SetPriority>
}
 8000ada:	bf00      	nop
 8000adc:	3718      	adds	r7, #24
 8000ade:	46bd      	mov	sp, r7
 8000ae0:	bd80      	pop	{r7, pc}

08000ae2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000ae2:	b580      	push	{r7, lr}
 8000ae4:	b082      	sub	sp, #8
 8000ae6:	af00      	add	r7, sp, #0
 8000ae8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000aea:	6878      	ldr	r0, [r7, #4]
 8000aec:	f7ff ffb0 	bl	8000a50 <SysTick_Config>
 8000af0:	4603      	mov	r3, r0
}
 8000af2:	4618      	mov	r0, r3
 8000af4:	3708      	adds	r7, #8
 8000af6:	46bd      	mov	sp, r7
 8000af8:	bd80      	pop	{r7, pc}
	...

08000afc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000afc:	b480      	push	{r7}
 8000afe:	b08b      	sub	sp, #44	; 0x2c
 8000b00:	af00      	add	r7, sp, #0
 8000b02:	6078      	str	r0, [r7, #4]
 8000b04:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000b06:	2300      	movs	r3, #0
 8000b08:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000b0a:	2300      	movs	r3, #0
 8000b0c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000b0e:	e169      	b.n	8000de4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000b10:	2201      	movs	r2, #1
 8000b12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b14:	fa02 f303 	lsl.w	r3, r2, r3
 8000b18:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000b1a:	683b      	ldr	r3, [r7, #0]
 8000b1c:	681b      	ldr	r3, [r3, #0]
 8000b1e:	69fa      	ldr	r2, [r7, #28]
 8000b20:	4013      	ands	r3, r2
 8000b22:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000b24:	69ba      	ldr	r2, [r7, #24]
 8000b26:	69fb      	ldr	r3, [r7, #28]
 8000b28:	429a      	cmp	r2, r3
 8000b2a:	f040 8158 	bne.w	8000dde <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000b2e:	683b      	ldr	r3, [r7, #0]
 8000b30:	685b      	ldr	r3, [r3, #4]
 8000b32:	4a9a      	ldr	r2, [pc, #616]	; (8000d9c <HAL_GPIO_Init+0x2a0>)
 8000b34:	4293      	cmp	r3, r2
 8000b36:	d05e      	beq.n	8000bf6 <HAL_GPIO_Init+0xfa>
 8000b38:	4a98      	ldr	r2, [pc, #608]	; (8000d9c <HAL_GPIO_Init+0x2a0>)
 8000b3a:	4293      	cmp	r3, r2
 8000b3c:	d875      	bhi.n	8000c2a <HAL_GPIO_Init+0x12e>
 8000b3e:	4a98      	ldr	r2, [pc, #608]	; (8000da0 <HAL_GPIO_Init+0x2a4>)
 8000b40:	4293      	cmp	r3, r2
 8000b42:	d058      	beq.n	8000bf6 <HAL_GPIO_Init+0xfa>
 8000b44:	4a96      	ldr	r2, [pc, #600]	; (8000da0 <HAL_GPIO_Init+0x2a4>)
 8000b46:	4293      	cmp	r3, r2
 8000b48:	d86f      	bhi.n	8000c2a <HAL_GPIO_Init+0x12e>
 8000b4a:	4a96      	ldr	r2, [pc, #600]	; (8000da4 <HAL_GPIO_Init+0x2a8>)
 8000b4c:	4293      	cmp	r3, r2
 8000b4e:	d052      	beq.n	8000bf6 <HAL_GPIO_Init+0xfa>
 8000b50:	4a94      	ldr	r2, [pc, #592]	; (8000da4 <HAL_GPIO_Init+0x2a8>)
 8000b52:	4293      	cmp	r3, r2
 8000b54:	d869      	bhi.n	8000c2a <HAL_GPIO_Init+0x12e>
 8000b56:	4a94      	ldr	r2, [pc, #592]	; (8000da8 <HAL_GPIO_Init+0x2ac>)
 8000b58:	4293      	cmp	r3, r2
 8000b5a:	d04c      	beq.n	8000bf6 <HAL_GPIO_Init+0xfa>
 8000b5c:	4a92      	ldr	r2, [pc, #584]	; (8000da8 <HAL_GPIO_Init+0x2ac>)
 8000b5e:	4293      	cmp	r3, r2
 8000b60:	d863      	bhi.n	8000c2a <HAL_GPIO_Init+0x12e>
 8000b62:	4a92      	ldr	r2, [pc, #584]	; (8000dac <HAL_GPIO_Init+0x2b0>)
 8000b64:	4293      	cmp	r3, r2
 8000b66:	d046      	beq.n	8000bf6 <HAL_GPIO_Init+0xfa>
 8000b68:	4a90      	ldr	r2, [pc, #576]	; (8000dac <HAL_GPIO_Init+0x2b0>)
 8000b6a:	4293      	cmp	r3, r2
 8000b6c:	d85d      	bhi.n	8000c2a <HAL_GPIO_Init+0x12e>
 8000b6e:	2b12      	cmp	r3, #18
 8000b70:	d82a      	bhi.n	8000bc8 <HAL_GPIO_Init+0xcc>
 8000b72:	2b12      	cmp	r3, #18
 8000b74:	d859      	bhi.n	8000c2a <HAL_GPIO_Init+0x12e>
 8000b76:	a201      	add	r2, pc, #4	; (adr r2, 8000b7c <HAL_GPIO_Init+0x80>)
 8000b78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b7c:	08000bf7 	.word	0x08000bf7
 8000b80:	08000bd1 	.word	0x08000bd1
 8000b84:	08000be3 	.word	0x08000be3
 8000b88:	08000c25 	.word	0x08000c25
 8000b8c:	08000c2b 	.word	0x08000c2b
 8000b90:	08000c2b 	.word	0x08000c2b
 8000b94:	08000c2b 	.word	0x08000c2b
 8000b98:	08000c2b 	.word	0x08000c2b
 8000b9c:	08000c2b 	.word	0x08000c2b
 8000ba0:	08000c2b 	.word	0x08000c2b
 8000ba4:	08000c2b 	.word	0x08000c2b
 8000ba8:	08000c2b 	.word	0x08000c2b
 8000bac:	08000c2b 	.word	0x08000c2b
 8000bb0:	08000c2b 	.word	0x08000c2b
 8000bb4:	08000c2b 	.word	0x08000c2b
 8000bb8:	08000c2b 	.word	0x08000c2b
 8000bbc:	08000c2b 	.word	0x08000c2b
 8000bc0:	08000bd9 	.word	0x08000bd9
 8000bc4:	08000bed 	.word	0x08000bed
 8000bc8:	4a79      	ldr	r2, [pc, #484]	; (8000db0 <HAL_GPIO_Init+0x2b4>)
 8000bca:	4293      	cmp	r3, r2
 8000bcc:	d013      	beq.n	8000bf6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000bce:	e02c      	b.n	8000c2a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000bd0:	683b      	ldr	r3, [r7, #0]
 8000bd2:	68db      	ldr	r3, [r3, #12]
 8000bd4:	623b      	str	r3, [r7, #32]
          break;
 8000bd6:	e029      	b.n	8000c2c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000bd8:	683b      	ldr	r3, [r7, #0]
 8000bda:	68db      	ldr	r3, [r3, #12]
 8000bdc:	3304      	adds	r3, #4
 8000bde:	623b      	str	r3, [r7, #32]
          break;
 8000be0:	e024      	b.n	8000c2c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000be2:	683b      	ldr	r3, [r7, #0]
 8000be4:	68db      	ldr	r3, [r3, #12]
 8000be6:	3308      	adds	r3, #8
 8000be8:	623b      	str	r3, [r7, #32]
          break;
 8000bea:	e01f      	b.n	8000c2c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000bec:	683b      	ldr	r3, [r7, #0]
 8000bee:	68db      	ldr	r3, [r3, #12]
 8000bf0:	330c      	adds	r3, #12
 8000bf2:	623b      	str	r3, [r7, #32]
          break;
 8000bf4:	e01a      	b.n	8000c2c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000bf6:	683b      	ldr	r3, [r7, #0]
 8000bf8:	689b      	ldr	r3, [r3, #8]
 8000bfa:	2b00      	cmp	r3, #0
 8000bfc:	d102      	bne.n	8000c04 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000bfe:	2304      	movs	r3, #4
 8000c00:	623b      	str	r3, [r7, #32]
          break;
 8000c02:	e013      	b.n	8000c2c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000c04:	683b      	ldr	r3, [r7, #0]
 8000c06:	689b      	ldr	r3, [r3, #8]
 8000c08:	2b01      	cmp	r3, #1
 8000c0a:	d105      	bne.n	8000c18 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000c0c:	2308      	movs	r3, #8
 8000c0e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	69fa      	ldr	r2, [r7, #28]
 8000c14:	611a      	str	r2, [r3, #16]
          break;
 8000c16:	e009      	b.n	8000c2c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000c18:	2308      	movs	r3, #8
 8000c1a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	69fa      	ldr	r2, [r7, #28]
 8000c20:	615a      	str	r2, [r3, #20]
          break;
 8000c22:	e003      	b.n	8000c2c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000c24:	2300      	movs	r3, #0
 8000c26:	623b      	str	r3, [r7, #32]
          break;
 8000c28:	e000      	b.n	8000c2c <HAL_GPIO_Init+0x130>
          break;
 8000c2a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000c2c:	69bb      	ldr	r3, [r7, #24]
 8000c2e:	2bff      	cmp	r3, #255	; 0xff
 8000c30:	d801      	bhi.n	8000c36 <HAL_GPIO_Init+0x13a>
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	e001      	b.n	8000c3a <HAL_GPIO_Init+0x13e>
 8000c36:	687b      	ldr	r3, [r7, #4]
 8000c38:	3304      	adds	r3, #4
 8000c3a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000c3c:	69bb      	ldr	r3, [r7, #24]
 8000c3e:	2bff      	cmp	r3, #255	; 0xff
 8000c40:	d802      	bhi.n	8000c48 <HAL_GPIO_Init+0x14c>
 8000c42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c44:	009b      	lsls	r3, r3, #2
 8000c46:	e002      	b.n	8000c4e <HAL_GPIO_Init+0x152>
 8000c48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c4a:	3b08      	subs	r3, #8
 8000c4c:	009b      	lsls	r3, r3, #2
 8000c4e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000c50:	697b      	ldr	r3, [r7, #20]
 8000c52:	681a      	ldr	r2, [r3, #0]
 8000c54:	210f      	movs	r1, #15
 8000c56:	693b      	ldr	r3, [r7, #16]
 8000c58:	fa01 f303 	lsl.w	r3, r1, r3
 8000c5c:	43db      	mvns	r3, r3
 8000c5e:	401a      	ands	r2, r3
 8000c60:	6a39      	ldr	r1, [r7, #32]
 8000c62:	693b      	ldr	r3, [r7, #16]
 8000c64:	fa01 f303 	lsl.w	r3, r1, r3
 8000c68:	431a      	orrs	r2, r3
 8000c6a:	697b      	ldr	r3, [r7, #20]
 8000c6c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000c6e:	683b      	ldr	r3, [r7, #0]
 8000c70:	685b      	ldr	r3, [r3, #4]
 8000c72:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000c76:	2b00      	cmp	r3, #0
 8000c78:	f000 80b1 	beq.w	8000dde <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000c7c:	4b4d      	ldr	r3, [pc, #308]	; (8000db4 <HAL_GPIO_Init+0x2b8>)
 8000c7e:	699b      	ldr	r3, [r3, #24]
 8000c80:	4a4c      	ldr	r2, [pc, #304]	; (8000db4 <HAL_GPIO_Init+0x2b8>)
 8000c82:	f043 0301 	orr.w	r3, r3, #1
 8000c86:	6193      	str	r3, [r2, #24]
 8000c88:	4b4a      	ldr	r3, [pc, #296]	; (8000db4 <HAL_GPIO_Init+0x2b8>)
 8000c8a:	699b      	ldr	r3, [r3, #24]
 8000c8c:	f003 0301 	and.w	r3, r3, #1
 8000c90:	60bb      	str	r3, [r7, #8]
 8000c92:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000c94:	4a48      	ldr	r2, [pc, #288]	; (8000db8 <HAL_GPIO_Init+0x2bc>)
 8000c96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c98:	089b      	lsrs	r3, r3, #2
 8000c9a:	3302      	adds	r3, #2
 8000c9c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ca0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000ca2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ca4:	f003 0303 	and.w	r3, r3, #3
 8000ca8:	009b      	lsls	r3, r3, #2
 8000caa:	220f      	movs	r2, #15
 8000cac:	fa02 f303 	lsl.w	r3, r2, r3
 8000cb0:	43db      	mvns	r3, r3
 8000cb2:	68fa      	ldr	r2, [r7, #12]
 8000cb4:	4013      	ands	r3, r2
 8000cb6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	4a40      	ldr	r2, [pc, #256]	; (8000dbc <HAL_GPIO_Init+0x2c0>)
 8000cbc:	4293      	cmp	r3, r2
 8000cbe:	d013      	beq.n	8000ce8 <HAL_GPIO_Init+0x1ec>
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	4a3f      	ldr	r2, [pc, #252]	; (8000dc0 <HAL_GPIO_Init+0x2c4>)
 8000cc4:	4293      	cmp	r3, r2
 8000cc6:	d00d      	beq.n	8000ce4 <HAL_GPIO_Init+0x1e8>
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	4a3e      	ldr	r2, [pc, #248]	; (8000dc4 <HAL_GPIO_Init+0x2c8>)
 8000ccc:	4293      	cmp	r3, r2
 8000cce:	d007      	beq.n	8000ce0 <HAL_GPIO_Init+0x1e4>
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	4a3d      	ldr	r2, [pc, #244]	; (8000dc8 <HAL_GPIO_Init+0x2cc>)
 8000cd4:	4293      	cmp	r3, r2
 8000cd6:	d101      	bne.n	8000cdc <HAL_GPIO_Init+0x1e0>
 8000cd8:	2303      	movs	r3, #3
 8000cda:	e006      	b.n	8000cea <HAL_GPIO_Init+0x1ee>
 8000cdc:	2304      	movs	r3, #4
 8000cde:	e004      	b.n	8000cea <HAL_GPIO_Init+0x1ee>
 8000ce0:	2302      	movs	r3, #2
 8000ce2:	e002      	b.n	8000cea <HAL_GPIO_Init+0x1ee>
 8000ce4:	2301      	movs	r3, #1
 8000ce6:	e000      	b.n	8000cea <HAL_GPIO_Init+0x1ee>
 8000ce8:	2300      	movs	r3, #0
 8000cea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000cec:	f002 0203 	and.w	r2, r2, #3
 8000cf0:	0092      	lsls	r2, r2, #2
 8000cf2:	4093      	lsls	r3, r2
 8000cf4:	68fa      	ldr	r2, [r7, #12]
 8000cf6:	4313      	orrs	r3, r2
 8000cf8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000cfa:	492f      	ldr	r1, [pc, #188]	; (8000db8 <HAL_GPIO_Init+0x2bc>)
 8000cfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000cfe:	089b      	lsrs	r3, r3, #2
 8000d00:	3302      	adds	r3, #2
 8000d02:	68fa      	ldr	r2, [r7, #12]
 8000d04:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000d08:	683b      	ldr	r3, [r7, #0]
 8000d0a:	685b      	ldr	r3, [r3, #4]
 8000d0c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000d10:	2b00      	cmp	r3, #0
 8000d12:	d006      	beq.n	8000d22 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000d14:	4b2d      	ldr	r3, [pc, #180]	; (8000dcc <HAL_GPIO_Init+0x2d0>)
 8000d16:	689a      	ldr	r2, [r3, #8]
 8000d18:	492c      	ldr	r1, [pc, #176]	; (8000dcc <HAL_GPIO_Init+0x2d0>)
 8000d1a:	69bb      	ldr	r3, [r7, #24]
 8000d1c:	4313      	orrs	r3, r2
 8000d1e:	608b      	str	r3, [r1, #8]
 8000d20:	e006      	b.n	8000d30 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000d22:	4b2a      	ldr	r3, [pc, #168]	; (8000dcc <HAL_GPIO_Init+0x2d0>)
 8000d24:	689a      	ldr	r2, [r3, #8]
 8000d26:	69bb      	ldr	r3, [r7, #24]
 8000d28:	43db      	mvns	r3, r3
 8000d2a:	4928      	ldr	r1, [pc, #160]	; (8000dcc <HAL_GPIO_Init+0x2d0>)
 8000d2c:	4013      	ands	r3, r2
 8000d2e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000d30:	683b      	ldr	r3, [r7, #0]
 8000d32:	685b      	ldr	r3, [r3, #4]
 8000d34:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000d38:	2b00      	cmp	r3, #0
 8000d3a:	d006      	beq.n	8000d4a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000d3c:	4b23      	ldr	r3, [pc, #140]	; (8000dcc <HAL_GPIO_Init+0x2d0>)
 8000d3e:	68da      	ldr	r2, [r3, #12]
 8000d40:	4922      	ldr	r1, [pc, #136]	; (8000dcc <HAL_GPIO_Init+0x2d0>)
 8000d42:	69bb      	ldr	r3, [r7, #24]
 8000d44:	4313      	orrs	r3, r2
 8000d46:	60cb      	str	r3, [r1, #12]
 8000d48:	e006      	b.n	8000d58 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000d4a:	4b20      	ldr	r3, [pc, #128]	; (8000dcc <HAL_GPIO_Init+0x2d0>)
 8000d4c:	68da      	ldr	r2, [r3, #12]
 8000d4e:	69bb      	ldr	r3, [r7, #24]
 8000d50:	43db      	mvns	r3, r3
 8000d52:	491e      	ldr	r1, [pc, #120]	; (8000dcc <HAL_GPIO_Init+0x2d0>)
 8000d54:	4013      	ands	r3, r2
 8000d56:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000d58:	683b      	ldr	r3, [r7, #0]
 8000d5a:	685b      	ldr	r3, [r3, #4]
 8000d5c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	d006      	beq.n	8000d72 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000d64:	4b19      	ldr	r3, [pc, #100]	; (8000dcc <HAL_GPIO_Init+0x2d0>)
 8000d66:	685a      	ldr	r2, [r3, #4]
 8000d68:	4918      	ldr	r1, [pc, #96]	; (8000dcc <HAL_GPIO_Init+0x2d0>)
 8000d6a:	69bb      	ldr	r3, [r7, #24]
 8000d6c:	4313      	orrs	r3, r2
 8000d6e:	604b      	str	r3, [r1, #4]
 8000d70:	e006      	b.n	8000d80 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000d72:	4b16      	ldr	r3, [pc, #88]	; (8000dcc <HAL_GPIO_Init+0x2d0>)
 8000d74:	685a      	ldr	r2, [r3, #4]
 8000d76:	69bb      	ldr	r3, [r7, #24]
 8000d78:	43db      	mvns	r3, r3
 8000d7a:	4914      	ldr	r1, [pc, #80]	; (8000dcc <HAL_GPIO_Init+0x2d0>)
 8000d7c:	4013      	ands	r3, r2
 8000d7e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000d80:	683b      	ldr	r3, [r7, #0]
 8000d82:	685b      	ldr	r3, [r3, #4]
 8000d84:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000d88:	2b00      	cmp	r3, #0
 8000d8a:	d021      	beq.n	8000dd0 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000d8c:	4b0f      	ldr	r3, [pc, #60]	; (8000dcc <HAL_GPIO_Init+0x2d0>)
 8000d8e:	681a      	ldr	r2, [r3, #0]
 8000d90:	490e      	ldr	r1, [pc, #56]	; (8000dcc <HAL_GPIO_Init+0x2d0>)
 8000d92:	69bb      	ldr	r3, [r7, #24]
 8000d94:	4313      	orrs	r3, r2
 8000d96:	600b      	str	r3, [r1, #0]
 8000d98:	e021      	b.n	8000dde <HAL_GPIO_Init+0x2e2>
 8000d9a:	bf00      	nop
 8000d9c:	10320000 	.word	0x10320000
 8000da0:	10310000 	.word	0x10310000
 8000da4:	10220000 	.word	0x10220000
 8000da8:	10210000 	.word	0x10210000
 8000dac:	10120000 	.word	0x10120000
 8000db0:	10110000 	.word	0x10110000
 8000db4:	40021000 	.word	0x40021000
 8000db8:	40010000 	.word	0x40010000
 8000dbc:	40010800 	.word	0x40010800
 8000dc0:	40010c00 	.word	0x40010c00
 8000dc4:	40011000 	.word	0x40011000
 8000dc8:	40011400 	.word	0x40011400
 8000dcc:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000dd0:	4b0b      	ldr	r3, [pc, #44]	; (8000e00 <HAL_GPIO_Init+0x304>)
 8000dd2:	681a      	ldr	r2, [r3, #0]
 8000dd4:	69bb      	ldr	r3, [r7, #24]
 8000dd6:	43db      	mvns	r3, r3
 8000dd8:	4909      	ldr	r1, [pc, #36]	; (8000e00 <HAL_GPIO_Init+0x304>)
 8000dda:	4013      	ands	r3, r2
 8000ddc:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8000dde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000de0:	3301      	adds	r3, #1
 8000de2:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000de4:	683b      	ldr	r3, [r7, #0]
 8000de6:	681a      	ldr	r2, [r3, #0]
 8000de8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000dea:	fa22 f303 	lsr.w	r3, r2, r3
 8000dee:	2b00      	cmp	r3, #0
 8000df0:	f47f ae8e 	bne.w	8000b10 <HAL_GPIO_Init+0x14>
  }
}
 8000df4:	bf00      	nop
 8000df6:	bf00      	nop
 8000df8:	372c      	adds	r7, #44	; 0x2c
 8000dfa:	46bd      	mov	sp, r7
 8000dfc:	bc80      	pop	{r7}
 8000dfe:	4770      	bx	lr
 8000e00:	40010400 	.word	0x40010400

08000e04 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000e04:	b480      	push	{r7}
 8000e06:	b083      	sub	sp, #12
 8000e08:	af00      	add	r7, sp, #0
 8000e0a:	6078      	str	r0, [r7, #4]
 8000e0c:	460b      	mov	r3, r1
 8000e0e:	807b      	strh	r3, [r7, #2]
 8000e10:	4613      	mov	r3, r2
 8000e12:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000e14:	787b      	ldrb	r3, [r7, #1]
 8000e16:	2b00      	cmp	r3, #0
 8000e18:	d003      	beq.n	8000e22 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000e1a:	887a      	ldrh	r2, [r7, #2]
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000e20:	e003      	b.n	8000e2a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000e22:	887b      	ldrh	r3, [r7, #2]
 8000e24:	041a      	lsls	r2, r3, #16
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	611a      	str	r2, [r3, #16]
}
 8000e2a:	bf00      	nop
 8000e2c:	370c      	adds	r7, #12
 8000e2e:	46bd      	mov	sp, r7
 8000e30:	bc80      	pop	{r7}
 8000e32:	4770      	bx	lr

08000e34 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8000e34:	b580      	push	{r7, lr}
 8000e36:	b084      	sub	sp, #16
 8000e38:	af00      	add	r7, sp, #0
 8000e3a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	2b00      	cmp	r3, #0
 8000e40:	d101      	bne.n	8000e46 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8000e42:	2301      	movs	r3, #1
 8000e44:	e12b      	b.n	800109e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8000e4c:	b2db      	uxtb	r3, r3
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	d106      	bne.n	8000e60 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	2200      	movs	r2, #0
 8000e56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8000e5a:	6878      	ldr	r0, [r7, #4]
 8000e5c:	f7ff fc18 	bl	8000690 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	2224      	movs	r2, #36	; 0x24
 8000e64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	681b      	ldr	r3, [r3, #0]
 8000e6c:	681a      	ldr	r2, [r3, #0]
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	681b      	ldr	r3, [r3, #0]
 8000e72:	f022 0201 	bic.w	r2, r2, #1
 8000e76:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	681b      	ldr	r3, [r3, #0]
 8000e7c:	681a      	ldr	r2, [r3, #0]
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	681b      	ldr	r3, [r3, #0]
 8000e82:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8000e86:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	681a      	ldr	r2, [r3, #0]
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	681b      	ldr	r3, [r3, #0]
 8000e92:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8000e96:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8000e98:	f001 f832 	bl	8001f00 <HAL_RCC_GetPCLK1Freq>
 8000e9c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	685b      	ldr	r3, [r3, #4]
 8000ea2:	4a81      	ldr	r2, [pc, #516]	; (80010a8 <HAL_I2C_Init+0x274>)
 8000ea4:	4293      	cmp	r3, r2
 8000ea6:	d807      	bhi.n	8000eb8 <HAL_I2C_Init+0x84>
 8000ea8:	68fb      	ldr	r3, [r7, #12]
 8000eaa:	4a80      	ldr	r2, [pc, #512]	; (80010ac <HAL_I2C_Init+0x278>)
 8000eac:	4293      	cmp	r3, r2
 8000eae:	bf94      	ite	ls
 8000eb0:	2301      	movls	r3, #1
 8000eb2:	2300      	movhi	r3, #0
 8000eb4:	b2db      	uxtb	r3, r3
 8000eb6:	e006      	b.n	8000ec6 <HAL_I2C_Init+0x92>
 8000eb8:	68fb      	ldr	r3, [r7, #12]
 8000eba:	4a7d      	ldr	r2, [pc, #500]	; (80010b0 <HAL_I2C_Init+0x27c>)
 8000ebc:	4293      	cmp	r3, r2
 8000ebe:	bf94      	ite	ls
 8000ec0:	2301      	movls	r3, #1
 8000ec2:	2300      	movhi	r3, #0
 8000ec4:	b2db      	uxtb	r3, r3
 8000ec6:	2b00      	cmp	r3, #0
 8000ec8:	d001      	beq.n	8000ece <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8000eca:	2301      	movs	r3, #1
 8000ecc:	e0e7      	b.n	800109e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8000ece:	68fb      	ldr	r3, [r7, #12]
 8000ed0:	4a78      	ldr	r2, [pc, #480]	; (80010b4 <HAL_I2C_Init+0x280>)
 8000ed2:	fba2 2303 	umull	r2, r3, r2, r3
 8000ed6:	0c9b      	lsrs	r3, r3, #18
 8000ed8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	681b      	ldr	r3, [r3, #0]
 8000ede:	685b      	ldr	r3, [r3, #4]
 8000ee0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	681b      	ldr	r3, [r3, #0]
 8000ee8:	68ba      	ldr	r2, [r7, #8]
 8000eea:	430a      	orrs	r2, r1
 8000eec:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	681b      	ldr	r3, [r3, #0]
 8000ef2:	6a1b      	ldr	r3, [r3, #32]
 8000ef4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	685b      	ldr	r3, [r3, #4]
 8000efc:	4a6a      	ldr	r2, [pc, #424]	; (80010a8 <HAL_I2C_Init+0x274>)
 8000efe:	4293      	cmp	r3, r2
 8000f00:	d802      	bhi.n	8000f08 <HAL_I2C_Init+0xd4>
 8000f02:	68bb      	ldr	r3, [r7, #8]
 8000f04:	3301      	adds	r3, #1
 8000f06:	e009      	b.n	8000f1c <HAL_I2C_Init+0xe8>
 8000f08:	68bb      	ldr	r3, [r7, #8]
 8000f0a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8000f0e:	fb02 f303 	mul.w	r3, r2, r3
 8000f12:	4a69      	ldr	r2, [pc, #420]	; (80010b8 <HAL_I2C_Init+0x284>)
 8000f14:	fba2 2303 	umull	r2, r3, r2, r3
 8000f18:	099b      	lsrs	r3, r3, #6
 8000f1a:	3301      	adds	r3, #1
 8000f1c:	687a      	ldr	r2, [r7, #4]
 8000f1e:	6812      	ldr	r2, [r2, #0]
 8000f20:	430b      	orrs	r3, r1
 8000f22:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	681b      	ldr	r3, [r3, #0]
 8000f28:	69db      	ldr	r3, [r3, #28]
 8000f2a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8000f2e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	685b      	ldr	r3, [r3, #4]
 8000f36:	495c      	ldr	r1, [pc, #368]	; (80010a8 <HAL_I2C_Init+0x274>)
 8000f38:	428b      	cmp	r3, r1
 8000f3a:	d819      	bhi.n	8000f70 <HAL_I2C_Init+0x13c>
 8000f3c:	68fb      	ldr	r3, [r7, #12]
 8000f3e:	1e59      	subs	r1, r3, #1
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	685b      	ldr	r3, [r3, #4]
 8000f44:	005b      	lsls	r3, r3, #1
 8000f46:	fbb1 f3f3 	udiv	r3, r1, r3
 8000f4a:	1c59      	adds	r1, r3, #1
 8000f4c:	f640 73fc 	movw	r3, #4092	; 0xffc
 8000f50:	400b      	ands	r3, r1
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	d00a      	beq.n	8000f6c <HAL_I2C_Init+0x138>
 8000f56:	68fb      	ldr	r3, [r7, #12]
 8000f58:	1e59      	subs	r1, r3, #1
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	685b      	ldr	r3, [r3, #4]
 8000f5e:	005b      	lsls	r3, r3, #1
 8000f60:	fbb1 f3f3 	udiv	r3, r1, r3
 8000f64:	3301      	adds	r3, #1
 8000f66:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000f6a:	e051      	b.n	8001010 <HAL_I2C_Init+0x1dc>
 8000f6c:	2304      	movs	r3, #4
 8000f6e:	e04f      	b.n	8001010 <HAL_I2C_Init+0x1dc>
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	689b      	ldr	r3, [r3, #8]
 8000f74:	2b00      	cmp	r3, #0
 8000f76:	d111      	bne.n	8000f9c <HAL_I2C_Init+0x168>
 8000f78:	68fb      	ldr	r3, [r7, #12]
 8000f7a:	1e58      	subs	r0, r3, #1
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	6859      	ldr	r1, [r3, #4]
 8000f80:	460b      	mov	r3, r1
 8000f82:	005b      	lsls	r3, r3, #1
 8000f84:	440b      	add	r3, r1
 8000f86:	fbb0 f3f3 	udiv	r3, r0, r3
 8000f8a:	3301      	adds	r3, #1
 8000f8c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000f90:	2b00      	cmp	r3, #0
 8000f92:	bf0c      	ite	eq
 8000f94:	2301      	moveq	r3, #1
 8000f96:	2300      	movne	r3, #0
 8000f98:	b2db      	uxtb	r3, r3
 8000f9a:	e012      	b.n	8000fc2 <HAL_I2C_Init+0x18e>
 8000f9c:	68fb      	ldr	r3, [r7, #12]
 8000f9e:	1e58      	subs	r0, r3, #1
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	6859      	ldr	r1, [r3, #4]
 8000fa4:	460b      	mov	r3, r1
 8000fa6:	009b      	lsls	r3, r3, #2
 8000fa8:	440b      	add	r3, r1
 8000faa:	0099      	lsls	r1, r3, #2
 8000fac:	440b      	add	r3, r1
 8000fae:	fbb0 f3f3 	udiv	r3, r0, r3
 8000fb2:	3301      	adds	r3, #1
 8000fb4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	bf0c      	ite	eq
 8000fbc:	2301      	moveq	r3, #1
 8000fbe:	2300      	movne	r3, #0
 8000fc0:	b2db      	uxtb	r3, r3
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	d001      	beq.n	8000fca <HAL_I2C_Init+0x196>
 8000fc6:	2301      	movs	r3, #1
 8000fc8:	e022      	b.n	8001010 <HAL_I2C_Init+0x1dc>
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	689b      	ldr	r3, [r3, #8]
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	d10e      	bne.n	8000ff0 <HAL_I2C_Init+0x1bc>
 8000fd2:	68fb      	ldr	r3, [r7, #12]
 8000fd4:	1e58      	subs	r0, r3, #1
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	6859      	ldr	r1, [r3, #4]
 8000fda:	460b      	mov	r3, r1
 8000fdc:	005b      	lsls	r3, r3, #1
 8000fde:	440b      	add	r3, r1
 8000fe0:	fbb0 f3f3 	udiv	r3, r0, r3
 8000fe4:	3301      	adds	r3, #1
 8000fe6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000fea:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000fee:	e00f      	b.n	8001010 <HAL_I2C_Init+0x1dc>
 8000ff0:	68fb      	ldr	r3, [r7, #12]
 8000ff2:	1e58      	subs	r0, r3, #1
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	6859      	ldr	r1, [r3, #4]
 8000ff8:	460b      	mov	r3, r1
 8000ffa:	009b      	lsls	r3, r3, #2
 8000ffc:	440b      	add	r3, r1
 8000ffe:	0099      	lsls	r1, r3, #2
 8001000:	440b      	add	r3, r1
 8001002:	fbb0 f3f3 	udiv	r3, r0, r3
 8001006:	3301      	adds	r3, #1
 8001008:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800100c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001010:	6879      	ldr	r1, [r7, #4]
 8001012:	6809      	ldr	r1, [r1, #0]
 8001014:	4313      	orrs	r3, r2
 8001016:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	681b      	ldr	r3, [r3, #0]
 800101e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	69da      	ldr	r2, [r3, #28]
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	6a1b      	ldr	r3, [r3, #32]
 800102a:	431a      	orrs	r2, r3
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	681b      	ldr	r3, [r3, #0]
 8001030:	430a      	orrs	r2, r1
 8001032:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	689b      	ldr	r3, [r3, #8]
 800103a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800103e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8001042:	687a      	ldr	r2, [r7, #4]
 8001044:	6911      	ldr	r1, [r2, #16]
 8001046:	687a      	ldr	r2, [r7, #4]
 8001048:	68d2      	ldr	r2, [r2, #12]
 800104a:	4311      	orrs	r1, r2
 800104c:	687a      	ldr	r2, [r7, #4]
 800104e:	6812      	ldr	r2, [r2, #0]
 8001050:	430b      	orrs	r3, r1
 8001052:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	68db      	ldr	r3, [r3, #12]
 800105a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	695a      	ldr	r2, [r3, #20]
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	699b      	ldr	r3, [r3, #24]
 8001066:	431a      	orrs	r2, r3
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	430a      	orrs	r2, r1
 800106e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	681a      	ldr	r2, [r3, #0]
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	f042 0201 	orr.w	r2, r2, #1
 800107e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	2200      	movs	r2, #0
 8001084:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	2220      	movs	r2, #32
 800108a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	2200      	movs	r2, #0
 8001092:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	2200      	movs	r2, #0
 8001098:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800109c:	2300      	movs	r3, #0
}
 800109e:	4618      	mov	r0, r3
 80010a0:	3710      	adds	r7, #16
 80010a2:	46bd      	mov	sp, r7
 80010a4:	bd80      	pop	{r7, pc}
 80010a6:	bf00      	nop
 80010a8:	000186a0 	.word	0x000186a0
 80010ac:	001e847f 	.word	0x001e847f
 80010b0:	003d08ff 	.word	0x003d08ff
 80010b4:	431bde83 	.word	0x431bde83
 80010b8:	10624dd3 	.word	0x10624dd3

080010bc <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	b088      	sub	sp, #32
 80010c0:	af02      	add	r7, sp, #8
 80010c2:	60f8      	str	r0, [r7, #12]
 80010c4:	607a      	str	r2, [r7, #4]
 80010c6:	461a      	mov	r2, r3
 80010c8:	460b      	mov	r3, r1
 80010ca:	817b      	strh	r3, [r7, #10]
 80010cc:	4613      	mov	r3, r2
 80010ce:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80010d0:	f7ff fc26 	bl	8000920 <HAL_GetTick>
 80010d4:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80010d6:	68fb      	ldr	r3, [r7, #12]
 80010d8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80010dc:	b2db      	uxtb	r3, r3
 80010de:	2b20      	cmp	r3, #32
 80010e0:	f040 80e0 	bne.w	80012a4 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80010e4:	697b      	ldr	r3, [r7, #20]
 80010e6:	9300      	str	r3, [sp, #0]
 80010e8:	2319      	movs	r3, #25
 80010ea:	2201      	movs	r2, #1
 80010ec:	4970      	ldr	r1, [pc, #448]	; (80012b0 <HAL_I2C_Master_Transmit+0x1f4>)
 80010ee:	68f8      	ldr	r0, [r7, #12]
 80010f0:	f000 f964 	bl	80013bc <I2C_WaitOnFlagUntilTimeout>
 80010f4:	4603      	mov	r3, r0
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d001      	beq.n	80010fe <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80010fa:	2302      	movs	r3, #2
 80010fc:	e0d3      	b.n	80012a6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80010fe:	68fb      	ldr	r3, [r7, #12]
 8001100:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001104:	2b01      	cmp	r3, #1
 8001106:	d101      	bne.n	800110c <HAL_I2C_Master_Transmit+0x50>
 8001108:	2302      	movs	r3, #2
 800110a:	e0cc      	b.n	80012a6 <HAL_I2C_Master_Transmit+0x1ea>
 800110c:	68fb      	ldr	r3, [r7, #12]
 800110e:	2201      	movs	r2, #1
 8001110:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001114:	68fb      	ldr	r3, [r7, #12]
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	681b      	ldr	r3, [r3, #0]
 800111a:	f003 0301 	and.w	r3, r3, #1
 800111e:	2b01      	cmp	r3, #1
 8001120:	d007      	beq.n	8001132 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001122:	68fb      	ldr	r3, [r7, #12]
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	681a      	ldr	r2, [r3, #0]
 8001128:	68fb      	ldr	r3, [r7, #12]
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	f042 0201 	orr.w	r2, r2, #1
 8001130:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001132:	68fb      	ldr	r3, [r7, #12]
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	681a      	ldr	r2, [r3, #0]
 8001138:	68fb      	ldr	r3, [r7, #12]
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001140:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8001142:	68fb      	ldr	r3, [r7, #12]
 8001144:	2221      	movs	r2, #33	; 0x21
 8001146:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800114a:	68fb      	ldr	r3, [r7, #12]
 800114c:	2210      	movs	r2, #16
 800114e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8001152:	68fb      	ldr	r3, [r7, #12]
 8001154:	2200      	movs	r2, #0
 8001156:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001158:	68fb      	ldr	r3, [r7, #12]
 800115a:	687a      	ldr	r2, [r7, #4]
 800115c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800115e:	68fb      	ldr	r3, [r7, #12]
 8001160:	893a      	ldrh	r2, [r7, #8]
 8001162:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001164:	68fb      	ldr	r3, [r7, #12]
 8001166:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001168:	b29a      	uxth	r2, r3
 800116a:	68fb      	ldr	r3, [r7, #12]
 800116c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800116e:	68fb      	ldr	r3, [r7, #12]
 8001170:	4a50      	ldr	r2, [pc, #320]	; (80012b4 <HAL_I2C_Master_Transmit+0x1f8>)
 8001172:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8001174:	8979      	ldrh	r1, [r7, #10]
 8001176:	697b      	ldr	r3, [r7, #20]
 8001178:	6a3a      	ldr	r2, [r7, #32]
 800117a:	68f8      	ldr	r0, [r7, #12]
 800117c:	f000 f89c 	bl	80012b8 <I2C_MasterRequestWrite>
 8001180:	4603      	mov	r3, r0
 8001182:	2b00      	cmp	r3, #0
 8001184:	d001      	beq.n	800118a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8001186:	2301      	movs	r3, #1
 8001188:	e08d      	b.n	80012a6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800118a:	2300      	movs	r3, #0
 800118c:	613b      	str	r3, [r7, #16]
 800118e:	68fb      	ldr	r3, [r7, #12]
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	695b      	ldr	r3, [r3, #20]
 8001194:	613b      	str	r3, [r7, #16]
 8001196:	68fb      	ldr	r3, [r7, #12]
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	699b      	ldr	r3, [r3, #24]
 800119c:	613b      	str	r3, [r7, #16]
 800119e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80011a0:	e066      	b.n	8001270 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80011a2:	697a      	ldr	r2, [r7, #20]
 80011a4:	6a39      	ldr	r1, [r7, #32]
 80011a6:	68f8      	ldr	r0, [r7, #12]
 80011a8:	f000 fa22 	bl	80015f0 <I2C_WaitOnTXEFlagUntilTimeout>
 80011ac:	4603      	mov	r3, r0
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d00d      	beq.n	80011ce <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80011b2:	68fb      	ldr	r3, [r7, #12]
 80011b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011b6:	2b04      	cmp	r3, #4
 80011b8:	d107      	bne.n	80011ca <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80011ba:	68fb      	ldr	r3, [r7, #12]
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	681a      	ldr	r2, [r3, #0]
 80011c0:	68fb      	ldr	r3, [r7, #12]
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80011c8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80011ca:	2301      	movs	r3, #1
 80011cc:	e06b      	b.n	80012a6 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80011ce:	68fb      	ldr	r3, [r7, #12]
 80011d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011d2:	781a      	ldrb	r2, [r3, #0]
 80011d4:	68fb      	ldr	r3, [r7, #12]
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80011da:	68fb      	ldr	r3, [r7, #12]
 80011dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011de:	1c5a      	adds	r2, r3, #1
 80011e0:	68fb      	ldr	r3, [r7, #12]
 80011e2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80011e4:	68fb      	ldr	r3, [r7, #12]
 80011e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80011e8:	b29b      	uxth	r3, r3
 80011ea:	3b01      	subs	r3, #1
 80011ec:	b29a      	uxth	r2, r3
 80011ee:	68fb      	ldr	r3, [r7, #12]
 80011f0:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80011f2:	68fb      	ldr	r3, [r7, #12]
 80011f4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80011f6:	3b01      	subs	r3, #1
 80011f8:	b29a      	uxth	r2, r3
 80011fa:	68fb      	ldr	r3, [r7, #12]
 80011fc:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80011fe:	68fb      	ldr	r3, [r7, #12]
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	695b      	ldr	r3, [r3, #20]
 8001204:	f003 0304 	and.w	r3, r3, #4
 8001208:	2b04      	cmp	r3, #4
 800120a:	d11b      	bne.n	8001244 <HAL_I2C_Master_Transmit+0x188>
 800120c:	68fb      	ldr	r3, [r7, #12]
 800120e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001210:	2b00      	cmp	r3, #0
 8001212:	d017      	beq.n	8001244 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001214:	68fb      	ldr	r3, [r7, #12]
 8001216:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001218:	781a      	ldrb	r2, [r3, #0]
 800121a:	68fb      	ldr	r3, [r7, #12]
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8001220:	68fb      	ldr	r3, [r7, #12]
 8001222:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001224:	1c5a      	adds	r2, r3, #1
 8001226:	68fb      	ldr	r3, [r7, #12]
 8001228:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 800122a:	68fb      	ldr	r3, [r7, #12]
 800122c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800122e:	b29b      	uxth	r3, r3
 8001230:	3b01      	subs	r3, #1
 8001232:	b29a      	uxth	r2, r3
 8001234:	68fb      	ldr	r3, [r7, #12]
 8001236:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8001238:	68fb      	ldr	r3, [r7, #12]
 800123a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800123c:	3b01      	subs	r3, #1
 800123e:	b29a      	uxth	r2, r3
 8001240:	68fb      	ldr	r3, [r7, #12]
 8001242:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001244:	697a      	ldr	r2, [r7, #20]
 8001246:	6a39      	ldr	r1, [r7, #32]
 8001248:	68f8      	ldr	r0, [r7, #12]
 800124a:	f000 fa19 	bl	8001680 <I2C_WaitOnBTFFlagUntilTimeout>
 800124e:	4603      	mov	r3, r0
 8001250:	2b00      	cmp	r3, #0
 8001252:	d00d      	beq.n	8001270 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001254:	68fb      	ldr	r3, [r7, #12]
 8001256:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001258:	2b04      	cmp	r3, #4
 800125a:	d107      	bne.n	800126c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800125c:	68fb      	ldr	r3, [r7, #12]
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	681a      	ldr	r2, [r3, #0]
 8001262:	68fb      	ldr	r3, [r7, #12]
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800126a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800126c:	2301      	movs	r3, #1
 800126e:	e01a      	b.n	80012a6 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8001270:	68fb      	ldr	r3, [r7, #12]
 8001272:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001274:	2b00      	cmp	r3, #0
 8001276:	d194      	bne.n	80011a2 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001278:	68fb      	ldr	r3, [r7, #12]
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	681a      	ldr	r2, [r3, #0]
 800127e:	68fb      	ldr	r3, [r7, #12]
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001286:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001288:	68fb      	ldr	r3, [r7, #12]
 800128a:	2220      	movs	r2, #32
 800128c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001290:	68fb      	ldr	r3, [r7, #12]
 8001292:	2200      	movs	r2, #0
 8001294:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001298:	68fb      	ldr	r3, [r7, #12]
 800129a:	2200      	movs	r2, #0
 800129c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80012a0:	2300      	movs	r3, #0
 80012a2:	e000      	b.n	80012a6 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80012a4:	2302      	movs	r3, #2
  }
}
 80012a6:	4618      	mov	r0, r3
 80012a8:	3718      	adds	r7, #24
 80012aa:	46bd      	mov	sp, r7
 80012ac:	bd80      	pop	{r7, pc}
 80012ae:	bf00      	nop
 80012b0:	00100002 	.word	0x00100002
 80012b4:	ffff0000 	.word	0xffff0000

080012b8 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80012b8:	b580      	push	{r7, lr}
 80012ba:	b088      	sub	sp, #32
 80012bc:	af02      	add	r7, sp, #8
 80012be:	60f8      	str	r0, [r7, #12]
 80012c0:	607a      	str	r2, [r7, #4]
 80012c2:	603b      	str	r3, [r7, #0]
 80012c4:	460b      	mov	r3, r1
 80012c6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80012c8:	68fb      	ldr	r3, [r7, #12]
 80012ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80012cc:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80012ce:	697b      	ldr	r3, [r7, #20]
 80012d0:	2b08      	cmp	r3, #8
 80012d2:	d006      	beq.n	80012e2 <I2C_MasterRequestWrite+0x2a>
 80012d4:	697b      	ldr	r3, [r7, #20]
 80012d6:	2b01      	cmp	r3, #1
 80012d8:	d003      	beq.n	80012e2 <I2C_MasterRequestWrite+0x2a>
 80012da:	697b      	ldr	r3, [r7, #20]
 80012dc:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80012e0:	d108      	bne.n	80012f4 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80012e2:	68fb      	ldr	r3, [r7, #12]
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	681a      	ldr	r2, [r3, #0]
 80012e8:	68fb      	ldr	r3, [r7, #12]
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80012f0:	601a      	str	r2, [r3, #0]
 80012f2:	e00b      	b.n	800130c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80012f4:	68fb      	ldr	r3, [r7, #12]
 80012f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012f8:	2b12      	cmp	r3, #18
 80012fa:	d107      	bne.n	800130c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80012fc:	68fb      	ldr	r3, [r7, #12]
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	681a      	ldr	r2, [r3, #0]
 8001302:	68fb      	ldr	r3, [r7, #12]
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800130a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800130c:	683b      	ldr	r3, [r7, #0]
 800130e:	9300      	str	r3, [sp, #0]
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	2200      	movs	r2, #0
 8001314:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8001318:	68f8      	ldr	r0, [r7, #12]
 800131a:	f000 f84f 	bl	80013bc <I2C_WaitOnFlagUntilTimeout>
 800131e:	4603      	mov	r3, r0
 8001320:	2b00      	cmp	r3, #0
 8001322:	d00d      	beq.n	8001340 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8001324:	68fb      	ldr	r3, [r7, #12]
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800132e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001332:	d103      	bne.n	800133c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8001334:	68fb      	ldr	r3, [r7, #12]
 8001336:	f44f 7200 	mov.w	r2, #512	; 0x200
 800133a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800133c:	2303      	movs	r3, #3
 800133e:	e035      	b.n	80013ac <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001340:	68fb      	ldr	r3, [r7, #12]
 8001342:	691b      	ldr	r3, [r3, #16]
 8001344:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001348:	d108      	bne.n	800135c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800134a:	897b      	ldrh	r3, [r7, #10]
 800134c:	b2db      	uxtb	r3, r3
 800134e:	461a      	mov	r2, r3
 8001350:	68fb      	ldr	r3, [r7, #12]
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8001358:	611a      	str	r2, [r3, #16]
 800135a:	e01b      	b.n	8001394 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800135c:	897b      	ldrh	r3, [r7, #10]
 800135e:	11db      	asrs	r3, r3, #7
 8001360:	b2db      	uxtb	r3, r3
 8001362:	f003 0306 	and.w	r3, r3, #6
 8001366:	b2db      	uxtb	r3, r3
 8001368:	f063 030f 	orn	r3, r3, #15
 800136c:	b2da      	uxtb	r2, r3
 800136e:	68fb      	ldr	r3, [r7, #12]
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8001374:	683b      	ldr	r3, [r7, #0]
 8001376:	687a      	ldr	r2, [r7, #4]
 8001378:	490e      	ldr	r1, [pc, #56]	; (80013b4 <I2C_MasterRequestWrite+0xfc>)
 800137a:	68f8      	ldr	r0, [r7, #12]
 800137c:	f000 f898 	bl	80014b0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001380:	4603      	mov	r3, r0
 8001382:	2b00      	cmp	r3, #0
 8001384:	d001      	beq.n	800138a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8001386:	2301      	movs	r3, #1
 8001388:	e010      	b.n	80013ac <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800138a:	897b      	ldrh	r3, [r7, #10]
 800138c:	b2da      	uxtb	r2, r3
 800138e:	68fb      	ldr	r3, [r7, #12]
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001394:	683b      	ldr	r3, [r7, #0]
 8001396:	687a      	ldr	r2, [r7, #4]
 8001398:	4907      	ldr	r1, [pc, #28]	; (80013b8 <I2C_MasterRequestWrite+0x100>)
 800139a:	68f8      	ldr	r0, [r7, #12]
 800139c:	f000 f888 	bl	80014b0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80013a0:	4603      	mov	r3, r0
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d001      	beq.n	80013aa <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80013a6:	2301      	movs	r3, #1
 80013a8:	e000      	b.n	80013ac <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80013aa:	2300      	movs	r3, #0
}
 80013ac:	4618      	mov	r0, r3
 80013ae:	3718      	adds	r7, #24
 80013b0:	46bd      	mov	sp, r7
 80013b2:	bd80      	pop	{r7, pc}
 80013b4:	00010008 	.word	0x00010008
 80013b8:	00010002 	.word	0x00010002

080013bc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80013bc:	b580      	push	{r7, lr}
 80013be:	b084      	sub	sp, #16
 80013c0:	af00      	add	r7, sp, #0
 80013c2:	60f8      	str	r0, [r7, #12]
 80013c4:	60b9      	str	r1, [r7, #8]
 80013c6:	603b      	str	r3, [r7, #0]
 80013c8:	4613      	mov	r3, r2
 80013ca:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80013cc:	e048      	b.n	8001460 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80013ce:	683b      	ldr	r3, [r7, #0]
 80013d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80013d4:	d044      	beq.n	8001460 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80013d6:	f7ff faa3 	bl	8000920 <HAL_GetTick>
 80013da:	4602      	mov	r2, r0
 80013dc:	69bb      	ldr	r3, [r7, #24]
 80013de:	1ad3      	subs	r3, r2, r3
 80013e0:	683a      	ldr	r2, [r7, #0]
 80013e2:	429a      	cmp	r2, r3
 80013e4:	d302      	bcc.n	80013ec <I2C_WaitOnFlagUntilTimeout+0x30>
 80013e6:	683b      	ldr	r3, [r7, #0]
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d139      	bne.n	8001460 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80013ec:	68bb      	ldr	r3, [r7, #8]
 80013ee:	0c1b      	lsrs	r3, r3, #16
 80013f0:	b2db      	uxtb	r3, r3
 80013f2:	2b01      	cmp	r3, #1
 80013f4:	d10d      	bne.n	8001412 <I2C_WaitOnFlagUntilTimeout+0x56>
 80013f6:	68fb      	ldr	r3, [r7, #12]
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	695b      	ldr	r3, [r3, #20]
 80013fc:	43da      	mvns	r2, r3
 80013fe:	68bb      	ldr	r3, [r7, #8]
 8001400:	4013      	ands	r3, r2
 8001402:	b29b      	uxth	r3, r3
 8001404:	2b00      	cmp	r3, #0
 8001406:	bf0c      	ite	eq
 8001408:	2301      	moveq	r3, #1
 800140a:	2300      	movne	r3, #0
 800140c:	b2db      	uxtb	r3, r3
 800140e:	461a      	mov	r2, r3
 8001410:	e00c      	b.n	800142c <I2C_WaitOnFlagUntilTimeout+0x70>
 8001412:	68fb      	ldr	r3, [r7, #12]
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	699b      	ldr	r3, [r3, #24]
 8001418:	43da      	mvns	r2, r3
 800141a:	68bb      	ldr	r3, [r7, #8]
 800141c:	4013      	ands	r3, r2
 800141e:	b29b      	uxth	r3, r3
 8001420:	2b00      	cmp	r3, #0
 8001422:	bf0c      	ite	eq
 8001424:	2301      	moveq	r3, #1
 8001426:	2300      	movne	r3, #0
 8001428:	b2db      	uxtb	r3, r3
 800142a:	461a      	mov	r2, r3
 800142c:	79fb      	ldrb	r3, [r7, #7]
 800142e:	429a      	cmp	r2, r3
 8001430:	d116      	bne.n	8001460 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8001432:	68fb      	ldr	r3, [r7, #12]
 8001434:	2200      	movs	r2, #0
 8001436:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8001438:	68fb      	ldr	r3, [r7, #12]
 800143a:	2220      	movs	r2, #32
 800143c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8001440:	68fb      	ldr	r3, [r7, #12]
 8001442:	2200      	movs	r2, #0
 8001444:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8001448:	68fb      	ldr	r3, [r7, #12]
 800144a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800144c:	f043 0220 	orr.w	r2, r3, #32
 8001450:	68fb      	ldr	r3, [r7, #12]
 8001452:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001454:	68fb      	ldr	r3, [r7, #12]
 8001456:	2200      	movs	r2, #0
 8001458:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 800145c:	2301      	movs	r3, #1
 800145e:	e023      	b.n	80014a8 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001460:	68bb      	ldr	r3, [r7, #8]
 8001462:	0c1b      	lsrs	r3, r3, #16
 8001464:	b2db      	uxtb	r3, r3
 8001466:	2b01      	cmp	r3, #1
 8001468:	d10d      	bne.n	8001486 <I2C_WaitOnFlagUntilTimeout+0xca>
 800146a:	68fb      	ldr	r3, [r7, #12]
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	695b      	ldr	r3, [r3, #20]
 8001470:	43da      	mvns	r2, r3
 8001472:	68bb      	ldr	r3, [r7, #8]
 8001474:	4013      	ands	r3, r2
 8001476:	b29b      	uxth	r3, r3
 8001478:	2b00      	cmp	r3, #0
 800147a:	bf0c      	ite	eq
 800147c:	2301      	moveq	r3, #1
 800147e:	2300      	movne	r3, #0
 8001480:	b2db      	uxtb	r3, r3
 8001482:	461a      	mov	r2, r3
 8001484:	e00c      	b.n	80014a0 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8001486:	68fb      	ldr	r3, [r7, #12]
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	699b      	ldr	r3, [r3, #24]
 800148c:	43da      	mvns	r2, r3
 800148e:	68bb      	ldr	r3, [r7, #8]
 8001490:	4013      	ands	r3, r2
 8001492:	b29b      	uxth	r3, r3
 8001494:	2b00      	cmp	r3, #0
 8001496:	bf0c      	ite	eq
 8001498:	2301      	moveq	r3, #1
 800149a:	2300      	movne	r3, #0
 800149c:	b2db      	uxtb	r3, r3
 800149e:	461a      	mov	r2, r3
 80014a0:	79fb      	ldrb	r3, [r7, #7]
 80014a2:	429a      	cmp	r2, r3
 80014a4:	d093      	beq.n	80013ce <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80014a6:	2300      	movs	r3, #0
}
 80014a8:	4618      	mov	r0, r3
 80014aa:	3710      	adds	r7, #16
 80014ac:	46bd      	mov	sp, r7
 80014ae:	bd80      	pop	{r7, pc}

080014b0 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80014b0:	b580      	push	{r7, lr}
 80014b2:	b084      	sub	sp, #16
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	60f8      	str	r0, [r7, #12]
 80014b8:	60b9      	str	r1, [r7, #8]
 80014ba:	607a      	str	r2, [r7, #4]
 80014bc:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80014be:	e071      	b.n	80015a4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80014c0:	68fb      	ldr	r3, [r7, #12]
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	695b      	ldr	r3, [r3, #20]
 80014c6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80014ca:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80014ce:	d123      	bne.n	8001518 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80014d0:	68fb      	ldr	r3, [r7, #12]
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	681a      	ldr	r2, [r3, #0]
 80014d6:	68fb      	ldr	r3, [r7, #12]
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80014de:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80014e0:	68fb      	ldr	r3, [r7, #12]
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80014e8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80014ea:	68fb      	ldr	r3, [r7, #12]
 80014ec:	2200      	movs	r2, #0
 80014ee:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80014f0:	68fb      	ldr	r3, [r7, #12]
 80014f2:	2220      	movs	r2, #32
 80014f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80014f8:	68fb      	ldr	r3, [r7, #12]
 80014fa:	2200      	movs	r2, #0
 80014fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8001500:	68fb      	ldr	r3, [r7, #12]
 8001502:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001504:	f043 0204 	orr.w	r2, r3, #4
 8001508:	68fb      	ldr	r3, [r7, #12]
 800150a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800150c:	68fb      	ldr	r3, [r7, #12]
 800150e:	2200      	movs	r2, #0
 8001510:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8001514:	2301      	movs	r3, #1
 8001516:	e067      	b.n	80015e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800151e:	d041      	beq.n	80015a4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001520:	f7ff f9fe 	bl	8000920 <HAL_GetTick>
 8001524:	4602      	mov	r2, r0
 8001526:	683b      	ldr	r3, [r7, #0]
 8001528:	1ad3      	subs	r3, r2, r3
 800152a:	687a      	ldr	r2, [r7, #4]
 800152c:	429a      	cmp	r2, r3
 800152e:	d302      	bcc.n	8001536 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	2b00      	cmp	r3, #0
 8001534:	d136      	bne.n	80015a4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8001536:	68bb      	ldr	r3, [r7, #8]
 8001538:	0c1b      	lsrs	r3, r3, #16
 800153a:	b2db      	uxtb	r3, r3
 800153c:	2b01      	cmp	r3, #1
 800153e:	d10c      	bne.n	800155a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8001540:	68fb      	ldr	r3, [r7, #12]
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	695b      	ldr	r3, [r3, #20]
 8001546:	43da      	mvns	r2, r3
 8001548:	68bb      	ldr	r3, [r7, #8]
 800154a:	4013      	ands	r3, r2
 800154c:	b29b      	uxth	r3, r3
 800154e:	2b00      	cmp	r3, #0
 8001550:	bf14      	ite	ne
 8001552:	2301      	movne	r3, #1
 8001554:	2300      	moveq	r3, #0
 8001556:	b2db      	uxtb	r3, r3
 8001558:	e00b      	b.n	8001572 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800155a:	68fb      	ldr	r3, [r7, #12]
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	699b      	ldr	r3, [r3, #24]
 8001560:	43da      	mvns	r2, r3
 8001562:	68bb      	ldr	r3, [r7, #8]
 8001564:	4013      	ands	r3, r2
 8001566:	b29b      	uxth	r3, r3
 8001568:	2b00      	cmp	r3, #0
 800156a:	bf14      	ite	ne
 800156c:	2301      	movne	r3, #1
 800156e:	2300      	moveq	r3, #0
 8001570:	b2db      	uxtb	r3, r3
 8001572:	2b00      	cmp	r3, #0
 8001574:	d016      	beq.n	80015a4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8001576:	68fb      	ldr	r3, [r7, #12]
 8001578:	2200      	movs	r2, #0
 800157a:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800157c:	68fb      	ldr	r3, [r7, #12]
 800157e:	2220      	movs	r2, #32
 8001580:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001584:	68fb      	ldr	r3, [r7, #12]
 8001586:	2200      	movs	r2, #0
 8001588:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800158c:	68fb      	ldr	r3, [r7, #12]
 800158e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001590:	f043 0220 	orr.w	r2, r3, #32
 8001594:	68fb      	ldr	r3, [r7, #12]
 8001596:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001598:	68fb      	ldr	r3, [r7, #12]
 800159a:	2200      	movs	r2, #0
 800159c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80015a0:	2301      	movs	r3, #1
 80015a2:	e021      	b.n	80015e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80015a4:	68bb      	ldr	r3, [r7, #8]
 80015a6:	0c1b      	lsrs	r3, r3, #16
 80015a8:	b2db      	uxtb	r3, r3
 80015aa:	2b01      	cmp	r3, #1
 80015ac:	d10c      	bne.n	80015c8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80015ae:	68fb      	ldr	r3, [r7, #12]
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	695b      	ldr	r3, [r3, #20]
 80015b4:	43da      	mvns	r2, r3
 80015b6:	68bb      	ldr	r3, [r7, #8]
 80015b8:	4013      	ands	r3, r2
 80015ba:	b29b      	uxth	r3, r3
 80015bc:	2b00      	cmp	r3, #0
 80015be:	bf14      	ite	ne
 80015c0:	2301      	movne	r3, #1
 80015c2:	2300      	moveq	r3, #0
 80015c4:	b2db      	uxtb	r3, r3
 80015c6:	e00b      	b.n	80015e0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80015c8:	68fb      	ldr	r3, [r7, #12]
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	699b      	ldr	r3, [r3, #24]
 80015ce:	43da      	mvns	r2, r3
 80015d0:	68bb      	ldr	r3, [r7, #8]
 80015d2:	4013      	ands	r3, r2
 80015d4:	b29b      	uxth	r3, r3
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	bf14      	ite	ne
 80015da:	2301      	movne	r3, #1
 80015dc:	2300      	moveq	r3, #0
 80015de:	b2db      	uxtb	r3, r3
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	f47f af6d 	bne.w	80014c0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80015e6:	2300      	movs	r3, #0
}
 80015e8:	4618      	mov	r0, r3
 80015ea:	3710      	adds	r7, #16
 80015ec:	46bd      	mov	sp, r7
 80015ee:	bd80      	pop	{r7, pc}

080015f0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80015f0:	b580      	push	{r7, lr}
 80015f2:	b084      	sub	sp, #16
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	60f8      	str	r0, [r7, #12]
 80015f8:	60b9      	str	r1, [r7, #8]
 80015fa:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80015fc:	e034      	b.n	8001668 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80015fe:	68f8      	ldr	r0, [r7, #12]
 8001600:	f000 f886 	bl	8001710 <I2C_IsAcknowledgeFailed>
 8001604:	4603      	mov	r3, r0
 8001606:	2b00      	cmp	r3, #0
 8001608:	d001      	beq.n	800160e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800160a:	2301      	movs	r3, #1
 800160c:	e034      	b.n	8001678 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800160e:	68bb      	ldr	r3, [r7, #8]
 8001610:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001614:	d028      	beq.n	8001668 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001616:	f7ff f983 	bl	8000920 <HAL_GetTick>
 800161a:	4602      	mov	r2, r0
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	1ad3      	subs	r3, r2, r3
 8001620:	68ba      	ldr	r2, [r7, #8]
 8001622:	429a      	cmp	r2, r3
 8001624:	d302      	bcc.n	800162c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8001626:	68bb      	ldr	r3, [r7, #8]
 8001628:	2b00      	cmp	r3, #0
 800162a:	d11d      	bne.n	8001668 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 800162c:	68fb      	ldr	r3, [r7, #12]
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	695b      	ldr	r3, [r3, #20]
 8001632:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001636:	2b80      	cmp	r3, #128	; 0x80
 8001638:	d016      	beq.n	8001668 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800163a:	68fb      	ldr	r3, [r7, #12]
 800163c:	2200      	movs	r2, #0
 800163e:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8001640:	68fb      	ldr	r3, [r7, #12]
 8001642:	2220      	movs	r2, #32
 8001644:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001648:	68fb      	ldr	r3, [r7, #12]
 800164a:	2200      	movs	r2, #0
 800164c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001650:	68fb      	ldr	r3, [r7, #12]
 8001652:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001654:	f043 0220 	orr.w	r2, r3, #32
 8001658:	68fb      	ldr	r3, [r7, #12]
 800165a:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800165c:	68fb      	ldr	r3, [r7, #12]
 800165e:	2200      	movs	r2, #0
 8001660:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8001664:	2301      	movs	r3, #1
 8001666:	e007      	b.n	8001678 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001668:	68fb      	ldr	r3, [r7, #12]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	695b      	ldr	r3, [r3, #20]
 800166e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001672:	2b80      	cmp	r3, #128	; 0x80
 8001674:	d1c3      	bne.n	80015fe <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8001676:	2300      	movs	r3, #0
}
 8001678:	4618      	mov	r0, r3
 800167a:	3710      	adds	r7, #16
 800167c:	46bd      	mov	sp, r7
 800167e:	bd80      	pop	{r7, pc}

08001680 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001680:	b580      	push	{r7, lr}
 8001682:	b084      	sub	sp, #16
 8001684:	af00      	add	r7, sp, #0
 8001686:	60f8      	str	r0, [r7, #12]
 8001688:	60b9      	str	r1, [r7, #8]
 800168a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800168c:	e034      	b.n	80016f8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800168e:	68f8      	ldr	r0, [r7, #12]
 8001690:	f000 f83e 	bl	8001710 <I2C_IsAcknowledgeFailed>
 8001694:	4603      	mov	r3, r0
 8001696:	2b00      	cmp	r3, #0
 8001698:	d001      	beq.n	800169e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800169a:	2301      	movs	r3, #1
 800169c:	e034      	b.n	8001708 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800169e:	68bb      	ldr	r3, [r7, #8]
 80016a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80016a4:	d028      	beq.n	80016f8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80016a6:	f7ff f93b 	bl	8000920 <HAL_GetTick>
 80016aa:	4602      	mov	r2, r0
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	1ad3      	subs	r3, r2, r3
 80016b0:	68ba      	ldr	r2, [r7, #8]
 80016b2:	429a      	cmp	r2, r3
 80016b4:	d302      	bcc.n	80016bc <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80016b6:	68bb      	ldr	r3, [r7, #8]
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	d11d      	bne.n	80016f8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80016bc:	68fb      	ldr	r3, [r7, #12]
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	695b      	ldr	r3, [r3, #20]
 80016c2:	f003 0304 	and.w	r3, r3, #4
 80016c6:	2b04      	cmp	r3, #4
 80016c8:	d016      	beq.n	80016f8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80016ca:	68fb      	ldr	r3, [r7, #12]
 80016cc:	2200      	movs	r2, #0
 80016ce:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80016d0:	68fb      	ldr	r3, [r7, #12]
 80016d2:	2220      	movs	r2, #32
 80016d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80016d8:	68fb      	ldr	r3, [r7, #12]
 80016da:	2200      	movs	r2, #0
 80016dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80016e0:	68fb      	ldr	r3, [r7, #12]
 80016e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016e4:	f043 0220 	orr.w	r2, r3, #32
 80016e8:	68fb      	ldr	r3, [r7, #12]
 80016ea:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80016ec:	68fb      	ldr	r3, [r7, #12]
 80016ee:	2200      	movs	r2, #0
 80016f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80016f4:	2301      	movs	r3, #1
 80016f6:	e007      	b.n	8001708 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80016f8:	68fb      	ldr	r3, [r7, #12]
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	695b      	ldr	r3, [r3, #20]
 80016fe:	f003 0304 	and.w	r3, r3, #4
 8001702:	2b04      	cmp	r3, #4
 8001704:	d1c3      	bne.n	800168e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8001706:	2300      	movs	r3, #0
}
 8001708:	4618      	mov	r0, r3
 800170a:	3710      	adds	r7, #16
 800170c:	46bd      	mov	sp, r7
 800170e:	bd80      	pop	{r7, pc}

08001710 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8001710:	b480      	push	{r7}
 8001712:	b083      	sub	sp, #12
 8001714:	af00      	add	r7, sp, #0
 8001716:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	695b      	ldr	r3, [r3, #20]
 800171e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001722:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001726:	d11b      	bne.n	8001760 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8001730:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	2200      	movs	r2, #0
 8001736:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	2220      	movs	r2, #32
 800173c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	2200      	movs	r2, #0
 8001744:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800174c:	f043 0204 	orr.w	r2, r3, #4
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	2200      	movs	r2, #0
 8001758:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800175c:	2301      	movs	r3, #1
 800175e:	e000      	b.n	8001762 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8001760:	2300      	movs	r3, #0
}
 8001762:	4618      	mov	r0, r3
 8001764:	370c      	adds	r7, #12
 8001766:	46bd      	mov	sp, r7
 8001768:	bc80      	pop	{r7}
 800176a:	4770      	bx	lr

0800176c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800176c:	b580      	push	{r7, lr}
 800176e:	b086      	sub	sp, #24
 8001770:	af00      	add	r7, sp, #0
 8001772:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	2b00      	cmp	r3, #0
 8001778:	d101      	bne.n	800177e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800177a:	2301      	movs	r3, #1
 800177c:	e272      	b.n	8001c64 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	f003 0301 	and.w	r3, r3, #1
 8001786:	2b00      	cmp	r3, #0
 8001788:	f000 8087 	beq.w	800189a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800178c:	4b92      	ldr	r3, [pc, #584]	; (80019d8 <HAL_RCC_OscConfig+0x26c>)
 800178e:	685b      	ldr	r3, [r3, #4]
 8001790:	f003 030c 	and.w	r3, r3, #12
 8001794:	2b04      	cmp	r3, #4
 8001796:	d00c      	beq.n	80017b2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001798:	4b8f      	ldr	r3, [pc, #572]	; (80019d8 <HAL_RCC_OscConfig+0x26c>)
 800179a:	685b      	ldr	r3, [r3, #4]
 800179c:	f003 030c 	and.w	r3, r3, #12
 80017a0:	2b08      	cmp	r3, #8
 80017a2:	d112      	bne.n	80017ca <HAL_RCC_OscConfig+0x5e>
 80017a4:	4b8c      	ldr	r3, [pc, #560]	; (80019d8 <HAL_RCC_OscConfig+0x26c>)
 80017a6:	685b      	ldr	r3, [r3, #4]
 80017a8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80017ac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80017b0:	d10b      	bne.n	80017ca <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80017b2:	4b89      	ldr	r3, [pc, #548]	; (80019d8 <HAL_RCC_OscConfig+0x26c>)
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d06c      	beq.n	8001898 <HAL_RCC_OscConfig+0x12c>
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	685b      	ldr	r3, [r3, #4]
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d168      	bne.n	8001898 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80017c6:	2301      	movs	r3, #1
 80017c8:	e24c      	b.n	8001c64 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	685b      	ldr	r3, [r3, #4]
 80017ce:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80017d2:	d106      	bne.n	80017e2 <HAL_RCC_OscConfig+0x76>
 80017d4:	4b80      	ldr	r3, [pc, #512]	; (80019d8 <HAL_RCC_OscConfig+0x26c>)
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	4a7f      	ldr	r2, [pc, #508]	; (80019d8 <HAL_RCC_OscConfig+0x26c>)
 80017da:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80017de:	6013      	str	r3, [r2, #0]
 80017e0:	e02e      	b.n	8001840 <HAL_RCC_OscConfig+0xd4>
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	685b      	ldr	r3, [r3, #4]
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d10c      	bne.n	8001804 <HAL_RCC_OscConfig+0x98>
 80017ea:	4b7b      	ldr	r3, [pc, #492]	; (80019d8 <HAL_RCC_OscConfig+0x26c>)
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	4a7a      	ldr	r2, [pc, #488]	; (80019d8 <HAL_RCC_OscConfig+0x26c>)
 80017f0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80017f4:	6013      	str	r3, [r2, #0]
 80017f6:	4b78      	ldr	r3, [pc, #480]	; (80019d8 <HAL_RCC_OscConfig+0x26c>)
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	4a77      	ldr	r2, [pc, #476]	; (80019d8 <HAL_RCC_OscConfig+0x26c>)
 80017fc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001800:	6013      	str	r3, [r2, #0]
 8001802:	e01d      	b.n	8001840 <HAL_RCC_OscConfig+0xd4>
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	685b      	ldr	r3, [r3, #4]
 8001808:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800180c:	d10c      	bne.n	8001828 <HAL_RCC_OscConfig+0xbc>
 800180e:	4b72      	ldr	r3, [pc, #456]	; (80019d8 <HAL_RCC_OscConfig+0x26c>)
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	4a71      	ldr	r2, [pc, #452]	; (80019d8 <HAL_RCC_OscConfig+0x26c>)
 8001814:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001818:	6013      	str	r3, [r2, #0]
 800181a:	4b6f      	ldr	r3, [pc, #444]	; (80019d8 <HAL_RCC_OscConfig+0x26c>)
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	4a6e      	ldr	r2, [pc, #440]	; (80019d8 <HAL_RCC_OscConfig+0x26c>)
 8001820:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001824:	6013      	str	r3, [r2, #0]
 8001826:	e00b      	b.n	8001840 <HAL_RCC_OscConfig+0xd4>
 8001828:	4b6b      	ldr	r3, [pc, #428]	; (80019d8 <HAL_RCC_OscConfig+0x26c>)
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	4a6a      	ldr	r2, [pc, #424]	; (80019d8 <HAL_RCC_OscConfig+0x26c>)
 800182e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001832:	6013      	str	r3, [r2, #0]
 8001834:	4b68      	ldr	r3, [pc, #416]	; (80019d8 <HAL_RCC_OscConfig+0x26c>)
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	4a67      	ldr	r2, [pc, #412]	; (80019d8 <HAL_RCC_OscConfig+0x26c>)
 800183a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800183e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	685b      	ldr	r3, [r3, #4]
 8001844:	2b00      	cmp	r3, #0
 8001846:	d013      	beq.n	8001870 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001848:	f7ff f86a 	bl	8000920 <HAL_GetTick>
 800184c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800184e:	e008      	b.n	8001862 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001850:	f7ff f866 	bl	8000920 <HAL_GetTick>
 8001854:	4602      	mov	r2, r0
 8001856:	693b      	ldr	r3, [r7, #16]
 8001858:	1ad3      	subs	r3, r2, r3
 800185a:	2b64      	cmp	r3, #100	; 0x64
 800185c:	d901      	bls.n	8001862 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800185e:	2303      	movs	r3, #3
 8001860:	e200      	b.n	8001c64 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001862:	4b5d      	ldr	r3, [pc, #372]	; (80019d8 <HAL_RCC_OscConfig+0x26c>)
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800186a:	2b00      	cmp	r3, #0
 800186c:	d0f0      	beq.n	8001850 <HAL_RCC_OscConfig+0xe4>
 800186e:	e014      	b.n	800189a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001870:	f7ff f856 	bl	8000920 <HAL_GetTick>
 8001874:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001876:	e008      	b.n	800188a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001878:	f7ff f852 	bl	8000920 <HAL_GetTick>
 800187c:	4602      	mov	r2, r0
 800187e:	693b      	ldr	r3, [r7, #16]
 8001880:	1ad3      	subs	r3, r2, r3
 8001882:	2b64      	cmp	r3, #100	; 0x64
 8001884:	d901      	bls.n	800188a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001886:	2303      	movs	r3, #3
 8001888:	e1ec      	b.n	8001c64 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800188a:	4b53      	ldr	r3, [pc, #332]	; (80019d8 <HAL_RCC_OscConfig+0x26c>)
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001892:	2b00      	cmp	r3, #0
 8001894:	d1f0      	bne.n	8001878 <HAL_RCC_OscConfig+0x10c>
 8001896:	e000      	b.n	800189a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001898:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	f003 0302 	and.w	r3, r3, #2
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d063      	beq.n	800196e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80018a6:	4b4c      	ldr	r3, [pc, #304]	; (80019d8 <HAL_RCC_OscConfig+0x26c>)
 80018a8:	685b      	ldr	r3, [r3, #4]
 80018aa:	f003 030c 	and.w	r3, r3, #12
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d00b      	beq.n	80018ca <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80018b2:	4b49      	ldr	r3, [pc, #292]	; (80019d8 <HAL_RCC_OscConfig+0x26c>)
 80018b4:	685b      	ldr	r3, [r3, #4]
 80018b6:	f003 030c 	and.w	r3, r3, #12
 80018ba:	2b08      	cmp	r3, #8
 80018bc:	d11c      	bne.n	80018f8 <HAL_RCC_OscConfig+0x18c>
 80018be:	4b46      	ldr	r3, [pc, #280]	; (80019d8 <HAL_RCC_OscConfig+0x26c>)
 80018c0:	685b      	ldr	r3, [r3, #4]
 80018c2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d116      	bne.n	80018f8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80018ca:	4b43      	ldr	r3, [pc, #268]	; (80019d8 <HAL_RCC_OscConfig+0x26c>)
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	f003 0302 	and.w	r3, r3, #2
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d005      	beq.n	80018e2 <HAL_RCC_OscConfig+0x176>
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	691b      	ldr	r3, [r3, #16]
 80018da:	2b01      	cmp	r3, #1
 80018dc:	d001      	beq.n	80018e2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80018de:	2301      	movs	r3, #1
 80018e0:	e1c0      	b.n	8001c64 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80018e2:	4b3d      	ldr	r3, [pc, #244]	; (80019d8 <HAL_RCC_OscConfig+0x26c>)
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	695b      	ldr	r3, [r3, #20]
 80018ee:	00db      	lsls	r3, r3, #3
 80018f0:	4939      	ldr	r1, [pc, #228]	; (80019d8 <HAL_RCC_OscConfig+0x26c>)
 80018f2:	4313      	orrs	r3, r2
 80018f4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80018f6:	e03a      	b.n	800196e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	691b      	ldr	r3, [r3, #16]
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d020      	beq.n	8001942 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001900:	4b36      	ldr	r3, [pc, #216]	; (80019dc <HAL_RCC_OscConfig+0x270>)
 8001902:	2201      	movs	r2, #1
 8001904:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001906:	f7ff f80b 	bl	8000920 <HAL_GetTick>
 800190a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800190c:	e008      	b.n	8001920 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800190e:	f7ff f807 	bl	8000920 <HAL_GetTick>
 8001912:	4602      	mov	r2, r0
 8001914:	693b      	ldr	r3, [r7, #16]
 8001916:	1ad3      	subs	r3, r2, r3
 8001918:	2b02      	cmp	r3, #2
 800191a:	d901      	bls.n	8001920 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800191c:	2303      	movs	r3, #3
 800191e:	e1a1      	b.n	8001c64 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001920:	4b2d      	ldr	r3, [pc, #180]	; (80019d8 <HAL_RCC_OscConfig+0x26c>)
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	f003 0302 	and.w	r3, r3, #2
 8001928:	2b00      	cmp	r3, #0
 800192a:	d0f0      	beq.n	800190e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800192c:	4b2a      	ldr	r3, [pc, #168]	; (80019d8 <HAL_RCC_OscConfig+0x26c>)
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	695b      	ldr	r3, [r3, #20]
 8001938:	00db      	lsls	r3, r3, #3
 800193a:	4927      	ldr	r1, [pc, #156]	; (80019d8 <HAL_RCC_OscConfig+0x26c>)
 800193c:	4313      	orrs	r3, r2
 800193e:	600b      	str	r3, [r1, #0]
 8001940:	e015      	b.n	800196e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001942:	4b26      	ldr	r3, [pc, #152]	; (80019dc <HAL_RCC_OscConfig+0x270>)
 8001944:	2200      	movs	r2, #0
 8001946:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001948:	f7fe ffea 	bl	8000920 <HAL_GetTick>
 800194c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800194e:	e008      	b.n	8001962 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001950:	f7fe ffe6 	bl	8000920 <HAL_GetTick>
 8001954:	4602      	mov	r2, r0
 8001956:	693b      	ldr	r3, [r7, #16]
 8001958:	1ad3      	subs	r3, r2, r3
 800195a:	2b02      	cmp	r3, #2
 800195c:	d901      	bls.n	8001962 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800195e:	2303      	movs	r3, #3
 8001960:	e180      	b.n	8001c64 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001962:	4b1d      	ldr	r3, [pc, #116]	; (80019d8 <HAL_RCC_OscConfig+0x26c>)
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	f003 0302 	and.w	r3, r3, #2
 800196a:	2b00      	cmp	r3, #0
 800196c:	d1f0      	bne.n	8001950 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	f003 0308 	and.w	r3, r3, #8
 8001976:	2b00      	cmp	r3, #0
 8001978:	d03a      	beq.n	80019f0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	699b      	ldr	r3, [r3, #24]
 800197e:	2b00      	cmp	r3, #0
 8001980:	d019      	beq.n	80019b6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001982:	4b17      	ldr	r3, [pc, #92]	; (80019e0 <HAL_RCC_OscConfig+0x274>)
 8001984:	2201      	movs	r2, #1
 8001986:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001988:	f7fe ffca 	bl	8000920 <HAL_GetTick>
 800198c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800198e:	e008      	b.n	80019a2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001990:	f7fe ffc6 	bl	8000920 <HAL_GetTick>
 8001994:	4602      	mov	r2, r0
 8001996:	693b      	ldr	r3, [r7, #16]
 8001998:	1ad3      	subs	r3, r2, r3
 800199a:	2b02      	cmp	r3, #2
 800199c:	d901      	bls.n	80019a2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800199e:	2303      	movs	r3, #3
 80019a0:	e160      	b.n	8001c64 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80019a2:	4b0d      	ldr	r3, [pc, #52]	; (80019d8 <HAL_RCC_OscConfig+0x26c>)
 80019a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019a6:	f003 0302 	and.w	r3, r3, #2
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d0f0      	beq.n	8001990 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80019ae:	2001      	movs	r0, #1
 80019b0:	f000 faba 	bl	8001f28 <RCC_Delay>
 80019b4:	e01c      	b.n	80019f0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80019b6:	4b0a      	ldr	r3, [pc, #40]	; (80019e0 <HAL_RCC_OscConfig+0x274>)
 80019b8:	2200      	movs	r2, #0
 80019ba:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80019bc:	f7fe ffb0 	bl	8000920 <HAL_GetTick>
 80019c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80019c2:	e00f      	b.n	80019e4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80019c4:	f7fe ffac 	bl	8000920 <HAL_GetTick>
 80019c8:	4602      	mov	r2, r0
 80019ca:	693b      	ldr	r3, [r7, #16]
 80019cc:	1ad3      	subs	r3, r2, r3
 80019ce:	2b02      	cmp	r3, #2
 80019d0:	d908      	bls.n	80019e4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80019d2:	2303      	movs	r3, #3
 80019d4:	e146      	b.n	8001c64 <HAL_RCC_OscConfig+0x4f8>
 80019d6:	bf00      	nop
 80019d8:	40021000 	.word	0x40021000
 80019dc:	42420000 	.word	0x42420000
 80019e0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80019e4:	4b92      	ldr	r3, [pc, #584]	; (8001c30 <HAL_RCC_OscConfig+0x4c4>)
 80019e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019e8:	f003 0302 	and.w	r3, r3, #2
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d1e9      	bne.n	80019c4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	f003 0304 	and.w	r3, r3, #4
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	f000 80a6 	beq.w	8001b4a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80019fe:	2300      	movs	r3, #0
 8001a00:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001a02:	4b8b      	ldr	r3, [pc, #556]	; (8001c30 <HAL_RCC_OscConfig+0x4c4>)
 8001a04:	69db      	ldr	r3, [r3, #28]
 8001a06:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d10d      	bne.n	8001a2a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001a0e:	4b88      	ldr	r3, [pc, #544]	; (8001c30 <HAL_RCC_OscConfig+0x4c4>)
 8001a10:	69db      	ldr	r3, [r3, #28]
 8001a12:	4a87      	ldr	r2, [pc, #540]	; (8001c30 <HAL_RCC_OscConfig+0x4c4>)
 8001a14:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a18:	61d3      	str	r3, [r2, #28]
 8001a1a:	4b85      	ldr	r3, [pc, #532]	; (8001c30 <HAL_RCC_OscConfig+0x4c4>)
 8001a1c:	69db      	ldr	r3, [r3, #28]
 8001a1e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a22:	60bb      	str	r3, [r7, #8]
 8001a24:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001a26:	2301      	movs	r3, #1
 8001a28:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a2a:	4b82      	ldr	r3, [pc, #520]	; (8001c34 <HAL_RCC_OscConfig+0x4c8>)
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d118      	bne.n	8001a68 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001a36:	4b7f      	ldr	r3, [pc, #508]	; (8001c34 <HAL_RCC_OscConfig+0x4c8>)
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	4a7e      	ldr	r2, [pc, #504]	; (8001c34 <HAL_RCC_OscConfig+0x4c8>)
 8001a3c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001a40:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001a42:	f7fe ff6d 	bl	8000920 <HAL_GetTick>
 8001a46:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a48:	e008      	b.n	8001a5c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001a4a:	f7fe ff69 	bl	8000920 <HAL_GetTick>
 8001a4e:	4602      	mov	r2, r0
 8001a50:	693b      	ldr	r3, [r7, #16]
 8001a52:	1ad3      	subs	r3, r2, r3
 8001a54:	2b64      	cmp	r3, #100	; 0x64
 8001a56:	d901      	bls.n	8001a5c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001a58:	2303      	movs	r3, #3
 8001a5a:	e103      	b.n	8001c64 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a5c:	4b75      	ldr	r3, [pc, #468]	; (8001c34 <HAL_RCC_OscConfig+0x4c8>)
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d0f0      	beq.n	8001a4a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	68db      	ldr	r3, [r3, #12]
 8001a6c:	2b01      	cmp	r3, #1
 8001a6e:	d106      	bne.n	8001a7e <HAL_RCC_OscConfig+0x312>
 8001a70:	4b6f      	ldr	r3, [pc, #444]	; (8001c30 <HAL_RCC_OscConfig+0x4c4>)
 8001a72:	6a1b      	ldr	r3, [r3, #32]
 8001a74:	4a6e      	ldr	r2, [pc, #440]	; (8001c30 <HAL_RCC_OscConfig+0x4c4>)
 8001a76:	f043 0301 	orr.w	r3, r3, #1
 8001a7a:	6213      	str	r3, [r2, #32]
 8001a7c:	e02d      	b.n	8001ada <HAL_RCC_OscConfig+0x36e>
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	68db      	ldr	r3, [r3, #12]
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d10c      	bne.n	8001aa0 <HAL_RCC_OscConfig+0x334>
 8001a86:	4b6a      	ldr	r3, [pc, #424]	; (8001c30 <HAL_RCC_OscConfig+0x4c4>)
 8001a88:	6a1b      	ldr	r3, [r3, #32]
 8001a8a:	4a69      	ldr	r2, [pc, #420]	; (8001c30 <HAL_RCC_OscConfig+0x4c4>)
 8001a8c:	f023 0301 	bic.w	r3, r3, #1
 8001a90:	6213      	str	r3, [r2, #32]
 8001a92:	4b67      	ldr	r3, [pc, #412]	; (8001c30 <HAL_RCC_OscConfig+0x4c4>)
 8001a94:	6a1b      	ldr	r3, [r3, #32]
 8001a96:	4a66      	ldr	r2, [pc, #408]	; (8001c30 <HAL_RCC_OscConfig+0x4c4>)
 8001a98:	f023 0304 	bic.w	r3, r3, #4
 8001a9c:	6213      	str	r3, [r2, #32]
 8001a9e:	e01c      	b.n	8001ada <HAL_RCC_OscConfig+0x36e>
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	68db      	ldr	r3, [r3, #12]
 8001aa4:	2b05      	cmp	r3, #5
 8001aa6:	d10c      	bne.n	8001ac2 <HAL_RCC_OscConfig+0x356>
 8001aa8:	4b61      	ldr	r3, [pc, #388]	; (8001c30 <HAL_RCC_OscConfig+0x4c4>)
 8001aaa:	6a1b      	ldr	r3, [r3, #32]
 8001aac:	4a60      	ldr	r2, [pc, #384]	; (8001c30 <HAL_RCC_OscConfig+0x4c4>)
 8001aae:	f043 0304 	orr.w	r3, r3, #4
 8001ab2:	6213      	str	r3, [r2, #32]
 8001ab4:	4b5e      	ldr	r3, [pc, #376]	; (8001c30 <HAL_RCC_OscConfig+0x4c4>)
 8001ab6:	6a1b      	ldr	r3, [r3, #32]
 8001ab8:	4a5d      	ldr	r2, [pc, #372]	; (8001c30 <HAL_RCC_OscConfig+0x4c4>)
 8001aba:	f043 0301 	orr.w	r3, r3, #1
 8001abe:	6213      	str	r3, [r2, #32]
 8001ac0:	e00b      	b.n	8001ada <HAL_RCC_OscConfig+0x36e>
 8001ac2:	4b5b      	ldr	r3, [pc, #364]	; (8001c30 <HAL_RCC_OscConfig+0x4c4>)
 8001ac4:	6a1b      	ldr	r3, [r3, #32]
 8001ac6:	4a5a      	ldr	r2, [pc, #360]	; (8001c30 <HAL_RCC_OscConfig+0x4c4>)
 8001ac8:	f023 0301 	bic.w	r3, r3, #1
 8001acc:	6213      	str	r3, [r2, #32]
 8001ace:	4b58      	ldr	r3, [pc, #352]	; (8001c30 <HAL_RCC_OscConfig+0x4c4>)
 8001ad0:	6a1b      	ldr	r3, [r3, #32]
 8001ad2:	4a57      	ldr	r2, [pc, #348]	; (8001c30 <HAL_RCC_OscConfig+0x4c4>)
 8001ad4:	f023 0304 	bic.w	r3, r3, #4
 8001ad8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	68db      	ldr	r3, [r3, #12]
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d015      	beq.n	8001b0e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ae2:	f7fe ff1d 	bl	8000920 <HAL_GetTick>
 8001ae6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ae8:	e00a      	b.n	8001b00 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001aea:	f7fe ff19 	bl	8000920 <HAL_GetTick>
 8001aee:	4602      	mov	r2, r0
 8001af0:	693b      	ldr	r3, [r7, #16]
 8001af2:	1ad3      	subs	r3, r2, r3
 8001af4:	f241 3288 	movw	r2, #5000	; 0x1388
 8001af8:	4293      	cmp	r3, r2
 8001afa:	d901      	bls.n	8001b00 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001afc:	2303      	movs	r3, #3
 8001afe:	e0b1      	b.n	8001c64 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b00:	4b4b      	ldr	r3, [pc, #300]	; (8001c30 <HAL_RCC_OscConfig+0x4c4>)
 8001b02:	6a1b      	ldr	r3, [r3, #32]
 8001b04:	f003 0302 	and.w	r3, r3, #2
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d0ee      	beq.n	8001aea <HAL_RCC_OscConfig+0x37e>
 8001b0c:	e014      	b.n	8001b38 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b0e:	f7fe ff07 	bl	8000920 <HAL_GetTick>
 8001b12:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b14:	e00a      	b.n	8001b2c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b16:	f7fe ff03 	bl	8000920 <HAL_GetTick>
 8001b1a:	4602      	mov	r2, r0
 8001b1c:	693b      	ldr	r3, [r7, #16]
 8001b1e:	1ad3      	subs	r3, r2, r3
 8001b20:	f241 3288 	movw	r2, #5000	; 0x1388
 8001b24:	4293      	cmp	r3, r2
 8001b26:	d901      	bls.n	8001b2c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001b28:	2303      	movs	r3, #3
 8001b2a:	e09b      	b.n	8001c64 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b2c:	4b40      	ldr	r3, [pc, #256]	; (8001c30 <HAL_RCC_OscConfig+0x4c4>)
 8001b2e:	6a1b      	ldr	r3, [r3, #32]
 8001b30:	f003 0302 	and.w	r3, r3, #2
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d1ee      	bne.n	8001b16 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001b38:	7dfb      	ldrb	r3, [r7, #23]
 8001b3a:	2b01      	cmp	r3, #1
 8001b3c:	d105      	bne.n	8001b4a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001b3e:	4b3c      	ldr	r3, [pc, #240]	; (8001c30 <HAL_RCC_OscConfig+0x4c4>)
 8001b40:	69db      	ldr	r3, [r3, #28]
 8001b42:	4a3b      	ldr	r2, [pc, #236]	; (8001c30 <HAL_RCC_OscConfig+0x4c4>)
 8001b44:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001b48:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	69db      	ldr	r3, [r3, #28]
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	f000 8087 	beq.w	8001c62 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001b54:	4b36      	ldr	r3, [pc, #216]	; (8001c30 <HAL_RCC_OscConfig+0x4c4>)
 8001b56:	685b      	ldr	r3, [r3, #4]
 8001b58:	f003 030c 	and.w	r3, r3, #12
 8001b5c:	2b08      	cmp	r3, #8
 8001b5e:	d061      	beq.n	8001c24 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	69db      	ldr	r3, [r3, #28]
 8001b64:	2b02      	cmp	r3, #2
 8001b66:	d146      	bne.n	8001bf6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b68:	4b33      	ldr	r3, [pc, #204]	; (8001c38 <HAL_RCC_OscConfig+0x4cc>)
 8001b6a:	2200      	movs	r2, #0
 8001b6c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b6e:	f7fe fed7 	bl	8000920 <HAL_GetTick>
 8001b72:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001b74:	e008      	b.n	8001b88 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b76:	f7fe fed3 	bl	8000920 <HAL_GetTick>
 8001b7a:	4602      	mov	r2, r0
 8001b7c:	693b      	ldr	r3, [r7, #16]
 8001b7e:	1ad3      	subs	r3, r2, r3
 8001b80:	2b02      	cmp	r3, #2
 8001b82:	d901      	bls.n	8001b88 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001b84:	2303      	movs	r3, #3
 8001b86:	e06d      	b.n	8001c64 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001b88:	4b29      	ldr	r3, [pc, #164]	; (8001c30 <HAL_RCC_OscConfig+0x4c4>)
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d1f0      	bne.n	8001b76 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	6a1b      	ldr	r3, [r3, #32]
 8001b98:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001b9c:	d108      	bne.n	8001bb0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001b9e:	4b24      	ldr	r3, [pc, #144]	; (8001c30 <HAL_RCC_OscConfig+0x4c4>)
 8001ba0:	685b      	ldr	r3, [r3, #4]
 8001ba2:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	689b      	ldr	r3, [r3, #8]
 8001baa:	4921      	ldr	r1, [pc, #132]	; (8001c30 <HAL_RCC_OscConfig+0x4c4>)
 8001bac:	4313      	orrs	r3, r2
 8001bae:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001bb0:	4b1f      	ldr	r3, [pc, #124]	; (8001c30 <HAL_RCC_OscConfig+0x4c4>)
 8001bb2:	685b      	ldr	r3, [r3, #4]
 8001bb4:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	6a19      	ldr	r1, [r3, #32]
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bc0:	430b      	orrs	r3, r1
 8001bc2:	491b      	ldr	r1, [pc, #108]	; (8001c30 <HAL_RCC_OscConfig+0x4c4>)
 8001bc4:	4313      	orrs	r3, r2
 8001bc6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001bc8:	4b1b      	ldr	r3, [pc, #108]	; (8001c38 <HAL_RCC_OscConfig+0x4cc>)
 8001bca:	2201      	movs	r2, #1
 8001bcc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bce:	f7fe fea7 	bl	8000920 <HAL_GetTick>
 8001bd2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001bd4:	e008      	b.n	8001be8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001bd6:	f7fe fea3 	bl	8000920 <HAL_GetTick>
 8001bda:	4602      	mov	r2, r0
 8001bdc:	693b      	ldr	r3, [r7, #16]
 8001bde:	1ad3      	subs	r3, r2, r3
 8001be0:	2b02      	cmp	r3, #2
 8001be2:	d901      	bls.n	8001be8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001be4:	2303      	movs	r3, #3
 8001be6:	e03d      	b.n	8001c64 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001be8:	4b11      	ldr	r3, [pc, #68]	; (8001c30 <HAL_RCC_OscConfig+0x4c4>)
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d0f0      	beq.n	8001bd6 <HAL_RCC_OscConfig+0x46a>
 8001bf4:	e035      	b.n	8001c62 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001bf6:	4b10      	ldr	r3, [pc, #64]	; (8001c38 <HAL_RCC_OscConfig+0x4cc>)
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bfc:	f7fe fe90 	bl	8000920 <HAL_GetTick>
 8001c00:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c02:	e008      	b.n	8001c16 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c04:	f7fe fe8c 	bl	8000920 <HAL_GetTick>
 8001c08:	4602      	mov	r2, r0
 8001c0a:	693b      	ldr	r3, [r7, #16]
 8001c0c:	1ad3      	subs	r3, r2, r3
 8001c0e:	2b02      	cmp	r3, #2
 8001c10:	d901      	bls.n	8001c16 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001c12:	2303      	movs	r3, #3
 8001c14:	e026      	b.n	8001c64 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c16:	4b06      	ldr	r3, [pc, #24]	; (8001c30 <HAL_RCC_OscConfig+0x4c4>)
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d1f0      	bne.n	8001c04 <HAL_RCC_OscConfig+0x498>
 8001c22:	e01e      	b.n	8001c62 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	69db      	ldr	r3, [r3, #28]
 8001c28:	2b01      	cmp	r3, #1
 8001c2a:	d107      	bne.n	8001c3c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001c2c:	2301      	movs	r3, #1
 8001c2e:	e019      	b.n	8001c64 <HAL_RCC_OscConfig+0x4f8>
 8001c30:	40021000 	.word	0x40021000
 8001c34:	40007000 	.word	0x40007000
 8001c38:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001c3c:	4b0b      	ldr	r3, [pc, #44]	; (8001c6c <HAL_RCC_OscConfig+0x500>)
 8001c3e:	685b      	ldr	r3, [r3, #4]
 8001c40:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001c42:	68fb      	ldr	r3, [r7, #12]
 8001c44:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	6a1b      	ldr	r3, [r3, #32]
 8001c4c:	429a      	cmp	r2, r3
 8001c4e:	d106      	bne.n	8001c5e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001c50:	68fb      	ldr	r3, [r7, #12]
 8001c52:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001c5a:	429a      	cmp	r2, r3
 8001c5c:	d001      	beq.n	8001c62 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001c5e:	2301      	movs	r3, #1
 8001c60:	e000      	b.n	8001c64 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001c62:	2300      	movs	r3, #0
}
 8001c64:	4618      	mov	r0, r3
 8001c66:	3718      	adds	r7, #24
 8001c68:	46bd      	mov	sp, r7
 8001c6a:	bd80      	pop	{r7, pc}
 8001c6c:	40021000 	.word	0x40021000

08001c70 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001c70:	b580      	push	{r7, lr}
 8001c72:	b084      	sub	sp, #16
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	6078      	str	r0, [r7, #4]
 8001c78:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d101      	bne.n	8001c84 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001c80:	2301      	movs	r3, #1
 8001c82:	e0d0      	b.n	8001e26 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001c84:	4b6a      	ldr	r3, [pc, #424]	; (8001e30 <HAL_RCC_ClockConfig+0x1c0>)
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	f003 0307 	and.w	r3, r3, #7
 8001c8c:	683a      	ldr	r2, [r7, #0]
 8001c8e:	429a      	cmp	r2, r3
 8001c90:	d910      	bls.n	8001cb4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c92:	4b67      	ldr	r3, [pc, #412]	; (8001e30 <HAL_RCC_ClockConfig+0x1c0>)
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	f023 0207 	bic.w	r2, r3, #7
 8001c9a:	4965      	ldr	r1, [pc, #404]	; (8001e30 <HAL_RCC_ClockConfig+0x1c0>)
 8001c9c:	683b      	ldr	r3, [r7, #0]
 8001c9e:	4313      	orrs	r3, r2
 8001ca0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ca2:	4b63      	ldr	r3, [pc, #396]	; (8001e30 <HAL_RCC_ClockConfig+0x1c0>)
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	f003 0307 	and.w	r3, r3, #7
 8001caa:	683a      	ldr	r2, [r7, #0]
 8001cac:	429a      	cmp	r2, r3
 8001cae:	d001      	beq.n	8001cb4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001cb0:	2301      	movs	r3, #1
 8001cb2:	e0b8      	b.n	8001e26 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	f003 0302 	and.w	r3, r3, #2
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d020      	beq.n	8001d02 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	f003 0304 	and.w	r3, r3, #4
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d005      	beq.n	8001cd8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001ccc:	4b59      	ldr	r3, [pc, #356]	; (8001e34 <HAL_RCC_ClockConfig+0x1c4>)
 8001cce:	685b      	ldr	r3, [r3, #4]
 8001cd0:	4a58      	ldr	r2, [pc, #352]	; (8001e34 <HAL_RCC_ClockConfig+0x1c4>)
 8001cd2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001cd6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	f003 0308 	and.w	r3, r3, #8
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d005      	beq.n	8001cf0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001ce4:	4b53      	ldr	r3, [pc, #332]	; (8001e34 <HAL_RCC_ClockConfig+0x1c4>)
 8001ce6:	685b      	ldr	r3, [r3, #4]
 8001ce8:	4a52      	ldr	r2, [pc, #328]	; (8001e34 <HAL_RCC_ClockConfig+0x1c4>)
 8001cea:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001cee:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001cf0:	4b50      	ldr	r3, [pc, #320]	; (8001e34 <HAL_RCC_ClockConfig+0x1c4>)
 8001cf2:	685b      	ldr	r3, [r3, #4]
 8001cf4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	689b      	ldr	r3, [r3, #8]
 8001cfc:	494d      	ldr	r1, [pc, #308]	; (8001e34 <HAL_RCC_ClockConfig+0x1c4>)
 8001cfe:	4313      	orrs	r3, r2
 8001d00:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	f003 0301 	and.w	r3, r3, #1
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d040      	beq.n	8001d90 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	685b      	ldr	r3, [r3, #4]
 8001d12:	2b01      	cmp	r3, #1
 8001d14:	d107      	bne.n	8001d26 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d16:	4b47      	ldr	r3, [pc, #284]	; (8001e34 <HAL_RCC_ClockConfig+0x1c4>)
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d115      	bne.n	8001d4e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001d22:	2301      	movs	r3, #1
 8001d24:	e07f      	b.n	8001e26 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	685b      	ldr	r3, [r3, #4]
 8001d2a:	2b02      	cmp	r3, #2
 8001d2c:	d107      	bne.n	8001d3e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001d2e:	4b41      	ldr	r3, [pc, #260]	; (8001e34 <HAL_RCC_ClockConfig+0x1c4>)
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d109      	bne.n	8001d4e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001d3a:	2301      	movs	r3, #1
 8001d3c:	e073      	b.n	8001e26 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d3e:	4b3d      	ldr	r3, [pc, #244]	; (8001e34 <HAL_RCC_ClockConfig+0x1c4>)
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	f003 0302 	and.w	r3, r3, #2
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d101      	bne.n	8001d4e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001d4a:	2301      	movs	r3, #1
 8001d4c:	e06b      	b.n	8001e26 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001d4e:	4b39      	ldr	r3, [pc, #228]	; (8001e34 <HAL_RCC_ClockConfig+0x1c4>)
 8001d50:	685b      	ldr	r3, [r3, #4]
 8001d52:	f023 0203 	bic.w	r2, r3, #3
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	685b      	ldr	r3, [r3, #4]
 8001d5a:	4936      	ldr	r1, [pc, #216]	; (8001e34 <HAL_RCC_ClockConfig+0x1c4>)
 8001d5c:	4313      	orrs	r3, r2
 8001d5e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001d60:	f7fe fdde 	bl	8000920 <HAL_GetTick>
 8001d64:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d66:	e00a      	b.n	8001d7e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d68:	f7fe fdda 	bl	8000920 <HAL_GetTick>
 8001d6c:	4602      	mov	r2, r0
 8001d6e:	68fb      	ldr	r3, [r7, #12]
 8001d70:	1ad3      	subs	r3, r2, r3
 8001d72:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d76:	4293      	cmp	r3, r2
 8001d78:	d901      	bls.n	8001d7e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001d7a:	2303      	movs	r3, #3
 8001d7c:	e053      	b.n	8001e26 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d7e:	4b2d      	ldr	r3, [pc, #180]	; (8001e34 <HAL_RCC_ClockConfig+0x1c4>)
 8001d80:	685b      	ldr	r3, [r3, #4]
 8001d82:	f003 020c 	and.w	r2, r3, #12
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	685b      	ldr	r3, [r3, #4]
 8001d8a:	009b      	lsls	r3, r3, #2
 8001d8c:	429a      	cmp	r2, r3
 8001d8e:	d1eb      	bne.n	8001d68 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001d90:	4b27      	ldr	r3, [pc, #156]	; (8001e30 <HAL_RCC_ClockConfig+0x1c0>)
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	f003 0307 	and.w	r3, r3, #7
 8001d98:	683a      	ldr	r2, [r7, #0]
 8001d9a:	429a      	cmp	r2, r3
 8001d9c:	d210      	bcs.n	8001dc0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d9e:	4b24      	ldr	r3, [pc, #144]	; (8001e30 <HAL_RCC_ClockConfig+0x1c0>)
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	f023 0207 	bic.w	r2, r3, #7
 8001da6:	4922      	ldr	r1, [pc, #136]	; (8001e30 <HAL_RCC_ClockConfig+0x1c0>)
 8001da8:	683b      	ldr	r3, [r7, #0]
 8001daa:	4313      	orrs	r3, r2
 8001dac:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001dae:	4b20      	ldr	r3, [pc, #128]	; (8001e30 <HAL_RCC_ClockConfig+0x1c0>)
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	f003 0307 	and.w	r3, r3, #7
 8001db6:	683a      	ldr	r2, [r7, #0]
 8001db8:	429a      	cmp	r2, r3
 8001dba:	d001      	beq.n	8001dc0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001dbc:	2301      	movs	r3, #1
 8001dbe:	e032      	b.n	8001e26 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	f003 0304 	and.w	r3, r3, #4
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d008      	beq.n	8001dde <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001dcc:	4b19      	ldr	r3, [pc, #100]	; (8001e34 <HAL_RCC_ClockConfig+0x1c4>)
 8001dce:	685b      	ldr	r3, [r3, #4]
 8001dd0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	68db      	ldr	r3, [r3, #12]
 8001dd8:	4916      	ldr	r1, [pc, #88]	; (8001e34 <HAL_RCC_ClockConfig+0x1c4>)
 8001dda:	4313      	orrs	r3, r2
 8001ddc:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	f003 0308 	and.w	r3, r3, #8
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d009      	beq.n	8001dfe <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001dea:	4b12      	ldr	r3, [pc, #72]	; (8001e34 <HAL_RCC_ClockConfig+0x1c4>)
 8001dec:	685b      	ldr	r3, [r3, #4]
 8001dee:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	691b      	ldr	r3, [r3, #16]
 8001df6:	00db      	lsls	r3, r3, #3
 8001df8:	490e      	ldr	r1, [pc, #56]	; (8001e34 <HAL_RCC_ClockConfig+0x1c4>)
 8001dfa:	4313      	orrs	r3, r2
 8001dfc:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001dfe:	f000 f821 	bl	8001e44 <HAL_RCC_GetSysClockFreq>
 8001e02:	4602      	mov	r2, r0
 8001e04:	4b0b      	ldr	r3, [pc, #44]	; (8001e34 <HAL_RCC_ClockConfig+0x1c4>)
 8001e06:	685b      	ldr	r3, [r3, #4]
 8001e08:	091b      	lsrs	r3, r3, #4
 8001e0a:	f003 030f 	and.w	r3, r3, #15
 8001e0e:	490a      	ldr	r1, [pc, #40]	; (8001e38 <HAL_RCC_ClockConfig+0x1c8>)
 8001e10:	5ccb      	ldrb	r3, [r1, r3]
 8001e12:	fa22 f303 	lsr.w	r3, r2, r3
 8001e16:	4a09      	ldr	r2, [pc, #36]	; (8001e3c <HAL_RCC_ClockConfig+0x1cc>)
 8001e18:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001e1a:	4b09      	ldr	r3, [pc, #36]	; (8001e40 <HAL_RCC_ClockConfig+0x1d0>)
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	4618      	mov	r0, r3
 8001e20:	f7fe fd3c 	bl	800089c <HAL_InitTick>

  return HAL_OK;
 8001e24:	2300      	movs	r3, #0
}
 8001e26:	4618      	mov	r0, r3
 8001e28:	3710      	adds	r7, #16
 8001e2a:	46bd      	mov	sp, r7
 8001e2c:	bd80      	pop	{r7, pc}
 8001e2e:	bf00      	nop
 8001e30:	40022000 	.word	0x40022000
 8001e34:	40021000 	.word	0x40021000
 8001e38:	080036bc 	.word	0x080036bc
 8001e3c:	20000000 	.word	0x20000000
 8001e40:	20000004 	.word	0x20000004

08001e44 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001e44:	b480      	push	{r7}
 8001e46:	b087      	sub	sp, #28
 8001e48:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001e4a:	2300      	movs	r3, #0
 8001e4c:	60fb      	str	r3, [r7, #12]
 8001e4e:	2300      	movs	r3, #0
 8001e50:	60bb      	str	r3, [r7, #8]
 8001e52:	2300      	movs	r3, #0
 8001e54:	617b      	str	r3, [r7, #20]
 8001e56:	2300      	movs	r3, #0
 8001e58:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001e5e:	4b1e      	ldr	r3, [pc, #120]	; (8001ed8 <HAL_RCC_GetSysClockFreq+0x94>)
 8001e60:	685b      	ldr	r3, [r3, #4]
 8001e62:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	f003 030c 	and.w	r3, r3, #12
 8001e6a:	2b04      	cmp	r3, #4
 8001e6c:	d002      	beq.n	8001e74 <HAL_RCC_GetSysClockFreq+0x30>
 8001e6e:	2b08      	cmp	r3, #8
 8001e70:	d003      	beq.n	8001e7a <HAL_RCC_GetSysClockFreq+0x36>
 8001e72:	e027      	b.n	8001ec4 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001e74:	4b19      	ldr	r3, [pc, #100]	; (8001edc <HAL_RCC_GetSysClockFreq+0x98>)
 8001e76:	613b      	str	r3, [r7, #16]
      break;
 8001e78:	e027      	b.n	8001eca <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001e7a:	68fb      	ldr	r3, [r7, #12]
 8001e7c:	0c9b      	lsrs	r3, r3, #18
 8001e7e:	f003 030f 	and.w	r3, r3, #15
 8001e82:	4a17      	ldr	r2, [pc, #92]	; (8001ee0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001e84:	5cd3      	ldrb	r3, [r2, r3]
 8001e86:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d010      	beq.n	8001eb4 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001e92:	4b11      	ldr	r3, [pc, #68]	; (8001ed8 <HAL_RCC_GetSysClockFreq+0x94>)
 8001e94:	685b      	ldr	r3, [r3, #4]
 8001e96:	0c5b      	lsrs	r3, r3, #17
 8001e98:	f003 0301 	and.w	r3, r3, #1
 8001e9c:	4a11      	ldr	r2, [pc, #68]	; (8001ee4 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001e9e:	5cd3      	ldrb	r3, [r2, r3]
 8001ea0:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	4a0d      	ldr	r2, [pc, #52]	; (8001edc <HAL_RCC_GetSysClockFreq+0x98>)
 8001ea6:	fb03 f202 	mul.w	r2, r3, r2
 8001eaa:	68bb      	ldr	r3, [r7, #8]
 8001eac:	fbb2 f3f3 	udiv	r3, r2, r3
 8001eb0:	617b      	str	r3, [r7, #20]
 8001eb2:	e004      	b.n	8001ebe <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	4a0c      	ldr	r2, [pc, #48]	; (8001ee8 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001eb8:	fb02 f303 	mul.w	r3, r2, r3
 8001ebc:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001ebe:	697b      	ldr	r3, [r7, #20]
 8001ec0:	613b      	str	r3, [r7, #16]
      break;
 8001ec2:	e002      	b.n	8001eca <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001ec4:	4b05      	ldr	r3, [pc, #20]	; (8001edc <HAL_RCC_GetSysClockFreq+0x98>)
 8001ec6:	613b      	str	r3, [r7, #16]
      break;
 8001ec8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001eca:	693b      	ldr	r3, [r7, #16]
}
 8001ecc:	4618      	mov	r0, r3
 8001ece:	371c      	adds	r7, #28
 8001ed0:	46bd      	mov	sp, r7
 8001ed2:	bc80      	pop	{r7}
 8001ed4:	4770      	bx	lr
 8001ed6:	bf00      	nop
 8001ed8:	40021000 	.word	0x40021000
 8001edc:	007a1200 	.word	0x007a1200
 8001ee0:	080036d4 	.word	0x080036d4
 8001ee4:	080036e4 	.word	0x080036e4
 8001ee8:	003d0900 	.word	0x003d0900

08001eec <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001eec:	b480      	push	{r7}
 8001eee:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001ef0:	4b02      	ldr	r3, [pc, #8]	; (8001efc <HAL_RCC_GetHCLKFreq+0x10>)
 8001ef2:	681b      	ldr	r3, [r3, #0]
}
 8001ef4:	4618      	mov	r0, r3
 8001ef6:	46bd      	mov	sp, r7
 8001ef8:	bc80      	pop	{r7}
 8001efa:	4770      	bx	lr
 8001efc:	20000000 	.word	0x20000000

08001f00 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001f00:	b580      	push	{r7, lr}
 8001f02:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001f04:	f7ff fff2 	bl	8001eec <HAL_RCC_GetHCLKFreq>
 8001f08:	4602      	mov	r2, r0
 8001f0a:	4b05      	ldr	r3, [pc, #20]	; (8001f20 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001f0c:	685b      	ldr	r3, [r3, #4]
 8001f0e:	0a1b      	lsrs	r3, r3, #8
 8001f10:	f003 0307 	and.w	r3, r3, #7
 8001f14:	4903      	ldr	r1, [pc, #12]	; (8001f24 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001f16:	5ccb      	ldrb	r3, [r1, r3]
 8001f18:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001f1c:	4618      	mov	r0, r3
 8001f1e:	bd80      	pop	{r7, pc}
 8001f20:	40021000 	.word	0x40021000
 8001f24:	080036cc 	.word	0x080036cc

08001f28 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001f28:	b480      	push	{r7}
 8001f2a:	b085      	sub	sp, #20
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001f30:	4b0a      	ldr	r3, [pc, #40]	; (8001f5c <RCC_Delay+0x34>)
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	4a0a      	ldr	r2, [pc, #40]	; (8001f60 <RCC_Delay+0x38>)
 8001f36:	fba2 2303 	umull	r2, r3, r2, r3
 8001f3a:	0a5b      	lsrs	r3, r3, #9
 8001f3c:	687a      	ldr	r2, [r7, #4]
 8001f3e:	fb02 f303 	mul.w	r3, r2, r3
 8001f42:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001f44:	bf00      	nop
  }
  while (Delay --);
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	1e5a      	subs	r2, r3, #1
 8001f4a:	60fa      	str	r2, [r7, #12]
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d1f9      	bne.n	8001f44 <RCC_Delay+0x1c>
}
 8001f50:	bf00      	nop
 8001f52:	bf00      	nop
 8001f54:	3714      	adds	r7, #20
 8001f56:	46bd      	mov	sp, r7
 8001f58:	bc80      	pop	{r7}
 8001f5a:	4770      	bx	lr
 8001f5c:	20000000 	.word	0x20000000
 8001f60:	10624dd3 	.word	0x10624dd3

08001f64 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8001f64:	b580      	push	{r7, lr}
 8001f66:	b082      	sub	sp, #8
 8001f68:	af00      	add	r7, sp, #0
 8001f6a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d101      	bne.n	8001f76 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8001f72:	2301      	movs	r3, #1
 8001f74:	e076      	b.n	8002064 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d108      	bne.n	8001f90 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	685b      	ldr	r3, [r3, #4]
 8001f82:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8001f86:	d009      	beq.n	8001f9c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	2200      	movs	r2, #0
 8001f8c:	61da      	str	r2, [r3, #28]
 8001f8e:	e005      	b.n	8001f9c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	2200      	movs	r2, #0
 8001f94:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	2200      	movs	r2, #0
 8001f9a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	2200      	movs	r2, #0
 8001fa0:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8001fa8:	b2db      	uxtb	r3, r3
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d106      	bne.n	8001fbc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	2200      	movs	r2, #0
 8001fb2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8001fb6:	6878      	ldr	r0, [r7, #4]
 8001fb8:	f7fe fbba 	bl	8000730 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	2202      	movs	r2, #2
 8001fc0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	681a      	ldr	r2, [r3, #0]
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001fd2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	685b      	ldr	r3, [r3, #4]
 8001fd8:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	689b      	ldr	r3, [r3, #8]
 8001fe0:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8001fe4:	431a      	orrs	r2, r3
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	68db      	ldr	r3, [r3, #12]
 8001fea:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001fee:	431a      	orrs	r2, r3
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	691b      	ldr	r3, [r3, #16]
 8001ff4:	f003 0302 	and.w	r3, r3, #2
 8001ff8:	431a      	orrs	r2, r3
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	695b      	ldr	r3, [r3, #20]
 8001ffe:	f003 0301 	and.w	r3, r3, #1
 8002002:	431a      	orrs	r2, r3
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	699b      	ldr	r3, [r3, #24]
 8002008:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800200c:	431a      	orrs	r2, r3
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	69db      	ldr	r3, [r3, #28]
 8002012:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002016:	431a      	orrs	r2, r3
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	6a1b      	ldr	r3, [r3, #32]
 800201c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002020:	ea42 0103 	orr.w	r1, r2, r3
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002028:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	430a      	orrs	r2, r1
 8002032:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	699b      	ldr	r3, [r3, #24]
 8002038:	0c1a      	lsrs	r2, r3, #16
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	f002 0204 	and.w	r2, r2, #4
 8002042:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	69da      	ldr	r2, [r3, #28]
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002052:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	2200      	movs	r2, #0
 8002058:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	2201      	movs	r2, #1
 800205e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8002062:	2300      	movs	r3, #0
}
 8002064:	4618      	mov	r0, r3
 8002066:	3708      	adds	r7, #8
 8002068:	46bd      	mov	sp, r7
 800206a:	bd80      	pop	{r7, pc}

0800206c <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800206c:	b580      	push	{r7, lr}
 800206e:	b088      	sub	sp, #32
 8002070:	af00      	add	r7, sp, #0
 8002072:	60f8      	str	r0, [r7, #12]
 8002074:	60b9      	str	r1, [r7, #8]
 8002076:	603b      	str	r3, [r7, #0]
 8002078:	4613      	mov	r3, r2
 800207a:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800207c:	2300      	movs	r3, #0
 800207e:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002086:	2b01      	cmp	r3, #1
 8002088:	d101      	bne.n	800208e <HAL_SPI_Transmit+0x22>
 800208a:	2302      	movs	r3, #2
 800208c:	e12d      	b.n	80022ea <HAL_SPI_Transmit+0x27e>
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	2201      	movs	r2, #1
 8002092:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002096:	f7fe fc43 	bl	8000920 <HAL_GetTick>
 800209a:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800209c:	88fb      	ldrh	r3, [r7, #6]
 800209e:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80020a0:	68fb      	ldr	r3, [r7, #12]
 80020a2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80020a6:	b2db      	uxtb	r3, r3
 80020a8:	2b01      	cmp	r3, #1
 80020aa:	d002      	beq.n	80020b2 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80020ac:	2302      	movs	r3, #2
 80020ae:	77fb      	strb	r3, [r7, #31]
    goto error;
 80020b0:	e116      	b.n	80022e0 <HAL_SPI_Transmit+0x274>
  }

  if ((pData == NULL) || (Size == 0U))
 80020b2:	68bb      	ldr	r3, [r7, #8]
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d002      	beq.n	80020be <HAL_SPI_Transmit+0x52>
 80020b8:	88fb      	ldrh	r3, [r7, #6]
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d102      	bne.n	80020c4 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80020be:	2301      	movs	r3, #1
 80020c0:	77fb      	strb	r3, [r7, #31]
    goto error;
 80020c2:	e10d      	b.n	80022e0 <HAL_SPI_Transmit+0x274>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80020c4:	68fb      	ldr	r3, [r7, #12]
 80020c6:	2203      	movs	r2, #3
 80020c8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	2200      	movs	r2, #0
 80020d0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	68ba      	ldr	r2, [r7, #8]
 80020d6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	88fa      	ldrh	r2, [r7, #6]
 80020dc:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80020de:	68fb      	ldr	r3, [r7, #12]
 80020e0:	88fa      	ldrh	r2, [r7, #6]
 80020e2:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	2200      	movs	r2, #0
 80020e8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80020ea:	68fb      	ldr	r3, [r7, #12]
 80020ec:	2200      	movs	r2, #0
 80020ee:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	2200      	movs	r2, #0
 80020f4:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80020f6:	68fb      	ldr	r3, [r7, #12]
 80020f8:	2200      	movs	r2, #0
 80020fa:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	2200      	movs	r2, #0
 8002100:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	689b      	ldr	r3, [r3, #8]
 8002106:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800210a:	d10f      	bne.n	800212c <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800210c:	68fb      	ldr	r3, [r7, #12]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	681a      	ldr	r2, [r3, #0]
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800211a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	681a      	ldr	r2, [r3, #0]
 8002122:	68fb      	ldr	r3, [r7, #12]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800212a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002136:	2b40      	cmp	r3, #64	; 0x40
 8002138:	d007      	beq.n	800214a <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	681a      	ldr	r2, [r3, #0]
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002148:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	68db      	ldr	r3, [r3, #12]
 800214e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002152:	d14f      	bne.n	80021f4 <HAL_SPI_Transmit+0x188>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	685b      	ldr	r3, [r3, #4]
 8002158:	2b00      	cmp	r3, #0
 800215a:	d002      	beq.n	8002162 <HAL_SPI_Transmit+0xf6>
 800215c:	8afb      	ldrh	r3, [r7, #22]
 800215e:	2b01      	cmp	r3, #1
 8002160:	d142      	bne.n	80021e8 <HAL_SPI_Transmit+0x17c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002162:	68fb      	ldr	r3, [r7, #12]
 8002164:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002166:	881a      	ldrh	r2, [r3, #0]
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002172:	1c9a      	adds	r2, r3, #2
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800217c:	b29b      	uxth	r3, r3
 800217e:	3b01      	subs	r3, #1
 8002180:	b29a      	uxth	r2, r3
 8002182:	68fb      	ldr	r3, [r7, #12]
 8002184:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8002186:	e02f      	b.n	80021e8 <HAL_SPI_Transmit+0x17c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	689b      	ldr	r3, [r3, #8]
 800218e:	f003 0302 	and.w	r3, r3, #2
 8002192:	2b02      	cmp	r3, #2
 8002194:	d112      	bne.n	80021bc <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800219a:	881a      	ldrh	r2, [r3, #0]
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80021a2:	68fb      	ldr	r3, [r7, #12]
 80021a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021a6:	1c9a      	adds	r2, r3, #2
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80021b0:	b29b      	uxth	r3, r3
 80021b2:	3b01      	subs	r3, #1
 80021b4:	b29a      	uxth	r2, r3
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	86da      	strh	r2, [r3, #54]	; 0x36
 80021ba:	e015      	b.n	80021e8 <HAL_SPI_Transmit+0x17c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80021bc:	f7fe fbb0 	bl	8000920 <HAL_GetTick>
 80021c0:	4602      	mov	r2, r0
 80021c2:	69bb      	ldr	r3, [r7, #24]
 80021c4:	1ad3      	subs	r3, r2, r3
 80021c6:	683a      	ldr	r2, [r7, #0]
 80021c8:	429a      	cmp	r2, r3
 80021ca:	d803      	bhi.n	80021d4 <HAL_SPI_Transmit+0x168>
 80021cc:	683b      	ldr	r3, [r7, #0]
 80021ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80021d2:	d102      	bne.n	80021da <HAL_SPI_Transmit+0x16e>
 80021d4:	683b      	ldr	r3, [r7, #0]
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d106      	bne.n	80021e8 <HAL_SPI_Transmit+0x17c>
        {
          errorcode = HAL_TIMEOUT;
 80021da:	2303      	movs	r3, #3
 80021dc:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	2201      	movs	r2, #1
 80021e2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 80021e6:	e07b      	b.n	80022e0 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80021ec:	b29b      	uxth	r3, r3
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d1ca      	bne.n	8002188 <HAL_SPI_Transmit+0x11c>
 80021f2:	e050      	b.n	8002296 <HAL_SPI_Transmit+0x22a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	685b      	ldr	r3, [r3, #4]
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d002      	beq.n	8002202 <HAL_SPI_Transmit+0x196>
 80021fc:	8afb      	ldrh	r3, [r7, #22]
 80021fe:	2b01      	cmp	r3, #1
 8002200:	d144      	bne.n	800228c <HAL_SPI_Transmit+0x220>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	330c      	adds	r3, #12
 800220c:	7812      	ldrb	r2, [r2, #0]
 800220e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002214:	1c5a      	adds	r2, r3, #1
 8002216:	68fb      	ldr	r3, [r7, #12]
 8002218:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800221e:	b29b      	uxth	r3, r3
 8002220:	3b01      	subs	r3, #1
 8002222:	b29a      	uxth	r2, r3
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8002228:	e030      	b.n	800228c <HAL_SPI_Transmit+0x220>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	689b      	ldr	r3, [r3, #8]
 8002230:	f003 0302 	and.w	r3, r3, #2
 8002234:	2b02      	cmp	r3, #2
 8002236:	d113      	bne.n	8002260 <HAL_SPI_Transmit+0x1f4>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	330c      	adds	r3, #12
 8002242:	7812      	ldrb	r2, [r2, #0]
 8002244:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800224a:	1c5a      	adds	r2, r3, #1
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002254:	b29b      	uxth	r3, r3
 8002256:	3b01      	subs	r3, #1
 8002258:	b29a      	uxth	r2, r3
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	86da      	strh	r2, [r3, #54]	; 0x36
 800225e:	e015      	b.n	800228c <HAL_SPI_Transmit+0x220>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002260:	f7fe fb5e 	bl	8000920 <HAL_GetTick>
 8002264:	4602      	mov	r2, r0
 8002266:	69bb      	ldr	r3, [r7, #24]
 8002268:	1ad3      	subs	r3, r2, r3
 800226a:	683a      	ldr	r2, [r7, #0]
 800226c:	429a      	cmp	r2, r3
 800226e:	d803      	bhi.n	8002278 <HAL_SPI_Transmit+0x20c>
 8002270:	683b      	ldr	r3, [r7, #0]
 8002272:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002276:	d102      	bne.n	800227e <HAL_SPI_Transmit+0x212>
 8002278:	683b      	ldr	r3, [r7, #0]
 800227a:	2b00      	cmp	r3, #0
 800227c:	d106      	bne.n	800228c <HAL_SPI_Transmit+0x220>
        {
          errorcode = HAL_TIMEOUT;
 800227e:	2303      	movs	r3, #3
 8002280:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	2201      	movs	r2, #1
 8002286:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 800228a:	e029      	b.n	80022e0 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002290:	b29b      	uxth	r3, r3
 8002292:	2b00      	cmp	r3, #0
 8002294:	d1c9      	bne.n	800222a <HAL_SPI_Transmit+0x1be>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002296:	69ba      	ldr	r2, [r7, #24]
 8002298:	6839      	ldr	r1, [r7, #0]
 800229a:	68f8      	ldr	r0, [r7, #12]
 800229c:	f000 fa62 	bl	8002764 <SPI_EndRxTxTransaction>
 80022a0:	4603      	mov	r3, r0
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d002      	beq.n	80022ac <HAL_SPI_Transmit+0x240>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	2220      	movs	r2, #32
 80022aa:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	689b      	ldr	r3, [r3, #8]
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d10a      	bne.n	80022ca <HAL_SPI_Transmit+0x25e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80022b4:	2300      	movs	r3, #0
 80022b6:	613b      	str	r3, [r7, #16]
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	68db      	ldr	r3, [r3, #12]
 80022be:	613b      	str	r3, [r7, #16]
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	689b      	ldr	r3, [r3, #8]
 80022c6:	613b      	str	r3, [r7, #16]
 80022c8:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d002      	beq.n	80022d8 <HAL_SPI_Transmit+0x26c>
  {
    errorcode = HAL_ERROR;
 80022d2:	2301      	movs	r3, #1
 80022d4:	77fb      	strb	r3, [r7, #31]
 80022d6:	e003      	b.n	80022e0 <HAL_SPI_Transmit+0x274>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	2201      	movs	r2, #1
 80022dc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	2200      	movs	r2, #0
 80022e4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80022e8:	7ffb      	ldrb	r3, [r7, #31]
}
 80022ea:	4618      	mov	r0, r3
 80022ec:	3720      	adds	r7, #32
 80022ee:	46bd      	mov	sp, r7
 80022f0:	bd80      	pop	{r7, pc}

080022f2 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80022f2:	b580      	push	{r7, lr}
 80022f4:	b08c      	sub	sp, #48	; 0x30
 80022f6:	af00      	add	r7, sp, #0
 80022f8:	60f8      	str	r0, [r7, #12]
 80022fa:	60b9      	str	r1, [r7, #8]
 80022fc:	607a      	str	r2, [r7, #4]
 80022fe:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8002300:	2301      	movs	r3, #1
 8002302:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8002304:	2300      	movs	r3, #0
 8002306:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002310:	2b01      	cmp	r3, #1
 8002312:	d101      	bne.n	8002318 <HAL_SPI_TransmitReceive+0x26>
 8002314:	2302      	movs	r3, #2
 8002316:	e198      	b.n	800264a <HAL_SPI_TransmitReceive+0x358>
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	2201      	movs	r2, #1
 800231c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002320:	f7fe fafe 	bl	8000920 <HAL_GetTick>
 8002324:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800232c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	685b      	ldr	r3, [r3, #4]
 8002334:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8002336:	887b      	ldrh	r3, [r7, #2]
 8002338:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800233a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800233e:	2b01      	cmp	r3, #1
 8002340:	d00f      	beq.n	8002362 <HAL_SPI_TransmitReceive+0x70>
 8002342:	69fb      	ldr	r3, [r7, #28]
 8002344:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002348:	d107      	bne.n	800235a <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	689b      	ldr	r3, [r3, #8]
 800234e:	2b00      	cmp	r3, #0
 8002350:	d103      	bne.n	800235a <HAL_SPI_TransmitReceive+0x68>
 8002352:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002356:	2b04      	cmp	r3, #4
 8002358:	d003      	beq.n	8002362 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800235a:	2302      	movs	r3, #2
 800235c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8002360:	e16d      	b.n	800263e <HAL_SPI_TransmitReceive+0x34c>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002362:	68bb      	ldr	r3, [r7, #8]
 8002364:	2b00      	cmp	r3, #0
 8002366:	d005      	beq.n	8002374 <HAL_SPI_TransmitReceive+0x82>
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	2b00      	cmp	r3, #0
 800236c:	d002      	beq.n	8002374 <HAL_SPI_TransmitReceive+0x82>
 800236e:	887b      	ldrh	r3, [r7, #2]
 8002370:	2b00      	cmp	r3, #0
 8002372:	d103      	bne.n	800237c <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8002374:	2301      	movs	r3, #1
 8002376:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800237a:	e160      	b.n	800263e <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002382:	b2db      	uxtb	r3, r3
 8002384:	2b04      	cmp	r3, #4
 8002386:	d003      	beq.n	8002390 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	2205      	movs	r2, #5
 800238c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	2200      	movs	r2, #0
 8002394:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	687a      	ldr	r2, [r7, #4]
 800239a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	887a      	ldrh	r2, [r7, #2]
 80023a0:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	887a      	ldrh	r2, [r7, #2]
 80023a6:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	68ba      	ldr	r2, [r7, #8]
 80023ac:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	887a      	ldrh	r2, [r7, #2]
 80023b2:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	887a      	ldrh	r2, [r7, #2]
 80023b8:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	2200      	movs	r2, #0
 80023be:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	2200      	movs	r2, #0
 80023c4:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80023d0:	2b40      	cmp	r3, #64	; 0x40
 80023d2:	d007      	beq.n	80023e4 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	681a      	ldr	r2, [r3, #0]
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80023e2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	68db      	ldr	r3, [r3, #12]
 80023e8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80023ec:	d17c      	bne.n	80024e8 <HAL_SPI_TransmitReceive+0x1f6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	685b      	ldr	r3, [r3, #4]
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d002      	beq.n	80023fc <HAL_SPI_TransmitReceive+0x10a>
 80023f6:	8b7b      	ldrh	r3, [r7, #26]
 80023f8:	2b01      	cmp	r3, #1
 80023fa:	d16a      	bne.n	80024d2 <HAL_SPI_TransmitReceive+0x1e0>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002400:	881a      	ldrh	r2, [r3, #0]
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800240c:	1c9a      	adds	r2, r3, #2
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002416:	b29b      	uxth	r3, r3
 8002418:	3b01      	subs	r3, #1
 800241a:	b29a      	uxth	r2, r3
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002420:	e057      	b.n	80024d2 <HAL_SPI_TransmitReceive+0x1e0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	689b      	ldr	r3, [r3, #8]
 8002428:	f003 0302 	and.w	r3, r3, #2
 800242c:	2b02      	cmp	r3, #2
 800242e:	d11b      	bne.n	8002468 <HAL_SPI_TransmitReceive+0x176>
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002434:	b29b      	uxth	r3, r3
 8002436:	2b00      	cmp	r3, #0
 8002438:	d016      	beq.n	8002468 <HAL_SPI_TransmitReceive+0x176>
 800243a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800243c:	2b01      	cmp	r3, #1
 800243e:	d113      	bne.n	8002468 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002444:	881a      	ldrh	r2, [r3, #0]
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002450:	1c9a      	adds	r2, r3, #2
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800245a:	b29b      	uxth	r3, r3
 800245c:	3b01      	subs	r3, #1
 800245e:	b29a      	uxth	r2, r3
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002464:	2300      	movs	r3, #0
 8002466:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	689b      	ldr	r3, [r3, #8]
 800246e:	f003 0301 	and.w	r3, r3, #1
 8002472:	2b01      	cmp	r3, #1
 8002474:	d119      	bne.n	80024aa <HAL_SPI_TransmitReceive+0x1b8>
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800247a:	b29b      	uxth	r3, r3
 800247c:	2b00      	cmp	r3, #0
 800247e:	d014      	beq.n	80024aa <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	68da      	ldr	r2, [r3, #12]
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800248a:	b292      	uxth	r2, r2
 800248c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002492:	1c9a      	adds	r2, r3, #2
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800249c:	b29b      	uxth	r3, r3
 800249e:	3b01      	subs	r3, #1
 80024a0:	b29a      	uxth	r2, r3
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80024a6:	2301      	movs	r3, #1
 80024a8:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80024aa:	f7fe fa39 	bl	8000920 <HAL_GetTick>
 80024ae:	4602      	mov	r2, r0
 80024b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024b2:	1ad3      	subs	r3, r2, r3
 80024b4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80024b6:	429a      	cmp	r2, r3
 80024b8:	d80b      	bhi.n	80024d2 <HAL_SPI_TransmitReceive+0x1e0>
 80024ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80024bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024c0:	d007      	beq.n	80024d2 <HAL_SPI_TransmitReceive+0x1e0>
      {
        errorcode = HAL_TIMEOUT;
 80024c2:	2303      	movs	r3, #3
 80024c4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	2201      	movs	r2, #1
 80024cc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 80024d0:	e0b5      	b.n	800263e <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80024d6:	b29b      	uxth	r3, r3
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d1a2      	bne.n	8002422 <HAL_SPI_TransmitReceive+0x130>
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80024e0:	b29b      	uxth	r3, r3
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d19d      	bne.n	8002422 <HAL_SPI_TransmitReceive+0x130>
 80024e6:	e080      	b.n	80025ea <HAL_SPI_TransmitReceive+0x2f8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	685b      	ldr	r3, [r3, #4]
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d002      	beq.n	80024f6 <HAL_SPI_TransmitReceive+0x204>
 80024f0:	8b7b      	ldrh	r3, [r7, #26]
 80024f2:	2b01      	cmp	r3, #1
 80024f4:	d16f      	bne.n	80025d6 <HAL_SPI_TransmitReceive+0x2e4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	330c      	adds	r3, #12
 8002500:	7812      	ldrb	r2, [r2, #0]
 8002502:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002508:	1c5a      	adds	r2, r3, #1
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002512:	b29b      	uxth	r3, r3
 8002514:	3b01      	subs	r3, #1
 8002516:	b29a      	uxth	r2, r3
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800251c:	e05b      	b.n	80025d6 <HAL_SPI_TransmitReceive+0x2e4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	689b      	ldr	r3, [r3, #8]
 8002524:	f003 0302 	and.w	r3, r3, #2
 8002528:	2b02      	cmp	r3, #2
 800252a:	d11c      	bne.n	8002566 <HAL_SPI_TransmitReceive+0x274>
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002530:	b29b      	uxth	r3, r3
 8002532:	2b00      	cmp	r3, #0
 8002534:	d017      	beq.n	8002566 <HAL_SPI_TransmitReceive+0x274>
 8002536:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002538:	2b01      	cmp	r3, #1
 800253a:	d114      	bne.n	8002566 <HAL_SPI_TransmitReceive+0x274>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	330c      	adds	r3, #12
 8002546:	7812      	ldrb	r2, [r2, #0]
 8002548:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800254e:	1c5a      	adds	r2, r3, #1
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002558:	b29b      	uxth	r3, r3
 800255a:	3b01      	subs	r3, #1
 800255c:	b29a      	uxth	r2, r3
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002562:	2300      	movs	r3, #0
 8002564:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002566:	68fb      	ldr	r3, [r7, #12]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	689b      	ldr	r3, [r3, #8]
 800256c:	f003 0301 	and.w	r3, r3, #1
 8002570:	2b01      	cmp	r3, #1
 8002572:	d119      	bne.n	80025a8 <HAL_SPI_TransmitReceive+0x2b6>
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002578:	b29b      	uxth	r3, r3
 800257a:	2b00      	cmp	r3, #0
 800257c:	d014      	beq.n	80025a8 <HAL_SPI_TransmitReceive+0x2b6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	68da      	ldr	r2, [r3, #12]
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002588:	b2d2      	uxtb	r2, r2
 800258a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002590:	1c5a      	adds	r2, r3, #1
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800259a:	b29b      	uxth	r3, r3
 800259c:	3b01      	subs	r3, #1
 800259e:	b29a      	uxth	r2, r3
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80025a4:	2301      	movs	r3, #1
 80025a6:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80025a8:	f7fe f9ba 	bl	8000920 <HAL_GetTick>
 80025ac:	4602      	mov	r2, r0
 80025ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025b0:	1ad3      	subs	r3, r2, r3
 80025b2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80025b4:	429a      	cmp	r2, r3
 80025b6:	d803      	bhi.n	80025c0 <HAL_SPI_TransmitReceive+0x2ce>
 80025b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80025ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025be:	d102      	bne.n	80025c6 <HAL_SPI_TransmitReceive+0x2d4>
 80025c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d107      	bne.n	80025d6 <HAL_SPI_TransmitReceive+0x2e4>
      {
        errorcode = HAL_TIMEOUT;
 80025c6:	2303      	movs	r3, #3
 80025c8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	2201      	movs	r2, #1
 80025d0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 80025d4:	e033      	b.n	800263e <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80025da:	b29b      	uxth	r3, r3
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d19e      	bne.n	800251e <HAL_SPI_TransmitReceive+0x22c>
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80025e4:	b29b      	uxth	r3, r3
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d199      	bne.n	800251e <HAL_SPI_TransmitReceive+0x22c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80025ea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80025ec:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80025ee:	68f8      	ldr	r0, [r7, #12]
 80025f0:	f000 f8b8 	bl	8002764 <SPI_EndRxTxTransaction>
 80025f4:	4603      	mov	r3, r0
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d006      	beq.n	8002608 <HAL_SPI_TransmitReceive+0x316>
  {
    errorcode = HAL_ERROR;
 80025fa:	2301      	movs	r3, #1
 80025fc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	2220      	movs	r2, #32
 8002604:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8002606:	e01a      	b.n	800263e <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	689b      	ldr	r3, [r3, #8]
 800260c:	2b00      	cmp	r3, #0
 800260e:	d10a      	bne.n	8002626 <HAL_SPI_TransmitReceive+0x334>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002610:	2300      	movs	r3, #0
 8002612:	617b      	str	r3, [r7, #20]
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	68db      	ldr	r3, [r3, #12]
 800261a:	617b      	str	r3, [r7, #20]
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	689b      	ldr	r3, [r3, #8]
 8002622:	617b      	str	r3, [r7, #20]
 8002624:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800262a:	2b00      	cmp	r3, #0
 800262c:	d003      	beq.n	8002636 <HAL_SPI_TransmitReceive+0x344>
  {
    errorcode = HAL_ERROR;
 800262e:	2301      	movs	r3, #1
 8002630:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8002634:	e003      	b.n	800263e <HAL_SPI_TransmitReceive+0x34c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	2201      	movs	r2, #1
 800263a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }
  
error :
  __HAL_UNLOCK(hspi);
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	2200      	movs	r2, #0
 8002642:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8002646:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800264a:	4618      	mov	r0, r3
 800264c:	3730      	adds	r7, #48	; 0x30
 800264e:	46bd      	mov	sp, r7
 8002650:	bd80      	pop	{r7, pc}
	...

08002654 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002654:	b580      	push	{r7, lr}
 8002656:	b088      	sub	sp, #32
 8002658:	af00      	add	r7, sp, #0
 800265a:	60f8      	str	r0, [r7, #12]
 800265c:	60b9      	str	r1, [r7, #8]
 800265e:	603b      	str	r3, [r7, #0]
 8002660:	4613      	mov	r3, r2
 8002662:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8002664:	f7fe f95c 	bl	8000920 <HAL_GetTick>
 8002668:	4602      	mov	r2, r0
 800266a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800266c:	1a9b      	subs	r3, r3, r2
 800266e:	683a      	ldr	r2, [r7, #0]
 8002670:	4413      	add	r3, r2
 8002672:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8002674:	f7fe f954 	bl	8000920 <HAL_GetTick>
 8002678:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800267a:	4b39      	ldr	r3, [pc, #228]	; (8002760 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	015b      	lsls	r3, r3, #5
 8002680:	0d1b      	lsrs	r3, r3, #20
 8002682:	69fa      	ldr	r2, [r7, #28]
 8002684:	fb02 f303 	mul.w	r3, r2, r3
 8002688:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800268a:	e054      	b.n	8002736 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800268c:	683b      	ldr	r3, [r7, #0]
 800268e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002692:	d050      	beq.n	8002736 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002694:	f7fe f944 	bl	8000920 <HAL_GetTick>
 8002698:	4602      	mov	r2, r0
 800269a:	69bb      	ldr	r3, [r7, #24]
 800269c:	1ad3      	subs	r3, r2, r3
 800269e:	69fa      	ldr	r2, [r7, #28]
 80026a0:	429a      	cmp	r2, r3
 80026a2:	d902      	bls.n	80026aa <SPI_WaitFlagStateUntilTimeout+0x56>
 80026a4:	69fb      	ldr	r3, [r7, #28]
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d13d      	bne.n	8002726 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	685a      	ldr	r2, [r3, #4]
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80026b8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	685b      	ldr	r3, [r3, #4]
 80026be:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80026c2:	d111      	bne.n	80026e8 <SPI_WaitFlagStateUntilTimeout+0x94>
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	689b      	ldr	r3, [r3, #8]
 80026c8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80026cc:	d004      	beq.n	80026d8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	689b      	ldr	r3, [r3, #8]
 80026d2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80026d6:	d107      	bne.n	80026e8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	681a      	ldr	r2, [r3, #0]
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80026e6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026ec:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80026f0:	d10f      	bne.n	8002712 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	681a      	ldr	r2, [r3, #0]
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002700:	601a      	str	r2, [r3, #0]
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	681a      	ldr	r2, [r3, #0]
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002710:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	2201      	movs	r2, #1
 8002716:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	2200      	movs	r2, #0
 800271e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8002722:	2303      	movs	r3, #3
 8002724:	e017      	b.n	8002756 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8002726:	697b      	ldr	r3, [r7, #20]
 8002728:	2b00      	cmp	r3, #0
 800272a:	d101      	bne.n	8002730 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800272c:	2300      	movs	r3, #0
 800272e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8002730:	697b      	ldr	r3, [r7, #20]
 8002732:	3b01      	subs	r3, #1
 8002734:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	689a      	ldr	r2, [r3, #8]
 800273c:	68bb      	ldr	r3, [r7, #8]
 800273e:	4013      	ands	r3, r2
 8002740:	68ba      	ldr	r2, [r7, #8]
 8002742:	429a      	cmp	r2, r3
 8002744:	bf0c      	ite	eq
 8002746:	2301      	moveq	r3, #1
 8002748:	2300      	movne	r3, #0
 800274a:	b2db      	uxtb	r3, r3
 800274c:	461a      	mov	r2, r3
 800274e:	79fb      	ldrb	r3, [r7, #7]
 8002750:	429a      	cmp	r2, r3
 8002752:	d19b      	bne.n	800268c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8002754:	2300      	movs	r3, #0
}
 8002756:	4618      	mov	r0, r3
 8002758:	3720      	adds	r7, #32
 800275a:	46bd      	mov	sp, r7
 800275c:	bd80      	pop	{r7, pc}
 800275e:	bf00      	nop
 8002760:	20000000 	.word	0x20000000

08002764 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002764:	b580      	push	{r7, lr}
 8002766:	b086      	sub	sp, #24
 8002768:	af02      	add	r7, sp, #8
 800276a:	60f8      	str	r0, [r7, #12]
 800276c:	60b9      	str	r1, [r7, #8]
 800276e:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	9300      	str	r3, [sp, #0]
 8002774:	68bb      	ldr	r3, [r7, #8]
 8002776:	2200      	movs	r2, #0
 8002778:	2180      	movs	r1, #128	; 0x80
 800277a:	68f8      	ldr	r0, [r7, #12]
 800277c:	f7ff ff6a 	bl	8002654 <SPI_WaitFlagStateUntilTimeout>
 8002780:	4603      	mov	r3, r0
 8002782:	2b00      	cmp	r3, #0
 8002784:	d007      	beq.n	8002796 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800278a:	f043 0220 	orr.w	r2, r3, #32
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8002792:	2303      	movs	r3, #3
 8002794:	e000      	b.n	8002798 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 8002796:	2300      	movs	r3, #0
}
 8002798:	4618      	mov	r0, r3
 800279a:	3710      	adds	r7, #16
 800279c:	46bd      	mov	sp, r7
 800279e:	bd80      	pop	{r7, pc}

080027a0 <keypad_4x4_return_gia_tri_phim_nhan>:

static void check_trang_thai_phim(bool *phim_co_nhan, uint8_t *gia_tri_phim_nhan, uint8_t *to_hop_phim);
static void doc_gia_tri_phim(uint8_t vi_tri_cot, uint32_t trang_thai_hang, uint8_t *gia_tri_phim_nhan, uint8_t *to_hop_phim);

uint8_t keypad_4x4_return_gia_tri_phim_nhan(void)
{
 80027a0:	b590      	push	{r4, r7, lr}
 80027a2:	b087      	sub	sp, #28
 80027a4:	af00      	add	r7, sp, #0
	uint8_t gia_tri_phim_nhan;
	uint8_t to_hop_phim [16] = {'1', '4', '7', '*', '2', '5', '8', '0', '3', '6', '9', '#', 'A', 'B', 'C', 'D'};
 80027a6:	4b21      	ldr	r3, [pc, #132]	; (800282c <keypad_4x4_return_gia_tri_phim_nhan+0x8c>)
 80027a8:	1d3c      	adds	r4, r7, #4
 80027aa:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80027ac:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	bool phim_co_nhan = true;
 80027b0:	2301      	movs	r3, #1
 80027b2:	70fb      	strb	r3, [r7, #3]

	for (int8_t nhan_count = 1; nhan_count <= 50; nhan_count++)
 80027b4:	2301      	movs	r3, #1
 80027b6:	75fb      	strb	r3, [r7, #23]
 80027b8:	e015      	b.n	80027e6 <keypad_4x4_return_gia_tri_phim_nhan+0x46>
	{
		check_trang_thai_phim(&phim_co_nhan, &gia_tri_phim_nhan, to_hop_phim);
 80027ba:	1d3a      	adds	r2, r7, #4
 80027bc:	f107 0115 	add.w	r1, r7, #21
 80027c0:	1cfb      	adds	r3, r7, #3
 80027c2:	4618      	mov	r0, r3
 80027c4:	f000 f834 	bl	8002830 <check_trang_thai_phim>

		if (phim_co_nhan == false) {
 80027c8:	78fb      	ldrb	r3, [r7, #3]
 80027ca:	f083 0301 	eor.w	r3, r3, #1
 80027ce:	b2db      	uxtb	r3, r3
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d002      	beq.n	80027da <keypad_4x4_return_gia_tri_phim_nhan+0x3a>
			nhan_count = 0;
 80027d4:	2300      	movs	r3, #0
 80027d6:	75fb      	strb	r3, [r7, #23]
			continue;
 80027d8:	bf00      	nop
	for (int8_t nhan_count = 1; nhan_count <= 50; nhan_count++)
 80027da:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80027de:	b2db      	uxtb	r3, r3
 80027e0:	3301      	adds	r3, #1
 80027e2:	b2db      	uxtb	r3, r3
 80027e4:	75fb      	strb	r3, [r7, #23]
 80027e6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80027ea:	2b32      	cmp	r3, #50	; 0x32
 80027ec:	dde5      	ble.n	80027ba <keypad_4x4_return_gia_tri_phim_nhan+0x1a>
		}
	}

	for (int8_t nha_count = 1; nha_count <= 50; nha_count++)
 80027ee:	2301      	movs	r3, #1
 80027f0:	75bb      	strb	r3, [r7, #22]
 80027f2:	e012      	b.n	800281a <keypad_4x4_return_gia_tri_phim_nhan+0x7a>
	{
		check_trang_thai_phim(&phim_co_nhan, &gia_tri_phim_nhan, to_hop_phim);
 80027f4:	1d3a      	adds	r2, r7, #4
 80027f6:	f107 0115 	add.w	r1, r7, #21
 80027fa:	1cfb      	adds	r3, r7, #3
 80027fc:	4618      	mov	r0, r3
 80027fe:	f000 f817 	bl	8002830 <check_trang_thai_phim>

		if (phim_co_nhan == true) {
 8002802:	78fb      	ldrb	r3, [r7, #3]
 8002804:	2b00      	cmp	r3, #0
 8002806:	d002      	beq.n	800280e <keypad_4x4_return_gia_tri_phim_nhan+0x6e>
			nha_count = 0;
 8002808:	2300      	movs	r3, #0
 800280a:	75bb      	strb	r3, [r7, #22]
			continue;
 800280c:	bf00      	nop
	for (int8_t nha_count = 1; nha_count <= 50; nha_count++)
 800280e:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8002812:	b2db      	uxtb	r3, r3
 8002814:	3301      	adds	r3, #1
 8002816:	b2db      	uxtb	r3, r3
 8002818:	75bb      	strb	r3, [r7, #22]
 800281a:	f997 3016 	ldrsb.w	r3, [r7, #22]
 800281e:	2b32      	cmp	r3, #50	; 0x32
 8002820:	dde8      	ble.n	80027f4 <keypad_4x4_return_gia_tri_phim_nhan+0x54>
		}
	}

	return gia_tri_phim_nhan;
 8002822:	7d7b      	ldrb	r3, [r7, #21]
}
 8002824:	4618      	mov	r0, r3
 8002826:	371c      	adds	r7, #28
 8002828:	46bd      	mov	sp, r7
 800282a:	bd90      	pop	{r4, r7, pc}
 800282c:	080036a8 	.word	0x080036a8

08002830 <check_trang_thai_phim>:

static void check_trang_thai_phim(bool *phim_co_nhan, uint8_t *gia_tri_phim_nhan, uint8_t *to_hop_phim)
{
 8002830:	b580      	push	{r7, lr}
 8002832:	b086      	sub	sp, #24
 8002834:	af00      	add	r7, sp, #0
 8002836:	60f8      	str	r0, [r7, #12]
 8002838:	60b9      	str	r1, [r7, #8]
 800283a:	607a      	str	r2, [r7, #4]
	uint8_t vi_tri_cot = 0, gia_tri_xuat_cot = 16;
 800283c:	2300      	movs	r3, #0
 800283e:	75fb      	strb	r3, [r7, #23]
 8002840:	2310      	movs	r3, #16
 8002842:	75bb      	strb	r3, [r7, #22]

	for (; vi_tri_cot <= 3; vi_tri_cot++, gia_tri_xuat_cot <<= 1)
 8002844:	e01f      	b.n	8002886 <check_trang_thai_phim+0x56>
	{
		KEYPAD_OUT_REGISTER = gia_tri_xuat_cot;
 8002846:	4a13      	ldr	r2, [pc, #76]	; (8002894 <check_trang_thai_phim+0x64>)
 8002848:	7dbb      	ldrb	r3, [r7, #22]
 800284a:	60d3      	str	r3, [r2, #12]

		uint32_t trang_thai_hang = KEYPAD_IN_REGISTER;
 800284c:	4b11      	ldr	r3, [pc, #68]	; (8002894 <check_trang_thai_phim+0x64>)
 800284e:	689b      	ldr	r3, [r3, #8]
 8002850:	613b      	str	r3, [r7, #16]
		trang_thai_hang &= 0x000F;
 8002852:	693b      	ldr	r3, [r7, #16]
 8002854:	f003 030f 	and.w	r3, r3, #15
 8002858:	613b      	str	r3, [r7, #16]

		if (trang_thai_hang != 0)
 800285a:	693b      	ldr	r3, [r7, #16]
 800285c:	2b00      	cmp	r3, #0
 800285e:	d009      	beq.n	8002874 <check_trang_thai_phim+0x44>
		{
			*phim_co_nhan = true;
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	2201      	movs	r2, #1
 8002864:	701a      	strb	r2, [r3, #0]
			doc_gia_tri_phim(vi_tri_cot, trang_thai_hang, gia_tri_phim_nhan, to_hop_phim);
 8002866:	7df8      	ldrb	r0, [r7, #23]
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	68ba      	ldr	r2, [r7, #8]
 800286c:	6939      	ldr	r1, [r7, #16]
 800286e:	f000 f813 	bl	8002898 <doc_gia_tri_phim>
			return;
 8002872:	e00b      	b.n	800288c <check_trang_thai_phim+0x5c>
		}

		else
			*phim_co_nhan = false;
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	2200      	movs	r2, #0
 8002878:	701a      	strb	r2, [r3, #0]
	for (; vi_tri_cot <= 3; vi_tri_cot++, gia_tri_xuat_cot <<= 1)
 800287a:	7dfb      	ldrb	r3, [r7, #23]
 800287c:	3301      	adds	r3, #1
 800287e:	75fb      	strb	r3, [r7, #23]
 8002880:	7dbb      	ldrb	r3, [r7, #22]
 8002882:	005b      	lsls	r3, r3, #1
 8002884:	75bb      	strb	r3, [r7, #22]
 8002886:	7dfb      	ldrb	r3, [r7, #23]
 8002888:	2b03      	cmp	r3, #3
 800288a:	d9dc      	bls.n	8002846 <check_trang_thai_phim+0x16>
	}
}
 800288c:	3718      	adds	r7, #24
 800288e:	46bd      	mov	sp, r7
 8002890:	bd80      	pop	{r7, pc}
 8002892:	bf00      	nop
 8002894:	40010800 	.word	0x40010800

08002898 <doc_gia_tri_phim>:

static void doc_gia_tri_phim(uint8_t vi_tri_cot, uint32_t trang_thai_hang, uint8_t *gia_tri_phim_nhan, uint8_t *to_hop_phim)
{
 8002898:	b480      	push	{r7}
 800289a:	b087      	sub	sp, #28
 800289c:	af00      	add	r7, sp, #0
 800289e:	60b9      	str	r1, [r7, #8]
 80028a0:	607a      	str	r2, [r7, #4]
 80028a2:	603b      	str	r3, [r7, #0]
 80028a4:	4603      	mov	r3, r0
 80028a6:	73fb      	strb	r3, [r7, #15]
	uint8_t vi_tri_hang = 0, vi_tri_nhan = 1;
 80028a8:	2300      	movs	r3, #0
 80028aa:	75fb      	strb	r3, [r7, #23]
 80028ac:	2301      	movs	r3, #1
 80028ae:	75bb      	strb	r3, [r7, #22]

	for (; vi_tri_hang <= 12; vi_tri_hang += 4, vi_tri_nhan <<= 1)
 80028b0:	e013      	b.n	80028da <doc_gia_tri_phim+0x42>
	{
		if ((trang_thai_hang & vi_tri_nhan) != 0)
 80028b2:	7dba      	ldrb	r2, [r7, #22]
 80028b4:	68bb      	ldr	r3, [r7, #8]
 80028b6:	4013      	ands	r3, r2
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d008      	beq.n	80028ce <doc_gia_tri_phim+0x36>

			*gia_tri_phim_nhan = to_hop_phim [vi_tri_cot + vi_tri_hang];
 80028bc:	7bfa      	ldrb	r2, [r7, #15]
 80028be:	7dfb      	ldrb	r3, [r7, #23]
 80028c0:	4413      	add	r3, r2
 80028c2:	461a      	mov	r2, r3
 80028c4:	683b      	ldr	r3, [r7, #0]
 80028c6:	4413      	add	r3, r2
 80028c8:	781a      	ldrb	r2, [r3, #0]
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	701a      	strb	r2, [r3, #0]
	for (; vi_tri_hang <= 12; vi_tri_hang += 4, vi_tri_nhan <<= 1)
 80028ce:	7dfb      	ldrb	r3, [r7, #23]
 80028d0:	3304      	adds	r3, #4
 80028d2:	75fb      	strb	r3, [r7, #23]
 80028d4:	7dbb      	ldrb	r3, [r7, #22]
 80028d6:	005b      	lsls	r3, r3, #1
 80028d8:	75bb      	strb	r3, [r7, #22]
 80028da:	7dfb      	ldrb	r3, [r7, #23]
 80028dc:	2b0c      	cmp	r3, #12
 80028de:	d9e8      	bls.n	80028b2 <doc_gia_tri_phim+0x1a>
	}
}
 80028e0:	bf00      	nop
 80028e2:	bf00      	nop
 80028e4:	371c      	adds	r7, #28
 80028e6:	46bd      	mov	sp, r7
 80028e8:	bc80      	pop	{r7}
 80028ea:	4770      	bx	lr

080028ec <lcd_1602_i2c_init>:
 * it can be commanded to go back to 4-bit mode. This needs basically three nybbles - first an 8-bit command to go to 4-bit mode,
 * and then it will be in 4-bit mode, but without proper font and lines configuration. From this point on, the command bytes can be sent as two nybbles as usual,
 * so first thing it needs is the command byte again as two nybbles, so it stays in 4-bit mode but this time it gets proper font and lines config. 
 */
void lcd_1602_i2c_init(I2C_HandleTypeDef* connect_mode)
{
 80028ec:	b580      	push	{r7, lr}
 80028ee:	b082      	sub	sp, #8
 80028f0:	af00      	add	r7, sp, #0
 80028f2:	6078      	str	r0, [r7, #4]
    ptr_lcd_1602_i2c_connect_mode = connect_mode;
 80028f4:	4a25      	ldr	r2, [pc, #148]	; (800298c <lcd_1602_i2c_init+0xa0>)
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	6013      	str	r3, [r2, #0]
    
    //reset khoi dong nguon
    //delay 100ms sau khi cap nguon
    gettick_delay_ms(55);
 80028fa:	2037      	movs	r0, #55	; 0x37
 80028fc:	f000 f95f 	bl	8002bbe <gettick_delay_ms>
    // Reset LCD_ENABLE
    lcd_1602_i2c_write_4bit(0x00);
 8002900:	2000      	movs	r0, #0
 8002902:	f000 f8a7 	bl	8002a54 <lcd_1602_i2c_write_4bit>
    // Turn backlight off
    backlight_state = BACKLIGHT_OFF;
 8002906:	4b22      	ldr	r3, [pc, #136]	; (8002990 <lcd_1602_i2c_init+0xa4>)
 8002908:	2200      	movs	r2, #0
 800290a:	701a      	strb	r2, [r3, #0]
    //delay 4.5 ms sau khi gui lenh 0x30 lan 1
    lcd_1602_i2c_write_4bit(RESET_INIT_1);
 800290c:	2030      	movs	r0, #48	; 0x30
 800290e:	f000 f8a1 	bl	8002a54 <lcd_1602_i2c_write_4bit>
    lcd_1602_i2c_pulse_enable(RESET_INIT_1);
 8002912:	2030      	movs	r0, #48	; 0x30
 8002914:	f000 f8bc 	bl	8002a90 <lcd_1602_i2c_pulse_enable>
    gettick_delay_ms(5);
 8002918:	2005      	movs	r0, #5
 800291a:	f000 f950 	bl	8002bbe <gettick_delay_ms>
    //delay 100us sau khi gui lenh 0x30 lan 2
    lcd_1602_i2c_write_4bit(RESET_INIT_1);
 800291e:	2030      	movs	r0, #48	; 0x30
 8002920:	f000 f898 	bl	8002a54 <lcd_1602_i2c_write_4bit>
    lcd_1602_i2c_pulse_enable(RESET_INIT_1);
 8002924:	2030      	movs	r0, #48	; 0x30
 8002926:	f000 f8b3 	bl	8002a90 <lcd_1602_i2c_pulse_enable>
    gettick_delay_ms(5);
 800292a:	2005      	movs	r0, #5
 800292c:	f000 f947 	bl	8002bbe <gettick_delay_ms>
    //delay 100us sau khi gui lenh 0x30 lan 3
    lcd_1602_i2c_write_4bit(RESET_INIT_1);
 8002930:	2030      	movs	r0, #48	; 0x30
 8002932:	f000 f88f 	bl	8002a54 <lcd_1602_i2c_write_4bit>
    lcd_1602_i2c_pulse_enable(RESET_INIT_1);
 8002936:	2030      	movs	r0, #48	; 0x30
 8002938:	f000 f8aa 	bl	8002a90 <lcd_1602_i2c_pulse_enable>
    gettick_delay_ms(5);
 800293c:	2005      	movs	r0, #5
 800293e:	f000 f93e 	bl	8002bbe <gettick_delay_ms>
    //delay 100us sau khi gui lenh 0x20
    lcd_1602_i2c_write_4bit(RESET_INIT_2);
 8002942:	2020      	movs	r0, #32
 8002944:	f000 f886 	bl	8002a54 <lcd_1602_i2c_write_4bit>
    lcd_1602_i2c_pulse_enable(RESET_INIT_2);
 8002948:	2020      	movs	r0, #32
 800294a:	f000 f8a1 	bl	8002a90 <lcd_1602_i2c_pulse_enable>
    gettick_delay_ms(1);
 800294e:	2001      	movs	r0, #1
 8002950:	f000 f935 	bl	8002bbe <gettick_delay_ms>

    //khoi dong LCD
    //delay 100us sau khi gui lenh function set
    lcd_1602_i2c_write_instruction(FUNCTION_SET);
 8002954:	2028      	movs	r0, #40	; 0x28
 8002956:	f000 f81d 	bl	8002994 <lcd_1602_i2c_write_instruction>
    gettick_delay_ms(1);
 800295a:	2001      	movs	r0, #1
 800295c:	f000 f92f 	bl	8002bbe <gettick_delay_ms>
    //delay 2 ms sau khi gui lenh clear display
    lcd_1602_i2c_write_instruction(CLEAR_DISPLAY);
 8002960:	2001      	movs	r0, #1
 8002962:	f000 f817 	bl	8002994 <lcd_1602_i2c_write_instruction>
    gettick_delay_ms(2);
 8002966:	2002      	movs	r0, #2
 8002968:	f000 f929 	bl	8002bbe <gettick_delay_ms>
    //delay 2ms sau khi gui lenh display control
    lcd_1602_i2c_write_instruction(LCD_OFF);
 800296c:	2008      	movs	r0, #8
 800296e:	f000 f811 	bl	8002994 <lcd_1602_i2c_write_instruction>
    gettick_delay_ms(1);
 8002972:	2001      	movs	r0, #1
 8002974:	f000 f923 	bl	8002bbe <gettick_delay_ms>
    //delay 100us sau khi gui lenh entry mode set
    lcd_1602_i2c_write_instruction(ENTRY_MODE_SET);
 8002978:	2006      	movs	r0, #6
 800297a:	f000 f80b 	bl	8002994 <lcd_1602_i2c_write_instruction>
    gettick_delay_ms(1);
 800297e:	2001      	movs	r0, #1
 8002980:	f000 f91d 	bl	8002bbe <gettick_delay_ms>
}
 8002984:	bf00      	nop
 8002986:	3708      	adds	r7, #8
 8002988:	46bd      	mov	sp, r7
 800298a:	bd80      	pop	{r7, pc}
 800298c:	200000d8 	.word	0x200000d8
 8002990:	200000dc 	.word	0x200000dc

08002994 <lcd_1602_i2c_write_instruction>:

void lcd_1602_i2c_write_instruction(uint8_t lcd_instruction)
{   
 8002994:	b580      	push	{r7, lr}
 8002996:	b084      	sub	sp, #16
 8002998:	af00      	add	r7, sp, #0
 800299a:	4603      	mov	r3, r0
 800299c:	71fb      	strb	r3, [r7, #7]
    uint8_t high_nibble = (lcd_instruction & 0xF0) | WRITE_INSTRUCTION;
 800299e:	79fb      	ldrb	r3, [r7, #7]
 80029a0:	f023 030f 	bic.w	r3, r3, #15
 80029a4:	73fb      	strb	r3, [r7, #15]
    uint8_t low_nibble  = ((lcd_instruction << 4) & 0xF0) | WRITE_INSTRUCTION;
 80029a6:	79fb      	ldrb	r3, [r7, #7]
 80029a8:	011b      	lsls	r3, r3, #4
 80029aa:	73bb      	strb	r3, [r7, #14]

    lcd_1602_i2c_write_4bit(high_nibble);
 80029ac:	7bfb      	ldrb	r3, [r7, #15]
 80029ae:	4618      	mov	r0, r3
 80029b0:	f000 f850 	bl	8002a54 <lcd_1602_i2c_write_4bit>
    lcd_1602_i2c_pulse_enable(high_nibble);
 80029b4:	7bfb      	ldrb	r3, [r7, #15]
 80029b6:	4618      	mov	r0, r3
 80029b8:	f000 f86a 	bl	8002a90 <lcd_1602_i2c_pulse_enable>

    lcd_1602_i2c_write_4bit(low_nibble);
 80029bc:	7bbb      	ldrb	r3, [r7, #14]
 80029be:	4618      	mov	r0, r3
 80029c0:	f000 f848 	bl	8002a54 <lcd_1602_i2c_write_4bit>
    lcd_1602_i2c_pulse_enable(low_nibble);
 80029c4:	7bbb      	ldrb	r3, [r7, #14]
 80029c6:	4618      	mov	r0, r3
 80029c8:	f000 f862 	bl	8002a90 <lcd_1602_i2c_pulse_enable>
}
 80029cc:	bf00      	nop
 80029ce:	3710      	adds	r7, #16
 80029d0:	46bd      	mov	sp, r7
 80029d2:	bd80      	pop	{r7, pc}

080029d4 <lcd_1602_i2c_write_data>:

void lcd_1602_i2c_write_data(uint8_t lcd_data)
{   
 80029d4:	b580      	push	{r7, lr}
 80029d6:	b084      	sub	sp, #16
 80029d8:	af00      	add	r7, sp, #0
 80029da:	4603      	mov	r3, r0
 80029dc:	71fb      	strb	r3, [r7, #7]
    uint8_t high_nibble = (lcd_data & 0xF0) | WRITE_DATA;
 80029de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029e2:	f023 030f 	bic.w	r3, r3, #15
 80029e6:	b25b      	sxtb	r3, r3
 80029e8:	f043 0301 	orr.w	r3, r3, #1
 80029ec:	b25b      	sxtb	r3, r3
 80029ee:	73fb      	strb	r3, [r7, #15]
    uint8_t low_nibble  = ((lcd_data << 4) & 0xF0) | WRITE_DATA;
 80029f0:	79fb      	ldrb	r3, [r7, #7]
 80029f2:	011b      	lsls	r3, r3, #4
 80029f4:	b25b      	sxtb	r3, r3
 80029f6:	f043 0301 	orr.w	r3, r3, #1
 80029fa:	b25b      	sxtb	r3, r3
 80029fc:	73bb      	strb	r3, [r7, #14]

    lcd_1602_i2c_write_4bit(high_nibble);
 80029fe:	7bfb      	ldrb	r3, [r7, #15]
 8002a00:	4618      	mov	r0, r3
 8002a02:	f000 f827 	bl	8002a54 <lcd_1602_i2c_write_4bit>
    lcd_1602_i2c_pulse_enable(high_nibble);
 8002a06:	7bfb      	ldrb	r3, [r7, #15]
 8002a08:	4618      	mov	r0, r3
 8002a0a:	f000 f841 	bl	8002a90 <lcd_1602_i2c_pulse_enable>

    lcd_1602_i2c_write_4bit(low_nibble);
 8002a0e:	7bbb      	ldrb	r3, [r7, #14]
 8002a10:	4618      	mov	r0, r3
 8002a12:	f000 f81f 	bl	8002a54 <lcd_1602_i2c_write_4bit>
    lcd_1602_i2c_pulse_enable(low_nibble);
 8002a16:	7bbb      	ldrb	r3, [r7, #14]
 8002a18:	4618      	mov	r0, r3
 8002a1a:	f000 f839 	bl	8002a90 <lcd_1602_i2c_pulse_enable>
}
 8002a1e:	bf00      	nop
 8002a20:	3710      	adds	r7, #16
 8002a22:	46bd      	mov	sp, r7
 8002a24:	bd80      	pop	{r7, pc}

08002a26 <lcd_1602_i2c_print_string>:

void lcd_1602_i2c_print_string(const char string_array[])
{
 8002a26:	b580      	push	{r7, lr}
 8002a28:	b082      	sub	sp, #8
 8002a2a:	af00      	add	r7, sp, #0
 8002a2c:	6078      	str	r0, [r7, #4]
    while (*string_array != END_OF_LINE)
 8002a2e:	e007      	b.n	8002a40 <lcd_1602_i2c_print_string+0x1a>
    {
        lcd_1602_i2c_write_data(*string_array);
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	781b      	ldrb	r3, [r3, #0]
 8002a34:	4618      	mov	r0, r3
 8002a36:	f7ff ffcd 	bl	80029d4 <lcd_1602_i2c_write_data>
        string_array++;
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	3301      	adds	r3, #1
 8002a3e:	607b      	str	r3, [r7, #4]
    while (*string_array != END_OF_LINE)
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	781b      	ldrb	r3, [r3, #0]
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d1f3      	bne.n	8002a30 <lcd_1602_i2c_print_string+0xa>
    }       
}
 8002a48:	bf00      	nop
 8002a4a:	bf00      	nop
 8002a4c:	3708      	adds	r7, #8
 8002a4e:	46bd      	mov	sp, r7
 8002a50:	bd80      	pop	{r7, pc}
	...

08002a54 <lcd_1602_i2c_write_4bit>:

static void lcd_1602_i2c_write_4bit(uint8_t write_data)
{
 8002a54:	b580      	push	{r7, lr}
 8002a56:	b086      	sub	sp, #24
 8002a58:	af02      	add	r7, sp, #8
 8002a5a:	4603      	mov	r3, r0
 8002a5c:	71fb      	strb	r3, [r7, #7]
    uint8_t data = write_data | backlight_state;
 8002a5e:	4b0a      	ldr	r3, [pc, #40]	; (8002a88 <lcd_1602_i2c_write_4bit+0x34>)
 8002a60:	781a      	ldrb	r2, [r3, #0]
 8002a62:	79fb      	ldrb	r3, [r7, #7]
 8002a64:	4313      	orrs	r3, r2
 8002a66:	b2db      	uxtb	r3, r3
 8002a68:	73fb      	strb	r3, [r7, #15]
    HAL_I2C_Master_Transmit(ptr_lcd_1602_i2c_connect_mode, DEVICE_I2C_ADDRESS, (uint8_t*)&data, 1, 1);
 8002a6a:	4b08      	ldr	r3, [pc, #32]	; (8002a8c <lcd_1602_i2c_write_4bit+0x38>)
 8002a6c:	6818      	ldr	r0, [r3, #0]
 8002a6e:	f107 020f 	add.w	r2, r7, #15
 8002a72:	2301      	movs	r3, #1
 8002a74:	9300      	str	r3, [sp, #0]
 8002a76:	2301      	movs	r3, #1
 8002a78:	214e      	movs	r1, #78	; 0x4e
 8002a7a:	f7fe fb1f 	bl	80010bc <HAL_I2C_Master_Transmit>
}
 8002a7e:	bf00      	nop
 8002a80:	3710      	adds	r7, #16
 8002a82:	46bd      	mov	sp, r7
 8002a84:	bd80      	pop	{r7, pc}
 8002a86:	bf00      	nop
 8002a88:	200000dc 	.word	0x200000dc
 8002a8c:	200000d8 	.word	0x200000d8

08002a90 <lcd_1602_i2c_pulse_enable>:

static void lcd_1602_i2c_pulse_enable(uint8_t write_data)
{
 8002a90:	b580      	push	{r7, lr}
 8002a92:	b082      	sub	sp, #8
 8002a94:	af00      	add	r7, sp, #0
 8002a96:	4603      	mov	r3, r0
 8002a98:	71fb      	strb	r3, [r7, #7]
    lcd_1602_i2c_write_4bit(write_data | LCD_ENABLE);
 8002a9a:	79fb      	ldrb	r3, [r7, #7]
 8002a9c:	f043 0304 	orr.w	r3, r3, #4
 8002aa0:	b2db      	uxtb	r3, r3
 8002aa2:	4618      	mov	r0, r3
 8002aa4:	f7ff ffd6 	bl	8002a54 <lcd_1602_i2c_write_4bit>
    gettick_delay_ms(1);
 8002aa8:	2001      	movs	r0, #1
 8002aaa:	f000 f888 	bl	8002bbe <gettick_delay_ms>

    lcd_1602_i2c_write_4bit(write_data & (~LCD_ENABLE));
 8002aae:	79fb      	ldrb	r3, [r7, #7]
 8002ab0:	f023 0304 	bic.w	r3, r3, #4
 8002ab4:	b2db      	uxtb	r3, r3
 8002ab6:	4618      	mov	r0, r3
 8002ab8:	f7ff ffcc 	bl	8002a54 <lcd_1602_i2c_write_4bit>
    gettick_delay_ms(1);
 8002abc:	2001      	movs	r0, #1
 8002abe:	f000 f87e 	bl	8002bbe <gettick_delay_ms>
}
 8002ac2:	bf00      	nop
 8002ac4:	3708      	adds	r7, #8
 8002ac6:	46bd      	mov	sp, r7
 8002ac8:	bd80      	pop	{r7, pc}
	...

08002acc <lcd_1602_i2c_set_cursor_position>:

void lcd_1602_i2c_set_cursor_position(uint8_t vi_tri_cot, uint8_t vi_tri_hang)
{
 8002acc:	b580      	push	{r7, lr}
 8002ace:	b084      	sub	sp, #16
 8002ad0:	af00      	add	r7, sp, #0
 8002ad2:	4603      	mov	r3, r0
 8002ad4:	460a      	mov	r2, r1
 8002ad6:	71fb      	strb	r3, [r7, #7]
 8002ad8:	4613      	mov	r3, r2
 8002ada:	71bb      	strb	r3, [r7, #6]
    uint8_t cursor_address_array[3] = {0x0, 0x80, 0xC0};
 8002adc:	4a0d      	ldr	r2, [pc, #52]	; (8002b14 <lcd_1602_i2c_set_cursor_position+0x48>)
 8002ade:	f107 030c 	add.w	r3, r7, #12
 8002ae2:	6812      	ldr	r2, [r2, #0]
 8002ae4:	4611      	mov	r1, r2
 8002ae6:	8019      	strh	r1, [r3, #0]
 8002ae8:	3302      	adds	r3, #2
 8002aea:	0c12      	lsrs	r2, r2, #16
 8002aec:	701a      	strb	r2, [r3, #0]
    uint8_t cursor_address = cursor_address_array[vi_tri_cot] + vi_tri_hang;
 8002aee:	79fb      	ldrb	r3, [r7, #7]
 8002af0:	3310      	adds	r3, #16
 8002af2:	443b      	add	r3, r7
 8002af4:	f813 2c04 	ldrb.w	r2, [r3, #-4]
 8002af8:	79bb      	ldrb	r3, [r7, #6]
 8002afa:	4413      	add	r3, r2
 8002afc:	73fb      	strb	r3, [r7, #15]
    lcd_1602_i2c_write_instruction(cursor_address);
 8002afe:	7bfb      	ldrb	r3, [r7, #15]
 8002b00:	4618      	mov	r0, r3
 8002b02:	f7ff ff47 	bl	8002994 <lcd_1602_i2c_write_instruction>
    gettick_delay_ms(1);
 8002b06:	2001      	movs	r0, #1
 8002b08:	f000 f859 	bl	8002bbe <gettick_delay_ms>
}
 8002b0c:	bf00      	nop
 8002b0e:	3710      	adds	r7, #16
 8002b10:	46bd      	mov	sp, r7
 8002b12:	bd80      	pop	{r7, pc}
 8002b14:	080036b8 	.word	0x080036b8

08002b18 <lcd_1602_i2c_control_backlight>:

void lcd_1602_i2c_control_backlight(uint8_t backlight_data)
{
 8002b18:	b480      	push	{r7}
 8002b1a:	b083      	sub	sp, #12
 8002b1c:	af00      	add	r7, sp, #0
 8002b1e:	4603      	mov	r3, r0
 8002b20:	71fb      	strb	r3, [r7, #7]
    backlight_state = backlight_data;
 8002b22:	4a04      	ldr	r2, [pc, #16]	; (8002b34 <lcd_1602_i2c_control_backlight+0x1c>)
 8002b24:	79fb      	ldrb	r3, [r7, #7]
 8002b26:	7013      	strb	r3, [r2, #0]
}
 8002b28:	bf00      	nop
 8002b2a:	370c      	adds	r7, #12
 8002b2c:	46bd      	mov	sp, r7
 8002b2e:	bc80      	pop	{r7}
 8002b30:	4770      	bx	lr
 8002b32:	bf00      	nop
 8002b34:	200000dc 	.word	0x200000dc

08002b38 <control_lcd_and_backlight>:

void control_lcd_and_backlight(bool control_state)
{
 8002b38:	b580      	push	{r7, lr}
 8002b3a:	b082      	sub	sp, #8
 8002b3c:	af00      	add	r7, sp, #0
 8002b3e:	4603      	mov	r3, r0
 8002b40:	71fb      	strb	r3, [r7, #7]
	lcd_1602_i2c_write_instruction(CLEAR_DISPLAY);
 8002b42:	2001      	movs	r0, #1
 8002b44:	f7ff ff26 	bl	8002994 <lcd_1602_i2c_write_instruction>
	gettick_delay_ms(2);
 8002b48:	2002      	movs	r0, #2
 8002b4a:	f000 f838 	bl	8002bbe <gettick_delay_ms>

	if (control_state == ENABLE)
 8002b4e:	79fb      	ldrb	r3, [r7, #7]
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d009      	beq.n	8002b68 <control_lcd_and_backlight+0x30>
	{
		lcd_1602_i2c_control_backlight(BACKLIGHT_ON);
 8002b54:	2008      	movs	r0, #8
 8002b56:	f7ff ffdf 	bl	8002b18 <lcd_1602_i2c_control_backlight>
		lcd_1602_i2c_write_instruction(LCD_ON);
 8002b5a:	200c      	movs	r0, #12
 8002b5c:	f7ff ff1a 	bl	8002994 <lcd_1602_i2c_write_instruction>
		gettick_delay_ms(1);
 8002b60:	2001      	movs	r0, #1
 8002b62:	f000 f82c 	bl	8002bbe <gettick_delay_ms>
	{
		lcd_1602_i2c_control_backlight(BACKLIGHT_OFF);
		lcd_1602_i2c_write_instruction(LCD_OFF);
		gettick_delay_ms(1);
	}
}
 8002b66:	e008      	b.n	8002b7a <control_lcd_and_backlight+0x42>
		lcd_1602_i2c_control_backlight(BACKLIGHT_OFF);
 8002b68:	2000      	movs	r0, #0
 8002b6a:	f7ff ffd5 	bl	8002b18 <lcd_1602_i2c_control_backlight>
		lcd_1602_i2c_write_instruction(LCD_OFF);
 8002b6e:	2008      	movs	r0, #8
 8002b70:	f7ff ff10 	bl	8002994 <lcd_1602_i2c_write_instruction>
		gettick_delay_ms(1);
 8002b74:	2001      	movs	r0, #1
 8002b76:	f000 f822 	bl	8002bbe <gettick_delay_ms>
}
 8002b7a:	bf00      	nop
 8002b7c:	3708      	adds	r7, #8
 8002b7e:	46bd      	mov	sp, r7
 8002b80:	bd80      	pop	{r7, pc}

08002b82 <clear_display_and_print>:

void clear_display_and_print(const char string_array[], uint16_t delay_time_ms)
{
 8002b82:	b580      	push	{r7, lr}
 8002b84:	b082      	sub	sp, #8
 8002b86:	af00      	add	r7, sp, #0
 8002b88:	6078      	str	r0, [r7, #4]
 8002b8a:	460b      	mov	r3, r1
 8002b8c:	807b      	strh	r3, [r7, #2]
	lcd_1602_i2c_write_instruction(CLEAR_DISPLAY);
 8002b8e:	2001      	movs	r0, #1
 8002b90:	f7ff ff00 	bl	8002994 <lcd_1602_i2c_write_instruction>
	gettick_delay_ms(2);
 8002b94:	2002      	movs	r0, #2
 8002b96:	f000 f812 	bl	8002bbe <gettick_delay_ms>
	lcd_1602_i2c_set_cursor_position(1, 0);
 8002b9a:	2100      	movs	r1, #0
 8002b9c:	2001      	movs	r0, #1
 8002b9e:	f7ff ff95 	bl	8002acc <lcd_1602_i2c_set_cursor_position>

	lcd_1602_i2c_print_string(string_array);
 8002ba2:	6878      	ldr	r0, [r7, #4]
 8002ba4:	f7ff ff3f 	bl	8002a26 <lcd_1602_i2c_print_string>

	if (delay_time_ms != 0)
 8002ba8:	887b      	ldrh	r3, [r7, #2]
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d003      	beq.n	8002bb6 <clear_display_and_print+0x34>
		gettick_delay_ms(delay_time_ms);
 8002bae:	887b      	ldrh	r3, [r7, #2]
 8002bb0:	4618      	mov	r0, r3
 8002bb2:	f000 f804 	bl	8002bbe <gettick_delay_ms>
 8002bb6:	bf00      	nop
 8002bb8:	3708      	adds	r7, #8
 8002bba:	46bd      	mov	sp, r7
 8002bbc:	bd80      	pop	{r7, pc}

08002bbe <gettick_delay_ms>:
#include "misc.h"

void gettick_delay_ms(uint32_t delay_time_ms)
{
 8002bbe:	b580      	push	{r7, lr}
 8002bc0:	b084      	sub	sp, #16
 8002bc2:	af00      	add	r7, sp, #0
 8002bc4:	6078      	str	r0, [r7, #4]
    uint32_t reference_time = HAL_GetTick();
 8002bc6:	f7fd feab 	bl	8000920 <HAL_GetTick>
 8002bca:	60f8      	str	r0, [r7, #12]

	while(true){
		if(HAL_GetTick() - reference_time >= delay_time_ms)
 8002bcc:	f7fd fea8 	bl	8000920 <HAL_GetTick>
 8002bd0:	4602      	mov	r2, r0
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	1ad3      	subs	r3, r2, r3
 8002bd6:	687a      	ldr	r2, [r7, #4]
 8002bd8:	429a      	cmp	r2, r3
 8002bda:	d900      	bls.n	8002bde <gettick_delay_ms+0x20>
 8002bdc:	e7f6      	b.n	8002bcc <gettick_delay_ms+0xe>
			return;
 8002bde:	bf00      	nop
	}

}
 8002be0:	3710      	adds	r7, #16
 8002be2:	46bd      	mov	sp, r7
 8002be4:	bd80      	pop	{r7, pc}
	...

08002be8 <rfid_rc522_write_one_data>:
 * 			The interface is described in the datasheet section 8.1.2.
 * @param	write_register		The register to write to. One of the rfid_rc522_register_address enums.
 * @param	write_data			The values to write.
 */
void rfid_rc522_write_one_data(uint8_t write_register, uint8_t write_data)
{
 8002be8:	b580      	push	{r7, lr}
 8002bea:	b084      	sub	sp, #16
 8002bec:	af00      	add	r7, sp, #0
 8002bee:	4603      	mov	r3, r0
 8002bf0:	460a      	mov	r2, r1
 8002bf2:	71fb      	strb	r3, [r7, #7]
 8002bf4:	4613      	mov	r3, r2
 8002bf6:	71bb      	strb	r3, [r7, #6]
    uint8_t transmit_data_array[2] =
 8002bf8:	79fb      	ldrb	r3, [r7, #7]
 8002bfa:	733b      	strb	r3, [r7, #12]
 8002bfc:	79bb      	ldrb	r3, [r7, #6]
 8002bfe:	737b      	strb	r3, [r7, #13]
    {
        write_register,
        write_data
    };

	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 8002c00:	2200      	movs	r2, #0
 8002c02:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002c06:	480a      	ldr	r0, [pc, #40]	; (8002c30 <rfid_rc522_write_one_data+0x48>)
 8002c08:	f7fe f8fc 	bl	8000e04 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(ptr_rfid_rc522_connect_mode, transmit_data_array, 2, 1);
 8002c0c:	4b09      	ldr	r3, [pc, #36]	; (8002c34 <rfid_rc522_write_one_data+0x4c>)
 8002c0e:	6818      	ldr	r0, [r3, #0]
 8002c10:	f107 010c 	add.w	r1, r7, #12
 8002c14:	2301      	movs	r3, #1
 8002c16:	2202      	movs	r2, #2
 8002c18:	f7ff fa28 	bl	800206c <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 8002c1c:	2201      	movs	r2, #1
 8002c1e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002c22:	4803      	ldr	r0, [pc, #12]	; (8002c30 <rfid_rc522_write_one_data+0x48>)
 8002c24:	f7fe f8ee 	bl	8000e04 <HAL_GPIO_WritePin>
}
 8002c28:	bf00      	nop
 8002c2a:	3710      	adds	r7, #16
 8002c2c:	46bd      	mov	sp, r7
 8002c2e:	bd80      	pop	{r7, pc}
 8002c30:	40010c00 	.word	0x40010c00
 8002c34:	200000e0 	.word	0x200000e0

08002c38 <rfid_rc522_write_many_data>:
 * @param	write_register		The register to write to. One of the rfid_rc522_register_address enums.
 * @param	write_data_array	The values to write. Byte array.
 * @param	write_byte_count	number of ONLY data byte to write
 */
void rfid_rc522_write_many_data(uint8_t write_register, uint8_t *write_data_array, uint8_t write_byte_count)
{
 8002c38:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002c3c:	b087      	sub	sp, #28
 8002c3e:	af00      	add	r7, sp, #0
 8002c40:	4603      	mov	r3, r0
 8002c42:	6039      	str	r1, [r7, #0]
 8002c44:	71fb      	strb	r3, [r7, #7]
 8002c46:	4613      	mov	r3, r2
 8002c48:	71bb      	strb	r3, [r7, #6]
 8002c4a:	466b      	mov	r3, sp
 8002c4c:	461e      	mov	r6, r3
	uint8_t transmit_byte_count = write_byte_count + 1;
 8002c4e:	79bb      	ldrb	r3, [r7, #6]
 8002c50:	3301      	adds	r3, #1
 8002c52:	75bb      	strb	r3, [r7, #22]
	uint8_t transmit_data_array[transmit_byte_count];
 8002c54:	7db9      	ldrb	r1, [r7, #22]
 8002c56:	460b      	mov	r3, r1
 8002c58:	3b01      	subs	r3, #1
 8002c5a:	613b      	str	r3, [r7, #16]
 8002c5c:	b2cb      	uxtb	r3, r1
 8002c5e:	2200      	movs	r2, #0
 8002c60:	4698      	mov	r8, r3
 8002c62:	4691      	mov	r9, r2
 8002c64:	f04f 0200 	mov.w	r2, #0
 8002c68:	f04f 0300 	mov.w	r3, #0
 8002c6c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002c70:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002c74:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002c78:	b2cb      	uxtb	r3, r1
 8002c7a:	2200      	movs	r2, #0
 8002c7c:	461c      	mov	r4, r3
 8002c7e:	4615      	mov	r5, r2
 8002c80:	f04f 0200 	mov.w	r2, #0
 8002c84:	f04f 0300 	mov.w	r3, #0
 8002c88:	00eb      	lsls	r3, r5, #3
 8002c8a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002c8e:	00e2      	lsls	r2, r4, #3
 8002c90:	460b      	mov	r3, r1
 8002c92:	3307      	adds	r3, #7
 8002c94:	08db      	lsrs	r3, r3, #3
 8002c96:	00db      	lsls	r3, r3, #3
 8002c98:	ebad 0d03 	sub.w	sp, sp, r3
 8002c9c:	466b      	mov	r3, sp
 8002c9e:	3300      	adds	r3, #0
 8002ca0:	60fb      	str	r3, [r7, #12]

	transmit_data_array[0] = write_register;
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	79fa      	ldrb	r2, [r7, #7]
 8002ca6:	701a      	strb	r2, [r3, #0]

	for (uint8_t i = 1; i <= transmit_byte_count; i++)
 8002ca8:	2301      	movs	r3, #1
 8002caa:	75fb      	strb	r3, [r7, #23]
 8002cac:	e00a      	b.n	8002cc4 <rfid_rc522_write_many_data+0x8c>
	{
		transmit_data_array[i] = write_data_array[i - 1];
 8002cae:	7dfb      	ldrb	r3, [r7, #23]
 8002cb0:	3b01      	subs	r3, #1
 8002cb2:	683a      	ldr	r2, [r7, #0]
 8002cb4:	441a      	add	r2, r3
 8002cb6:	7dfb      	ldrb	r3, [r7, #23]
 8002cb8:	7811      	ldrb	r1, [r2, #0]
 8002cba:	68fa      	ldr	r2, [r7, #12]
 8002cbc:	54d1      	strb	r1, [r2, r3]
	for (uint8_t i = 1; i <= transmit_byte_count; i++)
 8002cbe:	7dfb      	ldrb	r3, [r7, #23]
 8002cc0:	3301      	adds	r3, #1
 8002cc2:	75fb      	strb	r3, [r7, #23]
 8002cc4:	7dfa      	ldrb	r2, [r7, #23]
 8002cc6:	7dbb      	ldrb	r3, [r7, #22]
 8002cc8:	429a      	cmp	r2, r3
 8002cca:	d9f0      	bls.n	8002cae <rfid_rc522_write_many_data+0x76>
	}

	//Calculate the timeout for hal spi, 500000 Bytes/s, this is from the speed of 4Mb/s
	//+1 so that we can generous.
	uint8_t timeout_ms = (transmit_byte_count / 500000) + 1;
 8002ccc:	7dbb      	ldrb	r3, [r7, #22]
 8002cce:	4a11      	ldr	r2, [pc, #68]	; (8002d14 <rfid_rc522_write_many_data+0xdc>)
 8002cd0:	fb82 1203 	smull	r1, r2, r2, r3
 8002cd4:	1452      	asrs	r2, r2, #17
 8002cd6:	17db      	asrs	r3, r3, #31
 8002cd8:	1ad3      	subs	r3, r2, r3
 8002cda:	b2db      	uxtb	r3, r3
 8002cdc:	3301      	adds	r3, #1
 8002cde:	72fb      	strb	r3, [r7, #11]


	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 8002ce0:	2200      	movs	r2, #0
 8002ce2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002ce6:	480c      	ldr	r0, [pc, #48]	; (8002d18 <rfid_rc522_write_many_data+0xe0>)
 8002ce8:	f7fe f88c 	bl	8000e04 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(ptr_rfid_rc522_connect_mode, transmit_data_array, transmit_byte_count, timeout_ms);
 8002cec:	4b0b      	ldr	r3, [pc, #44]	; (8002d1c <rfid_rc522_write_many_data+0xe4>)
 8002cee:	6818      	ldr	r0, [r3, #0]
 8002cf0:	7dbb      	ldrb	r3, [r7, #22]
 8002cf2:	b29a      	uxth	r2, r3
 8002cf4:	7afb      	ldrb	r3, [r7, #11]
 8002cf6:	68f9      	ldr	r1, [r7, #12]
 8002cf8:	f7ff f9b8 	bl	800206c <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 8002cfc:	2201      	movs	r2, #1
 8002cfe:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002d02:	4805      	ldr	r0, [pc, #20]	; (8002d18 <rfid_rc522_write_many_data+0xe0>)
 8002d04:	f7fe f87e 	bl	8000e04 <HAL_GPIO_WritePin>
 8002d08:	46b5      	mov	sp, r6
}
 8002d0a:	bf00      	nop
 8002d0c:	371c      	adds	r7, #28
 8002d0e:	46bd      	mov	sp, r7
 8002d10:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002d14:	431bde83 	.word	0x431bde83
 8002d18:	40010c00 	.word	0x40010c00
 8002d1c:	200000e0 	.word	0x200000e0

08002d20 <rfid_rc522_read_one_data>:
 * @param	read_register		The register to read from. One of the rfid_rc522_register_address enums.
 * @param	read_data			The read value.
 * @return	read_data - 1 byte.
 */
uint8_t rfid_rc522_read_one_data(uint8_t read_register)
{
 8002d20:	b580      	push	{r7, lr}
 8002d22:	b086      	sub	sp, #24
 8002d24:	af02      	add	r7, sp, #8
 8002d26:	4603      	mov	r3, r0
 8002d28:	71fb      	strb	r3, [r7, #7]
    uint8_t read_address_array[2] =
 8002d2a:	79fb      	ldrb	r3, [r7, #7]
 8002d2c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002d30:	b2db      	uxtb	r3, r3
 8002d32:	733b      	strb	r3, [r7, #12]
 8002d34:	2300      	movs	r3, #0
 8002d36:	737b      	strb	r3, [r7, #13]
        END_OF_SPI_READ
    };

    uint8_t read_data_array[2];

	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 8002d38:	2200      	movs	r2, #0
 8002d3a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002d3e:	480c      	ldr	r0, [pc, #48]	; (8002d70 <rfid_rc522_read_one_data+0x50>)
 8002d40:	f7fe f860 	bl	8000e04 <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(ptr_rfid_rc522_connect_mode, read_address_array, read_data_array, 2, 1);
 8002d44:	4b0b      	ldr	r3, [pc, #44]	; (8002d74 <rfid_rc522_read_one_data+0x54>)
 8002d46:	6818      	ldr	r0, [r3, #0]
 8002d48:	f107 0208 	add.w	r2, r7, #8
 8002d4c:	f107 010c 	add.w	r1, r7, #12
 8002d50:	2301      	movs	r3, #1
 8002d52:	9300      	str	r3, [sp, #0]
 8002d54:	2302      	movs	r3, #2
 8002d56:	f7ff facc 	bl	80022f2 <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 8002d5a:	2201      	movs	r2, #1
 8002d5c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002d60:	4803      	ldr	r0, [pc, #12]	; (8002d70 <rfid_rc522_read_one_data+0x50>)
 8002d62:	f7fe f84f 	bl	8000e04 <HAL_GPIO_WritePin>

    return read_data_array[1];
 8002d66:	7a7b      	ldrb	r3, [r7, #9]
}
 8002d68:	4618      	mov	r0, r3
 8002d6a:	3710      	adds	r7, #16
 8002d6c:	46bd      	mov	sp, r7
 8002d6e:	bd80      	pop	{r7, pc}
 8002d70:	40010c00 	.word	0x40010c00
 8002d74:	200000e0 	.word	0x200000e0

08002d78 <rfid_rc522_read_many_data>:
 * @param	rxAlign_value		used for reception of bit-oriented frames: defines the bit position
 * 								for the first bit received to be stored in the FIFO buffer.
 * @return	read_data_array with the data from the read register
 */
void rfid_rc522_read_many_data(uint8_t read_register, uint8_t *read_data_array, uint8_t read_byte_count, uint8_t rxAlign_value)
{
 8002d78:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002d7c:	b089      	sub	sp, #36	; 0x24
 8002d7e:	af02      	add	r7, sp, #8
 8002d80:	6039      	str	r1, [r7, #0]
 8002d82:	4611      	mov	r1, r2
 8002d84:	461a      	mov	r2, r3
 8002d86:	4603      	mov	r3, r0
 8002d88:	71fb      	strb	r3, [r7, #7]
 8002d8a:	460b      	mov	r3, r1
 8002d8c:	71bb      	strb	r3, [r7, #6]
 8002d8e:	4613      	mov	r3, r2
 8002d90:	717b      	strb	r3, [r7, #5]
 8002d92:	466b      	mov	r3, sp
 8002d94:	461e      	mov	r6, r3
	uint8_t transmit_byte_count = read_byte_count + 1;
 8002d96:	79bb      	ldrb	r3, [r7, #6]
 8002d98:	3301      	adds	r3, #1
 8002d9a:	75bb      	strb	r3, [r7, #22]
	uint8_t transmit_data_array[transmit_byte_count];
 8002d9c:	7db9      	ldrb	r1, [r7, #22]
 8002d9e:	460b      	mov	r3, r1
 8002da0:	3b01      	subs	r3, #1
 8002da2:	613b      	str	r3, [r7, #16]
 8002da4:	b2cb      	uxtb	r3, r1
 8002da6:	2200      	movs	r2, #0
 8002da8:	4698      	mov	r8, r3
 8002daa:	4691      	mov	r9, r2
 8002dac:	f04f 0200 	mov.w	r2, #0
 8002db0:	f04f 0300 	mov.w	r3, #0
 8002db4:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002db8:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002dbc:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002dc0:	b2cb      	uxtb	r3, r1
 8002dc2:	2200      	movs	r2, #0
 8002dc4:	461c      	mov	r4, r3
 8002dc6:	4615      	mov	r5, r2
 8002dc8:	f04f 0200 	mov.w	r2, #0
 8002dcc:	f04f 0300 	mov.w	r3, #0
 8002dd0:	00eb      	lsls	r3, r5, #3
 8002dd2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002dd6:	00e2      	lsls	r2, r4, #3
 8002dd8:	460b      	mov	r3, r1
 8002dda:	3307      	adds	r3, #7
 8002ddc:	08db      	lsrs	r3, r3, #3
 8002dde:	00db      	lsls	r3, r3, #3
 8002de0:	ebad 0d03 	sub.w	sp, sp, r3
 8002de4:	ab02      	add	r3, sp, #8
 8002de6:	3300      	adds	r3, #0
 8002de8:	60fb      	str	r3, [r7, #12]

	transmit_data_array[transmit_byte_count - 1] = END_OF_SPI_READ;
 8002dea:	7dbb      	ldrb	r3, [r7, #22]
 8002dec:	3b01      	subs	r3, #1
 8002dee:	68fa      	ldr	r2, [r7, #12]
 8002df0:	2100      	movs	r1, #0
 8002df2:	54d1      	strb	r1, [r2, r3]
	for (uint8_t i = 0; i <= (transmit_byte_count - 2); i++)
 8002df4:	2300      	movs	r3, #0
 8002df6:	75fb      	strb	r3, [r7, #23]
 8002df8:	e009      	b.n	8002e0e <rfid_rc522_read_many_data+0x96>
	{
		transmit_data_array[i] = READ_MASK | read_register;
 8002dfa:	7dfb      	ldrb	r3, [r7, #23]
 8002dfc:	79fa      	ldrb	r2, [r7, #7]
 8002dfe:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8002e02:	b2d1      	uxtb	r1, r2
 8002e04:	68fa      	ldr	r2, [r7, #12]
 8002e06:	54d1      	strb	r1, [r2, r3]
	for (uint8_t i = 0; i <= (transmit_byte_count - 2); i++)
 8002e08:	7dfb      	ldrb	r3, [r7, #23]
 8002e0a:	3301      	adds	r3, #1
 8002e0c:	75fb      	strb	r3, [r7, #23]
 8002e0e:	7dbb      	ldrb	r3, [r7, #22]
 8002e10:	1e5a      	subs	r2, r3, #1
 8002e12:	7dfb      	ldrb	r3, [r7, #23]
 8002e14:	429a      	cmp	r2, r3
 8002e16:	dcf0      	bgt.n	8002dfa <rfid_rc522_read_many_data+0x82>
	}

	//Calculate the timeout for hal spi, 500000 Bytes/s, this is from the speed of 4Mb/s
	//+1 so that we can generous.
	uint8_t timeout_ms = (transmit_byte_count / 500000) + 1;
 8002e18:	7dbb      	ldrb	r3, [r7, #22]
 8002e1a:	4a19      	ldr	r2, [pc, #100]	; (8002e80 <rfid_rc522_read_many_data+0x108>)
 8002e1c:	fb82 1203 	smull	r1, r2, r2, r3
 8002e20:	1452      	asrs	r2, r2, #17
 8002e22:	17db      	asrs	r3, r3, #31
 8002e24:	1ad3      	subs	r3, r2, r3
 8002e26:	b2db      	uxtb	r3, r3
 8002e28:	3301      	adds	r3, #1
 8002e2a:	72fb      	strb	r3, [r7, #11]

	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 8002e2c:	2200      	movs	r2, #0
 8002e2e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002e32:	4814      	ldr	r0, [pc, #80]	; (8002e84 <rfid_rc522_read_many_data+0x10c>)
 8002e34:	f7fd ffe6 	bl	8000e04 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(ptr_rfid_rc522_connect_mode, transmit_data_array, read_data_array, read_byte_count, timeout_ms);
 8002e38:	4b13      	ldr	r3, [pc, #76]	; (8002e88 <rfid_rc522_read_many_data+0x110>)
 8002e3a:	6818      	ldr	r0, [r3, #0]
 8002e3c:	79bb      	ldrb	r3, [r7, #6]
 8002e3e:	b29a      	uxth	r2, r3
 8002e40:	7afb      	ldrb	r3, [r7, #11]
 8002e42:	9300      	str	r3, [sp, #0]
 8002e44:	4613      	mov	r3, r2
 8002e46:	683a      	ldr	r2, [r7, #0]
 8002e48:	68f9      	ldr	r1, [r7, #12]
 8002e4a:	f7ff fa52 	bl	80022f2 <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 8002e4e:	2201      	movs	r2, #1
 8002e50:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002e54:	480b      	ldr	r0, [pc, #44]	; (8002e84 <rfid_rc522_read_many_data+0x10c>)
 8002e56:	f7fd ffd5 	bl	8000e04 <HAL_GPIO_WritePin>

	//Read the first byte of the read data according to the rxAlign_value
	uint8_t rxAlign_mask = 0xff << rxAlign_value;
 8002e5a:	797b      	ldrb	r3, [r7, #5]
 8002e5c:	22ff      	movs	r2, #255	; 0xff
 8002e5e:	fa02 f303 	lsl.w	r3, r2, r3
 8002e62:	72bb      	strb	r3, [r7, #10]
	read_data_array[0] = read_data_array[0] & rxAlign_mask;
 8002e64:	683b      	ldr	r3, [r7, #0]
 8002e66:	781a      	ldrb	r2, [r3, #0]
 8002e68:	7abb      	ldrb	r3, [r7, #10]
 8002e6a:	4013      	ands	r3, r2
 8002e6c:	b2da      	uxtb	r2, r3
 8002e6e:	683b      	ldr	r3, [r7, #0]
 8002e70:	701a      	strb	r2, [r3, #0]
 8002e72:	46b5      	mov	sp, r6
}
 8002e74:	bf00      	nop
 8002e76:	371c      	adds	r7, #28
 8002e78:	46bd      	mov	sp, r7
 8002e7a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002e7e:	bf00      	nop
 8002e80:	431bde83 	.word	0x431bde83
 8002e84:	40010c00 	.word	0x40010c00
 8002e88:	200000e0 	.word	0x200000e0

08002e8c <rfid_rc522_clear_register_bit_mask>:
 * @brief	Clears the bits given in mask from register reg.
 * @param	register_address	The register to clear the bits according to the bit mask.
 * @param	bit_mask			The bit mask.
 */
void rfid_rc522_clear_register_bit_mask(uint8_t register_address, uint8_t bit_mask)
{
 8002e8c:	b580      	push	{r7, lr}
 8002e8e:	b084      	sub	sp, #16
 8002e90:	af00      	add	r7, sp, #0
 8002e92:	4603      	mov	r3, r0
 8002e94:	460a      	mov	r2, r1
 8002e96:	71fb      	strb	r3, [r7, #7]
 8002e98:	4613      	mov	r3, r2
 8002e9a:	71bb      	strb	r3, [r7, #6]
    uint8_t register_data = rfid_rc522_read_one_data(register_address);
 8002e9c:	79fb      	ldrb	r3, [r7, #7]
 8002e9e:	4618      	mov	r0, r3
 8002ea0:	f7ff ff3e 	bl	8002d20 <rfid_rc522_read_one_data>
 8002ea4:	4603      	mov	r3, r0
 8002ea6:	73fb      	strb	r3, [r7, #15]

    rfid_rc522_write_one_data(register_address, register_data & (~bit_mask));
 8002ea8:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8002eac:	43db      	mvns	r3, r3
 8002eae:	b25a      	sxtb	r2, r3
 8002eb0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002eb4:	4013      	ands	r3, r2
 8002eb6:	b25b      	sxtb	r3, r3
 8002eb8:	b2da      	uxtb	r2, r3
 8002eba:	79fb      	ldrb	r3, [r7, #7]
 8002ebc:	4611      	mov	r1, r2
 8002ebe:	4618      	mov	r0, r3
 8002ec0:	f7ff fe92 	bl	8002be8 <rfid_rc522_write_one_data>
}
 8002ec4:	bf00      	nop
 8002ec6:	3710      	adds	r7, #16
 8002ec8:	46bd      	mov	sp, r7
 8002eca:	bd80      	pop	{r7, pc}

08002ecc <rfid_rc522_set_register_bit_mask>:
 * @brief	Sets the bits given in mask in register reg.
 * @param	register_address	The register to update. One of the rfid_rc522_register enums.
 * @param	bit_mask			The bits to set.
 */
void rfid_rc522_set_register_bit_mask(uint8_t register_address, uint8_t bit_mask)
{ 
 8002ecc:	b580      	push	{r7, lr}
 8002ece:	b084      	sub	sp, #16
 8002ed0:	af00      	add	r7, sp, #0
 8002ed2:	4603      	mov	r3, r0
 8002ed4:	460a      	mov	r2, r1
 8002ed6:	71fb      	strb	r3, [r7, #7]
 8002ed8:	4613      	mov	r3, r2
 8002eda:	71bb      	strb	r3, [r7, #6]
	uint8_t register_data = rfid_rc522_read_one_data(register_address);
 8002edc:	79fb      	ldrb	r3, [r7, #7]
 8002ede:	4618      	mov	r0, r3
 8002ee0:	f7ff ff1e 	bl	8002d20 <rfid_rc522_read_one_data>
 8002ee4:	4603      	mov	r3, r0
 8002ee6:	73fb      	strb	r3, [r7, #15]

	rfid_rc522_write_one_data(register_address, register_data | bit_mask); // set bit mask		
 8002ee8:	7bfa      	ldrb	r2, [r7, #15]
 8002eea:	79bb      	ldrb	r3, [r7, #6]
 8002eec:	4313      	orrs	r3, r2
 8002eee:	b2da      	uxtb	r2, r3
 8002ef0:	79fb      	ldrb	r3, [r7, #7]
 8002ef2:	4611      	mov	r1, r2
 8002ef4:	4618      	mov	r0, r3
 8002ef6:	f7ff fe77 	bl	8002be8 <rfid_rc522_write_one_data>
}
 8002efa:	bf00      	nop
 8002efc:	3710      	adds	r7, #16
 8002efe:	46bd      	mov	sp, r7
 8002f00:	bd80      	pop	{r7, pc}

08002f02 <rfid_rc522_get_register_bit_mask>:
 * @param	register_address	The register to get data. One of the rfid_rc522_register enums.
 * @param	bit_mask			The bits to get data.
 * @return	The register data with the bit mask apply.
 */
uint8_t rfid_rc522_get_register_bit_mask(uint8_t register_address, uint8_t bit_mask)
{
 8002f02:	b580      	push	{r7, lr}
 8002f04:	b082      	sub	sp, #8
 8002f06:	af00      	add	r7, sp, #0
 8002f08:	4603      	mov	r3, r0
 8002f0a:	460a      	mov	r2, r1
 8002f0c:	71fb      	strb	r3, [r7, #7]
 8002f0e:	4613      	mov	r3, r2
 8002f10:	71bb      	strb	r3, [r7, #6]
    return rfid_rc522_read_one_data(register_address) & bit_mask;
 8002f12:	79fb      	ldrb	r3, [r7, #7]
 8002f14:	4618      	mov	r0, r3
 8002f16:	f7ff ff03 	bl	8002d20 <rfid_rc522_read_one_data>
 8002f1a:	4603      	mov	r3, r0
 8002f1c:	461a      	mov	r2, r3
 8002f1e:	79bb      	ldrb	r3, [r7, #6]
 8002f20:	4013      	ands	r3, r2
 8002f22:	b2db      	uxtb	r3, r3
}
 8002f24:	4618      	mov	r0, r3
 8002f26:	3708      	adds	r7, #8
 8002f28:	46bd      	mov	sp, r7
 8002f2a:	bd80      	pop	{r7, pc}

08002f2c <rfid_rc522_calculate_crc>:
 * @param   data_byte_count  	In: The number of bytes to transfer.
 * @param   result_array  		Out: Pointer to result buffer. Result is written to result[0..1], low byte first.
 * @return  STATUS_OK on success, STATUS_??? otherwise.
 */
enum rfid_rc522_status_code rfid_rc522_calculate_crc(uint8_t *data_to_crc, uint8_t data_byte_count, uint8_t *result_array)
{
 8002f2c:	b590      	push	{r4, r7, lr}
 8002f2e:	b087      	sub	sp, #28
 8002f30:	af00      	add	r7, sp, #0
 8002f32:	60f8      	str	r0, [r7, #12]
 8002f34:	460b      	mov	r3, r1
 8002f36:	607a      	str	r2, [r7, #4]
 8002f38:	72fb      	strb	r3, [r7, #11]
	// Stop any active command.
	rfid_rc522_write_one_data(CommandReg, Idle);
 8002f3a:	2100      	movs	r1, #0
 8002f3c:	2002      	movs	r0, #2
 8002f3e:	f7ff fe53 	bl	8002be8 <rfid_rc522_write_one_data>
	// Clear the CRCIRq interrupt request bit
	rfid_rc522_write_one_data(DivIrqReg, 0x04);
 8002f42:	2104      	movs	r1, #4
 8002f44:	200a      	movs	r0, #10
 8002f46:	f7ff fe4f 	bl	8002be8 <rfid_rc522_write_one_data>
	// FlushBuffer = 1, FIFO initialization
	rfid_rc522_write_one_data(FIFOLevelReg, 0x80);
 8002f4a:	2180      	movs	r1, #128	; 0x80
 8002f4c:	2014      	movs	r0, #20
 8002f4e:	f7ff fe4b 	bl	8002be8 <rfid_rc522_write_one_data>
	// Write data to the FIFO
	rfid_rc522_write_many_data(FIFODataReg, data_to_crc, data_byte_count);
 8002f52:	7afb      	ldrb	r3, [r7, #11]
 8002f54:	461a      	mov	r2, r3
 8002f56:	68f9      	ldr	r1, [r7, #12]
 8002f58:	2012      	movs	r0, #18
 8002f5a:	f7ff fe6d 	bl	8002c38 <rfid_rc522_write_many_data>
	// Start the calculation
	rfid_rc522_write_one_data(CommandReg, CalcCRC);
 8002f5e:	2103      	movs	r1, #3
 8002f60:	2002      	movs	r0, #2
 8002f62:	f7ff fe41 	bl	8002be8 <rfid_rc522_write_one_data>
	
	// Wait for the CRC calculation to complete. Check for the register to
	// indicate that the CRC calculation is complete in a loop. If the
	// calculation is not indicated as complete in ~90ms, then time out
	// the operation.
	const uint32_t complete_time = HAL_GetTick() + 90;
 8002f66:	f7fd fcdb 	bl	8000920 <HAL_GetTick>
 8002f6a:	4603      	mov	r3, r0
 8002f6c:	335a      	adds	r3, #90	; 0x5a
 8002f6e:	617b      	str	r3, [r7, #20]

	do
	{
		// DivIrqReg[7..0] bits are: Set2 reserved reserved MfinActIRq reserved CRCIRq reserved reserved
		uint8_t CRCIRq_value = rfid_rc522_get_register_bit_mask(DivIrqReg, 0x04);
 8002f70:	2104      	movs	r1, #4
 8002f72:	200a      	movs	r0, #10
 8002f74:	f7ff ffc5 	bl	8002f02 <rfid_rc522_get_register_bit_mask>
 8002f78:	4603      	mov	r3, r0
 8002f7a:	74fb      	strb	r3, [r7, #19]
		if (CRCIRq_value)
 8002f7c:	7cfb      	ldrb	r3, [r7, #19]
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d013      	beq.n	8002faa <rfid_rc522_calculate_crc+0x7e>
		{	// CRCIRq bit set - calculation done
			// Stop calculating CRC for new content in the FIFO.
			rfid_rc522_write_one_data(CommandReg, Idle);
 8002f82:	2100      	movs	r1, #0
 8002f84:	2002      	movs	r0, #2
 8002f86:	f7ff fe2f 	bl	8002be8 <rfid_rc522_write_one_data>
			// Transfer the result from the registers to the result buffer
			result_array[0] = rfid_rc522_read_one_data(CRCResultRegL);
 8002f8a:	2044      	movs	r0, #68	; 0x44
 8002f8c:	f7ff fec8 	bl	8002d20 <rfid_rc522_read_one_data>
 8002f90:	4603      	mov	r3, r0
 8002f92:	461a      	mov	r2, r3
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	701a      	strb	r2, [r3, #0]
			result_array[1] = rfid_rc522_read_one_data(CRCResultRegH);
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	1c5c      	adds	r4, r3, #1
 8002f9c:	2042      	movs	r0, #66	; 0x42
 8002f9e:	f7ff febf 	bl	8002d20 <rfid_rc522_read_one_data>
 8002fa2:	4603      	mov	r3, r0
 8002fa4:	7023      	strb	r3, [r4, #0]
			return STATUS_OK;
 8002fa6:	2300      	movs	r3, #0
 8002fa8:	e006      	b.n	8002fb8 <rfid_rc522_calculate_crc+0x8c>
		}
	}
	while (HAL_GetTick() < complete_time);
 8002faa:	f7fd fcb9 	bl	8000920 <HAL_GetTick>
 8002fae:	4602      	mov	r2, r0
 8002fb0:	697b      	ldr	r3, [r7, #20]
 8002fb2:	4293      	cmp	r3, r2
 8002fb4:	d8dc      	bhi.n	8002f70 <rfid_rc522_calculate_crc+0x44>

	// 89ms passed and nothing happened. Communication with the MFRC522 might be down.
	return STATUS_TIMEOUT;
 8002fb6:	2303      	movs	r3, #3
}
 8002fb8:	4618      	mov	r0, r3
 8002fba:	371c      	adds	r7, #28
 8002fbc:	46bd      	mov	sp, r7
 8002fbe:	bd90      	pop	{r4, r7, pc}

08002fc0 <rfid_rc522_init>:

/**
 * @brief	Initializes the MFRC522 chip.
 */
void rfid_rc522_init(SPI_HandleTypeDef* connect_mode)
{
 8002fc0:	b580      	push	{r7, lr}
 8002fc2:	b082      	sub	sp, #8
 8002fc4:	af00      	add	r7, sp, #0
 8002fc6:	6078      	str	r0, [r7, #4]
	ptr_rfid_rc522_connect_mode = connect_mode;
 8002fc8:	4a17      	ldr	r2, [pc, #92]	; (8003028 <rfid_rc522_init+0x68>)
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	6013      	str	r3, [r2, #0]

	//Do a soft reset
    rfid_rc522_soft_reset();
 8002fce:	f000 f82d 	bl	800302c <rfid_rc522_soft_reset>

    // Reset baud rates
	rfid_rc522_write_one_data(TxModeReg, 0x00);
 8002fd2:	2100      	movs	r1, #0
 8002fd4:	2024      	movs	r0, #36	; 0x24
 8002fd6:	f7ff fe07 	bl	8002be8 <rfid_rc522_write_one_data>
	rfid_rc522_write_one_data(RxModeReg, 0x00);
 8002fda:	2100      	movs	r1, #0
 8002fdc:	2026      	movs	r0, #38	; 0x26
 8002fde:	f7ff fe03 	bl	8002be8 <rfid_rc522_write_one_data>

	// Reset ModWidthReg
	rfid_rc522_write_one_data(ModWidthReg, 0x26);
 8002fe2:	2126      	movs	r1, #38	; 0x26
 8002fe4:	2048      	movs	r0, #72	; 0x48
 8002fe6:	f7ff fdff 	bl	8002be8 <rfid_rc522_write_one_data>

	// When communicating with a PICC we need a timeout if something goes wrong.
	// f_timer = 13.56 MHz / (2*TPreScaler+1) where TPreScaler = [TPrescaler_Hi:TPrescaler_Lo].
	// TPrescaler_Hi are the four low bits in TModeReg. TPrescaler_Lo is TPrescalerReg.
	// TAuto=1; timer starts automatically at the end of the transmission in all communication modes at all speeds
	rfid_rc522_write_one_data(TModeReg, 0x80);
 8002fea:	2180      	movs	r1, #128	; 0x80
 8002fec:	2054      	movs	r0, #84	; 0x54
 8002fee:	f7ff fdfb 	bl	8002be8 <rfid_rc522_write_one_data>
	// TPreScaler = TModeReg[3..0]:TPrescalerReg, ie 0x0A9 = 169 => f_timer=40kHz, ie a timer period of 25μs.
	rfid_rc522_write_one_data(TPrescalerReg, 0xA9);
 8002ff2:	21a9      	movs	r1, #169	; 0xa9
 8002ff4:	2056      	movs	r0, #86	; 0x56
 8002ff6:	f7ff fdf7 	bl	8002be8 <rfid_rc522_write_one_data>
	// Reload timer with 0x7D0 = 2000, ie 50ms before timeout.
	rfid_rc522_write_one_data(TReloadRegH, 0x07);
 8002ffa:	2107      	movs	r1, #7
 8002ffc:	2058      	movs	r0, #88	; 0x58
 8002ffe:	f7ff fdf3 	bl	8002be8 <rfid_rc522_write_one_data>
	rfid_rc522_write_one_data(TReloadRegL, 0xD0);
 8003002:	21d0      	movs	r1, #208	; 0xd0
 8003004:	205a      	movs	r0, #90	; 0x5a
 8003006:	f7ff fdef 	bl	8002be8 <rfid_rc522_write_one_data>
	
	// Default 0x00. Force a 100 % ASK modulation independent of the ModGsPReg register setting
	rfid_rc522_write_one_data(TxASKReg, 0x40);
 800300a:	2140      	movs	r1, #64	; 0x40
 800300c:	202a      	movs	r0, #42	; 0x2a
 800300e:	f7ff fdeb 	bl	8002be8 <rfid_rc522_write_one_data>
	// Default 0x3F. Set the preset value for the CRC coprocessor for the CalcCRC command to 0x6363 (ISO 14443-3 part 6.2.4)
	rfid_rc522_write_one_data(ModeReg, 0x3D);
 8003012:	213d      	movs	r1, #61	; 0x3d
 8003014:	2022      	movs	r0, #34	; 0x22
 8003016:	f7ff fde7 	bl	8002be8 <rfid_rc522_write_one_data>
	// Enable the antenna driver pins TX1 and TX2 (they were disabled by the reset)
	rfid_rc522_antenna_on();
 800301a:	f000 f825 	bl	8003068 <rfid_rc522_antenna_on>
}
 800301e:	bf00      	nop
 8003020:	3708      	adds	r7, #8
 8003022:	46bd      	mov	sp, r7
 8003024:	bd80      	pop	{r7, pc}
 8003026:	bf00      	nop
 8003028:	200000e0 	.word	0x200000e0

0800302c <rfid_rc522_soft_reset>:

/**
 * @brief Performs a soft reset on the MFRC522 chip and waits for it to be ready again.
 */
void rfid_rc522_soft_reset()
{
 800302c:	b580      	push	{r7, lr}
 800302e:	b082      	sub	sp, #8
 8003030:	af00      	add	r7, sp, #0
    rfid_rc522_write_one_data(CommandReg, SoftReset);
 8003032:	210f      	movs	r1, #15
 8003034:	2002      	movs	r0, #2
 8003036:	f7ff fdd7 	bl	8002be8 <rfid_rc522_write_one_data>
    // Issue the SoftReset command.
	// The datasheet does not mention how long the SoftRest command takes to complete.
	// But the MFRC522 might have been in soft power-down mode (triggered by bit 4 of CommandReg) 
	// Section 8.8.2 in the datasheet says the oscillator start-up time is the start up time of the crystal + 37,74μs. Let us be generous: 50ms.

    uint8_t count = 0;
 800303a:	2300      	movs	r3, #0
 800303c:	71fb      	strb	r3, [r7, #7]

    do
    {
        gettick_delay_ms(50);
 800303e:	2032      	movs	r0, #50	; 0x32
 8003040:	f7ff fdbd 	bl	8002bbe <gettick_delay_ms>
    }
    while ((rfid_rc522_read_one_data(CommandReg) & (1 << 4)) && (++count) < 3);
 8003044:	2002      	movs	r0, #2
 8003046:	f7ff fe6b 	bl	8002d20 <rfid_rc522_read_one_data>
 800304a:	4603      	mov	r3, r0
 800304c:	f003 0310 	and.w	r3, r3, #16
 8003050:	2b00      	cmp	r3, #0
 8003052:	d005      	beq.n	8003060 <rfid_rc522_soft_reset+0x34>
 8003054:	79fb      	ldrb	r3, [r7, #7]
 8003056:	3301      	adds	r3, #1
 8003058:	71fb      	strb	r3, [r7, #7]
 800305a:	79fb      	ldrb	r3, [r7, #7]
 800305c:	2b02      	cmp	r3, #2
 800305e:	d9ee      	bls.n	800303e <rfid_rc522_soft_reset+0x12>
}
 8003060:	bf00      	nop
 8003062:	3708      	adds	r7, #8
 8003064:	46bd      	mov	sp, r7
 8003066:	bd80      	pop	{r7, pc}

08003068 <rfid_rc522_antenna_on>:
/**
 * @brief	Turns the antenna on by enabling pins TX1 and TX2.
 * 			After a reset these pins are disabled.
 */
void rfid_rc522_antenna_on()
{
 8003068:	b580      	push	{r7, lr}
 800306a:	b082      	sub	sp, #8
 800306c:	af00      	add	r7, sp, #0
    uint8_t TxnRFEn_bit = rfid_rc522_get_register_bit_mask(TxControlReg, 0x03);
 800306e:	2103      	movs	r1, #3
 8003070:	2028      	movs	r0, #40	; 0x28
 8003072:	f7ff ff46 	bl	8002f02 <rfid_rc522_get_register_bit_mask>
 8003076:	4603      	mov	r3, r0
 8003078:	71fb      	strb	r3, [r7, #7]

    if (TxnRFEn_bit != 0x03)
 800307a:	79fb      	ldrb	r3, [r7, #7]
 800307c:	2b03      	cmp	r3, #3
 800307e:	d003      	beq.n	8003088 <rfid_rc522_antenna_on+0x20>
        rfid_rc522_set_register_bit_mask(TxControlReg, 0x03);
 8003080:	2103      	movs	r1, #3
 8003082:	2028      	movs	r0, #40	; 0x28
 8003084:	f7ff ff22 	bl	8002ecc <rfid_rc522_set_register_bit_mask>
}
 8003088:	bf00      	nop
 800308a:	3708      	adds	r7, #8
 800308c:	46bd      	mov	sp, r7
 800308e:	bd80      	pop	{r7, pc}

08003090 <rfid_rc522_transceive_data>:
 * @param	rxAlign_value			In: Defines the bit position in backData[0] for the first bit received. Default 0.
 * @param	check_crc				In: True => The last two bytes of the response is assumed to be a CRC_A that must be validated.
 * @return 	STATUS_OK on success, STATUS_??? otherwise.
 */
enum rfid_rc522_status_code rfid_rc522_transceive_data(uint8_t *transmit_data, uint8_t transmit_byte_count, uint8_t *receive_data, uint8_t *receive_byte_count, uint8_t *valid_bit, uint8_t rxAlign_value, bool check_crc)
{
 8003090:	b580      	push	{r7, lr}
 8003092:	b08c      	sub	sp, #48	; 0x30
 8003094:	af06      	add	r7, sp, #24
 8003096:	60f8      	str	r0, [r7, #12]
 8003098:	607a      	str	r2, [r7, #4]
 800309a:	603b      	str	r3, [r7, #0]
 800309c:	460b      	mov	r3, r1
 800309e:	72fb      	strb	r3, [r7, #11]
	uint8_t waitIRq_bit = 0x30;		// RxIRq and IdleIRq
 80030a0:	2330      	movs	r3, #48	; 0x30
 80030a2:	75fb      	strb	r3, [r7, #23]
	return rfid_rc522_communicate_with_rfid_card(Transceive, waitIRq_bit, transmit_data, transmit_byte_count, receive_data, receive_byte_count, valid_bit, rxAlign_value, check_crc);
 80030a4:	7afa      	ldrb	r2, [r7, #11]
 80030a6:	7df9      	ldrb	r1, [r7, #23]
 80030a8:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80030ac:	9304      	str	r3, [sp, #16]
 80030ae:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80030b2:	9303      	str	r3, [sp, #12]
 80030b4:	6a3b      	ldr	r3, [r7, #32]
 80030b6:	9302      	str	r3, [sp, #8]
 80030b8:	683b      	ldr	r3, [r7, #0]
 80030ba:	9301      	str	r3, [sp, #4]
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	9300      	str	r3, [sp, #0]
 80030c0:	4613      	mov	r3, r2
 80030c2:	68fa      	ldr	r2, [r7, #12]
 80030c4:	200c      	movs	r0, #12
 80030c6:	f000 f805 	bl	80030d4 <rfid_rc522_communicate_with_rfid_card>
 80030ca:	4603      	mov	r3, r0
}
 80030cc:	4618      	mov	r0, r3
 80030ce:	3718      	adds	r7, #24
 80030d0:	46bd      	mov	sp, r7
 80030d2:	bd80      	pop	{r7, pc}

080030d4 <rfid_rc522_communicate_with_rfid_card>:
 * @param	rxAlign_value			In: Defines the bit position in backData[0] for the first bit received. Default 0.
 * @param	check_crc				In: True => The last two bytes of the response is assumed to be a CRC_A that must be validated.
 * @return 	STATUS_OK on success, STATUS_??? otherwise.
 */
enum rfid_rc522_status_code rfid_rc522_communicate_with_rfid_card(uint8_t command, uint8_t waitIRq_bit, uint8_t *transmit_data, uint8_t transmit_byte_count, uint8_t *receive_data, uint8_t *receive_byte_count, uint8_t *valid_bit, uint8_t rxAlign_value, bool check_crc)
{
 80030d4:	b580      	push	{r7, lr}
 80030d6:	b086      	sub	sp, #24
 80030d8:	af00      	add	r7, sp, #0
 80030da:	603a      	str	r2, [r7, #0]
 80030dc:	461a      	mov	r2, r3
 80030de:	4603      	mov	r3, r0
 80030e0:	71fb      	strb	r3, [r7, #7]
 80030e2:	460b      	mov	r3, r1
 80030e4:	71bb      	strb	r3, [r7, #6]
 80030e6:	4613      	mov	r3, r2
 80030e8:	717b      	strb	r3, [r7, #5]
	// Prepare values for BitFramingReg
	uint8_t txLastBits_bit = (valid_bit != 0) ? *valid_bit : 0;
 80030ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d002      	beq.n	80030f6 <rfid_rc522_communicate_with_rfid_card+0x22>
 80030f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80030f2:	781b      	ldrb	r3, [r3, #0]
 80030f4:	e000      	b.n	80030f8 <rfid_rc522_communicate_with_rfid_card+0x24>
 80030f6:	2300      	movs	r3, #0
 80030f8:	757b      	strb	r3, [r7, #21]
	// RxAlign = BitFramingReg[6..4]. TxLastBits = BitFramingReg[2..0]
	uint8_t BitFramingReg_value = (rxAlign_value << 4) + txLastBits_bit;
 80030fa:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80030fe:	011b      	lsls	r3, r3, #4
 8003100:	b2da      	uxtb	r2, r3
 8003102:	7d7b      	ldrb	r3, [r7, #21]
 8003104:	4413      	add	r3, r2
 8003106:	753b      	strb	r3, [r7, #20]
	
	// Stop any active command.
	rfid_rc522_write_one_data(CommandReg, Idle);
 8003108:	2100      	movs	r1, #0
 800310a:	2002      	movs	r0, #2
 800310c:	f7ff fd6c 	bl	8002be8 <rfid_rc522_write_one_data>
	// Clear all seven interrupt request bits
	rfid_rc522_write_one_data(ComIrqReg, 0x7F);
 8003110:	217f      	movs	r1, #127	; 0x7f
 8003112:	2008      	movs	r0, #8
 8003114:	f7ff fd68 	bl	8002be8 <rfid_rc522_write_one_data>
	// FlushBuffer = 1, FIFO initialization
	rfid_rc522_write_one_data(FIFOLevelReg, 0x80);
 8003118:	2180      	movs	r1, #128	; 0x80
 800311a:	2014      	movs	r0, #20
 800311c:	f7ff fd64 	bl	8002be8 <rfid_rc522_write_one_data>
	// Write sendData to the FIFO
	rfid_rc522_write_many_data(FIFODataReg, transmit_data, transmit_byte_count);
 8003120:	797b      	ldrb	r3, [r7, #5]
 8003122:	461a      	mov	r2, r3
 8003124:	6839      	ldr	r1, [r7, #0]
 8003126:	2012      	movs	r0, #18
 8003128:	f7ff fd86 	bl	8002c38 <rfid_rc522_write_many_data>
	// Bit adjustments
	rfid_rc522_write_one_data(BitFramingReg, BitFramingReg_value);
 800312c:	7d3b      	ldrb	r3, [r7, #20]
 800312e:	4619      	mov	r1, r3
 8003130:	201a      	movs	r0, #26
 8003132:	f7ff fd59 	bl	8002be8 <rfid_rc522_write_one_data>

	// Execute the command
	rfid_rc522_write_one_data(CommandReg, command);
 8003136:	79fb      	ldrb	r3, [r7, #7]
 8003138:	4619      	mov	r1, r3
 800313a:	2002      	movs	r0, #2
 800313c:	f7ff fd54 	bl	8002be8 <rfid_rc522_write_one_data>
	if (command == Transceive)
 8003140:	79fb      	ldrb	r3, [r7, #7]
 8003142:	2b0c      	cmp	r3, #12
 8003144:	d103      	bne.n	800314e <rfid_rc522_communicate_with_rfid_card+0x7a>
	{
		// BitFramingReg[7] = StartSend = 1, transmission of data starts
		rfid_rc522_set_register_bit_mask(BitFramingReg, 0x80);
 8003146:	2180      	movs	r1, #128	; 0x80
 8003148:	201a      	movs	r0, #26
 800314a:	f7ff febf 	bl	8002ecc <rfid_rc522_set_register_bit_mask>
	// Wait here for the command to complete. The bits specified in the
	// `waitIRq` parameter define what bits constitute a completed command.
	// When they are set in the ComIrqReg register, then the command is
	// considered complete. If the command is not indicated as complete in
	// ~36ms, then consider the command as timed out.
	const uint32_t complete_time = HAL_GetTick() + 55;
 800314e:	f7fd fbe7 	bl	8000920 <HAL_GetTick>
 8003152:	4603      	mov	r3, r0
 8003154:	3337      	adds	r3, #55	; 0x37
 8003156:	613b      	str	r3, [r7, #16]
	bool command_is_completed = false;
 8003158:	2300      	movs	r3, #0
 800315a:	75fb      	strb	r3, [r7, #23]

	do 
	{
		// ComIrqReg[7..0] bits are: Set1 TxIRq RxIRq IdleIRq HiAlertIRq LoAlertIRq ErrIRq TimerIRq
		uint8_t ComIrqReg_value = rfid_rc522_read_one_data(ComIrqReg);
 800315c:	2008      	movs	r0, #8
 800315e:	f7ff fddf 	bl	8002d20 <rfid_rc522_read_one_data>
 8003162:	4603      	mov	r3, r0
 8003164:	73fb      	strb	r3, [r7, #15]
		// One of the interrupts that signal success has been set.
		if (ComIrqReg_value & waitIRq_bit)
 8003166:	7bfa      	ldrb	r2, [r7, #15]
 8003168:	79bb      	ldrb	r3, [r7, #6]
 800316a:	4013      	ands	r3, r2
 800316c:	b2db      	uxtb	r3, r3
 800316e:	2b00      	cmp	r3, #0
 8003170:	d002      	beq.n	8003178 <rfid_rc522_communicate_with_rfid_card+0xa4>
		{
			command_is_completed = true;
 8003172:	2301      	movs	r3, #1
 8003174:	75fb      	strb	r3, [r7, #23]
			break;
 8003176:	e00c      	b.n	8003192 <rfid_rc522_communicate_with_rfid_card+0xbe>
		}
		// Timer interrupt - nothing received in 25ms
		if (ComIrqReg_value & 0x01)
 8003178:	7bfb      	ldrb	r3, [r7, #15]
 800317a:	f003 0301 	and.w	r3, r3, #1
 800317e:	2b00      	cmp	r3, #0
 8003180:	d001      	beq.n	8003186 <rfid_rc522_communicate_with_rfid_card+0xb2>
		{
			return STATUS_TIMEOUT;
 8003182:	2303      	movs	r3, #3
 8003184:	e08c      	b.n	80032a0 <rfid_rc522_communicate_with_rfid_card+0x1cc>
		}
	}
	while (HAL_GetTick() < complete_time);
 8003186:	f7fd fbcb 	bl	8000920 <HAL_GetTick>
 800318a:	4602      	mov	r2, r0
 800318c:	693b      	ldr	r3, [r7, #16]
 800318e:	4293      	cmp	r3, r2
 8003190:	d8e4      	bhi.n	800315c <rfid_rc522_communicate_with_rfid_card+0x88>

	// 36ms and nothing happened. Communication with the MFRC522 might be down.
	if (!command_is_completed)
 8003192:	7dfb      	ldrb	r3, [r7, #23]
 8003194:	f083 0301 	eor.w	r3, r3, #1
 8003198:	b2db      	uxtb	r3, r3
 800319a:	2b00      	cmp	r3, #0
 800319c:	d001      	beq.n	80031a2 <rfid_rc522_communicate_with_rfid_card+0xce>
	{
		return STATUS_INTERNAL_ERROR;
 800319e:	2305      	movs	r3, #5
 80031a0:	e07e      	b.n	80032a0 <rfid_rc522_communicate_with_rfid_card+0x1cc>
	}
	
	// ERROR HANDLING
	// Stop now if any errors except collisions were detected.
	// ErrorReg[7..0] bits are: WrErr TempErr reserved BufferOvfl CollErr CRCErr ParityErr ProtocolErr
	uint8_t ErrorReg_value = rfid_rc522_read_one_data(ErrorReg);
 80031a2:	200c      	movs	r0, #12
 80031a4:	f7ff fdbc 	bl	8002d20 <rfid_rc522_read_one_data>
 80031a8:	4603      	mov	r3, r0
 80031aa:	73bb      	strb	r3, [r7, #14]
	
	// Tell about BufferOvfl ParityErr ProtocolErr error
	if (ErrorReg_value & 0x13)	// 0x13 = BufferOvfl ParityErr ProtocolErr
 80031ac:	7bbb      	ldrb	r3, [r7, #14]
 80031ae:	f003 0313 	and.w	r3, r3, #19
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d001      	beq.n	80031ba <rfid_rc522_communicate_with_rfid_card+0xe6>
	{	 						
		return STATUS_ERROR;
 80031b6:	2301      	movs	r3, #1
 80031b8:	e072      	b.n	80032a0 <rfid_rc522_communicate_with_rfid_card+0x1cc>
	}

	// DATA RETURNING FROM FIFO TO MCU
	// If the caller wants data back, get it from the MFRC522.
	uint8_t _validBits = 0;
 80031ba:	2300      	movs	r3, #0
 80031bc:	75bb      	strb	r3, [r7, #22]
	if (receive_data && receive_byte_count)
 80031be:	6a3b      	ldr	r3, [r7, #32]
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d024      	beq.n	800320e <rfid_rc522_communicate_with_rfid_card+0x13a>
 80031c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d021      	beq.n	800320e <rfid_rc522_communicate_with_rfid_card+0x13a>
	{
		// Number of bytes in the FIFO
		uint8_t FIFODataReg_byte_count = rfid_rc522_read_one_data(FIFOLevelReg);
 80031ca:	2014      	movs	r0, #20
 80031cc:	f7ff fda8 	bl	8002d20 <rfid_rc522_read_one_data>
 80031d0:	4603      	mov	r3, r0
 80031d2:	737b      	strb	r3, [r7, #13]
		
		if (FIFODataReg_byte_count > *receive_byte_count)
 80031d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031d6:	781b      	ldrb	r3, [r3, #0]
 80031d8:	7b7a      	ldrb	r2, [r7, #13]
 80031da:	429a      	cmp	r2, r3
 80031dc:	d901      	bls.n	80031e2 <rfid_rc522_communicate_with_rfid_card+0x10e>
		{
			return STATUS_NO_ROOM;
 80031de:	2304      	movs	r3, #4
 80031e0:	e05e      	b.n	80032a0 <rfid_rc522_communicate_with_rfid_card+0x1cc>
		}

		// Number of bytes returned
		*receive_byte_count = FIFODataReg_byte_count;
 80031e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031e4:	7b7a      	ldrb	r2, [r7, #13]
 80031e6:	701a      	strb	r2, [r3, #0]
		// Get received data from FIFO
		rfid_rc522_read_many_data(FIFODataReg, receive_data, FIFODataReg_byte_count, rxAlign_value);
 80031e8:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80031ec:	7b7a      	ldrb	r2, [r7, #13]
 80031ee:	6a39      	ldr	r1, [r7, #32]
 80031f0:	2012      	movs	r0, #18
 80031f2:	f7ff fdc1 	bl	8002d78 <rfid_rc522_read_many_data>
		/**
		 * @brief _validBits:
		 * RxLastBits[2:0] indicates the number of valid bits in the last received byte.
		 * If this value is 000b, the whole byte is valid.
		 */
		_validBits = rfid_rc522_get_register_bit_mask(ControlReg, 0x07);
 80031f6:	2107      	movs	r1, #7
 80031f8:	2018      	movs	r0, #24
 80031fa:	f7ff fe82 	bl	8002f02 <rfid_rc522_get_register_bit_mask>
 80031fe:	4603      	mov	r3, r0
 8003200:	75bb      	strb	r3, [r7, #22]
		if (valid_bit)
 8003202:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003204:	2b00      	cmp	r3, #0
 8003206:	d002      	beq.n	800320e <rfid_rc522_communicate_with_rfid_card+0x13a>
		{
			*valid_bit = _validBits;
 8003208:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800320a:	7dba      	ldrb	r2, [r7, #22]
 800320c:	701a      	strb	r2, [r3, #0]
		}
	}

	// Tell about collisions
	if (ErrorReg_value & 0x08)	// 0x08 = CollErr
 800320e:	7bbb      	ldrb	r3, [r7, #14]
 8003210:	f003 0308 	and.w	r3, r3, #8
 8003214:	2b00      	cmp	r3, #0
 8003216:	d001      	beq.n	800321c <rfid_rc522_communicate_with_rfid_card+0x148>
	{	
		return STATUS_COLLISION;
 8003218:	2302      	movs	r3, #2
 800321a:	e041      	b.n	80032a0 <rfid_rc522_communicate_with_rfid_card+0x1cc>
	}

	// Perform CRC_A validation if requested.
	if (receive_data && receive_byte_count && check_crc)
 800321c:	6a3b      	ldr	r3, [r7, #32]
 800321e:	2b00      	cmp	r3, #0
 8003220:	d03d      	beq.n	800329e <rfid_rc522_communicate_with_rfid_card+0x1ca>
 8003222:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003224:	2b00      	cmp	r3, #0
 8003226:	d03a      	beq.n	800329e <rfid_rc522_communicate_with_rfid_card+0x1ca>
 8003228:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 800322c:	2b00      	cmp	r3, #0
 800322e:	d036      	beq.n	800329e <rfid_rc522_communicate_with_rfid_card+0x1ca>
	{
		// In this case a MIFARE Classic NAK is not OK.
		if (*receive_byte_count == 1 && _validBits == 4)
 8003230:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003232:	781b      	ldrb	r3, [r3, #0]
 8003234:	2b01      	cmp	r3, #1
 8003236:	d104      	bne.n	8003242 <rfid_rc522_communicate_with_rfid_card+0x16e>
 8003238:	7dbb      	ldrb	r3, [r7, #22]
 800323a:	2b04      	cmp	r3, #4
 800323c:	d101      	bne.n	8003242 <rfid_rc522_communicate_with_rfid_card+0x16e>
		{
			return STATUS_MIFARE_NACK;
 800323e:	23ff      	movs	r3, #255	; 0xff
 8003240:	e02e      	b.n	80032a0 <rfid_rc522_communicate_with_rfid_card+0x1cc>
		}
		// We need at least the CRC_A value and all 8 bits of the last byte must be received.
		if (*receive_byte_count < 2 || _validBits != 0)
 8003242:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003244:	781b      	ldrb	r3, [r3, #0]
 8003246:	2b01      	cmp	r3, #1
 8003248:	d902      	bls.n	8003250 <rfid_rc522_communicate_with_rfid_card+0x17c>
 800324a:	7dbb      	ldrb	r3, [r7, #22]
 800324c:	2b00      	cmp	r3, #0
 800324e:	d001      	beq.n	8003254 <rfid_rc522_communicate_with_rfid_card+0x180>
		{
			return STATUS_CRC_WRONG;
 8003250:	2307      	movs	r3, #7
 8003252:	e025      	b.n	80032a0 <rfid_rc522_communicate_with_rfid_card+0x1cc>
		}
		// Verify CRC_A - do our own calculation and store the control in crc_control_buffer.
		uint8_t crc_control_buffer[2];
		enum rfid_rc522_status_code status = rfid_rc522_calculate_crc(&receive_data[0], *receive_byte_count - 2, &crc_control_buffer[0]);
 8003254:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003256:	781b      	ldrb	r3, [r3, #0]
 8003258:	3b02      	subs	r3, #2
 800325a:	b2db      	uxtb	r3, r3
 800325c:	f107 0208 	add.w	r2, r7, #8
 8003260:	4619      	mov	r1, r3
 8003262:	6a38      	ldr	r0, [r7, #32]
 8003264:	f7ff fe62 	bl	8002f2c <rfid_rc522_calculate_crc>
 8003268:	4603      	mov	r3, r0
 800326a:	733b      	strb	r3, [r7, #12]
		if (status != STATUS_OK)
 800326c:	7b3b      	ldrb	r3, [r7, #12]
 800326e:	2b00      	cmp	r3, #0
 8003270:	d001      	beq.n	8003276 <rfid_rc522_communicate_with_rfid_card+0x1a2>
		{
			return status;
 8003272:	7b3b      	ldrb	r3, [r7, #12]
 8003274:	e014      	b.n	80032a0 <rfid_rc522_communicate_with_rfid_card+0x1cc>
		}
		if ((receive_data[*receive_byte_count - 2] != crc_control_buffer[0]) || (receive_data[*receive_byte_count - 1] != crc_control_buffer[1]))
 8003276:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003278:	781b      	ldrb	r3, [r3, #0]
 800327a:	3b02      	subs	r3, #2
 800327c:	6a3a      	ldr	r2, [r7, #32]
 800327e:	4413      	add	r3, r2
 8003280:	781a      	ldrb	r2, [r3, #0]
 8003282:	7a3b      	ldrb	r3, [r7, #8]
 8003284:	429a      	cmp	r2, r3
 8003286:	d108      	bne.n	800329a <rfid_rc522_communicate_with_rfid_card+0x1c6>
 8003288:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800328a:	781b      	ldrb	r3, [r3, #0]
 800328c:	3b01      	subs	r3, #1
 800328e:	6a3a      	ldr	r2, [r7, #32]
 8003290:	4413      	add	r3, r2
 8003292:	781a      	ldrb	r2, [r3, #0]
 8003294:	7a7b      	ldrb	r3, [r7, #9]
 8003296:	429a      	cmp	r2, r3
 8003298:	d001      	beq.n	800329e <rfid_rc522_communicate_with_rfid_card+0x1ca>
		{
			return STATUS_CRC_WRONG;
 800329a:	2307      	movs	r3, #7
 800329c:	e000      	b.n	80032a0 <rfid_rc522_communicate_with_rfid_card+0x1cc>
		}
	}
	
	return STATUS_OK;
 800329e:	2300      	movs	r3, #0
}
 80032a0:	4618      	mov	r0, r3
 80032a2:	3718      	adds	r7, #24
 80032a4:	46bd      	mov	sp, r7
 80032a6:	bd80      	pop	{r7, pc}

080032a8 <rfid_card_request_A>:
 * @param	buffer_ATQA			The buffer to store the ATQA (Answer to request) in
 * @param	buffer_byte_count	Buffer size, at least two bytes. Also number of bytes returned if STATUS_OK.
 * @return 	STATUS_OK on success, STATUS_??? otherwise.
 */
enum rfid_rc522_status_code rfid_card_request_A(uint8_t *buffer_ATQA, uint8_t *buffer_byte_count)
{
 80032a8:	b580      	push	{r7, lr}
 80032aa:	b082      	sub	sp, #8
 80032ac:	af00      	add	r7, sp, #0
 80032ae:	6078      	str	r0, [r7, #4]
 80032b0:	6039      	str	r1, [r7, #0]
	return rfid_card_REQA_or_WUPA(PICC_CMD_REQA, buffer_ATQA, buffer_byte_count);
 80032b2:	683a      	ldr	r2, [r7, #0]
 80032b4:	6879      	ldr	r1, [r7, #4]
 80032b6:	2026      	movs	r0, #38	; 0x26
 80032b8:	f000 f805 	bl	80032c6 <rfid_card_REQA_or_WUPA>
 80032bc:	4603      	mov	r3, r0
}
 80032be:	4618      	mov	r0, r3
 80032c0:	3708      	adds	r7, #8
 80032c2:	46bd      	mov	sp, r7
 80032c4:	bd80      	pop	{r7, pc}

080032c6 <rfid_card_REQA_or_WUPA>:
 * @param 	buffer_ATQA			The buffer to store the ATQA (Answer to request) in
 * @param	buffer_byte_count	Buffer size, at least two bytes. Also number of bytes returned if STATUS_OK.
 * @return STATUS_OK on success, STATUS_??? otherwise.
 */ 
enum rfid_rc522_status_code rfid_card_REQA_or_WUPA(uint8_t command, uint8_t *buffer_ATQA, uint8_t *buffer_byte_count)
{
 80032c6:	b580      	push	{r7, lr}
 80032c8:	b08a      	sub	sp, #40	; 0x28
 80032ca:	af04      	add	r7, sp, #16
 80032cc:	4603      	mov	r3, r0
 80032ce:	60b9      	str	r1, [r7, #8]
 80032d0:	607a      	str	r2, [r7, #4]
 80032d2:	73fb      	strb	r3, [r7, #15]
	uint8_t valid_bit;
	enum rfid_rc522_status_code command_status;
	
	// The ATQA response is 2 bytes long.
	if (buffer_ATQA == NULL || *buffer_byte_count < 2)
 80032d4:	68bb      	ldr	r3, [r7, #8]
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d003      	beq.n	80032e2 <rfid_card_REQA_or_WUPA+0x1c>
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	781b      	ldrb	r3, [r3, #0]
 80032de:	2b01      	cmp	r3, #1
 80032e0:	d801      	bhi.n	80032e6 <rfid_card_REQA_or_WUPA+0x20>
	{
		return STATUS_NO_ROOM;
 80032e2:	2304      	movs	r3, #4
 80032e4:	e024      	b.n	8003330 <rfid_card_REQA_or_WUPA+0x6a>
	}

	// ValuesAfterColl=1 => Bits received after collision are cleared.
	rfid_rc522_clear_register_bit_mask(CollReg, 0x80);
 80032e6:	2180      	movs	r1, #128	; 0x80
 80032e8:	201c      	movs	r0, #28
 80032ea:	f7ff fdcf 	bl	8002e8c <rfid_rc522_clear_register_bit_mask>
	// For REQA and WUPA we need the short frame format - transmit only 7 bits of the last (and only) byte. TxLastBits = BitFramingReg[2..0]	
	valid_bit = 7;
 80032ee:	2307      	movs	r3, #7
 80032f0:	75bb      	strb	r3, [r7, #22]
	command_status = rfid_rc522_transceive_data(&command, 1, buffer_ATQA, buffer_byte_count, &valid_bit, 0, false);
 80032f2:	f107 000f 	add.w	r0, r7, #15
 80032f6:	2300      	movs	r3, #0
 80032f8:	9302      	str	r3, [sp, #8]
 80032fa:	2300      	movs	r3, #0
 80032fc:	9301      	str	r3, [sp, #4]
 80032fe:	f107 0316 	add.w	r3, r7, #22
 8003302:	9300      	str	r3, [sp, #0]
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	68ba      	ldr	r2, [r7, #8]
 8003308:	2101      	movs	r1, #1
 800330a:	f7ff fec1 	bl	8003090 <rfid_rc522_transceive_data>
 800330e:	4603      	mov	r3, r0
 8003310:	75fb      	strb	r3, [r7, #23]

	if (command_status != STATUS_OK)
 8003312:	7dfb      	ldrb	r3, [r7, #23]
 8003314:	2b00      	cmp	r3, #0
 8003316:	d001      	beq.n	800331c <rfid_card_REQA_or_WUPA+0x56>
	{
		return command_status;
 8003318:	7dfb      	ldrb	r3, [r7, #23]
 800331a:	e009      	b.n	8003330 <rfid_card_REQA_or_WUPA+0x6a>
	}
	if (*buffer_byte_count != 2 || valid_bit != 0)	// ATQA must be exactly 16 bits.
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	781b      	ldrb	r3, [r3, #0]
 8003320:	2b02      	cmp	r3, #2
 8003322:	d102      	bne.n	800332a <rfid_card_REQA_or_WUPA+0x64>
 8003324:	7dbb      	ldrb	r3, [r7, #22]
 8003326:	2b00      	cmp	r3, #0
 8003328:	d001      	beq.n	800332e <rfid_card_REQA_or_WUPA+0x68>
	{		
		return STATUS_ERROR;
 800332a:	2301      	movs	r3, #1
 800332c:	e000      	b.n	8003330 <rfid_card_REQA_or_WUPA+0x6a>
	}
	return STATUS_OK;
 800332e:	2300      	movs	r3, #0
}
 8003330:	4618      	mov	r0, r3
 8003332:	3718      	adds	r7, #24
 8003334:	46bd      	mov	sp, r7
 8003336:	bd80      	pop	{r7, pc}

08003338 <rfid_rc522_read_serial>:
 * @param	uid	            Pointer to Uid struct. Normally output, but can also be used to supply a known UID.
 *                          If set you must also supply uid->size. You must set the uid_bit_count, if give it 0 the command will run in loop.
 * @return 	STATUS_OK on success, STATUS_??? otherwise.
 */
enum rfid_rc522_status_code rfid_rc522_read_serial(struct UID *uid)
{
 8003338:	b580      	push	{r7, lr}
 800333a:	b090      	sub	sp, #64	; 0x40
 800333c:	af04      	add	r7, sp, #16
 800333e:	6078      	str	r0, [r7, #4]
	bool uid_is_complete;
	bool select_is_done;
	uint8_t uid_bit_count = 0;
 8003340:	2300      	movs	r3, #0
 8003342:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
	uint8_t cascade_level = 1;
 8003346:	2301      	movs	r3, #1
 8003348:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
	//		10 bytes		1			CT		uid0	uid1	uid2
	//						2			CT		uid3	uid4	uid5
	//						3			uid6	uid7	uid8	uid9
	
// Prepare MFRC522
	rfid_rc522_clear_register_bit_mask(CollReg, 0x80);		// ValuesAfterColl=1 => Bits received after collision are cleared.
 800334c:	2180      	movs	r1, #128	; 0x80
 800334e:	201c      	movs	r0, #28
 8003350:	f7ff fd9c 	bl	8002e8c <rfid_rc522_clear_register_bit_mask>
	
	// Repeat Cascade Level loop until we have a complete UID.
	uid_is_complete = false;
 8003354:	2300      	movs	r3, #0
 8003356:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	while (uid_is_complete == false)
 800335a:	e119      	b.n	8003590 <rfid_rc522_read_serial+0x258>
	{
		card_command_array[0] = PICC_CMD_SEL_CL1;
 800335c:	2393      	movs	r3, #147	; 0x93
 800335e:	743b      	strb	r3, [r7, #16]
		uid_data_index = 0;
 8003360:	2300      	movs	r3, #0
 8003362:	f887 3020 	strb.w	r3, [r7, #32]
		
		// How many UID bits are known in this Cascade Level?
		current_level_uid_bit_count = uid_bit_count - (8 * uid_data_index);
 8003366:	f897 3020 	ldrb.w	r3, [r7, #32]
 800336a:	00db      	lsls	r3, r3, #3
 800336c:	b2db      	uxtb	r3, r3
 800336e:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8003372:	1ad3      	subs	r3, r2, r3
 8003374:	b2db      	uxtb	r3, r3
 8003376:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
		
		// Repeat anti collision loop until we can transmit all UID bits + BCC and receive a SAK - max 32 iterations.
		select_is_done = false;
 800337a:	2300      	movs	r3, #0
 800337c:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
		while (select_is_done == false)
 8003380:	e0c6      	b.n	8003510 <rfid_rc522_read_serial+0x1d8>
			// the PICC will send back the complete UID_data, if there is,
			// We will go to ANTICOLLISION loop ie this while (select_is_done == false) loop
			// untill the collision is resolve then we can only go forward. If the collision is not
			// resolve, this algorithim can not pick one card out but will go to the eternal loop due to
			// it post-anticollison process that you will see down there.
			txLastBits_value			= current_level_uid_bit_count % 8; //4
 8003382:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8003386:	425a      	negs	r2, r3
 8003388:	f003 0307 	and.w	r3, r3, #7
 800338c:	f002 0207 	and.w	r2, r2, #7
 8003390:	bf58      	it	pl
 8003392:	4253      	negpl	r3, r2
 8003394:	b25b      	sxtb	r3, r3
 8003396:	b2db      	uxtb	r3, r3
 8003398:	73fb      	strb	r3, [r7, #15]
			count						= current_level_uid_bit_count / 8;	// Number of whole bytes in the UID part. //1
 800339a:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 800339e:	2b00      	cmp	r3, #0
 80033a0:	da00      	bge.n	80033a4 <rfid_rc522_read_serial+0x6c>
 80033a2:	3307      	adds	r3, #7
 80033a4:	10db      	asrs	r3, r3, #3
 80033a6:	b25b      	sxtb	r3, r3
 80033a8:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
			card_command_index			= 2 + count;						// Number of whole bytes: SEL + NVB + UIDs //3
 80033ac:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 80033b0:	3302      	adds	r3, #2
 80033b2:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
			card_command_array[1]		= (card_command_index << 4) + txLastBits_value;	// NVB - Number of Valid Bits //3B + 4b
 80033b6:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80033ba:	011b      	lsls	r3, r3, #4
 80033bc:	b2da      	uxtb	r2, r3
 80033be:	7bfb      	ldrb	r3, [r7, #15]
 80033c0:	4413      	add	r3, r2
 80033c2:	b2db      	uxtb	r3, r3
 80033c4:	747b      	strb	r3, [r7, #17]
			card_command_byte_count		= card_command_index + (txLastBits_value ? 1 : 0);
 80033c6:	7bfb      	ldrb	r3, [r7, #15]
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	bf14      	ite	ne
 80033cc:	2301      	movne	r3, #1
 80033ce:	2300      	moveq	r3, #0
 80033d0:	b2db      	uxtb	r3, r3
 80033d2:	461a      	mov	r2, r3
 80033d4:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80033d8:	4413      	add	r3, r2
 80033da:	77bb      	strb	r3, [r7, #30]

			// Store response in the unused part of card_command_array
			card_response_ptr			= &card_command_array[card_command_index];
 80033dc:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80033e0:	f107 0210 	add.w	r2, r7, #16
 80033e4:	4413      	add	r3, r2
 80033e6:	627b      	str	r3, [r7, #36]	; 0x24
			card_response_byte_count	= sizeof(card_command_array) - card_command_index;
 80033e8:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80033ec:	f1c3 0309 	rsb	r3, r3, #9
 80033f0:	b2db      	uxtb	r3, r3
 80033f2:	73bb      	strb	r3, [r7, #14]
			
			// Setting up the rfid_rc522 to send the card_command_array that
			// we prepare above.
			// Set bit adjustments
			// Having a separate variable is overkill. But it makes the next line easier to read.
			rxAlign_value = txLastBits_value;
 80033f4:	7bfb      	ldrb	r3, [r7, #15]
 80033f6:	777b      	strb	r3, [r7, #29]
			// RxAlign = BitFramingReg[6..4]. TxLastBits = BitFramingReg[2..0]
			rfid_rc522_write_one_data(BitFramingReg, (rxAlign_value << 4) + txLastBits_value);
 80033f8:	7f7b      	ldrb	r3, [r7, #29]
 80033fa:	011b      	lsls	r3, r3, #4
 80033fc:	b2da      	uxtb	r2, r3
 80033fe:	7bfb      	ldrb	r3, [r7, #15]
 8003400:	4413      	add	r3, r2
 8003402:	b2db      	uxtb	r3, r3
 8003404:	4619      	mov	r1, r3
 8003406:	201a      	movs	r0, #26
 8003408:	f7ff fbee 	bl	8002be8 <rfid_rc522_write_one_data>
			
			// Transmit the card_command_array and receive the response.
			result_status = rfid_rc522_transceive_data(card_command_array, card_command_byte_count, card_response_ptr, &card_response_byte_count, &txLastBits_value, rxAlign_value, false);
 800340c:	f107 020e 	add.w	r2, r7, #14
 8003410:	7fb9      	ldrb	r1, [r7, #30]
 8003412:	f107 0010 	add.w	r0, r7, #16
 8003416:	2300      	movs	r3, #0
 8003418:	9302      	str	r3, [sp, #8]
 800341a:	7f7b      	ldrb	r3, [r7, #29]
 800341c:	9301      	str	r3, [sp, #4]
 800341e:	f107 030f 	add.w	r3, r7, #15
 8003422:	9300      	str	r3, [sp, #0]
 8003424:	4613      	mov	r3, r2
 8003426:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003428:	f7ff fe32 	bl	8003090 <rfid_rc522_transceive_data>
 800342c:	4603      	mov	r3, r0
 800342e:	773b      	strb	r3, [r7, #28]
			
			// If there is more than one PICC in the field => collision.
			// This is our post-collision procedure.
			if (result_status == STATUS_COLLISION)
 8003430:	7f3b      	ldrb	r3, [r7, #28]
 8003432:	2b02      	cmp	r3, #2
 8003434:	d164      	bne.n	8003500 <rfid_rc522_read_serial+0x1c8>
			{ 
				// CollReg[7..0] bits are: ValuesAfterColl reserved CollPosNotValid CollPos[4:0]
				uint8_t CollReg_data = rfid_rc522_read_one_data(CollReg);
 8003436:	201c      	movs	r0, #28
 8003438:	f7ff fc72 	bl	8002d20 <rfid_rc522_read_one_data>
 800343c:	4603      	mov	r3, r0
 800343e:	76fb      	strb	r3, [r7, #27]
				// CollPosNotValid
				if (CollReg_data & 0x20)
 8003440:	7efb      	ldrb	r3, [r7, #27]
 8003442:	f003 0320 	and.w	r3, r3, #32
 8003446:	2b00      	cmp	r3, #0
 8003448:	d001      	beq.n	800344e <rfid_rc522_read_serial+0x116>
				{ 
					// Without a valid collision position we cannot continue
					return STATUS_COLLISION; 
 800344a:	2302      	movs	r3, #2
 800344c:	e0b3      	b.n	80035b6 <rfid_rc522_read_serial+0x27e>
				}
				// Values 0-31, 0 means bit 32.
				uint8_t CollPos_value = CollReg_data & 0x1F;
 800344e:	7efb      	ldrb	r3, [r7, #27]
 8003450:	f003 031f 	and.w	r3, r3, #31
 8003454:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
				if (CollPos_value == 0)
 8003458:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800345c:	2b00      	cmp	r3, #0
 800345e:	d102      	bne.n	8003466 <rfid_rc522_read_serial+0x12e>
				{
					CollPos_value = 32;
 8003460:	2320      	movs	r3, #32
 8003462:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
				}
				// No progress - should not happen 
				if (CollPos_value <= current_level_uid_bit_count)
 8003466:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 800346a:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 800346e:	429a      	cmp	r2, r3
 8003470:	dc01      	bgt.n	8003476 <rfid_rc522_read_serial+0x13e>
				{ 
					return STATUS_INTERNAL_ERROR;
 8003472:	2305      	movs	r3, #5
 8003474:	e09f      	b.n	80035b6 <rfid_rc522_read_serial+0x27e>

				// After able to dettect collision, we choose the PICC.
				// FIRST, we set up the card_command_buffer so that we
				// continue send the already reapeted byte and bit.
				//Ex = 12b -> 1B + 4b 
				current_level_uid_bit_count				= CollPos_value;
 8003476:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800347a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
				// The bit to modify
				count									= current_level_uid_bit_count % 8; //4
 800347e:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8003482:	425a      	negs	r2, r3
 8003484:	f003 0307 	and.w	r3, r3, #7
 8003488:	f002 0207 	and.w	r2, r2, #7
 800348c:	bf58      	it	pl
 800348e:	4253      	negpl	r3, r2
 8003490:	b25b      	sxtb	r3, r3
 8003492:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
				check_bit								= (current_level_uid_bit_count - 1) % 8; //3
 8003496:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 800349a:	3b01      	subs	r3, #1
 800349c:	425a      	negs	r2, r3
 800349e:	f003 0307 	and.w	r3, r3, #7
 80034a2:	f002 0207 	and.w	r2, r2, #7
 80034a6:	bf58      	it	pl
 80034a8:	4253      	negpl	r3, r2
 80034aa:	76bb      	strb	r3, [r7, #26]
				// First byte is card_command_index 0.
				// If = 3B => 1B SEL + 1B NVB + 1B uid_data + 1B uid_data collision
				card_command_index						= 1 + (current_level_uid_bit_count / 8) + (count ? 1 : 0);
 80034ac:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	da00      	bge.n	80034b6 <rfid_rc522_read_serial+0x17e>
 80034b4:	3307      	adds	r3, #7
 80034b6:	10db      	asrs	r3, r3, #3
 80034b8:	b25b      	sxtb	r3, r3
 80034ba:	b2db      	uxtb	r3, r3
 80034bc:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 80034c0:	2a00      	cmp	r2, #0
 80034c2:	bf14      	ite	ne
 80034c4:	2201      	movne	r2, #1
 80034c6:	2200      	moveq	r2, #0
 80034c8:	b2d2      	uxtb	r2, r2
 80034ca:	4413      	add	r3, r2
 80034cc:	b2db      	uxtb	r3, r3
 80034ce:	3301      	adds	r3, #1
 80034d0:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
				// no collision at all!
				// If the collision is still happen, as you can see the no PICC will be able to select
				// since at the collision bit position, we default it = 1. So the only way for any PICC
				// to be selected is collision is resolved.
				// If CollPoss = 4 in that byte, check_bit = 3, xxxx x[repeated bit] | 0000 1000
				card_command_array[card_command_index]	|= (1 << check_bit);
 80034d4:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80034d8:	3330      	adds	r3, #48	; 0x30
 80034da:	443b      	add	r3, r7
 80034dc:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 80034e0:	b25a      	sxtb	r2, r3
 80034e2:	7ebb      	ldrb	r3, [r7, #26]
 80034e4:	2101      	movs	r1, #1
 80034e6:	fa01 f303 	lsl.w	r3, r1, r3
 80034ea:	b25b      	sxtb	r3, r3
 80034ec:	4313      	orrs	r3, r2
 80034ee:	b25a      	sxtb	r2, r3
 80034f0:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80034f4:	b2d2      	uxtb	r2, r2
 80034f6:	3330      	adds	r3, #48	; 0x30
 80034f8:	443b      	add	r3, r7
 80034fa:	f803 2c20 	strb.w	r2, [r3, #-32]
 80034fe:	e007      	b.n	8003510 <rfid_rc522_read_serial+0x1d8>
			}
			else if (result_status != STATUS_OK)
 8003500:	7f3b      	ldrb	r3, [r7, #28]
 8003502:	2b00      	cmp	r3, #0
 8003504:	d001      	beq.n	800350a <rfid_rc522_read_serial+0x1d2>
			{
				return result_status;
 8003506:	7f3b      	ldrb	r3, [r7, #28]
 8003508:	e055      	b.n	80035b6 <rfid_rc522_read_serial+0x27e>
			}
			else // STATUS_OK
			{ 
				// This was a SELECT. 
				select_is_done = true;
 800350a:	2301      	movs	r3, #1
 800350c:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
		while (select_is_done == false)
 8003510:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8003514:	f083 0301 	eor.w	r3, r3, #1
 8003518:	b2db      	uxtb	r3, r3
 800351a:	2b00      	cmp	r3, #0
 800351c:	f47f af31 	bne.w	8003382 <rfid_rc522_read_serial+0x4a>
		// We do not check the CBB - it was constructed by us above.
		
		// Copy the found UID bytes from card_command_array[] to uid->uidByte[]
		// 
		uint8_t uid_bytes_to_copy;
		card_command_index	= (card_command_array[2] == PICC_CMD_CT) ? 3 : 2; // source index in card_command_array[]
 8003520:	7cbb      	ldrb	r3, [r7, #18]
 8003522:	2b88      	cmp	r3, #136	; 0x88
 8003524:	d101      	bne.n	800352a <rfid_rc522_read_serial+0x1f2>
 8003526:	2303      	movs	r3, #3
 8003528:	e000      	b.n	800352c <rfid_rc522_read_serial+0x1f4>
 800352a:	2302      	movs	r3, #2
 800352c:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
		uid_bytes_to_copy	= (card_command_array[2] == PICC_CMD_CT) ? 3 : 4;
 8003530:	7cbb      	ldrb	r3, [r7, #18]
 8003532:	2b88      	cmp	r3, #136	; 0x88
 8003534:	d101      	bne.n	800353a <rfid_rc522_read_serial+0x202>
 8003536:	2303      	movs	r3, #3
 8003538:	e000      	b.n	800353c <rfid_rc522_read_serial+0x204>
 800353a:	2304      	movs	r3, #4
 800353c:	77fb      	strb	r3, [r7, #31]
		for (count = 0; count < uid_bytes_to_copy; count++)
 800353e:	2300      	movs	r3, #0
 8003540:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
 8003544:	e018      	b.n	8003578 <rfid_rc522_read_serial+0x240>
		{
			uid->data_array[uid_data_index + count] = card_command_array[card_command_index++];
 8003546:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800354a:	1c5a      	adds	r2, r3, #1
 800354c:	f887 202c 	strb.w	r2, [r7, #44]	; 0x2c
 8003550:	4619      	mov	r1, r3
 8003552:	f897 2020 	ldrb.w	r2, [r7, #32]
 8003556:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 800355a:	4413      	add	r3, r2
 800355c:	f101 0230 	add.w	r2, r1, #48	; 0x30
 8003560:	443a      	add	r2, r7
 8003562:	f812 1c20 	ldrb.w	r1, [r2, #-32]
 8003566:	687a      	ldr	r2, [r7, #4]
 8003568:	4413      	add	r3, r2
 800356a:	460a      	mov	r2, r1
 800356c:	705a      	strb	r2, [r3, #1]
		for (count = 0; count < uid_bytes_to_copy; count++)
 800356e:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8003572:	3301      	adds	r3, #1
 8003574:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
 8003578:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 800357c:	7ffb      	ldrb	r3, [r7, #31]
 800357e:	429a      	cmp	r2, r3
 8003580:	d3e1      	bcc.n	8003546 <rfid_rc522_read_serial+0x20e>
		}

		// Verify CRC_A - do our own calculation and store the control in card_command_array[2..3] - those bytes are not needed anymore.
		uid_is_complete = true;
 8003582:	2301      	movs	r3, #1
 8003584:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		uid->select_acknowledge_data = card_response_ptr[0];
 8003588:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800358a:	781a      	ldrb	r2, [r3, #0]
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	715a      	strb	r2, [r3, #5]
	while (uid_is_complete == false)
 8003590:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8003594:	f083 0301 	eor.w	r3, r3, #1
 8003598:	b2db      	uxtb	r3, r3
 800359a:	2b00      	cmp	r3, #0
 800359c:	f47f aede 	bne.w	800335c <rfid_rc522_read_serial+0x24>
	} // End of while (!uid_is_complete)
	
	// Set correct uid->size
	uid->byte_count = 3 * cascade_level + 1;
 80035a0:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 80035a4:	461a      	mov	r2, r3
 80035a6:	0052      	lsls	r2, r2, #1
 80035a8:	4413      	add	r3, r2
 80035aa:	b2db      	uxtb	r3, r3
 80035ac:	3301      	adds	r3, #1
 80035ae:	b2da      	uxtb	r2, r3
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	701a      	strb	r2, [r3, #0]

	return STATUS_OK;
 80035b4:	2300      	movs	r3, #0
}
 80035b6:	4618      	mov	r0, r3
 80035b8:	3730      	adds	r7, #48	; 0x30
 80035ba:	46bd      	mov	sp, r7
 80035bc:	bd80      	pop	{r7, pc}

080035be <rfid_rc522_wait_for_card>:
/////////////////////////////////////////////////////////////////////////////////////
/**
 * @brief	Wait for card 
*/
enum rfid_rc522_status_code rfid_rc522_wait_for_card()
{
 80035be:	b580      	push	{r7, lr}
 80035c0:	b082      	sub	sp, #8
 80035c2:	af00      	add	r7, sp, #0
	uint8_t buffer_ATQA[2];
	uint8_t buffer_byte_count = sizeof(buffer_ATQA);
 80035c4:	2302      	movs	r3, #2
 80035c6:	70fb      	strb	r3, [r7, #3]

	enum rfid_rc522_status_code result = rfid_card_request_A(buffer_ATQA, &buffer_byte_count);
 80035c8:	1cfa      	adds	r2, r7, #3
 80035ca:	1d3b      	adds	r3, r7, #4
 80035cc:	4611      	mov	r1, r2
 80035ce:	4618      	mov	r0, r3
 80035d0:	f7ff fe6a 	bl	80032a8 <rfid_card_request_A>
 80035d4:	4603      	mov	r3, r0
 80035d6:	71fb      	strb	r3, [r7, #7]
	return (result == STATUS_OK || result == STATUS_COLLISION );
 80035d8:	79fb      	ldrb	r3, [r7, #7]
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d002      	beq.n	80035e4 <rfid_rc522_wait_for_card+0x26>
 80035de:	79fb      	ldrb	r3, [r7, #7]
 80035e0:	2b02      	cmp	r3, #2
 80035e2:	d101      	bne.n	80035e8 <rfid_rc522_wait_for_card+0x2a>
 80035e4:	2301      	movs	r3, #1
 80035e6:	e000      	b.n	80035ea <rfid_rc522_wait_for_card+0x2c>
 80035e8:	2300      	movs	r3, #0
 80035ea:	b2db      	uxtb	r3, r3
} // End PICC_IsNewCardPresent()
 80035ec:	4618      	mov	r0, r3
 80035ee:	3708      	adds	r7, #8
 80035f0:	46bd      	mov	sp, r7
 80035f2:	bd80      	pop	{r7, pc}

080035f4 <memset>:
 80035f4:	4603      	mov	r3, r0
 80035f6:	4402      	add	r2, r0
 80035f8:	4293      	cmp	r3, r2
 80035fa:	d100      	bne.n	80035fe <memset+0xa>
 80035fc:	4770      	bx	lr
 80035fe:	f803 1b01 	strb.w	r1, [r3], #1
 8003602:	e7f9      	b.n	80035f8 <memset+0x4>

08003604 <__libc_init_array>:
 8003604:	b570      	push	{r4, r5, r6, lr}
 8003606:	2600      	movs	r6, #0
 8003608:	4d0c      	ldr	r5, [pc, #48]	; (800363c <__libc_init_array+0x38>)
 800360a:	4c0d      	ldr	r4, [pc, #52]	; (8003640 <__libc_init_array+0x3c>)
 800360c:	1b64      	subs	r4, r4, r5
 800360e:	10a4      	asrs	r4, r4, #2
 8003610:	42a6      	cmp	r6, r4
 8003612:	d109      	bne.n	8003628 <__libc_init_array+0x24>
 8003614:	f000 f81a 	bl	800364c <_init>
 8003618:	2600      	movs	r6, #0
 800361a:	4d0a      	ldr	r5, [pc, #40]	; (8003644 <__libc_init_array+0x40>)
 800361c:	4c0a      	ldr	r4, [pc, #40]	; (8003648 <__libc_init_array+0x44>)
 800361e:	1b64      	subs	r4, r4, r5
 8003620:	10a4      	asrs	r4, r4, #2
 8003622:	42a6      	cmp	r6, r4
 8003624:	d105      	bne.n	8003632 <__libc_init_array+0x2e>
 8003626:	bd70      	pop	{r4, r5, r6, pc}
 8003628:	f855 3b04 	ldr.w	r3, [r5], #4
 800362c:	4798      	blx	r3
 800362e:	3601      	adds	r6, #1
 8003630:	e7ee      	b.n	8003610 <__libc_init_array+0xc>
 8003632:	f855 3b04 	ldr.w	r3, [r5], #4
 8003636:	4798      	blx	r3
 8003638:	3601      	adds	r6, #1
 800363a:	e7f2      	b.n	8003622 <__libc_init_array+0x1e>
 800363c:	080036e8 	.word	0x080036e8
 8003640:	080036e8 	.word	0x080036e8
 8003644:	080036e8 	.word	0x080036e8
 8003648:	080036ec 	.word	0x080036ec

0800364c <_init>:
 800364c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800364e:	bf00      	nop
 8003650:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003652:	bc08      	pop	{r3}
 8003654:	469e      	mov	lr, r3
 8003656:	4770      	bx	lr

08003658 <_fini>:
 8003658:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800365a:	bf00      	nop
 800365c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800365e:	bc08      	pop	{r3}
 8003660:	469e      	mov	lr, r3
 8003662:	4770      	bx	lr
