Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Feb 21 15:53:51 2024
| Host         : PC-079 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file rp_top_timing_summary_routed.rpt -pb rp_top_timing_summary_routed.pb -rpx rp_top_timing_summary_routed.rpx -warn_on_violation
| Design       : rp_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  29          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     15.765        0.000                      0                   84        0.180        0.000                      0                   84        9.500        0.000                       0                    66  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                15.765        0.000                      0                   84        0.180        0.000                      0                   84        9.500        0.000                       0                    66  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       15.765ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.765ns  (required time - arrival time)
  Source:                 seg_disp_driver_i/cnt_clk_en_seg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_disp_driver_i/cnt_clk_en_seg_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.624ns  (logic 0.890ns (24.560%)  route 2.734ns (75.440%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 24.915 - 20.000 ) 
    Source Clock Delay      (SCD):    5.368ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.734     5.368    seg_disp_driver_i/clk
    SLICE_X38Y62         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y62         FDRE (Prop_fdre_C_Q)         0.518     5.886 f  seg_disp_driver_i/cnt_clk_en_seg_reg[12]/Q
                         net (fo=2, routed)           0.809     6.696    seg_disp_driver_i/cnt_clk_en_seg_reg_n_0_[12]
    SLICE_X39Y63         LUT4 (Prop_lut4_I1_O)        0.124     6.820 f  seg_disp_driver_i/cnt_clk_en_seg[15]_i_5/O
                         net (fo=1, routed)           0.633     7.453    seg_disp_driver_i/cnt_clk_en_seg[15]_i_5_n_0
    SLICE_X39Y62         LUT5 (Prop_lut5_I4_O)        0.124     7.577 f  seg_disp_driver_i/cnt_clk_en_seg[15]_i_4/O
                         net (fo=1, routed)           0.409     7.985    seg_disp_driver_i/cnt_clk_en_seg[15]_i_4_n_0
    SLICE_X39Y60         LUT6 (Prop_lut6_I5_O)        0.124     8.109 r  seg_disp_driver_i/cnt_clk_en_seg[15]_i_1/O
                         net (fo=16, routed)          0.883     8.992    seg_disp_driver_i/cnt_clk_en_seg[15]_i_1_n_0
    SLICE_X38Y63         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.557    24.915    seg_disp_driver_i/clk
    SLICE_X38Y63         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[13]/C
                         clock pessimism              0.428    25.342    
                         clock uncertainty           -0.061    25.281    
    SLICE_X38Y63         FDRE (Setup_fdre_C_R)       -0.524    24.757    seg_disp_driver_i/cnt_clk_en_seg_reg[13]
  -------------------------------------------------------------------
                         required time                         24.757    
                         arrival time                          -8.992    
  -------------------------------------------------------------------
                         slack                                 15.765    

Slack (MET) :             15.765ns  (required time - arrival time)
  Source:                 seg_disp_driver_i/cnt_clk_en_seg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_disp_driver_i/cnt_clk_en_seg_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.624ns  (logic 0.890ns (24.560%)  route 2.734ns (75.440%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 24.915 - 20.000 ) 
    Source Clock Delay      (SCD):    5.368ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.734     5.368    seg_disp_driver_i/clk
    SLICE_X38Y62         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y62         FDRE (Prop_fdre_C_Q)         0.518     5.886 f  seg_disp_driver_i/cnt_clk_en_seg_reg[12]/Q
                         net (fo=2, routed)           0.809     6.696    seg_disp_driver_i/cnt_clk_en_seg_reg_n_0_[12]
    SLICE_X39Y63         LUT4 (Prop_lut4_I1_O)        0.124     6.820 f  seg_disp_driver_i/cnt_clk_en_seg[15]_i_5/O
                         net (fo=1, routed)           0.633     7.453    seg_disp_driver_i/cnt_clk_en_seg[15]_i_5_n_0
    SLICE_X39Y62         LUT5 (Prop_lut5_I4_O)        0.124     7.577 f  seg_disp_driver_i/cnt_clk_en_seg[15]_i_4/O
                         net (fo=1, routed)           0.409     7.985    seg_disp_driver_i/cnt_clk_en_seg[15]_i_4_n_0
    SLICE_X39Y60         LUT6 (Prop_lut6_I5_O)        0.124     8.109 r  seg_disp_driver_i/cnt_clk_en_seg[15]_i_1/O
                         net (fo=16, routed)          0.883     8.992    seg_disp_driver_i/cnt_clk_en_seg[15]_i_1_n_0
    SLICE_X38Y63         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.557    24.915    seg_disp_driver_i/clk
    SLICE_X38Y63         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[14]/C
                         clock pessimism              0.428    25.342    
                         clock uncertainty           -0.061    25.281    
    SLICE_X38Y63         FDRE (Setup_fdre_C_R)       -0.524    24.757    seg_disp_driver_i/cnt_clk_en_seg_reg[14]
  -------------------------------------------------------------------
                         required time                         24.757    
                         arrival time                          -8.992    
  -------------------------------------------------------------------
                         slack                                 15.765    

Slack (MET) :             15.765ns  (required time - arrival time)
  Source:                 seg_disp_driver_i/cnt_clk_en_seg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_disp_driver_i/cnt_clk_en_seg_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.624ns  (logic 0.890ns (24.560%)  route 2.734ns (75.440%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 24.915 - 20.000 ) 
    Source Clock Delay      (SCD):    5.368ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.734     5.368    seg_disp_driver_i/clk
    SLICE_X38Y62         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y62         FDRE (Prop_fdre_C_Q)         0.518     5.886 f  seg_disp_driver_i/cnt_clk_en_seg_reg[12]/Q
                         net (fo=2, routed)           0.809     6.696    seg_disp_driver_i/cnt_clk_en_seg_reg_n_0_[12]
    SLICE_X39Y63         LUT4 (Prop_lut4_I1_O)        0.124     6.820 f  seg_disp_driver_i/cnt_clk_en_seg[15]_i_5/O
                         net (fo=1, routed)           0.633     7.453    seg_disp_driver_i/cnt_clk_en_seg[15]_i_5_n_0
    SLICE_X39Y62         LUT5 (Prop_lut5_I4_O)        0.124     7.577 f  seg_disp_driver_i/cnt_clk_en_seg[15]_i_4/O
                         net (fo=1, routed)           0.409     7.985    seg_disp_driver_i/cnt_clk_en_seg[15]_i_4_n_0
    SLICE_X39Y60         LUT6 (Prop_lut6_I5_O)        0.124     8.109 r  seg_disp_driver_i/cnt_clk_en_seg[15]_i_1/O
                         net (fo=16, routed)          0.883     8.992    seg_disp_driver_i/cnt_clk_en_seg[15]_i_1_n_0
    SLICE_X38Y63         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.557    24.915    seg_disp_driver_i/clk
    SLICE_X38Y63         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[15]/C
                         clock pessimism              0.428    25.342    
                         clock uncertainty           -0.061    25.281    
    SLICE_X38Y63         FDRE (Setup_fdre_C_R)       -0.524    24.757    seg_disp_driver_i/cnt_clk_en_seg_reg[15]
  -------------------------------------------------------------------
                         required time                         24.757    
                         arrival time                          -8.992    
  -------------------------------------------------------------------
                         slack                                 15.765    

Slack (MET) :             15.823ns  (required time - arrival time)
  Source:                 cnt_bin_i/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_bin_i/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.163ns  (logic 2.486ns (59.718%)  route 1.677ns (40.282%))
  Logic Levels:           9  (CARRY4=7 LUT2=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 24.918 - 20.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.740     5.374    cnt_bin_i/clk
    SLICE_X43Y56         FDRE                                         r  cnt_bin_i/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.419     5.793 r  cnt_bin_i/count_reg[2]/Q
                         net (fo=3, routed)           0.877     6.670    cnt_bin_i/count[2]
    SLICE_X42Y56         LUT2 (Prop_lut2_I1_O)        0.299     6.969 r  cnt_bin_i/count[3]_i_5/O
                         net (fo=1, routed)           0.000     6.969    cnt_bin_i/count[3]_i_5_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.502 r  cnt_bin_i/count_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.502    cnt_bin_i/count_reg[3]_i_1_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.619 r  cnt_bin_i/count_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.619    cnt_bin_i/count_reg[7]_i_1_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.736 r  cnt_bin_i/count_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.736    cnt_bin_i/count_reg[11]_i_1_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.853 r  cnt_bin_i/count_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.853    cnt_bin_i/count_reg[15]_i_1_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.970 r  cnt_bin_i/count_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.970    cnt_bin_i/count_reg[19]_i_1_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.087 r  cnt_bin_i/count_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.087    cnt_bin_i/count_reg[23]_i_1_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.402 r  cnt_bin_i/count_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.800     9.202    cnt_bin_i/count_reg[27]_i_1_n_4
    SLICE_X43Y61         LUT2 (Prop_lut2_I0_O)        0.335     9.537 r  cnt_bin_i/count[28]_i_1/O
                         net (fo=1, routed)           0.000     9.537    cnt_bin_i/count[28]_i_1_n_0
    SLICE_X43Y61         FDRE                                         r  cnt_bin_i/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.560    24.918    cnt_bin_i/clk
    SLICE_X43Y61         FDRE                                         r  cnt_bin_i/count_reg[28]/C
                         clock pessimism              0.429    25.346    
                         clock uncertainty           -0.061    25.285    
    SLICE_X43Y61         FDRE (Setup_fdre_C_D)        0.075    25.360    cnt_bin_i/count_reg[28]
  -------------------------------------------------------------------
                         required time                         25.360    
                         arrival time                          -9.537    
  -------------------------------------------------------------------
                         slack                                 15.823    

Slack (MET) :             15.852ns  (required time - arrival time)
  Source:                 cnt_bin_i/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_bin_i/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.133ns  (logic 2.611ns (63.167%)  route 1.522ns (36.833%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 24.918 - 20.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.740     5.374    cnt_bin_i/clk
    SLICE_X43Y56         FDRE                                         r  cnt_bin_i/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.419     5.793 r  cnt_bin_i/count_reg[2]/Q
                         net (fo=3, routed)           0.877     6.670    cnt_bin_i/count[2]
    SLICE_X42Y56         LUT2 (Prop_lut2_I1_O)        0.299     6.969 r  cnt_bin_i/count[3]_i_5/O
                         net (fo=1, routed)           0.000     6.969    cnt_bin_i/count[3]_i_5_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.502 r  cnt_bin_i/count_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.502    cnt_bin_i/count_reg[3]_i_1_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.619 r  cnt_bin_i/count_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.619    cnt_bin_i/count_reg[7]_i_1_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.736 r  cnt_bin_i/count_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.736    cnt_bin_i/count_reg[11]_i_1_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.853 r  cnt_bin_i/count_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.853    cnt_bin_i/count_reg[15]_i_1_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.970 r  cnt_bin_i/count_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.970    cnt_bin_i/count_reg[19]_i_1_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.087 r  cnt_bin_i/count_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.087    cnt_bin_i/count_reg[23]_i_1_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.204 r  cnt_bin_i/count_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.204    cnt_bin_i/count_reg[27]_i_1_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.527 r  cnt_bin_i/count_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.645     9.173    cnt_bin_i/count_reg[31]_i_2_n_6
    SLICE_X43Y61         LUT2 (Prop_lut2_I0_O)        0.335     9.508 r  cnt_bin_i/count[30]_i_1/O
                         net (fo=1, routed)           0.000     9.508    cnt_bin_i/count[30]_i_1_n_0
    SLICE_X43Y61         FDRE                                         r  cnt_bin_i/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.560    24.918    cnt_bin_i/clk
    SLICE_X43Y61         FDRE                                         r  cnt_bin_i/count_reg[30]/C
                         clock pessimism              0.429    25.346    
                         clock uncertainty           -0.061    25.285    
    SLICE_X43Y61         FDRE (Setup_fdre_C_D)        0.075    25.360    cnt_bin_i/count_reg[30]
  -------------------------------------------------------------------
                         required time                         25.360    
                         arrival time                          -9.508    
  -------------------------------------------------------------------
                         slack                                 15.852    

Slack (MET) :             15.929ns  (required time - arrival time)
  Source:                 seg_disp_driver_i/cnt_clk_en_seg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_disp_driver_i/cnt_clk_en_seg_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.485ns  (logic 0.890ns (25.535%)  route 2.595ns (74.465%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 24.916 - 20.000 ) 
    Source Clock Delay      (SCD):    5.368ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.734     5.368    seg_disp_driver_i/clk
    SLICE_X38Y62         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y62         FDRE (Prop_fdre_C_Q)         0.518     5.886 f  seg_disp_driver_i/cnt_clk_en_seg_reg[12]/Q
                         net (fo=2, routed)           0.809     6.696    seg_disp_driver_i/cnt_clk_en_seg_reg_n_0_[12]
    SLICE_X39Y63         LUT4 (Prop_lut4_I1_O)        0.124     6.820 f  seg_disp_driver_i/cnt_clk_en_seg[15]_i_5/O
                         net (fo=1, routed)           0.633     7.453    seg_disp_driver_i/cnt_clk_en_seg[15]_i_5_n_0
    SLICE_X39Y62         LUT5 (Prop_lut5_I4_O)        0.124     7.577 f  seg_disp_driver_i/cnt_clk_en_seg[15]_i_4/O
                         net (fo=1, routed)           0.409     7.985    seg_disp_driver_i/cnt_clk_en_seg[15]_i_4_n_0
    SLICE_X39Y60         LUT6 (Prop_lut6_I5_O)        0.124     8.109 r  seg_disp_driver_i/cnt_clk_en_seg[15]_i_1/O
                         net (fo=16, routed)          0.744     8.854    seg_disp_driver_i/cnt_clk_en_seg[15]_i_1_n_0
    SLICE_X38Y62         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.558    24.916    seg_disp_driver_i/clk
    SLICE_X38Y62         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[10]/C
                         clock pessimism              0.453    25.368    
                         clock uncertainty           -0.061    25.307    
    SLICE_X38Y62         FDRE (Setup_fdre_C_R)       -0.524    24.783    seg_disp_driver_i/cnt_clk_en_seg_reg[10]
  -------------------------------------------------------------------
                         required time                         24.783    
                         arrival time                          -8.854    
  -------------------------------------------------------------------
                         slack                                 15.929    

Slack (MET) :             15.929ns  (required time - arrival time)
  Source:                 seg_disp_driver_i/cnt_clk_en_seg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_disp_driver_i/cnt_clk_en_seg_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.485ns  (logic 0.890ns (25.535%)  route 2.595ns (74.465%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 24.916 - 20.000 ) 
    Source Clock Delay      (SCD):    5.368ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.734     5.368    seg_disp_driver_i/clk
    SLICE_X38Y62         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y62         FDRE (Prop_fdre_C_Q)         0.518     5.886 f  seg_disp_driver_i/cnt_clk_en_seg_reg[12]/Q
                         net (fo=2, routed)           0.809     6.696    seg_disp_driver_i/cnt_clk_en_seg_reg_n_0_[12]
    SLICE_X39Y63         LUT4 (Prop_lut4_I1_O)        0.124     6.820 f  seg_disp_driver_i/cnt_clk_en_seg[15]_i_5/O
                         net (fo=1, routed)           0.633     7.453    seg_disp_driver_i/cnt_clk_en_seg[15]_i_5_n_0
    SLICE_X39Y62         LUT5 (Prop_lut5_I4_O)        0.124     7.577 f  seg_disp_driver_i/cnt_clk_en_seg[15]_i_4/O
                         net (fo=1, routed)           0.409     7.985    seg_disp_driver_i/cnt_clk_en_seg[15]_i_4_n_0
    SLICE_X39Y60         LUT6 (Prop_lut6_I5_O)        0.124     8.109 r  seg_disp_driver_i/cnt_clk_en_seg[15]_i_1/O
                         net (fo=16, routed)          0.744     8.854    seg_disp_driver_i/cnt_clk_en_seg[15]_i_1_n_0
    SLICE_X38Y62         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.558    24.916    seg_disp_driver_i/clk
    SLICE_X38Y62         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[11]/C
                         clock pessimism              0.453    25.368    
                         clock uncertainty           -0.061    25.307    
    SLICE_X38Y62         FDRE (Setup_fdre_C_R)       -0.524    24.783    seg_disp_driver_i/cnt_clk_en_seg_reg[11]
  -------------------------------------------------------------------
                         required time                         24.783    
                         arrival time                          -8.854    
  -------------------------------------------------------------------
                         slack                                 15.929    

Slack (MET) :             15.929ns  (required time - arrival time)
  Source:                 seg_disp_driver_i/cnt_clk_en_seg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_disp_driver_i/cnt_clk_en_seg_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.485ns  (logic 0.890ns (25.535%)  route 2.595ns (74.465%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 24.916 - 20.000 ) 
    Source Clock Delay      (SCD):    5.368ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.734     5.368    seg_disp_driver_i/clk
    SLICE_X38Y62         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y62         FDRE (Prop_fdre_C_Q)         0.518     5.886 f  seg_disp_driver_i/cnt_clk_en_seg_reg[12]/Q
                         net (fo=2, routed)           0.809     6.696    seg_disp_driver_i/cnt_clk_en_seg_reg_n_0_[12]
    SLICE_X39Y63         LUT4 (Prop_lut4_I1_O)        0.124     6.820 f  seg_disp_driver_i/cnt_clk_en_seg[15]_i_5/O
                         net (fo=1, routed)           0.633     7.453    seg_disp_driver_i/cnt_clk_en_seg[15]_i_5_n_0
    SLICE_X39Y62         LUT5 (Prop_lut5_I4_O)        0.124     7.577 f  seg_disp_driver_i/cnt_clk_en_seg[15]_i_4/O
                         net (fo=1, routed)           0.409     7.985    seg_disp_driver_i/cnt_clk_en_seg[15]_i_4_n_0
    SLICE_X39Y60         LUT6 (Prop_lut6_I5_O)        0.124     8.109 r  seg_disp_driver_i/cnt_clk_en_seg[15]_i_1/O
                         net (fo=16, routed)          0.744     8.854    seg_disp_driver_i/cnt_clk_en_seg[15]_i_1_n_0
    SLICE_X38Y62         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.558    24.916    seg_disp_driver_i/clk
    SLICE_X38Y62         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[12]/C
                         clock pessimism              0.453    25.368    
                         clock uncertainty           -0.061    25.307    
    SLICE_X38Y62         FDRE (Setup_fdre_C_R)       -0.524    24.783    seg_disp_driver_i/cnt_clk_en_seg_reg[12]
  -------------------------------------------------------------------
                         required time                         24.783    
                         arrival time                          -8.854    
  -------------------------------------------------------------------
                         slack                                 15.929    

Slack (MET) :             15.929ns  (required time - arrival time)
  Source:                 seg_disp_driver_i/cnt_clk_en_seg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_disp_driver_i/cnt_clk_en_seg_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.485ns  (logic 0.890ns (25.535%)  route 2.595ns (74.465%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 24.916 - 20.000 ) 
    Source Clock Delay      (SCD):    5.368ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.734     5.368    seg_disp_driver_i/clk
    SLICE_X38Y62         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y62         FDRE (Prop_fdre_C_Q)         0.518     5.886 f  seg_disp_driver_i/cnt_clk_en_seg_reg[12]/Q
                         net (fo=2, routed)           0.809     6.696    seg_disp_driver_i/cnt_clk_en_seg_reg_n_0_[12]
    SLICE_X39Y63         LUT4 (Prop_lut4_I1_O)        0.124     6.820 f  seg_disp_driver_i/cnt_clk_en_seg[15]_i_5/O
                         net (fo=1, routed)           0.633     7.453    seg_disp_driver_i/cnt_clk_en_seg[15]_i_5_n_0
    SLICE_X39Y62         LUT5 (Prop_lut5_I4_O)        0.124     7.577 f  seg_disp_driver_i/cnt_clk_en_seg[15]_i_4/O
                         net (fo=1, routed)           0.409     7.985    seg_disp_driver_i/cnt_clk_en_seg[15]_i_4_n_0
    SLICE_X39Y60         LUT6 (Prop_lut6_I5_O)        0.124     8.109 r  seg_disp_driver_i/cnt_clk_en_seg[15]_i_1/O
                         net (fo=16, routed)          0.744     8.854    seg_disp_driver_i/cnt_clk_en_seg[15]_i_1_n_0
    SLICE_X38Y62         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.558    24.916    seg_disp_driver_i/clk
    SLICE_X38Y62         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[9]/C
                         clock pessimism              0.453    25.368    
                         clock uncertainty           -0.061    25.307    
    SLICE_X38Y62         FDRE (Setup_fdre_C_R)       -0.524    24.783    seg_disp_driver_i/cnt_clk_en_seg_reg[9]
  -------------------------------------------------------------------
                         required time                         24.783    
                         arrival time                          -8.854    
  -------------------------------------------------------------------
                         slack                                 15.929    

Slack (MET) :             16.008ns  (required time - arrival time)
  Source:                 seg_disp_driver_i/cnt_clk_en_seg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_disp_driver_i/cnt_clk_en_seg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.384ns  (logic 0.890ns (26.303%)  route 2.494ns (73.697%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 24.918 - 20.000 ) 
    Source Clock Delay      (SCD):    5.368ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.734     5.368    seg_disp_driver_i/clk
    SLICE_X38Y62         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y62         FDRE (Prop_fdre_C_Q)         0.518     5.886 f  seg_disp_driver_i/cnt_clk_en_seg_reg[12]/Q
                         net (fo=2, routed)           0.809     6.696    seg_disp_driver_i/cnt_clk_en_seg_reg_n_0_[12]
    SLICE_X39Y63         LUT4 (Prop_lut4_I1_O)        0.124     6.820 f  seg_disp_driver_i/cnt_clk_en_seg[15]_i_5/O
                         net (fo=1, routed)           0.633     7.453    seg_disp_driver_i/cnt_clk_en_seg[15]_i_5_n_0
    SLICE_X39Y62         LUT5 (Prop_lut5_I4_O)        0.124     7.577 f  seg_disp_driver_i/cnt_clk_en_seg[15]_i_4/O
                         net (fo=1, routed)           0.409     7.985    seg_disp_driver_i/cnt_clk_en_seg[15]_i_4_n_0
    SLICE_X39Y60         LUT6 (Prop_lut6_I5_O)        0.124     8.109 r  seg_disp_driver_i/cnt_clk_en_seg[15]_i_1/O
                         net (fo=16, routed)          0.642     8.752    seg_disp_driver_i/cnt_clk_en_seg[15]_i_1_n_0
    SLICE_X38Y60         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.560    24.918    seg_disp_driver_i/clk
    SLICE_X38Y60         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[1]/C
                         clock pessimism              0.428    25.345    
                         clock uncertainty           -0.061    25.284    
    SLICE_X38Y60         FDRE (Setup_fdre_C_R)       -0.524    24.760    seg_disp_driver_i/cnt_clk_en_seg_reg[1]
  -------------------------------------------------------------------
                         required time                         24.760    
                         arrival time                          -8.752    
  -------------------------------------------------------------------
                         slack                                 16.008    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 cnt_bin_i/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_bin_i/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.251ns (76.734%)  route 0.076ns (23.266%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.587     1.465    cnt_bin_i/clk
    SLICE_X43Y59         FDRE                                         r  cnt_bin_i/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  cnt_bin_i/count_reg[14]/Q
                         net (fo=3, routed)           0.076     1.682    cnt_bin_i/count[14]
    SLICE_X42Y59         LUT2 (Prop_lut2_I0_O)        0.045     1.727 r  cnt_bin_i/count[15]_i_3/O
                         net (fo=1, routed)           0.000     1.727    cnt_bin_i/count[15]_i_3_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.792 r  cnt_bin_i/count_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.792    cnt_bin_i/count_reg[15]_i_1_n_5
    SLICE_X42Y59         FDRE                                         r  cnt_bin_i/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.857     1.982    cnt_bin_i/clk
    SLICE_X42Y59         FDRE                                         r  cnt_bin_i/count_reg[15]/C
                         clock pessimism             -0.504     1.478    
    SLICE_X42Y59         FDRE (Hold_fdre_C_D)         0.134     1.612    cnt_bin_i/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 cnt_bin_i/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_bin_i/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.251ns (76.445%)  route 0.077ns (23.555%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.586     1.464    cnt_bin_i/clk
    SLICE_X43Y61         FDRE                                         r  cnt_bin_i/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y61         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  cnt_bin_i/count_reg[22]/Q
                         net (fo=5, routed)           0.077     1.682    cnt_bin_i/Q[2]
    SLICE_X42Y61         LUT2 (Prop_lut2_I0_O)        0.045     1.727 r  cnt_bin_i/count[23]_i_3/O
                         net (fo=1, routed)           0.000     1.727    cnt_bin_i/count[23]_i_3_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.792 r  cnt_bin_i/count_reg[23]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.792    cnt_bin_i/count_reg[23]_i_1_n_5
    SLICE_X42Y61         FDRE                                         r  cnt_bin_i/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.856     1.981    cnt_bin_i/clk
    SLICE_X42Y61         FDRE                                         r  cnt_bin_i/count_reg[23]/C
                         clock pessimism             -0.504     1.477    
    SLICE_X42Y61         FDRE (Hold_fdre_C_D)         0.134     1.611    cnt_bin_i/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 seg_disp_driver_i/clk_en_seg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.227ns (71.697%)  route 0.090ns (28.303%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.586     1.464    seg_disp_driver_i/clk
    SLICE_X40Y60         FDRE                                         r  seg_disp_driver_i/clk_en_seg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y60         FDRE (Prop_fdre_C_Q)         0.128     1.592 r  seg_disp_driver_i/clk_en_seg_reg/Q
                         net (fo=3, routed)           0.090     1.682    seg_disp_driver_i/clk_en_seg_reg_n_0
    SLICE_X40Y60         LUT3 (Prop_lut3_I1_O)        0.099     1.781 r  seg_disp_driver_i/FSM_sequential_pres_st_seg_mux[0]_i_1/O
                         net (fo=1, routed)           0.000     1.781    seg_disp_driver_i/FSM_sequential_pres_st_seg_mux[0]_i_1_n_0
    SLICE_X40Y60         FDRE                                         r  seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.856     1.981    seg_disp_driver_i/clk
    SLICE_X40Y60         FDRE                                         r  seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[0]/C
                         clock pessimism             -0.517     1.464    
    SLICE_X40Y60         FDRE (Hold_fdre_C_D)         0.092     1.556    seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 seg_disp_driver_i/clk_en_seg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.227ns (71.472%)  route 0.091ns (28.528%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.586     1.464    seg_disp_driver_i/clk
    SLICE_X40Y60         FDRE                                         r  seg_disp_driver_i/clk_en_seg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y60         FDRE (Prop_fdre_C_Q)         0.128     1.592 r  seg_disp_driver_i/clk_en_seg_reg/Q
                         net (fo=3, routed)           0.091     1.683    seg_disp_driver_i/clk_en_seg_reg_n_0
    SLICE_X40Y60         LUT4 (Prop_lut4_I3_O)        0.099     1.782 r  seg_disp_driver_i/FSM_sequential_pres_st_seg_mux[2]_i_1/O
                         net (fo=1, routed)           0.000     1.782    seg_disp_driver_i/FSM_sequential_pres_st_seg_mux[2]_i_1_n_0
    SLICE_X40Y60         FDRE                                         r  seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.856     1.981    seg_disp_driver_i/clk
    SLICE_X40Y60         FDRE                                         r  seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[2]/C
                         clock pessimism             -0.517     1.464    
    SLICE_X40Y60         FDRE (Hold_fdre_C_D)         0.091     1.555    seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 seg_disp_driver_i/cnt_clk_en_seg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_disp_driver_i/cnt_clk_en_seg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.584     1.462    seg_disp_driver_i/clk
    SLICE_X39Y60         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y60         FDRE (Prop_fdre_C_Q)         0.141     1.603 f  seg_disp_driver_i/cnt_clk_en_seg_reg[0]/Q
                         net (fo=3, routed)           0.167     1.770    seg_disp_driver_i/cnt_clk_en_seg_reg_n_0_[0]
    SLICE_X39Y60         LUT1 (Prop_lut1_I0_O)        0.045     1.815 r  seg_disp_driver_i/cnt_clk_en_seg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.815    seg_disp_driver_i/cnt_clk_en_seg[0]
    SLICE_X39Y60         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.854     1.979    seg_disp_driver_i/clk
    SLICE_X39Y60         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[0]/C
                         clock pessimism             -0.517     1.462    
    SLICE_X39Y60         FDRE (Hold_fdre_C_D)         0.091     1.553    seg_disp_driver_i/cnt_clk_en_seg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 seg_disp_driver_i/cnt_clk_en_seg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_disp_driver_i/cnt_clk_en_seg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.582     1.460    seg_disp_driver_i/clk
    SLICE_X38Y63         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDRE (Prop_fdre_C_Q)         0.164     1.624 r  seg_disp_driver_i/cnt_clk_en_seg_reg[15]/Q
                         net (fo=2, routed)           0.125     1.750    seg_disp_driver_i/cnt_clk_en_seg_reg_n_0_[15]
    SLICE_X38Y63         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.860 r  seg_disp_driver_i/cnt_clk_en_seg_reg[15]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.860    seg_disp_driver_i/data0[15]
    SLICE_X38Y63         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.851     1.976    seg_disp_driver_i/clk
    SLICE_X38Y63         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[15]/C
                         clock pessimism             -0.516     1.460    
    SLICE_X38Y63         FDRE (Hold_fdre_C_D)         0.134     1.594    seg_disp_driver_i/cnt_clk_en_seg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 seg_disp_driver_i/cnt_clk_en_seg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_disp_driver_i/cnt_clk_en_seg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.583     1.461    seg_disp_driver_i/clk
    SLICE_X38Y62         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y62         FDRE (Prop_fdre_C_Q)         0.164     1.625 r  seg_disp_driver_i/cnt_clk_en_seg_reg[11]/Q
                         net (fo=2, routed)           0.125     1.751    seg_disp_driver_i/cnt_clk_en_seg_reg_n_0_[11]
    SLICE_X38Y62         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.861 r  seg_disp_driver_i/cnt_clk_en_seg_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.861    seg_disp_driver_i/data0[11]
    SLICE_X38Y62         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.852     1.977    seg_disp_driver_i/clk
    SLICE_X38Y62         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[11]/C
                         clock pessimism             -0.516     1.461    
    SLICE_X38Y62         FDRE (Hold_fdre_C_D)         0.134     1.595    seg_disp_driver_i/cnt_clk_en_seg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 seg_disp_driver_i/cnt_clk_en_seg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_disp_driver_i/cnt_clk_en_seg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.584     1.462    seg_disp_driver_i/clk
    SLICE_X38Y60         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y60         FDRE (Prop_fdre_C_Q)         0.164     1.626 r  seg_disp_driver_i/cnt_clk_en_seg_reg[3]/Q
                         net (fo=2, routed)           0.125     1.752    seg_disp_driver_i/cnt_clk_en_seg_reg_n_0_[3]
    SLICE_X38Y60         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.862 r  seg_disp_driver_i/cnt_clk_en_seg_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.862    seg_disp_driver_i/data0[3]
    SLICE_X38Y60         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.854     1.979    seg_disp_driver_i/clk
    SLICE_X38Y60         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[3]/C
                         clock pessimism             -0.517     1.462    
    SLICE_X38Y60         FDRE (Hold_fdre_C_D)         0.134     1.596    seg_disp_driver_i/cnt_clk_en_seg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 seg_disp_driver_i/cnt_clk_en_seg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_disp_driver_i/cnt_clk_en_seg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.584     1.462    seg_disp_driver_i/clk
    SLICE_X38Y61         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y61         FDRE (Prop_fdre_C_Q)         0.164     1.626 r  seg_disp_driver_i/cnt_clk_en_seg_reg[7]/Q
                         net (fo=2, routed)           0.125     1.752    seg_disp_driver_i/cnt_clk_en_seg_reg_n_0_[7]
    SLICE_X38Y61         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.862 r  seg_disp_driver_i/cnt_clk_en_seg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.862    seg_disp_driver_i/data0[7]
    SLICE_X38Y61         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.854     1.979    seg_disp_driver_i/clk
    SLICE_X38Y61         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[7]/C
                         clock pessimism             -0.517     1.462    
    SLICE_X38Y61         FDRE (Hold_fdre_C_D)         0.134     1.596    seg_disp_driver_i/cnt_clk_en_seg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 cnt_bin_i/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_bin_i/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.299ns (72.019%)  route 0.116ns (27.981%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.588     1.466    cnt_bin_i/clk
    SLICE_X43Y56         FDRE                                         r  cnt_bin_i/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  cnt_bin_i/count_reg[0]/Q
                         net (fo=2, routed)           0.116     1.723    cnt_bin_i/count[0]
    SLICE_X42Y56         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.158     1.881 r  cnt_bin_i/count_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.881    cnt_bin_i/count_reg[3]_i_1_n_7
    SLICE_X42Y56         FDRE                                         r  cnt_bin_i/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.858     1.983    cnt_bin_i/clk
    SLICE_X42Y56         FDRE                                         r  cnt_bin_i/count_reg[1]/C
                         clock pessimism             -0.504     1.479    
    SLICE_X42Y56         FDRE (Hold_fdre_C_D)         0.134     1.613    cnt_bin_i/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X43Y56    cnt_bin_i/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X43Y59    cnt_bin_i/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X42Y58    cnt_bin_i/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X43Y57    cnt_bin_i/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X42Y59    cnt_bin_i/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X43Y59    cnt_bin_i/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X42Y59    cnt_bin_i/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X43Y59    cnt_bin_i/count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X42Y60    cnt_bin_i/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y56    cnt_bin_i/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y56    cnt_bin_i/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y59    cnt_bin_i/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y59    cnt_bin_i/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y58    cnt_bin_i/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y58    cnt_bin_i/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y57    cnt_bin_i/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y57    cnt_bin_i/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y59    cnt_bin_i/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y59    cnt_bin_i/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y56    cnt_bin_i/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y56    cnt_bin_i/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y59    cnt_bin_i/count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y59    cnt_bin_i/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y58    cnt_bin_i/count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y58    cnt_bin_i/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y57    cnt_bin_i/count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y57    cnt_bin_i/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y59    cnt_bin_i/count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y59    cnt_bin_i/count_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cnt_bin_i/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.498ns  (logic 4.826ns (64.363%)  route 2.672ns (35.637%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.737     5.371    cnt_bin_i/clk
    SLICE_X43Y61         FDRE                                         r  cnt_bin_i/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y61         FDRE (Prop_fdre_C_Q)         0.419     5.790 r  cnt_bin_i/count_reg[24]/Q
                         net (fo=5, routed)           2.672     8.462    LED_OBUF[0]
    F16                  OBUF (Prop_obuf_I_O)         4.407    12.869 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.869    LED[0]
    F16                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_bin_i/count_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.406ns  (logic 4.747ns (64.102%)  route 2.659ns (35.898%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.736     5.370    cnt_bin_i/clk
    SLICE_X42Y62         FDRE                                         r  cnt_bin_i/count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y62         FDRE (Prop_fdre_C_Q)         0.518     5.888 r  cnt_bin_i/count_reg[25]/Q
                         net (fo=5, routed)           2.659     8.547    LED_OBUF[1]
    F17                  OBUF (Prop_obuf_I_O)         4.229    12.776 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.776    LED[1]
    F17                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_bin_i/count_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.386ns  (logic 4.721ns (63.921%)  route 2.665ns (36.079%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.735     5.369    cnt_bin_i/clk
    SLICE_X42Y63         FDRE                                         r  cnt_bin_i/count_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y63         FDRE (Prop_fdre_C_Q)         0.518     5.887 r  cnt_bin_i/count_reg[29]/Q
                         net (fo=5, routed)           2.665     8.552    LED_OBUF[5]
    G14                  OBUF (Prop_obuf_I_O)         4.203    12.756 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.756    LED[5]
    G14                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_disp_driver_i/disp_seg_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DISP_SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.155ns  (logic 4.855ns (67.854%)  route 2.300ns (32.146%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.735     5.369    seg_disp_driver_i/clk
    SLICE_X43Y63         FDRE                                         r  seg_disp_driver_i/disp_seg_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDRE (Prop_fdre_C_Q)         0.419     5.788 r  seg_disp_driver_i/disp_seg_o_reg[6]/Q
                         net (fo=1, routed)           2.300     8.088    DISP_SEG_OBUF[6]
    L16                  OBUF (Prop_obuf_I_O)         4.436    12.524 r  DISP_SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.524    DISP_SEG[6]
    L16                                                               r  DISP_SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_disp_driver_i/disp_dig_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DISP_DIG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.988ns  (logic 4.718ns (67.510%)  route 2.270ns (32.490%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.737     5.371    seg_disp_driver_i/clk
    SLICE_X40Y61         FDRE                                         r  seg_disp_driver_i/disp_dig_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.456     5.827 r  seg_disp_driver_i/disp_dig_o_reg[1]/Q
                         net (fo=1, routed)           2.270     8.098    DISP_DIG_OBUF[1]
    K18                  OBUF (Prop_obuf_I_O)         4.262    12.359 r  DISP_DIG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.359    DISP_DIG[1]
    K18                                                               r  DISP_DIG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_bin_i/count_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.916ns  (logic 4.823ns (69.736%)  route 2.093ns (30.264%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.737     5.371    cnt_bin_i/clk
    SLICE_X43Y61         FDRE                                         r  cnt_bin_i/count_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y61         FDRE (Prop_fdre_C_Q)         0.419     5.790 r  cnt_bin_i/count_reg[30]/Q
                         net (fo=4, routed)           2.093     7.883    LED_OBUF[6]
    J15                  OBUF (Prop_obuf_I_O)         4.404    12.287 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.287    LED[6]
    J15                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_disp_driver_i/disp_seg_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DISP_SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.874ns  (logic 4.723ns (68.707%)  route 2.151ns (31.293%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.735     5.369    seg_disp_driver_i/clk
    SLICE_X43Y63         FDRE                                         r  seg_disp_driver_i/disp_seg_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDRE (Prop_fdre_C_Q)         0.456     5.825 r  seg_disp_driver_i/disp_seg_o_reg[3]/Q
                         net (fo=1, routed)           2.151     7.976    DISP_SEG_OBUF[3]
    L17                  OBUF (Prop_obuf_I_O)         4.267    12.243 r  DISP_SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.243    DISP_SEG[3]
    L17                                                               r  DISP_SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_disp_driver_i/disp_dig_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DISP_DIG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.872ns  (logic 4.721ns (68.695%)  route 2.151ns (31.305%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.736     5.370    seg_disp_driver_i/clk
    SLICE_X43Y62         FDRE                                         r  seg_disp_driver_i/disp_dig_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y62         FDRE (Prop_fdre_C_Q)         0.456     5.826 r  seg_disp_driver_i/disp_dig_o_reg[2]/Q
                         net (fo=1, routed)           2.151     7.977    DISP_DIG_OBUF[2]
    K17                  OBUF (Prop_obuf_I_O)         4.265    12.242 r  DISP_DIG_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.242    DISP_DIG[2]
    K17                                                               r  DISP_DIG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_disp_driver_i/disp_seg_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DISP_SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.769ns  (logic 4.708ns (69.546%)  route 2.061ns (30.454%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.736     5.370    seg_disp_driver_i/clk
    SLICE_X43Y62         FDRE                                         r  seg_disp_driver_i/disp_seg_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y62         FDRE (Prop_fdre_C_Q)         0.456     5.826 r  seg_disp_driver_i/disp_seg_o_reg[1]/Q
                         net (fo=1, routed)           2.061     7.888    DISP_SEG_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         4.252    12.139 r  DISP_SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.139    DISP_SEG[1]
    J18                                                               r  DISP_SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_disp_driver_i/disp_seg_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DISP_SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.768ns  (logic 4.704ns (69.509%)  route 2.063ns (30.490%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.735     5.369    seg_disp_driver_i/clk
    SLICE_X41Y63         FDRE                                         r  seg_disp_driver_i/disp_seg_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y63         FDRE (Prop_fdre_C_Q)         0.456     5.825 r  seg_disp_driver_i/disp_seg_o_reg[2]/Q
                         net (fo=1, routed)           2.063     7.889    DISP_SEG_OBUF[2]
    H18                  OBUF (Prop_obuf_I_O)         4.248    12.137 r  DISP_SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.137    DISP_SEG[2]
    H18                                                               r  DISP_SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seg_disp_driver_i/disp_dig_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DISP_DIG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.387ns  (logic 3.059ns (90.315%)  route 0.328ns (9.685%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.589     1.467    seg_disp_driver_i/clk
    SLICE_X43Y51         FDRE                                         r  seg_disp_driver_i/disp_dig_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  seg_disp_driver_i/disp_dig_o_reg[0]/Q
                         net (fo=1, routed)           0.328     1.936    DISP_DIG_OBUF[0]
    K16                  OBUF (Prop_obuf_I_O)         2.918     4.854 r  DISP_DIG_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.854    DISP_DIG[0]
    K16                                                               r  DISP_DIG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_disp_driver_i/disp_seg_o_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DISP_SEG[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.395ns  (logic 3.067ns (90.338%)  route 0.328ns (9.662%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.589     1.467    seg_disp_driver_i/clk
    SLICE_X43Y52         FDRE                                         r  seg_disp_driver_i/disp_seg_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  seg_disp_driver_i/disp_seg_o_reg[7]/Q
                         net (fo=1, routed)           0.328     1.936    DISP_SEG_OBUF[7]
    J16                  OBUF (Prop_obuf_I_O)         2.926     4.862 r  DISP_SEG_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.862    DISP_SEG[7]
    J16                                                               r  DISP_SEG[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_bin_i/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.409ns  (logic 3.053ns (89.569%)  route 0.356ns (10.431%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.586     1.464    cnt_bin_i/clk
    SLICE_X43Y61         FDRE                                         r  cnt_bin_i/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y61         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  cnt_bin_i/count_reg[26]/Q
                         net (fo=5, routed)           0.356     1.961    LED_OBUF[2]
    G15                  OBUF (Prop_obuf_I_O)         2.912     4.873 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.873    LED[2]
    G15                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_bin_i/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.450ns  (logic 3.085ns (89.401%)  route 0.366ns (10.599%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.585     1.463    cnt_bin_i/clk
    SLICE_X42Y62         FDRE                                         r  cnt_bin_i/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y62         FDRE (Prop_fdre_C_Q)         0.164     1.627 r  cnt_bin_i/count_reg[27]/Q
                         net (fo=5, routed)           0.366     1.993    LED_OBUF[3]
    H15                  OBUF (Prop_obuf_I_O)         2.921     4.913 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.913    LED[3]
    H15                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_disp_driver_i/disp_dig_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DISP_DIG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.482ns  (logic 3.077ns (88.357%)  route 0.405ns (11.643%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.587     1.465    seg_disp_driver_i/clk
    SLICE_X43Y58         FDRE                                         r  seg_disp_driver_i/disp_dig_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  seg_disp_driver_i/disp_dig_o_reg[4]/Q
                         net (fo=1, routed)           0.405     2.012    DISP_DIG_OBUF[4]
    M14                  OBUF (Prop_obuf_I_O)         2.936     4.948 r  DISP_DIG_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.948    DISP_DIG[4]
    M14                                                               r  DISP_DIG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_disp_driver_i/disp_dig_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DISP_DIG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.493ns  (logic 3.085ns (88.318%)  route 0.408ns (11.682%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.587     1.465    seg_disp_driver_i/clk
    SLICE_X43Y58         FDRE                                         r  seg_disp_driver_i/disp_dig_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  seg_disp_driver_i/disp_dig_o_reg[3]/Q
                         net (fo=1, routed)           0.408     2.014    DISP_DIG_OBUF[3]
    M15                  OBUF (Prop_obuf_I_O)         2.944     4.958 r  DISP_DIG_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.958    DISP_DIG[3]
    M15                                                               r  DISP_DIG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_bin_i/count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.505ns  (logic 3.127ns (89.230%)  route 0.377ns (10.770%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.584     1.462    cnt_bin_i/clk
    SLICE_X42Y63         FDRE                                         r  cnt_bin_i/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y63         FDRE (Prop_fdre_C_Q)         0.164     1.626 r  cnt_bin_i/count_reg[31]/Q
                         net (fo=3, routed)           0.377     2.004    LED_OBUF[7]
    J14                  OBUF (Prop_obuf_I_O)         2.963     4.967 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.967    LED[7]
    J14                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_disp_driver_i/disp_seg_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DISP_SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.510ns  (logic 3.092ns (88.092%)  route 0.418ns (11.908%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.585     1.463    seg_disp_driver_i/clk
    SLICE_X43Y62         FDRE                                         r  seg_disp_driver_i/disp_seg_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y62         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  seg_disp_driver_i/disp_seg_o_reg[0]/Q
                         net (fo=1, routed)           0.418     2.022    DISP_SEG_OBUF[0]
    L14                  OBUF (Prop_obuf_I_O)         2.951     4.973 r  DISP_SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.973    DISP_SEG[0]
    L14                                                               r  DISP_SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_disp_driver_i/disp_seg_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DISP_SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.519ns  (logic 3.092ns (87.864%)  route 0.427ns (12.136%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.584     1.462    seg_disp_driver_i/clk
    SLICE_X43Y63         FDRE                                         r  seg_disp_driver_i/disp_seg_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  seg_disp_driver_i/disp_seg_o_reg[4]/Q
                         net (fo=1, routed)           0.427     2.030    DISP_SEG_OBUF[4]
    L15                  OBUF (Prop_obuf_I_O)         2.951     4.981 r  DISP_SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.981    DISP_SEG[4]
    L15                                                               r  DISP_SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_disp_driver_i/disp_seg_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DISP_SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.545ns  (logic 3.100ns (87.471%)  route 0.444ns (12.529%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.584     1.462    seg_disp_driver_i/clk
    SLICE_X43Y63         FDRE                                         r  seg_disp_driver_i/disp_seg_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDRE (Prop_fdre_C_Q)         0.128     1.590 r  seg_disp_driver_i/disp_seg_o_reg[5]/Q
                         net (fo=1, routed)           0.444     2.034    DISP_SEG_OBUF[5]
    H17                  OBUF (Prop_obuf_I_O)         2.972     5.007 r  DISP_SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.007    DISP_SEG[5]
    H17                                                               r  DISP_SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay            96 Endpoints
Min Delay            96 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            cnt_bin_i/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.608ns  (logic 3.347ns (43.994%)  route 4.261ns (56.006%))
  Logic Levels:           10  (CARRY4=7 IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        4.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C20                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    C20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  SW_IBUF[2]_inst/O
                         net (fo=34, routed)          3.461     4.936    cnt_bin_i/SW_IBUF[0]
    SLICE_X42Y56         LUT3 (Prop_lut3_I1_O)        0.124     5.060 r  cnt_bin_i/count[3]_i_6/O
                         net (fo=1, routed)           0.000     5.060    cnt_bin_i/count[3]_i_6_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.573 r  cnt_bin_i/count_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.573    cnt_bin_i/count_reg[3]_i_1_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.690 r  cnt_bin_i/count_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.690    cnt_bin_i/count_reg[7]_i_1_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.807 r  cnt_bin_i/count_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.807    cnt_bin_i/count_reg[11]_i_1_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.924 r  cnt_bin_i/count_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.924    cnt_bin_i/count_reg[15]_i_1_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.041 r  cnt_bin_i/count_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.041    cnt_bin_i/count_reg[19]_i_1_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.158 r  cnt_bin_i/count_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.158    cnt_bin_i/count_reg[23]_i_1_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.473 r  cnt_bin_i/count_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.800     7.273    cnt_bin_i/count_reg[27]_i_1_n_4
    SLICE_X43Y61         LUT2 (Prop_lut2_I0_O)        0.335     7.608 r  cnt_bin_i/count[28]_i_1/O
                         net (fo=1, routed)           0.000     7.608    cnt_bin_i/count[28]_i_1_n_0
    SLICE_X43Y61         FDRE                                         r  cnt_bin_i/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.560     4.918    cnt_bin_i/clk
    SLICE_X43Y61         FDRE                                         r  cnt_bin_i/count_reg[28]/C

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            cnt_bin_i/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.579ns  (logic 3.472ns (45.814%)  route 4.107ns (54.186%))
  Logic Levels:           11  (CARRY4=8 IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        4.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C20                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    C20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  SW_IBUF[2]_inst/O
                         net (fo=34, routed)          3.461     4.936    cnt_bin_i/SW_IBUF[0]
    SLICE_X42Y56         LUT3 (Prop_lut3_I1_O)        0.124     5.060 r  cnt_bin_i/count[3]_i_6/O
                         net (fo=1, routed)           0.000     5.060    cnt_bin_i/count[3]_i_6_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.573 r  cnt_bin_i/count_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.573    cnt_bin_i/count_reg[3]_i_1_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.690 r  cnt_bin_i/count_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.690    cnt_bin_i/count_reg[7]_i_1_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.807 r  cnt_bin_i/count_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.807    cnt_bin_i/count_reg[11]_i_1_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.924 r  cnt_bin_i/count_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.924    cnt_bin_i/count_reg[15]_i_1_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.041 r  cnt_bin_i/count_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.041    cnt_bin_i/count_reg[19]_i_1_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.158 r  cnt_bin_i/count_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.158    cnt_bin_i/count_reg[23]_i_1_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.275 r  cnt_bin_i/count_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.275    cnt_bin_i/count_reg[27]_i_1_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.598 r  cnt_bin_i/count_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.645     7.244    cnt_bin_i/count_reg[31]_i_2_n_6
    SLICE_X43Y61         LUT2 (Prop_lut2_I0_O)        0.335     7.579 r  cnt_bin_i/count[30]_i_1/O
                         net (fo=1, routed)           0.000     7.579    cnt_bin_i/count[30]_i_1_n_0
    SLICE_X43Y61         FDRE                                         r  cnt_bin_i/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.560     4.918    cnt_bin_i/clk
    SLICE_X43Y61         FDRE                                         r  cnt_bin_i/count_reg[30]/C

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            cnt_bin_i/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.374ns  (logic 3.113ns (42.217%)  route 4.261ns (57.783%))
  Logic Levels:           8  (CARRY4=5 IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        4.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C20                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    C20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  SW_IBUF[2]_inst/O
                         net (fo=34, routed)          3.461     4.936    cnt_bin_i/SW_IBUF[0]
    SLICE_X42Y56         LUT3 (Prop_lut3_I1_O)        0.124     5.060 r  cnt_bin_i/count[3]_i_6/O
                         net (fo=1, routed)           0.000     5.060    cnt_bin_i/count[3]_i_6_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.573 r  cnt_bin_i/count_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.573    cnt_bin_i/count_reg[3]_i_1_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.690 r  cnt_bin_i/count_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.690    cnt_bin_i/count_reg[7]_i_1_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.807 r  cnt_bin_i/count_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.807    cnt_bin_i/count_reg[11]_i_1_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.924 r  cnt_bin_i/count_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.924    cnt_bin_i/count_reg[15]_i_1_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.239 r  cnt_bin_i/count_reg[19]_i_1/O[3]
                         net (fo=1, routed)           0.800     7.039    cnt_bin_i/count_reg[19]_i_1_n_4
    SLICE_X43Y59         LUT2 (Prop_lut2_I0_O)        0.335     7.374 r  cnt_bin_i/count[20]_i_1/O
                         net (fo=1, routed)           0.000     7.374    cnt_bin_i/count[20]_i_1_n_0
    SLICE_X43Y59         FDRE                                         r  cnt_bin_i/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.561     4.919    cnt_bin_i/clk
    SLICE_X43Y59         FDRE                                         r  cnt_bin_i/count_reg[20]/C

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            cnt_bin_i/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.364ns  (logic 3.092ns (41.993%)  route 4.271ns (58.007%))
  Logic Levels:           8  (CARRY4=5 IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        4.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C20                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    C20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  SW_IBUF[2]_inst/O
                         net (fo=34, routed)          3.461     4.936    cnt_bin_i/SW_IBUF[0]
    SLICE_X42Y56         LUT3 (Prop_lut3_I1_O)        0.124     5.060 r  cnt_bin_i/count[3]_i_6/O
                         net (fo=1, routed)           0.000     5.060    cnt_bin_i/count[3]_i_6_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.573 r  cnt_bin_i/count_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.573    cnt_bin_i/count_reg[3]_i_1_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.690 r  cnt_bin_i/count_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.690    cnt_bin_i/count_reg[7]_i_1_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.807 r  cnt_bin_i/count_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.807    cnt_bin_i/count_reg[11]_i_1_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.924 r  cnt_bin_i/count_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.924    cnt_bin_i/count_reg[15]_i_1_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.247 r  cnt_bin_i/count_reg[19]_i_1/O[1]
                         net (fo=1, routed)           0.810     7.058    cnt_bin_i/count_reg[19]_i_1_n_6
    SLICE_X43Y61         LUT2 (Prop_lut2_I0_O)        0.306     7.364 r  cnt_bin_i/count[18]_i_1/O
                         net (fo=1, routed)           0.000     7.364    cnt_bin_i/count[18]_i_1_n_0
    SLICE_X43Y61         FDRE                                         r  cnt_bin_i/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.560     4.918    cnt_bin_i/clk
    SLICE_X43Y61         FDRE                                         r  cnt_bin_i/count_reg[18]/C

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            cnt_bin_i/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.351ns  (logic 3.230ns (43.943%)  route 4.121ns (56.057%))
  Logic Levels:           9  (CARRY4=6 IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        4.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C20                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    C20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  SW_IBUF[2]_inst/O
                         net (fo=34, routed)          3.461     4.936    cnt_bin_i/SW_IBUF[0]
    SLICE_X42Y56         LUT3 (Prop_lut3_I1_O)        0.124     5.060 r  cnt_bin_i/count[3]_i_6/O
                         net (fo=1, routed)           0.000     5.060    cnt_bin_i/count[3]_i_6_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.573 r  cnt_bin_i/count_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.573    cnt_bin_i/count_reg[3]_i_1_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.690 r  cnt_bin_i/count_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.690    cnt_bin_i/count_reg[7]_i_1_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.807 r  cnt_bin_i/count_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.807    cnt_bin_i/count_reg[11]_i_1_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.924 r  cnt_bin_i/count_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.924    cnt_bin_i/count_reg[15]_i_1_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.041 r  cnt_bin_i/count_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.041    cnt_bin_i/count_reg[19]_i_1_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.356 r  cnt_bin_i/count_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.659     7.016    cnt_bin_i/count_reg[23]_i_1_n_4
    SLICE_X43Y61         LUT2 (Prop_lut2_I0_O)        0.335     7.351 r  cnt_bin_i/count[24]_i_1/O
                         net (fo=1, routed)           0.000     7.351    cnt_bin_i/count[24]_i_1_n_0
    SLICE_X43Y61         FDRE                                         r  cnt_bin_i/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.560     4.918    cnt_bin_i/clk
    SLICE_X43Y61         FDRE                                         r  cnt_bin_i/count_reg[24]/C

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            cnt_bin_i/count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.196ns  (logic 3.326ns (46.225%)  route 3.869ns (53.775%))
  Logic Levels:           10  (CARRY4=7 IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        4.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C20                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    C20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  SW_IBUF[2]_inst/O
                         net (fo=34, routed)          3.461     4.936    cnt_bin_i/SW_IBUF[0]
    SLICE_X42Y56         LUT3 (Prop_lut3_I1_O)        0.124     5.060 r  cnt_bin_i/count[3]_i_6/O
                         net (fo=1, routed)           0.000     5.060    cnt_bin_i/count[3]_i_6_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.573 r  cnt_bin_i/count_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.573    cnt_bin_i/count_reg[3]_i_1_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.690 r  cnt_bin_i/count_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.690    cnt_bin_i/count_reg[7]_i_1_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.807 r  cnt_bin_i/count_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.807    cnt_bin_i/count_reg[11]_i_1_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.924 r  cnt_bin_i/count_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.924    cnt_bin_i/count_reg[15]_i_1_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.041 r  cnt_bin_i/count_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.041    cnt_bin_i/count_reg[19]_i_1_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.158 r  cnt_bin_i/count_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.158    cnt_bin_i/count_reg[23]_i_1_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.481 r  cnt_bin_i/count_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.408     6.890    cnt_bin_i/count_reg[27]_i_1_n_6
    SLICE_X43Y61         LUT2 (Prop_lut2_I0_O)        0.306     7.196 r  cnt_bin_i/count[26]_i_1/O
                         net (fo=1, routed)           0.000     7.196    cnt_bin_i/count[26]_i_1_n_0
    SLICE_X43Y61         FDRE                                         r  cnt_bin_i/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.560     4.918    cnt_bin_i/clk
    SLICE_X43Y61         FDRE                                         r  cnt_bin_i/count_reg[26]/C

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            cnt_bin_i/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.131ns  (logic 2.851ns (39.982%)  route 4.280ns (60.018%))
  Logic Levels:           6  (CARRY4=3 IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        4.920ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C20                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    C20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  SW_IBUF[2]_inst/O
                         net (fo=34, routed)          3.461     4.936    cnt_bin_i/SW_IBUF[0]
    SLICE_X42Y56         LUT3 (Prop_lut3_I1_O)        0.124     5.060 r  cnt_bin_i/count[3]_i_6/O
                         net (fo=1, routed)           0.000     5.060    cnt_bin_i/count[3]_i_6_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.573 r  cnt_bin_i/count_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.573    cnt_bin_i/count_reg[3]_i_1_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.690 r  cnt_bin_i/count_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.690    cnt_bin_i/count_reg[7]_i_1_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.005 r  cnt_bin_i/count_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.819     6.824    cnt_bin_i/count_reg[11]_i_1_n_4
    SLICE_X43Y57         LUT2 (Prop_lut2_I0_O)        0.307     7.131 r  cnt_bin_i/count[12]_i_1/O
                         net (fo=1, routed)           0.000     7.131    cnt_bin_i/count[12]_i_1_n_0
    SLICE_X43Y57         FDRE                                         r  cnt_bin_i/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.562     4.920    cnt_bin_i/clk
    SLICE_X43Y57         FDRE                                         r  cnt_bin_i/count_reg[12]/C

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            cnt_bin_i/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.130ns  (logic 2.858ns (40.089%)  route 4.271ns (59.911%))
  Logic Levels:           6  (CARRY4=3 IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        4.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C20                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    C20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  SW_IBUF[2]_inst/O
                         net (fo=34, routed)          3.461     4.936    cnt_bin_i/SW_IBUF[0]
    SLICE_X42Y56         LUT3 (Prop_lut3_I1_O)        0.124     5.060 r  cnt_bin_i/count[3]_i_6/O
                         net (fo=1, routed)           0.000     5.060    cnt_bin_i/count[3]_i_6_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.573 r  cnt_bin_i/count_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.573    cnt_bin_i/count_reg[3]_i_1_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.690 r  cnt_bin_i/count_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.690    cnt_bin_i/count_reg[7]_i_1_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.013 r  cnt_bin_i/count_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.810     6.824    cnt_bin_i/count_reg[11]_i_1_n_6
    SLICE_X43Y59         LUT2 (Prop_lut2_I0_O)        0.306     7.130 r  cnt_bin_i/count[10]_i_1/O
                         net (fo=1, routed)           0.000     7.130    cnt_bin_i/count[10]_i_1_n_0
    SLICE_X43Y59         FDRE                                         r  cnt_bin_i/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.561     4.919    cnt_bin_i/clk
    SLICE_X43Y59         FDRE                                         r  cnt_bin_i/count_reg[10]/C

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            cnt_bin_i/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.117ns  (logic 2.996ns (42.100%)  route 4.121ns (57.900%))
  Logic Levels:           7  (CARRY4=4 IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        4.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C20                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    C20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  SW_IBUF[2]_inst/O
                         net (fo=34, routed)          3.461     4.936    cnt_bin_i/SW_IBUF[0]
    SLICE_X42Y56         LUT3 (Prop_lut3_I1_O)        0.124     5.060 r  cnt_bin_i/count[3]_i_6/O
                         net (fo=1, routed)           0.000     5.060    cnt_bin_i/count[3]_i_6_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.573 r  cnt_bin_i/count_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.573    cnt_bin_i/count_reg[3]_i_1_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.690 r  cnt_bin_i/count_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.690    cnt_bin_i/count_reg[7]_i_1_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.807 r  cnt_bin_i/count_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.807    cnt_bin_i/count_reg[11]_i_1_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.122 r  cnt_bin_i/count_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.659     6.782    cnt_bin_i/count_reg[15]_i_1_n_4
    SLICE_X43Y59         LUT2 (Prop_lut2_I0_O)        0.335     7.117 r  cnt_bin_i/count[16]_i_1/O
                         net (fo=1, routed)           0.000     7.117    cnt_bin_i/count[16]_i_1_n_0
    SLICE_X43Y59         FDRE                                         r  cnt_bin_i/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.561     4.919    cnt_bin_i/clk
    SLICE_X43Y59         FDRE                                         r  cnt_bin_i/count_reg[16]/C

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            cnt_bin_i/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.082ns  (logic 3.209ns (45.317%)  route 3.872ns (54.683%))
  Logic Levels:           9  (CARRY4=6 IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        4.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C20                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    C20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  SW_IBUF[2]_inst/O
                         net (fo=34, routed)          3.461     4.936    cnt_bin_i/SW_IBUF[0]
    SLICE_X42Y56         LUT3 (Prop_lut3_I1_O)        0.124     5.060 r  cnt_bin_i/count[3]_i_6/O
                         net (fo=1, routed)           0.000     5.060    cnt_bin_i/count[3]_i_6_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.573 r  cnt_bin_i/count_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.573    cnt_bin_i/count_reg[3]_i_1_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.690 r  cnt_bin_i/count_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.690    cnt_bin_i/count_reg[7]_i_1_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.807 r  cnt_bin_i/count_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.807    cnt_bin_i/count_reg[11]_i_1_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.924 r  cnt_bin_i/count_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.924    cnt_bin_i/count_reg[15]_i_1_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.041 r  cnt_bin_i/count_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.041    cnt_bin_i/count_reg[19]_i_1_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.364 r  cnt_bin_i/count_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.411     6.776    cnt_bin_i/count_reg[23]_i_1_n_6
    SLICE_X43Y61         LUT2 (Prop_lut2_I0_O)        0.306     7.082 r  cnt_bin_i/count[22]_i_1/O
                         net (fo=1, routed)           0.000     7.082    cnt_bin_i/count[22]_i_1_n_0
    SLICE_X43Y61         FDRE                                         r  cnt_bin_i/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.560     4.918    cnt_bin_i/clk
    SLICE_X43Y61         FDRE                                         r  cnt_bin_i/count_reg[22]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTN[1]
                            (input port)
  Destination:            cnt_bin_i/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.797ns  (logic 0.323ns (40.554%)  route 0.474ns (59.446%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 r  BTN[1] (IN)
                         net (fo=0)                   0.000     0.000    BTN[1]
    T11                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  BTN_IBUF[1]_inst/O
                         net (fo=17, routed)          0.474     0.752    cnt_bin_i/BTN_IBUF[0]
    SLICE_X43Y56         LUT2 (Prop_lut2_I0_O)        0.045     0.797 r  cnt_bin_i/count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.797    cnt_bin_i/count[0]_i_1_n_0
    SLICE_X43Y56         FDRE                                         r  cnt_bin_i/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.858     1.983    cnt_bin_i/clk
    SLICE_X43Y56         FDRE                                         r  cnt_bin_i/count_reg[0]/C

Slack:                    inf
  Source:                 BTN[1]
                            (input port)
  Destination:            cnt_bin_i/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.800ns  (logic 0.326ns (40.777%)  route 0.474ns (59.223%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 r  BTN[1] (IN)
                         net (fo=0)                   0.000     0.000    BTN[1]
    T11                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  BTN_IBUF[1]_inst/O
                         net (fo=17, routed)          0.474     0.752    cnt_bin_i/BTN_IBUF[0]
    SLICE_X43Y56         LUT2 (Prop_lut2_I1_O)        0.048     0.800 r  cnt_bin_i/count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.800    cnt_bin_i/count[2]_i_1_n_0
    SLICE_X43Y56         FDRE                                         r  cnt_bin_i/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.858     1.983    cnt_bin_i/clk
    SLICE_X43Y56         FDRE                                         r  cnt_bin_i/count_reg[2]/C

Slack:                    inf
  Source:                 BTN[2]
                            (input port)
  Destination:            cnt_bin_i/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.815ns  (logic 0.270ns (33.192%)  route 0.544ns (66.808%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 r  BTN[2] (IN)
                         net (fo=0)                   0.000     0.000    BTN[2]
    T10                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  BTN_IBUF[2]_inst/O
                         net (fo=17, routed)          0.544     0.815    cnt_bin_i/BTN_IBUF[1]
    SLICE_X43Y56         FDRE                                         r  cnt_bin_i/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.858     1.983    cnt_bin_i/clk
    SLICE_X43Y56         FDRE                                         r  cnt_bin_i/count_reg[0]/C

Slack:                    inf
  Source:                 BTN[2]
                            (input port)
  Destination:            cnt_bin_i/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.815ns  (logic 0.270ns (33.192%)  route 0.544ns (66.808%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 r  BTN[2] (IN)
                         net (fo=0)                   0.000     0.000    BTN[2]
    T10                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  BTN_IBUF[2]_inst/O
                         net (fo=17, routed)          0.544     0.815    cnt_bin_i/BTN_IBUF[1]
    SLICE_X43Y56         FDRE                                         r  cnt_bin_i/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.858     1.983    cnt_bin_i/clk
    SLICE_X43Y56         FDRE                                         r  cnt_bin_i/count_reg[2]/C

Slack:                    inf
  Source:                 BTN[2]
                            (input port)
  Destination:            cnt_bin_i/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.822ns  (logic 0.270ns (32.902%)  route 0.552ns (67.098%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 r  BTN[2] (IN)
                         net (fo=0)                   0.000     0.000    BTN[2]
    T10                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  BTN_IBUF[2]_inst/O
                         net (fo=17, routed)          0.552     0.822    cnt_bin_i/BTN_IBUF[1]
    SLICE_X43Y59         FDRE                                         r  cnt_bin_i/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.857     1.982    cnt_bin_i/clk
    SLICE_X43Y59         FDRE                                         r  cnt_bin_i/count_reg[10]/C

Slack:                    inf
  Source:                 BTN[2]
                            (input port)
  Destination:            cnt_bin_i/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.822ns  (logic 0.270ns (32.902%)  route 0.552ns (67.098%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 r  BTN[2] (IN)
                         net (fo=0)                   0.000     0.000    BTN[2]
    T10                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  BTN_IBUF[2]_inst/O
                         net (fo=17, routed)          0.552     0.822    cnt_bin_i/BTN_IBUF[1]
    SLICE_X43Y59         FDRE                                         r  cnt_bin_i/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.857     1.982    cnt_bin_i/clk
    SLICE_X43Y59         FDRE                                         r  cnt_bin_i/count_reg[14]/C

Slack:                    inf
  Source:                 BTN[2]
                            (input port)
  Destination:            cnt_bin_i/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.822ns  (logic 0.270ns (32.902%)  route 0.552ns (67.098%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 r  BTN[2] (IN)
                         net (fo=0)                   0.000     0.000    BTN[2]
    T10                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  BTN_IBUF[2]_inst/O
                         net (fo=17, routed)          0.552     0.822    cnt_bin_i/BTN_IBUF[1]
    SLICE_X43Y59         FDRE                                         r  cnt_bin_i/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.857     1.982    cnt_bin_i/clk
    SLICE_X43Y59         FDRE                                         r  cnt_bin_i/count_reg[16]/C

Slack:                    inf
  Source:                 BTN[2]
                            (input port)
  Destination:            cnt_bin_i/count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.822ns  (logic 0.270ns (32.902%)  route 0.552ns (67.098%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 r  BTN[2] (IN)
                         net (fo=0)                   0.000     0.000    BTN[2]
    T10                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  BTN_IBUF[2]_inst/O
                         net (fo=17, routed)          0.552     0.822    cnt_bin_i/BTN_IBUF[1]
    SLICE_X43Y59         FDRE                                         r  cnt_bin_i/count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.857     1.982    cnt_bin_i/clk
    SLICE_X43Y59         FDRE                                         r  cnt_bin_i/count_reg[20]/C

Slack:                    inf
  Source:                 BTN[2]
                            (input port)
  Destination:            cnt_bin_i/count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.881ns  (logic 0.270ns (30.706%)  route 0.610ns (69.294%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 r  BTN[2] (IN)
                         net (fo=0)                   0.000     0.000    BTN[2]
    T10                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  BTN_IBUF[2]_inst/O
                         net (fo=17, routed)          0.610     0.881    cnt_bin_i/BTN_IBUF[1]
    SLICE_X43Y61         FDRE                                         r  cnt_bin_i/count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.856     1.981    cnt_bin_i/clk
    SLICE_X43Y61         FDRE                                         r  cnt_bin_i/count_reg[18]/C

Slack:                    inf
  Source:                 BTN[2]
                            (input port)
  Destination:            cnt_bin_i/count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.881ns  (logic 0.270ns (30.706%)  route 0.610ns (69.294%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 r  BTN[2] (IN)
                         net (fo=0)                   0.000     0.000    BTN[2]
    T10                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  BTN_IBUF[2]_inst/O
                         net (fo=17, routed)          0.610     0.881    cnt_bin_i/BTN_IBUF[1]
    SLICE_X43Y61         FDRE                                         r  cnt_bin_i/count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.856     1.981    cnt_bin_i/clk
    SLICE_X43Y61         FDRE                                         r  cnt_bin_i/count_reg[22]/C





