module testbench();

timeunit 10ns;
timeprecision 1ns;

logic Clk = 0;
logic SW [9:0];
logic Reset_Clear;
logic Run_Accumulate;
logic Out;

adder2 adder2_test(.*);

always begin : CLOCK_GENERATION
#1 Clk = ~Clk;
end



initial begin: CLOCK_INITIALIZATION
    Clk = 0;
end 


initial begin: TEST_VECTORS
	Reset_Clear = 0;
	Run_Accumulate = 0;
	SW = 10'b0000000111;
	
	#2 Run_Accumulate = 1;
	#1 Run_Accumulate = 0;
	
	#2 SW = 10'b0000001011;
	
	#2 Run_Accumulate = 1;
	#1 Run_Accumulate = 0;
	
	#2 Reset_Clear = 0;


end

endmodule
