/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.3
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2019 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* SW */
.set SW__0__INTTYPE, CYREG_PICU2_INTTYPE2
.set SW__0__MASK, 0x04
.set SW__0__PC, CYREG_PRT2_PC2
.set SW__0__PORT, 2
.set SW__0__SHIFT, 2
.set SW__AG, CYREG_PRT2_AG
.set SW__AMUX, CYREG_PRT2_AMUX
.set SW__BIE, CYREG_PRT2_BIE
.set SW__BIT_MASK, CYREG_PRT2_BIT_MASK
.set SW__BYP, CYREG_PRT2_BYP
.set SW__CTL, CYREG_PRT2_CTL
.set SW__DM0, CYREG_PRT2_DM0
.set SW__DM1, CYREG_PRT2_DM1
.set SW__DM2, CYREG_PRT2_DM2
.set SW__DR, CYREG_PRT2_DR
.set SW__INP_DIS, CYREG_PRT2_INP_DIS
.set SW__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set SW__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set SW__LCD_EN, CYREG_PRT2_LCD_EN
.set SW__MASK, 0x04
.set SW__PORT, 2
.set SW__PRT, CYREG_PRT2_PRT
.set SW__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set SW__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set SW__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set SW__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set SW__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set SW__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set SW__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set SW__PS, CYREG_PRT2_PS
.set SW__SHIFT, 2
.set SW__SLW, CYREG_PRT2_SLW

/* ADC */
.set ADC_DEC__COHER, CYREG_DEC_COHER
.set ADC_DEC__CR, CYREG_DEC_CR
.set ADC_DEC__DR1, CYREG_DEC_DR1
.set ADC_DEC__DR2, CYREG_DEC_DR2
.set ADC_DEC__DR2H, CYREG_DEC_DR2H
.set ADC_DEC__GCOR, CYREG_DEC_GCOR
.set ADC_DEC__GCORH, CYREG_DEC_GCORH
.set ADC_DEC__GVAL, CYREG_DEC_GVAL
.set ADC_DEC__OCOR, CYREG_DEC_OCOR
.set ADC_DEC__OCORH, CYREG_DEC_OCORH
.set ADC_DEC__OCORM, CYREG_DEC_OCORM
.set ADC_DEC__OUTSAMP, CYREG_DEC_OUTSAMP
.set ADC_DEC__OUTSAMPH, CYREG_DEC_OUTSAMPH
.set ADC_DEC__OUTSAMPM, CYREG_DEC_OUTSAMPM
.set ADC_DEC__OUTSAMPS, CYREG_DEC_OUTSAMPS
.set ADC_DEC__PM_ACT_CFG, CYREG_PM_ACT_CFG10
.set ADC_DEC__PM_ACT_MSK, 0x01
.set ADC_DEC__PM_STBY_CFG, CYREG_PM_STBY_CFG10
.set ADC_DEC__PM_STBY_MSK, 0x01
.set ADC_DEC__SHIFT1, CYREG_DEC_SHIFT1
.set ADC_DEC__SHIFT2, CYREG_DEC_SHIFT2
.set ADC_DEC__SR, CYREG_DEC_SR
.set ADC_DEC__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DEC_M1
.set ADC_DEC__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DEC_M2
.set ADC_DEC__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DEC_M3
.set ADC_DEC__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DEC_M4
.set ADC_DEC__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DEC_M5
.set ADC_DEC__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DEC_M6
.set ADC_DEC__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DEC_M7
.set ADC_DEC__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DEC_M8
.set ADC_DSM__BUF0, CYREG_DSM0_BUF0
.set ADC_DSM__BUF1, CYREG_DSM0_BUF1
.set ADC_DSM__BUF2, CYREG_DSM0_BUF2
.set ADC_DSM__BUF3, CYREG_DSM0_BUF3
.set ADC_DSM__CLK, CYREG_DSM0_CLK
.set ADC_DSM__CR0, CYREG_DSM0_CR0
.set ADC_DSM__CR1, CYREG_DSM0_CR1
.set ADC_DSM__CR10, CYREG_DSM0_CR10
.set ADC_DSM__CR11, CYREG_DSM0_CR11
.set ADC_DSM__CR12, CYREG_DSM0_CR12
.set ADC_DSM__CR13, CYREG_DSM0_CR13
.set ADC_DSM__CR14, CYREG_DSM0_CR14
.set ADC_DSM__CR15, CYREG_DSM0_CR15
.set ADC_DSM__CR16, CYREG_DSM0_CR16
.set ADC_DSM__CR17, CYREG_DSM0_CR17
.set ADC_DSM__CR2, CYREG_DSM0_CR2
.set ADC_DSM__CR3, CYREG_DSM0_CR3
.set ADC_DSM__CR4, CYREG_DSM0_CR4
.set ADC_DSM__CR5, CYREG_DSM0_CR5
.set ADC_DSM__CR6, CYREG_DSM0_CR6
.set ADC_DSM__CR7, CYREG_DSM0_CR7
.set ADC_DSM__CR8, CYREG_DSM0_CR8
.set ADC_DSM__CR9, CYREG_DSM0_CR9
.set ADC_DSM__DEM0, CYREG_DSM0_DEM0
.set ADC_DSM__DEM1, CYREG_DSM0_DEM1
.set ADC_DSM__MISC, CYREG_DSM0_MISC
.set ADC_DSM__OUT0, CYREG_DSM0_OUT0
.set ADC_DSM__OUT1, CYREG_DSM0_OUT1
.set ADC_DSM__REF0, CYREG_DSM0_REF0
.set ADC_DSM__REF1, CYREG_DSM0_REF1
.set ADC_DSM__REF2, CYREG_DSM0_REF2
.set ADC_DSM__REF3, CYREG_DSM0_REF3
.set ADC_DSM__RSVD1, CYREG_DSM0_RSVD1
.set ADC_DSM__SW0, CYREG_DSM0_SW0
.set ADC_DSM__SW2, CYREG_DSM0_SW2
.set ADC_DSM__SW3, CYREG_DSM0_SW3
.set ADC_DSM__SW4, CYREG_DSM0_SW4
.set ADC_DSM__SW6, CYREG_DSM0_SW6
.set ADC_DSM__TR0, CYREG_NPUMP_DSM_TR0
.set ADC_DSM__TST0, CYREG_DSM0_TST0
.set ADC_DSM__TST1, CYREG_DSM0_TST1
.set ADC_Ext_CP_Clk__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set ADC_Ext_CP_Clk__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set ADC_Ext_CP_Clk__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set ADC_Ext_CP_Clk__CFG2_SRC_SEL_MASK, 0x07
.set ADC_Ext_CP_Clk__INDEX, 0x00
.set ADC_Ext_CP_Clk__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set ADC_Ext_CP_Clk__PM_ACT_MSK, 0x01
.set ADC_Ext_CP_Clk__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set ADC_Ext_CP_Clk__PM_STBY_MSK, 0x01
.set ADC_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_IRQ__INTC_MASK, 0x20000000
.set ADC_IRQ__INTC_NUMBER, 29
.set ADC_IRQ__INTC_PRIOR_NUM, 7
.set ADC_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_29
.set ADC_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set ADC_SAR_ADC_SAR__CLK, CYREG_SAR0_CLK
.set ADC_SAR_ADC_SAR__CSR0, CYREG_SAR0_CSR0
.set ADC_SAR_ADC_SAR__CSR1, CYREG_SAR0_CSR1
.set ADC_SAR_ADC_SAR__CSR2, CYREG_SAR0_CSR2
.set ADC_SAR_ADC_SAR__CSR3, CYREG_SAR0_CSR3
.set ADC_SAR_ADC_SAR__CSR4, CYREG_SAR0_CSR4
.set ADC_SAR_ADC_SAR__CSR5, CYREG_SAR0_CSR5
.set ADC_SAR_ADC_SAR__CSR6, CYREG_SAR0_CSR6
.set ADC_SAR_ADC_SAR__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set ADC_SAR_ADC_SAR__PM_ACT_MSK, 0x01
.set ADC_SAR_ADC_SAR__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set ADC_SAR_ADC_SAR__PM_STBY_MSK, 0x01
.set ADC_SAR_ADC_SAR__SW0, CYREG_SAR0_SW0
.set ADC_SAR_ADC_SAR__SW2, CYREG_SAR0_SW2
.set ADC_SAR_ADC_SAR__SW3, CYREG_SAR0_SW3
.set ADC_SAR_ADC_SAR__SW4, CYREG_SAR0_SW4
.set ADC_SAR_ADC_SAR__SW6, CYREG_SAR0_SW6
.set ADC_SAR_ADC_SAR__TR0, CYREG_SAR0_TR0
.set ADC_SAR_ADC_SAR__WRK0, CYREG_SAR0_WRK0
.set ADC_SAR_ADC_SAR__WRK1, CYREG_SAR0_WRK1
.set ADC_SAR_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_SAR_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_SAR_IRQ__INTC_MASK, 0x08
.set ADC_SAR_IRQ__INTC_NUMBER, 3
.set ADC_SAR_IRQ__INTC_PRIOR_NUM, 7
.set ADC_SAR_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_3
.set ADC_SAR_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_SAR_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set ADC_SAR_theACLK__CFG0, CYREG_CLKDIST_ACFG0_CFG0
.set ADC_SAR_theACLK__CFG1, CYREG_CLKDIST_ACFG0_CFG1
.set ADC_SAR_theACLK__CFG2, CYREG_CLKDIST_ACFG0_CFG2
.set ADC_SAR_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set ADC_SAR_theACLK__CFG3, CYREG_CLKDIST_ACFG0_CFG3
.set ADC_SAR_theACLK__CFG3_PHASE_DLY_MASK, 0x0F
.set ADC_SAR_theACLK__INDEX, 0x00
.set ADC_SAR_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG1
.set ADC_SAR_theACLK__PM_ACT_MSK, 0x01
.set ADC_SAR_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG1
.set ADC_SAR_theACLK__PM_STBY_MSK, 0x01
.set ADC_theACLK__CFG0, CYREG_CLKDIST_ACFG1_CFG0
.set ADC_theACLK__CFG1, CYREG_CLKDIST_ACFG1_CFG1
.set ADC_theACLK__CFG2, CYREG_CLKDIST_ACFG1_CFG2
.set ADC_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set ADC_theACLK__CFG3, CYREG_CLKDIST_ACFG1_CFG3
.set ADC_theACLK__CFG3_PHASE_DLY_MASK, 0x0F
.set ADC_theACLK__INDEX, 0x01
.set ADC_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG1
.set ADC_theACLK__PM_ACT_MSK, 0x02
.set ADC_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG1
.set ADC_theACLK__PM_STBY_MSK, 0x02

/* I2C */
.set I2C_bI2C_UDB_Master_ClkGen_u0__16BIT_A0_REG, CYREG_B0_UDB03_04_A0
.set I2C_bI2C_UDB_Master_ClkGen_u0__16BIT_A1_REG, CYREG_B0_UDB03_04_A1
.set I2C_bI2C_UDB_Master_ClkGen_u0__16BIT_D0_REG, CYREG_B0_UDB03_04_D0
.set I2C_bI2C_UDB_Master_ClkGen_u0__16BIT_D1_REG, CYREG_B0_UDB03_04_D1
.set I2C_bI2C_UDB_Master_ClkGen_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set I2C_bI2C_UDB_Master_ClkGen_u0__16BIT_F0_REG, CYREG_B0_UDB03_04_F0
.set I2C_bI2C_UDB_Master_ClkGen_u0__16BIT_F1_REG, CYREG_B0_UDB03_04_F1
.set I2C_bI2C_UDB_Master_ClkGen_u0__A0_A1_REG, CYREG_B0_UDB03_A0_A1
.set I2C_bI2C_UDB_Master_ClkGen_u0__A0_REG, CYREG_B0_UDB03_A0
.set I2C_bI2C_UDB_Master_ClkGen_u0__A1_REG, CYREG_B0_UDB03_A1
.set I2C_bI2C_UDB_Master_ClkGen_u0__D0_D1_REG, CYREG_B0_UDB03_D0_D1
.set I2C_bI2C_UDB_Master_ClkGen_u0__D0_REG, CYREG_B0_UDB03_D0
.set I2C_bI2C_UDB_Master_ClkGen_u0__D1_REG, CYREG_B0_UDB03_D1
.set I2C_bI2C_UDB_Master_ClkGen_u0__DP_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set I2C_bI2C_UDB_Master_ClkGen_u0__F0_F1_REG, CYREG_B0_UDB03_F0_F1
.set I2C_bI2C_UDB_Master_ClkGen_u0__F0_REG, CYREG_B0_UDB03_F0
.set I2C_bI2C_UDB_Master_ClkGen_u0__F1_REG, CYREG_B0_UDB03_F1
.set I2C_bI2C_UDB_Shifter_u0__16BIT_A0_REG, CYREG_B0_UDB00_01_A0
.set I2C_bI2C_UDB_Shifter_u0__16BIT_A1_REG, CYREG_B0_UDB00_01_A1
.set I2C_bI2C_UDB_Shifter_u0__16BIT_D0_REG, CYREG_B0_UDB00_01_D0
.set I2C_bI2C_UDB_Shifter_u0__16BIT_D1_REG, CYREG_B0_UDB00_01_D1
.set I2C_bI2C_UDB_Shifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set I2C_bI2C_UDB_Shifter_u0__16BIT_F0_REG, CYREG_B0_UDB00_01_F0
.set I2C_bI2C_UDB_Shifter_u0__16BIT_F1_REG, CYREG_B0_UDB00_01_F1
.set I2C_bI2C_UDB_Shifter_u0__A0_A1_REG, CYREG_B0_UDB00_A0_A1
.set I2C_bI2C_UDB_Shifter_u0__A0_REG, CYREG_B0_UDB00_A0
.set I2C_bI2C_UDB_Shifter_u0__A1_REG, CYREG_B0_UDB00_A1
.set I2C_bI2C_UDB_Shifter_u0__D0_D1_REG, CYREG_B0_UDB00_D0_D1
.set I2C_bI2C_UDB_Shifter_u0__D0_REG, CYREG_B0_UDB00_D0
.set I2C_bI2C_UDB_Shifter_u0__D1_REG, CYREG_B0_UDB00_D1
.set I2C_bI2C_UDB_Shifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set I2C_bI2C_UDB_Shifter_u0__F0_F1_REG, CYREG_B0_UDB00_F0_F1
.set I2C_bI2C_UDB_Shifter_u0__F0_REG, CYREG_B0_UDB00_F0
.set I2C_bI2C_UDB_Shifter_u0__F1_REG, CYREG_B0_UDB00_F1
.set I2C_bI2C_UDB_StsReg__0__MASK, 0x01
.set I2C_bI2C_UDB_StsReg__0__POS, 0
.set I2C_bI2C_UDB_StsReg__1__MASK, 0x02
.set I2C_bI2C_UDB_StsReg__1__POS, 1
.set I2C_bI2C_UDB_StsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set I2C_bI2C_UDB_StsReg__16BIT_STATUS_REG, CYREG_B0_UDB05_06_ST
.set I2C_bI2C_UDB_StsReg__2__MASK, 0x04
.set I2C_bI2C_UDB_StsReg__2__POS, 2
.set I2C_bI2C_UDB_StsReg__3__MASK, 0x08
.set I2C_bI2C_UDB_StsReg__3__POS, 3
.set I2C_bI2C_UDB_StsReg__4__MASK, 0x10
.set I2C_bI2C_UDB_StsReg__4__POS, 4
.set I2C_bI2C_UDB_StsReg__5__MASK, 0x20
.set I2C_bI2C_UDB_StsReg__5__POS, 5
.set I2C_bI2C_UDB_StsReg__MASK, 0x3F
.set I2C_bI2C_UDB_StsReg__MASK_REG, CYREG_B0_UDB05_MSK
.set I2C_bI2C_UDB_StsReg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set I2C_bI2C_UDB_StsReg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set I2C_bI2C_UDB_StsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set I2C_bI2C_UDB_StsReg__STATUS_CNT_REG, CYREG_B0_UDB05_ST_CTL
.set I2C_bI2C_UDB_StsReg__STATUS_CONTROL_REG, CYREG_B0_UDB05_ST_CTL
.set I2C_bI2C_UDB_StsReg__STATUS_REG, CYREG_B0_UDB05_ST
.set I2C_bI2C_UDB_SyncCtl_CtrlReg__1__MASK, 0x02
.set I2C_bI2C_UDB_SyncCtl_CtrlReg__1__POS, 1
.set I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG, CYREG_B0_UDB05_06_MSK
.set I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB05_06_MSK
.set I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set I2C_bI2C_UDB_SyncCtl_CtrlReg__2__MASK, 0x04
.set I2C_bI2C_UDB_SyncCtl_CtrlReg__2__POS, 2
.set I2C_bI2C_UDB_SyncCtl_CtrlReg__4__MASK, 0x10
.set I2C_bI2C_UDB_SyncCtl_CtrlReg__4__POS, 4
.set I2C_bI2C_UDB_SyncCtl_CtrlReg__5__MASK, 0x20
.set I2C_bI2C_UDB_SyncCtl_CtrlReg__5__POS, 5
.set I2C_bI2C_UDB_SyncCtl_CtrlReg__6__MASK, 0x40
.set I2C_bI2C_UDB_SyncCtl_CtrlReg__6__POS, 6
.set I2C_bI2C_UDB_SyncCtl_CtrlReg__7__MASK, 0x80
.set I2C_bI2C_UDB_SyncCtl_CtrlReg__7__POS, 7
.set I2C_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set I2C_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_REG, CYREG_B0_UDB05_CTL
.set I2C_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_ST_REG, CYREG_B0_UDB05_ST_CTL
.set I2C_bI2C_UDB_SyncCtl_CtrlReg__COUNT_REG, CYREG_B0_UDB05_CTL
.set I2C_bI2C_UDB_SyncCtl_CtrlReg__COUNT_ST_REG, CYREG_B0_UDB05_ST_CTL
.set I2C_bI2C_UDB_SyncCtl_CtrlReg__MASK, 0xF6
.set I2C_bI2C_UDB_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set I2C_bI2C_UDB_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set I2C_bI2C_UDB_SyncCtl_CtrlReg__PERIOD_REG, CYREG_B0_UDB05_MSK
.set I2C_I2C_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set I2C_I2C_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set I2C_I2C_IRQ__INTC_MASK, 0x10
.set I2C_I2C_IRQ__INTC_NUMBER, 4
.set I2C_I2C_IRQ__INTC_PRIOR_NUM, 7
.set I2C_I2C_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_4
.set I2C_I2C_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set I2C_I2C_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set I2C_IntClock__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set I2C_IntClock__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set I2C_IntClock__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set I2C_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set I2C_IntClock__INDEX, 0x01
.set I2C_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set I2C_IntClock__PM_ACT_MSK, 0x02
.set I2C_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set I2C_IntClock__PM_STBY_MSK, 0x02

/* LED */
.set LED__0__INTTYPE, CYREG_PICU5_INTTYPE6
.set LED__0__MASK, 0x40
.set LED__0__PC, CYREG_PRT5_PC6
.set LED__0__PORT, 5
.set LED__0__SHIFT, 6
.set LED__AG, CYREG_PRT5_AG
.set LED__AMUX, CYREG_PRT5_AMUX
.set LED__BIE, CYREG_PRT5_BIE
.set LED__BIT_MASK, CYREG_PRT5_BIT_MASK
.set LED__BYP, CYREG_PRT5_BYP
.set LED__CTL, CYREG_PRT5_CTL
.set LED__DM0, CYREG_PRT5_DM0
.set LED__DM1, CYREG_PRT5_DM1
.set LED__DM2, CYREG_PRT5_DM2
.set LED__DR, CYREG_PRT5_DR
.set LED__INP_DIS, CYREG_PRT5_INP_DIS
.set LED__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set LED__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set LED__LCD_EN, CYREG_PRT5_LCD_EN
.set LED__MASK, 0x40
.set LED__PORT, 5
.set LED__PRT, CYREG_PRT5_PRT
.set LED__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set LED__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set LED__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set LED__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set LED__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set LED__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set LED__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set LED__PS, CYREG_PRT5_PS
.set LED__SHIFT, 6
.set LED__SLW, CYREG_PRT5_SLW

/* RX1 */
.set RX1__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set RX1__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set RX1__INTC_MASK, 0x01
.set RX1__INTC_NUMBER, 0
.set RX1__INTC_PRIOR_NUM, 7
.set RX1__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set RX1__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set RX1__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* RX2 */
.set RX2__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set RX2__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set RX2__INTC_MASK, 0x02
.set RX2__INTC_NUMBER, 1
.set RX2__INTC_PRIOR_NUM, 7
.set RX2__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set RX2__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set RX2__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* SCL */
.set SCL__0__INTTYPE, CYREG_PICU4_INTTYPE5
.set SCL__0__MASK, 0x20
.set SCL__0__PC, CYREG_PRT4_PC5
.set SCL__0__PORT, 4
.set SCL__0__SHIFT, 5
.set SCL__AG, CYREG_PRT4_AG
.set SCL__AMUX, CYREG_PRT4_AMUX
.set SCL__BIE, CYREG_PRT4_BIE
.set SCL__BIT_MASK, CYREG_PRT4_BIT_MASK
.set SCL__BYP, CYREG_PRT4_BYP
.set SCL__CTL, CYREG_PRT4_CTL
.set SCL__DM0, CYREG_PRT4_DM0
.set SCL__DM1, CYREG_PRT4_DM1
.set SCL__DM2, CYREG_PRT4_DM2
.set SCL__DR, CYREG_PRT4_DR
.set SCL__INP_DIS, CYREG_PRT4_INP_DIS
.set SCL__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set SCL__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set SCL__LCD_EN, CYREG_PRT4_LCD_EN
.set SCL__MASK, 0x20
.set SCL__PORT, 4
.set SCL__PRT, CYREG_PRT4_PRT
.set SCL__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set SCL__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set SCL__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set SCL__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set SCL__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set SCL__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set SCL__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set SCL__PS, CYREG_PRT4_PS
.set SCL__SHIFT, 5
.set SCL__SLW, CYREG_PRT4_SLW

/* SDA */
.set SDA__0__INTTYPE, CYREG_PICU4_INTTYPE6
.set SDA__0__MASK, 0x40
.set SDA__0__PC, CYREG_PRT4_PC6
.set SDA__0__PORT, 4
.set SDA__0__SHIFT, 6
.set SDA__AG, CYREG_PRT4_AG
.set SDA__AMUX, CYREG_PRT4_AMUX
.set SDA__BIE, CYREG_PRT4_BIE
.set SDA__BIT_MASK, CYREG_PRT4_BIT_MASK
.set SDA__BYP, CYREG_PRT4_BYP
.set SDA__CTL, CYREG_PRT4_CTL
.set SDA__DM0, CYREG_PRT4_DM0
.set SDA__DM1, CYREG_PRT4_DM1
.set SDA__DM2, CYREG_PRT4_DM2
.set SDA__DR, CYREG_PRT4_DR
.set SDA__INP_DIS, CYREG_PRT4_INP_DIS
.set SDA__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set SDA__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set SDA__LCD_EN, CYREG_PRT4_LCD_EN
.set SDA__MASK, 0x40
.set SDA__PORT, 4
.set SDA__PRT, CYREG_PRT4_PRT
.set SDA__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set SDA__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set SDA__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set SDA__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set SDA__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set SDA__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set SDA__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set SDA__PS, CYREG_PRT4_PS
.set SDA__SHIFT, 6
.set SDA__SLW, CYREG_PRT4_SLW

/* SSR */
.set SSR__0__INTTYPE, CYREG_PICU15_INTTYPE1
.set SSR__0__MASK, 0x02
.set SSR__0__PC, CYREG_IO_PC_PRT15_PC1
.set SSR__0__PORT, 15
.set SSR__0__SHIFT, 1
.set SSR__AG, CYREG_PRT15_AG
.set SSR__AMUX, CYREG_PRT15_AMUX
.set SSR__BIE, CYREG_PRT15_BIE
.set SSR__BIT_MASK, CYREG_PRT15_BIT_MASK
.set SSR__BYP, CYREG_PRT15_BYP
.set SSR__CTL, CYREG_PRT15_CTL
.set SSR__DM0, CYREG_PRT15_DM0
.set SSR__DM1, CYREG_PRT15_DM1
.set SSR__DM2, CYREG_PRT15_DM2
.set SSR__DR, CYREG_PRT15_DR
.set SSR__INP_DIS, CYREG_PRT15_INP_DIS
.set SSR__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set SSR__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set SSR__LCD_EN, CYREG_PRT15_LCD_EN
.set SSR__MASK, 0x02
.set SSR__PORT, 15
.set SSR__PRT, CYREG_PRT15_PRT
.set SSR__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set SSR__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set SSR__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set SSR__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set SSR__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set SSR__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set SSR__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set SSR__PS, CYREG_PRT15_PS
.set SSR__SHIFT, 1
.set SSR__SLW, CYREG_PRT15_SLW

/* DOOR */
.set DOOR__0__INTTYPE, CYREG_PICU15_INTTYPE0
.set DOOR__0__MASK, 0x01
.set DOOR__0__PC, CYREG_IO_PC_PRT15_PC0
.set DOOR__0__PORT, 15
.set DOOR__0__SHIFT, 0
.set DOOR__AG, CYREG_PRT15_AG
.set DOOR__AMUX, CYREG_PRT15_AMUX
.set DOOR__BIE, CYREG_PRT15_BIE
.set DOOR__BIT_MASK, CYREG_PRT15_BIT_MASK
.set DOOR__BYP, CYREG_PRT15_BYP
.set DOOR__CTL, CYREG_PRT15_CTL
.set DOOR__DM0, CYREG_PRT15_DM0
.set DOOR__DM1, CYREG_PRT15_DM1
.set DOOR__DM2, CYREG_PRT15_DM2
.set DOOR__DR, CYREG_PRT15_DR
.set DOOR__INP_DIS, CYREG_PRT15_INP_DIS
.set DOOR__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set DOOR__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set DOOR__LCD_EN, CYREG_PRT15_LCD_EN
.set DOOR__MASK, 0x01
.set DOOR__PORT, 15
.set DOOR__PRT, CYREG_PRT15_PRT
.set DOOR__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set DOOR__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set DOOR__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set DOOR__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set DOOR__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set DOOR__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set DOOR__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set DOOR__PS, CYREG_PRT15_PS
.set DOOR__SHIFT, 0
.set DOOR__SLW, CYREG_PRT15_SLW

/* LCD1 */
.set LCD1__0__INTTYPE, CYREG_PICU5_INTTYPE5
.set LCD1__0__MASK, 0x20
.set LCD1__0__PC, CYREG_PRT5_PC5
.set LCD1__0__PORT, 5
.set LCD1__0__SHIFT, 5
.set LCD1__AG, CYREG_PRT5_AG
.set LCD1__AMUX, CYREG_PRT5_AMUX
.set LCD1__BIE, CYREG_PRT5_BIE
.set LCD1__BIT_MASK, CYREG_PRT5_BIT_MASK
.set LCD1__BYP, CYREG_PRT5_BYP
.set LCD1__CTL, CYREG_PRT5_CTL
.set LCD1__DM0, CYREG_PRT5_DM0
.set LCD1__DM1, CYREG_PRT5_DM1
.set LCD1__DM2, CYREG_PRT5_DM2
.set LCD1__DR, CYREG_PRT5_DR
.set LCD1__INP_DIS, CYREG_PRT5_INP_DIS
.set LCD1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set LCD1__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set LCD1__LCD_EN, CYREG_PRT5_LCD_EN
.set LCD1__MASK, 0x20
.set LCD1__PORT, 5
.set LCD1__PRT, CYREG_PRT5_PRT
.set LCD1__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set LCD1__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set LCD1__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set LCD1__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set LCD1__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set LCD1__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set LCD1__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set LCD1__PS, CYREG_PRT5_PS
.set LCD1__SHIFT, 5
.set LCD1__SLW, CYREG_PRT5_SLW

/* LCD2 */
.set LCD2__0__INTTYPE, CYREG_PICU5_INTTYPE4
.set LCD2__0__MASK, 0x10
.set LCD2__0__PC, CYREG_PRT5_PC4
.set LCD2__0__PORT, 5
.set LCD2__0__SHIFT, 4
.set LCD2__AG, CYREG_PRT5_AG
.set LCD2__AMUX, CYREG_PRT5_AMUX
.set LCD2__BIE, CYREG_PRT5_BIE
.set LCD2__BIT_MASK, CYREG_PRT5_BIT_MASK
.set LCD2__BYP, CYREG_PRT5_BYP
.set LCD2__CTL, CYREG_PRT5_CTL
.set LCD2__DM0, CYREG_PRT5_DM0
.set LCD2__DM1, CYREG_PRT5_DM1
.set LCD2__DM2, CYREG_PRT5_DM2
.set LCD2__DR, CYREG_PRT5_DR
.set LCD2__INP_DIS, CYREG_PRT5_INP_DIS
.set LCD2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set LCD2__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set LCD2__LCD_EN, CYREG_PRT5_LCD_EN
.set LCD2__MASK, 0x10
.set LCD2__PORT, 5
.set LCD2__PRT, CYREG_PRT5_PRT
.set LCD2__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set LCD2__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set LCD2__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set LCD2__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set LCD2__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set LCD2__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set LCD2__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set LCD2__PS, CYREG_PRT5_PS
.set LCD2__SHIFT, 4
.set LCD2__SLW, CYREG_PRT5_SLW

/* LM35 */
.set LM35__0__INTTYPE, CYREG_PICU0_INTTYPE2
.set LM35__0__MASK, 0x04
.set LM35__0__PC, CYREG_PRT0_PC2
.set LM35__0__PORT, 0
.set LM35__0__SHIFT, 2
.set LM35__AG, CYREG_PRT0_AG
.set LM35__AMUX, CYREG_PRT0_AMUX
.set LM35__BIE, CYREG_PRT0_BIE
.set LM35__BIT_MASK, CYREG_PRT0_BIT_MASK
.set LM35__BYP, CYREG_PRT0_BYP
.set LM35__CTL, CYREG_PRT0_CTL
.set LM35__DM0, CYREG_PRT0_DM0
.set LM35__DM1, CYREG_PRT0_DM1
.set LM35__DM2, CYREG_PRT0_DM2
.set LM35__DR, CYREG_PRT0_DR
.set LM35__INP_DIS, CYREG_PRT0_INP_DIS
.set LM35__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set LM35__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set LM35__LCD_EN, CYREG_PRT0_LCD_EN
.set LM35__MASK, 0x04
.set LM35__PORT, 0
.set LM35__PRT, CYREG_PRT0_PRT
.set LM35__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set LM35__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set LM35__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set LM35__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set LM35__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set LM35__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set LM35__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set LM35__PS, CYREG_PRT0_PS
.set LM35__SHIFT, 2
.set LM35__SLW, CYREG_PRT0_SLW

/* Rx_1 */
.set Rx_1__0__INTTYPE, CYREG_PICU1_INTTYPE6
.set Rx_1__0__MASK, 0x40
.set Rx_1__0__PC, CYREG_PRT1_PC6
.set Rx_1__0__PORT, 1
.set Rx_1__0__SHIFT, 6
.set Rx_1__AG, CYREG_PRT1_AG
.set Rx_1__AMUX, CYREG_PRT1_AMUX
.set Rx_1__BIE, CYREG_PRT1_BIE
.set Rx_1__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Rx_1__BYP, CYREG_PRT1_BYP
.set Rx_1__CTL, CYREG_PRT1_CTL
.set Rx_1__DM0, CYREG_PRT1_DM0
.set Rx_1__DM1, CYREG_PRT1_DM1
.set Rx_1__DM2, CYREG_PRT1_DM2
.set Rx_1__DR, CYREG_PRT1_DR
.set Rx_1__INP_DIS, CYREG_PRT1_INP_DIS
.set Rx_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Rx_1__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Rx_1__LCD_EN, CYREG_PRT1_LCD_EN
.set Rx_1__MASK, 0x40
.set Rx_1__PORT, 1
.set Rx_1__PRT, CYREG_PRT1_PRT
.set Rx_1__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Rx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Rx_1__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Rx_1__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Rx_1__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Rx_1__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Rx_1__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Rx_1__PS, CYREG_PRT1_PS
.set Rx_1__SHIFT, 6
.set Rx_1__SLW, CYREG_PRT1_SLW

/* Rx_2 */
.set Rx_2__0__INTTYPE, CYREG_PICU12_INTTYPE6
.set Rx_2__0__MASK, 0x40
.set Rx_2__0__PC, CYREG_PRT12_PC6
.set Rx_2__0__PORT, 12
.set Rx_2__0__SHIFT, 6
.set Rx_2__AG, CYREG_PRT12_AG
.set Rx_2__BIE, CYREG_PRT12_BIE
.set Rx_2__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Rx_2__BYP, CYREG_PRT12_BYP
.set Rx_2__DM0, CYREG_PRT12_DM0
.set Rx_2__DM1, CYREG_PRT12_DM1
.set Rx_2__DM2, CYREG_PRT12_DM2
.set Rx_2__DR, CYREG_PRT12_DR
.set Rx_2__INP_DIS, CYREG_PRT12_INP_DIS
.set Rx_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Rx_2__MASK, 0x40
.set Rx_2__PORT, 12
.set Rx_2__PRT, CYREG_PRT12_PRT
.set Rx_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Rx_2__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Rx_2__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Rx_2__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Rx_2__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Rx_2__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Rx_2__PS, CYREG_PRT12_PS
.set Rx_2__SHIFT, 6
.set Rx_2__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Rx_2__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Rx_2__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Rx_2__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Rx_2__SLW, CYREG_PRT12_SLW

/* Tneg */
.set Tneg__0__INTTYPE, CYREG_PICU0_INTTYPE5
.set Tneg__0__MASK, 0x20
.set Tneg__0__PC, CYREG_PRT0_PC5
.set Tneg__0__PORT, 0
.set Tneg__0__SHIFT, 5
.set Tneg__AG, CYREG_PRT0_AG
.set Tneg__AMUX, CYREG_PRT0_AMUX
.set Tneg__BIE, CYREG_PRT0_BIE
.set Tneg__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Tneg__BYP, CYREG_PRT0_BYP
.set Tneg__CTL, CYREG_PRT0_CTL
.set Tneg__DM0, CYREG_PRT0_DM0
.set Tneg__DM1, CYREG_PRT0_DM1
.set Tneg__DM2, CYREG_PRT0_DM2
.set Tneg__DR, CYREG_PRT0_DR
.set Tneg__INP_DIS, CYREG_PRT0_INP_DIS
.set Tneg__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Tneg__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Tneg__LCD_EN, CYREG_PRT0_LCD_EN
.set Tneg__MASK, 0x20
.set Tneg__PORT, 0
.set Tneg__PRT, CYREG_PRT0_PRT
.set Tneg__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Tneg__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Tneg__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Tneg__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Tneg__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Tneg__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Tneg__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Tneg__PS, CYREG_PRT0_PS
.set Tneg__SHIFT, 5
.set Tneg__SLW, CYREG_PRT0_SLW

/* Tpos */
.set Tpos__0__INTTYPE, CYREG_PICU0_INTTYPE4
.set Tpos__0__MASK, 0x10
.set Tpos__0__PC, CYREG_PRT0_PC4
.set Tpos__0__PORT, 0
.set Tpos__0__SHIFT, 4
.set Tpos__AG, CYREG_PRT0_AG
.set Tpos__AMUX, CYREG_PRT0_AMUX
.set Tpos__BIE, CYREG_PRT0_BIE
.set Tpos__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Tpos__BYP, CYREG_PRT0_BYP
.set Tpos__CTL, CYREG_PRT0_CTL
.set Tpos__DM0, CYREG_PRT0_DM0
.set Tpos__DM1, CYREG_PRT0_DM1
.set Tpos__DM2, CYREG_PRT0_DM2
.set Tpos__DR, CYREG_PRT0_DR
.set Tpos__INP_DIS, CYREG_PRT0_INP_DIS
.set Tpos__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Tpos__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Tpos__LCD_EN, CYREG_PRT0_LCD_EN
.set Tpos__MASK, 0x10
.set Tpos__PORT, 0
.set Tpos__PRT, CYREG_PRT0_PRT
.set Tpos__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Tpos__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Tpos__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Tpos__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Tpos__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Tpos__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Tpos__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Tpos__PS, CYREG_PRT0_PS
.set Tpos__SHIFT, 4
.set Tpos__SLW, CYREG_PRT0_SLW

/* Tx_1 */
.set Tx_1__0__INTTYPE, CYREG_PICU1_INTTYPE7
.set Tx_1__0__MASK, 0x80
.set Tx_1__0__PC, CYREG_PRT1_PC7
.set Tx_1__0__PORT, 1
.set Tx_1__0__SHIFT, 7
.set Tx_1__AG, CYREG_PRT1_AG
.set Tx_1__AMUX, CYREG_PRT1_AMUX
.set Tx_1__BIE, CYREG_PRT1_BIE
.set Tx_1__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Tx_1__BYP, CYREG_PRT1_BYP
.set Tx_1__CTL, CYREG_PRT1_CTL
.set Tx_1__DM0, CYREG_PRT1_DM0
.set Tx_1__DM1, CYREG_PRT1_DM1
.set Tx_1__DM2, CYREG_PRT1_DM2
.set Tx_1__DR, CYREG_PRT1_DR
.set Tx_1__INP_DIS, CYREG_PRT1_INP_DIS
.set Tx_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Tx_1__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Tx_1__LCD_EN, CYREG_PRT1_LCD_EN
.set Tx_1__MASK, 0x80
.set Tx_1__PORT, 1
.set Tx_1__PRT, CYREG_PRT1_PRT
.set Tx_1__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Tx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Tx_1__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Tx_1__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Tx_1__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Tx_1__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Tx_1__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Tx_1__PS, CYREG_PRT1_PS
.set Tx_1__SHIFT, 7
.set Tx_1__SLW, CYREG_PRT1_SLW

/* Tx_2 */
.set Tx_2__0__INTTYPE, CYREG_PICU12_INTTYPE7
.set Tx_2__0__MASK, 0x80
.set Tx_2__0__PC, CYREG_PRT12_PC7
.set Tx_2__0__PORT, 12
.set Tx_2__0__SHIFT, 7
.set Tx_2__AG, CYREG_PRT12_AG
.set Tx_2__BIE, CYREG_PRT12_BIE
.set Tx_2__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Tx_2__BYP, CYREG_PRT12_BYP
.set Tx_2__DM0, CYREG_PRT12_DM0
.set Tx_2__DM1, CYREG_PRT12_DM1
.set Tx_2__DM2, CYREG_PRT12_DM2
.set Tx_2__DR, CYREG_PRT12_DR
.set Tx_2__INP_DIS, CYREG_PRT12_INP_DIS
.set Tx_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Tx_2__MASK, 0x80
.set Tx_2__PORT, 12
.set Tx_2__PRT, CYREG_PRT12_PRT
.set Tx_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Tx_2__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Tx_2__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Tx_2__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Tx_2__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Tx_2__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Tx_2__PS, CYREG_PRT12_PS
.set Tx_2__SHIFT, 7
.set Tx_2__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Tx_2__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Tx_2__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Tx_2__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Tx_2__SLW, CYREG_PRT12_SLW

/* Tx_3 */
.set Tx_3__0__INTTYPE, CYREG_PICU15_INTTYPE3
.set Tx_3__0__MASK, 0x08
.set Tx_3__0__PC, CYREG_IO_PC_PRT15_PC3
.set Tx_3__0__PORT, 15
.set Tx_3__0__SHIFT, 3
.set Tx_3__AG, CYREG_PRT15_AG
.set Tx_3__AMUX, CYREG_PRT15_AMUX
.set Tx_3__BIE, CYREG_PRT15_BIE
.set Tx_3__BIT_MASK, CYREG_PRT15_BIT_MASK
.set Tx_3__BYP, CYREG_PRT15_BYP
.set Tx_3__CTL, CYREG_PRT15_CTL
.set Tx_3__DM0, CYREG_PRT15_DM0
.set Tx_3__DM1, CYREG_PRT15_DM1
.set Tx_3__DM2, CYREG_PRT15_DM2
.set Tx_3__DR, CYREG_PRT15_DR
.set Tx_3__INP_DIS, CYREG_PRT15_INP_DIS
.set Tx_3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set Tx_3__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set Tx_3__LCD_EN, CYREG_PRT15_LCD_EN
.set Tx_3__MASK, 0x08
.set Tx_3__PORT, 15
.set Tx_3__PRT, CYREG_PRT15_PRT
.set Tx_3__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set Tx_3__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set Tx_3__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set Tx_3__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set Tx_3__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set Tx_3__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set Tx_3__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set Tx_3__PS, CYREG_PRT15_PS
.set Tx_3__SHIFT, 3
.set Tx_3__SLW, CYREG_PRT15_SLW

/* leeT */
.set leeT__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set leeT__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set leeT__INTC_MASK, 0x20
.set leeT__INTC_NUMBER, 5
.set leeT__INTC_PRIOR_NUM, 7
.set leeT__INTC_PRIOR_REG, CYREG_NVIC_PRI_5
.set leeT__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set leeT__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Reloj */
.set Reloj__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set Reloj__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set Reloj__INTC_MASK, 0x04
.set Reloj__INTC_NUMBER, 2
.set Reloj__INTC_PRIOR_NUM, 7
.set Reloj__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set Reloj__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set Reloj__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Timer */
.set Timer_TimerHW__CAP0, CYREG_TMR0_CAP0
.set Timer_TimerHW__CAP1, CYREG_TMR0_CAP1
.set Timer_TimerHW__CFG0, CYREG_TMR0_CFG0
.set Timer_TimerHW__CFG1, CYREG_TMR0_CFG1
.set Timer_TimerHW__CFG2, CYREG_TMR0_CFG2
.set Timer_TimerHW__CNT_CMP0, CYREG_TMR0_CNT_CMP0
.set Timer_TimerHW__CNT_CMP1, CYREG_TMR0_CNT_CMP1
.set Timer_TimerHW__PER0, CYREG_TMR0_PER0
.set Timer_TimerHW__PER1, CYREG_TMR0_PER1
.set Timer_TimerHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set Timer_TimerHW__PM_ACT_MSK, 0x01
.set Timer_TimerHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set Timer_TimerHW__PM_STBY_MSK, 0x01
.set Timer_TimerHW__RT0, CYREG_TMR0_RT0
.set Timer_TimerHW__RT1, CYREG_TMR0_RT1
.set Timer_TimerHW__SR0, CYREG_TMR0_SR0

/* VENT1 */
.set VENT1__0__INTTYPE, CYREG_PICU1_INTTYPE4
.set VENT1__0__MASK, 0x10
.set VENT1__0__PC, CYREG_PRT1_PC4
.set VENT1__0__PORT, 1
.set VENT1__0__SHIFT, 4
.set VENT1__AG, CYREG_PRT1_AG
.set VENT1__AMUX, CYREG_PRT1_AMUX
.set VENT1__BIE, CYREG_PRT1_BIE
.set VENT1__BIT_MASK, CYREG_PRT1_BIT_MASK
.set VENT1__BYP, CYREG_PRT1_BYP
.set VENT1__CTL, CYREG_PRT1_CTL
.set VENT1__DM0, CYREG_PRT1_DM0
.set VENT1__DM1, CYREG_PRT1_DM1
.set VENT1__DM2, CYREG_PRT1_DM2
.set VENT1__DR, CYREG_PRT1_DR
.set VENT1__INP_DIS, CYREG_PRT1_INP_DIS
.set VENT1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set VENT1__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set VENT1__LCD_EN, CYREG_PRT1_LCD_EN
.set VENT1__MASK, 0x10
.set VENT1__PORT, 1
.set VENT1__PRT, CYREG_PRT1_PRT
.set VENT1__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set VENT1__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set VENT1__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set VENT1__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set VENT1__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set VENT1__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set VENT1__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set VENT1__PS, CYREG_PRT1_PS
.set VENT1__SHIFT, 4
.set VENT1__SLW, CYREG_PRT1_SLW

/* Timer2 */
.set Timer2_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set Timer2_TimerUDB_rstSts_stsreg__0__POS, 0
.set Timer2_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set Timer2_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB05_06_ST
.set Timer2_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set Timer2_TimerUDB_rstSts_stsreg__2__POS, 2
.set Timer2_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set Timer2_TimerUDB_rstSts_stsreg__3__POS, 3
.set Timer2_TimerUDB_rstSts_stsreg__MASK, 0x0D
.set Timer2_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_B1_UDB05_MSK
.set Timer2_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set Timer2_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set Timer2_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set Timer2_TimerUDB_rstSts_stsreg__STATUS_CNT_REG, CYREG_B1_UDB05_ST_CTL
.set Timer2_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG, CYREG_B1_UDB05_ST_CTL
.set Timer2_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_B1_UDB05_ST
.set Timer2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set Timer2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set Timer2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set Timer2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set Timer2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set Timer2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB05_06_MSK
.set Timer2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set Timer2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB05_06_MSK
.set Timer2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set Timer2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set Timer2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set Timer2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set Timer2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_B1_UDB05_CTL
.set Timer2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB05_ST_CTL
.set Timer2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_B1_UDB05_CTL
.set Timer2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB05_ST_CTL
.set Timer2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x80
.set Timer2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set Timer2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set Timer2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_B1_UDB05_MSK
.set Timer2_TimerUDB_sT24_timerdp_u0__16BIT_A0_REG, CYREG_B1_UDB04_05_A0
.set Timer2_TimerUDB_sT24_timerdp_u0__16BIT_A1_REG, CYREG_B1_UDB04_05_A1
.set Timer2_TimerUDB_sT24_timerdp_u0__16BIT_D0_REG, CYREG_B1_UDB04_05_D0
.set Timer2_TimerUDB_sT24_timerdp_u0__16BIT_D1_REG, CYREG_B1_UDB04_05_D1
.set Timer2_TimerUDB_sT24_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set Timer2_TimerUDB_sT24_timerdp_u0__16BIT_F0_REG, CYREG_B1_UDB04_05_F0
.set Timer2_TimerUDB_sT24_timerdp_u0__16BIT_F1_REG, CYREG_B1_UDB04_05_F1
.set Timer2_TimerUDB_sT24_timerdp_u0__A0_A1_REG, CYREG_B1_UDB04_A0_A1
.set Timer2_TimerUDB_sT24_timerdp_u0__A0_REG, CYREG_B1_UDB04_A0
.set Timer2_TimerUDB_sT24_timerdp_u0__A1_REG, CYREG_B1_UDB04_A1
.set Timer2_TimerUDB_sT24_timerdp_u0__D0_D1_REG, CYREG_B1_UDB04_D0_D1
.set Timer2_TimerUDB_sT24_timerdp_u0__D0_REG, CYREG_B1_UDB04_D0
.set Timer2_TimerUDB_sT24_timerdp_u0__D1_REG, CYREG_B1_UDB04_D1
.set Timer2_TimerUDB_sT24_timerdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set Timer2_TimerUDB_sT24_timerdp_u0__F0_F1_REG, CYREG_B1_UDB04_F0_F1
.set Timer2_TimerUDB_sT24_timerdp_u0__F0_REG, CYREG_B1_UDB04_F0
.set Timer2_TimerUDB_sT24_timerdp_u0__F1_REG, CYREG_B1_UDB04_F1
.set Timer2_TimerUDB_sT24_timerdp_u1__16BIT_A0_REG, CYREG_B1_UDB05_06_A0
.set Timer2_TimerUDB_sT24_timerdp_u1__16BIT_A1_REG, CYREG_B1_UDB05_06_A1
.set Timer2_TimerUDB_sT24_timerdp_u1__16BIT_D0_REG, CYREG_B1_UDB05_06_D0
.set Timer2_TimerUDB_sT24_timerdp_u1__16BIT_D1_REG, CYREG_B1_UDB05_06_D1
.set Timer2_TimerUDB_sT24_timerdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set Timer2_TimerUDB_sT24_timerdp_u1__16BIT_F0_REG, CYREG_B1_UDB05_06_F0
.set Timer2_TimerUDB_sT24_timerdp_u1__16BIT_F1_REG, CYREG_B1_UDB05_06_F1
.set Timer2_TimerUDB_sT24_timerdp_u1__A0_A1_REG, CYREG_B1_UDB05_A0_A1
.set Timer2_TimerUDB_sT24_timerdp_u1__A0_REG, CYREG_B1_UDB05_A0
.set Timer2_TimerUDB_sT24_timerdp_u1__A1_REG, CYREG_B1_UDB05_A1
.set Timer2_TimerUDB_sT24_timerdp_u1__D0_D1_REG, CYREG_B1_UDB05_D0_D1
.set Timer2_TimerUDB_sT24_timerdp_u1__D0_REG, CYREG_B1_UDB05_D0
.set Timer2_TimerUDB_sT24_timerdp_u1__D1_REG, CYREG_B1_UDB05_D1
.set Timer2_TimerUDB_sT24_timerdp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set Timer2_TimerUDB_sT24_timerdp_u1__F0_F1_REG, CYREG_B1_UDB05_F0_F1
.set Timer2_TimerUDB_sT24_timerdp_u1__F0_REG, CYREG_B1_UDB05_F0
.set Timer2_TimerUDB_sT24_timerdp_u1__F1_REG, CYREG_B1_UDB05_F1
.set Timer2_TimerUDB_sT24_timerdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set Timer2_TimerUDB_sT24_timerdp_u1__PER_DP_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set Timer2_TimerUDB_sT24_timerdp_u2__16BIT_A0_REG, CYREG_B1_UDB06_07_A0
.set Timer2_TimerUDB_sT24_timerdp_u2__16BIT_A1_REG, CYREG_B1_UDB06_07_A1
.set Timer2_TimerUDB_sT24_timerdp_u2__16BIT_D0_REG, CYREG_B1_UDB06_07_D0
.set Timer2_TimerUDB_sT24_timerdp_u2__16BIT_D1_REG, CYREG_B1_UDB06_07_D1
.set Timer2_TimerUDB_sT24_timerdp_u2__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set Timer2_TimerUDB_sT24_timerdp_u2__16BIT_F0_REG, CYREG_B1_UDB06_07_F0
.set Timer2_TimerUDB_sT24_timerdp_u2__16BIT_F1_REG, CYREG_B1_UDB06_07_F1
.set Timer2_TimerUDB_sT24_timerdp_u2__A0_A1_REG, CYREG_B1_UDB06_A0_A1
.set Timer2_TimerUDB_sT24_timerdp_u2__A0_REG, CYREG_B1_UDB06_A0
.set Timer2_TimerUDB_sT24_timerdp_u2__A1_REG, CYREG_B1_UDB06_A1
.set Timer2_TimerUDB_sT24_timerdp_u2__D0_D1_REG, CYREG_B1_UDB06_D0_D1
.set Timer2_TimerUDB_sT24_timerdp_u2__D0_REG, CYREG_B1_UDB06_D0
.set Timer2_TimerUDB_sT24_timerdp_u2__D1_REG, CYREG_B1_UDB06_D1
.set Timer2_TimerUDB_sT24_timerdp_u2__DP_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set Timer2_TimerUDB_sT24_timerdp_u2__F0_F1_REG, CYREG_B1_UDB06_F0_F1
.set Timer2_TimerUDB_sT24_timerdp_u2__F0_REG, CYREG_B1_UDB06_F0
.set Timer2_TimerUDB_sT24_timerdp_u2__F1_REG, CYREG_B1_UDB06_F1

/* UART_1 */
.set UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set UART_1_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B1_UDB11_CTL
.set UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B1_UDB11_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B1_UDB11_CTL
.set UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B1_UDB11_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B1_UDB11_MSK
.set UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B1_UDB11_MSK
.set UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB11_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB11_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B1_UDB11_ST
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB08_09_A0
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB08_09_A1
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB08_09_D0
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB08_09_D1
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB08_09_F0
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB08_09_F1
.set UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B1_UDB08_A0_A1
.set UART_1_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B1_UDB08_A0
.set UART_1_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B1_UDB08_A1
.set UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B1_UDB08_D0_D1
.set UART_1_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B1_UDB08_D0
.set UART_1_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B1_UDB08_D1
.set UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B1_UDB08_F0_F1
.set UART_1_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B1_UDB08_F0
.set UART_1_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B1_UDB08_F1
.set UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B0_UDB11_12_ST
.set UART_1_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_1_BUART_sRX_RxSts__3__POS, 3
.set UART_1_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_1_BUART_sRX_RxSts__4__POS, 4
.set UART_1_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_1_BUART_sRX_RxSts__5__POS, 5
.set UART_1_BUART_sRX_RxSts__MASK, 0x38
.set UART_1_BUART_sRX_RxSts__MASK_REG, CYREG_B0_UDB11_MSK
.set UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set UART_1_BUART_sRX_RxSts__STATUS_REG, CYREG_B0_UDB11_ST
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B0_UDB13_14_A0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B0_UDB13_14_A1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B0_UDB13_14_D0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B0_UDB13_14_D1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B0_UDB13_14_F0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B0_UDB13_14_F1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B0_UDB13_A0_A1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B0_UDB13_A0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B0_UDB13_A1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B0_UDB13_D0_D1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B0_UDB13_D0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B0_UDB13_D1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B0_UDB13_F0_F1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B0_UDB13_F0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B0_UDB13_F1
.set UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB15_A0_A1
.set UART_1_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB15_A0
.set UART_1_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB15_A1
.set UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB15_D0_D1
.set UART_1_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB15_D0
.set UART_1_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB15_D1
.set UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB15_F0_F1
.set UART_1_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB15_F0
.set UART_1_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB15_F1
.set UART_1_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_1_BUART_sTX_TxSts__0__POS, 0
.set UART_1_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_1_BUART_sTX_TxSts__1__POS, 1
.set UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B0_UDB12_13_ST
.set UART_1_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_1_BUART_sTX_TxSts__2__POS, 2
.set UART_1_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_1_BUART_sTX_TxSts__3__POS, 3
.set UART_1_BUART_sTX_TxSts__MASK, 0x0F
.set UART_1_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB12_MSK
.set UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set UART_1_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB12_ST
.set UART_1_IntClock__CFG0, CYREG_CLKDIST_DCFG3_CFG0
.set UART_1_IntClock__CFG1, CYREG_CLKDIST_DCFG3_CFG1
.set UART_1_IntClock__CFG2, CYREG_CLKDIST_DCFG3_CFG2
.set UART_1_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_1_IntClock__INDEX, 0x03
.set UART_1_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_1_IntClock__PM_ACT_MSK, 0x08
.set UART_1_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_1_IntClock__PM_STBY_MSK, 0x08

/* UART_2 */
.set UART_2_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set UART_2_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB09_10_CTL
.set UART_2_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB09_10_CTL
.set UART_2_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB09_10_CTL
.set UART_2_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB09_10_CTL
.set UART_2_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB09_10_MSK
.set UART_2_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB09_10_MSK
.set UART_2_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB09_10_MSK
.set UART_2_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB09_10_MSK
.set UART_2_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set UART_2_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B0_UDB09_CTL
.set UART_2_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B0_UDB09_ST_CTL
.set UART_2_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B0_UDB09_CTL
.set UART_2_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B0_UDB09_ST_CTL
.set UART_2_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set UART_2_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set UART_2_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B0_UDB09_MSK
.set UART_2_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set UART_2_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB09_10_ST
.set UART_2_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B0_UDB09_MSK
.set UART_2_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set UART_2_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set UART_2_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set UART_2_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB09_ST_CTL
.set UART_2_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB09_ST_CTL
.set UART_2_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B0_UDB09_ST
.set UART_2_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB09_10_A0
.set UART_2_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB09_10_A1
.set UART_2_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB09_10_D0
.set UART_2_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB09_10_D1
.set UART_2_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set UART_2_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB09_10_F0
.set UART_2_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB09_10_F1
.set UART_2_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B1_UDB09_A0_A1
.set UART_2_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B1_UDB09_A0
.set UART_2_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B1_UDB09_A1
.set UART_2_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B1_UDB09_D0_D1
.set UART_2_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B1_UDB09_D0
.set UART_2_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B1_UDB09_D1
.set UART_2_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set UART_2_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B1_UDB09_F0_F1
.set UART_2_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B1_UDB09_F0
.set UART_2_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B1_UDB09_F1
.set UART_2_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set UART_2_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B1_UDB04_05_ST
.set UART_2_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_2_BUART_sRX_RxSts__3__POS, 3
.set UART_2_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_2_BUART_sRX_RxSts__4__POS, 4
.set UART_2_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_2_BUART_sRX_RxSts__5__POS, 5
.set UART_2_BUART_sRX_RxSts__MASK, 0x38
.set UART_2_BUART_sRX_RxSts__MASK_REG, CYREG_B1_UDB04_MSK
.set UART_2_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set UART_2_BUART_sRX_RxSts__STATUS_REG, CYREG_B1_UDB04_ST
.set UART_2_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B1_UDB11_A0_A1
.set UART_2_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B1_UDB11_A0
.set UART_2_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B1_UDB11_A1
.set UART_2_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B1_UDB11_D0_D1
.set UART_2_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B1_UDB11_D0
.set UART_2_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B1_UDB11_D1
.set UART_2_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set UART_2_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B1_UDB11_F0_F1
.set UART_2_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B1_UDB11_F0
.set UART_2_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B1_UDB11_F1
.set UART_2_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set UART_2_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set UART_2_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB10_11_A0
.set UART_2_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB10_11_A1
.set UART_2_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB10_11_D0
.set UART_2_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB10_11_D1
.set UART_2_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set UART_2_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB10_11_F0
.set UART_2_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB10_11_F1
.set UART_2_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB10_A0_A1
.set UART_2_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB10_A0
.set UART_2_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB10_A1
.set UART_2_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB10_D0_D1
.set UART_2_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB10_D0
.set UART_2_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB10_D1
.set UART_2_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set UART_2_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB10_F0_F1
.set UART_2_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB10_F0
.set UART_2_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB10_F1
.set UART_2_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_2_BUART_sTX_TxSts__0__POS, 0
.set UART_2_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_2_BUART_sTX_TxSts__1__POS, 1
.set UART_2_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set UART_2_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B0_UDB13_14_ST
.set UART_2_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_2_BUART_sTX_TxSts__2__POS, 2
.set UART_2_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_2_BUART_sTX_TxSts__3__POS, 3
.set UART_2_BUART_sTX_TxSts__MASK, 0x0F
.set UART_2_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB13_MSK
.set UART_2_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set UART_2_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB13_ST
.set UART_2_IntClock__CFG0, CYREG_CLKDIST_DCFG4_CFG0
.set UART_2_IntClock__CFG1, CYREG_CLKDIST_DCFG4_CFG1
.set UART_2_IntClock__CFG2, CYREG_CLKDIST_DCFG4_CFG2
.set UART_2_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_2_IntClock__INDEX, 0x04
.set UART_2_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_2_IntClock__PM_ACT_MSK, 0x10
.set UART_2_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_2_IntClock__PM_STBY_MSK, 0x10

/* UART_3 */
.set UART_3_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B0_UDB08_09_A0
.set UART_3_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B0_UDB08_09_A1
.set UART_3_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B0_UDB08_09_D0
.set UART_3_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B0_UDB08_09_D1
.set UART_3_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set UART_3_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B0_UDB08_09_F0
.set UART_3_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B0_UDB08_09_F1
.set UART_3_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B0_UDB08_A0_A1
.set UART_3_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B0_UDB08_A0
.set UART_3_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B0_UDB08_A1
.set UART_3_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B0_UDB08_D0_D1
.set UART_3_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B0_UDB08_D0
.set UART_3_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B0_UDB08_D1
.set UART_3_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set UART_3_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B0_UDB08_F0_F1
.set UART_3_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B0_UDB08_F0
.set UART_3_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B0_UDB08_F1
.set UART_3_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB11_12_A0
.set UART_3_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB11_12_A1
.set UART_3_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB11_12_D0
.set UART_3_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB11_12_D1
.set UART_3_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set UART_3_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB11_12_F0
.set UART_3_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB11_12_F1
.set UART_3_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB11_A0_A1
.set UART_3_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB11_A0
.set UART_3_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB11_A1
.set UART_3_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB11_D0_D1
.set UART_3_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB11_D0
.set UART_3_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB11_D1
.set UART_3_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set UART_3_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB11_F0_F1
.set UART_3_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB11_F0
.set UART_3_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB11_F1
.set UART_3_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_3_BUART_sTX_TxSts__0__POS, 0
.set UART_3_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_3_BUART_sTX_TxSts__1__POS, 1
.set UART_3_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set UART_3_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B1_UDB08_09_ST
.set UART_3_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_3_BUART_sTX_TxSts__2__POS, 2
.set UART_3_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_3_BUART_sTX_TxSts__3__POS, 3
.set UART_3_BUART_sTX_TxSts__MASK, 0x0F
.set UART_3_BUART_sTX_TxSts__MASK_REG, CYREG_B1_UDB08_MSK
.set UART_3_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set UART_3_BUART_sTX_TxSts__STATUS_REG, CYREG_B1_UDB08_ST
.set UART_3_IntClock__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set UART_3_IntClock__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set UART_3_IntClock__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set UART_3_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_3_IntClock__INDEX, 0x02
.set UART_3_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_3_IntClock__PM_ACT_MSK, 0x04
.set UART_3_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_3_IntClock__PM_STBY_MSK, 0x04

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 24
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E160069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 24
.set CYDEV_CHIP_MEMBER_4AA, 23
.set CYDEV_CHIP_MEMBER_4AB, 28
.set CYDEV_CHIP_MEMBER_4AC, 14
.set CYDEV_CHIP_MEMBER_4D, 18
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 25
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 22
.set CYDEV_CHIP_MEMBER_4I, 30
.set CYDEV_CHIP_MEMBER_4J, 19
.set CYDEV_CHIP_MEMBER_4K, 20
.set CYDEV_CHIP_MEMBER_4L, 29
.set CYDEV_CHIP_MEMBER_4M, 27
.set CYDEV_CHIP_MEMBER_4N, 11
.set CYDEV_CHIP_MEMBER_4O, 8
.set CYDEV_CHIP_MEMBER_4P, 26
.set CYDEV_CHIP_MEMBER_4Q, 15
.set CYDEV_CHIP_MEMBER_4R, 9
.set CYDEV_CHIP_MEMBER_4S, 12
.set CYDEV_CHIP_MEMBER_4T, 10
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 21
.set CYDEV_CHIP_MEMBER_4W, 13
.set CYDEV_CHIP_MEMBER_4X, 7
.set CYDEV_CHIP_MEMBER_4Y, 16
.set CYDEV_CHIP_MEMBER_4Z, 17
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 31
.set CYDEV_CHIP_MEMBER_FM3, 35
.set CYDEV_CHIP_MEMBER_FM4, 36
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 32
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 33
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 34
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4AA_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AB_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AC_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4W_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4X_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Y_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Z_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x200
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x0000003F
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP, 1
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
