Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date             : Thu May 20 22:48:41 2021
| Host             : iisclap-Inspiron-5537 running 64-bit Ubuntu 18.04.5 LTS
| Command          : report_power -file top_fpga_power_routed.rpt -pb top_fpga_power_summary_routed.pb -rpx top_fpga_power_routed.rpx
| Design           : top_fpga
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.427        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.332        |
| Device Static (W)        | 0.096        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 80.1         |
| Junction Temperature (C) | 29.9         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.001 |        8 |       --- |             --- |
| Slice Logic    |     0.108 |    26153 |       --- |             --- |
|   LUT as Logic |     0.104 |    15873 |     17600 |           90.19 |
|   Register     |     0.002 |     6631 |     35200 |           18.84 |
|   F7/F8 Muxes  |     0.001 |     1935 |     17600 |           10.99 |
|   CARRY4       |    <0.001 |      161 |      4400 |            3.66 |
|   BUFG         |    <0.001 |        5 |        32 |           15.63 |
|   Others       |     0.000 |      140 |       --- |             --- |
| Signals        |     0.111 |    16413 |       --- |             --- |
| Block RAM      |     0.002 |      6.5 |        60 |           10.83 |
| MMCM           |     0.106 |        1 |         2 |           50.00 |
| DSPs           |    <0.001 |        1 |        80 |            1.25 |
| I/O            |     0.001 |       20 |       100 |           20.00 |
| XADC           |     0.002 |        1 |       --- |             --- |
| Static Power   |     0.096 |          |           |                 |
| Total          |     0.427 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.228 |       0.224 |      0.004 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.065 |       0.059 |      0.006 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.002 |       0.001 |      0.001 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccpint   |       1.000 |     0.018 |       0.000 |      0.018 |       NA    | Unspecified | NA         |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |       NA    | Unspecified | NA         |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |       NA    | Unspecified | NA         |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.021 |       0.001 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+----------------------+--------------------------------------------+-----------------+
| Clock                | Domain                                     | Constraint (ns) |
+----------------------+--------------------------------------------+-----------------+
| PLLOUT_clk_wiz_0     | clk_fpga_generator/inst/PLLOUT_clk_wiz_0   |            10.0 |
| PLLOUT_clk_wiz_0_1   | clk_fpga_generator/inst/PLLOUT_clk_wiz_0   |            10.0 |
| clk_in               | clk_in                                     |            10.0 |
| clkfbout_clk_wiz_0   | clk_fpga_generator/inst/clkfbout_clk_wiz_0 |            10.0 |
| clkfbout_clk_wiz_0_1 | clk_fpga_generator/inst/clkfbout_clk_wiz_0 |            10.0 |
| sys_clk_pin          | clk_in                                     |            10.0 |
+----------------------+--------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------+-----------+
| Name                   | Power (W) |
+------------------------+-----------+
| top_fpga               |     0.332 |
|   clk_fpga_generator   |     0.106 |
|     inst               |     0.106 |
|   top_digital_inst     |     0.221 |
|     BOOT               |     0.002 |
|     CORE               |     0.033 |
|       clock_module_0   |     0.005 |
|       dbg_0            |     0.008 |
|       execution_unit_0 |     0.002 |
|       frontend_0       |     0.012 |
|       mem_backbone_0   |     0.004 |
|       multiplier_0     |     0.002 |
|     DATAMEM            |     0.006 |
|     MEMTEST            |     0.001 |
|     PROGMEM            |     0.005 |
|     UART               |     0.171 |
|       regs             |     0.171 |
|     clk_divider        |     0.001 |
|   xadc_inst            |     0.002 |
+------------------------+-----------+


