# compile vhdl design source files
vhdl xil_defaultlib  \
"sd_axi_tester_tb_func_synth.vhd" \
"../../../../../BFISA.srcs/sim_2/imports/Jim/sd_axi_tester_tb.vhd" \

# Do not sort compile order
nosort
