<dec f='llvm/llvm/include/llvm/CodeGen/FastISel.h' l='397' type='unsigned int llvm::FastISel::fastEmitInst_r(unsigned int MachineInstOpcode, const llvm::TargetRegisterClass * RC, unsigned int Op0, bool Op0IsKill)'/>
<def f='llvm/llvm/lib/CodeGen/SelectionDAG/FastISel.cpp' l='2057' ll='2076' type='unsigned int llvm::FastISel::fastEmitInst_r(unsigned int MachineInstOpcode, const llvm::TargetRegisterClass * RC, unsigned int Op0, bool Op0IsKill)'/>
<doc f='llvm/llvm/include/llvm/CodeGen/FastISel.h' l='395'>/// Emit a MachineInstr with one register operand and a result register
  /// in the given register class.</doc>
<use f='llvm/llvm/lib/Target/AArch64/AArch64FastISel.cpp' l='2908' u='c' c='_ZN12_GLOBAL__N_115AArch64FastISel13selectIntToFPEPKN4llvm11InstructionEb'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64FastISel.cpp' l='4817' u='c' c='_ZN12_GLOBAL__N_115AArch64FastISel13selectBitCastEPKN4llvm11InstructionE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCFastISel.cpp' l='2443' u='c' c='_ZN12_GLOBAL__N_111PPCFastISel14fastEmitInst_rEjPKN4llvm19TargetRegisterClassEjb'/>
