Loading plugins phase: Elapsed time ==> 0s.115ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\Ahmad Negm\Desktop\6.115\FP\psoc_vga_project final\vga.cydsn\vga.cyprj -d CY8C5888LTI-LP097 -s C:\Users\Ahmad Negm\Desktop\6.115\FP\psoc_vga_project final\vga.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.467ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.062ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  vga.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Ahmad Negm\Desktop\6.115\FP\psoc_vga_project final\vga.cydsn\vga.cyprj -dcpsoc3 vga.v -verilog
======================================================================

======================================================================
Compiling:  vga.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Ahmad Negm\Desktop\6.115\FP\psoc_vga_project final\vga.cydsn\vga.cyprj -dcpsoc3 vga.v -verilog
======================================================================

======================================================================
Compiling:  vga.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Ahmad Negm\Desktop\6.115\FP\psoc_vga_project final\vga.cydsn\vga.cyprj -dcpsoc3 -verilog vga.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Tue May 12 05:25:59 2020


======================================================================
Compiling:  vga.v
Program  :   vpp
Options  :    -yv2 -q10 vga.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Tue May 12 05:25:59 2020

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'vga.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  vga.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Ahmad Negm\Desktop\6.115\FP\psoc_vga_project final\vga.cydsn\vga.cyprj -dcpsoc3 -verilog vga.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Tue May 12 05:25:59 2020

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Ahmad Negm\Desktop\6.115\FP\psoc_vga_project final\vga.cydsn\codegentemp\vga.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\Ahmad Negm\Desktop\6.115\FP\psoc_vga_project final\vga.cydsn\codegentemp\vga.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  vga.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Ahmad Negm\Desktop\6.115\FP\psoc_vga_project final\vga.cydsn\vga.cyprj -dcpsoc3 -verilog vga.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Tue May 12 05:26:00 2020

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Ahmad Negm\Desktop\6.115\FP\psoc_vga_project final\vga.cydsn\codegentemp\vga.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\Ahmad Negm\Desktop\6.115\FP\psoc_vga_project final\vga.cydsn\codegentemp\vga.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\VERT:PWMUDB:km_run\
	\VERT:PWMUDB:ctrl_cmpmode2_2\
	\VERT:PWMUDB:ctrl_cmpmode2_1\
	\VERT:PWMUDB:ctrl_cmpmode2_0\
	\VERT:PWMUDB:ctrl_cmpmode1_2\
	\VERT:PWMUDB:ctrl_cmpmode1_1\
	\VERT:PWMUDB:ctrl_cmpmode1_0\
	\VERT:PWMUDB:capt_rising\
	\VERT:PWMUDB:capt_falling\
	\VERT:PWMUDB:trig_rise\
	\VERT:PWMUDB:trig_fall\
	\VERT:PWMUDB:sc_kill\
	\VERT:PWMUDB:min_kill\
	\VERT:PWMUDB:km_tc\
	\VERT:PWMUDB:db_tc\
	\VERT:PWMUDB:dith_sel\
	\VERT:PWMUDB:compare2\
	\VERT:Net_101\
	Net_1736
	Net_1737
	\VERT:PWMUDB:cmp2\
	\VERT:PWMUDB:MODULE_1:b_31\
	\VERT:PWMUDB:MODULE_1:b_30\
	\VERT:PWMUDB:MODULE_1:b_29\
	\VERT:PWMUDB:MODULE_1:b_28\
	\VERT:PWMUDB:MODULE_1:b_27\
	\VERT:PWMUDB:MODULE_1:b_26\
	\VERT:PWMUDB:MODULE_1:b_25\
	\VERT:PWMUDB:MODULE_1:b_24\
	\VERT:PWMUDB:MODULE_1:b_23\
	\VERT:PWMUDB:MODULE_1:b_22\
	\VERT:PWMUDB:MODULE_1:b_21\
	\VERT:PWMUDB:MODULE_1:b_20\
	\VERT:PWMUDB:MODULE_1:b_19\
	\VERT:PWMUDB:MODULE_1:b_18\
	\VERT:PWMUDB:MODULE_1:b_17\
	\VERT:PWMUDB:MODULE_1:b_16\
	\VERT:PWMUDB:MODULE_1:b_15\
	\VERT:PWMUDB:MODULE_1:b_14\
	\VERT:PWMUDB:MODULE_1:b_13\
	\VERT:PWMUDB:MODULE_1:b_12\
	\VERT:PWMUDB:MODULE_1:b_11\
	\VERT:PWMUDB:MODULE_1:b_10\
	\VERT:PWMUDB:MODULE_1:b_9\
	\VERT:PWMUDB:MODULE_1:b_8\
	\VERT:PWMUDB:MODULE_1:b_7\
	\VERT:PWMUDB:MODULE_1:b_6\
	\VERT:PWMUDB:MODULE_1:b_5\
	\VERT:PWMUDB:MODULE_1:b_4\
	\VERT:PWMUDB:MODULE_1:b_3\
	\VERT:PWMUDB:MODULE_1:b_2\
	\VERT:PWMUDB:MODULE_1:b_1\
	\VERT:PWMUDB:MODULE_1:b_0\
	\VERT:PWMUDB:MODULE_1:g2:a0:a_31\
	\VERT:PWMUDB:MODULE_1:g2:a0:a_30\
	\VERT:PWMUDB:MODULE_1:g2:a0:a_29\
	\VERT:PWMUDB:MODULE_1:g2:a0:a_28\
	\VERT:PWMUDB:MODULE_1:g2:a0:a_27\
	\VERT:PWMUDB:MODULE_1:g2:a0:a_26\
	\VERT:PWMUDB:MODULE_1:g2:a0:a_25\
	\VERT:PWMUDB:MODULE_1:g2:a0:a_24\
	\VERT:PWMUDB:MODULE_1:g2:a0:b_31\
	\VERT:PWMUDB:MODULE_1:g2:a0:b_30\
	\VERT:PWMUDB:MODULE_1:g2:a0:b_29\
	\VERT:PWMUDB:MODULE_1:g2:a0:b_28\
	\VERT:PWMUDB:MODULE_1:g2:a0:b_27\
	\VERT:PWMUDB:MODULE_1:g2:a0:b_26\
	\VERT:PWMUDB:MODULE_1:g2:a0:b_25\
	\VERT:PWMUDB:MODULE_1:g2:a0:b_24\
	\VERT:PWMUDB:MODULE_1:g2:a0:b_23\
	\VERT:PWMUDB:MODULE_1:g2:a0:b_22\
	\VERT:PWMUDB:MODULE_1:g2:a0:b_21\
	\VERT:PWMUDB:MODULE_1:g2:a0:b_20\
	\VERT:PWMUDB:MODULE_1:g2:a0:b_19\
	\VERT:PWMUDB:MODULE_1:g2:a0:b_18\
	\VERT:PWMUDB:MODULE_1:g2:a0:b_17\
	\VERT:PWMUDB:MODULE_1:g2:a0:b_16\
	\VERT:PWMUDB:MODULE_1:g2:a0:b_15\
	\VERT:PWMUDB:MODULE_1:g2:a0:b_14\
	\VERT:PWMUDB:MODULE_1:g2:a0:b_13\
	\VERT:PWMUDB:MODULE_1:g2:a0:b_12\
	\VERT:PWMUDB:MODULE_1:g2:a0:b_11\
	\VERT:PWMUDB:MODULE_1:g2:a0:b_10\
	\VERT:PWMUDB:MODULE_1:g2:a0:b_9\
	\VERT:PWMUDB:MODULE_1:g2:a0:b_8\
	\VERT:PWMUDB:MODULE_1:g2:a0:b_7\
	\VERT:PWMUDB:MODULE_1:g2:a0:b_6\
	\VERT:PWMUDB:MODULE_1:g2:a0:b_5\
	\VERT:PWMUDB:MODULE_1:g2:a0:b_4\
	\VERT:PWMUDB:MODULE_1:g2:a0:b_3\
	\VERT:PWMUDB:MODULE_1:g2:a0:b_2\
	\VERT:PWMUDB:MODULE_1:g2:a0:b_1\
	\VERT:PWMUDB:MODULE_1:g2:a0:b_0\
	\VERT:PWMUDB:MODULE_1:g2:a0:s_31\
	\VERT:PWMUDB:MODULE_1:g2:a0:s_30\
	\VERT:PWMUDB:MODULE_1:g2:a0:s_29\
	\VERT:PWMUDB:MODULE_1:g2:a0:s_28\
	\VERT:PWMUDB:MODULE_1:g2:a0:s_27\
	\VERT:PWMUDB:MODULE_1:g2:a0:s_26\
	\VERT:PWMUDB:MODULE_1:g2:a0:s_25\
	\VERT:PWMUDB:MODULE_1:g2:a0:s_24\
	\VERT:PWMUDB:MODULE_1:g2:a0:s_23\
	\VERT:PWMUDB:MODULE_1:g2:a0:s_22\
	\VERT:PWMUDB:MODULE_1:g2:a0:s_21\
	\VERT:PWMUDB:MODULE_1:g2:a0:s_20\
	\VERT:PWMUDB:MODULE_1:g2:a0:s_19\
	\VERT:PWMUDB:MODULE_1:g2:a0:s_18\
	\VERT:PWMUDB:MODULE_1:g2:a0:s_17\
	\VERT:PWMUDB:MODULE_1:g2:a0:s_16\
	\VERT:PWMUDB:MODULE_1:g2:a0:s_15\
	\VERT:PWMUDB:MODULE_1:g2:a0:s_14\
	\VERT:PWMUDB:MODULE_1:g2:a0:s_13\
	\VERT:PWMUDB:MODULE_1:g2:a0:s_12\
	\VERT:PWMUDB:MODULE_1:g2:a0:s_11\
	\VERT:PWMUDB:MODULE_1:g2:a0:s_10\
	\VERT:PWMUDB:MODULE_1:g2:a0:s_9\
	\VERT:PWMUDB:MODULE_1:g2:a0:s_8\
	\VERT:PWMUDB:MODULE_1:g2:a0:s_7\
	\VERT:PWMUDB:MODULE_1:g2:a0:s_6\
	\VERT:PWMUDB:MODULE_1:g2:a0:s_5\
	\VERT:PWMUDB:MODULE_1:g2:a0:s_4\
	\VERT:PWMUDB:MODULE_1:g2:a0:s_3\
	\VERT:PWMUDB:MODULE_1:g2:a0:s_2\
	\VERT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\VERT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\VERT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\VERT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\VERT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\VERT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\VERT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_1738
	Net_1735
	\VERT:Net_113\
	\VERT:Net_107\
	\VERT:Net_114\
	\HORIZ:PWMUDB:km_run\
	\HORIZ:PWMUDB:ctrl_cmpmode2_2\
	\HORIZ:PWMUDB:ctrl_cmpmode2_1\
	\HORIZ:PWMUDB:ctrl_cmpmode2_0\
	\HORIZ:PWMUDB:ctrl_cmpmode1_2\
	\HORIZ:PWMUDB:ctrl_cmpmode1_1\
	\HORIZ:PWMUDB:ctrl_cmpmode1_0\
	\HORIZ:PWMUDB:capt_rising\
	\HORIZ:PWMUDB:capt_falling\
	\HORIZ:PWMUDB:trig_rise\
	\HORIZ:PWMUDB:trig_fall\
	\HORIZ:PWMUDB:sc_kill\
	\HORIZ:PWMUDB:min_kill\
	\HORIZ:PWMUDB:km_tc\
	\HORIZ:PWMUDB:db_tc\
	\HORIZ:PWMUDB:dith_sel\
	\HORIZ:Net_101\
	\HORIZ:Net_96\
	\HORIZ:PWMUDB:MODULE_2:b_31\
	\HORIZ:PWMUDB:MODULE_2:b_30\
	\HORIZ:PWMUDB:MODULE_2:b_29\
	\HORIZ:PWMUDB:MODULE_2:b_28\
	\HORIZ:PWMUDB:MODULE_2:b_27\
	\HORIZ:PWMUDB:MODULE_2:b_26\
	\HORIZ:PWMUDB:MODULE_2:b_25\
	\HORIZ:PWMUDB:MODULE_2:b_24\
	\HORIZ:PWMUDB:MODULE_2:b_23\
	\HORIZ:PWMUDB:MODULE_2:b_22\
	\HORIZ:PWMUDB:MODULE_2:b_21\
	\HORIZ:PWMUDB:MODULE_2:b_20\
	\HORIZ:PWMUDB:MODULE_2:b_19\
	\HORIZ:PWMUDB:MODULE_2:b_18\
	\HORIZ:PWMUDB:MODULE_2:b_17\
	\HORIZ:PWMUDB:MODULE_2:b_16\
	\HORIZ:PWMUDB:MODULE_2:b_15\
	\HORIZ:PWMUDB:MODULE_2:b_14\
	\HORIZ:PWMUDB:MODULE_2:b_13\
	\HORIZ:PWMUDB:MODULE_2:b_12\
	\HORIZ:PWMUDB:MODULE_2:b_11\
	\HORIZ:PWMUDB:MODULE_2:b_10\
	\HORIZ:PWMUDB:MODULE_2:b_9\
	\HORIZ:PWMUDB:MODULE_2:b_8\
	\HORIZ:PWMUDB:MODULE_2:b_7\
	\HORIZ:PWMUDB:MODULE_2:b_6\
	\HORIZ:PWMUDB:MODULE_2:b_5\
	\HORIZ:PWMUDB:MODULE_2:b_4\
	\HORIZ:PWMUDB:MODULE_2:b_3\
	\HORIZ:PWMUDB:MODULE_2:b_2\
	\HORIZ:PWMUDB:MODULE_2:b_1\
	\HORIZ:PWMUDB:MODULE_2:b_0\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:a_31\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:a_30\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:a_29\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:a_28\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:a_27\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:a_26\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:a_25\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:a_24\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:b_31\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:b_30\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:b_29\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:b_28\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:b_27\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:b_26\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:b_25\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:b_24\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:b_23\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:b_22\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:b_21\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:b_20\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:b_19\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:b_18\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:b_17\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:b_16\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:b_15\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:b_14\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:b_13\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:b_12\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:b_11\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:b_10\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:b_9\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:b_8\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:b_7\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:b_6\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:b_5\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:b_4\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:b_3\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:b_2\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:b_1\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:b_0\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:s_31\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:s_30\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:s_29\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:s_28\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:s_27\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:s_26\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:s_25\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:s_24\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:s_23\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:s_22\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:s_21\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:s_20\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:s_19\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:s_18\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:s_17\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:s_16\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:s_15\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:s_14\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:s_13\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:s_12\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:s_11\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:s_10\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:s_9\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:s_8\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:s_7\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:s_6\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:s_5\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:s_4\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:s_3\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:s_2\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_1754
	Net_1748
	Net_1747
	\HORIZ:Net_113\
	\HORIZ:Net_107\
	\HORIZ:Net_114\
	\VSYNC:PWMUDB:km_run\
	\VSYNC:PWMUDB:ctrl_cmpmode2_2\
	\VSYNC:PWMUDB:ctrl_cmpmode2_1\
	\VSYNC:PWMUDB:ctrl_cmpmode2_0\
	\VSYNC:PWMUDB:ctrl_cmpmode1_2\
	\VSYNC:PWMUDB:ctrl_cmpmode1_1\
	\VSYNC:PWMUDB:ctrl_cmpmode1_0\
	\VSYNC:PWMUDB:capt_rising\
	\VSYNC:PWMUDB:capt_falling\
	\VSYNC:PWMUDB:trig_fall\
	\VSYNC:PWMUDB:sc_kill\
	\VSYNC:PWMUDB:min_kill\
	\VSYNC:PWMUDB:km_tc\
	\VSYNC:PWMUDB:db_tc\
	\VSYNC:PWMUDB:dith_sel\
	\VSYNC:PWMUDB:compare2\
	\VSYNC:Net_101\
	Net_1759
	Net_1760
	\VSYNC:PWMUDB:cmp2\
	\VSYNC:PWMUDB:MODULE_3:b_31\
	\VSYNC:PWMUDB:MODULE_3:b_30\
	\VSYNC:PWMUDB:MODULE_3:b_29\
	\VSYNC:PWMUDB:MODULE_3:b_28\
	\VSYNC:PWMUDB:MODULE_3:b_27\
	\VSYNC:PWMUDB:MODULE_3:b_26\
	\VSYNC:PWMUDB:MODULE_3:b_25\
	\VSYNC:PWMUDB:MODULE_3:b_24\
	\VSYNC:PWMUDB:MODULE_3:b_23\
	\VSYNC:PWMUDB:MODULE_3:b_22\
	\VSYNC:PWMUDB:MODULE_3:b_21\
	\VSYNC:PWMUDB:MODULE_3:b_20\
	\VSYNC:PWMUDB:MODULE_3:b_19\
	\VSYNC:PWMUDB:MODULE_3:b_18\
	\VSYNC:PWMUDB:MODULE_3:b_17\
	\VSYNC:PWMUDB:MODULE_3:b_16\
	\VSYNC:PWMUDB:MODULE_3:b_15\
	\VSYNC:PWMUDB:MODULE_3:b_14\
	\VSYNC:PWMUDB:MODULE_3:b_13\
	\VSYNC:PWMUDB:MODULE_3:b_12\
	\VSYNC:PWMUDB:MODULE_3:b_11\
	\VSYNC:PWMUDB:MODULE_3:b_10\
	\VSYNC:PWMUDB:MODULE_3:b_9\
	\VSYNC:PWMUDB:MODULE_3:b_8\
	\VSYNC:PWMUDB:MODULE_3:b_7\
	\VSYNC:PWMUDB:MODULE_3:b_6\
	\VSYNC:PWMUDB:MODULE_3:b_5\
	\VSYNC:PWMUDB:MODULE_3:b_4\
	\VSYNC:PWMUDB:MODULE_3:b_3\
	\VSYNC:PWMUDB:MODULE_3:b_2\
	\VSYNC:PWMUDB:MODULE_3:b_1\
	\VSYNC:PWMUDB:MODULE_3:b_0\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:a_31\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:a_30\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:a_29\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:a_28\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:a_27\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:a_26\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:a_25\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:a_24\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:b_31\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:b_30\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:b_29\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:b_28\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:b_27\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:b_26\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:b_25\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:b_24\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:b_23\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:b_22\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:b_21\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:b_20\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:b_19\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:b_18\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:b_17\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:b_16\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:b_15\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:b_14\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:b_13\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:b_12\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:b_11\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:b_10\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:b_9\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:b_8\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:b_7\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:b_6\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:b_5\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:b_4\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:b_3\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:b_2\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:b_1\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:b_0\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:s_31\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:s_30\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:s_29\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:s_28\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:s_27\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:s_26\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:s_25\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:s_24\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:s_23\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:s_22\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:s_21\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:s_20\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:s_19\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:s_18\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:s_17\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:s_16\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:s_15\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:s_14\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:s_13\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:s_12\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:s_11\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:s_10\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:s_9\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:s_8\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:s_7\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:s_6\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:s_5\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:s_4\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:s_3\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:s_2\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_31\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_30\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_29\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_28\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_27\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_26\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_1761
	Net_1758
	\VSYNC:Net_113\
	\VSYNC:Net_107\
	\VSYNC:Net_114\
	\HSYNC:PWMUDB:km_run\
	\HSYNC:PWMUDB:ctrl_cmpmode2_2\
	\HSYNC:PWMUDB:ctrl_cmpmode2_1\
	\HSYNC:PWMUDB:ctrl_cmpmode2_0\
	\HSYNC:PWMUDB:ctrl_cmpmode1_2\
	\HSYNC:PWMUDB:ctrl_cmpmode1_1\
	\HSYNC:PWMUDB:ctrl_cmpmode1_0\
	\HSYNC:PWMUDB:capt_rising\
	\HSYNC:PWMUDB:capt_falling\
	\HSYNC:PWMUDB:trig_fall\
	\HSYNC:PWMUDB:sc_kill\
	\HSYNC:PWMUDB:min_kill\
	\HSYNC:PWMUDB:km_tc\
	\HSYNC:PWMUDB:db_tc\
	\HSYNC:PWMUDB:dith_sel\
	\HSYNC:PWMUDB:compare2\
	\HSYNC:Net_101\
	Net_1770
	Net_1771
	\HSYNC:PWMUDB:cmp2\
	\HSYNC:PWMUDB:MODULE_4:b_31\
	\HSYNC:PWMUDB:MODULE_4:b_30\
	\HSYNC:PWMUDB:MODULE_4:b_29\
	\HSYNC:PWMUDB:MODULE_4:b_28\
	\HSYNC:PWMUDB:MODULE_4:b_27\
	\HSYNC:PWMUDB:MODULE_4:b_26\
	\HSYNC:PWMUDB:MODULE_4:b_25\
	\HSYNC:PWMUDB:MODULE_4:b_24\
	\HSYNC:PWMUDB:MODULE_4:b_23\
	\HSYNC:PWMUDB:MODULE_4:b_22\
	\HSYNC:PWMUDB:MODULE_4:b_21\
	\HSYNC:PWMUDB:MODULE_4:b_20\
	\HSYNC:PWMUDB:MODULE_4:b_19\
	\HSYNC:PWMUDB:MODULE_4:b_18\
	\HSYNC:PWMUDB:MODULE_4:b_17\
	\HSYNC:PWMUDB:MODULE_4:b_16\
	\HSYNC:PWMUDB:MODULE_4:b_15\
	\HSYNC:PWMUDB:MODULE_4:b_14\
	\HSYNC:PWMUDB:MODULE_4:b_13\
	\HSYNC:PWMUDB:MODULE_4:b_12\
	\HSYNC:PWMUDB:MODULE_4:b_11\
	\HSYNC:PWMUDB:MODULE_4:b_10\
	\HSYNC:PWMUDB:MODULE_4:b_9\
	\HSYNC:PWMUDB:MODULE_4:b_8\
	\HSYNC:PWMUDB:MODULE_4:b_7\
	\HSYNC:PWMUDB:MODULE_4:b_6\
	\HSYNC:PWMUDB:MODULE_4:b_5\
	\HSYNC:PWMUDB:MODULE_4:b_4\
	\HSYNC:PWMUDB:MODULE_4:b_3\
	\HSYNC:PWMUDB:MODULE_4:b_2\
	\HSYNC:PWMUDB:MODULE_4:b_1\
	\HSYNC:PWMUDB:MODULE_4:b_0\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:a_31\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:a_30\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:a_29\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:a_28\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:a_27\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:a_26\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:a_25\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:a_24\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:b_31\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:b_30\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:b_29\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:b_28\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:b_27\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:b_26\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:b_25\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:b_24\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:b_23\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:b_22\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:b_21\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:b_20\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:b_19\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:b_18\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:b_17\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:b_16\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:b_15\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:b_14\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:b_13\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:b_12\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:b_11\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:b_10\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:b_9\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:b_8\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:b_7\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:b_6\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:b_5\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:b_4\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:b_3\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:b_2\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:b_1\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:b_0\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:s_31\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:s_30\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:s_29\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:s_28\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:s_27\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:s_26\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:s_25\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:s_24\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:s_23\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:s_22\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:s_21\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:s_20\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:s_19\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:s_18\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:s_17\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:s_16\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:s_15\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:s_14\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:s_13\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:s_12\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:s_11\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:s_10\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:s_9\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:s_8\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:s_7\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:s_6\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:s_5\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:s_4\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:s_3\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:s_2\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_31\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_30\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_29\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_28\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_27\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_26\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_1772
	Net_1769
	\HSYNC:Net_113\
	\HSYNC:Net_107\
	\HSYNC:Net_114\
	\PIXEL:control_bus_7\
	\PIXEL:control_bus_6\
	\UART:BUART:HalfDuplexSend\
	\UART:BUART:FinalAddrMode_2\
	\UART:BUART:FinalAddrMode_1\
	\UART:BUART:FinalAddrMode_0\
	\UART:BUART:reset_sr\
	Net_1897
	Net_1898

    Synthesized names
	\VERT:PWMUDB:add_vi_vv_MODGEN_1_31\
	\VERT:PWMUDB:add_vi_vv_MODGEN_1_30\
	\VERT:PWMUDB:add_vi_vv_MODGEN_1_29\
	\VERT:PWMUDB:add_vi_vv_MODGEN_1_28\
	\VERT:PWMUDB:add_vi_vv_MODGEN_1_27\
	\VERT:PWMUDB:add_vi_vv_MODGEN_1_26\
	\VERT:PWMUDB:add_vi_vv_MODGEN_1_25\
	\VERT:PWMUDB:add_vi_vv_MODGEN_1_24\
	\VERT:PWMUDB:add_vi_vv_MODGEN_1_23\
	\VERT:PWMUDB:add_vi_vv_MODGEN_1_22\
	\VERT:PWMUDB:add_vi_vv_MODGEN_1_21\
	\VERT:PWMUDB:add_vi_vv_MODGEN_1_20\
	\VERT:PWMUDB:add_vi_vv_MODGEN_1_19\
	\VERT:PWMUDB:add_vi_vv_MODGEN_1_18\
	\VERT:PWMUDB:add_vi_vv_MODGEN_1_17\
	\VERT:PWMUDB:add_vi_vv_MODGEN_1_16\
	\VERT:PWMUDB:add_vi_vv_MODGEN_1_15\
	\VERT:PWMUDB:add_vi_vv_MODGEN_1_14\
	\VERT:PWMUDB:add_vi_vv_MODGEN_1_13\
	\VERT:PWMUDB:add_vi_vv_MODGEN_1_12\
	\VERT:PWMUDB:add_vi_vv_MODGEN_1_11\
	\VERT:PWMUDB:add_vi_vv_MODGEN_1_10\
	\VERT:PWMUDB:add_vi_vv_MODGEN_1_9\
	\VERT:PWMUDB:add_vi_vv_MODGEN_1_8\
	\VERT:PWMUDB:add_vi_vv_MODGEN_1_7\
	\VERT:PWMUDB:add_vi_vv_MODGEN_1_6\
	\VERT:PWMUDB:add_vi_vv_MODGEN_1_5\
	\VERT:PWMUDB:add_vi_vv_MODGEN_1_4\
	\VERT:PWMUDB:add_vi_vv_MODGEN_1_3\
	\VERT:PWMUDB:add_vi_vv_MODGEN_1_2\
	\HORIZ:PWMUDB:add_vi_vv_MODGEN_2_31\
	\HORIZ:PWMUDB:add_vi_vv_MODGEN_2_30\
	\HORIZ:PWMUDB:add_vi_vv_MODGEN_2_29\
	\HORIZ:PWMUDB:add_vi_vv_MODGEN_2_28\
	\HORIZ:PWMUDB:add_vi_vv_MODGEN_2_27\
	\HORIZ:PWMUDB:add_vi_vv_MODGEN_2_26\
	\HORIZ:PWMUDB:add_vi_vv_MODGEN_2_25\
	\HORIZ:PWMUDB:add_vi_vv_MODGEN_2_24\
	\HORIZ:PWMUDB:add_vi_vv_MODGEN_2_23\
	\HORIZ:PWMUDB:add_vi_vv_MODGEN_2_22\
	\HORIZ:PWMUDB:add_vi_vv_MODGEN_2_21\
	\HORIZ:PWMUDB:add_vi_vv_MODGEN_2_20\
	\HORIZ:PWMUDB:add_vi_vv_MODGEN_2_19\
	\HORIZ:PWMUDB:add_vi_vv_MODGEN_2_18\
	\HORIZ:PWMUDB:add_vi_vv_MODGEN_2_17\
	\HORIZ:PWMUDB:add_vi_vv_MODGEN_2_16\
	\HORIZ:PWMUDB:add_vi_vv_MODGEN_2_15\
	\HORIZ:PWMUDB:add_vi_vv_MODGEN_2_14\
	\HORIZ:PWMUDB:add_vi_vv_MODGEN_2_13\
	\HORIZ:PWMUDB:add_vi_vv_MODGEN_2_12\
	\HORIZ:PWMUDB:add_vi_vv_MODGEN_2_11\
	\HORIZ:PWMUDB:add_vi_vv_MODGEN_2_10\
	\HORIZ:PWMUDB:add_vi_vv_MODGEN_2_9\
	\HORIZ:PWMUDB:add_vi_vv_MODGEN_2_8\
	\HORIZ:PWMUDB:add_vi_vv_MODGEN_2_7\
	\HORIZ:PWMUDB:add_vi_vv_MODGEN_2_6\
	\HORIZ:PWMUDB:add_vi_vv_MODGEN_2_5\
	\HORIZ:PWMUDB:add_vi_vv_MODGEN_2_4\
	\HORIZ:PWMUDB:add_vi_vv_MODGEN_2_3\
	\HORIZ:PWMUDB:add_vi_vv_MODGEN_2_2\
	\VSYNC:PWMUDB:add_vi_vv_MODGEN_3_31\
	\VSYNC:PWMUDB:add_vi_vv_MODGEN_3_30\
	\VSYNC:PWMUDB:add_vi_vv_MODGEN_3_29\
	\VSYNC:PWMUDB:add_vi_vv_MODGEN_3_28\
	\VSYNC:PWMUDB:add_vi_vv_MODGEN_3_27\
	\VSYNC:PWMUDB:add_vi_vv_MODGEN_3_26\
	\VSYNC:PWMUDB:add_vi_vv_MODGEN_3_25\
	\VSYNC:PWMUDB:add_vi_vv_MODGEN_3_24\
	\VSYNC:PWMUDB:add_vi_vv_MODGEN_3_23\
	\VSYNC:PWMUDB:add_vi_vv_MODGEN_3_22\
	\VSYNC:PWMUDB:add_vi_vv_MODGEN_3_21\
	\VSYNC:PWMUDB:add_vi_vv_MODGEN_3_20\
	\VSYNC:PWMUDB:add_vi_vv_MODGEN_3_19\
	\VSYNC:PWMUDB:add_vi_vv_MODGEN_3_18\
	\VSYNC:PWMUDB:add_vi_vv_MODGEN_3_17\
	\VSYNC:PWMUDB:add_vi_vv_MODGEN_3_16\
	\VSYNC:PWMUDB:add_vi_vv_MODGEN_3_15\
	\VSYNC:PWMUDB:add_vi_vv_MODGEN_3_14\
	\VSYNC:PWMUDB:add_vi_vv_MODGEN_3_13\
	\VSYNC:PWMUDB:add_vi_vv_MODGEN_3_12\
	\VSYNC:PWMUDB:add_vi_vv_MODGEN_3_11\
	\VSYNC:PWMUDB:add_vi_vv_MODGEN_3_10\
	\VSYNC:PWMUDB:add_vi_vv_MODGEN_3_9\
	\VSYNC:PWMUDB:add_vi_vv_MODGEN_3_8\
	\VSYNC:PWMUDB:add_vi_vv_MODGEN_3_7\
	\VSYNC:PWMUDB:add_vi_vv_MODGEN_3_6\
	\VSYNC:PWMUDB:add_vi_vv_MODGEN_3_5\
	\VSYNC:PWMUDB:add_vi_vv_MODGEN_3_4\
	\VSYNC:PWMUDB:add_vi_vv_MODGEN_3_3\
	\VSYNC:PWMUDB:add_vi_vv_MODGEN_3_2\
	\HSYNC:PWMUDB:add_vi_vv_MODGEN_4_31\
	\HSYNC:PWMUDB:add_vi_vv_MODGEN_4_30\
	\HSYNC:PWMUDB:add_vi_vv_MODGEN_4_29\
	\HSYNC:PWMUDB:add_vi_vv_MODGEN_4_28\
	\HSYNC:PWMUDB:add_vi_vv_MODGEN_4_27\
	\HSYNC:PWMUDB:add_vi_vv_MODGEN_4_26\
	\HSYNC:PWMUDB:add_vi_vv_MODGEN_4_25\
	\HSYNC:PWMUDB:add_vi_vv_MODGEN_4_24\
	\HSYNC:PWMUDB:add_vi_vv_MODGEN_4_23\
	\HSYNC:PWMUDB:add_vi_vv_MODGEN_4_22\
	\HSYNC:PWMUDB:add_vi_vv_MODGEN_4_21\
	\HSYNC:PWMUDB:add_vi_vv_MODGEN_4_20\
	\HSYNC:PWMUDB:add_vi_vv_MODGEN_4_19\
	\HSYNC:PWMUDB:add_vi_vv_MODGEN_4_18\
	\HSYNC:PWMUDB:add_vi_vv_MODGEN_4_17\
	\HSYNC:PWMUDB:add_vi_vv_MODGEN_4_16\
	\HSYNC:PWMUDB:add_vi_vv_MODGEN_4_15\
	\HSYNC:PWMUDB:add_vi_vv_MODGEN_4_14\
	\HSYNC:PWMUDB:add_vi_vv_MODGEN_4_13\
	\HSYNC:PWMUDB:add_vi_vv_MODGEN_4_12\
	\HSYNC:PWMUDB:add_vi_vv_MODGEN_4_11\
	\HSYNC:PWMUDB:add_vi_vv_MODGEN_4_10\
	\HSYNC:PWMUDB:add_vi_vv_MODGEN_4_9\
	\HSYNC:PWMUDB:add_vi_vv_MODGEN_4_8\
	\HSYNC:PWMUDB:add_vi_vv_MODGEN_4_7\
	\HSYNC:PWMUDB:add_vi_vv_MODGEN_4_6\
	\HSYNC:PWMUDB:add_vi_vv_MODGEN_4_5\
	\HSYNC:PWMUDB:add_vi_vv_MODGEN_4_4\
	\HSYNC:PWMUDB:add_vi_vv_MODGEN_4_3\
	\HSYNC:PWMUDB:add_vi_vv_MODGEN_4_2\

Deleted 545 User equations/components.
Deleted 120 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \VERT:PWMUDB:hwCapture\ to zero
Aliasing \VERT:PWMUDB:trig_out\ to one
Aliasing \VERT:PWMUDB:runmode_enable\\R\ to zero
Aliasing \VERT:PWMUDB:runmode_enable\\S\ to zero
Aliasing \VERT:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \VERT:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \VERT:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \VERT:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \VERT:PWMUDB:final_kill\ to one
Aliasing \VERT:PWMUDB:dith_count_1\\R\ to zero
Aliasing \VERT:PWMUDB:dith_count_1\\S\ to zero
Aliasing \VERT:PWMUDB:dith_count_0\\R\ to zero
Aliasing \VERT:PWMUDB:dith_count_0\\S\ to zero
Aliasing \VERT:PWMUDB:cs_addr_0\ to zero
Aliasing \VERT:PWMUDB:pwm1_i\ to zero
Aliasing \VERT:PWMUDB:pwm2_i\ to zero
Aliasing \VERT:PWMUDB:MODULE_1:g2:a0:a_23\ to zero
Aliasing \VERT:PWMUDB:MODULE_1:g2:a0:a_22\ to zero
Aliasing \VERT:PWMUDB:MODULE_1:g2:a0:a_21\ to zero
Aliasing \VERT:PWMUDB:MODULE_1:g2:a0:a_20\ to zero
Aliasing \VERT:PWMUDB:MODULE_1:g2:a0:a_19\ to zero
Aliasing \VERT:PWMUDB:MODULE_1:g2:a0:a_18\ to zero
Aliasing \VERT:PWMUDB:MODULE_1:g2:a0:a_17\ to zero
Aliasing \VERT:PWMUDB:MODULE_1:g2:a0:a_16\ to zero
Aliasing \VERT:PWMUDB:MODULE_1:g2:a0:a_15\ to zero
Aliasing \VERT:PWMUDB:MODULE_1:g2:a0:a_14\ to zero
Aliasing \VERT:PWMUDB:MODULE_1:g2:a0:a_13\ to zero
Aliasing \VERT:PWMUDB:MODULE_1:g2:a0:a_12\ to zero
Aliasing \VERT:PWMUDB:MODULE_1:g2:a0:a_11\ to zero
Aliasing \VERT:PWMUDB:MODULE_1:g2:a0:a_10\ to zero
Aliasing \VERT:PWMUDB:MODULE_1:g2:a0:a_9\ to zero
Aliasing \VERT:PWMUDB:MODULE_1:g2:a0:a_8\ to zero
Aliasing \VERT:PWMUDB:MODULE_1:g2:a0:a_7\ to zero
Aliasing \VERT:PWMUDB:MODULE_1:g2:a0:a_6\ to zero
Aliasing \VERT:PWMUDB:MODULE_1:g2:a0:a_5\ to zero
Aliasing \VERT:PWMUDB:MODULE_1:g2:a0:a_4\ to zero
Aliasing \VERT:PWMUDB:MODULE_1:g2:a0:a_3\ to zero
Aliasing \VERT:PWMUDB:MODULE_1:g2:a0:a_2\ to zero
Aliasing \VERT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing tmpOE__VGA_net_5 to one
Aliasing tmpOE__VGA_net_4 to one
Aliasing tmpOE__VGA_net_3 to one
Aliasing tmpOE__VGA_net_2 to one
Aliasing tmpOE__VGA_net_1 to one
Aliasing tmpOE__VGA_net_0 to one
Aliasing \HORIZ:PWMUDB:hwCapture\ to zero
Aliasing \HORIZ:PWMUDB:trig_out\ to one
Aliasing \HORIZ:PWMUDB:runmode_enable\\R\ to zero
Aliasing \HORIZ:PWMUDB:runmode_enable\\S\ to zero
Aliasing \HORIZ:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \HORIZ:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \HORIZ:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \HORIZ:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \HORIZ:PWMUDB:final_kill\ to one
Aliasing \HORIZ:PWMUDB:dith_count_1\\R\ to zero
Aliasing \HORIZ:PWMUDB:dith_count_1\\S\ to zero
Aliasing \HORIZ:PWMUDB:dith_count_0\\R\ to zero
Aliasing \HORIZ:PWMUDB:dith_count_0\\S\ to zero
Aliasing \HORIZ:PWMUDB:cs_addr_0\ to zero
Aliasing \HORIZ:PWMUDB:pwm_temp\ to zero
Aliasing \HORIZ:PWMUDB:MODULE_2:g2:a0:a_23\ to zero
Aliasing \HORIZ:PWMUDB:MODULE_2:g2:a0:a_22\ to zero
Aliasing \HORIZ:PWMUDB:MODULE_2:g2:a0:a_21\ to zero
Aliasing \HORIZ:PWMUDB:MODULE_2:g2:a0:a_20\ to zero
Aliasing \HORIZ:PWMUDB:MODULE_2:g2:a0:a_19\ to zero
Aliasing \HORIZ:PWMUDB:MODULE_2:g2:a0:a_18\ to zero
Aliasing \HORIZ:PWMUDB:MODULE_2:g2:a0:a_17\ to zero
Aliasing \HORIZ:PWMUDB:MODULE_2:g2:a0:a_16\ to zero
Aliasing \HORIZ:PWMUDB:MODULE_2:g2:a0:a_15\ to zero
Aliasing \HORIZ:PWMUDB:MODULE_2:g2:a0:a_14\ to zero
Aliasing \HORIZ:PWMUDB:MODULE_2:g2:a0:a_13\ to zero
Aliasing \HORIZ:PWMUDB:MODULE_2:g2:a0:a_12\ to zero
Aliasing \HORIZ:PWMUDB:MODULE_2:g2:a0:a_11\ to zero
Aliasing \HORIZ:PWMUDB:MODULE_2:g2:a0:a_10\ to zero
Aliasing \HORIZ:PWMUDB:MODULE_2:g2:a0:a_9\ to zero
Aliasing \HORIZ:PWMUDB:MODULE_2:g2:a0:a_8\ to zero
Aliasing \HORIZ:PWMUDB:MODULE_2:g2:a0:a_7\ to zero
Aliasing \HORIZ:PWMUDB:MODULE_2:g2:a0:a_6\ to zero
Aliasing \HORIZ:PWMUDB:MODULE_2:g2:a0:a_5\ to zero
Aliasing \HORIZ:PWMUDB:MODULE_2:g2:a0:a_4\ to zero
Aliasing \HORIZ:PWMUDB:MODULE_2:g2:a0:a_3\ to zero
Aliasing \HORIZ:PWMUDB:MODULE_2:g2:a0:a_2\ to zero
Aliasing \HORIZ:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing Net_1517_5 to zero
Aliasing Net_1517_4 to zero
Aliasing Net_1517_3 to zero
Aliasing Net_1517_2 to zero
Aliasing Net_1517_1 to zero
Aliasing Net_1517_0 to zero
Aliasing \VSYNC:PWMUDB:hwCapture\ to zero
Aliasing \VSYNC:PWMUDB:runmode_enable\\R\ to zero
Aliasing \VSYNC:PWMUDB:runmode_enable\\S\ to zero
Aliasing \VSYNC:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \VSYNC:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \VSYNC:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \VSYNC:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \VSYNC:PWMUDB:final_kill\ to one
Aliasing \VSYNC:PWMUDB:dith_count_1\\R\ to zero
Aliasing \VSYNC:PWMUDB:dith_count_1\\S\ to zero
Aliasing \VSYNC:PWMUDB:dith_count_0\\R\ to zero
Aliasing \VSYNC:PWMUDB:dith_count_0\\S\ to zero
Aliasing \VSYNC:PWMUDB:cs_addr_0\ to zero
Aliasing \VSYNC:PWMUDB:pwm1_i\ to zero
Aliasing \VSYNC:PWMUDB:pwm2_i\ to zero
Aliasing \VSYNC:PWMUDB:MODULE_3:g2:a0:a_23\ to zero
Aliasing \VSYNC:PWMUDB:MODULE_3:g2:a0:a_22\ to zero
Aliasing \VSYNC:PWMUDB:MODULE_3:g2:a0:a_21\ to zero
Aliasing \VSYNC:PWMUDB:MODULE_3:g2:a0:a_20\ to zero
Aliasing \VSYNC:PWMUDB:MODULE_3:g2:a0:a_19\ to zero
Aliasing \VSYNC:PWMUDB:MODULE_3:g2:a0:a_18\ to zero
Aliasing \VSYNC:PWMUDB:MODULE_3:g2:a0:a_17\ to zero
Aliasing \VSYNC:PWMUDB:MODULE_3:g2:a0:a_16\ to zero
Aliasing \VSYNC:PWMUDB:MODULE_3:g2:a0:a_15\ to zero
Aliasing \VSYNC:PWMUDB:MODULE_3:g2:a0:a_14\ to zero
Aliasing \VSYNC:PWMUDB:MODULE_3:g2:a0:a_13\ to zero
Aliasing \VSYNC:PWMUDB:MODULE_3:g2:a0:a_12\ to zero
Aliasing \VSYNC:PWMUDB:MODULE_3:g2:a0:a_11\ to zero
Aliasing \VSYNC:PWMUDB:MODULE_3:g2:a0:a_10\ to zero
Aliasing \VSYNC:PWMUDB:MODULE_3:g2:a0:a_9\ to zero
Aliasing \VSYNC:PWMUDB:MODULE_3:g2:a0:a_8\ to zero
Aliasing \VSYNC:PWMUDB:MODULE_3:g2:a0:a_7\ to zero
Aliasing \VSYNC:PWMUDB:MODULE_3:g2:a0:a_6\ to zero
Aliasing \VSYNC:PWMUDB:MODULE_3:g2:a0:a_5\ to zero
Aliasing \VSYNC:PWMUDB:MODULE_3:g2:a0:a_4\ to zero
Aliasing \VSYNC:PWMUDB:MODULE_3:g2:a0:a_3\ to zero
Aliasing \VSYNC:PWMUDB:MODULE_3:g2:a0:a_2\ to zero
Aliasing \VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \HSYNC:PWMUDB:hwCapture\ to zero
Aliasing \HSYNC:PWMUDB:runmode_enable\\R\ to zero
Aliasing \HSYNC:PWMUDB:runmode_enable\\S\ to zero
Aliasing \HSYNC:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \HSYNC:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \HSYNC:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \HSYNC:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \HSYNC:PWMUDB:final_kill\ to one
Aliasing \HSYNC:PWMUDB:dith_count_1\\R\ to zero
Aliasing \HSYNC:PWMUDB:dith_count_1\\S\ to zero
Aliasing \HSYNC:PWMUDB:dith_count_0\\R\ to zero
Aliasing \HSYNC:PWMUDB:dith_count_0\\S\ to zero
Aliasing \HSYNC:PWMUDB:cs_addr_0\ to zero
Aliasing \HSYNC:PWMUDB:pwm1_i\ to zero
Aliasing \HSYNC:PWMUDB:pwm2_i\ to zero
Aliasing \HSYNC:PWMUDB:MODULE_4:g2:a0:a_23\ to zero
Aliasing \HSYNC:PWMUDB:MODULE_4:g2:a0:a_22\ to zero
Aliasing \HSYNC:PWMUDB:MODULE_4:g2:a0:a_21\ to zero
Aliasing \HSYNC:PWMUDB:MODULE_4:g2:a0:a_20\ to zero
Aliasing \HSYNC:PWMUDB:MODULE_4:g2:a0:a_19\ to zero
Aliasing \HSYNC:PWMUDB:MODULE_4:g2:a0:a_18\ to zero
Aliasing \HSYNC:PWMUDB:MODULE_4:g2:a0:a_17\ to zero
Aliasing \HSYNC:PWMUDB:MODULE_4:g2:a0:a_16\ to zero
Aliasing \HSYNC:PWMUDB:MODULE_4:g2:a0:a_15\ to zero
Aliasing \HSYNC:PWMUDB:MODULE_4:g2:a0:a_14\ to zero
Aliasing \HSYNC:PWMUDB:MODULE_4:g2:a0:a_13\ to zero
Aliasing \HSYNC:PWMUDB:MODULE_4:g2:a0:a_12\ to zero
Aliasing \HSYNC:PWMUDB:MODULE_4:g2:a0:a_11\ to zero
Aliasing \HSYNC:PWMUDB:MODULE_4:g2:a0:a_10\ to zero
Aliasing \HSYNC:PWMUDB:MODULE_4:g2:a0:a_9\ to zero
Aliasing \HSYNC:PWMUDB:MODULE_4:g2:a0:a_8\ to zero
Aliasing \HSYNC:PWMUDB:MODULE_4:g2:a0:a_7\ to zero
Aliasing \HSYNC:PWMUDB:MODULE_4:g2:a0:a_6\ to zero
Aliasing \HSYNC:PWMUDB:MODULE_4:g2:a0:a_5\ to zero
Aliasing \HSYNC:PWMUDB:MODULE_4:g2:a0:a_4\ to zero
Aliasing \HSYNC:PWMUDB:MODULE_4:g2:a0:a_3\ to zero
Aliasing \HSYNC:PWMUDB:MODULE_4:g2:a0:a_2\ to zero
Aliasing \HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \PIXEL:clk\ to zero
Aliasing \PIXEL:rst\ to zero
Aliasing \ADC_SAR_1:vp_ctl_0\ to zero
Aliasing \ADC_SAR_1:vp_ctl_2\ to zero
Aliasing \ADC_SAR_1:vn_ctl_1\ to zero
Aliasing \ADC_SAR_1:vn_ctl_3\ to zero
Aliasing \ADC_SAR_1:vp_ctl_1\ to zero
Aliasing \ADC_SAR_1:vp_ctl_3\ to zero
Aliasing \ADC_SAR_1:vn_ctl_0\ to zero
Aliasing \ADC_SAR_1:vn_ctl_2\ to zero
Aliasing \ADC_SAR_1:soc\ to zero
Aliasing \ADC_SAR_1:Net_383\ to zero
Aliasing tmpOE__HSYNC_OUT_net_0 to one
Aliasing tmpOE__VSYNC_OUT_net_0 to one
Aliasing \ADC_SAR_2:vp_ctl_0\ to zero
Aliasing \ADC_SAR_2:vp_ctl_2\ to zero
Aliasing \ADC_SAR_2:vn_ctl_1\ to zero
Aliasing \ADC_SAR_2:vn_ctl_3\ to zero
Aliasing \ADC_SAR_2:vp_ctl_1\ to zero
Aliasing \ADC_SAR_2:vp_ctl_3\ to zero
Aliasing \ADC_SAR_2:vn_ctl_0\ to zero
Aliasing \ADC_SAR_2:vn_ctl_2\ to zero
Aliasing \ADC_SAR_2:soc\ to zero
Aliasing \ADC_SAR_2:Net_383\ to zero
Aliasing tmpOE__VRx_net_0 to one
Aliasing tmpOE__VRy_net_0 to one
Aliasing \UART:BUART:tx_hd_send_break\ to zero
Aliasing \UART:BUART:FinalParityType_1\ to zero
Aliasing \UART:BUART:FinalParityType_0\ to zero
Aliasing \UART:BUART:tx_ctrl_mark\ to zero
Aliasing \UART:BUART:tx_status_6\ to zero
Aliasing \UART:BUART:tx_status_5\ to zero
Aliasing \UART:BUART:tx_status_4\ to zero
Aliasing tmpOE__Tx_net_0 to one
Aliasing \VERT:PWMUDB:min_kill_reg\\D\ to one
Aliasing \VERT:PWMUDB:prevCapture\\D\ to zero
Aliasing \VERT:PWMUDB:trig_last\\D\ to zero
Aliasing \VERT:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \HORIZ:PWMUDB:min_kill_reg\\D\ to one
Aliasing \HORIZ:PWMUDB:prevCapture\\D\ to zero
Aliasing \HORIZ:PWMUDB:trig_last\\D\ to zero
Aliasing \HORIZ:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \VSYNC:PWMUDB:min_kill_reg\\D\ to one
Aliasing \VSYNC:PWMUDB:prevCapture\\D\ to zero
Aliasing \VSYNC:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \HSYNC:PWMUDB:min_kill_reg\\D\ to one
Aliasing \HSYNC:PWMUDB:prevCapture\\D\ to zero
Aliasing \HSYNC:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \UART:BUART:reset_reg\\D\ to zero
Removing Rhs of wire Net_1700[3] = \HORIZ:PWMUDB:pwm1_i_reg\[485]
Removing Lhs of wire \VERT:PWMUDB:ctrl_enable\[16] = \VERT:PWMUDB:control_7\[8]
Removing Lhs of wire \VERT:PWMUDB:hwCapture\[26] = zero[7]
Removing Lhs of wire \VERT:PWMUDB:hwEnable\[27] = \VERT:PWMUDB:control_7\[8]
Removing Lhs of wire \VERT:PWMUDB:trig_out\[31] = one[4]
Removing Lhs of wire \VERT:PWMUDB:runmode_enable\\R\[33] = zero[7]
Removing Lhs of wire \VERT:PWMUDB:runmode_enable\\S\[34] = zero[7]
Removing Lhs of wire \VERT:PWMUDB:final_enable\[35] = \VERT:PWMUDB:runmode_enable\[32]
Removing Lhs of wire \VERT:PWMUDB:ltch_kill_reg\\R\[39] = zero[7]
Removing Lhs of wire \VERT:PWMUDB:ltch_kill_reg\\S\[40] = zero[7]
Removing Lhs of wire \VERT:PWMUDB:min_kill_reg\\R\[41] = zero[7]
Removing Lhs of wire \VERT:PWMUDB:min_kill_reg\\S\[42] = zero[7]
Removing Lhs of wire \VERT:PWMUDB:final_kill\[45] = one[4]
Removing Lhs of wire \VERT:PWMUDB:add_vi_vv_MODGEN_1_1\[49] = \VERT:PWMUDB:MODULE_1:g2:a0:s_1\[315]
Removing Lhs of wire \VERT:PWMUDB:add_vi_vv_MODGEN_1_0\[51] = \VERT:PWMUDB:MODULE_1:g2:a0:s_0\[316]
Removing Lhs of wire \VERT:PWMUDB:dith_count_1\\R\[52] = zero[7]
Removing Lhs of wire \VERT:PWMUDB:dith_count_1\\S\[53] = zero[7]
Removing Lhs of wire \VERT:PWMUDB:dith_count_0\\R\[54] = zero[7]
Removing Lhs of wire \VERT:PWMUDB:dith_count_0\\S\[55] = zero[7]
Removing Lhs of wire \VERT:PWMUDB:cs_addr_2\[57] = \VERT:PWMUDB:tc_i\[37]
Removing Lhs of wire \VERT:PWMUDB:cs_addr_1\[58] = \VERT:PWMUDB:runmode_enable\[32]
Removing Lhs of wire \VERT:PWMUDB:cs_addr_0\[59] = zero[7]
Removing Lhs of wire \VERT:PWMUDB:compare1\[141] = \VERT:PWMUDB:cmp1_less\[111]
Removing Lhs of wire \VERT:PWMUDB:pwm1_i\[146] = zero[7]
Removing Lhs of wire \VERT:PWMUDB:pwm2_i\[148] = zero[7]
Removing Rhs of wire \VERT:Net_96\[151] = \VERT:PWMUDB:pwm_i_reg\[143]
Removing Rhs of wire \VERT:PWMUDB:pwm_temp\[154] = \VERT:PWMUDB:cmp1\[155]
Removing Lhs of wire \VERT:PWMUDB:MODULE_1:g2:a0:a_23\[197] = zero[7]
Removing Lhs of wire \VERT:PWMUDB:MODULE_1:g2:a0:a_22\[198] = zero[7]
Removing Lhs of wire \VERT:PWMUDB:MODULE_1:g2:a0:a_21\[199] = zero[7]
Removing Lhs of wire \VERT:PWMUDB:MODULE_1:g2:a0:a_20\[200] = zero[7]
Removing Lhs of wire \VERT:PWMUDB:MODULE_1:g2:a0:a_19\[201] = zero[7]
Removing Lhs of wire \VERT:PWMUDB:MODULE_1:g2:a0:a_18\[202] = zero[7]
Removing Lhs of wire \VERT:PWMUDB:MODULE_1:g2:a0:a_17\[203] = zero[7]
Removing Lhs of wire \VERT:PWMUDB:MODULE_1:g2:a0:a_16\[204] = zero[7]
Removing Lhs of wire \VERT:PWMUDB:MODULE_1:g2:a0:a_15\[205] = zero[7]
Removing Lhs of wire \VERT:PWMUDB:MODULE_1:g2:a0:a_14\[206] = zero[7]
Removing Lhs of wire \VERT:PWMUDB:MODULE_1:g2:a0:a_13\[207] = zero[7]
Removing Lhs of wire \VERT:PWMUDB:MODULE_1:g2:a0:a_12\[208] = zero[7]
Removing Lhs of wire \VERT:PWMUDB:MODULE_1:g2:a0:a_11\[209] = zero[7]
Removing Lhs of wire \VERT:PWMUDB:MODULE_1:g2:a0:a_10\[210] = zero[7]
Removing Lhs of wire \VERT:PWMUDB:MODULE_1:g2:a0:a_9\[211] = zero[7]
Removing Lhs of wire \VERT:PWMUDB:MODULE_1:g2:a0:a_8\[212] = zero[7]
Removing Lhs of wire \VERT:PWMUDB:MODULE_1:g2:a0:a_7\[213] = zero[7]
Removing Lhs of wire \VERT:PWMUDB:MODULE_1:g2:a0:a_6\[214] = zero[7]
Removing Lhs of wire \VERT:PWMUDB:MODULE_1:g2:a0:a_5\[215] = zero[7]
Removing Lhs of wire \VERT:PWMUDB:MODULE_1:g2:a0:a_4\[216] = zero[7]
Removing Lhs of wire \VERT:PWMUDB:MODULE_1:g2:a0:a_3\[217] = zero[7]
Removing Lhs of wire \VERT:PWMUDB:MODULE_1:g2:a0:a_2\[218] = zero[7]
Removing Lhs of wire \VERT:PWMUDB:MODULE_1:g2:a0:a_1\[219] = \VERT:PWMUDB:MODIN1_1\[220]
Removing Lhs of wire \VERT:PWMUDB:MODIN1_1\[220] = \VERT:PWMUDB:dith_count_1\[48]
Removing Lhs of wire \VERT:PWMUDB:MODULE_1:g2:a0:a_0\[221] = \VERT:PWMUDB:MODIN1_0\[222]
Removing Lhs of wire \VERT:PWMUDB:MODIN1_0\[222] = \VERT:PWMUDB:dith_count_0\[50]
Removing Lhs of wire \VERT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[354] = one[4]
Removing Lhs of wire \VERT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[355] = one[4]
Removing Rhs of wire Net_923[356] = \VERT:Net_96\[151]
Removing Lhs of wire tmpOE__VGA_net_5[364] = one[4]
Removing Lhs of wire tmpOE__VGA_net_4[365] = one[4]
Removing Lhs of wire tmpOE__VGA_net_3[366] = one[4]
Removing Lhs of wire tmpOE__VGA_net_2[367] = one[4]
Removing Lhs of wire tmpOE__VGA_net_1[368] = one[4]
Removing Lhs of wire tmpOE__VGA_net_0[369] = one[4]
Removing Rhs of wire Net_1733_5[370] = \mux_1:tmp__mux_1_reg_5\[722]
Removing Rhs of wire Net_1733_4[371] = \mux_1:tmp__mux_1_reg_4\[725]
Removing Rhs of wire Net_1733_3[372] = \mux_1:tmp__mux_1_reg_3\[727]
Removing Rhs of wire Net_1733_2[373] = \mux_1:tmp__mux_1_reg_2\[729]
Removing Rhs of wire Net_1733_1[374] = \mux_1:tmp__mux_1_reg_1\[731]
Removing Rhs of wire Net_1733_0[375] = \mux_1:tmp__mux_1_reg_0\[733]
Removing Lhs of wire \HORIZ:PWMUDB:ctrl_enable\[404] = \HORIZ:PWMUDB:control_7\[396]
Removing Lhs of wire \HORIZ:PWMUDB:hwCapture\[414] = zero[7]
Removing Lhs of wire \HORIZ:PWMUDB:hwEnable\[415] = \HORIZ:PWMUDB:control_7\[396]
Removing Lhs of wire \HORIZ:PWMUDB:trig_out\[419] = one[4]
Removing Lhs of wire \HORIZ:PWMUDB:runmode_enable\\R\[421] = zero[7]
Removing Lhs of wire \HORIZ:PWMUDB:runmode_enable\\S\[422] = zero[7]
Removing Lhs of wire \HORIZ:PWMUDB:final_enable\[423] = \HORIZ:PWMUDB:runmode_enable\[420]
Removing Lhs of wire \HORIZ:PWMUDB:ltch_kill_reg\\R\[427] = zero[7]
Removing Lhs of wire \HORIZ:PWMUDB:ltch_kill_reg\\S\[428] = zero[7]
Removing Lhs of wire \HORIZ:PWMUDB:min_kill_reg\\R\[429] = zero[7]
Removing Lhs of wire \HORIZ:PWMUDB:min_kill_reg\\S\[430] = zero[7]
Removing Lhs of wire \HORIZ:PWMUDB:final_kill\[433] = one[4]
Removing Lhs of wire \HORIZ:PWMUDB:add_vi_vv_MODGEN_2_1\[437] = \HORIZ:PWMUDB:MODULE_2:g2:a0:s_1\[654]
Removing Lhs of wire \HORIZ:PWMUDB:add_vi_vv_MODGEN_2_0\[439] = \HORIZ:PWMUDB:MODULE_2:g2:a0:s_0\[655]
Removing Lhs of wire \HORIZ:PWMUDB:dith_count_1\\R\[440] = zero[7]
Removing Lhs of wire \HORIZ:PWMUDB:dith_count_1\\S\[441] = zero[7]
Removing Lhs of wire \HORIZ:PWMUDB:dith_count_0\\R\[442] = zero[7]
Removing Lhs of wire \HORIZ:PWMUDB:dith_count_0\\S\[443] = zero[7]
Removing Lhs of wire \HORIZ:PWMUDB:cs_addr_2\[445] = \HORIZ:PWMUDB:tc_i\[425]
Removing Lhs of wire \HORIZ:PWMUDB:cs_addr_1\[446] = \HORIZ:PWMUDB:runmode_enable\[420]
Removing Lhs of wire \HORIZ:PWMUDB:cs_addr_0\[447] = zero[7]
Removing Lhs of wire \HORIZ:PWMUDB:compare2\[482] = \HORIZ:PWMUDB:cmp2_less\[454]
Removing Rhs of wire Net_584[492] = \HORIZ:PWMUDB:pwm2_i_reg\[487]
Removing Lhs of wire \HORIZ:PWMUDB:pwm_temp\[493] = zero[7]
Removing Lhs of wire \HORIZ:PWMUDB:MODULE_2:g2:a0:a_23\[536] = zero[7]
Removing Lhs of wire \HORIZ:PWMUDB:MODULE_2:g2:a0:a_22\[537] = zero[7]
Removing Lhs of wire \HORIZ:PWMUDB:MODULE_2:g2:a0:a_21\[538] = zero[7]
Removing Lhs of wire \HORIZ:PWMUDB:MODULE_2:g2:a0:a_20\[539] = zero[7]
Removing Lhs of wire \HORIZ:PWMUDB:MODULE_2:g2:a0:a_19\[540] = zero[7]
Removing Lhs of wire \HORIZ:PWMUDB:MODULE_2:g2:a0:a_18\[541] = zero[7]
Removing Lhs of wire \HORIZ:PWMUDB:MODULE_2:g2:a0:a_17\[542] = zero[7]
Removing Lhs of wire \HORIZ:PWMUDB:MODULE_2:g2:a0:a_16\[543] = zero[7]
Removing Lhs of wire \HORIZ:PWMUDB:MODULE_2:g2:a0:a_15\[544] = zero[7]
Removing Lhs of wire \HORIZ:PWMUDB:MODULE_2:g2:a0:a_14\[545] = zero[7]
Removing Lhs of wire \HORIZ:PWMUDB:MODULE_2:g2:a0:a_13\[546] = zero[7]
Removing Lhs of wire \HORIZ:PWMUDB:MODULE_2:g2:a0:a_12\[547] = zero[7]
Removing Lhs of wire \HORIZ:PWMUDB:MODULE_2:g2:a0:a_11\[548] = zero[7]
Removing Lhs of wire \HORIZ:PWMUDB:MODULE_2:g2:a0:a_10\[549] = zero[7]
Removing Lhs of wire \HORIZ:PWMUDB:MODULE_2:g2:a0:a_9\[550] = zero[7]
Removing Lhs of wire \HORIZ:PWMUDB:MODULE_2:g2:a0:a_8\[551] = zero[7]
Removing Lhs of wire \HORIZ:PWMUDB:MODULE_2:g2:a0:a_7\[552] = zero[7]
Removing Lhs of wire \HORIZ:PWMUDB:MODULE_2:g2:a0:a_6\[553] = zero[7]
Removing Lhs of wire \HORIZ:PWMUDB:MODULE_2:g2:a0:a_5\[554] = zero[7]
Removing Lhs of wire \HORIZ:PWMUDB:MODULE_2:g2:a0:a_4\[555] = zero[7]
Removing Lhs of wire \HORIZ:PWMUDB:MODULE_2:g2:a0:a_3\[556] = zero[7]
Removing Lhs of wire \HORIZ:PWMUDB:MODULE_2:g2:a0:a_2\[557] = zero[7]
Removing Lhs of wire \HORIZ:PWMUDB:MODULE_2:g2:a0:a_1\[558] = \HORIZ:PWMUDB:MODIN2_1\[559]
Removing Lhs of wire \HORIZ:PWMUDB:MODIN2_1\[559] = \HORIZ:PWMUDB:dith_count_1\[436]
Removing Lhs of wire \HORIZ:PWMUDB:MODULE_2:g2:a0:a_0\[560] = \HORIZ:PWMUDB:MODIN2_0\[561]
Removing Lhs of wire \HORIZ:PWMUDB:MODIN2_0\[561] = \HORIZ:PWMUDB:dith_count_0\[438]
Removing Lhs of wire \HORIZ:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[693] = one[4]
Removing Lhs of wire \HORIZ:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[694] = one[4]
Removing Rhs of wire Net_1709_5[703] = \PIXEL:control_out_5\[1367]
Removing Rhs of wire Net_1709_5[703] = \PIXEL:control_5\[1376]
Removing Rhs of wire Net_1709_4[705] = \PIXEL:control_out_4\[1368]
Removing Rhs of wire Net_1709_4[705] = \PIXEL:control_4\[1377]
Removing Rhs of wire Net_1709_3[707] = \PIXEL:control_out_3\[1369]
Removing Rhs of wire Net_1709_3[707] = \PIXEL:control_3\[1378]
Removing Rhs of wire Net_1709_2[709] = \PIXEL:control_out_2\[1370]
Removing Rhs of wire Net_1709_2[709] = \PIXEL:control_2\[1379]
Removing Rhs of wire Net_1709_1[711] = \PIXEL:control_out_1\[1371]
Removing Rhs of wire Net_1709_1[711] = \PIXEL:control_1\[1380]
Removing Rhs of wire Net_1709_0[713] = \PIXEL:control_out_0\[1372]
Removing Rhs of wire Net_1709_0[713] = \PIXEL:control_0\[1381]
Removing Lhs of wire Net_1725_5[714] = cydff_1_5[702]
Removing Lhs of wire Net_1725_4[715] = cydff_1_4[704]
Removing Lhs of wire Net_1725_3[716] = cydff_1_3[706]
Removing Lhs of wire Net_1725_2[717] = cydff_1_2[708]
Removing Lhs of wire Net_1725_1[718] = cydff_1_1[710]
Removing Lhs of wire Net_1725_0[719] = cydff_1_0[712]
Removing Lhs of wire Net_1517_5[724] = zero[7]
Removing Lhs of wire Net_1517_4[726] = zero[7]
Removing Lhs of wire Net_1517_3[728] = zero[7]
Removing Lhs of wire Net_1517_2[730] = zero[7]
Removing Lhs of wire Net_1517_1[732] = zero[7]
Removing Lhs of wire Net_1517_0[734] = zero[7]
Removing Lhs of wire \VSYNC:PWMUDB:ctrl_enable\[750] = \VSYNC:PWMUDB:control_7\[742]
Removing Lhs of wire \VSYNC:PWMUDB:hwCapture\[760] = zero[7]
Removing Lhs of wire \VSYNC:PWMUDB:hwEnable\[761] = \VSYNC:PWMUDB:control_7\[742]
Removing Lhs of wire \VSYNC:PWMUDB:trig_out\[765] = \VSYNC:PWMUDB:trig_rise\[763]
Removing Lhs of wire \VSYNC:PWMUDB:runmode_enable\\R\[768] = zero[7]
Removing Lhs of wire \VSYNC:PWMUDB:runmode_enable\\S\[769] = zero[7]
Removing Lhs of wire \VSYNC:PWMUDB:final_enable\[770] = \VSYNC:PWMUDB:runmode_enable\[766]
Removing Lhs of wire \VSYNC:PWMUDB:ltch_kill_reg\\R\[773] = zero[7]
Removing Lhs of wire \VSYNC:PWMUDB:ltch_kill_reg\\S\[774] = zero[7]
Removing Lhs of wire \VSYNC:PWMUDB:min_kill_reg\\R\[775] = zero[7]
Removing Lhs of wire \VSYNC:PWMUDB:min_kill_reg\\S\[776] = zero[7]
Removing Lhs of wire \VSYNC:PWMUDB:final_kill\[779] = one[4]
Removing Lhs of wire \VSYNC:PWMUDB:add_vi_vv_MODGEN_3_1\[783] = \VSYNC:PWMUDB:MODULE_3:g2:a0:s_1\[1001]
Removing Lhs of wire \VSYNC:PWMUDB:add_vi_vv_MODGEN_3_0\[785] = \VSYNC:PWMUDB:MODULE_3:g2:a0:s_0\[1002]
Removing Lhs of wire \VSYNC:PWMUDB:dith_count_1\\R\[786] = zero[7]
Removing Lhs of wire \VSYNC:PWMUDB:dith_count_1\\S\[787] = zero[7]
Removing Lhs of wire \VSYNC:PWMUDB:dith_count_0\\R\[788] = zero[7]
Removing Lhs of wire \VSYNC:PWMUDB:dith_count_0\\S\[789] = zero[7]
Removing Lhs of wire \VSYNC:PWMUDB:cs_addr_2\[791] = \VSYNC:PWMUDB:tc_i\[767]
Removing Lhs of wire \VSYNC:PWMUDB:cs_addr_1\[792] = \VSYNC:PWMUDB:runmode_enable\[766]
Removing Lhs of wire \VSYNC:PWMUDB:cs_addr_0\[793] = zero[7]
Removing Lhs of wire \VSYNC:PWMUDB:compare1\[827] = \VSYNC:PWMUDB:cmp1_eq\[796]
Removing Lhs of wire \VSYNC:PWMUDB:pwm1_i\[832] = zero[7]
Removing Lhs of wire \VSYNC:PWMUDB:pwm2_i\[834] = zero[7]
Removing Rhs of wire \VSYNC:Net_96\[837] = \VSYNC:PWMUDB:pwm_i_reg\[829]
Removing Rhs of wire \VSYNC:PWMUDB:pwm_temp\[840] = \VSYNC:PWMUDB:cmp1\[841]
Removing Lhs of wire \VSYNC:PWMUDB:MODULE_3:g2:a0:a_23\[883] = zero[7]
Removing Lhs of wire \VSYNC:PWMUDB:MODULE_3:g2:a0:a_22\[884] = zero[7]
Removing Lhs of wire \VSYNC:PWMUDB:MODULE_3:g2:a0:a_21\[885] = zero[7]
Removing Lhs of wire \VSYNC:PWMUDB:MODULE_3:g2:a0:a_20\[886] = zero[7]
Removing Lhs of wire \VSYNC:PWMUDB:MODULE_3:g2:a0:a_19\[887] = zero[7]
Removing Lhs of wire \VSYNC:PWMUDB:MODULE_3:g2:a0:a_18\[888] = zero[7]
Removing Lhs of wire \VSYNC:PWMUDB:MODULE_3:g2:a0:a_17\[889] = zero[7]
Removing Lhs of wire \VSYNC:PWMUDB:MODULE_3:g2:a0:a_16\[890] = zero[7]
Removing Lhs of wire \VSYNC:PWMUDB:MODULE_3:g2:a0:a_15\[891] = zero[7]
Removing Lhs of wire \VSYNC:PWMUDB:MODULE_3:g2:a0:a_14\[892] = zero[7]
Removing Lhs of wire \VSYNC:PWMUDB:MODULE_3:g2:a0:a_13\[893] = zero[7]
Removing Lhs of wire \VSYNC:PWMUDB:MODULE_3:g2:a0:a_12\[894] = zero[7]
Removing Lhs of wire \VSYNC:PWMUDB:MODULE_3:g2:a0:a_11\[895] = zero[7]
Removing Lhs of wire \VSYNC:PWMUDB:MODULE_3:g2:a0:a_10\[896] = zero[7]
Removing Lhs of wire \VSYNC:PWMUDB:MODULE_3:g2:a0:a_9\[897] = zero[7]
Removing Lhs of wire \VSYNC:PWMUDB:MODULE_3:g2:a0:a_8\[898] = zero[7]
Removing Lhs of wire \VSYNC:PWMUDB:MODULE_3:g2:a0:a_7\[899] = zero[7]
Removing Lhs of wire \VSYNC:PWMUDB:MODULE_3:g2:a0:a_6\[900] = zero[7]
Removing Lhs of wire \VSYNC:PWMUDB:MODULE_3:g2:a0:a_5\[901] = zero[7]
Removing Lhs of wire \VSYNC:PWMUDB:MODULE_3:g2:a0:a_4\[902] = zero[7]
Removing Lhs of wire \VSYNC:PWMUDB:MODULE_3:g2:a0:a_3\[903] = zero[7]
Removing Lhs of wire \VSYNC:PWMUDB:MODULE_3:g2:a0:a_2\[904] = zero[7]
Removing Lhs of wire \VSYNC:PWMUDB:MODULE_3:g2:a0:a_1\[905] = \VSYNC:PWMUDB:MODIN3_1\[906]
Removing Lhs of wire \VSYNC:PWMUDB:MODIN3_1\[906] = \VSYNC:PWMUDB:dith_count_1\[782]
Removing Lhs of wire \VSYNC:PWMUDB:MODULE_3:g2:a0:a_0\[907] = \VSYNC:PWMUDB:MODIN3_0\[908]
Removing Lhs of wire \VSYNC:PWMUDB:MODIN3_0\[908] = \VSYNC:PWMUDB:dith_count_0\[784]
Removing Lhs of wire \VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\[1040] = one[4]
Removing Lhs of wire \VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\[1041] = one[4]
Removing Rhs of wire Net_1730[1042] = \VSYNC:Net_96\[837]
Removing Lhs of wire \HSYNC:PWMUDB:ctrl_enable\[1062] = \HSYNC:PWMUDB:control_7\[1054]
Removing Lhs of wire \HSYNC:PWMUDB:hwCapture\[1072] = zero[7]
Removing Lhs of wire \HSYNC:PWMUDB:hwEnable\[1073] = \HSYNC:PWMUDB:control_7\[1054]
Removing Lhs of wire \HSYNC:PWMUDB:trig_out\[1077] = \HSYNC:PWMUDB:trig_rise\[1075]
Removing Lhs of wire \HSYNC:PWMUDB:runmode_enable\\R\[1080] = zero[7]
Removing Lhs of wire \HSYNC:PWMUDB:runmode_enable\\S\[1081] = zero[7]
Removing Lhs of wire \HSYNC:PWMUDB:final_enable\[1082] = \HSYNC:PWMUDB:runmode_enable\[1078]
Removing Lhs of wire \HSYNC:PWMUDB:ltch_kill_reg\\R\[1085] = zero[7]
Removing Lhs of wire \HSYNC:PWMUDB:ltch_kill_reg\\S\[1086] = zero[7]
Removing Lhs of wire \HSYNC:PWMUDB:min_kill_reg\\R\[1087] = zero[7]
Removing Lhs of wire \HSYNC:PWMUDB:min_kill_reg\\S\[1088] = zero[7]
Removing Lhs of wire \HSYNC:PWMUDB:final_kill\[1091] = one[4]
Removing Lhs of wire \HSYNC:PWMUDB:add_vi_vv_MODGEN_4_1\[1095] = \HSYNC:PWMUDB:MODULE_4:g2:a0:s_1\[1313]
Removing Lhs of wire \HSYNC:PWMUDB:add_vi_vv_MODGEN_4_0\[1097] = \HSYNC:PWMUDB:MODULE_4:g2:a0:s_0\[1314]
Removing Lhs of wire \HSYNC:PWMUDB:dith_count_1\\R\[1098] = zero[7]
Removing Lhs of wire \HSYNC:PWMUDB:dith_count_1\\S\[1099] = zero[7]
Removing Lhs of wire \HSYNC:PWMUDB:dith_count_0\\R\[1100] = zero[7]
Removing Lhs of wire \HSYNC:PWMUDB:dith_count_0\\S\[1101] = zero[7]
Removing Lhs of wire \HSYNC:PWMUDB:cs_addr_2\[1103] = \HSYNC:PWMUDB:tc_i\[1079]
Removing Lhs of wire \HSYNC:PWMUDB:cs_addr_1\[1104] = \HSYNC:PWMUDB:runmode_enable\[1078]
Removing Lhs of wire \HSYNC:PWMUDB:cs_addr_0\[1105] = zero[7]
Removing Lhs of wire \HSYNC:PWMUDB:compare1\[1139] = \HSYNC:PWMUDB:cmp1_eq\[1108]
Removing Lhs of wire \HSYNC:PWMUDB:pwm1_i\[1144] = zero[7]
Removing Lhs of wire \HSYNC:PWMUDB:pwm2_i\[1146] = zero[7]
Removing Rhs of wire \HSYNC:Net_96\[1149] = \HSYNC:PWMUDB:pwm_i_reg\[1141]
Removing Rhs of wire \HSYNC:PWMUDB:pwm_temp\[1152] = \HSYNC:PWMUDB:cmp1\[1153]
Removing Lhs of wire \HSYNC:PWMUDB:MODULE_4:g2:a0:a_23\[1195] = zero[7]
Removing Lhs of wire \HSYNC:PWMUDB:MODULE_4:g2:a0:a_22\[1196] = zero[7]
Removing Lhs of wire \HSYNC:PWMUDB:MODULE_4:g2:a0:a_21\[1197] = zero[7]
Removing Lhs of wire \HSYNC:PWMUDB:MODULE_4:g2:a0:a_20\[1198] = zero[7]
Removing Lhs of wire \HSYNC:PWMUDB:MODULE_4:g2:a0:a_19\[1199] = zero[7]
Removing Lhs of wire \HSYNC:PWMUDB:MODULE_4:g2:a0:a_18\[1200] = zero[7]
Removing Lhs of wire \HSYNC:PWMUDB:MODULE_4:g2:a0:a_17\[1201] = zero[7]
Removing Lhs of wire \HSYNC:PWMUDB:MODULE_4:g2:a0:a_16\[1202] = zero[7]
Removing Lhs of wire \HSYNC:PWMUDB:MODULE_4:g2:a0:a_15\[1203] = zero[7]
Removing Lhs of wire \HSYNC:PWMUDB:MODULE_4:g2:a0:a_14\[1204] = zero[7]
Removing Lhs of wire \HSYNC:PWMUDB:MODULE_4:g2:a0:a_13\[1205] = zero[7]
Removing Lhs of wire \HSYNC:PWMUDB:MODULE_4:g2:a0:a_12\[1206] = zero[7]
Removing Lhs of wire \HSYNC:PWMUDB:MODULE_4:g2:a0:a_11\[1207] = zero[7]
Removing Lhs of wire \HSYNC:PWMUDB:MODULE_4:g2:a0:a_10\[1208] = zero[7]
Removing Lhs of wire \HSYNC:PWMUDB:MODULE_4:g2:a0:a_9\[1209] = zero[7]
Removing Lhs of wire \HSYNC:PWMUDB:MODULE_4:g2:a0:a_8\[1210] = zero[7]
Removing Lhs of wire \HSYNC:PWMUDB:MODULE_4:g2:a0:a_7\[1211] = zero[7]
Removing Lhs of wire \HSYNC:PWMUDB:MODULE_4:g2:a0:a_6\[1212] = zero[7]
Removing Lhs of wire \HSYNC:PWMUDB:MODULE_4:g2:a0:a_5\[1213] = zero[7]
Removing Lhs of wire \HSYNC:PWMUDB:MODULE_4:g2:a0:a_4\[1214] = zero[7]
Removing Lhs of wire \HSYNC:PWMUDB:MODULE_4:g2:a0:a_3\[1215] = zero[7]
Removing Lhs of wire \HSYNC:PWMUDB:MODULE_4:g2:a0:a_2\[1216] = zero[7]
Removing Lhs of wire \HSYNC:PWMUDB:MODULE_4:g2:a0:a_1\[1217] = \HSYNC:PWMUDB:MODIN4_1\[1218]
Removing Lhs of wire \HSYNC:PWMUDB:MODIN4_1\[1218] = \HSYNC:PWMUDB:dith_count_1\[1094]
Removing Lhs of wire \HSYNC:PWMUDB:MODULE_4:g2:a0:a_0\[1219] = \HSYNC:PWMUDB:MODIN4_0\[1220]
Removing Lhs of wire \HSYNC:PWMUDB:MODIN4_0\[1220] = \HSYNC:PWMUDB:dith_count_0\[1096]
Removing Lhs of wire \HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_0\[1352] = one[4]
Removing Lhs of wire \HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\[1353] = one[4]
Removing Rhs of wire Net_1731[1354] = \HSYNC:Net_96\[1149]
Removing Lhs of wire \PIXEL:clk\[1361] = zero[7]
Removing Lhs of wire \PIXEL:rst\[1362] = zero[7]
Removing Lhs of wire \ADC_SAR_1:vp_ctl_0\[1387] = zero[7]
Removing Lhs of wire \ADC_SAR_1:vp_ctl_2\[1388] = zero[7]
Removing Lhs of wire \ADC_SAR_1:vn_ctl_1\[1389] = zero[7]
Removing Lhs of wire \ADC_SAR_1:vn_ctl_3\[1390] = zero[7]
Removing Lhs of wire \ADC_SAR_1:vp_ctl_1\[1391] = zero[7]
Removing Lhs of wire \ADC_SAR_1:vp_ctl_3\[1392] = zero[7]
Removing Lhs of wire \ADC_SAR_1:vn_ctl_0\[1393] = zero[7]
Removing Lhs of wire \ADC_SAR_1:vn_ctl_2\[1394] = zero[7]
Removing Rhs of wire \ADC_SAR_1:Net_188\[1398] = \ADC_SAR_1:Net_221\[1399]
Removing Lhs of wire \ADC_SAR_1:soc\[1405] = zero[7]
Removing Lhs of wire \ADC_SAR_1:Net_383\[1431] = zero[7]
Removing Lhs of wire tmpOE__HSYNC_OUT_net_0[1433] = one[4]
Removing Lhs of wire tmpOE__VSYNC_OUT_net_0[1439] = one[4]
Removing Lhs of wire \ADC_SAR_2:vp_ctl_0\[1449] = zero[7]
Removing Lhs of wire \ADC_SAR_2:vp_ctl_2\[1450] = zero[7]
Removing Lhs of wire \ADC_SAR_2:vn_ctl_1\[1451] = zero[7]
Removing Lhs of wire \ADC_SAR_2:vn_ctl_3\[1452] = zero[7]
Removing Lhs of wire \ADC_SAR_2:vp_ctl_1\[1453] = zero[7]
Removing Lhs of wire \ADC_SAR_2:vp_ctl_3\[1454] = zero[7]
Removing Lhs of wire \ADC_SAR_2:vn_ctl_0\[1455] = zero[7]
Removing Lhs of wire \ADC_SAR_2:vn_ctl_2\[1456] = zero[7]
Removing Rhs of wire \ADC_SAR_2:Net_188\[1460] = \ADC_SAR_2:Net_221\[1461]
Removing Lhs of wire \ADC_SAR_2:soc\[1467] = zero[7]
Removing Lhs of wire \ADC_SAR_2:Net_383\[1493] = zero[7]
Removing Lhs of wire tmpOE__VRx_net_0[1495] = one[4]
Removing Lhs of wire tmpOE__VRy_net_0[1501] = one[4]
Removing Lhs of wire \UART:Net_61\[1508] = \UART:Net_9\[1507]
Removing Lhs of wire \UART:BUART:tx_hd_send_break\[1512] = zero[7]
Removing Lhs of wire \UART:BUART:FinalParityType_1\[1514] = zero[7]
Removing Lhs of wire \UART:BUART:FinalParityType_0\[1515] = zero[7]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark\[1519] = zero[7]
Removing Rhs of wire \UART:BUART:tx_bitclk_enable_pre\[1530] = \UART:BUART:tx_bitclk_dp\[1566]
Removing Lhs of wire \UART:BUART:tx_counter_tc\[1576] = \UART:BUART:tx_counter_dp\[1567]
Removing Lhs of wire \UART:BUART:tx_status_6\[1577] = zero[7]
Removing Lhs of wire \UART:BUART:tx_status_5\[1578] = zero[7]
Removing Lhs of wire \UART:BUART:tx_status_4\[1579] = zero[7]
Removing Lhs of wire \UART:BUART:tx_status_1\[1581] = \UART:BUART:tx_fifo_empty\[1544]
Removing Lhs of wire \UART:BUART:tx_status_3\[1583] = \UART:BUART:tx_fifo_notfull\[1543]
Removing Lhs of wire tmpOE__Tx_net_0[1591] = one[4]
Removing Lhs of wire \VERT:PWMUDB:min_kill_reg\\D\[1596] = one[4]
Removing Lhs of wire \VERT:PWMUDB:prevCapture\\D\[1597] = zero[7]
Removing Lhs of wire \VERT:PWMUDB:trig_last\\D\[1598] = zero[7]
Removing Lhs of wire \VERT:PWMUDB:ltch_kill_reg\\D\[1601] = one[4]
Removing Lhs of wire \VERT:PWMUDB:pwm_i_reg\\D\[1604] = \VERT:PWMUDB:pwm_i\[144]
Removing Lhs of wire \VERT:PWMUDB:pwm1_i_reg\\D\[1605] = zero[7]
Removing Lhs of wire \VERT:PWMUDB:pwm2_i_reg\\D\[1606] = zero[7]
Removing Lhs of wire \HORIZ:PWMUDB:min_kill_reg\\D\[1608] = one[4]
Removing Lhs of wire \HORIZ:PWMUDB:prevCapture\\D\[1609] = zero[7]
Removing Lhs of wire \HORIZ:PWMUDB:trig_last\\D\[1610] = zero[7]
Removing Lhs of wire \HORIZ:PWMUDB:ltch_kill_reg\\D\[1613] = one[4]
Removing Lhs of wire \HORIZ:PWMUDB:pwm_i_reg\\D\[1616] = \HORIZ:PWMUDB:pwm_i\[484]
Removing Lhs of wire \HORIZ:PWMUDB:pwm1_i_reg\\D\[1617] = \HORIZ:PWMUDB:pwm1_i\[486]
Removing Lhs of wire \HORIZ:PWMUDB:pwm2_i_reg\\D\[1618] = \HORIZ:PWMUDB:pwm2_i\[488]
Removing Lhs of wire cydff_1_5D[1620] = Net_1709_5[703]
Removing Lhs of wire cydff_1_4D[1621] = Net_1709_4[705]
Removing Lhs of wire cydff_1_3D[1622] = Net_1709_3[707]
Removing Lhs of wire cydff_1_2D[1623] = Net_1709_2[709]
Removing Lhs of wire cydff_1_1D[1624] = Net_1709_1[711]
Removing Lhs of wire cydff_1_0D[1625] = Net_1709_0[713]
Removing Lhs of wire \VSYNC:PWMUDB:min_kill_reg\\D\[1626] = one[4]
Removing Lhs of wire \VSYNC:PWMUDB:prevCapture\\D\[1627] = zero[7]
Removing Lhs of wire \VSYNC:PWMUDB:trig_last\\D\[1628] = Net_923[356]
Removing Lhs of wire \VSYNC:PWMUDB:ltch_kill_reg\\D\[1631] = one[4]
Removing Lhs of wire \VSYNC:PWMUDB:pwm_i_reg\\D\[1634] = \VSYNC:PWMUDB:pwm_i\[830]
Removing Lhs of wire \VSYNC:PWMUDB:pwm1_i_reg\\D\[1635] = zero[7]
Removing Lhs of wire \VSYNC:PWMUDB:pwm2_i_reg\\D\[1636] = zero[7]
Removing Lhs of wire \HSYNC:PWMUDB:min_kill_reg\\D\[1638] = one[4]
Removing Lhs of wire \HSYNC:PWMUDB:prevCapture\\D\[1639] = zero[7]
Removing Lhs of wire \HSYNC:PWMUDB:trig_last\\D\[1640] = Net_584[492]
Removing Lhs of wire \HSYNC:PWMUDB:ltch_kill_reg\\D\[1643] = one[4]
Removing Lhs of wire \HSYNC:PWMUDB:pwm_i_reg\\D\[1646] = \HSYNC:PWMUDB:pwm_i\[1142]
Removing Lhs of wire \HSYNC:PWMUDB:pwm1_i_reg\\D\[1647] = zero[7]
Removing Lhs of wire \HSYNC:PWMUDB:pwm2_i_reg\\D\[1648] = zero[7]
Removing Lhs of wire \UART:BUART:reset_reg\\D\[1650] = zero[7]

------------------------------------------------------
Aliased 0 equations, 330 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\VERT:PWMUDB:pwm_temp\' (cost = 0):
\VERT:PWMUDB:pwm_temp\ <= (\VERT:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\VERT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\VERT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\VERT:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\VERT:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\VERT:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \VERT:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\VERT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\VERT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\VERT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\VERT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\VERT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\VERT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\VERT:PWMUDB:dith_count_1\ and \VERT:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for 'Net_1515' (cost = 6):
Net_1515 <= (Net_584
	OR Net_923);

Note:  Expanding virtual equation for '\HORIZ:PWMUDB:compare1\' (cost = 2):
\HORIZ:PWMUDB:compare1\ <= (\HORIZ:PWMUDB:cmp1_less\
	OR \HORIZ:PWMUDB:cmp1_eq\);

Note:  Expanding virtual equation for '\HORIZ:PWMUDB:cmp1\' (cost = 2):
\HORIZ:PWMUDB:cmp1\ <= (\HORIZ:PWMUDB:cmp1_less\
	OR \HORIZ:PWMUDB:cmp1_eq\);

Note:  Expanding virtual equation for '\HORIZ:PWMUDB:cmp2\' (cost = 0):
\HORIZ:PWMUDB:cmp2\ <= (\HORIZ:PWMUDB:cmp2_less\);

Note:  Expanding virtual equation for '\HORIZ:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\HORIZ:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\HORIZ:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\HORIZ:PWMUDB:MODULE_2:g2:a0:s_0\' (cost = 0):
\HORIZ:PWMUDB:MODULE_2:g2:a0:s_0\ <= (not \HORIZ:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\HORIZ:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\HORIZ:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\HORIZ:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\HORIZ:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\HORIZ:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\HORIZ:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\HORIZ:PWMUDB:dith_count_1\ and \HORIZ:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\VSYNC:PWMUDB:trig_rise\' (cost = 1):
\VSYNC:PWMUDB:trig_rise\ <= ((not \VSYNC:PWMUDB:trig_last\ and Net_923));

Note:  Expanding virtual equation for '\VSYNC:PWMUDB:pwm_temp\' (cost = 0):
\VSYNC:PWMUDB:pwm_temp\ <= (\VSYNC:PWMUDB:cmp1_eq\);

Note:  Expanding virtual equation for '\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\VSYNC:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\VSYNC:PWMUDB:MODULE_3:g2:a0:s_0\' (cost = 0):
\VSYNC:PWMUDB:MODULE_3:g2:a0:s_0\ <= (not \VSYNC:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\VSYNC:PWMUDB:dith_count_1\ and \VSYNC:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\HSYNC:PWMUDB:trig_rise\' (cost = 1):
\HSYNC:PWMUDB:trig_rise\ <= ((not \HSYNC:PWMUDB:trig_last\ and Net_584));

Note:  Expanding virtual equation for '\HSYNC:PWMUDB:pwm_temp\' (cost = 0):
\HSYNC:PWMUDB:pwm_temp\ <= (\HSYNC:PWMUDB:cmp1_eq\);

Note:  Expanding virtual equation for '\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\HSYNC:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\HSYNC:PWMUDB:MODULE_4:g2:a0:s_0\' (cost = 0):
\HSYNC:PWMUDB:MODULE_4:g2:a0:s_0\ <= (not \HSYNC:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\HSYNC:PWMUDB:dith_count_1\ and \HSYNC:PWMUDB:dith_count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\VERT:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\VERT:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \VERT:PWMUDB:dith_count_0\ and \VERT:PWMUDB:dith_count_1\)
	OR (not \VERT:PWMUDB:dith_count_1\ and \VERT:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\VERT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\VERT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\VERT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\VERT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\VERT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\VERT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\HORIZ:PWMUDB:MODULE_2:g2:a0:s_1\' (cost = 2):
\HORIZ:PWMUDB:MODULE_2:g2:a0:s_1\ <= ((not \HORIZ:PWMUDB:dith_count_0\ and \HORIZ:PWMUDB:dith_count_1\)
	OR (not \HORIZ:PWMUDB:dith_count_1\ and \HORIZ:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\HORIZ:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\HORIZ:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\HORIZ:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\HORIZ:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\HORIZ:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\HORIZ:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\VSYNC:PWMUDB:MODULE_3:g2:a0:s_1\' (cost = 2):
\VSYNC:PWMUDB:MODULE_3:g2:a0:s_1\ <= ((not \VSYNC:PWMUDB:dith_count_0\ and \VSYNC:PWMUDB:dith_count_1\)
	OR (not \VSYNC:PWMUDB:dith_count_1\ and \VSYNC:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\HSYNC:PWMUDB:MODULE_4:g2:a0:s_1\' (cost = 2):
\HSYNC:PWMUDB:MODULE_4:g2:a0:s_1\ <= ((not \HSYNC:PWMUDB:dith_count_0\ and \HSYNC:PWMUDB:dith_count_1\)
	OR (not \HSYNC:PWMUDB:dith_count_1\ and \HSYNC:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\VERT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\VERT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\VERT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\VERT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\VERT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\VERT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\HORIZ:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\HORIZ:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\HORIZ:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\HORIZ:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\HORIZ:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\HORIZ:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\VERT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\VERT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\VERT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\VERT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\VERT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\VERT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\HORIZ:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\HORIZ:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\HORIZ:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\HORIZ:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\HORIZ:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\HORIZ:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\VERT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\VERT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\VERT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\VERT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\VERT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\VERT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\HORIZ:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\HORIZ:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\HORIZ:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\HORIZ:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\HORIZ:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\HORIZ:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\VERT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\VERT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\VERT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\VERT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\VERT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\VERT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\HORIZ:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\HORIZ:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\HORIZ:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\HORIZ:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\HORIZ:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\HORIZ:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\VERT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\VERT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\VERT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\VERT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\HORIZ:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\HORIZ:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\HORIZ:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\HORIZ:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 103 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \VERT:PWMUDB:final_capture\ to zero
Aliasing \VERT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \VERT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \VERT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \HORIZ:PWMUDB:final_capture\ to zero
Aliasing \HORIZ:PWMUDB:pwm_i\ to zero
Aliasing \HORIZ:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \HORIZ:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \HORIZ:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \VSYNC:PWMUDB:final_capture\ to zero
Aliasing \VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \HSYNC:PWMUDB:final_capture\ to zero
Aliasing \HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Removing Lhs of wire \VERT:PWMUDB:final_capture\[61] = zero[7]
Removing Lhs of wire \VERT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[325] = zero[7]
Removing Lhs of wire \VERT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[335] = zero[7]
Removing Lhs of wire \VERT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[345] = zero[7]
Removing Lhs of wire \HORIZ:PWMUDB:final_capture\[449] = zero[7]
Removing Lhs of wire \HORIZ:PWMUDB:pwm_i\[484] = zero[7]
Removing Lhs of wire \HORIZ:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\[664] = zero[7]
Removing Lhs of wire \HORIZ:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\[674] = zero[7]
Removing Lhs of wire \HORIZ:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\[684] = zero[7]
Removing Lhs of wire \VSYNC:PWMUDB:final_capture\[795] = zero[7]
Removing Lhs of wire \VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\[1011] = zero[7]
Removing Lhs of wire \VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\[1021] = zero[7]
Removing Lhs of wire \VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\[1031] = zero[7]
Removing Lhs of wire \HSYNC:PWMUDB:final_capture\[1107] = zero[7]
Removing Lhs of wire \HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_24\[1323] = zero[7]
Removing Lhs of wire \HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_16\[1333] = zero[7]
Removing Lhs of wire \HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\[1343] = zero[7]
Removing Lhs of wire \ADC_SAR_1:Net_188\[1398] = \ADC_SAR_1:Net_385\[1396]
Removing Lhs of wire \ADC_SAR_2:Net_188\[1460] = \ADC_SAR_2:Net_385\[1458]
Removing Lhs of wire \VERT:PWMUDB:runmode_enable\\D\[1599] = \VERT:PWMUDB:control_7\[8]
Removing Lhs of wire \HORIZ:PWMUDB:runmode_enable\\D\[1611] = \HORIZ:PWMUDB:control_7\[396]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark_last\\D\[1657] = \UART:BUART:tx_ctrl_mark_last\[1587]

------------------------------------------------------
Aliased 0 equations, 22 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\Ahmad Negm\Desktop\6.115\FP\psoc_vga_project final\vga.cydsn\vga.cyprj" -dcpsoc3 vga.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.798ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.3.0.1445, Family: PSoC3, Started at: Tuesday, 12 May 2020 05:26:00
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Ahmad Negm\Desktop\6.115\FP\psoc_vga_project final\vga.cydsn\vga.cyprj -d CY8C5888LTI-LP097 vga.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \VERT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \VERT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \VERT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \HORIZ:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \HORIZ:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \HORIZ:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \VERT:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \VERT:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \VERT:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \VERT:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \HORIZ:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \HORIZ:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \HORIZ:PWMUDB:pwm_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \VSYNC:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \VSYNC:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \VSYNC:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \HSYNC:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \HSYNC:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \HSYNC:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:reset_reg\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'VGA_CLK'. Fanout=8, Signal=Net_1241
    Analog  Clock 0: Automatic-assigning  clock 'ADC_SAR_2_theACLK'. Fanout=2, Signal=\ADC_SAR_2:Net_385\
    Analog  Clock 1: Automatic-assigning  clock 'ADC_SAR_1_theACLK'. Fanout=2, Signal=\ADC_SAR_1:Net_385\
    Digital Clock 1: Automatic-assigning  clock 'UART_IntClock'. Fanout=1, Signal=\UART:Net_9\
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \VERT:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Net_1700:macrocell.q was determined to be a routed clock that is synchronous to VGA_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: VGA_CLK, EnableOut: Net_1700:macrocell.q
    UDB Clk/Enable \HORIZ:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: VGA_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: VGA_CLK, EnableOut: Constant 1
    UDB Clk/Enable \VSYNC:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Net_1700:macrocell.q was determined to be a routed clock that is synchronous to VGA_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: VGA_CLK, EnableOut: Net_1700:macrocell.q
    UDB Clk/Enable \HSYNC:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: VGA_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: VGA_CLK, EnableOut: Constant 1
    UDB Clk/Enable \UART:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_IntClock, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART:BUART:tx_parity_bit\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART:BUART:tx_mark\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = VGA(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => VGA(0)__PA ,
            pin_input => Net_1733_0 ,
            pad => VGA(0)_PAD );
        Properties:
        {
        }

    Pin : Name = VGA(1)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => VGA(1)__PA ,
            pin_input => Net_1733_1 ,
            pad => VGA(1)_PAD );
        Properties:
        {
        }

    Pin : Name = VGA(2)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => VGA(2)__PA ,
            pin_input => Net_1733_2 ,
            pad => VGA(2)_PAD );
        Properties:
        {
        }

    Pin : Name = VGA(3)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => VGA(3)__PA ,
            pin_input => Net_1733_3 ,
            pad => VGA(3)_PAD );
        Properties:
        {
        }

    Pin : Name = VGA(4)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => VGA(4)__PA ,
            pin_input => Net_1733_4 ,
            pad => VGA(4)_PAD );
        Properties:
        {
        }

    Pin : Name = VGA(5)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => VGA(5)__PA ,
            pin_input => Net_1733_5 ,
            pad => VGA(5)_PAD );
        Properties:
        {
        }

    Pin : Name = HSYNC_OUT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => HSYNC_OUT(0)__PA ,
            pin_input => Net_1731 ,
            pad => HSYNC_OUT(0)_PAD );
        Properties:
        {
        }

    Pin : Name = VSYNC_OUT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => VSYNC_OUT(0)__PA ,
            pin_input => Net_1730 ,
            pad => VSYNC_OUT(0)_PAD );
        Properties:
        {
        }

    Pin : Name = VRx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => VRx(0)__PA ,
            analog_term => Net_1864 ,
            pad => VRx(0)_PAD );
        Properties:
        {
        }

    Pin : Name = VRy(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => VRy(0)__PA ,
            analog_term => Net_1871 ,
            pad => VRy(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx(0)__PA ,
            pin_input => Net_1879 ,
            pad => Tx(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_1733_5, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_923 * !Net_584 * cydff_1_5
        );
        Output = Net_1733_5 (fanout=1)

    MacroCell: Name=Net_1733_4, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_923 * !Net_584 * cydff_1_4
        );
        Output = Net_1733_4 (fanout=1)

    MacroCell: Name=Net_1733_3, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_923 * !Net_584 * cydff_1_3
        );
        Output = Net_1733_3 (fanout=1)

    MacroCell: Name=Net_1733_2, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_923 * !Net_584 * cydff_1_2
        );
        Output = Net_1733_2 (fanout=1)

    MacroCell: Name=Net_1733_1, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_923 * !Net_584 * cydff_1_1
        );
        Output = Net_1733_1 (fanout=1)

    MacroCell: Name=Net_1733_0, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_923 * !Net_584 * cydff_1_0
        );
        Output = Net_1733_0 (fanout=1)

    MacroCell: Name=Net_1879, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_1879 (fanout=1)

    MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\VERT:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1241) => Global
            Clock Enable: PosEdge(Net_1700)
        Main Equation            : 1 pterm
        (
              \VERT:PWMUDB:control_7\
        );
        Output = \VERT:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=Net_923, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1241) => Global
            Clock Enable: PosEdge(Net_1700)
        Main Equation            : 1 pterm
        (
              \VERT:PWMUDB:runmode_enable\ * \VERT:PWMUDB:cmp1_less\
        );
        Output = Net_923 (fanout=8)

    MacroCell: Name=\HORIZ:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1241) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \HORIZ:PWMUDB:control_7\
        );
        Output = \HORIZ:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=Net_1700, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1241) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \HORIZ:PWMUDB:runmode_enable\ * \HORIZ:PWMUDB:cmp1_eq\
            + \HORIZ:PWMUDB:runmode_enable\ * \HORIZ:PWMUDB:cmp1_less\
        );
        Output = Net_1700 (fanout=11)

    MacroCell: Name=Net_584, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1241) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \HORIZ:PWMUDB:runmode_enable\ * \HORIZ:PWMUDB:cmp2_less\
        );
        Output = Net_584 (fanout=8)

    MacroCell: Name=cydff_1_5, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1241) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1709_5
        );
        Output = cydff_1_5 (fanout=1)

    MacroCell: Name=cydff_1_4, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1241) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1709_4
        );
        Output = cydff_1_4 (fanout=1)

    MacroCell: Name=cydff_1_3, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1241) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1709_3
        );
        Output = cydff_1_3 (fanout=1)

    MacroCell: Name=cydff_1_2, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1241) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1709_2
        );
        Output = cydff_1_2 (fanout=1)

    MacroCell: Name=cydff_1_1, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1241) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1709_1
        );
        Output = cydff_1_1 (fanout=1)

    MacroCell: Name=cydff_1_0, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1241) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1709_0
        );
        Output = cydff_1_0 (fanout=1)

    MacroCell: Name=\VSYNC:PWMUDB:trig_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1241) => Global
            Clock Enable: PosEdge(Net_1700)
        Main Equation            : 1 pterm
        (
              Net_923
        );
        Output = \VSYNC:PWMUDB:trig_last\ (fanout=1)

    MacroCell: Name=\VSYNC:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1241) => Global
            Clock Enable: PosEdge(Net_1700)
        Main Equation            : 2 pterms
        (
              Net_923 * \VSYNC:PWMUDB:control_7\ * !\VSYNC:PWMUDB:trig_last\
            + \VSYNC:PWMUDB:control_7\ * \VSYNC:PWMUDB:runmode_enable\ * 
              !\VSYNC:PWMUDB:tc_i\
        );
        Output = \VSYNC:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=Net_1730, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1241) => Global
            Clock Enable: PosEdge(Net_1700)
        Main Equation            : 1 pterm
        (
              \VSYNC:PWMUDB:runmode_enable\ * \VSYNC:PWMUDB:cmp1_eq\
        );
        Output = Net_1730 (fanout=1)

    MacroCell: Name=\HSYNC:PWMUDB:trig_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1241) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_584
        );
        Output = \HSYNC:PWMUDB:trig_last\ (fanout=1)

    MacroCell: Name=\HSYNC:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1241) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_584 * \HSYNC:PWMUDB:control_7\ * !\HSYNC:PWMUDB:trig_last\
            + \HSYNC:PWMUDB:control_7\ * \HSYNC:PWMUDB:runmode_enable\ * 
              !\HSYNC:PWMUDB:tc_i\
        );
        Output = \HSYNC:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=Net_1731, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1241) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \HSYNC:PWMUDB:runmode_enable\ * \HSYNC:PWMUDB:cmp1_eq\
        );
        Output = Net_1731 (fanout=1)

    MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=4)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\VERT:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_1241 ,
            cs_addr_2 => \VERT:PWMUDB:tc_i\ ,
            cs_addr_1 => \VERT:PWMUDB:runmode_enable\ ,
            chain_out => \VERT:PWMUDB:sP16:pwmdp:carry\ ,
            clk_en => Net_1700 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_1700)
        Next in chain : \VERT:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\VERT:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_1241 ,
            cs_addr_2 => \VERT:PWMUDB:tc_i\ ,
            cs_addr_1 => \VERT:PWMUDB:runmode_enable\ ,
            cl0_comb => \VERT:PWMUDB:cmp1_less\ ,
            z0_comb => \VERT:PWMUDB:tc_i\ ,
            chain_in => \VERT:PWMUDB:sP16:pwmdp:carry\ ,
            clk_en => Net_1700 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_1700)
        Previous in chain : \VERT:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\HORIZ:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_1241 ,
            cs_addr_2 => \HORIZ:PWMUDB:tc_i\ ,
            cs_addr_1 => \HORIZ:PWMUDB:runmode_enable\ ,
            ce0_comb => \HORIZ:PWMUDB:cmp1_eq\ ,
            cl0_comb => \HORIZ:PWMUDB:cmp1_less\ ,
            z0_comb => \HORIZ:PWMUDB:tc_i\ ,
            cl1_comb => \HORIZ:PWMUDB:cmp2_less\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\VSYNC:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_1241 ,
            cs_addr_2 => \VSYNC:PWMUDB:tc_i\ ,
            cs_addr_1 => \VSYNC:PWMUDB:runmode_enable\ ,
            ce0_comb => \VSYNC:PWMUDB:cmp1_eq\ ,
            z0_comb => \VSYNC:PWMUDB:tc_i\ ,
            clk_en => Net_1700 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_1700)

    datapathcell: Name =\HSYNC:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_1241 ,
            cs_addr_2 => \HSYNC:PWMUDB:tc_i\ ,
            cs_addr_1 => \HSYNC:PWMUDB:runmode_enable\ ,
            ce0_comb => \HSYNC:PWMUDB:cmp1_eq\ ,
            z0_comb => \HSYNC:PWMUDB:tc_i\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:tx_state_1\ ,
            cs_addr_1 => \UART:BUART:tx_state_0\ ,
            cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_0 => \UART:BUART:counter_load_not\ ,
            ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\UART:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_3 => \UART:BUART:tx_fifo_notfull\ ,
            status_2 => \UART:BUART:tx_status_2\ ,
            status_1 => \UART:BUART:tx_fifo_empty\ ,
            status_0 => \UART:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\VERT:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_1241 ,
            control_7 => \VERT:PWMUDB:control_7\ ,
            control_6 => \VERT:PWMUDB:control_6\ ,
            control_5 => \VERT:PWMUDB:control_5\ ,
            control_4 => \VERT:PWMUDB:control_4\ ,
            control_3 => \VERT:PWMUDB:control_3\ ,
            control_2 => \VERT:PWMUDB:control_2\ ,
            control_1 => \VERT:PWMUDB:control_1\ ,
            control_0 => \VERT:PWMUDB:control_0\ ,
            clk_en => Net_1700 );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_1700)

    controlcell: Name =\HORIZ:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_1241 ,
            control_7 => \HORIZ:PWMUDB:control_7\ ,
            control_6 => \HORIZ:PWMUDB:control_6\ ,
            control_5 => \HORIZ:PWMUDB:control_5\ ,
            control_4 => \HORIZ:PWMUDB:control_4\ ,
            control_3 => \HORIZ:PWMUDB:control_3\ ,
            control_2 => \HORIZ:PWMUDB:control_2\ ,
            control_1 => \HORIZ:PWMUDB:control_1\ ,
            control_0 => \HORIZ:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\VSYNC:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_1241 ,
            control_7 => \VSYNC:PWMUDB:control_7\ ,
            control_6 => \VSYNC:PWMUDB:control_6\ ,
            control_5 => \VSYNC:PWMUDB:control_5\ ,
            control_4 => \VSYNC:PWMUDB:control_4\ ,
            control_3 => \VSYNC:PWMUDB:control_3\ ,
            control_2 => \VSYNC:PWMUDB:control_2\ ,
            control_1 => \VSYNC:PWMUDB:control_1\ ,
            control_0 => \VSYNC:PWMUDB:control_0\ ,
            clk_en => Net_1700 );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_1700)

    controlcell: Name =\HSYNC:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_1241 ,
            control_7 => \HSYNC:PWMUDB:control_7\ ,
            control_6 => \HSYNC:PWMUDB:control_6\ ,
            control_5 => \HSYNC:PWMUDB:control_5\ ,
            control_4 => \HSYNC:PWMUDB:control_4\ ,
            control_3 => \HSYNC:PWMUDB:control_3\ ,
            control_2 => \HSYNC:PWMUDB:control_2\ ,
            control_1 => \HSYNC:PWMUDB:control_1\ ,
            control_0 => \HSYNC:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PIXEL:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \PIXEL:control_7\ ,
            control_6 => \PIXEL:control_6\ ,
            control_5 => Net_1709_5 ,
            control_4 => Net_1709_4 ,
            control_3 => Net_1709_3 ,
            control_2 => Net_1709_2 ,
            control_1 => Net_1709_1 ,
            control_0 => Net_1709_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">

    ------------------------------------------------------------
    DRQ listing
    ------------------------------------------------------------

    drqcell: Name =DMA
        PORT MAP (
            dmareq => Net_1700 ,
            termin => zero ,
            termout => Net_1534 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =NEWLINE
        PORT MAP (
            interrupt => Net_1534 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\ADC_SAR_1:IRQ\
        PORT MAP (
            interrupt => Net_1867 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\ADC_SAR_2:IRQ\
        PORT MAP (
            interrupt => Net_1874 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    2 :    6 :    8 : 25.00 %
Analog Clocks                 :    2 :    2 :    4 : 50.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    3 :   29 :   32 :  9.38 %
IO                            :   14 :   34 :   48 : 29.17 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    1 :   23 :   24 :  4.17 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   32 :  160 :  192 : 16.67 %
  Unique P-terms              :   46 :  338 :  384 : 11.98 %
  Total P-terms               :   49 :      :      :        
  Datapath Cells              :    7 :   17 :   24 : 29.17 %
  Status Cells                :    1 :   23 :   24 :  4.17 %
    StatusI Registers         :    1 :      :      :        
  Control Cells               :    5 :   19 :   24 : 20.83 %
    Control Registers         :    5 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    2 :    0 :    2 : 100.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.115ms
Tech Mapping phase: Elapsed time ==> 0s.168ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_0@[IOP=(12)][IoId=(0)] : HSYNC_OUT(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : Tx(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : VGA(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : VGA(1) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : VGA(2) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : VGA(3) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : VGA(4) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : VGA(5) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : VRx(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : VRy(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : VSYNC_OUT(0) (fixed)
SAR[1]@[FFB(SAR,1)] : \ADC_SAR_1:ADC_SAR\
Vref[13]@[FFB(Vref,13)] : \ADC_SAR_1:vRef_Vdda_1\
SAR[0]@[FFB(SAR,0)] : \ADC_SAR_2:ADC_SAR\
Log: apr.M0058: The analog placement iterative improvement is 91% done. (App=cydsfit)
Analog Placement Results:
IO_0@[IOP=(12)][IoId=(0)] : HSYNC_OUT(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : Tx(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : VGA(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : VGA(1) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : VGA(2) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : VGA(3) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : VGA(4) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : VGA(5) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : VRx(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : VRy(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : VSYNC_OUT(0) (fixed)
SAR[0]@[FFB(SAR,0)] : \ADC_SAR_1:ADC_SAR\
Vref[13]@[FFB(Vref,13)] : \ADC_SAR_1:vRef_Vdda_1\
SAR[1]@[FFB(SAR,1)] : \ADC_SAR_2:ADC_SAR\

Analog Placement phase: Elapsed time ==> 0s.429ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.002ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_1864 {
    sar_0_vplus
    agl1_x_sar_0_vplus
    agl1
    agl1_x_agr1
    agr1
    agr1_x_p1_5
    p1_5
  }
  Net: Net_1871 {
    sar_1_vplus
    agr0_x_sar_1_vplus
    agr0
    agr0_x_p1_4
    p1_4
  }
  Net: \ADC_SAR_1:Net_126\ {
    sar_0_vrefhi
    sar_0_vminus_x_sar_0_vrefhi
    sar_0_vminus
  }
  Net: \ADC_SAR_1:Net_209\ {
  }
  Net: \ADC_SAR_1:Net_235\ {
    sar_1_vref
    sar_1_vref_x_sar_1_vref_vdda_vdda_2
    sar_1_vref_vdda_vdda_2
    common_sar_vref_vdda/2_x_sar_1_vref_vdda_vdda_2
    common_sar_vref_vdda/2
    common_sar_vref_vdda/2_x_sar_0_vref_vdda_vdda_2
    sar_0_vref_vdda_vdda_2
    sar_0_vref_x_sar_0_vref_vdda_vdda_2
    sar_0_vref
  }
  Net: \ADC_SAR_2:Net_126\ {
    sar_1_vrefhi
    sar_1_vminus_x_sar_1_vrefhi
    sar_1_vminus
  }
  Net: \ADC_SAR_2:Net_209\ {
  }
}
Map of item to net {
  sar_0_vplus                                      -> Net_1864
  agl1_x_sar_0_vplus                               -> Net_1864
  agl1                                             -> Net_1864
  agl1_x_agr1                                      -> Net_1864
  agr1                                             -> Net_1864
  agr1_x_p1_5                                      -> Net_1864
  p1_5                                             -> Net_1864
  sar_1_vplus                                      -> Net_1871
  agr0_x_sar_1_vplus                               -> Net_1871
  agr0                                             -> Net_1871
  agr0_x_p1_4                                      -> Net_1871
  p1_4                                             -> Net_1871
  sar_0_vrefhi                                     -> \ADC_SAR_1:Net_126\
  sar_0_vminus_x_sar_0_vrefhi                      -> \ADC_SAR_1:Net_126\
  sar_0_vminus                                     -> \ADC_SAR_1:Net_126\
  sar_1_vref                                       -> \ADC_SAR_1:Net_235\
  sar_1_vref_x_sar_1_vref_vdda_vdda_2              -> \ADC_SAR_1:Net_235\
  sar_1_vref_vdda_vdda_2                           -> \ADC_SAR_1:Net_235\
  common_sar_vref_vdda/2_x_sar_1_vref_vdda_vdda_2  -> \ADC_SAR_1:Net_235\
  common_sar_vref_vdda/2                           -> \ADC_SAR_1:Net_235\
  common_sar_vref_vdda/2_x_sar_0_vref_vdda_vdda_2  -> \ADC_SAR_1:Net_235\
  sar_0_vref_vdda_vdda_2                           -> \ADC_SAR_1:Net_235\
  sar_0_vref_x_sar_0_vref_vdda_vdda_2              -> \ADC_SAR_1:Net_235\
  sar_0_vref                                       -> \ADC_SAR_1:Net_235\
  sar_1_vrefhi                                     -> \ADC_SAR_2:Net_126\
  sar_1_vminus_x_sar_1_vrefhi                      -> \ADC_SAR_2:Net_126\
  sar_1_vminus                                     -> \ADC_SAR_2:Net_126\
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = True
IsVddaHalfUsedForSar1 = True
Analog Code Generation phase: Elapsed time ==> 0s.273ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.8 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   16 :   32 :   48 :  33.33%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            5.31
                   Pterms :            3.06
               Macrocells :            2.00
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.038ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          8 :       8.00 :       4.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=1, #inputs=3, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_1733_0, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_923 * !Net_584 * cydff_1_0
        );
        Output = Net_1733_0 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,0)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\VSYNC:PWMUDB:trig_last\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1241) => Global
            Clock Enable: PosEdge(Net_1700)
        Main Equation            : 1 pterm
        (
              Net_923
        );
        Output = \VSYNC:PWMUDB:trig_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\VERT:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_1241 ,
        cs_addr_2 => \VERT:PWMUDB:tc_i\ ,
        cs_addr_1 => \VERT:PWMUDB:runmode_enable\ ,
        chain_out => \VERT:PWMUDB:sP16:pwmdp:carry\ ,
        clk_en => Net_1700 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_1700)
    Next in chain : \VERT:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_1733_3, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_923 * !Net_584 * cydff_1_3
        );
        Output = Net_1733_3 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\VERT:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1241) => Global
            Clock Enable: PosEdge(Net_1700)
        Main Equation            : 1 pterm
        (
              \VERT:PWMUDB:control_7\
        );
        Output = \VERT:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,0)][LB=1] #macrocells=2, #inputs=7, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_923, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1241) => Global
            Clock Enable: PosEdge(Net_1700)
        Main Equation            : 1 pterm
        (
              \VERT:PWMUDB:runmode_enable\ * \VERT:PWMUDB:cmp1_less\
        );
        Output = Net_923 (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\VSYNC:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1241) => Global
            Clock Enable: PosEdge(Net_1700)
        Main Equation            : 2 pterms
        (
              Net_923 * \VSYNC:PWMUDB:control_7\ * !\VSYNC:PWMUDB:trig_last\
            + \VSYNC:PWMUDB:control_7\ * \VSYNC:PWMUDB:runmode_enable\ * 
              !\VSYNC:PWMUDB:tc_i\
        );
        Output = \VSYNC:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\VERT:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_1241 ,
        cs_addr_2 => \VERT:PWMUDB:tc_i\ ,
        cs_addr_1 => \VERT:PWMUDB:runmode_enable\ ,
        cl0_comb => \VERT:PWMUDB:cmp1_less\ ,
        z0_comb => \VERT:PWMUDB:tc_i\ ,
        chain_in => \VERT:PWMUDB:sP16:pwmdp:carry\ ,
        clk_en => Net_1700 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_1700)
    Previous in chain : \VERT:PWMUDB:sP16:pwmdp:u0\

controlcell: Name =\VSYNC:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_1241 ,
        control_7 => \VSYNC:PWMUDB:control_7\ ,
        control_6 => \VSYNC:PWMUDB:control_6\ ,
        control_5 => \VSYNC:PWMUDB:control_5\ ,
        control_4 => \VSYNC:PWMUDB:control_4\ ,
        control_3 => \VSYNC:PWMUDB:control_3\ ,
        control_2 => \VSYNC:PWMUDB:control_2\ ,
        control_1 => \VSYNC:PWMUDB:control_1\ ,
        control_0 => \VSYNC:PWMUDB:control_0\ ,
        clk_en => Net_1700 );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_1700)

UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_1730, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1241) => Global
            Clock Enable: PosEdge(Net_1700)
        Main Equation            : 1 pterm
        (
              \VSYNC:PWMUDB:runmode_enable\ * \VSYNC:PWMUDB:cmp1_eq\
        );
        Output = Net_1730 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,0)][LB=1] #macrocells=2, #inputs=5, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_1733_1, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_923 * !Net_584 * cydff_1_1
        );
        Output = Net_1733_1 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_1731, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1241) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \HSYNC:PWMUDB:runmode_enable\ * \HSYNC:PWMUDB:cmp1_eq\
        );
        Output = Net_1731 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\VSYNC:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_1241 ,
        cs_addr_2 => \VSYNC:PWMUDB:tc_i\ ,
        cs_addr_1 => \VSYNC:PWMUDB:runmode_enable\ ,
        ce0_comb => \VSYNC:PWMUDB:cmp1_eq\ ,
        z0_comb => \VSYNC:PWMUDB:tc_i\ ,
        clk_en => Net_1700 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_1700)

controlcell: Name =\VERT:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_1241 ,
        control_7 => \VERT:PWMUDB:control_7\ ,
        control_6 => \VERT:PWMUDB:control_6\ ,
        control_5 => \VERT:PWMUDB:control_5\ ,
        control_4 => \VERT:PWMUDB:control_4\ ,
        control_3 => \VERT:PWMUDB:control_3\ ,
        control_2 => \VERT:PWMUDB:control_2\ ,
        control_1 => \VERT:PWMUDB:control_1\ ,
        control_0 => \VERT:PWMUDB:control_0\ ,
        clk_en => Net_1700 );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_1700)

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=4, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_1733_2, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_923 * !Net_584 * cydff_1_2
        );
        Output = Net_1733_2 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=cydff_1_5, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1241) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1709_5
        );
        Output = cydff_1_5 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=cydff_1_4, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1241) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1709_4
        );
        Output = cydff_1_4 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=cydff_1_3, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1241) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1709_3
        );
        Output = cydff_1_3 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,1)][LB=1] #macrocells=4, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=cydff_1_0, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1241) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1709_0
        );
        Output = cydff_1_0 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_1733_4, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_923 * !Net_584 * cydff_1_4
        );
        Output = Net_1733_4 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=cydff_1_2, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1241) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1709_2
        );
        Output = cydff_1_2 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=cydff_1_1, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1241) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1709_1
        );
        Output = cydff_1_1 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\HSYNC:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_1241 ,
        cs_addr_2 => \HSYNC:PWMUDB:tc_i\ ,
        cs_addr_1 => \HSYNC:PWMUDB:runmode_enable\ ,
        ce0_comb => \HSYNC:PWMUDB:cmp1_eq\ ,
        z0_comb => \HSYNC:PWMUDB:tc_i\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PIXEL:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \PIXEL:control_7\ ,
        control_6 => \PIXEL:control_6\ ,
        control_5 => Net_1709_5 ,
        control_4 => Net_1709_4 ,
        control_3 => Net_1709_3 ,
        control_2 => Net_1709_2 ,
        control_1 => Net_1709_1 ,
        control_0 => Net_1709_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=3, #inputs=9, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_1733_5, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_923 * !Net_584 * cydff_1_5
        );
        Output = Net_1733_5 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,2)][LB=1] #macrocells=1, #inputs=6, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=3, #inputs=8, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\HSYNC:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1241) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_584 * \HSYNC:PWMUDB:control_7\ * !\HSYNC:PWMUDB:trig_last\
            + \HSYNC:PWMUDB:control_7\ * \HSYNC:PWMUDB:runmode_enable\ * 
              !\HSYNC:PWMUDB:tc_i\
        );
        Output = \HSYNC:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_584, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1241) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \HORIZ:PWMUDB:runmode_enable\ * \HORIZ:PWMUDB:cmp2_less\
        );
        Output = Net_584 (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\HORIZ:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1241) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \HORIZ:PWMUDB:control_7\
        );
        Output = \HORIZ:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,0)][LB=1] #macrocells=2, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_1700, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1241) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \HORIZ:PWMUDB:runmode_enable\ * \HORIZ:PWMUDB:cmp1_eq\
            + \HORIZ:PWMUDB:runmode_enable\ * \HORIZ:PWMUDB:cmp1_less\
        );
        Output = Net_1700 (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\HSYNC:PWMUDB:trig_last\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1241) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_584
        );
        Output = \HSYNC:PWMUDB:trig_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\HORIZ:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_1241 ,
        cs_addr_2 => \HORIZ:PWMUDB:tc_i\ ,
        cs_addr_1 => \HORIZ:PWMUDB:runmode_enable\ ,
        ce0_comb => \HORIZ:PWMUDB:cmp1_eq\ ,
        cl0_comb => \HORIZ:PWMUDB:cmp1_less\ ,
        z0_comb => \HORIZ:PWMUDB:tc_i\ ,
        cl1_comb => \HORIZ:PWMUDB:cmp2_less\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\HORIZ:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_1241 ,
        control_7 => \HORIZ:PWMUDB:control_7\ ,
        control_6 => \HORIZ:PWMUDB:control_6\ ,
        control_5 => \HORIZ:PWMUDB:control_5\ ,
        control_4 => \HORIZ:PWMUDB:control_4\ ,
        control_3 => \HORIZ:PWMUDB:control_3\ ,
        control_2 => \HORIZ:PWMUDB:control_2\ ,
        control_1 => \HORIZ:PWMUDB:control_1\ ,
        control_0 => \HORIZ:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=1, #inputs=5, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,1)][LB=1] #macrocells=1, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_0 => \UART:BUART:counter_load_not\ ,
        ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\HSYNC:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_1241 ,
        control_7 => \HSYNC:PWMUDB:control_7\ ,
        control_6 => \HSYNC:PWMUDB:control_6\ ,
        control_5 => \HSYNC:PWMUDB:control_5\ ,
        control_4 => \HSYNC:PWMUDB:control_4\ ,
        control_3 => \HSYNC:PWMUDB:control_3\ ,
        control_2 => \HSYNC:PWMUDB:control_2\ ,
        control_1 => \HSYNC:PWMUDB:control_1\ ,
        control_0 => \HSYNC:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=1, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,2)][LB=1] #macrocells=3, #inputs=8, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_1879, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_1879 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:tx_state_1\ ,
        cs_addr_1 => \UART:BUART:tx_state_0\ ,
        cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_3 => \UART:BUART:tx_fifo_notfull\ ,
        status_2 => \UART:BUART:tx_status_2\ ,
        status_1 => \UART:BUART:tx_fifo_empty\ ,
        status_0 => \UART:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =NEWLINE
        PORT MAP (
            interrupt => Net_1534 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\ADC_SAR_1:IRQ\
        PORT MAP (
            interrupt => Net_1867 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =\ADC_SAR_2:IRQ\
        PORT MAP (
            interrupt => Net_1874 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: 
  Dma@ [DrqContainer=(0)][DrqId=(0)] 
    drqcell: Name =DMA
        PORT MAP (
            dmareq => Net_1700 ,
            termin => zero ,
            termout => Net_1534 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
Port 0 contains the following IO cells:
Port 1 contains the following IO cells:
[IoId=4]: 
Pin : Name = VRy(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => VRy(0)__PA ,
        analog_term => Net_1871 ,
        pad => VRy(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = VRx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => VRx(0)__PA ,
        analog_term => Net_1864 ,
        pad => VRx(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = Tx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx(0)__PA ,
        pin_input => Net_1879 ,
        pad => Tx(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = HSYNC_OUT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => HSYNC_OUT(0)__PA ,
        pin_input => Net_1731 ,
        pad => HSYNC_OUT(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = VSYNC_OUT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => VSYNC_OUT(0)__PA ,
        pin_input => Net_1730 ,
        pad => VSYNC_OUT(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = VGA(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => VGA(0)__PA ,
        pin_input => Net_1733_0 ,
        pad => VGA(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = VGA(1)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => VGA(1)__PA ,
        pin_input => Net_1733_1 ,
        pad => VGA(1)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = VGA(2)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => VGA(2)__PA ,
        pin_input => Net_1733_2 ,
        pad => VGA(2)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = VGA(3)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => VGA(3)__PA ,
        pin_input => Net_1733_3 ,
        pad => VGA(3)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = VGA(4)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => VGA(4)__PA ,
        pin_input => Net_1733_4 ,
        pad => VGA(4)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = VGA(5)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => VGA(5)__PA ,
        pin_input => Net_1733_5 ,
        pad => VGA(5)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_1241 ,
            dclk_0 => Net_1241_local ,
            aclk_glb_0 => \ADC_SAR_2:Net_385\ ,
            aclk_0 => \ADC_SAR_2:Net_385_local\ ,
            clk_a_dig_glb_0 => \ADC_SAR_2:Net_381\ ,
            clk_a_dig_0 => \ADC_SAR_2:Net_381_local\ ,
            aclk_glb_1 => \ADC_SAR_1:Net_385\ ,
            aclk_1 => \ADC_SAR_1:Net_385_local\ ,
            clk_a_dig_glb_1 => \ADC_SAR_1:Net_381\ ,
            clk_a_dig_1 => \ADC_SAR_1:Net_381_local\ ,
            dclk_glb_1 => \UART:Net_9\ ,
            dclk_1 => \UART:Net_9_local\ );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,13): 
    vrefcell: Name =\ADC_SAR_1:vRef_Vdda_1\
        PORT MAP (
            vout => \ADC_SAR_1:Net_235\ );
        Properties:
        {
            autoenable = 1
            guid = "4720866E-BC14-478d-B8A0-3E44F38CADAC"
            ignoresleep = 0
            name = "Vdda/2"
        }
LPF group 0: empty
SAR group 0: 
    SAR Block @ F(SAR,0): 
    sarcell: Name =\ADC_SAR_1:ADC_SAR\
        PORT MAP (
            vplus => Net_1864 ,
            vminus => \ADC_SAR_1:Net_126\ ,
            ext_pin => \ADC_SAR_1:Net_209\ ,
            vrefhi_out => \ADC_SAR_1:Net_126\ ,
            vref => \ADC_SAR_1:Net_235\ ,
            clock => \ADC_SAR_1:Net_385\ ,
            pump_clock => \ADC_SAR_1:Net_385\ ,
            irq => \ADC_SAR_1:Net_252\ ,
            next => Net_1870 ,
            data_out_udb_11 => \ADC_SAR_1:Net_207_11\ ,
            data_out_udb_10 => \ADC_SAR_1:Net_207_10\ ,
            data_out_udb_9 => \ADC_SAR_1:Net_207_9\ ,
            data_out_udb_8 => \ADC_SAR_1:Net_207_8\ ,
            data_out_udb_7 => \ADC_SAR_1:Net_207_7\ ,
            data_out_udb_6 => \ADC_SAR_1:Net_207_6\ ,
            data_out_udb_5 => \ADC_SAR_1:Net_207_5\ ,
            data_out_udb_4 => \ADC_SAR_1:Net_207_4\ ,
            data_out_udb_3 => \ADC_SAR_1:Net_207_3\ ,
            data_out_udb_2 => \ADC_SAR_1:Net_207_2\ ,
            data_out_udb_1 => \ADC_SAR_1:Net_207_1\ ,
            data_out_udb_0 => \ADC_SAR_1:Net_207_0\ ,
            eof_udb => Net_1867 );
        Properties:
        {
            cy_registers = ""
        }
    SAR Block @ F(SAR,1): 
    sarcell: Name =\ADC_SAR_2:ADC_SAR\
        PORT MAP (
            vplus => Net_1871 ,
            vminus => \ADC_SAR_2:Net_126\ ,
            ext_pin => \ADC_SAR_2:Net_209\ ,
            vrefhi_out => \ADC_SAR_2:Net_126\ ,
            vref => \ADC_SAR_1:Net_235\ ,
            clock => \ADC_SAR_2:Net_385\ ,
            pump_clock => \ADC_SAR_2:Net_385\ ,
            irq => \ADC_SAR_2:Net_252\ ,
            next => Net_1877 ,
            data_out_udb_11 => \ADC_SAR_2:Net_207_11\ ,
            data_out_udb_10 => \ADC_SAR_2:Net_207_10\ ,
            data_out_udb_9 => \ADC_SAR_2:Net_207_9\ ,
            data_out_udb_8 => \ADC_SAR_2:Net_207_8\ ,
            data_out_udb_7 => \ADC_SAR_2:Net_207_7\ ,
            data_out_udb_6 => \ADC_SAR_2:Net_207_6\ ,
            data_out_udb_5 => \ADC_SAR_2:Net_207_5\ ,
            data_out_udb_4 => \ADC_SAR_2:Net_207_4\ ,
            data_out_udb_3 => \ADC_SAR_2:Net_207_3\ ,
            data_out_udb_2 => \ADC_SAR_2:Net_207_2\ ,
            data_out_udb_1 => \ADC_SAR_2:Net_207_1\ ,
            data_out_udb_0 => \ADC_SAR_2:Net_207_0\ ,
            eof_udb => Net_1874 );
        Properties:
        {
            cy_registers = ""
        }
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |              | 
Port | Pin | Fixed |      Type |       Drive Mode |         Name | Connections
-----+-----+-------+-----------+------------------+--------------+-----------------
   1 |   4 |     * |      NONE |      HI_Z_ANALOG |       VRy(0) | Analog(Net_1871)
     |   5 |     * |      NONE |      HI_Z_ANALOG |       VRx(0) | Analog(Net_1864)
-----+-----+-------+-----------+------------------+--------------+-----------------
   2 |   0 |     * |      NONE |         CMOS_OUT |        Tx(0) | In(Net_1879)
-----+-----+-------+-----------+------------------+--------------+-----------------
  12 |   0 |     * |      NONE |         CMOS_OUT | HSYNC_OUT(0) | In(Net_1731)
     |   1 |     * |      NONE |         CMOS_OUT | VSYNC_OUT(0) | In(Net_1730)
     |   2 |     * |      NONE |         CMOS_OUT |       VGA(0) | In(Net_1733_0)
     |   3 |     * |      NONE |         CMOS_OUT |       VGA(1) | In(Net_1733_1)
     |   4 |     * |      NONE |         CMOS_OUT |       VGA(2) | In(Net_1733_2)
     |   5 |     * |      NONE |         CMOS_OUT |       VGA(3) | In(Net_1733_3)
     |   6 |     * |      NONE |         CMOS_OUT |       VGA(4) | In(Net_1733_4)
     |   7 |     * |      NONE |         CMOS_OUT |       VGA(5) | In(Net_1733_5)
-----------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.040ms
Digital Placement phase: Elapsed time ==> 1s.106ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "vga_r.vh2" --pcf-path "vga.pco" --des-name "vga" --dsf-path "vga.dsf" --sdc-path "vga.sdc" --lib-path "vga_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.423ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.184ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in vga_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.316ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.184ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 4s.205ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 4s.205ms
API generation phase: Elapsed time ==> 1s.282ms
Dependency generation phase: Elapsed time ==> 0s.015ms
Cleanup phase: Elapsed time ==> 0s.000ms
