<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="lab7_experiment9.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="DCM_50M.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="DCM_50M.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="lab7_experiment9.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="lab7_experiment9.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="lab7_experiment9.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="lab7_experiment9.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="lab7_experiment9.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="lab7_experiment9.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="lab7_experiment9.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="lab7_experiment9.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="lab7_experiment9.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="lab7_experiment9.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="lab7_experiment9.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="lab7_experiment9.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="lab7_experiment9.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="lab7_experiment9.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="lab7_experiment9.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="lab7_experiment9.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="lab7_experiment9.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="lab7_experiment9.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="lab7_experiment9.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="lab7_experiment9.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="lab7_experiment9.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="lab7_experiment9.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="lab7_experiment9.vhf"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="lab7_experiment9.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="lab7_experiment9.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="lab7_experiment9_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="lab7_experiment9_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="lab7_experiment9_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="lab7_experiment9_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="lab7_experiment9_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="lab7_experiment9_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="lab7_experiment9_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="lab7_experiment9_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="lab7_experiment9_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="lab7_experiment9_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="lab7_experiment9_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="lab7_experiment9_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="lab7_experiment9_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="lab7_experiment9_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="lab7_experiment9_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1521219574" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1521219574">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1521219577" xil_pn:in_ck="-5669156012679115445" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-2084915670708255289" xil_pn:start_ts="1521219574">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="lab7_experiment9.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1521219577" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-8234947630017732521" xil_pn:start_ts="1521219577">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1521219577" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1521219577">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1521219577" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="2376558494699977669" xil_pn:start_ts="1521219577">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1521219577" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2988080280822507185" xil_pn:start_ts="1521219577">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1521219577" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-6075204103291997279" xil_pn:start_ts="1521219577">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1521219586" xil_pn:in_ck="7011194262713742202" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-1045172553705991763" xil_pn:start_ts="1521219577">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="lab7_experiment9.jhd"/>
      <outfile xil_pn:name="lab7_experiment9.lso"/>
      <outfile xil_pn:name="lab7_experiment9.ngc"/>
      <outfile xil_pn:name="lab7_experiment9.ngr"/>
      <outfile xil_pn:name="lab7_experiment9.prj"/>
      <outfile xil_pn:name="lab7_experiment9.stx"/>
      <outfile xil_pn:name="lab7_experiment9.syr"/>
      <outfile xil_pn:name="lab7_experiment9.xst"/>
      <outfile xil_pn:name="lab7_experiment9_vhdl.prj"/>
      <outfile xil_pn:name="lab7_experiment9_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1521219586" xil_pn:in_ck="-5669156012679113269" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-948774775033892479" xil_pn:start_ts="1521219586">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1521219592" xil_pn:in_ck="-474316750485867824" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-8252337576642113020" xil_pn:start_ts="1521219586">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="lab7_experiment9.bld"/>
      <outfile xil_pn:name="lab7_experiment9.ngd"/>
      <outfile xil_pn:name="lab7_experiment9_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1521219385" xil_pn:in_ck="-4597169982427452079" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-1303429204059397298" xil_pn:start_ts="1521219380">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="lab7_experiment9.pcf"/>
      <outfile xil_pn:name="lab7_experiment9_map.map"/>
      <outfile xil_pn:name="lab7_experiment9_map.mrp"/>
      <outfile xil_pn:name="lab7_experiment9_map.ncd"/>
      <outfile xil_pn:name="lab7_experiment9_map.ngm"/>
      <outfile xil_pn:name="lab7_experiment9_map.xrpt"/>
      <outfile xil_pn:name="lab7_experiment9_summary.xml"/>
      <outfile xil_pn:name="lab7_experiment9_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1521219397" xil_pn:in_ck="-3003385286752337558" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-4078461964484670437" xil_pn:start_ts="1521219385">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="lab7_experiment9.ncd"/>
      <outfile xil_pn:name="lab7_experiment9.pad"/>
      <outfile xil_pn:name="lab7_experiment9.par"/>
      <outfile xil_pn:name="lab7_experiment9.ptwx"/>
      <outfile xil_pn:name="lab7_experiment9.unroutes"/>
      <outfile xil_pn:name="lab7_experiment9.xpi"/>
      <outfile xil_pn:name="lab7_experiment9_pad.csv"/>
      <outfile xil_pn:name="lab7_experiment9_pad.txt"/>
      <outfile xil_pn:name="lab7_experiment9_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1521219408" xil_pn:in_ck="-5669156012679120894" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1521219397">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="lab7_experiment9.bgn"/>
      <outfile xil_pn:name="lab7_experiment9.bit"/>
      <outfile xil_pn:name="lab7_experiment9.drc"/>
      <outfile xil_pn:name="lab7_experiment9.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1521219427" xil_pn:in_ck="-5669156012679133748" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="2182533642587968765" xil_pn:start_ts="1521219408">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForced"/>
    </transform>
    <transform xil_pn:end_ts="1521219397" xil_pn:in_ck="4663878496284672717" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1521219393">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="lab7_experiment9.twr"/>
      <outfile xil_pn:name="lab7_experiment9.twx"/>
    </transform>
  </transforms>

</generated_project>
