// Seed: 1359339847
module module_0;
  assign id_1 = id_1;
endmodule
program module_1 (
    input tri id_0,
    input uwire id_1,
    output wire id_2,
    input logic id_3,
    input supply1 id_4,
    input tri id_5,
    output tri0 id_6,
    input tri id_7,
    input uwire id_8,
    input wor id_9,
    input uwire id_10,
    input wor id_11,
    output supply0 id_12
);
  always @(posedge id_8 or posedge id_11) begin
    #id_14 force id_2 = id_3;
  end
  module_0();
  wire id_15;
  assign id_12 = id_11;
endprogram
