
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.068675                       # Number of seconds simulated
sim_ticks                                 68674893000                       # Number of ticks simulated
final_tick                                68674893000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 155524                       # Simulator instruction rate (inst/s)
host_op_rate                                   159168                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               25135929                       # Simulator tick rate (ticks/s)
host_mem_usage                                 742628                       # Number of bytes of host memory used
host_seconds                                  2732.14                       # Real time elapsed on the host
sim_insts                                   424912931                       # Number of instructions simulated
sim_ops                                     434869611                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.physmem.bytes_read::cpu0.inst            22208                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu0.data            18496                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.inst             9216                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.data          1338048                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.inst             1344                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.data          1422016                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu3.inst              960                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu3.data          1326144                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu4.inst              448                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu4.data          1419264                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu5.inst             3712                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu5.data          1250112                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu6.inst              832                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu6.data          1302272                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu7.inst             3968                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu7.data          1197184                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu8.inst             5952                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu8.data          1214912                       # Number of bytes read from this memory
system.physmem.bytes_read::total             10537088                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu0.inst        22208                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu1.inst         9216                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu2.inst         1344                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu3.inst          960                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu4.inst          448                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu5.inst         3712                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu6.inst          832                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu7.inst         3968                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu8.inst         5952                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           48640                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       112320                       # Number of bytes written to this memory
system.physmem.bytes_written::total            112320                       # Number of bytes written to this memory
system.physmem.num_reads::cpu0.inst               347                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu0.data               289                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.inst               144                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.data             20907                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.inst                21                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.data             22219                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu3.inst                15                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu3.data             20721                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu4.inst                 7                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu4.data             22176                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu5.inst                58                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu5.data             19533                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu6.inst                13                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu6.data             20348                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu7.inst                62                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu7.data             18706                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu8.inst                93                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu8.data             18983                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                164642                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1755                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1755                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu0.inst              323379                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu0.data              269327                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.inst              134198                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.data            19483802                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.inst               19570                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.data            20706490                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu3.inst               13979                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu3.data            19310463                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu4.inst                6523                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu4.data            20666417                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu5.inst               54052                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu5.data            18203334                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu6.inst               12115                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu6.data            18962854                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu7.inst               57779                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu7.data            17432630                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu8.inst               86669                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu8.data            17690774                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               153434356                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu0.inst         323379                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu1.inst         134198                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu2.inst          19570                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu3.inst          13979                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu4.inst           6523                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu5.inst          54052                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu6.inst          12115                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu7.inst          57779                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu8.inst          86669                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             708265                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           1635532                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                1635532                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           1635532                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.inst             323379                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.data             269327                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.inst             134198                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.data           19483802                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.inst              19570                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.data           20706490                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu3.inst              13979                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu3.data           19310463                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu4.inst               6523                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu4.data           20666417                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu5.inst              54052                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu5.data           18203334                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu6.inst              12115                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu6.data           18962854                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu7.inst              57779                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu7.data           17432630                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu8.inst              86669                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu8.data           17690774                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              155069888                       # Total bandwidth to/from this memory (bytes/s)
system.cpu0.branchPred.lookups               34325870                       # Number of BP lookups
system.cpu0.branchPred.condPredicted         34324572                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect              780                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups            34323432                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits               34322968                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.998648                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                    465                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect                55                       # Number of incorrect RAS predictions.
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls              113456                       # Number of system calls
system.cpu0.numCycles                        68674894                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles              8889                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                     171630465                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                   34325870                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches          34323433                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                     68656876                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                   1905                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.PendingTrapStallCycles          156                       # Number of stall cycles due to pending traps
system.cpu0.fetch.CacheLines                     2545                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                  275                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples          68666873                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             2.499545                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.501191                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                   13374      0.02%      0.02% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                     822      0.00%      0.02% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                34322938     49.98%     50.01% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                34329739     49.99%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            68666873                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.499831                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       2.499173                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                    8553                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles                 5682                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                 68651069                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles                  816                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                   753                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                 494                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  213                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts             171632248                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                  480                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                   753                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                    9376                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                    703                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          2537                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                 68650974                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles                 2530                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts             171630825                       # Number of instructions processed by rename
system.cpu0.rename.IQFullEvents                     1                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.SQFullEvents                  2413                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands          171632710                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups            789506279                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups       171636684                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               16                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps            171621958                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                   10752                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts                60                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts            59                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                     1112                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads            68646745                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           34325982                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads         34321433                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        34321378                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                 171628218                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                 82                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                171625324                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued              560                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined           7272                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined        18000                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved             5                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples     68666873                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        2.499390                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.706782                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0              15110      0.02%      0.02% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1            8522260     12.41%     12.43% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           17285445     25.17%     37.61% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           42844058     62.39%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       68666873                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             68653568     40.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                   6      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             3      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            68646177     40.00%     80.00% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           34325570     20.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             171625324                       # Type of FU issued
system.cpu0.iq.rate                          2.499098                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads         411918049                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes        171635706                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses    171623988                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 32                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                16                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses             171625308                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads        34321715                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads         2043                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation          151                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores          814                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads            7                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                   753                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                    593                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                  112                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts          171628321                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts              427                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts             68646745                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts            34325982                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts                56                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                     3                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents           151                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect            80                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect          531                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                 611                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts            171624481                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts             68645964                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts              843                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                           21                       # number of nop insts executed
system.cpu0.iew.exec_refs                   102971328                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                34323822                       # Number of branches executed
system.cpu0.iew.exec_stores                  34325364                       # Number of stores executed
system.cpu0.iew.exec_rate                    2.499086                       # Inst execution rate
system.cpu0.iew.wb_sent                     171624125                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                    171624004                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                102971947                       # num instructions producing a value
system.cpu0.iew.wb_consumers                102982524                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      2.499079                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.999897                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts           7292                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls             77                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts              581                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples     68665582                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     2.499375                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.580848                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0        16361      0.02%      0.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     34324117     49.99%     50.01% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2         1372      0.00%     50.01% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      8520710     12.41%     62.42% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     17283772     25.17%     87.59% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      8518907     12.41%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6           84      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7          162      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8           97      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     68665582                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts           171617529                       # Number of instructions committed
system.cpu0.commit.committedOps             171621028                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                     102969870                       # Number of memory references committed
system.cpu0.commit.loads                     68644702                       # Number of loads committed
system.cpu0.commit.membars                         26                       # Number of memory barriers committed
system.cpu0.commit.branches                  34323292                       # Number of branches committed
system.cpu0.commit.fp_insts                        16                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                137298164                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                 172                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        68651149     40.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult              6      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            3      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       68644702     40.00%     80.00% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      34325168     20.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        171621028                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                   97                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                   240293492                       # The number of ROB reads
system.cpu0.rob.rob_writes                  343257936                       # The number of ROB writes
system.cpu0.timesIdled                            246                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                           8021                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                  171617529                       # Number of Instructions Simulated
system.cpu0.committedOps                    171621028                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              0.400162                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        0.400162                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              2.498985                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        2.498985                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads               171627258                       # number of integer regfile reads
system.cpu0.int_regfile_writes               68652492                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                     1296                       # number of floating regfile reads
system.cpu0.cc_regfile_reads                720809842                       # number of cc regfile reads
system.cpu0.cc_regfile_writes               102972694                       # number of cc regfile writes
system.cpu0.misc_regfile_reads              104246150                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    54                       # number of misc regfile writes
system.cpu0.dcache.tags.replacements               47                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          122.241721                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           68646153                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              190                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs         361295.542105                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   122.241721                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.238753                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.238753                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          143                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          118                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.279297                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        137298673                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       137298673                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data     34323796                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       34323796                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data     34322673                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      34322673                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data           22                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           22                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data           24                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           24                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data     68646469                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        68646469                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data     68646469                       # number of overall hits
system.cpu0.dcache.overall_hits::total       68646469                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data          227                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          227                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data         2419                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2419                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            3                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data            1                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data         2646                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          2646                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data         2646                       # number of overall misses
system.cpu0.dcache.overall_misses::total         2646                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data      9975490                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total      9975490                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data    118728500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    118728500                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       133500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       133500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data         7500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total         7500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data    128703990                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    128703990                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data    128703990                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    128703990                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data     34324023                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     34324023                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data     34325092                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     34325092                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data           25                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           25                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data           25                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           25                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data     68649115                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     68649115                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data     68649115                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     68649115                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.000007                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.000070                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000070                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.120000                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.120000                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.040000                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.040000                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.000039                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.000039                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.000039                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.000039                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 43944.889868                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 43944.889868                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 49081.645308                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 49081.645308                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data        44500                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        44500                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data         7500                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total         7500                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 48640.963719                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 48640.963719                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 48640.963719                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 48640.963719                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           17                       # number of writebacks
system.cpu0.dcache.writebacks::total               17                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data           78                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total           78                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data         2221                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         2221                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data            3                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data         2299                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         2299                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data         2299                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         2299                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data          149                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          149                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data          198                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          198                       # number of WriteReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data            1                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data          347                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          347                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data          347                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          347                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data      6233006                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total      6233006                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data     10853000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     10853000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data         4500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total         4500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data     17086006                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     17086006                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data     17086006                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     17086006                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.000006                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.040000                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.040000                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.000005                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.000005                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.000005                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.000005                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 41832.255034                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 41832.255034                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 54813.131313                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 54813.131313                       # average WriteReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data         4500                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total         4500                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 49239.210375                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 49239.210375                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 49239.210375                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 49239.210375                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements               64                       # number of replacements
system.cpu0.icache.tags.tagsinuse          289.951279                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs               2094                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              384                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             5.453125                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   289.951279                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.566311                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.566311                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          320                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          277                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.625000                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses             5474                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses            5474                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst         2094                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total           2094                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst         2094                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total            2094                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst         2094                       # number of overall hits
system.cpu0.icache.overall_hits::total           2094                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          451                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          451                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          451                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           451                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          451                       # number of overall misses
system.cpu0.icache.overall_misses::total          451                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     23097498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     23097498                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     23097498                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     23097498                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     23097498                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     23097498                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst         2545                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total         2545                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst         2545                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total         2545                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst         2545                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total         2545                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.177210                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.177210                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.177210                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.177210                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.177210                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.177210                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 51213.964523                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 51213.964523                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 51213.964523                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 51213.964523                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 51213.964523                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 51213.964523                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs           11                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs           11                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst           67                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           67                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst           67                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           67                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst           67                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           67                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          384                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          384                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          384                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          384                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          384                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          384                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     19796002                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     19796002                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     19796002                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     19796002                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     19796002                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     19796002                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.150884                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.150884                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.150884                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.150884                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.150884                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.150884                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 51552.088542                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 51552.088542                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 51552.088542                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 51552.088542                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 51552.088542                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 51552.088542                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups               11073424                       # Number of BP lookups
system.cpu1.branchPred.condPredicted          9474210                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect           306699                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups             9490535                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                9126884                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            96.168277                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                 567975                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect            138688                       # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                        68648687                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles          17830321                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                      53982413                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                   11073424                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches           9694859                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                     50491100                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                 640569                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.NoActiveThreadStallCycles         2379                       # Number of stall cycles due to no active thread to fetch from
system.cpu1.fetch.PendingTrapStallCycles          488                       # Number of stall cycles due to pending traps
system.cpu1.fetch.CacheLines                 17564791                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                70024                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples          68644573                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.821104                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.202659                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                44660014     65.06%     65.06% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                 3826653      5.57%     70.63% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 7936033     11.56%     82.20% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                12221873     17.80%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            68644573                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.161306                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       0.786358                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                14666618                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles             34067755                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                 16585177                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles              3003645                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                318999                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved              575680                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                 1364                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts              51434214                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                 2156                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                318999                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                15576716                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                 987697                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles      31281064                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                 18688693                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles              1789025                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts              50606738                       # Number of instructions processed by rename
system.cpu1.rename.ROBFullEvents                   19                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.IQFullEvents                 47461                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents                   136                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.SQFullEvents                   151                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands           58294041                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups            241552485                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups        58614762                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps             53294459                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                 4999582                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts           1808245                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts       1810077                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                  3984417                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads            15092786                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            8501998                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads          5735151                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          160520                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                  47776288                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded            1926916                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                 48354278                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued            81271                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined        3477728                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined      7356174                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved         65616                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples     68644573                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.704415                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.909246                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           39008225     56.83%     56.83% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           13429310     19.56%     76.39% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           13696146     19.95%     96.34% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2510892      3.66%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       68644573                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             24978128     51.66%     51.66% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult               31059      0.06%     51.72% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     51.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     51.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     51.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     51.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     51.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     51.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     51.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     51.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     51.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     51.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     51.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     51.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     51.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     51.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     51.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     51.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     51.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     51.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     51.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     51.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     51.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     51.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     51.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     51.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     51.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     51.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     51.72% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            14968965     30.96%     82.68% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            8376126     17.32%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              48354278                       # Type of FU issued
system.cpu1.iq.rate                          0.704373                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads         165434400                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes         53182621                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses     47869447                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses              48354278                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads         5566464                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads       613067                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses           36                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation         1727                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores       379754                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads        66138                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked            8                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                318999                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                 845367                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles               671610                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts           49703223                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts           132842                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts             15092786                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts             8501998                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts           1804145                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                 18914                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                   60                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents          1727                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect        247631                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect        72419                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts              320050                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts             48096252                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts             14916347                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           258026                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                           19                       # number of nop insts executed
system.cpu1.iew.exec_refs                    23246581                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                 9579827                       # Number of branches executed
system.cpu1.iew.exec_stores                   8330234                       # Number of stores executed
system.cpu1.iew.exec_rate                    0.700614                       # Inst execution rate
system.cpu1.iew.wb_sent                      47912432                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                     47869447                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                 26310231                       # num instructions producing a value
system.cpu1.iew.wb_consumers                 31707008                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      0.697310                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.829792                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts        3477897                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls        1861300                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts           305414                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples     68023974                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.679547                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.087623                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     38888587     57.17%     57.17% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     21482006     31.58%     88.75% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2       859010      1.26%     90.01% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      5909647      8.69%     98.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       236499      0.35%     99.05% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       113715      0.17%     99.21% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       175689      0.26%     99.47% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       142764      0.21%     99.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       216057      0.32%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     68023974                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts            45007983                       # Number of instructions committed
system.cpu1.commit.committedOps              46225476                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                      22601963                       # Number of memory references committed
system.cpu1.commit.loads                     14479719                       # Number of loads committed
system.cpu1.commit.membars                     110656                       # Number of memory barriers committed
system.cpu1.commit.branches                   9273526                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                 37518726                       # Number of committed integer instructions.
system.cpu1.commit.function_calls              243313                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        23607411     51.07%     51.07% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult          16102      0.03%     51.10% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     51.10% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     51.10% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     51.10% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     51.10% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     51.10% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     51.10% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     51.10% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     51.10% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     51.10% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     51.10% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     51.10% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     51.10% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     51.10% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     51.10% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     51.10% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     51.10% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     51.10% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     51.10% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     51.10% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     51.10% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     51.10% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     51.10% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     51.10% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     51.10% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     51.10% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     51.10% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     51.10% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       14479719     31.32%     82.43% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       8122244     17.57%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         46225476                       # Class of committed instruction
system.cpu1.commit.bw_lim_events               216057                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                   117353249                       # The number of ROB reads
system.cpu1.rob.rob_writes                  100030285                       # The number of ROB writes
system.cpu1.timesIdled                            328                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           4114                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                       26206                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                   45007983                       # Number of Instructions Simulated
system.cpu1.committedOps                     46225476                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              1.525256                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        1.525256                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              0.655628                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.655628                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                55083659                       # number of integer regfile reads
system.cpu1.int_regfile_writes               21699572                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                193681676                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                33071632                       # number of cc regfile writes
system.cpu1.misc_regfile_reads               26109680                       # number of misc regfile reads
system.cpu1.misc_regfile_writes               3834397                       # number of misc regfile writes
system.cpu1.dcache.tags.replacements            58073                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          503.475920                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           15155828                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            58579                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           258.724594                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle       3987912500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   503.475920                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.983351                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.983351                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          506                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          429                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           37                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           34                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         31796049                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        31796049                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data      7232011                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        7232011                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data      6271319                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6271319                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data      1630919                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total      1630919                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data        31300                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        31300                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data     13503330                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        13503330                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data     13503330                       # number of overall hits
system.cpu1.dcache.overall_hits::total       13503330                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data       247091                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       247091                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data       111038                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       111038                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data       146441                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total       146441                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data        71708                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        71708                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data       358129                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        358129                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data       358129                       # number of overall misses
system.cpu1.dcache.overall_misses::total       358129                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data   6458752227                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   6458752227                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data   3273967279                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   3273967279                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data   2976607235                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total   2976607235                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data   1037313009                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total   1037313009                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data    348498437                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total    348498437                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data   9732719506                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   9732719506                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data   9732719506                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   9732719506                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data      7479102                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      7479102                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data      6382357                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6382357                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data      1777360                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total      1777360                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data       103008                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       103008                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data     13861459                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     13861459                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data     13861459                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     13861459                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.033038                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.033038                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.017398                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.017398                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.082392                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.082392                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.696140                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.696140                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.025836                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.025836                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.025836                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.025836                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 26139.164223                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 26139.164223                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 29485.106711                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 29485.106711                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 20326.324151                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 20326.324151                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 14465.791948                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 14465.791948                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 27176.574659                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 27176.574659                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 27176.574659                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 27176.574659                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs           62                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    10.333333                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         3800                       # number of writebacks
system.cpu1.dcache.writebacks::total             3800                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data        89786                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        89786                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data        47184                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        47184                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data        10142                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total        10142                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data       136970                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       136970                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data       136970                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       136970                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data       157305                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       157305                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data        63854                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        63854                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data       136299                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total       136299                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data        71708                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total        71708                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data       221159                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       221159                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data       221159                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       221159                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data   2914025366                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2914025366                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data   1697544829                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1697544829                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data   2075964586                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total   2075964586                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data    882206991                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total    882206991                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data    294127563                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total    294127563                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data   4611570195                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4611570195                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data   4611570195                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4611570195                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.021033                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.021033                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.010005                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.010005                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.076686                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.076686                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.696140                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.696140                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.015955                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.015955                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.015955                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.015955                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 18524.683678                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 18524.683678                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 26584.784493                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 26584.784493                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 15230.959772                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15230.959772                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 12302.769440                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 12302.769440                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 20851.831465                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 20851.831465                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 20851.831465                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 20851.831465                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             2496                       # number of replacements
system.cpu1.icache.tags.tagsinuse          383.855802                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           17561760                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2884                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          6089.375867                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   383.855802                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.749718                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.749718                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          388                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          382                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.757812                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         35132466                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        35132466                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst     17561760                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       17561760                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst     17561760                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        17561760                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst     17561760                       # number of overall hits
system.cpu1.icache.overall_hits::total       17561760                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst         3031                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         3031                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst         3031                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          3031                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst         3031                       # number of overall misses
system.cpu1.icache.overall_misses::total         3031                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst     54369883                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     54369883                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst     54369883                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     54369883                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst     54369883                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     54369883                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst     17564791                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     17564791                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst     17564791                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     17564791                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst     17564791                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     17564791                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.000173                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000173                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.000173                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000173                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.000173                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000173                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 17937.935665                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 17937.935665                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 17937.935665                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 17937.935665                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 17937.935665                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 17937.935665                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst          147                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          147                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst          147                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          147                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst          147                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          147                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst         2884                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2884                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst         2884                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2884                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst         2884                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2884                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst     43826591                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     43826591                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst     43826591                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     43826591                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst     43826591                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     43826591                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.000164                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000164                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.000164                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000164                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.000164                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000164                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 15196.460125                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 15196.460125                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 15196.460125                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 15196.460125                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 15196.460125                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 15196.460125                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.branchPred.lookups                7450798                       # Number of BP lookups
system.cpu2.branchPred.condPredicted          5781663                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect           320575                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups             5788279                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                5440729                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            93.995625                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                 596579                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect            145288                       # Number of incorrect RAS predictions.
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                        68648457                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles          10440398                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                      35728028                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                    7450798                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches           6037308                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                     57868129                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                 669155                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.NoActiveThreadStallCycles         2393                       # Number of stall cycles due to no active thread to fetch from
system.cpu2.fetch.PendingTrapStallCycles          474                       # Number of stall cycles due to pending traps
system.cpu2.fetch.CacheLines                 10174218                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                73099                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples          68645972                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.557013                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            1.042923                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                50949335     74.22%     74.22% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                 5480103      7.98%     82.20% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 3893027      5.67%     87.87% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 8323507     12.13%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            68645972                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.108536                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       0.520449                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                 5966436                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles             50410743                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                  7318053                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles              4615044                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                333303                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved              593388                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                 1348                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts              33126209                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts                 2139                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles                333303                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                 7212884                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                1011810                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles      46633845                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                 10697505                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles              2754232                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts              32266282                       # Number of instructions processed by rename
system.cpu2.rename.ROBFullEvents                   21                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.IQFullEvents                 46423                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.LQFullEvents                    28                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.SQFullEvents                   150                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.RenamedOperands           42881787                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups            155322865                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups        36537862                       # Number of integer rename lookups
system.cpu2.rename.CommittedMaps             37793428                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                 5088359                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts           2777689                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts       2779424                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                  5928062                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads             6694491                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            4794098                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads          1027483                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          206499                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                  28417015                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded            2900860                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                 29970316                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued            76275                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined        3542507                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined      7452859                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved         65894                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples     68645972                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.436592                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.784476                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           48786194     71.07%     71.07% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           12318425     17.94%     89.01% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            4972168      7.24%     96.26% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            2569185      3.74%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       68645972                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             18710920     62.43%     62.43% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult               33690      0.11%     62.54% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     62.54% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     62.54% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     62.54% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     62.54% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     62.54% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     62.54% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     62.54% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     62.54% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     62.54% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     62.54% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     62.54% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     62.54% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     62.54% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     62.54% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     62.54% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     62.54% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     62.54% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     62.54% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     62.54% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     62.54% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     62.54% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     62.54% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     62.54% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     62.54% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     62.54% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.54% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     62.54% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             6568591     21.92%     84.46% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            4657115     15.54%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              29970316                       # Type of FU issued
system.cpu2.iq.rate                          0.436577                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads         128662879                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes         34861735                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses     29451304                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses              29970316                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads          849623                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads       634806                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses           18                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation         1384                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores       393905                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads        68434                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked            7                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                333303                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                 867241                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles               996612                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts           31317896                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts           143926                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts              6694491                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts             4794098                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts           2773163                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                 19464                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                   31                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents          1384                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect        259798                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect        74733                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts              334531                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts             29690146                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts              6511576                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           280170                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                           21                       # number of nop insts executed
system.cpu2.iew.exec_refs                    11120057                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                 5906075                       # Number of branches executed
system.cpu2.iew.exec_stores                   4608481                       # Number of stores executed
system.cpu2.iew.exec_rate                    0.432495                       # Inst execution rate
system.cpu2.iew.wb_sent                      29496060                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                     29451304                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                 14269167                       # num instructions producing a value
system.cpu2.iew.wb_consumers                 19807213                       # num instructions consuming a value
system.cpu2.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu2.iew.wb_rate                      0.429016                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.720403                       # average fanout of values written-back
system.cpu2.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu2.commit.commitSquashedInsts        3542711                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls        2834966                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts           319301                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples     68011803                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.408390                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.896900                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     48064794     70.67%     70.67% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     16946032     24.92%     95.59% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2       887771      1.31%     96.89% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1206804      1.77%     98.67% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       241958      0.36%     99.02% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       114296      0.17%     99.19% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       182058      0.27%     99.46% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       142998      0.21%     99.67% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       225092      0.33%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     68011803                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts            26518705                       # Number of instructions committed
system.cpu2.commit.committedOps              27775368                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                      10459878                       # Number of memory references committed
system.cpu2.commit.loads                      6059685                       # Number of loads committed
system.cpu2.commit.membars                     115993                       # Number of memory barriers committed
system.cpu2.commit.branches                   5587366                       # Number of branches committed
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                 22775227                       # Number of committed integer instructions.
system.cpu2.commit.function_calls              251573                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        17298684     62.28%     62.28% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult          16806      0.06%     62.34% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     62.34% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     62.34% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     62.34% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     62.34% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     62.34% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     62.34% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     62.34% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     62.34% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     62.34% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     62.34% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     62.34% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     62.34% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     62.34% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     62.34% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     62.34% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     62.34% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     62.34% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     62.34% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     62.34% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     62.34% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     62.34% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     62.34% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     62.34% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     62.34% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     62.34% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.34% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.34% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        6059685     21.82%     84.16% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       4400193     15.84%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         27775368                       # Class of committed instruction
system.cpu2.commit.bw_lim_events               225092                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                    98938130                       # The number of ROB reads
system.cpu2.rob.rob_writes                   63273268                       # The number of ROB writes
system.cpu2.timesIdled                            275                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                           2485                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                       26436                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                   26518705                       # Number of Instructions Simulated
system.cpu2.committedOps                     27775368                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              2.588681                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        2.588681                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              0.386297                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.386297                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                32880655                       # number of integer regfile reads
system.cpu2.int_regfile_writes               14419494                       # number of integer regfile writes
system.cpu2.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                116121935                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                24867612                       # number of cc regfile writes
system.cpu2.misc_regfile_reads               14192981                       # number of misc regfile reads
system.cpu2.misc_regfile_writes               5926412                       # number of misc regfile writes
system.cpu2.dcache.tags.replacements            57969                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          503.201857                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            6715537                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            58475                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           114.844583                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle       3509589500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   503.201857                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.982816                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.982816                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          506                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          146                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          292                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           42                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4           20                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         15176056                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        15176056                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data      2565335                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        2565335                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data      1570805                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1570805                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data      2526580                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total      2526580                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::cpu2.data        30627                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        30627                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::cpu2.data      4136140                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         4136140                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data      4136140                       # number of overall hits
system.cpu2.dcache.overall_hits::total        4136140                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data       253861                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       253861                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data       121835                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       121835                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data       219638                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total       219638                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data        94655                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total        94655                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data       375696                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        375696                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data       375696                       # number of overall misses
system.cpu2.dcache.overall_misses::total       375696                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data   6631357017                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   6631357017                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data   3873017511                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   3873017511                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data   3978703149                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total   3978703149                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data   1154923254                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total   1154923254                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::cpu2.data    538905023                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total    538905023                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data  10504374528                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  10504374528                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data  10504374528                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  10504374528                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data      2819196                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      2819196                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data      1692640                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1692640                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data      2746218                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total      2746218                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data       125282                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       125282                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data      4511836                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      4511836                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data      4511836                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      4511836                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.090047                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.090047                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.071979                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.071979                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.079978                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.079978                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data     0.755536                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.755536                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.083269                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.083269                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.083269                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.083269                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 26121.999902                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 26121.999902                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 31789.038544                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 31789.038544                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data 18114.821429                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 18114.821429                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data 12201.397221                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 12201.397221                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 27959.772071                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 27959.772071                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 27959.772071                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 27959.772071                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs           33                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs     8.250000                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         4138                       # number of writebacks
system.cpu2.dcache.writebacks::total             4138                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data        91414                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        91414                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data        52185                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total        52185                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::cpu2.data        10194                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total        10194                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data       143599                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       143599                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data       143599                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       143599                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data       162447                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       162447                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data        69650                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        69650                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data       209444                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total       209444                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data        94655                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total        94655                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data       232097                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       232097                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data       232097                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       232097                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data   2983169869                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   2983169869                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data   2110469026                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   2110469026                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data   2847839610                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total   2847839610                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data    987488746                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total    987488746                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::cpu2.data    428772977                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total    428772977                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data   5093638895                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   5093638895                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data   5093638895                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   5093638895                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.057622                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.057622                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.041149                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.041149                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data     0.076266                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.076266                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data     0.755536                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.755536                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.051442                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.051442                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.051442                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.051442                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 18363.957900                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 18363.957900                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 30301.062828                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 30301.062828                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data 13597.141050                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13597.141050                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data 10432.504844                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 10432.504844                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 21946.164298                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 21946.164298                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 21946.164298                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 21946.164298                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements             1758                       # number of replacements
system.cpu2.icache.tags.tagsinuse          389.335478                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           10171942                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             2151                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          4728.936309                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   389.335478                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.760421                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.760421                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          393                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          389                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.767578                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         20350587                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        20350587                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst     10171942                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       10171942                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst     10171942                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        10171942                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst     10171942                       # number of overall hits
system.cpu2.icache.overall_hits::total       10171942                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst         2276                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         2276                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst         2276                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          2276                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst         2276                       # number of overall misses
system.cpu2.icache.overall_misses::total         2276                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst     39344801                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     39344801                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst     39344801                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     39344801                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst     39344801                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     39344801                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst     10174218                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     10174218                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst     10174218                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     10174218                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst     10174218                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     10174218                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.000224                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000224                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.000224                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000224                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.000224                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000224                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 17286.819420                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 17286.819420                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 17286.819420                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 17286.819420                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 17286.819420                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 17286.819420                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            3                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs            3                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst          125                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          125                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst          125                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          125                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst          125                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          125                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst         2151                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         2151                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst         2151                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         2151                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst         2151                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         2151                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst     31450160                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     31450160                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst     31450160                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     31450160                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst     31450160                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     31450160                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.000211                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000211                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.000211                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000211                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.000211                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000211                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 14621.180846                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 14621.180846                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 14621.180846                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 14621.180846                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 14621.180846                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 14621.180846                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.branchPred.lookups                6873352                       # Number of BP lookups
system.cpu3.branchPred.condPredicted          5328270                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect           285605                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups             5350158                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                4966244                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            92.824249                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                 549842                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect            139363                       # Number of incorrect RAS predictions.
system.cpu3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                        68648264                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles           9525782                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                      33076455                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                    6873352                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches           5516086                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                     58818773                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                 597691                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.NoActiveThreadStallCycles         2394                       # Number of stall cycles due to no active thread to fetch from
system.cpu3.fetch.PendingTrapStallCycles         1066                       # Number of stall cycles due to pending traps
system.cpu3.fetch.CacheLines                  9276354                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes                62146                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples          68646861                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.515418                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            1.007963                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                51944496     75.67%     75.67% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                 5642974      8.22%     83.89% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 3439327      5.01%     88.90% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 7620064     11.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            68646861                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.100124                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       0.481825                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                 4899072                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles             52571243                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                  6027328                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles              4849306                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                297518                       # Number of cycles decode is squashing
system.cpu3.decode.BranchResolved              547834                       # Number of times decode resolved a branch
system.cpu3.decode.BranchMispred                 1413                       # Number of times decode detected a branch misprediction
system.cpu3.decode.DecodedInsts              30578656                       # Number of instructions handled by decode
system.cpu3.decode.SquashedInsts                 2239                       # Number of squashed instructions handled by decode
system.cpu3.rename.SquashCycles                297518                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                 6164414                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                 937719                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles      48727209                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                  9623740                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles              2893867                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts              29802930                       # Number of instructions processed by rename
system.cpu3.rename.ROBFullEvents                   17                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.IQFullEvents                 42252                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.LQFullEvents                   117                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.SQFullEvents                   154                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.RenamedOperands           40764408                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups            144102448                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups        33723849                       # Number of integer rename lookups
system.cpu3.rename.CommittedMaps             36159745                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                 4604663                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts           2916059                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts       2917580                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                  6179184                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads             5750695                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            4384427                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads           538164                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          139680                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                  25908721                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded            3034793                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                 27725489                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued            76842                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined        3198099                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined      6664598                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved         58936                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples     68646861                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.403886                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.757917                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           49895889     72.68%     72.68% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           12254844     17.85%     90.54% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            4017739      5.85%     96.39% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2478389      3.61%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       68646861                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             17791963     64.17%     64.17% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult               31346      0.11%     64.28% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0      0.00%     64.28% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     64.28% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     64.28% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     64.28% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     64.28% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     64.28% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     64.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     64.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     64.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     64.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     64.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     64.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     64.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     64.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     64.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     64.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     64.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     64.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.28% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             5634003     20.32%     84.61% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            4268177     15.39%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              27725489                       # Type of FU issued
system.cpu3.iq.rate                          0.403877                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads         124174681                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes         32142680                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses     27280637                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses              27725489                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iew.lsq.thread0.forwLoads          365498                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads       566113                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation         1096                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores       356066                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads        61471                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked            7                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                297518                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                 800978                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles              1039217                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts           28943543                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts           119851                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts              5750695                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts             4384427                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts           2912322                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                 17438                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents                   26                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents          1096                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect        233145                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect        65759                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts              298904                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts             27488680                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts              5586276                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           236809                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                           29                       # number of nop insts executed
system.cpu3.iew.exec_refs                     9812822                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                 5454997                       # Number of branches executed
system.cpu3.iew.exec_stores                   4226546                       # Number of stores executed
system.cpu3.iew.exec_rate                    0.400428                       # Inst execution rate
system.cpu3.iew.wb_sent                      27322631                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                     27280637                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                 12908356                       # num instructions producing a value
system.cpu3.iew.wb_consumers                 18283329                       # num instructions consuming a value
system.cpu3.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu3.iew.wb_rate                      0.397397                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.706018                       # average fanout of values written-back
system.cpu3.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu3.commit.commitSquashedInsts        3198193                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls        2975857                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts           284278                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples     68073644                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.378199                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.862369                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     49011215     72.00%     72.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     16632348     24.43%     96.43% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2       837101      1.23%     97.66% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       710069      1.04%     98.70% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       234477      0.34%     99.05% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       105457      0.15%     99.20% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       178601      0.26%     99.46% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       143149      0.21%     99.68% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       221227      0.32%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     68073644                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts            24535012                       # Number of instructions committed
system.cpu3.commit.committedOps              25745415                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                       9212943                       # Number of memory references committed
system.cpu3.commit.loads                      5184582                       # Number of loads committed
system.cpu3.commit.membars                     111445                       # Number of memory barriers committed
system.cpu3.commit.branches                   5173326                       # Number of branches committed
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                 21131814                       # Number of committed integer instructions.
system.cpu3.commit.function_calls              239297                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        16516450     64.15%     64.15% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult          16022      0.06%     64.22% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0      0.00%     64.22% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     64.22% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     64.22% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     64.22% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     64.22% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     64.22% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     64.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     64.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     64.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     64.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     64.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     64.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     64.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     64.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     64.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     64.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     64.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     64.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     64.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     64.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     64.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     64.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     64.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     64.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     64.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.22% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        5184582     20.14%     84.35% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       4028361     15.65%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         25745415                       # Class of committed instruction
system.cpu3.commit.bw_lim_events               221227                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                    96634838                       # The number of ROB reads
system.cpu3.rob.rob_writes                   58462543                       # The number of ROB writes
system.cpu3.timesIdled                            265                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                           1403                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.quiesceCycles                       26629                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.committedInsts                   24535012                       # Number of Instructions Simulated
system.cpu3.committedOps                     25745415                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              2.797971                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        2.797971                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              0.357402                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.357402                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                30370786                       # number of integer regfile reads
system.cpu3.int_regfile_writes               13423053                       # number of integer regfile writes
system.cpu3.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                107258206                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                24097169                       # number of cc regfile writes
system.cpu3.misc_regfile_reads               12910462                       # number of misc regfile reads
system.cpu3.misc_regfile_writes               6239202                       # number of misc regfile writes
system.cpu3.dcache.tags.replacements            54891                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          503.213507                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            4488634                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            55397                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            81.026662                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle       3784467500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   503.213507                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.982839                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.982839                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          506                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          133                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          299                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           44                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           24                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         13278299                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        13278299                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data      2005673                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        2005673                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data      1060180                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1060180                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data      2657786                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total      2657786                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::cpu3.data        30121                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        30121                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::cpu3.data      3065853                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         3065853                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data      3065853                       # number of overall hits
system.cpu3.dcache.overall_hits::total        3065853                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data       238605                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       238605                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data       114768                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       114768                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data       230525                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total       230525                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data        94401                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total        94401                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data       353373                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        353373                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data       353373                       # number of overall misses
system.cpu3.dcache.overall_misses::total       353373                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data   6241171459                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   6241171459                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data   3696281062                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   3696281062                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data   4149138905                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total   4149138905                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data   1091712043                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total   1091712043                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::cpu3.data    569469984                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total    569469984                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data   9937452521                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   9937452521                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data   9937452521                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   9937452521                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data      2244278                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      2244278                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data      1174948                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      1174948                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data      2888311                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total      2888311                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data       124522                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       124522                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data      3419226                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      3419226                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data      3419226                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      3419226                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.106317                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.106317                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.097679                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.097679                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.079813                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.079813                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data     0.758107                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.758107                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.103349                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.103349                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.103349                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.103349                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 26156.918166                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 26156.918166                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 32206.547661                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 32206.547661                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data 17998.650493                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 17998.650493                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data 11564.623712                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 11564.623712                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 28121.708566                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 28121.708566                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 28121.708566                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 28121.708566                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs           87                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs               17                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs     5.117647                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         3540                       # number of writebacks
system.cpu3.dcache.writebacks::total             3540                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data        85393                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        85393                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data        49142                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total        49142                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::cpu3.data        10224                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total        10224                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data       134535                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       134535                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data       134535                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       134535                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data       153212                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       153212                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data        65626                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        65626                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data       220301                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total       220301                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data        94401                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total        94401                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data       218838                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       218838                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data       218838                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       218838                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data   2804997959                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   2804997959                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data   2032801502                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   2032801502                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data   2983059424                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total   2983059424                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data    934062957                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total    934062957                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::cpu3.data    449830516                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total    449830516                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data   4837799461                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   4837799461                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data   4837799461                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   4837799461                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.068268                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.068268                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.055854                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.055854                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data     0.076273                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.076273                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data     0.758107                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.758107                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.064002                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.064002                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.064002                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.064002                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 18307.952112                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 18307.952112                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 30975.550879                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 30975.550879                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data 13540.834694                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13540.834694                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data  9894.629898                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  9894.629898                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 22106.761445                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 22106.761445                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 22106.761445                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 22106.761445                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             2173                       # number of replacements
system.cpu3.icache.tags.tagsinuse          388.432023                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            9273676                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             2566                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          3614.059236                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   388.432023                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.758656                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.758656                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          393                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          388                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.767578                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         18555276                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        18555276                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst      9273676                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        9273676                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst      9273676                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         9273676                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst      9273676                       # number of overall hits
system.cpu3.icache.overall_hits::total        9273676                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst         2678                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         2678                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst         2678                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          2678                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst         2678                       # number of overall misses
system.cpu3.icache.overall_misses::total         2678                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst     43497830                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     43497830                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst     43497830                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     43497830                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst     43497830                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     43497830                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst      9276354                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      9276354                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst      9276354                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      9276354                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst      9276354                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      9276354                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.000289                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000289                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.000289                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000289                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.000289                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000289                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 16242.654966                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 16242.654966                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 16242.654966                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 16242.654966                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 16242.654966                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 16242.654966                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst          110                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          110                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst          110                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          110                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst          110                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          110                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst         2568                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         2568                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst         2568                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         2568                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst         2568                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         2568                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst     34697634                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     34697634                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst     34697634                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     34697634                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst     34697634                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     34697634                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.000277                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000277                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.000277                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000277                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.000277                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000277                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 13511.539720                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 13511.539720                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 13511.539720                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 13511.539720                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 13511.539720                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 13511.539720                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.branchPred.lookups                6833371                       # Number of BP lookups
system.cpu4.branchPred.condPredicted          5233114                       # Number of conditional branches predicted
system.cpu4.branchPred.condIncorrect           307603                       # Number of conditional branches incorrect
system.cpu4.branchPred.BTBLookups             5272840                       # Number of BTB lookups
system.cpu4.branchPred.BTBHits                4906423                       # Number of BTB hits
system.cpu4.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu4.branchPred.BTBHitPct            93.050861                       # BTB Hit Percentage
system.cpu4.branchPred.usedRAS                 569096                       # Number of times the RAS was used to get a target.
system.cpu4.branchPred.RASInCorrect            139632                       # Number of incorrect RAS predictions.
system.cpu4.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.walker.walks                        0                       # Table walker walks requested
system.cpu4.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                        68648070                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.fetch.icacheStallCycles           9359738                       # Number of cycles fetch is stalled on an Icache miss
system.cpu4.fetch.Insts                      32782720                       # Number of instructions fetch has processed
system.cpu4.fetch.Branches                    6833371                       # Number of branches that fetch encountered
system.cpu4.fetch.predictedBranches           5475519                       # Number of branches that fetch has predicted taken
system.cpu4.fetch.Cycles                     58963359                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu4.fetch.SquashCycles                 641305                       # Number of cycles fetch has spent squashing
system.cpu4.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu4.fetch.NoActiveThreadStallCycles         2365                       # Number of stall cycles due to no active thread to fetch from
system.cpu4.fetch.PendingTrapStallCycles          834                       # Number of stall cycles due to pending traps
system.cpu4.fetch.CacheLines                  9095096                       # Number of cache lines fetched
system.cpu4.fetch.IcacheSquashes                69042                       # Number of outstanding Icache misses that were squashed
system.cpu4.fetch.rateDist::samples          68646949                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::mean             0.512509                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::stdev            1.005777                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::0                52008247     75.76%     75.76% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::1                 5697411      8.30%     84.06% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::2                 3339092      4.86%     88.93% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::3                 7602199     11.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::total            68646949                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.branchRate                 0.099542                       # Number of branch fetches per cycle
system.cpu4.fetch.rate                       0.477548                       # Number of inst fetches per cycle
system.cpu4.decode.IdleCycles                 4695839                       # Number of cycles decode is idle
system.cpu4.decode.BlockedCycles             52901572                       # Number of cycles decode is blocked
system.cpu4.decode.RunCycles                  5837264                       # Number of cycles decode is running
system.cpu4.decode.UnblockCycles              4890548                       # Number of cycles decode is unblocking
system.cpu4.decode.SquashCycles                319361                       # Number of cycles decode is squashing
system.cpu4.decode.BranchResolved              573015                       # Number of times decode resolved a branch
system.cpu4.decode.BranchMispred                 1373                       # Number of times decode detected a branch misprediction
system.cpu4.decode.DecodedInsts              30218107                       # Number of instructions handled by decode
system.cpu4.decode.SquashedInsts                 2171                       # Number of squashed instructions handled by decode
system.cpu4.rename.SquashCycles                319361                       # Number of cycles rename is squashing
system.cpu4.rename.IdleCycles                 5982408                       # Number of cycles rename is idle
system.cpu4.rename.BlockCycles                 977175                       # Number of cycles rename is blocking
system.cpu4.rename.serializeStallCycles      48995099                       # count of cycles rename stalled for serializing inst
system.cpu4.rename.RunCycles                  9452647                       # Number of cycles rename is running
system.cpu4.rename.UnblockCycles              2917894                       # Number of cycles rename is unblocking
system.cpu4.rename.RenamedInsts              29399585                       # Number of instructions processed by rename
system.cpu4.rename.ROBFullEvents                   25                       # Number of times rename has blocked due to ROB full
system.cpu4.rename.IQFullEvents                 44403                       # Number of times rename has blocked due to IQ full
system.cpu4.rename.LQFullEvents                    62                       # Number of times rename has blocked due to LQ full
system.cpu4.rename.SQFullEvents                   167                       # Number of times rename has blocked due to SQ full
system.cpu4.rename.RenamedOperands           40470276                       # Number of destination operands rename has renamed
system.cpu4.rename.RenameLookups            142063362                       # Number of register rename lookups that rename has made
system.cpu4.rename.int_rename_lookups        33175688                       # Number of integer rename lookups
system.cpu4.rename.CommittedMaps             35551542                       # Number of HB maps that are committed
system.cpu4.rename.UndoneMaps                 4918734                       # Number of HB maps that are undone due to squashing
system.cpu4.rename.serializingInsts           2941064                       # count of serializing insts renamed
system.cpu4.rename.tempSerializingInsts       2942624                       # count of temporary serializing insts renamed
system.cpu4.rename.skidInsts                  6238761                       # count of insts added to the skid buffer
system.cpu4.memDep0.insertedLoads             5485905                       # Number of loads inserted to the mem dependence unit.
system.cpu4.memDep0.insertedStores            4260504                       # Number of stores inserted to the mem dependence unit.
system.cpu4.memDep0.conflictingLoads           374186                       # Number of conflicting loads.
system.cpu4.memDep0.conflictingStores          178407                       # Number of conflicting stores.
system.cpu4.iq.iqInstsAdded                  25425118                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu4.iq.iqNonSpecInstsAdded            3061110                       # Number of non-speculative instructions added to the IQ
system.cpu4.iq.iqInstsIssued                 27189514                       # Number of instructions issued
system.cpu4.iq.iqSquashedInstsIssued            77387                       # Number of squashed instructions issued
system.cpu4.iq.iqSquashedInstsExamined        3410316                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu4.iq.iqSquashedOperandsExamined      7092727                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu4.iq.iqSquashedNonSpecRemoved         64260                       # Number of squashed non-spec instructions that were removed
system.cpu4.iq.issued_per_cycle::samples     68646949                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::mean        0.396078                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::stdev       0.752210                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::0           50181361     73.10%     73.10% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::1           12228451     17.81%     90.91% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::2            3750348      5.46%     96.38% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::3            2486789      3.62%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::total       68646949                       # Number of insts issued each cycle
system.cpu4.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu4.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu4.iq.FU_type_0::IntAlu             17651153     64.92%     64.92% # Type of FU issued
system.cpu4.iq.FU_type_0::IntMult               31856      0.12%     65.04% # Type of FU issued
system.cpu4.iq.FU_type_0::IntDiv                    0      0.00%     65.04% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatAdd                  0      0.00%     65.04% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCmp                  0      0.00%     65.04% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCvt                  0      0.00%     65.04% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatMult                 0      0.00%     65.04% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatDiv                  0      0.00%     65.04% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatSqrt                 0      0.00%     65.04% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAdd                   0      0.00%     65.04% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAddAcc                0      0.00%     65.04% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAlu                   0      0.00%     65.04% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCmp                   0      0.00%     65.04% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCvt                   0      0.00%     65.04% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMisc                  0      0.00%     65.04% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMult                  0      0.00%     65.04% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMultAcc               0      0.00%     65.04% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShift                 0      0.00%     65.04% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.04% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdSqrt                  0      0.00%     65.04% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.04% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.04% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.04% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.04% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.04% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.04% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMult             0      0.00%     65.04% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.04% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.04% # Type of FU issued
system.cpu4.iq.FU_type_0::MemRead             5368957     19.75%     84.78% # Type of FU issued
system.cpu4.iq.FU_type_0::MemWrite            4137548     15.22%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::total              27189514                       # Type of FU issued
system.cpu4.iq.rate                          0.396071                       # Inst issue rate
system.cpu4.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu4.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu4.iq.int_inst_queue_reads         123103364                       # Number of integer instruction queue reads
system.cpu4.iq.int_inst_queue_writes         31897604                       # Number of integer instruction queue writes
system.cpu4.iq.int_inst_queue_wakeup_accesses     26704969                       # Number of integer instruction queue wakeup accesses
system.cpu4.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu4.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu4.iq.int_alu_accesses              27189514                       # Number of integer alu accesses
system.cpu4.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu4.iew.lsq.thread0.forwLoads          206132                       # Number of loads that had data forwarded from stores
system.cpu4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu4.iew.lsq.thread0.squashedLoads       597119                       # Number of loads squashed
system.cpu4.iew.lsq.thread0.ignoredResponses           28                       # Number of memory responses ignored because the instruction is squashed
system.cpu4.iew.lsq.thread0.memOrderViolation         1100                       # Number of memory ordering violations
system.cpu4.iew.lsq.thread0.squashedStores       367393                       # Number of stores squashed
system.cpu4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu4.iew.lsq.thread0.rescheduledLoads        63186                       # Number of loads that were rescheduled
system.cpu4.iew.lsq.thread0.cacheBlocked            7                       # Number of times an access to memory failed due to the cache being blocked
system.cpu4.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu4.iew.iewSquashCycles                319361                       # Number of cycles IEW is squashing
system.cpu4.iew.iewBlockCycles                 836276                       # Number of cycles IEW is blocking
system.cpu4.iew.iewUnblockCycles              1048440                       # Number of cycles IEW is unblocking
system.cpu4.iew.iewDispatchedInsts           28486253                       # Number of instructions dispatched to IQ
system.cpu4.iew.iewDispSquashedInsts           135604                       # Number of squashed instructions skipped by dispatch
system.cpu4.iew.iewDispLoadInsts              5485905                       # Number of dispatched load instructions
system.cpu4.iew.iewDispStoreInsts             4260504                       # Number of dispatched store instructions
system.cpu4.iew.iewDispNonSpecInsts           2936896                       # Number of dispatched non-speculative instructions
system.cpu4.iew.iewIQFullEvents                 18928                       # Number of times the IQ has become full, causing a stall
system.cpu4.iew.iewLSQFullEvents                   76                       # Number of times the LSQ has become full, causing a stall
system.cpu4.iew.memOrderViolationEvents          1100                       # Number of memory order violations
system.cpu4.iew.predictedTakenIncorrect        249340                       # Number of branches that were predicted taken incorrectly
system.cpu4.iew.predictedNotTakenIncorrect        71951                       # Number of branches that were predicted not taken incorrectly
system.cpu4.iew.branchMispredicts              321291                       # Number of branch mispredicts detected at execute
system.cpu4.iew.iewExecutedInsts             26925073                       # Number of executed instructions
system.cpu4.iew.iewExecLoadInsts              5315610                       # Number of load instructions executed
system.cpu4.iew.iewExecSquashedInsts           264441                       # Number of squashed instructions skipped in execute
system.cpu4.iew.exec_swp                            0                       # number of swp insts executed
system.cpu4.iew.exec_nop                           25                       # number of nop insts executed
system.cpu4.iew.exec_refs                     9408308                       # number of memory reference insts executed
system.cpu4.iew.exec_branches                 5346673                       # Number of branches executed
system.cpu4.iew.exec_stores                   4092698                       # Number of stores executed
system.cpu4.iew.exec_rate                    0.392219                       # Inst execution rate
system.cpu4.iew.wb_sent                      26747426                       # cumulative count of insts sent to commit
system.cpu4.iew.wb_count                     26704969                       # cumulative count of insts written-back
system.cpu4.iew.wb_producers                 12495207                       # num instructions producing a value
system.cpu4.iew.wb_consumers                 17871140                       # num instructions consuming a value
system.cpu4.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu4.iew.wb_rate                      0.389013                       # insts written-back per cycle
system.cpu4.iew.wb_fanout                    0.699184                       # average fanout of values written-back
system.cpu4.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu4.commit.commitSquashedInsts        3410442                       # The number of squashed insts skipped by commit
system.cpu4.commit.commitNonSpecStalls        2996850                       # The number of times commit has been forced to stall to communicate backwards
system.cpu4.commit.branchMispredicts           306312                       # The number of times a branch was mispredicted
system.cpu4.commit.committed_per_cycle::samples     68036835                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::mean     0.368564                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::stdev     0.851119                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::0     49315774     72.48%     72.48% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::1     16432178     24.15%     96.64% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::2       857515      1.26%     97.90% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::3       555248      0.82%     98.71% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::4       232730      0.34%     99.05% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::5       107257      0.16%     99.21% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::6       175368      0.26%     99.47% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::7       142573      0.21%     99.68% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::8       218192      0.32%    100.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::total     68036835                       # Number of insts commited each cycle
system.cpu4.commit.committedInsts            23861345                       # Number of instructions committed
system.cpu4.commit.committedOps              25075912                       # Number of ops (including micro ops) committed
system.cpu4.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu4.commit.refs                       8781897                       # Number of memory references committed
system.cpu4.commit.loads                      4888786                       # Number of loads committed
system.cpu4.commit.membars                     111749                       # Number of memory barriers committed
system.cpu4.commit.branches                   5041354                       # Number of branches committed
system.cpu4.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu4.commit.int_insts                 20598531                       # Number of committed integer instructions.
system.cpu4.commit.function_calls              241397                       # Number of function calls committed.
system.cpu4.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu4.commit.op_class_0::IntAlu        16277873     64.91%     64.91% # Class of committed instruction
system.cpu4.commit.op_class_0::IntMult          16142      0.06%     64.98% # Class of committed instruction
system.cpu4.commit.op_class_0::IntDiv               0      0.00%     64.98% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatAdd             0      0.00%     64.98% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCmp             0      0.00%     64.98% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCvt             0      0.00%     64.98% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatMult            0      0.00%     64.98% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatDiv             0      0.00%     64.98% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatSqrt            0      0.00%     64.98% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAdd              0      0.00%     64.98% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAddAcc            0      0.00%     64.98% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAlu              0      0.00%     64.98% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCmp              0      0.00%     64.98% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCvt              0      0.00%     64.98% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMisc             0      0.00%     64.98% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMult             0      0.00%     64.98% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMultAcc            0      0.00%     64.98% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShift            0      0.00%     64.98% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShiftAcc            0      0.00%     64.98% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdSqrt             0      0.00%     64.98% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAdd            0      0.00%     64.98% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAlu            0      0.00%     64.98% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCmp            0      0.00%     64.98% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCvt            0      0.00%     64.98% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatDiv            0      0.00%     64.98% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMisc            0      0.00%     64.98% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMult            0      0.00%     64.98% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.98% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.98% # Class of committed instruction
system.cpu4.commit.op_class_0::MemRead        4888786     19.50%     84.47% # Class of committed instruction
system.cpu4.commit.op_class_0::MemWrite       3893111     15.53%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::total         25075912                       # Class of committed instruction
system.cpu4.commit.bw_lim_events               218192                       # number cycles where commit BW limit reached
system.cpu4.rob.rob_reads                    96146813                       # The number of ROB reads
system.cpu4.rob.rob_writes                   57585516                       # The number of ROB writes
system.cpu4.timesIdled                            259                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu4.idleCycles                           1121                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu4.quiesceCycles                       26823                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu4.committedInsts                   23861345                       # Number of Instructions Simulated
system.cpu4.committedOps                     25075912                       # Number of Ops (including micro ops) Simulated
system.cpu4.cpi                              2.876957                       # CPI: Cycles Per Instruction
system.cpu4.cpi_total                        2.876957                       # CPI: Total CPI of All Threads
system.cpu4.ipc                              0.347589                       # IPC: Instructions Per Cycle
system.cpu4.ipc_total                        0.347589                       # IPC: Total IPC of All Threads
system.cpu4.int_regfile_reads                29651386                       # number of integer regfile reads
system.cpu4.int_regfile_writes               13230317                       # number of integer regfile writes
system.cpu4.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu4.cc_regfile_reads                104787074                       # number of cc regfile reads
system.cpu4.cc_regfile_writes                23793581                       # number of cc regfile writes
system.cpu4.misc_regfile_reads               12494800                       # number of misc regfile reads
system.cpu4.misc_regfile_writes               6281905                       # number of misc regfile writes
system.cpu4.dcache.tags.replacements            56392                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          503.912594                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs            5534578                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs            56900                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            97.268506                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle       3669674500                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::cpu4.data   503.912594                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::cpu4.data     0.984204                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.984204                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          508                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1          152                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2          240                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3           38                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4           28                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses         12745169                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses        12745169                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::cpu4.data      1864303                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        1864303                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::cpu4.data       905172                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        905172                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::cpu4.data      2679452                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total      2679452                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::cpu4.data        31110                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total        31110                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::cpu4.data      2769475                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         2769475                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::cpu4.data      2769475                       # number of overall hits
system.cpu4.dcache.overall_hits::total        2769475                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::cpu4.data       244529                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       244529                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::cpu4.data       113606                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total       113606                       # number of WriteReq misses
system.cpu4.dcache.LoadLockedReq_misses::cpu4.data       231522                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total       231522                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::cpu4.data        94371                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total        94371                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::cpu4.data       358135                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        358135                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::cpu4.data       358135                       # number of overall misses
system.cpu4.dcache.overall_misses::total       358135                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::cpu4.data   6543390811                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   6543390811                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::cpu4.data   3653797696                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total   3653797696                       # number of WriteReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::cpu4.data   4135828078                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total   4135828078                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::cpu4.data   1071359998                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total   1071359998                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::cpu4.data    570441957                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::total    570441957                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.demand_miss_latency::cpu4.data  10197188507                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  10197188507                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::cpu4.data  10197188507                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  10197188507                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::cpu4.data      2108832                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      2108832                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::cpu4.data      1018778                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      1018778                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::cpu4.data      2910974                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total      2910974                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::cpu4.data       125481                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total       125481                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::cpu4.data      3127610                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      3127610                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::cpu4.data      3127610                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      3127610                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::cpu4.data     0.115955                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.115955                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::cpu4.data     0.111512                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.111512                       # miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::cpu4.data     0.079534                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.079534                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::cpu4.data     0.752074                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.752074                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::cpu4.data     0.114508                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.114508                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::cpu4.data     0.114508                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.114508                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::cpu4.data 26759.160717                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 26759.160717                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::cpu4.data 32162.013415                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 32162.013415                       # average WriteReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::cpu4.data 17863.650444                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total 17863.650444                       # average LoadLockedReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::cpu4.data 11352.640091                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total 11352.640091                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::cpu4.data          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::cpu4.data 28473.029743                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 28473.029743                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::cpu4.data 28473.029743                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 28473.029743                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs           24                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs            6                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         3132                       # number of writebacks
system.cpu4.dcache.writebacks::total             3132                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::cpu4.data        89399                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total        89399                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::cpu4.data        48559                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total        48559                       # number of WriteReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::cpu4.data        10570                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::total        10570                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::cpu4.data       137958                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total       137958                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::cpu4.data       137958                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total       137958                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::cpu4.data       155130                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total       155130                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::cpu4.data        65047                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total        65047                       # number of WriteReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::cpu4.data       220952                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total       220952                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::cpu4.data        94371                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total        94371                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::cpu4.data       220177                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total       220177                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::cpu4.data       220177                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total       220177                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::cpu4.data   2912290466                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   2912290466                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::cpu4.data   2014838904                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total   2014838904                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::cpu4.data   2958245743                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total   2958245743                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::cpu4.data    914751502                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total    914751502                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::cpu4.data    449643043                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::total    449643043                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::cpu4.data   4927129370                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   4927129370                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::cpu4.data   4927129370                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   4927129370                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::cpu4.data     0.073562                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.073562                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::cpu4.data     0.063848                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.063848                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::cpu4.data     0.075903                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total     0.075903                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::cpu4.data     0.752074                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total     0.752074                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::cpu4.data     0.070398                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.070398                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::cpu4.data     0.070398                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.070398                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::cpu4.data 18773.225463                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 18773.225463                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::cpu4.data 30975.124202                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 30975.124202                       # average WriteReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu4.data 13388.635283                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13388.635283                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::cpu4.data  9693.141982                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total  9693.141982                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu4.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::cpu4.data 22378.038442                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 22378.038442                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::cpu4.data 22378.038442                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 22378.038442                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.tags.replacements             2450                       # number of replacements
system.cpu4.icache.tags.tagsinuse          391.965407                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs            9092136                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs             2845                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs          3195.829877                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst   391.965407                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.765557                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.765557                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          395                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4          392                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024     0.771484                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses         18193037                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses        18193037                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::cpu4.inst      9092136                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        9092136                       # number of ReadReq hits
system.cpu4.icache.demand_hits::cpu4.inst      9092136                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         9092136                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::cpu4.inst      9092136                       # number of overall hits
system.cpu4.icache.overall_hits::total        9092136                       # number of overall hits
system.cpu4.icache.ReadReq_misses::cpu4.inst         2960                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total         2960                       # number of ReadReq misses
system.cpu4.icache.demand_misses::cpu4.inst         2960                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total          2960                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::cpu4.inst         2960                       # number of overall misses
system.cpu4.icache.overall_misses::total         2960                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::cpu4.inst     46808402                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     46808402                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::cpu4.inst     46808402                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     46808402                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::cpu4.inst     46808402                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     46808402                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::cpu4.inst      9095096                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      9095096                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::cpu4.inst      9095096                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      9095096                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::cpu4.inst      9095096                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      9095096                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::cpu4.inst     0.000325                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000325                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::cpu4.inst     0.000325                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000325                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::cpu4.inst     0.000325                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000325                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::cpu4.inst 15813.649324                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 15813.649324                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::cpu4.inst 15813.649324                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 15813.649324                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::cpu4.inst 15813.649324                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 15813.649324                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::cpu4.inst          115                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total          115                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::cpu4.inst          115                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total          115                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::cpu4.inst          115                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total          115                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::cpu4.inst         2845                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total         2845                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::cpu4.inst         2845                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total         2845                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::cpu4.inst         2845                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total         2845                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::cpu4.inst     37241081                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     37241081                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::cpu4.inst     37241081                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     37241081                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::cpu4.inst     37241081                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     37241081                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::cpu4.inst     0.000313                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000313                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::cpu4.inst     0.000313                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000313                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::cpu4.inst     0.000313                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000313                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::cpu4.inst 13090.010896                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 13090.010896                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::cpu4.inst 13090.010896                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 13090.010896                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::cpu4.inst 13090.010896                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 13090.010896                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.branchPred.lookups                8752338                       # Number of BP lookups
system.cpu5.branchPred.condPredicted          7062202                       # Number of conditional branches predicted
system.cpu5.branchPred.condIncorrect           335317                       # Number of conditional branches incorrect
system.cpu5.branchPred.BTBLookups             7122406                       # Number of BTB lookups
system.cpu5.branchPred.BTBHits                6698202                       # Number of BTB hits
system.cpu5.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu5.branchPred.BTBHitPct            94.044091                       # BTB Hit Percentage
system.cpu5.branchPred.usedRAS                 594711                       # Number of times the RAS was used to get a target.
system.cpu5.branchPred.RASInCorrect            151906                       # Number of incorrect RAS predictions.
system.cpu5.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu5.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.walker.walks                        0                       # Table walker walks requested
system.cpu5.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                        68647850                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.fetch.icacheStallCycles          12862936                       # Number of cycles fetch is stalled on an Icache miss
system.cpu5.fetch.Insts                      42193239                       # Number of instructions fetch has processed
system.cpu5.fetch.Branches                    8752338                       # Number of branches that fetch encountered
system.cpu5.fetch.predictedBranches           7292913                       # Number of branches that fetch has predicted taken
system.cpu5.fetch.Cycles                     55427434                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu5.fetch.SquashCycles                 705445                       # Number of cycles fetch has spent squashing
system.cpu5.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu5.fetch.NoActiveThreadStallCycles         2378                       # Number of stall cycles due to no active thread to fetch from
system.cpu5.fetch.PendingTrapStallCycles         1072                       # Number of stall cycles due to pending traps
system.cpu5.fetch.CacheLines                 12576869                       # Number of cache lines fetched
system.cpu5.fetch.IcacheSquashes                80496                       # Number of outstanding Icache misses that were squashed
system.cpu5.fetch.rateDist::samples          68646543                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::mean             0.652204                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::stdev            1.111298                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::0                48684445     70.92%     70.92% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::1                 4946100      7.21%     78.13% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::2                 5222523      7.61%     85.73% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::3                 9793475     14.27%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::total            68646543                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.branchRate                 0.127496                       # Number of branch fetches per cycle
system.cpu5.fetch.rate                       0.614633                       # Number of inst fetches per cycle
system.cpu5.decode.IdleCycles                 8814804                       # Number of cycles decode is idle
system.cpu5.decode.BlockedCycles             44969987                       # Number of cycles decode is blocked
system.cpu5.decode.RunCycles                 10460310                       # Number of cycles decode is running
system.cpu5.decode.UnblockCycles              4047732                       # Number of cycles decode is unblocking
system.cpu5.decode.SquashCycles                351332                       # Number of cycles decode is squashing
system.cpu5.decode.BranchResolved              604154                       # Number of times decode resolved a branch
system.cpu5.decode.BranchMispred                 1458                       # Number of times decode detected a branch misprediction
system.cpu5.decode.DecodedInsts              39299904                       # Number of instructions handled by decode
system.cpu5.decode.SquashedInsts                 2336                       # Number of squashed instructions handled by decode
system.cpu5.rename.SquashCycles                351332                       # Number of cycles rename is squashing
system.cpu5.rename.IdleCycles                 9962767                       # Number of cycles rename is idle
system.cpu5.rename.BlockCycles                 987160                       # Number of cycles rename is blocking
system.cpu5.rename.serializeStallCycles      41560722                       # count of cycles rename stalled for serializing inst
system.cpu5.rename.RunCycles                 13375393                       # Number of cycles rename is running
system.cpu5.rename.UnblockCycles              2406791                       # Number of cycles rename is unblocking
system.cpu5.rename.RenamedInsts              38379404                       # Number of instructions processed by rename
system.cpu5.rename.ROBFullEvents                   91                       # Number of times rename has blocked due to ROB full
system.cpu5.rename.IQFullEvents                 44850                       # Number of times rename has blocked due to IQ full
system.cpu5.rename.LQFullEvents                   214                       # Number of times rename has blocked due to LQ full
system.cpu5.rename.SQFullEvents                     7                       # Number of times rename has blocked due to SQ full
system.cpu5.rename.RenamedOperands           47970083                       # Number of destination operands rename has renamed
system.cpu5.rename.RenameLookups            183807974                       # Number of register rename lookups that rename has made
system.cpu5.rename.int_rename_lookups        43789768                       # Number of integer rename lookups
system.cpu5.rename.CommittedMaps             42782502                       # Number of HB maps that are committed
system.cpu5.rename.UndoneMaps                 5187581                       # Number of HB maps that are undone due to squashing
system.cpu5.rename.serializingInsts           2443459                       # count of serializing insts renamed
system.cpu5.rename.tempSerializingInsts       2447029                       # count of temporary serializing insts renamed
system.cpu5.rename.skidInsts                  5281254                       # count of insts added to the skid buffer
system.cpu5.memDep0.insertedLoads             9354727                       # Number of loads inserted to the mem dependence unit.
system.cpu5.memDep0.insertedStores            5984566                       # Number of stores inserted to the mem dependence unit.
system.cpu5.memDep0.conflictingLoads          2514418                       # Number of conflicting loads.
system.cpu5.memDep0.conflictingStores          161045                       # Number of conflicting stores.
system.cpu5.iq.iqInstsAdded                  34819223                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu5.iq.iqNonSpecInstsAdded            2571975                       # Number of non-speculative instructions added to the IQ
system.cpu5.iq.iqInstsIssued                 35974452                       # Number of instructions issued
system.cpu5.iq.iqSquashedInstsIssued            74602                       # Number of squashed instructions issued
system.cpu5.iq.iqSquashedInstsExamined        3648752                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu5.iq.iqSquashedOperandsExamined      7736071                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu5.iq.iqSquashedNonSpecRemoved         73676                       # Number of squashed non-spec instructions that were removed
system.cpu5.iq.issued_per_cycle::samples     68646543                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::mean        0.524053                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::stdev       0.840816                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::0           45717490     66.60%     66.60% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::1           12542849     18.27%     84.87% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::2            7727009     11.26%     96.13% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::3            2659195      3.87%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::total       68646543                       # Number of insts issued each cycle
system.cpu5.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu5.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu5.iq.FU_type_0::IntAlu             20876492     58.03%     58.03% # Type of FU issued
system.cpu5.iq.FU_type_0::IntMult               34201      0.10%     58.13% # Type of FU issued
system.cpu5.iq.FU_type_0::IntDiv                    0      0.00%     58.13% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatAdd                  0      0.00%     58.13% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatCmp                  0      0.00%     58.13% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatCvt                  0      0.00%     58.13% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatMult                 0      0.00%     58.13% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatDiv                  0      0.00%     58.13% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatSqrt                 0      0.00%     58.13% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAdd                   0      0.00%     58.13% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAddAcc                0      0.00%     58.13% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAlu                   0      0.00%     58.13% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdCmp                   0      0.00%     58.13% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdCvt                   0      0.00%     58.13% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMisc                  0      0.00%     58.13% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMult                  0      0.00%     58.13% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMultAcc               0      0.00%     58.13% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdShift                 0      0.00%     58.13% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdShiftAcc              0      0.00%     58.13% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdSqrt                  0      0.00%     58.13% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatAdd              0      0.00%     58.13% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatAlu              0      0.00%     58.13% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatCmp              0      0.00%     58.13% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatCvt              0      0.00%     58.13% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatDiv              0      0.00%     58.13% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMisc             0      0.00%     58.13% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMult             0      0.00%     58.13% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     58.13% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatSqrt             0      0.00%     58.13% # Type of FU issued
system.cpu5.iq.FU_type_0::MemRead             9215720     25.62%     83.74% # Type of FU issued
system.cpu5.iq.FU_type_0::MemWrite            5848039     16.26%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::total              35974452                       # Type of FU issued
system.cpu5.iq.rate                          0.524043                       # Inst issue rate
system.cpu5.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu5.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu5.iq.int_inst_queue_reads         140670049                       # Number of integer instruction queue reads
system.cpu5.iq.int_inst_queue_writes         41041103                       # Number of integer instruction queue writes
system.cpu5.iq.int_inst_queue_wakeup_accesses     35445863                       # Number of integer instruction queue wakeup accesses
system.cpu5.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu5.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu5.iq.int_alu_accesses              35974452                       # Number of integer alu accesses
system.cpu5.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu5.iew.lsq.thread0.forwLoads         2333842                       # Number of loads that had data forwarded from stores
system.cpu5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu5.iew.lsq.thread0.squashedLoads       632546                       # Number of loads squashed
system.cpu5.iew.lsq.thread0.ignoredResponses           15                       # Number of memory responses ignored because the instruction is squashed
system.cpu5.iew.lsq.thread0.memOrderViolation         1179                       # Number of memory ordering violations
system.cpu5.iew.lsq.thread0.squashedStores       430505                       # Number of stores squashed
system.cpu5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu5.iew.lsq.thread0.rescheduledLoads        65386                       # Number of loads that were rescheduled
system.cpu5.iew.lsq.thread0.cacheBlocked           97                       # Number of times an access to memory failed due to the cache being blocked
system.cpu5.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu5.iew.iewSquashCycles                351332                       # Number of cycles IEW is squashing
system.cpu5.iew.iewBlockCycles                 840024                       # Number of cycles IEW is blocking
system.cpu5.iew.iewUnblockCycles               882265                       # Number of cycles IEW is unblocking
system.cpu5.iew.iewDispatchedInsts           37391229                       # Number of instructions dispatched to IQ
system.cpu5.iew.iewDispSquashedInsts           146918                       # Number of squashed instructions skipped by dispatch
system.cpu5.iew.iewDispLoadInsts              9354727                       # Number of dispatched load instructions
system.cpu5.iew.iewDispStoreInsts             5984566                       # Number of dispatched store instructions
system.cpu5.iew.iewDispNonSpecInsts           2437384                       # Number of dispatched non-speculative instructions
system.cpu5.iew.iewIQFullEvents                 19361                       # Number of times the IQ has become full, causing a stall
system.cpu5.iew.iewLSQFullEvents                   30                       # Number of times the LSQ has become full, causing a stall
system.cpu5.iew.memOrderViolationEvents          1179                       # Number of memory order violations
system.cpu5.iew.predictedTakenIncorrect        277034                       # Number of branches that were predicted taken incorrectly
system.cpu5.iew.predictedNotTakenIncorrect        71840                       # Number of branches that were predicted not taken incorrectly
system.cpu5.iew.branchMispredicts              348874                       # Number of branch mispredicts detected at execute
system.cpu5.iew.iewExecutedInsts             35701135                       # Number of executed instructions
system.cpu5.iew.iewExecLoadInsts              9163030                       # Number of load instructions executed
system.cpu5.iew.iewExecSquashedInsts           273317                       # Number of squashed instructions skipped in execute
system.cpu5.iew.exec_swp                            0                       # number of swp insts executed
system.cpu5.iew.exec_nop                           31                       # number of nop insts executed
system.cpu5.iew.exec_refs                    14961495                       # number of memory reference insts executed
system.cpu5.iew.exec_branches                 7104293                       # Number of branches executed
system.cpu5.iew.exec_stores                   5798465                       # Number of stores executed
system.cpu5.iew.exec_rate                    0.520062                       # Inst execution rate
system.cpu5.iew.wb_sent                      35499456                       # cumulative count of insts sent to commit
system.cpu5.iew.wb_count                     35445863                       # cumulative count of insts written-back
system.cpu5.iew.wb_producers                 18175931                       # num instructions producing a value
system.cpu5.iew.wb_consumers                 23887523                       # num instructions consuming a value
system.cpu5.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu5.iew.wb_rate                      0.516343                       # insts written-back per cycle
system.cpu5.iew.wb_fanout                    0.760896                       # average fanout of values written-back
system.cpu5.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu5.commit.commitSquashedInsts        3649008                       # The number of squashed insts skipped by commit
system.cpu5.commit.commitNonSpecStalls        2498299                       # The number of times commit has been forced to stall to communicate backwards
system.cpu5.commit.branchMispredicts           333927                       # The number of times a branch was mispredicted
system.cpu5.commit.committed_per_cycle::samples     67988260                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::mean     0.496298                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::stdev     0.982388                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::0     45246487     66.55%     66.55% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::1     18205278     26.78%     93.33% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::2       901794      1.33%     94.65% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::3      2711984      3.99%     98.64% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::4       236106      0.35%     98.99% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::5       109241      0.16%     99.15% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::6       179753      0.26%     99.42% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::7       152455      0.22%     99.64% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::8       245162      0.36%    100.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::total     67988260                       # Number of insts commited each cycle
system.cpu5.commit.committedInsts            32454066                       # Number of instructions committed
system.cpu5.commit.committedOps              33742446                       # Number of ops (including micro ops) committed
system.cpu5.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu5.commit.refs                      14276242                       # Number of memory references committed
system.cpu5.commit.loads                      8722181                       # Number of loads committed
system.cpu5.commit.membars                     121344                       # Number of memory barriers committed
system.cpu5.commit.branches                   6782818                       # Number of branches committed
system.cpu5.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu5.commit.int_insts                 27557303                       # Number of committed integer instructions.
system.cpu5.commit.function_calls              254345                       # Number of function calls committed.
system.cpu5.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu5.commit.op_class_0::IntAlu        19449150     57.64%     57.64% # Class of committed instruction
system.cpu5.commit.op_class_0::IntMult          17054      0.05%     57.69% # Class of committed instruction
system.cpu5.commit.op_class_0::IntDiv               0      0.00%     57.69% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatAdd             0      0.00%     57.69% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatCmp             0      0.00%     57.69% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatCvt             0      0.00%     57.69% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatMult            0      0.00%     57.69% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatDiv             0      0.00%     57.69% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatSqrt            0      0.00%     57.69% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAdd              0      0.00%     57.69% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAddAcc            0      0.00%     57.69% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAlu              0      0.00%     57.69% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdCmp              0      0.00%     57.69% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdCvt              0      0.00%     57.69% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMisc             0      0.00%     57.69% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMult             0      0.00%     57.69% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMultAcc            0      0.00%     57.69% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdShift            0      0.00%     57.69% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdShiftAcc            0      0.00%     57.69% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdSqrt             0      0.00%     57.69% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatAdd            0      0.00%     57.69% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatAlu            0      0.00%     57.69% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatCmp            0      0.00%     57.69% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatCvt            0      0.00%     57.69% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatDiv            0      0.00%     57.69% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMisc            0      0.00%     57.69% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMult            0      0.00%     57.69% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.69% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.69% # Class of committed instruction
system.cpu5.commit.op_class_0::MemRead        8722181     25.85%     83.54% # Class of committed instruction
system.cpu5.commit.op_class_0::MemWrite       5554061     16.46%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::total         33742446                       # Class of committed instruction
system.cpu5.commit.bw_lim_events               245162                       # number cycles where commit BW limit reached
system.cpu5.rob.rob_reads                   104920767                       # The number of ROB reads
system.cpu5.rob.rob_writes                   75443978                       # The number of ROB writes
system.cpu5.timesIdled                            228                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu5.idleCycles                           1307                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu5.quiesceCycles                       27043                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu5.committedInsts                   32454066                       # Number of Instructions Simulated
system.cpu5.committedOps                     33742446                       # Number of Ops (including micro ops) Simulated
system.cpu5.cpi                              2.115231                       # CPI: Cycles Per Instruction
system.cpu5.cpi_total                        2.115231                       # CPI: Total CPI of All Threads
system.cpu5.ipc                              0.472762                       # IPC: Instructions Per Cycle
system.cpu5.ipc_total                        0.472762                       # IPC: Total IPC of All Threads
system.cpu5.int_regfile_reads                40028324                       # number of integer regfile reads
system.cpu5.int_regfile_writes               16840331                       # number of integer regfile writes
system.cpu5.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu5.cc_regfile_reads                141032655                       # number of cc regfile reads
system.cpu5.cc_regfile_writes                27406725                       # number of cc regfile writes
system.cpu5.misc_regfile_reads               17986412                       # number of misc regfile reads
system.cpu5.misc_regfile_writes               5192206                       # number of misc regfile writes
system.cpu5.dcache.tags.replacements            63105                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          501.497899                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs            9484394                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs            63611                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs           149.099904                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle       3410254500                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::cpu5.data   501.497899                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::cpu5.data     0.979488                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.979488                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          506                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2          436                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3           50                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4           13                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses         20480171                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses        20480171                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::cpu5.data      4059918                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        4059918                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::cpu5.data      3064352                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       3064352                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::cpu5.data      2203332                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total      2203332                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::cpu5.data        28467                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total        28467                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::cpu5.data      7124270                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         7124270                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::cpu5.data      7124270                       # number of overall hits
system.cpu5.dcache.overall_hits::total        7124270                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::cpu5.data       272599                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       272599                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::cpu5.data       127805                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total       127805                       # number of WriteReq misses
system.cpu5.dcache.LoadLockedReq_misses::cpu5.data       196680                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total       196680                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::cpu5.data        91730                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total        91730                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::cpu5.data       400404                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        400404                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::cpu5.data       400404                       # number of overall misses
system.cpu5.dcache.overall_misses::total       400404                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::cpu5.data   6594132107                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   6594132107                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::cpu5.data   3890852602                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total   3890852602                       # number of WriteReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::cpu5.data   3702791438                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total   3702791438                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::cpu5.data   1250173748                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total   1250173748                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::cpu5.data    469197454                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::total    469197454                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.demand_miss_latency::cpu5.data  10484984709                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  10484984709                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::cpu5.data  10484984709                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  10484984709                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::cpu5.data      4332517                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      4332517                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::cpu5.data      3192157                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      3192157                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::cpu5.data      2400012                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total      2400012                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::cpu5.data       120197                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total       120197                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::cpu5.data      7524674                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      7524674                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::cpu5.data      7524674                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      7524674                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::cpu5.data     0.062919                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.062919                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::cpu5.data     0.040037                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.040037                       # miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::cpu5.data     0.081950                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.081950                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::cpu5.data     0.763164                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.763164                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::cpu5.data     0.053212                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.053212                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::cpu5.data     0.053212                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.053212                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::cpu5.data 24189.861691                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 24189.861691                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::cpu5.data 30443.664974                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 30443.664974                       # average WriteReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::cpu5.data 18826.476703                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total 18826.476703                       # average LoadLockedReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::cpu5.data 13628.842778                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total 13628.842778                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::cpu5.data          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::cpu5.data 26186.013898                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 26186.013898                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::cpu5.data 26186.013898                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 26186.013898                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs          336                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs               77                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs     4.363636                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         5321                       # number of writebacks
system.cpu5.dcache.writebacks::total             5321                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::cpu5.data        97316                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total        97316                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::cpu5.data        54315                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total        54315                       # number of WriteReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::cpu5.data        11564                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::total        11564                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::cpu5.data       151631                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total       151631                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::cpu5.data       151631                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total       151631                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::cpu5.data       175283                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total       175283                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::cpu5.data        73490                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total        73490                       # number of WriteReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::cpu5.data       185116                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::total       185116                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::cpu5.data        91730                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total        91730                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::cpu5.data       248773                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total       248773                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::cpu5.data       248773                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total       248773                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::cpu5.data   2997255359                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   2997255359                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::cpu5.data   2077769489                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total   2077769489                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::cpu5.data   2600426811                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total   2600426811                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::cpu5.data   1068501252                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total   1068501252                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::cpu5.data    382640046                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::total    382640046                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::cpu5.data   5075024848                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   5075024848                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::cpu5.data   5075024848                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   5075024848                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::cpu5.data     0.040458                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.040458                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::cpu5.data     0.023022                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.023022                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::cpu5.data     0.077131                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total     0.077131                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::cpu5.data     0.763164                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total     0.763164                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::cpu5.data     0.033061                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.033061                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::cpu5.data     0.033061                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.033061                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::cpu5.data 17099.521112                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 17099.521112                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::cpu5.data 28272.819282                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 28272.819282                       # average WriteReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu5.data 14047.552945                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14047.552945                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::cpu5.data 11648.329358                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total 11648.329358                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu5.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::cpu5.data 20400.223690                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 20400.223690                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::cpu5.data 20400.223690                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 20400.223690                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.tags.replacements             2559                       # number of replacements
system.cpu5.icache.tags.tagsinuse          397.759244                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs           12573740                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs             2960                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs          4247.885135                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst   397.759244                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.776874                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total     0.776874                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          401                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4          395                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024     0.783203                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses         25156700                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses        25156700                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::cpu5.inst     12573740                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       12573740                       # number of ReadReq hits
system.cpu5.icache.demand_hits::cpu5.inst     12573740                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        12573740                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::cpu5.inst     12573740                       # number of overall hits
system.cpu5.icache.overall_hits::total       12573740                       # number of overall hits
system.cpu5.icache.ReadReq_misses::cpu5.inst         3129                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total         3129                       # number of ReadReq misses
system.cpu5.icache.demand_misses::cpu5.inst         3129                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total          3129                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::cpu5.inst         3129                       # number of overall misses
system.cpu5.icache.overall_misses::total         3129                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::cpu5.inst     50641935                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     50641935                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::cpu5.inst     50641935                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     50641935                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::cpu5.inst     50641935                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     50641935                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::cpu5.inst     12576869                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     12576869                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::cpu5.inst     12576869                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     12576869                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::cpu5.inst     12576869                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     12576869                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::cpu5.inst     0.000249                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000249                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::cpu5.inst     0.000249                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000249                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::cpu5.inst     0.000249                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000249                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::cpu5.inst 16184.702780                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 16184.702780                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::cpu5.inst 16184.702780                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 16184.702780                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::cpu5.inst 16184.702780                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 16184.702780                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::cpu5.inst          167                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total          167                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::cpu5.inst          167                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total          167                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::cpu5.inst          167                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total          167                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::cpu5.inst         2962                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total         2962                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::cpu5.inst         2962                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total         2962                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::cpu5.inst         2962                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total         2962                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::cpu5.inst     40324051                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     40324051                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::cpu5.inst     40324051                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     40324051                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::cpu5.inst     40324051                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     40324051                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::cpu5.inst     0.000236                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000236                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::cpu5.inst     0.000236                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000236                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::cpu5.inst     0.000236                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000236                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::cpu5.inst 13613.791695                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 13613.791695                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::cpu5.inst 13613.791695                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 13613.791695                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::cpu5.inst 13613.791695                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 13613.791695                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.branchPred.lookups                9888250                       # Number of BP lookups
system.cpu6.branchPred.condPredicted          8178964                       # Number of conditional branches predicted
system.cpu6.branchPred.condIncorrect           324327                       # Number of conditional branches incorrect
system.cpu6.branchPred.BTBLookups             8201495                       # Number of BTB lookups
system.cpu6.branchPred.BTBHits                7828199                       # Number of BTB hits
system.cpu6.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu6.branchPred.BTBHitPct            95.448440                       # BTB Hit Percentage
system.cpu6.branchPred.usedRAS                 612925                       # Number of times the RAS was used to get a target.
system.cpu6.branchPred.RASInCorrect            151127                       # Number of incorrect RAS predictions.
system.cpu6.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu6.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.walker.walks                        0                       # Table walker walks requested
system.cpu6.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                        68647666                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.fetch.icacheStallCycles          15240924                       # Number of cycles fetch is stalled on an Icache miss
system.cpu6.fetch.Insts                      47929619                       # Number of instructions fetch has processed
system.cpu6.fetch.Branches                    9888250                       # Number of branches that fetch encountered
system.cpu6.fetch.predictedBranches           8441124                       # Number of branches that fetch has predicted taken
system.cpu6.fetch.Cycles                     53061449                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu6.fetch.SquashCycles                 682245                       # Number of cycles fetch has spent squashing
system.cpu6.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu6.fetch.NoActiveThreadStallCycles         2395                       # Number of stall cycles due to no active thread to fetch from
system.cpu6.fetch.PendingTrapStallCycles         1065                       # Number of stall cycles due to pending traps
system.cpu6.fetch.CacheLines                 14957579                       # Number of cache lines fetched
system.cpu6.fetch.IcacheSquashes                73043                       # Number of outstanding Icache misses that were squashed
system.cpu6.fetch.rateDist::samples          68646956                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::mean             0.735525                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::stdev            1.161277                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::0                46723871     68.06%     68.06% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::1                 4396713      6.40%     74.47% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::2                 6484304      9.45%     83.91% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::3                11042068     16.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::total            68646956                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.branchRate                 0.144043                       # Number of branch fetches per cycle
system.cpu6.fetch.rate                       0.698197                       # Number of inst fetches per cycle
system.cpu6.decode.IdleCycles                11611018                       # Number of cycles decode is idle
system.cpu6.decode.BlockedCycles             39746471                       # Number of cycles decode is blocked
system.cpu6.decode.RunCycles                 13435436                       # Number of cycles decode is running
system.cpu6.decode.UnblockCycles              3511840                       # Number of cycles decode is unblocking
system.cpu6.decode.SquashCycles                339796                       # Number of cycles decode is squashing
system.cpu6.decode.BranchResolved              609265                       # Number of times decode resolved a branch
system.cpu6.decode.BranchMispred                 1407                       # Number of times decode detected a branch misprediction
system.cpu6.decode.DecodedInsts              45128038                       # Number of instructions handled by decode
system.cpu6.decode.SquashedInsts                 2259                       # Number of squashed instructions handled by decode
system.cpu6.rename.SquashCycles                339796                       # Number of cycles rename is squashing
system.cpu6.rename.IdleCycles                12646002                       # Number of cycles rename is idle
system.cpu6.rename.BlockCycles                1003814                       # Number of cycles rename is blocking
system.cpu6.rename.serializeStallCycles      36637885                       # count of cycles rename stalled for serializing inst
system.cpu6.rename.RunCycles                 15923063                       # Number of cycles rename is running
system.cpu6.rename.UnblockCycles              2094001                       # Number of cycles rename is unblocking
system.cpu6.rename.RenamedInsts              44244661                       # Number of instructions processed by rename
system.cpu6.rename.ROBFullEvents                   11                       # Number of times rename has blocked due to ROB full
system.cpu6.rename.IQFullEvents                 48866                       # Number of times rename has blocked due to IQ full
system.cpu6.rename.LQFullEvents                   396                       # Number of times rename has blocked due to LQ full
system.cpu6.rename.SQFullEvents                    60                       # Number of times rename has blocked due to SQ full
system.cpu6.rename.RenamedOperands           52881199                       # Number of destination operands rename has renamed
system.cpu6.rename.RenameLookups            211400185                       # Number of register rename lookups that rename has made
system.cpu6.rename.int_rename_lookups        50853240                       # Number of integer rename lookups
system.cpu6.rename.CommittedMaps             47881256                       # Number of HB maps that are committed
system.cpu6.rename.UndoneMaps                 4999943                       # Number of HB maps that are undone due to squashing
system.cpu6.rename.serializingInsts           2119418                       # count of serializing insts renamed
system.cpu6.rename.tempSerializingInsts       2120898                       # count of temporary serializing insts renamed
system.cpu6.rename.skidInsts                  4630164                       # count of insts added to the skid buffer
system.cpu6.memDep0.insertedLoads            12085007                       # Number of loads inserted to the mem dependence unit.
system.cpu6.memDep0.insertedStores            7162040                       # Number of stores inserted to the mem dependence unit.
system.cpu6.memDep0.conflictingLoads          4046785                       # Number of conflicting loads.
system.cpu6.memDep0.conflictingStores          153243                       # Number of conflicting stores.
system.cpu6.iq.iqInstsAdded                  41061059                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu6.iq.iqNonSpecInstsAdded            2247804                       # Number of non-speculative instructions added to the IQ
system.cpu6.iq.iqInstsIssued                 41966593                       # Number of instructions issued
system.cpu6.iq.iqSquashedInstsIssued            74621                       # Number of squashed instructions issued
system.cpu6.iq.iqSquashedInstsExamined        3486927                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu6.iq.iqSquashedOperandsExamined      7393663                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu6.iq.iqSquashedNonSpecRemoved         70457                       # Number of squashed non-spec instructions that were removed
system.cpu6.iq.issued_per_cycle::samples     68646956                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::mean        0.611339                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::stdev       0.881033                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::0           42529194     61.95%     61.95% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::1           12907255     18.80%     80.76% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::2           10572183     15.40%     96.16% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::3            2638324      3.84%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::total       68646956                       # Number of insts issued each cycle
system.cpu6.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu6.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu6.iq.FU_type_0::IntAlu             22941987     54.67%     54.67% # Type of FU issued
system.cpu6.iq.FU_type_0::IntMult               33573      0.08%     54.75% # Type of FU issued
system.cpu6.iq.FU_type_0::IntDiv                    0      0.00%     54.75% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatAdd                  0      0.00%     54.75% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatCmp                  0      0.00%     54.75% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatCvt                  0      0.00%     54.75% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatMult                 0      0.00%     54.75% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatDiv                  0      0.00%     54.75% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatSqrt                 0      0.00%     54.75% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAdd                   0      0.00%     54.75% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAddAcc                0      0.00%     54.75% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAlu                   0      0.00%     54.75% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdCmp                   0      0.00%     54.75% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdCvt                   0      0.00%     54.75% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMisc                  0      0.00%     54.75% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMult                  0      0.00%     54.75% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMultAcc               0      0.00%     54.75% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdShift                 0      0.00%     54.75% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdShiftAcc              0      0.00%     54.75% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdSqrt                  0      0.00%     54.75% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatAdd              0      0.00%     54.75% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatAlu              0      0.00%     54.75% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatCmp              0      0.00%     54.75% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatCvt              0      0.00%     54.75% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatDiv              0      0.00%     54.75% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMisc             0      0.00%     54.75% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMult             0      0.00%     54.75% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     54.75% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatSqrt             0      0.00%     54.75% # Type of FU issued
system.cpu6.iq.FU_type_0::MemRead            11960699     28.50%     83.25% # Type of FU issued
system.cpu6.iq.FU_type_0::MemWrite            7030334     16.75%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::total              41966593                       # Type of FU issued
system.cpu6.iq.rate                          0.611333                       # Inst issue rate
system.cpu6.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu6.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu6.iq.int_inst_queue_reads         152654763                       # Number of integer instruction queue reads
system.cpu6.iq.int_inst_queue_writes         46797035                       # Number of integer instruction queue writes
system.cpu6.iq.int_inst_queue_wakeup_accesses     41455593                       # Number of integer instruction queue wakeup accesses
system.cpu6.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu6.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu6.iq.int_alu_accesses              41966593                       # Number of integer alu accesses
system.cpu6.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu6.iew.lsq.thread0.forwLoads         3866207                       # Number of loads that had data forwarded from stores
system.cpu6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu6.iew.lsq.thread0.squashedLoads       612459                       # Number of loads squashed
system.cpu6.iew.lsq.thread0.ignoredResponses           27                       # Number of memory responses ignored because the instruction is squashed
system.cpu6.iew.lsq.thread0.memOrderViolation         1270                       # Number of memory ordering violations
system.cpu6.iew.lsq.thread0.squashedStores       385429                       # Number of stores squashed
system.cpu6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu6.iew.lsq.thread0.rescheduledLoads        69791                       # Number of loads that were rescheduled
system.cpu6.iew.lsq.thread0.cacheBlocked           71                       # Number of times an access to memory failed due to the cache being blocked
system.cpu6.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu6.iew.iewSquashCycles                339796                       # Number of cycles IEW is squashing
system.cpu6.iew.iewBlockCycles                 851244                       # Number of cycles IEW is blocking
system.cpu6.iew.iewUnblockCycles               780115                       # Number of cycles IEW is unblocking
system.cpu6.iew.iewDispatchedInsts           43308892                       # Number of instructions dispatched to IQ
system.cpu6.iew.iewDispSquashedInsts           139428                       # Number of squashed instructions skipped by dispatch
system.cpu6.iew.iewDispLoadInsts             12085007                       # Number of dispatched load instructions
system.cpu6.iew.iewDispStoreInsts             7162040                       # Number of dispatched store instructions
system.cpu6.iew.iewDispNonSpecInsts           2114902                       # Number of dispatched non-speculative instructions
system.cpu6.iew.iewIQFullEvents                 21665                       # Number of times the IQ has become full, causing a stall
system.cpu6.iew.iewLSQFullEvents                   22                       # Number of times the LSQ has become full, causing a stall
system.cpu6.iew.memOrderViolationEvents          1270                       # Number of memory order violations
system.cpu6.iew.predictedTakenIncorrect        263927                       # Number of branches that were predicted taken incorrectly
system.cpu6.iew.predictedNotTakenIncorrect        73636                       # Number of branches that were predicted not taken incorrectly
system.cpu6.iew.branchMispredicts              337563                       # Number of branch mispredicts detected at execute
system.cpu6.iew.iewExecutedInsts             41695707                       # Number of executed instructions
system.cpu6.iew.iewExecLoadInsts             11907756                       # Number of load instructions executed
system.cpu6.iew.iewExecSquashedInsts           270886                       # Number of squashed instructions skipped in execute
system.cpu6.iew.exec_swp                            0                       # number of swp insts executed
system.cpu6.iew.exec_nop                           29                       # number of nop insts executed
system.cpu6.iew.exec_refs                    18889264                       # number of memory reference insts executed
system.cpu6.iew.exec_branches                 8307174                       # Number of branches executed
system.cpu6.iew.exec_stores                   6981508                       # Number of stores executed
system.cpu6.iew.exec_rate                    0.607387                       # Inst execution rate
system.cpu6.iew.wb_sent                      41505057                       # cumulative count of insts sent to commit
system.cpu6.iew.wb_count                     41455593                       # cumulative count of insts written-back
system.cpu6.iew.wb_producers                 22123952                       # num instructions producing a value
system.cpu6.iew.wb_consumers                 27811367                       # num instructions consuming a value
system.cpu6.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu6.iew.wb_rate                      0.603889                       # insts written-back per cycle
system.cpu6.iew.wb_fanout                    0.795500                       # average fanout of values written-back
system.cpu6.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu6.commit.commitSquashedInsts        3487181                       # The number of squashed insts skipped by commit
system.cpu6.commit.commitNonSpecStalls        2177347                       # The number of times commit has been forced to stall to communicate backwards
system.cpu6.commit.branchMispredicts           323001                       # The number of times a branch was mispredicted
system.cpu6.commit.committed_per_cycle::samples     68015585                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::mean     0.585483                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::stdev     1.047154                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::0     42293865     62.18%     62.18% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::1     19653219     28.90%     91.08% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::2       896577      1.32%     92.40% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::3      4235746      6.23%     98.62% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::4       241161      0.35%     98.98% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::5       112456      0.17%     99.14% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::6       183720      0.27%     99.41% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::7       151647      0.22%     99.64% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::8       247194      0.36%    100.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::total     68015585                       # Number of insts commited each cycle
system.cpu6.commit.committedInsts            38529131                       # Number of instructions committed
system.cpu6.commit.committedOps              39821936                       # Number of ops (including micro ops) committed
system.cpu6.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu6.commit.refs                      18249159                       # Number of memory references committed
system.cpu6.commit.loads                     11472548                       # Number of loads committed
system.cpu6.commit.membars                     120450                       # Number of memory barriers committed
system.cpu6.commit.branches                   8003582                       # Number of branches committed
system.cpu6.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu6.commit.int_insts                 32423891                       # Number of committed integer instructions.
system.cpu6.commit.function_calls              258947                       # Number of function calls committed.
system.cpu6.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu6.commit.op_class_0::IntAlu        21555525     54.13%     54.13% # Class of committed instruction
system.cpu6.commit.op_class_0::IntMult          17252      0.04%     54.17% # Class of committed instruction
system.cpu6.commit.op_class_0::IntDiv               0      0.00%     54.17% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatAdd             0      0.00%     54.17% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatCmp             0      0.00%     54.17% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatCvt             0      0.00%     54.17% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatMult            0      0.00%     54.17% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatDiv             0      0.00%     54.17% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatSqrt            0      0.00%     54.17% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAdd              0      0.00%     54.17% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAddAcc            0      0.00%     54.17% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAlu              0      0.00%     54.17% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdCmp              0      0.00%     54.17% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdCvt              0      0.00%     54.17% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMisc             0      0.00%     54.17% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMult             0      0.00%     54.17% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMultAcc            0      0.00%     54.17% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdShift            0      0.00%     54.17% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdShiftAcc            0      0.00%     54.17% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdSqrt             0      0.00%     54.17% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatAdd            0      0.00%     54.17% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatAlu            0      0.00%     54.17% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatCmp            0      0.00%     54.17% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatCvt            0      0.00%     54.17% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatDiv            0      0.00%     54.17% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMisc            0      0.00%     54.17% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMult            0      0.00%     54.17% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMultAcc            0      0.00%     54.17% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatSqrt            0      0.00%     54.17% # Class of committed instruction
system.cpu6.commit.op_class_0::MemRead       11472548     28.81%     82.98% # Class of committed instruction
system.cpu6.commit.op_class_0::MemWrite       6776611     17.02%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::total         39821936                       # Class of committed instruction
system.cpu6.commit.bw_lim_events               247194                       # number cycles where commit BW limit reached
system.cpu6.rob.rob_reads                   110873135                       # The number of ROB reads
system.cpu6.rob.rob_writes                   87252850                       # The number of ROB writes
system.cpu6.timesIdled                            204                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu6.idleCycles                            710                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu6.quiesceCycles                       27227                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu6.committedInsts                   38529131                       # Number of Instructions Simulated
system.cpu6.committedOps                     39821936                       # Number of Ops (including micro ops) Simulated
system.cpu6.cpi                              1.781708                       # CPI: Cycles Per Instruction
system.cpu6.cpi_total                        1.781708                       # CPI: Total CPI of All Threads
system.cpu6.ipc                              0.561259                       # IPC: Instructions Per Cycle
system.cpu6.ipc_total                        0.561259                       # IPC: Total IPC of All Threads
system.cpu6.int_regfile_reads                47237367                       # number of integer regfile reads
system.cpu6.int_regfile_writes               19272985                       # number of integer regfile writes
system.cpu6.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu6.cc_regfile_reads                166340043                       # number of cc regfile reads
system.cpu6.cc_regfile_writes                30042928                       # number of cc regfile writes
system.cpu6.misc_regfile_reads               21846379                       # number of misc regfile reads
system.cpu6.misc_regfile_writes               4501666                       # number of misc regfile writes
system.cpu6.dcache.tags.replacements            65368                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          501.607237                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs           12134329                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs            65874                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs           184.205134                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle       3763120500                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::cpu6.data   501.607237                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::cpu6.data     0.979702                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.979702                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          506                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2          461                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::3           21                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4           17                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses         25943003                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses        25943003                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::cpu6.data      5582519                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        5582519                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::cpu6.data      4606701                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       4606701                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::cpu6.data      1911066                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total      1911066                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::cpu6.data        29443                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total        29443                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::cpu6.data     10189220                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        10189220                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::cpu6.data     10189220                       # number of overall hits
system.cpu6.dcache.overall_hits::total       10189220                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::cpu6.data       275901                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       275901                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::cpu6.data       127313                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total       127313                       # number of WriteReq misses
system.cpu6.dcache.LoadLockedReq_misses::cpu6.data       172198                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total       172198                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::cpu6.data        85629                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total        85629                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::cpu6.data       403214                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        403214                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::cpu6.data       403214                       # number of overall misses
system.cpu6.dcache.overall_misses::total       403214                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::cpu6.data   6709967987                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total   6709967987                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::cpu6.data   3816242137                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total   3816242137                       # number of WriteReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::cpu6.data   3404877862                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::total   3404877862                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::cpu6.data   1252796388                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::total   1252796388                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::cpu6.data    406658416                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::total    406658416                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.demand_miss_latency::cpu6.data  10526210124                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total  10526210124                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::cpu6.data  10526210124                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total  10526210124                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::cpu6.data      5858420                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      5858420                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::cpu6.data      4734014                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      4734014                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::cpu6.data      2083264                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total      2083264                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::cpu6.data       115072                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total       115072                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::cpu6.data     10592434                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     10592434                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::cpu6.data     10592434                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     10592434                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::cpu6.data     0.047095                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.047095                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::cpu6.data     0.026893                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.026893                       # miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::cpu6.data     0.082658                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.082658                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::cpu6.data     0.744134                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.744134                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::cpu6.data     0.038066                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.038066                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::cpu6.data     0.038066                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.038066                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::cpu6.data 24320.201764                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 24320.201764                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::cpu6.data 29975.274615                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 29975.274615                       # average WriteReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::cpu6.data 19773.039536                       # average LoadLockedReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::total 19773.039536                       # average LoadLockedReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::cpu6.data 14630.515223                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::total 14630.515223                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::cpu6.data          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::cpu6.data 26105.765484                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 26105.765484                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::cpu6.data 26105.765484                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 26105.765484                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs          276                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs               64                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs     4.312500                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         5080                       # number of writebacks
system.cpu6.dcache.writebacks::total             5080                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::cpu6.data        99162                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total        99162                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::cpu6.data        53937                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total        53937                       # number of WriteReq MSHR hits
system.cpu6.dcache.LoadLockedReq_mshr_hits::cpu6.data        11644                       # number of LoadLockedReq MSHR hits
system.cpu6.dcache.LoadLockedReq_mshr_hits::total        11644                       # number of LoadLockedReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::cpu6.data       153099                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total       153099                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::cpu6.data       153099                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total       153099                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::cpu6.data       176739                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total       176739                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::cpu6.data        73376                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total        73376                       # number of WriteReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::cpu6.data       160554                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::total       160554                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::cpu6.data        85629                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::total        85629                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::cpu6.data       250115                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total       250115                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::cpu6.data       250115                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total       250115                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::cpu6.data   3052717588                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   3052717588                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::cpu6.data   2004338975                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total   2004338975                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::cpu6.data   2374013802                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::total   2374013802                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::cpu6.data   1072017112                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::total   1072017112                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::cpu6.data    337567084                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::total    337567084                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::cpu6.data   5057056563                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   5057056563                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::cpu6.data   5057056563                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   5057056563                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::cpu6.data     0.030168                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.030168                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::cpu6.data     0.015500                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.015500                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::cpu6.data     0.077068                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::total     0.077068                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::cpu6.data     0.744134                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::total     0.744134                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::cpu6.data     0.023613                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.023613                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::cpu6.data     0.023613                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.023613                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::cpu6.data 17272.461585                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 17272.461585                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::cpu6.data 27316.002167                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 27316.002167                       # average WriteReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu6.data 14786.388393                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14786.388393                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::cpu6.data 12519.323033                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::total 12519.323033                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu6.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::cpu6.data 20218.925546                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 20218.925546                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::cpu6.data 20218.925546                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 20218.925546                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.tags.replacements             2625                       # number of replacements
system.cpu6.icache.tags.tagsinuse          395.730571                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs           14954426                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs             3024                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs          4945.246693                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::cpu6.inst   395.730571                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::cpu6.inst     0.772911                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total     0.772911                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          399                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          394                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024     0.779297                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses         29918182                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses        29918182                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::cpu6.inst     14954426                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       14954426                       # number of ReadReq hits
system.cpu6.icache.demand_hits::cpu6.inst     14954426                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        14954426                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::cpu6.inst     14954426                       # number of overall hits
system.cpu6.icache.overall_hits::total       14954426                       # number of overall hits
system.cpu6.icache.ReadReq_misses::cpu6.inst         3153                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total         3153                       # number of ReadReq misses
system.cpu6.icache.demand_misses::cpu6.inst         3153                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total          3153                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::cpu6.inst         3153                       # number of overall misses
system.cpu6.icache.overall_misses::total         3153                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::cpu6.inst     49251953                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     49251953                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::cpu6.inst     49251953                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     49251953                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::cpu6.inst     49251953                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     49251953                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::cpu6.inst     14957579                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     14957579                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::cpu6.inst     14957579                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     14957579                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::cpu6.inst     14957579                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     14957579                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::cpu6.inst     0.000211                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000211                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::cpu6.inst     0.000211                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000211                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::cpu6.inst     0.000211                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000211                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::cpu6.inst 15620.663812                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 15620.663812                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::cpu6.inst 15620.663812                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 15620.663812                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::cpu6.inst 15620.663812                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 15620.663812                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::cpu6.inst          129                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total          129                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::cpu6.inst          129                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total          129                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::cpu6.inst          129                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total          129                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::cpu6.inst         3024                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total         3024                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::cpu6.inst         3024                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total         3024                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::cpu6.inst         3024                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total         3024                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::cpu6.inst     39041530                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     39041530                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::cpu6.inst     39041530                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     39041530                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::cpu6.inst     39041530                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     39041530                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::cpu6.inst     0.000202                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000202                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::cpu6.inst     0.000202                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000202                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::cpu6.inst     0.000202                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000202                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::cpu6.inst 12910.558862                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 12910.558862                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::cpu6.inst 12910.558862                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 12910.558862                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::cpu6.inst 12910.558862                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 12910.558862                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.branchPred.lookups                7187569                       # Number of BP lookups
system.cpu7.branchPred.condPredicted          5566002                       # Number of conditional branches predicted
system.cpu7.branchPred.condIncorrect           316316                       # Number of conditional branches incorrect
system.cpu7.branchPred.BTBLookups             5587146                       # Number of BTB lookups
system.cpu7.branchPred.BTBHits                5202765                       # Number of BTB hits
system.cpu7.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu7.branchPred.BTBHitPct            93.120262                       # BTB Hit Percentage
system.cpu7.branchPred.usedRAS                 584435                       # Number of times the RAS was used to get a target.
system.cpu7.branchPred.RASInCorrect            143037                       # Number of incorrect RAS predictions.
system.cpu7.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu7.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.walker.walks                        0                       # Table walker walks requested
system.cpu7.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                        68647469                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.fetch.icacheStallCycles           9996908                       # Number of cycles fetch is stalled on an Icache miss
system.cpu7.fetch.Insts                      34450985                       # Number of instructions fetch has processed
system.cpu7.fetch.Branches                    7187569                       # Number of branches that fetch encountered
system.cpu7.fetch.predictedBranches           5787200                       # Number of branches that fetch has predicted taken
system.cpu7.fetch.Cycles                     58313725                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu7.fetch.SquashCycles                 664867                       # Number of cycles fetch has spent squashing
system.cpu7.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu7.fetch.NoActiveThreadStallCycles         2396                       # Number of stall cycles due to no active thread to fetch from
system.cpu7.fetch.PendingTrapStallCycles          501                       # Number of stall cycles due to pending traps
system.cpu7.fetch.CacheLines                  9723302                       # Number of cache lines fetched
system.cpu7.fetch.IcacheSquashes                75706                       # Number of outstanding Icache misses that were squashed
system.cpu7.fetch.rateDist::samples          68645964                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::mean             0.537681                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::stdev            1.027351                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::0                51409623     74.89%     74.89% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::1                 5583996      8.13%     83.03% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::2                 3631411      5.29%     88.32% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::3                 8020934     11.68%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::total            68645964                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.branchRate                 0.104703                       # Number of branch fetches per cycle
system.cpu7.fetch.rate                       0.501854                       # Number of inst fetches per cycle
system.cpu7.decode.IdleCycles                 5446838                       # Number of cycles decode is idle
system.cpu7.decode.BlockedCycles             51471587                       # Number of cycles decode is blocked
system.cpu7.decode.RunCycles                  6665820                       # Number of cycles decode is running
system.cpu7.decode.UnblockCycles              4728214                       # Number of cycles decode is unblocking
system.cpu7.decode.SquashCycles                331109                       # Number of cycles decode is squashing
system.cpu7.decode.BranchResolved              578180                       # Number of times decode resolved a branch
system.cpu7.decode.BranchMispred                 1398                       # Number of times decode detected a branch misprediction
system.cpu7.decode.DecodedInsts              31811388                       # Number of instructions handled by decode
system.cpu7.decode.SquashedInsts                 2237                       # Number of squashed instructions handled by decode
system.cpu7.rename.SquashCycles                331109                       # Number of cycles rename is squashing
system.cpu7.rename.IdleCycles                 6712942                       # Number of cycles rename is idle
system.cpu7.rename.BlockCycles                 972621                       # Number of cycles rename is blocking
system.cpu7.rename.serializeStallCycles      47668607                       # count of cycles rename stalled for serializing inst
system.cpu7.rename.RunCycles                 10138829                       # Number of cycles rename is running
system.cpu7.rename.UnblockCycles              2819460                       # Number of cycles rename is unblocking
system.cpu7.rename.RenamedInsts              30953766                       # Number of instructions processed by rename
system.cpu7.rename.ROBFullEvents                   31                       # Number of times rename has blocked due to ROB full
system.cpu7.rename.IQFullEvents                 44102                       # Number of times rename has blocked due to IQ full
system.cpu7.rename.LQFullEvents                   158                       # Number of times rename has blocked due to LQ full
system.cpu7.rename.SQFullEvents                     9                       # Number of times rename has blocked due to SQ full
system.cpu7.rename.RenamedOperands           41743250                       # Number of destination operands rename has renamed
system.cpu7.rename.RenameLookups            149243641                       # Number of register rename lookups that rename has made
system.cpu7.rename.int_rename_lookups        34988681                       # Number of integer rename lookups
system.cpu7.rename.CommittedMaps             36702896                       # Number of HB maps that are committed
system.cpu7.rename.UndoneMaps                 5040354                       # Number of HB maps that are undone due to squashing
system.cpu7.rename.serializingInsts           2846690                       # count of serializing insts renamed
system.cpu7.rename.tempSerializingInsts       2848280                       # count of temporary serializing insts renamed
system.cpu7.rename.skidInsts                  6060903                       # count of insts added to the skid buffer
system.cpu7.memDep0.insertedLoads             6175327                       # Number of loads inserted to the mem dependence unit.
system.cpu7.memDep0.insertedStores            4549547                       # Number of stores inserted to the mem dependence unit.
system.cpu7.memDep0.conflictingLoads           748091                       # Number of conflicting loads.
system.cpu7.memDep0.conflictingStores          158446                       # Number of conflicting stores.
system.cpu7.iq.iqInstsAdded                  27055611                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu7.iq.iqNonSpecInstsAdded            2967955                       # Number of non-speculative instructions added to the IQ
system.cpu7.iq.iqInstsIssued                 28656845                       # Number of instructions issued
system.cpu7.iq.iqSquashedInstsIssued            75972                       # Number of squashed instructions issued
system.cpu7.iq.iqSquashedInstsExamined        3496420                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu7.iq.iqSquashedOperandsExamined      7494243                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu7.iq.iqSquashedNonSpecRemoved         66270                       # Number of squashed non-spec instructions that were removed
system.cpu7.iq.issued_per_cycle::samples     68645964                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::mean        0.417459                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::stdev       0.769146                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::0           49438878     72.02%     72.02% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::1           12265651     17.87%     89.89% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::2            4433111      6.46%     96.35% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::3            2508324      3.65%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::total       68645964                       # Number of insts issued each cycle
system.cpu7.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu7.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu7.iq.FU_type_0::IntAlu             18165901     63.39%     63.39% # Type of FU issued
system.cpu7.iq.FU_type_0::IntMult               30940      0.11%     63.50% # Type of FU issued
system.cpu7.iq.FU_type_0::IntDiv                    0      0.00%     63.50% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatAdd                  0      0.00%     63.50% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatCmp                  0      0.00%     63.50% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatCvt                  0      0.00%     63.50% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatMult                 0      0.00%     63.50% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatDiv                  0      0.00%     63.50% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatSqrt                 0      0.00%     63.50% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAdd                   0      0.00%     63.50% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAddAcc                0      0.00%     63.50% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAlu                   0      0.00%     63.50% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdCmp                   0      0.00%     63.50% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdCvt                   0      0.00%     63.50% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMisc                  0      0.00%     63.50% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMult                  0      0.00%     63.50% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMultAcc               0      0.00%     63.50% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdShift                 0      0.00%     63.50% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.50% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdSqrt                  0      0.00%     63.50% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.50% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.50% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.50% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.50% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.50% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.50% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMult             0      0.00%     63.50% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.50% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.50% # Type of FU issued
system.cpu7.iq.FU_type_0::MemRead             6042497     21.09%     84.58% # Type of FU issued
system.cpu7.iq.FU_type_0::MemWrite            4417507     15.42%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::total              28656845                       # Type of FU issued
system.cpu7.iq.rate                          0.417449                       # Inst issue rate
system.cpu7.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu7.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu7.iq.int_inst_queue_reads         126035626                       # Number of integer instruction queue reads
system.cpu7.iq.int_inst_queue_writes         33521286                       # Number of integer instruction queue writes
system.cpu7.iq.int_inst_queue_wakeup_accesses     28154240                       # Number of integer instruction queue wakeup accesses
system.cpu7.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu7.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu7.iq.int_alu_accesses              28656845                       # Number of integer alu accesses
system.cpu7.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu7.iew.lsq.thread0.forwLoads          576231                       # Number of loads that had data forwarded from stores
system.cpu7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu7.iew.lsq.thread0.squashedLoads       632928                       # Number of loads squashed
system.cpu7.iew.lsq.thread0.ignoredResponses           22                       # Number of memory responses ignored because the instruction is squashed
system.cpu7.iew.lsq.thread0.memOrderViolation         1332                       # Number of memory ordering violations
system.cpu7.iew.lsq.thread0.squashedStores       378016                       # Number of stores squashed
system.cpu7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu7.iew.lsq.thread0.rescheduledLoads        65664                       # Number of loads that were rescheduled
system.cpu7.iew.lsq.thread0.cacheBlocked          104                       # Number of times an access to memory failed due to the cache being blocked
system.cpu7.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu7.iew.iewSquashCycles                331109                       # Number of cycles IEW is squashing
system.cpu7.iew.iewBlockCycles                 830569                       # Number of cycles IEW is blocking
system.cpu7.iew.iewUnblockCycles              1017384                       # Number of cycles IEW is unblocking
system.cpu7.iew.iewDispatchedInsts           30023585                       # Number of instructions dispatched to IQ
system.cpu7.iew.iewDispSquashedInsts           141290                       # Number of squashed instructions skipped by dispatch
system.cpu7.iew.iewDispLoadInsts              6175327                       # Number of dispatched load instructions
system.cpu7.iew.iewDispStoreInsts             4549547                       # Number of dispatched store instructions
system.cpu7.iew.iewDispNonSpecInsts           2842151                       # Number of dispatched non-speculative instructions
system.cpu7.iew.iewIQFullEvents                 18631                       # Number of times the IQ has become full, causing a stall
system.cpu7.iew.iewLSQFullEvents                   44                       # Number of times the LSQ has become full, causing a stall
system.cpu7.iew.memOrderViolationEvents          1332                       # Number of memory order violations
system.cpu7.iew.predictedTakenIncorrect        256631                       # Number of branches that were predicted taken incorrectly
system.cpu7.iew.predictedNotTakenIncorrect        73149                       # Number of branches that were predicted not taken incorrectly
system.cpu7.iew.branchMispredicts              329780                       # Number of branch mispredicts detected at execute
system.cpu7.iew.iewExecutedInsts             28394769                       # Number of executed instructions
system.cpu7.iew.iewExecLoadInsts              5989475                       # Number of load instructions executed
system.cpu7.iew.iewExecSquashedInsts           262076                       # Number of squashed instructions skipped in execute
system.cpu7.iew.exec_swp                            0                       # number of swp insts executed
system.cpu7.iew.exec_nop                           19                       # number of nop insts executed
system.cpu7.iew.exec_refs                    10361498                       # number of memory reference insts executed
system.cpu7.iew.exec_branches                 5640951                       # Number of branches executed
system.cpu7.iew.exec_stores                   4372023                       # Number of stores executed
system.cpu7.iew.exec_rate                    0.413632                       # Inst execution rate
system.cpu7.iew.wb_sent                      28206877                       # cumulative count of insts sent to commit
system.cpu7.iew.wb_count                     28154240                       # cumulative count of insts written-back
system.cpu7.iew.wb_producers                 13436076                       # num instructions producing a value
system.cpu7.iew.wb_consumers                 18847756                       # num instructions consuming a value
system.cpu7.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu7.iew.wb_rate                      0.410128                       # insts written-back per cycle
system.cpu7.iew.wb_fanout                    0.712874                       # average fanout of values written-back
system.cpu7.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu7.commit.commitSquashedInsts        3496619                       # The number of squashed insts skipped by commit
system.cpu7.commit.commitNonSpecStalls        2901685                       # The number of times commit has been forced to stall to communicate backwards
system.cpu7.commit.branchMispredicts           314992                       # The number of times a branch was mispredicted
system.cpu7.commit.committed_per_cycle::samples     68017771                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::mean     0.390003                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::stdev     0.876517                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::0     48652571     71.53%     71.53% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::1     16683268     24.53%     96.06% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::2       864833      1.27%     97.33% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::3       939032      1.38%     98.71% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::4       227195      0.33%     99.04% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::5       107674      0.16%     99.20% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::6       175600      0.26%     99.46% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::7       144418      0.21%     99.67% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::8       223180      0.33%    100.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::total     68017771                       # Number of insts commited each cycle
system.cpu7.commit.committedInsts            25301080                       # Number of instructions committed
system.cpu7.commit.committedOps              26527146                       # Number of ops (including micro ops) committed
system.cpu7.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu7.commit.refs                       9713930                       # Number of memory references committed
system.cpu7.commit.loads                      5542399                       # Number of loads committed
system.cpu7.commit.membars                     113969                       # Number of memory barriers committed
system.cpu7.commit.branches                   5337952                       # Number of branches committed
system.cpu7.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu7.commit.int_insts                 21759600                       # Number of committed integer instructions.
system.cpu7.commit.function_calls              243598                       # Number of function calls committed.
system.cpu7.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu7.commit.op_class_0::IntAlu        16796983     63.32%     63.32% # Class of committed instruction
system.cpu7.commit.op_class_0::IntMult          16233      0.06%     63.38% # Class of committed instruction
system.cpu7.commit.op_class_0::IntDiv               0      0.00%     63.38% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatAdd             0      0.00%     63.38% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatCmp             0      0.00%     63.38% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatCvt             0      0.00%     63.38% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatMult            0      0.00%     63.38% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatDiv             0      0.00%     63.38% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatSqrt            0      0.00%     63.38% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAdd              0      0.00%     63.38% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAddAcc            0      0.00%     63.38% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAlu              0      0.00%     63.38% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdCmp              0      0.00%     63.38% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdCvt              0      0.00%     63.38% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMisc             0      0.00%     63.38% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMult             0      0.00%     63.38% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMultAcc            0      0.00%     63.38% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdShift            0      0.00%     63.38% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdShiftAcc            0      0.00%     63.38% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdSqrt             0      0.00%     63.38% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatAdd            0      0.00%     63.38% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatAlu            0      0.00%     63.38% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatCmp            0      0.00%     63.38% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatCvt            0      0.00%     63.38% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatDiv            0      0.00%     63.38% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMisc            0      0.00%     63.38% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMult            0      0.00%     63.38% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.38% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.38% # Class of committed instruction
system.cpu7.commit.op_class_0::MemRead        5542399     20.89%     84.27% # Class of committed instruction
system.cpu7.commit.op_class_0::MemWrite       4171531     15.73%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::total         26527146                       # Class of committed instruction
system.cpu7.commit.bw_lim_events               223180                       # number cycles where commit BW limit reached
system.cpu7.rob.rob_reads                    97623824                       # The number of ROB reads
system.cpu7.rob.rob_writes                   60678986                       # The number of ROB writes
system.cpu7.timesIdled                            224                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu7.idleCycles                           1505                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu7.quiesceCycles                       27424                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu7.committedInsts                   25301080                       # Number of Instructions Simulated
system.cpu7.committedOps                     26527146                       # Number of Ops (including micro ops) Simulated
system.cpu7.cpi                              2.713223                       # CPI: Cycles Per Instruction
system.cpu7.cpi_total                        2.713223                       # CPI: Total CPI of All Threads
system.cpu7.ipc                              0.368565                       # IPC: Instructions Per Cycle
system.cpu7.ipc_total                        0.368565                       # IPC: Total IPC of All Threads
system.cpu7.int_regfile_reads                31372154                       # number of integer regfile reads
system.cpu7.int_regfile_writes               13841290                       # number of integer regfile writes
system.cpu7.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu7.cc_regfile_reads                110870596                       # number of cc regfile reads
system.cpu7.cc_regfile_writes                24321374                       # number of cc regfile writes
system.cpu7.misc_regfile_reads               13416877                       # number of misc regfile reads
system.cpu7.misc_regfile_writes               6073451                       # number of misc regfile writes
system.cpu7.dcache.tags.replacements            62782                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          501.881507                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs            6294133                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs            63288                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            99.452234                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle       3977010500                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::cpu7.data   501.881507                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.980237                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.980237                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          506                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1           87                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2          348                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3           47                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses         14098216                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses        14098216                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::cpu7.data      2240783                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        2240783                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::cpu7.data      1275211                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       1275211                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::cpu7.data      2587499                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total      2587499                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::cpu7.data        27234                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total        27234                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::cpu7.data      3515994                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         3515994                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::cpu7.data      3515994                       # number of overall hits
system.cpu7.dcache.overall_hits::total        3515994                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::cpu7.data       262219                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       262219                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::cpu7.data       122139                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total       122139                       # number of WriteReq misses
system.cpu7.dcache.LoadLockedReq_misses::cpu7.data       224938                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total       224938                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::cpu7.data        97865                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total        97865                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::cpu7.data       384358                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        384358                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::cpu7.data       384358                       # number of overall misses
system.cpu7.dcache.overall_misses::total       384358                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::cpu7.data   6412795124                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total   6412795124                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::cpu7.data   3840420571                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total   3840420571                       # number of WriteReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::cpu7.data   4033023571                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total   4033023571                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::cpu7.data   1196571233                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total   1196571233                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::cpu7.data    555263497                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::total    555263497                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.demand_miss_latency::cpu7.data  10253215695                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total  10253215695                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::cpu7.data  10253215695                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total  10253215695                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::cpu7.data      2503002                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      2503002                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::cpu7.data      1397350                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      1397350                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::cpu7.data      2812437                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total      2812437                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::cpu7.data       125099                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total       125099                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::cpu7.data      3900352                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      3900352                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::cpu7.data      3900352                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      3900352                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::cpu7.data     0.104762                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.104762                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::cpu7.data     0.087408                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.087408                       # miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::cpu7.data     0.079980                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.079980                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::cpu7.data     0.782300                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.782300                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::cpu7.data     0.098544                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.098544                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::cpu7.data     0.098544                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.098544                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::cpu7.data 24455.875143                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 24455.875143                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::cpu7.data 31443.032700                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 31443.032700                       # average WriteReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::cpu7.data 17929.489775                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total 17929.489775                       # average LoadLockedReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::cpu7.data 12226.753518                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total 12226.753518                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::cpu7.data          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::cpu7.data 26676.212528                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 26676.212528                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::cpu7.data 26676.212528                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 26676.212528                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs          358                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs               77                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs     4.649351                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         4433                       # number of writebacks
system.cpu7.dcache.writebacks::total             4433                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::cpu7.data        93335                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total        93335                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::cpu7.data        51870                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total        51870                       # number of WriteReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::cpu7.data        10731                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::total        10731                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::cpu7.data       145205                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total       145205                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::cpu7.data       145205                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total       145205                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::cpu7.data       168884                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total       168884                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::cpu7.data        70269                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total        70269                       # number of WriteReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::cpu7.data       214207                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total       214207                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::cpu7.data        97865                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total        97865                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::cpu7.data       239153                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total       239153                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::cpu7.data       239153                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total       239153                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::cpu7.data   2856303365                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   2856303365                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::cpu7.data   2102832036                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total   2102832036                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::cpu7.data   2891337111                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total   2891337111                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::cpu7.data   1024117767                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total   1024117767                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::cpu7.data    440773503                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::total    440773503                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::cpu7.data   4959135401                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   4959135401                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::cpu7.data   4959135401                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   4959135401                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::cpu7.data     0.067473                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.067473                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::cpu7.data     0.050287                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.050287                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::cpu7.data     0.076164                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.076164                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::cpu7.data     0.782300                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total     0.782300                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::cpu7.data     0.061316                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.061316                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::cpu7.data     0.061316                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.061316                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::cpu7.data 16912.812137                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 16912.812137                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::cpu7.data 29925.458396                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 29925.458396                       # average WriteReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu7.data 13497.864734                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13497.864734                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::cpu7.data 10464.596812                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total 10464.596812                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu7.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::cpu7.data 20736.245838                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 20736.245838                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::cpu7.data 20736.245838                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 20736.245838                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.tags.replacements             2741                       # number of replacements
system.cpu7.icache.tags.tagsinuse          393.999686                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs            9720023                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs             3138                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs          3097.521670                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst   393.999686                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.769531                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.769531                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          397                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4          393                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024     0.775391                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses         19449742                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses        19449742                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::cpu7.inst      9720023                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        9720023                       # number of ReadReq hits
system.cpu7.icache.demand_hits::cpu7.inst      9720023                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         9720023                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::cpu7.inst      9720023                       # number of overall hits
system.cpu7.icache.overall_hits::total        9720023                       # number of overall hits
system.cpu7.icache.ReadReq_misses::cpu7.inst         3279                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total         3279                       # number of ReadReq misses
system.cpu7.icache.demand_misses::cpu7.inst         3279                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total          3279                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::cpu7.inst         3279                       # number of overall misses
system.cpu7.icache.overall_misses::total         3279                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::cpu7.inst     53192434                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     53192434                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::cpu7.inst     53192434                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     53192434                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::cpu7.inst     53192434                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     53192434                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::cpu7.inst      9723302                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      9723302                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::cpu7.inst      9723302                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      9723302                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::cpu7.inst      9723302                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      9723302                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::cpu7.inst     0.000337                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000337                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::cpu7.inst     0.000337                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000337                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::cpu7.inst     0.000337                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000337                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::cpu7.inst 16222.151266                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 16222.151266                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::cpu7.inst 16222.151266                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 16222.151266                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::cpu7.inst 16222.151266                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 16222.151266                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::cpu7.inst          141                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total          141                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::cpu7.inst          141                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total          141                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::cpu7.inst          141                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total          141                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::cpu7.inst         3138                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total         3138                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::cpu7.inst         3138                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total         3138                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::cpu7.inst         3138                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total         3138                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::cpu7.inst     42597542                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     42597542                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::cpu7.inst     42597542                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     42597542                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::cpu7.inst     42597542                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     42597542                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::cpu7.inst     0.000323                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000323                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::cpu7.inst     0.000323                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000323                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::cpu7.inst     0.000323                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000323                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::cpu7.inst 13574.742511                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 13574.742511                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::cpu7.inst 13574.742511                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 13574.742511                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::cpu7.inst 13574.742511                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 13574.742511                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu8.branchPred.lookups                9639668                       # Number of BP lookups
system.cpu8.branchPred.condPredicted          7963661                       # Number of conditional branches predicted
system.cpu8.branchPred.condIncorrect           320297                       # Number of conditional branches incorrect
system.cpu8.branchPred.BTBLookups             8079908                       # Number of BTB lookups
system.cpu8.branchPred.BTBHits                7630383                       # Number of BTB hits
system.cpu8.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu8.branchPred.BTBHitPct            94.436508                       # BTB Hit Percentage
system.cpu8.branchPred.usedRAS                 597991                       # Number of times the RAS was used to get a target.
system.cpu8.branchPred.RASInCorrect            147902                       # Number of incorrect RAS predictions.
system.cpu8.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu8.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu8.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu8.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu8.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu8.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu8.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu8.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu8.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu8.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu8.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu8.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu8.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu8.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu8.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu8.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu8.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu8.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu8.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu8.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu8.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu8.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu8.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu8.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu8.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu8.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu8.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu8.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu8.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu8.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu8.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu8.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu8.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu8.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu8.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu8.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu8.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu8.dtb.inst_hits                           0                       # ITB inst hits
system.cpu8.dtb.inst_misses                         0                       # ITB inst misses
system.cpu8.dtb.read_hits                           0                       # DTB read hits
system.cpu8.dtb.read_misses                         0                       # DTB read misses
system.cpu8.dtb.write_hits                          0                       # DTB write hits
system.cpu8.dtb.write_misses                        0                       # DTB write misses
system.cpu8.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu8.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu8.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu8.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu8.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu8.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu8.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu8.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu8.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu8.dtb.read_accesses                       0                       # DTB read accesses
system.cpu8.dtb.write_accesses                      0                       # DTB write accesses
system.cpu8.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu8.dtb.hits                                0                       # DTB hits
system.cpu8.dtb.misses                              0                       # DTB misses
system.cpu8.dtb.accesses                            0                       # DTB accesses
system.cpu8.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu8.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu8.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu8.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu8.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu8.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu8.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu8.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu8.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu8.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu8.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu8.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu8.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu8.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu8.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu8.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu8.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu8.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu8.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu8.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu8.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu8.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu8.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu8.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu8.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu8.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu8.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu8.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu8.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu8.itb.walker.walks                        0                       # Table walker walks requested
system.cpu8.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu8.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu8.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu8.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu8.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu8.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu8.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu8.itb.inst_hits                           0                       # ITB inst hits
system.cpu8.itb.inst_misses                         0                       # ITB inst misses
system.cpu8.itb.read_hits                           0                       # DTB read hits
system.cpu8.itb.read_misses                         0                       # DTB read misses
system.cpu8.itb.write_hits                          0                       # DTB write hits
system.cpu8.itb.write_misses                        0                       # DTB write misses
system.cpu8.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu8.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu8.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu8.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu8.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu8.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu8.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu8.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu8.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu8.itb.read_accesses                       0                       # DTB read accesses
system.cpu8.itb.write_accesses                      0                       # DTB write accesses
system.cpu8.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu8.itb.hits                                0                       # DTB hits
system.cpu8.itb.misses                              0                       # DTB misses
system.cpu8.itb.accesses                            0                       # DTB accesses
system.cpu8.numCycles                        68647286                       # number of cpu cycles simulated
system.cpu8.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu8.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu8.fetch.icacheStallCycles          14765447                       # Number of cycles fetch is stalled on an Icache miss
system.cpu8.fetch.Insts                      46771481                       # Number of instructions fetch has processed
system.cpu8.fetch.Branches                    9639668                       # Number of branches that fetch encountered
system.cpu8.fetch.predictedBranches           8228374                       # Number of branches that fetch has predicted taken
system.cpu8.fetch.Cycles                     53539563                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu8.fetch.SquashCycles                 676287                       # Number of cycles fetch has spent squashing
system.cpu8.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu8.fetch.NoActiveThreadStallCycles         2437                       # Number of stall cycles due to no active thread to fetch from
system.cpu8.fetch.PendingTrapStallCycles          402                       # Number of stall cycles due to pending traps
system.cpu8.fetch.CacheLines                 14484489                       # Number of cache lines fetched
system.cpu8.fetch.IcacheSquashes                70613                       # Number of outstanding Icache misses that were squashed
system.cpu8.fetch.rateDist::samples          68645993                       # Number of instructions fetched each cycle (Total)
system.cpu8.fetch.rateDist::mean             0.718228                       # Number of instructions fetched each cycle (Total)
system.cpu8.fetch.rateDist::stdev            1.151170                       # Number of instructions fetched each cycle (Total)
system.cpu8.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu8.fetch.rateDist::0                47120583     68.64%     68.64% # Number of instructions fetched each cycle (Total)
system.cpu8.fetch.rateDist::1                 4507730      6.57%     75.21% # Number of instructions fetched each cycle (Total)
system.cpu8.fetch.rateDist::2                 6257330      9.12%     84.32% # Number of instructions fetched each cycle (Total)
system.cpu8.fetch.rateDist::3                10760350     15.68%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu8.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu8.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu8.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu8.fetch.rateDist::total            68645993                       # Number of instructions fetched each cycle (Total)
system.cpu8.fetch.branchRate                 0.140423                       # Number of branch fetches per cycle
system.cpu8.fetch.rate                       0.681330                       # Number of inst fetches per cycle
system.cpu8.decode.IdleCycles                11017393                       # Number of cycles decode is idle
system.cpu8.decode.BlockedCycles             40857867                       # Number of cycles decode is blocked
system.cpu8.decode.RunCycles                 12761249                       # Number of cycles decode is running
system.cpu8.decode.UnblockCycles              3670321                       # Number of cycles decode is unblocking
system.cpu8.decode.SquashCycles                336726                       # Number of cycles decode is squashing
system.cpu8.decode.BranchResolved              601970                       # Number of times decode resolved a branch
system.cpu8.decode.BranchMispred                 1494                       # Number of times decode detected a branch misprediction
system.cpu8.decode.DecodedInsts              43916858                       # Number of instructions handled by decode
system.cpu8.decode.SquashedInsts                 2381                       # Number of squashed instructions handled by decode
system.cpu8.rename.SquashCycles                336726                       # Number of cycles rename is squashing
system.cpu8.rename.IdleCycles                12074335                       # Number of cycles rename is idle
system.cpu8.rename.BlockCycles                1029496                       # Number of cycles rename is blocking
system.cpu8.rename.serializeStallCycles      37620198                       # count of cycles rename stalled for serializing inst
system.cpu8.rename.RunCycles                 15384956                       # Number of cycles rename is running
system.cpu8.rename.UnblockCycles              2197845                       # Number of cycles rename is unblocking
system.cpu8.rename.RenamedInsts              43044672                       # Number of instructions processed by rename
system.cpu8.rename.ROBFullEvents                    3                       # Number of times rename has blocked due to ROB full
system.cpu8.rename.IQFullEvents                 71801                       # Number of times rename has blocked due to IQ full
system.cpu8.rename.LQFullEvents                    95                       # Number of times rename has blocked due to LQ full
system.cpu8.rename.SQFullEvents                    34                       # Number of times rename has blocked due to SQ full
system.cpu8.rename.RenamedOperands           51873241                       # Number of destination operands rename has renamed
system.cpu8.rename.RenameLookups            205705923                       # Number of register rename lookups that rename has made
system.cpu8.rename.int_rename_lookups        49406773                       # Number of integer rename lookups
system.cpu8.rename.CommittedMaps             46549780                       # Number of HB maps that are committed
system.cpu8.rename.UndoneMaps                 5323461                       # Number of HB maps that are undone due to squashing
system.cpu8.rename.serializingInsts           2186821                       # count of serializing insts renamed
system.cpu8.rename.tempSerializingInsts       2187551                       # count of temporary serializing insts renamed
system.cpu8.rename.skidInsts                  4835008                       # count of insts added to the skid buffer
system.cpu8.memDep0.insertedLoads            11556915                       # Number of loads inserted to the mem dependence unit.
system.cpu8.memDep0.insertedStores            6925975                       # Number of stores inserted to the mem dependence unit.
system.cpu8.memDep0.conflictingLoads          3745991                       # Number of conflicting loads.
system.cpu8.memDep0.conflictingStores         2516317                       # Number of conflicting stores.
system.cpu8.iq.iqInstsAdded                  39830357                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu8.iq.iqNonSpecInstsAdded            2310541                       # Number of non-speculative instructions added to the IQ
system.cpu8.iq.iqInstsIssued                 40445671                       # Number of instructions issued
system.cpu8.iq.iqSquashedInstsIssued           189684                       # Number of squashed instructions issued
system.cpu8.iq.iqSquashedInstsExamined        3806014                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu8.iq.iqSquashedOperandsExamined      8600700                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu8.iq.iqSquashedNonSpecRemoved         72842                       # Number of squashed non-spec instructions that were removed
system.cpu8.iq.issued_per_cycle::samples     68645993                       # Number of insts issued each cycle
system.cpu8.iq.issued_per_cycle::mean        0.589192                       # Number of insts issued each cycle
system.cpu8.iq.issued_per_cycle::stdev       0.772527                       # Number of insts issued each cycle
system.cpu8.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu8.iq.issued_per_cycle::0           38965273     56.76%     56.76% # Number of insts issued each cycle
system.cpu8.iq.issued_per_cycle::1           20326989     29.61%     86.37% # Number of insts issued each cycle
system.cpu8.iq.issued_per_cycle::2            7942511     11.57%     97.94% # Number of insts issued each cycle
system.cpu8.iq.issued_per_cycle::3            1411220      2.06%    100.00% # Number of insts issued each cycle
system.cpu8.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu8.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu8.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu8.iq.issued_per_cycle::total       68645993                       # Number of insts issued each cycle
system.cpu8.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu8.iq.fu_full::IntAlu                1606046     23.50%     23.50% # attempts to use FU when none available
system.cpu8.iq.fu_full::IntMult                     2      0.00%     23.50% # attempts to use FU when none available
system.cpu8.iq.fu_full::IntDiv                      0      0.00%     23.50% # attempts to use FU when none available
system.cpu8.iq.fu_full::FloatAdd                    0      0.00%     23.50% # attempts to use FU when none available
system.cpu8.iq.fu_full::FloatCmp                    0      0.00%     23.50% # attempts to use FU when none available
system.cpu8.iq.fu_full::FloatCvt                    0      0.00%     23.50% # attempts to use FU when none available
system.cpu8.iq.fu_full::FloatMult                   0      0.00%     23.50% # attempts to use FU when none available
system.cpu8.iq.fu_full::FloatDiv                    0      0.00%     23.50% # attempts to use FU when none available
system.cpu8.iq.fu_full::FloatSqrt                   0      0.00%     23.50% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdAdd                     0      0.00%     23.50% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdAddAcc                  0      0.00%     23.50% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdAlu                     0      0.00%     23.50% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdCmp                     0      0.00%     23.50% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdCvt                     0      0.00%     23.50% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdMisc                    0      0.00%     23.50% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdMult                    0      0.00%     23.50% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdMultAcc                 0      0.00%     23.50% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdShift                   0      0.00%     23.50% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdShiftAcc                0      0.00%     23.50% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdSqrt                    0      0.00%     23.50% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdFloatAdd                0      0.00%     23.50% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdFloatAlu                0      0.00%     23.50% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdFloatCmp                0      0.00%     23.50% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdFloatCvt                0      0.00%     23.50% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdFloatDiv                0      0.00%     23.50% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdFloatMisc               0      0.00%     23.50% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdFloatMult               0      0.00%     23.50% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdFloatMultAcc            0      0.00%     23.50% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdFloatSqrt               0      0.00%     23.50% # attempts to use FU when none available
system.cpu8.iq.fu_full::MemRead               4590682     67.16%     90.66% # attempts to use FU when none available
system.cpu8.iq.fu_full::MemWrite               638619      9.34%    100.00% # attempts to use FU when none available
system.cpu8.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu8.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu8.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu8.iq.FU_type_0::IntAlu             22297544     55.13%     55.13% # Type of FU issued
system.cpu8.iq.FU_type_0::IntMult               31932      0.08%     55.21% # Type of FU issued
system.cpu8.iq.FU_type_0::IntDiv                    0      0.00%     55.21% # Type of FU issued
system.cpu8.iq.FU_type_0::FloatAdd                  0      0.00%     55.21% # Type of FU issued
system.cpu8.iq.FU_type_0::FloatCmp                  0      0.00%     55.21% # Type of FU issued
system.cpu8.iq.FU_type_0::FloatCvt                  0      0.00%     55.21% # Type of FU issued
system.cpu8.iq.FU_type_0::FloatMult                 0      0.00%     55.21% # Type of FU issued
system.cpu8.iq.FU_type_0::FloatDiv                  0      0.00%     55.21% # Type of FU issued
system.cpu8.iq.FU_type_0::FloatSqrt                 0      0.00%     55.21% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdAdd                   0      0.00%     55.21% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdAddAcc                0      0.00%     55.21% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdAlu                   0      0.00%     55.21% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdCmp                   0      0.00%     55.21% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdCvt                   0      0.00%     55.21% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdMisc                  0      0.00%     55.21% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdMult                  0      0.00%     55.21% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdMultAcc               0      0.00%     55.21% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdShift                 0      0.00%     55.21% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.21% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdSqrt                  0      0.00%     55.21% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.21% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.21% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.21% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.21% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.21% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.21% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdFloatMult             0      0.00%     55.21% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.21% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.21% # Type of FU issued
system.cpu8.iq.FU_type_0::MemRead            11356593     28.08%     83.29% # Type of FU issued
system.cpu8.iq.FU_type_0::MemWrite            6759602     16.71%    100.00% # Type of FU issued
system.cpu8.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu8.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu8.iq.FU_type_0::total              40445671                       # Type of FU issued
system.cpu8.iq.rate                          0.589181                       # Inst issue rate
system.cpu8.iq.fu_busy_cnt                    6835349                       # FU busy when requested
system.cpu8.iq.fu_busy_rate                  0.169001                       # FU busy rate (busy events/executed inst)
system.cpu8.iq.int_inst_queue_reads         156562368                       # Number of integer instruction queue reads
system.cpu8.iq.int_inst_queue_writes         45948040                       # Number of integer instruction queue writes
system.cpu8.iq.int_inst_queue_wakeup_accesses     39988753                       # Number of integer instruction queue wakeup accesses
system.cpu8.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu8.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu8.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu8.iq.int_alu_accesses              47281020                       # Number of integer alu accesses
system.cpu8.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu8.iew.lsq.thread0.forwLoads         3570348                       # Number of loads that had data forwarded from stores
system.cpu8.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu8.iew.lsq.thread0.squashedLoads       665723                       # Number of loads squashed
system.cpu8.iew.lsq.thread0.ignoredResponses           32                       # Number of memory responses ignored because the instruction is squashed
system.cpu8.iew.lsq.thread0.memOrderViolation         1141                       # Number of memory ordering violations
system.cpu8.iew.lsq.thread0.squashedStores       418836                       # Number of stores squashed
system.cpu8.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu8.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu8.iew.lsq.thread0.rescheduledLoads        43753                       # Number of loads that were rescheduled
system.cpu8.iew.lsq.thread0.cacheBlocked           87                       # Number of times an access to memory failed due to the cache being blocked
system.cpu8.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu8.iew.iewSquashCycles                336726                       # Number of cycles IEW is squashing
system.cpu8.iew.iewBlockCycles                 879002                       # Number of cycles IEW is blocking
system.cpu8.iew.iewUnblockCycles               794105                       # Number of cycles IEW is unblocking
system.cpu8.iew.iewDispatchedInsts           42140914                       # Number of instructions dispatched to IQ
system.cpu8.iew.iewDispSquashedInsts           104067                       # Number of squashed instructions skipped by dispatch
system.cpu8.iew.iewDispLoadInsts             11556915                       # Number of dispatched load instructions
system.cpu8.iew.iewDispStoreInsts             6925975                       # Number of dispatched store instructions
system.cpu8.iew.iewDispNonSpecInsts           2181904                       # Number of dispatched non-speculative instructions
system.cpu8.iew.iewIQFullEvents                 17337                       # Number of times the IQ has become full, causing a stall
system.cpu8.iew.iewLSQFullEvents                   39                       # Number of times the LSQ has become full, causing a stall
system.cpu8.iew.memOrderViolationEvents          1141                       # Number of memory order violations
system.cpu8.iew.predictedTakenIncorrect        265358                       # Number of branches that were predicted taken incorrectly
system.cpu8.iew.predictedNotTakenIncorrect        70647                       # Number of branches that were predicted not taken incorrectly
system.cpu8.iew.branchMispredicts              336005                       # Number of branch mispredicts detected at execute
system.cpu8.iew.iewExecutedInsts             40181631                       # Number of executed instructions
system.cpu8.iew.iewExecLoadInsts             11294532                       # Number of load instructions executed
system.cpu8.iew.iewExecSquashedInsts           264040                       # Number of squashed instructions skipped in execute
system.cpu8.iew.exec_swp                            0                       # number of swp insts executed
system.cpu8.iew.exec_nop                           16                       # number of nop insts executed
system.cpu8.iew.exec_refs                    18026050                       # number of memory reference insts executed
system.cpu8.iew.exec_branches                 8012053                       # Number of branches executed
system.cpu8.iew.exec_stores                   6731518                       # Number of stores executed
system.cpu8.iew.exec_rate                    0.585335                       # Inst execution rate
system.cpu8.iew.wb_sent                      40041938                       # cumulative count of insts sent to commit
system.cpu8.iew.wb_count                     39988753                       # cumulative count of insts written-back
system.cpu8.iew.wb_producers                 21320310                       # num instructions producing a value
system.cpu8.iew.wb_consumers                 27154146                       # num instructions consuming a value
system.cpu8.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu8.iew.wb_rate                      0.582525                       # insts written-back per cycle
system.cpu8.iew.wb_fanout                    0.785159                       # average fanout of values written-back
system.cpu8.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu8.commit.commitSquashedInsts        3806077                       # The number of squashed insts skipped by commit
system.cpu8.commit.commitNonSpecStalls        2237699                       # The number of times commit has been forced to stall to communicate backwards
system.cpu8.commit.branchMispredicts           318880                       # The number of times a branch was mispredicted
system.cpu8.commit.committed_per_cycle::samples     67972097                       # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::mean     0.563980                       # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::stdev     0.964828                       # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::0     41271941     60.72%     60.72% # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::1     20864100     30.70%     91.41% # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::2      3304094      4.86%     96.27% # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::3       551798      0.81%     97.09% # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::4      1435828      2.11%     99.20% # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::5       197953      0.29%     99.49% # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::6       105814      0.16%     99.65% # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::7        85311      0.13%     99.77% # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::8       155258      0.23%    100.00% # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::total     67972097                       # Number of insts commited each cycle
system.cpu8.commit.committedInsts            37088080                       # Number of instructions committed
system.cpu8.commit.committedOps              38334884                       # Number of ops (including micro ops) committed
system.cpu8.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu8.commit.refs                      17398331                       # Number of memory references committed
system.cpu8.commit.loads                     10891192                       # Number of loads committed
system.cpu8.commit.membars                     115793                       # Number of memory barriers committed
system.cpu8.commit.branches                   7702596                       # Number of branches committed
system.cpu8.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu8.commit.int_insts                 31207820                       # Number of committed integer instructions.
system.cpu8.commit.function_calls              245161                       # Number of function calls committed.
system.cpu8.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu8.commit.op_class_0::IntAlu        20920414     54.57%     54.57% # Class of committed instruction
system.cpu8.commit.op_class_0::IntMult          16139      0.04%     54.61% # Class of committed instruction
system.cpu8.commit.op_class_0::IntDiv               0      0.00%     54.61% # Class of committed instruction
system.cpu8.commit.op_class_0::FloatAdd             0      0.00%     54.61% # Class of committed instruction
system.cpu8.commit.op_class_0::FloatCmp             0      0.00%     54.61% # Class of committed instruction
system.cpu8.commit.op_class_0::FloatCvt             0      0.00%     54.61% # Class of committed instruction
system.cpu8.commit.op_class_0::FloatMult            0      0.00%     54.61% # Class of committed instruction
system.cpu8.commit.op_class_0::FloatDiv             0      0.00%     54.61% # Class of committed instruction
system.cpu8.commit.op_class_0::FloatSqrt            0      0.00%     54.61% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdAdd              0      0.00%     54.61% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdAddAcc            0      0.00%     54.61% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdAlu              0      0.00%     54.61% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdCmp              0      0.00%     54.61% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdCvt              0      0.00%     54.61% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdMisc             0      0.00%     54.61% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdMult             0      0.00%     54.61% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdMultAcc            0      0.00%     54.61% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdShift            0      0.00%     54.61% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdShiftAcc            0      0.00%     54.61% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdSqrt             0      0.00%     54.61% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdFloatAdd            0      0.00%     54.61% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdFloatAlu            0      0.00%     54.61% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdFloatCmp            0      0.00%     54.61% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdFloatCvt            0      0.00%     54.61% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdFloatDiv            0      0.00%     54.61% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdFloatMisc            0      0.00%     54.61% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdFloatMult            0      0.00%     54.61% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdFloatMultAcc            0      0.00%     54.61% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdFloatSqrt            0      0.00%     54.61% # Class of committed instruction
system.cpu8.commit.op_class_0::MemRead       10891192     28.41%     83.03% # Class of committed instruction
system.cpu8.commit.op_class_0::MemWrite       6507139     16.97%    100.00% # Class of committed instruction
system.cpu8.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu8.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu8.commit.op_class_0::total         38334884                       # Class of committed instruction
system.cpu8.commit.bw_lim_events               155258                       # number cycles where commit BW limit reached
system.cpu8.rob.rob_reads                   109739881                       # The number of ROB reads
system.cpu8.rob.rob_writes                   84959576                       # The number of ROB writes
system.cpu8.timesIdled                            220                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu8.idleCycles                           1293                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu8.quiesceCycles                       27607                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu8.committedInsts                   37088080                       # Number of Instructions Simulated
system.cpu8.committedOps                     38334884                       # Number of Ops (including micro ops) Simulated
system.cpu8.cpi                              1.850926                       # CPI: Cycles Per Instruction
system.cpu8.cpi_total                        1.850926                       # CPI: Total CPI of All Threads
system.cpu8.ipc                              0.540270                       # IPC: Instructions Per Cycle
system.cpu8.ipc_total                        0.540270                       # IPC: Total IPC of All Threads
system.cpu8.int_regfile_reads                45491704                       # number of integer regfile reads
system.cpu8.int_regfile_writes               18614782                       # number of integer regfile writes
system.cpu8.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu8.cc_regfile_reads                160286117                       # number of cc regfile reads
system.cpu8.cc_regfile_writes                29323297                       # number of cc regfile writes
system.cpu8.misc_regfile_reads               21001419                       # number of misc regfile reads
system.cpu8.misc_regfile_writes               4637962                       # number of misc regfile writes
system.cpu8.dcache.tags.replacements            62991                       # number of replacements
system.cpu8.dcache.tags.tagsinuse          501.220754                       # Cycle average of tags in use
system.cpu8.dcache.tags.total_refs           11513123                       # Total number of references to valid blocks.
system.cpu8.dcache.tags.sampled_refs            63497                       # Sample count of references to valid blocks.
system.cpu8.dcache.tags.avg_refs           181.317590                       # Average number of references to valid blocks.
system.cpu8.dcache.tags.warmup_cycle       3917284500                       # Cycle when the warmup percentage was hit.
system.cpu8.dcache.tags.occ_blocks::cpu8.data   501.220754                       # Average occupied blocks per requestor
system.cpu8.dcache.tags.occ_percent::cpu8.data     0.978947                       # Average percentage of cache occupancy
system.cpu8.dcache.tags.occ_percent::total     0.978947                       # Average percentage of cache occupancy
system.cpu8.dcache.tags.occ_task_id_blocks::1024          506                       # Occupied blocks per task id
system.cpu8.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu8.dcache.tags.age_task_id_blocks_1024::2          435                       # Occupied blocks per task id
system.cpu8.dcache.tags.age_task_id_blocks_1024::3           52                       # Occupied blocks per task id
system.cpu8.dcache.tags.age_task_id_blocks_1024::4           11                       # Occupied blocks per task id
system.cpu8.dcache.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.cpu8.dcache.tags.tag_accesses         24691370                       # Number of tag accesses
system.cpu8.dcache.tags.data_accesses        24691370                       # Number of data accesses
system.cpu8.dcache.ReadReq_hits::cpu8.data      5240706                       # number of ReadReq hits
system.cpu8.dcache.ReadReq_hits::total        5240706                       # number of ReadReq hits
system.cpu8.dcache.WriteReq_hits::cpu8.data      4285036                       # number of WriteReq hits
system.cpu8.dcache.WriteReq_hits::total       4285036                       # number of WriteReq hits
system.cpu8.dcache.LoadLockedReq_hits::cpu8.data      1964402                       # number of LoadLockedReq hits
system.cpu8.dcache.LoadLockedReq_hits::total      1964402                       # number of LoadLockedReq hits
system.cpu8.dcache.StoreCondReq_hits::cpu8.data        28315                       # number of StoreCondReq hits
system.cpu8.dcache.StoreCondReq_hits::total        28315                       # number of StoreCondReq hits
system.cpu8.dcache.demand_hits::cpu8.data      9525742                       # number of demand (read+write) hits
system.cpu8.dcache.demand_hits::total         9525742                       # number of demand (read+write) hits
system.cpu8.dcache.overall_hits::cpu8.data      9525742                       # number of overall hits
system.cpu8.dcache.overall_hits::total        9525742                       # number of overall hits
system.cpu8.dcache.ReadReq_misses::cpu8.data       267288                       # number of ReadReq misses
system.cpu8.dcache.ReadReq_misses::total       267288                       # number of ReadReq misses
system.cpu8.dcache.WriteReq_misses::cpu8.data       115602                       # number of WriteReq misses
system.cpu8.dcache.WriteReq_misses::total       115602                       # number of WriteReq misses
system.cpu8.dcache.LoadLockedReq_misses::cpu8.data       179068                       # number of LoadLockedReq misses
system.cpu8.dcache.LoadLockedReq_misses::total       179068                       # number of LoadLockedReq misses
system.cpu8.dcache.StoreCondReq_misses::cpu8.data        82845                       # number of StoreCondReq misses
system.cpu8.dcache.StoreCondReq_misses::total        82845                       # number of StoreCondReq misses
system.cpu8.dcache.demand_misses::cpu8.data       382890                       # number of demand (read+write) misses
system.cpu8.dcache.demand_misses::total        382890                       # number of demand (read+write) misses
system.cpu8.dcache.overall_misses::cpu8.data       382890                       # number of overall misses
system.cpu8.dcache.overall_misses::total       382890                       # number of overall misses
system.cpu8.dcache.ReadReq_miss_latency::cpu8.data   6469899715                       # number of ReadReq miss cycles
system.cpu8.dcache.ReadReq_miss_latency::total   6469899715                       # number of ReadReq miss cycles
system.cpu8.dcache.WriteReq_miss_latency::cpu8.data   3358888434                       # number of WriteReq miss cycles
system.cpu8.dcache.WriteReq_miss_latency::total   3358888434                       # number of WriteReq miss cycles
system.cpu8.dcache.LoadLockedReq_miss_latency::cpu8.data   3450266513                       # number of LoadLockedReq miss cycles
system.cpu8.dcache.LoadLockedReq_miss_latency::total   3450266513                       # number of LoadLockedReq miss cycles
system.cpu8.dcache.StoreCondReq_miss_latency::cpu8.data   1113836365                       # number of StoreCondReq miss cycles
system.cpu8.dcache.StoreCondReq_miss_latency::total   1113836365                       # number of StoreCondReq miss cycles
system.cpu8.dcache.StoreCondFailReq_miss_latency::cpu8.data    411216964                       # number of StoreCondFailReq miss cycles
system.cpu8.dcache.StoreCondFailReq_miss_latency::total    411216964                       # number of StoreCondFailReq miss cycles
system.cpu8.dcache.demand_miss_latency::cpu8.data   9828788149                       # number of demand (read+write) miss cycles
system.cpu8.dcache.demand_miss_latency::total   9828788149                       # number of demand (read+write) miss cycles
system.cpu8.dcache.overall_miss_latency::cpu8.data   9828788149                       # number of overall miss cycles
system.cpu8.dcache.overall_miss_latency::total   9828788149                       # number of overall miss cycles
system.cpu8.dcache.ReadReq_accesses::cpu8.data      5507994                       # number of ReadReq accesses(hits+misses)
system.cpu8.dcache.ReadReq_accesses::total      5507994                       # number of ReadReq accesses(hits+misses)
system.cpu8.dcache.WriteReq_accesses::cpu8.data      4400638                       # number of WriteReq accesses(hits+misses)
system.cpu8.dcache.WriteReq_accesses::total      4400638                       # number of WriteReq accesses(hits+misses)
system.cpu8.dcache.LoadLockedReq_accesses::cpu8.data      2143470                       # number of LoadLockedReq accesses(hits+misses)
system.cpu8.dcache.LoadLockedReq_accesses::total      2143470                       # number of LoadLockedReq accesses(hits+misses)
system.cpu8.dcache.StoreCondReq_accesses::cpu8.data       111160                       # number of StoreCondReq accesses(hits+misses)
system.cpu8.dcache.StoreCondReq_accesses::total       111160                       # number of StoreCondReq accesses(hits+misses)
system.cpu8.dcache.demand_accesses::cpu8.data      9908632                       # number of demand (read+write) accesses
system.cpu8.dcache.demand_accesses::total      9908632                       # number of demand (read+write) accesses
system.cpu8.dcache.overall_accesses::cpu8.data      9908632                       # number of overall (read+write) accesses
system.cpu8.dcache.overall_accesses::total      9908632                       # number of overall (read+write) accesses
system.cpu8.dcache.ReadReq_miss_rate::cpu8.data     0.048527                       # miss rate for ReadReq accesses
system.cpu8.dcache.ReadReq_miss_rate::total     0.048527                       # miss rate for ReadReq accesses
system.cpu8.dcache.WriteReq_miss_rate::cpu8.data     0.026269                       # miss rate for WriteReq accesses
system.cpu8.dcache.WriteReq_miss_rate::total     0.026269                       # miss rate for WriteReq accesses
system.cpu8.dcache.LoadLockedReq_miss_rate::cpu8.data     0.083541                       # miss rate for LoadLockedReq accesses
system.cpu8.dcache.LoadLockedReq_miss_rate::total     0.083541                       # miss rate for LoadLockedReq accesses
system.cpu8.dcache.StoreCondReq_miss_rate::cpu8.data     0.745277                       # miss rate for StoreCondReq accesses
system.cpu8.dcache.StoreCondReq_miss_rate::total     0.745277                       # miss rate for StoreCondReq accesses
system.cpu8.dcache.demand_miss_rate::cpu8.data     0.038642                       # miss rate for demand accesses
system.cpu8.dcache.demand_miss_rate::total     0.038642                       # miss rate for demand accesses
system.cpu8.dcache.overall_miss_rate::cpu8.data     0.038642                       # miss rate for overall accesses
system.cpu8.dcache.overall_miss_rate::total     0.038642                       # miss rate for overall accesses
system.cpu8.dcache.ReadReq_avg_miss_latency::cpu8.data 24205.724593                       # average ReadReq miss latency
system.cpu8.dcache.ReadReq_avg_miss_latency::total 24205.724593                       # average ReadReq miss latency
system.cpu8.dcache.WriteReq_avg_miss_latency::cpu8.data 29055.625629                       # average WriteReq miss latency
system.cpu8.dcache.WriteReq_avg_miss_latency::total 29055.625629                       # average WriteReq miss latency
system.cpu8.dcache.LoadLockedReq_avg_miss_latency::cpu8.data 19267.912262                       # average LoadLockedReq miss latency
system.cpu8.dcache.LoadLockedReq_avg_miss_latency::total 19267.912262                       # average LoadLockedReq miss latency
system.cpu8.dcache.StoreCondReq_avg_miss_latency::cpu8.data 13444.823043                       # average StoreCondReq miss latency
system.cpu8.dcache.StoreCondReq_avg_miss_latency::total 13444.823043                       # average StoreCondReq miss latency
system.cpu8.dcache.StoreCondFailReq_avg_miss_latency::cpu8.data          inf                       # average StoreCondFailReq miss latency
system.cpu8.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu8.dcache.demand_avg_miss_latency::cpu8.data 25670.004829                       # average overall miss latency
system.cpu8.dcache.demand_avg_miss_latency::total 25670.004829                       # average overall miss latency
system.cpu8.dcache.overall_avg_miss_latency::cpu8.data 25670.004829                       # average overall miss latency
system.cpu8.dcache.overall_avg_miss_latency::total 25670.004829                       # average overall miss latency
system.cpu8.dcache.blocked_cycles::no_mshrs          286                       # number of cycles access was blocked
system.cpu8.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu8.dcache.blocked::no_mshrs               72                       # number of cycles access was blocked
system.cpu8.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu8.dcache.avg_blocked_cycles::no_mshrs     3.972222                       # average number of cycles each access was blocked
system.cpu8.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu8.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu8.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu8.dcache.writebacks::writebacks         5344                       # number of writebacks
system.cpu8.dcache.writebacks::total             5344                       # number of writebacks
system.cpu8.dcache.ReadReq_mshr_hits::cpu8.data        96822                       # number of ReadReq MSHR hits
system.cpu8.dcache.ReadReq_mshr_hits::total        96822                       # number of ReadReq MSHR hits
system.cpu8.dcache.WriteReq_mshr_hits::cpu8.data        48507                       # number of WriteReq MSHR hits
system.cpu8.dcache.WriteReq_mshr_hits::total        48507                       # number of WriteReq MSHR hits
system.cpu8.dcache.LoadLockedReq_mshr_hits::cpu8.data        10399                       # number of LoadLockedReq MSHR hits
system.cpu8.dcache.LoadLockedReq_mshr_hits::total        10399                       # number of LoadLockedReq MSHR hits
system.cpu8.dcache.demand_mshr_hits::cpu8.data       145329                       # number of demand (read+write) MSHR hits
system.cpu8.dcache.demand_mshr_hits::total       145329                       # number of demand (read+write) MSHR hits
system.cpu8.dcache.overall_mshr_hits::cpu8.data       145329                       # number of overall MSHR hits
system.cpu8.dcache.overall_mshr_hits::total       145329                       # number of overall MSHR hits
system.cpu8.dcache.ReadReq_mshr_misses::cpu8.data       170466                       # number of ReadReq MSHR misses
system.cpu8.dcache.ReadReq_mshr_misses::total       170466                       # number of ReadReq MSHR misses
system.cpu8.dcache.WriteReq_mshr_misses::cpu8.data        67095                       # number of WriteReq MSHR misses
system.cpu8.dcache.WriteReq_mshr_misses::total        67095                       # number of WriteReq MSHR misses
system.cpu8.dcache.LoadLockedReq_mshr_misses::cpu8.data       168669                       # number of LoadLockedReq MSHR misses
system.cpu8.dcache.LoadLockedReq_mshr_misses::total       168669                       # number of LoadLockedReq MSHR misses
system.cpu8.dcache.StoreCondReq_mshr_misses::cpu8.data        82845                       # number of StoreCondReq MSHR misses
system.cpu8.dcache.StoreCondReq_mshr_misses::total        82845                       # number of StoreCondReq MSHR misses
system.cpu8.dcache.demand_mshr_misses::cpu8.data       237561                       # number of demand (read+write) MSHR misses
system.cpu8.dcache.demand_mshr_misses::total       237561                       # number of demand (read+write) MSHR misses
system.cpu8.dcache.overall_mshr_misses::cpu8.data       237561                       # number of overall MSHR misses
system.cpu8.dcache.overall_mshr_misses::total       237561                       # number of overall MSHR misses
system.cpu8.dcache.ReadReq_mshr_miss_latency::cpu8.data   2952893234                       # number of ReadReq MSHR miss cycles
system.cpu8.dcache.ReadReq_mshr_miss_latency::total   2952893234                       # number of ReadReq MSHR miss cycles
system.cpu8.dcache.WriteReq_mshr_miss_latency::cpu8.data   1824534222                       # number of WriteReq MSHR miss cycles
system.cpu8.dcache.WriteReq_mshr_miss_latency::total   1824534222                       # number of WriteReq MSHR miss cycles
system.cpu8.dcache.LoadLockedReq_mshr_miss_latency::cpu8.data   2459807289                       # number of LoadLockedReq MSHR miss cycles
system.cpu8.dcache.LoadLockedReq_mshr_miss_latency::total   2459807289                       # number of LoadLockedReq MSHR miss cycles
system.cpu8.dcache.StoreCondReq_mshr_miss_latency::cpu8.data    944726135                       # number of StoreCondReq MSHR miss cycles
system.cpu8.dcache.StoreCondReq_mshr_miss_latency::total    944726135                       # number of StoreCondReq MSHR miss cycles
system.cpu8.dcache.StoreCondFailReq_mshr_miss_latency::cpu8.data    337781036                       # number of StoreCondFailReq MSHR miss cycles
system.cpu8.dcache.StoreCondFailReq_mshr_miss_latency::total    337781036                       # number of StoreCondFailReq MSHR miss cycles
system.cpu8.dcache.demand_mshr_miss_latency::cpu8.data   4777427456                       # number of demand (read+write) MSHR miss cycles
system.cpu8.dcache.demand_mshr_miss_latency::total   4777427456                       # number of demand (read+write) MSHR miss cycles
system.cpu8.dcache.overall_mshr_miss_latency::cpu8.data   4777427456                       # number of overall MSHR miss cycles
system.cpu8.dcache.overall_mshr_miss_latency::total   4777427456                       # number of overall MSHR miss cycles
system.cpu8.dcache.ReadReq_mshr_miss_rate::cpu8.data     0.030949                       # mshr miss rate for ReadReq accesses
system.cpu8.dcache.ReadReq_mshr_miss_rate::total     0.030949                       # mshr miss rate for ReadReq accesses
system.cpu8.dcache.WriteReq_mshr_miss_rate::cpu8.data     0.015247                       # mshr miss rate for WriteReq accesses
system.cpu8.dcache.WriteReq_mshr_miss_rate::total     0.015247                       # mshr miss rate for WriteReq accesses
system.cpu8.dcache.LoadLockedReq_mshr_miss_rate::cpu8.data     0.078690                       # mshr miss rate for LoadLockedReq accesses
system.cpu8.dcache.LoadLockedReq_mshr_miss_rate::total     0.078690                       # mshr miss rate for LoadLockedReq accesses
system.cpu8.dcache.StoreCondReq_mshr_miss_rate::cpu8.data     0.745277                       # mshr miss rate for StoreCondReq accesses
system.cpu8.dcache.StoreCondReq_mshr_miss_rate::total     0.745277                       # mshr miss rate for StoreCondReq accesses
system.cpu8.dcache.demand_mshr_miss_rate::cpu8.data     0.023975                       # mshr miss rate for demand accesses
system.cpu8.dcache.demand_mshr_miss_rate::total     0.023975                       # mshr miss rate for demand accesses
system.cpu8.dcache.overall_mshr_miss_rate::cpu8.data     0.023975                       # mshr miss rate for overall accesses
system.cpu8.dcache.overall_mshr_miss_rate::total     0.023975                       # mshr miss rate for overall accesses
system.cpu8.dcache.ReadReq_avg_mshr_miss_latency::cpu8.data 17322.476236                       # average ReadReq mshr miss latency
system.cpu8.dcache.ReadReq_avg_mshr_miss_latency::total 17322.476236                       # average ReadReq mshr miss latency
system.cpu8.dcache.WriteReq_avg_mshr_miss_latency::cpu8.data 27193.296401                       # average WriteReq mshr miss latency
system.cpu8.dcache.WriteReq_avg_mshr_miss_latency::total 27193.296401                       # average WriteReq mshr miss latency
system.cpu8.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu8.data 14583.635932                       # average LoadLockedReq mshr miss latency
system.cpu8.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14583.635932                       # average LoadLockedReq mshr miss latency
system.cpu8.dcache.StoreCondReq_avg_mshr_miss_latency::cpu8.data 11403.538355                       # average StoreCondReq mshr miss latency
system.cpu8.dcache.StoreCondReq_avg_mshr_miss_latency::total 11403.538355                       # average StoreCondReq mshr miss latency
system.cpu8.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu8.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu8.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu8.dcache.demand_avg_mshr_miss_latency::cpu8.data 20110.318849                       # average overall mshr miss latency
system.cpu8.dcache.demand_avg_mshr_miss_latency::total 20110.318849                       # average overall mshr miss latency
system.cpu8.dcache.overall_avg_mshr_miss_latency::cpu8.data 20110.318849                       # average overall mshr miss latency
system.cpu8.dcache.overall_avg_mshr_miss_latency::total 20110.318849                       # average overall mshr miss latency
system.cpu8.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu8.icache.tags.replacements             2659                       # number of replacements
system.cpu8.icache.tags.tagsinuse          396.925646                       # Cycle average of tags in use
system.cpu8.icache.tags.total_refs           14481257                       # Total number of references to valid blocks.
system.cpu8.icache.tags.sampled_refs             3059                       # Sample count of references to valid blocks.
system.cpu8.icache.tags.avg_refs          4733.983982                       # Average number of references to valid blocks.
system.cpu8.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu8.icache.tags.occ_blocks::cpu8.inst   396.925646                       # Average occupied blocks per requestor
system.cpu8.icache.tags.occ_percent::cpu8.inst     0.775245                       # Average percentage of cache occupancy
system.cpu8.icache.tags.occ_percent::total     0.775245                       # Average percentage of cache occupancy
system.cpu8.icache.tags.occ_task_id_blocks::1024          400                       # Occupied blocks per task id
system.cpu8.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu8.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu8.icache.tags.age_task_id_blocks_1024::4          395                       # Occupied blocks per task id
system.cpu8.icache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu8.icache.tags.tag_accesses         28972041                       # Number of tag accesses
system.cpu8.icache.tags.data_accesses        28972041                       # Number of data accesses
system.cpu8.icache.ReadReq_hits::cpu8.inst     14481257                       # number of ReadReq hits
system.cpu8.icache.ReadReq_hits::total       14481257                       # number of ReadReq hits
system.cpu8.icache.demand_hits::cpu8.inst     14481257                       # number of demand (read+write) hits
system.cpu8.icache.demand_hits::total        14481257                       # number of demand (read+write) hits
system.cpu8.icache.overall_hits::cpu8.inst     14481257                       # number of overall hits
system.cpu8.icache.overall_hits::total       14481257                       # number of overall hits
system.cpu8.icache.ReadReq_misses::cpu8.inst         3232                       # number of ReadReq misses
system.cpu8.icache.ReadReq_misses::total         3232                       # number of ReadReq misses
system.cpu8.icache.demand_misses::cpu8.inst         3232                       # number of demand (read+write) misses
system.cpu8.icache.demand_misses::total          3232                       # number of demand (read+write) misses
system.cpu8.icache.overall_misses::cpu8.inst         3232                       # number of overall misses
system.cpu8.icache.overall_misses::total         3232                       # number of overall misses
system.cpu8.icache.ReadReq_miss_latency::cpu8.inst     53119491                       # number of ReadReq miss cycles
system.cpu8.icache.ReadReq_miss_latency::total     53119491                       # number of ReadReq miss cycles
system.cpu8.icache.demand_miss_latency::cpu8.inst     53119491                       # number of demand (read+write) miss cycles
system.cpu8.icache.demand_miss_latency::total     53119491                       # number of demand (read+write) miss cycles
system.cpu8.icache.overall_miss_latency::cpu8.inst     53119491                       # number of overall miss cycles
system.cpu8.icache.overall_miss_latency::total     53119491                       # number of overall miss cycles
system.cpu8.icache.ReadReq_accesses::cpu8.inst     14484489                       # number of ReadReq accesses(hits+misses)
system.cpu8.icache.ReadReq_accesses::total     14484489                       # number of ReadReq accesses(hits+misses)
system.cpu8.icache.demand_accesses::cpu8.inst     14484489                       # number of demand (read+write) accesses
system.cpu8.icache.demand_accesses::total     14484489                       # number of demand (read+write) accesses
system.cpu8.icache.overall_accesses::cpu8.inst     14484489                       # number of overall (read+write) accesses
system.cpu8.icache.overall_accesses::total     14484489                       # number of overall (read+write) accesses
system.cpu8.icache.ReadReq_miss_rate::cpu8.inst     0.000223                       # miss rate for ReadReq accesses
system.cpu8.icache.ReadReq_miss_rate::total     0.000223                       # miss rate for ReadReq accesses
system.cpu8.icache.demand_miss_rate::cpu8.inst     0.000223                       # miss rate for demand accesses
system.cpu8.icache.demand_miss_rate::total     0.000223                       # miss rate for demand accesses
system.cpu8.icache.overall_miss_rate::cpu8.inst     0.000223                       # miss rate for overall accesses
system.cpu8.icache.overall_miss_rate::total     0.000223                       # miss rate for overall accesses
system.cpu8.icache.ReadReq_avg_miss_latency::cpu8.inst 16435.486077                       # average ReadReq miss latency
system.cpu8.icache.ReadReq_avg_miss_latency::total 16435.486077                       # average ReadReq miss latency
system.cpu8.icache.demand_avg_miss_latency::cpu8.inst 16435.486077                       # average overall miss latency
system.cpu8.icache.demand_avg_miss_latency::total 16435.486077                       # average overall miss latency
system.cpu8.icache.overall_avg_miss_latency::cpu8.inst 16435.486077                       # average overall miss latency
system.cpu8.icache.overall_avg_miss_latency::total 16435.486077                       # average overall miss latency
system.cpu8.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu8.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu8.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu8.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu8.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu8.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu8.icache.fast_writes                      0                       # number of fast writes performed
system.cpu8.icache.cache_copies                     0                       # number of cache copies performed
system.cpu8.icache.ReadReq_mshr_hits::cpu8.inst          169                       # number of ReadReq MSHR hits
system.cpu8.icache.ReadReq_mshr_hits::total          169                       # number of ReadReq MSHR hits
system.cpu8.icache.demand_mshr_hits::cpu8.inst          169                       # number of demand (read+write) MSHR hits
system.cpu8.icache.demand_mshr_hits::total          169                       # number of demand (read+write) MSHR hits
system.cpu8.icache.overall_mshr_hits::cpu8.inst          169                       # number of overall MSHR hits
system.cpu8.icache.overall_mshr_hits::total          169                       # number of overall MSHR hits
system.cpu8.icache.ReadReq_mshr_misses::cpu8.inst         3063                       # number of ReadReq MSHR misses
system.cpu8.icache.ReadReq_mshr_misses::total         3063                       # number of ReadReq MSHR misses
system.cpu8.icache.demand_mshr_misses::cpu8.inst         3063                       # number of demand (read+write) MSHR misses
system.cpu8.icache.demand_mshr_misses::total         3063                       # number of demand (read+write) MSHR misses
system.cpu8.icache.overall_mshr_misses::cpu8.inst         3063                       # number of overall MSHR misses
system.cpu8.icache.overall_mshr_misses::total         3063                       # number of overall MSHR misses
system.cpu8.icache.ReadReq_mshr_miss_latency::cpu8.inst     42418008                       # number of ReadReq MSHR miss cycles
system.cpu8.icache.ReadReq_mshr_miss_latency::total     42418008                       # number of ReadReq MSHR miss cycles
system.cpu8.icache.demand_mshr_miss_latency::cpu8.inst     42418008                       # number of demand (read+write) MSHR miss cycles
system.cpu8.icache.demand_mshr_miss_latency::total     42418008                       # number of demand (read+write) MSHR miss cycles
system.cpu8.icache.overall_mshr_miss_latency::cpu8.inst     42418008                       # number of overall MSHR miss cycles
system.cpu8.icache.overall_mshr_miss_latency::total     42418008                       # number of overall MSHR miss cycles
system.cpu8.icache.ReadReq_mshr_miss_rate::cpu8.inst     0.000211                       # mshr miss rate for ReadReq accesses
system.cpu8.icache.ReadReq_mshr_miss_rate::total     0.000211                       # mshr miss rate for ReadReq accesses
system.cpu8.icache.demand_mshr_miss_rate::cpu8.inst     0.000211                       # mshr miss rate for demand accesses
system.cpu8.icache.demand_mshr_miss_rate::total     0.000211                       # mshr miss rate for demand accesses
system.cpu8.icache.overall_mshr_miss_rate::cpu8.inst     0.000211                       # mshr miss rate for overall accesses
system.cpu8.icache.overall_mshr_miss_rate::total     0.000211                       # mshr miss rate for overall accesses
system.cpu8.icache.ReadReq_avg_mshr_miss_latency::cpu8.inst 13848.517140                       # average ReadReq mshr miss latency
system.cpu8.icache.ReadReq_avg_mshr_miss_latency::total 13848.517140                       # average ReadReq mshr miss latency
system.cpu8.icache.demand_avg_mshr_miss_latency::cpu8.inst 13848.517140                       # average overall mshr miss latency
system.cpu8.icache.demand_avg_mshr_miss_latency::total 13848.517140                       # average overall mshr miss latency
system.cpu8.icache.overall_avg_mshr_miss_latency::cpu8.inst 13848.517140                       # average overall mshr miss latency
system.cpu8.icache.overall_avg_mshr_miss_latency::total 13848.517140                       # average overall mshr miss latency
system.cpu8.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.l2.tags.replacements                    161541                       # number of replacements
system.l2.tags.tagsinuse                  3329.978514                       # Cycle average of tags in use
system.l2.tags.total_refs                      324286                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    164968                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.965751                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1264.595590                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst       317.942669                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data        77.037529                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst       143.354043                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data       162.142198                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst        20.570329                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data       179.196008                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst        14.967025                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data       150.776210                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.inst         6.960353                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.data       154.694423                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu5.inst        57.428077                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu5.data       146.637738                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.inst        12.808096                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.data       153.376798                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu7.inst        61.545230                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu7.data       154.035818                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu8.inst        92.181407                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu8.data       159.728974                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.019296                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.004851                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.001175                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.002187                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.002474                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.000314                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.002734                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000228                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.002301                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.inst        0.000106                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.data        0.002360                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu5.inst        0.000876                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu5.data        0.002238                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.inst        0.000195                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.data        0.002340                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu7.inst        0.000939                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu7.data        0.002350                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu8.inst        0.001407                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu8.data        0.002437                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.050811                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3427                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          177                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          485                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2705                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.052292                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1026812                       # Number of tag accesses
system.l2.tags.data_accesses                  1026812                       # Number of data accesses
system.l2.ReadReq_hits::cpu0.inst                  35                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.data                  38                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.inst                2702                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.data               33078                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.inst                2039                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.data               31658                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.inst                2500                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.data               29872                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu4.inst                2804                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu4.data               29963                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu5.inst                2884                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu5.data               36435                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu6.inst                2995                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu6.data               37647                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu7.inst                3058                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu7.data               36192                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu8.inst                2963                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu8.data               36619                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  293482                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            34804                       # number of Writeback hits
system.l2.Writeback_hits::total                 34804                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu0.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu1.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu2.data                2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu3.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu5.data                2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu6.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu7.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    9                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu1.data              8                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu2.data              1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu5.data              1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu6.data              3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu8.data              4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 17                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu1.data                 3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu2.data                 2                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu3.data                34                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu4.data                 7                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu5.data                 1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu6.data                 1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu7.data                16                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu8.data                29                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    93                       # number of ReadExReq hits
system.l2.demand_hits::cpu0.inst                   35                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data                   38                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst                 2702                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data                33081                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.inst                 2039                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.data                31660                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.inst                 2500                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.data                29906                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.inst                 2804                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.data                29970                       # number of demand (read+write) hits
system.l2.demand_hits::cpu5.inst                 2884                       # number of demand (read+write) hits
system.l2.demand_hits::cpu5.data                36436                       # number of demand (read+write) hits
system.l2.demand_hits::cpu6.inst                 2995                       # number of demand (read+write) hits
system.l2.demand_hits::cpu6.data                37648                       # number of demand (read+write) hits
system.l2.demand_hits::cpu7.inst                 3058                       # number of demand (read+write) hits
system.l2.demand_hits::cpu7.data                36208                       # number of demand (read+write) hits
system.l2.demand_hits::cpu8.inst                 2963                       # number of demand (read+write) hits
system.l2.demand_hits::cpu8.data                36648                       # number of demand (read+write) hits
system.l2.demand_hits::total                   293575                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.inst                  35                       # number of overall hits
system.l2.overall_hits::cpu0.data                  38                       # number of overall hits
system.l2.overall_hits::cpu1.inst                2702                       # number of overall hits
system.l2.overall_hits::cpu1.data               33081                       # number of overall hits
system.l2.overall_hits::cpu2.inst                2039                       # number of overall hits
system.l2.overall_hits::cpu2.data               31660                       # number of overall hits
system.l2.overall_hits::cpu3.inst                2500                       # number of overall hits
system.l2.overall_hits::cpu3.data               29906                       # number of overall hits
system.l2.overall_hits::cpu4.inst                2804                       # number of overall hits
system.l2.overall_hits::cpu4.data               29970                       # number of overall hits
system.l2.overall_hits::cpu5.inst                2884                       # number of overall hits
system.l2.overall_hits::cpu5.data               36436                       # number of overall hits
system.l2.overall_hits::cpu6.inst                2995                       # number of overall hits
system.l2.overall_hits::cpu6.data               37648                       # number of overall hits
system.l2.overall_hits::cpu7.inst                3058                       # number of overall hits
system.l2.overall_hits::cpu7.data               36208                       # number of overall hits
system.l2.overall_hits::cpu8.inst                2963                       # number of overall hits
system.l2.overall_hits::cpu8.data               36648                       # number of overall hits
system.l2.overall_hits::total                  293575                       # number of overall hits
system.l2.ReadReq_misses::cpu0.inst               349                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.data               101                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.inst               182                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.data             20539                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.inst               112                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.data             21860                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.inst                66                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.data             20344                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu4.inst                41                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu4.data             21803                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu5.inst                76                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu5.data             19167                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu6.inst                29                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu6.data             20013                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu7.inst                80                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu7.data             18353                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu8.inst                96                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu8.data             18614                       # number of ReadReq misses
system.l2.ReadReq_misses::total                161825                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu0.data              2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu1.data          26497                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu2.data          33952                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu3.data          32860                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu4.data          32599                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu5.data          32878                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu6.data          31430                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu7.data          33608                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu8.data          28048                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total             251874                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu1.data        12657                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu2.data        14340                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu3.data        13587                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu4.data        13237                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu5.data        15498                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu6.data        15602                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu7.data        14907                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu8.data        13462                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total           113290                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu0.data             194                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data             371                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu2.data             370                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu3.data             380                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu4.data             375                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu5.data             368                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu6.data             339                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu7.data             355                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu8.data             370                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3122                       # number of ReadExReq misses
system.l2.demand_misses::cpu0.inst                349                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data                295                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst                182                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data              20910                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.inst                112                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.data              22230                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.inst                 66                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.data              20724                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.inst                 41                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.data              22178                       # number of demand (read+write) misses
system.l2.demand_misses::cpu5.inst                 76                       # number of demand (read+write) misses
system.l2.demand_misses::cpu5.data              19535                       # number of demand (read+write) misses
system.l2.demand_misses::cpu6.inst                 29                       # number of demand (read+write) misses
system.l2.demand_misses::cpu6.data              20352                       # number of demand (read+write) misses
system.l2.demand_misses::cpu7.inst                 80                       # number of demand (read+write) misses
system.l2.demand_misses::cpu7.data              18708                       # number of demand (read+write) misses
system.l2.demand_misses::cpu8.inst                 96                       # number of demand (read+write) misses
system.l2.demand_misses::cpu8.data              18984                       # number of demand (read+write) misses
system.l2.demand_misses::total                 164947                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.inst               349                       # number of overall misses
system.l2.overall_misses::cpu0.data               295                       # number of overall misses
system.l2.overall_misses::cpu1.inst               182                       # number of overall misses
system.l2.overall_misses::cpu1.data             20910                       # number of overall misses
system.l2.overall_misses::cpu2.inst               112                       # number of overall misses
system.l2.overall_misses::cpu2.data             22230                       # number of overall misses
system.l2.overall_misses::cpu3.inst                66                       # number of overall misses
system.l2.overall_misses::cpu3.data             20724                       # number of overall misses
system.l2.overall_misses::cpu4.inst                41                       # number of overall misses
system.l2.overall_misses::cpu4.data             22178                       # number of overall misses
system.l2.overall_misses::cpu5.inst                76                       # number of overall misses
system.l2.overall_misses::cpu5.data             19535                       # number of overall misses
system.l2.overall_misses::cpu6.inst                29                       # number of overall misses
system.l2.overall_misses::cpu6.data             20352                       # number of overall misses
system.l2.overall_misses::cpu7.inst                80                       # number of overall misses
system.l2.overall_misses::cpu7.data             18708                       # number of overall misses
system.l2.overall_misses::cpu8.inst                96                       # number of overall misses
system.l2.overall_misses::cpu8.data             18984                       # number of overall misses
system.l2.overall_misses::total                164947                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu0.inst     18653000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu0.data      5456500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.inst      9552500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.data   1088568500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.inst      5614000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.data   1158475500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu3.inst      3162000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu3.data   1078198500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu4.inst      1979500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu4.data   1155569500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu5.inst      3994000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu5.data   1015865000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu6.inst      1452500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu6.data   1060650000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu7.inst      4093500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu7.data    972730500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu8.inst      5066000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu8.data    986350000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      8575431000                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu0.data        53000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu1.data      1593000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu2.data        53000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu5.data        53000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu6.data       689000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu8.data       424000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      2865000                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu1.data       901000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu5.data        53000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu6.data       477000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu7.data        53000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu8.data       273000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      1757000                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu0.data     10334000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu1.data     19827000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu2.data     19748500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu3.data     20235500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu4.data     19992500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu5.data     19613000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu6.data     17999000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu7.data     18936500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu8.data     19678000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     166364000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu0.inst     18653000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu0.data     15790500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.inst      9552500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.data   1108395500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.inst      5614000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.data   1178224000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.inst      3162000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.data   1098434000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu4.inst      1979500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu4.data   1175562000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu5.inst      3994000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu5.data   1035478000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu6.inst      1452500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu6.data   1078649000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu7.inst      4093500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu7.data    991667000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu8.inst      5066000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu8.data   1006028000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       8741795000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu0.inst     18653000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu0.data     15790500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.inst      9552500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.data   1108395500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.inst      5614000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.data   1178224000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.inst      3162000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.data   1098434000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu4.inst      1979500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu4.data   1175562000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu5.inst      3994000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu5.data   1035478000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu6.inst      1452500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu6.data   1078649000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu7.inst      4093500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu7.data    991667000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu8.inst      5066000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu8.data   1006028000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      8741795000                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu0.inst             384                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.data             139                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.inst            2884                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.data           53617                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.inst            2151                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.data           53518                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.inst            2566                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.data           50216                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu4.inst            2845                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu4.data           51766                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu5.inst            2960                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu5.data           55602                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu6.inst            3024                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu6.data           57660                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu7.inst            3138                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu7.data           54545                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu8.inst            3059                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu8.data           55233                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              455307                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        34804                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             34804                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu0.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu1.data        26498                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu2.data        33954                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu3.data        32861                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu4.data        32599                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu5.data        32880                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu6.data        31431                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu7.data        33609                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu8.data        28048                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           251883                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu1.data        12665                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu2.data        14341                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu3.data        13587                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu4.data        13237                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu5.data        15499                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu6.data        15605                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu7.data        14907                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu8.data        13466                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total         113307                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data           194                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data           374                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu2.data           372                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu3.data           414                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu4.data           382                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu5.data           369                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu6.data           340                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu7.data           371                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu8.data           399                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              3215                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.inst              384                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data              333                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst             2884                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data            53991                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.inst             2151                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.data            53890                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.inst             2566                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.data            50630                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.inst             2845                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.data            52148                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu5.inst             2960                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu5.data            55971                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.inst             3024                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.data            58000                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu7.inst             3138                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu7.data            54916                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu8.inst             3059                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu8.data            55632                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               458522                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.inst             384                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data             333                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst            2884                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data           53991                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.inst            2151                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.data           53890                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.inst            2566                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.data           50630                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.inst            2845                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.data           52148                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu5.inst            2960                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu5.data           55971                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.inst            3024                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.data           58000                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu7.inst            3138                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu7.data           54916                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu8.inst            3059                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu8.data           55632                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              458522                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu0.inst       0.908854                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.data       0.726619                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.inst       0.063107                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.data       0.383069                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.inst       0.052069                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.data       0.408461                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.inst       0.025721                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.data       0.405130                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu4.inst       0.014411                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu4.data       0.421184                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu5.inst       0.025676                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu5.data       0.344718                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu6.inst       0.009590                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu6.data       0.347086                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu7.inst       0.025494                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu7.data       0.336474                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu8.inst       0.031383                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu8.data       0.337009                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.355420                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu0.data     0.666667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu1.data     0.999962                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu2.data     0.999941                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu3.data     0.999970                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu4.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu5.data     0.999939                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu6.data     0.999968                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu7.data     0.999970                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu8.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.999964                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu1.data     0.999368                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu2.data     0.999930                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu4.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu5.data     0.999935                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu6.data     0.999808                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu7.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu8.data     0.999703                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.999850                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data     0.991979                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu2.data     0.994624                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu3.data     0.917874                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu4.data     0.981675                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu5.data     0.997290                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu6.data     0.997059                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu7.data     0.956873                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu8.data     0.927318                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.971073                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu0.inst        0.908854                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.885886                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.063107                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.387287                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.inst        0.052069                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.data        0.412507                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.inst        0.025721                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.data        0.409323                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.inst        0.014411                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.data        0.425290                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu5.inst        0.025676                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu5.data        0.349020                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu6.inst        0.009590                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu6.data        0.350897                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu7.inst        0.025494                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu7.data        0.340666                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu8.inst        0.031383                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu8.data        0.341242                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.359736                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.inst       0.908854                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.885886                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.063107                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.387287                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.inst       0.052069                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.data       0.412507                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.inst       0.025721                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.data       0.409323                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.inst       0.014411                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.data       0.425290                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.inst       0.025676                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.data       0.349020                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.inst       0.009590                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.data       0.350897                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.inst       0.025494                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.data       0.340666                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu8.inst       0.031383                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu8.data       0.341242                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.359736                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu0.inst 53446.991404                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu0.data 54024.752475                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.inst 52486.263736                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.data 53000.073032                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.inst        50125                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.data 52995.219579                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu3.inst 47909.090909                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu3.data 52998.353323                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu4.inst 48280.487805                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu4.data 53000.481585                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu5.inst 52552.631579                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu5.data 53000.730422                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu6.inst 50086.206897                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu6.data 52998.051267                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu7.inst 51168.750000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu7.data 53001.171471                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu8.inst 52770.833333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu8.data 52989.685183                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52992.003708                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu0.data        26500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu1.data    60.120014                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu2.data     1.561027                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu5.data     1.612020                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu6.data    21.921731                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu8.data    15.116942                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total    11.374735                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu1.data    71.185905                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu5.data     3.419796                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu6.data    30.573003                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu7.data     3.555377                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu8.data    20.279305                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total    15.508871                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu0.data 53268.041237                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu1.data 53442.048518                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu2.data 53374.324324                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu3.data 53251.315789                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu4.data 53313.333333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu5.data 53296.195652                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu6.data 53094.395280                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu7.data 53342.253521                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu8.data 53183.783784                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 53287.636131                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu0.inst 53446.991404                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu0.data 53527.118644                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.inst 52486.263736                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.data 53007.914873                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.inst        50125                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.data 53001.529465                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.inst 47909.090909                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.data 53002.991700                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu4.inst 48280.487805                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu4.data 53005.771485                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu5.inst 52552.631579                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu5.data 53006.296391                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu6.inst 50086.206897                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu6.data 52999.656053                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu7.inst 51168.750000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu7.data 53007.643789                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu8.inst 52770.833333                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu8.data 52993.468184                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52997.599229                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.inst 53446.991404                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.data 53527.118644                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.inst 52486.263736                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.data 53007.914873                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.inst        50125                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.data 53001.529465                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.inst 47909.090909                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.data 53002.991700                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu4.inst 48280.487805                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu4.data 53005.771485                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu5.inst 52552.631579                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu5.data 53006.296391                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu6.inst 50086.206897                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu6.data 52999.656053                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu7.inst 51168.750000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu7.data 53007.643789                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu8.inst 52770.833333                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu8.data 52993.468184                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52997.599229                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1755                       # number of writebacks
system.l2.writebacks::total                      1755                       # number of writebacks
system.l2.ReadReq_mshr_hits::cpu0.inst              2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu0.data              6                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.inst             38                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.data              2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu2.inst             91                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu2.data             10                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu3.inst             51                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu3.data              2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu4.inst             34                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu4.data              1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu5.inst             18                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu5.data              1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu6.inst             16                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu6.data              3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu7.inst             18                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu7.data              1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu8.inst              3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu8.data              1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                298                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::cpu0.inst               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu0.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.inst              38                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.inst              91                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.data              10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu3.inst              51                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu3.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu4.inst              34                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu4.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu5.inst              18                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu5.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu6.inst              16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu6.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu7.inst              18                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu7.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu8.inst               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu8.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 298                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu0.inst              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu0.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.inst             38                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.inst             91                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.data             10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu3.inst             51                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu3.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu4.inst             34                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu4.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu5.inst             18                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu5.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu6.inst             16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu6.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu7.inst             18                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu7.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu8.inst              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu8.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                298                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu0.inst          347                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu0.data           95                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.inst          144                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.data        20537                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu2.inst           21                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu2.data        21850                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu3.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu3.data        20342                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu4.inst            7                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu4.data        21802                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu5.inst           58                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu5.data        19166                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu6.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu6.data        20010                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu7.inst           62                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu7.data        18352                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu8.inst           93                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu8.data        18613                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           161527                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu0.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu1.data        26497                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu2.data        33952                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu3.data        32860                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu4.data        32599                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu5.data        32878                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu6.data        31430                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu7.data        33608                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu8.data        28048                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total        251874                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu1.data        12657                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu2.data        14340                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu3.data        13587                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu4.data        13237                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu5.data        15498                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu6.data        15602                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu7.data        14907                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu8.data        13462                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total       113290                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu0.data          194                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu1.data          371                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu2.data          370                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu3.data          380                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu4.data          375                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu5.data          368                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu6.data          339                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu7.data          355                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu8.data          370                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3122                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu0.inst           347                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu0.data           289                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.inst           144                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.data         20908                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.inst            21                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.data         22220                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.inst            15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.data         20722                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu4.inst             7                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu4.data         22177                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu5.inst            58                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu5.data         19534                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu6.inst            13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu6.data         20349                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu7.inst            62                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu7.data         18707                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu8.inst            93                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu8.data         18983                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            164649                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu0.inst          347                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu0.data          289                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.inst          144                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.data        20908                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.inst           21                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.data        22220                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.data        20722                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu4.inst            7                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu4.data        22177                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu5.inst           58                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu5.data        19534                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu6.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu6.data        20349                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu7.inst           62                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu7.data        18707                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu8.inst           93                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu8.data        18983                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           164649                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu0.inst     14243000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu0.data      4008500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.inst      5896000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.data    832320500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu2.inst       860500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu2.data    885451000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu3.inst       611000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu3.data    824354000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu4.inst       286000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu4.data    883518500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu5.inst      2402000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu5.data    776787500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu6.inst       526500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu6.data    811059500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu7.inst      2531000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu7.data    743767000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu8.inst      3778000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu8.data    754286500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   6546687000                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu0.data        83500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu1.data   1074670545                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu2.data   1376889481                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu3.data   1332547561                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu4.data   1321939307                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu5.data   1333423941                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu6.data   1274689590                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu7.data   1362919997                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu8.data   1138000031                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total  10215163953                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu1.data    512841138                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu2.data    581034130                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu3.data    550516662                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu4.data    536380166                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu5.data    627952659                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu6.data    632248069                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu7.data    604014606                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu8.data    545516630                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total   4590504060                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu0.data      7918000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu1.data     15206000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu2.data     15147500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu3.data     15506500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu4.data     15326500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu5.data     15058000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu6.data     13800000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu7.data     14543000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu8.data     15088000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    127593500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.inst     14243000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.data     11926500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.inst      5896000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.data    847526500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.inst       860500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.data    900598500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.inst       611000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.data    839860500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu4.inst       286000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu4.data    898845000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu5.inst      2402000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu5.data    791845500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu6.inst       526500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu6.data    824859500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu7.inst      2531000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu7.data    758310000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu8.inst      3778000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu8.data    769374500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   6674280500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.inst     14243000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.data     11926500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.inst      5896000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.data    847526500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.inst       860500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.data    900598500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.inst       611000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.data    839860500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu4.inst       286000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu4.data    898845000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu5.inst      2402000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu5.data    791845500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu6.inst       526500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu6.data    824859500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu7.inst      2531000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu7.data    758310000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu8.inst      3778000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu8.data    769374500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   6674280500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu0.inst     0.903646                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu0.data     0.683453                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.inst     0.049931                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.data     0.383032                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu2.inst     0.009763                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu2.data     0.408274                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu3.inst     0.005846                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu3.data     0.405090                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu4.inst     0.002460                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu4.data     0.421164                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu5.inst     0.019595                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu5.data     0.344700                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu6.inst     0.004299                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu6.data     0.347034                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu7.inst     0.019758                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu7.data     0.336456                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu8.inst     0.030402                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu8.data     0.336991                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.354765                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu0.data     0.666667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu1.data     0.999962                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu2.data     0.999941                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu3.data     0.999970                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu4.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu5.data     0.999939                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu6.data     0.999968                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu7.data     0.999970                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu8.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.999964                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu1.data     0.999368                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu2.data     0.999930                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu4.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu5.data     0.999935                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu6.data     0.999808                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu7.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu8.data     0.999703                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.999850                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu0.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu1.data     0.991979                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu2.data     0.994624                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu3.data     0.917874                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu4.data     0.981675                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu5.data     0.997290                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu6.data     0.997059                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu7.data     0.956873                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu8.data     0.927318                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.971073                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu0.inst     0.903646                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu0.data     0.867868                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.inst     0.049931                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.data     0.387250                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.inst     0.009763                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.data     0.412321                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.inst     0.005846                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.data     0.409283                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu4.inst     0.002460                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu4.data     0.425270                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu5.inst     0.019595                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu5.data     0.349002                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu6.inst     0.004299                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu6.data     0.350845                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu7.inst     0.019758                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu7.data     0.340648                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu8.inst     0.030402                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu8.data     0.341224                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.359086                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu0.inst     0.903646                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu0.data     0.867868                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.inst     0.049931                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.data     0.387250                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.inst     0.009763                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.data     0.412321                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.inst     0.005846                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.data     0.409283                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu4.inst     0.002460                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu4.data     0.425270                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu5.inst     0.019595                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu5.data     0.349002                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu6.inst     0.004299                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu6.data     0.350845                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu7.inst     0.019758                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu7.data     0.340648                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu8.inst     0.030402                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu8.data     0.341224                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.359086                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.inst 41046.109510                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.data 42194.736842                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.inst 40944.444444                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.data 40527.852169                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu2.inst 40976.190476                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu2.data 40524.073227                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu3.inst 40733.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu3.data 40524.727165                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu4.inst 40857.142857                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu4.data 40524.653701                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu5.inst 41413.793103                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu5.data 40529.453198                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu6.inst        40500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu6.data 40532.708646                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu7.inst 40822.580645                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu7.data 40527.844377                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu8.inst 40623.655914                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu8.data 40524.713910                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40529.985699                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu0.data        41750                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu1.data 40558.196966                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu2.data 40554.002150                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu3.data 40552.269051                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu4.data 40551.529403                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu5.data 40556.723067                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu6.data 40556.461661                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu7.data 40553.439568                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu8.data 40573.304015                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 40556.643214                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 40518.380185                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu2.data 40518.419107                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu3.data 40517.896666                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu4.data 40521.278689                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu5.data 40518.302942                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu6.data 40523.527048                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu7.data 40518.857315                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu8.data 40522.703164                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 40519.940507                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu0.data 40814.432990                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu1.data 40986.522911                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu2.data 40939.189189                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu3.data 40806.578947                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu4.data 40870.666667                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu5.data 40918.478261                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu6.data 40707.964602                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu7.data 40966.197183                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu8.data 40778.378378                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40869.154388                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.inst 41046.109510                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.data 41268.166090                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.inst 40944.444444                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.data 40535.991008                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.inst 40976.190476                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.data 40530.985599                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.inst 40733.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.data 40529.895763                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu4.inst 40857.142857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu4.data 40530.504577                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu5.inst 41413.793103                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu5.data 40536.782021                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu6.inst        40500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu6.data 40535.628286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu7.inst 40822.580645                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu7.data 40536.162934                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu8.inst 40623.655914                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu8.data 40529.658115                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40536.416863                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.inst 41046.109510                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.data 41268.166090                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.inst 40944.444444                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.data 40535.991008                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.inst 40976.190476                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.data 40530.985599                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.inst 40733.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.data 40529.895763                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu4.inst 40857.142857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu4.data 40530.504577                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu5.inst 41413.793103                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu5.data 40536.782021                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu6.inst        40500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu6.data 40535.628286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu7.inst 40822.580645                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu7.data 40536.162934                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu8.inst 40623.655914                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu8.data 40529.658115                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40536.416863                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq              161527                       # Transaction distribution
system.membus.trans_dist::ReadResp             161527                       # Transaction distribution
system.membus.trans_dist::Writeback              1755                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           553411                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq         464326                       # Transaction distribution
system.membus.trans_dist::UpgradeResp          365171                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq            9                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3264                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3115                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.physmem.port      1714105                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1714105                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.physmem.port     10649408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                10649408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           652724                       # Total snoops (count)
system.membus.snoop_fanout::samples           1186236                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1186236    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1186236                       # Request fanout histogram
system.membus.reqLayer0.occupancy           794487162                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1439622229                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.1                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq            2858357                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           2853160                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate         5197                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            34804                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          553413                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq        464343                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp        1017756                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq       248862                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp       248862                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             8302                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            8302                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          768                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side          701                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         5768                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       527555                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side         4302                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       644169                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         5134                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side       635701                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side         5690                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side       638122                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side         5922                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side       636977                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side         6048                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side       608116                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side         6276                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side       660822                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu8.icache.mem_side::system.l2.cpu_side         6122                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu8.dcache.mem_side::system.l2.cpu_side       593600                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4991793                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        24576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side        22400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       184576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side      3698624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       137664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side      3713792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       164224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side      3466880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side       182080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side      3537920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side       189440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side      3922624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side       193536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side      4037120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side       200832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side      3798336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu8.icache.mem_side::system.l2.cpu_side       195776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu8.dcache.mem_side::system.l2.cpu_side      3902464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               31572864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         3309565                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          4168081                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                  17                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17               4168081    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             17                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             17                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4168081                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2130995941                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            576998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            519994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           4346409                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         542958165                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy           3272340                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy         700365772                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             1.0                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy          3878366                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy        702535142                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            1.0                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy          4286419                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy        706293842                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization            1.0                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy          4453449                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy        675030543                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            1.0                       # Layer utilization (%)
system.tol2bus.respLayer24.occupancy          4545470                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer25.occupancy        628939439                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            0.9                       # Layer utilization (%)
system.tol2bus.respLayer28.occupancy          4717458                       # Layer occupancy (ticks)
system.tol2bus.respLayer28.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer29.occupancy        721188218                       # Layer occupancy (ticks)
system.tol2bus.respLayer29.utilization            1.1                       # Layer utilization (%)
system.tol2bus.respLayer32.occupancy          4597492                       # Layer occupancy (ticks)
system.tol2bus.respLayer32.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer33.occupancy        629339084                       # Layer occupancy (ticks)
system.tol2bus.respLayer33.utilization            0.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
