
;; Function int main(int, char**) (main, funcdef_no=2, decl_uid=5501, cgraph_uid=2, symbol_order=2)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 49 n_edges 66 count 76 (  1.6)
scanning new insn with uid = 742.
scanning new insn with uid = 743.
scanning new insn with uid = 744.
scanning new insn with uid = 745.
scanning new insn with uid = 748.
scanning new insn with uid = 749.
scanning new insn with uid = 750.
verify found no changes in insn with uid = 18.
verify found no changes in insn with uid = 20.
verify found no changes in insn with uid = 22.
verify found no changes in insn with uid = 24.
verify found no changes in insn with uid = 26.
verify found no changes in insn with uid = 28.
verify found no changes in insn with uid = 30.
verify found no changes in insn with uid = 32.
verify found no changes in insn with uid = 34.
verify found no changes in insn with uid = 36.
verify found no changes in insn with uid = 38.
verify found no changes in insn with uid = 40.
verify found no changes in insn with uid = 42.
verify found no changes in insn with uid = 44.
verify found no changes in insn with uid = 48.
verify found no changes in insn with uid = 65.
verify found no changes in insn with uid = 70.
verify found no changes in insn with uid = 85.
verify found no changes in insn with uid = 96.
verify found no changes in insn with uid = 277.
verify found no changes in insn with uid = 283.
verify found no changes in insn with uid = 294.
verify found no changes in insn with uid = 298.
verify found no changes in insn with uid = 299.
verify found no changes in insn with uid = 307.
verify found no changes in insn with uid = 313.
verify found no changes in insn with uid = 339.
verify found no changes in insn with uid = 465.
verify found no changes in insn with uid = 476.
verify found no changes in insn with uid = 478.
verify found no changes in insn with uid = 529.
verify found no changes in insn with uid = 538.
verify found no changes in insn with uid = 544.
verify found no changes in insn with uid = 550.
verify found no changes in insn with uid = 552.
verify found no changes in insn with uid = 570.
verify found no changes in insn with uid = 581.
verify found no changes in insn with uid = 584.
verify found no changes in insn with uid = 591.
verify found no changes in insn with uid = 594.
verify found no changes in insn with uid = 599.
verify found no changes in insn with uid = 602.
verify found no changes in insn with uid = 609.
verify found no changes in insn with uid = 612.
verify found no changes in insn with uid = 617.
verify found no changes in insn with uid = 620.
verify found no changes in insn with uid = 631.


try_optimize_cfg iteration 1

starting the processing of deferred insns
ending the processing of deferred insns


int main(int, char**)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp]
;;  regular block artificial uses 	 6 [bp] 7 [sp]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 3 [bx] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 3[bx] 4[si] 5[di] 6[bp] 7[sp] 17[flags] 21[xmm0] 37[r8] 38[r9]
;;  ref usage 	r0={265d,228u} r1={79d,32u,9e} r2={62d,13u} r3={17d,17u} r4={64d,17u} r5={100d,53u} r6={3d,223u} r7={15d,115u} r8={47d} r9={47d} r10={47d} r11={47d} r12={47d} r13={47d} r14={47d} r15={47d} r17={170d,22u} r18={47d} r19={47d} r20={1d,1u,8e} r21={66d,18u} r22={48d} r23={48d} r24={48d} r25={48d} r26={48d} r27={48d} r28={48d} r29={47d} r30={47d} r31={47d} r32={47d} r33={47d} r34={47d} r35={47d} r36={47d} r37={57d,9u} r38={51d,3u} r39={47d} r40={47d} r45={47d} r46={47d} r47={47d} r48={47d} r49={47d} r50={47d} r51={47d} r52={47d} r53={47d} r54={47d} r55={47d} r56={47d} r57={47d} r58={47d} r59={47d} r60={47d} r61={47d} r62={47d} r63={47d} r64={47d} r65={47d} r66={47d} r67={47d} r68={47d} r69={47d} r70={47d} r71={47d} r72={47d} r73={47d} r74={47d} r75={47d} r76={47d} r77={47d} r78={47d} r79={47d} r80={47d} 
;;    total ref usage 4686{3918d,751u,17e} in 545{498 regular + 47 call} insns.
(note 1 0 6 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 4 [si] 5 [di] 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
(note 6 1 742 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 742 6 743 2 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A8])
        (reg/f:DI 6 bp)) 4t_cv.cpp:36 -1
     (nil))
(insn/f 743 742 744 2 (set (reg/f:DI 6 bp)
        (reg/f:DI 7 sp)) 4t_cv.cpp:36 -1
     (nil))
(insn/f 744 743 745 2 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A8])
        (reg:DI 3 bx)) 4t_cv.cpp:36 -1
     (nil))
(insn/f 745 744 746 2 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -2856 [0xfffffffffffff4d8])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) 4t_cv.cpp:36 -1
     (nil))
(note 746 745 2 2 NOTE_INSN_PROLOGUE_END)
(insn 2 746 3 2 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -2852 [0xfffffffffffff4dc])) [0 argc+0 S4 A32])
        (reg:SI 5 di [ argc ])) 4t_cv.cpp:36 90 {*movsi_internal}
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -2864 [0xfffffffffffff4d0])) [0 argv+0 S8 A64])
        (reg:DI 4 si [ argv ])) 4t_cv.cpp:36 89 {*movdi_internal}
     (nil))
(note 4 3 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 4 8 2 (parallel [
            (set (mem/v/f/c:DI (plus:DI (reg/f:DI 6 bp)
                        (const_int -24 [0xffffffffffffffe8])) [0 D.5714+0 S8 A64])
                (unspec:DI [
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_SET))
            (set (reg:DI 0 ax [390])
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:36 986 {stack_tls_protect_set_di}
     (nil))
(insn 8 5 9 2 (set (mem/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -2824 [0xfffffffffffff4f8])) [0 maxval+0 S8 A64])
        (const_int 16384 [0x4000])) 4t_cv.cpp:50 89 {*movdi_internal}
     (nil))
(insn 9 8 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -2844 [0xfffffffffffff4e4])) [0 fid+0 S4 A32])
        (const_int 0 [0])) 4t_cv.cpp:52 90 {*movsi_internal}
     (nil))
(insn 10 9 11 2 (set (mem/f/j/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -2768 [0xfffffffffffff530])) [0 in_file+0 S8 A64])
        (const_int 0 [0])) 4t_cv.cpp:61 89 {*movdi_internal}
     (nil))
(insn 11 10 12 2 (set (mem/f/j/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -2760 [0xfffffffffffff538])) [0 in_file+8 S8 A64])
        (const_int 0 [0])) 4t_cv.cpp:62 89 {*movdi_internal}
     (nil))
(insn 12 11 13 2 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -2852 [0xfffffffffffff4dc])) [0 argc+0 S4 A32])
            (const_int 2 [0x2]))) 4t_cv.cpp:65 7 {*cmpsi_1}
     (nil))
(jump_insn 13 12 14 2 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 46)
            (pc))) 4t_cv.cpp:65 612 {*jcc_1}
     (nil)
 -> 46)
;;  succ:       3 (FALLTHRU)
;;              4
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 3, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
(note 14 13 15 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 15 14 16 3 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC0") [flags 0x2]  <var_decl 0x7f9acfc0ba20 *.LC0>)) 4t_cv.cpp:66 89 {*movdi_internal}
     (nil))
(insn 16 15 17 3 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC1") [flags 0x2]  <var_decl 0x7f9acfc0bab0 *.LC1>)) 4t_cv.cpp:66 89 {*movdi_internal}
     (nil))
(insn 17 16 18 3 (set (reg:QI 0 ax)
        (const_int 0 [0])) 4t_cv.cpp:66 93 {*movqi_internal}
     (nil))
(call_insn 18 17 19 3 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("printf") [flags 0x41]  <function_decl 0x7f9acfcce5e8 printf>) [0 __builtin_printf S1 A8])
            (const_int 0 [0]))) 4t_cv.cpp:66 669 {*call_value}
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (nil)))))
(insn 19 18 20 3 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC2") [flags 0x2]  <var_decl 0x7f9acfc0bb40 *.LC2>)) 4t_cv.cpp:67 89 {*movdi_internal}
     (nil))
(call_insn 20 19 21 3 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7f9acfccf000 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) 4t_cv.cpp:67 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 21 20 22 3 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC3") [flags 0x2]  <var_decl 0x7f9acfc0bbd0 *.LC3>)) 4t_cv.cpp:68 89 {*movdi_internal}
     (nil))
(call_insn 22 21 23 3 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7f9acfccf000 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) 4t_cv.cpp:68 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 23 22 24 3 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC4") [flags 0x2]  <var_decl 0x7f9acfc0bc60 *.LC4>)) 4t_cv.cpp:69 89 {*movdi_internal}
     (nil))
(call_insn 24 23 25 3 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7f9acfccf000 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) 4t_cv.cpp:69 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 25 24 26 3 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC5") [flags 0x2]  <var_decl 0x7f9acfc0bcf0 *.LC5>)) 4t_cv.cpp:70 89 {*movdi_internal}
     (nil))
(call_insn 26 25 27 3 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7f9acfccf000 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) 4t_cv.cpp:70 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 27 26 28 3 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC6") [flags 0x2]  <var_decl 0x7f9acfc0bd80 *.LC6>)) 4t_cv.cpp:71 89 {*movdi_internal}
     (nil))
(call_insn 28 27 29 3 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7f9acfccf000 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) 4t_cv.cpp:71 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 29 28 30 3 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC7") [flags 0x2]  <var_decl 0x7f9acfc0be10 *.LC7>)) 4t_cv.cpp:72 89 {*movdi_internal}
     (nil))
(call_insn 30 29 31 3 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7f9acfccf000 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) 4t_cv.cpp:72 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 31 30 32 3 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC8") [flags 0x2]  <var_decl 0x7f9acfc0bea0 *.LC8>)) 4t_cv.cpp:73 89 {*movdi_internal}
     (nil))
(call_insn 32 31 33 3 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7f9acfccf000 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) 4t_cv.cpp:73 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 33 32 34 3 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC9") [flags 0x2]  <var_decl 0x7f9acfc0bf30 *.LC9>)) 4t_cv.cpp:74 89 {*movdi_internal}
     (nil))
(call_insn 34 33 35 3 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7f9acfccf000 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) 4t_cv.cpp:74 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 35 34 36 3 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC10") [flags 0x2]  <var_decl 0x7f9acf810000 *.LC10>)) 4t_cv.cpp:75 89 {*movdi_internal}
     (nil))
(call_insn 36 35 37 3 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7f9acfccf000 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) 4t_cv.cpp:75 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 37 36 38 3 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC11") [flags 0x2]  <var_decl 0x7f9acf810090 *.LC11>)) 4t_cv.cpp:76 89 {*movdi_internal}
     (nil))
(call_insn 38 37 39 3 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7f9acfccf000 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) 4t_cv.cpp:76 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 39 38 40 3 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC12") [flags 0x2]  <var_decl 0x7f9acf810120 *.LC12>)) 4t_cv.cpp:77 89 {*movdi_internal}
     (nil))
(call_insn 40 39 41 3 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7f9acfccf000 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) 4t_cv.cpp:77 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 41 40 42 3 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC13") [flags 0x2]  <var_decl 0x7f9acf8101b0 *.LC13>)) 4t_cv.cpp:78 89 {*movdi_internal}
     (nil))
(call_insn 42 41 43 3 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7f9acfccf000 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) 4t_cv.cpp:78 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 43 42 44 3 (set (reg:SI 5 di)
        (const_int 1 [0x1])) 4t_cv.cpp:79 90 {*movsi_internal}
     (nil))
(call_insn 44 43 45 3 (call (mem:QI (symbol_ref:DI ("exit") [flags 0x41]  <function_decl 0x7f9acfceaca8 exit>) [0 __builtin_exit S1 A8])
        (const_int 0 [0])) 4t_cv.cpp:79 660 {*call}
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (expr_list:REG_NORETURN (const_int 0 [0])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:SI (use (reg:SI 5 di))
        (nil)))
;;  succ:      
;; lr  out 	 7 [sp]

(barrier 45 44 46)
;; basic block 4, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 3, next block 5, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
(code_label 46 45 47 4 2 "" [1 uses])
(note 47 46 48 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(call_insn 48 47 50 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_Z11IsBigEndianv") [flags 0x3]  <function_decl 0x7f9acfbca000 IsBigEndian>) [0 IsBigEndian S1 A8])
            (const_int 0 [0]))) 4t_cv.cpp:83 669 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (nil))
(insn 50 48 51 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:87 D.5695 ] [87])
            (const_int 0 [0]))) 4t_cv.cpp:83 3 {*cmpsi_ccno_1}
     (nil))
(insn 51 50 52 4 (set (reg:QI 0 ax [orig:88 D.5696 ] [88])
        (ne:QI (reg:CCZ 17 flags)
            (const_int 0 [0]))) 4t_cv.cpp:83 607 {*setcc_qi}
     (nil))
(insn 52 51 53 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 0 ax [orig:88 D.5696 ] [88])
            (const_int 0 [0]))) 4t_cv.cpp:83 1 {*cmpqi_ccno_1}
     (nil))
(jump_insn 53 52 54 4 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 58)
            (pc))) 4t_cv.cpp:83 612 {*jcc_1}
     (nil)
 -> 58)
;;  succ:       5 (FALLTHRU)
;;              6
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 5, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 4, next block 6, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4 (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	
(note 54 53 55 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 55 54 638 5 (set (mem/j/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -2832 [0xfffffffffffff4f0])) [0 endianCheck.systemStruct+0 S4 A64])
        (const_int 1 [0x1])) 4t_cv.cpp:84 90 {*movsi_internal}
     (nil))
(jump_insn 638 55 639 5 (set (pc)
        (label_ref 61)) 654 {jump}
     (nil)
 -> 61)
;;  succ:       7 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

(barrier 639 638 58)
;; basic block 6, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 5, next block 7, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	
(code_label 58 639 59 6 3 "" [1 uses])
(note 59 58 60 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 60 59 61 6 (set (mem/j/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -2832 [0xfffffffffffff4f0])) [0 endianCheck.systemStruct+0 S4 A64])
        (const_int 0 [0])) 4t_cv.cpp:87 90 {*movsi_internal}
     (nil))
;;  succ:       7 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 7, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 6, next block 8, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       6 (FALLTHRU)
;;              5 [100.0%] 
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
(code_label 61 60 62 7 4 "" [1 uses])
(note 62 61 63 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 63 62 64 7 (set (reg:DI 0 ax [orig:89 D.5697 ] [89])
        (const_int 16 [0x10])) 4t_cv.cpp:91 89 {*movdi_internal}
     (nil))
(insn 64 63 65 7 (set (reg:DI 5 di)
        (reg:DI 0 ax [orig:89 D.5697 ] [89])) 4t_cv.cpp:91 89 {*movdi_internal}
     (nil))
(call_insn 65 64 67 7 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("malloc") [flags 0x41]  <function_decl 0x7f9acfcf9a20 malloc>) [0 __builtin_malloc S1 A8])
            (const_int 0 [0]))) 4t_cv.cpp:91 669 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 67 65 68 7 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -2816 [0xfffffffffffff500])) [0 main_header+0 S8 A64])
        (reg/f:DI 0 ax [187])) 4t_cv.cpp:91 89 {*movdi_internal}
     (nil))
(insn 68 67 69 7 (set (reg:DI 0 ax [orig:90 D.5697 ] [90])
        (const_int 16 [0x10])) 4t_cv.cpp:92 89 {*movdi_internal}
     (nil))
(insn 69 68 70 7 (set (reg:DI 5 di)
        (reg:DI 0 ax [orig:90 D.5697 ] [90])) 4t_cv.cpp:92 89 {*movdi_internal}
     (nil))
(call_insn 70 69 72 7 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("malloc") [flags 0x41]  <function_decl 0x7f9acfcf9a20 malloc>) [0 __builtin_malloc S1 A8])
            (const_int 0 [0]))) 4t_cv.cpp:92 669 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 72 70 73 7 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -2808 [0xfffffffffffff508])) [0 block_header+0 S8 A64])
        (reg/f:DI 0 ax [188])) 4t_cv.cpp:92 89 {*movdi_internal}
     (nil))
(insn 73 72 101 7 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -2840 [0xfffffffffffff4e8])) [0 i+0 S4 A32])
        (const_int 0 [0])) 4t_cv.cpp:94 90 {*movsi_internal}
     (nil))
;;  succ:       8 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 8, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 7, next block 9, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       7 (FALLTHRU)
;;              9 [100.0%] 
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 17 [flags]
(code_label 101 73 74 8 6 "" [1 uses])
(note 74 101 75 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 75 74 76 8 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -2840 [0xfffffffffffff4e8])) [0 i+0 S4 A32])
            (const_int 1 [0x1]))) 4t_cv.cpp:94 7 {*cmpsi_1}
     (nil))
(jump_insn 76 75 77 8 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 104)
            (pc))) 4t_cv.cpp:94 612 {*jcc_1}
     (nil)
 -> 104)
;;  succ:       10
;;              9 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 9, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 8, next block 10, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       8 (FALLTHRU)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
(note 77 76 78 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 78 77 79 9 (set (reg:SI 0 ax [189])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -2840 [0xfffffffffffff4e8])) [0 i+0 S4 A32])) 4t_cv.cpp:95 90 {*movsi_internal}
     (nil))
(insn 79 78 738 9 (set (reg:DI 0 ax [orig:91 D.5697 ] [91])
        (sign_extend:DI (reg:SI 0 ax [189]))) 4t_cv.cpp:95 142 {*extendsidi2_rex64}
     (nil))
(insn 738 79 81 9 (set (reg:DI 1 dx [orig:92 D.5697 ] [92])
        (mult:DI (reg:DI 0 ax [orig:91 D.5697 ] [91])
            (const_int 8 [0x8]))) 4t_cv.cpp:95 214 {*leadi}
     (nil))
(insn 81 738 739 9 (set (reg/f:DI 0 ax [190])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -2816 [0xfffffffffffff500])) [0 main_header+0 S8 A64])) 4t_cv.cpp:95 89 {*movdi_internal}
     (nil))
(insn 739 81 83 9 (set (reg/f:DI 3 bx [orig:93 D.5698 ] [93])
        (plus:DI (reg:DI 1 dx [orig:92 D.5697 ] [92])
            (reg/f:DI 0 ax [190]))) 4t_cv.cpp:95 214 {*leadi}
     (nil))
(insn 83 739 84 9 (set (reg:DI 0 ax [orig:94 D.5697 ] [94])
        (const_int 64 [0x40])) 4t_cv.cpp:95 89 {*movdi_internal}
     (nil))
(insn 84 83 85 9 (set (reg:DI 5 di)
        (reg:DI 0 ax [orig:94 D.5697 ] [94])) 4t_cv.cpp:95 89 {*movdi_internal}
     (nil))
(call_insn 85 84 88 9 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("malloc") [flags 0x41]  <function_decl 0x7f9acfcf9a20 malloc>) [0 __builtin_malloc S1 A8])
            (const_int 0 [0]))) 4t_cv.cpp:95 669 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 88 85 89 9 (set (mem/f:DI (reg/f:DI 3 bx [orig:93 D.5698 ] [93]) [0 *_45+0 S8 A64])
        (reg/f:DI 0 ax [orig:95 D.5699 ] [95])) 4t_cv.cpp:95 89 {*movdi_internal}
     (nil))
(insn 89 88 90 9 (set (reg:SI 0 ax [192])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -2840 [0xfffffffffffff4e8])) [0 i+0 S4 A32])) 4t_cv.cpp:96 90 {*movsi_internal}
     (nil))
(insn 90 89 740 9 (set (reg:DI 0 ax [orig:96 D.5697 ] [96])
        (sign_extend:DI (reg:SI 0 ax [192]))) 4t_cv.cpp:96 142 {*extendsidi2_rex64}
     (nil))
(insn 740 90 92 9 (set (reg:DI 1 dx [orig:97 D.5697 ] [97])
        (mult:DI (reg:DI 0 ax [orig:96 D.5697 ] [96])
            (const_int 8 [0x8]))) 4t_cv.cpp:96 214 {*leadi}
     (nil))
(insn 92 740 741 9 (set (reg/f:DI 0 ax [193])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -2808 [0xfffffffffffff508])) [0 block_header+0 S8 A64])) 4t_cv.cpp:96 89 {*movdi_internal}
     (nil))
(insn 741 92 94 9 (set (reg/f:DI 3 bx [orig:98 D.5700 ] [98])
        (plus:DI (reg:DI 1 dx [orig:97 D.5697 ] [97])
            (reg/f:DI 0 ax [193]))) 4t_cv.cpp:96 214 {*leadi}
     (nil))
(insn 94 741 95 9 (set (reg:DI 0 ax [orig:99 D.5697 ] [99])
        (const_int 56 [0x38])) 4t_cv.cpp:96 89 {*movdi_internal}
     (nil))
(insn 95 94 96 9 (set (reg:DI 5 di)
        (reg:DI 0 ax [orig:99 D.5697 ] [99])) 4t_cv.cpp:96 89 {*movdi_internal}
     (nil))
(call_insn 96 95 99 9 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("malloc") [flags 0x41]  <function_decl 0x7f9acfcf9a20 malloc>) [0 __builtin_malloc S1 A8])
            (const_int 0 [0]))) 4t_cv.cpp:96 669 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 99 96 100 9 (set (mem/f:DI (reg/f:DI 3 bx [orig:98 D.5700 ] [98]) [0 *_52+0 S8 A64])
        (reg/f:DI 0 ax [orig:100 D.5699 ] [100])) 4t_cv.cpp:96 89 {*movdi_internal}
     (nil))
(insn 100 99 640 9 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                        (const_int -2840 [0xfffffffffffff4e8])) [0 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -2840 [0xfffffffffffff4e8])) [0 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:94 217 {*addsi_1}
     (nil))
(jump_insn 640 100 641 9 (set (pc)
        (label_ref 101)) 4t_cv.cpp:94 654 {jump}
     (nil)
 -> 101)
;;  succ:       8 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

(barrier 641 640 104)
;; basic block 10, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 9, next block 11, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       8
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	
(code_label 104 641 105 10 5 "" [1 uses])
(note 105 104 106 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 106 105 229 10 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -2840 [0xfffffffffffff4e8])) [0 i+0 S4 A32])
        (const_int 0 [0])) 4t_cv.cpp:101 90 {*movsi_internal}
     (nil))
;;  succ:       11 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 11, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 10, next block 12, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       10 (FALLTHRU)
;;              12 [100.0%] 
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 17 [flags]
(code_label 229 106 107 11 8 "" [1 uses])
(note 107 229 108 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 108 107 109 11 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -2840 [0xfffffffffffff4e8])) [0 i+0 S4 A32])
            (const_int 1 [0x1]))) 4t_cv.cpp:101 7 {*cmpsi_1}
     (nil))
(jump_insn 109 108 110 11 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 232)
            (pc))) 4t_cv.cpp:101 612 {*jcc_1}
     (nil)
 -> 232)
;;  succ:       13
;;              12 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 12, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 11, next block 13, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       11 (FALLTHRU)
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 2 [cx] 3 [bx] 4 [si] 17 [flags] 21 [xmm0]
(note 110 109 111 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 111 110 112 12 (set (reg:SI 0 ax [196])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -2840 [0xfffffffffffff4e8])) [0 i+0 S4 A32])) 4t_cv.cpp:102 90 {*movsi_internal}
     (nil))
(insn 112 111 113 12 (set (reg:DI 0 ax [195])
        (sign_extend:DI (reg:SI 0 ax [196]))) 4t_cv.cpp:102 142 {*extendsidi2_rex64}
     (nil))
(insn 113 112 659 12 (parallel [
            (set (reg:DI 0 ax [197])
                (mult:DI (reg:DI 0 ax [195])
                    (const_int 376 [0x178])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:102 306 {*muldi3_1}
     (nil))
(insn 659 113 114 12 (set (reg:DI 3 bx [392])
        (plus:DI (reg/f:DI 6 bp)
            (const_int -16 [0xfffffffffffffff0]))) 4t_cv.cpp:102 214 {*leadi}
     (nil))
(insn 114 659 115 12 (parallel [
            (set (reg:DI 0 ax [198])
                (plus:DI (reg:DI 0 ax [197])
                    (reg:DI 3 bx [392])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:102 218 {*adddi_1}
     (nil))
(insn 115 114 723 12 (parallel [
            (set (reg/f:DI 0 ax [199])
                (plus:DI (reg:DI 0 ax [198])
                    (const_int -2560 [0xfffffffffffff600])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:102 218 {*adddi_1}
     (nil))
(insn 723 115 117 12 (set (reg:SF 21 xmm0 [200])
        (const_double:SF 0.0 [0x0.0p+0])) 4t_cv.cpp:102 129 {*movsf_internal}
     (nil))
(insn 117 723 118 12 (set (mem/j:SF (reg/f:DI 0 ax [199]) [0 procpar_info[i_2].acquision_time+0 S4 A64])
        (reg:SF 21 xmm0 [200])) 4t_cv.cpp:102 129 {*movsf_internal}
     (nil))
(insn 118 117 119 12 (set (reg:SI 0 ax [202])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -2840 [0xfffffffffffff4e8])) [0 i+0 S4 A32])) 4t_cv.cpp:103 90 {*movsi_internal}
     (nil))
(insn 119 118 120 12 (set (reg:DI 0 ax [201])
        (sign_extend:DI (reg:SI 0 ax [202]))) 4t_cv.cpp:103 142 {*extendsidi2_rex64}
     (nil))
(insn 120 119 660 12 (parallel [
            (set (reg:DI 0 ax [203])
                (mult:DI (reg:DI 0 ax [201])
                    (const_int 376 [0x178])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:103 306 {*muldi3_1}
     (nil))
(insn 660 120 121 12 (set (reg:DI 3 bx [393])
        (plus:DI (reg/f:DI 6 bp)
            (const_int -16 [0xfffffffffffffff0]))) 4t_cv.cpp:103 214 {*leadi}
     (nil))
(insn 121 660 122 12 (parallel [
            (set (reg:DI 0 ax [204])
                (plus:DI (reg:DI 0 ax [203])
                    (reg:DI 3 bx [393])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:103 218 {*adddi_1}
     (nil))
(insn 122 121 724 12 (parallel [
            (set (reg/f:DI 0 ax [205])
                (plus:DI (reg:DI 0 ax [204])
                    (const_int -2268 [0xfffffffffffff724])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:103 218 {*adddi_1}
     (nil))
(insn 724 122 124 12 (set (reg:SF 21 xmm0 [206])
        (const_double:SF 0.0 [0x0.0p+0])) 4t_cv.cpp:103 129 {*movsf_internal}
     (nil))
(insn 124 724 125 12 (set (mem/j:SF (reg/f:DI 0 ax [205]) [0 procpar_info[i_2].filter+0 S4 A32])
        (reg:SF 21 xmm0 [206])) 4t_cv.cpp:103 129 {*movsf_internal}
     (nil))
(insn 125 124 126 12 (set (reg:SI 0 ax [208])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -2840 [0xfffffffffffff4e8])) [0 i+0 S4 A32])) 4t_cv.cpp:104 90 {*movsi_internal}
     (nil))
(insn 126 125 127 12 (set (reg:DI 0 ax [207])
        (sign_extend:DI (reg:SI 0 ax [208]))) 4t_cv.cpp:104 142 {*extendsidi2_rex64}
     (nil))
(insn 127 126 661 12 (parallel [
            (set (reg:DI 0 ax [209])
                (mult:DI (reg:DI 0 ax [207])
                    (const_int 376 [0x178])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:104 306 {*muldi3_1}
     (nil))
(insn 661 127 128 12 (set (reg:DI 3 bx [394])
        (plus:DI (reg/f:DI 6 bp)
            (const_int -16 [0xfffffffffffffff0]))) 4t_cv.cpp:104 214 {*leadi}
     (nil))
(insn 128 661 129 12 (parallel [
            (set (reg:DI 0 ax [210])
                (plus:DI (reg:DI 0 ax [209])
                    (reg:DI 3 bx [394])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:104 218 {*adddi_1}
     (nil))
(insn 129 128 130 12 (parallel [
            (set (reg/f:DI 0 ax [211])
                (plus:DI (reg:DI 0 ax [210])
                    (const_int -2264 [0xfffffffffffff728])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:104 218 {*adddi_1}
     (nil))
(insn 130 129 131 12 (set (mem/j:SI (reg/f:DI 0 ax [211]) [0 procpar_info[i_2].num_transients+0 S4 A64])
        (const_int 1 [0x1])) 4t_cv.cpp:104 90 {*movsi_internal}
     (nil))
(insn 131 130 132 12 (set (reg:SI 0 ax [213])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -2840 [0xfffffffffffff4e8])) [0 i+0 S4 A32])) 4t_cv.cpp:105 90 {*movsi_internal}
     (nil))
(insn 132 131 133 12 (set (reg:DI 0 ax [212])
        (sign_extend:DI (reg:SI 0 ax [213]))) 4t_cv.cpp:105 142 {*extendsidi2_rex64}
     (nil))
(insn 133 132 662 12 (parallel [
            (set (reg:DI 0 ax [214])
                (mult:DI (reg:DI 0 ax [212])
                    (const_int 376 [0x178])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:105 306 {*muldi3_1}
     (nil))
(insn 662 133 134 12 (set (reg:DI 3 bx [395])
        (plus:DI (reg/f:DI 6 bp)
            (const_int -16 [0xfffffffffffffff0]))) 4t_cv.cpp:105 214 {*leadi}
     (nil))
(insn 134 662 135 12 (parallel [
            (set (reg:DI 0 ax [215])
                (plus:DI (reg:DI 0 ax [214])
                    (reg:DI 3 bx [395])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:105 218 {*adddi_1}
     (nil))
(insn 135 134 136 12 (parallel [
            (set (reg/f:DI 0 ax [216])
                (plus:DI (reg:DI 0 ax [215])
                    (const_int -2260 [0xfffffffffffff72c])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:105 218 {*adddi_1}
     (nil))
(insn 136 135 137 12 (set (mem/j:SI (reg/f:DI 0 ax [216]) [0 procpar_info[i_2].num_points+0 S4 A32])
        (const_int 1024 [0x400])) 4t_cv.cpp:105 90 {*movsi_internal}
     (nil))
(insn 137 136 138 12 (set (reg:SI 0 ax [218])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -2840 [0xfffffffffffff4e8])) [0 i+0 S4 A32])) 4t_cv.cpp:106 90 {*movsi_internal}
     (nil))
(insn 138 137 139 12 (set (reg:DI 0 ax [217])
        (sign_extend:DI (reg:SI 0 ax [218]))) 4t_cv.cpp:106 142 {*extendsidi2_rex64}
     (nil))
(insn 139 138 663 12 (parallel [
            (set (reg:DI 0 ax [219])
                (mult:DI (reg:DI 0 ax [217])
                    (const_int 376 [0x178])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:106 306 {*muldi3_1}
     (nil))
(insn 663 139 140 12 (set (reg:DI 3 bx [396])
        (plus:DI (reg/f:DI 6 bp)
            (const_int -16 [0xfffffffffffffff0]))) 4t_cv.cpp:106 214 {*leadi}
     (nil))
(insn 140 663 141 12 (parallel [
            (set (reg:DI 0 ax [220])
                (plus:DI (reg:DI 0 ax [219])
                    (reg:DI 3 bx [396])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:106 218 {*adddi_1}
     (nil))
(insn 141 140 725 12 (parallel [
            (set (reg/f:DI 0 ax [221])
                (plus:DI (reg:DI 0 ax [220])
                    (const_int -2256 [0xfffffffffffff730])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:106 218 {*adddi_1}
     (nil))
(insn 725 141 143 12 (set (reg:DF 21 xmm0 [222])
        (const_double:DF 0.0 [0x0.0p+0])) 4t_cv.cpp:106 128 {*movdf_internal}
     (nil))
(insn 143 725 144 12 (set (mem/j:DF (reg/f:DI 0 ax [221]) [0 procpar_info[i_2].main_frequency+0 S8 A64])
        (reg:DF 21 xmm0 [222])) 4t_cv.cpp:106 128 {*movdf_internal}
     (nil))
(insn 144 143 145 12 (set (reg:SI 0 ax [224])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -2840 [0xfffffffffffff4e8])) [0 i+0 S4 A32])) 4t_cv.cpp:107 90 {*movsi_internal}
     (nil))
(insn 145 144 146 12 (set (reg:DI 0 ax [223])
        (sign_extend:DI (reg:SI 0 ax [224]))) 4t_cv.cpp:107 142 {*extendsidi2_rex64}
     (nil))
(insn 146 145 664 12 (parallel [
            (set (reg:DI 0 ax [225])
                (mult:DI (reg:DI 0 ax [223])
                    (const_int 376 [0x178])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:107 306 {*muldi3_1}
     (nil))
(insn 664 146 147 12 (set (reg:DI 3 bx [397])
        (plus:DI (reg/f:DI 6 bp)
            (const_int -16 [0xfffffffffffffff0]))) 4t_cv.cpp:107 214 {*leadi}
     (nil))
(insn 147 664 148 12 (parallel [
            (set (reg:DI 0 ax [226])
                (plus:DI (reg:DI 0 ax [225])
                    (reg:DI 3 bx [397])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:107 218 {*adddi_1}
     (nil))
(insn 148 147 726 12 (parallel [
            (set (reg/f:DI 0 ax [227])
                (plus:DI (reg:DI 0 ax [226])
                    (const_int -2248 [0xfffffffffffff738])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:107 218 {*adddi_1}
     (nil))
(insn 726 148 150 12 (set (reg:DF 21 xmm0 [228])
        (const_double:DF 0.0 [0x0.0p+0])) 4t_cv.cpp:107 128 {*movdf_internal}
     (nil))
(insn 150 726 151 12 (set (mem/j:DF (reg/f:DI 0 ax [227]) [0 procpar_info[i_2].offset_frequency+0 S8 A64])
        (reg:DF 21 xmm0 [228])) 4t_cv.cpp:107 128 {*movdf_internal}
     (nil))
(insn 151 150 152 12 (set (reg:SI 0 ax [230])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -2840 [0xfffffffffffff4e8])) [0 i+0 S4 A32])) 4t_cv.cpp:108 90 {*movsi_internal}
     (nil))
(insn 152 151 153 12 (set (reg:DI 0 ax [229])
        (sign_extend:DI (reg:SI 0 ax [230]))) 4t_cv.cpp:108 142 {*extendsidi2_rex64}
     (nil))
(insn 153 152 665 12 (parallel [
            (set (reg:DI 0 ax [231])
                (mult:DI (reg:DI 0 ax [229])
                    (const_int 376 [0x178])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:108 306 {*muldi3_1}
     (nil))
(insn 665 153 154 12 (set (reg:DI 3 bx [398])
        (plus:DI (reg/f:DI 6 bp)
            (const_int -16 [0xfffffffffffffff0]))) 4t_cv.cpp:108 214 {*leadi}
     (nil))
(insn 154 665 155 12 (parallel [
            (set (reg:DI 0 ax [232])
                (plus:DI (reg:DI 0 ax [231])
                    (reg:DI 3 bx [398])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:108 218 {*adddi_1}
     (nil))
(insn 155 154 727 12 (parallel [
            (set (reg/f:DI 0 ax [233])
                (plus:DI (reg:DI 0 ax [232])
                    (const_int -2240 [0xfffffffffffff740])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:108 218 {*adddi_1}
     (nil))
(insn 727 155 157 12 (set (reg:SF 21 xmm0 [234])
        (const_double:SF 0.0 [0x0.0p+0])) 4t_cv.cpp:108 129 {*movsf_internal}
     (nil))
(insn 157 727 158 12 (set (mem/j:SF (reg/f:DI 0 ax [233]) [0 procpar_info[i_2].te+0 S4 A64])
        (reg:SF 21 xmm0 [234])) 4t_cv.cpp:108 129 {*movsf_internal}
     (nil))
(insn 158 157 159 12 (set (reg:SI 0 ax [236])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -2840 [0xfffffffffffff4e8])) [0 i+0 S4 A32])) 4t_cv.cpp:109 90 {*movsi_internal}
     (nil))
(insn 159 158 160 12 (set (reg:DI 0 ax [235])
        (sign_extend:DI (reg:SI 0 ax [236]))) 4t_cv.cpp:109 142 {*extendsidi2_rex64}
     (nil))
(insn 160 159 666 12 (parallel [
            (set (reg:DI 0 ax [237])
                (mult:DI (reg:DI 0 ax [235])
                    (const_int 376 [0x178])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:109 306 {*muldi3_1}
     (nil))
(insn 666 160 161 12 (set (reg:DI 4 si [399])
        (plus:DI (reg/f:DI 6 bp)
            (const_int -16 [0xfffffffffffffff0]))) 4t_cv.cpp:109 214 {*leadi}
     (nil))
(insn 161 666 162 12 (parallel [
            (set (reg:DI 0 ax [238])
                (plus:DI (reg:DI 0 ax [237])
                    (reg:DI 4 si [399])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:109 218 {*adddi_1}
     (nil))
(insn 162 161 728 12 (parallel [
            (set (reg/f:DI 0 ax [239])
                (plus:DI (reg:DI 0 ax [238])
                    (const_int -2236 [0xfffffffffffff744])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:109 218 {*adddi_1}
     (nil))
(insn 728 162 164 12 (set (reg:SF 21 xmm0 [240])
        (const_double:SF 0.0 [0x0.0p+0])) 4t_cv.cpp:109 129 {*movsf_internal}
     (nil))
(insn 164 728 165 12 (set (mem/j:SF (reg/f:DI 0 ax [239]) [0 procpar_info[i_2].tm+0 S4 A32])
        (reg:SF 21 xmm0 [240])) 4t_cv.cpp:109 129 {*movsf_internal}
     (nil))
(insn 165 164 166 12 (set (reg:SI 0 ax [242])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -2840 [0xfffffffffffff4e8])) [0 i+0 S4 A32])) 4t_cv.cpp:110 90 {*movsi_internal}
     (nil))
(insn 166 165 167 12 (set (reg:DI 0 ax [241])
        (sign_extend:DI (reg:SI 0 ax [242]))) 4t_cv.cpp:110 142 {*extendsidi2_rex64}
     (nil))
(insn 167 166 667 12 (parallel [
            (set (reg:DI 0 ax [243])
                (mult:DI (reg:DI 0 ax [241])
                    (const_int 376 [0x178])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:110 306 {*muldi3_1}
     (nil))
(insn 667 167 168 12 (set (reg:DI 3 bx [400])
        (plus:DI (reg/f:DI 6 bp)
            (const_int -16 [0xfffffffffffffff0]))) 4t_cv.cpp:110 214 {*leadi}
     (nil))
(insn 168 667 169 12 (parallel [
            (set (reg:DI 0 ax [244])
                (plus:DI (reg:DI 0 ax [243])
                    (reg:DI 3 bx [400])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:110 218 {*adddi_1}
     (nil))
(insn 169 168 729 12 (parallel [
            (set (reg/f:DI 0 ax [245])
                (plus:DI (reg:DI 0 ax [244])
                    (const_int -2232 [0xfffffffffffff748])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:110 218 {*adddi_1}
     (nil))
(insn 729 169 171 12 (set (reg:SF 21 xmm0 [246])
        (const_double:SF 0.0 [0x0.0p+0])) 4t_cv.cpp:110 129 {*movsf_internal}
     (nil))
(insn 171 729 172 12 (set (mem/j:SF (reg/f:DI 0 ax [245]) [0 procpar_info[i_2].gain+0 S4 A64])
        (reg:SF 21 xmm0 [246])) 4t_cv.cpp:110 129 {*movsf_internal}
     (nil))
(insn 172 171 173 12 (set (reg:SI 0 ax [248])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -2840 [0xfffffffffffff4e8])) [0 i+0 S4 A32])) 4t_cv.cpp:111 90 {*movsi_internal}
     (nil))
(insn 173 172 174 12 (set (reg:DI 0 ax [247])
        (sign_extend:DI (reg:SI 0 ax [248]))) 4t_cv.cpp:111 142 {*extendsidi2_rex64}
     (nil))
(insn 174 173 668 12 (parallel [
            (set (reg:DI 0 ax [249])
                (mult:DI (reg:DI 0 ax [247])
                    (const_int 376 [0x178])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:111 306 {*muldi3_1}
     (nil))
(insn 668 174 175 12 (set (reg:DI 4 si [401])
        (plus:DI (reg/f:DI 6 bp)
            (const_int -16 [0xfffffffffffffff0]))) 4t_cv.cpp:111 214 {*leadi}
     (nil))
(insn 175 668 176 12 (parallel [
            (set (reg:DI 0 ax [250])
                (plus:DI (reg:DI 0 ax [249])
                    (reg:DI 4 si [401])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:111 218 {*adddi_1}
     (nil))
(insn 176 175 730 12 (parallel [
            (set (reg/f:DI 0 ax [251])
                (plus:DI (reg:DI 0 ax [250])
                    (const_int -2228 [0xfffffffffffff74c])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:111 218 {*adddi_1}
     (nil))
(insn 730 176 178 12 (set (reg:SF 21 xmm0 [252])
        (const_double:SF 0.0 [0x0.0p+0])) 4t_cv.cpp:111 129 {*movsf_internal}
     (nil))
(insn 178 730 179 12 (set (mem/j:SF (reg/f:DI 0 ax [251]) [0 procpar_info[i_2].pos1+0 S4 A32])
        (reg:SF 21 xmm0 [252])) 4t_cv.cpp:111 129 {*movsf_internal}
     (nil))
(insn 179 178 180 12 (set (reg:SI 0 ax [254])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -2840 [0xfffffffffffff4e8])) [0 i+0 S4 A32])) 4t_cv.cpp:112 90 {*movsi_internal}
     (nil))
(insn 180 179 181 12 (set (reg:DI 0 ax [253])
        (sign_extend:DI (reg:SI 0 ax [254]))) 4t_cv.cpp:112 142 {*extendsidi2_rex64}
     (nil))
(insn 181 180 669 12 (parallel [
            (set (reg:DI 0 ax [255])
                (mult:DI (reg:DI 0 ax [253])
                    (const_int 376 [0x178])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:112 306 {*muldi3_1}
     (nil))
(insn 669 181 182 12 (set (reg:DI 3 bx [402])
        (plus:DI (reg/f:DI 6 bp)
            (const_int -16 [0xfffffffffffffff0]))) 4t_cv.cpp:112 214 {*leadi}
     (nil))
(insn 182 669 183 12 (parallel [
            (set (reg:DI 0 ax [256])
                (plus:DI (reg:DI 0 ax [255])
                    (reg:DI 3 bx [402])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:112 218 {*adddi_1}
     (nil))
(insn 183 182 731 12 (parallel [
            (set (reg/f:DI 0 ax [257])
                (plus:DI (reg:DI 0 ax [256])
                    (const_int -2224 [0xfffffffffffff750])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:112 218 {*adddi_1}
     (nil))
(insn 731 183 185 12 (set (reg:SF 21 xmm0 [258])
        (const_double:SF 0.0 [0x0.0p+0])) 4t_cv.cpp:112 129 {*movsf_internal}
     (nil))
(insn 185 731 186 12 (set (mem/j:SF (reg/f:DI 0 ax [257]) [0 procpar_info[i_2].pos2+0 S4 A64])
        (reg:SF 21 xmm0 [258])) 4t_cv.cpp:112 129 {*movsf_internal}
     (nil))
(insn 186 185 187 12 (set (reg:SI 0 ax [260])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -2840 [0xfffffffffffff4e8])) [0 i+0 S4 A32])) 4t_cv.cpp:113 90 {*movsi_internal}
     (nil))
(insn 187 186 188 12 (set (reg:DI 0 ax [259])
        (sign_extend:DI (reg:SI 0 ax [260]))) 4t_cv.cpp:113 142 {*extendsidi2_rex64}
     (nil))
(insn 188 187 670 12 (parallel [
            (set (reg:DI 0 ax [261])
                (mult:DI (reg:DI 0 ax [259])
                    (const_int 376 [0x178])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:113 306 {*muldi3_1}
     (nil))
(insn 670 188 189 12 (set (reg:DI 4 si [403])
        (plus:DI (reg/f:DI 6 bp)
            (const_int -16 [0xfffffffffffffff0]))) 4t_cv.cpp:113 214 {*leadi}
     (nil))
(insn 189 670 190 12 (parallel [
            (set (reg:DI 0 ax [262])
                (plus:DI (reg:DI 0 ax [261])
                    (reg:DI 4 si [403])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:113 218 {*adddi_1}
     (nil))
(insn 190 189 732 12 (parallel [
            (set (reg/f:DI 0 ax [263])
                (plus:DI (reg:DI 0 ax [262])
                    (const_int -2220 [0xfffffffffffff754])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:113 218 {*adddi_1}
     (nil))
(insn 732 190 192 12 (set (reg:SF 21 xmm0 [264])
        (const_double:SF 0.0 [0x0.0p+0])) 4t_cv.cpp:113 129 {*movsf_internal}
     (nil))
(insn 192 732 193 12 (set (mem/j:SF (reg/f:DI 0 ax [263]) [0 procpar_info[i_2].pos3+0 S4 A32])
        (reg:SF 21 xmm0 [264])) 4t_cv.cpp:113 129 {*movsf_internal}
     (nil))
(insn 193 192 194 12 (set (reg:SI 0 ax [266])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -2840 [0xfffffffffffff4e8])) [0 i+0 S4 A32])) 4t_cv.cpp:114 90 {*movsi_internal}
     (nil))
(insn 194 193 195 12 (set (reg:DI 0 ax [265])
        (sign_extend:DI (reg:SI 0 ax [266]))) 4t_cv.cpp:114 142 {*extendsidi2_rex64}
     (nil))
(insn 195 194 671 12 (parallel [
            (set (reg:DI 0 ax [267])
                (mult:DI (reg:DI 0 ax [265])
                    (const_int 376 [0x178])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:114 306 {*muldi3_1}
     (nil))
(insn 671 195 196 12 (set (reg:DI 3 bx [404])
        (plus:DI (reg/f:DI 6 bp)
            (const_int -16 [0xfffffffffffffff0]))) 4t_cv.cpp:114 214 {*leadi}
     (nil))
(insn 196 671 197 12 (parallel [
            (set (reg:DI 0 ax [268])
                (plus:DI (reg:DI 0 ax [267])
                    (reg:DI 3 bx [404])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:114 218 {*adddi_1}
     (nil))
(insn 197 196 733 12 (parallel [
            (set (reg/f:DI 0 ax [269])
                (plus:DI (reg:DI 0 ax [268])
                    (const_int -2216 [0xfffffffffffff758])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:114 218 {*adddi_1}
     (nil))
(insn 733 197 199 12 (set (reg:SF 21 xmm0 [270])
        (const_double:SF 0.0 [0x0.0p+0])) 4t_cv.cpp:114 129 {*movsf_internal}
     (nil))
(insn 199 733 200 12 (set (mem/j:SF (reg/f:DI 0 ax [269]) [0 procpar_info[i_2].vox1+0 S4 A64])
        (reg:SF 21 xmm0 [270])) 4t_cv.cpp:114 129 {*movsf_internal}
     (nil))
(insn 200 199 201 12 (set (reg:SI 0 ax [272])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -2840 [0xfffffffffffff4e8])) [0 i+0 S4 A32])) 4t_cv.cpp:115 90 {*movsi_internal}
     (nil))
(insn 201 200 202 12 (set (reg:DI 0 ax [271])
        (sign_extend:DI (reg:SI 0 ax [272]))) 4t_cv.cpp:115 142 {*extendsidi2_rex64}
     (nil))
(insn 202 201 672 12 (parallel [
            (set (reg:DI 0 ax [273])
                (mult:DI (reg:DI 0 ax [271])
                    (const_int 376 [0x178])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:115 306 {*muldi3_1}
     (nil))
(insn 672 202 203 12 (set (reg:DI 4 si [405])
        (plus:DI (reg/f:DI 6 bp)
            (const_int -16 [0xfffffffffffffff0]))) 4t_cv.cpp:115 214 {*leadi}
     (nil))
(insn 203 672 204 12 (parallel [
            (set (reg:DI 0 ax [274])
                (plus:DI (reg:DI 0 ax [273])
                    (reg:DI 4 si [405])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:115 218 {*adddi_1}
     (nil))
(insn 204 203 734 12 (parallel [
            (set (reg/f:DI 0 ax [275])
                (plus:DI (reg:DI 0 ax [274])
                    (const_int -2212 [0xfffffffffffff75c])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:115 218 {*adddi_1}
     (nil))
(insn 734 204 206 12 (set (reg:SF 21 xmm0 [276])
        (const_double:SF 0.0 [0x0.0p+0])) 4t_cv.cpp:115 129 {*movsf_internal}
     (nil))
(insn 206 734 207 12 (set (mem/j:SF (reg/f:DI 0 ax [275]) [0 procpar_info[i_2].vox2+0 S4 A32])
        (reg:SF 21 xmm0 [276])) 4t_cv.cpp:115 129 {*movsf_internal}
     (nil))
(insn 207 206 208 12 (set (reg:SI 0 ax [278])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -2840 [0xfffffffffffff4e8])) [0 i+0 S4 A32])) 4t_cv.cpp:116 90 {*movsi_internal}
     (nil))
(insn 208 207 209 12 (set (reg:DI 0 ax [277])
        (sign_extend:DI (reg:SI 0 ax [278]))) 4t_cv.cpp:116 142 {*extendsidi2_rex64}
     (nil))
(insn 209 208 673 12 (parallel [
            (set (reg:DI 0 ax [279])
                (mult:DI (reg:DI 0 ax [277])
                    (const_int 376 [0x178])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:116 306 {*muldi3_1}
     (nil))
(insn 673 209 210 12 (set (reg:DI 3 bx [406])
        (plus:DI (reg/f:DI 6 bp)
            (const_int -16 [0xfffffffffffffff0]))) 4t_cv.cpp:116 214 {*leadi}
     (nil))
(insn 210 673 211 12 (parallel [
            (set (reg:DI 0 ax [280])
                (plus:DI (reg:DI 0 ax [279])
                    (reg:DI 3 bx [406])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:116 218 {*adddi_1}
     (nil))
(insn 211 210 735 12 (parallel [
            (set (reg/f:DI 0 ax [281])
                (plus:DI (reg:DI 0 ax [280])
                    (const_int -2208 [0xfffffffffffff760])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:116 218 {*adddi_1}
     (nil))
(insn 735 211 213 12 (set (reg:SF 21 xmm0 [282])
        (const_double:SF 0.0 [0x0.0p+0])) 4t_cv.cpp:116 129 {*movsf_internal}
     (nil))
(insn 213 735 214 12 (set (mem/j:SF (reg/f:DI 0 ax [281]) [0 procpar_info[i_2].vox3+0 S4 A64])
        (reg:SF 21 xmm0 [282])) 4t_cv.cpp:116 129 {*movsf_internal}
     (nil))
(insn 214 213 215 12 (set (reg:SI 0 ax [284])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -2840 [0xfffffffffffff4e8])) [0 i+0 S4 A32])) 4t_cv.cpp:117 90 {*movsi_internal}
     (nil))
(insn 215 214 216 12 (set (reg:DI 0 ax [283])
        (sign_extend:DI (reg:SI 0 ax [284]))) 4t_cv.cpp:117 142 {*extendsidi2_rex64}
     (nil))
(insn 216 215 674 12 (parallel [
            (set (reg:DI 0 ax [285])
                (mult:DI (reg:DI 0 ax [283])
                    (const_int 376 [0x178])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:117 306 {*muldi3_1}
     (nil))
(insn 674 216 217 12 (set (reg:DI 2 cx [407])
        (plus:DI (reg/f:DI 6 bp)
            (const_int -16 [0xfffffffffffffff0]))) 4t_cv.cpp:117 214 {*leadi}
     (nil))
(insn 217 674 218 12 (parallel [
            (set (reg:DI 0 ax [286])
                (plus:DI (reg:DI 0 ax [285])
                    (reg:DI 2 cx [407])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:117 218 {*adddi_1}
     (nil))
(insn 218 217 736 12 (parallel [
            (set (reg/f:DI 0 ax [287])
                (plus:DI (reg:DI 0 ax [286])
                    (const_int -2200 [0xfffffffffffff768])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:117 218 {*adddi_1}
     (nil))
(insn 736 218 220 12 (set (reg:DF 21 xmm0 [288])
        (const_double:DF 0.0 [0x0.0p+0])) 4t_cv.cpp:117 128 {*movdf_internal}
     (nil))
(insn 220 736 221 12 (set (mem/j:DF (reg/f:DI 0 ax [287]) [0 procpar_info[i_2].span+0 S8 A64])
        (reg:DF 21 xmm0 [288])) 4t_cv.cpp:117 128 {*movdf_internal}
     (nil))
(insn 221 220 222 12 (set (reg:SI 0 ax [290])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -2840 [0xfffffffffffff4e8])) [0 i+0 S4 A32])) 4t_cv.cpp:118 90 {*movsi_internal}
     (nil))
(insn 222 221 223 12 (set (reg:DI 0 ax [289])
        (sign_extend:DI (reg:SI 0 ax [290]))) 4t_cv.cpp:118 142 {*extendsidi2_rex64}
     (nil))
(insn 223 222 675 12 (parallel [
            (set (reg:DI 0 ax [291])
                (mult:DI (reg:DI 0 ax [289])
                    (const_int 376 [0x178])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:118 306 {*muldi3_1}
     (nil))
(insn 675 223 224 12 (set (reg:DI 4 si [408])
        (plus:DI (reg/f:DI 6 bp)
            (const_int -16 [0xfffffffffffffff0]))) 4t_cv.cpp:118 214 {*leadi}
     (nil))
(insn 224 675 225 12 (parallel [
            (set (reg:DI 0 ax [292])
                (plus:DI (reg:DI 0 ax [291])
                    (reg:DI 4 si [408])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:118 218 {*adddi_1}
     (nil))
(insn 225 224 737 12 (parallel [
            (set (reg/f:DI 0 ax [293])
                (plus:DI (reg:DI 0 ax [292])
                    (const_int -2192 [0xfffffffffffff770])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:118 218 {*adddi_1}
     (nil))
(insn 737 225 227 12 (set (reg:SF 21 xmm0 [294])
        (const_double:SF 0.0 [0x0.0p+0])) 4t_cv.cpp:118 129 {*movsf_internal}
     (nil))
(insn 227 737 228 12 (set (mem/j:SF (reg/f:DI 0 ax [293]) [0 procpar_info[i_2].vtheta+0 S4 A64])
        (reg:SF 21 xmm0 [294])) 4t_cv.cpp:118 129 {*movsf_internal}
     (nil))
(insn 228 227 642 12 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                        (const_int -2840 [0xfffffffffffff4e8])) [0 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -2840 [0xfffffffffffff4e8])) [0 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:101 217 {*addsi_1}
     (nil))
(jump_insn 642 228 643 12 (set (pc)
        (label_ref 229)) 4t_cv.cpp:101 654 {jump}
     (nil)
 -> 229)
;;  succ:       11 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

(barrier 643 642 232)
;; basic block 13, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 12, next block 14, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       11
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	
(code_label 232 643 233 13 7 "" [1 uses])
(note 233 232 234 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 234 233 260 13 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -2840 [0xfffffffffffff4e8])) [0 i+0 S4 A32])
        (const_int 0 [0])) 4t_cv.cpp:121 90 {*movsi_internal}
     (nil))
;;  succ:       14 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 14, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 13, next block 15, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       13 (FALLTHRU)
;;              15 [100.0%] 
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 17 [flags]
(code_label 260 234 235 14 10 "" [1 uses])
(note 235 260 236 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 236 235 237 14 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -2840 [0xfffffffffffff4e8])) [0 i+0 S4 A32])
            (const_int 1 [0x1]))) 4t_cv.cpp:121 7 {*cmpsi_1}
     (nil))
(jump_insn 237 236 238 14 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 263)
            (pc))) 4t_cv.cpp:121 612 {*jcc_1}
     (nil)
 -> 263)
;;  succ:       16
;;              15 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 15, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 14, next block 16, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       14 (FALLTHRU)
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 17 [flags]
(note 238 237 721 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 721 238 240 15 (set (reg:DI 1 dx [295])
        (plus:DI (reg/f:DI 6 bp)
            (const_int -2576 [0xfffffffffffff5f0]))) 4t_cv.cpp:122 214 {*leadi}
     (nil))
(insn 240 721 241 15 (set (reg:SI 0 ax [297])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -2840 [0xfffffffffffff4e8])) [0 i+0 S4 A32])) 4t_cv.cpp:122 90 {*movsi_internal}
     (nil))
(insn 241 240 242 15 (set (reg:DI 0 ax [296])
        (sign_extend:DI (reg:SI 0 ax [297]))) 4t_cv.cpp:122 142 {*extendsidi2_rex64}
     (nil))
(insn 242 241 243 15 (parallel [
            (set (reg:DI 0 ax [298])
                (mult:DI (reg:DI 0 ax [296])
                    (const_int 376 [0x178])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:122 306 {*muldi3_1}
     (nil))
(insn 243 242 244 15 (parallel [
            (set (reg:DI 0 ax [299])
                (plus:DI (reg:DI 0 ax [298])
                    (reg:DI 1 dx [295])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:122 218 {*adddi_1}
     (nil))
(insn 244 243 245 15 (parallel [
            (set (reg/f:DI 0 ax [orig:101 D.5701 ] [101])
                (plus:DI (reg:DI 0 ax [299])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:122 218 {*adddi_1}
     (nil))
(insn 245 244 676 15 (set (reg:DI 3 bx [409])
        (const_int 2334399942965096270 [0x2065746144206f4e])) 4t_cv.cpp:122 89 {*movdi_internal}
     (nil))
(insn 676 245 246 15 (set (mem:DI (reg/f:DI 0 ax [orig:101 D.5701 ] [101]) [0 MEM[(void *)_78]+0 S8 A8])
        (reg:DI 3 bx [409])) 4t_cv.cpp:122 89 {*movdi_internal}
     (nil))
(insn 246 676 677 15 (set (reg:DI 2 cx [410])
        (const_int 7809911822066218561 [0x6c62616c69617641])) 4t_cv.cpp:122 89 {*movdi_internal}
     (nil))
(insn 677 246 247 15 (set (mem:DI (plus:DI (reg/f:DI 0 ax [orig:101 D.5701 ] [101])
                (const_int 8 [0x8])) [0 MEM[(void *)_78]+8 S8 A8])
        (reg:DI 2 cx [410])) 4t_cv.cpp:122 89 {*movdi_internal}
     (nil))
(insn 247 677 722 15 (set (mem:HI (plus:DI (reg/f:DI 0 ax [orig:101 D.5701 ] [101])
                (const_int 16 [0x10])) [0 MEM[(void *)_78]+16 S2 A8])
        (const_int 101 [0x65])) 4t_cv.cpp:122 92 {*movhi_internal}
     (nil))
(insn 722 247 249 15 (set (reg:DI 0 ax [300])
        (plus:DI (reg/f:DI 6 bp)
            (const_int -2576 [0xfffffffffffff5f0]))) 4t_cv.cpp:123 214 {*leadi}
     (nil))
(insn 249 722 250 15 (set (reg:SI 1 dx [302])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -2840 [0xfffffffffffff4e8])) [0 i+0 S4 A32])) 4t_cv.cpp:123 90 {*movsi_internal}
     (nil))
(insn 250 249 251 15 (set (reg:DI 1 dx [301])
        (sign_extend:DI (reg:SI 1 dx [302]))) 4t_cv.cpp:123 142 {*extendsidi2_rex64}
     (nil))
(insn 251 250 252 15 (parallel [
            (set (reg:DI 1 dx [303])
                (mult:DI (reg:DI 1 dx [301])
                    (const_int 376 [0x178])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:123 306 {*muldi3_1}
     (nil))
(insn 252 251 253 15 (parallel [
            (set (reg:DI 1 dx [304])
                (plus:DI (reg:DI 1 dx [303])
                    (const_int 32 [0x20])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:123 218 {*adddi_1}
     (nil))
(insn 253 252 254 15 (parallel [
            (set (reg:DI 0 ax [305])
                (plus:DI (reg:DI 0 ax [300])
                    (reg:DI 1 dx [304])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:123 218 {*adddi_1}
     (nil))
(insn 254 253 255 15 (parallel [
            (set (reg/f:DI 0 ax [orig:102 D.5702 ] [102])
                (plus:DI (reg:DI 0 ax [305])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:123 218 {*adddi_1}
     (nil))
(insn 255 254 678 15 (set (reg:DI 4 si [411])
        (const_int 7954883516223745870 [0x6e656c6946206f4e])) 4t_cv.cpp:123 89 {*movdi_internal}
     (nil))
(insn 678 255 256 15 (set (mem:DI (reg/f:DI 0 ax [orig:102 D.5702 ] [102]) [0 MEM[(void *)_80]+0 S8 A8])
        (reg:DI 4 si [411])) 4t_cv.cpp:123 89 {*movdi_internal}
     (nil))
(insn 256 678 679 15 (set (reg:DI 3 bx [412])
        (const_int 7593480468811836769 [0x6961764120656d61])) 4t_cv.cpp:123 89 {*movdi_internal}
     (nil))
(insn 679 256 257 15 (set (mem:DI (plus:DI (reg/f:DI 0 ax [orig:102 D.5702 ] [102])
                (const_int 8 [0x8])) [0 MEM[(void *)_80]+8 S8 A8])
        (reg:DI 3 bx [412])) 4t_cv.cpp:123 89 {*movdi_internal}
     (nil))
(insn 257 679 258 15 (set (mem:SI (plus:DI (reg/f:DI 0 ax [orig:102 D.5702 ] [102])
                (const_int 16 [0x10])) [0 MEM[(void *)_80]+16 S4 A8])
        (const_int 1818386796 [0x6c62616c])) 4t_cv.cpp:123 90 {*movsi_internal}
     (nil))
(insn 258 257 259 15 (set (mem:HI (plus:DI (reg/f:DI 0 ax [orig:102 D.5702 ] [102])
                (const_int 20 [0x14])) [0 MEM[(void *)_80]+20 S2 A8])
        (const_int 101 [0x65])) 4t_cv.cpp:123 92 {*movhi_internal}
     (nil))
(insn 259 258 644 15 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                        (const_int -2840 [0xfffffffffffff4e8])) [0 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -2840 [0xfffffffffffff4e8])) [0 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:121 217 {*addsi_1}
     (nil))
(jump_insn 644 259 645 15 (set (pc)
        (label_ref 260)) 4t_cv.cpp:121 654 {jump}
     (nil)
 -> 260)
;;  succ:       14 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

(barrier 645 644 263)
;; basic block 16, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 15, next block 17, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       14
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
(code_label 263 645 264 16 9 "" [1 uses])
(note 264 263 714 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 714 264 266 16 (set (reg:DI 37 r8 [306])
        (plus:DI (reg/f:DI 6 bp)
            (const_int -2844 [0xfffffffffffff4e4]))) 4t_cv.cpp:253 214 {*leadi}
     (nil))
(insn 266 714 267 16 (set (reg:DI 5 di [307])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -2864 [0xfffffffffffff4d0])) [0 argv+0 S8 A64])) 4t_cv.cpp:253 89 {*movdi_internal}
     (nil))
(insn 267 266 715 16 (set (reg:SI 2 cx [308])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -2852 [0xfffffffffffff4dc])) [0 argc+0 S4 A32])) 4t_cv.cpp:253 90 {*movsi_internal}
     (nil))
(insn 715 267 716 16 (set (reg:DI 1 dx [309])
        (plus:DI (reg/f:DI 6 bp)
            (const_int -2576 [0xfffffffffffff5f0]))) 4t_cv.cpp:253 214 {*leadi}
     (nil))
(insn 716 715 717 16 (set (reg:DI 4 si [310])
        (plus:DI (reg/f:DI 6 bp)
            (const_int -1824 [0xfffffffffffff8e0]))) 4t_cv.cpp:253 214 {*leadi}
     (nil))
(insn 717 716 271 16 (set (reg:DI 0 ax [311])
        (plus:DI (reg/f:DI 6 bp)
            (const_int -2720 [0xfffffffffffff560]))) 4t_cv.cpp:253 214 {*leadi}
     (nil))
(insn 271 717 272 16 (set (reg:DI 38 r9)
        (reg:DI 37 r8 [306])) 4t_cv.cpp:253 89 {*movdi_internal}
     (nil))
(insn 272 271 276 16 (set (reg:DI 37 r8)
        (reg:DI 5 di [307])) 4t_cv.cpp:253 89 {*movdi_internal}
     (nil))
(insn 276 272 277 16 (set (reg:DI 5 di)
        (reg:DI 0 ax [311])) 4t_cv.cpp:253 89 {*movdi_internal}
     (nil))
(call_insn 277 276 718 16 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_Z12command_lineP10PreprocessP7IOFilesP12Procpar_infoiPPcPi") [flags 0x41]  <function_decl 0x7f9acfba0d80 command_line>) [0 command_line S1 A8])
            (const_int 0 [0]))) 4t_cv.cpp:253 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:SI (use (reg:SI 2 cx))
                    (expr_list:DI (use (reg:DI 37 r8))
                        (expr_list:DI (use (reg:DI 38 r9))
                            (nil))))))))
(insn 718 277 719 16 (set (reg:DI 0 ax [312])
        (plus:DI (reg/f:DI 6 bp)
            (const_int -1824 [0xfffffffffffff8e0]))) 4t_cv.cpp:263 214 {*leadi}
     (nil))
(insn 719 718 720 16 (set (reg:DI 1 dx [313])
        (plus:DI (reg:DI 0 ax [312])
            (const_int 1024 [0x400]))) 4t_cv.cpp:263 214 {*leadi}
     (nil))
(insn 720 719 281 16 (set (reg:DI 0 ax [314])
        (plus:DI (reg/f:DI 6 bp)
            (const_int -2576 [0xfffffffffffff5f0]))) 4t_cv.cpp:263 214 {*leadi}
     (nil))
(insn 281 720 282 16 (set (reg:DI 4 si)
        (reg:DI 1 dx [313])) 4t_cv.cpp:263 89 {*movdi_internal}
     (nil))
(insn 282 281 283 16 (set (reg:DI 5 di)
        (reg:DI 0 ax [314])) 4t_cv.cpp:263 89 {*movdi_internal}
     (nil))
(call_insn 283 282 284 16 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_Z12read_procparP12Procpar_infoPc") [flags 0x41]  <function_decl 0x7f9acfba0e58 read_procpar>) [0 read_procpar S1 A8])
            (const_int 0 [0]))) 4t_cv.cpp:263 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (nil))))
(insn 284 283 285 16 (set (reg:SI 0 ax [orig:103 D.5695 ] [103])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -2844 [0xfffffffffffff4e4])) [0 fid+0 S4 A32])) 4t_cv.cpp:270 90 {*movsi_internal}
     (nil))
(insn 285 284 286 16 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:103 D.5695 ] [103])
            (const_int 1 [0x1]))) 4t_cv.cpp:270 7 {*cmpsi_1}
     (nil))
(jump_insn 286 285 287 16 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 295)
            (pc))) 4t_cv.cpp:270 612 {*jcc_1}
     (nil)
 -> 295)
;;  succ:       17 (FALLTHRU)
;;              18
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 17, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 16, next block 18, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       16 (FALLTHRU)
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
(note 287 286 711 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 711 287 712 17 (set (reg:DI 0 ax [315])
        (plus:DI (reg/f:DI 6 bp)
            (const_int -1824 [0xfffffffffffff8e0]))) 4t_cv.cpp:271 214 {*leadi}
     (nil))
(insn 712 711 713 17 (set (reg:DI 1 dx [316])
        (plus:DI (reg:DI 0 ax [315])
            (const_int 1280 [0x500]))) 4t_cv.cpp:271 214 {*leadi}
     (nil))
(insn 713 712 291 17 (set (reg:DI 0 ax [317])
        (plus:DI (reg/f:DI 6 bp)
            (const_int -2576 [0xfffffffffffff5f0]))) 4t_cv.cpp:271 214 {*leadi}
     (nil))
(insn 291 713 292 17 (parallel [
            (set (reg:DI 0 ax [318])
                (plus:DI (reg:DI 0 ax [317])
                    (const_int 376 [0x178])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:271 218 {*adddi_1}
     (nil))
(insn 292 291 293 17 (set (reg:DI 4 si)
        (reg:DI 1 dx [316])) 4t_cv.cpp:271 89 {*movdi_internal}
     (nil))
(insn 293 292 294 17 (set (reg:DI 5 di)
        (reg:DI 0 ax [318])) 4t_cv.cpp:271 89 {*movdi_internal}
     (nil))
(call_insn 294 293 295 17 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_Z12read_procparP12Procpar_infoPc") [flags 0x41]  <function_decl 0x7f9acfba0e58 read_procpar>) [0 read_procpar S1 A8])
            (const_int 0 [0]))) 4t_cv.cpp:271 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (nil))))
;;  succ:       18 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 18, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 17, next block 19, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       16
;;              17 (FALLTHRU)
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
(code_label 295 294 296 18 11 "" [1 uses])
(note 296 295 297 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 297 296 298 18 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC16") [flags 0x2]  <var_decl 0x7f9acf810240 *.LC16>)) 4t_cv.cpp:275 89 {*movdi_internal}
     (nil))
(call_insn 298 297 299 18 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7f9acfccf000 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) 4t_cv.cpp:275 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(call_insn 299 298 301 18 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_Z11IsBigEndianv") [flags 0x3]  <function_decl 0x7f9acfbca000 IsBigEndian>) [0 IsBigEndian S1 A8])
            (const_int 0 [0]))) 4t_cv.cpp:277 669 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (nil))
(insn 301 299 302 18 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:104 D.5695 ] [104])
            (const_int 0 [0]))) 4t_cv.cpp:277 3 {*cmpsi_ccno_1}
     (nil))
(insn 302 301 303 18 (set (reg:QI 0 ax [orig:105 D.5696 ] [105])
        (ne:QI (reg:CCZ 17 flags)
            (const_int 0 [0]))) 4t_cv.cpp:277 607 {*setcc_qi}
     (nil))
(insn 303 302 304 18 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 0 ax [orig:105 D.5696 ] [105])
            (const_int 0 [0]))) 4t_cv.cpp:277 1 {*cmpqi_ccno_1}
     (nil))
(jump_insn 304 303 305 18 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 310)
            (pc))) 4t_cv.cpp:277 612 {*jcc_1}
     (nil)
 -> 310)
;;  succ:       19 (FALLTHRU)
;;              20
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 19, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 18, next block 20, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       18 (FALLTHRU)
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
(note 305 304 306 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 306 305 307 19 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC17") [flags 0x2]  <var_decl 0x7f9acf8102d0 *.LC17>)) 4t_cv.cpp:278 89 {*movdi_internal}
     (nil))
(call_insn 307 306 646 19 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7f9acfccf000 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) 4t_cv.cpp:278 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(jump_insn 646 307 647 19 (set (pc)
        (label_ref 314)) 654 {jump}
     (nil)
 -> 314)
;;  succ:       21 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

(barrier 647 646 310)
;; basic block 20, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 19, next block 21, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       18
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
(code_label 310 647 311 20 12 "" [1 uses])
(note 311 310 312 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 312 311 313 20 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC18") [flags 0x2]  <var_decl 0x7f9acf810360 *.LC18>)) 4t_cv.cpp:281 89 {*movdi_internal}
     (nil))
(call_insn 313 312 314 20 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7f9acfccf000 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) 4t_cv.cpp:281 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;  succ:       21 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 21, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 20, next block 22, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       20 (FALLTHRU)
;;              19 [100.0%] 
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
(code_label 314 313 315 21 13 "" [1 uses])
(note 315 314 702 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 702 315 317 21 (set (reg:DI 38 r9 [319])
        (plus:DI (reg/f:DI 6 bp)
            (const_int -2784 [0xfffffffffffff520]))) 4t_cv.cpp:284 214 {*leadi}
     (nil))
(insn 317 702 318 21 (set (reg:DI 37 r8 [320])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -2808 [0xfffffffffffff508])) [0 block_header+0 S8 A64])) 4t_cv.cpp:284 89 {*movdi_internal}
     (nil))
(insn 318 317 703 21 (set (reg:DI 2 cx [321])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -2816 [0xfffffffffffff500])) [0 main_header+0 S8 A64])) 4t_cv.cpp:284 89 {*movdi_internal}
     (nil))
(insn 703 318 704 21 (set (reg:DI 1 dx [322])
        (plus:DI (reg/f:DI 6 bp)
            (const_int -1824 [0xfffffffffffff8e0]))) 4t_cv.cpp:284 214 {*leadi}
     (nil))
(insn 704 703 705 21 (set (reg:DI 4 si [323])
        (plus:DI (reg/f:DI 6 bp)
            (const_int -2720 [0xfffffffffffff560]))) 4t_cv.cpp:284 214 {*leadi}
     (nil))
(insn 705 704 322 21 (set (reg:DI 0 ax [324])
        (plus:DI (reg/f:DI 6 bp)
            (const_int -2844 [0xfffffffffffff4e4]))) 4t_cv.cpp:284 214 {*leadi}
     (nil))
(insn 322 705 706 21 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:284 218 {*adddi_1}
     (expr_list:REG_ARGS_SIZE (const_int 8 [0x8])
        (nil)))
(insn 706 322 324 21 (set (reg:DI 5 di [325])
        (plus:DI (reg/f:DI 6 bp)
            (const_int -2832 [0xfffffffffffff4f0]))) 4t_cv.cpp:284 214 {*leadi}
     (nil))
(insn 324 706 707 21 (set (mem/f:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A64])
        (reg:DI 5 di [325])) 4t_cv.cpp:284 65 {*pushdi2_rex64}
     (expr_list:REG_ARGS_SIZE (const_int 16 [0x10])
        (nil)))
(insn 707 324 326 21 (set (reg:DI 5 di [326])
        (plus:DI (reg/f:DI 6 bp)
            (const_int -2736 [0xfffffffffffff550]))) 4t_cv.cpp:284 214 {*leadi}
     (nil))
(insn 326 707 708 21 (set (mem/f:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A64])
        (reg:DI 5 di [326])) 4t_cv.cpp:284 65 {*pushdi2_rex64}
     (expr_list:REG_ARGS_SIZE (const_int 24 [0x18])
        (nil)))
(insn 708 326 328 21 (set (reg:DI 5 di [327])
        (plus:DI (reg/f:DI 6 bp)
            (const_int -2752 [0xfffffffffffff540]))) 4t_cv.cpp:284 214 {*leadi}
     (nil))
(insn 328 708 709 21 (set (mem/f:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A64])
        (reg:DI 5 di [327])) 4t_cv.cpp:284 65 {*pushdi2_rex64}
     (expr_list:REG_ARGS_SIZE (const_int 32 [0x20])
        (nil)))
(insn 709 328 330 21 (set (reg:DI 5 di [328])
        (plus:DI (reg/f:DI 6 bp)
            (const_int -2800 [0xfffffffffffff510]))) 4t_cv.cpp:284 214 {*leadi}
     (nil))
(insn 330 709 710 21 (set (mem/f:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A64])
        (reg:DI 5 di [328])) 4t_cv.cpp:284 65 {*pushdi2_rex64}
     (expr_list:REG_ARGS_SIZE (const_int 40 [0x28])
        (nil)))
(insn 710 330 332 21 (set (reg:DI 5 di [329])
        (plus:DI (reg/f:DI 6 bp)
            (const_int -2768 [0xfffffffffffff530]))) 4t_cv.cpp:284 214 {*leadi}
     (nil))
(insn 332 710 338 21 (set (mem/f:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A64])
        (reg:DI 5 di [329])) 4t_cv.cpp:284 65 {*pushdi2_rex64}
     (expr_list:REG_ARGS_SIZE (const_int 48 [0x30])
        (nil)))
(insn 338 332 339 21 (set (reg:DI 5 di)
        (reg:DI 0 ax [324])) 4t_cv.cpp:284 89 {*movdi_internal}
     (nil))
(call_insn 339 338 340 21 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_Z9read_dataPiP10PreprocessP7IOFilesPP16Data_file_headerPP17Data_block_headerP10Precision2PP8_IO_FILEP10Precision1PPfSI_P12Endian_Check") [flags 0x41]  <function_decl 0x7f9acfbc3000 read_data>) [0 read_data S1 A8])
            (const_int 48 [0x30]))) 4t_cv.cpp:284 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (expr_list:DI (use (reg:DI 37 r8))
                        (expr_list:DI (use (reg:DI 38 r9))
                            (nil))))))))
(insn 340 339 341 21 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 48 [0x30])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:284 218 {*adddi_1}
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (nil)))
(insn 341 340 459 21 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -2840 [0xfffffffffffff4e8])) [0 i+0 S4 A32])
        (const_int 0 [0])) 4t_cv.cpp:289 90 {*movsi_internal}
     (nil))
;;  succ:       22 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 22, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 21, next block 23, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       21 (FALLTHRU)
;;              33 [100.0%] 
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
(code_label 459 341 342 22 20 "" [1 uses])
(note 342 459 343 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(insn 343 342 344 22 (set (reg:SI 0 ax [orig:106 D.5695 ] [106])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -2844 [0xfffffffffffff4e4])) [0 fid+0 S4 A32])) 4t_cv.cpp:289 90 {*movsi_internal}
     (nil))
(insn 344 343 345 22 (parallel [
            (set (reg:SI 0 ax [orig:107 D.5695 ] [107])
                (plus:SI (reg:SI 0 ax [orig:106 D.5695 ] [106])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:289 217 {*addsi_1}
     (nil))
(insn 345 344 346 22 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:107 D.5695 ] [107])
            (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -2840 [0xfffffffffffff4e8])) [0 i+0 S4 A32]))) 4t_cv.cpp:289 7 {*cmpsi_1}
     (nil))
(jump_insn 346 345 347 22 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 462)
            (pc))) 4t_cv.cpp:289 612 {*jcc_1}
     (nil)
 -> 462)
;;  succ:       34
;;              23 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 23, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 22, next block 24, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       22 (FALLTHRU)
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 17 [flags]
(note 347 346 348 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(insn 348 347 349 23 (set (reg:SI 0 ax [330])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -2840 [0xfffffffffffff4e8])) [0 i+0 S4 A32])) 4t_cv.cpp:295 90 {*movsi_internal}
     (nil))
(insn 349 348 701 23 (set (reg:DI 0 ax [orig:108 D.5697 ] [108])
        (sign_extend:DI (reg:SI 0 ax [330]))) 4t_cv.cpp:295 142 {*extendsidi2_rex64}
     (nil))
(insn 701 349 351 23 (set (reg:DI 1 dx [orig:109 D.5697 ] [109])
        (mult:DI (reg:DI 0 ax [orig:108 D.5697 ] [108])
            (const_int 8 [0x8]))) 4t_cv.cpp:295 214 {*leadi}
     (nil))
(insn 351 701 352 23 (set (reg/f:DI 0 ax [331])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -2816 [0xfffffffffffff500])) [0 main_header+0 S8 A64])) 4t_cv.cpp:295 89 {*movdi_internal}
     (nil))
(insn 352 351 353 23 (parallel [
            (set (reg/f:DI 0 ax [orig:110 D.5698 ] [110])
                (plus:DI (reg/f:DI 0 ax [331])
                    (reg:DI 1 dx [orig:109 D.5697 ] [109])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:295 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -2800 [0xfffffffffffff510])) [0 main_header+0 S8 A64])
            (reg:DI 1 dx [orig:109 D.5697 ] [109]))
        (nil)))
(insn 353 352 354 23 (set (reg/f:DI 0 ax [orig:111 D.5703 ] [111])
        (mem/f:DI (reg/f:DI 0 ax [orig:110 D.5698 ] [110]) [0 *_100+0 S8 A64])) 4t_cv.cpp:295 89 {*movdi_internal}
     (nil))
(insn 354 353 355 23 (set (reg:HI 0 ax [orig:112 D.5704 ] [112])
        (mem/j:HI (plus:DI (reg/f:DI 0 ax [orig:111 D.5703 ] [111])
                (const_int 26 [0x1a])) [0 _101->status.number+0 S2 A16])) 4t_cv.cpp:295 92 {*movhi_internal}
     (nil))
(insn 355 354 356 23 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:HI 0 ax [orig:112 D.5704 ] [112])
            (const_int 69 [0x45]))) 4t_cv.cpp:295 6 {*cmphi_1}
     (nil))
(jump_insn 356 355 357 23 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 391)
            (pc))) 4t_cv.cpp:295 612 {*jcc_1}
     (nil)
 -> 391)
;;  succ:       24 (FALLTHRU)
;;              27
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 24, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 23, next block 25, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       23 (FALLTHRU)
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	
(note 357 356 358 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(insn 358 357 388 24 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -2836 [0xfffffffffffff4ec])) [0 j+0 S4 A32])
        (const_int 0 [0])) 4t_cv.cpp:296 90 {*movsi_internal}
     (nil))
;;  succ:       25 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 25, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 24, next block 26, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       24 (FALLTHRU)
;;              26 [100.0%] 
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 17 [flags]
(code_label 388 358 359 25 17 "" [1 uses])
(note 359 388 360 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(insn 360 359 361 25 (set (reg:SI 0 ax [332])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -2840 [0xfffffffffffff4e8])) [0 i+0 S4 A32])) 4t_cv.cpp:296 90 {*movsi_internal}
     (nil))
(insn 361 360 700 25 (set (reg:DI 0 ax [orig:113 D.5697 ] [113])
        (sign_extend:DI (reg:SI 0 ax [332]))) 4t_cv.cpp:296 142 {*extendsidi2_rex64}
     (nil))
(insn 700 361 363 25 (set (reg:DI 1 dx [orig:114 D.5697 ] [114])
        (mult:DI (reg:DI 0 ax [orig:113 D.5697 ] [113])
            (const_int 8 [0x8]))) 4t_cv.cpp:296 214 {*leadi}
     (nil))
(insn 363 700 364 25 (set (reg/f:DI 0 ax [333])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -2816 [0xfffffffffffff500])) [0 main_header+0 S8 A64])) 4t_cv.cpp:296 89 {*movdi_internal}
     (nil))
(insn 364 363 365 25 (parallel [
            (set (reg/f:DI 0 ax [orig:115 D.5698 ] [115])
                (plus:DI (reg/f:DI 0 ax [333])
                    (reg:DI 1 dx [orig:114 D.5697 ] [114])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:296 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -2800 [0xfffffffffffff510])) [0 main_header+0 S8 A64])
            (reg:DI 1 dx [orig:114 D.5697 ] [114]))
        (nil)))
(insn 365 364 366 25 (set (reg/f:DI 0 ax [orig:116 D.5703 ] [116])
        (mem/f:DI (reg/f:DI 0 ax [orig:115 D.5698 ] [115]) [0 *_106+0 S8 A64])) 4t_cv.cpp:296 89 {*movdi_internal}
     (nil))
(insn 366 365 367 25 (set (reg:SI 0 ax [orig:117 D.5695 ] [117])
        (mem/j:SI (plus:DI (reg/f:DI 0 ax [orig:116 D.5703 ] [116])
                (const_int 8 [0x8])) [0 _107->np.number+0 S4 A32])) 4t_cv.cpp:296 90 {*movsi_internal}
     (nil))
(insn 367 366 368 25 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:117 D.5695 ] [117])
            (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -2836 [0xfffffffffffff4ec])) [0 j+0 S4 A32]))) 4t_cv.cpp:296 7 {*cmpsi_1}
     (nil))
(jump_insn 368 367 369 25 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 456)
            (pc))) 4t_cv.cpp:296 612 {*jcc_1}
     (nil)
 -> 456)
;;  succ:       33
;;              26 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 26, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 25, next block 27, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       25 (FALLTHRU)
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 17 [flags] 21 [xmm0]
(note 369 368 370 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(insn 370 369 371 26 (set (reg:SI 0 ax [335])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -2840 [0xfffffffffffff4e8])) [0 i+0 S4 A32])) 4t_cv.cpp:298 90 {*movsi_internal}
     (nil))
(insn 371 370 372 26 (set (reg:DI 0 ax [334])
        (sign_extend:DI (reg:SI 0 ax [335]))) 4t_cv.cpp:298 142 {*extendsidi2_rex64}
     (nil))
(insn 372 371 373 26 (set (reg/f:DI 0 ax [orig:118 D.5705 ] [118])
        (mem/f/j:DI (plus:DI (plus:DI (mult:DI (reg:DI 0 ax [334])
                        (const_int 8 [0x8]))
                    (reg/f:DI 6 bp))
                (const_int -2752 [0xfffffffffffff540])) [0 out_data S8 A64])) 4t_cv.cpp:298 89 {*movdi_internal}
     (nil))
(insn 373 372 374 26 (set (reg:SI 1 dx [336])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -2836 [0xfffffffffffff4ec])) [0 j+0 S4 A32])) 4t_cv.cpp:298 90 {*movsi_internal}
     (nil))
(insn 374 373 375 26 (set (reg:DI 1 dx [orig:119 D.5697 ] [119])
        (sign_extend:DI (reg:SI 1 dx [336]))) 4t_cv.cpp:298 142 {*extendsidi2_rex64}
     (nil))
(insn 375 374 376 26 (parallel [
            (set (reg:DI 1 dx [orig:120 D.5697 ] [120])
                (ashift:DI (reg:DI 1 dx [orig:119 D.5697 ] [119])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:298 512 {*ashldi3_1}
     (nil))
(insn 376 375 377 26 (parallel [
            (set (reg/f:DI 1 dx [orig:121 D.5705 ] [121])
                (plus:DI (reg:DI 1 dx [orig:120 D.5697 ] [120])
                    (reg/f:DI 0 ax [orig:118 D.5705 ] [118])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:298 218 {*adddi_1}
     (nil))
(insn 377 376 378 26 (set (reg:SI 0 ax [338])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -2840 [0xfffffffffffff4e8])) [0 i+0 S4 A32])) 4t_cv.cpp:298 90 {*movsi_internal}
     (nil))
(insn 378 377 379 26 (set (reg:DI 0 ax [337])
        (sign_extend:DI (reg:SI 0 ax [338]))) 4t_cv.cpp:298 142 {*extendsidi2_rex64}
     (nil))
(insn 379 378 380 26 (set (reg/f:DI 0 ax [orig:122 D.5706 ] [122])
        (mem/f/j:DI (plus:DI (plus:DI (mult:DI (reg:DI 0 ax [337])
                        (const_int 8 [0x8]))
                    (reg/f:DI 6 bp))
                (const_int -2784 [0xfffffffffffff520])) [0 switch_data[i_4].lo+0 S8 A64])) 4t_cv.cpp:298 89 {*movdi_internal}
     (nil))
(insn 380 379 381 26 (set (reg:SI 2 cx [339])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -2836 [0xfffffffffffff4ec])) [0 j+0 S4 A32])) 4t_cv.cpp:298 90 {*movsi_internal}
     (nil))
(insn 381 380 382 26 (set (reg:DI 2 cx [orig:123 D.5697 ] [123])
        (sign_extend:DI (reg:SI 2 cx [339]))) 4t_cv.cpp:298 142 {*extendsidi2_rex64}
     (nil))
(insn 382 381 383 26 (parallel [
            (set (reg:DI 2 cx [orig:124 D.5697 ] [124])
                (ashift:DI (reg:DI 2 cx [orig:123 D.5697 ] [123])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:298 512 {*ashldi3_1}
     (nil))
(insn 383 382 384 26 (parallel [
            (set (reg/f:DI 0 ax [orig:125 D.5706 ] [125])
                (plus:DI (reg/f:DI 0 ax [orig:122 D.5706 ] [122])
                    (reg:DI 2 cx [orig:124 D.5697 ] [124])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:298 218 {*adddi_1}
     (nil))
(insn 384 383 698 26 (set (reg:DI 0 ax [orig:126 D.5707 ] [126])
        (mem:DI (reg/f:DI 0 ax [orig:125 D.5706 ] [125]) [0 *_116+0 S8 A64])) 4t_cv.cpp:298 89 {*movdi_internal}
     (nil))
(insn 698 384 699 26 (set (reg:V4SF 21 xmm0 [orig:127 D.5708 ] [127])
        (const_vector:V4SF [
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
            ])) 4t_cv.cpp:298 1205 {*movv4sf_internal}
     (nil))
(insn 699 698 386 26 (set (reg:V4SF 21 xmm0 [orig:127 D.5708 ] [127])
        (vec_merge:V4SF (vec_duplicate:V4SF (float:SF (reg:DI 0 ax [orig:126 D.5707 ] [126])))
            (reg:V4SF 21 xmm0 [orig:127 D.5708 ] [127])
            (const_int 1 [0x1]))) 4t_cv.cpp:298 2115 {sse_cvtsi2ssq}
     (nil))
(insn 386 699 387 26 (set (mem:SF (reg/f:DI 1 dx [orig:121 D.5705 ] [121]) [0 *_112+0 S4 A32])
        (reg:SF 21 xmm0 [orig:127 D.5708 ] [127])) 4t_cv.cpp:298 129 {*movsf_internal}
     (nil))
(insn 387 386 648 26 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                        (const_int -2836 [0xfffffffffffff4ec])) [0 j+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -2836 [0xfffffffffffff4ec])) [0 j+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:296 217 {*addsi_1}
     (nil))
(jump_insn 648 387 649 26 (set (pc)
        (label_ref 388)) 4t_cv.cpp:296 654 {jump}
     (nil)
 -> 388)
;;  succ:       25 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

(barrier 649 648 391)
;; basic block 27, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 26, next block 28, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       23
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 17 [flags]
(code_label 391 649 392 27 15 "" [1 uses])
(note 392 391 393 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(insn 393 392 394 27 (set (reg:SI 0 ax [340])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -2840 [0xfffffffffffff4e8])) [0 i+0 S4 A32])) 4t_cv.cpp:305 90 {*movsi_internal}
     (nil))
(insn 394 393 697 27 (set (reg:DI 0 ax [orig:128 D.5697 ] [128])
        (sign_extend:DI (reg:SI 0 ax [340]))) 4t_cv.cpp:305 142 {*extendsidi2_rex64}
     (nil))
(insn 697 394 396 27 (set (reg:DI 1 dx [orig:129 D.5697 ] [129])
        (mult:DI (reg:DI 0 ax [orig:128 D.5697 ] [128])
            (const_int 8 [0x8]))) 4t_cv.cpp:305 214 {*leadi}
     (nil))
(insn 396 697 397 27 (set (reg/f:DI 0 ax [341])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -2816 [0xfffffffffffff500])) [0 main_header+0 S8 A64])) 4t_cv.cpp:305 89 {*movdi_internal}
     (nil))
(insn 397 396 398 27 (parallel [
            (set (reg/f:DI 0 ax [orig:130 D.5698 ] [130])
                (plus:DI (reg/f:DI 0 ax [341])
                    (reg:DI 1 dx [orig:129 D.5697 ] [129])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:305 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -2800 [0xfffffffffffff510])) [0 main_header+0 S8 A64])
            (reg:DI 1 dx [orig:129 D.5697 ] [129]))
        (nil)))
(insn 398 397 399 27 (set (reg/f:DI 0 ax [orig:131 D.5703 ] [131])
        (mem/f:DI (reg/f:DI 0 ax [orig:130 D.5698 ] [130]) [0 *_123+0 S8 A64])) 4t_cv.cpp:305 89 {*movdi_internal}
     (nil))
(insn 399 398 400 27 (set (reg:HI 0 ax [orig:132 D.5704 ] [132])
        (mem/j:HI (plus:DI (reg/f:DI 0 ax [orig:131 D.5703 ] [131])
                (const_int 26 [0x1a])) [0 _124->status.number+0 S2 A16])) 4t_cv.cpp:305 92 {*movhi_internal}
     (nil))
(insn 400 399 401 27 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:HI 0 ax [orig:132 D.5704 ] [132])
            (const_int 73 [0x49]))) 4t_cv.cpp:305 6 {*cmphi_1}
     (nil))
(jump_insn 401 400 402 27 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 422)
            (pc))) 4t_cv.cpp:305 612 {*jcc_1}
     (nil)
 -> 422)
;;  succ:       30
;;              28 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 28, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 27, next block 29, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       27 (FALLTHRU)
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 17 [flags]
(note 402 401 403 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(insn 403 402 404 28 (set (reg:SI 0 ax [342])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -2840 [0xfffffffffffff4e8])) [0 i+0 S4 A32])) 4t_cv.cpp:305 90 {*movsi_internal}
     (nil))
(insn 404 403 696 28 (set (reg:DI 0 ax [orig:133 D.5697 ] [133])
        (sign_extend:DI (reg:SI 0 ax [342]))) 4t_cv.cpp:305 142 {*extendsidi2_rex64}
     (nil))
(insn 696 404 406 28 (set (reg:DI 1 dx [orig:134 D.5697 ] [134])
        (mult:DI (reg:DI 0 ax [orig:133 D.5697 ] [133])
            (const_int 8 [0x8]))) 4t_cv.cpp:305 214 {*leadi}
     (nil))
(insn 406 696 407 28 (set (reg/f:DI 0 ax [343])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -2816 [0xfffffffffffff500])) [0 main_header+0 S8 A64])) 4t_cv.cpp:305 89 {*movdi_internal}
     (nil))
(insn 407 406 408 28 (parallel [
            (set (reg/f:DI 0 ax [orig:135 D.5698 ] [135])
                (plus:DI (reg/f:DI 0 ax [343])
                    (reg:DI 1 dx [orig:134 D.5697 ] [134])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:305 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -2800 [0xfffffffffffff510])) [0 main_header+0 S8 A64])
            (reg:DI 1 dx [orig:134 D.5697 ] [134]))
        (nil)))
(insn 408 407 409 28 (set (reg/f:DI 0 ax [orig:136 D.5703 ] [136])
        (mem/f:DI (reg/f:DI 0 ax [orig:135 D.5698 ] [135]) [0 *_128+0 S8 A64])) 4t_cv.cpp:305 89 {*movdi_internal}
     (nil))
(insn 409 408 410 28 (set (reg:HI 0 ax [orig:137 D.5704 ] [137])
        (mem/j:HI (plus:DI (reg/f:DI 0 ax [orig:136 D.5703 ] [136])
                (const_int 26 [0x1a])) [0 _129->status.number+0 S2 A16])) 4t_cv.cpp:305 92 {*movhi_internal}
     (nil))
(insn 410 409 411 28 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:HI 0 ax [orig:137 D.5704 ] [137])
            (const_int 2073 [0x819]))) 4t_cv.cpp:305 6 {*cmphi_1}
     (nil))
(jump_insn 411 410 412 28 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 422)
            (pc))) 4t_cv.cpp:305 612 {*jcc_1}
     (nil)
 -> 422)
;;  succ:       30
;;              29 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 29, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 28, next block 30, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       28 (FALLTHRU)
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 17 [flags]
(note 412 411 413 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(insn 413 412 414 29 (set (reg:SI 0 ax [344])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -2840 [0xfffffffffffff4e8])) [0 i+0 S4 A32])) 4t_cv.cpp:306 90 {*movsi_internal}
     (nil))
(insn 414 413 695 29 (set (reg:DI 0 ax [orig:138 D.5697 ] [138])
        (sign_extend:DI (reg:SI 0 ax [344]))) 4t_cv.cpp:306 142 {*extendsidi2_rex64}
     (nil))
(insn 695 414 416 29 (set (reg:DI 1 dx [orig:139 D.5697 ] [139])
        (mult:DI (reg:DI 0 ax [orig:138 D.5697 ] [138])
            (const_int 8 [0x8]))) 4t_cv.cpp:306 214 {*leadi}
     (nil))
(insn 416 695 417 29 (set (reg/f:DI 0 ax [345])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -2816 [0xfffffffffffff500])) [0 main_header+0 S8 A64])) 4t_cv.cpp:306 89 {*movdi_internal}
     (nil))
(insn 417 416 418 29 (parallel [
            (set (reg/f:DI 0 ax [orig:140 D.5698 ] [140])
                (plus:DI (reg/f:DI 0 ax [345])
                    (reg:DI 1 dx [orig:139 D.5697 ] [139])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:306 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -2800 [0xfffffffffffff510])) [0 main_header+0 S8 A64])
            (reg:DI 1 dx [orig:139 D.5697 ] [139]))
        (nil)))
(insn 418 417 419 29 (set (reg/f:DI 0 ax [orig:141 D.5703 ] [141])
        (mem/f:DI (reg/f:DI 0 ax [orig:140 D.5698 ] [140]) [0 *_133+0 S8 A64])) 4t_cv.cpp:306 89 {*movdi_internal}
     (nil))
(insn 419 418 420 29 (set (reg:HI 0 ax [orig:142 D.5704 ] [142])
        (mem/j:HI (plus:DI (reg/f:DI 0 ax [orig:141 D.5703 ] [141])
                (const_int 26 [0x1a])) [0 _134->status.number+0 S2 A16])) 4t_cv.cpp:306 92 {*movhi_internal}
     (nil))
(insn 420 419 421 29 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:HI 0 ax [orig:142 D.5704 ] [142])
            (const_int 201 [0xc9]))) 4t_cv.cpp:306 6 {*cmphi_1}
     (nil))
(jump_insn 421 420 422 29 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 456)
            (pc))) 4t_cv.cpp:306 612 {*jcc_1}
     (nil)
 -> 456)
;;  succ:       30 (FALLTHRU)
;;              33
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 30, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 29, next block 31, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       27
;;              28
;;              29 (FALLTHRU)
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	
(code_label 422 421 423 30 18 "" [2 uses])
(note 423 422 424 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
(insn 424 423 453 30 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -2836 [0xfffffffffffff4ec])) [0 j+0 S4 A32])
        (const_int 0 [0])) 4t_cv.cpp:307 90 {*movsi_internal}
     (nil))
;;  succ:       31 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 31, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 30, next block 32, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       30 (FALLTHRU)
;;              32 [100.0%] 
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 17 [flags]
(code_label 453 424 425 31 19 "" [1 uses])
(note 425 453 426 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
(insn 426 425 427 31 (set (reg:SI 0 ax [346])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -2840 [0xfffffffffffff4e8])) [0 i+0 S4 A32])) 4t_cv.cpp:307 90 {*movsi_internal}
     (nil))
(insn 427 426 694 31 (set (reg:DI 0 ax [orig:143 D.5697 ] [143])
        (sign_extend:DI (reg:SI 0 ax [346]))) 4t_cv.cpp:307 142 {*extendsidi2_rex64}
     (nil))
(insn 694 427 429 31 (set (reg:DI 1 dx [orig:144 D.5697 ] [144])
        (mult:DI (reg:DI 0 ax [orig:143 D.5697 ] [143])
            (const_int 8 [0x8]))) 4t_cv.cpp:307 214 {*leadi}
     (nil))
(insn 429 694 430 31 (set (reg/f:DI 0 ax [347])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -2816 [0xfffffffffffff500])) [0 main_header+0 S8 A64])) 4t_cv.cpp:307 89 {*movdi_internal}
     (nil))
(insn 430 429 431 31 (parallel [
            (set (reg/f:DI 0 ax [orig:145 D.5698 ] [145])
                (plus:DI (reg/f:DI 0 ax [347])
                    (reg:DI 1 dx [orig:144 D.5697 ] [144])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:307 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -2800 [0xfffffffffffff510])) [0 main_header+0 S8 A64])
            (reg:DI 1 dx [orig:144 D.5697 ] [144]))
        (nil)))
(insn 431 430 432 31 (set (reg/f:DI 0 ax [orig:146 D.5703 ] [146])
        (mem/f:DI (reg/f:DI 0 ax [orig:145 D.5698 ] [145]) [0 *_139+0 S8 A64])) 4t_cv.cpp:307 89 {*movdi_internal}
     (nil))
(insn 432 431 433 31 (set (reg:SI 0 ax [orig:147 D.5695 ] [147])
        (mem/j:SI (plus:DI (reg/f:DI 0 ax [orig:146 D.5703 ] [146])
                (const_int 8 [0x8])) [0 _140->np.number+0 S4 A32])) 4t_cv.cpp:307 90 {*movsi_internal}
     (nil))
(insn 433 432 434 31 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:147 D.5695 ] [147])
            (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -2836 [0xfffffffffffff4ec])) [0 j+0 S4 A32]))) 4t_cv.cpp:307 7 {*cmpsi_1}
     (nil))
(jump_insn 434 433 435 31 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 456)
            (pc))) 4t_cv.cpp:307 612 {*jcc_1}
     (nil)
 -> 456)
;;  succ:       33
;;              32 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 32, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 31, next block 33, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       31 (FALLTHRU)
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 17 [flags] 21 [xmm0]
(note 435 434 436 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
(insn 436 435 437 32 (set (reg:SI 0 ax [349])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -2840 [0xfffffffffffff4e8])) [0 i+0 S4 A32])) 4t_cv.cpp:309 90 {*movsi_internal}
     (nil))
(insn 437 436 438 32 (set (reg:DI 0 ax [348])
        (sign_extend:DI (reg:SI 0 ax [349]))) 4t_cv.cpp:309 142 {*extendsidi2_rex64}
     (nil))
(insn 438 437 439 32 (set (reg/f:DI 0 ax [orig:148 D.5705 ] [148])
        (mem/f/j:DI (plus:DI (plus:DI (mult:DI (reg:DI 0 ax [348])
                        (const_int 8 [0x8]))
                    (reg/f:DI 6 bp))
                (const_int -2752 [0xfffffffffffff540])) [0 out_data S8 A64])) 4t_cv.cpp:309 89 {*movdi_internal}
     (nil))
(insn 439 438 440 32 (set (reg:SI 1 dx [350])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -2836 [0xfffffffffffff4ec])) [0 j+0 S4 A32])) 4t_cv.cpp:309 90 {*movsi_internal}
     (nil))
(insn 440 439 441 32 (set (reg:DI 1 dx [orig:149 D.5697 ] [149])
        (sign_extend:DI (reg:SI 1 dx [350]))) 4t_cv.cpp:309 142 {*extendsidi2_rex64}
     (nil))
(insn 441 440 442 32 (parallel [
            (set (reg:DI 1 dx [orig:150 D.5697 ] [150])
                (ashift:DI (reg:DI 1 dx [orig:149 D.5697 ] [149])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:309 512 {*ashldi3_1}
     (nil))
(insn 442 441 443 32 (parallel [
            (set (reg/f:DI 1 dx [orig:151 D.5705 ] [151])
                (plus:DI (reg:DI 1 dx [orig:150 D.5697 ] [150])
                    (reg/f:DI 0 ax [orig:148 D.5705 ] [148])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:309 218 {*adddi_1}
     (nil))
(insn 443 442 444 32 (set (reg:SI 0 ax [352])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -2840 [0xfffffffffffff4e8])) [0 i+0 S4 A32])) 4t_cv.cpp:309 90 {*movsi_internal}
     (nil))
(insn 444 443 445 32 (set (reg:DI 0 ax [351])
        (sign_extend:DI (reg:SI 0 ax [352]))) 4t_cv.cpp:309 142 {*extendsidi2_rex64}
     (nil))
(insn 445 444 446 32 (set (reg/f:DI 0 ax [orig:152 D.5705 ] [152])
        (mem/f/j:DI (plus:DI (plus:DI (mult:DI (reg:DI 0 ax [351])
                        (const_int 8 [0x8]))
                    (reg/f:DI 6 bp))
                (const_int -2784 [0xfffffffffffff520])) [0 switch_data[i_4].fl+0 S8 A64])) 4t_cv.cpp:309 89 {*movdi_internal}
     (nil))
(insn 446 445 447 32 (set (reg:SI 2 cx [353])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -2836 [0xfffffffffffff4ec])) [0 j+0 S4 A32])) 4t_cv.cpp:309 90 {*movsi_internal}
     (nil))
(insn 447 446 448 32 (set (reg:DI 2 cx [orig:153 D.5697 ] [153])
        (sign_extend:DI (reg:SI 2 cx [353]))) 4t_cv.cpp:309 142 {*extendsidi2_rex64}
     (nil))
(insn 448 447 449 32 (parallel [
            (set (reg:DI 2 cx [orig:154 D.5697 ] [154])
                (ashift:DI (reg:DI 2 cx [orig:153 D.5697 ] [153])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:309 512 {*ashldi3_1}
     (nil))
(insn 449 448 450 32 (parallel [
            (set (reg/f:DI 0 ax [orig:155 D.5705 ] [155])
                (plus:DI (reg/f:DI 0 ax [orig:152 D.5705 ] [152])
                    (reg:DI 2 cx [orig:154 D.5697 ] [154])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:309 218 {*adddi_1}
     (nil))
(insn 450 449 451 32 (set (reg:SF 21 xmm0 [orig:156 D.5708 ] [156])
        (mem:SF (reg/f:DI 0 ax [orig:155 D.5705 ] [155]) [0 *_149+0 S4 A32])) 4t_cv.cpp:309 129 {*movsf_internal}
     (nil))
(insn 451 450 452 32 (set (mem:SF (reg/f:DI 1 dx [orig:151 D.5705 ] [151]) [0 *_145+0 S4 A32])
        (reg:SF 21 xmm0 [orig:156 D.5708 ] [156])) 4t_cv.cpp:309 129 {*movsf_internal}
     (nil))
(insn 452 451 650 32 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                        (const_int -2836 [0xfffffffffffff4ec])) [0 j+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -2836 [0xfffffffffffff4ec])) [0 j+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:307 217 {*addsi_1}
     (nil))
(jump_insn 650 452 651 32 (set (pc)
        (label_ref 453)) 4t_cv.cpp:307 654 {jump}
     (nil)
 -> 453)
;;  succ:       31 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

(barrier 651 650 456)
;; basic block 33, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 32, next block 34, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       25
;;              29
;;              31
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 17 [flags]
(code_label 456 651 457 33 16 "" [3 uses])
(note 457 456 458 33 [bb 33] NOTE_INSN_BASIC_BLOCK)
(insn 458 457 652 33 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                        (const_int -2840 [0xfffffffffffff4e8])) [0 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -2840 [0xfffffffffffff4e8])) [0 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:289 217 {*addsi_1}
     (nil))
(jump_insn 652 458 653 33 (set (pc)
        (label_ref 459)) 4t_cv.cpp:289 654 {jump}
     (nil)
 -> 459)
;;  succ:       22 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

(barrier 653 652 462)
;; basic block 34, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 33, next block 35, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       22
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
(code_label 462 653 463 34 14 "" [1 uses])
(note 463 462 464 34 [bb 34] NOTE_INSN_BASIC_BLOCK)
(insn 464 463 465 34 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC19") [flags 0x2]  <var_decl 0x7f9acf810480 *.LC19>)) 4t_cv.cpp:320 89 {*movdi_internal}
     (nil))
(call_insn 465 464 689 34 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7f9acfccf000 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) 4t_cv.cpp:320 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 689 465 690 34 (set (reg:DI 5 di [354])
        (plus:DI (reg/f:DI 6 bp)
            (const_int -2736 [0xfffffffffffff550]))) 4t_cv.cpp:321 214 {*leadi}
     (nil))
(insn 690 689 691 34 (set (reg:DI 2 cx [355])
        (plus:DI (reg/f:DI 6 bp)
            (const_int -2752 [0xfffffffffffff540]))) 4t_cv.cpp:321 214 {*leadi}
     (nil))
(insn 691 690 692 34 (set (reg:DI 1 dx [356])
        (plus:DI (reg/f:DI 6 bp)
            (const_int -2576 [0xfffffffffffff5f0]))) 4t_cv.cpp:321 214 {*leadi}
     (nil))
(insn 692 691 693 34 (set (reg:DI 4 si [357])
        (plus:DI (reg/f:DI 6 bp)
            (const_int -2720 [0xfffffffffffff560]))) 4t_cv.cpp:321 214 {*leadi}
     (nil))
(insn 693 692 471 34 (set (reg:DI 0 ax [358])
        (plus:DI (reg/f:DI 6 bp)
            (const_int -2844 [0xfffffffffffff4e4]))) 4t_cv.cpp:321 214 {*leadi}
     (nil))
(insn 471 693 475 34 (set (reg:DI 37 r8)
        (reg:DI 5 di [354])) 4t_cv.cpp:321 89 {*movdi_internal}
     (nil))
(insn 475 471 476 34 (set (reg:DI 5 di)
        (reg:DI 0 ax [358])) 4t_cv.cpp:321 89 {*movdi_internal}
     (nil))
(call_insn 476 475 477 34 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_Z11pre_processPiP10PreprocessP12Procpar_infoPPfS5_") [flags 0x41]  <function_decl 0x7f9acfbc35e8 pre_process>) [0 pre_process S1 A8])
            (const_int 0 [0]))) 4t_cv.cpp:321 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (expr_list:DI (use (reg:DI 37 r8))
                        (nil)))))))
(insn 477 476 478 34 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC20") [flags 0x2]  <var_decl 0x7f9acf810510 *.LC20>)) 4t_cv.cpp:324 89 {*movdi_internal}
     (nil))
(call_insn 478 477 479 34 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7f9acfccf000 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) 4t_cv.cpp:324 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 479 478 532 34 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -2840 [0xfffffffffffff4e8])) [0 i+0 S4 A32])
        (const_int 0 [0])) 4t_cv.cpp:325 90 {*movsi_internal}
     (nil))
;;  succ:       35 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 35, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 34, next block 36, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       34 (FALLTHRU)
;;              36 [100.0%] 
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
(code_label 532 479 480 35 22 "" [1 uses])
(note 480 532 481 35 [bb 35] NOTE_INSN_BASIC_BLOCK)
(insn 481 480 482 35 (set (reg:SI 0 ax [orig:157 D.5695 ] [157])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -2844 [0xfffffffffffff4e4])) [0 fid+0 S4 A32])) 4t_cv.cpp:325 90 {*movsi_internal}
     (nil))
(insn 482 481 483 35 (parallel [
            (set (reg:SI 0 ax [orig:158 D.5695 ] [158])
                (plus:SI (reg:SI 0 ax [orig:157 D.5695 ] [157])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:325 217 {*addsi_1}
     (nil))
(insn 483 482 484 35 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:158 D.5695 ] [158])
            (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -2840 [0xfffffffffffff4e8])) [0 i+0 S4 A32]))) 4t_cv.cpp:325 7 {*cmpsi_1}
     (nil))
(jump_insn 484 483 485 35 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 535)
            (pc))) 4t_cv.cpp:325 612 {*jcc_1}
     (nil)
 -> 535)
;;  succ:       37
;;              36 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 36, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 35, next block 37, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       35 (FALLTHRU)
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
(note 485 484 682 36 [bb 36] NOTE_INSN_BASIC_BLOCK)
(insn 682 485 487 36 (set (reg:DI 2 cx [359])
        (plus:DI (reg/f:DI 6 bp)
            (const_int -2720 [0xfffffffffffff560]))) 4t_cv.cpp:326 214 {*leadi}
     (nil))
(insn 487 682 488 36 (set (reg:SI 0 ax [361])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -2840 [0xfffffffffffff4e8])) [0 i+0 S4 A32])) 4t_cv.cpp:326 90 {*movsi_internal}
     (nil))
(insn 488 487 489 36 (set (reg:DI 1 dx [360])
        (sign_extend:DI (reg:SI 0 ax [361]))) 4t_cv.cpp:326 142 {*extendsidi2_rex64}
     (nil))
(insn 489 488 490 36 (set (reg:DI 0 ax [362])
        (reg:DI 1 dx [360])) 4t_cv.cpp:326 89 {*movdi_internal}
     (nil))
(insn 490 489 491 36 (parallel [
            (set (reg:DI 0 ax [362])
                (ashift:DI (reg:DI 0 ax [362])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:326 512 {*ashldi3_1}
     (nil))
(insn 491 490 492 36 (parallel [
            (set (reg:DI 0 ax [362])
                (plus:DI (reg:DI 0 ax [362])
                    (reg:DI 1 dx [360])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:326 218 {*adddi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 1 dx [360])
            (const_int 9 [0x9]))
        (nil)))
(insn 492 491 683 36 (parallel [
            (set (reg:DI 0 ax [363])
                (ashift:DI (reg:DI 0 ax [362])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:326 512 {*ashldi3_1}
     (nil))
(insn 683 492 684 36 (set (reg/f:DI 4 si [orig:159 D.5709 ] [159])
        (plus:DI (reg:DI 2 cx [359])
            (reg:DI 0 ax [362]))) 4t_cv.cpp:326 214 {*leadi}
     (nil))
(insn 684 683 496 36 (set (reg:DI 1 dx [364])
        (plus:DI (reg/f:DI 6 bp)
            (const_int -2576 [0xfffffffffffff5f0]))) 4t_cv.cpp:326 214 {*leadi}
     (nil))
(insn 496 684 497 36 (set (reg:SI 0 ax [366])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -2840 [0xfffffffffffff4e8])) [0 i+0 S4 A32])) 4t_cv.cpp:326 90 {*movsi_internal}
     (nil))
(insn 497 496 498 36 (set (reg:DI 0 ax [365])
        (sign_extend:DI (reg:SI 0 ax [366]))) 4t_cv.cpp:326 142 {*extendsidi2_rex64}
     (nil))
(insn 498 497 685 36 (parallel [
            (set (reg:DI 0 ax [367])
                (mult:DI (reg:DI 0 ax [365])
                    (const_int 376 [0x178])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:326 306 {*muldi3_1}
     (nil))
(insn 685 498 500 36 (set (reg/f:DI 38 r9 [orig:160 D.5710 ] [160])
        (plus:DI (reg:DI 1 dx [364])
            (reg:DI 0 ax [367]))) 4t_cv.cpp:326 214 {*leadi}
     (nil))
(insn 500 685 501 36 (set (reg:SI 0 ax [368])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -2840 [0xfffffffffffff4e8])) [0 i+0 S4 A32])) 4t_cv.cpp:326 90 {*movsi_internal}
     (nil))
(insn 501 500 686 36 (set (reg:DI 0 ax [orig:161 D.5697 ] [161])
        (sign_extend:DI (reg:SI 0 ax [368]))) 4t_cv.cpp:326 142 {*extendsidi2_rex64}
     (nil))
(insn 686 501 503 36 (set (reg:DI 1 dx [orig:162 D.5697 ] [162])
        (mult:DI (reg:DI 0 ax [orig:161 D.5697 ] [161])
            (const_int 8 [0x8]))) 4t_cv.cpp:326 214 {*leadi}
     (nil))
(insn 503 686 504 36 (set (reg/f:DI 0 ax [369])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -2808 [0xfffffffffffff508])) [0 block_header+0 S8 A64])) 4t_cv.cpp:326 89 {*movdi_internal}
     (nil))
(insn 504 503 505 36 (parallel [
            (set (reg/f:DI 0 ax [orig:163 D.5700 ] [163])
                (plus:DI (reg/f:DI 0 ax [369])
                    (reg:DI 1 dx [orig:162 D.5697 ] [162])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:326 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -2792 [0xfffffffffffff518])) [0 block_header+0 S8 A64])
            (reg:DI 1 dx [orig:162 D.5697 ] [162]))
        (nil)))
(insn 505 504 506 36 (set (reg/f:DI 2 cx [orig:164 D.5711 ] [164])
        (mem/f:DI (reg/f:DI 0 ax [orig:163 D.5700 ] [163]) [0 *_164+0 S8 A64])) 4t_cv.cpp:326 89 {*movdi_internal}
     (nil))
(insn 506 505 507 36 (set (reg:SI 0 ax [370])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -2840 [0xfffffffffffff4e8])) [0 i+0 S4 A32])) 4t_cv.cpp:326 90 {*movsi_internal}
     (nil))
(insn 507 506 687 36 (set (reg:DI 0 ax [orig:165 D.5697 ] [165])
        (sign_extend:DI (reg:SI 0 ax [370]))) 4t_cv.cpp:326 142 {*extendsidi2_rex64}
     (nil))
(insn 687 507 509 36 (set (reg:DI 1 dx [orig:166 D.5697 ] [166])
        (mult:DI (reg:DI 0 ax [orig:165 D.5697 ] [165])
            (const_int 8 [0x8]))) 4t_cv.cpp:326 214 {*leadi}
     (nil))
(insn 509 687 510 36 (set (reg/f:DI 0 ax [371])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -2816 [0xfffffffffffff500])) [0 main_header+0 S8 A64])) 4t_cv.cpp:326 89 {*movdi_internal}
     (nil))
(insn 510 509 511 36 (parallel [
            (set (reg/f:DI 0 ax [orig:167 D.5698 ] [167])
                (plus:DI (reg/f:DI 0 ax [371])
                    (reg:DI 1 dx [orig:166 D.5697 ] [166])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:326 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -2800 [0xfffffffffffff510])) [0 main_header+0 S8 A64])
            (reg:DI 1 dx [orig:166 D.5697 ] [166]))
        (nil)))
(insn 511 510 512 36 (set (reg/f:DI 1 dx [orig:168 D.5703 ] [168])
        (mem/f:DI (reg/f:DI 0 ax [orig:167 D.5698 ] [167]) [0 *_168+0 S8 A64])) 4t_cv.cpp:326 89 {*movdi_internal}
     (nil))
(insn 512 511 513 36 (set (reg:SI 0 ax [373])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -2840 [0xfffffffffffff4e8])) [0 i+0 S4 A32])) 4t_cv.cpp:326 90 {*movsi_internal}
     (nil))
(insn 513 512 514 36 (set (reg:DI 0 ax [372])
        (sign_extend:DI (reg:SI 0 ax [373]))) 4t_cv.cpp:326 142 {*extendsidi2_rex64}
     (nil))
(insn 514 513 688 36 (set (reg/f:DI 0 ax [orig:169 D.5705 ] [169])
        (mem/f/j:DI (plus:DI (plus:DI (mult:DI (reg:DI 0 ax [372])
                        (const_int 8 [0x8]))
                    (reg/f:DI 6 bp))
                (const_int -2752 [0xfffffffffffff540])) [0 out_data S8 A64])) 4t_cv.cpp:326 89 {*movdi_internal}
     (nil))
(insn 688 514 516 36 (set (reg:DI 5 di [374])
        (plus:DI (reg/f:DI 6 bp)
            (const_int -1824 [0xfffffffffffff8e0]))) 4t_cv.cpp:326 214 {*leadi}
     (nil))
(insn 516 688 517 36 (set (reg:SI 37 r8 [376])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -2840 [0xfffffffffffff4e8])) [0 i+0 S4 A32])) 4t_cv.cpp:326 90 {*movsi_internal}
     (nil))
(insn 517 516 518 36 (set (reg:DI 37 r8 [375])
        (sign_extend:DI (reg:SI 37 r8 [376]))) 4t_cv.cpp:326 142 {*extendsidi2_rex64}
     (nil))
(insn 518 517 519 36 (parallel [
            (set (reg:DI 37 r8 [377])
                (plus:DI (reg:DI 37 r8 [375])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:326 218 {*adddi_1}
     (nil))
(insn 519 518 520 36 (parallel [
            (set (reg:DI 37 r8 [378])
                (ashift:DI (reg:DI 37 r8 [377])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:326 512 {*ashldi3_1}
     (nil))
(insn 520 519 521 36 (parallel [
            (set (reg/f:DI 5 di [orig:170 D.5702 ] [170])
                (plus:DI (reg:DI 5 di [374])
                    (reg:DI 37 r8 [378])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:326 218 {*adddi_1}
     (nil))
(insn 521 520 522 36 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:327 218 {*adddi_1}
     (expr_list:REG_ARGS_SIZE (const_int 8 [0x8])
        (nil)))
(insn 522 521 524 36 (set (mem/f:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A64])
        (reg/f:DI 4 si [orig:159 D.5709 ] [159])) 4t_cv.cpp:327 65 {*pushdi2_rex64}
     (expr_list:REG_ARGS_SIZE (const_int 16 [0x10])
        (nil)))
(insn 524 522 527 36 (set (reg:SI 37 r8)
        (const_int 1 [0x1])) 4t_cv.cpp:327 90 {*movsi_internal}
     (nil))
(insn 527 524 529 36 (set (reg:DI 4 si)
        (reg/f:DI 0 ax [orig:169 D.5705 ] [169])) 4t_cv.cpp:327 89 {*movdi_internal}
     (nil))
(call_insn 529 527 530 36 (call (mem:QI (symbol_ref:DI ("_Z10fwrite_ascPcPfP16Data_file_headerP17Data_block_headeriP12Procpar_infoP10Preprocess") [flags 0x41]  <function_decl 0x7f9acfbc3438 fwrite_asc>) [0 fwrite_asc S1 A8])
        (const_int 16 [0x10])) 4t_cv.cpp:327 660 {*call}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (expr_list:SI (use (reg:SI 37 r8))
                        (expr_list:DI (use (reg:DI 38 r9))
                            (nil))))))))
(insn 530 529 531 36 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:327 218 {*adddi_1}
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (nil)))
(insn 531 530 654 36 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                        (const_int -2840 [0xfffffffffffff4e8])) [0 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -2840 [0xfffffffffffff4e8])) [0 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:325 217 {*addsi_1}
     (nil))
(jump_insn 654 531 655 36 (set (pc)
        (label_ref 532)) 4t_cv.cpp:325 654 {jump}
     (nil)
 -> 532)
;;  succ:       35 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

(barrier 655 654 535)
;; basic block 37, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 36, next block 38, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       35
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
(code_label 535 655 536 37 21 "" [1 uses])
(note 536 535 537 37 [bb 37] NOTE_INSN_BASIC_BLOCK)
(insn 537 536 538 37 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC21") [flags 0x2]  <var_decl 0x7f9acf8105a0 *.LC21>)) 4t_cv.cpp:331 89 {*movdi_internal}
     (nil))
(call_insn 538 537 680 37 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7f9acfccf000 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) 4t_cv.cpp:331 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 680 538 540 37 (set (reg:DI 0 ax [379])
        (plus:DI (reg/f:DI 6 bp)
            (const_int -1824 [0xfffffffffffff8e0]))) 4t_cv.cpp:332 214 {*leadi}
     (nil))
(insn 540 680 541 37 (parallel [
            (set (reg:DI 0 ax [380])
                (plus:DI (reg:DI 0 ax [379])
                    (const_int 512 [0x200])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:332 218 {*adddi_1}
     (nil))
(insn 541 540 542 37 (set (reg:DI 4 si)
        (reg:DI 0 ax [380])) 4t_cv.cpp:332 89 {*movdi_internal}
     (nil))
(insn 542 541 543 37 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC22") [flags 0x2]  <var_decl 0x7f9acf810630 *.LC22>)) 4t_cv.cpp:332 89 {*movdi_internal}
     (nil))
(insn 543 542 544 37 (set (reg:QI 0 ax)
        (const_int 0 [0])) 4t_cv.cpp:332 93 {*movqi_internal}
     (nil))
(call_insn 544 543 681 37 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("printf") [flags 0x41]  <function_decl 0x7f9acfcce5e8 printf>) [0 __builtin_printf S1 A8])
            (const_int 0 [0]))) 4t_cv.cpp:332 669 {*call_value}
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (nil)))))
(insn 681 544 546 37 (set (reg:DI 0 ax [381])
        (plus:DI (reg/f:DI 6 bp)
            (const_int -1824 [0xfffffffffffff8e0]))) 4t_cv.cpp:333 214 {*leadi}
     (nil))
(insn 546 681 547 37 (parallel [
            (set (reg:DI 0 ax [382])
                (plus:DI (reg:DI 0 ax [381])
                    (const_int 768 [0x300])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:333 218 {*adddi_1}
     (nil))
(insn 547 546 548 37 (set (reg:DI 4 si)
        (reg:DI 0 ax [382])) 4t_cv.cpp:333 89 {*movdi_internal}
     (nil))
(insn 548 547 549 37 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC23") [flags 0x2]  <var_decl 0x7f9acf8106c0 *.LC23>)) 4t_cv.cpp:333 89 {*movdi_internal}
     (nil))
(insn 549 548 550 37 (set (reg:QI 0 ax)
        (const_int 0 [0])) 4t_cv.cpp:333 93 {*movqi_internal}
     (nil))
(call_insn 550 549 551 37 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("printf") [flags 0x41]  <function_decl 0x7f9acfcce5e8 printf>) [0 __builtin_printf S1 A8])
            (const_int 0 [0]))) 4t_cv.cpp:333 669 {*call_value}
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (nil)))))
(insn 551 550 552 37 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC24") [flags 0x2]  <var_decl 0x7f9acf810750 *.LC24>)) 4t_cv.cpp:334 89 {*movdi_internal}
     (nil))
(call_insn 552 551 553 37 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7f9acfccf000 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) 4t_cv.cpp:334 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 553 552 574 37 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -2840 [0xfffffffffffff4e8])) [0 i+0 S4 A32])
        (const_int 0 [0])) 4t_cv.cpp:336 90 {*movsi_internal}
     (nil))
;;  succ:       38 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 38, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 37, next block 39, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       37 (FALLTHRU)
;;              41 [100.0%] 
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
(code_label 574 553 554 38 25 "" [1 uses])
(note 554 574 555 38 [bb 38] NOTE_INSN_BASIC_BLOCK)
(insn 555 554 556 38 (set (reg:SI 0 ax [orig:171 D.5695 ] [171])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -2844 [0xfffffffffffff4e4])) [0 fid+0 S4 A32])) 4t_cv.cpp:336 90 {*movsi_internal}
     (nil))
(insn 556 555 557 38 (parallel [
            (set (reg:SI 0 ax [orig:172 D.5695 ] [172])
                (plus:SI (reg:SI 0 ax [orig:171 D.5695 ] [171])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:336 217 {*addsi_1}
     (nil))
(insn 557 556 558 38 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:172 D.5695 ] [172])
            (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -2840 [0xfffffffffffff4e8])) [0 i+0 S4 A32]))) 4t_cv.cpp:336 7 {*cmpsi_1}
     (nil))
(jump_insn 558 557 559 38 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 577)
            (pc))) 4t_cv.cpp:336 612 {*jcc_1}
     (nil)
 -> 577)
;;  succ:       42
;;              39 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 39, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 38, next block 40, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       38 (FALLTHRU)
;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
(note 559 558 560 39 [bb 39] NOTE_INSN_BASIC_BLOCK)
(insn 560 559 561 39 (set (reg:SI 0 ax [384])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -2840 [0xfffffffffffff4e8])) [0 i+0 S4 A32])) 4t_cv.cpp:337 90 {*movsi_internal}
     (nil))
(insn 561 560 562 39 (set (reg:DI 0 ax [383])
        (sign_extend:DI (reg:SI 0 ax [384]))) 4t_cv.cpp:337 142 {*extendsidi2_rex64}
     (nil))
(insn 562 561 563 39 (set (reg/f:DI 0 ax [orig:173 D.5712 ] [173])
        (mem/f/j:DI (plus:DI (plus:DI (mult:DI (reg:DI 0 ax [383])
                        (const_int 8 [0x8]))
                    (reg/f:DI 6 bp))
                (const_int -2768 [0xfffffffffffff530])) [0 in_file S8 A64])) 4t_cv.cpp:337 89 {*movdi_internal}
     (nil))
(insn 563 562 564 39 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 0 ax [orig:173 D.5712 ] [173])
            (const_int 0 [0]))) 4t_cv.cpp:337 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 564 563 565 39 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 571)
            (pc))) 4t_cv.cpp:337 612 {*jcc_1}
     (nil)
 -> 571)
;;  succ:       40 (FALLTHRU)
;;              41
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 40, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 39, next block 41, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       39 (FALLTHRU)
;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
(note 565 564 566 40 [bb 40] NOTE_INSN_BASIC_BLOCK)
(insn 566 565 567 40 (set (reg:SI 0 ax [386])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -2840 [0xfffffffffffff4e8])) [0 i+0 S4 A32])) 4t_cv.cpp:338 90 {*movsi_internal}
     (nil))
(insn 567 566 568 40 (set (reg:DI 0 ax [385])
        (sign_extend:DI (reg:SI 0 ax [386]))) 4t_cv.cpp:338 142 {*extendsidi2_rex64}
     (nil))
(insn 568 567 569 40 (set (reg/f:DI 0 ax [orig:174 D.5712 ] [174])
        (mem/f/j:DI (plus:DI (plus:DI (mult:DI (reg:DI 0 ax [385])
                        (const_int 8 [0x8]))
                    (reg/f:DI 6 bp))
                (const_int -2768 [0xfffffffffffff530])) [0 in_file S8 A64])) 4t_cv.cpp:338 89 {*movdi_internal}
     (nil))
(insn 569 568 570 40 (set (reg:DI 5 di)
        (reg/f:DI 0 ax [orig:174 D.5712 ] [174])) 4t_cv.cpp:338 89 {*movdi_internal}
     (nil))
(call_insn 570 569 571 40 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("fclose") [flags 0x41]  <function_decl 0x7f9acfa8c1b0 fclose>) [0 fclose S1 A8])
            (const_int 0 [0]))) 4t_cv.cpp:338 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;  succ:       41 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 41, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 40, next block 42, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       39
;;              40 (FALLTHRU)
;; bb 41 artificial_defs: { }
;; bb 41 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 17 [flags]
(code_label 571 570 572 41 24 "" [1 uses])
(note 572 571 573 41 [bb 41] NOTE_INSN_BASIC_BLOCK)
(insn 573 572 656 41 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                        (const_int -2840 [0xfffffffffffff4e8])) [0 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -2840 [0xfffffffffffff4e8])) [0 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:336 217 {*addsi_1}
     (nil))
(jump_insn 656 573 657 41 (set (pc)
        (label_ref 574)) 4t_cv.cpp:336 654 {jump}
     (nil)
 -> 574)
;;  succ:       38 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

(barrier 657 656 577)
;; basic block 42, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 41, next block 43, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       38
;; bb 42 artificial_defs: { }
;; bb 42 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
(code_label 577 657 578 42 23 "" [1 uses])
(note 578 577 579 42 [bb 42] NOTE_INSN_BASIC_BLOCK)
(insn 579 578 580 42 (set (reg/f:DI 0 ax [orig:175 D.5706 ] [175])
        (mem/f/j/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -2800 [0xfffffffffffff510])) [0 in_data[0].lo+0 S8 A64])) 4t_cv.cpp:342 89 {*movdi_internal}
     (nil))
(insn 580 579 581 42 (set (reg:DI 5 di)
        (reg/f:DI 0 ax [orig:175 D.5706 ] [175])) 4t_cv.cpp:342 89 {*movdi_internal}
     (nil))
(call_insn 581 580 582 42 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41]  <function_decl 0x7f9acfcef1b0 free>) [0 __builtin_free S1 A8])
        (const_int 0 [0])) 4t_cv.cpp:342 660 {*call}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 582 581 583 42 (set (reg/f:DI 0 ax [orig:176 D.5706 ] [176])
        (mem/f/j/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -2784 [0xfffffffffffff520])) [0 switch_data[0].lo+0 S8 A64])) 4t_cv.cpp:343 89 {*movdi_internal}
     (nil))
(insn 583 582 584 42 (set (reg:DI 5 di)
        (reg/f:DI 0 ax [orig:176 D.5706 ] [176])) 4t_cv.cpp:343 89 {*movdi_internal}
     (nil))
(call_insn 584 583 585 42 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41]  <function_decl 0x7f9acfcef1b0 free>) [0 __builtin_free S1 A8])
        (const_int 0 [0])) 4t_cv.cpp:343 660 {*call}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 585 584 586 42 (set (reg:SI 0 ax [orig:177 D.5695 ] [177])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -2844 [0xfffffffffffff4e4])) [0 fid+0 S4 A32])) 4t_cv.cpp:345 90 {*movsi_internal}
     (nil))
(insn 586 585 587 42 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:177 D.5695 ] [177])
            (const_int 1 [0x1]))) 4t_cv.cpp:345 7 {*cmpsi_1}
     (nil))
(jump_insn 587 586 588 42 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 595)
            (pc))) 4t_cv.cpp:345 612 {*jcc_1}
     (nil)
 -> 595)
;;  succ:       43 (FALLTHRU)
;;              44
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 43, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 42, next block 44, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       42 (FALLTHRU)
;; bb 43 artificial_defs: { }
;; bb 43 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
(note 588 587 589 43 [bb 43] NOTE_INSN_BASIC_BLOCK)
(insn 589 588 590 43 (set (reg/f:DI 0 ax [orig:178 D.5706 ] [178])
        (mem/f/j/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -2792 [0xfffffffffffff518])) [0 in_data[1].lo+0 S8 A64])) 4t_cv.cpp:346 89 {*movdi_internal}
     (nil))
(insn 590 589 591 43 (set (reg:DI 5 di)
        (reg/f:DI 0 ax [orig:178 D.5706 ] [178])) 4t_cv.cpp:346 89 {*movdi_internal}
     (nil))
(call_insn 591 590 592 43 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41]  <function_decl 0x7f9acfcef1b0 free>) [0 __builtin_free S1 A8])
        (const_int 0 [0])) 4t_cv.cpp:346 660 {*call}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 592 591 593 43 (set (reg/f:DI 0 ax [orig:179 D.5706 ] [179])
        (mem/f/j/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -2776 [0xfffffffffffff528])) [0 switch_data[1].lo+0 S8 A64])) 4t_cv.cpp:347 89 {*movdi_internal}
     (nil))
(insn 593 592 594 43 (set (reg:DI 5 di)
        (reg/f:DI 0 ax [orig:179 D.5706 ] [179])) 4t_cv.cpp:347 89 {*movdi_internal}
     (nil))
(call_insn 594 593 595 43 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41]  <function_decl 0x7f9acfcef1b0 free>) [0 __builtin_free S1 A8])
        (const_int 0 [0])) 4t_cv.cpp:347 660 {*call}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;  succ:       44 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 44, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 43, next block 45, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       42
;;              43 (FALLTHRU)
;; bb 44 artificial_defs: { }
;; bb 44 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
(code_label 595 594 596 44 26 "" [1 uses])
(note 596 595 597 44 [bb 44] NOTE_INSN_BASIC_BLOCK)
(insn 597 596 598 44 (set (reg/f:DI 0 ax [orig:180 D.5705 ] [180])
        (mem/f/j/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -2752 [0xfffffffffffff540])) [0 out_data+0 S8 A64])) 4t_cv.cpp:352 89 {*movdi_internal}
     (nil))
(insn 598 597 599 44 (set (reg:DI 5 di)
        (reg/f:DI 0 ax [orig:180 D.5705 ] [180])) 4t_cv.cpp:352 89 {*movdi_internal}
     (nil))
(call_insn 599 598 600 44 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41]  <function_decl 0x7f9acfcef1b0 free>) [0 __builtin_free S1 A8])
        (const_int 0 [0])) 4t_cv.cpp:352 660 {*call}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 600 599 601 44 (set (reg/f:DI 0 ax [orig:181 D.5705 ] [181])
        (mem/f/j/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -2736 [0xfffffffffffff550])) [0 scratch_data+0 S8 A64])) 4t_cv.cpp:353 89 {*movdi_internal}
     (nil))
(insn 601 600 602 44 (set (reg:DI 5 di)
        (reg/f:DI 0 ax [orig:181 D.5705 ] [181])) 4t_cv.cpp:353 89 {*movdi_internal}
     (nil))
(call_insn 602 601 603 44 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41]  <function_decl 0x7f9acfcef1b0 free>) [0 __builtin_free S1 A8])
        (const_int 0 [0])) 4t_cv.cpp:353 660 {*call}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 603 602 604 44 (set (reg:SI 0 ax [orig:182 D.5695 ] [182])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -2844 [0xfffffffffffff4e4])) [0 fid+0 S4 A32])) 4t_cv.cpp:355 90 {*movsi_internal}
     (nil))
(insn 604 603 605 44 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:182 D.5695 ] [182])
            (const_int 1 [0x1]))) 4t_cv.cpp:355 7 {*cmpsi_1}
     (nil))
(jump_insn 605 604 606 44 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 613)
            (pc))) 4t_cv.cpp:355 612 {*jcc_1}
     (nil)
 -> 613)
;;  succ:       45 (FALLTHRU)
;;              46
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 45, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 44, next block 46, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       44 (FALLTHRU)
;; bb 45 artificial_defs: { }
;; bb 45 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
(note 606 605 607 45 [bb 45] NOTE_INSN_BASIC_BLOCK)
(insn 607 606 608 45 (set (reg/f:DI 0 ax [orig:183 D.5705 ] [183])
        (mem/f/j/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -2744 [0xfffffffffffff548])) [0 out_data+8 S8 A64])) 4t_cv.cpp:358 89 {*movdi_internal}
     (nil))
(insn 608 607 609 45 (set (reg:DI 5 di)
        (reg/f:DI 0 ax [orig:183 D.5705 ] [183])) 4t_cv.cpp:358 89 {*movdi_internal}
     (nil))
(call_insn 609 608 610 45 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41]  <function_decl 0x7f9acfcef1b0 free>) [0 __builtin_free S1 A8])
        (const_int 0 [0])) 4t_cv.cpp:358 660 {*call}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 610 609 611 45 (set (reg/f:DI 0 ax [orig:184 D.5705 ] [184])
        (mem/f/j/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -2728 [0xfffffffffffff558])) [0 scratch_data+8 S8 A64])) 4t_cv.cpp:359 89 {*movdi_internal}
     (nil))
(insn 611 610 612 45 (set (reg:DI 5 di)
        (reg/f:DI 0 ax [orig:184 D.5705 ] [184])) 4t_cv.cpp:359 89 {*movdi_internal}
     (nil))
(call_insn 612 611 613 45 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41]  <function_decl 0x7f9acfcef1b0 free>) [0 __builtin_free S1 A8])
        (const_int 0 [0])) 4t_cv.cpp:359 660 {*call}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;  succ:       46 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 46, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 45, next block 47, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       44
;;              45 (FALLTHRU)
;; bb 46 artificial_defs: { }
;; bb 46 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
(code_label 613 612 614 46 27 "" [1 uses])
(note 614 613 615 46 [bb 46] NOTE_INSN_BASIC_BLOCK)
(insn 615 614 616 46 (set (reg:DI 0 ax [387])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -2816 [0xfffffffffffff500])) [0 main_header+0 S8 A64])) 4t_cv.cpp:362 89 {*movdi_internal}
     (nil))
(insn 616 615 617 46 (set (reg:DI 5 di)
        (reg:DI 0 ax [387])) 4t_cv.cpp:362 89 {*movdi_internal}
     (nil))
(call_insn 617 616 618 46 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41]  <function_decl 0x7f9acfcef1b0 free>) [0 __builtin_free S1 A8])
        (const_int 0 [0])) 4t_cv.cpp:362 660 {*call}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 618 617 619 46 (set (reg:DI 0 ax [388])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -2808 [0xfffffffffffff508])) [0 block_header+0 S8 A64])) 4t_cv.cpp:363 89 {*movdi_internal}
     (nil))
(insn 619 618 620 46 (set (reg:DI 5 di)
        (reg:DI 0 ax [388])) 4t_cv.cpp:363 89 {*movdi_internal}
     (nil))
(call_insn 620 619 621 46 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41]  <function_decl 0x7f9acfcef1b0 free>) [0 __builtin_free S1 A8])
        (const_int 0 [0])) 4t_cv.cpp:363 660 {*call}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 621 620 629 46 (set (reg:SI 0 ax [orig:185 D.5695 ] [185])
        (const_int 1 [0x1])) 4t_cv.cpp:365 90 {*movsi_internal}
     (nil))
(insn 629 621 630 46 (parallel [
            (set (reg:CCZ 17 flags)
                (unspec:CCZ [
                        (mem/v/f/c:DI (plus:DI (reg/f:DI 6 bp)
                                (const_int -24 [0xffffffffffffffe8])) [0 D.5714+0 S8 A64])
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_TEST))
            (clobber (reg:DI 2 cx [391]))
        ]) 4t_cv.cpp:367 990 {stack_tls_protect_test_di}
     (nil))
(jump_insn 630 629 636 46 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 633)
            (pc))) 4t_cv.cpp:367 612 {*jcc_1}
     (nil)
 -> 633)
;;  succ:       48
;;              47 (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]

;; basic block 47, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 46, next block 48, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       46 (FALLTHRU)
;; bb 47 artificial_defs: { }
;; bb 47 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
(note 636 630 631 47 [bb 47] NOTE_INSN_BASIC_BLOCK)
(call_insn 631 636 632 47 (call (mem:QI (symbol_ref:DI ("__stack_chk_fail") [flags 0x41]  <function_decl 0x7f9acfc07510 __stack_chk_fail>) [0 __stack_chk_fail S1 A8])
        (const_int 0 [0])) 4t_cv.cpp:367 660 {*call}
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (expr_list:REG_NORETURN (const_int 0 [0])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (nil))
;;  succ:      
;; lr  out 	 7 [sp]

(barrier 632 631 633)
;; basic block 48, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 47, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       46
;; bb 48 artificial_defs: { }
;; bb 48 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp]
;; lr  def 	
(code_label 633 632 637 48 29 "" [1 uses])
(note 637 633 634 48 [bb 48] NOTE_INSN_BASIC_BLOCK)
(insn 634 637 747 48 (use (reg/i:SI 0 ax)) 4t_cv.cpp:367 -1
     (nil))
(note 747 634 748 48 NOTE_INSN_EPILOGUE_BEG)
(insn 748 747 749 48 (set (reg:DI 3 bx)
        (mem/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [0  S8 A8])) 4t_cv.cpp:367 -1
     (nil))
(insn/f 749 748 750 48 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 6 bp)
                    (const_int 8 [0x8])))
            (set (reg/f:DI 6 bp)
                (mem:DI (reg/f:DI 6 bp) [0  S8 A8]))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) 4t_cv.cpp:367 -1
     (expr_list:REG_CFA_DEF_CFA (plus:DI (reg/f:DI 7 sp)
            (const_int 8 [0x8]))
        (nil)))
(jump_insn 750 749 751 48 (simple_return) 4t_cv.cpp:367 -1
     (nil)
 -> simple_return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]

(barrier 751 750 658)
(note 658 751 0 NOTE_INSN_DELETED)

;; Function int IsBigEndian() (_Z11IsBigEndianv, funcdef_no=3, decl_uid=5498, cgraph_uid=3, symbol_order=3)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 8 n_edges 8 count 8 (    1)
scanning new insn with uid = 40.
scanning new insn with uid = 41.
scanning new insn with uid = 42.
scanning new insn with uid = 45.
scanning new insn with uid = 46.
verify found no changes in insn with uid = 29.


try_optimize_cfg iteration 1

starting the processing of deferred insns
ending the processing of deferred insns


int IsBigEndian()

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp]
;;  regular block artificial uses 	 6 [bp] 7 [sp]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 6[bp] 7[sp] 17[flags]
;;  ref usage 	r0={7d,4u} r1={3d} r2={2d} r4={2d} r5={2d} r6={3d,14u} r7={4d,13u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r17={5d,2u} r18={1d} r19={1d} r20={1d,1u} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={2d} r38={2d} r39={1d} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} 
;;    total ref usage 139{105d,34u,0e} in 18{17 regular + 1 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
(note 4 1 40 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 40 4 41 2 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A8])
        (reg/f:DI 6 bp)) 4t_cv.cpp:372 -1
     (nil))
(insn/f 41 40 42 2 (set (reg/f:DI 6 bp)
        (reg/f:DI 7 sp)) 4t_cv.cpp:372 -1
     (nil))
(insn/f 42 41 43 2 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -16 [0xfffffffffffffff0])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) 4t_cv.cpp:372 -1
     (nil))
(note 43 42 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 43 3 2 NOTE_INSN_FUNCTION_BEG)
(insn 3 2 6 2 (parallel [
            (set (mem/v/f/c:DI (plus:DI (reg/f:DI 6 bp)
                        (const_int -8 [0xfffffffffffffff8])) [0 D.5743+0 S8 A64])
                (unspec:DI [
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_SET))
            (set (reg:DI 0 ax [92])
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) 4t_cv.cpp:372 986 {stack_tls_protect_set_di}
     (nil))
(insn 6 3 39 2 (set (mem/c:HI (plus:DI (reg/f:DI 6 bp)
                (const_int -10 [0xfffffffffffffff6])) [0 word+0 S2 A16])
        (const_int 17185 [0x4321])) 4t_cv.cpp:373 92 {*movhi_internal}
     (nil))
(insn 39 6 8 2 (set (reg/f:DI 0 ax [orig:88 D.5741 ] [88])
        (plus:DI (reg/f:DI 6 bp)
            (const_int -10 [0xfffffffffffffff6]))) 4t_cv.cpp:374 214 {*leadi}
     (nil))
(insn 8 39 9 2 (set (reg:QI 0 ax [orig:89 D.5742 ] [89])
        (mem:QI (reg/f:DI 0 ax [orig:88 D.5741 ] [88]) [0 MEM[(char *)_4]+0 S1 A8])) 4t_cv.cpp:374 93 {*movqi_internal}
     (nil))
(insn 9 8 10 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 0 ax [orig:89 D.5742 ] [89])
            (const_int 33 [0x21]))) 4t_cv.cpp:374 5 {*cmpqi_1}
     (nil))
(jump_insn 10 9 11 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 15)
            (pc))) 4t_cv.cpp:374 612 {*jcc_1}
     (nil)
 -> 15)
;;  succ:       3 (FALLTHRU)
;;              4
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 3, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax]
(note 11 10 12 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 12 11 36 3 (set (reg:SI 0 ax [orig:87 D.5740 ] [87])
        (const_int 1 [0x1])) 4t_cv.cpp:375 90 {*movsi_internal}
     (nil))
(jump_insn 36 12 37 3 (set (pc)
        (label_ref 20)) 4t_cv.cpp:375 654 {jump}
     (nil)
 -> 20)
;;  succ:       5 [100.0%] 
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]

(barrier 37 36 15)
;; basic block 4, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 3, next block 5, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax]
(code_label 15 37 16 4 31 "" [1 uses])
(note 16 15 17 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 17 16 20 4 (set (reg:SI 0 ax [orig:87 D.5740 ] [87])
        (const_int 0 [0])) 4t_cv.cpp:377 90 {*movsi_internal}
     (nil))
;;  succ:       5 (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]

;; basic block 5, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 4, next block 6, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4 (FALLTHRU)
;;              3 [100.0%] 
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 1 [dx] 17 [flags]
(code_label 20 17 21 5 33 "" [1 uses])
(note 21 20 27 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 27 21 28 5 (parallel [
            (set (reg:CCZ 17 flags)
                (unspec:CCZ [
                        (mem/v/f/c:DI (plus:DI (reg/f:DI 6 bp)
                                (const_int -8 [0xfffffffffffffff8])) [0 D.5743+0 S8 A64])
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_TEST))
            (clobber (reg:DI 1 dx [93]))
        ]) 4t_cv.cpp:379 990 {stack_tls_protect_test_di}
     (nil))
(jump_insn 28 27 34 5 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 31)
            (pc))) 4t_cv.cpp:379 612 {*jcc_1}
     (nil)
 -> 31)
;;  succ:       7
;;              6 (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]

;; basic block 6, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 5, next block 7, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       5 (FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
(note 34 28 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(call_insn 29 34 30 6 (call (mem:QI (symbol_ref:DI ("__stack_chk_fail") [flags 0x41]  <function_decl 0x7f9acfc07510 __stack_chk_fail>) [0 __stack_chk_fail S1 A8])
        (const_int 0 [0])) 4t_cv.cpp:379 660 {*call}
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (expr_list:REG_NORETURN (const_int 0 [0])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (nil))
;;  succ:      
;; lr  out 	 7 [sp]

(barrier 30 29 31)
;; basic block 7, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 6, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       5
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp]
;; lr  def 	
(code_label 31 30 35 7 34 "" [1 uses])
(note 35 31 32 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 32 35 44 7 (use (reg/i:SI 0 ax)) 4t_cv.cpp:379 -1
     (nil))
(note 44 32 45 7 NOTE_INSN_EPILOGUE_BEG)
(insn/f 45 44 46 7 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 6 bp)
                    (const_int 8 [0x8])))
            (set (reg/f:DI 6 bp)
                (mem:DI (reg/f:DI 6 bp) [0  S8 A8]))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) 4t_cv.cpp:379 -1
     (expr_list:REG_CFA_DEF_CFA (plus:DI (reg/f:DI 7 sp)
            (const_int 8 [0x8]))
        (nil)))
(jump_insn 46 45 47 7 (simple_return) 4t_cv.cpp:379 -1
     (nil)
 -> simple_return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]

(barrier 47 46 38)
(note 38 47 0 NOTE_INSN_DELETED)
