#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "F:\iverilog\lib\ivl\system.vpi";
:vpi_module "F:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "F:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "F:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "F:\iverilog\lib\ivl\va_math.vpi";
S_000001486616aaf0 .scope module, "DatapathTB" "DatapathTB" 2 20;
 .timescale -9 -12;
v0000014866283650_0 .var "clock", 0 0;
v00000148662836f0 .array "registerArray", 0 31, 31 0;
v00000148662822f0_0 .var "reset", 0 0;
E_00000148661624d0 .event anyedge, v0000014866281640_0;
S_0000014866174ab0 .scope module, "datapath" "Datapath" 2 25, 3 31 0, S_000001486616aaf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
v0000014866282bb0_0 .net "ALUCrt", 3 0, v0000014866281dc0_0;  1 drivers
v0000014866283bf0_0 .net "ALUOp", 1 0, v00000148662816e0_0;  1 drivers
v0000014866283f10_0 .net "ALUSrc", 0 0, v00000148662813c0_0;  1 drivers
v0000014866283470_0 .net "ALUout", 31 0, v0000014866159c40_0;  1 drivers
v0000014866283790_0 .net "PC", 31 0, v0000014866281000_0;  1 drivers
RS_000001486622f428 .resolv tri, v0000014866280ba0_0, v0000014866283010_0;
v0000014866282930_0 .net8 "PCNext", 31 0, RS_000001486622f428;  2 drivers
v0000014866282070_0 .net "PCshift", 31 0, v0000014866281140_0;  1 drivers
v0000014866283dd0_0 .net "auxiliarData", 31 0, v0000014866280d80_0;  1 drivers
v0000014866283a10_0 .net "branch", 0 0, v00000148662818c0_0;  1 drivers
v00000148662829d0_0 .net "clock", 0 0, v0000014866283650_0;  1 drivers
v0000014866283330_0 .net "data1", 31 0, v0000014866282390_0;  1 drivers
v00000148662838d0_0 .net "data2", 31 0, v00000148662831f0_0;  1 drivers
v0000014866282110_0 .net "immediate", 31 0, v0000014866281e60_0;  1 drivers
v0000014866283510_0 .net "instruction", 31 0, v0000014866280920_0;  1 drivers
v00000148662821b0_0 .net "memRead", 0 0, v0000014866281d20_0;  1 drivers
v0000014866282e30_0 .net "memWrite", 0 0, v0000014866281aa0_0;  1 drivers
v0000014866282ed0_0 .net "memtoReg", 0 0, v0000014866280600_0;  1 drivers
v00000148662835b0_0 .net "readData", 31 0, v0000014866281f00_0;  1 drivers
v0000014866282250_0 .net "regWrite", 0 0, v00000148662802e0_0;  1 drivers
v0000014866282b10_0 .net "reset", 0 0, v00000148662822f0_0;  1 drivers
v0000014866282f70_0 .net "writeData", 31 0, v0000014866281280_0;  1 drivers
v0000014866283290_0 .net "zero", 0 0, v0000014866159ce0_0;  1 drivers
L_0000014866283830 .part v0000014866280920_0, 0, 7;
L_00000148662824d0 .part v0000014866280920_0, 25, 7;
L_0000014866282570 .part v0000014866280920_0, 12, 4;
L_0000014866282610 .part v0000014866280920_0, 15, 5;
L_0000014866282750 .part v0000014866280920_0, 20, 5;
L_00000148662827f0 .part v0000014866280920_0, 7, 5;
S_0000014866174c40 .scope module, "alu" "ALU" 3 109, 4 17 0, S_0000014866174ab0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "ALUOut";
    .port_info 1 /OUTPUT 1 "zero";
    .port_info 2 /INPUT 4 "ALUControl";
    .port_info 3 /INPUT 32 "input1";
    .port_info 4 /INPUT 32 "input2";
v0000014866159a60_0 .net "ALUControl", 3 0, v0000014866281dc0_0;  alias, 1 drivers
v0000014866159c40_0 .var "ALUOut", 31 0;
v0000014866159b00_0 .net "input1", 31 0, v0000014866282390_0;  alias, 1 drivers
v0000014866159ba0_0 .net "input2", 31 0, v0000014866280d80_0;  alias, 1 drivers
v0000014866159ce0_0 .var "zero", 0 0;
E_00000148661627d0 .event anyedge, v0000014866159c40_0, v0000014866159a60_0, v0000014866159b00_0, v0000014866159ba0_0;
S_0000014866104590 .scope function.vec4.s32, "sOut" "sOut" 4 62, 4 62 0, S_0000014866174c40;
 .timescale -9 -12;
v0000014866159880_0 .var "input1", 31 0;
v0000014866159920_0 .var "input2", 31 0;
; Variable sOut is vec4 return value of scope S_0000014866104590
TD_DatapathTB.datapath.alu.sOut ;
    %load/vec4 v0000014866159920_0;
    %parti/s 1, 31, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %load/vec4 v0000014866159880_0;
    %load/vec4 v0000014866159920_0;
    %add;
    %ret/vec4 0, 0, 32;  Assign to sOut (store_vec4_to_lval)
    %jmp T_0.2;
T_0.0 ;
    %load/vec4 v0000014866159920_0;
    %inv;
    %store/vec4 v0000014866159920_0, 0, 32;
    %load/vec4 v0000014866159920_0;
    %addi 1, 0, 32;
    %store/vec4 v0000014866159920_0, 0, 32;
    %load/vec4 v0000014866159880_0;
    %load/vec4 v0000014866159920_0;
    %add;
    %ret/vec4 0, 0, 32;  Assign to sOut (store_vec4_to_lval)
    %jmp T_0.2;
T_0.2 ;
    %pop/vec4 1;
    %end;
S_0000014866104720 .scope module, "aluCrt" "ALUControl" 3 82, 5 17 0, S_0000014866174ab0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 4 "outALUControl";
    .port_info 1 /INPUT 7 "funct7";
    .port_info 2 /INPUT 4 "funct3";
    .port_info 3 /INPUT 2 "ALUOp";
v0000014866159ec0_0 .net "ALUOp", 1 0, v00000148662816e0_0;  alias, 1 drivers
v00000148662804c0_0 .net "funct3", 3 0, L_0000014866282570;  1 drivers
v0000014866280240_0 .net "funct7", 6 0, L_00000148662824d0;  1 drivers
v0000014866281dc0_0 .var "outALUControl", 3 0;
E_0000014866161b50 .event anyedge, v0000014866159ec0_0, v0000014866280240_0, v00000148662804c0_0;
S_00000148661048b0 .scope module, "control" "Controller" 3 66, 6 17 0, S_0000014866174ab0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 2 "ALUOp";
    .port_info 1 /OUTPUT 1 "branch";
    .port_info 2 /OUTPUT 1 "regWrite";
    .port_info 3 /OUTPUT 1 "memoryToRegister";
    .port_info 4 /OUTPUT 1 "ALUSrc";
    .port_info 5 /OUTPUT 1 "memoryRead";
    .port_info 6 /OUTPUT 1 "memoryWrite";
    .port_info 7 /INPUT 7 "opcode";
v00000148662816e0_0 .var "ALUOp", 1 0;
v00000148662813c0_0 .var "ALUSrc", 0 0;
v00000148662818c0_0 .var "branch", 0 0;
v0000014866281d20_0 .var "memoryRead", 0 0;
v0000014866280600_0 .var "memoryToRegister", 0 0;
v0000014866281aa0_0 .var "memoryWrite", 0 0;
v0000014866281780_0 .net "opcode", 6 0, L_0000014866283830;  1 drivers
v00000148662802e0_0 .var "regWrite", 0 0;
E_0000014866162810 .event anyedge, v0000014866281780_0;
S_00000148660fd430 .scope module, "dataMem" "DataMemory" 3 131, 7 17 0, S_0000014866174ab0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "readData";
    .port_info 1 /INPUT 32 "address";
    .port_info 2 /INPUT 32 "writeData";
    .port_info 3 /INPUT 1 "clock";
    .port_info 4 /INPUT 1 "memWrite";
    .port_info 5 /INPUT 1 "memRead";
    .port_info 6 /INPUT 1 "reset";
v0000014866281b40_0 .net "address", 31 0, v0000014866159c40_0;  alias, 1 drivers
v0000014866281640_0 .net "clock", 0 0, v0000014866283650_0;  alias, 1 drivers
v0000014866280380 .array "dataArray", 0 31, 31 0;
v0000014866281820_0 .net "memRead", 0 0, v0000014866281aa0_0;  alias, 1 drivers
v0000014866280b00_0 .net "memWrite", 0 0, v0000014866281d20_0;  alias, 1 drivers
v0000014866281f00_0 .var "readData", 31 0;
v0000014866281960_0 .net "reset", 0 0, v00000148662822f0_0;  alias, 1 drivers
v00000148662806a0_0 .net "writeData", 31 0, v0000014866281280_0;  alias, 1 drivers
E_0000014866161bd0 .event posedge, v0000014866281640_0;
E_00000148661621d0 .event anyedge, v0000014866281960_0;
S_00000148660fd5c0 .scope module, "immGen" "ImmediateGenerator" 3 77, 8 17 0, S_0000014866174ab0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "outImmediate";
    .port_info 1 /INPUT 32 "immediate";
v0000014866280880_0 .net *"_ivl_1", 6 0, L_0000014866282430;  1 drivers
L_0000014866284038 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000014866281be0_0 .net *"_ivl_5", 24 0, L_0000014866284038;  1 drivers
v0000014866280c40_0 .net *"_ivl_7", 3 0, L_0000014866283b50;  1 drivers
v00000148662815a0_0 .net "funct3", 2 0, L_0000014866283c90;  1 drivers
v0000014866281a00_0 .net "immediate", 31 0, v0000014866280920_0;  alias, 1 drivers
v00000148662807e0_0 .var "immediateOut", 31 0;
v0000014866280100_0 .net "opcode", 31 0, L_0000014866283970;  1 drivers
v0000014866281e60_0 .var "outImmediate", 31 0;
E_0000014866161f50 .event anyedge, v0000014866281a00_0;
L_0000014866282430 .part v0000014866280920_0, 0, 7;
L_0000014866283970 .concat [ 7 25 0 0], L_0000014866282430, L_0000014866284038;
L_0000014866283b50 .part v0000014866280920_0, 12, 4;
L_0000014866283c90 .part L_0000014866283b50, 0, 3;
S_00000148660fd750 .scope module, "instructionMem" "InstructionMemory" 3 60, 9 17 0, S_0000014866174ab0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "PC";
    .port_info 2 /INPUT 1 "reset";
v0000014866280740_0 .net8 "PC", 31 0, RS_000001486622f428;  alias, 2 drivers
v0000014866280060 .array "instructionArray", 0 31, 31 0;
v0000014866280920_0 .var "out", 31 0;
v0000014866280ce0_0 .net "reset", 0 0, v00000148662822f0_0;  alias, 1 drivers
E_0000014866162a10 .event anyedge, v0000014866280740_0;
S_00000148660fe910 .scope module, "mux1" "MUX_32_2_1" 3 102, 10 17 0, S_0000014866174ab0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "input1";
    .port_info 2 /INPUT 32 "input2";
    .port_info 3 /INPUT 1 "selector";
v0000014866281460_0 .net "input1", 31 0, v00000148662831f0_0;  alias, 1 drivers
v00000148662809c0_0 .net "input2", 31 0, v0000014866281e60_0;  alias, 1 drivers
v0000014866280d80_0 .var "out", 31 0;
v0000014866281c80_0 .net "selector", 0 0, v00000148662813c0_0;  alias, 1 drivers
E_0000014866161c90 .event anyedge, v00000148662813c0_0, v0000014866281e60_0, v0000014866281460_0;
S_00000148660feaa0 .scope module, "mux2" "MUX_32_2_1" 3 141, 10 17 0, S_0000014866174ab0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "input1";
    .port_info 2 /INPUT 32 "input2";
    .port_info 3 /INPUT 1 "selector";
v0000014866281500_0 .net "input1", 31 0, v0000014866281f00_0;  alias, 1 drivers
v00000148662801a0_0 .net "input2", 31 0, v0000014866159c40_0;  alias, 1 drivers
v0000014866281280_0 .var "out", 31 0;
v0000014866280a60_0 .net "selector", 0 0, v0000014866280600_0;  alias, 1 drivers
E_0000014866162910 .event anyedge, v0000014866280600_0, v0000014866159c40_0, v0000014866281f00_0;
S_00000148660fec30 .scope module, "mux32And" "MUX32_2_1_and" 3 123, 11 17 0, S_0000014866174ab0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "PCNext";
    .port_info 1 /INPUT 32 "addPC";
    .port_info 2 /INPUT 32 "addPCShift";
    .port_info 3 /INPUT 1 "zero";
    .port_info 4 /INPUT 1 "branch";
v0000014866280ba0_0 .var "PCNext", 31 0;
v0000014866280e20_0 .net "addPC", 31 0, v0000014866281000_0;  alias, 1 drivers
v0000014866281320_0 .net "addPCShift", 31 0, v0000014866281140_0;  alias, 1 drivers
v0000014866280420_0 .net "branch", 0 0, v00000148662818c0_0;  alias, 1 drivers
v0000014866280ec0_0 .var "selector", 0 0;
v0000014866280560_0 .net "zero", 0 0, v0000014866159ce0_0;  alias, 1 drivers
E_0000014866162050 .event anyedge, v0000014866281320_0, v0000014866280e20_0;
S_00000148660ede70 .scope module, "pcAdd" "PCAdder" 3 55, 12 17 0, S_0000014866174ab0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "outPCAdder";
    .port_info 1 /INPUT 32 "PC";
v0000014866280f60_0 .net8 "PC", 31 0, RS_000001486622f428;  alias, 2 drivers
v0000014866281000_0 .var "outPCAdder", 31 0;
S_00000148660ee000 .scope module, "pcAdderShift" "PCAddeShift" 3 117, 13 17 0, S_0000014866174ab0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "PCAddShift";
    .port_info 1 /INPUT 32 "PC";
    .port_info 2 /INPUT 32 "immediate";
v00000148662810a0_0 .net8 "PC", 31 0, RS_000001486622f428;  alias, 2 drivers
v0000014866281140_0 .var "PCAddShift", 31 0;
v00000148662811e0_0 .net "immediate", 31 0, v0000014866281e60_0;  alias, 1 drivers
S_00000148660ee190 .scope module, "programCounter" "ProgramCounter" 3 48, 14 17 0, S_0000014866174ab0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "outPCNext";
    .port_info 1 /INPUT 32 "PCNext";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clock";
v0000014866282a70_0 .net "PCNext", 31 0, v0000014866281000_0;  alias, 1 drivers
v00000148662833d0_0 .net "clock", 0 0, v0000014866283650_0;  alias, 1 drivers
v0000014866283010_0 .var "outPCNext", 31 0;
v0000014866283e70_0 .net "reset", 0 0, v00000148662822f0_0;  alias, 1 drivers
S_00000148660e5bf0 .scope module, "registerMem" "RegisterMemory" 3 89, 15 17 0, S_0000014866174ab0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "outRS1";
    .port_info 1 /OUTPUT 32 "outRS2";
    .port_info 2 /INPUT 5 "rs1";
    .port_info 3 /INPUT 5 "rs2";
    .port_info 4 /INPUT 5 "rsWrite";
    .port_info 5 /INPUT 32 "dataWrite";
    .port_info 6 /INPUT 1 "rWrite";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "reset";
v0000014866283ab0_0 .net "clk", 0 0, v0000014866283650_0;  alias, 1 drivers
v0000014866282c50_0 .net "dataWrite", 31 0, v0000014866281280_0;  alias, 1 drivers
v0000014866282390_0 .var "outRS1", 31 0;
v00000148662831f0_0 .var "outRS2", 31 0;
v0000014866282cf0_0 .net "rWrite", 0 0, v00000148662802e0_0;  alias, 1 drivers
v00000148662830b0 .array "registerArray", 0 31, 31 0;
v0000014866282d90_0 .net "reset", 0 0, v00000148662822f0_0;  alias, 1 drivers
v00000148662826b0_0 .net "rs1", 4 0, L_0000014866282610;  1 drivers
v0000014866282890_0 .net "rs2", 4 0, L_0000014866282750;  1 drivers
v0000014866283d30_0 .net "rsWrite", 4 0, L_00000148662827f0;  1 drivers
    .scope S_00000148660ee190;
T_1 ;
    %wait E_0000014866161bd0;
    %load/vec4 v0000014866283e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000014866283010_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000014866282a70_0;
    %assign/vec4 v0000014866283010_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000148660ede70;
T_2 ;
    %wait E_0000014866162a10;
    %load/vec4 v0000014866280f60_0;
    %addi 4, 0, 32;
    %assign/vec4 v0000014866281000_0, 0;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000148660fd750;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014866280060, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014866280060, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014866280060, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014866280060, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014866280060, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014866280060, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014866280060, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014866280060, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014866280060, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014866280060, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014866280060, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014866280060, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014866280060, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014866280060, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014866280060, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014866280060, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014866280060, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014866280060, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014866280060, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014866280060, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014866280060, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014866280060, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014866280060, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014866280060, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014866280060, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014866280060, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014866280060, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014866280060, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014866280060, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014866280060, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014866280060, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014866280060, 0, 4;
    %end;
    .thread T_3;
    .scope S_00000148660fd750;
T_4 ;
    %wait E_0000014866162a10;
    %load/vec4 v0000014866280ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014866280060, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014866280060, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014866280060, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014866280060, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014866280060, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014866280060, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014866280060, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014866280060, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014866280060, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014866280060, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014866280060, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014866280060, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014866280060, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014866280060, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014866280060, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014866280060, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014866280060, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014866280060, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014866280060, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014866280060, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014866280060, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014866280060, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014866280060, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014866280060, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014866280060, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014866280060, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014866280060, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014866280060, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014866280060, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014866280060, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014866280060, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014866280060, 0, 4;
T_4.0 ;
    %load/vec4 v0000014866280740_0;
    %pushi/vec4 4, 0, 32;
    %div;
    %ix/vec4 4;
    %load/vec4a v0000014866280060, 4;
    %assign/vec4 v0000014866280920_0, 0;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000148661048b0;
T_5 ;
    %wait E_0000014866162810;
    %load/vec4 v0000014866281780_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.4;
T_5.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000148662813c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014866280600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000148662802e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014866281d20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014866281aa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000148662818c0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000148662816e0_0, 0;
    %jmp T_5.4;
T_5.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000148662813c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014866280600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000148662802e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014866281d20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014866281aa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000148662818c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000148662816e0_0, 0;
    %jmp T_5.4;
T_5.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000148662813c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014866280600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000148662802e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014866281d20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014866281aa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000148662818c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000148662816e0_0, 0;
    %jmp T_5.4;
T_5.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000148662813c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014866280600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000148662802e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014866281d20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014866281aa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000148662818c0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000148662816e0_0, 0;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_00000148660fd5c0;
T_6 ;
    %wait E_0000014866161f50;
    %load/vec4 v0000014866280100_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 32;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 32;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v00000148662807e0_0, 0;
    %jmp T_6.4;
T_6.0 ;
    %load/vec4 v0000014866281a00_0;
    %parti/s 1, 31, 6;
    %replicate 21;
    %load/vec4 v0000014866281a00_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000014866281a00_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000014866281a00_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000148662807e0_0, 0;
    %jmp T_6.4;
T_6.1 ;
    %load/vec4 v0000014866281a00_0;
    %parti/s 1, 31, 6;
    %replicate 21;
    %load/vec4 v0000014866281a00_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000014866281a00_0;
    %parti/s 4, 21, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000014866281a00_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000148662807e0_0, 0;
    %jmp T_6.4;
T_6.2 ;
    %load/vec4 v0000014866281a00_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000014866281a00_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000014866281a00_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000014866281a00_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %assign/vec4 v00000148662807e0_0, 0;
    %jmp T_6.4;
T_6.4 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000014866104720;
T_7 ;
    %wait E_0000014866161b50;
    %load/vec4 v0000014866159ec0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %jmp T_7.4;
T_7.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000014866281dc0_0, 0, 4;
    %jmp T_7.4;
T_7.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000014866281dc0_0, 0, 4;
    %jmp T_7.4;
T_7.2 ;
    %load/vec4 v0000014866159ec0_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %load/vec4 v0000014866159ec0_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.5, 8;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000014866281dc0_0, 0;
    %jmp T_7.6;
T_7.5 ;
    %load/vec4 v0000014866159ec0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.7, 8;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000014866281dc0_0, 0;
    %jmp T_7.8;
T_7.7 ;
    %load/vec4 v0000014866159ec0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.9, 8;
    %load/vec4 v0000014866280240_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %load/vec4 v0000014866280240_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %and;
    %load/vec4 v0000014866280240_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %and;
    %load/vec4 v0000014866280240_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %and;
    %load/vec4 v0000014866280240_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %and;
    %load/vec4 v0000014866280240_0;
    %parti/s 1, 5, 4;
    %nor/r;
    %and;
    %load/vec4 v0000014866280240_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %and;
    %load/vec4 v00000148662804c0_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %and;
    %load/vec4 v00000148662804c0_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %and;
    %load/vec4 v00000148662804c0_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.11, 8;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000014866281dc0_0, 0;
    %jmp T_7.12;
T_7.11 ;
    %load/vec4 v0000014866280240_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %load/vec4 v0000014866280240_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %and;
    %load/vec4 v0000014866280240_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %and;
    %load/vec4 v0000014866280240_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %and;
    %load/vec4 v0000014866280240_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %and;
    %load/vec4 v0000014866280240_0;
    %parti/s 1, 5, 4;
    %and;
    %load/vec4 v0000014866280240_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %and;
    %load/vec4 v00000148662804c0_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %and;
    %load/vec4 v00000148662804c0_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %and;
    %load/vec4 v00000148662804c0_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.13, 8;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000014866281dc0_0, 0;
    %jmp T_7.14;
T_7.13 ;
    %load/vec4 v0000014866280240_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %load/vec4 v0000014866280240_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %and;
    %load/vec4 v0000014866280240_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %and;
    %load/vec4 v0000014866280240_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %and;
    %load/vec4 v0000014866280240_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %and;
    %load/vec4 v0000014866280240_0;
    %parti/s 1, 5, 4;
    %nor/r;
    %and;
    %load/vec4 v0000014866280240_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %and;
    %load/vec4 v00000148662804c0_0;
    %parti/s 1, 0, 2;
    %and;
    %load/vec4 v00000148662804c0_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v00000148662804c0_0;
    %parti/s 1, 2, 3;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.15, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000014866281dc0_0, 0;
    %jmp T_7.16;
T_7.15 ;
    %load/vec4 v0000014866280240_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %load/vec4 v0000014866280240_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %and;
    %load/vec4 v0000014866280240_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %and;
    %load/vec4 v0000014866280240_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %and;
    %load/vec4 v0000014866280240_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %and;
    %load/vec4 v0000014866280240_0;
    %parti/s 1, 5, 4;
    %nor/r;
    %and;
    %load/vec4 v0000014866280240_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %and;
    %load/vec4 v00000148662804c0_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %and;
    %load/vec4 v00000148662804c0_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v00000148662804c0_0;
    %parti/s 1, 2, 3;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.17, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000014866281dc0_0, 0;
    %jmp T_7.18;
T_7.17 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000014866281dc0_0, 0;
T_7.18 ;
T_7.16 ;
T_7.14 ;
T_7.12 ;
T_7.9 ;
T_7.8 ;
T_7.6 ;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v0000014866159ec0_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %load/vec4 v0000014866159ec0_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.19, 8;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000014866281dc0_0, 0;
    %jmp T_7.20;
T_7.19 ;
    %load/vec4 v0000014866159ec0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.21, 8;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000014866281dc0_0, 0;
    %jmp T_7.22;
T_7.21 ;
    %load/vec4 v0000014866159ec0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.23, 8;
    %load/vec4 v0000014866280240_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %load/vec4 v0000014866280240_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %and;
    %load/vec4 v0000014866280240_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %and;
    %load/vec4 v0000014866280240_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %and;
    %load/vec4 v0000014866280240_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %and;
    %load/vec4 v0000014866280240_0;
    %parti/s 1, 5, 4;
    %nor/r;
    %and;
    %load/vec4 v0000014866280240_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %and;
    %load/vec4 v00000148662804c0_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %and;
    %load/vec4 v00000148662804c0_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %and;
    %load/vec4 v00000148662804c0_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.25, 8;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000014866281dc0_0, 0;
    %jmp T_7.26;
T_7.25 ;
    %load/vec4 v0000014866280240_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %load/vec4 v0000014866280240_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %and;
    %load/vec4 v0000014866280240_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %and;
    %load/vec4 v0000014866280240_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %and;
    %load/vec4 v0000014866280240_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %and;
    %load/vec4 v0000014866280240_0;
    %parti/s 1, 5, 4;
    %and;
    %load/vec4 v0000014866280240_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %and;
    %load/vec4 v00000148662804c0_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %and;
    %load/vec4 v00000148662804c0_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %and;
    %load/vec4 v00000148662804c0_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.27, 8;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000014866281dc0_0, 0;
    %jmp T_7.28;
T_7.27 ;
    %load/vec4 v0000014866280240_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %load/vec4 v0000014866280240_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %and;
    %load/vec4 v0000014866280240_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %and;
    %load/vec4 v0000014866280240_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %and;
    %load/vec4 v0000014866280240_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %and;
    %load/vec4 v0000014866280240_0;
    %parti/s 1, 5, 4;
    %nor/r;
    %and;
    %load/vec4 v0000014866280240_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %and;
    %load/vec4 v00000148662804c0_0;
    %parti/s 1, 0, 2;
    %and;
    %load/vec4 v00000148662804c0_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v00000148662804c0_0;
    %parti/s 1, 2, 3;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.29, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000014866281dc0_0, 0;
    %jmp T_7.30;
T_7.29 ;
    %load/vec4 v0000014866280240_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %load/vec4 v0000014866280240_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %and;
    %load/vec4 v0000014866280240_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %and;
    %load/vec4 v0000014866280240_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %and;
    %load/vec4 v0000014866280240_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %and;
    %load/vec4 v0000014866280240_0;
    %parti/s 1, 5, 4;
    %nor/r;
    %and;
    %load/vec4 v0000014866280240_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %and;
    %load/vec4 v00000148662804c0_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %and;
    %load/vec4 v00000148662804c0_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v00000148662804c0_0;
    %parti/s 1, 2, 3;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.31, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000014866281dc0_0, 0;
    %jmp T_7.32;
T_7.31 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000014866281dc0_0, 0;
T_7.32 ;
T_7.30 ;
T_7.28 ;
T_7.26 ;
T_7.23 ;
T_7.22 ;
T_7.20 ;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000148660e5bf0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000148662830b0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000148662830b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000148662830b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000148662830b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000148662830b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000148662830b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000148662830b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000148662830b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000148662830b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000148662830b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000148662830b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000148662830b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000148662830b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000148662830b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000148662830b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000148662830b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000148662830b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000148662830b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000148662830b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000148662830b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000148662830b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000148662830b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000148662830b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000148662830b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000148662830b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000148662830b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000148662830b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000148662830b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000148662830b0, 0, 4;
    %pushi/vec4 252, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000148662830b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000148662830b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000148662830b0, 0, 4;
    %end;
    .thread T_8;
    .scope S_00000148660e5bf0;
T_9 ;
    %wait E_0000014866161bd0;
    %load/vec4 v0000014866282d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000148662830b0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000148662830b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000148662830b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000148662830b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000148662830b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000148662830b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000148662830b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000148662830b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000148662830b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000148662830b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000148662830b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000148662830b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000148662830b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000148662830b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000148662830b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000148662830b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000148662830b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000148662830b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000148662830b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000148662830b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000148662830b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000148662830b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000148662830b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000148662830b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000148662830b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000148662830b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000148662830b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000148662830b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000148662830b0, 0, 4;
    %pushi/vec4 252, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000148662830b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000148662830b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000148662830b0, 0, 4;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000014866282cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0000014866283d30_0;
    %cmpi/ne 0, 0, 5;
    %jmp/0xz  T_9.4, 4;
    %load/vec4 v0000014866282c50_0;
    %load/vec4 v0000014866283d30_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000148662830b0, 0, 4;
T_9.4 ;
T_9.2 ;
T_9.1 ;
    %load/vec4 v00000148662826b0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000148662830b0, 4;
    %assign/vec4 v0000014866282390_0, 0;
    %load/vec4 v0000014866282890_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000148662830b0, 4;
    %assign/vec4 v00000148662831f0_0, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_00000148660fe910;
T_10 ;
    %wait E_0000014866161c90;
    %load/vec4 v0000014866281c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v00000148662809c0_0;
    %assign/vec4 v0000014866280d80_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000014866281460_0;
    %assign/vec4 v0000014866280d80_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000014866174c40;
T_11 ;
    %wait E_00000148661627d0;
    %load/vec4 v0000014866159c40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014866159ce0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014866159ce0_0, 0;
T_11.1 ;
    %load/vec4 v0000014866159a60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000014866159c40_0, 0;
    %jmp T_11.9;
T_11.2 ;
    %load/vec4 v0000014866159b00_0;
    %load/vec4 v0000014866159ba0_0;
    %and;
    %assign/vec4 v0000014866159c40_0, 0;
    %jmp T_11.9;
T_11.3 ;
    %load/vec4 v0000014866159b00_0;
    %load/vec4 v0000014866159ba0_0;
    %or;
    %assign/vec4 v0000014866159c40_0, 0;
    %jmp T_11.9;
T_11.4 ;
    %load/vec4 v0000014866159b00_0;
    %load/vec4 v0000014866159ba0_0;
    %add;
    %assign/vec4 v0000014866159c40_0, 0;
    %jmp T_11.9;
T_11.5 ;
    %load/vec4 v0000014866159b00_0;
    %load/vec4 v0000014866159ba0_0;
    %sub;
    %assign/vec4 v0000014866159c40_0, 0;
    %jmp T_11.9;
T_11.6 ;
    %load/vec4 v0000014866159b00_0;
    %load/vec4 v0000014866159ba0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_11.10, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_11.11, 8;
T_11.10 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_11.11, 8;
 ; End of false expr.
    %blend;
T_11.11;
    %assign/vec4 v0000014866159c40_0, 0;
    %jmp T_11.9;
T_11.7 ;
    %load/vec4 v0000014866159b00_0;
    %load/vec4 v0000014866159ba0_0;
    %or;
    %inv;
    %assign/vec4 v0000014866159c40_0, 0;
    %jmp T_11.9;
T_11.9 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_00000148660ee000;
T_12 ;
    %wait E_0000014866162a10;
    %load/vec4 v00000148662810a0_0;
    %load/vec4 v00000148662811e0_0;
    %add;
    %assign/vec4 v0000014866281140_0, 0;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_00000148660fec30;
T_13 ;
    %wait E_0000014866162050;
    %load/vec4 v0000014866280560_0;
    %load/vec4 v0000014866280420_0;
    %and;
    %assign/vec4 v0000014866280ec0_0, 0;
    %load/vec4 v0000014866280ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0000014866281320_0;
    %assign/vec4 v0000014866280ba0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0000014866280e20_0;
    %assign/vec4 v0000014866280ba0_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_00000148660fd430;
T_14 ;
    %wait E_00000148661621d0;
    %load/vec4 v0000014866281960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014866280380, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014866280380, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014866280380, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014866280380, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014866280380, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014866280380, 0, 4;
    %pushi/vec4 6, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014866280380, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014866280380, 0, 4;
    %pushi/vec4 8, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014866280380, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014866280380, 0, 4;
    %pushi/vec4 10, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014866280380, 0, 4;
    %pushi/vec4 11, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014866280380, 0, 4;
    %pushi/vec4 12, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014866280380, 0, 4;
    %pushi/vec4 13, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014866280380, 0, 4;
    %pushi/vec4 14, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014866280380, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014866280380, 0, 4;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014866280380, 0, 4;
    %pushi/vec4 17, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014866280380, 0, 4;
    %pushi/vec4 18, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014866280380, 0, 4;
    %pushi/vec4 19, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014866280380, 0, 4;
    %pushi/vec4 20, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014866280380, 0, 4;
    %pushi/vec4 21, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014866280380, 0, 4;
    %pushi/vec4 22, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014866280380, 0, 4;
    %pushi/vec4 23, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014866280380, 0, 4;
    %pushi/vec4 24, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014866280380, 0, 4;
    %pushi/vec4 25, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014866280380, 0, 4;
    %pushi/vec4 26, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014866280380, 0, 4;
    %pushi/vec4 27, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014866280380, 0, 4;
    %pushi/vec4 28, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014866280380, 0, 4;
    %pushi/vec4 29, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014866280380, 0, 4;
    %pushi/vec4 30, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014866280380, 0, 4;
    %pushi/vec4 31, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014866280380, 0, 4;
T_14.0 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_00000148660fd430;
T_15 ;
    %wait E_0000014866161bd0;
    %load/vec4 v0000014866280b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v00000148662806a0_0;
    %ix/getv 3, v0000014866281b40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014866280380, 0, 4;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000014866281820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %ix/getv 4, v0000014866281b40_0;
    %load/vec4a v0000014866280380, 4;
    %assign/vec4 v0000014866281f00_0, 0;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_00000148660feaa0;
T_16 ;
    %wait E_0000014866162910;
    %load/vec4 v0000014866280a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v00000148662801a0_0;
    %assign/vec4 v0000014866281280_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0000014866281500_0;
    %assign/vec4 v0000014866281280_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_000001486616aaf0;
T_17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014866283650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000148662822f0_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 2 35 "$finish" {0 0 0};
    %end;
    .thread T_17;
    .scope S_000001486616aaf0;
T_18 ;
    %wait E_00000148661624d0;
    %delay 10000, 0;
    %load/vec4 v0000014866283650_0;
    %inv;
    %store/vec4 v0000014866283650_0, 0, 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_000001486616aaf0;
T_19 ;
    %vpi_call 2 45 "$monitor", "Register       Decimal       Binary                       %02d               %02d                   %b\012                       %02d               %02d                   %b\012                       %02d               %02d                   %b\012                       %02d               %02d                   %b\012                       %02d               %02d                   %b\012                       %02d               %02d                   %b\012                       %02d               %02d                   %b\012                       %02d               %02d                   %b\012                       %02d               %02d                   %b\012                       %02d               %02d                   %b\012                       %02d               %02d                   %b\012                       %02d               %02d                   %b\012                       %02d               %02d                   %b\012                       %02d               %02d                   %b\012                       %02d               %02d                   %b\012                       %02d               %02d                   %b\012                       %02d               %02d                   %b\012                       %02d               %02d                   %b\012                       %02d               %02d                   %b\012                       %02d               %02d                   %b\012                       %02d               %02d                   %b\012                       %02d               %02d                   %b\012                       %02d               %02d                   %b\012                       %02d               %02d                   %b\012                       %02d               %02d                   %b\012                       %02d               %02d                   %b\012                       %02d               %02d                   %b\012                       %02d               %02d                   %b\012                       %02d               %02d                   %b\012                       %02d               %02d                   %b\012                       %02d               %02d                   %b\012                       %02d               %02d                   %b\012", &A<v00000148662836f0, 0>, &A<v00000148662836f0, 0>, &A<v00000148662836f0, 0>, &A<v00000148662836f0, 1>, &A<v00000148662836f0, 1>, &A<v00000148662836f0, 1>, &A<v00000148662836f0, 2>, &A<v00000148662836f0, 2>, &A<v00000148662836f0, 2>, &A<v00000148662836f0, 3>, &A<v00000148662836f0, 3>, &A<v00000148662836f0, 3>, &A<v00000148662836f0, 4>, &A<v00000148662836f0, 4>, &A<v00000148662836f0, 4>, &A<v00000148662836f0, 5>, &A<v00000148662836f0, 5>, &A<v00000148662836f0, 5>, &A<v00000148662836f0, 6>, &A<v00000148662836f0, 6>, &A<v00000148662836f0, 6>, &A<v00000148662836f0, 7>, &A<v00000148662836f0, 7>, &A<v00000148662836f0, 7>, &A<v00000148662836f0, 8>, &A<v00000148662836f0, 8>, &A<v00000148662836f0, 8>, &A<v00000148662836f0, 9>, &A<v00000148662836f0, 9>, &A<v00000148662836f0, 9>, &A<v00000148662836f0, 10>, &A<v00000148662836f0, 10>, &A<v00000148662836f0, 10>, &A<v00000148662836f0, 11>, &A<v00000148662836f0, 11>, &A<v00000148662836f0, 11>, &A<v00000148662836f0, 12>, &A<v00000148662836f0, 12>, &A<v00000148662836f0, 12>, &A<v00000148662836f0, 13>, &A<v00000148662836f0, 13>, &A<v00000148662836f0, 13>, &A<v00000148662836f0, 14>, &A<v00000148662836f0, 14>, &A<v00000148662836f0, 14>, &A<v00000148662836f0, 15>, &A<v00000148662836f0, 15>, &A<v00000148662836f0, 15>, &A<v00000148662836f0, 16>, &A<v00000148662836f0, 16>, &A<v00000148662836f0, 16>, &A<v00000148662836f0, 17>, &A<v00000148662836f0, 17>, &A<v00000148662836f0, 17>, &A<v00000148662836f0, 18>, &A<v00000148662836f0, 18>, &A<v00000148662836f0, 18>, &A<v00000148662836f0, 19>, &A<v00000148662836f0, 19>, &A<v00000148662836f0, 19>, &A<v00000148662836f0, 20>, &A<v00000148662836f0, 20>, &A<v00000148662836f0, 20>, &A<v00000148662836f0, 21>, &A<v00000148662836f0, 21>, &A<v00000148662836f0, 21>, &A<v00000148662836f0, 22>, &A<v00000148662836f0, 22>, &A<v00000148662836f0, 22>, &A<v00000148662836f0, 23>, &A<v00000148662836f0, 23>, &A<v00000148662836f0, 23>, &A<v00000148662836f0, 24>, &A<v00000148662836f0, 24>, &A<v00000148662836f0, 24>, &A<v00000148662836f0, 25>, &A<v00000148662836f0, 25>, &A<v00000148662836f0, 25>, &A<v00000148662836f0, 26>, &A<v00000148662836f0, 26>, &A<v00000148662836f0, 26>, &A<v00000148662836f0, 27>, &A<v00000148662836f0, 27>, &A<v00000148662836f0, 27>, &A<v00000148662836f0, 28>, &A<v00000148662836f0, 28>, &A<v00000148662836f0, 28>, &A<v00000148662836f0, 29>, &A<v00000148662836f0, 29>, &A<v00000148662836f0, 29>, &A<v00000148662836f0, 30>, &A<v00000148662836f0, 30>, &A<v00000148662836f0, 30>, &A<v00000148662836f0, 31>, &A<v00000148662836f0, 31>, &A<v00000148662836f0, 31> {0 0 0};
    %vpi_call 2 111 "$dumpfile", "datafile.vcd" {0 0 0};
    %vpi_call 2 112 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001486616aaf0 {0 0 0};
    %end;
    .thread T_19;
# The file index is used to find the file name in the following table.
:file_names 16;
    "N/A";
    "<interactive>";
    "DatapathTB.sv";
    "./Datapath.v";
    "./ALU.sv";
    "./ALUControl.sv";
    "./Controller.sv";
    "./DataMemory.sv";
    "./ImmediateGenerator.sv";
    "./InstructionMemory.sv";
    "./MUX32_2_1.sv";
    "./MUX32_2_1_and.sv";
    "./PCAdder.sv";
    "./PCAdderShift.sv";
    "./ProgramCounter.sv";
    "./RegisterMemory.sv";
