

================================================================
== Vitis HLS Report for 'array_mult'
================================================================
* Date:           Fri Jan 30 10:34:21 2026

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        array_mult
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.080 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       90|       90|  0.900 us|  0.900 us|   91|   91|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+
        |                                                |                                     |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
        |                    Instance                    |                Module               |   min   |   max   |    min   |    max   | min | max |                      Type                     |
        +------------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+
        |grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_364  |array_mult_Pipeline_VITIS_LOOP_26_1  |       27|       27|  0.270 us|  0.270 us|   26|   26|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_array_mult_Pipeline_ROWS_LOOP_fu_380        |array_mult_Pipeline_ROWS_LOOP        |       33|       33|  0.330 us|  0.330 us|   30|   30|  loop auto-rewind stp(delay=0 clock cycles(s))|
        +------------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|   15|    2004|   1724|    -|
|Memory           |        0|    -|      73|     18|    0|
|Multiplexer      |        -|    -|       0|    425|    -|
|Register         |        -|    -|     833|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   15|    2910|   2169|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    6|       2|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------+-------------------------------------+---------+----+------+------+-----+
    |                    Instance                    |                Module               | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------------------------+-------------------------------------+---------+----+------+------+-----+
    |CTRL_s_axi_U                                    |CTRL_s_axi                           |        0|   0|    36|    40|    0|
    |DATA_IN_B_s_axi_U                               |DATA_IN_B_s_axi                      |        0|   0|   110|   123|    0|
    |grp_array_mult_Pipeline_ROWS_LOOP_fu_380        |array_mult_Pipeline_ROWS_LOOP        |        0|  15|  1851|  1497|    0|
    |grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_364  |array_mult_Pipeline_VITIS_LOOP_26_1  |        0|   0|     7|    64|    0|
    +------------------------------------------------+-------------------------------------+---------+----+------+------+-----+
    |Total                                           |                                     |        0|  15|  2004|  1724|    0|
    +------------------------------------------------+-------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------------+------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |       Memory      |               Module               | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |in_a_store_data_U  |in_a_store_data_RAM_1WNR_AUTO_1R1W  |        0|  64|  13|    0|    25|   32|     1|          800|
    |in_a_store_keep_U  |in_a_store_keep_RAM_AUTO_1R1W       |        0|   4|   2|    0|    25|    4|     1|          100|
    |in_a_store_strb_U  |in_a_store_keep_RAM_AUTO_1R1W       |        0|   4|   2|    0|    25|    4|     1|          100|
    |in_a_store_last_U  |in_a_store_last_RAM_AUTO_1R1W       |        0|   1|   1|    0|    25|    1|     1|           25|
    +-------------------+------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total              |                                    |        0|  73|  18|    0|   100|   41|     4|         1025|
    +-------------------+------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------------------------+----------+----+---+----+------------+------------+
    |                      Variable Name                     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------------------------+----------+----+---+----+------------+------------+
    |grp_array_mult_Pipeline_ROWS_LOOP_fu_380_result_TREADY  |       and|   0|  0|   2|           1|           1|
    +--------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                   |          |   0|  0|   2|           1|           1|
    +--------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+-----+-----------+-----+-----------+
    |           Name           | LUT | Input Size| Bits| Total Bits|
    +--------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                 |  142|         32|    1|         32|
    |in_a_TREADY_int_regslice  |    9|          2|    1|          2|
    |in_a_store_data_address0  |   14|          3|    5|         15|
    |in_a_store_data_ce0       |   14|          3|    1|          3|
    |in_a_store_data_ce1       |    9|          2|    1|          2|
    |in_a_store_data_we0       |    9|          2|    1|          2|
    |in_a_store_keep_address0  |   14|          3|    5|         15|
    |in_a_store_keep_ce0       |   14|          3|    1|          3|
    |in_a_store_keep_we0       |    9|          2|    1|          2|
    |in_a_store_last_address0  |   14|          3|    5|         15|
    |in_a_store_last_ce0       |   14|          3|    1|          3|
    |in_a_store_last_we0       |    9|          2|    1|          2|
    |in_a_store_strb_address0  |   14|          3|    5|         15|
    |in_a_store_strb_ce0       |   14|          3|    1|          3|
    |in_a_store_strb_we0       |    9|          2|    1|          2|
    |in_b_address0_local       |  117|         26|    5|        130|
    +--------------------------+-----+-----------+-----+-----------+
    |Total                     |  425|         94|   36|        246|
    +--------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------+----+----+-----+-----------+
    |                             Name                            | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                    |  31|   0|   31|          0|
    |grp_array_mult_Pipeline_ROWS_LOOP_fu_380_ap_start_reg        |   1|   0|    1|          0|
    |grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_364_ap_start_reg  |   1|   0|    1|          0|
    |in_b_load_10_reg_527                                         |  32|   0|   32|          0|
    |in_b_load_11_reg_537                                         |  32|   0|   32|          0|
    |in_b_load_12_reg_547                                         |  32|   0|   32|          0|
    |in_b_load_13_reg_557                                         |  32|   0|   32|          0|
    |in_b_load_14_reg_567                                         |  32|   0|   32|          0|
    |in_b_load_15_reg_577                                         |  32|   0|   32|          0|
    |in_b_load_16_reg_587                                         |  32|   0|   32|          0|
    |in_b_load_17_reg_597                                         |  32|   0|   32|          0|
    |in_b_load_18_reg_607                                         |  32|   0|   32|          0|
    |in_b_load_19_reg_617                                         |  32|   0|   32|          0|
    |in_b_load_1_reg_437                                          |  32|   0|   32|          0|
    |in_b_load_20_reg_627                                         |  32|   0|   32|          0|
    |in_b_load_21_reg_637                                         |  32|   0|   32|          0|
    |in_b_load_22_reg_647                                         |  32|   0|   32|          0|
    |in_b_load_23_reg_657                                         |  32|   0|   32|          0|
    |in_b_load_24_reg_667                                         |  32|   0|   32|          0|
    |in_b_load_2_reg_447                                          |  32|   0|   32|          0|
    |in_b_load_3_reg_457                                          |  32|   0|   32|          0|
    |in_b_load_4_reg_467                                          |  32|   0|   32|          0|
    |in_b_load_5_reg_477                                          |  32|   0|   32|          0|
    |in_b_load_6_reg_487                                          |  32|   0|   32|          0|
    |in_b_load_7_reg_497                                          |  32|   0|   32|          0|
    |in_b_load_8_reg_507                                          |  32|   0|   32|          0|
    |in_b_load_9_reg_517                                          |  32|   0|   32|          0|
    |in_b_load_reg_427                                            |  32|   0|   32|          0|
    +-------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                        | 833|   0|  833|          0|
    +-------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-------------------------+-----+-----+------------+-----------------+--------------+
|s_axi_CTRL_AWVALID       |   in|    1|       s_axi|             CTRL|   return void|
|s_axi_CTRL_AWREADY       |  out|    1|       s_axi|             CTRL|   return void|
|s_axi_CTRL_AWADDR        |   in|    4|       s_axi|             CTRL|   return void|
|s_axi_CTRL_WVALID        |   in|    1|       s_axi|             CTRL|   return void|
|s_axi_CTRL_WREADY        |  out|    1|       s_axi|             CTRL|   return void|
|s_axi_CTRL_WDATA         |   in|   32|       s_axi|             CTRL|   return void|
|s_axi_CTRL_WSTRB         |   in|    4|       s_axi|             CTRL|   return void|
|s_axi_CTRL_ARVALID       |   in|    1|       s_axi|             CTRL|   return void|
|s_axi_CTRL_ARREADY       |  out|    1|       s_axi|             CTRL|   return void|
|s_axi_CTRL_ARADDR        |   in|    4|       s_axi|             CTRL|   return void|
|s_axi_CTRL_RVALID        |  out|    1|       s_axi|             CTRL|   return void|
|s_axi_CTRL_RREADY        |   in|    1|       s_axi|             CTRL|   return void|
|s_axi_CTRL_RDATA         |  out|   32|       s_axi|             CTRL|   return void|
|s_axi_CTRL_RRESP         |  out|    2|       s_axi|             CTRL|   return void|
|s_axi_CTRL_BVALID        |  out|    1|       s_axi|             CTRL|   return void|
|s_axi_CTRL_BREADY        |   in|    1|       s_axi|             CTRL|   return void|
|s_axi_CTRL_BRESP         |  out|    2|       s_axi|             CTRL|   return void|
|s_axi_DATA_IN_B_AWVALID  |   in|    1|       s_axi|        DATA_IN_B|         array|
|s_axi_DATA_IN_B_AWREADY  |  out|    1|       s_axi|        DATA_IN_B|         array|
|s_axi_DATA_IN_B_AWADDR   |   in|    8|       s_axi|        DATA_IN_B|         array|
|s_axi_DATA_IN_B_WVALID   |   in|    1|       s_axi|        DATA_IN_B|         array|
|s_axi_DATA_IN_B_WREADY   |  out|    1|       s_axi|        DATA_IN_B|         array|
|s_axi_DATA_IN_B_WDATA    |   in|   32|       s_axi|        DATA_IN_B|         array|
|s_axi_DATA_IN_B_WSTRB    |   in|    4|       s_axi|        DATA_IN_B|         array|
|s_axi_DATA_IN_B_ARVALID  |   in|    1|       s_axi|        DATA_IN_B|         array|
|s_axi_DATA_IN_B_ARREADY  |  out|    1|       s_axi|        DATA_IN_B|         array|
|s_axi_DATA_IN_B_ARADDR   |   in|    8|       s_axi|        DATA_IN_B|         array|
|s_axi_DATA_IN_B_RVALID   |  out|    1|       s_axi|        DATA_IN_B|         array|
|s_axi_DATA_IN_B_RREADY   |   in|    1|       s_axi|        DATA_IN_B|         array|
|s_axi_DATA_IN_B_RDATA    |  out|   32|       s_axi|        DATA_IN_B|         array|
|s_axi_DATA_IN_B_RRESP    |  out|    2|       s_axi|        DATA_IN_B|         array|
|s_axi_DATA_IN_B_BVALID   |  out|    1|       s_axi|        DATA_IN_B|         array|
|s_axi_DATA_IN_B_BREADY   |   in|    1|       s_axi|        DATA_IN_B|         array|
|s_axi_DATA_IN_B_BRESP    |  out|    2|       s_axi|        DATA_IN_B|         array|
|ap_clk                   |   in|    1|  ap_ctrl_hs|       array_mult|  return value|
|ap_rst_n                 |   in|    1|  ap_ctrl_hs|       array_mult|  return value|
|interrupt                |  out|    1|  ap_ctrl_hs|       array_mult|  return value|
|in_a_TDATA               |   in|   32|        axis|    in_a_V_data_V|       pointer|
|in_a_TVALID              |   in|    1|        axis|    in_a_V_last_V|       pointer|
|in_a_TREADY              |  out|    1|        axis|    in_a_V_last_V|       pointer|
|in_a_TLAST               |   in|    1|        axis|    in_a_V_last_V|       pointer|
|in_a_TKEEP               |   in|    4|        axis|    in_a_V_keep_V|       pointer|
|in_a_TSTRB               |   in|    4|        axis|    in_a_V_strb_V|       pointer|
|result_TDATA             |  out|   32|        axis|  result_V_data_V|       pointer|
|result_TVALID            |  out|    1|        axis|  result_V_last_V|       pointer|
|result_TREADY            |   in|    1|        axis|  result_V_last_V|       pointer|
|result_TLAST             |  out|    1|        axis|  result_V_last_V|       pointer|
|result_TKEEP             |  out|    4|        axis|  result_V_keep_V|       pointer|
|result_TSTRB             |  out|    4|        axis|  result_V_strb_V|       pointer|
+-------------------------+-----+-----+------------+-----------------+--------------+

