gXMLBuffer="<?xml version=\"1.0\" encoding=\"UTF-8\"?><ck><di ky=\"0\" rd=\"Ncore_3_Online_Documentation/Get_Started/Flex_Licensing_Manager/Flex_Licensing_Manager.htm|Flex Licensing Manager\" ct=\"    Flex Licensing Manager This chapter illustrates the licensing and installation process of the Ma ...\" bc=\"Get Started\"/><di ky=\"1\" rd=\"Ncore_3_Online_Documentation/Get_Started/Flex_Licensing_Manager/Maestro_Licensing.htm|Maestro Licensing\" ct=\"    Maestro Licensing License Basics Maestro licenses are managed using Flexlm software. This docume ...\" bc=\"Get Started &gt; Flex Licensing Manager\"/><di ky=\"2\" rd=\"Ncore_3_Online_Documentation/Get_Started/Getting_Started/Getting_Started.htm|Getting Started\" ct=\"    Getting Started With Maestro Maestro provides you with the ability to specify, analyze, refine,  ...\" bc=\"Get Started\"/><di ky=\"3\" rd=\"Ncore_3_Online_Documentation/Get_Started/Getting_Started/Installing_Maestro.htm|Installing Maestro\" ct=\"    Installing Maestro Maestro installation and administration is a simple process that installs Mae ...\" bc=\"Get Started &gt; Getting Started With Maestro\"/><di ky=\"4\" rd=\"Ncore_3_Online_Documentation/Get_Started/Getting_Started/Maestro_Feature_Set.htm|Maestro Feature Set\" ct=\"    Maestro Feature Set This Maestro software release includes the following features: Ncore: Cache- ...\" bc=\"Get Started &gt; Getting Started With Maestro\"/><di ky=\"5\" rd=\"Ncore_3_Online_Documentation/Get_Started/Getting_Started/Maestro_System_Requirements.htm|Maestro System Requirements\" ct=\"    Maestro System Requirements Maestro is supported under x64 Red Hat Enterprise Linux (RHEL)/CentO ...\" bc=\"Get Started &gt; Getting Started With Maestro\"/><di ky=\"6\" rd=\"Ncore_3_Online_Documentation/Get_Started/Getting_Started/Obtaining_Maestro.htm|Obtaining Maestro\" ct=\"    Obtaining Maestro Getting the Application The Maestro application is typically distributed via t ...\" bc=\"Get Started &gt; Getting Started With Maestro\"/><di ky=\"7\" rd=\"Ncore_3_Online_Documentation/Get_Started/Getting_Started/Starting_Maestro_and_Command-line_Options.htm|Starting Maestro and Command-line Options\" ct=\"    Starting Maestro and Command-line Options Starting Maestro To start Maestro, type “ m aestro ” f ...\" bc=\"Get Started &gt; Getting Started With Maestro &gt; Installation Path\"/><di ky=\"8\" rd=\"Ncore_3_Online_Documentation/Integration_Guide/EmbedMem/Embedded_Memories.htm|Embedded Memories\" ct=\"    3.1 Embedded Memories Ncore enables the user to, optionally, implement specific data structures  ...\" bc=\"Integration Guide &gt; Select Maestro Flow Considerations\"/><di ky=\"9\" rd=\"Ncore_3_Online_Documentation/Integration_Guide/EmbedMem/EmbedMem.htm|EmbedMem\" ct=\"    3 Select Maestro Flow Considerations The following Maestro flow and configuration items should b ...\" bc=\"Integration Guide\"/><di ky=\"10\" rd=\"Ncore_3_Online_Documentation/Integration_Guide/EmbedMem/Replication.htm|Replication\" ct=\"    3.3 Replication Ncore units that have identical parameters will have an identical Verilog defini ...\" bc=\"Integration Guide &gt; Select Maestro Flow Considerations\"/><di ky=\"11\" rd=\"Ncore_3_Online_Documentation/Integration_Guide/EmbedMem/RTL_Prefixing.htm|RTL Prefixing\" ct=\"    3.4 RTL Prefixing When multiple Ncore designs exist in the same SoC it is possible that there ca ...\" bc=\"Integration Guide &gt; Select Maestro Flow Considerations\"/><di ky=\"12\" rd=\"Ncore_3_Online_Documentation/Integration_Guide/EmbedMem/SRAM_Test_Signals.htm|SRAM Test Signals\" ct=\"    3.2 SRAM Test Signals Maestro provides the ability to define and create test signals for memorie ...\" bc=\"Integration Guide &gt; Select Maestro Flow Considerations\"/><di ky=\"13\" rd=\"Ncore_3_Online_Documentation/Integration_Guide/ExtTimingReq/APB4_Interface_Support.htm|APB4 Interface Support\" ct=\"    2.1 APB4 Interface Support Ncore supports APB4 protocol and the list of signals with their assoc ...\" bc=\"Integration Guide &gt; Interface Support\"/><di ky=\"14\" rd=\"Ncore_3_Online_Documentation/Integration_Guide/ExtTimingReq/ExtTimingReq.htm|ExtTimingReq\" ct=\"    2 Interface Support Ncore, an interconnect IP, interfaces to other IP logic and customer design  ...\" bc=\"Integration Guide\"/><di ky=\"15\" rd=\"Ncore_3_Online_Documentation/Integration_Guide/ExtTimingReq/Integrating_Asynchronous_Interfaces.htm|Integrating Asynchronous Interfaces\" ct=\"    2.4  Integrating Asynchronous Interfaces All asynchronous signals that are driven into a Ncore i ...\" bc=\"Integration Guide &gt; Interface Support\"/><di ky=\"16\" rd=\"Ncore_3_Online_Documentation/Integration_Guide/ExtTimingReq/Integrating_Synchronous_Interfaces.htm|Integrating Synchronous Interfaces\" ct=\"    2.3  Integrating Synchronous Interfaces Each synchronous interface has a reference clock, a set  ...\" bc=\"Integration Guide &gt; Interface Support\"/><di ky=\"17\" rd=\"Ncore_3_Online_Documentation/Integration_Guide/ExtTimingReq/Interface_Timing.htm|Interface Timing\" ct=\"    2.2 Interface Timing From a timing perspective, these interfaces are either synchronously timed, ...\" bc=\"Integration Guide &gt; Interface Support\"/><di ky=\"18\" rd=\"Ncore_3_Online_Documentation/Integration_Guide/Intro/Intro.htm|Intro\" ct=\"    1 Introduction Ncore 3 is the third version of the Arteris IP configurable cache coherent interc ...\" bc=\"Integration Guide\"/><di ky=\"19\" rd=\"Ncore_3_Online_Documentation/Integration_Guide/IP_XACT/IP_XACT.htm|IP_XACT\" ct=\"    4 Generating Maestro Outputs The output tarball (e.g.,  output.tgz ) from Maestro can be generat ...\" bc=\"Integration Guide\"/><di ky=\"20\" rd=\"Ncore_3_Online_Documentation/Integration_Guide/IP_XACT/The_directory_output__47_doc_and_Documentation.htm|The directory output&amp;#47;doc and Documentation\" ct=\"    4.1 The directory output/doc and Documentation The directory  output/doc/pdf  contains PDF docum ...\" bc=\"Integration Guide &gt; Generating Maestro Outputs\"/><di ky=\"21\" rd=\"Ncore_3_Online_Documentation/Integration_Guide/IP_XACT/The_directory_output__47_IPXACT_and_IP-XACT.htm|The directory output&amp;#47;IPXACT and IP-XACT\" ct=\"    4.2 The directory output/IPXACT and IP-XACT The IP-XACT project information is created in the di ...\" bc=\"Integration Guide &gt; Generating Maestro Outputs\"/><di ky=\"22\" rd=\"Ncore_3_Online_Documentation/Integration_Guide/IP_XACT/The_directory_output__47_models.htm|The directory output&amp;#47;models\" ct=\"    4.3 The directory output/models The directory  output/models  contains content which is part of  ...\" bc=\"Integration Guide &gt; Generating Maestro Outputs\"/><di ky=\"23\" rd=\"Ncore_3_Online_Documentation/Integration_Guide/IP_XACT/The_directory_output__47_rtl_and_the_Design_Verilog.htm|The directory output&amp;#47;rtl and the Design Verilog\" ct=\"    4.4 The directory output/rtl and the Design Verilog The directory  output/rtl  and the sub-direc ...\" bc=\"Integration Guide &gt; Generating Maestro Outputs\"/><di ky=\"24\" rd=\"Ncore_3_Online_Documentation/Integration_Guide/IP_XACT/The_directory_output__47_setup.htm|The directory output&amp;#47;setup\" ct=\"    4.5 The directory output/setup The directory  output/setup  is currently empty.   ...\" bc=\"Integration Guide &gt; Generating Maestro Outputs\"/><di ky=\"25\" rd=\"Ncore_3_Online_Documentation/Integration_Guide/IP_XACT/The_directory_output__47_simulation.htm|The directory output&amp;#47;simulation\" ct=\"    4.6 The directory output/simulation The directory  output/simulation  is currently empty.   ...\" bc=\"Integration Guide &gt; Generating Maestro Outputs\"/><di ky=\"26\" rd=\"Ncore_3_Online_Documentation/Integration_Guide/IP_XACT/The_directory_output__47_synthesis.htm|The directory output&amp;#47;synthesis\" ct=\"    4.7 The directory output/synthesis The directory  output/synthesis  contains some example EDA sy ...\" bc=\"Integration Guide &gt; Generating Maestro Outputs\"/><di ky=\"27\" rd=\"Ncore_3_Online_Documentation/Integration_Guide/IP_XACT/The_directory_output__47_tb.htm|The directory output&amp;#47;tb\" ct=\"    4.8 The directory output/tb   The directory  output/tb  contains content which is part of the ve ...\" bc=\"Integration Guide &gt; Generating Maestro Outputs\"/><di ky=\"28\" rd=\"Ncore_3_Online_Documentation/Integration_Guide/LogicSynthesis/Cadence_Genus.htm|Cadence Genus\" ct=\"    6.3 Cadence Genus 6.3.1 Scripts •  flow_setup.tcl  – Edit to include required information •  blo ...\" bc=\"Integration Guide &gt; Implementation Flows\"/><di ky=\"29\" rd=\"Ncore_3_Online_Documentation/Integration_Guide/LogicSynthesis/Global_Synthesis_Options.htm|Global Synthesis Options\" ct=\"    6.1 Global Synthesis Options This section describes the global synthesis options used in all flo ...\" bc=\"Integration Guide &gt; Implementation Flows\"/><di ky=\"30\" rd=\"Ncore_3_Online_Documentation/Integration_Guide/LogicSynthesis/LogicSynthesis.htm|LogicSynthesis\" ct=\"    6 Implementation Flows With each RTL export, Ncore can generate example implementation scripts.  ...\" bc=\"Integration Guide\"/><di ky=\"31\" rd=\"Ncore_3_Online_Documentation/Integration_Guide/LogicSynthesis/Synopsys_RTLA.htm|Synopsys RTLA\" ct=\"    6.2 Synopsys RTLA 6.2.1 Scripts Inside the  scripts  directory are directories for each unit in  ...\" bc=\"Integration Guide &gt; Implementation Flows\"/><di ky=\"32\" rd=\"Ncore_3_Online_Documentation/Integration_Guide/Replication/CDC_Considerations.htm|CDC Considerations\" ct=\"    7.2 CDC Considerations Synopsys VC Static with CDC has been done. The following checks: “setup”, ...\" bc=\"Integration Guide &gt; Implementation Considerations\"/><di ky=\"33\" rd=\"Ncore_3_Online_Documentation/Integration_Guide/Replication/Physical_Implementation_Considerations.htm|Physical Implementation Considerations\" ct=\"    7.4 Physical Implementation Considerations 7.4.1 Resiliency Integration Ncore designs can be spe ...\" bc=\"Integration Guide &gt; Implementation Considerations\"/><di ky=\"34\" rd=\"Ncore_3_Online_Documentation/Integration_Guide/Replication/RDC_Considerations.htm|RDC Considerations\" ct=\"    7.3 RDC Considerations Synopsys VC Static with RDC has been done. The following checks: “setup”, ...\" bc=\"Integration Guide &gt; Implementation Considerations\"/></ck>";