/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [2:0] celloutsig_0_12z;
  wire [4:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [21:0] celloutsig_0_15z;
  wire [6:0] celloutsig_0_16z;
  wire [12:0] celloutsig_0_17z;
  wire [13:0] celloutsig_0_18z;
  wire [5:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [8:0] celloutsig_0_22z;
  wire celloutsig_0_25z;
  wire [12:0] celloutsig_0_26z;
  wire [20:0] celloutsig_0_27z;
  wire [20:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  reg [3:0] celloutsig_0_35z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [9:0] celloutsig_0_53z;
  wire celloutsig_0_56z;
  wire celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire celloutsig_0_65z;
  wire [2:0] celloutsig_0_66z;
  wire [2:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [11:0] celloutsig_0_8z;
  wire [4:0] celloutsig_0_9z;
  wire [5:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  reg [5:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [6:0] celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire [6:0] celloutsig_1_18z;
  wire [11:0] celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire [4:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [19:0] _00_;
  always_latch
    if (celloutsig_1_19z[0]) _00_ = 20'h00000;
    else if (clkin_data[0]) _00_ = { celloutsig_0_26z[12:2], celloutsig_0_25z, celloutsig_0_7z, celloutsig_0_19z, celloutsig_0_7z };
  assign celloutsig_0_27z[20:1] = _00_;
  assign celloutsig_0_20z = !(celloutsig_0_19z[4] ? celloutsig_0_7z : celloutsig_0_10z);
  assign celloutsig_0_60z = ~celloutsig_0_16z[3];
  assign celloutsig_1_12z = ~celloutsig_1_10z;
  assign celloutsig_0_39z = celloutsig_0_18z[11] ^ celloutsig_0_8z[3];
  assign celloutsig_0_14z = celloutsig_0_1z ^ celloutsig_0_10z;
  assign celloutsig_0_2z = celloutsig_0_0z ^ in_data[51];
  assign celloutsig_0_56z = ~(celloutsig_0_27z[18] ^ celloutsig_0_38z);
  assign celloutsig_0_65z = ~(celloutsig_0_60z ^ celloutsig_0_53z[7]);
  assign celloutsig_0_8z = { in_data[44:42], celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_2z } + { celloutsig_0_5z, 1'h0, celloutsig_0_0z, celloutsig_0_1z, 1'h0, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_5z };
  assign celloutsig_0_9z = { celloutsig_0_8z[5:4], celloutsig_0_6z } + in_data[29:25];
  assign celloutsig_0_26z = { celloutsig_0_15z[20], celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_16z } & { in_data[41:31], celloutsig_0_14z, celloutsig_0_14z };
  assign celloutsig_0_3z = { in_data[22:11], celloutsig_0_2z } === { in_data[69:60], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_10z = in_data[42:39] === { celloutsig_0_9z[3:2], celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_21z = { 1'h0, celloutsig_0_18z, celloutsig_0_5z } === { celloutsig_0_8z[9:2], celloutsig_0_9z, celloutsig_0_5z, 1'h0, celloutsig_0_7z };
  assign celloutsig_0_5z = { in_data[86:82], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z } <= { in_data[25:21], 1'h0, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_1_10z = celloutsig_1_1z[5:3] <= celloutsig_1_0z[3:1];
  assign celloutsig_0_1z = { in_data[59:24], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } <= { in_data[78:42], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_9z = ! celloutsig_1_2z;
  assign celloutsig_0_7z = in_data[19:11] || { in_data[61:56], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_11z = { celloutsig_0_9z[3:0], celloutsig_0_5z } || { celloutsig_0_8z[8:6], celloutsig_0_7z };
  assign celloutsig_0_25z = { celloutsig_0_22z[0], celloutsig_0_3z, 1'h0 } < celloutsig_0_22z[6:4];
  assign celloutsig_1_0z = in_data[187:182] % { 1'h1, in_data[112:108] };
  assign celloutsig_1_13z = { celloutsig_1_7z[0], celloutsig_1_1z } % { 1'h1, celloutsig_1_11z[4:0], celloutsig_1_8z };
  assign celloutsig_1_2z = in_data[181] ? celloutsig_1_0z[2:0] : in_data[105:103];
  assign celloutsig_1_5z = celloutsig_1_3z ? { in_data[128:125], 1'h1 } : { celloutsig_1_4z[0], celloutsig_1_2z, 1'h0 };
  assign celloutsig_0_22z = celloutsig_0_0z ? { celloutsig_0_8z[0], celloutsig_0_1z, 1'h0, celloutsig_0_9z, celloutsig_0_10z } : celloutsig_0_17z[9:1];
  assign celloutsig_0_29z = celloutsig_0_0z ? { celloutsig_0_26z[11:5], celloutsig_0_8z, 1'h0, celloutsig_0_20z } : celloutsig_0_15z[21:1];
  assign celloutsig_1_3z = { celloutsig_1_1z[5], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z } != { celloutsig_1_2z[0], celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_12z = - { celloutsig_0_6z[1:0], celloutsig_0_1z };
  assign celloutsig_0_18z = - { celloutsig_0_17z[5], celloutsig_0_17z };
  assign celloutsig_1_18z = ~ { celloutsig_1_1z[2:0], celloutsig_1_2z, celloutsig_1_15z };
  assign celloutsig_0_13z = ~ { celloutsig_0_8z[4:1], celloutsig_0_11z };
  assign celloutsig_0_17z = ~ in_data[72:60];
  assign celloutsig_0_38z = celloutsig_0_21z & celloutsig_0_6z[1];
  assign celloutsig_1_8z = celloutsig_1_0z[2] & celloutsig_1_7z[0];
  assign celloutsig_1_1z = celloutsig_1_0z << celloutsig_1_0z;
  assign celloutsig_1_19z = in_data[116:105] << { celloutsig_1_5z[3:0], celloutsig_1_9z, celloutsig_1_12z, celloutsig_1_11z };
  assign celloutsig_0_16z = in_data[38:32] << celloutsig_0_8z[10:4];
  assign celloutsig_0_53z = { celloutsig_0_8z[8:3], celloutsig_0_35z } >> { celloutsig_0_16z, celloutsig_0_6z };
  assign celloutsig_0_66z = celloutsig_0_29z[11:9] >> { celloutsig_0_39z, celloutsig_0_10z, celloutsig_0_56z };
  assign celloutsig_0_6z = { celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_2z } >> { celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_1_4z = { in_data[106:105], celloutsig_1_3z } >> in_data[118:116];
  assign celloutsig_1_7z = in_data[110:106] >> in_data[170:166];
  assign celloutsig_0_15z = { celloutsig_0_12z[1:0], 1'h0, celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_13z, celloutsig_0_2z } >> { celloutsig_0_8z[5:0], celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_3z, 1'h0, celloutsig_0_11z, celloutsig_0_0z };
  assign celloutsig_0_19z = { celloutsig_0_18z[11:7], celloutsig_0_11z } ^ { celloutsig_0_15z[10:6], celloutsig_0_3z };
  assign celloutsig_0_0z = ~((in_data[60] & in_data[46]) | in_data[12]);
  assign celloutsig_1_15z = ~((celloutsig_1_8z & celloutsig_1_3z) | celloutsig_1_13z[4]);
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_35z = 4'h0;
    else if (clkin_data[0]) celloutsig_0_35z = celloutsig_0_9z[4:1];
  always_latch
    if (!clkin_data[96]) celloutsig_1_11z = 6'h00;
    else if (!clkin_data[32]) celloutsig_1_11z = { celloutsig_1_5z[3], celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_10z };
  assign celloutsig_0_27z[0] = 1'h0;
  assign { out_data[134:128], out_data[107:96], out_data[32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_65z, celloutsig_0_66z };
endmodule
