$date
	Thu Mar 21 18:13:10 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module MUX_tb $end
$var wire 20 ! out [19:0] $end
$var reg 640 " a [639:0] $end
$var reg 5 # sel [4:0] $end
$scope module multi $end
$var wire 640 $ a [639:0] $end
$var wire 5 % sel [4:0] $end
$var wire 20 & out [19:0] $end
$var integer 32 ' idx [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 '
b0 &
b0 %
b1111100000000000000011110000000000000000111010000000000000001110000000000000000011011000000000000000110100000000000000001100100000000000000011000000000000000000101110000000000000001011000000000000000010101000000000000000101000000000000000001001100000000000000010010000000000000000100010000000000000001000000000000000000001111000000000000000011100000000000000000110100000000000000001100000000000000000010110000000000000000101000000000000000001001000000000000000010000000000000000000011100000000000000000110000000000000000001010000000000000000010000000000000000000011000000000000000000100000000000000000000100000000000000000000 $
b0 #
b1111100000000000000011110000000000000000111010000000000000001110000000000000000011011000000000000000110100000000000000001100100000000000000011000000000000000000101110000000000000001011000000000000000010101000000000000000101000000000000000001001100000000000000010010000000000000000100010000000000000001000000000000000000001111000000000000000011100000000000000000110100000000000000001100000000000000000010110000000000000000101000000000000000001001000000000000000010000000000000000000011100000000000000000110000000000000000001010000000000000000010000000000000000000011000000000000000000100000000000000000000100000000000000000000 "
b0 !
$end
#10
b1 !
b1 &
b1 #
b1 %
#20
b10 !
b10 &
b10 #
b10 %
#30
b100 !
b100 &
b100 #
b100 %
#40
b11111 !
b11111 &
b11111 #
b11111 %
#50
