// Mem file initialization records.
//
// SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
// Vivado v2018.2 (64-bit)
// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// Created on Monday February 11, 2019 - 12:38:29 pm, from:
//
//     Map file     - C:\Users\Jacob\Research\adc_test\ADC_Test.srcs\sources_1\bd\ADC_Control\ADC_Control.bmm
//     Data file(s) - c:/Users/Jacob/Research/adc_test/ADC_Test.srcs/sources_1/bd/ADC_Control/ip/ADC_Control_microblaze_0_1/data/mb_bootloop_le.elf
//
// Address space 'ADC_Control_microblaze_0.ADC_Control_microblaze_0_local_memory_lmb_bram_ADDR_SPACE', bit lane [31:0].
//
// Bus width = 32 bits, number of bus blocks = 1.

@00000000
    B8000000
