MPASM  5.51         RPTR8FLEXSSRDMXRENARD.ASM   9-2-2016  12:51:05         PAGE  1


LOC  OBJECT CODE     LINE SOURCE TEXT
  VALUE

                      00001 ;; filename: Renard Plus All in one firmware.asm
                      00002 ;; filename:    ren16_g2-2009731.asm
                      00003 ;; Copyright (c) 2006,2007,2009 Phil Short
                      00004 ;;
                      00005 ;;  This program is provided free for you to use in any way that you wish,
                      00006 ;;  subject to the laws and regulations where you are using it.  Due diligence
                      00007 ;;  is strongly suggested before using this code.
                      00008 ;;
                      00009 ;;  The Author makes no warranty of any kind, express or implied, with regard
                      00010 ;;  to this program or the documentation contained in this document.  The
                      00011 ;;  Author shall not be liable in any event for incidental or consequential
                      00012 ;;  damages in connection with, or arising out of, the furnishing, performance
                      00013 ;;  or use of these programs.
                      00014 ;;
                      00015 ;;  --------------------------------------------------------------------------
                      00016 ;;
                      00017 ;;  Note: there are some parameters that may be modified by the user.  These
                      00018 ;;    are located just below the list of processors that the firmware is
                      00019 ;;    intended to work with.
                      00020 ;;
                      00021 ;;  4 Jan 2009 PJS Taken as basis for 16-channel version coded up for the
                      00022 ;;     PIC16F722 microcntroller.
                      00023 ;;  11 Jan 2009 PJS Fixed bug so that it now recovers from frame error, added
                      00024 ;;     code for using 16-bit baudrate generator of PIC18 family, added code to
                      00025 ;;     to make the ZC LED to follow the ZC hardware input when that bit is not
                      00026 ;;     toggling (i.e. LED is on when input is open, LED is off when input is
                      00027 ;;     shorted to ground, flashes otherwise with a 5 second (approx) period.
                      00028 ;;  12 Jan 2009 PR Modified scheme for adjusting settings for different CPUs
                      00029 ;;  12 Jan 2009 PJS Fixed settings for PIC18F2221
                      00030 ;;  13 Jan 2009 PJS Removed portions of revision history that related to the
                      00031 ;;     old Renard firmware (PIC16F688-specific).  Added lots of macros to make
                      00032 ;;     it a little easier to re-map the outputs.  These macros will probably
                      00033 ;;     be removed from this file and placed in a separate include file so that
                      00034 ;;     the user doesn't have to re-enter them when a firmware update is issued.
                      00035 ;;  15 Jan 2009 PJS Moved LED from bit 7 of porta to bit 6 of port b, and
                      00036 ;;     tri-stated the former bit.
                      00037 ;;  17 Jan 2009 PJS Fixed problem causing channel 5 to ignore input settings
                      00038 ;;      (and to appear to cyclically dim), and fixed configuration error for
                      00039 ;;      16F722.
                      00040 ;;  28 April 2009 PJS Modified for pinout used on home-etch/SMD  board.  The
                      00041 ;;      VCAP  pin was moved, the LED logic was modified to use only three pins
                      00042 ;;      for four LEDs ('charlie-plexed'), and the triac output pins were moved
                      00043 ;;      around.  Lots  of little modifications to try and make things faster
                      00044 ;;      to compensate for extra charlie-plexing logic in the ISR.
                      00045 ;;  16 May 2009 PJS Split off the local customization file
                      00046 ;;  20 May 2009 PJS Made some fixes for PIC18F family (suggested by pr).
                      00047 ;;  27 May 2010 PJS Fixes for PIC18F family -
                      00048 ;;     - moved code for clearing PIE1, PIE2, and IPEN (previous location of
                      00049 ;;       that code prevented timer2 interrupts from occurring).
                      00050 ;;     - changed a few instances of '0x80' to BANK1 (previous code would access
                      00051 ;;       the wrong addresses).  NOTE that changes to ren16_g2_local.inc is also
                      00052 ;;       required, for the same reason).
                      00053 ;;  28 may 2010 PR Minor changes to the processor config sections. Added 2620 as
MPASM  5.51         RPTR8FLEXSSRDMXRENARD.ASM   9-2-2016  12:51:05         PAGE  2


LOC  OBJECT CODE     LINE SOURCE TEXT
  VALUE

                      00054 ;;       per Mac's (Phoenix) recommendations.
                      00055 ;;  10 Aug 2010 Mac (Phoenix) added PSP Mode for PortE cofig errors.
                      00056 ;;  01 Oct 2010 Mac (Phoenix) changed Clockrate for PIC18F45K22 Device for 64Mhz 
                      00057 ;;      and  Heartbeat location moved, prior to that change back in August 2010
                      00058 ;;      PSP Mode added for PortE cofig errors.;;
                      00059 ;;  06 March 2011 Mac (Phoenix) changed Clockrate to 32Mhz due to poor dimming issues, needed to
                      00060 ;;       remove three status LEDs in order to accommodate 32 channels, there is now only
                      00061 ;;       one status LED that blinks at three different levels of intensities at about every 
                      00062 ;;       three seconds.
                      00063 ;;  22 April 2011 PJS added Start Address code for Ren-W wirelees capabilities
                      00064 ;;  25 April 2011 Mac (Phoenix) added Defines to avoid two sets of code 
                      00065 ;;         for Start Address and non Start Address firmware
                      00066 ;;  05 August 2012 A. Williams (LabRat) added DMX code
                      00067 ;;  10 Oct 2013 A. Williams (LabRat) corrected DMX lag issue
                      00068 ;;  19 Dec 2013 Mac (Phoenix) combined .inc file with .asm files
                      00069 ;;  16 April 2015 Charles Kerr added DMX Lights out function when data signal is lost 
                      00070 ;;     between Controller and sequenced data stream.
                      00071 ;;  22 April 2015 Mac (Phoenix) fixed intermittant loss of dimming control.
                      00072 ;;  12 April 2016 Mac (Phoenix) Merged Renard, Renard Start Addressing, DMX and
                      00073 ;;     added PIC18F4xk22 PIC onto a single .asm file.
                      00074 ;;  10 August 2016 Mac (Phoenix) Merged Renard, Renard Start Addressing, DMX and
                      00075 ;;     added PIC18Fxxk22 PIC onto a single .asm file.
                      00076 ;;
                      00077 ;;
                      00078 ;;  ******* dedicated port assignments ********
                      00079 ;;
                      00080 ;;  PIN 1  (RE0) - zero-crossing (input only)
                      00081 ;;  PIN 17 (RC6/TX) - uart_out (output)
                      00082 ;;  PIN 18 (RC7/RX) - uart_in (input)
                      00083 
                      00084 ;;  Outputs are good to drive 15 mA opto-isolators, except this will probably
                      00085 ;;  overload the VSS/VDD pins on the PIC.  So the current through each output
                      00086 ;;  should be limited to 6 mA (except the LED pins).
                      00087 ;;
                      00088 ;;  This code fits in less than 2K of program space, and takes advantage of
                      00089 ;;  that fact at various places to save a few bytes of code, and so it may
                      00090 ;;  not necessarily work as intended if the code size is increased.
                      00091 ;; 
                      00092 ;;  This code does not make use of automatic baud-rate detection, nor does
                      00093 ;;  it use timer1, the low-power, wake-up, analog comparator or A/D
                      00094 ;;  capabilities of the chip.
                      00095 ;;
                      00096 ;;  The interrupt used by this program is timer2, which is intended to create
                      00097 ;;  a periodic (32 us) clock.  Since the timer is reset inside of the ISR, the
                      00098 ;;  foreground routine should disable interrupts for as short a time as
                      00099 ;;  possible (or not at all, if this can be accomplished).
                      00100 
                      00101  LIST R=DEC
                      00102  
                      00103 ;;
                      00104 ;; {pr}
                      00105 ;; added Define statements for each processor that has been tested
                      00106 ;; The current list is:
MPASM  5.51         RPTR8FLEXSSRDMXRENARD.ASM   9-2-2016  12:51:05         PAGE  3


LOC  OBJECT CODE     LINE SOURCE TEXT
  VALUE

                      00107 ;; 16f722   <- best cost
                      00108 ;; 18f2525  <- Most memory for future expansion
                      00109 ;; 18f2420  
                      00110 ;;
                      00111 ;; Tested 2012
                      00112 ;; 18f2221  <- Cheapest 18f family. assuming has 16bit uart
                      00113 ;;             Currently has config bit errors as it was a copy of the 2525
                      00114 ;;             settings will check settings once chips arrive
                      00115 
                      00116 ;;  --------------------------------------------------------------------------
                      00117 ;;
                      00118 ;;  You might want to change this line if you need different versions of the
                      00119 ;;    include file for any reason.
                      00120         
                      00121 ;;  This file contains the definitions that the user might reasonably want to
                      00122 ;;  change.  This includes the I/O pin mappings, the baud rate, and some
                      00123 ;;  clock-related items. These files were created by Phil Short, Peter Rogers
                      00124 ;;  and modified to accommodate a 32 channel controller by Mac Macmillan (Phoenix)
                      00125 ;;
                      00126 ;;  2) Processor selection (located as a menu item in the MPLAB IDE).
                      00127 ;;
                      00128 ;;  Hardware mappings
                      00129 ;;  PIN 1  (RE0) - zero-crossing (input only)
                      00130 ;;  PIN 2  (RA0) - triac driver 1 (output)
                      00131 ;;  PIN 3  (RA1) - triac driver 2 (output)
                      00132 ;;  PIN 4  (RA2) - triac driver 3 (output)
                      00133 ;;  PIN 5  (RA3) - triac driver 4 (output)
                      00134 ;;  PIN 6  (RA4) - triac driver 5 (output)
                      00135 ;;  PIN 7  (RA5) - VCAP
                      00136 ;;  PIN 10 (RA6) - spare - reserved for possible oscillator use
                      00137 ;;  PIN 9  (RA7) - spare - reserved for possible oscillator use
                      00138 ;;  PIN 11 (RC0) - triac driver 6 (output)
                      00139 ;;  PIN 12 (RC1) - triac driver 7 (output)
                      00140 ;;  PIN 13 (RC2) - triac driver 8 (output)
                      00141 ;;  PIN 14 (RC3) - LED driver (anode for RxD, cathode for FrameErr)
                      00142 ;;  PIN 15 (RC4) - LED driver (anode for HB, cathode for ZC)
                      00143 ;;  PIN 16 (RC5) - LED driver (anode for ZC, RxD, cathode for HB and FrameErr)
                      00144 ;;  PIN 17 (RC6/TX) - uart_out (output)
                      00145 ;;  PIN 18 (RC7/RX) - uart_in (input)
                      00146 ;;  PIN 21 (RB0) - triac driver 13 (output)
                      00147 ;;  PIN 22 (RB1) - triac driver 14 (output)
                      00148 ;;  PIN 23 (RB2) - triac driver 15 (output)
                      00149 ;;  PIN 24 (RB3) - triac driver 16 (output)
                      00150 ;;  PIN 25 (RB4) - triac driver 9  (output)
                      00151 ;;  PIN 26 (RB5) - triac driver 10 (output)
                      00152 ;;  PIN 27 (RB6) - triac driver 11 (output)
                      00153 ;;  PIN 28 (RB7) - triac driver 12 (output)
                      00154 ;;
                      00155 ;;  NOTE:
                      00156 ;;
                      00157 ;;  This firmware is configured for PWM use with 38400 baud communications.
                      00158 ;;  Here are the DEFINE statements for changing this.
                      00159 ;;
MPASM  5.51         RPTR8FLEXSSRDMXRENARD.ASM   9-2-2016  12:51:05         PAGE  4


LOC  OBJECT CODE     LINE SOURCE TEXT
  VALUE

                      00160 ;;  User tunable items:
                      00161         
                      00162 ;;************** DMX MODE ***************
                      00163 ;;#DEFINE DMX  ;; ******uncomment for DMX******
                      00164 #ifdef DMX
                      00165   #DEFINE BAUDRATE 250000
                      00166 
                      00167 ;; Uncomment to hard code the DMX address. Otherwise it will be read
                      00168 ;; from the EEROM locations
                      00169  ;;#DEFINE HARD_CODE_DMX_ADDR  ;;only needed for devices without EEPROM
                      00170 
                      00171   #DEFINE DMX_START_ADDRESS D'001'  ;;change for DMX starting channel in Vixen 1-512
                      00172 ; -- EE Address Mappings --
                      00173   #DEFINE EE_DMX_HIGH           (0x00)  
                      00174   #DEFINE EE_DMX_LOW            (0x01)
                      00175         
                      00176 #else
                      00177 
                      00178 ;; Define Baud Rates. uncomment one of the following Baud Rates
                      00179  #DEFINE BAUDRATE 57600
                      00180 ;; #DEFINE BAUDRATE 115200
                      00181 ;; #DEFINE BAUDRATE 230400
                      00182 
                      00183 ;;************* Renard/Renard Start Address Mode ******************
                      00184 ;; Start address for channel start configuration on controller
                      00185 ;; also required for Ren-W wireless operation,, max baud rate is 57600
                      00186 
                      00187 ;;  #DEFINE START_ADDRESS  ;;******comment this line out for Standard Renard Protocol
                      00188 
                      00189 ;;  #DEFINE START_ADDR 0 ;; 0 starts channels 1-8, see Start Address Chart for
                      00190 ;; Renard Plus or Simple Renards (not the same as SS Renard boards)
                      00191 
                      00192 #endif
                      00193 
                      00194 ;; CTR_LOCKOUT turns all outputs off early if it is > 0.
                      00195 
                      00196  #DEFINE CTR_LOCKOUT 0
                      00197 
                      00198 ;;**************** Internal OSC settings *********************
                      00199 ;;********************* Do Not Change *************************
                      00200 
                      00201  #DEFINE CLOCKRATE 32000000
                      00202 ;; #DEFINE CLOCKRATE 64000000  ;;Future plans for PIC18F25K22
                      00203  
                      00204 ;; All PIC18F parts currently require '1<<PLLEN' here.
                      00205 
                      00206  #DEFINE OSC_TUNE_LOCAL 1<<PLLEN ;; {pr} fixed typo
                      00207 
                      00208  #define ZC_TWEAK 15
                      00209 
                      00210 #define DMX_BLINK_RATE 0x2C
                      00211 
                      00212 
MPASM  5.51         RPTR8FLEXSSRDMXRENARD.ASM   9-2-2016  12:51:05         PAGE  5


LOC  OBJECT CODE     LINE SOURCE TEXT
  VALUE

                      00213 ;; I/O bit definitions
                      00214 
                      00215  #define ZC_BIT   3
                      00216  #define ZC_REG   PORTE
                      00217  #define ZC       ZC_REG,(ZC_BIT)
                      00218  #define ZC_MASK  (1<<(ZC_BIT))
                      00219 
                      00220 ;; The rationale for these bit assignments is given in a short section at the
                      00221 ;; end of the main .asm file.
                      00222 ;;
                      00223 ;; valid bits 0,1,3,5
                      00224 ;; extra led's to phil board are 4,7 (7 = switched led)
                      00225 ;;
                      00226         
                      00227  #define HEARTBEAT_LED_BIT  0
                      00228  #define HEARTBEAT_LED_REG  LED_map
                      00229  #define HEARTBEAT_LED  HEARTBEAT_LED_REG, HEARTBEAT_LED_BIT
                      00230 
                      00231  #define ZC_LED_BIT 5
                      00232  #define ZC_LED_REG LED_map
                      00233  #define ZC_LED ZC_LED_REG,ZC_LED_BIT
                      00234         
                      00235  #define FRAME_ERR_LED_BIT  1
                      00236  #define FRAME_ERR_LED_REG  LED_map
                      00237  #define FRAME_ERR_LED  FRAME_ERR_LED_REG, FRAME_ERR_LED_BIT
                      00238         
                      00239  #define RXD_LED_BIT 3
                      00240  #define RXD_LED_REG LED_map
                      00241  #define RXD_LED RXD_LED_REG, RXD_LED_BIT
                      00242 
                      00243 ;; TEST_STROBE is used during the debug phase to create a signal that can be
                      00244 ;;   examined with an oscilloscope.
                      00245 ;; The following pin is currently tristated...so TEST_STROBE is disabled.
                      00246 ;; #define TEST_STROBE PORTA,4
                      00247 
                      00248 ;;  --------------------------------------------------------------------------
                      00249 ;;  Macros for assigning dimmer input channels to IO pins.
                      00250 ;;
                      00251 ;;  The serial communicationss and zero-crossing pins are pre-assigned, and are
                      00252 ;;    not intended to be easily changed.
                      00253 ;;
                      00254 ;;  This is also where output polarity and PWM vs non-PWM status is assigned.
                      00255 ;;  If the SINK_PORTx_CHy bit is set to '1' the signal will be active low, if
                      00256 ;;    it is set '0' the output signal will be active high.  Similarly, if the
                      00257 ;;    PORTx_CHy bit is set to '1' the output will be a PWM signal, if set
                      00258 ;;    to '0' the output will be just a pulse (although this latter option only
                      00259 ;;    makes sense when driving a TRIAC or SCR).
                      00260 
                      00261 ;;  Note: the pins used for LED output must have the SINK bit in the 'OFF'
                      00262 ;;    state and the PWM pin in the 'ON' state.
                      00263 
                      00264 #IFNDEF YES
                      00265   #DEFINE YES 1
MPASM  5.51         RPTR8FLEXSSRDMXRENARD.ASM   9-2-2016  12:51:05         PAGE  6


LOC  OBJECT CODE     LINE SOURCE TEXT
  VALUE

                      00266 #ENDIF
                      00267 #IFNDEF NO
                      00268   #DEFINE NO 0
                      00269 #ENDIF
                      00270         
                      00271 ;;  PortA, bit 0 has channel 1 mapped to it
                      00272   #DEFINE PIN2_CH 1
                      00273   #DEFINE PIN2_SINK YES
                      00274   #DEFINE PIN2_PWM YES
                      00275         
                      00276 ;;  PortA, bit 1 has channel 2 mapped to it
                      00277   #DEFINE PIN3_CH 2
                      00278   #DEFINE PIN3_SINK YES
                      00279   #DEFINE PIN3_PWM YES
                      00280         
                      00281 ;;  PortA, bit 2 has channel 3 mapped to it
                      00282   #DEFINE PIN4_CH 3
                      00283   #DEFINE PIN4_SINK YES
                      00284   #DEFINE PIN4_PWM YES
                      00285         
                      00286 ;;  PortA, bit 3 has channel 4 mapped to it
                      00287   #DEFINE PIN5_CH 4
                      00288   #DEFINE PIN5_SINK YES
                      00289   #DEFINE PIN5_PWM YES
                      00290 
                      00291 ;;  PortA, bit 4 has channel 5 mapped to it
                      00292   #DEFINE PIN6_CH 5
                      00293   #DEFINE PIN6_SINK YES
                      00294   #DEFINE PIN6_PWM YES
                      00295 
                      00296 ;;  PortA, bit 5 is used for VCAP
                      00297   #DEFINE PIN7_SINK NO
                      00298   #DEFINE PIN7_PWM YES
                      00299 
                      00300 ;;  PortA, bit 6 has nothing mapped to it - reserved for possible oscillator
                      00301   #DEFINE PIN10_SINK NO
                      00302   #DEFINE PIN10_PWM YES
                      00303 
                      00304 ;;  PortA, bit 7 has nothing mapped to it - reserved for possible oscillator
                      00305   #DEFINE PIN9_SINK NO
                      00306   #DEFINE PIN9_PWM YES
                      00307 
                      00308 ;; ---------------------------- PORT B mapping -------------------------------
                      00309 
                      00310 ;;  PortB, bit 0 has channel 13 mapped to it
                      00311   #DEFINE PIN21_CH 13
                      00312   #DEFINE PIN21_SINK YES
                      00313   #DEFINE PIN21_PWM YES
                      00314 
                      00315 ;;  PortB, bit 1 has channel 14 mapped to it
                      00316   #DEFINE PIN22_CH 14
                      00317   #DEFINE PIN22_SINK YES
                      00318   #DEFINE PIN22_PWM YES
MPASM  5.51         RPTR8FLEXSSRDMXRENARD.ASM   9-2-2016  12:51:05         PAGE  7


LOC  OBJECT CODE     LINE SOURCE TEXT
  VALUE

                      00319 
                      00320 ;;  PortB, bit 2 has channel 15 mapped to it
                      00321   #DEFINE PIN23_CH 15
                      00322   #DEFINE PIN23_SINK YES
                      00323   #DEFINE PIN23_PWM YES
                      00324 
                      00325 ;;  PortB, bit 3 has channel 16 mapped to it
                      00326   #DEFINE PIN24_CH 16
                      00327   #DEFINE PIN24_SINK YES
                      00328   #DEFINE PIN24_PWM YES
                      00329 
                      00330 ;;  PortB, bit 4 has channel 9 mapped to it
                      00331   #DEFINE PIN25_CH 9
                      00332   #DEFINE PIN25_SINK YES
                      00333   #DEFINE PIN25_PWM YES
                      00334 
                      00335 ;;  PortB, bit 5 has channel 10 mapped to it
                      00336   #DEFINE PIN26_CH 10
                      00337   #DEFINE PIN26_SINK YES
                      00338   #DEFINE PIN26_PWM YES
                      00339 
                      00340 ;;  PortB, bit 6 has channel 11 mapped to it
                      00341   #DEFINE PIN27_CH 11
                      00342   #DEFINE PIN27_SINK YES
                      00343   #DEFINE PIN27_PWM YES
                      00344 
                      00345 ;;  PortB, bit 7 has channel 12 mapped to it
                      00346   #DEFINE PIN28_CH 12
                      00347   #DEFINE PIN28_SINK YES
                      00348   #DEFINE PIN28_PWM YES
                      00349 
                      00350 ;; ---------------------------- PORT C mapping -------------------------------
                      00351 
                      00352 ;;  PortC, bit 0 has channel 6 mapped to it
                      00353   #DEFINE PIN11_CH 6
                      00354   #DEFINE PIN11_SINK YES
                      00355   #DEFINE PIN11_PWM YES
                      00356 
                      00357 ;;  PortC, bit 1 has channel 7 mapped to it
                      00358   #DEFINE PIN12_CH 7
                      00359   #DEFINE PIN12_SINK YES
                      00360   #DEFINE PIN12_PWM YES
                      00361 
                      00362 ;;  PortC, bit 2 has channel 8 mapped to it
                      00363   #DEFINE PIN13_CH 8
                      00364   #DEFINE PIN13_SINK YES
                      00365   #DEFINE PIN13_PWM YES
                      00366 
                      00367 ;;  PortC, bit 3 has LED driver mapped to it
                      00368   #DEFINE PIN14_SINK NO
                      00369   #DEFINE PIN14_PWM YES
                      00370   #DEFINE LED0_TRIS TRISC^BANK1,3
                      00371   #DEFINE LED0_anode_sel portc_image,3
MPASM  5.51         RPTR8FLEXSSRDMXRENARD.ASM   9-2-2016  12:51:05         PAGE  8


LOC  OBJECT CODE     LINE SOURCE TEXT
  VALUE

                      00372                         
                      00373 ;;  PortC, bit 4 has LED driver mapped to it
                      00374   #DEFINE PIN15_SINK NO
                      00375   #DEFINE PIN15_PWM YES
                      00376   #DEFINE LED1_TRIS TRISC^BANK1,4
                      00377   #DEFINE LED1_anode_sel portc_image,4
                      00378 
                      00379 ;;  PortC, bit 5 has LED driver mapped to it
                      00380   #DEFINE PIN16_SINK NO
                      00381   #DEFINE PIN16_PWM YES
                      00382   #DEFINE LED2_TRIS TRISC^BANK1,5
                      00383   #DEFINE LED2_anode_sel portc_image,5
                      00384 
                      00385 ;;  PortC, bits 6 and 7 are used for serial (UART) I/O
                      00386   #DEFINE PIN17_SINK NO
                      00387   #DEFINE PIN18_SINK NO
                      00388 
                      00389         
                      00390 
                      00391 ;; ----------------------------------------------------------------------------
                      00392 ;; The following definitions probably won't need to be changed by the user.
                      00393 
                      00394   #IFDEF PIN2_CH
                      00395     #DEFINE PIN2_DIMMER (1<<0)
                      00396   #ELSE
                      00397     #DEFINE PIN2_DIMMER 0
                      00398   #ENDIF
                      00399   #IFDEF PIN3_CH
                      00400     #DEFINE PIN3_DIMMER (1<<1)
                      00401   #ELSE
                      00402     #DEFINE PIN3_DIMMER 0
                      00403   #ENDIF
                      00404   #IFDEF PIN4_CH
                      00405     #DEFINE PIN4_DIMMER (1<<2)
                      00406   #ELSE
                      00407     #DEFINE PIN4_DIMMER 0
                      00408   #ENDIF
                      00409   #IFDEF PIN5_CH
                      00410     #DEFINE PIN5_DIMMER (1<<3)
                      00411   #ELSE
                      00412     #DEFINE PIN5_DIMMER 0
                      00413   #ENDIF
                      00414   #IFDEF PIN6_CH
                      00415     #DEFINE PIN6_DIMMER (1<<4)
                      00416   #ELSE
                      00417     #DEFINE PIN6_DIMMER 0
                      00418   #ENDIF
                      00419   #IFDEF PIN7_CH
                      00420     #DEFINE PIN7_DIMMER (1<<5)
                      00421   #ELSE
                      00422     #DEFINE PIN7_DIMMER 0
                      00423   #ENDIF
                      00424   #IFDEF PIN10_CH
MPASM  5.51         RPTR8FLEXSSRDMXRENARD.ASM   9-2-2016  12:51:05         PAGE  9


LOC  OBJECT CODE     LINE SOURCE TEXT
  VALUE

                      00425     #DEFINE PIN10_DIMMER (1<<6)
                      00426   #ELSE
                      00427     #DEFINE PIN10_DIMMER 0
                      00428   #ENDIF
                      00429   #IFDEF PIN9_CH
                      00430     #DEFINE PIN9_DIMMER (1<<7)
                      00431   #ELSE
                      00432     #DEFINE PIN9_DIMMER 0
                      00433   #ENDIF
                      00434         
                      00435   #IFDEF PIN21_CH
                      00436     #DEFINE PIN21_DIMMER (1<<0)
                      00437   #ELSE
                      00438     #DEFINE PIN21_DIMMER 0
                      00439   #ENDIF
                      00440   #IFDEF PIN22_CH
                      00441     #DEFINE PIN22_DIMMER (1<<1)
                      00442   #ELSE
                      00443     #DEFINE PIN22_DIMMER 0
                      00444   #ENDIF
                      00445   #IFDEF PIN23_CH
                      00446     #DEFINE PIN23_DIMMER (1<<2)
                      00447   #ELSE
                      00448     #DEFINE PIN23_DIMMER 0
                      00449   #ENDIF
                      00450   #IFDEF PIN24_CH
                      00451     #DEFINE PIN24_DIMMER (1<<3)
                      00452   #ELSE
                      00453     #DEFINE PIN24_DIMMER 0
                      00454   #ENDIF
                      00455   #IFDEF PIN25_CH
                      00456     #DEFINE PIN25_DIMMER (1<<4)
                      00457   #ELSE
                      00458     #DEFINE PIN25_DIMMER 0
                      00459   #ENDIF
                      00460   #IFDEF PIN26_CH
                      00461     #DEFINE PIN26_DIMMER (1<<5)
                      00462   #ELSE
                      00463     #DEFINE PIN26_DIMMER 0
                      00464   #ENDIF
                      00465   #IFDEF PIN27_CH
                      00466     #DEFINE PIN27_DIMMER (1<<6)
                      00467   #ELSE
                      00468     #DEFINE PIN27_DIMMER 0
                      00469   #ENDIF
                      00470   #IFDEF PIN28_CH
                      00471     #DEFINE PIN28_DIMMER (1<<7)
                      00472   #ELSE
                      00473     #DEFINE PIN28_DIMMER 0
                      00474   #ENDIF        
                      00475 
                      00476   #IFDEF PIN11_CH
                      00477     #DEFINE PIN11_DIMMER (1<<0)
MPASM  5.51         RPTR8FLEXSSRDMXRENARD.ASM   9-2-2016  12:51:05         PAGE 10


LOC  OBJECT CODE     LINE SOURCE TEXT
  VALUE

                      00478   #ELSE
                      00479     #DEFINE PIN11_DIMMER 0
                      00480   #ENDIF
                      00481   #IFDEF PIN12_CH
                      00482     #DEFINE PIN12_DIMMER (1<<1)
                      00483   #ELSE
                      00484     #DEFINE PIN12_DIMMER 0
                      00485   #ENDIF
                      00486   #IFDEF PIN13_CH
                      00487     #DEFINE PIN13_DIMMER (1<<2)
                      00488   #ELSE
                      00489     #DEFINE PIN13_DIMMER 0
                      00490   #ENDIF
                      00491   #IFDEF PIN14_CH
                      00492     #DEFINE PIN14_DIMMER (1<<3)
                      00493   #ELSE
                      00494     #DEFINE PIN14_DIMMER 0
                      00495   #ENDIF
                      00496   #IFDEF PIN15_CH
                      00497     #DEFINE PIN15_DIMMER (1<<4)
                      00498   #ELSE
                      00499     #DEFINE PIN15_DIMMER 0
                      00500   #ENDIF
                      00501   #IFDEF PIN16_CH
                      00502     #DEFINE PIN16_DIMMER (1<<5)
                      00503   #ELSE
                      00504     #DEFINE PIN16_DIMMER 0
                      00505   #ENDIF
                      00506   #IFDEF PIN17_CH
                      00507     #DEFINE PIN17_DIMMER (1<<6)
                      00508   #ELSE
                      00509     #DEFINE PIN17_DIMMER 0
                      00510   #ENDIF
                      00511   #IFDEF PIN18_CH
                      00512     #DEFINE PIN18_DIMMER (1<<7)
                      00513   #ELSE
                      00514     #DEFINE PIN18_DIMMER 0
                      00515   #ENDIF
                      00516 
                      00517 ;; ----- Port A
                      00518 
                      00519   #DEFINE DIMMER_BITMAP_PORTA (PIN2_DIMMER | PIN3_DIMMER | PIN4_DIMMER | PIN5_DIMMER | PIN6_DIMMER | PIN
                            7_DIMMER | PIN10_DIMMER | PIN9_DIMMER)
                      00520 
                      00521   #DEFINE SINK_MAP_PORTA (((((((PIN9_SINK * 2 + PIN10_SINK) * 2 + PIN7_SINK) * 2 + PIN6_SINK) * 2 + PIN5
                            _SINK) * 2 + PIN4_SINK) * 2 + PIN3_SINK) * 2 + PIN2_SINK)
                      00522 
                      00523   #DEFINE PWM_MAP_PORTA ((((((((PIN9_PWM*2+PIN10_PWM)*2+PIN7_PWM)*2+PIN6_PWM)*2+PIN5_PWM)*2+PIN4_PWM)*2+
                            PIN3_PWM)*2+PIN2_PWM))
                      00524 
                      00525 ;; ----- Port B
                      00526         
                      00527   #DEFINE DIMMER_BITMAP_PORTB (PIN21_DIMMER | PIN22_DIMMER | PIN23_DIMMER | PIN24_DIMMER | PIN25_DIMMER 
MPASM  5.51         RPTR8FLEXSSRDMXRENARD.ASM   9-2-2016  12:51:05         PAGE 11


LOC  OBJECT CODE     LINE SOURCE TEXT
  VALUE

                            | PIN26_DIMMER | PIN27_DIMMER | PIN28_DIMMER)
                      00528 
                      00529   #DEFINE SINK_MAP_PORTB (((((((PIN28_SINK * 2 + PIN27_SINK) * 2 + PIN26_SINK) * 2 + PIN25_SINK) * 2 + P
                            IN24_SINK) * 2 + PIN23_SINK) * 2 + PIN22_SINK) * 2 + PIN21_SINK)
                      00530 
                      00531   #DEFINE PWM_MAP_PORTB ((((((((PIN28_PWM*2+PIN27_PWM)*2+PIN26_PWM)*2+PIN25_PWM)*2+PIN24_PWM)*2+PIN23_PW
                            M)*2+PIN22_PWM)*2+PIN21_PWM))
                      00532 
                      00533 ;; ----- Port C
                      00534         
                      00535   #DEFINE DIMMER_BITMAP_PORTC (PIN11_DIMMER | PIN12_DIMMER | PIN13_DIMMER | PIN14_DIMMER | PIN15_DIMMER 
                            | PIN16_DIMMER | PIN17_DIMMER | PIN18_DIMMER)
                      00536 
                      00537   #DEFINE SINK_MAP_PORTC (((((((PIN18_SINK * 2 + PIN17_SINK) * 2 + PIN16_SINK) * 2 + PIN15_SINK) * 2 + P
                            IN14_SINK) * 2 + PIN13_SINK) * 2 + PIN12_SINK) * 2 + PIN11_SINK)
                      00538 
                      00539   #DEFINE PWM_MAP_PORTC (((((((PIN16_PWM)*2+PIN15_PWM)*2+PIN14_PWM)*2+PIN13_PWM)*2+PIN12_PWM)*2+PIN11_PW
                            M))
                      00540         
                      00541 ;; Processor Configuration Directives - specific to each processor.  The actual
                      00542 ;;   processor is selected in the MPLAB IDE Configuration menu item.  The
                      00543 ;;   symbol 'OSC_CONTROL_LOCAL' is defined in ren16_local.inc.
                      00544         
                      00545 
                      00546  #IFDEF __18F25K22
                      00547 
                      00548  INCLUDE "p18f25K22.inc"
                      00549  #DEFINE PIC18_FAMILY
                      00550 
                      00551  #define OSC_CONTROL_LOCAL 0x60
                      00552 ;; #define OSC_CONTROL_LOCAL 0x70
                      00553 
                      00554         CONFIG PRICLKEN=ON, FCMEN=OFF,IESO=OFF,PLLCFG=ON, FOSC=INTIO67
                      00555 ;; wdt off, brownout is on and set for second highest voltage (hardware only)
                      00556         CONFIG PWRTEN=ON, BOREN=NOSLP, BORV=285
                      00557 
                      00558         CONFIG WDTEN=OFF,WDTPS=1
                      00559 ;; mclre disabled, timer1 cfg fow low power, portb pins are digital, ccp2 mux
                      00560         CONFIG MCLRE=INTMCLR,PBADEN=OFF,CCP2MX=PORTC1  ;;,CCP3MX = PORTB5,T3CMX = PORTB5
                      00561 
                      00562 ;; debug, extended_instruction, low-voltage programming and reset_stack_err clr
                      00563         CONFIG DEBUG=OFF,XINST=OFF,LVP=OFF,STVREN=ON,HFOFST = OFF
                      00564 
                      00565 ;; code protect some blocks (program memory and eeprom)
                      00566         CONFIG CP0=OFF,CP1=OFF
                      00567         CONFIG CPB=OFF,CPD=OFF
                      00568 
                      00569 ;; write protect some blocks (program memory and eeprom)
                      00570         CONFIG WRT0=OFF,WRT1=OFF
                      00571         CONFIG WRTB=OFF,WRTC=OFF,WRTD=OFF
                      00572 
                      00573 ;; following two words protect the various program code blocks from table reads
                      00574         CONFIG EBTR0=OFF,EBTR1=OFF
MPASM  5.51         RPTR8FLEXSSRDMXRENARD.ASM   9-2-2016  12:51:05         PAGE 12


LOC  OBJECT CODE     LINE SOURCE TEXT
  VALUE

                      00575         CONFIG EBTRB=OFF
                      00576 
                      00577  #ENDIF
                      00578 
                      00579 
                      00580  #IFDEF __18F2525
                      00581 
                      00582  INCLUDE "p18f2525.inc"
                      00001        LIST
                      00002 
                      00003 ;==========================================================================
                      00004 ;  MPASM PIC18F2525 processor include
                      00005 ; 
                      00006 ;  (c) Copyright 1999-2013 Microchip Technology, All rights reserved
                      00007 ;==========================================================================
                      00008 
                      01296         LIST
                      00583  #DEFINE PIC18_FAMILY
                      00584 
                      00585 ;; #define OSC_CONTROL_LOCAL 0x60
                      00586  #define OSC_CONTROL_LOCAL 0x70
                      00587 
                      00588  #define OSC_CONFIG_LOCAL OSC=INTIO67
                      00589 
                      00590 
                      00591         CONFIG OSC_CONFIG_LOCAL, FCMEN=OFF,IESO=OFF
                      00592 ;; wdt off, brownout is on and set for second highest voltage (hardware only)
                      00593         CONFIG PWRT=ON, BOREN=NOSLP, BORV=1
                      00594 
                      00595         CONFIG WDT=OFF,WDTPS=1
                      00596 ;; mclre disabled, timer1 cfg fow low power, portb pins are digital, ccp2 mux
                      00597         CONFIG MCLRE=OFF,PBADEN=OFF,CCP2MX=PORTC
                      00598 
                      00599 ;; debug, extended_instruction, low-voltage programming and reset_stack_err clr
                      00600         CONFIG DEBUG=OFF,XINST=OFF,LVP=OFF,STVREN=ON
                      00601 
                      00602 ;; code protect some blocks (program memory and eeprom)
                      00603         CONFIG CP0=OFF,CP1=OFF
                      00604         CONFIG CPB=OFF,CPD=OFF
                      00605 
                      00606 ;; write protect some blocks (program memory and eeprom)
                      00607         CONFIG WRT0=OFF,WRT1=OFF
                      00608         CONFIG WRTB=OFF,WRTC=OFF,WRTD=OFF
                      00609 
                      00610 ;; following two words protect the various program code blocks from table reads
                      00611         CONFIG EBTR0=OFF,EBTR1=OFF
                      00612         CONFIG EBTRB=OFF
                      00613 
                      00614  #ENDIF
                      00615 
                      00616 
                      00617         
                      00618    #DEFINE BANK1 0
MPASM  5.51         RPTR8FLEXSSRDMXRENARD.ASM   9-2-2016  12:51:05         PAGE 13


LOC  OBJECT CODE     LINE SOURCE TEXT
  VALUE

                      00619    #DEFINE BANK2_TWIDDLE 0
                      00620    #DEFINE BANK3_TWIDDLE 0
                      00621    #DEFINE BANK4_TWIDDLE 0
                      00622 
                      00623 ;; registers 0x6 (6) through 0x39 (57)
                      00624   CBLOCK 0x4
                      00625 
  00000004            00626   zc_noedge_counter
                      00627 
  00000005            00628   rx_char
                      00629 
  00000006            00630   zc_delayline
                      00631 
  00000007            00632   ctr_ckt1, ctr_ckt2, ctr_ckt3, ctr_ckt4
  0000000B            00633   ctr_ckt5, ctr_ckt6, ctr_ckt7, ctr_ckt8
  0000000F            00634   ctr_ckt9, ctr_ckt10, ctr_ckt11, ctr_ckt12
  00000013            00635   ctr_ckt13, ctr_ckt14, ctr_ckt15, ctr_ckt16
                      00636 
                      00637 
                      00638 ;; event_flag is used for communicating between the ISR and the foreground code
                      00639 ;;   in the inactive state all of the bits are high.  A bit is cleared in the
                      00640 ;;   ISR to indicate an event and set in the foreground when that event is
                      00641 ;;   processed.
                      00642 ;;   bit 0 is cleared every 256'th interrupt, used for status LED timeouts and
                      00643 ;;      detecting missing zero-crossing transitions.
                      00644 ;;   bit 1 is cleared on the leading edge of the zero-cross signal.
                      00645 
  00000017            00646   event_flag
                      00647 
                      00648 ;; state_flag is used to hold state info used in the ISR.
                      00649 ;;   bit 0 is the value of the ZC signal on the last timer interrupt
                      00650 ;;   bit 1 is set when ZC goes high (i.e. transition), and is cleared when ZC
                      00651 ;;     goes low.  It goes low (or remains low) if there are no low-high
                      00652 ;;     transitions on the ZC signal.
                      00653 
  00000018            00654   state_flag
                      00655 
  00000019            00656   porta_image, portb_image, portc_image
  0000001C            00657   ctr_timeslot
                      00658 
  0000001D            00659   zc_tmr_save
                      00660 
                      00661 ;; Variables related to the 'charlie-plexed' status LEDs:
                      00662         
  0000001E            00663   LED_map
  0000001F            00664   LED_bit_ctr
                      00665         
  00000020            00666   LED_anode_rotator
  00000021            00667   LED_cathode_rotator
  00000022            00668   LED_data_rotator
                      00669 
  00000023            00670   _w, _status, LED_TRIS_mask
  00000026            00671   isr_counter
MPASM  5.51         RPTR8FLEXSSRDMXRENARD.ASM   9-2-2016  12:51:05         PAGE 14


LOC  OBJECT CODE     LINE SOURCE TEXT
  VALUE

  00000027            00672   heartbeat_countdown
  00000028            00673   frame_err_countdown
  00000029            00674   rxd_countdown
  0000002A            00675   zc_countdown
  0000002B            00676   Timeout
  0000002C            00677   Timecounter
                      00678 
  0000002D            00679   dmxhighbyte:0         ;; DMX
  0000002D            00680   our_addr
  0000002E            00681   dmxlowbyte:0          ;; DMX  
  0000002E            00682   rx_discard_count              ; PJS 4/22/11
  0000002F            00683   skiphigh:0            ;; DMX
  0000002F            00684   rx_copycount                  ; PJS 4/22/11
  00000030            00685   skiplow:0                     ;; DMX
  00000030            00686   rx_flag_extra  ;; bit 0 set if prior character was an ESC.
                      00687 
  00000031            00688   dmxPayloadCount
  00000032            00689   smDmxL
  00000033            00690   smDmxH        ;; 0x3D - only two more variables left
                      00691 
  00000034            00692   dmxStatusCtr
                      00693 
                      00694   ENDC
                      00695 
                      00696 ;; registers 0x40 (64) through 0x5F (95)
                      00697 
                      00698   CBLOCK 0x40
                      00699 
  00000040            00700   slot_id_ckt1, slot_id_ckt2, slot_id_ckt3, slot_id_ckt4
  00000044            00701   slot_id_ckt5, slot_id_ckt6, slot_id_ckt7, slot_id_ckt8        
  00000048            00702   slot_id_ckt9, slot_id_ckt10, slot_id_ckt11, slot_id_ckt12
  0000004C            00703   slot_id_ckt13, slot_id_ckt14, slot_id_ckt15, slot_id_ckt16    
                      00704 
                      00705 
                      00706   ENDC
                      00707 
                      00708 
                      00709 ;; Register(s) that are accessed in both the first and second banks.
                      00710 ;; registers 0x70 (112) through 0x78  (120)
                      00711 
                      00712 
                      00713 
                      00714 
                      00715 ;; assigned numbers:
                      00716 
                      00717  #define DEFAULT_LINERATE 50
                      00718  #define MAX_LINERATE 70
                      00719 
                      00720 ;; derived numbers:
                      00721 
                      00722 ;; initializer for baudrate generator (based on formula from datasheet)
                      00723 ;;  ********************Do Not Change********************
                      00724 
MPASM  5.51         RPTR8FLEXSSRDMXRENARD.ASM   9-2-2016  12:51:05         PAGE 15


LOC  OBJECT CODE     LINE SOURCE TEXT
  VALUE

                      00725 
                      00726 ;;   #DEFINE BAUD_INIT (CLOCKRATE/BAUDRATE/8 - 1)  ;;64mhz
                      00727    #DEFINE BAUD_INIT (CLOCKRATE/BAUDRATE/4 - 1)  ;;32mhz
                      00728 
                      00729 ;; **************Initializer for cell timer ZC Setup********************
                      00730 
                      00731  #define CELL_RATE ((2*DEFAULT_LINERATE) * 256)
                      00732 
                      00733  #define CELL_TMR_INIT (CLOCKRATE/8/CELL_RATE)  ;;32 mhz
                      00734 ;; #define CELL_TMR_INIT (CLOCKRATE/16/CELL_RATE)  ;;64 mhz
                      00735 ;; Number used for range-checking prospective values for the periodic timer
                      00736 ;;    interval.
                      00737  #define MIN_ZC_TIMER ((CLOCKRATE/4)/MAX_LINERATE/256/2)  ;;32mhz
                      00738 ;; #define MIN_ZC_TIMER ((CLOCKRATE/8)/MAX_LINERATE/256/2)  ;;64mhz
                      00739                 
                      00740 
                      00741 
                      00742 #ifdef DMX
                      00743 ; ----------------- dmxread -------     
                      00744 
                      00745 chgDmxState macro newState               
                      00746                 movlw   LOW(newState)
                      00747                 movwf   smDmxL
                      00748                 movlw   HIGH(newState)
                      00749                 movwf   smDmxH
                      00750    endm
                      00751 
                      00752 gotoDmxState macro
                      00753                 movff   smDmxH, PCLATH
                      00754                 movf    smDmxL,W
                      00755                 movwf   PCL
                      00756         endm
                      00757 
                      00758 #endif
                      00759 ;; ---------------------------------------------------------------------------
                      00760 
                      00761 
                      00762  org 0
000000 0000           00763         nop
000002 EF?? F???      00764         goto initialize
                      00765 
                      00766 
                      00767     ORG 8
                      00768 
                      00769         
                      00770 ;; interrupt routine
                      00771 ;; Just the timer interrupt for now...
                      00772 ;; ISR timing.
                      00773 ;;   isr_regular path:  
                      00774 ;;     18 - start of ISR through isr_regular
                      00775 ;;     55 - do_regular through isr_status_LEDs
                      00776 ;;     26 - longest path from isr_status_LEDs to/including the return
                      00777 ;;     99 - total
MPASM  5.51         RPTR8FLEXSSRDMXRENARD.ASM   9-2-2016  12:51:05         PAGE 16


LOC  OBJECT CODE     LINE SOURCE TEXT
  VALUE

                      00778 ;;
                      00779 ;;   isr_load_counters path:
                      00780 ;;     22 - start of ISR through isr_load_counters (including ZC lead edge)
                      00781 ;;     36 - isr_load_counters through isr_status_LEDs
                      00782 ;;     41 - longest path from isr_status_LEDs to/including the return
                      00783 ;;     99 - total
                      00784 ;;
                      00785 ;; Requirement for the maximum length of this ISR
                      00786 ;;  These timer interrupts occur once overy 30 uS (120 instructions at 16 MHz).
                      00787 ;;  At 57600 baud there is a character available every 190 uS or so, or once
                      00788 ;;    every 6-1/3 timer interrupts.  It takes about 40 instructions to process
                      00789 ;;    one of these characters, or about 7 instructions per timer interrupt.
                      00790 ;;  So this ISR must be kept under 113 (120 - 7) instructions.
                      00791 ;;
                      00792 ;;  This analysis doesn't account for event handling (which probably doesn't
                      00793 ;;    matter, since uart handling have precedence over event-handling).
                      00794 ;;
000008                00795 Int
                      00796 
                      00797 
000008 929E           00798         bcf     PIR1,TMR2IF     ; reset the interrupt
                      00799                         
00000A 2A26           00800         incf    isr_counter,f   ; update count of interrupts ... used only for
00000C B4D8           00801         btfsc   STATUS,Z        ; LED blinking and charlie-plex state variable
00000E 9017           00802         bcf     event_flag,0    ; create event once every 256'th interrupt
                      00803 
000010 A684           00804         btfss   ZC
000012 6A18           00805         clrf    state_flag
                      00806 
000014 B684           00807         btfsc   ZC              ; ZC set this time? (if not, not leading edge)
000016 B018           00808         btfsc   state_flag,0    ; ZC set last time? (if yes, not leading edge)
000018 EF?? F???      00809         goto    isr_not_zc_lead_edge
                      00810 
                      00811 ;; ZC leading edge
                      00812 
00001C 9217           00813         bcf     event_flag,1    ; ZC leading edge flag for foreground code
00001E 8218           00814         bsf     state_flag,1    ; ZC leading edge for ISR code.
000020 8018           00815         bsf     state_flag,0
                      00816         
000022 50D6           00817         movf    TMR0L,w
000024 6E1D           00818         movwf   zc_tmr_save
                      00819 
000026                00820 isr_not_zc_lead_edge:
                      00821 
000026 3E1C           00822         incfsz  ctr_timeslot,f
000028 B218           00823         btfsc   state_flag,1
00002A EF?? F???      00824         goto    isr_load_counters
                      00825 ;;
                      00826 ;; Handle the normal case (selectively turn on dimmer outputs).  This code is
                      00827 ;;   bypassed if ctr_timeslot = 0 OR if state_flag.1 is set.
                      00828 ;;
00002E                00829 isr_regular:
                      00830 
MPASM  5.51         RPTR8FLEXSSRDMXRENARD.ASM   9-2-2016  12:51:05         PAGE 17


LOC  OBJECT CODE     LINE SOURCE TEXT
  VALUE

00002E 0EE0           00831         movlw   255 & ~(DIMMER_BITMAP_PORTA)
                      00832     #IFDEF PIN2_CH
000030 3E07           00833         incfsz  ctr_ckt1,f
000032 0901           00834         iorlw   1       ; turn off this SSR
                      00835     #ENDIF
                      00836     #IFDEF PIN3_CH
000034 3E08           00837         incfsz  ctr_ckt2,f
000036 0902           00838         iorlw   2       ; turn off this SSR
                      00839     #ENDIF
                      00840     #IFDEF PIN4_CH
000038 3E09           00841         incfsz  ctr_ckt3,f
00003A 0904           00842         iorlw   4       ; turn off this SSR
                      00843     #ENDIF
                      00844     #IFDEF PIN5_CH
00003C 3E0A           00845         incfsz  ctr_ckt4,f
00003E 0908           00846         iorlw   8       ; turn off this SSR
                      00847     #ENDIF
                      00848     #IFDEF PIN6_CH
000040 3E0B           00849         incfsz  ctr_ckt5,f
000042 0910           00850         iorlw   16      ; turn off this SSR
                      00851     #ENDIF
                      00852     #IFDEF PIN7_CH
                      00853         incfsz  ctr_ckt0,f
                      00854         iorlw   32      ; turn off this SSR
                      00855     #ENDIF
                      00856     #IFDEF PIN10_CH
                      00857         incfsz  ctr_ckt0,f
                      00858         iorlw   64      ; turn off this SSR
                      00859     #ENDIF
                      00860     #IFDEF PIN9_CH
                      00861         incfsz  ctr_ckt0,f
                      00862         iorlw   128     ; turn off this SSR
                      00863     #ENDIF
000044 1619           00864         andwf   porta_image,f
                      00865         
000046 0E00           00866         movlw   255 & ~(DIMMER_BITMAP_PORTB)
                      00867     #IFDEF PIN21_CH
000048 3E13           00868         incfsz  ctr_ckt13,f
00004A 0901           00869         iorlw   1       ; turn off this SSR
                      00870     #ENDIF
                      00871     #IFDEF PIN22_CH
00004C 3E14           00872         incfsz  ctr_ckt14,f
00004E 0902           00873         iorlw   2       ; turn off this SSR
                      00874     #ENDIF
                      00875     #IFDEF PIN23_CH
000050 3E15           00876         incfsz  ctr_ckt15,f
000052 0904           00877         iorlw   4       ; turn off this SSR
                      00878     #ENDIF
                      00879     #IFDEF PIN24_CH
000054 3E16           00880         incfsz  ctr_ckt16,f
000056 0908           00881         iorlw   8       ; turn off this SSR
                      00882     #ENDIF
                      00883     #IFDEF PIN25_CH
MPASM  5.51         RPTR8FLEXSSRDMXRENARD.ASM   9-2-2016  12:51:05         PAGE 18


LOC  OBJECT CODE     LINE SOURCE TEXT
  VALUE

000058 3E0F           00884         incfsz  ctr_ckt9,f
00005A 0910           00885         iorlw   16      ; turn off this SSR
                      00886     #ENDIF
                      00887     #IFDEF PIN26_CH
00005C 3E10           00888         incfsz  ctr_ckt10,f
00005E 0920           00889         iorlw   32      ; turn off this SSR
                      00890     #ENDIF
                      00891     #IFDEF PIN27_CH
000060 3E11           00892         incfsz  ctr_ckt11,f
000062 0940           00893         iorlw   64      ; turn off this SSR
                      00894     #ENDIF
                      00895     #IFDEF PIN28_CH
000064 3E12           00896         incfsz  ctr_ckt12,f
000066 0980           00897         iorlw   128     ; turn off this SSR
                      00898     #ENDIF
000068 161A           00899         andwf   portb_image,f
                      00900         
00006A 0EF8           00901         movlw   255 & ~(DIMMER_BITMAP_PORTC)
                      00902     #IFDEF PIN11_CH
00006C 3E0C           00903         incfsz  ctr_ckt6,f
00006E 0901           00904         iorlw   1       ; turn off this SSR
                      00905     #ENDIF
                      00906     #IFDEF PIN12_CH
000070 3E0D           00907         incfsz  ctr_ckt7,f
000072 0902           00908         iorlw   2       ; turn off this SSR
                      00909     #ENDIF
                      00910     #IFDEF PIN13_CH
000074 3E0E           00911         incfsz  ctr_ckt8,f
000076 0904           00912         iorlw   4       ; turn off this SSR
                      00913     #ENDIF
                      00914     #IFDEF PIN14_CH
                      00915         incfsz  ctr_ckt0,f
                      00916         iorlw   8       ; turn off this SSR
                      00917     #ENDIF
                      00918     #IFDEF PIN15_CH
                      00919         incfsz  ctr_ckt0,f
                      00920         iorlw   16      ; turn off this SSR
                      00921     #ENDIF
                      00922     #IFDEF PIN16_CH
                      00923         incfsz  ctr_ckt0,f
                      00924         iorlw   32      ; turn off this SSR
                      00925     #ENDIF
                      00926     #IFDEF PIN17_CH
                      00927         incfsz  ctr_ckt0,f
                      00928         iorlw   64      ; turn off this SSR
                      00929     #ENDIF
                      00930     #IFDEF PIN18_CH
                      00931         incfsz  ctr_ckt0,f
                      00932         iorlw   128     ; turn off this SSR
                      00933     #ENDIF
000078 161B           00934         andwf   portc_image,f
                      00935 
00007A 5019           00936         movf    porta_image,w
MPASM  5.51         RPTR8FLEXSSRDMXRENARD.ASM   9-2-2016  12:51:05         PAGE 19


LOC  OBJECT CODE     LINE SOURCE TEXT
  VALUE

00007C 0A00           00937         xorlw   (DIMMER_BITMAP_PORTA & ~SINK_MAP_PORTA)
00007E 6E80           00938         movwf   PORTA
000080 0E00           00939         movlw   LOW (~PWM_MAP_PORTA)
000082 1219           00940         iorwf   porta_image,f   
                      00941                 
000084 501A           00942         movf    portb_image,w
000086 0A00           00943         xorlw   (DIMMER_BITMAP_PORTB & ~SINK_MAP_PORTB)
000088 6E81           00944         movwf   PORTB
00008A 0E00           00945         movlw   LOW (~PWM_MAP_PORTB)
00008C 121A           00946         iorwf   portb_image,f
                      00947 
00008E 501B           00948         movf    portc_image,w
000090 0A00           00949         xorlw   (DIMMER_BITMAP_PORTC & ~SINK_MAP_PORTC)
000092 6E82           00950         movwf   PORTC
000094 0EC0           00951         movlw   ~PWM_MAP_PORTC
000096 121B           00952         iorwf   portc_image,f
000098 EF?? F???      00953         goto    isr_status_LEDs
                      00954 
                      00955 ;;
                      00956 ;; Initialize the ctr_ckt registers for upcoming half-cycle.  Copy the slot_id
                      00957 ;;   registers to the ctr registers, set output port values according to
                      00958 ;;   whether the dimmer values are 255 or not.
                      00959 ;;
00009C                00960 isr_load_counters:
00009C 0E00           00961         movlw   CTR_LOCKOUT
00009E 6E1C           00962         movwf   ctr_timeslot
                      00963 
0000A0 B018           00964         btfsc   state_flag,0
0000A2 6AD6           00965         clrf    TMR0L
                      00966 
                      00967     #IFDEF PIN2_CH
0000A4 5040           00968         movf    slot_id_ckt1,w
0000A6 6E07           00969         movwf   ctr_ckt1
                      00970     #ENDIF
                      00971 
                      00972     #IFDEF PIN3_CH
0000A8 5041           00973         movf    slot_id_ckt2,w
0000AA 6E08           00974         movwf   ctr_ckt2
                      00975     #ENDIF
                      00976                 
                      00977     #IFDEF PIN4_CH
0000AC 5042           00978         movf    slot_id_ckt3,w
0000AE 6E09           00979         movwf   ctr_ckt3
                      00980     #ENDIF
                      00981                 
                      00982     #IFDEF PIN5_CH
0000B0 5043           00983         movf    slot_id_ckt4,w
0000B2 6E0A           00984         movwf   ctr_ckt4
                      00985     #ENDIF
                      00986                 
                      00987     #IFDEF PIN6_CH
0000B4 5044           00988         movf    slot_id_ckt5,w
0000B6 6E0B           00989         movwf   ctr_ckt5
MPASM  5.51         RPTR8FLEXSSRDMXRENARD.ASM   9-2-2016  12:51:05         PAGE 20


LOC  OBJECT CODE     LINE SOURCE TEXT
  VALUE

                      00990     #ENDIF
                      00991                 
                      00992     #IFDEF PIN7_CH
                      00993         movf    slot_id_ckt0,w
                      00994         movwf   ctr_ckt0
                      00995     #ENDIF
                      00996 
                      00997     #IFDEF PIN10_CH
                      00998         movf    slot_id_ckt0,w
                      00999         movwf   ctr_ckt0
                      01000     #ENDIF
                      01001         
                      01002     #IFDEF PIN9_CH
                      01003         movf    slot_id_ckt0,w
                      01004         movwf   ctr_ckt0
                      01005     #ENDIF
                      01006 
                      01007     #IFDEF PIN21_CH
0000B8 504C           01008         movf    slot_id_ckt13,w
0000BA 6E13           01009         movwf   ctr_ckt13
                      01010     #ENDIF
                      01011 
                      01012     #IFDEF PIN22_CH
0000BC 504D           01013         movf    slot_id_ckt14,w
0000BE 6E14           01014         movwf   ctr_ckt14
                      01015     #ENDIF
                      01016                 
                      01017     #IFDEF PIN23_CH
0000C0 504E           01018         movf    slot_id_ckt15,w
0000C2 6E15           01019         movwf   ctr_ckt15
                      01020     #ENDIF
                      01021                 
                      01022     #IFDEF PIN24_CH
0000C4 504F           01023         movf    slot_id_ckt16,w
0000C6 6E16           01024         movwf   ctr_ckt16
                      01025     #ENDIF
                      01026                 
                      01027     #IFDEF PIN25_CH
0000C8 5048           01028         movf    slot_id_ckt9,w
0000CA 6E0F           01029         movwf   ctr_ckt9
                      01030     #ENDIF
                      01031                 
                      01032     #IFDEF PIN26_CH
0000CC 5049           01033         movf    slot_id_ckt10,w
0000CE 6E10           01034         movwf   ctr_ckt10
                      01035     #ENDIF
                      01036 
                      01037     #IFDEF PIN27_CH
0000D0 504A           01038         movf    slot_id_ckt11,w
0000D2 6E11           01039         movwf   ctr_ckt11
                      01040     #ENDIF
                      01041         
                      01042     #IFDEF PIN28_CH
MPASM  5.51         RPTR8FLEXSSRDMXRENARD.ASM   9-2-2016  12:51:05         PAGE 21


LOC  OBJECT CODE     LINE SOURCE TEXT
  VALUE

0000D4 504B           01043         movf    slot_id_ckt12,w
0000D6 6E12           01044         movwf   ctr_ckt12
                      01045     #ENDIF
                      01046 
                      01047     #IFDEF PIN11_CH
0000D8 5045           01048         movf    slot_id_ckt6,w
0000DA 6E0C           01049         movwf   ctr_ckt6
                      01050     #ENDIF
                      01051 
                      01052     #IFDEF PIN12_CH
0000DC 5046           01053         movf    slot_id_ckt7,w
0000DE 6E0D           01054         movwf   ctr_ckt7
                      01055     #ENDIF
                      01056                 
                      01057     #IFDEF PIN13_CH
0000E0 5047           01058         movf    slot_id_ckt8,w
0000E2 6E0E           01059         movwf   ctr_ckt8
                      01060     #ENDIF
                      01061                 
                      01062     #IFDEF PIN14_CH
                      01063         movf    slot_id_ckt0,w
                      01064         movwf   ctr_ckt0
                      01065     #ENDIF
                      01066                 
                      01067     #IFDEF PIN15_CH
                      01068         movf    slot_id_ckt0,w
                      01069         movwf   ctr_ckt0
                      01070     #ENDIF
                      01071                 
                      01072     #IFDEF PIN16_CH
                      01073         movf    slot_id_ckt0,w
                      01074         movwf   ctr_ckt0
                      01075     #ENDIF
                      01076 
                      01077     #IFDEF PIN17_CH
                      01078         movf    slot_id_ckt0,w
                      01079         movwf   ctr_ckt0
                      01080     #ENDIF
                      01081         
                      01082     #IFDEF PIN18_CH
                      01083         movf    slot_id_ckt0,w
                      01084         movwf   ctr_ckt0
                      01085     #ENDIF
                      01086 
0000E4 0E1F           01087         movlw   DIMMER_BITMAP_PORTA
0000E6 1219           01088         iorwf   porta_image,f
0000E8 5019           01089         movf    porta_image,w
0000EA 0A00           01090         xorlw   (DIMMER_BITMAP_PORTA & ~SINK_MAP_PORTA)
0000EC 6E80           01091         movwf   PORTA
                      01092                 
0000EE 0EFF           01093         movlw   DIMMER_BITMAP_PORTB
0000F0 121A           01094         iorwf   portb_image,f
0000F2 501A           01095         movf    portb_image,w
MPASM  5.51         RPTR8FLEXSSRDMXRENARD.ASM   9-2-2016  12:51:05         PAGE 22


LOC  OBJECT CODE     LINE SOURCE TEXT
  VALUE

0000F4 0A00           01096         xorlw   (DIMMER_BITMAP_PORTB & ~SINK_MAP_PORTB)
0000F6 6E81           01097         movwf   PORTB
                      01098 
0000F8 0E07           01099         movlw   DIMMER_BITMAP_PORTC
0000FA 121B           01100         iorwf   portc_image,f
0000FC 501B           01101         movf    portc_image,w
0000FE 0A00           01102         xorlw   (DIMMER_BITMAP_PORTC & ~SINK_MAP_PORTC)
000100 6E82           01103         movwf   PORTC
                      01104 
000102                01105 isr_status_LEDs:        
                      01106 
                      01107 ;;
                      01108 ;; Basically divide by 16...
                      01109 ;;
000102 A626           01110         btfss   isr_counter,3   ; skip LED work if count >=3 (modulo 16)
000104 B426           01111         btfsc   isr_counter,2
000106 EF?? F???      01112         goto    isr_exit
                      01113 
                      01114 ;; Go through this path once every 16 times around...translates to an LED
                      01115 ;; refresh rate of 200 or 240 Hz.
                      01116 
00010A                01117 isr_extra_work: 
                      01118 
00010A B226           01119         btfsc   isr_counter,1
00010C EF?? F???      01120         goto    isr_extra_work2
                      01121         
000110 B026           01122         btfsc   isr_counter,0
000112 EF?? F???      01123         goto    isr_extra_work1
                      01124 
                      01125 ;;
                      01126 ;; Turn all of the LEDs OFF before working on the PORTS to prevent ghosting
                      01127 ;;
                      01128 
000116 8694           01129         bsf     LED0_TRIS
000118 8894           01130         bsf     LED1_TRIS
00011A 8A94           01131         bsf     LED2_TRIS
                      01132 
                      01133         
                      01134 ;;
                      01135 ;; Set one bit in the portx_image register that will apply positive voltage to
                      01136 ;; one of the LED anodes, and make sure that the other bits are low (for the
                      01137 ;; cathodes).
                      01138 ;;
                      01139 
00011C 961B           01140         bcf     LED0_anode_sel
00011E BE20           01141         btfsc   LED_anode_rotator,7
000120 861B           01142         bsf     LED0_anode_sel
                      01143 
000122 981B           01144         bcf     LED1_anode_sel
000124 BC20           01145         btfsc   LED_anode_rotator,6
000126 881B           01146         bsf     LED1_anode_sel
                      01147 
                      01148 
MPASM  5.51         RPTR8FLEXSSRDMXRENARD.ASM   9-2-2016  12:51:05         PAGE 23


LOC  OBJECT CODE     LINE SOURCE TEXT
  VALUE

000128 EF?? F???      01149         goto    isr_exit        ; 20 clocks from , including this instruction
                      01150         
00012C                01151 isr_extra_work1:
                      01152 ;;
                      01153 ;; now turn on selected LED bits in the portx_image registers
                      01154 ;;
00012C 9A1B           01155         bcf     LED2_anode_sel
00012E BA20           01156         btfsc   LED_anode_rotator,5
000130 8A1B           01157         bsf     LED2_anode_sel
                      01158 
000132 5020           01159         movf    LED_anode_rotator,w
000134 1021           01160         iorwf   LED_cathode_rotator,w
                      01161 
000136 AE22           01162         btfss   LED_data_rotator,7 ; clear the TRIS mask if the LED is OFF
000138 0E00           01163         movlw   0x00
                      01164 
00013A 6E25           01165         movwf   LED_TRIS_mask
                      01166                 
00013C EF?? F???      01167         goto    isr_exit        ; 18 clocks, including this instruction
                      01168         
000140                01169 isr_extra_work2:
000140 B026           01170         btfsc   isr_counter,0
000142 EF?? F???      01171         goto    isr_extra_work3
                      01172 
                      01173 ;;
                      01174 ;; Now write to the TRIS registers (setting two bits, one for an anode and
                      01175 ;;   one for a cathode).
                      01176 ;;
                      01177 
                      01178         
000146 BE25           01179         btfsc   LED_TRIS_mask,7
000148 9694           01180         bcf     LED0_TRIS
                      01181 
00014A BC25           01182         btfsc   LED_TRIS_mask,6
00014C 9894           01183         bcf     LED1_TRIS
                      01184 
00014E BA25           01185         btfsc   LED_TRIS_mask,5
000150 9A94           01186         bcf     LED2_TRIS
                      01187 
                      01188 
                      01189         
                      01190 ;; start updating registers for next time around
                      01191         
000152 3420           01192         rlcf    LED_anode_rotator,w
000154 3620           01193         rlcf    LED_anode_rotator,f
                      01194 
000156 EF?? F???      01195         goto    isr_exit        ; 17 instructions, including this one.
                      01196 
00015A                01197 isr_extra_work3:        
                      01198 ;;
                      01199 ;; Now update registers for next time.
                      01200 ;;
00015A 3421           01201         rlcf    LED_cathode_rotator,w
MPASM  5.51         RPTR8FLEXSSRDMXRENARD.ASM   9-2-2016  12:51:05         PAGE 24


LOC  OBJECT CODE     LINE SOURCE TEXT
  VALUE

00015C 3621           01202         rlcf    LED_cathode_rotator,f
                      01203 
00015E 3622           01204         rlcf    LED_data_rotator,f
                      01205         
000160 2E1F           01206         decfsz  LED_bit_ctr,f
000162 EF?? F???      01207         goto    isr_exit
                      01208 
000166 861F           01209         bsf     LED_bit_ctr,3
                      01210         
000168 501E           01211         movf    LED_map,w
00016A 6E22           01212         movwf   LED_data_rotator; 13 instructions, including this one.
                      01213 
00016C                01214 isr_exit:
                      01215 
                      01216 
00016C 0011           01217         retfie  FAST
                      01218 
                      01219         
                      01220 ;;
                      01221 ;; End of Interrupt Routine, start of Foreground code.
                      01222 ;;
                      01223 
00016E                01224 initialize:
                      01225 ;;
                      01226 ;; initialize some registers
                      01227 ;;
00016E 6A40           01228         clrf    slot_id_ckt1    ; set all 'lamps' to lowest intensity
000170 6A41           01229         clrf    slot_id_ckt2
000172 6A42           01230         clrf    slot_id_ckt3
000174 6A43           01231         clrf    slot_id_ckt4
000176 6A44           01232         clrf    slot_id_ckt5
000178 6A45           01233         clrf    slot_id_ckt6
00017A 6A46           01234         clrf    slot_id_ckt7
00017C 6A47           01235         clrf    slot_id_ckt8
00017E 6A48           01236         clrf    slot_id_ckt9
000180 6A49           01237         clrf    slot_id_ckt10
000182 6A4A           01238         clrf    slot_id_ckt11
000184 6A4B           01239         clrf    slot_id_ckt12
000186 6A4C           01240         clrf    slot_id_ckt13
000188 6A4D           01241         clrf    slot_id_ckt14
00018A 6A4E           01242         clrf    slot_id_ckt15
00018C 6A4F           01243         clrf    slot_id_ckt16
                      01244 
                      01245 
                      01246         
00018E 6AE9           01247         clrf    FSR0L           ; start out discarding data
000190 6A04           01248         clrf    zc_noedge_counter
                      01249 
000192 6AEA           01250         clrf    FSR0H
                      01251 
000194 6A1C           01252         clrf    ctr_timeslot
000196 6A26           01253         clrf    isr_counter
000198 6A19           01254         clrf    porta_image
MPASM  5.51         RPTR8FLEXSSRDMXRENARD.ASM   9-2-2016  12:51:05         PAGE 25


LOC  OBJECT CODE     LINE SOURCE TEXT
  VALUE

00019A 6A1A           01255         clrf    portb_image
00019C 6A1B           01256         clrf    portc_image
                      01257 
00019E 0EFF           01258         movlw   0xFF
0001A0 6E17           01259         movwf   event_flag      ; no events pending
                      01260 
                      01261 #IFDEF DMX
                      01262 ;-------------------------Timeout addition
                      01263     movlw   0x83
                      01264     movwf   Timecounter
                      01265     movlw   0xFF
                      01266     movwf   Timeout
                      01267 ;-----------------------------
                      01268 
                      01269 #ENDIF
                      01270 
                      01271                 
                      01272 ;; initialize the ports - all outputs 'OFF".
                      01273         
0001A2 010F           01274         BANKSEL PORTA
0001A4 0E1F           01275         movlw   DIMMER_BITMAP_PORTA & SINK_MAP_PORTA
0001A6 6E80           01276         movwf   PORTA
0001A8 0EFF           01277         movlw   DIMMER_BITMAP_PORTB & SINK_MAP_PORTB
0001AA 6E81           01278         movwf   PORTB
0001AC 0E07           01279         movlw   DIMMER_BITMAP_PORTC & SINK_MAP_PORTC
0001AE 6E82           01280         movwf   PORTC
                      01281 
                      01282 
                      01283 ;; Set up the main oscillator, slightly different between the PIC18F and PIC16F
                      01284 ;;   families.
                      01285 ;;  {PR}        
                      01286 
                      01287 
                      01288  
0001B0 0E70           01289         movlw   OSC_CONTROL_LOCAL
0001B2 6ED3           01290         movwf   OSCCON
0001B4 0E40           01291         movlw   OSC_TUNE_LOCAL
0001B6 6E9B           01292         movwf   OSCTUNE
                      01293 
                      01294 
                      01295 ;; Turn off the analog stuff so that the I/O pins can be used for digital
                      01296 ;;   purposes.  The exact method of doing this will vary from part to part.
                      01297 ;; {PR}
                      01298 
                      01299 
                      01300   #IFDEF __18F25K22
                      01301 ;;      BANKSEL ANSELA   ; all A/D pins are digital
                      01302         clrf    ANSELA
                      01303         clrf    ANSELB
                      01304     clrf        ANSELC
                      01305 
                      01306     CLRF LATA ; Alternate method to clear output data latches
                      01307     CLRF LATB
MPASM  5.51         RPTR8FLEXSSRDMXRENARD.ASM   9-2-2016  12:51:05         PAGE 26


LOC  OBJECT CODE     LINE SOURCE TEXT
  VALUE

                      01308     CLRF LATC
                      01309    
                      01310     CLRF ANSELA ; Configure analog pins or digital only
                      01311         CLRF ANSELB
                      01312     CLRF ANSELC
                      01313 
                      01314 
                      01315 
                      01316   #ENDIF
                      01317 
                      01318   #IFNDEF __18F25K22
0001B8 0E0F           01319         movlw   (1<<PCFG3) | (1<<PCFG2) | (1<<PCFG1) | (1<<PCFG0)
0001BA 6EC1           01320         movwf   ADCON1          ; all A/D pins are digital
                      01321   #ENDIF
                      01322 
                      01323 
                      01324 
                      01325 
                      01326 ;; Start out with just the triac control bits programmed for output.  The TxD
                      01327 ;;   pin will become an output when the UART is configured, independent of the
                      01328 ;;   TRIS registers.  All other pins start out as inputs.  The status LED pins
                      01329 ;;   are re-configured from the ISR in accordance with the charlie-plexing
                      01330 ;;   scheme adopted here.
                      01331         
0001BC 010F           01332         BANKSEL TRISA
0001BE 0EE0           01333         movlw   255 & ~(DIMMER_BITMAP_PORTA)
0001C0 6E92           01334         movwf   TRISA^BANK1     ; triac control bits are output
0001C2 0E00           01335         movlw   255 & ~(DIMMER_BITMAP_PORTB)
0001C4 6E93           01336         movwf   TRISB^BANK1     ; triac control bits are output
0001C6 0EF8           01337         movlw   255 & ~(DIMMER_BITMAP_PORTC)
0001C8 6E94           01338         movwf   TRISC^BANK1     ; triac control bits are output
                      01339 
                      01340 
                      01341 
                      01342 
0001CA 9ED0           01343         bcf     RCON,IPEN
0001CC 6A9D           01344         clrf    PIE1
0001CE 6AA0           01345         clrf    PIE2
                      01346 
                      01347 ;; Read our address from the EEPROM at the end of this file
                      01348 #ifdef DMX
                      01349   #ifdef HARD_CODE_DMX_ADDR
                      01350                 movlw high DMX_START_ADDRESS
                      01351                 movwf dmxhighbyte
                      01352                 movlw low DMX_START_ADDRESS
                      01353                 movwf dmxlowbyte
                      01354   #else
                      01355                 movlw   LOW(EE_DMX_HIGH)
                      01356                 movwf   EEADR
                      01357                 bcf             EECON1, EEPGD   ; point to adata memory
                      01358                 bcf             EECON1, CFGS    ; Access EEPROM
                      01359                 bsf             EECON1, RD              ; EE read
                      01360                 movff   EEDATA, dmxhighbyte     
MPASM  5.51         RPTR8FLEXSSRDMXRENARD.ASM   9-2-2016  12:51:05         PAGE 27


LOC  OBJECT CODE     LINE SOURCE TEXT
  VALUE

                      01361 
                      01362                 movlw   LOW(EE_DMX_LOW)
                      01363                 movwf   EEADR
                      01364                 bcf             EECON1, EEPGD   ; point to adata memory
                      01365                 bcf             EECON1, CFGS    ; Access EEPROM
                      01366                 bsf             EECON1, RD              ; EE read
                      01367                 movff   EEDATA, dmxlowbyte
                      01368   #endif
                      01369         chgDmxState smDmxIdle
                      01370 #else
                      01371   #IFDEF START_ADDRESS
                      01372         movlw   0x00
                      01373         movwf   EEADR
                      01374 ;;      movwf   EEADRH  ;;may need to be commented out depending on PIC device
                      01375         movwf   EECON1
                      01376 
                      01377         bsf             EECON1,RD
                      01378         movf    EEDATA,w
                      01379 
                      01380         movwf   our_addr
                      01381 
                      01382         movlw   0x01  ; convert 1-based value from EEPROM into
                      01383         subwf   our_addr,f  ; 0-based value used in rx routine.
                      01384   #ENDIF
                      01385 #endif  
                      01386 ;; configure the UART - same for PIC16F and PIC18F parts.
                      01387 
0001D0 0E89           01388         movlw   BAUD_INIT;
0001D2 010F           01389         BANKSEL SPBRG
0001D4 6EAF           01390         movwf   SPBRG ^ BANK1
                      01391 
0001D6 6AB0           01392     clrf        SPBRGH
0001D8 0E08           01393         movlw   1<<BRG16   
0001DA 6EB8           01394         movwf   BAUDCTL
                      01395 
                      01396 
0001DC 010F           01397         BANKSEL TXSTA
                      01398         
0001DE 0E24           01399         movlw   (1<<TXEN) | (1<<BRGH); ; enable 8-bit transmitter in async mode
                      01400                                 ; (x16 baud divisor)
0001E0 6EAC           01401         movwf   TXSTA ^ BANK1
                      01402 
0001E2 010F           01403         BANKSEL RCSTA   
0001E4 0E90           01404         movlw   (1<<SPEN) | (1<<CREN); ; enable serial port with continuous 8-bit rx
0001E6 6EAB           01405         movwf   RCSTA
                      01406         
                      01407 ;; Set up timer2 for generating periodic interrupts.
                      01408 
0001E8 0E9C           01409         movlw   CELL_TMR_INIT
0001EA 010F           01410         BANKSEL PR2
0001EC 6ECB           01411         movwf   PR2 ^ BANK1
                      01412         
0001EE 0E04           01413         movlw   (1 << TMR2ON)
MPASM  5.51         RPTR8FLEXSSRDMXRENARD.ASM   9-2-2016  12:51:05         PAGE 28


LOC  OBJECT CODE     LINE SOURCE TEXT
  VALUE

                      01414 
0001F0 010F           01415         BANKSEL T2CON
0001F2 6ECA           01416         movwf   T2CON
                      01417 
0001F4 010F           01418         BANKSEL PIE1
0001F6 829D           01419         bsf     PIE1 ^ BANK1,TMR2IE
                      01420 
0001F8 010F           01421         BANKSEL PIR1
0001FA 929E           01422         bcf     PIR1,TMR2IF
                      01423         
                      01424 ;; Set up timer0 for timing how long the zero-crossing signal is OFF.
                      01425 
                      01426 
0001FC 0EC7           01427         movlw   1<<TMR0ON | 1<<T08BIT | 1<<T0PS0 | 1<<T0PS1 | 1<<T0PS2
0001FE 6ED5           01428         movwf   T0CON
                      01429 
                      01430 
000200 010F           01431         BANKSEL PORTA
                      01432 
000202 6AF2           01433         clrf    INTCON
                      01434 
000204 6A18           01435         clrf    state_flag
000206 B684           01436         btfsc   ZC
000208 8018           01437         bsf     state_flag,0    ; bit 0 indicates zc is on at the very start
00020A B018           01438         btfsc   state_flag,0
00020C 8A1E           01439         bsf     ZC_LED
                      01440         
00020E 0E08           01441         movlw   8
000210 6E1F           01442         movwf   LED_bit_ctr
                      01443         
000212 0E88           01444         movlw   0x88
000214 6E20           01445         movwf   LED_anode_rotator
                      01446 
000216 0E52           01447         movlw   0x52
000218 6E21           01448         movwf   LED_cathode_rotator
                      01449 
00021A 6A22           01450         clrf    LED_data_rotator; all status LEDs initially off.
00021C 6A1E           01451         clrf    LED_map         ;
                      01452         
00021E 0EC0           01453         movlw   (1 <<GIE) | (1<<PEIE)
000220 6EF2           01454         movwf   INTCON          ; enable interrupts
                      01455 
000222 6A06           01456         clrf    zc_delayline
                      01457 
                      01458 ;; Longest serial RX pathlengths through this code (no events processed)
                      01459 ;; 21 instructions - discard state
                      01460 ;; 27 instructions - pure discard state
                      01461 ;; 19 instructions - Sync char (0x7E)
                      01462 ;; 41 instructions - command byte (just after the Sync char).
                      01463 ;; 41 instructions - data byte (not ESC)
                      01464 ;;
                      01465 ;; normal Rx char (data copied to memory)
000224                01466 mainloop:
MPASM  5.51         RPTR8FLEXSSRDMXRENARD.ASM   9-2-2016  12:51:05         PAGE 29


LOC  OBJECT CODE     LINE SOURCE TEXT
  VALUE

000224 3C17           01467         incfsz  event_flag,w    ; check event flags from ISR
000226 EC?? F???      01468         call    event_processor
                      01469         
                      01470 #ifdef DMX
                      01471 
                      01472 dmxEngine
                      01473  BANKSEL RCSTA
                      01474   btfsc RCSTA,OERR  ; BANK 3 - test for overrun error (rare)
                      01475   goto dmxError
                      01476 
                      01477  BANKSEL PIR1
                      01478   btfss PIR1,RCIF  ; Received a character yet?
                      01479   goto mainloop  ; Nope - jump back
                      01480   gotoDmxState
                      01481 
                      01482 
                      01483 dmxError
                      01484                 bcf             RCSTA,CREN      ; Overrun error
                      01485                 movf    RCREG,w         ; Flush the FIFO
                      01486 
                      01487                 movf    RCREG,w         ; Flush the FIFO
                      01488 
                      01489                 bsf             RCSTA,CREN
                      01490 
                      01491 
                      01492                 ; Fall through
                      01493 smDmxIdle
                      01494         movf    dmxhighbyte,w           ; Skipcounter is used to detmine how many
                      01495         movwf   skiphigh                ; received data bytes are skipped before the RGB
                      01496         movf    dmxlowbyte,w            ; data is collected.  Load skipcounter with
                      01497         movwf   skiplow                 ; the DMX address from above...
                      01498         movf    skiplow,f               ; ... then decrement it by one
                      01499         btfsc   STATUS,Z                ; so we know how many channels to ignore before the
                      01500         decf    skiphigh,f              ; useful data arrives.  We'll see more of the
                      01501         decf    skiplow,f               ; skipcounter a bit farther down the page.
                      01502                 chgDmxState smWait4break
                      01503 
                      01504 
                      01505                 ; Fall through.. an optimization cheat
                      01506 
                      01507 smWait4break
                      01508 
                      01509         BANKSEL RCSTA
                      01510         btfss   RCSTA,FERR               ; Here we're waiting to see if a break occurs
                      01511 
                      01512                 goto    purgeSerial
                      01513 
                      01514 
                      01515 
                      01516 
                      01517 
                      01518                 ; Code to implement 1HZ blinking when DMX is detected
                      01519 
MPASM  5.51         RPTR8FLEXSSRDMXRENARD.ASM   9-2-2016  12:51:05         PAGE 30


LOC  OBJECT CODE     LINE SOURCE TEXT
  VALUE

                      01520                 decfsz  dmxStatusCtr,f
                      01521 
                      01522                 goto    endBlink
                      01523 
                      01524 
                      01525 
                      01526                 movlw   DMX_BLINK_RATE                  ; Blink every 44 frames = 1Hz
                      01527 
                      01528                 movwf   dmxStatusCtr
                      01529 
                      01530                 movf    RXD_LED_REG,W
                      01531 
                      01532                 xorlw   1<<RXD_LED_BIT
                      01533 
                      01534                 movwf   RXD_LED_REG
                      01535 
                      01536 endBlink
                      01537 
                      01538                 chgDmxState smWait4Start
                      01539 purgeSerial
                      01540 
                      01541         BANKSEL RCREG
                      01542 
                      01543                 movf    RCREG,w                                 ; Purge the incoming Buffer
                      01544 
                      01545                 goto    mainloop
                      01546 
                      01547 
                      01548 smWait4Start
                      01549         BANKSEL RCSTA
                      01550         btfsc   RCSTA,FERR              ; a framing error.  If all is well AND the
                      01551         goto    purgeSerial                     ; new byte is zero (which means the start code
                      01552         movf    RCREG,w                 ; is also zero, it's okay to begin gethering channel
                      01553                                         ; data
                      01554 
                      01555         ; Define target of payload
                      01556 
                      01557 
                      01558 
                      01559                 btfss   STATUS,Z                                ; Check for a ZERO byte
                      01560 
                      01561                 goto    smDmxIdle                               ; Was not a ZERO - start looking again
                      01562 ;--------------------------------Timeout addition ---------------------
                      01563                 movlw   0xFF                    
                      01564                 movwf   Timeout
                      01565 ;----------------------------------------------------------------------
                      01566         BANKSEL FSR0L
                      01567                 movlw   slot_id_ckt1                    ; next state is normal body
                      01568                 movwf   FSR0L                                   ; point to start of slot_id area
                      01569 
                      01570         ; Define PAYLOAD size
                      01571                 movlw   0x10                                    ; 32 bytes of payload
                      01572                 movwf   dmxPayloadCount
MPASM  5.51         RPTR8FLEXSSRDMXRENARD.ASM   9-2-2016  12:51:05         PAGE 31


LOC  OBJECT CODE     LINE SOURCE TEXT
  VALUE

                      01573                 chgDmxState     smScanDmxData
                      01574 
                      01575         movf    skiphigh,W              ; Here check to see if the highbyte is
                      01576         btfss   STATUS,Z                ; zero. If it is,check to see if the
                      01577         goto    mainloop                    ; lowbyte is 1.  If 1, grab the next 32 bytes
                      01578         movf    skiplow,w               ; which come through.  If <> 1, go to the routine
                      01579         btfss   STATUS,Z                ; which receives and discards bytes until the
                      01580         goto    mainloop                ; DMX address has been reached.
                      01581         chgDmxState smReadDmxPayload
                      01582                 goto    mainloop
                      01583 
                      01584 smScanDmxData
                      01585 
                      01586         BANKSEL RCSTA
                      01587         btfss   RCSTA,FERR              ; Test for a framing error.
                      01588         goto    continueScan            ;
                      01589 
                      01590 
                      01591 
                      01592                 chgDmxState smWait4Start
                      01593 
                      01594                 goto    purgeSerial
                      01595 
                      01596 
                      01597 
                      01598 continueScan
                      01599 
                      01600         BANKSEL RCREG
                      01601         movf    RCREG,w                 ; Then, capture & move to 'w'...
                      01602 
                      01603         movf    skiplow,f               ; ...decrement the skip counter...
                      01604         btfsc   STATUS,Z                ; (all sixteen bits of it)
                      01605         decf    skiphigh,f
                      01606         decf    skiplow,f
                      01607                                         ; ...and see if we've reached the start address.
                      01608         movf    skiplow,W               ; If the skip counter now equals zero, we know
                      01609         btfss   STATUS,Z                ; that we need to gather the next five bytes
                      01610         goto    mainloop                    ; and save them as RGBAW data.  If the counter is
                      01611         movf    skiphigh,W              ; still nonzero, loop back and do it again.
                      01612         btfss   STATUS,Z
                      01613         goto    mainloop
                      01614                 chgDmxState smReadDmxPayload
                      01615                 goto    mainloop
                      01616 
                      01617 smReadDmxPayload
                      01618 
                      01619         BANKSEL RCSTA
                      01620         btfss   RCSTA,FERR              ; Test for a framing error.
                      01621         goto    continuePayload         ;
                      01622 
                      01623 
                      01624                 chgDmxState smWait4Start
                      01625 
MPASM  5.51         RPTR8FLEXSSRDMXRENARD.ASM   9-2-2016  12:51:05         PAGE 32


LOC  OBJECT CODE     LINE SOURCE TEXT
  VALUE

                      01626                 goto    purgeSerial
                      01627 
                      01628 
                      01629 
                      01630 continuePayload
                      01631 
                      01632         BANKSEL RCREG
                      01633         movf    RCREG,W
                      01634 
                      01635         BANKSEL INDF0
                      01636                 movwf   INDF0                                   ; Copy to the target
                      01637                 incf    FSR0L,f                         ; Increment the target
                      01638                 decf    dmxPayloadCount,F
                      01639                 btfss   STATUS,Z
                      01640                 goto    mainloop
                      01641 
                      01642 smDmxDone
                      01643 
                      01644                 chgDmxState smDmxIdle
                      01645 
                      01646                 goto    mainloop
                      01647 #else
                      01648 
00022A AA9E           01649         btfss   PIR1,RCIF       ; skip if UART has a rx character to process
00022C EF?? F???      01650         goto    mainloop        ; no character available
                      01651 
000230 0E06           01652         movlw   6               ; Rx error mask (framing error, overrun error)
000232 14AB           01653         andwf   RCSTA,w         ; get (masked) rx status
000234 A4D8           01654         btfss   STATUS,Z
000236 EF?? F???      01655         goto    rx_error        ; goto error routine
                      01656 
00023A 50AE           01657         movf    RCREG,w
00023C 6E05           01658         movwf   rx_char         ; and save a working copy
                      01659         
00023E 0F82           01660         addlw   0x82            ; test for sync character
000240 A4D8           01661         btfss   STATUS,Z        ; skip if sync character
000242 EF?? F???      01662         goto    rx_not_sync     ; jump to code for processing non-sync
                      01663 
                      01664 ;; 
                      01665 ;; process sync character
                      01666 ;;
000246 6AE9           01667         clrf    FSR0L           ; next byte is command byte, regardless of
000248 8EE9           01668         bsf             FSR0L,7         ; prior state
00024A                01669 rx_echo:        
00024A 5005           01670         movf    rx_char,w       ; echo most recent character to transmitter
00024C 6EAD           01671         movwf   TXREG
00024E EF?? F???      01672         goto    mainloop
                      01673 
000252                01674 rx_error:
000252 50AE           01675         movf    RCREG,w
                      01676         
000254 0E80           01677         movlw   0x80
                      01678 
MPASM  5.51         RPTR8FLEXSSRDMXRENARD.ASM   9-2-2016  12:51:05         PAGE 33


LOC  OBJECT CODE     LINE SOURCE TEXT
  VALUE

000256 6E28           01679         movwf   frame_err_countdown
000258 821E           01680     bsf FRAME_ERR_LED
                      01681 
00025A 98AB           01682         bcf     RCSTA,CREN
00025C 88AB           01683         bsf     RCSTA,CREN
00025E 6AE9           01684         clrf    FSR0L           ; start discarding
000260 EF?? F???      01685         goto    mainloop
                      01686 
                      01687 ;; 
                      01688 ;; process non-sync character
                      01689 ;;
                      01690 
                      01691 ;; rx_state == FSR:
                      01692 ;; 00000000 -> discarding data (startup, just after rx error)
                      01693 ;; 1xxxxxxx -> expecting command/address byte (just after SYNC)
                      01694 ;; 010nnnnn -> process short-form data character
                      01695 ;; 011xxxxx -> echoing data (count was > 0 or after end of local data)
                      01696         
000264                01697 rx_not_sync:
000264 0F01           01698         addlw   1               ; test for PAD character - discard if yes
000266 B4D8           01699         btfsc   STATUS,Z
000268 EF?? F???      01700         goto    mainloop
                      01701 
00026C 52E9           01702         movf    FSR0L,f 
00026E B4D8           01703         btfsc   STATUS,Z        ; skip if not discard state
000270 EF?? F???      01704         goto    mainloop
000274 B8E9           01705         btfsc   FSR0L,4         ; skip if non-echo state,,RP32 6 RP24 5 RP16 4 TR8 3
000276 EF?? F???      01706         goto    rx_echo         ; pure echo
                      01707 ;;
                      01708 ;; handle non-echo, non-SYNC cases
                      01709 ;;
00027A AEE9           01710         btfss   FSR0L,7         ; skip if first character after SYNC
00027C EF?? F???      01711         goto    decode_packet_body
000280                01712 decode_cmd_byte:                ; first character after the SYNC
000280 9EE9           01713         bcf     FSR0L,7         ; no longer on 'first char after SYNC'
000282 8AE9           01714         bsf     FSR0L,5         ; just in case packet is not for us.
000284 AE05           01715         btfss   rx_char,7
000286 EF?? F???      01716         goto    rx_echo         ; long form packet, just echo it.
                      01717 
                      01718   #IFDEF START_ADDRESS
                      01719 
                      01720         movf    our_addr,w
                      01721         subwf   rx_char,f       ; incoming address - 'our_addr'
                      01722 
                      01723         btfsc   rx_char,7       ; bit 7 set after the subtract?  If so, data is
                      01724         goto    rx_echo         ; all for downstream controllers.
                      01725 
                      01726         movlw   0x81
                      01727         addwf   rx_char,w
                      01728         movwf   rx_discard_count; PJS 4/22/11
                      01729         
                      01730         movlw   0x80
                      01731         movwf   rx_char
MPASM  5.51         RPTR8FLEXSSRDMXRENARD.ASM   9-2-2016  12:51:05         PAGE 34


LOC  OBJECT CODE     LINE SOURCE TEXT
  VALUE

                      01732         movlw   slot_id_ckt1    ; next state is normal body
                      01733         movwf   FSR0L           ; point to start of slot_id area
                      01734         bcf     rx_flag_extra,7 ; most recent char wasn't ESC
                      01735         
                      01736 ;;      incf    rx_char,f       ; commented out be PJS 4/22/11
                      01737         clrf    rx_copycount    ; PJS 4/22/11
                      01738         
                      01739         goto    rx_echo         ; get next character (and echo the '0x80').
                      01740 
                      01741   #ELSE
                      01742 
00028A 0605           01743         decf    rx_char,f       ; 
00028C BE05           01744         btfsc   rx_char,7       ; value 0x7F after dec?  If so, it's for us
00028E EF?? F???      01745         goto    rx_echo
                      01746 
000292 0E40           01747         movlw   slot_id_ckt1    ; next state is normal body
000294 6EE9           01748         movwf   FSR0L           ; point to start of slot_id area
000296 9E30           01749         bcf     rx_flag_extra,7 ; most recent char wasn't ESC
                      01750         
000298 2A05           01751         incf    rx_char,f
                      01752 
00029A EF?? F???      01753         goto    rx_echo         ; get next character (and echo the '0x80').
                      01754 
                      01755   #ENDIF
                      01756 
                      01757 ;;
                      01758 ;; done initializing packet, now handle the data
                      01759 ;;
                      01760 ;; to get here, char was not SYNC, FSR.7 was clear, FSR.5 was clear, FSR NZ
                      01761 ;;
00029E                01762 decode_packet_body:
                      01763 
00029E AE30           01764         btfss   rx_flag_extra,7 ; skip if previous char was ESC
0002A0 EF?? F???      01765         goto    previous_not_ESC
0002A4 0E4E           01766         movlw   0x4E
0002A6 2605           01767         addwf   rx_char,f       ; decode the ESC charactor
0002A8 EF?? F???      01768         goto    after_ESC_decoding
0002AC                01769 previous_not_ESC:       
0002AC 8E30           01770         bsf     rx_flag_extra,7 ; just in case current char is ESC
0002AE 0E7F           01771         movlw   0x7F
0002B0 1805           01772         xorwf   rx_char,w       ; check for ESC
0002B2 B4D8           01773         btfsc   STATUS,Z        ; skip if not ESC
0002B4 EF?? F???      01774         goto    mainloop        ; go and discard the ESC
0002B8                01775 after_ESC_decoding:
0002B8 9E30           01776         bcf     rx_flag_extra,7 ; normal data state
                      01777 
                      01778   #IFDEF START_ADDRESS
                      01779 
                      01780         movf    rx_discard_count,f ; PJS 4/22/11  
                      01781         btfss   STATUS,Z        ; PJS 4/22/11
                      01782         goto    rx_upfront_discard ; PJS 4/22/11
                      01783         
                      01784         movlw   0x80            ; reset countdown flag to max value.
MPASM  5.51         RPTR8FLEXSSRDMXRENARD.ASM   9-2-2016  12:51:05         PAGE 35


LOC  OBJECT CODE     LINE SOURCE TEXT
  VALUE

                      01785 
                      01786         movwf   rxd_countdown
                      01787     bsf RXD_LED
                      01788 
                      01789 
                      01790         movf    rx_char,w       ; copy data to memory..
                      01791         movwf   INDF0
                      01792         incf    FSR0L,f
                      01793 
                      01794         goto    mainloop        ; no echo !
                      01795 
                      01796 ; PJS 4/22/11 :         
                      01797 ;; logic for discarding/ignoring bytes until the place indicated by the
                      01798 ;; start address is reached.
                      01799         
                      01800 rx_upfront_discard:             ; PJS 4/22/11
                      01801         incf    rx_copycount,f  ; PJS 4/22/11
                      01802         btfsc   rx_copycount,3  ; PJS 4/22/11
                      01803         incf    rx_discard_count,f      ; PJS 4/22/11
                      01804         bcf     rx_copycount,3  ; PJS 4/22/11
                      01805 
                      01806         goto    mainloop        ; PJS 4/22/11
                      01807 
                      01808   #ELSE
                      01809 
0002BA 0E80           01810         movlw   0x80            ; reset countdown flag to max value.
0002BC 6E29           01811         movwf   rxd_countdown
0002BE 861E           01812     bsf RXD_LED
                      01813 
                      01814 
0002C0 5005           01815         movf    rx_char,w       ; copy data to memory..
0002C2 6EEF           01816         movwf   INDF0
0002C4 2AE9           01817         incf    FSR0L,f
                      01818 
0002C6 EF?? F???      01819         goto    mainloop        ; no echo ! 
                      01820 
                      01821   #ENDIF        
                      01822 ;;
                      01823 #endif ;; RENARD protocol       
                      01824 ;; do all work associated with zero-crossing (ac line frequency detection)
                      01825 ;;
                      01826 ;; event_flag bit assignments
                      01827 ;; bit 0 - clear if interrupt counter incremented through 0
                      01828 ;; bit 1 - clear if rising edge on ZC was detected.
                      01829 
0002CA                01830 event_processor:
                      01831 
0002CA B017           01832         btfsc   event_flag,0    ; bit 0 is clear if 256 interrupts have occured
0002CC EF?? F???      01833         goto    end_timer_events
                      01834 
                      01835 #IFDEF DMX
                      01836 ;-----------------------Timeout addition ----------------------------
                      01837 #DEFINE Lights_out
MPASM  5.51         RPTR8FLEXSSRDMXRENARD.ASM   9-2-2016  12:51:05         PAGE 36


LOC  OBJECT CODE     LINE SOURCE TEXT
  VALUE

                      01838 
                      01839 #ifdef Lights_out
                      01840 
                      01841     decf    Timecounter,F
                      01842     btfsc   STATUS,Z
                      01843     goto    NormalCode
                      01844     movlw   0x83
                      01845     movwf   Timecounter
                      01846 
                      01847     decf    Timeout,F
                      01848     btfsc   STATUS,Z
                      01849     goto    clearData
                      01850     goto    NormalCode
                      01851 clearData:
                      01852     movlw   0xFF
                      01853     movwf   Timeout
                      01854 ;       We need to clear out all the data values
                      01855         BANKSEL slot_id_ckt1
                      01856         clrf    slot_id_ckt1    ; set all 'lamps' to lowest intensity
                      01857         clrf    slot_id_ckt2
                      01858         clrf    slot_id_ckt3
                      01859         clrf    slot_id_ckt4
                      01860         clrf    slot_id_ckt5
                      01861         clrf    slot_id_ckt6
                      01862         clrf    slot_id_ckt7
                      01863         clrf    slot_id_ckt8
                      01864         clrf    slot_id_ckt9
                      01865         clrf    slot_id_ckt10
                      01866         clrf    slot_id_ckt11
                      01867         clrf    slot_id_ckt12
                      01868         clrf    slot_id_ckt13
                      01869         clrf    slot_id_ckt14
                      01870         clrf    slot_id_ckt15
                      01871         clrf    slot_id_ckt16
                      01872 
                      01873 
                      01874 #endif
                      01875 
                      01876 ;---------------------------------------------------------------
                      01877 NormalCode:
                      01878 
                      01879 #ENDIF
                      01880 
                      01881 ;; 256 timer interrupts have occurred
                      01882 
0002D0 8017           01883         bsf     event_flag,0
                      01884 
                      01885 ; count down to determine when to toggle the heartbeat LED
                      01886 
                      01887 
0002D2 0E01           01888     movlw   1<<HEARTBEAT_LED_BIT ; update heartbeat
0002D4 0627           01889         decf    heartbeat_countdown,f
0002D6 B4D8           01890         btfsc   STATUS,Z
MPASM  5.51         RPTR8FLEXSSRDMXRENARD.ASM   9-2-2016  12:51:05         PAGE 37


LOC  OBJECT CODE     LINE SOURCE TEXT
  VALUE

0002D8 1A1E           01891         xorwf   HEARTBEAT_LED_REG,f
                      01892 
                      01893         
                      01894 ; count down to determine when to turn off the RxD LED.
                      01895 
                      01896 
                      01897 
0002DA 0629           01898         decf    rxd_countdown,f
0002DC B4D8           01899         btfsc   STATUS,Z
0002DE 1A1E           01900     xorwf   HEARTBEAT_LED_REG,f
                      01901         
                      01902 ; count down to determine when to turn off the Framing Error LED
                      01903         
0002E0 0629           01904         decf    rxd_countdown,f
0002E2 B4D8           01905         btfsc   STATUS,Z
0002E4 961E           01906     bcf RXD_LED
                      01907 
                      01908 ; count down to determine when to turn off the Framing Error LED
                      01909         
0002E6 0628           01910         decf    frame_err_countdown,f
0002E8 B4D8           01911         btfsc   STATUS,Z
0002EA 921E           01912         bcf     FRAME_ERR_LED
                      01913 
                      01914 
                      01915 
                      01916 
                      01917 ; count down to detect missing ZC edges
                      01918 
0002EC 2E04           01919         decfsz  zc_noedge_counter,f
0002EE EF?? F???      01920         goto    end_timer_events
                      01921 
0002F2 9A1E           01922         bcf     ZC_LED          ; approximately 16 missing ZC pulses, so set ZC
0002F4 B684           01923         btfsc   ZC              ; LED to reflect the current state of the ZC.
0002F6 8A1E           01924         bsf     ZC_LED
                      01925 
0002F8 8804           01926         bsf     zc_noedge_counter,4
                      01927 
0002FA                01928 end_timer_events:
0002FA B217           01929         btfsc   event_flag,1    ; ZC rising edge detected?
0002FC 0012           01930         return          ;
                      01931 
                      01932 ;;
                      01933 ;; The following code is only executed on the rising edge of ZC.  It is never
                      01934 ;;   executed if ZC is permanently high or low (i.e. DC application).
                      01935 ;;
0002FE 8217           01936         bsf     event_flag,1
                      01937         
000300 0E20           01938         movlw   1<<ZC_LED_BIT   ; select zero-crossing bit.
                      01939 
000302 062A           01940         decf    zc_countdown,f  ; flip the zc LED once every 256 times.
                      01941 
000304 B4D8           01942         btfsc   STATUS,Z
000306 1A1E           01943         xorwf   ZC_LED_REG,f    ; toggle the zc LED if countdown expired
MPASM  5.51         RPTR8FLEXSSRDMXRENARD.ASM   9-2-2016  12:51:05         PAGE 38


LOC  OBJECT CODE     LINE SOURCE TEXT
  VALUE

                      01944 
000308 0E10           01945         movlw   16              ; reset the counter looking for missing edges
00030A 6E04           01946         movwf   zc_noedge_counter
                      01947         
                      01948 ; update the periodic interrupt limit (to adjust for differing AC frequencies).
                      01949 
00030C 501D           01950         movf    zc_tmr_save,w
00030E 08DF           01951         sublw   MIN_ZC_TIMER    ; MIN_ZC_TIMER - zc_tmr_save 
                      01952 
000310 B0D8           01953         btfsc   STATUS,C        ; CY set means no borrow, so zc_tmr_save is
000312 0012           01954         return                  ; too small ... so return without updating PR2
                      01955 
000314 041D           01956         decf    zc_tmr_save,w   ; update PR2 (and clear TMR2 if past PR2)
                      01957         
000316 9EF2           01958         bcf     INTCON,GIE
                      01959 
000318 010F           01960         BANKSEL PR2
00031A 6ECB           01961         movwf   PR2 ^ BANK1     ; save new PR2 value
00031C 010F           01962         BANKSEL TMR2
00031E 5CCC           01963         subwf   TMR2,w          ; TMR2 - PR2 
000320 B0D8           01964         btfsc   STATUS,C        ; CY set means no borrow -> TMR2 >= PR2
000322 6ACC           01965         clrf    TMR2            ; reset TMR2 because it's over the limit
                      01966         
000324 8EF2           01967         bsf     INTCON,GIE
000326                01968 zc_filter_restart_timer:
000326 0012           01969         return
                      01970 
                      01971   #IFDEF START_ADDRESS
                      01972 
                      01973         ORG 0xF00000
                      01974         de 2+START_ADDR
                      01975 
                      01976   #ENDIF
                      01977 
                      01978   #IFDEF DMX_START_ADDRESS
                      01979 
                      01980         ORG 0xF00000
                      01981         de HIGH(DMX_START_ADDRESS),LOW(DMX_START_ADDRESS)
                      01982         de 0xDE,0xAD,0xC0,0xDE
                      01983 
                      01984   #ENDIF
                      01985 
                      01986   
                      01987   
                      01988 
                      01989         END
MPASM  5.51         RPTR8FLEXSSRDMXRENARD.ASM   9-2-2016  12:51:05         PAGE 39


SYMBOL TABLE
  LABEL                             VALUE 

A                                 00000000
ABDEN                             00000000
ABDOVF                            00000007
ACCESS                            00000000
ACKDT                             00000005
ACKEN                             00000004
ACKSTAT                           00000006
ACQT0                             00000003
ACQT1                             00000004
ACQT2                             00000005
ADCON0                            00000FC2
ADCON1                            00000FC1
ADCON2                            00000FC0
ADCS0                             00000000
ADCS1                             00000001
ADCS2                             00000002
ADDEN                             00000003
ADEN                              00000003
ADFM                              00000007
ADIE                              00000006
ADIF                              00000006
ADIP                              00000006
ADON                              00000000
ADRES                             00000FC3
ADRESH                            00000FC4
ADRESL                            00000FC3
AN10                              00000001
AN11                              00000004
AN12                              00000000
AN4                               00000005
AN8                               00000002
AN9                               00000003
BANK1                             0
BANK2_TWIDDLE                     0
BANK3_TWIDDLE                     0
BANK4_TWIDDLE                     0
BANKED                            00000001
BAUDCON                           00000FB8
BAUDCTL                           00000FB8
BAUDRATE                          57600
BAUD_INIT                         (CLOCKRATE/BAUDRATE/4 - 1)
BCLIE                             00000003
BCLIF                             00000003
BCLIP                             00000003
BF                                00000000
BGST                              00000005
BOR                               00000000
BRG16                             00000003
BRGH                              00000002
BSR                               00000FE0
C                                 00000000
C1INV                             00000004
C1OUT                             00000006
MPASM  5.51         RPTR8FLEXSSRDMXRENARD.ASM   9-2-2016  12:51:05         PAGE 40


SYMBOL TABLE
  LABEL                             VALUE 

C2INV                             00000005
C2OUT                             00000007
CCP1                              00000002
CCP1CON                           00000FBD
CCP1IE                            00000002
CCP1IF                            00000002
CCP1IP                            00000002
CCP1M0                            00000000
CCP1M1                            00000001
CCP1M2                            00000002
CCP1M3                            00000003
CCP1X                             00000005
CCP1Y                             00000004
CCP2CON                           00000FBA
CCP2IE                            00000000
CCP2IF                            00000000
CCP2IP                            00000000
CCP2M0                            00000000
CCP2M1                            00000001
CCP2M2                            00000002
CCP2M3                            00000003
CCP2X                             00000005
CCP2Y                             00000004
CCP2_PORTB                        00000003
CCP2_PORTC                        00000001
CCPR1                             00000FBE
CCPR1H                            00000FBF
CCPR1L                            00000FBE
CCPR2                             00000FBB
CCPR2H                            00000FBC
CCPR2L                            00000FBB
CELL_RATE                         ((2*DEFAULT_LINERATE) * 256)
CELL_TMR_INIT                     (CLOCKRATE/8/CELL_RATE)
CFGS                              00000006
CHS0                              00000002
CHS1                              00000003
CHS2                              00000004
CHS3                              00000005
CIS                               00000003
CK                                00000006
CKE                               00000006
CKP                               00000004
CLOCKRATE                         32000000
CM0                               00000000
CM1                               00000001
CM2                               00000002
CMCON                             00000FB4
CMIE                              00000006
CMIF                              00000006
CMIP                              00000006
CREN                              00000004
CSRC                              00000007
CTR_LOCKOUT                       0
MPASM  5.51         RPTR8FLEXSSRDMXRENARD.ASM   9-2-2016  12:51:05         PAGE 41


SYMBOL TABLE
  LABEL                             VALUE 

CVR0                              00000000
CVR1                              00000001
CVR2                              00000002
CVR3                              00000003
CVRCON                            00000FB5
CVREN                             00000007
CVROE                             00000006
CVRR                              00000005
CVRSS                             00000004
D                                 00000005
DC                                00000001
DC1B0                             00000004
DC1B1                             00000005
DC2B0                             00000004
DC2B1                             00000005
DDRA                              TRISA
DDRB                              TRISB
DDRC                              TRISC
DDRD                              TRISD
DDRE                              TRISE
DEFAULT_LINERATE                  50
DIMMER_BITMAP_PORTA               (PIN2_DIMMER | PIN3_DIMMER | PIN4_DIMMER | PIN5_DIMMER | PIN6_DIMMER | PIN7_DIMMER | PIN10_DIMMER 
                            | PIN9_DIMMER)
DIMMER_BITMAP_PORTB               (PIN21_DIMMER | PIN22_DIMMER | PIN23_DIMMER | PIN24_DIMMER | PIN25_DIMMER | PIN26_DIMMER | PIN27_D
                            IMMER | PIN28_DIMMER)
DIMMER_BITMAP_PORTC               (PIN11_DIMMER | PIN12_DIMMER | PIN13_DIMMER | PIN14_DIMMER | PIN15_DIMMER | PIN16_DIMMER | PIN17_D
                            IMMER | PIN18_DIMMER)
DMX_BLINK_RATE                    0x2C
DONE                              00000001
D_A                               00000005
D_NOT_A                           00000005
ECCP1AS                           00000FB6
ECCP1DEL                          00000FB7
ECCPAS                            00000FB6
ECCPAS0                           00000004
ECCPAS1                           00000005
ECCPAS2                           00000006
ECCPASE                           00000007
EEADR                             00000FA9
EEADRH                            00000FAA
EECON1                            00000FA6
EECON2                            00000FA7
EEDATA                            00000FA8
EEIE                              00000004
EEIF                              00000004
EEIP                              00000004
EEPGD                             00000007
FAST                              00000001
FERR                              00000002
FLTS                              00000002
FRAME_ERR_LED                     FRAME_ERR_LED_REG, FRAME_ERR_LED_BIT
FRAME_ERR_LED_BIT                 1
FRAME_ERR_LED_REG                 LED_map
MPASM  5.51         RPTR8FLEXSSRDMXRENARD.ASM   9-2-2016  12:51:05         PAGE 42


SYMBOL TABLE
  LABEL                             VALUE 

FREE                              00000004
FSR0                              00000000
FSR0H                             00000FEA
FSR0L                             00000FE9
FSR1                              00000001
FSR1H                             00000FE2
FSR1L                             00000FE1
FSR2                              00000002
FSR2H                             00000FDA
FSR2L                             00000FD9
GCEN                              00000007
GIE                               00000007
GIEH                              00000007
GIEL                              00000006
GIE_GIEH                          00000007
GO                                00000001
GO_DONE                           00000001
GO_NOT_DONE                       00000001
HEARTBEAT_LED                     HEARTBEAT_LED_REG, HEARTBEAT_LED_BIT
HEARTBEAT_LED_BIT                 0
HEARTBEAT_LED_REG                 LED_map
HLVDCON                           00000FD2
HLVDEN                            00000004
HLVDIE                            00000002
HLVDIF                            00000002
HLVDIN                            00000005
HLVDIP                            00000002
HLVDL0                            00000000
HLVDL1                            00000001
HLVDL2                            00000002
HLVDL3                            00000003
IDLEN                             00000007
INDF0                             00000FEF
INDF1                             00000FE7
INDF2                             00000FDF
INT0                              00000000
INT0E                             00000004
INT0F                             00000001
INT0IE                            00000004
INT0IF                            00000001
INT1                              00000001
INT1E                             00000003
INT1F                             00000000
INT1IE                            00000003
INT1IF                            00000000
INT1IP                            00000006
INT1P                             00000006
INT2                              00000002
INT2E                             00000004
INT2F                             00000001
INT2IE                            00000004
INT2IF                            00000001
INT2IP                            00000007
MPASM  5.51         RPTR8FLEXSSRDMXRENARD.ASM   9-2-2016  12:51:05         PAGE 43


SYMBOL TABLE
  LABEL                             VALUE 

INT2P                             00000007
INTCON                            00000FF2
INTCON2                           00000FF1
INTCON3                           00000FF0
INTEDG0                           00000006
INTEDG1                           00000005
INTEDG2                           00000004
INTSRC                            00000007
IOFS                              00000002
IPEN                              00000007
IPR1                              00000F9F
IPR2                              00000FA2
IRCF0                             00000004
IRCF1                             00000005
IRCF2                             00000006
IRVST                             00000005
IVRST                             00000005
Int                               00000008
KBI0                              00000004
KBI1                              00000005
KBI2                              00000006
KBI3                              00000007
LATA                              00000F89
LATA0                             00000000
LATA1                             00000001
LATA2                             00000002
LATA3                             00000003
LATA4                             00000004
LATA5                             00000005
LATA6                             00000006
LATA7                             00000007
LATB                              00000F8A
LATB0                             00000000
LATB1                             00000001
LATB2                             00000002
LATB3                             00000003
LATB4                             00000004
LATB5                             00000005
LATB6                             00000006
LATB7                             00000007
LATC                              00000F8B
LATC0                             00000000
LATC1                             00000001
LATC2                             00000002
LATC3                             00000003
LATC4                             00000004
LATC5                             00000005
LATC6                             00000006
LATC7                             00000007
LED0_TRIS                         TRISC^BANK1,3
LED0_anode_sel                    portc_image,3
LED1_TRIS                         TRISC^BANK1,4
LED1_anode_sel                    portc_image,4
MPASM  5.51         RPTR8FLEXSSRDMXRENARD.ASM   9-2-2016  12:51:05         PAGE 44


SYMBOL TABLE
  LABEL                             VALUE 

LED2_TRIS                         TRISC^BANK1,5
LED2_anode_sel                    portc_image,5
LED_TRIS_mask                     00000025
LED_anode_rotator                 00000020
LED_bit_ctr                       0000001F
LED_cathode_rotator               00000021
LED_data_rotator                  00000022
LED_map                           0000001E
LVDCON                            00000FD2
LVDEN                             00000004
LVDIE                             00000002
LVDIF                             00000002
LVDIN                             00000005
LVDIP                             00000002
LVDL0                             00000000
LVDL1                             00000001
LVDL2                             00000002
LVDL3                             00000003
LVV0                              00000000
LVV1                              00000001
LVV2                              00000002
LVV3                              00000003
MAX_LINERATE                      70
MCLR                              00000003
MIN_ZC_TIMER                      ((CLOCKRATE/4)/MAX_LINERATE/256/2)
N                                 00000004
NO                                0
NOT_A                             00000005
NOT_ADDRESS                       00000005
NOT_BOR                           00000000
NOT_DONE                          00000001
NOT_MCLR                          00000003
NOT_PD                            00000002
NOT_POR                           00000001
NOT_RBPU                          00000007
NOT_RI                            00000004
NOT_SS                            00000005
NOT_T1SYNC                        00000002
NOT_T3SYNC                        00000002
NOT_TO                            00000003
NOT_W                             00000002
NOT_WRITE                         00000002
OERR                              00000001
OSCCON                            00000FD3
OSCFIE                            00000007
OSCFIF                            00000007
OSCFIP                            00000007
OSCTUNE                           00000F9B
OSC_CONFIG_LOCAL                  OSC=INTIO67
OSC_CONTROL_LOCAL                 0x70
OSC_TUNE_LOCAL                    1<<PLLEN
OSTS                              00000003
OV                                00000003
MPASM  5.51         RPTR8FLEXSSRDMXRENARD.ASM   9-2-2016  12:51:05         PAGE 45


SYMBOL TABLE
  LABEL                             VALUE 

P                                 00000004
PC                                00000FF9
PCFG0                             00000000
PCFG1                             00000001
PCFG2                             00000002
PCFG3                             00000003
PCL                               00000FF9
PCLATH                            00000FFA
PCLATU                            00000FFB
PD                                00000002
PEIE                              00000006
PEIE_GIEL                         00000006
PEN                               00000002
PGC                               00000006
PGD                               00000007
PGM                               00000005
PIC18_FAMILY                      
PIE1                              00000F9D
PIE2                              00000FA0
PIN10_DIMMER                      0
PIN10_PWM                         YES
PIN10_SINK                        NO
PIN11_CH                          6
PIN11_DIMMER                      (1<<0)
PIN11_PWM                         YES
PIN11_SINK                        YES
PIN12_CH                          7
PIN12_DIMMER                      (1<<1)
PIN12_PWM                         YES
PIN12_SINK                        YES
PIN13_CH                          8
PIN13_DIMMER                      (1<<2)
PIN13_PWM                         YES
PIN13_SINK                        YES
PIN14_DIMMER                      0
PIN14_PWM                         YES
PIN14_SINK                        NO
PIN15_DIMMER                      0
PIN15_PWM                         YES
PIN15_SINK                        NO
PIN16_DIMMER                      0
PIN16_PWM                         YES
PIN16_SINK                        NO
PIN17_DIMMER                      0
PIN17_SINK                        NO
PIN18_DIMMER                      0
PIN18_SINK                        NO
PIN21_CH                          13
PIN21_DIMMER                      (1<<0)
PIN21_PWM                         YES
PIN21_SINK                        YES
PIN22_CH                          14
PIN22_DIMMER                      (1<<1)
MPASM  5.51         RPTR8FLEXSSRDMXRENARD.ASM   9-2-2016  12:51:05         PAGE 46


SYMBOL TABLE
  LABEL                             VALUE 

PIN22_PWM                         YES
PIN22_SINK                        YES
PIN23_CH                          15
PIN23_DIMMER                      (1<<2)
PIN23_PWM                         YES
PIN23_SINK                        YES
PIN24_CH                          16
PIN24_DIMMER                      (1<<3)
PIN24_PWM                         YES
PIN24_SINK                        YES
PIN25_CH                          9
PIN25_DIMMER                      (1<<4)
PIN25_PWM                         YES
PIN25_SINK                        YES
PIN26_CH                          10
PIN26_DIMMER                      (1<<5)
PIN26_PWM                         YES
PIN26_SINK                        YES
PIN27_CH                          11
PIN27_DIMMER                      (1<<6)
PIN27_PWM                         YES
PIN27_SINK                        YES
PIN28_CH                          12
PIN28_DIMMER                      (1<<7)
PIN28_PWM                         YES
PIN28_SINK                        YES
PIN2_CH                           1
PIN2_DIMMER                       (1<<0)
PIN2_PWM                          YES
PIN2_SINK                         YES
PIN3_CH                           2
PIN3_DIMMER                       (1<<1)
PIN3_PWM                          YES
PIN3_SINK                         YES
PIN4_CH                           3
PIN4_DIMMER                       (1<<2)
PIN4_PWM                          YES
PIN4_SINK                         YES
PIN5_CH                           4
PIN5_DIMMER                       (1<<3)
PIN5_PWM                          YES
PIN5_SINK                         YES
PIN6_CH                           5
PIN6_DIMMER                       (1<<4)
PIN6_PWM                          YES
PIN6_SINK                         YES
PIN7_DIMMER                       0
PIN7_PWM                          YES
PIN7_SINK                         NO
PIN9_DIMMER                       0
PIN9_PWM                          YES
PIN9_SINK                         NO
PIR1                              00000F9E
MPASM  5.51         RPTR8FLEXSSRDMXRENARD.ASM   9-2-2016  12:51:05         PAGE 47


SYMBOL TABLE
  LABEL                             VALUE 

PIR2                              00000FA1
PLLEN                             00000006
PLUSW0                            00000FEB
PLUSW1                            00000FE3
PLUSW2                            00000FDB
POR                               00000001
PORTA                             00000F80
PORTB                             00000F81
PORTC                             00000F82
PORTE                             00000F84
POSTDEC0                          00000FED
POSTDEC1                          00000FE5
POSTDEC2                          00000FDD
POSTINC0                          00000FEE
POSTINC1                          00000FE6
POSTINC2                          00000FDE
PR2                               00000FCB
PREINC0                           00000FEC
PREINC1                           00000FE4
PREINC2                           00000FDC
PROD                              00000FF3
PRODH                             00000FF4
PRODL                             00000FF3
PRSEN                             00000007
PSA                               00000003
PSSAC0                            00000002
PSSAC1                            00000003
PWM1CON                           00000FB7
PWM_MAP_PORTA                     ((((((((PIN9_PWM*2+PIN10_PWM)*2+PIN7_PWM)*2+PIN6_PWM)*2+PIN5_PWM)*2+PIN4_PWM)*2+PIN3_PWM)*2+PIN2_P
                            WM))
PWM_MAP_PORTB                     ((((((((PIN28_PWM*2+PIN27_PWM)*2+PIN26_PWM)*2+PIN25_PWM)*2+PIN24_PWM)*2+PIN23_PWM)*2+PIN22_PWM)*2+
                            PIN21_PWM))
PWM_MAP_PORTC                     (((((((PIN16_PWM)*2+PIN15_PWM)*2+PIN14_PWM)*2+PIN13_PWM)*2+PIN12_PWM)*2+PIN11_PWM))
R                                 00000002
RA0                               00000000
RA1                               00000001
RA2                               00000002
RA3                               00000003
RA4                               00000004
RA5                               00000005
RA6                               00000006
RA7                               00000007
RB0                               00000000
RB1                               00000001
RB2                               00000002
RB3                               00000003
RB4                               00000004
RB5                               00000005
RB6                               00000006
RB7                               00000007
RBIE                              00000003
RBIF                              00000000
RBIP                              00000000
MPASM  5.51         RPTR8FLEXSSRDMXRENARD.ASM   9-2-2016  12:51:05         PAGE 48


SYMBOL TABLE
  LABEL                             VALUE 

RBPU                              00000007
RC0                               00000000
RC1                               00000001
RC2                               00000002
RC3                               00000003
RC4                               00000004
RC5                               00000005
RC6                               00000006
RC7                               00000007
RCEN                              00000003
RCIDL                             00000006
RCIE                              00000005
RCIF                              00000005
RCIP                              00000005
RCMT                              00000006
RCON                              00000FD0
RCREG                             00000FAE
RCSTA                             00000FAB
RD                                00000000
RD16                              00000007
RE3                               00000003
RI                                00000004
RSEN                              00000001
RX                                00000007
RX9                               00000006
RX9D                              00000000
RXCKP                             00000005
RXDTP                             00000005
RXD_LED                           RXD_LED_REG, RXD_LED_BIT
RXD_LED_BIT                       3
RXD_LED_REG                       LED_map
R_NOT_W                           00000002
R_W                               00000002
S                                 00000003
SBOREN                            00000006
SCK                               00000003
SCKP                              00000004
SCL                               00000003
SCS0                              00000000
SCS1                              00000001
SDA                               00000004
SDI                               00000004
SDO                               00000005
SEN                               00000000
SENDB                             00000003
SINK_MAP_PORTA                    (((((((PIN9_SINK * 2 + PIN10_SINK) * 2 + PIN7_SINK) * 2 + PIN6_SINK) * 2 + PIN5_SINK) * 2 + PIN4_S
                            INK) * 2 + PIN3_SINK) * 2 + PIN2_SINK)
SINK_MAP_PORTB                    (((((((PIN28_SINK * 2 + PIN27_SINK) * 2 + PIN26_SINK) * 2 + PIN25_SINK) * 2 + PIN24_SINK) * 2 + PI
                            N23_SINK) * 2 + PIN22_SINK) * 2 + PIN21_SINK)
SINK_MAP_PORTC                    (((((((PIN18_SINK * 2 + PIN17_SINK) * 2 + PIN16_SINK) * 2 + PIN15_SINK) * 2 + PIN14_SINK) * 2 + PI
                            N13_SINK) * 2 + PIN12_SINK) * 2 + PIN11_SINK)
SMP                               00000007
SP0                               00000000
MPASM  5.51         RPTR8FLEXSSRDMXRENARD.ASM   9-2-2016  12:51:05         PAGE 49


SYMBOL TABLE
  LABEL                             VALUE 

SP1                               00000001
SP2                               00000002
SP3                               00000003
SP4                               00000004
SPBRG                             00000FAF
SPBRGH                            00000FB0
SPEN                              00000007
SREN                              00000005
SS                                00000005
SSPADD                            00000FC8
SSPBUF                            00000FC9
SSPCON1                           00000FC6
SSPCON2                           00000FC5
SSPEN                             00000005
SSPIE                             00000003
SSPIF                             00000003
SSPIP                             00000003
SSPM0                             00000000
SSPM1                             00000001
SSPM2                             00000002
SSPM3                             00000003
SSPOV                             00000006
SSPSTAT                           00000FC7
STATUS                            00000FD8
STKFUL                            00000007
STKOVF                            00000007
STKPTR                            00000FFC
STKPTR0                           00000000
STKPTR1                           00000001
STKPTR2                           00000002
STKPTR3                           00000003
STKPTR4                           00000004
STKUNF                            00000006
SWDTE                             00000000
SWDTEN                            00000000
SYNC                              00000004
T016BIT                           00000006
T08BIT                            00000006
T0CKI                             00000004
T0CON                             00000FD5
T0CS                              00000005
T0IE                              00000005
T0IF                              00000002
T0PS0                             00000000
T0PS1                             00000001
T0PS2                             00000002
T0SE                              00000004
T13CKI                            00000000
T1CKI                             00000000
T1CKPS0                           00000004
T1CKPS1                           00000005
T1CON                             00000FCD
T1OSCEN                           00000003
MPASM  5.51         RPTR8FLEXSSRDMXRENARD.ASM   9-2-2016  12:51:05         PAGE 50


SYMBOL TABLE
  LABEL                             VALUE 

T1OSI                             00000001
T1OSO                             00000000
T1RUN                             00000006
T1SYNC                            00000002
T2CKPS0                           00000000
T2CKPS1                           00000001
T2CON                             00000FCA
T2OUTPS0                          00000003
T2OUTPS1                          00000004
T2OUTPS2                          00000005
T2OUTPS3                          00000006
T3CCP1                            00000003
T3CCP2                            00000006
T3CKPS0                           00000004
T3CKPS1                           00000005
T3CON                             00000FB1
T3SYNC                            00000002
TABLAT                            00000FF5
TBLPTR                            00000FF6
TBLPTRH                           00000FF7
TBLPTRL                           00000FF6
TBLPTRU                           00000FF8
TMR0                              00000FD6
TMR0H                             00000FD7
TMR0IE                            00000005
TMR0IF                            00000002
TMR0IP                            00000002
TMR0L                             00000FD6
TMR0ON                            00000007
TMR1                              00000FCE
TMR1CS                            00000001
TMR1H                             00000FCF
TMR1IE                            00000000
TMR1IF                            00000000
TMR1IP                            00000000
TMR1L                             00000FCE
TMR1ON                            00000000
TMR2                              00000FCC
TMR2IE                            00000001
TMR2IF                            00000001
TMR2IP                            00000001
TMR2ON                            00000002
TMR3                              00000FB2
TMR3CS                            00000001
TMR3H                             00000FB3
TMR3IE                            00000001
TMR3IF                            00000001
TMR3IP                            00000001
TMR3L                             00000FB2
TMR3ON                            00000000
TO                                00000003
TOS                               00000FFD
TOSH                              00000FFE
MPASM  5.51         RPTR8FLEXSSRDMXRENARD.ASM   9-2-2016  12:51:05         PAGE 51


SYMBOL TABLE
  LABEL                             VALUE 

TOSL                              00000FFD
TOSU                              00000FFF
TOUTPS0                           00000003
TOUTPS1                           00000004
TOUTPS2                           00000005
TOUTPS3                           00000006
TRISA                             00000F92
TRISA0                            00000000
TRISA1                            00000001
TRISA2                            00000002
TRISA3                            00000003
TRISA4                            00000004
TRISA5                            00000005
TRISA6                            00000006
TRISA7                            00000007
TRISB                             00000F93
TRISB0                            00000000
TRISB1                            00000001
TRISB2                            00000002
TRISB3                            00000003
TRISB4                            00000004
TRISB5                            00000005
TRISB6                            00000006
TRISB7                            00000007
TRISC                             00000F94
TRISC0                            00000000
TRISC1                            00000001
TRISC2                            00000002
TRISC3                            00000003
TRISC4                            00000004
TRISC5                            00000005
TRISC6                            00000006
TRISC7                            00000007
TRMT                              00000001
TUN0                              00000000
TUN1                              00000001
TUN2                              00000002
TUN3                              00000003
TUN4                              00000004
TX                                00000006
TX9                               00000006
TX9D                              00000000
TXCKP                             00000004
TXEN                              00000005
TXIE                              00000004
TXIF                              00000004
TXIP                              00000004
TXREG                             00000FAD
TXSTA                             00000FAC
Timecounter                       0000002C
Timeout                           0000002B
UA                                00000001
VCFG0                             00000004
MPASM  5.51         RPTR8FLEXSSRDMXRENARD.ASM   9-2-2016  12:51:05         PAGE 52


SYMBOL TABLE
  LABEL                             VALUE 

VCFG1                             00000005
VDIRMAG                           00000007
VPP                               00000003
W                                 00000000
WCOL                              00000007
WDTCON                            00000FD1
WR                                00000001
WREG                              00000FE8
WREN                              00000002
WRERR                             00000003
WUE                               00000001
YES                               1
Z                                 00000002
ZC                                ZC_REG,(ZC_BIT)
ZC_BIT                            3
ZC_LED                            ZC_LED_REG,ZC_LED_BIT
ZC_LED_BIT                        5
ZC_LED_REG                        LED_map
ZC_MASK                           (1<<(ZC_BIT))
ZC_REG                            PORTE
ZC_TWEAK                          15
_BOREN_NOSLP_2L                   000000FD
_BOREN_OFF_2L                     000000F9
_BOREN_ON_2L                      000000FB
_BOREN_SBORDIS_2L                 000000FF
_BORV_0_2L                        000000E7
_BORV_1_2L                        000000EF
_BORV_2_2L                        000000F7
_BORV_3_2L                        000000FF
_CCP2MX_PORTBE_3H                 000000FE
_CCP2MX_PORTC_3H                  000000FF
_CONFIG1H                         00300001
_CONFIG2H                         00300003
_CONFIG2L                         00300002
_CONFIG3H                         00300005
_CONFIG4L                         00300006
_CONFIG5H                         00300009
_CONFIG5L                         00300008
_CONFIG6H                         0030000B
_CONFIG6L                         0030000A
_CONFIG7H                         0030000D
_CONFIG7L                         0030000C
_CP0_OFF_5L                       000000FF
_CP0_ON_5L                        000000FE
_CP1_OFF_5L                       000000FF
_CP1_ON_5L                        000000FD
_CP2_OFF_5L                       000000FF
_CP2_ON_5L                        000000FB
_CPB_OFF_5H                       000000FF
_CPB_ON_5H                        000000BF
_CPD_OFF_5H                       000000FF
_CPD_ON_5H                        0000007F
_DEBUG_OFF_4L                     000000FF
MPASM  5.51         RPTR8FLEXSSRDMXRENARD.ASM   9-2-2016  12:51:05         PAGE 53


SYMBOL TABLE
  LABEL                             VALUE 

_DEBUG_ON_4L                      0000007F
_DEVID1                           003FFFFE
_DEVID2                           003FFFFF
_EBTR0_OFF_7L                     000000FF
_EBTR0_ON_7L                      000000FE
_EBTR1_OFF_7L                     000000FF
_EBTR1_ON_7L                      000000FD
_EBTR2_OFF_7L                     000000FF
_EBTR2_ON_7L                      000000FB
_EBTRB_OFF_7H                     000000FF
_EBTRB_ON_7H                      000000BF
_FCMEN_OFF_1H                     000000BF
_FCMEN_ON_1H                      000000FF
_IDLOC0                           00200000
_IDLOC1                           00200001
_IDLOC2                           00200002
_IDLOC3                           00200003
_IDLOC4                           00200004
_IDLOC5                           00200005
_IDLOC6                           00200006
_IDLOC7                           00200007
_IESO_OFF_1H                      0000007F
_IESO_ON_1H                       000000FF
_LPT1OSC_OFF_3H                   000000FB
_LPT1OSC_ON_3H                    000000FF
_LVP_OFF_4L                       000000FB
_LVP_ON_4L                        000000FF
_MCLRE_OFF_3H                     0000007F
_MCLRE_ON_3H                      000000FF
_OSC_ECIO6_1H                     000000F5
_OSC_EC_1H                        000000F4
_OSC_HSPLL_1H                     000000F6
_OSC_HS_1H                        000000F2
_OSC_INTIO67_1H                   000000F8
_OSC_INTIO7_1H                    000000F9
_OSC_LP_1H                        000000F0
_OSC_RCIO6_1H                     000000F7
_OSC_RC_1H                        000000F3
_OSC_XT_1H                        000000F1
_PBADEN_OFF_3H                    000000FD
_PBADEN_ON_3H                     000000FF
_PWRT_OFF_2L                      000000FF
_PWRT_ON_2L                       000000FE
_STVREN_OFF_4L                    000000FE
_STVREN_ON_4L                     000000FF
_WDTPS_1024_2H                    000000F5
_WDTPS_128_2H                     000000EF
_WDTPS_16384_2H                   000000FD
_WDTPS_16_2H                      000000E9
_WDTPS_1_2H                       000000E1
_WDTPS_2048_2H                    000000F7
_WDTPS_256_2H                     000000F1
_WDTPS_2_2H                       000000E3
MPASM  5.51         RPTR8FLEXSSRDMXRENARD.ASM   9-2-2016  12:51:05         PAGE 54


SYMBOL TABLE
  LABEL                             VALUE 

_WDTPS_32768_2H                   000000FF
_WDTPS_32_2H                      000000EB
_WDTPS_4096_2H                    000000F9
_WDTPS_4_2H                       000000E5
_WDTPS_512_2H                     000000F3
_WDTPS_64_2H                      000000ED
_WDTPS_8192_2H                    000000FB
_WDTPS_8_2H                       000000E7
_WDT_OFF_2H                       000000FE
_WDT_ON_2H                        000000FF
_WRT0_OFF_6L                      000000FF
_WRT0_ON_6L                       000000FE
_WRT1_OFF_6L                      000000FF
_WRT1_ON_6L                       000000FD
_WRT2_OFF_6L                      000000FF
_WRT2_ON_6L                       000000FB
_WRTB_OFF_6H                      000000FF
_WRTB_ON_6H                       000000BF
_WRTC_OFF_6H                      000000FF
_WRTC_ON_6H                       000000DF
_WRTD_OFF_6H                      000000FF
_WRTD_ON_6H                       0000007F
_XINST_OFF_4L                     000000BF
_XINST_ON_4L                      000000FF
__18F2525                         00000001
__DEBUG                           1
_status                           00000024
_w                                00000023
after_ESC_decoding                000002B8
ctr_ckt1                          00000007
ctr_ckt10                         00000010
ctr_ckt11                         00000011
ctr_ckt12                         00000012
ctr_ckt13                         00000013
ctr_ckt14                         00000014
ctr_ckt15                         00000015
ctr_ckt16                         00000016
ctr_ckt2                          00000008
ctr_ckt3                          00000009
ctr_ckt4                          0000000A
ctr_ckt5                          0000000B
ctr_ckt6                          0000000C
ctr_ckt7                          0000000D
ctr_ckt8                          0000000E
ctr_ckt9                          0000000F
ctr_timeslot                      0000001C
decode_cmd_byte                   00000280
decode_packet_body                0000029E
dmxPayloadCount                   00000031
dmxStatusCtr                      00000034
dmxhighbyte                       0000002D
dmxlowbyte                        0000002E
end_timer_events                  000002FA
MPASM  5.51         RPTR8FLEXSSRDMXRENARD.ASM   9-2-2016  12:51:05         PAGE 55


SYMBOL TABLE
  LABEL                             VALUE 

event_flag                        00000017
event_processor                   000002CA
frame_err_countdown               00000028
heartbeat_countdown               00000027
initialize                        0000016E
isr_counter                       00000026
isr_exit                          0000016C
isr_extra_work                    0000010A
isr_extra_work1                   0000012C
isr_extra_work2                   00000140
isr_extra_work3                   0000015A
isr_load_counters                 0000009C
isr_not_zc_lead_edge              00000026
isr_regular                       0000002E
isr_status_LEDs                   00000102
mainloop                          00000224
our_addr                          0000002D
porta_image                       00000019
portb_image                       0000001A
portc_image                       0000001B
previous_not_ESC                  000002AC
rx_char                           00000005
rx_copycount                      0000002F
rx_discard_count                  0000002E
rx_echo                           0000024A
rx_error                          00000252
rx_flag_extra                     00000030
rx_not_sync                       00000264
rxd_countdown                     00000029
skiphigh                          0000002F
skiplow                           00000030
slot_id_ckt1                      00000040
slot_id_ckt10                     00000049
slot_id_ckt11                     0000004A
slot_id_ckt12                     0000004B
slot_id_ckt13                     0000004C
slot_id_ckt14                     0000004D
slot_id_ckt15                     0000004E
slot_id_ckt16                     0000004F
slot_id_ckt2                      00000041
slot_id_ckt3                      00000042
slot_id_ckt4                      00000043
slot_id_ckt5                      00000044
slot_id_ckt6                      00000045
slot_id_ckt7                      00000046
slot_id_ckt8                      00000047
slot_id_ckt9                      00000048
smDmxH                            00000033
smDmxL                            00000032
state_flag                        00000018
zc_countdown                      0000002A
zc_delayline                      00000006
zc_filter_restart_timer           00000326
MPASM  5.51         RPTR8FLEXSSRDMXRENARD.ASM   9-2-2016  12:51:05         PAGE 56


SYMBOL TABLE
  LABEL                             VALUE 

zc_noedge_counter                 00000004
zc_tmr_save                       0000001D

Errors   :     0
Warnings :     0 reported,     0 suppressed
Messages :     0 reported,     0 suppressed

