[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of MC100EPT20DG production of ON SEMICONDUCTOR from the text:© Semiconductor Components Industries, LLC, 2016\nApril, 2021 − Rev. 131 Publication Order Number:\nMC10EPT20/D3.3/C8201V\u2002LVTTL/LVCMOS to\nDifferential LVPECL\nTranslator\nMC10EPT20, MC100EPT20\nThe MC10EPT20 is a 3.3 V TTL/CMOS to differential PECL\ntranslator. Because PECL (Positive ECL) levels are used, only +3.3 V\nand ground are required. The small outline SOIC −8 NB package and the\nsingle gate of the EPT20 makes it ideal for those applications wherespace, performance, and low power are at a premium.\nThe 100 Series contains temperature compensation.\nFeatures\n•390 ps Typical Propagation Delay\n•Maximum Input Clock Frequency > 1 GHz Typical\n•Operating Range:\n♦VCC = 3.0 V to 3.6 V with GND = 0 V\n•PNP TTL Input for Minimal Loading\n•Q Output will Default HIGH with Input Open\n•These Devices are Pb-Free, Halogen Free and are RoHS Compliant\nA = Assembly Location\nL = Wafer Lot\nY = Year\nW = Work Week/C0071 = Pb-Free PackageH = MC10\nK = MC100\n3Q = MC100M\n= Date CodeMARKING DIAGRAMS*\nALYW /C0071\n/C0071HA20\nALYW /C0071\n/C0071KA20\n1818\nHPT20\nALYW\n/C0071\n18\nKPT20\nALYW\n/C0071\n18\nwww. onsemi.com\n3Q M/C0071\n/C0071\n14\n(Note: Microdot may be in either location)\n*For additional marking information, refer to\nApplication Note AND8002/D .\nSee detailed ordering and shipping information on page 6 of\nthis data sheet.ORDERING INFORMATIONSOIC−8N B\nD SUFFIX\nCASE 751 −07TSSOP−8\nDT SUFFIX\nCASE 948R −0218\n18\nDFN−8\nMN SUFFIX\nCASE 506AA\nMC10EPT20, MC100EPT20\nwww. onsemi.com\n21\n2\n3\n45678\nD\nGNDVCC\nQ\nNC Q\nNCNC\nLVTTL\nLVPECLTable 1. PIN DESCRIPTION\nPIN\nQ, Q\nD LVTTL InputFUNCTION\nDifferential PECL Outputs\nVCC\nGND GroundPositive Supply\nNC No Connect\nFigure 1. 8 −Lead Pinout  (Top View) and Logic DiagramEP (DFN8 only) Thermal exposed\npad must be connected to a suffi-\ncient thermal conduit. Electricallyconnect to the most negative sup-ply (GND) or leave unconnected,\nfloating open.\nTable 2. ATTRIBUTES\nCharacteristics Value\nInternal Input Pulldown Resistor N/A\nInternal Input Pullup Resistor N/A\nESD Protection\nHuman Body Model\nMachine ModelCharged Device Model> 1.5 kV\n> 200 V\n> 2 kV\nMoisture Sensitivity, Indefinite Time Out of Drypack (Note 1) Pb-Free Pkg\nSOIC−8N B\nTSSOP−8\nDFN−8Level 1\nLevel 3\nLevel 1\nFlammability Rating\nOxygen Index: 28 to 34 UL 94 V−0 @ 0.125 in\nTransistor Count 150 Devices\nMeets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test\n1. For additional information, see Application Note AND8003/D .\nMC10EPT20, MC100EPT20\nwww. onsemi.com\n3Table 3. MAXIMUM RATINGS\nSymbol Parameter Condition 1 Condition 2 Rating Unit\nVCC Power Supply GND = 0 V 6 V\nVI Input Voltage GND = 0 V VI ≤ VCC 6 V\nIout Output Current Continuous\nSurge50\n100mA\nTA Operating Temperature Range −40 to +85 °C\nTstg Storage Temperature Range −65 to +150 °C\n/C0113JA Thermal Resistance (Junction-to-Ambient) 0 lfpm\n500 lfpmSOIC−8N B 190\n130°C/W\n/C0113JC Thermal Resistance (Junction-to-Case) Standard Board SOIC−8N B 41 to 44 °C/W\n/C0113JA Thermal Resistance (Junction-to-Ambient) 0 lfpm\n500 lfpmTSSOP−8 185\n140°C/W\n/C0113JC Thermal Resistance (Junction-to-Case) Standard Board TSSOP−8 41 to 44 °C/W\n/C0113JA Thermal Resistance (Junction-to-Ambient) 0 lfpm\n500 lfpmDFN−8 129\n84°C/W\n/C0113JC Thermal Resistance (Junction-to-Case) (Note 1) DFN−8 35 to 40 °C/W\nTsol Wave Solder (Pb-Free) <2 to 3 sec @ 260 °C 265 °C\nStresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device function ality\nshould not be assumed, damage may occur and reliability may be affected.\n1. JEDEC standard multilayer board − 2S2P (2 signal, 2 power).\nTable 4. LVTTL INPUT DC CHARACTERISTICS  (VCC = 3.3 V, GND = 0 V, T A = −40°C to +85 °C)\nSymbol Characteristic Min Typ Max Unit\nIIH Input HIGH Current (V in = 2.7 V) 20 /C0109A\nIIHH Input HIGH Current MAX (V in = 6.0 V) 100 /C0109A\nIIL Input LOW Current (V in = 0.5 V) −0.6 mA\nVIK Input Clamp Voltage (I in = −18 mA) −1.2 V\nVIH Input HIGH Voltage 2.0 V\nVIL Input LOW Voltage 0.8 V\nNOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printe d circuit\nboard with maintained transverse airflow greater than 500 lfpm.\nTable 5. 10EPT PECL OUTPUT DC CHARACTERISTICS  (VCC = 3.3 V, GND = 0 V (Note 1))\nSymbol Characteristic−40°C 25°C 85°C\nUnit Min Typ Max Min Typ Max Min Typ Max\nICC Positive Power Supply Current 18 23 28 18 23 28 19 24 29 mA\nVOH Output HIGH Voltage (Note 2) 2165 2290 2415 2230 2355 2480 2290 2415 2540 mV\nVOL Output LOW Voltage (Note 2) 1365 1490 1615 1430 1555 1680 1490 1615 1740 mV\nNOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printe d circuit\nboard with maintained transverse airflow greater than 500 lfpm.\n1. Output parameters vary 1:1 with V CC.\n2. All loading with 50 /C0087 to V CC − 2.0 V.\nMC10EPT20, MC100EPT20\nwww. onsemi.com\n4Table 6. 100EPT PECL OUTPUT DC CHARACTERISTICS  (VCC = 3.3 V, GND = 0 V (Note 1))\nSymbol Characteristic−40°C 25°C 85°C\nUnit Min Typ Max Min Typ Max Min Typ Max\nICC Positive Power Supply Current 20 25 30 22 27 32 23 28 33 mA\nVOH Output HIGH Voltage (Note 2) 2155 2280 2405 2155 2280 2405 2155 2280 2405 mV\nVOL Output LOW Voltage (Note 2) 1355 1480 1605 1355 1480 1605 1355 1480 1605 mV\nNOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printe d circuit\nboard with maintained transverse airflow greater than 500 lfpm.\n1. Output parameters vary 1:1 with V CC.\n2. All loading with 50 /C0087 to V CC − 2.0 V.\nTable 7. AC CHARACTERISTICS  (VCC = 3.0 V to 3.6 V, GND = 0 V (Note 1))\nSymbol Characteristic−40°C 25°C 85°C\nUnit Min Typ Max Min Typ Max Min Typ Max\nfmax Maximum Input Clock Frequency > 1 > 1 > 1 GHz\ntPLH,\ntPHLPropagation Delay toOutput Differential 280 350 430 300 370 450 320 400 490 ps\ntSKEW Device-to-Device Skew (Note 2) 150 150 170 ps\ntJITTER RMS Random Clock Jitter 1 2 1 2 1 2 ps\ntr\ntfOutput Rise/Fall Times\nQ, Q (20% − 80%)70 100 170 80 120 180 90 140 190 ps\nNOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printe d circuit\nboard with maintained transverse airflow greater than 500 lfpm.\n1. Measured using a LVTTL source, 50% duty cycle clock source. All loading with 50 /C0087 to V CC − 2.0 V.\n2. Skew is measured between outputs under identical transitions.\nMC10EPT20, MC100EPT20\nwww. onsemi.com\n50100200300400500600700800900\n0 200 400 600 800 1000 1200123456789\nINPUT CLOCK FREQUENCY (MHz)(JITTER)ÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉ\nÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉ\nRMS RANDOM CLOCK JITTER (ps)ÉÉÉÉ\nFigure 2. Output Voltage Amplitude (V OUTpp )/RMS Jitter\nvs. Input Clock Frequency at Ambient TemperatureOUTPUT VOLTAGE AMPLITUDE (mV)\nFigure 3. Typical Termination for Output Driver and Device Evaluation\n(See Application Note AND8020/D  − Termination of ECL Logic Devices.)Driver\nDeviceReceiver\nDeviceQD\nQ DZo = 50 /C0087\nZo = 50 /C0087\n50 /C0087 50 /C0087\nVTT\nVTT = V CC − 2.0 V\nMC10EPT20, MC100EPT20\nwww. onsemi.com\n6ORDERING INFORMATION\nDevice Package Shipping†\nMC10EPT20DG SOIC−8N B\n(Pb-Free)98 Units/Tube\nMC10EPT20DTG TSSOP−8\n(Pb-Free)100 Units/Tube\nMC100EPT20DG SOIC−8N B\n(Pb-Free)98 Units/Tube\nMC100EPT20DR2G SOIC−8N B\n(Pb-Free)2500 / Tape & Reel\nMC100EPT20DTG TSSOP−8\n(Pb-Free)100 Units/Tube\nMC100EPT20DTR2G TSSOP−8\n(Pb-Free)2500 / Tape & Reel\nMC100EPT20MNR4G DFN−8\n(Pb-Free)1000 / Tape & Reel\n†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging\nSpecifications Brochure, BRD8011/D .\nResource Reference of Application Notes\nAN1405/D −ECL Clock Distribution Techniques\nAN1406/D −Designing with PECL (ECL at +5.0 V)\nAN1503/D −ECLinPS /C0116 I/O SPiCE Modeling Kit\nAN1504/D −Metastability and the ECLinPS Family\nAN1568/D −Interfacing Between LVDS and ECL\nAN1672/D −The ECL Translator Guide\nAND8001/D −Odd Number Counters Design\nAND8002/D −Marking and Date Codes\nAND8020/D −Termination of ECL Logic Devices\nAND8066/D −Interfacing with ECLinPS\nAND8090/D −AC Characteristics of ECL Devices\n ECLinPS is a trademark of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or ot her countries.\nDFN8 2x2, 0.5P\nCASE 506AA\nISSUE F\nDATE 04 MAY 2016\nSCALE 4:11\n*For additional information on our Pb −Free strategy and soldering\ndetails, please download the ON Semiconductor Soldering and\nMounting Techniques Reference Manual, SOLDERRM/D.SOLDERING FOOTPRINT*\n2.30\n0.500.508X\nDIMENSIONS: MILLIMETERS0.30PITCH\nGENERIC\nMARKING DIAGRAM*8X1PACKAGE\nOUTLINERECOMMENDED\nXX = Specific Device Code\nM = Date Code\n/C0071 = Pb−Free DeviceXXM /C0071\n/C007110.901.30\nÇÇÇÇÇÇNOTES:\n1. DIMENSIONING AND TOLERANCING PER\nASME Y14.5M, 1994 .\n2. CONTROLLING DIMENSION: MILLIMETERS.3. DIMENSION b APPLIES TO PLATED\nTERMINAL AND IS MEASURED BETWEEN0.15 AND 0.20 MM FROM TERMINAL TIP.\n4. COPLANARITY APPLIES TO THE EXPOSED\nPAD AS WELL AS THE TERMINALS.A D\nEB\nC 0.10PIN ONE\n2XREFERENCE\n2X\nTOP VIEW\nSIDE VIEW\nBOTTOM VIEWA\nL(A3)\nD2\nE2CC 0.10\nC 0.10\nC 0.08\nNOTE 4 A1SEATING\nPLANE\ne/2\ne8X\nK\nNOTE 3b8X\n0.10 C\n0.05 CABBDIM MIN MAXMILLIMETERS\nA 0.80 1.00\nA1 0.00 0.05\nA3 0.20 REF\nb 0.20 0.30\nD 2.00 BSC\nD2 1.10 1.30\nE 2.00 BSC\nE2 0.70 0.90\ne 0.50 BSC\nK\nL 0.25 0.35\n1 4\n8 5L1\nDETAIL AL\nOPTIONAL\nCONSTRUCTIONSL\nDETAIL B\nDETAIL AL1−−− 0.100.30 REF\nÉÉÉÉÇÇÇÇ\nDETAIL BMOLD CMPD EXPOSED Cu\nALTERNATE\nCONSTRUCTIONS\nÉÉÉÉÇÇ\nA1A3\n*This information is generic. Please refer to\ndevice data sheet for actual part marking.\nPb−Free indicator , “G” or microdot “ /C0071”, may\nor may not be present. Some products maynot follow the Generic Marking.MECHANICAL CASE OUTLINE\nPACKAGE DIMENSIONS\n98AON18658D DOCUMENT NUMBER:\nDESCRIPTION:Electronic versions are uncontrolled except when accessed directly from the Document Repository.\nPrinted  versions are uncontrolled  except  when stamped  “CONTROLLED COPY” in red.\nPAGE 1 OF 1 DFN8, 2.0X2.0, 0.5MM PITCH\nonsemi  and                     are trademarks of Semiconductor Components Industries, LLC dba onsemi  or its subsidiaries in the United States and/or other countries. onsemi  reserves\nthe right to make changes without further notice to any products herein. onsemi  makes no warranty, representation or guarantee regarding the suitability of its products for any particular\npurpose, nor does onsemi  assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all l iability, including without limitation\nspecial, consequential or incidental damages. onsemi  does not convey any license under its patent rights nor the rights of others.\n© Semiconductor Components Industries, LLC, 2016 www.onsemi.com\nSOIC−8 NB\nCASE 751 −07\nISSUE AK\nDATE 16 FEB 2011\nSEATING\nPLANE1\n45 8\nN\nJX 45/C0095KNOTES:\n1. DIMENSIONING AND TOLERANCING PER\nANSI Y14.5M, 1982.\n2. CONTROLLING DIMENSION: MILLIMETER.3. DIMENSION A AND B DO NOT INCLUDE\nMOLD PROTRUSION.\n4. MAXIMUM MOLD PROTRUSION 0.15 (0.006)\nPER SIDE.\n5. DIMENSION D DOES NOT INCLUDE DAMBAR\nPROTRUSION. ALLOWABLE DAMBARPROTRUSION SHALL BE 0.127 (0.005) TOTAL\nIN EXCESS OF THE D DIMENSION AT\nMAXIMUM MATERIAL CONDITION.\n6. 751−01 THRU 751 −06 ARE OBSOLETE. NEW\nSTANDARD IS 751 −07.A\nB S\nD HC\n0.10 (0.004)SCALE 1:1\nSTYLES ON PAGE 2DIM\nAMIN MAX MIN MAXINCHES\n4.80 5.00 0.189 0.197MILLIMETERS\nB 3.80 4.00 0.150 0.157\nC 1.35 1.75 0.053 0.069\nD 0.33 0.51 0.013 0.020\nG 1.27 BSC 0.050 BSC\nH 0.10 0.25 0.004 0.010\nJ 0.19 0.25 0.007 0.010\nK 0.40 1.27 0.016 0.050\nM 0  8  0  8  \nN 0.25 0.50 0.010 0.020\nS 5.80 6.20 0.228 0.244−X−\n−Y−\nGMY M 0.25 (0.010)\n−Z−\nY M 0.25 (0.010) Z SXSM\n/C0095/C0095/C0095/C0095\nXXXXX = Specific Device Code\nA = Assembly Location\nL = Wafer LotY = YearW = Work Week\n/C0071 = Pb−Free PackageGENERIC\nMARKING DIAGRAM*18\nXXXXX\nALYWX\n18\nIC DiscreteXXXXXX\nAYWW\n /C0071\n18\n1.52\n0.060\n7.0\n0.275\n0.6\n0.0241.2700.0504.0\n0.155\n/C0466mm\ninches/C0467 SCALE 6:1\n*For additional information on our Pb −Free strategy and soldering\ndetails, please download the ON Semiconductor Soldering and\nMounting Techniques Reference Manual, SOLDERRM/D.SOLDERING FOOTPRINT*\nDiscreteXXXXXX\nAYWW\n18\n(Pb−Free)XXXXX\nALYWX\n /C0071\n18\nIC\n(Pb−Free)\nXXXXXX = Specific Device Code\nA = Assembly Location\nY = YearWW = Work Week\n/C0071 = Pb−Free Package\n*This information is generic. Please refer to\ndevice data sheet for actual part marking.\nPb−Free indicator , “G” or microdot “ /C0071”, may\nor may not be present. Some products maynot follow the Generic Marking.MECHANICAL CASE OUTLINE\nPACKAGE DIMENSIONS\n98ASB42564B DOCUMENT NUMBER:\nDESCRIPTION:Electronic versions are uncontrolled except when accessed directly from the Document Repository.\nPrinted  versions are uncontrolled  except  when stamped  “CONTROLLED COPY” in red.\nPAGE 1 OF 2 SOIC−8 NB\nonsemi  and                     are trademarks of Semiconductor Components Industries, LLC dba onsemi  or its subsidiaries in the United States and/or other countries. onsemi  reserves\nthe right to make changes without further notice to any products herein. onsemi  makes no warranty, representation or guarantee regarding the suitability of its products for any particular\npurpose, nor does onsemi  assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all l iability, including without limitation\nspecial, consequential or incidental damages. onsemi  does not convey any license under its patent rights nor the rights of others.\n© Semiconductor Components Industries, LLC, 2019 www.onsemi.com\nSOIC−8 NB\nCASE 751 −07\nISSUE AK\nDATE 16 FEB 2011\nSTYLE 4:\nPIN 1. ANODE\n2. ANODE3. ANODE4. ANODE\n5. ANODE\n6. ANODE7. ANODE8. COMMON CATHODESTYLE 1:\nPIN 1. EMITTER\n2. COLLECTOR3. COLLECTOR4. EMITTER\n5. EMITTER\n6. BASE7. BASE8. EMITTERSTYLE 2:\nPIN 1. COLLECTOR, DIE, #1\n2. COLLECTOR, #13. COLLECTOR, #24. COLLECTOR, #2\n5. BASE, #2\n6. EMITTER, #27. BASE, #18. EMITTER, #1STYLE 3:\nPIN 1. DRAIN, DIE #1\n2. DRAIN, #13. DRAIN, #24. DRAIN, #2\n5. GATE, #2\n6. SOURCE, #27. GATE, #18. SOURCE, #1\nSTYLE 6:\nPIN 1. SOURCE\n2. DRAIN3. DRAIN4. SOURCE\n5. SOURCE\n6. GATE7. GATE8. SOURCESTYLE 5:\nPIN 1. DRAIN\n2. DRAIN3. DRAIN4. DRAIN\n5. GATE\n6. GATE7. SOURCE8. SOURCESTYLE 7:\nPIN 1. INPUT\n2. EXTERNAL  BYPASS3. THIRD STAGE SOURCE4. GROUND\n5. DRAIN\n6. GATE 37. SECOND STAGE Vd8. FIRST STAGE VdSTYLE 8:\nPIN 1. COLLECTOR, DIE #1\n2. BASE, #13. BASE, #24. COLLECTOR, #2\n5. COLLECTOR, #2\n6. EMITTER, #27. EMITTER, #18. COLLECTOR, #1\nSTYLE 9:\nPIN 1. EMITTER,  COMMON\n2. COLLECTOR, DIE #13. COLLECTOR, DIE #24. EMITTER, COMMON\n5. EMITTER, COMMON\n6. BASE, DIE #27. BASE, DIE #18. EMITTER, COMMONSTYLE 10:\nPIN 1. GROUND\n2. BIAS 13. OUTPUT4. GROUND\n5. GROUND\n6. BIAS 27. INPUT8. GROUNDSTYLE 11:\nPIN 1. SOURCE 1\n2. GATE 13. SOURCE 24. GATE 2\n5. DRAIN 2\n6. DRAIN 27. DRAIN 18. DRAIN 1STYLE 12:\nPIN 1. SOURCE\n2. SOURCE3. SOURCE4. GATE\n5. DRAIN\n6. DRAIN7. DRAIN8. DRAIN\nSTYLE 14:\nPIN 1. N −SOURCE\n2. N−GATE\n3. P−SOURCE\n4. P−GATE\n5. P−DRAIN\n6. P−DRAIN\n7. N−DRAIN\n8. N−DRAINSTYLE 13:\nPIN 1. N.C.\n2. SOURCE3. SOURCE4. GATE\n5. DRAIN\n6. DRAIN7. DRAIN8. DRAINSTYLE 15:\nPIN 1. ANODE 1\n2. ANODE 13. ANODE 14. ANODE 1\n5. CATHODE, COMMON\n6. CATHODE, COMMON7. CATHODE, COMMON8. CATHODE, COMMONSTYLE 16:\nPIN 1. EMITTER, DIE #1\n2. BASE, DIE #13. EMITTER, DIE #24. BASE, DIE #2\n5. COLLECTOR, DIE #2\n6. COLLECTOR, DIE #27. COLLECTOR, DIE #18. COLLECTOR, DIE #1\nSTYLE 17:\nPIN 1. VCC\n2. V2OUT3. V1OUT4. TXE\n5. RXE\n6. VEE7. GND8. ACCSTYLE 18:\nPIN 1. ANODE\n2. ANODE3. SOURCE4. GATE\n5. DRAIN\n6. DRAIN7. CATHODE8. CATHODESTYLE 19:\nPIN 1. SOURCE 1\n2. GATE 13. SOURCE 24. GATE 2\n5. DRAIN 2\n6. MIRROR 27. DRAIN 18. MIRROR 1STYLE 20:\nPIN 1. SOURCE (N)\n2. GATE (N)3. SOURCE (P)4. GATE (P)\n5. DRAIN\n6. DRAIN7. DRAIN8. DRAIN\nSTYLE 21:\nPIN 1. CATHODE 1\n2. CATHODE 23. CATHODE 34. CATHODE 4\n5. CATHODE 5\n6. COMMON ANODE7. COMMON ANODE8. CATHODE 6STYLE 22:\nPIN 1. I/O LINE 1\n2. COMMON CATHODE/VCC3. COMMON CATHODE/VCC4. I/O LINE 3\n5. COMMON ANODE/GND\n6. I/O LINE 47. I/O LINE 58. COMMON ANODE/GNDSTYLE 23:\nPIN 1. LINE 1 IN\n2. COMMON ANODE/GND3. COMMON ANODE/GND4. LINE 2 IN\n5. LINE 2 OUT\n6. COMMON ANODE/GND7. COMMON ANODE/GND8. LINE 1 OUTSTYLE 24:\nPIN 1. BASE\n2. EMITTER3. COLLECTOR/ANODE4. COLLECTOR/ANODE\n5. CATHODE\n6. CATHODE7. COLLECTOR/ANODE8. COLLECTOR/ANODE\nSTYLE 25:\nPIN 1. VIN\n2. N/C3. REXT4. GND\n5. IOUT\n6. IOUT7. IOUT8. IOUTSTYLE 26:\nPIN 1. GND\n2. dv/dt3. ENABLE4. ILIMIT\n5. SOURCE\n6. SOURCE7. SOURCE8. VCCSTYLE 27:\nPIN 1. ILIMIT\n2. OVLO3. UVLO4. INPUT+\n5. SOURCE\n6. SOURCE7. SOURCE8. DRAINSTYLE 28:\nPIN 1. SW_TO_GND\n2. DASIC_OFF3. DASIC_SW_DET4. GND\n5. V_MON\n6. VBULK7. VBULK8. VIN\nSTYLE 29:\nPIN 1. BASE, DIE #1\n2. EMITTER, #13. BASE, #24. EMITTER, #2\n5. COLLECTOR, #2\n6. COLLECTOR, #27. COLLECTOR, #18. COLLECTOR, #1STYLE 30:\nPIN 1. DRAIN 1\n2. DRAIN 13. GATE 24. SOURCE 2\n5. SOURCE 1/DRAIN 2\n6. SOURCE 1/DRAIN 27. SOURCE 1/DRAIN 28. GATE 1\n98ASB42564B DOCUMENT NUMBER:\nDESCRIPTION:Electronic versions are uncontrolled except when accessed directly from the Document Repository.\nPrinted  versions are uncontrolled  except  when stamped  “CONTROLLED COPY” in red.\nPAGE 2 OF 2 SOIC−8 NB\nonsemi  and                     are trademarks of Semiconductor Components Industries, LLC dba onsemi  or its subsidiaries in the United States and/or other countries. onsemi  reserves\nthe right to make changes without further notice to any products herein. onsemi  makes no warranty, representation or guarantee regarding the suitability of its products for any particular\npurpose, nor does onsemi  assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all l iability, including without limitation\nspecial, consequential or incidental damages. onsemi  does not convey any license under its patent rights nor the rights of others.\n© Semiconductor Components Industries, LLC, 2019 www.onsemi.com\nCASE 948R −02\nISSUE A DATE 04/07/2000TSSOP 8\nDIM MIN MAX MIN MAXINCHES MILLIMETERS\nA 2.90 3.10 0.114 0.122\nB 2.90 3.10 0.114 0.122\nC 0.80 1.10 0.031 0.043\nD 0.05 0.15 0.002 0.006\nF 0.40 0.70 0.016 0.028\nG 0.65 BSC 0.026 BSC\nL 4.90 BSC 0.193 BSC\nM 0   6    0   6   NOTES:\n1. DIMENSIONING AND TOLERANCING PER ANSI\nY14.5M, 1982.\n2. CONTROLLING DIMENSION: MILLIMETER.\n3. DIMENSION A DOES NOT INCLUDE MOLD FLASH.\nPROTRUSIONS OR GATE BURRS.  MOLD FLASHOR GATE BURRS SHALL NOT EXCEED 0.15(0.006) PER SIDE.\n4. DIMENSION B DOES NOT INCLUDE INTERLEAD\nFLASH OR PROTRUSION.  INTERLEAD FLASH ORPROTRUSION SHALL NOT EXCEED 0.25 (0.010)PER SIDE.\n5. TERMINAL NUMBERS ARE SHOWN FOR\nREFERENCE ONLY.\n6. DIMENSION A AND B ARE TO BE DETERMINED\nAT DATUM PLANE -W-.\n/C0095/C0095/C0095/C0095SEATING\nPLANEPIN 11485\nDETAIL EB\nC\nDA\nGDETAIL EFML2XL/2\n−U−SU 0.15 (0.006) T\nSU 0.15 (0.006) TSU M 0.10 (0.004) V S T\n0.10 (0.004)\n−T−−V−\n−W−0.25 (0.010)8x       REFKSCALE 2:1\nIDENT\nK 0.25 0.40 0.010 0.016MECHANICAL CASE OUTLINE\nPACKAGE DIMENSIONS\nON Semiconductor and          are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiari es in the United States and/or other countries.\nON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no wa rranty, representation or guarantee regarding\nthe suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the a pplication or use of any product or circuit, and specifically\ndisclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor do es not convey any license under its patent rights nor the\nrights of others.\n98AON00236D DOCUMENT NUMBER:\nDESCRIPTION:Electronic versions are uncontrolled except when accessed directly from the Document Repository.\nPrinted  versions are uncontrolled  except  when stamped  “CONTROLLED COPY” in red.\nPAGE 1 OF 1 TSSOP 8\n© Semiconductor Components Industries, LLC, 2019 www.onsemi.com\nonsemi ,  , and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC  dba “ onsemi ” or its af filiates\nand/or subsidiaries in the United States and/or other countries. onsemi  owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property.\nA listing of onsemi ’s product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent −Marking.pdf . onsemi  reserves the right to make changes at any time to any\nproducts or information herein, without notice. The information herein is provided “as −is” and onsemi  makes no warranty, representation or guarantee regarding the accuracy of the\ninformation, product features, availability, functionality, or suitability of its products for any particular purpose, nor does  onsemi  assume any liability arising out of the application or use\nof any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequentia l or incidental damages. Buyer is responsible for its products\nand applications using onsemi  products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or a pplications information\nprovided by onsemi . “Typical” parameters which may be provided in onsemi  data sheets and/or specifications can and do vary in different applications and actual performance may\nvary over time. All operating parameters, including “Typicals” must be validated for each customer application by customer’s te chnical experts. onsemi  does not convey any license\nunder any of its intellectual property rights nor the rights of others. onsemi  products are not designed, intended, or authorized for use as a critical component in life support systems\nor any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any de vices intended for implantation in the human body. Should\nBuyer purchase or use onsemi  products for any such unintended or unauthorized application, Buyer shall indemnify and hold onsemi  and its of ficers, employees, subsidiaries, affiliates,\nand distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, direct ly or indirectly, any claim of personal injury or death\nassociated with such unintended or unauthorized use, even if such claim alleges that onsemi  was negligent regarding the design or manufacture of the part. onsemi  is an Equal\nOpportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in a ny manner.\nPUBLICATION ORDERING INFORMATION\nTECHNICAL SUPPORT\nNorth American Technical Support:\nVoice Mail: 1 800 −282−9855 Toll Free USA/Canada\nPhone: 011 421 33 790 2910LITERATURE FULFILLMENT :\nEmail Requests to:  orderlit@onsemi.com\nonsemi Website:  www.onsemi.comEurope, Middle East and Africa Technical Support:\nPhone: 00421 33 790 2910\nFor additional information, please contact your local Sales Representative\n◊\n'}]
!==============================================================================!
### Component Summary: MC100EPT20DG

**Description:**
The MC100EPT20 is a 3.3 V TTL/CMOS to differential PECL (Positive Emitter Coupled Logic) translator. It is designed to convert LVTTL/LVCMOS signals to differential PECL levels, making it suitable for high-speed applications. The device operates with a single gate and is packaged in a compact SOIC-8 NB format, which is advantageous for applications where space and power efficiency are critical.

**Key Specifications:**

- **Voltage Ratings:**
  - Operating Voltage (VCC): 3.0 V to 3.6 V
  - Maximum Power Supply Voltage (VCC): 6 V
  - Input Voltage (VI): 6 V (max)

- **Current Ratings:**
  - Output Current (Iout): 50 mA (continuous), 100 mA (surge)
  - Positive Power Supply Current (ICC): 
    - 18 mA (typical at -40°C)
    - 23 mA (typical at 25°C)
    - 29 mA (typical at 85°C)

- **Power Consumption:**
  - ICC varies with temperature, typically around 23 mA at 25°C.

- **Operating Temperature Range:**
  - -40°C to +85°C

- **Package Type:**
  - SOIC-8 NB (also available in TSSOP-8 and DFN-8)

- **Special Features:**
  - Typical propagation delay: 390 ps
  - Maximum input clock frequency: > 1 GHz
  - PNP TTL input for minimal loading
  - Output defaults to HIGH when input is open
  - Pb-Free, Halogen Free, and RoHS compliant

- **Moisture Sensitivity Level (MSL):**
  - SOIC−8N B: Level 1
  - TSSOP−8: Level 3
  - DFN−8: Level 1

### Typical Applications:
The MC100EPT20 is typically used in high-speed data communication systems where signal integrity and speed are paramount. Common applications include:

- **Data Transmission:** Converting TTL/CMOS signals to PECL for high-speed data links.
- **Clock Distribution:** Used in clock distribution networks where low skew and high frequency are required.
- **Signal Processing:** Ideal for applications requiring fast signal translation with minimal delay.
- **Telecommunications:** Suitable for telecom equipment that requires reliable signal conversion.

This component is particularly beneficial in environments where space is limited and performance is critical, such as in telecommunications infrastructure, high-speed computing, and advanced data processing systems.