.id 0x080
.type AMBA
.name DMAC
.qemu pmb887x-dmac
.descr PrimeCell DMA Controller (PL080)

.irq	ERR
.irq	CH0
.irq	CH1
.irq	CH2
.irq	CH3
.irq	CH4
.irq	CH5
.irq	CH6
.irq	CH7

INT_STATUS			0x000	Status of the DMA interrupts after masking
	CH0			0	1
	CH1			1	1
	CH2			2	1
	CH3			3	1
	CH4			4	1
	CH5			5	1
	CH6			6	1
	CH7			7	1
TC_STATUS			0x004	Interrupt terminal count request status
	CH0			0	1
	CH1			1	1
	CH2			2	1
	CH3			3	1
	CH4			4	1
	CH5			5	1
	CH6			6	1
	CH7			7	1
TC_CLEAR			0x008	Terminal count request clear.
	CH0			0	1
	CH1			1	1
	CH2			2	1
	CH3			3	1
	CH4			4	1
	CH5			5	1
	CH6			6	1
	CH7			7	1
ERR_STATUS			0x00C	Interrupt error status
	CH0			0	1
	CH1			1	1
	CH2			2	1
	CH3			3	1
	CH4			4	1
	CH5			5	1
	CH6			6	1
	CH7			7	1
ERR_CLEAR			0x010	Interrupt error clear.
	CH0			0	1
	CH1			1	1
	CH2			2	1
	CH3			3	1
	CH4			4	1
	CH5			5	1
	CH6			6	1
	CH7			7	1
RAW_TC_STATUS		0x014	Status of the terminal count interrupt prior to masking
	CH0			0	1
	CH1			1	1
	CH2			2	1
	CH3			3	1
	CH4			4	1
	CH5			5	1
	CH6			6	1
	CH7			7	1
RAW_ERR_STATUS		0x018	Status of the error interrupt prior to masking
	CH0			0	1
	CH1			1	1
	CH2			2	1
	CH3			3	1
	CH4			4	1
	CH5			5	1
	CH6			6	1
	CH7			7	1
EN_CHAN				0x01C	Channel enable status
	CH0			0	1
	CH1			1	1
	CH2			2	1
	CH3			3	1
	CH4			4	1
	CH5			5	1
	CH6			6	1
	CH7			7	1
SOFT_BREQ			0x020	Software burst request.
	CH0_0			0	1
	CH0_1			1	1
	CH1_0			2	1
	CH1_1			3	1
	CH2_0			4	1
	CH2_1			5	1
	CH3_0			6	1
	CH3_1			7	1
	CH4_0			8	1
	CH4_1			9	1
	CH5_0			10	1
	CH5_1			11	1
	CH6_0			12	1
	CH6_1			13	1
	CH7_0			14	1
	CH7_1			15	1
SOFT_SREQ			0x024	Software single request.
	CH0_0			0	1
	CH0_1			1	1
	CH1_0			2	1
	CH1_1			3	1
	CH2_0			4	1
	CH2_1			5	1
	CH3_0			6	1
	CH3_1			7	1
	CH4_0			8	1
	CH4_1			9	1
	CH5_0			10	1
	CH5_1			11	1
	CH6_0			12	1
	CH6_1			13	1
	CH7_0			14	1
	CH7_1			15	1
SOFT_LBREQ			0x028	Software last burst request.
	CH0_0			0	1
	CH0_1			1	1
	CH1_0			2	1
	CH1_1			3	1
	CH2_0			4	1
	CH2_1			5	1
	CH3_0			6	1
	CH3_1			7	1
	CH4_0			8	1
	CH4_1			9	1
	CH5_0			10	1
	CH5_1			11	1
	CH6_0			12	1
	CH6_1			13	1
	CH7_0			14	1
	CH7_1			15	1
SOFT_LSREQ			0x02C	Software last single request.
	CH0_0			0	1
	CH0_1			1	1
	CH1_0			2	1
	CH1_1			3	1
	CH2_0			4	1
	CH2_1			5	1
	CH3_0			6	1
	CH3_1			7	1
	CH4_0			8	1
	CH4_1			9	1
	CH5_0			10	1
	CH5_1			11	1
	CH6_0			12	1
	CH6_1			13	1
	CH7_0			14	1
	CH7_1			15	1
CONFIG				0x030	Configuration Register
	ENABLE			0	1	DMAC Enable
	M1				1	1	AHB Master 1 endianness configuration
		LE=0
		BE=1
	M2				2	1	AHB Master 2 endianness configuration
		LE=0
		BE=1
SYNC				0x034	Synchronization Register
	CH0_0			0	1
	CH0_1			1	1
	CH1_0			2	1
	CH1_1			3	1
	CH2_0			4	1
	CH2_1			5	1
	CH3_0			6	1
	CH3_1			7	1
	CH4_0			8	1
	CH4_1			9	1
	CH5_0			10	1
	CH5_1			11	1
	CH6_0			12	1
	CH6_1			13	1
	CH7_0			14	1
	CH7_1			15	1

CH_SRC_ADDR		0x100-0x1E0	0x20
CH_DST_ADDR		0x104-0x1E4	0x20
CH_LLI			0x108-0x1E8	0x20
	LM				0	1	AHB master select for loading the next LLI
		AHB1=0
		AHB2=1
	ITEM			2	29	Linked list item
CH_CONTROL			0x10C-0x1EC	0x20
	TRANSFER_SIZE	0	12	Transfer size.
	SB_SIZE			12	3	Source burst size
		SZ_1=0
		SZ_4=1
		SZ_8=2
		SZ_16=3
		SZ_32=4
		SZ_64=5
		SZ_128=6
		SZ_256=7
	DB_SIZE			15	3	Destination burst size
		SZ_1=0
		SZ_4=1
		SZ_8=2
		SZ_16=3
		SZ_32=4
		SZ_64=5
		SZ_128=6
		SZ_256=7
	S_WIDTH			18	3	Source transfer width
		BYTE=0
		WORD=1
		DWORD=2
	D_WIDTH			21	3	Destination transfer width
		BYTE=0
		WORD=1
		DWORD=2
	S				24	1	Source AHB master select
		AHB1=0
		AHB2=1
	D				25	1	Destination AHB master select
		AHB1=0
		AHB2=1
	SI				26	1	Source increment.
	DI				27	1	Destination increment.
	PROTECTION		28	3	Protection.
	I				31	1	Terminal count interrupt enable bit.
CH_CONFIG			0x110-0x1F0	0x20
	ENABLE			0	1	Channel enable.
	SRC_PERIPH		1	4	Source peripheral.
	DST_PERIPH		6	4	Destination peripheral.
	FLOW_CTRL		11	3	Flow control and transfer type
		MEM2MEM=0
		MEM2PER=1
		PER2MEM=2
		PER2PER=3
		PER2PER_DST=4
		MEM2PER_PER=5
		PER2MEM_PER=6
		PER2PER_SRC=7
	INT_MASK_ERR	14	1	Interrupt error mask.
	INT_MASK_TC		15	1	Terminal count interrupt mask.
	LOCK			16	1	Lock.
	ACTIVE			17	1	Active.
	HALT			18	1	Halt.

PERIPH_ID0		0xFE0
	*AMBA_PERIPH_ID0
PERIPH_ID1		0xFE4
	*AMBA_PERIPH_ID1
PERIPH_ID2		0xFE8
	*AMBA_PERIPH_ID2
PERIPH_ID3		0xFEC
	*AMBA_PERIPH_ID2
PCELL_ID0		0xFF0
PCELL_ID1		0xFF4
PCELL_ID2		0xFF8
PCELL_ID3		0xFFC
