{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1479333966759 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1479333966760 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 16 17:06:06 2016 " "Processing started: Wed Nov 16 17:06:06 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1479333966760 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1479333966760 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final_project -c final_project " "Command: quartus_map --read_settings_files=on --write_settings_files=off final_project -c final_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1479333966760 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1479333967385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "convert_hex_to_seven_segment.v 1 1 " "Found 1 design units, including 1 entities, in source file convert_hex_to_seven_segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 convert_hex_to_seven_segment " "Found entity 1: convert_hex_to_seven_segment" {  } { { "convert_hex_to_seven_segment.v" "" { Text "C:/Users/jack/Documents/final_project/convert_hex_to_seven_segment.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479333967456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479333967456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_sram_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_sram_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_SRAM_interface " "Found entity 1: UART_SRAM_interface" {  } { { "UART_SRAM_interface.v" "" { Text "C:/Users/jack/Documents/final_project/UART_SRAM_interface.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479333967467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479333967467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sram_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_sram_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_SRAM_interface " "Found entity 1: VGA_SRAM_interface" {  } { { "VGA_SRAM_interface.v" "" { Text "C:/Users/jack/Documents/final_project/VGA_SRAM_interface.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479333967473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479333967473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_100_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_100_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_100_PLL " "Found entity 1: Clock_100_PLL" {  } { { "Clock_100_PLL.v" "" { Text "C:/Users/jack/Documents/final_project/Clock_100_PLL.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479333967479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479333967479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project " "Found entity 1: final_project" {  } { { "final_project.v" "" { Text "C:/Users/jack/Documents/final_project/final_project.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479333967485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479333967485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file sram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM_Controller " "Found entity 1: SRAM_Controller" {  } { { "SRAM_Controller.v" "" { Text "C:/Users/jack/Documents/final_project/SRAM_Controller.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479333967492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479333967492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "VGA_Controller.v" "" { Text "C:/Users/jack/Documents/final_project/VGA_Controller.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479333967499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479333967499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pb_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file pb_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 PB_Controller " "Found entity 1: PB_Controller" {  } { { "PB_Controller.v" "" { Text "C:/Users/jack/Documents/final_project/PB_Controller.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479333967505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479333967505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_receive_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_receive_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Receive_Controller " "Found entity 1: UART_Receive_Controller" {  } { { "UART_Receive_Controller.v" "" { Text "C:/Users/jack/Documents/final_project/UART_Receive_Controller.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479333967513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479333967513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_sram_emulator.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_sram_emulator.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_SRAM_Emulator " "Found entity 1: tb_SRAM_Emulator" {  } { { "tb_SRAM_Emulator.v" "" { Text "C:/Users/jack/Documents/final_project/tb_SRAM_Emulator.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479333967519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479333967519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_final_project.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_final_project.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_project_v2 " "Found entity 1: tb_project_v2" {  } { { "tb_final_project.v" "" { Text "C:/Users/jack/Documents/final_project/tb_final_project.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479333967527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479333967527 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Milestone_1.v(128) " "Verilog HDL information at Milestone_1.v(128): always construct contains both blocking and non-blocking assignments" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Documents/final_project/Milestone_1.v" 128 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1479333967534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "milestone_1.v 1 1 " "Found 1 design units, including 1 entities, in source file milestone_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Milestone_1 " "Found entity 1: Milestone_1" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Documents/final_project/Milestone_1.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479333967535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479333967535 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "final_project " "Elaborating entity \"final_project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1479333967613 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "VGA_enable final_project.v(195) " "Verilog HDL Always Construct warning at final_project.v(195): inferring latch(es) for variable \"VGA_enable\", which holds its previous value in one or more paths through the always construct" {  } { { "final_project.v" "" { Text "C:/Users/jack/Documents/final_project/final_project.v" 195 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1479333967616 "|final_project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VGA_enable final_project.v(195) " "Inferred latch for \"VGA_enable\" at final_project.v(195)" {  } { { "final_project.v" "" { Text "C:/Users/jack/Documents/final_project/final_project.v" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479333967616 "|final_project"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PB_Controller PB_Controller:PB_unit " "Elaborating entity \"PB_Controller\" for hierarchy \"PB_Controller:PB_unit\"" {  } { { "final_project.v" "PB_unit" { Text "C:/Users/jack/Documents/final_project/final_project.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479333967619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_SRAM_interface VGA_SRAM_interface:VGA_unit " "Elaborating entity \"VGA_SRAM_interface\" for hierarchy \"VGA_SRAM_interface:VGA_unit\"" {  } { { "final_project.v" "VGA_unit" { Text "C:/Users/jack/Documents/final_project/final_project.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479333967623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller VGA_SRAM_interface:VGA_unit\|VGA_Controller:VGA_unit " "Elaborating entity \"VGA_Controller\" for hierarchy \"VGA_SRAM_interface:VGA_unit\|VGA_Controller:VGA_unit\"" {  } { { "VGA_SRAM_interface.v" "VGA_unit" { Text "C:/Users/jack/Documents/final_project/VGA_SRAM_interface.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479333967629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_SRAM_interface UART_SRAM_interface:UART_unit " "Elaborating entity \"UART_SRAM_interface\" for hierarchy \"UART_SRAM_interface:UART_unit\"" {  } { { "final_project.v" "UART_unit" { Text "C:/Users/jack/Documents/final_project/final_project.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479333967634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_Receive_Controller UART_SRAM_interface:UART_unit\|UART_Receive_Controller:UART_RX " "Elaborating entity \"UART_Receive_Controller\" for hierarchy \"UART_SRAM_interface:UART_unit\|UART_Receive_Controller:UART_RX\"" {  } { { "UART_SRAM_interface.v" "UART_RX" { Text "C:/Users/jack/Documents/final_project/UART_SRAM_interface.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479333967637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAM_Controller SRAM_Controller:SRAM_unit " "Elaborating entity \"SRAM_Controller\" for hierarchy \"SRAM_Controller:SRAM_unit\"" {  } { { "final_project.v" "SRAM_unit" { Text "C:/Users/jack/Documents/final_project/final_project.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479333967641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_100_PLL SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst " "Elaborating entity \"Clock_100_PLL\" for hierarchy \"SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\"" {  } { { "SRAM_Controller.v" "Clock_100_PLL_inst" { Text "C:/Users/jack/Documents/final_project/SRAM_Controller.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479333967649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\"" {  } { { "Clock_100_PLL.v" "altpll_component" { Text "C:/Users/jack/Documents/final_project/Clock_100_PLL.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479333967702 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\"" {  } { { "Clock_100_PLL.v" "" { Text "C:/Users/jack/Documents/final_project/Clock_100_PLL.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1479333967710 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component " "Instantiated megafunction \"SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479333967710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479333967710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479333967710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479333967710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479333967710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479333967710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479333967710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479333967710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479333967710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479333967710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479333967710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479333967710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479333967710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479333967710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479333967710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479333967710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479333967710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479333967710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479333967710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479333967710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479333967710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479333967710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479333967710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479333967710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479333967710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479333967710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479333967710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479333967710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479333967710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479333967710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479333967710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479333967710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479333967710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479333967710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479333967710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479333967710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479333967710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479333967710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479333967710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479333967710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479333967710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479333967710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479333967710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479333967710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479333967710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479333967710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479333967710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479333967710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479333967710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479333967710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479333967710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479333967710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479333967710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479333967710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479333967710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479333967710 ""}  } { { "Clock_100_PLL.v" "" { Text "C:/Users/jack/Documents/final_project/Clock_100_PLL.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1479333967710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Milestone_1 Milestone_1:M1_unit " "Elaborating entity \"Milestone_1\" for hierarchy \"Milestone_1:M1_unit\"" {  } { { "final_project.v" "M1_unit" { Text "C:/Users/jack/Documents/final_project/final_project.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479333967717 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "eo_high Milestone_1.v(23) " "Verilog HDL or VHDL warning at Milestone_1.v(23): object \"eo_high\" assigned a value but never read" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Documents/final_project/Milestone_1.v" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1479333967719 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "eo_low Milestone_1.v(24) " "Verilog HDL or VHDL warning at Milestone_1.v(24): object \"eo_low\" assigned a value but never read" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Documents/final_project/Milestone_1.v" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1479333967719 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "oo_high Milestone_1.v(25) " "Verilog HDL or VHDL warning at Milestone_1.v(25): object \"oo_high\" assigned a value but never read" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Documents/final_project/Milestone_1.v" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1479333967719 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "oo_low Milestone_1.v(26) " "Verilog HDL or VHDL warning at Milestone_1.v(26): object \"oo_low\" assigned a value but never read" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Documents/final_project/Milestone_1.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1479333967719 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ee_buff Milestone_1.v(28) " "Verilog HDL or VHDL warning at Milestone_1.v(28): object \"ee_buff\" assigned a value but never read" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Documents/final_project/Milestone_1.v" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1479333967719 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "eo_buff Milestone_1.v(29) " "Verilog HDL or VHDL warning at Milestone_1.v(29): object \"eo_buff\" assigned a value but never read" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Documents/final_project/Milestone_1.v" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1479333967719 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "oo_buff Milestone_1.v(30) " "Verilog HDL or VHDL warning at Milestone_1.v(30): object \"oo_buff\" assigned a value but never read" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Documents/final_project/Milestone_1.v" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1479333967720 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "V_data_buff Milestone_1.v(49) " "Verilog HDL or VHDL warning at Milestone_1.v(49): object \"V_data_buff\" assigned a value but never read" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Documents/final_project/Milestone_1.v" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1479333967720 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "U_data_buff Milestone_1.v(50) " "Verilog HDL or VHDL warning at Milestone_1.v(50): object \"U_data_buff\" assigned a value but never read" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Documents/final_project/Milestone_1.v" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1479333967720 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "a_IN3 Milestone_1.v(67) " "Verilog HDL warning at Milestone_1.v(67): object a_IN3 used but never assigned" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Documents/final_project/Milestone_1.v" 67 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1479333967721 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "a_IN4 Milestone_1.v(68) " "Verilog HDL warning at Milestone_1.v(68): object a_IN4 used but never assigned" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Documents/final_project/Milestone_1.v" 68 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1479333967721 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "b_IN3 Milestone_1.v(72) " "Verilog HDL warning at Milestone_1.v(72): object b_IN3 used but never assigned" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Documents/final_project/Milestone_1.v" 72 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1479333967721 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "b_IN4 Milestone_1.v(73) " "Verilog HDL warning at Milestone_1.v(73): object b_IN4 used but never assigned" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Documents/final_project/Milestone_1.v" 73 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1479333967721 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "c_IN3 Milestone_1.v(77) " "Verilog HDL warning at Milestone_1.v(77): object c_IN3 used but never assigned" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Documents/final_project/Milestone_1.v" 77 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1479333967721 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "c_IN4 Milestone_1.v(78) " "Verilog HDL warning at Milestone_1.v(78): object c_IN4 used but never assigned" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Documents/final_project/Milestone_1.v" 78 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1479333967721 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b_result_buff Milestone_1.v(81) " "Verilog HDL or VHDL warning at Milestone_1.v(81): object \"b_result_buff\" assigned a value but never read" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Documents/final_project/Milestone_1.v" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1479333967722 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 8 Milestone_1.v(294) " "Verilog HDL assignment warning at Milestone_1.v(294): truncated value with size 64 to match size of target (8)" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Documents/final_project/Milestone_1.v" 294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1479333967727 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 Milestone_1.v(296) " "Verilog HDL assignment warning at Milestone_1.v(296): truncated value with size 64 to match size of target (32)" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Documents/final_project/Milestone_1.v" 296 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1479333967727 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 Milestone_1.v(297) " "Verilog HDL assignment warning at Milestone_1.v(297): truncated value with size 64 to match size of target (32)" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Documents/final_project/Milestone_1.v" 297 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1479333967727 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 8 Milestone_1.v(319) " "Verilog HDL assignment warning at Milestone_1.v(319): truncated value with size 64 to match size of target (8)" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Documents/final_project/Milestone_1.v" 319 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1479333967727 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 8 Milestone_1.v(322) " "Verilog HDL assignment warning at Milestone_1.v(322): truncated value with size 64 to match size of target (8)" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Documents/final_project/Milestone_1.v" 322 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1479333967728 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 Milestone_1.v(325) " "Verilog HDL assignment warning at Milestone_1.v(325): truncated value with size 64 to match size of target (32)" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Documents/final_project/Milestone_1.v" 325 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1479333967728 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 8 Milestone_1.v(432) " "Verilog HDL assignment warning at Milestone_1.v(432): truncated value with size 64 to match size of target (8)" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Documents/final_project/Milestone_1.v" 432 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1479333967729 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 8 Milestone_1.v(474) " "Verilog HDL assignment warning at Milestone_1.v(474): truncated value with size 64 to match size of target (8)" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Documents/final_project/Milestone_1.v" 474 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1479333967731 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 Milestone_1.v(487) " "Verilog HDL assignment warning at Milestone_1.v(487): truncated value with size 64 to match size of target (32)" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Documents/final_project/Milestone_1.v" 487 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1479333967731 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 8 Milestone_1.v(496) " "Verilog HDL assignment warning at Milestone_1.v(496): truncated value with size 64 to match size of target (8)" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Documents/final_project/Milestone_1.v" 496 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1479333967732 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 Milestone_1.v(498) " "Verilog HDL assignment warning at Milestone_1.v(498): truncated value with size 64 to match size of target (32)" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Documents/final_project/Milestone_1.v" 498 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1479333967732 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 Milestone_1.v(499) " "Verilog HDL assignment warning at Milestone_1.v(499): truncated value with size 64 to match size of target (32)" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Documents/final_project/Milestone_1.v" 499 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1479333967732 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 8 Milestone_1.v(516) " "Verilog HDL assignment warning at Milestone_1.v(516): truncated value with size 64 to match size of target (8)" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Documents/final_project/Milestone_1.v" 516 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1479333967733 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 8 Milestone_1.v(517) " "Verilog HDL assignment warning at Milestone_1.v(517): truncated value with size 64 to match size of target (8)" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Documents/final_project/Milestone_1.v" 517 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1479333967733 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "a_IN3 0 Milestone_1.v(67) " "Net \"a_IN3\" at Milestone_1.v(67) has no driver or initial value, using a default initial value '0'" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Documents/final_project/Milestone_1.v" 67 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1479333967758 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "a_IN4 0 Milestone_1.v(68) " "Net \"a_IN4\" at Milestone_1.v(68) has no driver or initial value, using a default initial value '0'" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Documents/final_project/Milestone_1.v" 68 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1479333967758 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "b_IN3 0 Milestone_1.v(72) " "Net \"b_IN3\" at Milestone_1.v(72) has no driver or initial value, using a default initial value '0'" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Documents/final_project/Milestone_1.v" 72 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1479333967758 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "b_IN4 0 Milestone_1.v(73) " "Net \"b_IN4\" at Milestone_1.v(73) has no driver or initial value, using a default initial value '0'" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Documents/final_project/Milestone_1.v" 73 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1479333967759 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "c_IN3 0 Milestone_1.v(77) " "Net \"c_IN3\" at Milestone_1.v(77) has no driver or initial value, using a default initial value '0'" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Documents/final_project/Milestone_1.v" 77 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1479333967759 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "c_IN4 0 Milestone_1.v(78) " "Net \"c_IN4\" at Milestone_1.v(78) has no driver or initial value, using a default initial value '0'" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Documents/final_project/Milestone_1.v" 78 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1479333967759 "|final_project|Milestone_1:M1_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "convert_hex_to_seven_segment convert_hex_to_seven_segment:unit7 " "Elaborating entity \"convert_hex_to_seven_segment\" for hierarchy \"convert_hex_to_seven_segment:unit7\"" {  } { { "final_project.v" "unit7" { Text "C:/Users/jack/Documents/final_project/final_project.v" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479333967869 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Milestone_1:M1_unit\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Milestone_1:M1_unit\|Mult1\"" {  } { { "Milestone_1.v" "Mult1" { Text "C:/Users/jack/Documents/final_project/Milestone_1.v" 113 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1479333969678 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Milestone_1:M1_unit\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Milestone_1:M1_unit\|Mult0\"" {  } { { "Milestone_1.v" "Mult0" { Text "C:/Users/jack/Documents/final_project/Milestone_1.v" 101 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1479333969678 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Milestone_1:M1_unit\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Milestone_1:M1_unit\|Mult2\"" {  } { { "Milestone_1.v" "Mult2" { Text "C:/Users/jack/Documents/final_project/Milestone_1.v" 125 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1479333969678 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1479333969678 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Milestone_1:M1_unit\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"Milestone_1:M1_unit\|lpm_mult:Mult1\"" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Documents/final_project/Milestone_1.v" 113 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1479333969752 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Milestone_1:M1_unit\|lpm_mult:Mult1 " "Instantiated megafunction \"Milestone_1:M1_unit\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479333969752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479333969752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 50 " "Parameter \"LPM_WIDTHP\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479333969752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 50 " "Parameter \"LPM_WIDTHR\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479333969752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479333969752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479333969752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479333969752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479333969752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479333969752 ""}  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Documents/final_project/Milestone_1.v" 113 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1479333969752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_l8t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_l8t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_l8t " "Found entity 1: mult_l8t" {  } { { "db/mult_l8t.tdf" "" { Text "C:/Users/jack/Documents/final_project/db/mult_l8t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479333969827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479333969827 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Milestone_1:M1_unit\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Milestone_1:M1_unit\|lpm_mult:Mult0\"" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Documents/final_project/Milestone_1.v" 101 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1479333969879 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Milestone_1:M1_unit\|lpm_mult:Mult0 " "Instantiated megafunction \"Milestone_1:M1_unit\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479333969879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479333969879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 49 " "Parameter \"LPM_WIDTHP\" = \"49\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479333969879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 49 " "Parameter \"LPM_WIDTHR\" = \"49\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479333969879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479333969879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479333969879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479333969879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479333969879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479333969879 ""}  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Documents/final_project/Milestone_1.v" 101 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1479333969879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_r8t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_r8t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_r8t " "Found entity 1: mult_r8t" {  } { { "db/mult_r8t.tdf" "" { Text "C:/Users/jack/Documents/final_project/db/mult_r8t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479333969956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479333969956 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Milestone_1:M1_unit\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"Milestone_1:M1_unit\|lpm_mult:Mult2\"" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Documents/final_project/Milestone_1.v" 125 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1479333970004 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Milestone_1:M1_unit\|lpm_mult:Mult2 " "Instantiated megafunction \"Milestone_1:M1_unit\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 15 " "Parameter \"LPM_WIDTHA\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479333970004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479333970004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 47 " "Parameter \"LPM_WIDTHP\" = \"47\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479333970004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 47 " "Parameter \"LPM_WIDTHR\" = \"47\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479333970004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479333970004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479333970004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479333970004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479333970004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479333970004 ""}  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Documents/final_project/Milestone_1.v" 125 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1479333970004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_n8t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_n8t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_n8t " "Found entity 1: mult_n8t" {  } { { "db/mult_n8t.tdf" "" { Text "C:/Users/jack/Documents/final_project/db/mult_n8t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479333970081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479333970081 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "182 " "Ignored 182 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "182 " "Ignored 182 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1479333970568 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1479333970568 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Documents/final_project/Milestone_1.v" 16 -1 0 } } { "UART_SRAM_interface.v" "" { Text "C:/Users/jack/Documents/final_project/UART_SRAM_interface.v" 24 -1 0 } } { "SRAM_Controller.v" "" { Text "C:/Users/jack/Documents/final_project/SRAM_Controller.v" 30 -1 0 } } { "SRAM_Controller.v" "" { Text "C:/Users/jack/Documents/final_project/SRAM_Controller.v" 31 -1 0 } } { "UART_Receive_Controller.v" "" { Text "C:/Users/jack/Documents/final_project/UART_Receive_Controller.v" 29 -1 0 } } { "PB_Controller.v" "" { Text "C:/Users/jack/Documents/final_project/PB_Controller.v" 22 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1479333970652 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1479333970652 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[3\]\[1\] GND " "Pin \"SEVEN_SEGMENT_N_O\[3\]\[1\]\" is stuck at GND" {  } { { "final_project.v" "" { Text "C:/Users/jack/Documents/final_project/final_project.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1479333972747 "|final_project|SEVEN_SEGMENT_N_O[3][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_GREEN_O\[7\] VCC " "Pin \"LED_GREEN_O\[7\]\" is stuck at VCC" {  } { { "final_project.v" "" { Text "C:/Users/jack/Documents/final_project/final_project.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1479333972747 "|final_project|LED_GREEN_O[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_O GND " "Pin \"VGA_SYNC_O\" is stuck at GND" {  } { { "final_project.v" "" { Text "C:/Users/jack/Documents/final_project/final_project.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1479333972747 "|final_project|VGA_SYNC_O"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_TX_O VCC " "Pin \"UART_TX_O\" is stuck at VCC" {  } { { "final_project.v" "" { Text "C:/Users/jack/Documents/final_project/final_project.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1479333972747 "|final_project|UART_TX_O"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1479333972747 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "88 " "88 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1479333973716 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/jack/Documents/final_project/final_project.map.smsg " "Generated suppressed messages file C:/Users/jack/Documents/final_project/final_project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1479333973841 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1479333974162 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1479333974162 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "19 " "Design contains 19 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PUSH_BUTTON_I\[1\] " "No output dependent on input pin \"PUSH_BUTTON_I\[1\]\"" {  } { { "final_project.v" "" { Text "C:/Users/jack/Documents/final_project/final_project.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1479333974399 "|final_project|PUSH_BUTTON_I[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PUSH_BUTTON_I\[2\] " "No output dependent on input pin \"PUSH_BUTTON_I\[2\]\"" {  } { { "final_project.v" "" { Text "C:/Users/jack/Documents/final_project/final_project.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1479333974399 "|final_project|PUSH_BUTTON_I[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PUSH_BUTTON_I\[3\] " "No output dependent on input pin \"PUSH_BUTTON_I\[3\]\"" {  } { { "final_project.v" "" { Text "C:/Users/jack/Documents/final_project/final_project.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1479333974399 "|final_project|PUSH_BUTTON_I[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[1\] " "No output dependent on input pin \"SWITCH_I\[1\]\"" {  } { { "final_project.v" "" { Text "C:/Users/jack/Documents/final_project/final_project.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1479333974399 "|final_project|SWITCH_I[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[2\] " "No output dependent on input pin \"SWITCH_I\[2\]\"" {  } { { "final_project.v" "" { Text "C:/Users/jack/Documents/final_project/final_project.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1479333974399 "|final_project|SWITCH_I[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[3\] " "No output dependent on input pin \"SWITCH_I\[3\]\"" {  } { { "final_project.v" "" { Text "C:/Users/jack/Documents/final_project/final_project.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1479333974399 "|final_project|SWITCH_I[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[4\] " "No output dependent on input pin \"SWITCH_I\[4\]\"" {  } { { "final_project.v" "" { Text "C:/Users/jack/Documents/final_project/final_project.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1479333974399 "|final_project|SWITCH_I[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[5\] " "No output dependent on input pin \"SWITCH_I\[5\]\"" {  } { { "final_project.v" "" { Text "C:/Users/jack/Documents/final_project/final_project.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1479333974399 "|final_project|SWITCH_I[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[6\] " "No output dependent on input pin \"SWITCH_I\[6\]\"" {  } { { "final_project.v" "" { Text "C:/Users/jack/Documents/final_project/final_project.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1479333974399 "|final_project|SWITCH_I[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[7\] " "No output dependent on input pin \"SWITCH_I\[7\]\"" {  } { { "final_project.v" "" { Text "C:/Users/jack/Documents/final_project/final_project.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1479333974399 "|final_project|SWITCH_I[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[8\] " "No output dependent on input pin \"SWITCH_I\[8\]\"" {  } { { "final_project.v" "" { Text "C:/Users/jack/Documents/final_project/final_project.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1479333974399 "|final_project|SWITCH_I[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[9\] " "No output dependent on input pin \"SWITCH_I\[9\]\"" {  } { { "final_project.v" "" { Text "C:/Users/jack/Documents/final_project/final_project.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1479333974399 "|final_project|SWITCH_I[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[10\] " "No output dependent on input pin \"SWITCH_I\[10\]\"" {  } { { "final_project.v" "" { Text "C:/Users/jack/Documents/final_project/final_project.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1479333974399 "|final_project|SWITCH_I[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[11\] " "No output dependent on input pin \"SWITCH_I\[11\]\"" {  } { { "final_project.v" "" { Text "C:/Users/jack/Documents/final_project/final_project.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1479333974399 "|final_project|SWITCH_I[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[12\] " "No output dependent on input pin \"SWITCH_I\[12\]\"" {  } { { "final_project.v" "" { Text "C:/Users/jack/Documents/final_project/final_project.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1479333974399 "|final_project|SWITCH_I[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[13\] " "No output dependent on input pin \"SWITCH_I\[13\]\"" {  } { { "final_project.v" "" { Text "C:/Users/jack/Documents/final_project/final_project.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1479333974399 "|final_project|SWITCH_I[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[14\] " "No output dependent on input pin \"SWITCH_I\[14\]\"" {  } { { "final_project.v" "" { Text "C:/Users/jack/Documents/final_project/final_project.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1479333974399 "|final_project|SWITCH_I[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[15\] " "No output dependent on input pin \"SWITCH_I\[15\]\"" {  } { { "final_project.v" "" { Text "C:/Users/jack/Documents/final_project/final_project.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1479333974399 "|final_project|SWITCH_I[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[16\] " "No output dependent on input pin \"SWITCH_I\[16\]\"" {  } { { "final_project.v" "" { Text "C:/Users/jack/Documents/final_project/final_project.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1479333974399 "|final_project|SWITCH_I[16]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1479333974399 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1861 " "Implemented 1861 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Implemented 24 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1479333974401 ""} { "Info" "ICUT_CUT_TM_OPINS" "124 " "Implemented 124 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1479333974401 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1479333974401 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1684 " "Implemented 1684 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1479333974401 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1479333974401 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "12 " "Implemented 12 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1479333974401 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1479333974401 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 63 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 63 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "517 " "Peak virtual memory: 517 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1479333974445 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 16 17:06:14 2016 " "Processing ended: Wed Nov 16 17:06:14 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1479333974445 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1479333974445 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1479333974445 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1479333974445 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1479333975784 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1479333975785 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 16 17:06:15 2016 " "Processing started: Wed Nov 16 17:06:15 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1479333975785 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1479333975785 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off final_project -c final_project " "Command: quartus_fit --read_settings_files=off --write_settings_files=off final_project -c final_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1479333975785 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1479333975902 ""}
{ "Info" "0" "" "Project  = final_project" {  } {  } 0 0 "Project  = final_project" 0 0 "Fitter" 0 0 1479333975903 ""}
{ "Info" "0" "" "Revision = final_project" {  } {  } 0 0 "Revision = final_project" 0 0 "Fitter" 0 0 1479333975903 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1479333976090 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "final_project EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"final_project\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1479333976114 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1479333976159 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1479333976159 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\|pll Cyclone II PLL " "Implemented PLL \"SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\|_clk0 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "C:/Users/jack/Documents/final_project/" { { 0 { 0 ""} 0 812 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1479333976226 ""}  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "C:/Users/jack/Documents/final_project/" { { 0 { 0 ""} 0 812 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1479333976226 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1479333976285 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1479333976298 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1479333976953 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1479333976953 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1479333976953 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jack/Documents/final_project/" { { 0 { 0 ""} 0 3780 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1479333976957 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jack/Documents/final_project/" { { 0 { 0 ""} 0 3781 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1479333976957 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jack/Documents/final_project/" { { 0 { 0 ""} 0 3782 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1479333976957 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1479333976957 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "final_project.sdc " "Synopsys Design Constraints File file not found: 'final_project.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1479333977442 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1479333977443 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1479333977450 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1479333977451 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1479333977470 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50_I (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node CLOCK_50_I (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1479333977612 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SRAM_Controller:SRAM_unit\|SRAM_LB_N_O~0 " "Destination node SRAM_Controller:SRAM_unit\|SRAM_LB_N_O~0" {  } { { "SRAM_Controller.v" "" { Text "C:/Users/jack/Documents/final_project/SRAM_Controller.v" 29 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_Controller:SRAM_unit|SRAM_LB_N_O~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jack/Documents/final_project/" { { 0 { 0 ""} 0 3756 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1479333977612 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_CLOCK_O " "Destination node VGA_CLOCK_O" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { VGA_CLOCK_O } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_CLOCK_O" } } } } { "final_project.v" "" { Text "C:/Users/jack/Documents/final_project/final_project.v" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_CLOCK_O } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jack/Documents/final_project/" { { 0 { 0 ""} 0 192 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1479333977612 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1479333977612 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLOCK_50_I } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50_I" } } } } { "final_project.v" "" { Text "C:/Users/jack/Documents/final_project/final_project.v" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50_I } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jack/Documents/final_project/" { { 0 { 0 ""} 0 191 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1479333977612 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1) " "Automatically promoted node SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1479333977613 ""}  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_Controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jack/Documents/final_project/" { { 0 { 0 ""} 0 812 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1479333977613 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "resetn  " "Automatically promoted node resetn " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1479333977613 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LED_GREEN_O\[8\] " "Destination node LED_GREEN_O\[8\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LED_GREEN_O[8] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED_GREEN_O\[8\]" } } } } { "final_project.v" "" { Text "C:/Users/jack/Documents/final_project/final_project.v" 27 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED_GREEN_O[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jack/Documents/final_project/" { { 0 { 0 ""} 0 126 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1479333977613 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1479333977613 ""}  } { { "final_project.v" "" { Text "C:/Users/jack/Documents/final_project/final_project.v" 55 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { resetn } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jack/Documents/final_project/" { { 0 { 0 ""} 0 1276 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1479333977613 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1479333977883 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1479333977886 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1479333977887 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1479333977892 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1479333977896 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1479333977899 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1479333978050 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "88 Embedded multiplier block " "Packed 88 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1479333978053 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "56 " "Created 56 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Quartus II" 0 -1 1479333978053 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1479333978053 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1479333978183 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1479333980527 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1479333981550 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1479333981577 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1479333983918 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1479333983918 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1479333984338 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "17 X33_Y12 X43_Y23 " "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23" {  } { { "loc" "" { Generic "C:/Users/jack/Documents/final_project/" { { 1 { 0 "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23"} 33 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1479333986589 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1479333986589 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1479333986984 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1479333986987 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1479333986987 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1479333986987 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.45 " "Total time spent on timing analysis during the Fitter is 1.45 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1479333987054 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1479333987061 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1479333987740 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1479333987915 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1479333988605 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1479333989085 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1479333989309 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/jack/Documents/final_project/final_project.fit.smsg " "Generated suppressed messages file C:/Users/jack/Documents/final_project/final_project.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1479333989533 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "788 " "Peak virtual memory: 788 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1479333990097 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 16 17:06:30 2016 " "Processing ended: Wed Nov 16 17:06:30 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1479333990097 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1479333990097 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1479333990097 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1479333990097 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1479333991304 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1479333991305 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 16 17:06:31 2016 " "Processing started: Wed Nov 16 17:06:31 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1479333991305 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1479333991305 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off final_project -c final_project " "Command: quartus_asm --read_settings_files=off --write_settings_files=off final_project -c final_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1479333991305 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1479333993017 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1479333993083 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "458 " "Peak virtual memory: 458 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1479333993766 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 16 17:06:33 2016 " "Processing ended: Wed Nov 16 17:06:33 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1479333993766 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1479333993766 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1479333993766 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1479333993766 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1479333994402 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1479333995055 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1479333995056 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 16 17:06:34 2016 " "Processing started: Wed Nov 16 17:06:34 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1479333995056 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1479333995056 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta final_project -c final_project " "Command: quartus_sta final_project -c final_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1479333995056 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1479333995173 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1479333995429 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1479333995476 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1479333995476 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "final_project.sdc " "Synopsys Design Constraints File file not found: 'final_project.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1479333995775 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1479333995775 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50_I CLOCK_50_I " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50_I CLOCK_50_I" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1479333995781 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{SRAM_unit\|Clock_100_PLL_inst\|altpll_component\|pll\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{SRAM_unit\|Clock_100_PLL_inst\|altpll_component\|pll\|clk\[0\]\} \{SRAM_unit\|Clock_100_PLL_inst\|altpll_component\|pll\|clk\[0\]\} " "create_generated_clock -source \{SRAM_unit\|Clock_100_PLL_inst\|altpll_component\|pll\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{SRAM_unit\|Clock_100_PLL_inst\|altpll_component\|pll\|clk\[0\]\} \{SRAM_unit\|Clock_100_PLL_inst\|altpll_component\|pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1479333995781 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1479333995781 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1479333995781 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1479333995783 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1479333995799 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1479333995819 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.037 " "Worst-case setup slack is 2.037" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479333995888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479333995888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.037         0.000 SRAM_unit\|Clock_100_PLL_inst\|altpll_component\|pll\|clk\[0\]  " "    2.037         0.000 SRAM_unit\|Clock_100_PLL_inst\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479333995888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.310         0.000 CLOCK_50_I  " "    3.310         0.000 CLOCK_50_I " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479333995888 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1479333995888 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.391 " "Worst-case hold slack is 0.391" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479333995912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479333995912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 CLOCK_50_I  " "    0.391         0.000 CLOCK_50_I " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479333995912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.733         0.000 SRAM_unit\|Clock_100_PLL_inst\|altpll_component\|pll\|clk\[0\]  " "    7.733         0.000 SRAM_unit\|Clock_100_PLL_inst\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479333995912 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1479333995912 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1479333995919 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1479333995927 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.000 " "Worst-case minimum pulse width slack is 4.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479333995939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479333995939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000         0.000 SRAM_unit\|Clock_100_PLL_inst\|altpll_component\|pll\|clk\[0\]  " "    4.000         0.000 SRAM_unit\|Clock_100_PLL_inst\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479333995939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.077         0.000 CLOCK_50_I  " "    8.077         0.000 CLOCK_50_I " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479333995939 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1479333995939 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1479333996201 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1479333996204 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.338 " "Worst-case setup slack is 3.338" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479333996317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479333996317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.338         0.000 SRAM_unit\|Clock_100_PLL_inst\|altpll_component\|pll\|clk\[0\]  " "    3.338         0.000 SRAM_unit\|Clock_100_PLL_inst\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479333996317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.393         0.000 CLOCK_50_I  " "   13.393         0.000 CLOCK_50_I " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479333996317 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1479333996317 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.215 " "Worst-case hold slack is 0.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479333996332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479333996332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 CLOCK_50_I  " "    0.215         0.000 CLOCK_50_I " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479333996332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.542         0.000 SRAM_unit\|Clock_100_PLL_inst\|altpll_component\|pll\|clk\[0\]  " "    6.542         0.000 SRAM_unit\|Clock_100_PLL_inst\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479333996332 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1479333996332 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1479333996339 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1479333996345 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.000 " "Worst-case minimum pulse width slack is 4.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479333996350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479333996350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000         0.000 SRAM_unit\|Clock_100_PLL_inst\|altpll_component\|pll\|clk\[0\]  " "    4.000         0.000 SRAM_unit\|Clock_100_PLL_inst\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479333996350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.981         0.000 CLOCK_50_I  " "    7.981         0.000 CLOCK_50_I " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1479333996350 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1479333996350 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1479333996546 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1479333996601 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1479333996605 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "468 " "Peak virtual memory: 468 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1479333996749 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 16 17:06:36 2016 " "Processing ended: Wed Nov 16 17:06:36 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1479333996749 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1479333996749 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1479333996749 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1479333996749 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1479333997844 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1479333997845 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 16 17:06:37 2016 " "Processing started: Wed Nov 16 17:06:37 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1479333997845 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1479333997845 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off final_project -c final_project " "Command: quartus_eda --read_settings_files=off --write_settings_files=off final_project -c final_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1479333997845 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[0\]\[0\] SEVEN_SEGMENT_N_O_0_0 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[0\]\[0\]\" is changed into \"SEVEN_SEGMENT_N_O_0_0\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "final_project.v" "" { Text "C:/Users/jack/Documents/final_project/final_project.v" 26 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "Quartus II" 0 -1 1479333998247 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[0\]\[1\] SEVEN_SEGMENT_N_O_0_1 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[0\]\[1\]\" is changed into \"SEVEN_SEGMENT_N_O_0_1\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "final_project.v" "" { Text "C:/Users/jack/Documents/final_project/final_project.v" 26 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "Quartus II" 0 -1 1479333998247 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[0\]\[2\] SEVEN_SEGMENT_N_O_0_2 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[0\]\[2\]\" is changed into \"SEVEN_SEGMENT_N_O_0_2\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "final_project.v" "" { Text "C:/Users/jack/Documents/final_project/final_project.v" 26 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "Quartus II" 0 -1 1479333998247 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[0\]\[3\] SEVEN_SEGMENT_N_O_0_3 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[0\]\[3\]\" is changed into \"SEVEN_SEGMENT_N_O_0_3\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "final_project.v" "" { Text "C:/Users/jack/Documents/final_project/final_project.v" 26 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "Quartus II" 0 -1 1479333998248 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[0\]\[4\] SEVEN_SEGMENT_N_O_0_4 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[0\]\[4\]\" is changed into \"SEVEN_SEGMENT_N_O_0_4\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "final_project.v" "" { Text "C:/Users/jack/Documents/final_project/final_project.v" 26 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "Quartus II" 0 -1 1479333998248 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[0\]\[5\] SEVEN_SEGMENT_N_O_0_5 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[0\]\[5\]\" is changed into \"SEVEN_SEGMENT_N_O_0_5\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "final_project.v" "" { Text "C:/Users/jack/Documents/final_project/final_project.v" 26 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "Quartus II" 0 -1 1479333998248 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[0\]\[6\] SEVEN_SEGMENT_N_O_0_6 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[0\]\[6\]\" is changed into \"SEVEN_SEGMENT_N_O_0_6\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "final_project.v" "" { Text "C:/Users/jack/Documents/final_project/final_project.v" 26 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "Quartus II" 0 -1 1479333998248 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[1\]\[0\] SEVEN_SEGMENT_N_O_1_0 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[1\]\[0\]\" is changed into \"SEVEN_SEGMENT_N_O_1_0\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "final_project.v" "" { Text "C:/Users/jack/Documents/final_project/final_project.v" 26 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "Quartus II" 0 -1 1479333998248 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[1\]\[1\] SEVEN_SEGMENT_N_O_1_1 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[1\]\[1\]\" is changed into \"SEVEN_SEGMENT_N_O_1_1\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "final_project.v" "" { Text "C:/Users/jack/Documents/final_project/final_project.v" 26 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "Quartus II" 0 -1 1479333998248 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[1\]\[2\] SEVEN_SEGMENT_N_O_1_2 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[1\]\[2\]\" is changed into \"SEVEN_SEGMENT_N_O_1_2\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "final_project.v" "" { Text "C:/Users/jack/Documents/final_project/final_project.v" 26 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "Quartus II" 0 -1 1479333998248 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[1\]\[3\] SEVEN_SEGMENT_N_O_1_3 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[1\]\[3\]\" is changed into \"SEVEN_SEGMENT_N_O_1_3\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "final_project.v" "" { Text "C:/Users/jack/Documents/final_project/final_project.v" 26 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "Quartus II" 0 -1 1479333998248 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[1\]\[4\] SEVEN_SEGMENT_N_O_1_4 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[1\]\[4\]\" is changed into \"SEVEN_SEGMENT_N_O_1_4\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "final_project.v" "" { Text "C:/Users/jack/Documents/final_project/final_project.v" 26 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "Quartus II" 0 -1 1479333998248 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[1\]\[5\] SEVEN_SEGMENT_N_O_1_5 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[1\]\[5\]\" is changed into \"SEVEN_SEGMENT_N_O_1_5\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "final_project.v" "" { Text "C:/Users/jack/Documents/final_project/final_project.v" 26 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "Quartus II" 0 -1 1479333998249 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[1\]\[6\] SEVEN_SEGMENT_N_O_1_6 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[1\]\[6\]\" is changed into \"SEVEN_SEGMENT_N_O_1_6\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "final_project.v" "" { Text "C:/Users/jack/Documents/final_project/final_project.v" 26 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "Quartus II" 0 -1 1479333998249 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[2\]\[0\] SEVEN_SEGMENT_N_O_2_0 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[2\]\[0\]\" is changed into \"SEVEN_SEGMENT_N_O_2_0\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "final_project.v" "" { Text "C:/Users/jack/Documents/final_project/final_project.v" 26 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "Quartus II" 0 -1 1479333998249 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[2\]\[1\] SEVEN_SEGMENT_N_O_2_1 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[2\]\[1\]\" is changed into \"SEVEN_SEGMENT_N_O_2_1\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "final_project.v" "" { Text "C:/Users/jack/Documents/final_project/final_project.v" 26 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "Quartus II" 0 -1 1479333998249 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[2\]\[2\] SEVEN_SEGMENT_N_O_2_2 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[2\]\[2\]\" is changed into \"SEVEN_SEGMENT_N_O_2_2\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "final_project.v" "" { Text "C:/Users/jack/Documents/final_project/final_project.v" 26 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "Quartus II" 0 -1 1479333998249 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[2\]\[3\] SEVEN_SEGMENT_N_O_2_3 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[2\]\[3\]\" is changed into \"SEVEN_SEGMENT_N_O_2_3\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "final_project.v" "" { Text "C:/Users/jack/Documents/final_project/final_project.v" 26 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "Quartus II" 0 -1 1479333998249 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[2\]\[4\] SEVEN_SEGMENT_N_O_2_4 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[2\]\[4\]\" is changed into \"SEVEN_SEGMENT_N_O_2_4\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "final_project.v" "" { Text "C:/Users/jack/Documents/final_project/final_project.v" 26 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "Quartus II" 0 -1 1479333998249 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[2\]\[5\] SEVEN_SEGMENT_N_O_2_5 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[2\]\[5\]\" is changed into \"SEVEN_SEGMENT_N_O_2_5\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "final_project.v" "" { Text "C:/Users/jack/Documents/final_project/final_project.v" 26 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "Quartus II" 0 -1 1479333998249 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[2\]\[6\] SEVEN_SEGMENT_N_O_2_6 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[2\]\[6\]\" is changed into \"SEVEN_SEGMENT_N_O_2_6\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "final_project.v" "" { Text "C:/Users/jack/Documents/final_project/final_project.v" 26 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "Quartus II" 0 -1 1479333998249 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[3\]\[0\] SEVEN_SEGMENT_N_O_3_0 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[3\]\[0\]\" is changed into \"SEVEN_SEGMENT_N_O_3_0\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "final_project.v" "" { Text "C:/Users/jack/Documents/final_project/final_project.v" 26 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "Quartus II" 0 -1 1479333998250 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[3\]\[1\] SEVEN_SEGMENT_N_O_3_1 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[3\]\[1\]\" is changed into \"SEVEN_SEGMENT_N_O_3_1\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "final_project.v" "" { Text "C:/Users/jack/Documents/final_project/final_project.v" 26 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "Quartus II" 0 -1 1479333998250 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[3\]\[2\] SEVEN_SEGMENT_N_O_3_2 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[3\]\[2\]\" is changed into \"SEVEN_SEGMENT_N_O_3_2\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "final_project.v" "" { Text "C:/Users/jack/Documents/final_project/final_project.v" 26 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "Quartus II" 0 -1 1479333998250 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[3\]\[3\] SEVEN_SEGMENT_N_O_3_3 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[3\]\[3\]\" is changed into \"SEVEN_SEGMENT_N_O_3_3\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "final_project.v" "" { Text "C:/Users/jack/Documents/final_project/final_project.v" 26 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "Quartus II" 0 -1 1479333998250 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[3\]\[4\] SEVEN_SEGMENT_N_O_3_4 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[3\]\[4\]\" is changed into \"SEVEN_SEGMENT_N_O_3_4\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "final_project.v" "" { Text "C:/Users/jack/Documents/final_project/final_project.v" 26 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "Quartus II" 0 -1 1479333998250 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[3\]\[5\] SEVEN_SEGMENT_N_O_3_5 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[3\]\[5\]\" is changed into \"SEVEN_SEGMENT_N_O_3_5\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "final_project.v" "" { Text "C:/Users/jack/Documents/final_project/final_project.v" 26 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "Quartus II" 0 -1 1479333998250 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[3\]\[6\] SEVEN_SEGMENT_N_O_3_6 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[3\]\[6\]\" is changed into \"SEVEN_SEGMENT_N_O_3_6\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "final_project.v" "" { Text "C:/Users/jack/Documents/final_project/final_project.v" 26 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "Quartus II" 0 -1 1479333998250 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[4\]\[0\] SEVEN_SEGMENT_N_O_4_0 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[4\]\[0\]\" is changed into \"SEVEN_SEGMENT_N_O_4_0\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "final_project.v" "" { Text "C:/Users/jack/Documents/final_project/final_project.v" 26 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "Quartus II" 0 -1 1479333998250 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[4\]\[1\] SEVEN_SEGMENT_N_O_4_1 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[4\]\[1\]\" is changed into \"SEVEN_SEGMENT_N_O_4_1\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "final_project.v" "" { Text "C:/Users/jack/Documents/final_project/final_project.v" 26 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "Quartus II" 0 -1 1479333998250 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[4\]\[2\] SEVEN_SEGMENT_N_O_4_2 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[4\]\[2\]\" is changed into \"SEVEN_SEGMENT_N_O_4_2\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "final_project.v" "" { Text "C:/Users/jack/Documents/final_project/final_project.v" 26 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "Quartus II" 0 -1 1479333998251 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[4\]\[3\] SEVEN_SEGMENT_N_O_4_3 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[4\]\[3\]\" is changed into \"SEVEN_SEGMENT_N_O_4_3\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "final_project.v" "" { Text "C:/Users/jack/Documents/final_project/final_project.v" 26 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "Quartus II" 0 -1 1479333998251 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[4\]\[4\] SEVEN_SEGMENT_N_O_4_4 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[4\]\[4\]\" is changed into \"SEVEN_SEGMENT_N_O_4_4\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "final_project.v" "" { Text "C:/Users/jack/Documents/final_project/final_project.v" 26 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "Quartus II" 0 -1 1479333998251 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[4\]\[5\] SEVEN_SEGMENT_N_O_4_5 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[4\]\[5\]\" is changed into \"SEVEN_SEGMENT_N_O_4_5\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "final_project.v" "" { Text "C:/Users/jack/Documents/final_project/final_project.v" 26 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "Quartus II" 0 -1 1479333998251 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[4\]\[6\] SEVEN_SEGMENT_N_O_4_6 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[4\]\[6\]\" is changed into \"SEVEN_SEGMENT_N_O_4_6\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "final_project.v" "" { Text "C:/Users/jack/Documents/final_project/final_project.v" 26 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "Quartus II" 0 -1 1479333998251 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[5\]\[0\] SEVEN_SEGMENT_N_O_5_0 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[5\]\[0\]\" is changed into \"SEVEN_SEGMENT_N_O_5_0\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "final_project.v" "" { Text "C:/Users/jack/Documents/final_project/final_project.v" 26 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "Quartus II" 0 -1 1479333998251 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[5\]\[1\] SEVEN_SEGMENT_N_O_5_1 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[5\]\[1\]\" is changed into \"SEVEN_SEGMENT_N_O_5_1\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "final_project.v" "" { Text "C:/Users/jack/Documents/final_project/final_project.v" 26 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "Quartus II" 0 -1 1479333998251 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[5\]\[2\] SEVEN_SEGMENT_N_O_5_2 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[5\]\[2\]\" is changed into \"SEVEN_SEGMENT_N_O_5_2\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "final_project.v" "" { Text "C:/Users/jack/Documents/final_project/final_project.v" 26 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "Quartus II" 0 -1 1479333998251 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[5\]\[3\] SEVEN_SEGMENT_N_O_5_3 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[5\]\[3\]\" is changed into \"SEVEN_SEGMENT_N_O_5_3\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "final_project.v" "" { Text "C:/Users/jack/Documents/final_project/final_project.v" 26 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "Quartus II" 0 -1 1479333998251 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[5\]\[4\] SEVEN_SEGMENT_N_O_5_4 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[5\]\[4\]\" is changed into \"SEVEN_SEGMENT_N_O_5_4\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "final_project.v" "" { Text "C:/Users/jack/Documents/final_project/final_project.v" 26 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "Quartus II" 0 -1 1479333998251 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[5\]\[5\] SEVEN_SEGMENT_N_O_5_5 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[5\]\[5\]\" is changed into \"SEVEN_SEGMENT_N_O_5_5\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "final_project.v" "" { Text "C:/Users/jack/Documents/final_project/final_project.v" 26 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "Quartus II" 0 -1 1479333998252 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[5\]\[6\] SEVEN_SEGMENT_N_O_5_6 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[5\]\[6\]\" is changed into \"SEVEN_SEGMENT_N_O_5_6\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "final_project.v" "" { Text "C:/Users/jack/Documents/final_project/final_project.v" 26 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "Quartus II" 0 -1 1479333998252 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[6\]\[0\] SEVEN_SEGMENT_N_O_6_0 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[6\]\[0\]\" is changed into \"SEVEN_SEGMENT_N_O_6_0\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "final_project.v" "" { Text "C:/Users/jack/Documents/final_project/final_project.v" 26 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "Quartus II" 0 -1 1479333998252 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[6\]\[1\] SEVEN_SEGMENT_N_O_6_1 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[6\]\[1\]\" is changed into \"SEVEN_SEGMENT_N_O_6_1\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "final_project.v" "" { Text "C:/Users/jack/Documents/final_project/final_project.v" 26 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "Quartus II" 0 -1 1479333998252 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[6\]\[2\] SEVEN_SEGMENT_N_O_6_2 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[6\]\[2\]\" is changed into \"SEVEN_SEGMENT_N_O_6_2\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "final_project.v" "" { Text "C:/Users/jack/Documents/final_project/final_project.v" 26 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "Quartus II" 0 -1 1479333998252 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[6\]\[3\] SEVEN_SEGMENT_N_O_6_3 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[6\]\[3\]\" is changed into \"SEVEN_SEGMENT_N_O_6_3\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "final_project.v" "" { Text "C:/Users/jack/Documents/final_project/final_project.v" 26 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "Quartus II" 0 -1 1479333998252 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[6\]\[4\] SEVEN_SEGMENT_N_O_6_4 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[6\]\[4\]\" is changed into \"SEVEN_SEGMENT_N_O_6_4\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "final_project.v" "" { Text "C:/Users/jack/Documents/final_project/final_project.v" 26 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "Quartus II" 0 -1 1479333998252 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[6\]\[5\] SEVEN_SEGMENT_N_O_6_5 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[6\]\[5\]\" is changed into \"SEVEN_SEGMENT_N_O_6_5\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "final_project.v" "" { Text "C:/Users/jack/Documents/final_project/final_project.v" 26 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "Quartus II" 0 -1 1479333998252 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[6\]\[6\] SEVEN_SEGMENT_N_O_6_6 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[6\]\[6\]\" is changed into \"SEVEN_SEGMENT_N_O_6_6\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "final_project.v" "" { Text "C:/Users/jack/Documents/final_project/final_project.v" 26 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "Quartus II" 0 -1 1479333998252 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[7\]\[0\] SEVEN_SEGMENT_N_O_7_0 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[7\]\[0\]\" is changed into \"SEVEN_SEGMENT_N_O_7_0\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "final_project.v" "" { Text "C:/Users/jack/Documents/final_project/final_project.v" 26 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "Quartus II" 0 -1 1479333998252 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[7\]\[1\] SEVEN_SEGMENT_N_O_7_1 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[7\]\[1\]\" is changed into \"SEVEN_SEGMENT_N_O_7_1\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "final_project.v" "" { Text "C:/Users/jack/Documents/final_project/final_project.v" 26 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "Quartus II" 0 -1 1479333998253 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[7\]\[2\] SEVEN_SEGMENT_N_O_7_2 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[7\]\[2\]\" is changed into \"SEVEN_SEGMENT_N_O_7_2\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "final_project.v" "" { Text "C:/Users/jack/Documents/final_project/final_project.v" 26 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "Quartus II" 0 -1 1479333998253 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[7\]\[3\] SEVEN_SEGMENT_N_O_7_3 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[7\]\[3\]\" is changed into \"SEVEN_SEGMENT_N_O_7_3\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "final_project.v" "" { Text "C:/Users/jack/Documents/final_project/final_project.v" 26 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "Quartus II" 0 -1 1479333998253 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[7\]\[4\] SEVEN_SEGMENT_N_O_7_4 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[7\]\[4\]\" is changed into \"SEVEN_SEGMENT_N_O_7_4\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "final_project.v" "" { Text "C:/Users/jack/Documents/final_project/final_project.v" 26 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "Quartus II" 0 -1 1479333998253 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[7\]\[5\] SEVEN_SEGMENT_N_O_7_5 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[7\]\[5\]\" is changed into \"SEVEN_SEGMENT_N_O_7_5\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "final_project.v" "" { Text "C:/Users/jack/Documents/final_project/final_project.v" 26 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "Quartus II" 0 -1 1479333998253 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "SEVEN_SEGMENT_N_O\[7\]\[6\] SEVEN_SEGMENT_N_O_7_6 SEVEN_SEGMENT_N_O " "Port \"SEVEN_SEGMENT_N_O\[7\]\[6\]\" is changed into \"SEVEN_SEGMENT_N_O_7_6\" because it's a member of 2-D array port \"SEVEN_SEGMENT_N_O\"" {  } { { "final_project.v" "" { Text "C:/Users/jack/Documents/final_project/final_project.v" 26 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "Quartus II" 0 -1 1479333998253 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "final_project.vo\", \"final_project_fast.vo final_project_v.sdo final_project_v_fast.sdo C:/Users/jack/Documents/final_project/simulation/modelsim/ simulation " "Generated files \"final_project.vo\", \"final_project_fast.vo\", \"final_project_v.sdo\" and \"final_project_v_fast.sdo\" in directory \"C:/Users/jack/Documents/final_project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1479333999253 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "430 " "Peak virtual memory: 430 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1479333999377 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 16 17:06:39 2016 " "Processing ended: Wed Nov 16 17:06:39 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1479333999377 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1479333999377 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1479333999377 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1479333999377 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 69 s " "Quartus II Full Compilation was successful. 0 errors, 69 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1479334000113 ""}
