From f57e553e073b745fa7b66c09e95b171b16e60464 Mon Sep 17 00:00:00 2001
From: Michal Simek <michal.simek@xilinx.com>
Date: Tue, 20 Jun 2017 12:43:52 +0200
Subject: [PATCH 155/532] arm64: zynqmp: Remove additional phy-names for second
 GT lane

commit 6c02ce4dd36c0b4e04e8e75e5f5807fafd375a6c from
https://github.com/Xilinx/linux-xlnx.git

This should be the part of:
"ARM64: zynqmp: zcu102: Use only one lane for DP"
(sha1: 0fef1fb0fd555a3fa2cb056b36b3245b15bf24b3)
where second GT line was removed.

Signed-off-by: Michal Simek <michal.simek@xilinx.com>
Signed-off-by: Xulin Sun <xulin.sun@windriver.com>
---
 arch/arm64/boot/dts/xilinx/zynqmp-zcu102.dts | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/arch/arm64/boot/dts/xilinx/zynqmp-zcu102.dts b/arch/arm64/boot/dts/xilinx/zynqmp-zcu102.dts
index 05c2f4d..c74009b 100644
--- a/arch/arm64/boot/dts/xilinx/zynqmp-zcu102.dts
+++ b/arch/arm64/boot/dts/xilinx/zynqmp-zcu102.dts
@@ -953,7 +953,7 @@ drivers/hwmon/pmbus/Makefile:11:obj-$(CONFIG_SENSORS_MAX20751)  += max20751.o
 
 &xlnx_dp {
 	status = "okay";
-	phy-names = "dp-phy0", "dp-phy1";
+	phy-names = "dp-phy0";
 	phys = <&lane1 PHY_TYPE_DP 0 3 27000000>;
 	xlnx,max-lanes = <1>;
 };
-- 
2.7.4

