<profile>

<section name = "Vitis HLS Report for 'A_IO_L2_in_inter_trans'" level="0">
<item name = "Date">Sat Oct 15 11:10:34 2022
</item>
<item name = "Version">2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)</item>
<item name = "Project">hls_prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu200-fsgd2104-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 2.856 ns, 1.35 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">25, 25, 0.125 us, 0.125 us, 25, 25, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_122_3_fu_50">A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_122_3, 10, 10, 50.000 ns, 50.000 ns, 10, 10, no</column>
<column name="grp_A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_110_2_fu_58">A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_110_2, 10, 10, 50.000 ns, 50.000 ns, 10, 10, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_107_1">24, 24, 12, -, -, 2, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 27, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 18, 151, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 52, -</column>
<column name="Register">-, -, 10, -, -</column>
<specialColumn name="Available SLR">1440, 2280, 788160, 394080, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4320, 6840, 2364480, 1182240, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_110_2_fu_58">A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_110_2, 0, 0, 11, 70, 0</column>
<column name="grp_A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_122_3_fu_50">A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_122_3, 0, 0, 7, 81, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln870_fu_80_p2">+, 0, 0, 9, 2, 1</column>
<column name="icmp_ln1049_fu_86_p2">icmp, 0, 0, 8, 2, 1</column>
<column name="icmp_ln1069_fu_74_p2">icmp, 0, 0, 8, 2, 3</column>
<column name="ap_block_state3_on_subcall_done">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">20, 4, 1, 4</column>
<column name="c3_V_fu_46">9, 2, 2, 4</column>
<column name="fifo_A_A_IO_L2_in_072_read">14, 3, 1, 3</column>
<column name="fifo_A_A_IO_L2_in_173_write">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln870_reg_106">2, 0, 2, 0</column>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="c3_V_fu_46">2, 0, 2, 0</column>
<column name="grp_A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_110_2_fu_58_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_122_3_fu_50_ap_start_reg">1, 0, 1, 0</column>
<column name="icmp_ln1049_reg_111">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, A_IO_L2_in_inter_trans, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, A_IO_L2_in_inter_trans, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, A_IO_L2_in_inter_trans, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, A_IO_L2_in_inter_trans, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, A_IO_L2_in_inter_trans, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, A_IO_L2_in_inter_trans, return value</column>
<column name="local_A_address1">out, 3, ap_memory, local_A, array</column>
<column name="local_A_ce1">out, 1, ap_memory, local_A, array</column>
<column name="local_A_we1">out, 1, ap_memory, local_A, array</column>
<column name="local_A_d1">out, 256, ap_memory, local_A, array</column>
<column name="fifo_A_A_IO_L2_in_072_dout">in, 256, ap_fifo, fifo_A_A_IO_L2_in_072, pointer</column>
<column name="fifo_A_A_IO_L2_in_072_empty_n">in, 1, ap_fifo, fifo_A_A_IO_L2_in_072, pointer</column>
<column name="fifo_A_A_IO_L2_in_072_read">out, 1, ap_fifo, fifo_A_A_IO_L2_in_072, pointer</column>
<column name="fifo_A_A_IO_L2_in_173_din">out, 256, ap_fifo, fifo_A_A_IO_L2_in_173, pointer</column>
<column name="fifo_A_A_IO_L2_in_173_full_n">in, 1, ap_fifo, fifo_A_A_IO_L2_in_173, pointer</column>
<column name="fifo_A_A_IO_L2_in_173_write">out, 1, ap_fifo, fifo_A_A_IO_L2_in_173, pointer</column>
</table>
</item>
</section>
</profile>
