Type,Name,VMA,LMA,ALIGN,MaxSize,Attribute,BaseRegion,ExecutionView,LoadView,Condition,CompileOption
SectionFrame,ROM_GFH,ORIGIN(ROM),,,,RO,,ROM,ROM,,
SectionFrame,ROM,.,,,,RO,ROM,ROM,ROM,,
SectionFrame,#.ARM.exidx,.,,,,RO,ROM,ROM,ROM,,
OVERLAY,EMIINIT_CODE,[ITCM_BASE],,,,RO,,ITCM,ROM,,
OVERLAY,INTSRAM_CODE,,,,,RO,,,,,
SectionFrame,INTSRAM_DATA,[DTCM_BASE],,,,RW,INTSRAM_DATA,DTCM,ROM,,
SectionFrame,INTSRAM_DATA_ZI,.,,,,ZI,INTSRAM_DATA,DTCM,ROM,,
SectionFrame,INTSRAM_DATA_B1,[BTCM1_BASE],,,,RW,INTSRAM_DATA_B1,BTCM1,ROM,,
SectionFrame,INTSRAM_DATA_B1_ZI,.,,,,ZI,INTSRAM_DATA_B1,BTCM1,ROM,,
LinkerSymbol,INTSRAM_PHYSICAL_BOUNDARY,[DTCM_BASE],,,,LV::Base,,,,,
LinkerSymbol,INTSRAM_PHYSICAL_BOUNDARY,[DTCM_BASE],,,,EV::Base,,,,,
LinkerSymbol,INTSRAM_PHYSICAL_BOUNDARY,[BTCM_SIZE],,,,EV::Length,,,,,
ACTION,. = ORIGIN(VRAM);,,,,,,,,,,
SectionFrame,CACHED_EXTSRAM,ALIGN(0x100000),,,,RW,CACHED_EXTSRAM,VRAM,ROM,,
SectionFrame,CACHED_EXTSRAM_ZI,.,,,,ZI,CACHED_EXTSRAM,VRAM,ROM,,
SectionFrame,#.bss,.,,,,ZI,CACHED_EXTSRAM,VRAM,ROM,
SectionFrame,CACHED_EXTSRAM_PREINIT_ZI,.,,,,ZI,,VRAM,ROM,
SectionFrame,CACHED_EXTSRAM_NVRAM_LTABLE,.,,,,RW,,VRAM,ROM,
SectionFrame,DYNAMIC_CACHEABLE_EXTSRAM_DEFAULT_CACHEABLE_RW,.,,,,RW,,VRAM,ROM,
SectionFrame,DYNAMIC_CACHEABLE_EXTSRAM_DEFAULT_CACHEABLE_ZI,.,,,,ZI,,VRAM,ROM,
ACTION,. += 0x40000000;,,,,,,,,,
SectionFrame,EXTSRAM,ALIGN(CACHELINESIZE),,,,RW,EXTSRAM,RAM,ROM,
SectionFrame,EXTSRAM_ZI,.,,,,ZI,EXTSRAM,RAM,ROM,
SectionFrame,DYNAMIC_CACHEABLE_EXTSRAM_DEFAULT_NONCACHEABLE_ZI,.,,,,ZI,,RAM,ROM,
SectionFrame,DYNAMIC_CACHEABLE_EXTSRAM_DEFAULT_NONCACHEABLE_RW,.,,,,RW,,RAM,ROM,
LinkerSymbol,DUMMY_END,[DUMMY_END],,,,EV::Base,,,,
SectionFrame,EXTSRAM_DSP_DATA_ZI,[TX_BASE]-0x200000,,,0x200000,ZI,,RAM,ROM,!(FS_RAMDISK=TRUE)&&USB_FW_DL_SUPPORT = TRUE
SectionFrame,EXTSRAM_DSP_DATA_ZI,[TX_BASE]-0x40000-0x200000,,,0x200000,ZI,,RAM,ROM,FS_RAMDISK=TRUE&&USB_FW_DL_SUPPORT = TRUE
SectionFrame,EXTSRAM_FS_ZI,[TX_BASE]-0x300000,,,0x300000,ZI,,RAM,ROM,FS_RAMDISK=TRUE
SectionFrame,EXTSRAM_DSP_TX,[TX_BASE],,,[TX_SIZE],ZI,,RAM,ROM,
SectionFrame,EXTSRAM_DSP_RX,[RX_BASE],,,[RX_SIZE],ZI,,RAM,ROM,
ACTION,. = ORIGIN(COPRO_SPACE);,,,,,,,,,MD_OFFLOAD_COPRO = ARM7EJ-S
ACTION,COPRO_OFFSET = [COPRO_LV_SIZE];,,,,,,,,,MD_OFFLOAD_COPRO = ARM7EJ-S
SectionFrame,COPRO,.,,,,RO,,COPRO_SPACE,COPRO_SPACE_LV,MD_OFFLOAD_COPRO = ARM7EJ-S
// normal case,,,,,,,,,,
SectionFrame,ROM_SIGNATURE_SECTION,.,,ALIGN(4),,RO,,RAM,ROM,MD_OFFLOAD_COPRO = NONE
SectionFrame,SECURE_RO_ME_GFH,.,,,,RW,,SECURE_RO,ROM,MD_OFFLOAD_COPRO = NONE && SECURE_RO_ENABLE=TRUE
SectionFrame,SECURE_RO_ME,.,,,,RW,,SECURE_RO,ROM,MD_OFFLOAD_COPRO = NONE && SECURE_RO_ENABLE=TRUE
SectionFrame,SECURE_RO_ME_SIGNATURE_SECTION,.,,,,RW,,SECURE_RO,ROM,MD_OFFLOAD_COPRO = NONE && SECURE_RO_ENABLE=TRUE
// with copro,,,,,,,,,,
SectionFrame,ROM_SIGNATURE_SECTION,.,,ALIGN(4),,RO,,COPRO_SPACE_LV,COPRO_SPACE_LV,MD_OFFLOAD_COPRO = ARM7EJ-S
SectionFrame,SECURE_RO_ME_GFH,.,,,,RW,,COPRO_SPACE_LV,COPRO_SPACE_LV,MD_OFFLOAD_COPRO = ARM7EJ-S && SECURE_RO_ENABLE=TRUE
SectionFrame,SECURE_RO_ME,.,,,,RW,,COPRO_SPACE_LV,COPRO_SPACE_LV,MD_OFFLOAD_COPRO = ARM7EJ-S && SECURE_RO_ENABLE=TRUE
SectionFrame,SECURE_RO_ME_SIGNATURE_SECTION,.,,,,RW,,COPRO_SPACE_LV,COPRO_SPACE_LV,MD_OFFLOAD_COPRO = ARM7EJ-S && SECURE_RO_ENABLE=TRUE
LinkerSymbol,KTEST,ORIGIN(RAM)+LENGTH(RAM)-20,,,,EV::Base,,,,
Action,"ASSERT( Image$$DUMMY_END$$Base >= Image$$DYNAMIC_CACHEABLE_EXTSRAM_DEFAULT_NONCACHEABLE_RW$$ZI$$Limit, ""SYSGEN ERROR: [1.2][Memory Expired]DYNAMIC_CACHEABLE_EXTSRAM_DEFAULT_NONCACHEABLE_RW region overlaps EXTSRAM_DSP_TX or EXTSRAM_FS_ZI region"")",,,,,,,,,
