project_name,repository_url,commit_hash,parent_commit_hash,author,date,message,variability_bug,bug_probability,matched_features,files_changed,build_system_affected,impact_scope,feature_scope,json_source_file,repo_dir
NEMU,,12da4d92abd2119cc74cd4b5ed4add2fd7d0d37a,,Zihao Yu,2019-09-09,"cpu,relop: fix signed comparasion for ISA64",1,0.9997040629386902,"ISA, ISA64",,0,unknown,other,NEMU.json,repos/nemu
NEMU,,c5325d54dc7df933fddc78b1057a30622263f16f,,Zihao Yu,2020-03-10,"riscv32,exec,control: fix compile error with DEBUG",1,0.9997103810310364,DEBUG,,0,unknown,other,NEMU.json,repos/nemu
NEMU,,b1743d36f446f53bee333cf5968ae88fb18ab9bf,,Zihao Yu,2020-03-13,"riscv64: fix wrong size of vaddr_t in x86-nemu-rv64\n\n* the include/isa/riscv64.h file will be included with ISA64 undefined,\n  we should explicitly use uint64_t instead of vaddr_t or rtlreg_t",1,0.9996871948242188,"ISA, ISA64",,0,unknown,other,NEMU.json,repos/nemu
NEMU,,1df0ebed30f406c48eaabdaf5745834bb5f5e402,,Zihao Yu,2020-03-25,"engine,rv64,rtl-basic: fix 4-byte rtl_lm()\n\n* we should use the signed-load for 32-bit ISA",1,0.999724805355072,ISA,,0,unknown,other,NEMU.json,repos/nemu
NEMU,,1aedf54acbc5e5965ba998ea78c667eb39d4b98d,,Zihao Yu,2020-04-04,Makefile: report error when setting REF as kvm but ISA!=x86,1,0.9995667338371276,ISA,,0,unknown,other,NEMU.json,repos/nemu
NEMU,,6a878067b702a4fd0221f5dddf11e667cf9a1fa8,,Zihao Yu,2021-01-30,"riscv32,exec: fix DEBUG and DIFF_TEST",1,0.9997273087501526,DEBUG,,0,unknown,other,NEMU.json,repos/nemu
NEMU,,76b74295417f0ce032065425b789dddd7c140aec,,Zihao Yu,2021-02-21,"riscv32,instr: fix compile error when CONFIG_PERF_OPT is disabled",1,0.9997279047966005,PERF_OPT,,0,unknown,other,NEMU.json,repos/nemu
NEMU,,3ce1420876fa07537c3e2eead41081aae5540bca,,Zihao Yu,2021-02-23,"cpu,cpu-exec: fix compile error with CONFIG_DEBUG/CONFIG_DIFFTEST",1,0.9997357726097108,"DEBUG, DIFFTEST",,0,unknown,other,NEMU.json,repos/nemu
NEMU,,3e347ba366e55e93f2d9136e13e80d527363dcf5,,Zihao Yu,2021-03-14,"cpu,cpu-exec: fix compile error when DEBUG and DIFFTEST are disabled",1,0.9997262358665466,"DEBUG, DIFFTEST",,0,unknown,other,NEMU.json,repos/nemu
NEMU,,591893cd7a8d6f1bdc07658e95aba216eb49e390,,Zihao Yu,2021-04-08,"cpu,tcache: fix compile error without PERF_OPT",1,0.9997342228889464,PERF_OPT,,0,unknown,other,NEMU.json,repos/nemu
NEMU,,f4d79abf9b4690dc0a19b9f7b69192c7a59467c5,,Zihao Yu,2021-04-10,"x86,exec,fp: fix the result of fpatan\n\n* The ISA manual requires that the result of fpatan has the same sign as\n  st1 and a magnitude less thant +pi. If the result of atan() does not\n  satisfy this requirement, we should adjust the result manually.",1,0.9996961355209352,ISA,,0,unknown,other,NEMU.json,repos/nemu
NEMU,,867ebba7613b791a00d71d3ebd340feeff85f497,,Zihao Yu,2021-04-14,"user,syscall: fix sys_exit without PERF_OPT",1,0.9997337460517884,PERF_OPT,,0,unknown,other,NEMU.json,repos/nemu
NEMU,,f4973a47f844175318fe58dc36be8950eda522d8,,Chen Guokai,2021-07-13,Fix EHelper for RVV,1,0.9997137188911438,RVV,,0,unknown,other,NEMU.json,repos/nemu
NEMU,,7237dddf84b410b1d495cb3ca868b3435b3e209e,,Guokai Chen,2021-07-20,RVV: fix inconsitent types,1,0.9997078776359558,RVV,,0,unknown,other,NEMU.json,repos/nemu
NEMU,,e5cf4261561d569c3c00b06b76c93edd64df52d9,,Guokai Chen,2021-07-20,RVV: fix run crash,1,0.9997050166130066,RVV,,0,unknown,other,NEMU.json,repos/nemu
NEMU,,8d678bf34c0b833d50dff2d35566cba624056a47,,Guokai Chen,2021-07-20,RVV: fix perf opt build,1,0.9996639490127563,RVV,,0,unknown,other,NEMU.json,repos/nemu
NEMU,,8dc7012fbc6d22a48a1b81aa248e25c9a36a01fc,,William Wang,2021-07-22,chore: Fix typos which ruin CONFIG_SHARE,1,0.9997345805168152,SHARE,,0,unknown,other,NEMU.json,repos/nemu
NEMU,,14db324f1f6f1dc84fd4fcfa2d5bdb30081c1fc3,,William Wang,2021-07-22,exec: fix single step exec logic for config SHARE,1,0.9997376799583436,SHARE,,0,unknown,other,NEMU.json,repos/nemu
NEMU,,ac9e5043a8337d2c0943ab7fb0016e28621579ad,,Guokai Chen,2021-07-28,Monitor: fix compile without AC_HOST,1,0.9997344613075256,AC_HOST,,0,unknown,other,NEMU.json,repos/nemu
NEMU,,6dcedbced707e50574c266517e3edcf059f443be,,Yinan Xu,2021-08-02,"configs: fix DIFFTEST_STORE_COMMIT config (#16)\n\nWe should use DIFFTEST_STORE_COMMIT for config name and use\nCONFIG_DIFFTEST_STORE_COMMIT for the macro in generated headers.",1,0.9997281432151794,"DIFFTEST, DIFFTEST_STORE_COMMIT",,0,unknown,other,NEMU.json,repos/nemu
NEMU,,b7ae9b3f673bcd0e0b2ca3588fbe1274221deda9,,Yinan Xu,2021-08-03,"isa,riscv64: fix vaddr variables used in XIANGSHAN_DEBUG macro (#19)\n\nXIANGSHAN_DEBUG is used for debugging XiangShan, which needs\nmemory access information from NEMU.",1,0.9997430443763732,DEBUG,,0,unknown,other,NEMU.json,repos/nemu
NEMU,,dc04a4d2db0f5177a7f10d8f304945de7048952e,,Yinan Xu,2021-09-05,"mem,vaddr: always check address misaligned exception when SHARE",1,0.9997145533561708,SHARE,,0,unknown,other,NEMU.json,repos/nemu
NEMU,,702df8f6a391ada269706497f2d42e88764382d5,,William Wang,2021-09-19,"ref: fix riscv64_CPU_state\n\nOtherwise, difftest can not run correctly when CONFIG_RVV_010 enabled",1,0.9997337460517884,RVV,,0,unknown,other,NEMU.json,repos/nemu
NEMU,,815e323933d125a0e0e68ad053232e2423c80289,,Lemover,2021-10-11,"pmp: add pmp support (#33)\n\nadd pmp support.\n16 pmp reg is support. According to isa spec, pmp is support between 0, 16, 64.\nPMP is enable as default and disable when PERF_OPT\nPMP grain is set to 512bits and can change but the minimal grain is 4bits\n\n* pmp: add pmp support, first edition\n\n* pmp: fix bug of raise correct access fault when ptw\n\nwhen ptw encounters access fault, it should raise:\nifetch causes ptw -> instr access fault\nstore causes ptw -> store access fault\nload caused ptw -> load access fault\n\n* pmp: comment some log to XIANGSHAN_DEBUG\n\n* log: add pmp log to debug_difftest\n\n* change pmp platformGrain to 32B (512bits)\n\n* pmp: write pmp will not flush tcache\n\nwhen CONFIG_OPT is enable, pmp can't not work well for some memory\naccess will not ""truly"" happen. That causes pmp check don't work.\nSo i try to flush tcache when pmp reg is writen but do not solve\nthe bug. Remove tcache_flush now.\n\n* pmp: add CONFIG_RV_PMP option, default y, but false if PERF_OPT\n\n* pmp: fix bug of paddr_read type's relative check",1,0.999567210674286,"DEBUG, PERF_OPT",,0,unknown,other,NEMU.json,repos/nemu
NEMU,,294b468b786a25be73b95b23075e1cf591cab156,,William Wang,2022-04-22,"log: fix CONFIG_DEBUG, add trace inst&dasm config",1,0.9995816349983216,DEBUG,,0,unknown,other,NEMU.json,repos/nemu
NEMU,,8bdd0920fc1f16011bffdb3f810f0819e843b9a0,,William Wang,2022-05-01,"debug: fix inst trace format, enable trace for co-sim (#76)\n\n* Fix debug inst trace format to disasm inst correctlly\n\n    c_beqz  s0,0x80001        // before fix\n    c_beqz  s0,0x80001ac0  // fixed\n\n* Now it is possible to enable DEBUG config to print inst trace\n(pc, inst, dasm) in co-simulation. It should be helpful when we\nonly have basic diff",1,0.9996342658996582,DEBUG,,0,unknown,other,NEMU.json,repos/nemu
NEMU,,1e66ffb6085c1ddaeea4b8888f99d222b9833d2f,,Yinan Xu,2022-10-13,"rv64,init: avoid copying prepared img when SHARE\n\nThis will cause bug when the first several bytes of the workload\nare zero.\n\nWhen SHARE is enabled, we use nemu_large_memcpy to reduce memory\nusage, which does not copy zero bytes. It assumes the memory is\ninitialized to zero using mmap. The memcpy in init will cause the\ninitial memory to be non-zero.",1,0.9558072686195374,SHARE,,0,unknown,other,NEMU.json,repos/nemu
NEMU,,626af268759dab5d4dcc265dbec59bdaf5538330,,Ziyue-Zhang,2023-01-16,"RV64V: Support Vector Extension Version 1.0 (Integer Instructions) (#117)\n\nThis pull request add RVV version 1.0 support for NEMU\n\n* Support configuration-setting instructions, corresponding to chapter 6 in spec\n* Support vector interger arithmetic instructions, corresponding to chapter 11 in spec\n* Support vector interger reduction instructions, corresponding to chapter 14 in spec\n* Support vector interger mask instructions, corresponding to chapter 15 in spec\n* Support vector interger permutation instructions, corresponding to chapter 16 in spec\n* Fix bugs in previous version\n* Simplify the implementation of previous version",1,0.9304386973381042,RVV,,0,unknown,other,NEMU.json,repos/nemu
NEMU,,5421de3422db02da53bdb2fa1790abc5245e9d15,,ceba,2023-07-28,"RV64: fix several bugs of H extention and performance optimization (#133)\n\nFix compile error when enabling ""Enable debug features: instruction tracing and watchpoint"" (CONFIG_DEBUG)\nDuplicated definition of ebreak caused this problem\nFix the issue of EBREAK instruction causing segmentation fault when enabling ""Performance optimization"" (CONFIG_PERF_OPT) NEMU在开启性能优化选项后，执行EBREAK指令时出现段错误 #132\nEBREAK was missed during decoding Type-I instruction, causing pointer tnext of its Decode struct to be NULL.\nFix executing incorrect VS-mode instructions in M-mode.\nSome VS-mode instructions and M-mode instructions have the same PC address. NEMU did not flush TCACHE when an exception which changing virtualization mode occurs. Fix it.\n\n\n这个合并请求修复了 H 扩展和性能优化相关的若干问题。\n\n修复了启用“Enable debug features: instruction tracing and watchpoint”（CONFIG_DEBUG）时出现的编译错误\n有关 EBREAK 的重复定义造成了此问题\n修复了启用性能优化选项“Performance optimization”（CONFIG_PERF_OPT）时调用 EBREAK 指令造成 NEMU 段错误的问题。 NEMU在开启性能优化选项后，执行EBREAK指令时出现段错误 #132\n译码时指定 I 类型指令时漏掉了 EBREAK，导致其 Decode 项中的 tnext 为空指针。\n修复了在 M 态错误执行 VS 态指令的问题\n某些 M 态代码和 VS 态代码具有相同的地址。当发生更改虚拟化模式的异常时，NEMU 没有刷新 TCACHE。修复了这个问题。\n\n\n* fix: compile error when enable NEMU debug\n\n* fix: ebreak problem when enable Performance optimization\n\n* fix: flush tcache when changing virtualization mode\n\n* fix: remove redundant code",1,0.9997325539588928,"DEBUG, PERF_OPT",,0,unknown,other,NEMU.json,repos/nemu
NEMU,,9c4786197aff638ae963a947451edfaba5719fa0,,pengxuanyao,2023-08-08,fix(menuconfig): delete invalid line\n\ndelete PERF_OPT line,1,0.9997116923332214,PERF_OPT,,0,unknown,other,NEMU.json,repos/nemu
NEMU,,df0d8e6818c84f3c3be6ecb9f0cf6591f7028779,,Yinan Xu,2023-09-08,ref: fix the wrong macro for RVV (#176)\n\n* ci: enable test for building RVV,1,0.999600350856781,RVV,,0,unknown,other,NEMU.json,repos/nemu
NEMU,,17bca450f68d3299f137ef4f36e5dff6e6416f77,,liuweidin,2023-09-22,"rv64,csr: fix mstatus write mask for RVV (#187)",1,0.9997196793556212,RVV,,0,unknown,other,NEMU.json,repos/nemu
NEMU,,a16b74d5387d0941dc40809222877052c8c23f9d,,liuweidin,2023-09-22,rv64: fix the wrong macro for RVV (#186),1,0.9997245669364928,RVV,,0,unknown,other,NEMU.json,repos/nemu
NEMU,,fbaf023a7a217355f3f6de0ec9cd3bb5a3c612e5,,ceba,2023-11-06,"Kconfig: support config difftest store queue size (#208)\n\n* Kconfig: support config difftest store queue size\n\nAdd DIFFTEST_STORE_QUEUE_SIZE item in Kconfig.\nDue to rv64v tests always get difftest store queue overflow warning.\n\n* fix: wrong config name in defconfig",1,0.9995939135551452,"DIFFTEST, DIFFTEST_STORE_QUEUE_SIZE",,0,unknown,other,NEMU.json,repos/nemu
NEMU,,3033a69fb8cdd9939ebb43315f86f38ab97346fe,,ceba,2024-01-02,"RVH: fix read mask absence of vsstatus (#242)\n\nThe function csr_read() lacks a mask for vsstatus, resulting in the reading\nof non-zero values from reserved WPRI fields.\nActually csr_write() includes a mask for vsstatus, but incorrect values are\nbeing received from the Difftest DUT during initialization.",1,0.999721348285675,RVH,,0,unknown,other,NEMU.json,repos/nemu
NEMU,,e42b30e9c62585b85ca33ea087b60e5d824b8351,,Ziyue Zhang,2023-11-23,"rv64v: fix some vector extension corner case\n\nrv64v: fix rvv vmvxs and reduction (#212)\n\n* rv64v: fix vmvxs bug\nAdded itrace limit to prevent typing too many logs\n\n* r64v: fix reduction_instr\n\n* rv64v: fix ms ltu leu gtu\n\nrv64v: fix some vector extension instruction (#213)\n\n* rv64v: fix vfwredusum and vfwredosum\nfix vsaddu\nfix vslidedown\nfix vmsbf\n\n* rv64v: fix vfmvfms,vfirst\n\nrv64v: fix vta for vmsbf\n\nrv64v: fix fix vfncvt.rod.f.f.w ,vfredusum ,vsm.v (#214)\n\n* rv64v: fix vsm.v\n\n* rv64v: fix vfncvt.rod.f.f.w ,vfredusum\n\nrv64v: fix vslideup vma\n\nrv64v: fix vslidedown condition\n\nrv64v: fix width compute\n\nrv64v: fix mstatus.vs=dirty should set 1 (#220)\n\nrv64v: fix decode for vpopc and vfirst\n\nrv64v: fix mstatus-vp of set sd (#222)\n\nrv64v: fix bug of vmv.x.s (#224)\n\nrv64v: fix bug of RVV agnostic policy (#225)\n\nrv64v: fix decode to vstore_mmu (#226)\n\nrv64v: fix vstart setting after finish vector inst execution\n\nfix-rvv: fix vldx-width\n\nrv64v: Add access alignment check and skip the alignment check for out-of-order Vector access (#235)\n\nrv64v: fix vlmax compute\n\nrv64v: fix viota/vid/vcompress when vl = 0\n\nrv64v: fix reduction instruction when vl = 0\n\nfix compile: fix no rvv mmu check\n\nrv64v: fix special immediate for vmsgtu and vmsleu\n\nCo-authored-by: kehan feng <1317379456@qq.com>\nCo-authored-by: weiding liu <1045251744@qq.com>",1,0.9997308850288392,RVV,,0,unknown,other,NEMU.json,repos/nemu
NEMU,,dc3492f68e0aca5d3e1839c1c558bf0c71dc682f,,Kunlin You,2024-02-20,"Difftest: sperate basic store log from lightqs (#265)\n\nPreviously logic of store log is mixed with lightqs. Now we seperate basic store log, so difftest can take efficient snapshot of each squashed commit, and recover memory if this squashed comparation errors. It allows us to replay unsquashed commit for better debuggability.\n\nWe enable STORE_LOG for default ref config. It will do nothing unless dynamic_config.enable_store_log is set to true by difftest.",1,0.935297429561615,STORE_LOG,,0,unknown,other,NEMU.json,repos/nemu
NEMU,,4445c33760d1eba0c4c5f6cbe5fd16e9a4c4fc64,,Kamimiao,2024-03-15,kconfig: fix no MEM_COMPRESS chose (#280),1,0.9997320771217346,MEM_COMPRESS,,0,unknown,other,NEMU.json,repos/nemu
NEMU,,2cad94768950d627aec1e5c304eb3726f4eeb4b8,,Ziyue-Zhang,2024-04-12,CSR: fix the write mask of mstatus when RVH and RVV extensions are both open (#309),1,0.9997319579124452,"RVH, RVV",,0,unknown,other,NEMU.json,repos/nemu
NEMU,,1eb9090b4ed279701cadc6c482c73631765a7539,,"Xu, Zefan",2024-05-17,"csr, pmp: allow to implatement 0, 16 or 64 PMP entries (#343)\n\nAccording to RISC-V priv ISA, implementations may implement zero, 16, or 64 PMP entries; all PMP CSR fields are WARL and may be read-only zero. That means that accessing CSRs of implemented PMP entries should not rasie illegal instruction exception. Also, any CSRs of implemented PMP entries could be read-only zero to indicate that it has no function.\n\nThis patch adds the spport of up to 64 PMP entries. Also, this patch allows to choose 0, 16 or 64 of entries are implemented, and allows to choose any number of entries to be active (with function). This patch fixes the wrong behavior of #109, in which version NEMU would raise illegal instruction exception when accessing pmpaddr x (RV_PMP_NUM <= x < 16).\n\nBREAKING: This patch changes some key config of PMP in Kconfig.",1,0.9985213875770568,"ISA, RV_PMP_NUM",,0,unknown,other,NEMU.json,repos/nemu
NEMU,,a5dcfaaa2049f21e269056666dfa8c3ca0be5234,,"Xu, Zefan",2024-05-23,"rv64, csr: support mcycle and minstret\n\nThis patch add support for mcycle and minstret. As a ISA emulator, NEMU does not have ""cycle"". So this patch assumes the CPI of NEMU is always 1, and gives same value to mcycle and minstret.\n\nmcycle and minstret are still not writable. This will be fix in the implementation of mcountinhibit.",1,0.9995104074478148,ISA,,0,unknown,other,NEMU.json,repos/nemu
NEMU,,756d2910498a5dd0dfdbb5dc46319d32a64fcafb,,Xuan Hu,2024-06-18,"Fix FS,VS and SD fields in mstatus and vsstatus (#358)\n\n* rv64v: set vs and fs of mstatus to 0 when initialize\n\n* csr: never update SD field when FS/VS changes\n\n* As specified in RISC-V spec, the mstatus.SD is read-only field and asserted when FS, VS or XS is dirty.\n* Produce SD field when SD field when copy from REF to DIFFTEST.\n* Hardwire SD to 0 when copy from DIFFTEST to REF.\n\n* rv64: set vstatus.vs dirty when in virtual mode and modifying vector status\n\n* fp: wrap fp CSRs in CONFIG_FPU_NONE\n\n* csr:remove MUXDEF when get FS/VS from xstatus\n\n---------\n\nCo-authored-by: Ziyue Zhang <zhangziyue21@mails.ucas.edu.cn>",1,0.93004047870636,"DIFFTEST, FPU_NONE",,0,unknown,other,NEMU.json,repos/nemu
NEMU,,cc621e1fa52a0a303cc1dbc19f7b52fe857b5583,,"Xu, Zefan",2024-06-21,"lightqs: fix compilation error temporarily\n\nThis just fixes compilation error for lightqs (config riscv64-xs-ahead-ref_defconfig). No guarantee given for functional correctness.\n\nSome new difftest API has been added into NEMU, and lightqs is not happy with them. Use an ungly way to pass the compilation.\n\nAlso, reduce CONFIG_STORE_LOG_SIZE in riscv64-xs-ahead-ref_defconfig to pass the compilation.\n\nNo guarantee given for functional correctness.",1,0.9997053742408752,"STORE_LOG, STORE_LOG_SIZE",,0,unknown,other,NEMU.json,repos/nemu
NEMU,,a77ea0579d945018e7c1960686106891bad4ac1b,,"Xu, Zefan",2024-06-21,"FPU & AC: use software emulation for floating point and misaligned access decting\n\nCurrently, FPU_HOST and AC_HOST is unserviceable. FPU_HOST causes compilation error, while AC_HOST causes BUS ERROR. This patch turns to use FPU_SOFT and AC_SOFT as default.",1,0.9996896982192992,"AC_HOST, AC_SOFT, FPU_HOST, FPU_SOFT",,0,unknown,other,NEMU.json,repos/nemu
NEMU,,cdc48ecb719fff4697b2046ea3adb3959a36d738,,"Xu, Zefan",2024-06-21,"compiler: use gcc rather than clang for riscv64-pa_defconfig\n\nclang is not happy with NEMS's implementation of RVB extension, because it defines some functions in another function when enabling PERF_OPT. It's strange that gcc just accepts it.\n\nWe will fix the RVB problem in the feature and give a tempory fix for the compilation.",1,0.9996939897537231,"PERF_OPT, RVB",,0,unknown,other,NEMU.json,repos/nemu
NEMU,,9485166989a054cdc6a45638f7afc030f34cd2ee,,"Xu, Zefan",2024-06-21,"Makefile: arrange c++ sources to fix compilation\n\nSparse memory needs src/memory/sparseram.cpp but it was not included when CONFIG_SHARE is enabled. Also, the variable name for c++ directory and file lists are improper.\n\nThis patch rewrites the generation of c++ source file list.",1,0.9994839429855348,SHARE,,0,unknown,other,NEMU.json,repos/nemu
NEMU,,fd4b252b57cbf72383b3ecff5774d73699bd2bc9,,"Xu, Zefan",2024-06-29,defconfig: fix wrong setting in riscv64-xs-cpt_defconfig (#373)\n\nThe `CONFIG_` prefix of `RV_PMP_ENTRY_16` was lost in riscv64-xs-cpt_defconfig. This patch fixes it.,1,0.9997311234474182,RV_PMP_ENTRY_16,,0,unknown,other,NEMU.json,repos/nemu
NEMU,,6cfbf67afb4e4bdb1016a2a3f88ee267bd374d92,,chengguanghui,2024-06-28,rv64: fixed medeleg\n\n * Medeleg(EX_BP) can be written when `CONFIG_RV_SDTRIG` is off.,1,0.9997344613075256,RV_SDTRIG,,0,unknown,other,NEMU.json,repos/nemu
NEMU,,b9c72c648279f789e4e30619c860cc0ed66ba12d,,shinezyy,2024-07-24,"rv64: mark misa.B=1 when RVB is enabled; CI enhancement (#397)\n\n- Mark RVB in misa when RVB is enabled.\n- Unify spike ref so used for RVV and RVH tests.\n- Add CI running OpenSBI+Linux+Vectorized_h264 with Spike DiffTest,\nwhich ensure basic RVH and RVV works.\n- To prevent mistakenly breaking difftest (as DUT), this patch add\nan failed testcase into CI to make sure difftest is working as expected.\nThe failed testcase compare NEMU with RVV agnostic enabled against\nspike (with no agnostic), which should always fail and should\nprint something like\n`right =  .... , wrong =  ffffffffffffffff_ffffffff00000003`",1,0.9785087704658508,"RVB, RVH, RVV",,0,unknown,other,NEMU.json,repos/nemu
NEMU,,2b8cbe72d18c3e07581ffb8fc7c1af18f0383172,,"Xu, Zefan",2024-08-17,"PMP: fix compilation issue when PMP support is disabled.\n\nWhen PMP suppot is disabled, there is no CONFIG_PMP_GRANULARITY anymore, but some part of pmp source code are still active and require that constant. This patch enclose this code with `#ifdef` to resolve this issue.",1,0.9997522234916688,PMP_GRANULARITY,,0,unknown,other,NEMU.json,repos/nemu
NEMU,,ca122ed09bc224b949ff4ed7c3e24be186ffe8fa,,Xiaokun-Pei,2024-08-27,"priv, RVH: fix the bug about virtual instrucion when HS/VS CSRs are accessed when v is valid (#471)",1,0.9997251629829408,RVH,,0,unknown,other,NEMU.json,repos/nemu
NEMU,,ee5ae60d60b5738a5baac09e69cc620c44877e1d,,Xiaokun-Pei,2024-08-30,"fix(priv, RVH): add the check of r/w hgatp when tvm is valid and priv is HS (#485)",1,0.999643087387085,RVH,,0,unknown,other,NEMU.json,repos/nemu
NEMU,,6573317ee77818c3f209875bac5801d0a2189fdd,,"Xu, Zefan",2024-08-31,"fix(cpu-exec): capture instr for mtval in perf_opt (#489)\n\nNEMU updates cpu.instr every instruction only if PERF_OPT is disabled, so that *tval could not get proper instuction info in PERF_OPT mode. This patch update cpu.instr in update_global() function, so that cpu.instr could be udpated properly without performance degradation.",1,0.9990471005439758,PERF_OPT,,0,unknown,other,NEMU.json,repos/nemu
NEMU,,402ae4105f694a574ba58ad40d9e19592edb8f4b,,peixiaokun,2024-08-31,"fix(mmu, RVH): Enable translation when hlsv is executed in M-mode",1,0.9997265934944152,RVH,,0,unknown,other,NEMU.json,repos/nemu
NEMU,,23f6ffeba3db56c1f33a382aa0ed9671f38cd4e5,,peixiaokun,2024-09-04,"fix(mmu, RVH): Enable translation when hlsv is executed in M-mode",1,0.9997265934944152,RVH,,0,unknown,other,NEMU.json,repos/nemu
NEMU,,a30d2bdd0d63aee48ef68c19a856f45d2e7fc800,,Xiaokun-Pei,2024-09-04,"fix(priv, RVH): delete the legacy print information (#503)",1,0.999658465385437,RVH,,0,unknown,other,NEMU.json,repos/nemu
NEMU,,6a881b1a9ec42ef22aa738242b04fe1ee20fb05d,,Xiaokun-Pei,2024-09-09,"fix(mmu, RVH): s2xlate which support VS-stage is load rather than original access type (#512)\n\n* fix(mmu, RVH): s2xlate which support VS-stage is load rather than original access type\n\n* add param to paddr_read\n\n* add param to paddr_read in serializer.cpp",1,0.9996743202209472,RVH,,0,unknown,other,NEMU.json,repos/nemu
NEMU,,5f47fb6d5a511e6fc32514fd6d770d9b8be97f18,,Xiaokun-Pei,2024-09-13,"fix(mmu, RVH): fix the bug that ppn moves to the left and the high bit disappears (#521)",1,0.9997372031211852,RVH,,0,unknown,other,NEMU.json,repos/nemu
NEMU,,5ed436e6cbbfe0753a955bb7036f5017d2fa5e1a,,NewPaulWalker,2024-09-20,"fix(imsic): fix priv check when access imsic. (#533)\n\n* There is no need to check hstatus.VGEIN when writing hstatus.\n* Exception will be raised if accessing the regs by vsireg in IMSIC range when hstatus.VGEIN is out of range([0, GEILEN]).",1,0.9997122883796692,GEILEN,,0,unknown,other,NEMU.json,repos/nemu
NEMU,,7cdf3fde3bd86696f9174901b7750ade671fef22,,Yinan Xu,2024-10-29,fix(ref): use uint64_t for the loop iterator (#609)\n\nCONFIG_MSIZE may be wider than 32-bit.,1,0.9997296929359436,MSIZE,,0,unknown,other,NEMU.json,repos/nemu
NEMU,,eed0af69a621f9384bb665cf3aa4fbc5e46acbaf,,"Xu, Zefan",2024-11-22,"fix(cpu-exec): record last insts when PERF_OPT disabled (#675)\n\nPerviously, function iqueue_commit is only called in perf_opt exec(). This caused that the record last insts function does not work when PERF_OPT.",1,0.9997393488883972,PERF_OPT,,0,unknown,other,NEMU.json,repos/nemu
NEMU,,e26815986902693f685bc3656630d669a2a7b05b,,Kunlin You,2024-12-15,"fix(store_log): rewrite store_log with cpp stack to avoid overflow (#721)\n\nWhen enable Replay feature for DiffTest, we will record origin data\nbefore paddr_write, and rewrite them in reverse order to restore\nmemory state when check squashed error, which support us to rerun\nREF with original state for more detailed bug report.\n\nPrevious we use a fixed array to record store_log (length 1024 by\ndefault). However, when XS run with RVV and Squashed Difftest, REF\nmay write memory too many times between checks, which cause array\noverflow. This change use cpp stack to avoid that.",1,0.9977805018424988,RVV,,0,unknown,other,NEMU.json,repos/nemu
NEMU,,c76d68ab89f0db2a1f1131350a98e0597df836a3,,"Xu, Zefan",2024-12-19,"fix(rtl): incorrect usage of rtl_jr in other rtl (#730)\n\nrtl_j, rtl_jr and rtl_jrelop are special rtl that could not only change\nguest's (workload's) execution flow but also affect host's (NEMU's)\nexecution flow. They are defined seperately in PERF_OPT mode (as marcos\nin cpu-exec.c) and normal mode (as functions in rtl-basic.h). They are\nrestricted to being used only directly within EHelper.\n\nrtl_trap contained some legacy code where `rtl_jr` was used incorrectly.\nThis patch removes that improper usages of rtl_jr. Each call to rtl_trap\nare reviewed to make sure its functionality remains unaffected. Now,\nevery EHelper that calls rtl_trap also calls rtl_priv_jr afterward.\n(Although mips32 has already been broken and abandoned, a rtl_priv_jr is\nadded to EHelper of syscall to keep consistency)",1,0.9995960593223572,PERF_OPT,,0,unknown,other,NEMU.json,repos/nemu
NEMU,,8333e854c25f6f7b81962fed697123358d232471,,xyyy1420,2025-01-03,fix(flash): reprocess 'CONFIG_FLASH_IMG_PATH' with realpath (#756)\n\n* fix(flash image path): reprocess 'CONFIG_FLASH_IMG_PATH' with realpath\n\nSigned-off-by: jiaxiaoyu <xyyy1420@gmail.com>,1,0.8407717943191528,FLASH_IMG_PATH,,0,unknown,other,NEMU.json,repos/nemu
NEMU,,8f82511e5cd175b239b9ee012d006327c4d0aaa7,,Jiuyue Ma,2025-02-09,"fix(priv,exception): Raise exception for unsupported priv-op if REPORT_ILLEGAL_INSTR was disabled\n\nSigned-off-by: Jiuyue Ma <majiuyue@bosc.ac.cn>",1,0.9996987581253052,REPORT_ILLEGAL_INSTR,,0,unknown,other,NEMU.json,repos/nemu
NEMU,,48784b2073d8787f4314cd07fa40a2f0b50178e2,,Anzooooo,2025-03-26,"fix(mmu, RVH): fix multi-core address translation",1,0.9997270703315736,RVH,,0,unknown,other,NEMU.json,repos/nemu
NEMU,,055bb62cfdfab1a98041e15e64849a77837b2631,,"Xu, Zefan",2025-06-09,"fix(intr): move definitions out of EHelper headers to avoid nested functions\n\nPreviously, some functions were defined in header files such as rvintrin.h and crypto_impl.h, which are included by EHelper headers like rvb/exec.h and rvk/exec.h. Additionally, a few functions were defined directly in EHelper headers such as vcfg.h and vldst.h.\n\nNEMU's use of EHelper headers is quite delicate: when PERF_OPT is disabled, EHelper headers behave as regular headers. However, when PERF_OPT is enabled, these headers are included inside a function, resulting in nested function definitions — which Clang does not accept.\n\nThis patch resolves the issue by moving the affected function definitions into separate C source files.",1,0.9849525094032288,PERF_OPT,,0,unknown,other,NEMU.json,repos/nemu
NEMU,,60feea904119b96c4bba4407e5f9418c9be0f35c,,"Xu, Zefan",2025-09-29,"fix(paddr): move PMEMBASE to higher address to avoid conflicts (#930)\n\nIn NEMU, mmap is used with MAP_FIXED to allocate guest memory starting at PMEMBASE.\nThis is intended to avoid memory leaks when NEMU is initialized multiple times to\nrun multiple workloads in a single execution. However, since MAP_FIXED\nunconditionally overwrites existing mappings, it can conflict with host allocations.\n\nWhen running an 8-core PLDM, the PLDM process uses more memory than with 4-core or\nsmaller configurations. In this case, some PLDM allocations overlapped with the\nprevious PMEMBASE (0x100000000UL, 4 GB), causing malloc() errors such as:\n\n    malloc(): invalid size (unsorted)\n\nThis patch moves PMEMBASE to a much higher address (0x700000000000UL, 112 TB),\nwhich alleviates the conflict.\n\nIn the long term, NEMU should implement a proper memory recycling mechanism to\nremove the reliance on MAP_FIXED. This improvement is left for future work.",1,0.9993784427642822,MBASE,,0,unknown,other,NEMU.json,repos/nemu
