$comment
	File created using the following command:
		vcd file Parte-F.msim.vcd -direction
$end
$date
	Mon Nov 03 19:53:10 2025
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module I2C_Bloques_vlg_vec_tst $end
$var reg 1 ! Hab_Dato $end
$var reg 1 " Hab_Dir $end
$var reg 1 # SCL $end
$var reg 1 $ SDA $end
$var wire 1 % fin_dato [2] $end
$var wire 1 & fin_dato [1] $end
$var wire 1 ' fin_dato [0] $end
$var wire 1 ( fin_dir [2] $end
$var wire 1 ) fin_dir [1] $end
$var wire 1 * fin_dir [0] $end
$var wire 1 + soy $end
$var wire 1 , sampler $end
$scope module i1 $end
$var wire 1 - gnd $end
$var wire 1 . vcc $end
$var wire 1 / unknown $end
$var tri1 1 0 devclrn $end
$var tri1 1 1 devpor $end
$var tri1 1 2 devoe $end
$var wire 1 3 soy~output_o $end
$var wire 1 4 fin_dato[2]~output_o $end
$var wire 1 5 fin_dato[1]~output_o $end
$var wire 1 6 fin_dato[0]~output_o $end
$var wire 1 7 fin_dir[2]~output_o $end
$var wire 1 8 fin_dir[1]~output_o $end
$var wire 1 9 fin_dir[0]~output_o $end
$var wire 1 : SDA~input_o $end
$var wire 1 ; REG7BITS|LPM_SHIFTREG_component|dffs[1]~feeder_combout $end
$var wire 1 < REG7BITS|LPM_SHIFTREG_component|dffs[2]~feeder_combout $end
$var wire 1 = REG7BITS|LPM_SHIFTREG_component|dffs[3]~feeder_combout $end
$var wire 1 > REG7BITS|LPM_SHIFTREG_component|dffs[4]~feeder_combout $end
$var wire 1 ? REG7BITS|LPM_SHIFTREG_component|dffs[5]~feeder_combout $end
$var wire 1 @ comparador|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]~0_combout $end
$var wire 1 A SCL~input_o $end
$var wire 1 B Hab_Dato~input_o $end
$var wire 1 C AND2~combout $end
$var wire 1 D AND2~clkctrl_outclk $end
$var wire 1 E CONT_MOD8|LPM_COUNTER_component|auto_generated|counter_comb_bita0~combout $end
$var wire 1 F CONT_MOD8|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT $end
$var wire 1 G CONT_MOD8|LPM_COUNTER_component|auto_generated|counter_comb_bita1~combout $end
$var wire 1 H CONT_MOD8|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT $end
$var wire 1 I CONT_MOD8|LPM_COUNTER_component|auto_generated|counter_comb_bita2~combout $end
$var wire 1 J Hab_Dir~input_o $end
$var wire 1 K AND1~combout $end
$var wire 1 L AND1~clkctrl_outclk $end
$var wire 1 M CONT_MOD7|LPM_COUNTER_component|auto_generated|trigger_mux_w[1]~1_combout $end
$var wire 1 N CONT_MOD7|LPM_COUNTER_component|auto_generated|trigger_mux_w[0]~2_combout $end
$var wire 1 O CONT_MOD7|LPM_COUNTER_component|auto_generated|trigger_mux_w[2]~0_combout $end
$var wire 1 P comparador|LPM_COMPARE_component|auto_generated|aneb_result_wire [0] $end
$var wire 1 Q REG7BITS|LPM_SHIFTREG_component|dffs [6] $end
$var wire 1 R REG7BITS|LPM_SHIFTREG_component|dffs [5] $end
$var wire 1 S REG7BITS|LPM_SHIFTREG_component|dffs [4] $end
$var wire 1 T REG7BITS|LPM_SHIFTREG_component|dffs [3] $end
$var wire 1 U REG7BITS|LPM_SHIFTREG_component|dffs [2] $end
$var wire 1 V REG7BITS|LPM_SHIFTREG_component|dffs [1] $end
$var wire 1 W REG7BITS|LPM_SHIFTREG_component|dffs [0] $end
$var wire 1 X CONT_MOD8|LPM_COUNTER_component|auto_generated|counter_reg_bit [2] $end
$var wire 1 Y CONT_MOD8|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] $end
$var wire 1 Z CONT_MOD8|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] $end
$var wire 1 [ CONT_MOD7|LPM_COUNTER_component|auto_generated|counter_reg_bit [2] $end
$var wire 1 \ CONT_MOD7|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] $end
$var wire 1 ] CONT_MOD7|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
1"
0#
1$
0'
0&
0%
0*
0)
0(
0+
x,
0-
1.
x/
10
11
12
03
04
05
06
07
08
09
1:
0;
0<
0=
0>
0?
1@
0A
0B
0C
0D
1E
0F
0G
1H
0I
1J
0K
0L
0M
1N
0O
1P
0W
0V
0U
0T
0S
0R
0Q
0Z
0Y
0X
0]
0\
0[
$end
#25000
1#
1A
0,
1K
1L
1W
1]
1;
0N
1M
19
1*
#50000
0#
0A
1,
0K
0L
#75000
1#
1A
0,
1K
1L
1V
0]
1\
1<
1N
09
18
0*
1)
#100000
0#
0A
1,
0K
0L
#125000
1#
1A
0,
1K
1L
1U
1]
1=
1O
0N
0M
19
1*
#150000
0#
0A
1,
0K
0L
#175000
1#
1A
0,
1K
1L
1T
1[
0]
0\
1>
1N
17
09
08
1(
0*
0)
#200000
0#
0A
1,
0K
0L
#225000
1#
1A
0,
1K
1L
1S
1]
1?
0N
1M
19
1*
#250000
0#
0A
1,
0K
0L
#275000
1#
1A
0,
1K
1L
1R
0]
1\
0O
0M
09
18
0*
1)
#300000
0#
0A
1,
0K
0L
#325000
1#
1A
0,
1K
1L
1Q
0[
0\
1N
07
08
0(
0)
#350000
0#
0A
1,
0K
0L
#375000
1#
1A
0,
1K
1L
1]
0N
1M
19
1*
#390000
0$
0:
1,
#400000
0#
0A
0,
0K
0L
#425000
1#
1A
1,
1K
1L
0W
0]
1\
0;
1N
09
18
0*
1)
#450000
0#
0A
0,
0K
0L
#475000
1#
1A
1,
1K
1L
0V
1]
0<
1O
0N
0M
19
1*
#500000
0#
0A
0,
0K
0L
#525000
1#
1A
1,
1K
1L
0U
1[
0]
0\
0=
1N
17
09
08
1(
0*
0)
#550000
0#
0A
0,
0K
0L
#575000
1#
1A
1,
1K
1L
0T
1]
0>
0N
1M
19
1*
#600000
0#
0A
0,
0K
0L
#625000
1#
1A
1,
1K
1L
0S
0]
1\
0?
0O
0M
09
18
0*
1)
#630000
0"
0J
0,
0K
0L
#650000
0#
0A
1,
#675000
1#
1A
0,
#700000
0#
0A
1,
#725000
1#
1A
0,
#750000
0#
0A
1,
#775000
1#
1A
0,
#800000
0#
0A
1,
#825000
1#
1A
0,
#850000
0#
0A
1,
#875000
1#
1A
0,
#900000
0#
0A
1,
#925000
1#
1A
0,
#950000
0#
0A
1,
#975000
1#
1A
0,
#1000000
