<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>STM32F100xE HAL User Manual: AHB Clock Source</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">STM32F100xE HAL User Manual
   
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#define-members">Defines</a>  </div>
  <div class="headertitle">
<div class="title">AHB Clock Source</div>  </div>
<div class="ingroups"><a class="el" href="group__RCC__Exported__Constants.html">RCC Exported Constants</a></div></div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="define-members"></a>
Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__AHB__Clock__Source.html#ga226f5bf675015ea677868132b6b83494">RCC_SYSCLK_DIV1</a>&#160;&#160;&#160;RCC_CFGR_HPRE_DIV1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__AHB__Clock__Source.html#gac37c0610458a92e3cb32ec81014625c3">RCC_SYSCLK_DIV2</a>&#160;&#160;&#160;RCC_CFGR_HPRE_DIV2</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__AHB__Clock__Source.html#ga6fd3652d6853563cdf388a4386b9d22f">RCC_SYSCLK_DIV4</a>&#160;&#160;&#160;RCC_CFGR_HPRE_DIV4</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__AHB__Clock__Source.html#ga7def31373854ba9c72bb76b1d13e3aad">RCC_SYSCLK_DIV8</a>&#160;&#160;&#160;RCC_CFGR_HPRE_DIV8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__AHB__Clock__Source.html#ga895462b261e03eade3d0139cc1327a51">RCC_SYSCLK_DIV16</a>&#160;&#160;&#160;RCC_CFGR_HPRE_DIV16</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__AHB__Clock__Source.html#ga73814b5a7ee000687ec8334637ca5b14">RCC_SYSCLK_DIV64</a>&#160;&#160;&#160;RCC_CFGR_HPRE_DIV64</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__AHB__Clock__Source.html#ga43eddf4d4160df30548a714dce102ad8">RCC_SYSCLK_DIV128</a>&#160;&#160;&#160;RCC_CFGR_HPRE_DIV128</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__AHB__Clock__Source.html#ga94956d6e9c3a78230bf660b838f987e2">RCC_SYSCLK_DIV256</a>&#160;&#160;&#160;RCC_CFGR_HPRE_DIV256</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__AHB__Clock__Source.html#gabe18a9d55c0858bbfe3db657fb64c76d">RCC_SYSCLK_DIV512</a>&#160;&#160;&#160;RCC_CFGR_HPRE_DIV512</td></tr>
</table>
<hr/><h2>Define Documentation</h2>
<a class="anchor" id="ga226f5bf675015ea677868132b6b83494"></a><!-- doxytag: member="stm32f1xx_hal_rcc.h::RCC_SYSCLK_DIV1" ref="ga226f5bf675015ea677868132b6b83494" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group__RCC__AHB__Clock__Source.html#ga226f5bf675015ea677868132b6b83494">RCC_SYSCLK_DIV1</a>&#160;&#160;&#160;RCC_CFGR_HPRE_DIV1</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SYSCLK not divided </p>

<p>Definition at line <a class="el" href="stm32f1xx__hal__rcc_8h_source.html#l00204">204</a> of file <a class="el" href="stm32f1xx__hal__rcc_8h_source.html">stm32f1xx_hal_rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga43eddf4d4160df30548a714dce102ad8"></a><!-- doxytag: member="stm32f1xx_hal_rcc.h::RCC_SYSCLK_DIV128" ref="ga43eddf4d4160df30548a714dce102ad8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group__RCC__AHB__Clock__Source.html#ga43eddf4d4160df30548a714dce102ad8">RCC_SYSCLK_DIV128</a>&#160;&#160;&#160;RCC_CFGR_HPRE_DIV128</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SYSCLK divided by 128 </p>

<p>Definition at line <a class="el" href="stm32f1xx__hal__rcc_8h_source.html#l00210">210</a> of file <a class="el" href="stm32f1xx__hal__rcc_8h_source.html">stm32f1xx_hal_rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga895462b261e03eade3d0139cc1327a51"></a><!-- doxytag: member="stm32f1xx_hal_rcc.h::RCC_SYSCLK_DIV16" ref="ga895462b261e03eade3d0139cc1327a51" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group__RCC__AHB__Clock__Source.html#ga895462b261e03eade3d0139cc1327a51">RCC_SYSCLK_DIV16</a>&#160;&#160;&#160;RCC_CFGR_HPRE_DIV16</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SYSCLK divided by 16 </p>

<p>Definition at line <a class="el" href="stm32f1xx__hal__rcc_8h_source.html#l00208">208</a> of file <a class="el" href="stm32f1xx__hal__rcc_8h_source.html">stm32f1xx_hal_rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac37c0610458a92e3cb32ec81014625c3"></a><!-- doxytag: member="stm32f1xx_hal_rcc.h::RCC_SYSCLK_DIV2" ref="gac37c0610458a92e3cb32ec81014625c3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group__RCC__AHB__Clock__Source.html#gac37c0610458a92e3cb32ec81014625c3">RCC_SYSCLK_DIV2</a>&#160;&#160;&#160;RCC_CFGR_HPRE_DIV2</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SYSCLK divided by 2 </p>

<p>Definition at line <a class="el" href="stm32f1xx__hal__rcc_8h_source.html#l00205">205</a> of file <a class="el" href="stm32f1xx__hal__rcc_8h_source.html">stm32f1xx_hal_rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga94956d6e9c3a78230bf660b838f987e2"></a><!-- doxytag: member="stm32f1xx_hal_rcc.h::RCC_SYSCLK_DIV256" ref="ga94956d6e9c3a78230bf660b838f987e2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group__RCC__AHB__Clock__Source.html#ga94956d6e9c3a78230bf660b838f987e2">RCC_SYSCLK_DIV256</a>&#160;&#160;&#160;RCC_CFGR_HPRE_DIV256</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SYSCLK divided by 256 </p>

<p>Definition at line <a class="el" href="stm32f1xx__hal__rcc_8h_source.html#l00211">211</a> of file <a class="el" href="stm32f1xx__hal__rcc_8h_source.html">stm32f1xx_hal_rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6fd3652d6853563cdf388a4386b9d22f"></a><!-- doxytag: member="stm32f1xx_hal_rcc.h::RCC_SYSCLK_DIV4" ref="ga6fd3652d6853563cdf388a4386b9d22f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group__RCC__AHB__Clock__Source.html#ga6fd3652d6853563cdf388a4386b9d22f">RCC_SYSCLK_DIV4</a>&#160;&#160;&#160;RCC_CFGR_HPRE_DIV4</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SYSCLK divided by 4 </p>

<p>Definition at line <a class="el" href="stm32f1xx__hal__rcc_8h_source.html#l00206">206</a> of file <a class="el" href="stm32f1xx__hal__rcc_8h_source.html">stm32f1xx_hal_rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabe18a9d55c0858bbfe3db657fb64c76d"></a><!-- doxytag: member="stm32f1xx_hal_rcc.h::RCC_SYSCLK_DIV512" ref="gabe18a9d55c0858bbfe3db657fb64c76d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group__RCC__AHB__Clock__Source.html#gabe18a9d55c0858bbfe3db657fb64c76d">RCC_SYSCLK_DIV512</a>&#160;&#160;&#160;RCC_CFGR_HPRE_DIV512</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SYSCLK divided by 512 </p>

<p>Definition at line <a class="el" href="stm32f1xx__hal__rcc_8h_source.html#l00212">212</a> of file <a class="el" href="stm32f1xx__hal__rcc_8h_source.html">stm32f1xx_hal_rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga73814b5a7ee000687ec8334637ca5b14"></a><!-- doxytag: member="stm32f1xx_hal_rcc.h::RCC_SYSCLK_DIV64" ref="ga73814b5a7ee000687ec8334637ca5b14" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group__RCC__AHB__Clock__Source.html#ga73814b5a7ee000687ec8334637ca5b14">RCC_SYSCLK_DIV64</a>&#160;&#160;&#160;RCC_CFGR_HPRE_DIV64</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SYSCLK divided by 64 </p>

<p>Definition at line <a class="el" href="stm32f1xx__hal__rcc_8h_source.html#l00209">209</a> of file <a class="el" href="stm32f1xx__hal__rcc_8h_source.html">stm32f1xx_hal_rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7def31373854ba9c72bb76b1d13e3aad"></a><!-- doxytag: member="stm32f1xx_hal_rcc.h::RCC_SYSCLK_DIV8" ref="ga7def31373854ba9c72bb76b1d13e3aad" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group__RCC__AHB__Clock__Source.html#ga7def31373854ba9c72bb76b1d13e3aad">RCC_SYSCLK_DIV8</a>&#160;&#160;&#160;RCC_CFGR_HPRE_DIV8</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SYSCLK divided by 8 </p>

<p>Definition at line <a class="el" href="stm32f1xx__hal__rcc_8h_source.html#l00207">207</a> of file <a class="el" href="stm32f1xx__hal__rcc_8h_source.html">stm32f1xx_hal_rcc.h</a>.</p>

</div>
</div>
</div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Tue May 14 2019 08:53:48 for STM32F100xE HAL User Manual by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
