<!DOCTYPE html>
<html lang="en"><head><meta charset="UTF-8" /><title>DBLP: 30. ISCA 2003</title><link href="http://dblp.dagstuhl.de/css/dblp-classic-2012-01-04.css" rel="stylesheet" type="text/css" /></head><body><!-- banner -->
<div id="banner">
<!--[if lt IE 9]><div class="message fancy" data-version="2014-01-01">Sorry, but you need <a href="http://windows.microsoft.com/en-us/internet-explorer/download-ie">Internet Explorer 9 or newer</a> to view our pages without any error. Please upgrade your web browser.</div><![endif]-->
<div class="message fancy" data-version="2014-02-13">These are the <strong>new dblp web pages</strong>. We hope that you will find the new and improved functions of this site useful.<br/>If you experience any trouble or if you do have any comments <a href="mailto:dblp-website@dagstuhl.de">please let us know!</a></div>
</div>
<div class="llogo"><a href="http://dblp.dagstuhl.de/db/"><img alt="dblp computer science bibliography" src="http://dblp.dagstuhl.de/img/classic/Logo.gif" height="60" width="170" style="border:0px" /></a></div>
<div class="rlogo"><a href="http://www.uni-trier.de"><img alt="University of Trier" src="http://dblp.dagstuhl.de/img/classic/logo_universitaet-trier.gif" height="48" width="215" style="border:0px" /></a></div>
<div class="clogo"><a href="http://www.dagstuhl.de/"><img alt="Schloss Dagstuhl LZI" src="http://dblp.dagstuhl.de/img/classic/lzi_logo.gif" height="56" width="251" style="border:0px" /></a></div>
<h1 id="db/conf/isca/isca2003">30. ISCA 2003:
San Diego, California, USA</h1>
<p>Listing of the <a href="http://dblp.dagstuhl.de/db/">DBLP Bibliography Server</a> - <a href="http://dblp.dagstuhl.de/faq/">FAQ</a><br />Other views: <a href="http://dblp.dagstuhl.de/db/ht/conf/isca/isca2003">modern</a><br />Other mirrors: <a href="http://dblp1.uni-trier.de/db/conf/isca/isca2003">Trier I</a> - <a href="http://dblp.uni-trier.de/db/hc/conf/isca/isca2003">Trier II</a> - <a href="http://dblp.dagstuhl.de/db/hc/conf/isca/isca2003">Dagstuhl</a><br /></p><hr />
<p><a href="http://dblp.dagstuhl.de//db/conf/isca/index.html">back to ISCA</a></p>


<ul>
</ul>




<h2>Thermal and Energy-Aware Microarchitectures</h2>
 

<ul>
<li id="SkadronSHVST03"><a href="http://dblp.dagstuhl.de/pers/hc/s/Skadron:Kevin">Kevin Skadron</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Stan:Mircea_R=">Mircea R. Stan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Huang:Wei">Wei Huang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/Velusamy:Sivakumar">Sivakumar Velusamy</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sankaranarayanan:Karthik">Karthik Sankaranarayanan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Tarjan:David">David Tarjan</a>:<br /><b>Temperature-Aware Microarchitecture.</b> 2-13<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2003.1206984"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/SkadronSHVST03.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/SkadronSHVST03.xml">XML</a></small></small></li>
<li id="MagklisSSAD03"><a href="http://dblp.dagstuhl.de/pers/hc/m/Magklis:Grigorios">Grigorios Magklis</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Scott:Michael_L=">Michael L. Scott</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Semeraro:Greg">Greg Semeraro</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Albonesi:David_H=">David H. Albonesi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Dropsho:Steve">Steve Dropsho</a>:<br /><b>Profile-Based Dynamic Voltage and Frequency Scaling for a Multiple Clock Domain Microprocessor.</b> 14-25<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2003.1206985"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/MagklisSSAD03.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/MagklisSSAD03.xml">XML</a></small></small></li>
</ul>



<h2>Processor Architecture</h2>
 

<ul>
<li id="KimL03"><a href="http://dblp.dagstuhl.de/pers/hc/k/Kim:Ilhyun">Ilhyun Kim</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lipasti:Mikko_H=">Mikko H. Lipasti</a>:<br /><b>Half-Price Architecture.</b> 28-38<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2003.1206986"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/KimL03.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/KimL03.xml">XML</a></small></small></li>
<li id="ParkFV03"><a href="http://dblp.dagstuhl.de/pers/hc/p/Park:Il">Il Park</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Falsafi:Babak">Babak Falsafi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/Vijaykumar:T=_N=">T. N. Vijaykumar</a>:<br /><b>Iimplicitly-Multithreaded Processors.</b> 39-50<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2003.1206987"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/ParkFV03.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/ParkFV03.xml">XML</a></small></small></li>
</ul>



<h2>Subsetting SPEC When Measuring Results:
Valid or Manipulative?</h2>
 

<ul>
<li id="Citron03"><a href="http://dblp.dagstuhl.de/pers/hc/c/Citron:Daniel">Daniel Citron</a>:<br /><b>MisSPECulation: Partial and Misleading Use of SPEC CPU2000 in Computer Architecture Conferences.</b> 52-59<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2003.1206988"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/Citron03.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/Citron03.xml">XML</a></small></small></li>
</ul>



<h2>Microarchitecture Techniques</h2>
 

<ul>
<li id="TsengA03"><a href="http://dblp.dagstuhl.de/pers/hc/t/Tseng:Jessica_H=">Jessica H. Tseng</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Asanovic:Krste">Krste Asanovic</a>:<br /><b>Banked Multiported Register Files for High-Frequency Superscalar Microprocessors.</b> 62-71<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2003.1206989"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/TsengA03.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/TsengA03.xml">XML</a></small></small></li>
<li id="PowellV03"><a href="http://dblp.dagstuhl.de/pers/hc/p/Powell:Michael_D=">Michael D. Powell</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/Vijaykumar:T=_N=">T. N. Vijaykumar</a>:<br /><b>Pipeline Damping: A Microarchitectural Technique to Reduce Inductive Noise in Supply Voltage.</b> 72-83<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2003.1206990"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/PowellV03.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/PowellV03.xml">XML</a></small></small></li>
<li id="WunderlichWFH03"><a href="http://dblp.dagstuhl.de/pers/hc/w/Wunderlich:Roland_E=">Roland E. Wunderlich</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Wenisch:Thomas_F=">Thomas F. Wenisch</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Falsafi:Babak">Babak Falsafi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hoe:James_C=">James C. Hoe</a>:<br /><b>SMARTS: Accelerating Microarchitecture Simulation via Rigorous Statistical Sampling.</b> 84-95<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2003.1206991"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/WunderlichWFH03.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/WunderlichWFH03.xml">XML</a></small></small></li>
</ul>



<h2>Recovery and Replay</h2>
 

<ul>
<li id="GomaaSPV03"><a href="http://dblp.dagstuhl.de/pers/hc/g/Gomaa:Mohamed_A=">Mohamed A. Gomaa</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Scarbrough:Chad">Chad Scarbrough</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Pomeranz:Irith">Irith Pomeranz</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/Vijaykumar:T=_N=">T. N. Vijaykumar</a>:<br /><b>Transient-Fault Recovery for Chip Multiprocessors.</b> 98-109<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2003.1206992"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/GomaaSPV03.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/GomaaSPV03.xml">XML</a></small></small></li>
<li id="PrvulovicT03"><a href="http://dblp.dagstuhl.de/pers/hc/p/Prvulovic:Milos">Milos Prvulovic</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Torrellas:Josep">Josep Torrellas</a>:<br /><b>ReEnact: Using Thread-Level Speculation Mechanisms to Debug Data Races in Multithreaded Codes.</b> 110-121<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2003.1206993"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/PrvulovicT03.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/PrvulovicT03.xml">XML</a></small></small></li>
<li id="XuBH03"><a href="http://dblp.dagstuhl.de/pers/hc/x/Xu:Min">Min Xu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Bod=iacute=k:Rastislav">Rastislav Bod&#237;k</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hill:Mark_D=">Mark D. Hill</a>:<br /><b>A &#34;Flight Data Recorder&#34; for Enabling Full-System Multiprocessor Deterministic Replay.</b> 122-133<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2003.1206994"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/XuBH03.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/XuBH03.xml">XML</a></small></small></li>
</ul>



<h2>Energy-Saving Designs</h2>
 

<ul>
<li id="ZhangVN03"><a href="http://dblp.dagstuhl.de/pers/hc/z/Zhang:Chuanjun">Chuanjun Zhang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/Vahid:Frank">Frank Vahid</a>, <a href="http://dblp.dagstuhl.de/pers/hc/n/Najjar:Walid_A=">Walid A. Najjar</a>:<br /><b>A Highly-Configurable Cache Architecture for Embedded Systems.</b> 136-146<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2003.1206995"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/ZhangVN03.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/ZhangVN03.xml">XML</a></small></small></li>
<li id="BuyuktosunogluKAB03"><a href="http://dblp.dagstuhl.de/pers/hc/b/Buyuktosunoglu:Alper">Alper Buyuktosunoglu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Karkhanis:Tejas">Tejas Karkhanis</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Albonesi:David_H=">David H. Albonesi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Bose:Pradip">Pradip Bose</a>:<br /><b>Energy Efficient Co-Adaptive Instruction Fetch and Issue.</b> 147-156<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2003.1206996"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/BuyuktosunogluKAB03.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/BuyuktosunogluKAB03.xml">XML</a></small></small></li>
<li id="HuangRT03"><a href="http://dblp.dagstuhl.de/pers/hc/h/Huang:Michael_C=">Michael C. Huang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Renau:Jose">Jose Renau</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Torrellas:Josep">Josep Torrellas</a>:<br /><b>Positional Adaptation of Processors: Application to Energy Reduction.</b> 157-168<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2003.1206997"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/HuangRT03.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/HuangRT03.xml">XML</a></small></small></li>
<li id="GurumurthiSKF03"><a href="http://dblp.dagstuhl.de/pers/hc/g/Gurumurthi:Sudhanva">Sudhanva Gurumurthi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sivasubramaniam:Anand">Anand Sivasubramaniam</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kandemir:Mahmut_T=">Mahmut T. Kandemir</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Franke:Hubertus">Hubertus Franke</a>:<br /><b>DRPM: Dynamic Speed Control for Power Mangagement in Server Class Disks.</b> 169-179<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2003.1206998"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/GurumurthiSKF03.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/GurumurthiSKF03.xml">XML</a></small></small></li>
</ul>



<h2>Interconnects and Multiprocessors</h2>
 

<ul>
<li id="MartinHW03"><a href="http://dblp.dagstuhl.de/pers/hc/m/Martin:Milo_M=_K=">Milo M. K. Martin</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hill:Mark_D=">Mark D. Hill</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Wood:David_A=">David A. Wood</a>:<br /><b>Token Coherence: Decoupling Performance and Correctness.</b> 182-193<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2003.1206999"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/MartinHW03.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/MartinHW03.xml">XML</a></small></small></li>
<li id="SinghDGT03"><a href="http://dblp.dagstuhl.de/pers/hc/s/Singh:Arjun">Arjun Singh</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Dally:William_J=">William J. Dally</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gupta:Amit_K=">Amit K. Gupta</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Towles:Brian">Brian Towles</a>:<br /><b>GOAL: A Load-Balanced Adaptive Routing Algorithm for Torus Networks.</b> 194-205<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2003.1207000"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/SinghDGT03.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/SinghDGT03.xml">XML</a></small></small></li>
<li id="MartinHSHW03"><a href="http://dblp.dagstuhl.de/pers/hc/m/Martin:Milo_M=_K=">Milo M. K. Martin</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Harper:Pacia_J=">Pacia J. Harper</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sorin:Daniel_J=">Daniel J. Sorin</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hill:Mark_D=">Mark D. Hill</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Wood:David_A=">David A. Wood</a>:<br /><b>Using Destination-Set Prediction to Improve the Latency/Bandwidth Tradeoff in Shared-Memory Multiprocessors.</b> 206-217<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2003.1207001"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/MartinHSHW03.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/MartinHSHW03.xml">XML</a></small></small></li>
<li id="Cvetanovic03"><a href="http://dblp.dagstuhl.de/pers/hc/c/Cvetanovic:Zarka">Zarka Cvetanovic</a>:<br /><b>Performance Analysis of the Alpha 21364-BAsed HP GS1280 Multiprocessor.</b> 218-228<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2003.1207002"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/Cvetanovic03.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/Cvetanovic03.xml">XML</a></small></small></li>
</ul>



<h2>Front-End Scheduling</h2>
 

<ul>
<li id="OberoiS03"><a href="http://dblp.dagstuhl.de/pers/hc/o/Oberoi:Paramjit_S=">Paramjit S. Oberoi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sohi:Gurindar_S=">Gurindar S. Sohi</a>:<br /><b>Parallelism in the Front-End.</b> 230-240<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2003.1207003"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/OberoiS03.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/OberoiS03.xml">XML</a></small></small></li>
<li id="SeznecF03"><a href="http://dblp.dagstuhl.de/pers/hc/s/Seznec:Andr=eacute=">Andr&#233; Seznec</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Fraboulet:Antony">Antony Fraboulet</a>:<br /><b>Effective ahead Pipelining of Instruction Block Address Generation.</b> 241-252<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2003.1207004"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/SeznecF03.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/SeznecF03.xml">XML</a></small></small></li>
<li id="ErnstHA03"><a href="http://dblp.dagstuhl.de/pers/hc/e/Ernst:Dan">Dan Ernst</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hamel:Andrew">Andrew Hamel</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Austin:Todd_M=">Todd M. Austin</a>:<br /><b>Cyclone: A Broadcast-Free Dynamic Instruction Scheduler with Selective Replay.</b> 253-262<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2003.1207005"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/ErnstHA03.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/ErnstHA03.xml">XML</a></small></small></li>
</ul>



<h2>Clustered Processors</h2>
 

<ul>
<li id="BhargavaJ03"><a href="http://dblp.dagstuhl.de/pers/hc/b/Bhargava:Ravi">Ravi Bhargava</a>, <a href="http://dblp.dagstuhl.de/pers/hc/j/John:Lizy_Kurian">Lizy Kurian John</a>:<br /><b>Improving Dynamic Cluster Assignment for Clustered Trace Cache Processors.</b> 264-274<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2003.1207006"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/BhargavaJ03.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/BhargavaJ03.xml">XML</a></small></small></li>
<li id="BalasubramonianDA03"><a href="http://dblp.dagstuhl.de/pers/hc/b/Balasubramonian:Rajeev">Rajeev Balasubramonian</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Dwarkadas:Sandhya">Sandhya Dwarkadas</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Albonesi:David_H=">David H. Albonesi</a>:<br /><b>Dynamically Managing the Communication-Parallelism Trade-off in Future Clustered Processors.</b> 275-286<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2003.1207007"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/BalasubramonianDA03.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/BalasubramonianDA03.xml">XML</a></small></small></li>
</ul>



<h2>Network Processors</h2>
 

<ul>
<li id="SherwoodVC03"><a href="http://dblp.dagstuhl.de/pers/hc/s/Sherwood:Timothy">Timothy Sherwood</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/Varghese:George">George Varghese</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Calder:Brad">Brad Calder</a>:<br /><b>A Pipelined Memory Architecture for High Throughput Network Processors.</b> 288-299<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2003.1207008"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/SherwoodVC03.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/SherwoodVC03.xml">XML</a></small></small></li>
<li id="HasanCV03"><a href="http://dblp.dagstuhl.de/pers/hc/h/Hasan:Jahangir">Jahangir Hasan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Chandra:Satish">Satish Chandra</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/Vijaykumar:T=_N=">T. N. Vijaykumar</a>:<br /><b>Efficient Use of Memory Bandwidth to Improve Network Processor Throughput.</b> 300-311<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2003.1207009"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/HasanCV03.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/HasanCV03.xml">XML</a></small></small></li>
</ul>



<h2>Prediction</h2>
 

<ul>
<li id="ThomasFWS03"><a href="http://dblp.dagstuhl.de/pers/hc/t/Thomas:Renju">Renju Thomas</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Franklin:Manoj">Manoj Franklin</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Wilkerson:Chris">Chris Wilkerson</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Stark:Jared">Jared Stark</a>:<br /><b>Improving Branch Prediction by Dynamic Dataflow-Based Identification of Correlated Branches from a Large Global History.</b> 314-323<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2003.1207010"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/ThomasFWS03.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/ThomasFWS03.xml">XML</a></small></small></li>
<li id="ZhouFC03"><a href="http://dblp.dagstuhl.de/pers/hc/z/Zhou:Huiyang">Huiyang Zhou</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Flanagan:Jill">Jill Flanagan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Conte:Thomas_M=">Thomas M. Conte</a>:<br /><b>Detecting Global Stride Locality in Value Streams.</b> 324-335<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2003.1207011"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/ZhouFC03.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/ZhouFC03.xml">XML</a></small></small></li>
<li id="SherwoodSC03"><a href="http://dblp.dagstuhl.de/pers/hc/s/Sherwood:Timothy">Timothy Sherwood</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sair:Suleyman">Suleyman Sair</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Calder:Brad">Brad Calder</a>:<br /><b>Phase Tracking and Prediction.</b> 336-347<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2003.1207012"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/SherwoodSC03.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/SherwoodSC03.xml">XML</a></small></small></li>
</ul>



<h2>Mechanisms and Support</h2>
 

<ul>
<li id="AnantaramanSPRM03"><a href="http://dblp.dagstuhl.de/pers/hc/a/Anantaraman:Aravindh">Aravindh Anantaraman</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Seth:Kiran">Kiran Seth</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Patil:Kaustubh">Kaustubh Patil</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Rotenberg:Eric">Eric Rotenberg</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mueller:Frank">Frank Mueller</a>:<br /><b>Virtual Simple Architecture (VISA): Exceeding the Complexity Limit in Safe Real-Time Systems.</b> 350-361<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2003.1207013"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/AnantaramanSPRM03.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/AnantaramanSPRM03.xml">XML</a></small></small></li>
<li id="CorlissLR03"><a href="http://dblp.dagstuhl.de/pers/hc/c/Corliss:Marc_L=">Marc L. Corliss</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lewis:E=_Christopher">E. Christopher Lewis</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Roth:Amir">Amir Roth</a>:<br /><b>DISE: A Programmable Macro Engine for Customizing Applications.</b> 362-373<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2003.1207014"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/CorlissLR03.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/CorlissLR03.xml">XML</a></small></small></li>
<li id="OskinCCK03"><a href="http://dblp.dagstuhl.de/pers/hc/o/Oskin:Mark">Mark Oskin</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Chong:Frederic_T=">Frederic T. Chong</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Chuang:Isaac_L=">Isaac L. Chuang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kubiatowicz:John">John Kubiatowicz</a>:<br /><b>Building Quantum Wires: The Long and the Short of It.</b> 374-385<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2003.1207015"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/OskinCCK03.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/OskinCCK03.xml">XML</a></small></small></li>
</ul>



<h2>Memory Issues</h2>
 

<ul>
<li id="WangBRMW03"><a href="http://dblp.dagstuhl.de/pers/hc/w/Wang:Zhenlin">Zhenlin Wang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Burger:Doug">Doug Burger</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Reinhardt:Steven_K=">Steven K. Reinhardt</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/McKinley:Kathryn_S=">Kathryn S. McKinley</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Weems:Charles_C=">Charles C. Weems</a>:<br /><b>Guided Region Prefetching: A Cooperative Hardware/Software Approach.</b> 388-398<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2003.1207016"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/WangBRMW03.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/WangBRMW03.xml">XML</a></small></small></li>
<li id="KozyrakisP03"><a href="http://dblp.dagstuhl.de/pers/hc/k/Kozyrakis:Christoforos_E=">Christoforos E. Kozyrakis</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Patterson:David_A=">David A. Patterson</a>:<br /><b>Overcoming the Limitations of Conventional Vector Processors.</b> 399-409<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2003.1207017"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/KozyrakisP03.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/KozyrakisP03.xml">XML</a></small></small></li>
<li id="SuhKCSF03"><a href="http://dblp.dagstuhl.de/pers/hc/s/Suh:Jinwoo">Jinwoo Suh</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kim:Eun=Gyu">Eun-Gyu Kim</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Crago:Stephen_P=">Stephen P. Crago</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Srinivasan:Lakshmi">Lakshmi Srinivasan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/French:Matthew_C=">Matthew C. French</a>:<br /><b>A Performance Analysis of PIM, Stream Processing, and Tiled Processing on Memory-Intensive Signal Processing Kernels.</b> 410-419<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2003.1207018"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/SuhKCSF03.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/SuhKCSF03.xml">XML</a></small></small></li>
</ul>



<h2>Exploiting Parallelisms</h2>
 

<ul>
<li id="SankaralingamNLKHBKM03"><a href="http://dblp.dagstuhl.de/pers/hc/s/Sankaralingam:Karthikeyan">Karthikeyan Sankaralingam</a>, <a href="http://dblp.dagstuhl.de/pers/hc/n/Nagarajan:Ramadass">Ramadass Nagarajan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Liu:Haiming">Haiming Liu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kim:Changkyu">Changkyu Kim</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Huh:Jaehyuk">Jaehyuk Huh</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Burger:Doug">Doug Burger</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Keckler:Stephen_W=">Stephen W. Keckler</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Moore:Charles_R=">Charles R. Moore</a>:<br /><b>Exploiting ILP, TLP and DLP with the Polymorphous TRIPS Architecture.</b> 422-433<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2003.1207019"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/SankaralingamNLKHBKM03.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/SankaralingamNLKHBKM03.xml">XML</a></small></small></li>
<li id="ChenO03"><a href="http://dblp.dagstuhl.de/pers/hc/c/Chen:Michael_K=">Michael K. Chen</a>, <a href="http://dblp.dagstuhl.de/pers/hc/o/Olukotun:Kunle">Kunle Olukotun</a>:<br /><b>The Jrpm System for Dynamically Parallelizing Java Programs.</b> 434-445<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2003.1207020"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/ChenO03.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/ChenO03.xml">XML</a></small></small></li>
</ul>


<div class="footer"><a href="http://dblp.dagstuhl.de/db/">Home</a> | <a href="http://dblp.dagstuhl.de/db/conf/">Conferences</a> | <a href="http://dblp.dagstuhl.de/db/journals/">Journals</a> | <a href="http://dblp.dagstuhl.de/db/series/">Series</a> | <a href="http://dblp.dagstuhl.de/faq">FAQ</a> &#8212; Search: <a href="http://dblp.l3s.de">Faceted</a> | <a href="http://dblp.isearch-it-solutions.net/">Free</a> | <a href="http://www.dblp.org/search/">Complete</a> | <a href="http://dblp.dagstuhl.de/search">DBLP</a></div>

<small>Last update 2015-02-13 00:57 CET by the <a href="http://dblp.dagstuhl.de/db/about/team">DBLP Team</a> &#8212; <a href="http://opendefinition.org/"><img alt="This material is Open Data" src="http://dblp.dagstuhl.de/img/opendata.80x15.blue.png" style="position:relative; top:3px; border:0px;" /></a> Data released under the <a href="http://opendatacommons.org/licenses/by/summary/">ODC-BY&#160;1.0 license</a> &#8212; See also our <a href="http://dblp.dagstuhl.de/db/copyright">legal information page</a></small></body></html>
