<design_size title="Design Size Report">
    <item name="Total Instructions per Compilation Phase">
        <table>
            <keys size="4">Phase, Step, Instructions, Description</keys>
            <column name="Compile/Link">,   5553, After all functions are compiled and linked into a single design</column>
            <column name="">, , </column>
            <column name="Unroll/Inline">, , After user unroll and inline pragmas are applied</column>
            <column name="">(1) unroll,  10991, user unroll pragmas are applied</column>
            <column name="">(2) simplification,   6800, simplification of applied user unroll pragmas</column>
            <column name="">(3) inline,   7121, user inline pragmas are applied</column>
            <column name="">(4) simplification,   7121, simplification of applied user inline pragmas</column>
            <column name="">, , </column>
            <column name="Array/Struct">, , After user array partition and struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(1) array partition, 380023 *, user array partition pragmas are applied</column>
            <column name="">(2) simplification,  17217, simplification of applied user array partition &amp; struct aggregate/disaggregate pragmas</column>
            <column name="">(3) aggregate/disaggregate ,  17217, user struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(4) array reshape,  17217, apply array reshape pragmas</column>
            <column name="">(5) access patterns,  17731, array access pattern optmizations</column>
            <column name="">, , </column>
            <column name="Performance">, , After transformations are applied to meet performance pragma targets</column>
            <column name="">(1) loop simplification,  16903, loop and instruction simplification</column>
            <column name="">(2) parallelization,  16695, loops are unrolled or pipelined to meet performance targets</column>
            <column name="">(3) array partition,  16619, arrays are partitioned to meet performance targets</column>
            <column name="">(4) simplification,  16619, simplification of design after performance transformations</column>
            <column name="">, , </column>
            <column name="HW Transforms">, , After hardware transfomations</column>
            <column name="">(1) lowering,  16593, initial conversion to HW specific instructions</column>
            <column name="">(2) optimizations,  16650, high level synthesis optimizations</column>
        </table>
    </item>
    <item name="Instructions per Function for each Compilation Phase">
        <hiertable>
            <header size="7" col0="Function" col1="Location" col2="Compile/Link" col3="Unroll/Inline" col4="Array/Struct" col5="Performance" col6="HW Transforms"/>
            <rows>
                <row id="0" col0="kernel_nlp_slr2" col1="slr2.cpp:274" col2="5553" col3="7121" col4="17731" col5="16619" col6="16650">
                    <row id="5" col0="FT0_level0" col1="slr2.cpp:22" col2="5543" col3="7114" col4="17708" col5="16596" col6="16621">
                        <row id="7" col0="read_A_FT0" col1="slr2.cpp:116" col2="966" col3="164" col4="7543" col5="7535" col6="7539"/>
                        <row id="4" col0="read_x_FT0" col1="slr2.cpp:183" col2="909" col3="159" col4="167" col5="159" col6="160"/>
                        <row id="2" col0="compute_FT0_level0" col1="slr2.cpp:9" col2="2456" col2_disp="2,456 (2 calls)" col3="6658" col3_disp="6,658 (2 calls)" col4="7466" col4_disp="7,466 (2 calls)" col5="6198" col5_disp="6,198 (2 calls)" col6="6214" col6_disp="6,214 (2 calls)">
                            <row id="3" col0="task0_intra" col1="slr2.cpp:64" col2="30" col2_disp="  30 (2 calls)" col3="800" col3_disp=" 800 (2 calls)" col4="402" col4_disp="  402 (2 calls)" col5="402" col5_disp="  402 (2 calls)" col6="404" col6_disp="  404 (2 calls)"/>
                            <row id="6" col0="task1_intra" col1="slr2.cpp:73" col2="96" col2_disp="  96 (2 calls)" col3="5622" col3_disp="5,622 (2 calls)" col4="6020" col4_disp="6,020 (2 calls)" col5="5620" col5_disp="5,620 (2 calls)" col6="5630" col6_disp="5,630 (2 calls)"/>
                            <row id="1" col0="write_tmp_FT0" col1="slr2.cpp:244" col2="2300" col2_disp="2,300 (4 calls)" col3="208" col3_disp=" 208 (4 calls)" col4="1032" col4_disp="1,032 (4 calls)" col5="164" col5_disp="  164 (4 calls)" col6="164" col6_disp="  164 (4 calls)"/>
                        </row>
                        <row id="1" col0="write_tmp_FT0" col1="slr2.cpp:244" col2="1150" col2_disp="1,150 (2 calls)" col3="104" col3_disp=" 104 (2 calls)" col4="510" col4_disp="  510 (2 calls)" col5="78" col5_disp="   78 (2 calls)" col6="76" col6_disp="   76 (2 calls)"/>
                    </row>
                </row>
            </rows>
            <notes/>
        </hiertable>
    </item>
    <item name="Design Size Message Settings">
        <table>
            <keys size="3">Message Setting, Value, Description</keys>
            <column name="config_compile -design_size_maximum_warning">100000, Show a warning when total design instructions exceeds this value</column>
        </table>
    </item>
</design_size>

