$comment
	File created using the following command:
		vcd file Lab8.msim.vcd -direction
$end
$date
	Mon Apr 24 10:47:00 2023
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module control_vhd_vec_tst $end
$var wire 1 ! ALU_SEL [2] $end
$var wire 1 " ALU_SEL [1] $end
$var wire 1 # ALU_SEL [0] $end
$var wire 1 $ ALUMUXSEL $end
$var wire 1 % INSTRUCT [15] $end
$var wire 1 & INSTRUCT [14] $end
$var wire 1 ' INSTRUCT [13] $end
$var wire 1 ( INSTRUCT [12] $end
$var wire 1 ) INSTRUCT [11] $end
$var wire 1 * INSTRUCT [10] $end
$var wire 1 + INSTRUCT [9] $end
$var wire 1 , INSTRUCT [8] $end
$var wire 1 - INSTRUCT [7] $end
$var wire 1 . INSTRUCT [6] $end
$var wire 1 / INSTRUCT [5] $end
$var wire 1 0 INSTRUCT [4] $end
$var wire 1 1 INSTRUCT [3] $end
$var wire 1 2 INSTRUCT [2] $end
$var wire 1 3 INSTRUCT [1] $end
$var wire 1 4 INSTRUCT [0] $end
$var wire 1 5 MEMR $end
$var wire 1 6 MEMW $end
$var wire 1 7 PCSEL1 $end
$var wire 1 8 PCSEL2 $end
$var wire 1 9 REGWE $end
$var wire 1 : RFMUXSEL $end
$var wire 1 ; ZERO $end

$scope module i1 $end
$var wire 1 < gnd $end
$var wire 1 = vcc $end
$var wire 1 > unknown $end
$var wire 1 ? devoe $end
$var wire 1 @ devclrn $end
$var wire 1 A devpor $end
$var wire 1 B ww_devoe $end
$var wire 1 C ww_devclrn $end
$var wire 1 D ww_devpor $end
$var wire 1 E ww_INSTRUCT [15] $end
$var wire 1 F ww_INSTRUCT [14] $end
$var wire 1 G ww_INSTRUCT [13] $end
$var wire 1 H ww_INSTRUCT [12] $end
$var wire 1 I ww_INSTRUCT [11] $end
$var wire 1 J ww_INSTRUCT [10] $end
$var wire 1 K ww_INSTRUCT [9] $end
$var wire 1 L ww_INSTRUCT [8] $end
$var wire 1 M ww_INSTRUCT [7] $end
$var wire 1 N ww_INSTRUCT [6] $end
$var wire 1 O ww_INSTRUCT [5] $end
$var wire 1 P ww_INSTRUCT [4] $end
$var wire 1 Q ww_INSTRUCT [3] $end
$var wire 1 R ww_INSTRUCT [2] $end
$var wire 1 S ww_INSTRUCT [1] $end
$var wire 1 T ww_INSTRUCT [0] $end
$var wire 1 U ww_ZERO $end
$var wire 1 V ww_ALUMUXSEL $end
$var wire 1 W ww_PCSEL1 $end
$var wire 1 X ww_PCSEL2 $end
$var wire 1 Y ww_RFMUXSEL $end
$var wire 1 Z ww_MEMW $end
$var wire 1 [ ww_REGWE $end
$var wire 1 \ ww_MEMR $end
$var wire 1 ] ww_ALU_SEL [2] $end
$var wire 1 ^ ww_ALU_SEL [1] $end
$var wire 1 _ ww_ALU_SEL [0] $end
$var wire 1 ` \INSTRUCT[0]~input_o\ $end
$var wire 1 a \INSTRUCT[1]~input_o\ $end
$var wire 1 b \INSTRUCT[2]~input_o\ $end
$var wire 1 c \INSTRUCT[3]~input_o\ $end
$var wire 1 d \INSTRUCT[4]~input_o\ $end
$var wire 1 e \INSTRUCT[5]~input_o\ $end
$var wire 1 f \INSTRUCT[6]~input_o\ $end
$var wire 1 g \INSTRUCT[7]~input_o\ $end
$var wire 1 h \INSTRUCT[8]~input_o\ $end
$var wire 1 i \INSTRUCT[9]~input_o\ $end
$var wire 1 j \INSTRUCT[10]~input_o\ $end
$var wire 1 k \INSTRUCT[11]~input_o\ $end
$var wire 1 l \INSTRUCT[12]~input_o\ $end
$var wire 1 m \INSTRUCT[13]~input_o\ $end
$var wire 1 n \INSTRUCT[14]~input_o\ $end
$var wire 1 o \INSTRUCT[15]~input_o\ $end
$var wire 1 p \ALUMUXSEL~output_o\ $end
$var wire 1 q \PCSEL1~output_o\ $end
$var wire 1 r \PCSEL2~output_o\ $end
$var wire 1 s \RFMUXSEL~output_o\ $end
$var wire 1 t \MEMW~output_o\ $end
$var wire 1 u \REGWE~output_o\ $end
$var wire 1 v \MEMR~output_o\ $end
$var wire 1 w \ALU_SEL[0]~output_o\ $end
$var wire 1 x \ALU_SEL[1]~output_o\ $end
$var wire 1 y \ALU_SEL[2]~output_o\ $end
$var wire 1 z \ZERO~input_o\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
05
06
07
08
09
0:
1;
0<
1=
x>
1?
1@
1A
1B
1C
1D
1U
0V
0W
0X
0Y
0Z
0[
0\
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
1m
0n
0o
0p
0q
0r
0s
0t
0u
0v
1w
1x
1y
1z
0%
0&
1'
0(
0)
0*
0+
0,
0-
0.
0/
00
01
02
03
04
0E
0F
1G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
1]
1^
1_
1!
1"
1#
$end
#340000
1&
0'
0G
1F
1n
0m
#1000000
