{
  "Top": "smm",
  "RtlTop": "smm",
  "RtlPrefix": "",
  "RtlSubPrefix": "smm_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplushbm",
    "Device": "xcvu35p",
    "Package": "-fsvh2104",
    "Speed": "-1-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "data": {
      "index": "0",
      "direction": "inout",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "data_address0",
          "name": "data_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "data_ce0",
          "name": "data_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "data_we0",
          "name": "data_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "data_d0",
          "name": "data_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "data_q0",
          "name": "data_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "data_address1",
          "name": "data_address1",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "data_ce1",
          "name": "data_ce1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "data_q1",
          "name": "data_q1",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "all_zero": {
      "index": "1",
      "direction": "in",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "all_zero_address0",
          "name": "all_zero_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "all_zero_ce0",
          "name": "all_zero_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "all_zero_q0",
          "name": "all_zero_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "w": {
      "index": "2",
      "direction": "in",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "w_address0",
          "name": "w_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "w_ce0",
          "name": "w_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "w_q0",
          "name": "w_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": ["set_directive_top smm -name smm"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "smm"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "5",
    "Uncertainty": "1.35",
    "IsCombinational": "0",
    "II": "302 ~ 20902",
    "Latency": "301"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 5.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "smm",
    "Version": "1.0",
    "DisplayName": "Smm",
    "Revision": "2113614343",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_smm_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/..\/HLS-benchmarks\/DSS\/sparseMatrixPower\/src\/smm.cpp",
      "..\/..\/..\/HLS-benchmarks\/DSS\/sparseMatrixPower\/src\/g.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/smm_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/smm_mul_32s_32s_32_2_1.vhd",
      "impl\/vhdl\/smm_smm_Pipeline_VITIS_LOOP_15_1.vhd",
      "impl\/vhdl\/smm.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/smm_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/smm_mul_32s_32s_32_2_1.v",
      "impl\/verilog\/smm_smm_Pipeline_VITIS_LOOP_15_1.v",
      "impl\/verilog\/smm.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/smm.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "data_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "8",
      "portMap": {"data_address0": "DATA"},
      "ports": ["data_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "data"
        }]
    },
    "data_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"data_d0": "DATA"},
      "ports": ["data_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "data"
        }]
    },
    "data_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"data_q0": "DATA"},
      "ports": ["data_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "data"
        }]
    },
    "data_address1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "8",
      "portMap": {"data_address1": "DATA"},
      "ports": ["data_address1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "data"
        }]
    },
    "data_q1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"data_q1": "DATA"},
      "ports": ["data_q1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "data"
        }]
    },
    "all_zero_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "7",
      "portMap": {"all_zero_address0": "DATA"},
      "ports": ["all_zero_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "all_zero"
        }]
    },
    "all_zero_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"all_zero_q0": "DATA"},
      "ports": ["all_zero_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "all_zero"
        }]
    },
    "w_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "14",
      "portMap": {"w_address0": "DATA"},
      "ports": ["w_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "w"
        }]
    },
    "w_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"w_q0": "DATA"},
      "ports": ["w_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "w"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "data_address0": {
      "dir": "out",
      "width": "8"
    },
    "data_ce0": {
      "dir": "out",
      "width": "1"
    },
    "data_we0": {
      "dir": "out",
      "width": "1"
    },
    "data_d0": {
      "dir": "out",
      "width": "32"
    },
    "data_q0": {
      "dir": "in",
      "width": "32"
    },
    "data_address1": {
      "dir": "out",
      "width": "8"
    },
    "data_ce1": {
      "dir": "out",
      "width": "1"
    },
    "data_q1": {
      "dir": "in",
      "width": "32"
    },
    "all_zero_address0": {
      "dir": "out",
      "width": "7"
    },
    "all_zero_ce0": {
      "dir": "out",
      "width": "1"
    },
    "all_zero_q0": {
      "dir": "in",
      "width": "32"
    },
    "w_address0": {
      "dir": "out",
      "width": "14"
    },
    "w_ce0": {
      "dir": "out",
      "width": "1"
    },
    "w_q0": {
      "dir": "in",
      "width": "32"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "smm",
      "Instances": [{
          "ModuleName": "smm_Pipeline_VITIS_LOOP_15_1",
          "InstanceName": "grp_smm_Pipeline_VITIS_LOOP_15_1_fu_61"
        }]
    },
    "Info": {
      "smm_Pipeline_VITIS_LOOP_15_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "smm": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "smm_Pipeline_VITIS_LOOP_15_1": {
        "Latency": {
          "LatencyBest": "205",
          "LatencyAvg": "205",
          "LatencyWorst": "205",
          "PipelineII": "205",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "2.893"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_15_1",
            "TripCount": "100",
            "Latency": "203",
            "PipelineII": "2",
            "PipelineDepth": "6"
          }],
        "Area": {
          "DSP": "3",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "~0",
          "FF": "391",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "~0",
          "LUT": "266",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "smm": {
        "Latency": {
          "LatencyBest": "301",
          "LatencyAvg": "10601",
          "LatencyWorst": "20901",
          "PipelineIIMin": "302",
          "PipelineIIMax": "20902",
          "PipelineII": "302 ~ 20902",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "2.893"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_15_1",
            "TripCount": "100",
            "LatencyMin": "300",
            "LatencyMax": "20900",
            "Latency": "300 ~ 20900",
            "PipelineII": "",
            "PipelineDepthMin": "3",
            "PipelineDepthMax": "209",
            "PipelineDepth": "3 ~ 209"
          }],
        "Area": {
          "DSP": "3",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "~0",
          "FF": "412",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "~0",
          "LUT": "375",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-06-23 03:43:11 -03",
    "ToolName": "vitis_hls",
    "ToolVersion": "2023.2"
  }
}
