--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml fsm.twx fsm.ncd -o fsm.twr fsm.pcf

Design file:              fsm.ncd
Physical constraint file: fsm.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
rst         |   -0.058(R)|      FAST  |    1.629(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock passData<0> to Pad
------------+-----------------+------------+-----------------+------------+-----------------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                             | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)            | Phase  |
------------+-----------------+------------+-----------------+------------+-----------------------------+--------+
enRight     |         5.563(F)|      SLOW  |         2.595(F)|      FAST  |prvsState[2]_PWR_6_o_Mux_46_o|   0.000|
------------+-----------------+------------+-----------------+------------+-----------------------------+--------+

Clock passData<1> to Pad
------------+-----------------+------------+-----------------+------------+-----------------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                             | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)            | Phase  |
------------+-----------------+------------+-----------------+------------+-----------------------------+--------+
enRight     |         5.567(F)|      SLOW  |         2.582(F)|      FAST  |prvsState[2]_PWR_6_o_Mux_46_o|   0.000|
------------+-----------------+------------+-----------------+------------+-----------------------------+--------+

Clock passData<2> to Pad
------------+-----------------+------------+-----------------+------------+-----------------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                             | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)            | Phase  |
------------+-----------------+------------+-----------------+------------+-----------------------------+--------+
enRight     |         5.232(F)|      SLOW  |         2.445(F)|      FAST  |prvsState[2]_PWR_6_o_Mux_46_o|   0.000|
------------+-----------------+------------+-----------------+------------+-----------------------------+--------+

Clock passData<3> to Pad
------------+-----------------+------------+-----------------+------------+-----------------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                             | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)            | Phase  |
------------+-----------------+------------+-----------------+------------+-----------------------------+--------+
enRight     |         5.279(F)|      SLOW  |         2.455(F)|      FAST  |prvsState[2]_PWR_6_o_Mux_46_o|   0.000|
------------+-----------------+------------+-----------------+------------+-----------------------------+--------+

Clock to Setup on destination clock passData<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    4.257|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock passData<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    4.257|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock passData<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    4.257|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock passData<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    4.257|         |
---------------+---------+---------+---------+---------+


Analysis completed Sun Dec 19 15:33:30 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5003 MB



