---
published: true
---

#### Day 2: Dff Self checking TB in Verilog and Why interface is important ?
<iframe width="560" height="315" src="https://www.youtube.com/embed/4Iy2BU3-aes" title="YouTube video player" frameborder="0" allow="accelerometer; autoplay; clipboard-write; encrypted-media; gyroscope; picture-in-picture" allowfullscreen></iframe>


###### We will discuss how to write a self-checking testbench for a 4-bit D flip-flop and than slowly we will move to System Verilog and understand why we need interface.

----------------------------------------------------------------------------------------------
