{"Source Block": ["hdl/library/util_adc_pack/util_adc_pack.v@121:131@HdlIdDef", "\n  output  [(DATA_WIDTH*CHANNELS-1):0] ddata;\n  output                              dvalid;\n  output                              dsync;\n\n  reg  [(DATA_WIDTH*CHANNELS-1):0]    packed_data = 0;\n  reg  [(DATA_WIDTH*CHANNELS-1):0]    temp_data_0 = 0;\n  reg  [(DATA_WIDTH*CHANNELS-1):0]    temp_data_1 = 0;\n\n  reg  [3:0]      enable_cnt;\n  reg  [2:0]      enable_cnt_0;\n"], "Clone Blocks": [["hdl/library/util_adc_pack/util_adc_pack.v@123:133", "  output                              dvalid;\n  output                              dsync;\n\n  reg  [(DATA_WIDTH*CHANNELS-1):0]    packed_data = 0;\n  reg  [(DATA_WIDTH*CHANNELS-1):0]    temp_data_0 = 0;\n  reg  [(DATA_WIDTH*CHANNELS-1):0]    temp_data_1 = 0;\n\n  reg  [3:0]      enable_cnt;\n  reg  [2:0]      enable_cnt_0;\n  reg  [2:0]      enable_cnt_1;\n\n"], ["hdl/library/util_adc_pack/util_adc_pack.v@122:132", "  output  [(DATA_WIDTH*CHANNELS-1):0] ddata;\n  output                              dvalid;\n  output                              dsync;\n\n  reg  [(DATA_WIDTH*CHANNELS-1):0]    packed_data = 0;\n  reg  [(DATA_WIDTH*CHANNELS-1):0]    temp_data_0 = 0;\n  reg  [(DATA_WIDTH*CHANNELS-1):0]    temp_data_1 = 0;\n\n  reg  [3:0]      enable_cnt;\n  reg  [2:0]      enable_cnt_0;\n  reg  [2:0]      enable_cnt_1;\n"], ["hdl/library/util_adc_pack/util_adc_pack.v@125:135", "\n  reg  [(DATA_WIDTH*CHANNELS-1):0]    packed_data = 0;\n  reg  [(DATA_WIDTH*CHANNELS-1):0]    temp_data_0 = 0;\n  reg  [(DATA_WIDTH*CHANNELS-1):0]    temp_data_1 = 0;\n\n  reg  [3:0]      enable_cnt;\n  reg  [2:0]      enable_cnt_0;\n  reg  [2:0]      enable_cnt_1;\n\n\n  reg  [7:0]      path_enabled = 0;\n"]], "Diff Content": {"Delete": [[126, "  reg  [(DATA_WIDTH*CHANNELS-1):0]    packed_data = 0;\n"]], "Add": []}}