[1] Masab Ahmad, Farrukh Hijaz, Qingchuan Shi, and Omer Khan. 2015. Crono:
A benchmark suite for multithreaded graph algorithms executing on futuristic
multicores. In Proceedings of IEEE International Symposium on Workload Characterization. 44–55.
Amazon S3 Availability Event.
(2008).
[2] Amazon 2008.
http://status.aws.amazon.com/s3-20080720.html.
[3] Christian Bienia, Sanjeev Kumar, Jaswinder Pal Singh, and Kai Li. 2008. The
PARSEC Benchmark Suite: Characterization and Architectural Implications. In
Proceedings of the International Conference on Parallel Architecture and Compilation Techniques.
[4] Nathan Binkert, Bradford Beckmann, Gabriel Black, Steven K. Reinhardt, Ali
Saidi, Arkaprava Basu, Joel Hestness, Derek R. Hower, Tushar Krishna, Somayeh
Sardashti, Rathijit Sen, Korey Sewell, Muhammad Shoaib, Nilay Vaish, Mark D.
Hill, and David A. Wood. 2011. The Gem5 Simulator. SIGARCH Computer
Architecture News 39, 2 (Aug. 2011), 1–7.
[5] Shekhar Borkar. 2005. Designing reliable systems from unreliable components:
the challenges of transistor variability and degradation. IEEE Micro 25, 6 (Nov.–
Dec. 2005), 10–16.
[6] Long Chen and Zhao Zhang. 2014. MemGuard: A low cost and energy efficient
design to support and enhance memory system reliability. In Proceeding of the
41st Annual International Symposium on Computer Architecuture. 49–60.
[7] Jason Cong and Karthik Gururaj. 2011. Assuring Application-level Correctness
Against Soft Errors. In Proceedings of the International Conference on ComputerAided Design. 150–157.
[8] Cristian Constantinescu. 2002. Impact of Deep Submicron Technology on Dependability of VLSI Circuits. In 22nd International Conference on Dependable
Systems and Networks. Bethesda, MD, 205–209.
[9] Timothy J Dell. 1997. A White Paper on the Benefits of Chipkill-Correct ECC for
PC Server Main Memory. IBM Microelectronics Division.
[10] Nosayba El-Sayed, Ioan A Stefanovici, George Amvrosiadis, Andy A Hwang,
and Bianca Schroeder. 2012. Temperature Management in Data Centers: Why
Some (Might) Like It Hot. In ACM SIGMETRICS. London, UK.
[11] Andreas Hansson, Neha Agarwal, Aasheesh Kolli, Thomas Wenisch, and Aniruddha N Udipi. 2014. Simulating DRAM controllers for future system architecture
exploration. In Performance Analysis of Systems and Software, 2014 IEEE International Symposium on. 201–210.
[12] HP 2008. HP Advanced Memory Protection technologies. (2008). ftp://ftp.hp.
com/pub/c-products/servers/options/c00256943.pdf.
[13] Xun Jian, John Sartori, Henry Duwe, and Rakesh Kumar. 2013. High Performance, Energy Efficient Chipkill Correct Memory with Multidimensional Parity.
Computer Architecture Letters 12 (Dec. 2013), 39–42.
[14] Xun Jian, Vilas Sridharan, and Rakesh Kumar. 2016. Parity Helix: Efficient
protection for single-dimensional faults in multi-dimensional memory systems.
In Proceedings of the International Symposium on High-Performance Computer
Architecture. 555–567.
[15] Manolis Kaliorakis, Sotiris Tselonis, Athanasios Chatzidimitriou, Nikos Foutris,
and Dimitris Gizopoulos. 2015. Differential Fault Injection on Microarchitectural
Simulators. In 2015 IEEE International Symposium onWorkload Characterization.
172–182.
[16] Ron Kalla, Balaram Sinharoy, William J Starke, and Michael Floyd. 2012.
POWER7 System RAS: Key Aspects of Power Systems Reliability, Availability, and
Serviceability. Technical Report. IBM Server and Technology Group.
[17] Samira Khan, Donghyuk Lee, Yoongu Kim, Alaa R Alameldeen, Chris Wilkerson,
and Onur Mutlu. 2014. The efficacy of error mitigation techniques for DRAM
retention failures: a comparative experimental study. In ACM SIGMETRICS
Performance Evaluation Review, Vol. 42. 519–532.
[18] Daya Shanker Khudia and Scott Mahlke. 2014. Harnessing soft computations
for low-budget fault tolerance. In Proceedings of the International Symposium on
Microarchitecture. 319–330.
[19] Jungrae Kim, Michael Sullivan, and Mattan Erez. 2015. Bamboo ECC: Strong,
safe, and flexible codes for reliable computer memory. In Proceedings of the
International Symposium on High-Performance Computer Architecture. 101–112.
[20] Soontae Kim. 2006. Area-Efficient Error Protection for Caches. In Proceedings
of the Design, Automation and Test in Europe. 1282–1287.
[21] Seongwoo Kim and Arun K Somani. 1999. Area Efficient Architectures for
Information Integrity in Cache Memories. In Proceedings of the International
Symposium on Computer Architecture. 246–255.
[22] Lev Davidovich Landau. 1946. On the vibration of the electronic plasma. J. Phys.
USSR 16, 574 (1946), 25–34.
[23] Donghyuk Lee, Yoongu Kim, Gennady Pekhimenko, Samira Khan, Vivek Seshadri, Kevin Chang, and Onur Mutlu. 2015. Adaptive-latency DRAM: Optimizing DRAM timing for the common-case. In Proceedings of the International
Symposium on High Performance Computer Architecture. 489–501.
[24] Xin Li, Michael C Huang, Kai Shen, and Lingkun Chu. 2010. A Realistic
Evaluation of Memory Hardware Errors and Software System Susceptibility. In
Proceedings of the USENIX Annual Technical Conference.
[25] Xin Li, Kai Shen, Michael C Huang, and Lingkun Chu. 2007. A Memory Soft
Error Measurement on Production Systems. In Proceedings of the USENIX Annual
Technical Conference.
[26] Xuanhua Li and Donald Yeung. 2007. Application-Level Correctness and its
Impact on Fault Tolerance. In Proceedings of the International Symposium on
High-Performance Computer Architecture. 181–192.
[27] Qingrui Liu, Changhee Jung, Dongyoon Lee, and Devesh Tiwari. 2015. Clover:
Compiler directed lightweight soft error resilience. In ACM Sigplan Notices,
Vol. 50. 2.
[28] Yixin Luo, Sriram Govindan, Bikash Sharma, Mark Santaniello, Justin Meza,
Aman Kansal, Jie Liu, Badriddine Khessib, Kushagra Vaid, and Onur Mutlu. 2014.
Characterizing application memory error vulnerability to optimize datacenter cost
via heterogeneous-reliability memory. In 44th Annual IEEE/IFIP International
Conference on Dependable Systems and Networks. 467–478.
[29] Timothy C May and Murray H Woods. 1979. Alpha-particle-induced soft errors
in dynamic memories. IEEE Transactions on Electron Devices 26, 1 (1979), 2–9.
[30] Patrick J Meaney, Luis Alfonso Lastras-Montaño, Vesselina K Papazova, Eldee
Stephens, JS Johnson, Luiz C Alves, James A O’Connor, and William J Clarke.
2012. IBM zEnterprise redudandant array of independent memory subsystem.
IBM Journal of Research and Development 56, 1/2 (2012), 4:1–4:11.
[31] Mojtaba Mehrara and Todd Austin. 2008. Exploiting Selective Placement for
Low-cost Memory Protection. ACM Transactions on Architecture and Code
Optimization 5, 3 (Nov. 2008), 14:1–14:24.
[32] Clément Mouhot and Cédric Villani. 2010. Landau damping. J. Math. Phys. 51, 1
(2010), 015204.
[33] Brendan Murphy. 2004. Automating software failure reporting. ACM Queue 2, 8
(Nov. 2004), 42–48.
[34] Prashant J Nair, Dae-Hyun Kim, and Moinuddin K Qureshi. 2013. ArchShield:
Architectural Framework for Assisting DRAM Scaling by Tolerating High Error
Rates. In Proceedings of the 40th Annual International Symposium on Computer
Architecture. 72–83.
[35] Eugene Normand. 1996. Single Event Upset at Ground Level. IEEE Transactions
on Nuclear Science 43, 6 (1996), 2742–2750.
[36] Timothy J O’Gorman, John M Ross, Allen H Taber, James F Ziegler, Hans P
Muhlfeld, Charles J Montrose, Huntington W Curtis, and James L Walsh. 1996.
Field testing for cosmic ray soft errors in semiconductor memories. IBM Journal
of Research and Development 40, 1 (1996), 41–50.
[37] David J Palframan, Nam Sung Kim, and Mikko H Lipasti. 2015. COP: to compress
and protect main memory. In Proceedings of the 42nd Annual International
Symposium on Computer Architecture. 682–693.
[38] Moinuddin K Qureshi, Dae-Hyun Kim, Samira Khan, Prashant J Nair, and Onur
Mutlu. 2015. AVATAR: A variable-retention-time (VRT) aware refresh for DRAM
systems. In 45th Annual IEEE/IFIP International Conference on Dependable
Systems and Networks. 427–437.
[39] George A Reis, Jonathan Chang, Neil Vachharajani, Ram Rangan, David I August,
and Shubhendu S Mukherjee. 2005. Software-Controlled Fault Tolerance. ACM
Transactions on Architecture and Code Optimization 2, 3 (Dec. 2005), 366–396.
[40] Bianca Schroeder, Eduardo Pinheiro, and Wolf-Dietrich Weber. 2009. DRAM
errors in the wild: a large-scale field study. In ACM SIGMETRICS. Seattle, WA,
193–204.
[41] Vilas Sridharan, Nathan DeBardeleben, Sean Blanchard, Kurt B Ferreira, Jon
Stearley, John Shalf, and Sudhanva Gurumurthi. 2015. Memory Errors in Modern
Systems: The Good, The Bad, and The Ugly. In Proceedings of the Twentieth
International Conference on Architectural Support for Programming Languages
and Operating Systems. 297–310.
[42] Sun Microsystems 2000. Sun Microsystems server memory failures. (2000).
http://www.forbes.com/global/2000/1113/0323026a_print.html.
[43] Ayswarya Sundaram, Ameen Aakel, Derek Lockhart, Darshan Thaker, and Diana
Franklin. 2008. Efficient Fault Tolerance in Multi-media Applications through Selective instruction Replication. In Proceedings of the 2008 Workshop on Radiation
Effects and Fault Tolerance in Nanometer Technologies. 339–346.
[44] Dong Tang, Peter Carruthers, Zuheir Totari, and Michael W Shapiro. 2006. Assessment of the Effect of Memory Page Retirement on System RAS Against
Hardware Faults. In International Conference on Dependable Systems and Networks. Philadelphia, PA, 365–370.
[47] Darshan D Thaker, Diana Franklin, John Oliver, Susmit Biswas, Derek Lockhart,
Tzvetan Metodi, and Frederic T Chong. 2006. Characterization of Error-Tolerant
Applications when Protecting Control Data. In Proceedings of IEEE International
Symposium on Workload Characterization.
[48] Aniruddha N Udipi, Naveen Muralimanohar, Rajeev Balsubramonian, Al Davis,
and Norman P Jouppi. 2012. LOT-ECC: Localized and Tiered Reliability Mechanisms for Commodity Memory Systems. In Proceedings of the 39th Annual
International Symposium on Computer Architecture. 285–296.
[49] Aniruddha N Udipi, Naveen Muralimanohar, Niladrish Chatterjee, Rajeev Balasubramonian, Al Davis, and Norman P Jouppi. 2010. Rethinking DRAM Design
and Organization for Energy-constrained Multi-cores. In Proceedings of the 37th
Annual International Symposium on Computer Architecture. 175–186.
[50] Gary A Van Huben, KD Lamb, R Brett Tremaine, BE Aleman, SM Rubow, SH
Rider, Warren E Maule, and Michael E Wazlowski. 2012. Sever-class DDR3
SDRAM memory buffer chip. IBM Journal of Research and Development 56, 1/2
(2012), 3:1–3:11.
[51] Doe Hyun Yoon and Mattan Erez. 2010. Virtualized and Flexible ECC for Main
Memory. In Proceedings of the Fifteenth Edition of ASPLOS on Architectural
Support for Programming Languages and Operating Systems. 397–408.
[52] Wei Zhang. 2005. Replication Cache: A Small Fully Associative Cache to Improve
Data Cache Reliability. IEEE Trans. Comput. 54, 12 (Dec. 2005), 1547–1555.
[53] James F Ziegler. 1996. Terrestrial cosmic rays. IBM Journal of Research and
Development 40, 1 (1996), 19–39.
[52] James F Ziegler, Huntington W Curtis, Hans P Muhlfeld, Charles J Montrose, B
Chin, Michael Nicewicz, CA Russell, Wen Y Wang, Leo B Freeman, P Hosier, and
others. 1996. IBM Experiments in Soft Fails in Computer Electronics (1978-1994).
IBM Journal of Research and Development 40, 1 (Jan. 1996), 3–18.
[53] James F Ziegler and WA Lanford. 1979. Effect of Cosmic Rays on Computer
Memories. Science 206, 16 (Nov. 1979), 776–788.
[54] James F Ziegler, Hans P Muhlfeld, Charles J Montrose, Huntington W Curtis,
Timothy J O’Gorman, and John M Ross. 1996. Accelerated testing for cosmic
soft-error rate. IBM Journal of Research and Development 40, 1 (1996), 51–72.
[55] James F Ziegler, Martin E Nelson, James Dean Shell, R Jerry Peterson, Carl J
Gelderloos, Hans P Muhlfeld, and Charles J Montrose. 1998. Cosmic Ray Soft
Error Rates of 16-Mb DRAM Memory Chips. IEEE Journal of Solid-State
Circuits 33, 2 (Feb. 1998), 246–252.
