// This property file was autogenerated by AutoSVA on 2023-09-09
// to check the behavior of the original RTL module, whose interface is described below: 

module fifo_prop
#(
		parameter ASSERT_INPUTS = 0,
		parameter INFLIGHT_IDX = 2,
		parameter SIZE = 4
)
(		// Clock + Reset
		input  wire                          clk,
		input  wire                          rst_n,
		input  wire                          in_val,
		input  wire                          in_rdy, //output
		input  wire [SIZE-1:0]               in_data,
		
		input  wire                          out_val, //output
		input  wire                          out_rdy,
		input  wire [SIZE-1:0]               out_data //output
	);

//==============================================================================
// Local Parameters
//==============================================================================
localparam INFLIGHT = 2**INFLIGHT_IDX;

genvar j;
default clocking cb @(posedge clk);
endclocking
default disable iff (!rst_n);

// Re-defined wires 
wire [INFLIGHT_IDX-1:0] in_transid;
wire [INFLIGHT_IDX-1:0] out_transid;

// Symbolics and Handshake signals
wire [INFLIGHT_IDX-1:0] symb_in_transid;
am__symb_in_transid_stable: assume property($stable(symb_in_transid));
wire out_hsk = out_val && out_rdy;
wire in_hsk = in_val && in_rdy;

//==============================================================================
// Modeling
//==============================================================================

// Modeling incoming request for fifo
if (ASSERT_INPUTS) begin
	as__fifo_fairness: assert property (out_val |-> s_eventually(out_rdy));
end else begin
	am__fifo_fairness: assume property (out_val |-> s_eventually(out_rdy));
end

// Generate sampling signals and model
reg [3:0] fifo_transid_sampled;
wire fifo_transid_set = in_hsk && in_transid == symb_in_transid;
wire fifo_transid_response = out_hsk && out_transid == symb_in_transid;

always_ff @(posedge clk) begin
	if(!rst_n) begin
		fifo_transid_sampled <= '0;
	end else if (fifo_transid_set || fifo_transid_response ) begin
		fifo_transid_sampled <= fifo_transid_sampled + fifo_transid_set - fifo_transid_response;
	end
end
co__fifo_transid_sampled: cover property (|fifo_transid_sampled);
if (ASSERT_INPUTS) begin
	as__fifo_transid_sample_no_overflow: assert property (fifo_transid_sampled != '1 || !fifo_transid_set);
end else begin
	am__fifo_transid_sample_no_overflow: assume property (fifo_transid_sampled != '1 || !fifo_transid_set);
end


// Assert that if valid eventually ready or dropped valid
as__fifo_transid_hsk_or_drop: assert property (in_val |-> s_eventually(!in_val || in_rdy));
// Assert that every request has a response and that every reponse has a request
as__fifo_transid_eventual_response: assert property (|fifo_transid_sampled |-> s_eventually(out_val && (out_transid == symb_in_transid) ));
as__fifo_transid_was_a_request: assert property (fifo_transid_response |-> fifo_transid_set || fifo_transid_sampled);


// Modeling data integrity for fifo_transid
reg [SIZE-1:0] fifo_transid_data_model;
always_ff @(posedge clk) begin
	if(!rst_n) begin
		fifo_transid_data_model <= '0;
	end else if (fifo_transid_set) begin
		fifo_transid_data_model <= in_data;
	end
end

as__fifo_transid_data_unique: assert property (|fifo_transid_sampled |-> !fifo_transid_set);
as__fifo_transid_data_integrity: assert property (|fifo_transid_sampled && fifo_transid_response |-> (out_data == fifo_transid_data_model));

assign out_transid = fifo.buffer_tail_flipflop;
assign in_transid = fifo.buffer_head_flipflop;

//====DESIGNER-ADDED-SVA====//




// fifo_properties.sva
// SVA assertions for the FIFO module

// Check if handshake happens, the head of the buffer will increment
as__head_increment:
assert property (
    fifo.in_hsk |=> fifo.buffer_head_flipflop == $past(fifo.buffer_head_flipflop) + INFLIGHT_IDX'1
);

// Check if handshake happens on the output, the tail of the buffer will increment
as__tail_increment:
assert property (
    fifo.out_hsk |=> fifo.buffer_tail_flipflop == $past(fifo.buffer_tail_flipflop) + INFLIGHT_IDX'1
);

// Check data consistency: If data is added to the buffer, it should match the input data on the same cycle
generate
    for (genvar i = 0; i < INFLIGHT; i = i + 1) begin
        as__data_consistency_0:
        assert property (
            fifo.add_buffer[i] |-> fifo.buffer_data_flipflop[i] == fifo.in_data
        );
    end
endgenerate

// If all buffer slots are filled (all are ones), input is not ready
as__in_rdy_assert:
assert property (
    (&fifo.buffer_val_flipflop) |-> !fifo.in_rdy
);

// If none of the buffer slots are filled (all are zeroes), output is not valid
as__out_val_assert:
assert property (
    !(|fifo.buffer_val_flipflop) |-> !fifo.out_val
);

// If there's any buffer slot filled (some are ones), output is valid
as__out_val_positive_assert:
assert property (
    (|fifo.buffer_val_flipflop) |-> fifo.out_val
);

// If an output handshake happens, then there must be a valid data to be sent out from the buffer 
as__out_hsk_valid_data:
assert property (
    fifo.out_hsk |-> |fifo.buffer_val_flipflop
);

// Check that the data sent out matches the data from the buffer's tail
as__out_data_match:
assert property (
    fifo.out_hsk |-> fifo.out_data == fifo.buffer_data_flipflop[fifo.buffer_tail_flipflop]
);

// Check if a slot is cleared on an output handshake, it should no longer contain valid data in the next cycle
generate
    for (genvar i = 0; i < INFLIGHT; i = i + 1) begin
        as__slot_clear_0:
        assert property (
            fifo.clr_buffer[i] |=> !fifo.buffer_val_flipflop[i]
        );
    end
endgenerate

// Check that when data is added to a slot in the buffer, it should contain valid data in the next cycle
generate
    for (genvar i = 0; i < INFLIGHT; i = i + 1) begin
        as__slot_data_add_0:
        assert property (
            fifo.add_buffer[i] |=> fifo.buffer_val_flipflop[i]
        );
    end
endgenerate






endmodule