InceptionV4/Logits/Logits/biases CPU 3 10673 10676
InceptionV4/Logits/Logits/weights CPU 1 10721 10722
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape/1 CPU 1 10751 10752
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_2 CPU 1 10771 10772
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_1 CPU 0 10786 10786
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack CPU 1 10800 10801
InceptionV4/InceptionV4/Conv2d_1a_3x3/Conv2D CPU 11197 10814 22011
InceptionV4/InceptionV4/Conv2d_2a_3x3/Conv2D/Convert Convert 30806 22258 53064
InceptionV4/InceptionV4/Conv2d_2a_3x3/Conv2D OpenCL 21434 53064 74498
InceptionV4/InceptionV4/Conv2d_2b_3x3/Conv2D OpenCL 36836 74563 111399
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D OpenCL 53215 111438 164653
InceptionV4/InceptionV4/Mixed_3a/Branch_0/MaxPool_0a_3x3/MaxPool OpenCL 3328 164715 168043
InceptionV4/InceptionV4/Mixed_3a/concat/Convert Convert 15187 168219 183406
InceptionV4/InceptionV4/Mixed_3a/concat CPU 10955 183406 194361
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 12931 194460 207391
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 28293 194604 222897
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 8836 222897 231733
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 32138 207431 239569
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 24437 231850 256287
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 26380 256325 282705
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 24856 282741 307597
InceptionV4/InceptionV4/Mixed_4a/concat/Convert Convert 7928 307793 315721
InceptionV4/InceptionV4/Mixed_4a/concat CPU 12346 315721 328067
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool/Convert Convert 30230 328305 358535
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool OpenCL 2638 358535 361173
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D/Convert Convert 275 361232 361507
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 61967 361507 423474
InceptionV4/InceptionV4/Mixed_5a/concat/Convert Convert 14086 423675 437761
InceptionV4/InceptionV4/Mixed_5a/concat CPU 1359 437761 439120
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 8494 439216 447710
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0b_3x3/Conv2D CPU 10047 447751 457798
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 13473 439358 452831
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 5473 452831 458304
InceptionV4/InceptionV4/Mixed_5b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 6579 458405 464984
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0c_3x3/Conv2D CPU 13935 457839 471774
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 262 465004 465266
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 6771 465266 472037
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 175 472086 472261
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 4888 472261 477149
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 7129 477196 484325
InceptionV4/InceptionV4/Mixed_5b/concat/Convert Convert 9292 484362 493654
InceptionV4/InceptionV4/Mixed_5b/concat OpenCL 2463 493654 496117
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 5990 496190 502180
InceptionV4/InceptionV4/Mixed_5c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 13371 502217 515588
InceptionV4/InceptionV4/Mixed_5c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 6537 515609 522146
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 18751 496327 515078
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 8507 515078 523585
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 4879 522167 527046
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0b_3x3/Conv2D CPU 10245 523636 533881
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 7793 527065 534858
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0c_3x3/Conv2D CPU 13850 533922 547772
InceptionV4/InceptionV4/Mixed_5c/concat/Convert Convert 7972 547982 555954
InceptionV4/InceptionV4/Mixed_5c/concat OpenCL 2494 555954 558448
InceptionV4/InceptionV4/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 6166 558520 564686
InceptionV4/InceptionV4/Mixed_5d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 13535 564708 578243
InceptionV4/InceptionV4/Mixed_5d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 6439 578264 584703
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 19055 558662 577717
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D CPU 8489 577717 586206
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 4799 584724 589523
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0b_3x3/Conv2D CPU 10251 586260 596511
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 7925 589543 597468
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0c_3x3/Conv2D CPU 13868 596547 610415
InceptionV4/InceptionV4/Mixed_5d/concat/Convert Convert 7971 610624 618595
InceptionV4/InceptionV4/Mixed_5d/concat OpenCL 2522 618595 621117
InceptionV4/InceptionV4/Mixed_5e/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 6208 621193 627401
InceptionV4/InceptionV4/Mixed_5e/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 14597 627495 642092
InceptionV4/InceptionV4/Mixed_5e/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 6469 642113 648582
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 18826 621335 640161
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D CPU 8609 640161 648770
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 4996 648608 653604
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0b_3x3/Conv2D CPU 10145 648822 658967
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 7963 653622 661585
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0c_3x3/Conv2D CPU 13827 659010 672837
InceptionV4/InceptionV4/Mixed_5e/concat/Convert Convert 7803 673079 680882
InceptionV4/InceptionV4/Mixed_5e/concat OpenCL 2382 680882 683264
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 73083 683334 756417
InceptionV4/InceptionV4/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool OpenCL 4788 756440 761228
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 77354 683473 760827
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D CPU 19992 760827 780819
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0b_3x3/Conv2D CPU 56477 780914 837391
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_1a_3x3/Conv2D CPU 42782 837464 880246
InceptionV4/InceptionV4/Mixed_6a/concat/Convert Convert 17269 880321 897590
InceptionV4/InceptionV4/Mixed_6a/concat CPU 822 897590 898412
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 11101 898653 909754
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 6762 909754 916516
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 19499 898510 918009
InceptionV4/InceptionV4/Mixed_6b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 6084 916563 922647
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 258 922671 922929
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 15847 922929 938776
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0b_1x7/Conv2D CPU 24054 918085 942139
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 103 938806 938909
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 9211 938909 948120
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13059 948150 961209
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0c_7x1/Conv2D CPU 34062 942169 976231
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15609 961229 976838
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 17714 976877 994591
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 20669 994633 1015302
InceptionV4/InceptionV4/Mixed_6b/concat/Convert Convert 8470 1015343 1023813
InceptionV4/InceptionV4/Mixed_6b/concat OpenCL 2106 1023813 1025919
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 6927 1025993 1032920
InceptionV4/InceptionV4/Mixed_6c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 11253 1032940 1044193
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 15888 1044214 1060102
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 17546 1026140 1043686
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 18355 1043686 1062041
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8090 1060124 1068214
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 12941 1068235 1081176
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0b_1x7/Conv2D CPU 24101 1062094 1086195
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15686 1081197 1096883
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 17728 1096902 1114630
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0c_7x1/Conv2D CPU 32526 1086227 1118753
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 19915 1114650 1134565
InceptionV4/InceptionV4/Mixed_6c/concat/Convert Convert 7112 1134605 1141717
InceptionV4/InceptionV4/Mixed_6c/concat OpenCL 2069 1141717 1143786
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 7128 1143859 1150987
InceptionV4/InceptionV4/Mixed_6d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 12015 1151006 1163021
InceptionV4/InceptionV4/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 15773 1163043 1178816
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 18392 1143995 1162387
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 18322 1162387 1180709
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8470 1178837 1187307
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13184 1187327 1200511
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0b_1x7/Conv2D CPU 24035 1180759 1204794
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15486 1200531 1216017
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 17715 1216040 1233755
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0c_7x1/Conv2D CPU 32852 1204826 1237678
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 19829 1233775 1253604
InceptionV4/InceptionV4/Mixed_6d/concat/Convert Convert 7236 1253643 1260879
InceptionV4/InceptionV4/Mixed_6d/concat OpenCL 2099 1260879 1262978
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 7222 1263053 1270275
InceptionV4/InceptionV4/Mixed_6e/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 11687 1270297 1281984
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 15944 1282099 1298043
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 18293 1263191 1281484
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 18268 1281484 1299752
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8232 1298064 1306296
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 12941 1306316 1319257
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0b_1x7/Conv2D CPU 23961 1299800 1323761
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15743 1319279 1335022
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 17595 1335041 1352636
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0c_7x1/Conv2D CPU 32621 1323793 1356414
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 20109 1352656 1372765
InceptionV4/InceptionV4/Mixed_6e/concat/Convert Convert 7058 1372805 1379863
InceptionV4/InceptionV4/Mixed_6e/concat OpenCL 1997 1379863 1381860
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 7076 1381935 1389011
InceptionV4/InceptionV4/Mixed_6f/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 11882 1389031 1400913
InceptionV4/InceptionV4/Mixed_6f/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 15743 1400935 1416678
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 18310 1382073 1400383
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D CPU 18279 1400383 1418662
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8292 1416697 1424989
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13167 1425011 1438178
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0b_1x7/Conv2D CPU 24077 1418711 1442788
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15471 1438198 1453669
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 17696 1453691 1471387
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0c_7x1/Conv2D CPU 32603 1442820 1475423
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 19778 1471407 1491185
InceptionV4/InceptionV4/Mixed_6f/concat/Convert Convert 7192 1491259 1498451
InceptionV4/InceptionV4/Mixed_6f/concat OpenCL 2183 1498451 1500634
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 7319 1500707 1508026
InceptionV4/InceptionV4/Mixed_6g/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 11640 1508047 1519687
InceptionV4/InceptionV4/Mixed_6g/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 15743 1519709 1535452
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 18336 1500846 1519182
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D CPU 18318 1519182 1537500
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 7853 1535475 1543328
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 12780 1543349 1556129
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0b_1x7/Conv2D CPU 23968 1537549 1561517
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15784 1556149 1571933
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 17755 1571952 1589707
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0c_7x1/Conv2D CPU 32573 1561549 1594122
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 20068 1589728 1609796
InceptionV4/InceptionV4/Mixed_6g/concat/Convert Convert 7389 1609836 1617225
InceptionV4/InceptionV4/Mixed_6g/concat OpenCL 2140 1617225 1619365
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 7146 1619440 1626586
InceptionV4/InceptionV4/Mixed_6h/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 11649 1626605 1638254
InceptionV4/InceptionV4/Mixed_6h/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 15802 1638274 1654076
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 18171 1619579 1637750
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D CPU 18324 1637750 1656074
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8439 1654097 1662536
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 12891 1662557 1675448
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0b_1x7/Conv2D CPU 24211 1656124 1680335
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15675 1675469 1691144
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 17939 1691168 1709107
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0c_7x1/Conv2D CPU 32572 1680367 1712939
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 20078 1709129 1729207
InceptionV4/InceptionV4/Mixed_6h/concat/Convert Convert 7225 1729245 1736470
InceptionV4/InceptionV4/Mixed_6h/concat OpenCL 2125 1736470 1738595
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 12674 1738671 1751345
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 28221 1751368 1779589
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 40272 1738810 1779082
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 18350 1779082 1797432
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 7960 1797479 1805439
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool/Convert Convert 175 1805471 1805646
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 807 1805646 1806453
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 28479 1779610 1808089
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 10901 1808129 1819030
InceptionV4/InceptionV4/Mixed_7a/concat/Convert Convert 5334 1819207 1824541
InceptionV4/InceptionV4/Mixed_7a/concat CPU 311 1824541 1824852
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 11406 1824939 1836345
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 8572 1825082 1833654
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 3171 1833654 1836825
InceptionV4/InceptionV4/Mixed_7b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 3832 1836885 1840717
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0b_1x3/Conv2D CPU 6827 1836379 1843206
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 131 1840739 1840870
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 5225 1840870 1846095
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0c_3x1/Conv2D CPU 7116 1843246 1850362
InceptionV4/InceptionV4/Mixed_7b/Branch_1/concat CPU 91 1850428 1850519
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 6376 1846127 1852503
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 8022 1852563 1860585
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 4977 1860625 1865602
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 4742 1865637 1870379
InceptionV4/InceptionV4/Mixed_7b/Branch_2/concat OpenCL 609 1870419 1871028
InceptionV4/InceptionV4/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 98 1871064 1871162
InceptionV4/InceptionV4/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 3498 1871162 1874660
InceptionV4/InceptionV4/Mixed_7b/concat/Convert Convert 16066 1874848 1890914
InceptionV4/InceptionV4/Mixed_7b/concat CPU 305 1890914 1891219
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 10801 1891317 1902118
InceptionV4/InceptionV4/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 7796 1891488 1899284
InceptionV4/InceptionV4/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 3744 1899284 1903028
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 123 1903070 1903193
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 2627 1903193 1905820
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0b_1x3/Conv2D CPU 7141 1902157 1909298
InceptionV4/InceptionV4/Mixed_7c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 3539 1905853 1909392
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 96 1909413 1909509
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4953 1909509 1914462
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0c_3x1/Conv2D CPU 6762 1909328 1916090
InceptionV4/InceptionV4/Mixed_7c/Branch_1/concat CPU 90 1916121 1916211
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 6210 1914492 1920702
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 7857 1920741 1928598
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 4689 1928635 1933324
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 4425 1933363 1937788
InceptionV4/InceptionV4/Mixed_7c/Branch_2/concat OpenCL 728 1937830 1938558
InceptionV4/InceptionV4/Mixed_7c/concat/Convert Convert 16004 1938731 1954735
InceptionV4/InceptionV4/Mixed_7c/concat CPU 301 1954735 1955036
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 10836 1955135 1965971
InceptionV4/InceptionV4/Mixed_7d/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 7861 1955279 1963140
InceptionV4/InceptionV4/Mixed_7d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 3654 1963140 1966794
InceptionV4/InceptionV4/Mixed_7d/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 130 1966839 1966969
InceptionV4/InceptionV4/Mixed_7d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 2759 1966969 1969728
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0b_1x3/Conv2D CPU 7045 1966007 1973052
InceptionV4/InceptionV4/Mixed_7d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 3634 1969759 1973393
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 99 1973415 1973514
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 5087 1973514 1978601
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0c_3x1/Conv2D CPU 7064 1973084 1980148
InceptionV4/InceptionV4/Mixed_7d/Branch_1/concat CPU 89 1980181 1980270
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 6123 1978649 1984772
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 7863 1984810 1992673
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 5394 1992712 1998106
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 4573 1998143 2002716
InceptionV4/InceptionV4/Mixed_7d/Branch_2/concat OpenCL 1102 2002753 2003855
InceptionV4/InceptionV4/Mixed_7d/concat/Convert Convert 16113 2004028 2020141
InceptionV4/InceptionV4/Mixed_7d/concat CPU 283 2020141 2020424
InceptionV4/Logits/AvgPool_1a/AvgPool CPU 201 2020486 2020687
InceptionV4/Logits/AvgPool_1a/AvgPool___tr4InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 32 2020707 2020739
InceptionV4/Logits/PreLogitsFlatten/flatten/Shape CPU 1 2020755 2020756
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice CPU 0 2020773 2020773
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape CPU 1 2020783 2020784
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 7 2020796 2020803
InceptionV4/Logits/Logits/MatMul CPU 33622 2020816 2054438
InceptionV4/Logits/Logits/BiasAdd CPU 185 2054475 2054660
InceptionV4/Logits/Predictions CPU 84 2054678 2054762
InceptionV4/Logits/Logits/biases CPU 1 2379 2380
InceptionV4/Logits/Logits/weights CPU 1 2421 2422
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape/1 CPU 1 2503 2504
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_2 CPU 1 2517 2518
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_1 CPU 1 2529 2530
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack CPU 1 2543 2544
InceptionV4/InceptionV4/Conv2d_1a_3x3/Conv2D CPU 8073 2554 10627
InceptionV4/InceptionV4/Conv2d_2a_3x3/Conv2D/Convert Convert 15867 10831 26698
InceptionV4/InceptionV4/Conv2d_2a_3x3/Conv2D OpenCL 21397 26698 48095
InceptionV4/InceptionV4/Conv2d_2b_3x3/Conv2D OpenCL 36969 48162 85131
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D OpenCL 53379 85167 138546
InceptionV4/InceptionV4/Mixed_3a/Branch_0/MaxPool_0a_3x3/MaxPool OpenCL 3305 138588 141893
InceptionV4/InceptionV4/Mixed_3a/concat/Convert Convert 15965 142065 158030
InceptionV4/InceptionV4/Mixed_3a/concat CPU 2413 158030 160443
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 12726 160537 173263
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 17408 160677 178085
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 8769 178085 186854
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 31141 173299 204440
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 23962 186927 210889
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 27395 210932 238327
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 24641 238366 263007
InceptionV4/InceptionV4/Mixed_4a/concat/Convert Convert 8179 263188 271367
InceptionV4/InceptionV4/Mixed_4a/concat CPU 2815 271367 274182
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool/Convert Convert 18961 274416 293377
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool OpenCL 2561 293377 295938
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D/Convert Convert 457 296000 296457
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 61700 296457 358157
InceptionV4/InceptionV4/Mixed_5a/concat/Convert Convert 13614 358348 371962
InceptionV4/InceptionV4/Mixed_5a/concat CPU 1354 371962 373316
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 8391 373408 381799
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0b_3x3/Conv2D CPU 9937 381836 391773
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 13612 373549 387161
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 5252 387161 392413
InceptionV4/InceptionV4/Mixed_5b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 6272 392514 398786
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 165 398807 398972
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 6275 398972 405247
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0c_3x3/Conv2D CPU 13956 391814 405770
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 99 405279 405378
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 4572 405378 409950
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 6833 409999 416832
InceptionV4/InceptionV4/Mixed_5b/concat/Convert Convert 9434 416871 426305
InceptionV4/InceptionV4/Mixed_5b/concat OpenCL 2260 426305 428565
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 9042 428664 437706
InceptionV4/InceptionV4/Mixed_5c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 9041 437727 446768
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 11684 428798 440482
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 8565 440482 449047
InceptionV4/InceptionV4/Mixed_5c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 6225 446788 453013
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 4573 453036 457609
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0b_3x3/Conv2D CPU 9701 449093 458794
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 7704 457629 465333
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0c_3x3/Conv2D CPU 14300 458831 473131
InceptionV4/InceptionV4/Mixed_5c/concat/Convert Convert 7821 473340 481161
InceptionV4/InceptionV4/Mixed_5c/concat OpenCL 2146 481161 483307
InceptionV4/InceptionV4/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 5849 483386 489235
InceptionV4/InceptionV4/Mixed_5d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 12810 489257 502067
InceptionV4/InceptionV4/Mixed_5d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 6355 502088 508443
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 18007 483552 501559
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D CPU 8607 501559 510166
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 4747 508465 513212
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0b_3x3/Conv2D CPU 10252 510214 520466
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 7695 513232 520927
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0c_3x3/Conv2D CPU 13739 520497 534236
InceptionV4/InceptionV4/Mixed_5d/concat/Convert Convert 7737 534455 542192
InceptionV4/InceptionV4/Mixed_5d/concat OpenCL 2161 542192 544353
InceptionV4/InceptionV4/Mixed_5e/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 5860 544426 550286
InceptionV4/InceptionV4/Mixed_5e/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 12799 550370 563169
InceptionV4/InceptionV4/Mixed_5e/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 6373 563190 569563
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 18090 544566 562656
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D CPU 8626 562656 571282
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 4729 569585 574314
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0b_3x3/Conv2D CPU 10200 571330 581530
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 7650 574335 581985
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0c_3x3/Conv2D CPU 13721 581562 595283
InceptionV4/InceptionV4/Mixed_5e/concat/Convert Convert 7770 595491 603261
InceptionV4/InceptionV4/Mixed_5e/concat OpenCL 2137 603261 605398
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 72960 605478 678438
InceptionV4/InceptionV4/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool OpenCL 4643 678462 683105
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 77084 605644 682728
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D CPU 19933 682728 702661
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0b_3x3/Conv2D CPU 56565 702753 759318
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_1a_3x3/Conv2D CPU 42794 759398 802192
InceptionV4/InceptionV4/Mixed_6a/concat/Convert Convert 16975 802270 819245
InceptionV4/InceptionV4/Mixed_6a/concat CPU 816 819245 820061
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 10913 820303 831216
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 6497 831216 837713
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 19467 820160 839627
InceptionV4/InceptionV4/Mixed_6b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 5846 837760 843606
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 136 843630 843766
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 15647 843766 859413
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0b_1x7/Conv2D CPU 24042 839702 863744
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 118 859443 859561
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 9206 859561 868767
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13222 868800 882022
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15629 882041 897670
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0c_7x1/Conv2D CPU 33961 863772 897733
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 17613 897692 915305
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 20609 915342 935951
InceptionV4/InceptionV4/Mixed_6b/concat/Convert Convert 8446 935992 944438
InceptionV4/InceptionV4/Mixed_6b/concat OpenCL 2108 944438 946546
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 7123 946618 953741
InceptionV4/InceptionV4/Mixed_6c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 11921 953763 965684
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 15573 965709 981282
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 18416 946764 965180
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 18348 965180 983528
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8006 981304 989310
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 12785 989330 1002115
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0b_1x7/Conv2D CPU 24160 983579 1007739
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15751 1002136 1017887
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 17552 1017908 1035460
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0c_7x1/Conv2D CPU 32448 1007771 1040219
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 19723 1035480 1055203
InceptionV4/InceptionV4/Mixed_6c/concat/Convert Convert 6941 1055240 1062181
InceptionV4/InceptionV4/Mixed_6c/concat OpenCL 1925 1062181 1064106
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 7094 1064174 1071268
InceptionV4/InceptionV4/Mixed_6d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 11900 1071288 1083188
InceptionV4/InceptionV4/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 15724 1083210 1098934
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 18337 1064317 1082654
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 18232 1082654 1100886
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 7990 1098955 1106945
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 12804 1106964 1119768
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0b_1x7/Conv2D CPU 24015 1100935 1124950
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15753 1119789 1135542
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 17466 1135563 1153029
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0c_7x1/Conv2D CPU 32742 1124982 1157724
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 19763 1153047 1172810
InceptionV4/InceptionV4/Mixed_6d/concat/Convert Convert 6927 1172847 1179774
InceptionV4/InceptionV4/Mixed_6d/concat OpenCL 1935 1179774 1181709
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 6972 1181782 1188754
InceptionV4/InceptionV4/Mixed_6e/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 11432 1188777 1200209
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 15854 1200319 1216173
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 17651 1181918 1199569
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 18279 1199569 1217848
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8366 1216194 1224560
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13003 1224580 1237583
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0b_1x7/Conv2D CPU 23988 1217897 1241885
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15599 1237604 1253203
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 17582 1253225 1270807
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0c_7x1/Conv2D CPU 32514 1241917 1274431
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 19938 1270827 1290765
InceptionV4/InceptionV4/Mixed_6e/concat/Convert Convert 7246 1290845 1298091
InceptionV4/InceptionV4/Mixed_6e/concat OpenCL 2014 1298091 1300105
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 7242 1300184 1307426
InceptionV4/InceptionV4/Mixed_6f/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 11914 1307447 1319361
InceptionV4/InceptionV4/Mixed_6f/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 15553 1319384 1334937
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 18532 1300323 1318855
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D CPU 18345 1318855 1337200
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8119 1334958 1343077
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 12856 1343099 1355955
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0b_1x7/Conv2D CPU 24086 1337248 1361334
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15842 1355974 1371816
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 17454 1371836 1389290
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0c_7x1/Conv2D CPU 32574 1361366 1393940
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 19646 1389307 1408953
InceptionV4/InceptionV4/Mixed_6f/concat/Convert Convert 6930 1408993 1415923
InceptionV4/InceptionV4/Mixed_6f/concat OpenCL 2207 1415923 1418130
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 7305 1418204 1425509
InceptionV4/InceptionV4/Mixed_6g/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 12065 1425532 1437597
InceptionV4/InceptionV4/Mixed_6g/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 15963 1437622 1453585
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 18744 1418342 1437086
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D CPU 18171 1437086 1455257
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8341 1453609 1461950
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13122 1461971 1475093
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0b_1x7/Conv2D CPU 24037 1455309 1479346
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15856 1475112 1490968
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 17653 1490989 1508642
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0c_7x1/Conv2D CPU 32497 1479378 1511875
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 19938 1508665 1528603
InceptionV4/InceptionV4/Mixed_6g/concat/Convert Convert 7142 1528647 1535789
InceptionV4/InceptionV4/Mixed_6g/concat OpenCL 1582 1535789 1537371
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 6906 1537444 1544350
InceptionV4/InceptionV4/Mixed_6h/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 11386 1544370 1555756
InceptionV4/InceptionV4/Mixed_6h/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 15813 1555777 1571590
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 17666 1537582 1555248
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D CPU 18390 1555248 1573638
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8261 1571613 1579874
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13085 1579895 1592980
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0b_1x7/Conv2D CPU 24194 1573686 1597880
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15717 1593000 1608717
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 17753 1608739 1626492
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0c_7x1/Conv2D CPU 32600 1597912 1630512
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 19995 1626511 1646506
InceptionV4/InceptionV4/Mixed_6h/concat/Convert Convert 6879 1646548 1653427
InceptionV4/InceptionV4/Mixed_6h/concat OpenCL 1701 1653427 1655128
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 12650 1655222 1667872
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 28076 1667895 1695971
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 40068 1655394 1695462
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 18338 1695462 1713800
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 8059 1713849 1721908
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool/Convert Convert 175 1721940 1722115
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 770 1722115 1722885
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 28416 1695992 1724408
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 10858 1724448 1735306
InceptionV4/InceptionV4/Mixed_7a/concat/Convert Convert 5322 1735483 1740805
InceptionV4/InceptionV4/Mixed_7a/concat CPU 280 1740805 1741085
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 11307 1741170 1752477
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 8317 1741311 1749628
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 3154 1749628 1752782
InceptionV4/InceptionV4/Mixed_7b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 3590 1752823 1756413
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0b_1x3/Conv2D CPU 7027 1752509 1759536
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 131 1756435 1756566
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 5200 1756566 1761766
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0c_3x1/Conv2D CPU 6940 1759571 1766511
InceptionV4/InceptionV4/Mixed_7b/Branch_1/concat CPU 101 1766542 1766643
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 6248 1761798 1768046
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 7682 1768084 1775766
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 4711 1775801 1780512
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 4702 1780551 1785253
InceptionV4/InceptionV4/Mixed_7b/Branch_2/concat OpenCL 590 1785293 1785883
InceptionV4/InceptionV4/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 102 1785942 1786044
InceptionV4/InceptionV4/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 3720 1786044 1789764
InceptionV4/InceptionV4/Mixed_7b/concat/Convert Convert 16107 1789951 1806058
InceptionV4/InceptionV4/Mixed_7b/concat CPU 363 1806058 1806421
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 10817 1806514 1817331
InceptionV4/InceptionV4/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 8085 1806679 1814764
InceptionV4/InceptionV4/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 3721 1814764 1818485
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 149 1818527 1818676
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 2760 1818676 1821436
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0b_1x3/Conv2D CPU 6928 1817369 1824297
InceptionV4/InceptionV4/Mixed_7c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 3764 1821488 1825252
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 95 1825274 1825369
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 5052 1825369 1830421
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0c_3x1/Conv2D CPU 6948 1824323 1831271
InceptionV4/InceptionV4/Mixed_7c/Branch_1/concat CPU 87 1831306 1831393
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 6319 1830453 1836772
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 7816 1836813 1844629
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 4806 1844682 1849488
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 4572 1849526 1854098
InceptionV4/InceptionV4/Mixed_7c/Branch_2/concat OpenCL 638 1854137 1854775
InceptionV4/InceptionV4/Mixed_7c/concat/Convert Convert 16043 1854949 1870992
InceptionV4/InceptionV4/Mixed_7c/concat CPU 284 1870992 1871276
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 10952 1871372 1882324
InceptionV4/InceptionV4/Mixed_7d/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 7655 1871514 1879169
InceptionV4/InceptionV4/Mixed_7d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 3720 1879169 1882889
InceptionV4/InceptionV4/Mixed_7d/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 123 1882931 1883054
InceptionV4/InceptionV4/Mixed_7d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 2776 1883054 1885830
InceptionV4/InceptionV4/Mixed_7d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 3386 1885861 1889247
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0b_1x3/Conv2D CPU 7075 1882357 1889432
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 92 1889271 1889363
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4941 1889363 1894304
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0c_3x1/Conv2D CPU 6940 1889465 1896405
InceptionV4/InceptionV4/Mixed_7d/Branch_1/concat CPU 88 1896435 1896523
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 6109 1894332 1900441
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 7682 1900477 1908159
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 5325 1908196 1913521
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 4600 1913561 1918161
InceptionV4/InceptionV4/Mixed_7d/Branch_2/concat OpenCL 878 1918198 1919076
InceptionV4/InceptionV4/Mixed_7d/concat/Convert Convert 16201 1919248 1935449
InceptionV4/InceptionV4/Mixed_7d/concat CPU 284 1935449 1935733
InceptionV4/Logits/AvgPool_1a/AvgPool CPU 201 1935791 1935992
InceptionV4/Logits/AvgPool_1a/AvgPool___tr4InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 8 1936012 1936020
InceptionV4/Logits/PreLogitsFlatten/flatten/Shape CPU 0 1936034 1936034
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice CPU 0 1936060 1936060
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape CPU 1 1936172 1936173
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 7 1936188 1936195
InceptionV4/Logits/Logits/MatMul CPU 18978 1936209 1955187
InceptionV4/Logits/Logits/BiasAdd CPU 46 1955222 1955268
InceptionV4/Logits/Predictions CPU 45 1955285 1955330
InceptionV4/Logits/Logits/biases CPU 1 1707 1708
InceptionV4/Logits/Logits/weights CPU 1 1729 1730
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape/1 CPU 1 1772 1773
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_2 CPU 1 1802 1803
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_1 CPU 0 1815 1815
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack CPU 1 1828 1829
InceptionV4/InceptionV4/Conv2d_1a_3x3/Conv2D CPU 7985 1839 9824
InceptionV4/InceptionV4/Conv2d_2a_3x3/Conv2D/Convert Convert 16269 10029 26298
InceptionV4/InceptionV4/Conv2d_2a_3x3/Conv2D OpenCL 21430 26298 47728
InceptionV4/InceptionV4/Conv2d_2b_3x3/Conv2D OpenCL 36783 47795 84578
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D OpenCL 52591 84618 137209
InceptionV4/InceptionV4/Mixed_3a/Branch_0/MaxPool_0a_3x3/MaxPool OpenCL 3357 137253 140610
InceptionV4/InceptionV4/Mixed_3a/concat/Convert Convert 15868 140782 156650
InceptionV4/InceptionV4/Mixed_3a/concat CPU 2413 156650 159063
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 12718 159159 171877
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 17325 159300 176625
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 8867 176625 185492
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 27784 171912 199696
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 24203 185557 209760
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 27476 209803 237279
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 24485 237316 261801
InceptionV4/InceptionV4/Mixed_4a/concat/Convert Convert 8100 261981 270081
InceptionV4/InceptionV4/Mixed_4a/concat CPU 2828 270081 272909
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool/Convert Convert 19082 273137 292219
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool OpenCL 2677 292219 294896
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D/Convert Convert 139 294951 295090
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 61795 295090 356885
InceptionV4/InceptionV4/Mixed_5a/concat/Convert Convert 13473 357086 370559
InceptionV4/InceptionV4/Mixed_5a/concat CPU 1353 370559 371912
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 8447 372005 380452
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0b_3x3/Conv2D CPU 9876 380487 390363
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 13457 372152 385609
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 5235 385609 390844
InceptionV4/InceptionV4/Mixed_5b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 6315 390922 397237
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 146 397259 397405
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 6384 397405 403789
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0c_3x3/Conv2D CPU 13948 390401 404349
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 100 403845 403945
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 4596 403945 408541
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 6800 408588 415388
InceptionV4/InceptionV4/Mixed_5b/concat/Convert Convert 9443 415427 424870
InceptionV4/InceptionV4/Mixed_5b/concat OpenCL 2260 424870 427130
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 9076 427206 436282
InceptionV4/InceptionV4/Mixed_5c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 9345 436306 445651
InceptionV4/InceptionV4/Mixed_5c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 6326 445671 451997
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 17978 427347 445325
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 8423 445325 453748
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 4723 452042 456765
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0b_3x3/Conv2D CPU 10171 453793 463964
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 7565 456786 464351
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0c_3x3/Conv2D CPU 13847 463995 477842
InceptionV4/InceptionV4/Mixed_5c/concat/Convert Convert 8142 478050 486192
InceptionV4/InceptionV4/Mixed_5c/concat OpenCL 2265 486192 488457
InceptionV4/InceptionV4/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 5792 488533 494325
InceptionV4/InceptionV4/Mixed_5d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 12898 494347 507245
InceptionV4/InceptionV4/Mixed_5d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 6341 507265 513606
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 18119 488675 506794
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D CPU 8597 506794 515391
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 4686 513628 518314
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0b_3x3/Conv2D CPU 10188 515439 525627
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 7563 518333 525896
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0c_3x3/Conv2D CPU 13712 525660 539372
InceptionV4/InceptionV4/Mixed_5d/concat/Convert Convert 7709 539580 547289
InceptionV4/InceptionV4/Mixed_5d/concat OpenCL 2218 547289 549507
InceptionV4/InceptionV4/Mixed_5e/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 5925 549581 555506
InceptionV4/InceptionV4/Mixed_5e/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 12918 555595 568513
InceptionV4/InceptionV4/Mixed_5e/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 6375 568533 574908
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 18273 549724 567997
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D CPU 8633 567997 576630
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 4787 574931 579718
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0b_3x3/Conv2D CPU 10265 576678 586943
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 7688 579739 587427
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0c_3x3/Conv2D CPU 13710 586974 600684
InceptionV4/InceptionV4/Mixed_5e/concat/Convert Convert 7792 600894 608686
InceptionV4/InceptionV4/Mixed_5e/concat OpenCL 2267 608686 610953
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 72883 611031 683914
InceptionV4/InceptionV4/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool OpenCL 4545 683939 688484
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 77183 611170 688353
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D CPU 19925 688353 708278
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0b_3x3/Conv2D CPU 56502 708368 764870
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_1a_3x3/Conv2D CPU 45962 764933 810895
InceptionV4/InceptionV4/Mixed_6a/concat/Convert Convert 17142 810986 828128
InceptionV4/InceptionV4/Mixed_6a/concat CPU 821 828128 828949
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 12425 829194 841619
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 6791 841619 848410
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 19402 829055 848457
InceptionV4/InceptionV4/Mixed_6b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 5612 848473 854085
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 136 854111 854247
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 15661 854247 869908
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0b_1x7/Conv2D CPU 24150 848537 872687
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 191 869941 870132
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8679 870132 878811
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13290 878842 892132
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0c_7x1/Conv2D CPU 33913 872716 906629
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15574 892150 907724
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 17673 907763 925436
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 20562 925473 946035
InceptionV4/InceptionV4/Mixed_6b/concat/Convert Convert 8839 946075 954914
InceptionV4/InceptionV4/Mixed_6b/concat OpenCL 1632 954914 956546
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 7326 956619 963945
InceptionV4/InceptionV4/Mixed_6c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 11874 963968 975842
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 15705 975865 991570
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 18582 956758 975340
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 18237 975340 993577
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8213 991593 999806
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13012 999827 1012839
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0b_1x7/Conv2D CPU 24175 993627 1017802
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15531 1012859 1028390
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 17529 1028410 1045939
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0c_7x1/Conv2D CPU 33512 1017834 1051346
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 19884 1045960 1065844
InceptionV4/InceptionV4/Mixed_6c/concat/Convert Convert 6891 1065884 1072775
InceptionV4/InceptionV4/Mixed_6c/concat OpenCL 1624 1072775 1074399
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 7174 1074471 1081645
InceptionV4/InceptionV4/Mixed_6d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 11815 1081666 1093481
InceptionV4/InceptionV4/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 15793 1093501 1109294
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 18352 1074627 1092979
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 18243 1092979 1111222
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8280 1109316 1117596
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13130 1117616 1130746
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0b_1x7/Conv2D CPU 24126 1111271 1135397
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15652 1130766 1146418
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 17563 1146439 1164002
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0c_7x1/Conv2D CPU 32699 1135429 1168128
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 19997 1164022 1184019
InceptionV4/InceptionV4/Mixed_6d/concat/Convert Convert 7194 1184057 1191251
InceptionV4/InceptionV4/Mixed_6d/concat OpenCL 1664 1191251 1192915
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 7246 1192993 1200239
InceptionV4/InceptionV4/Mixed_6e/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 11775 1200262 1212037
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 15821 1212148 1227969
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 18395 1193129 1211524
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 18231 1211524 1229755
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8279 1227990 1236269
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13159 1236290 1249449
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0b_1x7/Conv2D CPU 23971 1229803 1253774
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15698 1249470 1265168
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 17589 1265188 1282777
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0c_7x1/Conv2D CPU 32736 1253806 1286542
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 20021 1282797 1302818
InceptionV4/InceptionV4/Mixed_6e/concat/Convert Convert 7136 1302858 1309994
InceptionV4/InceptionV4/Mixed_6e/concat OpenCL 2092 1309994 1312086
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 7183 1312164 1319347
InceptionV4/InceptionV4/Mixed_6f/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 11690 1319368 1331058
InceptionV4/InceptionV4/Mixed_6f/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 15699 1331079 1346778
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 18259 1312301 1330560
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D CPU 18342 1330560 1348902
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8277 1346798 1355075
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13132 1355097 1368229
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0b_1x7/Conv2D CPU 24059 1348951 1373010
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15671 1368248 1383919
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 17609 1383940 1401549
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0c_7x1/Conv2D CPU 32675 1373041 1405716
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 19920 1401567 1421487
InceptionV4/InceptionV4/Mixed_6f/concat/Convert Convert 6933 1421527 1428460
InceptionV4/InceptionV4/Mixed_6f/concat OpenCL 1986 1428460 1430446
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 7077 1430520 1437597
InceptionV4/InceptionV4/Mixed_6g/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 11694 1437620 1449314
InceptionV4/InceptionV4/Mixed_6g/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 15600 1449337 1464937
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 18151 1430656 1448807
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D CPU 18181 1448807 1466988
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8129 1464960 1473089
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 12881 1473112 1485993
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0b_1x7/Conv2D CPU 23988 1467036 1491024
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15573 1486013 1501586
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 17455 1501606 1519061
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0c_7x1/Conv2D CPU 32499 1491055 1523554
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 19994 1519082 1539076
InceptionV4/InceptionV4/Mixed_6g/concat/Convert Convert 6941 1539119 1546060
InceptionV4/InceptionV4/Mixed_6g/concat OpenCL 1973 1546060 1548033
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 7129 1548123 1555252
InceptionV4/InceptionV4/Mixed_6h/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 11794 1555272 1567066
InceptionV4/InceptionV4/Mixed_6h/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 15741 1567086 1582827
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 18302 1548260 1566562
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D CPU 18338 1566562 1584900
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8240 1582850 1591090
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 12970 1591109 1604079
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0b_1x7/Conv2D CPU 24092 1584948 1609040
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15476 1604099 1619575
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 17613 1619598 1637211
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0c_7x1/Conv2D CPU 32635 1609073 1641708
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 19810 1637233 1657043
InceptionV4/InceptionV4/Mixed_6h/concat/Convert Convert 6881 1657081 1663962
InceptionV4/InceptionV4/Mixed_6h/concat OpenCL 1947 1663962 1665909
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 12558 1665983 1678541
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 28573 1678562 1707135
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 40480 1666149 1706629
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 18388 1706629 1725017
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 7921 1725064 1732985
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool/Convert Convert 175 1733015 1733190
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 779 1733190 1733969
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 28251 1707157 1735408
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 10781 1735449 1746230
InceptionV4/InceptionV4/Mixed_7a/concat/Convert Convert 5377 1746405 1751782
InceptionV4/InceptionV4/Mixed_7a/concat CPU 280 1751782 1752062
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 11338 1752146 1763484
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 8393 1752281 1760674
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 2946 1760674 1763620
InceptionV4/InceptionV4/Mixed_7b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 3443 1763663 1767106
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0b_1x3/Conv2D CPU 6858 1763518 1770376
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 129 1767126 1767255
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4939 1767255 1772194
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0c_3x1/Conv2D CPU 7118 1770409 1777527
InceptionV4/InceptionV4/Mixed_7b/Branch_1/concat CPU 96 1777558 1777654
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 6142 1772224 1778366
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 7776 1778406 1786182
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 4697 1786219 1790916
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 4565 1790954 1795519
InceptionV4/InceptionV4/Mixed_7b/Branch_2/concat OpenCL 717 1795569 1796286
InceptionV4/InceptionV4/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 110 1796326 1796436
InceptionV4/InceptionV4/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 3476 1796436 1799912
InceptionV4/InceptionV4/Mixed_7b/concat/Convert Convert 16328 1800100 1816428
InceptionV4/InceptionV4/Mixed_7b/concat CPU 282 1816428 1816710
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 10830 1816827 1827657
InceptionV4/InceptionV4/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 7730 1816968 1824698
InceptionV4/InceptionV4/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 3638 1824698 1828336
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 120 1828376 1828496
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 2623 1828496 1831119
InceptionV4/InceptionV4/Mixed_7c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 3612 1831154 1834766
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0b_1x3/Conv2D CPU 7121 1827695 1834816
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 95 1834787 1834882
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4980 1834882 1839862
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0c_3x1/Conv2D CPU 6844 1834845 1841689
InceptionV4/InceptionV4/Mixed_7c/Branch_1/concat CPU 83 1841720 1841803
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 6201 1839894 1846095
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 7833 1846135 1853968
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 4700 1854005 1858705
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 4521 1858762 1863283
InceptionV4/InceptionV4/Mixed_7c/Branch_2/concat OpenCL 712 1863322 1864034
InceptionV4/InceptionV4/Mixed_7c/concat/Convert Convert 15980 1864207 1880187
InceptionV4/InceptionV4/Mixed_7c/concat CPU 281 1880187 1880468
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 10814 1880564 1891378
InceptionV4/InceptionV4/Mixed_7d/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 7695 1880702 1888397
InceptionV4/InceptionV4/Mixed_7d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 3622 1888397 1892019
InceptionV4/InceptionV4/Mixed_7d/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 265 1892063 1892328
InceptionV4/InceptionV4/Mixed_7d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 2400 1892328 1894728
InceptionV4/InceptionV4/Mixed_7d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 3366 1894759 1898125
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0b_1x3/Conv2D CPU 6995 1891412 1898407
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 178 1898148 1898326
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4778 1898326 1903104
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0c_3x1/Conv2D CPU 7142 1898439 1905581
InceptionV4/InceptionV4/Mixed_7d/Branch_1/concat CPU 84 1905612 1905696
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 6019 1903133 1909152
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 7693 1909191 1916884
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 5174 1916926 1922100
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 4463 1922140 1926603
InceptionV4/InceptionV4/Mixed_7d/Branch_2/concat OpenCL 766 1926641 1927407
InceptionV4/InceptionV4/Mixed_7d/concat/Convert Convert 15775 1927582 1943357
InceptionV4/InceptionV4/Mixed_7d/concat CPU 283 1943357 1943640
InceptionV4/Logits/AvgPool_1a/AvgPool CPU 213 1943699 1943912
InceptionV4/Logits/AvgPool_1a/AvgPool___tr4InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 8 1943931 1943939
InceptionV4/Logits/PreLogitsFlatten/flatten/Shape CPU 1 1943953 1943954
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice CPU 1 1943971 1943972
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape CPU 1 1943981 1943982
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 7 1944024 1944031
InceptionV4/Logits/Logits/MatMul CPU 19030 1944045 1963075
InceptionV4/Logits/Logits/BiasAdd CPU 47 1963110 1963157
InceptionV4/Logits/Predictions CPU 46 1963173 1963219
InceptionV4/Logits/Logits/biases CPU 1 1934 1935
InceptionV4/Logits/Logits/weights CPU 1 1971 1972
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape/1 CPU 1 2061 2062
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_2 CPU 1 2097 2098
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_1 CPU 1 2130 2131
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack CPU 1 2144 2145
InceptionV4/InceptionV4/Conv2d_1a_3x3/Conv2D CPU 7981 2156 10137
InceptionV4/InceptionV4/Conv2d_2a_3x3/Conv2D/Convert Convert 15899 10339 26238
InceptionV4/InceptionV4/Conv2d_2a_3x3/Conv2D OpenCL 21125 26238 47363
InceptionV4/InceptionV4/Conv2d_2b_3x3/Conv2D OpenCL 36526 47428 83954
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D OpenCL 52811 83989 136800
InceptionV4/InceptionV4/Mixed_3a/Branch_0/MaxPool_0a_3x3/MaxPool OpenCL 3083 136842 139925
InceptionV4/InceptionV4/Mixed_3a/concat/Convert Convert 15319 140097 155416
InceptionV4/InceptionV4/Mixed_3a/concat CPU 2386 155416 157802
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 12782 157897 170679
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 16913 158031 174944
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 8757 174944 183701
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 27659 170719 198378
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 23794 183768 207562
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 27059 207604 234663
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 24320 234700 259020
InceptionV4/InceptionV4/Mixed_4a/concat/Convert Convert 8838 259196 268034
InceptionV4/InceptionV4/Mixed_4a/concat CPU 2709 268034 270743
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool/Convert Convert 18798 270974 289772
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool OpenCL 2482 289772 292254
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D/Convert Convert 255 292311 292566
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 61882 292566 354448
InceptionV4/InceptionV4/Mixed_5a/concat/Convert Convert 13722 354640 368362
InceptionV4/InceptionV4/Mixed_5a/concat CPU 1312 368362 369674
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 8288 369769 378057
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0b_3x3/Conv2D CPU 9854 378094 387948
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 13206 369912 383118
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 5284 383118 388402
InceptionV4/InceptionV4/Mixed_5b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 6440 388472 394912
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 223 394932 395155
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 6447 395155 401602
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0c_3x3/Conv2D CPU 14031 387986 402017
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 171 401635 401806
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 4624 401806 406430
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 6784 406478 413262
InceptionV4/InceptionV4/Mixed_5b/concat/Convert Convert 8989 413303 422292
InceptionV4/InceptionV4/Mixed_5b/concat OpenCL 2310 422292 424602
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 5611 424680 430291
InceptionV4/InceptionV4/Mixed_5c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 12694 430313 443007
InceptionV4/InceptionV4/Mixed_5c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 6283 443029 449312
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 17906 424813 442719
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 8540 442719 451259
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 4679 449354 454033
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0b_3x3/Conv2D CPU 10108 451307 461415
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 7695 454052 461747
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0c_3x3/Conv2D CPU 13781 461446 475227
InceptionV4/InceptionV4/Mixed_5c/concat/Convert Convert 7702 475429 483131
InceptionV4/InceptionV4/Mixed_5c/concat OpenCL 2220 483131 485351
InceptionV4/InceptionV4/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 5820 485425 491245
InceptionV4/InceptionV4/Mixed_5d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 12837 491266 504103
InceptionV4/InceptionV4/Mixed_5d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 6305 504122 510427
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 18026 485568 503594
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D CPU 8586 503594 512180
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 4673 510468 515141
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0b_3x3/Conv2D CPU 10184 512229 522413
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 7638 515161 522799
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0c_3x3/Conv2D CPU 13776 522444 536220
InceptionV4/InceptionV4/Mixed_5d/concat/Convert Convert 7687 536420 544107
InceptionV4/InceptionV4/Mixed_5d/concat OpenCL 2229 544107 546336
InceptionV4/InceptionV4/Mixed_5e/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 5806 546414 552220
InceptionV4/InceptionV4/Mixed_5e/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 12854 552308 565162
InceptionV4/InceptionV4/Mixed_5e/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 6315 565182 571497
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 18119 546557 564676
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D CPU 8555 564676 573231
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 4726 571519 576245
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0b_3x3/Conv2D CPU 10147 573277 583424
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 7624 576265 583889
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0c_3x3/Conv2D CPU 13765 583455 597220
InceptionV4/InceptionV4/Mixed_5e/concat/Convert Convert 7708 597424 605132
InceptionV4/InceptionV4/Mixed_5e/concat OpenCL 2229 605132 607361
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 76135 607436 683571
InceptionV4/InceptionV4/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool OpenCL 2240 683604 685844
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 75855 607576 683431
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D CPU 19917 683431 703348
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0b_3x3/Conv2D CPU 56393 703437 759830
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_1a_3x3/Conv2D CPU 42932 759907 802839
InceptionV4/InceptionV4/Mixed_6a/concat/Convert Convert 16922 802917 819839
InceptionV4/InceptionV4/Mixed_6a/concat CPU 842 819839 820681
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 10761 820911 831672
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 6547 831672 838219
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 19480 820777 840257
InceptionV4/InceptionV4/Mixed_6b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 5761 838265 844026
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 137 844072 844209
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 15555 844209 859764
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0b_1x7/Conv2D CPU 24113 840332 864445
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 124 859793 859917
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8972 859917 868889
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13092 868921 882013
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15465 882032 897497
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0c_7x1/Conv2D CPU 34110 864475 898585
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 17466 897518 914984
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 20517 915054 935571
InceptionV4/InceptionV4/Mixed_6b/concat/Convert Convert 8203 935630 943833
InceptionV4/InceptionV4/Mixed_6b/concat OpenCL 1853 943833 945686
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 6910 945763 952673
InceptionV4/InceptionV4/Mixed_6c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 11444 952695 964139
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 15532 964162 979694
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 17723 945917 963640
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 18268 963640 981908
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8026 979716 987742
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 12719 987764 1000483
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0b_1x7/Conv2D CPU 24173 981957 1006130
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15290 1000501 1015791
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 17524 1015811 1033335
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0c_7x1/Conv2D CPU 32485 1006163 1038648
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 19760 1033356 1053116
InceptionV4/InceptionV4/Mixed_6c/concat/Convert Convert 6895 1053157 1060052
InceptionV4/InceptionV4/Mixed_6c/concat OpenCL 1704 1060052 1061756
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 6968 1061825 1068793
InceptionV4/InceptionV4/Mixed_6d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 11525 1068813 1080338
InceptionV4/InceptionV4/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 15646 1080359 1096005
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 17866 1061965 1079831
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 18158 1079831 1097989
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8275 1096026 1104301
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13146 1104320 1117466
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0b_1x7/Conv2D CPU 24038 1098038 1122076
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15524 1117485 1133009
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 17469 1133029 1150498
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0c_7x1/Conv2D CPU 32617 1122108 1154725
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 19833 1150516 1170349
InceptionV4/InceptionV4/Mixed_6d/concat/Convert Convert 7064 1170388 1177452
InceptionV4/InceptionV4/Mixed_6d/concat OpenCL 2046 1177452 1179498
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 6969 1179576 1186545
InceptionV4/InceptionV4/Mixed_6e/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 11121 1186566 1197687
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 15654 1197797 1213451
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 17582 1179714 1197296
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 18226 1197296 1215522
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8094 1213472 1221566
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 12718 1221585 1234303
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0b_1x7/Conv2D CPU 23979 1215571 1239550
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15479 1234322 1249801
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 17464 1249820 1267284
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0c_7x1/Conv2D CPU 32614 1239582 1272196
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 19807 1267304 1287111
InceptionV4/InceptionV4/Mixed_6e/concat/Convert Convert 6879 1287151 1294030
InceptionV4/InceptionV4/Mixed_6e/concat OpenCL 1935 1294030 1295965
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 6887 1296040 1302927
InceptionV4/InceptionV4/Mixed_6f/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 11531 1302948 1314479
InceptionV4/InceptionV4/Mixed_6f/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 15740 1314500 1330240
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 17804 1296180 1313984
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D CPU 18252 1313984 1332236
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8376 1330261 1338637
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 12985 1338659 1351644
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0b_1x7/Conv2D CPU 24166 1332285 1356451
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15571 1351664 1367235
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 17633 1367258 1384891
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0c_7x1/Conv2D CPU 32486 1356484 1388970
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 19939 1384908 1404847
InceptionV4/InceptionV4/Mixed_6f/concat/Convert Convert 7338 1404889 1412227
InceptionV4/InceptionV4/Mixed_6f/concat OpenCL 2049 1412227 1414276
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 7030 1414353 1421383
InceptionV4/InceptionV4/Mixed_6g/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 11654 1421406 1433060
InceptionV4/InceptionV4/Mixed_6g/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 15949 1433083 1449032
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 18077 1414490 1432567
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D CPU 18248 1432567 1450815
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8285 1449055 1457340
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13061 1457361 1470422
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0b_1x7/Conv2D CPU 23958 1450865 1474823
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15781 1470441 1486222
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 17652 1486264 1503916
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0c_7x1/Conv2D CPU 32540 1474855 1507395
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 20010 1503938 1523948
InceptionV4/InceptionV4/Mixed_6g/concat/Convert Convert 7210 1523991 1531201
InceptionV4/InceptionV4/Mixed_6g/concat OpenCL 2205 1531201 1533406
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 7300 1533477 1540777
InceptionV4/InceptionV4/Mixed_6h/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 11951 1540798 1552749
InceptionV4/InceptionV4/Mixed_6h/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 15933 1552770 1568703
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 18638 1533614 1552252
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D CPU 18322 1552252 1570574
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8341 1568728 1577069
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13111 1577090 1590201
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0b_1x7/Conv2D CPU 24147 1570623 1594770
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15781 1590222 1606003
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 17926 1606024 1623950
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0c_7x1/Conv2D CPU 32717 1594803 1627520
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 19995 1623969 1643964
InceptionV4/InceptionV4/Mixed_6h/concat/Convert Convert 7305 1644004 1651309
InceptionV4/InceptionV4/Mixed_6h/concat OpenCL 2163 1651309 1653472
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 12833 1653565 1666398
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 28610 1666422 1695032
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 40799 1653702 1694501
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 18265 1694501 1712766
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 7997 1712817 1720814
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool/Convert Convert 175 1720845 1721020
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 779 1721020 1721799
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 28375 1695055 1723430
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 10787 1723469 1734256
InceptionV4/InceptionV4/Mixed_7a/concat/Convert Convert 5767 1734449 1740216
InceptionV4/InceptionV4/Mixed_7a/concat CPU 281 1740216 1740497
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 11366 1740583 1751949
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 8318 1740721 1749039
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 2927 1749039 1751966
InceptionV4/InceptionV4/Mixed_7b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 3450 1752008 1755458
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0b_1x3/Conv2D CPU 6934 1751983 1758917
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 243 1755479 1755722
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4830 1755722 1760552
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0c_3x1/Conv2D CPU 6970 1758952 1765922
InceptionV4/InceptionV4/Mixed_7b/Branch_1/concat CPU 94 1765951 1766045
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 6021 1760583 1766604
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 7676 1766643 1774319
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 4540 1774356 1778896
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 4486 1778936 1783422
InceptionV4/InceptionV4/Mixed_7b/Branch_2/concat OpenCL 735 1783490 1784225
InceptionV4/InceptionV4/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 187 1784269 1784456
InceptionV4/InceptionV4/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 3393 1784456 1787849
InceptionV4/InceptionV4/Mixed_7b/concat/Convert Convert 16194 1788040 1804234
InceptionV4/InceptionV4/Mixed_7b/concat CPU 287 1804234 1804521
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 10895 1804615 1815510
InceptionV4/InceptionV4/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 7724 1804775 1812499
InceptionV4/InceptionV4/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 3634 1812499 1816133
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 242 1816176 1816418
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 2645 1816418 1819063
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0b_1x3/Conv2D CPU 6884 1815547 1822431
InceptionV4/InceptionV4/Mixed_7c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 3559 1819098 1822657
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 170 1822679 1822849
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 5050 1822849 1827899
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0c_3x1/Conv2D CPU 7044 1822459 1829503
InceptionV4/InceptionV4/Mixed_7c/Branch_1/concat CPU 89 1829537 1829626
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 6173 1827932 1834105
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 7773 1834145 1841918
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 4726 1841959 1846685
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 4587 1846724 1851311
InceptionV4/InceptionV4/Mixed_7c/Branch_2/concat OpenCL 1019 1851351 1852370
InceptionV4/InceptionV4/Mixed_7c/concat/Convert Convert 16398 1852547 1868945
InceptionV4/InceptionV4/Mixed_7c/concat CPU 279 1868945 1869224
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 10825 1869324 1880149
InceptionV4/InceptionV4/Mixed_7d/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 7592 1869466 1877058
InceptionV4/InceptionV4/Mixed_7d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 3629 1877058 1880687
InceptionV4/InceptionV4/Mixed_7d/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 247 1880735 1880982
InceptionV4/InceptionV4/Mixed_7d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 2655 1880982 1883637
InceptionV4/InceptionV4/Mixed_7d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 3554 1883670 1887224
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0b_1x3/Conv2D CPU 7195 1880181 1887376
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 178 1887248 1887426
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4974 1887426 1892400
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0c_3x1/Conv2D CPU 6831 1887409 1894240
InceptionV4/InceptionV4/Mixed_7d/Branch_1/concat CPU 86 1894269 1894355
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 6109 1892428 1898537
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 7767 1898576 1906343
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 5239 1906386 1911625
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 4545 1911665 1916210
InceptionV4/InceptionV4/Mixed_7d/Branch_2/concat OpenCL 958 1916247 1917205
InceptionV4/InceptionV4/Mixed_7d/concat/Convert Convert 16637 1917394 1934031
InceptionV4/InceptionV4/Mixed_7d/concat CPU 294 1934031 1934325
InceptionV4/Logits/AvgPool_1a/AvgPool CPU 201 1934383 1934584
InceptionV4/Logits/AvgPool_1a/AvgPool___tr4InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 9 1934632 1934641
InceptionV4/Logits/PreLogitsFlatten/flatten/Shape CPU 1 1934655 1934656
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice CPU 0 1934679 1934679
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape CPU 1 1934689 1934690
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 7 1934718 1934725
InceptionV4/Logits/Logits/MatMul CPU 18998 1934738 1953736
InceptionV4/Logits/Logits/BiasAdd CPU 47 1953771 1953818
InceptionV4/Logits/Predictions CPU 45 1953832 1953877
InceptionV4/Logits/Logits/biases CPU 1 2045 2046
InceptionV4/Logits/Logits/weights CPU 1 2083 2084
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape/1 CPU 1 2127 2128
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_2 CPU 0 2198 2198
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_1 CPU 1 2210 2211
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack CPU 0 2225 2225
InceptionV4/InceptionV4/Conv2d_1a_3x3/Conv2D CPU 7960 2236 10196
InceptionV4/InceptionV4/Conv2d_2a_3x3/Conv2D/Convert Convert 16111 10401 26512
InceptionV4/InceptionV4/Conv2d_2a_3x3/Conv2D OpenCL 21173 26512 47685
InceptionV4/InceptionV4/Conv2d_2b_3x3/Conv2D OpenCL 36671 47751 84422
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D OpenCL 52338 84458 136796
InceptionV4/InceptionV4/Mixed_3a/Branch_0/MaxPool_0a_3x3/MaxPool OpenCL 3002 136837 139839
InceptionV4/InceptionV4/Mixed_3a/concat/Convert Convert 15732 140009 155741
InceptionV4/InceptionV4/Mixed_3a/concat CPU 2387 155741 158128
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 12827 158223 171050
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 17009 158227 175236
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 8617 175236 183853
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 27582 171088 198670
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 23922 183922 207844
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 27144 207883 235027
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 24311 235063 259374
InceptionV4/InceptionV4/Mixed_4a/concat/Convert Convert 8060 259569 267629
InceptionV4/InceptionV4/Mixed_4a/concat CPU 2759 267629 270388
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool/Convert Convert 18728 270491 289219
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool OpenCL 2479 289219 291698
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D/Convert Convert 138 291754 291892
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 61994 291892 353886
InceptionV4/InceptionV4/Mixed_5a/concat/Convert Convert 13662 354104 367766
InceptionV4/InceptionV4/Mixed_5a/concat CPU 1309 367766 369075
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 8447 369168 377615
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0b_3x3/Conv2D CPU 9911 377651 387562
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 13083 369307 382390
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 5272 382390 387662
InceptionV4/InceptionV4/Mixed_5b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 6281 387734 394015
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 284 394036 394320
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 6289 394320 400609
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0c_3x3/Conv2D CPU 13855 387603 401458
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 171 400645 400816
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 4551 400816 405367
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 6801 405418 412219
InceptionV4/InceptionV4/Mixed_5b/concat/Convert Convert 9070 412261 421331
InceptionV4/InceptionV4/Mixed_5b/concat OpenCL 2212 421331 423543
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 5512 423623 429135
InceptionV4/InceptionV4/Mixed_5c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 12407 429156 441563
InceptionV4/InceptionV4/Mixed_5c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 6255 441585 447840
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 17556 423754 441310
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 8515 441310 449825
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 4599 447862 452461
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0b_3x3/Conv2D CPU 10127 449871 459998
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 7571 452482 460053
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0c_3x3/Conv2D CPU 13720 460030 473750
InceptionV4/InceptionV4/Mixed_5c/concat/Convert Convert 7705 473967 481672
InceptionV4/InceptionV4/Mixed_5c/concat OpenCL 2211 481672 483883
InceptionV4/InceptionV4/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 5503 483958 489461
InceptionV4/InceptionV4/Mixed_5d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 12399 489485 501884
InceptionV4/InceptionV4/Mixed_5d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 6239 501904 508143
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 17541 484099 501640
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D CPU 8550 501640 510190
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 4593 508164 512757
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 7570 512776 520346
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0b_3x3/Conv2D CPU 10189 510238 520427
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0c_3x3/Conv2D CPU 13725 520499 534224
InceptionV4/InceptionV4/Mixed_5d/concat/Convert Convert 7677 534426 542103
InceptionV4/InceptionV4/Mixed_5d/concat OpenCL 2220 542103 544323
InceptionV4/InceptionV4/Mixed_5e/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 5538 544401 549939
InceptionV4/InceptionV4/Mixed_5e/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 12460 550026 562486
InceptionV4/InceptionV4/Mixed_5e/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 6276 562506 568782
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 17708 544541 562249
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D CPU 8613 562249 570862
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 4579 568804 573383
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 7548 573406 580954
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0b_3x3/Conv2D CPU 10158 570909 581067
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0c_3x3/Conv2D CPU 13717 581134 594851
InceptionV4/InceptionV4/Mixed_5e/concat/Convert Convert 7609 595065 602674
InceptionV4/InceptionV4/Mixed_5e/concat OpenCL 2198 602674 604872
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 75935 604998 680933
InceptionV4/InceptionV4/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool OpenCL 1588 680967 682555
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 75664 605091 680755
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D CPU 19993 680755 700748
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0b_3x3/Conv2D CPU 56405 700835 757240
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_1a_3x3/Conv2D CPU 43094 757322 800416
InceptionV4/InceptionV4/Mixed_6a/concat/Convert Convert 16138 800489 816627
InceptionV4/InceptionV4/Mixed_6a/concat CPU 818 816627 817445
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 10486 817676 828162
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 6564 828162 834726
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 19488 817541 837029
InceptionV4/InceptionV4/Mixed_6b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 5718 834772 840490
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 258 840515 840773
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 15567 840773 856340
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0b_1x7/Conv2D CPU 24017 837106 861123
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 182 856370 856552
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 9146 856552 865698
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13203 865728 878931
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15629 878949 894578
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0c_7x1/Conv2D CPU 33928 861152 895080
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 17573 894597 912170
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 20296 912206 932502
InceptionV4/InceptionV4/Mixed_6b/concat/Convert Convert 8569 932541 941110
InceptionV4/InceptionV4/Mixed_6b/concat OpenCL 2005 941110 943115
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 7259 943188 950447
InceptionV4/InceptionV4/Mixed_6c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 11723 950470 962193
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 15654 962217 977871
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 18384 943324 961708
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 18313 961708 980021
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8140 977892 986032
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 12977 986053 999030
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0b_1x7/Conv2D CPU 24126 980070 1004196
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15656 999050 1014706
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 17658 1014726 1032384
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0c_7x1/Conv2D CPU 32621 1004228 1036849
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 19841 1032406 1052247
InceptionV4/InceptionV4/Mixed_6c/concat/Convert Convert 7183 1052287 1059470
InceptionV4/InceptionV4/Mixed_6c/concat OpenCL 2037 1059470 1061507
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 7151 1061603 1068754
InceptionV4/InceptionV4/Mixed_6d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 11743 1068775 1080518
InceptionV4/InceptionV4/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 15811 1080538 1096349
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 18273 1061739 1080012
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 18261 1080012 1098273
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8262 1096371 1104633
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13123 1104653 1117776
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0b_1x7/Conv2D CPU 24048 1098322 1122370
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15676 1117795 1133471
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 17575 1133492 1151067
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0c_7x1/Conv2D CPU 32732 1122403 1155135
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 19992 1151088 1171080
InceptionV4/InceptionV4/Mixed_6d/concat/Convert Convert 7110 1171119 1178229
InceptionV4/InceptionV4/Mixed_6d/concat OpenCL 1659 1178229 1179888
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 7096 1179965 1187061
InceptionV4/InceptionV4/Mixed_6e/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 11726 1187083 1198809
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 15837 1198913 1214750
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 18199 1180100 1198299
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 18295 1198299 1216594
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8236 1214771 1223007
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13033 1223029 1236062
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0b_1x7/Conv2D CPU 23944 1216642 1240586
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15549 1236082 1251631
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 17422 1251651 1269073
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0c_7x1/Conv2D CPU 34721 1240617 1275338
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 19976 1269095 1289071
InceptionV4/InceptionV4/Mixed_6e/concat/Convert Convert 6961 1289112 1296073
InceptionV4/InceptionV4/Mixed_6e/concat OpenCL 1975 1296073 1298048
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 7046 1298124 1305170
InceptionV4/InceptionV4/Mixed_6f/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 11706 1305191 1316897
InceptionV4/InceptionV4/Mixed_6f/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 15568 1316920 1332488
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 18123 1298264 1316387
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D CPU 18248 1316387 1334635
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8159 1332509 1340668
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13013 1340692 1353705
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0b_1x7/Conv2D CPU 24171 1334685 1358856
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15541 1353724 1369265
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 17426 1369286 1386712
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0c_7x1/Conv2D CPU 32447 1358889 1391336
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 19761 1386730 1406491
InceptionV4/InceptionV4/Mixed_6f/concat/Convert Convert 6917 1406533 1413450
InceptionV4/InceptionV4/Mixed_6f/concat OpenCL 1964 1413450 1415414
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 7054 1415488 1422542
InceptionV4/InceptionV4/Mixed_6g/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 11798 1422566 1434364
InceptionV4/InceptionV4/Mixed_6g/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 15589 1434388 1449977
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 18242 1415628 1433870
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D CPU 18219 1433870 1452089
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8117 1450000 1458117
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 12890 1458140 1471030
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0b_1x7/Conv2D CPU 24071 1452138 1476209
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15611 1471049 1486660
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 17456 1486681 1504137
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0c_7x1/Conv2D CPU 32484 1476242 1508726
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 19991 1504160 1524151
InceptionV4/InceptionV4/Mixed_6g/concat/Convert Convert 6935 1524195 1531130
InceptionV4/InceptionV4/Mixed_6g/concat OpenCL 1629 1531130 1532759
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 7213 1532834 1540047
InceptionV4/InceptionV4/Mixed_6h/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 11756 1540068 1551824
InceptionV4/InceptionV4/Mixed_6h/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 15699 1551846 1567545
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 18330 1532976 1551306
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D CPU 18467 1551306 1569773
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8158 1567569 1575727
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13013 1575748 1588761
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0b_1x7/Conv2D CPU 24121 1569820 1593941
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15719 1588782 1604501
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 17872 1604523 1622395
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0c_7x1/Conv2D CPU 32634 1593973 1626607
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 20030 1622415 1642445
InceptionV4/InceptionV4/Mixed_6h/concat/Convert Convert 7083 1642484 1649567
InceptionV4/InceptionV4/Mixed_6h/concat OpenCL 1658 1649567 1651225
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 12623 1651300 1663923
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 28427 1663945 1692372
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 40434 1651437 1691871
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 18365 1691871 1710236
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 8055 1710284 1718339
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool/Convert Convert 172 1718371 1718543
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 777 1718543 1719320
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 28351 1692394 1720745
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 10538 1720785 1731323
InceptionV4/InceptionV4/Mixed_7a/concat/Convert Convert 5529 1731502 1737031
InceptionV4/InceptionV4/Mixed_7a/concat CPU 287 1737031 1737318
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 11305 1737402 1748707
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 8503 1737536 1746039
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 3073 1746039 1749112
InceptionV4/InceptionV4/Mixed_7b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 3696 1749155 1752851
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0b_1x3/Conv2D CPU 7017 1748772 1755789
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 127 1752872 1752999
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 5036 1752999 1758035
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0c_3x1/Conv2D CPU 6866 1755823 1762689
InceptionV4/InceptionV4/Mixed_7b/Branch_1/concat CPU 93 1762716 1762809
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 6262 1758066 1764328
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 7945 1764369 1772314
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 4921 1772352 1777273
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 4786 1777311 1782097
InceptionV4/InceptionV4/Mixed_7b/Branch_2/concat OpenCL 730 1782137 1782867
InceptionV4/InceptionV4/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 103 1782907 1783010
InceptionV4/InceptionV4/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 3485 1783010 1786495
InceptionV4/InceptionV4/Mixed_7b/concat/Convert Convert 15845 1786687 1802532
InceptionV4/InceptionV4/Mixed_7b/concat CPU 302 1802532 1802834
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 10849 1802929 1813778
InceptionV4/InceptionV4/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 7677 1803067 1810744
InceptionV4/InceptionV4/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 3637 1810744 1814381
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 123 1814421 1814544
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 2675 1814544 1817219
InceptionV4/InceptionV4/Mixed_7c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 3536 1817255 1820791
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0b_1x3/Conv2D CPU 7051 1813813 1820864
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 94 1820812 1820906
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 5000 1820906 1825906
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0c_3x1/Conv2D CPU 7121 1820892 1828013
InceptionV4/InceptionV4/Mixed_7c/Branch_1/concat CPU 89 1828048 1828137
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 6212 1825937 1832149
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 7845 1832188 1840033
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 4711 1840071 1844782
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 4564 1844822 1849386
InceptionV4/InceptionV4/Mixed_7c/Branch_2/concat OpenCL 716 1849425 1850141
InceptionV4/InceptionV4/Mixed_7c/concat/Convert Convert 15968 1850314 1866282
InceptionV4/InceptionV4/Mixed_7c/concat CPU 289 1866282 1866571
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 10847 1866666 1877513
InceptionV4/InceptionV4/Mixed_7d/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 7648 1866690 1874338
InceptionV4/InceptionV4/Mixed_7d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 3672 1874338 1878010
InceptionV4/InceptionV4/Mixed_7d/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 126 1878054 1878180
InceptionV4/InceptionV4/Mixed_7d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 2648 1878180 1880828
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0b_1x3/Conv2D CPU 6954 1877546 1884500
InceptionV4/InceptionV4/Mixed_7d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 3663 1880861 1884524
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 96 1884567 1884663
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 5039 1884663 1889702
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0c_3x1/Conv2D CPU 6987 1884529 1891516
InceptionV4/InceptionV4/Mixed_7d/Branch_1/concat CPU 85 1891548 1891633
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 6354 1889733 1896087
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 7902 1896145 1904047
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 5311 1904083 1909394
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 4660 1909433 1914093
InceptionV4/InceptionV4/Mixed_7d/Branch_2/concat OpenCL 984 1914129 1915113
InceptionV4/InceptionV4/Mixed_7d/concat/Convert Convert 16052 1915288 1931340
InceptionV4/InceptionV4/Mixed_7d/concat CPU 286 1931340 1931626
InceptionV4/Logits/AvgPool_1a/AvgPool CPU 203 1931684 1931887
InceptionV4/Logits/AvgPool_1a/AvgPool___tr4InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 8 1931907 1931915
InceptionV4/Logits/PreLogitsFlatten/flatten/Shape CPU 0 1931929 1931929
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice CPU 1 1931953 1931954
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape CPU 1 1931963 1931964
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 6 1932006 1932012
InceptionV4/Logits/Logits/MatMul CPU 19165 1932026 1951191
InceptionV4/Logits/Logits/BiasAdd CPU 48 1951227 1951275
InceptionV4/Logits/Predictions CPU 45 1951290 1951335
InceptionV4/Logits/Logits/biases CPU 1 2269 2270
InceptionV4/Logits/Logits/weights CPU 1 2309 2310
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape/1 CPU 0 2370 2370
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_2 CPU 0 2417 2417
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_1 CPU 1 2451 2452
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack CPU 0 2466 2466
InceptionV4/InceptionV4/Conv2d_1a_3x3/Conv2D CPU 7984 2477 10461
InceptionV4/InceptionV4/Conv2d_2a_3x3/Conv2D/Convert Convert 15660 10573 26233
InceptionV4/InceptionV4/Conv2d_2a_3x3/Conv2D OpenCL 21689 26233 47922
InceptionV4/InceptionV4/Conv2d_2b_3x3/Conv2D OpenCL 36699 47986 84685
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D OpenCL 52508 84720 137228
InceptionV4/InceptionV4/Mixed_3a/Branch_0/MaxPool_0a_3x3/MaxPool OpenCL 2855 137272 140127
InceptionV4/InceptionV4/Mixed_3a/concat/Convert Convert 15626 140328 155954
InceptionV4/InceptionV4/Mixed_3a/concat CPU 2467 155954 158421
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 12806 158516 171322
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 17089 158522 175611
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 8778 175611 184389
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 27649 171361 199010
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 24038 184457 208495
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 27188 208535 235723
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 24392 235757 260149
InceptionV4/InceptionV4/Mixed_4a/concat/Convert Convert 8154 260339 268493
InceptionV4/InceptionV4/Mixed_4a/concat CPU 2741 268493 271234
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool/Convert Convert 18708 271336 290044
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool OpenCL 2597 290044 292641
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D/Convert Convert 138 292698 292836
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 61994 292836 354830
InceptionV4/InceptionV4/Mixed_5a/concat/Convert Convert 13984 356549 370533
InceptionV4/InceptionV4/Mixed_5a/concat CPU 1317 370533 371850
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 8509 371944 380453
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0b_3x3/Conv2D CPU 9849 380489 390338
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 13408 371946 385354
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 5300 385354 390654
InceptionV4/InceptionV4/Mixed_5b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 6443 390727 397170
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 232 397190 397422
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 6560 397422 403982
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0c_3x3/Conv2D CPU 13857 390379 404236
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 183 404017 404200
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 4713 404200 408913
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 6946 408963 415909
InceptionV4/InceptionV4/Mixed_5b/concat/Convert Convert 9197 415950 425147
InceptionV4/InceptionV4/Mixed_5b/concat OpenCL 2483 425147 427630
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 5741 427710 433451
InceptionV4/InceptionV4/Mixed_5c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 12693 433472 446165
InceptionV4/InceptionV4/Mixed_5c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 6513 446188 452701
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 17818 427846 445664
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 8535 445664 454199
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 4892 452723 457615
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0b_3x3/Conv2D CPU 10228 454246 464474
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 7834 457636 465470
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0c_3x3/Conv2D CPU 13833 464508 478341
InceptionV4/InceptionV4/Mixed_5c/concat/Convert Convert 7911 478543 486454
InceptionV4/InceptionV4/Mixed_5c/concat OpenCL 2310 486454 488764
InceptionV4/InceptionV4/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 5907 488837 494744
InceptionV4/InceptionV4/Mixed_5d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 13450 494766 508216
InceptionV4/InceptionV4/Mixed_5d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 6442 508237 514679
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 18756 488981 507737
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D CPU 8450 507737 516187
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 4906 514702 519608
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0b_3x3/Conv2D CPU 10278 516236 526514
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 7970 519628 527598
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0c_3x3/Conv2D CPU 13845 526548 540393
InceptionV4/InceptionV4/Mixed_5d/concat/Convert Convert 7985 540593 548578
InceptionV4/InceptionV4/Mixed_5d/concat OpenCL 2477 548578 551055
InceptionV4/InceptionV4/Mixed_5e/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 5839 551131 556970
InceptionV4/InceptionV4/Mixed_5e/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 13260 557057 570317
InceptionV4/InceptionV4/Mixed_5e/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 6513 570338 576851
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 18541 551274 569815
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D CPU 8640 569815 578455
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 4921 576873 581794
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0b_3x3/Conv2D CPU 10209 578503 588712
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 7950 581815 589765
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0c_3x3/Conv2D CPU 13740 588750 602490
InceptionV4/InceptionV4/Mixed_5e/concat/Convert Convert 7974 602582 610556
InceptionV4/InceptionV4/Mixed_5e/concat OpenCL 2310 610556 612866
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 76232 612942 689174
InceptionV4/InceptionV4/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool OpenCL 1794 689200 690994
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 76075 613083 689158
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D CPU 20182 689158 709340
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0b_3x3/Conv2D CPU 56475 709433 765908
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_1a_3x3/Conv2D CPU 44079 765992 810071
InceptionV4/InceptionV4/Mixed_6a/concat/Convert Convert 17018 810150 827168
InceptionV4/InceptionV4/Mixed_6a/concat CPU 942 827168 828110
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 10940 828338 839278
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 6680 839278 845958
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 19644 828206 847850
InceptionV4/InceptionV4/Mixed_6b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 5866 846003 851869
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 139 851893 852032
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 15673 852032 867705
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0b_1x7/Conv2D CPU 24094 847922 872016
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 106 867736 867842
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8120 867842 875962
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13450 875992 889442
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15681 889461 905142
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0c_7x1/Conv2D CPU 34069 872044 906113
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 17604 905163 922767
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 20548 922807 943355
InceptionV4/InceptionV4/Mixed_6b/concat/Convert Convert 8648 943395 952043
InceptionV4/InceptionV4/Mixed_6b/concat OpenCL 2081 952043 954124
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 7271 954200 961471
InceptionV4/InceptionV4/Mixed_6c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 12802 961495 974297
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 15692 974322 990014
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 19467 954332 973799
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 18277 973799 992076
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8185 990035 998220
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13128 998240 1011368
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0b_1x7/Conv2D CPU 24094 992126 1016220
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15668 1011386 1027054
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 17677 1027074 1044751
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0c_7x1/Conv2D CPU 32602 1016252 1048854
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 19845 1044774 1064619
InceptionV4/InceptionV4/Mixed_6c/concat/Convert Convert 6933 1064679 1071612
InceptionV4/InceptionV4/Mixed_6c/concat OpenCL 1919 1071612 1073531
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 6942 1073602 1080544
InceptionV4/InceptionV4/Mixed_6d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 11419 1080567 1091986
InceptionV4/InceptionV4/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 15666 1092009 1107675
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 17730 1073760 1091490
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 18273 1091490 1109763
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8042 1107699 1115741
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 12917 1115760 1128677
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0b_1x7/Conv2D CPU 24097 1109813 1133910
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15390 1128697 1144087
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 17483 1144110 1161593
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0c_7x1/Conv2D CPU 34277 1133942 1168219
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 19763 1161613 1181376
InceptionV4/InceptionV4/Mixed_6d/concat/Convert Convert 7141 1181417 1188558
InceptionV4/InceptionV4/Mixed_6d/concat OpenCL 1997 1188558 1190555
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 6984 1190633 1197617
InceptionV4/InceptionV4/Mixed_6e/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 11677 1197640 1209317
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 15816 1209437 1225253
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 18261 1190772 1209033
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 18249 1209033 1227282
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8096 1225276 1233372
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 12869 1233393 1246262
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0b_1x7/Conv2D CPU 23983 1227419 1251402
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15451 1246282 1261733
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 17409 1261753 1279162
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0c_7x1/Conv2D CPU 32640 1251434 1284074
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 19854 1279182 1299036
InceptionV4/InceptionV4/Mixed_6e/concat/Convert Convert 6879 1299095 1305974
InceptionV4/InceptionV4/Mixed_6e/concat OpenCL 2044 1305974 1308018
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 6819 1308093 1314912
InceptionV4/InceptionV4/Mixed_6f/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 11492 1314932 1326424
InceptionV4/InceptionV4/Mixed_6f/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 15603 1326444 1342047
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 17952 1308253 1326205
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D CPU 19364 1326205 1345569
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8075 1342068 1350143
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 12864 1350165 1363029
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0b_1x7/Conv2D CPU 24185 1345618 1369803
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15385 1363048 1378433
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 17421 1378455 1395876
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0c_7x1/Conv2D CPU 32694 1369835 1402529
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 19691 1395893 1415584
InceptionV4/InceptionV4/Mixed_6f/concat/Convert Convert 6983 1415624 1422607
InceptionV4/InceptionV4/Mixed_6f/concat OpenCL 1955 1422607 1424562
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 6848 1424635 1431483
InceptionV4/InceptionV4/Mixed_6g/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 11514 1431505 1443019
InceptionV4/InceptionV4/Mixed_6g/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 15697 1443041 1458738
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 17889 1424769 1442658
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D CPU 18168 1442658 1460826
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8033 1458759 1466792
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 12747 1466812 1479559
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0b_1x7/Conv2D CPU 24013 1460877 1484890
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15511 1479578 1495089
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 17420 1495110 1512530
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0c_7x1/Conv2D CPU 32514 1484922 1517436
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 19879 1512551 1532430
InceptionV4/InceptionV4/Mixed_6g/concat/Convert Convert 6862 1532468 1539330
InceptionV4/InceptionV4/Mixed_6g/concat OpenCL 1919 1539330 1541249
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 6776 1541321 1548097
InceptionV4/InceptionV4/Mixed_6h/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 11512 1548117 1559629
InceptionV4/InceptionV4/Mixed_6h/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 15644 1559648 1575292
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 17941 1541464 1559405
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D CPU 18269 1559405 1577674
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8098 1575318 1583416
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 12759 1583436 1596195
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0b_1x7/Conv2D CPU 24133 1577724 1601857
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15501 1596214 1611715
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 17611 1611737 1629348
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0c_7x1/Conv2D CPU 32535 1601889 1634424
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 19876 1629367 1649243
InceptionV4/InceptionV4/Mixed_6h/concat/Convert Convert 6862 1649280 1656142
InceptionV4/InceptionV4/Mixed_6h/concat OpenCL 1933 1656142 1658075
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 12287 1658150 1670437
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 28189 1670459 1698648
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 40127 1658287 1698414
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 18197 1698414 1716611
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 8107 1716661 1724768
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool/Convert Convert 175 1724800 1724975
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 765 1724975 1725740
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 28253 1698668 1726921
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 10596 1726962 1737558
InceptionV4/InceptionV4/Mixed_7a/concat/Convert Convert 5415 1737734 1743149
InceptionV4/InceptionV4/Mixed_7a/concat CPU 283 1743149 1743432
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 8026 1743522 1751548
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 2794 1751548 1754342
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 11253 1743520 1754773
InceptionV4/InceptionV4/Mixed_7b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 3712 1754412 1758124
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0b_1x3/Conv2D CPU 6846 1754806 1761652
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 132 1758145 1758277
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 5064 1758277 1763341
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0c_3x1/Conv2D CPU 7114 1761684 1768798
InceptionV4/InceptionV4/Mixed_7b/Branch_1/concat CPU 91 1768829 1768920
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 6133 1763374 1769507
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 7730 1769546 1777276
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 4684 1777361 1782045
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 4554 1782083 1786637
InceptionV4/InceptionV4/Mixed_7b/Branch_2/concat OpenCL 736 1786687 1787423
InceptionV4/InceptionV4/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 144 1787463 1787607
InceptionV4/InceptionV4/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 3366 1787607 1790973
InceptionV4/InceptionV4/Mixed_7b/concat/Convert Convert 15913 1791163 1807076
InceptionV4/InceptionV4/Mixed_7b/concat CPU 355 1807076 1807431
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 11018 1807518 1818536
InceptionV4/InceptionV4/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 7671 1807587 1815258
InceptionV4/InceptionV4/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 3516 1815258 1818774
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 127 1818811 1818938
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 2626 1818938 1821564
InceptionV4/InceptionV4/Mixed_7c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 3389 1821600 1824989
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0b_1x3/Conv2D CPU 6928 1818573 1825501
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 96 1825010 1825106
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4885 1825106 1829991
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0c_3x1/Conv2D CPU 6958 1825528 1832486
InceptionV4/InceptionV4/Mixed_7c/Branch_1/concat CPU 85 1832520 1832605
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 6092 1830022 1836114
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 7686 1836152 1843838
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 4568 1843874 1848442
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 4391 1848495 1852886
InceptionV4/InceptionV4/Mixed_7c/Branch_2/concat OpenCL 870 1852923 1853793
InceptionV4/InceptionV4/Mixed_7c/concat/Convert Convert 16021 1853967 1869988
InceptionV4/InceptionV4/Mixed_7c/concat CPU 283 1869988 1870271
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 10799 1870366 1881165
InceptionV4/InceptionV4/Mixed_7d/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 7529 1870506 1878035
InceptionV4/InceptionV4/Mixed_7d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 3576 1878035 1881611
InceptionV4/InceptionV4/Mixed_7d/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 128 1881654 1881782
InceptionV4/InceptionV4/Mixed_7d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 2856 1881782 1884638
InceptionV4/InceptionV4/Mixed_7d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 3530 1884672 1888202
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0b_1x3/Conv2D CPU 7202 1881199 1888401
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 185 1888224 1888409
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4964 1888409 1893373
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0c_3x1/Conv2D CPU 6844 1888464 1895308
InceptionV4/InceptionV4/Mixed_7d/Branch_1/concat CPU 86 1895337 1895423
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 6136 1893401 1899537
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 7780 1899575 1907355
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 4739 1907404 1912143
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 4567 1912183 1916750
InceptionV4/InceptionV4/Mixed_7d/Branch_2/concat OpenCL 723 1916787 1917510
InceptionV4/InceptionV4/Mixed_7d/concat/Convert Convert 16213 1917685 1933898
InceptionV4/InceptionV4/Mixed_7d/concat CPU 284 1933898 1934182
InceptionV4/Logits/AvgPool_1a/AvgPool CPU 202 1934240 1934442
InceptionV4/Logits/AvgPool_1a/AvgPool___tr4InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 9 1934462 1934471
InceptionV4/Logits/PreLogitsFlatten/flatten/Shape CPU 0 1934485 1934485
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice CPU 1 1934503 1934504
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape CPU 1 1934513 1934514
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 7 1934526 1934533
InceptionV4/Logits/Logits/MatMul CPU 19134 1934546 1953680
InceptionV4/Logits/Logits/BiasAdd CPU 45 1953714 1953759
InceptionV4/Logits/Predictions CPU 46 1953774 1953820
InceptionV4/Logits/Logits/biases CPU 1 2195 2196
InceptionV4/Logits/Logits/weights CPU 1 2233 2234
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape/1 CPU 1 2291 2292
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_2 CPU 1 2322 2323
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_1 CPU 1 2335 2336
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack CPU 1 2349 2350
InceptionV4/InceptionV4/Conv2d_1a_3x3/Conv2D CPU 8008 2360 10368
InceptionV4/InceptionV4/Conv2d_2a_3x3/Conv2D/Convert Convert 15484 10572 26056
InceptionV4/InceptionV4/Conv2d_2a_3x3/Conv2D OpenCL 21286 26056 47342
InceptionV4/InceptionV4/Conv2d_2b_3x3/Conv2D OpenCL 36585 47412 83997
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D OpenCL 52682 84034 136716
InceptionV4/InceptionV4/Mixed_3a/Branch_0/MaxPool_0a_3x3/MaxPool OpenCL 2735 136758 139493
InceptionV4/InceptionV4/Mixed_3a/concat/Convert Convert 15174 139669 154843
InceptionV4/InceptionV4/Mixed_3a/concat CPU 2482 154843 157325
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 12772 157406 170178
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 16941 157543 174484
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 8683 174484 183167
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 27849 170217 198066
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 24022 183231 207253
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 26754 207293 234047
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 24275 234083 258358
InceptionV4/InceptionV4/Mixed_4a/concat/Convert Convert 8017 258532 266549
InceptionV4/InceptionV4/Mixed_4a/concat CPU 2891 266549 269440
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool/Convert Convert 18606 269667 288273
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool OpenCL 2425 288273 290698
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D/Convert Convert 140 290755 290895
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 61939 290895 352834
InceptionV4/InceptionV4/Mixed_5a/concat/Convert Convert 13502 353023 366525
InceptionV4/InceptionV4/Mixed_5a/concat CPU 1428 366525 367953
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 8215 368038 376253
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0b_3x3/Conv2D CPU 9949 376286 386235
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 13413 368261 381674
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 5201 381674 386875
InceptionV4/InceptionV4/Mixed_5b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 6539 386950 393489
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 137 393532 393669
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 6298 393669 399967
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0c_3x3/Conv2D CPU 17387 386278 403665
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 96 400002 400098
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 4651 400098 404749
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 6911 404797 411708
InceptionV4/InceptionV4/Mixed_5b/concat/Convert Convert 9261 411751 421012
InceptionV4/InceptionV4/Mixed_5b/concat OpenCL 2253 421012 423265
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 5692 423345 429037
InceptionV4/InceptionV4/Mixed_5c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 12588 429057 441645
InceptionV4/InceptionV4/Mixed_5c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 6125 441665 447790
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 17987 423498 441485
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 8553 441485 450038
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 4549 447813 452362
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 7654 452384 460038
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0b_3x3/Conv2D CPU 10193 450085 460278
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0c_3x3/Conv2D CPU 13785 460365 474150
InceptionV4/InceptionV4/Mixed_5c/concat/Convert Convert 7654 474225 481879
InceptionV4/InceptionV4/Mixed_5c/concat OpenCL 2209 481879 484088
InceptionV4/InceptionV4/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 5665 484164 489829
InceptionV4/InceptionV4/Mixed_5d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 12679 489850 502529
InceptionV4/InceptionV4/Mixed_5d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 6185 502548 508733
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 17984 484304 502288
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D CPU 8567 502288 510855
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 4534 508753 513287
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 7667 513306 520973
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0b_3x3/Conv2D CPU 10243 510904 521147
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0c_3x3/Conv2D CPU 13743 521232 534975
InceptionV4/InceptionV4/Mixed_5d/concat/Convert Convert 7637 535044 542681
InceptionV4/InceptionV4/Mixed_5d/concat OpenCL 2164 542681 544845
InceptionV4/InceptionV4/Mixed_5e/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 5485 544922 550407
InceptionV4/InceptionV4/Mixed_5e/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 12197 550498 562695
InceptionV4/InceptionV4/Mixed_5e/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 6295 562713 569008
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 17396 545062 562458
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D CPU 8522 562458 570980
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 4660 569027 573687
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0b_3x3/Conv2D CPU 10234 571027 581261
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 7763 573706 581469
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0c_3x3/Conv2D CPU 13683 581295 594978
InceptionV4/InceptionV4/Mixed_5e/concat/Convert Convert 7704 595056 602760
InceptionV4/InceptionV4/Mixed_5e/concat OpenCL 2322 602760 605082
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 72980 605159 678139
InceptionV4/InceptionV4/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool OpenCL 4544 678163 682707
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 77146 605299 682445
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D CPU 20017 682445 702462
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0b_3x3/Conv2D CPU 56482 702553 759035
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_1a_3x3/Conv2D CPU 42794 759113 801907
InceptionV4/InceptionV4/Mixed_6a/concat/Convert Convert 16724 801981 818705
InceptionV4/InceptionV4/Mixed_6a/concat CPU 900 818705 819605
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 10955 819706 830661
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 6604 830661 837265
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 19510 819703 839213
InceptionV4/InceptionV4/Mixed_6b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 5785 837316 843101
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 140 843123 843263
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 15800 843263 859063
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0b_1x7/Conv2D CPU 24054 839287 863341
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 107 859093 859200
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8900 859200 868100
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13142 868132 881274
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15577 881292 896869
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0c_7x1/Conv2D CPU 34003 863370 897373
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 17327 896889 914216
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 20323 914256 934579
InceptionV4/InceptionV4/Mixed_6b/concat/Convert Convert 8052 934618 942670
InceptionV4/InceptionV4/Mixed_6b/concat OpenCL 1733 942670 944403
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 6998 944478 951476
InceptionV4/InceptionV4/Mixed_6c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 11298 951498 962796
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 15781 962818 978599
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 17922 944651 962573
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 18211 962573 980784
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8165 978619 986784
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13060 986803 999863
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0b_1x7/Conv2D CPU 24080 980832 1004912
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15599 999881 1015480
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 17732 1015499 1033231
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0c_7x1/Conv2D CPU 32476 1004944 1037420
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 19941 1033251 1053192
InceptionV4/InceptionV4/Mixed_6c/concat/Convert Convert 6986 1053229 1060215
InceptionV4/InceptionV4/Mixed_6c/concat OpenCL 1761 1060215 1061976
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 7032 1062044 1069076
InceptionV4/InceptionV4/Mixed_6d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 11448 1069097 1080545
InceptionV4/InceptionV4/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 15945 1080566 1096511
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 17855 1062181 1080036
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 18265 1080036 1098301
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8226 1096533 1104759
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13097 1104779 1117876
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0b_1x7/Conv2D CPU 24071 1098349 1122420
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15683 1117896 1133579
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 17717 1133600 1151317
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0c_7x1/Conv2D CPU 32614 1122452 1155066
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 19888 1151336 1171224
InceptionV4/InceptionV4/Mixed_6d/concat/Convert Convert 7175 1171263 1178438
InceptionV4/InceptionV4/Mixed_6d/concat OpenCL 1698 1178438 1180136
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 7046 1180209 1187255
InceptionV4/InceptionV4/Mixed_6e/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 11308 1187276 1198584
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 15865 1198692 1214557
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 18011 1180346 1198357
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 18149 1198357 1216506
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8171 1214578 1222749
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13016 1222769 1235785
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0b_1x7/Conv2D CPU 24045 1216554 1240599
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15583 1235806 1251389
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 17561 1251408 1268969
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0c_7x1/Conv2D CPU 32614 1240631 1273245
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 19970 1268988 1288958
InceptionV4/InceptionV4/Mixed_6e/concat/Convert Convert 6930 1288996 1295926
InceptionV4/InceptionV4/Mixed_6e/concat OpenCL 2073 1295926 1297999
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 6907 1298075 1304982
InceptionV4/InceptionV4/Mixed_6f/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 11322 1305002 1316324
InceptionV4/InceptionV4/Mixed_6f/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 15723 1316343 1332066
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 17885 1298215 1316100
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D CPU 18291 1316100 1334391
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8107 1332086 1340193
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13031 1340215 1353246
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0b_1x7/Conv2D CPU 24167 1334471 1358638
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15522 1353264 1368786
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 17537 1368806 1386343
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0c_7x1/Conv2D CPU 32546 1358669 1391215
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 19790 1386360 1406150
InceptionV4/InceptionV4/Mixed_6f/concat/Convert Convert 6972 1406188 1413160
InceptionV4/InceptionV4/Mixed_6f/concat OpenCL 2066 1413160 1415226
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 6938 1415298 1422236
InceptionV4/InceptionV4/Mixed_6g/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 11217 1422258 1433475
InceptionV4/InceptionV4/Mixed_6g/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 15751 1433497 1449248
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 17817 1415435 1433252
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D CPU 18188 1433252 1451440
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8199 1449269 1457468
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 12886 1457489 1470375
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0b_1x7/Conv2D CPU 23980 1451490 1475470
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15612 1470393 1486005
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 17549 1486024 1503573
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0c_7x1/Conv2D CPU 32552 1475502 1508054
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 19978 1503593 1523571
InceptionV4/InceptionV4/Mixed_6g/concat/Convert Convert 6926 1523610 1530536
InceptionV4/InceptionV4/Mixed_6g/concat OpenCL 2097 1530536 1532633
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 7055 1532705 1539760
InceptionV4/InceptionV4/Mixed_6h/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 11359 1539780 1551139
InceptionV4/InceptionV4/Mixed_6h/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 15873 1551160 1567033
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 17779 1532840 1550619
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D CPU 18378 1550619 1568997
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8324 1567057 1575381
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 12932 1575402 1588334
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0b_1x7/Conv2D CPU 24110 1569046 1593156
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15766 1588356 1604122
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 17779 1604144 1621923
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0c_7x1/Conv2D CPU 32566 1593188 1625754
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 19921 1621942 1641863
InceptionV4/InceptionV4/Mixed_6h/concat/Convert Convert 7204 1641902 1649106
InceptionV4/InceptionV4/Mixed_6h/concat OpenCL 2096 1649106 1651202
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 12640 1651276 1663916
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 28563 1663941 1692504
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 40456 1651414 1691870
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 18307 1691870 1710177
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 8034 1710226 1718260
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool/Convert Convert 164 1718292 1718456
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 771 1718456 1719227
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 28371 1692526 1720897
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 10895 1720934 1731829
InceptionV4/InceptionV4/Mixed_7a/concat/Convert Convert 5446 1732005 1737451
InceptionV4/InceptionV4/Mixed_7a/concat CPU 288 1737451 1737739
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 11326 1737816 1749142
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 8381 1738046 1746427
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 3024 1746427 1749451
InceptionV4/InceptionV4/Mixed_7b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 3572 1749493 1753065
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0b_1x3/Conv2D CPU 6733 1749176 1755909
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 129 1753087 1753216
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 5045 1753216 1758261
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0c_3x1/Conv2D CPU 7102 1755939 1763041
InceptionV4/InceptionV4/Mixed_7b/Branch_1/concat CPU 96 1763073 1763169
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 6164 1758292 1764456
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 7724 1764494 1772218
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 4825 1772255 1777080
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 4743 1777119 1781862
InceptionV4/InceptionV4/Mixed_7b/Branch_2/concat OpenCL 664 1781902 1782566
InceptionV4/InceptionV4/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 89 1782603 1782692
InceptionV4/InceptionV4/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 3580 1782692 1786272
InceptionV4/InceptionV4/Mixed_7b/concat/Convert Convert 16417 1786460 1802877
InceptionV4/InceptionV4/Mixed_7b/concat CPU 286 1802877 1803163
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 10826 1803260 1814086
InceptionV4/InceptionV4/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 7785 1803399 1811184
InceptionV4/InceptionV4/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 3763 1811184 1814947
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 127 1814989 1815116
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 2758 1815116 1817874
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0b_1x3/Conv2D CPU 6988 1814126 1821114
InceptionV4/InceptionV4/Mixed_7c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 3636 1817908 1821544
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 92 1821566 1821658
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4867 1821658 1826525
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0c_3x1/Conv2D CPU 7073 1821142 1828215
InceptionV4/InceptionV4/Mixed_7c/Branch_1/concat CPU 87 1828248 1828335
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 6107 1826555 1832662
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 7703 1832699 1840402
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 4536 1840440 1844976
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 4461 1845013 1849474
InceptionV4/InceptionV4/Mixed_7c/Branch_2/concat OpenCL 869 1849581 1850450
InceptionV4/InceptionV4/Mixed_7c/concat/Convert Convert 17358 1850624 1867982
InceptionV4/InceptionV4/Mixed_7c/concat CPU 326 1867982 1868308
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 10764 1868406 1879170
InceptionV4/InceptionV4/Mixed_7d/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 7458 1868416 1875874
InceptionV4/InceptionV4/Mixed_7d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 3384 1875874 1879258
InceptionV4/InceptionV4/Mixed_7d/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 149 1879300 1879449
InceptionV4/InceptionV4/Mixed_7d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 2486 1879449 1881935
InceptionV4/InceptionV4/Mixed_7d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 3284 1881968 1885252
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0b_1x3/Conv2D CPU 6929 1879238 1886167
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 101 1885277 1885378
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 5134 1885378 1890512
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0c_3x1/Conv2D CPU 7075 1886199 1893274
InceptionV4/InceptionV4/Mixed_7d/Branch_1/concat CPU 78 1893305 1893383
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 6225 1890542 1896767
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 7815 1896806 1904621
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 5247 1904660 1909907
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 4582 1909947 1914529
InceptionV4/InceptionV4/Mixed_7d/Branch_2/concat OpenCL 565 1914567 1915132
InceptionV4/InceptionV4/Mixed_7d/concat/Convert Convert 16478 1915306 1931784
InceptionV4/InceptionV4/Mixed_7d/concat CPU 283 1931784 1932067
InceptionV4/Logits/AvgPool_1a/AvgPool CPU 202 1932126 1932328
InceptionV4/Logits/AvgPool_1a/AvgPool___tr4InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 8 1932347 1932355
InceptionV4/Logits/PreLogitsFlatten/flatten/Shape CPU 0 1932369 1932369
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice CPU 1 1932386 1932387
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape CPU 1 1932397 1932398
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 6 1932410 1932416
InceptionV4/Logits/Logits/MatMul CPU 19188 1932429 1951617
InceptionV4/Logits/Logits/BiasAdd CPU 47 1951653 1951700
InceptionV4/Logits/Predictions CPU 45 1951715 1951760
InceptionV4/Logits/Logits/biases CPU 1 1970 1971
InceptionV4/Logits/Logits/weights CPU 1 2008 2009
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape/1 CPU 0 2050 2050
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_2 CPU 1 2079 2080
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_1 CPU 0 2092 2092
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack CPU 0 2106 2106
InceptionV4/InceptionV4/Conv2d_1a_3x3/Conv2D CPU 7991 2117 10108
InceptionV4/InceptionV4/Conv2d_2a_3x3/Conv2D/Convert Convert 15491 10313 25804
InceptionV4/InceptionV4/Conv2d_2a_3x3/Conv2D OpenCL 21229 25804 47033
InceptionV4/InceptionV4/Conv2d_2b_3x3/Conv2D OpenCL 36778 47098 83876
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D OpenCL 52777 83913 136690
InceptionV4/InceptionV4/Mixed_3a/Branch_0/MaxPool_0a_3x3/MaxPool OpenCL 3009 136733 139742
InceptionV4/InceptionV4/Mixed_3a/concat/Convert Convert 15401 139916 155317
InceptionV4/InceptionV4/Mixed_3a/concat CPU 2382 155317 157699
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 12893 157796 170689
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 17205 157928 175133
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 8689 175133 183822
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 27894 170727 198621
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 24114 183886 208000
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 27289 208041 235330
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 24465 235366 259831
InceptionV4/InceptionV4/Mixed_4a/concat/Convert Convert 7960 260007 267967
InceptionV4/InceptionV4/Mixed_4a/concat CPU 2863 267967 270830
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool/Convert Convert 18736 271056 289792
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool OpenCL 2354 289792 292146
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D/Convert Convert 135 292204 292339
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 61969 292339 354308
InceptionV4/InceptionV4/Mixed_5a/concat/Convert Convert 13318 354501 367819
InceptionV4/InceptionV4/Mixed_5a/concat CPU 1319 367819 369138
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 8307 369308 377615
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0b_3x3/Conv2D CPU 9856 377651 387507
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 13391 369375 382766
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 5253 382766 388019
InceptionV4/InceptionV4/Mixed_5b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 6296 388092 394388
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 148 394410 394558
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 6412 394558 400970
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0c_3x3/Conv2D CPU 14013 387547 401560
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 91 401007 401098
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 4567 401098 405665
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 6806 405712 412518
InceptionV4/InceptionV4/Mixed_5b/concat/Convert Convert 9536 412558 422094
InceptionV4/InceptionV4/Mixed_5b/concat OpenCL 2264 422094 424358
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 5562 424438 430000
InceptionV4/InceptionV4/Mixed_5c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 12286 430021 442307
InceptionV4/InceptionV4/Mixed_5c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 6306 442327 448633
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 4638 448654 453292
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 17495 424572 442067
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 11700 442067 453767
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 7691 453311 461002
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0b_3x3/Conv2D CPU 10143 453818 463961
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0c_3x3/Conv2D CPU 13709 464037 477746
InceptionV4/InceptionV4/Mixed_5c/concat/Convert Convert 7794 477813 485607
InceptionV4/InceptionV4/Mixed_5c/concat OpenCL 2305 485607 487912
InceptionV4/InceptionV4/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 5519 487986 493505
InceptionV4/InceptionV4/Mixed_5d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 12241 493527 505768
InceptionV4/InceptionV4/Mixed_5d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 6268 505786 512054
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 17409 488129 505538
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D CPU 8572 505538 514110
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 4644 512074 516718
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0b_3x3/Conv2D CPU 10193 514159 524352
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 7748 516737 524485
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0c_3x3/Conv2D CPU 13732 524383 538115
InceptionV4/InceptionV4/Mixed_5d/concat/Convert Convert 7669 538185 545854
InceptionV4/InceptionV4/Mixed_5d/concat OpenCL 2305 545854 548159
InceptionV4/InceptionV4/Mixed_5e/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 5748 548234 553982
InceptionV4/InceptionV4/Mixed_5e/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 12315 554080 566395
InceptionV4/InceptionV4/Mixed_5e/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 6290 566414 572704
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 17786 548374 566160
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D CPU 8649 566160 574809
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 4647 572725 577372
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0b_3x3/Conv2D CPU 10226 574857 585083
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 7749 577392 585141
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0c_3x3/Conv2D CPU 13720 585115 598835
InceptionV4/InceptionV4/Mixed_5e/concat/Convert Convert 7807 598910 606717
InceptionV4/InceptionV4/Mixed_5e/concat OpenCL 2303 606717 609020
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 72757 609098 681855
InceptionV4/InceptionV4/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool OpenCL 4618 681878 686496
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 76996 609242 686238
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D CPU 19899 686238 706137
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0b_3x3/Conv2D CPU 56356 706225 762581
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_1a_3x3/Conv2D CPU 42845 762664 805509
InceptionV4/InceptionV4/Mixed_6a/concat/Convert Convert 16681 805584 822265
InceptionV4/InceptionV4/Mixed_6a/concat CPU 858 822265 823123
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 10484 823225 833709
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 6456 833709 840165
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 19556 823223 842779
InceptionV4/InceptionV4/Mixed_6b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 5822 840211 846033
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 135 846056 846191
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 15588 846191 861779
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0b_1x7/Conv2D CPU 24067 842858 866925
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 128 861808 861936
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 9324 861936 871260
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13123 871290 884413
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15629 884432 900061
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0c_7x1/Conv2D CPU 34045 866954 900999
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 17473 900081 917554
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 20682 917591 938273
InceptionV4/InceptionV4/Mixed_6b/concat/Convert Convert 8393 938316 946709
InceptionV4/InceptionV4/Mixed_6b/concat OpenCL 1966 946709 948675
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 7023 948749 955772
InceptionV4/InceptionV4/Mixed_6c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 11747 955794 967541
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 15697 967564 983261
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 18146 948893 967039
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 18285 967039 985324
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8119 983283 991402
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 12961 991423 1004384
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0b_1x7/Conv2D CPU 24273 985376 1009649
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15602 1004403 1020005
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 17524 1020026 1037550
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0c_7x1/Conv2D CPU 32466 1009681 1042147
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 19818 1037571 1057389
InceptionV4/InceptionV4/Mixed_6c/concat/Convert Convert 7025 1057450 1064475
InceptionV4/InceptionV4/Mixed_6c/concat OpenCL 1930 1064475 1066405
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 7127 1066475 1073602
InceptionV4/InceptionV4/Mixed_6d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 11659 1073622 1085281
InceptionV4/InceptionV4/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 15818 1085302 1101120
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 18248 1066612 1084860
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 18322 1084860 1103182
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8164 1101143 1109307
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 12847 1109326 1122173
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0b_1x7/Conv2D CPU 24074 1103230 1127304
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15560 1122194 1137754
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 17592 1137775 1155367
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0c_7x1/Conv2D CPU 32698 1127336 1160034
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 19900 1155386 1175286
InceptionV4/InceptionV4/Mixed_6d/concat/Convert Convert 7014 1175328 1182342
InceptionV4/InceptionV4/Mixed_6d/concat OpenCL 1631 1182342 1183973
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 7271 1184053 1191324
InceptionV4/InceptionV4/Mixed_6e/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 11395 1191346 1202741
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 15926 1202853 1218779
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 18260 1184187 1202447
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 18300 1202447 1220747
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8206 1218801 1227007
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13073 1227028 1240101
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0b_1x7/Conv2D CPU 24006 1220794 1244800
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15581 1240123 1255704
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 17456 1255725 1273181
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0c_7x1/Conv2D CPU 32633 1244832 1277465
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 20019 1273202 1293221
InceptionV4/InceptionV4/Mixed_6e/concat/Convert Convert 6956 1293262 1300218
InceptionV4/InceptionV4/Mixed_6e/concat OpenCL 2039 1300218 1302257
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 7210 1302331 1309541
InceptionV4/InceptionV4/Mixed_6f/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 11639 1309562 1321201
InceptionV4/InceptionV4/Mixed_6f/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 15720 1321223 1336943
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 18442 1302471 1320913
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D CPU 18250 1320913 1339163
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8209 1336966 1345175
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13050 1345197 1358247
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0b_1x7/Conv2D CPU 24145 1339297 1363442
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15596 1358267 1373863
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 17428 1373885 1391313
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0c_7x1/Conv2D CPU 32549 1363474 1396023
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 19819 1391351 1411170
InceptionV4/InceptionV4/Mixed_6f/concat/Convert Convert 6939 1411230 1418169
InceptionV4/InceptionV4/Mixed_6f/concat OpenCL 2037 1418169 1420206
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 7121 1420278 1427399
InceptionV4/InceptionV4/Mixed_6g/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 11806 1427422 1439228
InceptionV4/InceptionV4/Mixed_6g/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 15608 1439251 1454859
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 18306 1420417 1438723
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D CPU 18193 1438723 1456916
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8148 1454881 1463029
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 12909 1463052 1475961
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0b_1x7/Conv2D CPU 24098 1456966 1481064
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15571 1475981 1491552
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 17458 1491574 1509032
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0c_7x1/Conv2D CPU 32549 1481096 1513645
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 20071 1509054 1529125
InceptionV4/InceptionV4/Mixed_6g/concat/Convert Convert 6948 1529169 1536117
InceptionV4/InceptionV4/Mixed_6g/concat OpenCL 1624 1536117 1537741
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 7226 1537815 1545041
InceptionV4/InceptionV4/Mixed_6h/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 11744 1545062 1556806
InceptionV4/InceptionV4/Mixed_6h/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 15718 1556829 1572547
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 18333 1537961 1556294
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D CPU 18457 1556294 1574751
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8266 1572571 1580837
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13045 1580858 1593903
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0b_1x7/Conv2D CPU 24163 1574799 1598962
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15757 1593924 1609681
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 17852 1609703 1627555
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0c_7x1/Conv2D CPU 32646 1598994 1631640
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 20010 1627574 1647584
InceptionV4/InceptionV4/Mixed_6h/concat/Convert Convert 7173 1647622 1654795
InceptionV4/InceptionV4/Mixed_6h/concat OpenCL 2050 1654795 1656845
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 12762 1656918 1669680
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 28444 1669703 1698147
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 40589 1657053 1697642
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 18431 1697642 1716073
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 8046 1716122 1724168
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool/Convert Convert 183 1724201 1724384
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 775 1724384 1725159
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 28606 1698168 1726774
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 10807 1726815 1737622
InceptionV4/InceptionV4/Mixed_7a/concat/Convert Convert 5438 1737798 1743236
InceptionV4/InceptionV4/Mixed_7a/concat CPU 310 1743236 1743546
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 8214 1743796 1752010
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 2993 1752010 1755003
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 11360 1743660 1755020
InceptionV4/InceptionV4/Mixed_7b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 3667 1755046 1758713
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0b_1x3/Conv2D CPU 7019 1755051 1762070
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 127 1758734 1758861
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 5114 1758861 1763975
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0c_3x1/Conv2D CPU 6879 1762104 1768983
InceptionV4/InceptionV4/Mixed_7b/Branch_1/concat CPU 91 1769010 1769101
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 6248 1764007 1770255
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 7816 1770293 1778109
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 4791 1778144 1782935
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 4664 1782971 1787635
InceptionV4/InceptionV4/Mixed_7b/Branch_2/concat OpenCL 1090 1787673 1788763
InceptionV4/InceptionV4/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 187 1788818 1789005
InceptionV4/InceptionV4/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 3591 1789005 1792596
InceptionV4/InceptionV4/Mixed_7b/concat/Convert Convert 16181 1792786 1808967
InceptionV4/InceptionV4/Mixed_7b/concat CPU 362 1808967 1809329
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 10913 1809416 1820329
InceptionV4/InceptionV4/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 7781 1809560 1817341
InceptionV4/InceptionV4/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 3701 1817341 1821042
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 259 1821084 1821343
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 2737 1821343 1824080
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0b_1x3/Conv2D CPU 6901 1820369 1827270
InceptionV4/InceptionV4/Mixed_7c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 3515 1824115 1827630
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 175 1827652 1827827
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 5162 1827827 1832989
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0c_3x1/Conv2D CPU 6985 1827296 1834281
InceptionV4/InceptionV4/Mixed_7c/Branch_1/concat CPU 92 1834316 1834408
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 6315 1833020 1839335
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 7631 1839405 1847036
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 4595 1847076 1851671
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 4380 1851710 1856090
InceptionV4/InceptionV4/Mixed_7c/Branch_2/concat OpenCL 837 1856129 1856966
InceptionV4/InceptionV4/Mixed_7c/concat/Convert Convert 16517 1857138 1873655
InceptionV4/InceptionV4/Mixed_7c/concat CPU 284 1873655 1873939
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 10783 1874037 1884820
InceptionV4/InceptionV4/Mixed_7d/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 7828 1874046 1881874
InceptionV4/InceptionV4/Mixed_7d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 3652 1881874 1885526
InceptionV4/InceptionV4/Mixed_7d/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 130 1885569 1885699
InceptionV4/InceptionV4/Mixed_7d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 2589 1885699 1888288
InceptionV4/InceptionV4/Mixed_7d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 3531 1888319 1891850
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0b_1x3/Conv2D CPU 7170 1884855 1892025
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 103 1891890 1891993
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 5122 1891993 1897115
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0c_3x1/Conv2D CPU 6853 1892059 1898912
InceptionV4/InceptionV4/Mixed_7d/Branch_1/concat CPU 87 1898941 1899028
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 6242 1897144 1903386
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 8064 1903426 1911490
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 4842 1911530 1916372
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 4770 1916411 1921181
InceptionV4/InceptionV4/Mixed_7d/Branch_2/concat OpenCL 573 1921218 1921791
InceptionV4/InceptionV4/Mixed_7d/concat/Convert Convert 16451 1921988 1938439
InceptionV4/InceptionV4/Mixed_7d/concat CPU 287 1938439 1938726
InceptionV4/Logits/AvgPool_1a/AvgPool CPU 203 1938784 1938987
InceptionV4/Logits/AvgPool_1a/AvgPool___tr4InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 9 1939006 1939015
InceptionV4/Logits/PreLogitsFlatten/flatten/Shape CPU 0 1939028 1939028
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice CPU 1 1939047 1939048
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape CPU 0 1939058 1939058
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 7 1939070 1939077
InceptionV4/Logits/Logits/MatMul CPU 19205 1939090 1958295
InceptionV4/Logits/Logits/BiasAdd CPU 47 1958329 1958376
InceptionV4/Logits/Predictions CPU 45 1958391 1958436
InceptionV4/Logits/Logits/biases CPU 1 1722 1723
InceptionV4/Logits/Logits/weights CPU 0 1760 1760
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape/1 CPU 0 1801 1801
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_2 CPU 1 1833 1834
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_1 CPU 1 1846 1847
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack CPU 1 1859 1860
InceptionV4/InceptionV4/Conv2d_1a_3x3/Conv2D CPU 7991 1870 9861
InceptionV4/InceptionV4/Conv2d_2a_3x3/Conv2D/Convert Convert 15828 9980 25808
InceptionV4/InceptionV4/Conv2d_2a_3x3/Conv2D OpenCL 21328 25808 47136
InceptionV4/InceptionV4/Conv2d_2b_3x3/Conv2D OpenCL 36769 47203 83972
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D OpenCL 52667 84008 136675
InceptionV4/InceptionV4/Mixed_3a/Branch_0/MaxPool_0a_3x3/MaxPool OpenCL 2688 136717 139405
InceptionV4/InceptionV4/Mixed_3a/concat/Convert Convert 15612 139576 155188
InceptionV4/InceptionV4/Mixed_3a/concat CPU 2380 155188 157568
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 12769 157664 170433
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 17275 157795 175070
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 8782 175070 183852
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 27738 170471 198209
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 24213 183917 208130
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 26981 208172 235153
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 24366 235190 259556
InceptionV4/InceptionV4/Mixed_4a/concat/Convert Convert 8141 259737 267878
InceptionV4/InceptionV4/Mixed_4a/concat CPU 2763 267878 270641
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool/Convert Convert 18832 270868 289700
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool OpenCL 2615 289700 292315
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D/Convert Convert 159 292371 292530
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 62098 292530 354628
InceptionV4/InceptionV4/Mixed_5a/concat/Convert Convert 13669 354829 368498
InceptionV4/InceptionV4/Mixed_5a/concat CPU 1320 368498 369818
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 8368 369912 378280
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0b_3x3/Conv2D CPU 9987 378317 388304
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 13417 370113 383530
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 5329 383530 388859
InceptionV4/InceptionV4/Mixed_5b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 6527 388935 395462
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 142 395483 395625
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 6416 395625 402041
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0c_3x3/Conv2D CPU 13927 388342 402269
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 94 402077 402171
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 4863 402171 407034
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 6937 407082 414019
InceptionV4/InceptionV4/Mixed_5b/concat/Convert Convert 9230 414059 423289
InceptionV4/InceptionV4/Mixed_5b/concat OpenCL 2190 423289 425479
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 5795 425559 431354
InceptionV4/InceptionV4/Mixed_5c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 12955 431375 444330
InceptionV4/InceptionV4/Mixed_5c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 6358 444352 450710
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 18141 425692 443833
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 8557 443833 452390
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 4731 450732 455463
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0b_3x3/Conv2D CPU 10184 452436 462620
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 7832 455483 463315
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0c_3x3/Conv2D CPU 13870 462652 476522
InceptionV4/InceptionV4/Mixed_5c/concat/Convert Convert 7803 476727 484530
InceptionV4/InceptionV4/Mixed_5c/concat OpenCL 2438 484530 486968
InceptionV4/InceptionV4/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 5670 487046 492716
InceptionV4/InceptionV4/Mixed_5d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 12493 492739 505232
InceptionV4/InceptionV4/Mixed_5d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 6320 505250 511570
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 17270 487691 504961
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D CPU 8465 504961 513426
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 4669 511590 516259
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0b_3x3/Conv2D CPU 10195 513475 523670
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 7771 516277 524048
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0c_3x3/Conv2D CPU 13830 523701 537531
InceptionV4/InceptionV4/Mixed_5d/concat/Convert Convert 7739 537601 545340
InceptionV4/InceptionV4/Mixed_5d/concat OpenCL 2374 545340 547714
InceptionV4/InceptionV4/Mixed_5e/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 5861 547791 553652
InceptionV4/InceptionV4/Mixed_5e/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 13140 553739 566879
InceptionV4/InceptionV4/Mixed_5e/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 6484 566899 573383
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 18443 547934 566377
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D CPU 8599 566377 574976
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 4807 573405 578212
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0b_3x3/Conv2D CPU 10327 575023 585350
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 7868 578234 586102
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0c_3x3/Conv2D CPU 13751 585382 599133
InceptionV4/InceptionV4/Mixed_5e/concat/Convert Convert 7820 599334 607154
InceptionV4/InceptionV4/Mixed_5e/concat OpenCL 2385 607154 609539
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 76535 609616 686151
InceptionV4/InceptionV4/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool OpenCL 1983 686185 688168
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 76242 609757 685999
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D CPU 20149 685999 706148
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0b_3x3/Conv2D CPU 56514 706238 762752
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_1a_3x3/Conv2D CPU 43276 762829 806105
InceptionV4/InceptionV4/Mixed_6a/concat/Convert Convert 16453 806177 822630
InceptionV4/InceptionV4/Mixed_6a/concat CPU 818 822630 823448
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 10842 823679 834521
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 6860 834521 841381
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 19560 823546 843106
InceptionV4/InceptionV4/Mixed_6b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 6105 841428 847533
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 290 847559 847849
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 15925 847849 863774
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0b_1x7/Conv2D CPU 24211 843186 867397
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 461 863805 864266
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8372 864266 872638
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13233 872668 885901
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0c_7x1/Conv2D CPU 33780 867426 901206
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15551 885919 901470
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 17473 901509 918982
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 20721 919018 939739
InceptionV4/InceptionV4/Mixed_6b/concat/Convert Convert 8449 939783 948232
InceptionV4/InceptionV4/Mixed_6b/concat OpenCL 2084 948232 950316
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 7100 950392 957492
InceptionV4/InceptionV4/Mixed_6c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 11700 957514 969214
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 15620 969237 984857
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 18187 950528 968715
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 18352 968715 987067
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8123 984878 993001
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 12999 993024 1006023
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0b_1x7/Conv2D CPU 24161 987117 1011278
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15625 1006042 1021667
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 17518 1021688 1039206
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0c_7x1/Conv2D CPU 32543 1011309 1043852
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 19913 1039226 1059139
InceptionV4/InceptionV4/Mixed_6c/concat/Convert Convert 7065 1059178 1066243
InceptionV4/InceptionV4/Mixed_6c/concat OpenCL 1948 1066243 1068191
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 7307 1068265 1075572
InceptionV4/InceptionV4/Mixed_6d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 11789 1075594 1087383
InceptionV4/InceptionV4/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 15672 1087408 1103080
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 18597 1068283 1086880
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 18343 1086880 1105223
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8269 1103105 1111374
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13240 1111395 1124635
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0b_1x7/Conv2D CPU 24118 1105273 1129391
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15379 1124655 1140034
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 17432 1140057 1157489
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0c_7x1/Conv2D CPU 32763 1129423 1162186
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 19769 1157509 1177278
InceptionV4/InceptionV4/Mixed_6d/concat/Convert Convert 6911 1177314 1184225
InceptionV4/InceptionV4/Mixed_6d/concat OpenCL 1995 1184225 1186220
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 6943 1186300 1193243
InceptionV4/InceptionV4/Mixed_6e/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 11629 1193265 1204894
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 15794 1205006 1220800
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 18229 1186438 1204667
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 18154 1204667 1222821
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8158 1220822 1228980
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 12880 1229001 1241881
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0b_1x7/Conv2D CPU 24125 1222869 1246994
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15518 1241902 1257420
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 17485 1257440 1274925
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0c_7x1/Conv2D CPU 32575 1247027 1279602
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 19875 1274945 1294820
InceptionV4/InceptionV4/Mixed_6e/concat/Convert Convert 6916 1294868 1301784
InceptionV4/InceptionV4/Mixed_6e/concat OpenCL 2002 1301784 1303786
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 6962 1303878 1310840
InceptionV4/InceptionV4/Mixed_6f/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 11391 1310861 1322252
InceptionV4/InceptionV4/Mixed_6f/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 15750 1322274 1338024
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 18049 1304000 1322049
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D CPU 19291 1322049 1341340
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8029 1338044 1346073
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 12854 1346096 1358950
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0b_1x7/Conv2D CPU 24190 1341388 1365578
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15443 1358969 1374412
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 17505 1374433 1391938
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0c_7x1/Conv2D CPU 32583 1365610 1398193
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 19662 1391955 1411617
InceptionV4/InceptionV4/Mixed_6f/concat/Convert Convert 6952 1411658 1418610
InceptionV4/InceptionV4/Mixed_6f/concat OpenCL 1934 1418610 1420544
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 6993 1420618 1427611
InceptionV4/InceptionV4/Mixed_6g/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 11064 1427633 1438697
InceptionV4/InceptionV4/Mixed_6g/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 15695 1438720 1454415
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 17726 1420750 1438476
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D CPU 18218 1438476 1456694
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8221 1454436 1462657
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 12870 1462678 1475548
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0b_1x7/Conv2D CPU 23992 1456743 1480735
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15590 1475566 1491156
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 17569 1491175 1508744
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0c_7x1/Conv2D CPU 32478 1480766 1513244
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 19920 1508764 1528684
InceptionV4/InceptionV4/Mixed_6g/concat/Convert Convert 7024 1528723 1535747
InceptionV4/InceptionV4/Mixed_6g/concat OpenCL 2029 1535747 1537776
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 6925 1537846 1544771
InceptionV4/InceptionV4/Mixed_6h/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 11332 1544791 1556123
InceptionV4/InceptionV4/Mixed_6h/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 15698 1556142 1571840
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 17912 1537985 1555897
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D CPU 18231 1555897 1574128
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8136 1571865 1580001
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 12870 1580020 1592890
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0b_1x7/Conv2D CPU 24190 1574176 1598366
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15599 1592910 1608509
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 17685 1608530 1626215
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0c_7x1/Conv2D CPU 32567 1598398 1630965
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 19966 1626233 1646199
InceptionV4/InceptionV4/Mixed_6h/concat/Convert Convert 6923 1646235 1653158
InceptionV4/InceptionV4/Mixed_6h/concat OpenCL 1930 1653158 1655088
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 12519 1655179 1667698
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 28087 1667721 1695808
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 40276 1655303 1695579
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 18174 1695579 1713753
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 8009 1713802 1721811
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool/Convert Convert 174 1721843 1722017
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 753 1722017 1722770
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 28330 1695828 1724158
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 10809 1724195 1735004
InceptionV4/InceptionV4/Mixed_7a/concat/Convert Convert 5469 1735205 1740674
InceptionV4/InceptionV4/Mixed_7a/concat CPU 285 1740674 1740959
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 8199 1741051 1749250
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 2770 1749250 1752020
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 11227 1741046 1752273
InceptionV4/InceptionV4/Mixed_7b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 3433 1752065 1755498
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0b_1x3/Conv2D CPU 6839 1752304 1759143
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 128 1755520 1755648
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4822 1755648 1760470
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0c_3x1/Conv2D CPU 7143 1759176 1766319
InceptionV4/InceptionV4/Mixed_7b/Branch_1/concat CPU 77 1766348 1766425
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 6012 1760501 1766513
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 7712 1766575 1774287
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 4619 1774323 1778942
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 4507 1778980 1783487
InceptionV4/InceptionV4/Mixed_7b/Branch_2/concat OpenCL 830 1783538 1784368
InceptionV4/InceptionV4/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 101 1784405 1784506
InceptionV4/InceptionV4/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 3486 1784506 1787992
InceptionV4/InceptionV4/Mixed_7b/concat/Convert Convert 15855 1788200 1804055
InceptionV4/InceptionV4/Mixed_7b/concat CPU 284 1804055 1804339
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 10886 1804433 1815319
InceptionV4/InceptionV4/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 7624 1804607 1812231
InceptionV4/InceptionV4/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 3583 1812231 1815814
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 120 1815852 1815972
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 2530 1815972 1818502
InceptionV4/InceptionV4/Mixed_7c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 3382 1818537 1821919
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0b_1x3/Conv2D CPU 6925 1815357 1822282
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 122 1821941 1822063
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4906 1822063 1826969
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0c_3x1/Conv2D CPU 7060 1822309 1829369
InceptionV4/InceptionV4/Mixed_7c/Branch_1/concat CPU 85 1829404 1829489
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 6117 1827001 1833118
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 7747 1833158 1840905
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 4619 1840942 1845561
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 4376 1845615 1849991
InceptionV4/InceptionV4/Mixed_7c/Branch_2/concat OpenCL 938 1850030 1850968
InceptionV4/InceptionV4/Mixed_7c/concat/Convert Convert 16303 1851142 1867445
InceptionV4/InceptionV4/Mixed_7c/concat CPU 283 1867445 1867728
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 10854 1867826 1878680
InceptionV4/InceptionV4/Mixed_7d/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 7775 1867963 1875738
InceptionV4/InceptionV4/Mixed_7d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 3534 1875738 1879272
InceptionV4/InceptionV4/Mixed_7d/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 141 1879316 1879457
InceptionV4/InceptionV4/Mixed_7d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 2478 1879457 1881935
InceptionV4/InceptionV4/Mixed_7d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 3385 1881969 1885354
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0b_1x3/Conv2D CPU 7168 1878718 1885886
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 85 1885376 1885461
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4968 1885461 1890429
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0c_3x1/Conv2D CPU 6863 1885922 1892785
InceptionV4/InceptionV4/Mixed_7d/Branch_1/concat CPU 87 1892814 1892901
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 6089 1890458 1896547
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 7757 1896585 1904342
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 4702 1904380 1909082
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 4502 1909123 1913625
InceptionV4/InceptionV4/Mixed_7d/Branch_2/concat OpenCL 946 1913662 1914608
InceptionV4/InceptionV4/Mixed_7d/concat/Convert Convert 16665 1914855 1931520
InceptionV4/InceptionV4/Mixed_7d/concat CPU 283 1931520 1931803
InceptionV4/Logits/AvgPool_1a/AvgPool CPU 211 1931861 1932072
InceptionV4/Logits/AvgPool_1a/AvgPool___tr4InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 8 1932094 1932102
InceptionV4/Logits/PreLogitsFlatten/flatten/Shape CPU 1 1932116 1932117
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice CPU 1 1932140 1932141
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape CPU 1 1932150 1932151
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 7 1932193 1932200
InceptionV4/Logits/Logits/MatMul CPU 19157 1932214 1951371
InceptionV4/Logits/Logits/BiasAdd CPU 48 1951407 1951455
InceptionV4/Logits/Predictions CPU 46 1951470 1951516
InceptionV4/Logits/Logits/biases CPU 0 1740 1740
InceptionV4/Logits/Logits/weights CPU 1 1779 1780
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape/1 CPU 0 1822 1822
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_2 CPU 0 1894 1894
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_1 CPU 0 1907 1907
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack CPU 0 1921 1921
InceptionV4/InceptionV4/Conv2d_1a_3x3/Conv2D CPU 7974 1951 9925
InceptionV4/InceptionV4/Conv2d_2a_3x3/Conv2D/Convert Convert 15985 9993 25978
InceptionV4/InceptionV4/Conv2d_2a_3x3/Conv2D OpenCL 21321 25978 47299
InceptionV4/InceptionV4/Conv2d_2b_3x3/Conv2D OpenCL 36545 47365 83910
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D OpenCL 52840 83945 136785
InceptionV4/InceptionV4/Mixed_3a/Branch_0/MaxPool_0a_3x3/MaxPool OpenCL 3170 136827 139997
InceptionV4/InceptionV4/Mixed_3a/concat/Convert Convert 15446 140169 155615
InceptionV4/InceptionV4/Mixed_3a/concat CPU 2468 155615 158083
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 12763 158178 170941
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 16997 158314 175311
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 8532 175311 183843
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 27728 170981 198709
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 23975 183908 207883
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 27124 207925 235049
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 24325 235085 259410
InceptionV4/InceptionV4/Mixed_4a/concat/Convert Convert 8047 259585 267632
InceptionV4/InceptionV4/Mixed_4a/concat CPU 2757 267632 270389
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool/Convert Convert 18703 270617 289320
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool OpenCL 2443 289320 291763
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D/Convert Convert 139 291821 291960
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 61810 291960 353770
InceptionV4/InceptionV4/Mixed_5a/concat/Convert Convert 13452 353965 367417
InceptionV4/InceptionV4/Mixed_5a/concat CPU 1369 367417 368786
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 8302 368880 377182
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0b_3x3/Conv2D CPU 9920 377219 387139
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 13232 369027 382259
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 5372 382259 387631
InceptionV4/InceptionV4/Mixed_5b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 6463 387724 394187
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 140 394208 394348
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 6462 394348 400810
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0c_3x3/Conv2D CPU 13915 387182 401097
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 92 400845 400937
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 4704 400937 405641
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 6851 405690 412541
InceptionV4/InceptionV4/Mixed_5b/concat/Convert Convert 9102 412584 421686
InceptionV4/InceptionV4/Mixed_5b/concat OpenCL 2273 421686 423959
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 5873 424038 429911
InceptionV4/InceptionV4/Mixed_5c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 12570 429932 442502
InceptionV4/InceptionV4/Mixed_5c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 6227 442524 448751
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 18092 424169 442261
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 8532 442261 450793
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 4729 448773 453502
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0b_3x3/Conv2D CPU 10209 450839 461048
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 7797 453522 461319
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0c_3x3/Conv2D CPU 13776 461081 474857
InceptionV4/InceptionV4/Mixed_5c/concat/Convert Convert 7868 475060 482928
InceptionV4/InceptionV4/Mixed_5c/concat OpenCL 2304 482928 485232
InceptionV4/InceptionV4/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 5848 485306 491154
InceptionV4/InceptionV4/Mixed_5d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 12556 491176 503732
InceptionV4/InceptionV4/Mixed_5d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 6228 503752 509980
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 18043 485449 503492
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D CPU 8641 503492 512133
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 4737 510001 514738
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0b_3x3/Conv2D CPU 10270 512181 522451
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 7840 514757 522597
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0c_3x3/Conv2D CPU 17380 522483 539863
InceptionV4/InceptionV4/Mixed_5d/concat/Convert Convert 7666 540066 547732
InceptionV4/InceptionV4/Mixed_5d/concat OpenCL 2253 547732 549985
InceptionV4/InceptionV4/Mixed_5e/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 5832 550058 555890
InceptionV4/InceptionV4/Mixed_5e/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 12799 555987 568786
InceptionV4/InceptionV4/Mixed_5e/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 6220 568808 575028
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 18346 550203 568549
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D CPU 8582 568549 577131
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 4741 575050 579791
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0b_3x3/Conv2D CPU 10250 577178 587428
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 7870 579812 587682
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0c_3x3/Conv2D CPU 13715 587462 601177
InceptionV4/InceptionV4/Mixed_5e/concat/Convert Convert 7858 601378 609236
InceptionV4/InceptionV4/Mixed_5e/concat OpenCL 2300 609236 611536
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 76235 611614 687849
InceptionV4/InceptionV4/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool OpenCL 1863 687880 689743
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 75942 611756 687698
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D CPU 20046 687698 707744
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0b_3x3/Conv2D CPU 56479 707838 764317
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_1a_3x3/Conv2D CPU 43615 764395 808010
InceptionV4/InceptionV4/Mixed_6a/concat/Convert Convert 16357 808081 824438
InceptionV4/InceptionV4/Mixed_6a/concat CPU 823 824438 825261
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 10900 825492 836392
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 6864 836392 843256
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 19543 825359 844902
InceptionV4/InceptionV4/Mixed_6b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 5751 843302 849053
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 135 849080 849215
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 15703 849215 864918
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0b_1x7/Conv2D CPU 24201 844981 869182
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 116 864947 865063
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8416 865063 873479
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13062 873509 886571
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15623 886589 902212
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0c_7x1/Conv2D CPU 34304 869212 903516
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 17476 902233 919709
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 20561 919745 940306
InceptionV4/InceptionV4/Mixed_6b/concat/Convert Convert 8369 940347 948716
InceptionV4/InceptionV4/Mixed_6b/concat OpenCL 2004 948716 950720
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 6985 950793 957778
InceptionV4/InceptionV4/Mixed_6c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 11562 957801 969363
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 15628 969386 985014
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 18146 950933 969079
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 18485 969079 987564
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8084 985035 993119
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 12872 993140 1006012
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0b_1x7/Conv2D CPU 24053 987613 1011666
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15472 1006031 1021503
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 17529 1021524 1039053
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0c_7x1/Conv2D CPU 32479 1011699 1044178
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 19682 1039074 1058756
InceptionV4/InceptionV4/Mixed_6c/concat/Convert Convert 6904 1058798 1065702
InceptionV4/InceptionV4/Mixed_6c/concat OpenCL 1869 1065702 1067571
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 6932 1067641 1074573
InceptionV4/InceptionV4/Mixed_6d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 11689 1074593 1086282
InceptionV4/InceptionV4/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 15758 1086302 1102060
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 18215 1067782 1085997
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 18202 1085997 1104199
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8137 1102082 1110219
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 12859 1110239 1123098
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0b_1x7/Conv2D CPU 24139 1104248 1128387
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15458 1123119 1138577
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 17461 1138598 1156059
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0c_7x1/Conv2D CPU 32628 1128421 1161049
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 19769 1156078 1175847
InceptionV4/InceptionV4/Mixed_6d/concat/Convert Convert 6996 1175885 1182881
InceptionV4/InceptionV4/Mixed_6d/concat OpenCL 2030 1182881 1184911
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 7004 1184984 1191988
InceptionV4/InceptionV4/Mixed_6e/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 11569 1192011 1203580
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 15852 1203678 1219530
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 18282 1185122 1203404
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 18244 1203404 1221648
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8128 1219552 1227680
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 12829 1227701 1240530
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0b_1x7/Conv2D CPU 24008 1221697 1245705
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15409 1240553 1255962
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 17438 1255982 1273420
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0c_7x1/Conv2D CPU 32701 1245737 1278438
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 19802 1273440 1293242
InceptionV4/InceptionV4/Mixed_6e/concat/Convert Convert 7053 1293303 1300356
InceptionV4/InceptionV4/Mixed_6e/concat OpenCL 2001 1300356 1302357
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 6952 1302432 1309384
InceptionV4/InceptionV4/Mixed_6f/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 11443 1309405 1320848
InceptionV4/InceptionV4/Mixed_6f/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 15689 1320870 1336559
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 18064 1302571 1320635
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D CPU 18371 1320635 1339006
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8030 1336579 1344609
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 12904 1344634 1357538
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0b_1x7/Conv2D CPU 24081 1339055 1363136
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15448 1357557 1373005
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 17349 1373026 1390375
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0c_7x1/Conv2D CPU 32551 1363168 1395719
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 19730 1390393 1410123
InceptionV4/InceptionV4/Mixed_6f/concat/Convert Convert 6994 1410164 1417158
InceptionV4/InceptionV4/Mixed_6f/concat OpenCL 1975 1417158 1419133
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 6966 1419209 1426175
InceptionV4/InceptionV4/Mixed_6g/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 11552 1426197 1437749
InceptionV4/InceptionV4/Mixed_6g/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 15712 1437772 1453484
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 18166 1419349 1437515
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D CPU 18072 1437515 1455587
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8201 1453506 1461707
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 12769 1461728 1474497
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0b_1x7/Conv2D CPU 25809 1455667 1481476
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15583 1474516 1490099
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 17533 1490120 1507653
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0c_7x1/Conv2D CPU 32535 1481511 1514046
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 19857 1507675 1527532
InceptionV4/InceptionV4/Mixed_6g/concat/Convert Convert 6874 1527594 1534468
InceptionV4/InceptionV4/Mixed_6g/concat OpenCL 1995 1534468 1536463
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 6990 1536534 1543524
InceptionV4/InceptionV4/Mixed_6h/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 11709 1543546 1555255
InceptionV4/InceptionV4/Mixed_6h/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 15693 1555276 1570969
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 18303 1536672 1554975
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D CPU 18367 1554975 1573342
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8081 1570994 1579075
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 12806 1579095 1591901
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0b_1x7/Conv2D CPU 24193 1573390 1597583
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15491 1591922 1607413
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 17636 1607433 1625069
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0c_7x1/Conv2D CPU 32633 1597616 1630249
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 19836 1625088 1644924
InceptionV4/InceptionV4/Mixed_6h/concat/Convert Convert 6952 1644964 1651916
InceptionV4/InceptionV4/Mixed_6h/concat OpenCL 1898 1651916 1653814
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 12456 1653887 1666343
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 27737 1666365 1694102
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 39855 1654023 1693878
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 18295 1693878 1712173
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 8034 1712221 1720255
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool/Convert Convert 175 1720287 1720462
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 776 1720462 1721238
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 28178 1694123 1722301
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 10755 1722340 1733095
InceptionV4/InceptionV4/Mixed_7a/concat/Convert Convert 5497 1733272 1738769
InceptionV4/InceptionV4/Mixed_7a/concat CPU 286 1738769 1739055
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 8237 1739148 1747385
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 2762 1747385 1750147
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 11254 1739142 1750396
InceptionV4/InceptionV4/Mixed_7b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 3419 1750192 1753611
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0b_1x3/Conv2D CPU 6986 1750426 1757412
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 130 1753631 1753761
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4818 1753761 1758579
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0c_3x1/Conv2D CPU 6868 1757445 1764313
InceptionV4/InceptionV4/Mixed_7b/Branch_1/concat CPU 77 1764338 1764415
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 6004 1758610 1764614
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 7675 1764652 1772327
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 4549 1772364 1776913
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 4427 1776950 1781377
InceptionV4/InceptionV4/Mixed_7b/Branch_2/concat OpenCL 607 1781426 1782033
InceptionV4/InceptionV4/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 96 1782072 1782168
InceptionV4/InceptionV4/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 3331 1782168 1785499
InceptionV4/InceptionV4/Mixed_7b/concat/Convert Convert 16883 1785691 1802574
InceptionV4/InceptionV4/Mixed_7b/concat CPU 285 1802574 1802859
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 10772 1802956 1813728
InceptionV4/InceptionV4/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 7435 1802962 1810397
InceptionV4/InceptionV4/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 3416 1810397 1813813
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 126 1813852 1813978
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 2490 1813978 1816468
InceptionV4/InceptionV4/Mixed_7c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 3328 1816503 1819831
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0b_1x3/Conv2D CPU 7029 1813765 1820794
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 94 1819852 1819946
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4802 1819946 1824748
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0c_3x1/Conv2D CPU 7077 1820822 1827899
InceptionV4/InceptionV4/Mixed_7c/Branch_1/concat CPU 84 1827933 1828017
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 5998 1824778 1830776
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 7639 1830813 1838452
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 4443 1838505 1842948
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 4314 1842984 1847298
InceptionV4/InceptionV4/Mixed_7c/Branch_2/concat OpenCL 608 1847334 1847942
InceptionV4/InceptionV4/Mixed_7c/concat/Convert Convert 16155 1848135 1864290
InceptionV4/InceptionV4/Mixed_7c/concat CPU 281 1864290 1864571
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 10801 1864667 1875468
InceptionV4/InceptionV4/Mixed_7d/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 7870 1864672 1872542
InceptionV4/InceptionV4/Mixed_7d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 3649 1872542 1876191
InceptionV4/InceptionV4/Mixed_7d/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 131 1876235 1876366
InceptionV4/InceptionV4/Mixed_7d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 2735 1876366 1879101
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0b_1x3/Conv2D CPU 7058 1875504 1882562
InceptionV4/InceptionV4/Mixed_7d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 3528 1879132 1882660
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 110 1882687 1882797
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4972 1882797 1887769
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0c_3x1/Conv2D CPU 7111 1882595 1889706
InceptionV4/InceptionV4/Mixed_7d/Branch_1/concat CPU 83 1889739 1889822
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 6100 1887799 1893899
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 7884 1893935 1901819
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 5040 1901861 1906901
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 4705 1906942 1911647
InceptionV4/InceptionV4/Mixed_7d/Branch_2/concat OpenCL 635 1911703 1912338
InceptionV4/InceptionV4/Mixed_7d/concat/Convert Convert 16406 1912511 1928917
InceptionV4/InceptionV4/Mixed_7d/concat CPU 305 1928917 1929222
InceptionV4/Logits/AvgPool_1a/AvgPool CPU 203 1929280 1929483
InceptionV4/Logits/AvgPool_1a/AvgPool___tr4InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 8 1929502 1929510
InceptionV4/Logits/PreLogitsFlatten/flatten/Shape CPU 1 1929523 1929524
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice CPU 0 1929543 1929543
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape CPU 0 1929553 1929553
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 7 1929566 1929573
InceptionV4/Logits/Logits/MatMul CPU 19174 1929585 1948759
InceptionV4/Logits/Logits/BiasAdd CPU 47 1948794 1948841
InceptionV4/Logits/Predictions CPU 45 1948856 1948901
