{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574380967215 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.2 Build 602 07/19/2017 SJ Standard Edition " "Version 17.0.2 Build 602 07/19/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574380967298 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 21 16:02:47 2019 " "Processing started: Thu Nov 21 16:02:47 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574380967298 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574380967298 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574380967298 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "Analysis & Synthesis" 0 -1 1574380968144 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1574380968144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zero_flag.sv 2 2 " "Found 2 design units, including 2 entities, in source file zero_flag.sv" { { "Info" "ISGN_ENTITY_NAME" "1 zero_flag " "Found entity 1: zero_flag" {  } { { "zero_flag.sv" "" { Text "U:/EE469_ComputerArchitecture/EE469_lab4_pipelined/zero_flag.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574380977219 ""} { "Info" "ISGN_ENTITY_NAME" "2 zero_flag_testbench " "Found entity 2: zero_flag_testbench" {  } { { "zero_flag.sv" "" { Text "U:/EE469_ComputerArchitecture/EE469_lab4_pipelined/zero_flag.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574380977219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574380977219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend.sv 2 2 " "Found 2 design units, including 2 entities, in source file sign_extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Found entity 1: sign_extend" {  } { { "sign_extend.sv" "" { Text "U:/EE469_ComputerArchitecture/EE469_lab4_pipelined/sign_extend.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574380977470 ""} { "Info" "ISGN_ENTITY_NAME" "2 sign_extend_testbench " "Found entity 2: sign_extend_testbench" {  } { { "sign_extend.sv" "" { Text "U:/EE469_ComputerArchitecture/EE469_lab4_pipelined/sign_extend.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574380977470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574380977470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left.sv 2 2 " "Found 2 design units, including 2 entities, in source file shift_left.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_left " "Found entity 1: shift_left" {  } { { "shift_left.sv" "" { Text "U:/EE469_ComputerArchitecture/EE469_lab4_pipelined/shift_left.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574380977796 ""} { "Info" "ISGN_ENTITY_NAME" "2 shift_left_testbench " "Found entity 2: shift_left_testbench" {  } { { "shift_left.sv" "" { Text "U:/EE469_ComputerArchitecture/EE469_lab4_pipelined/shift_left.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574380977796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574380977796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.sv 2 2 " "Found 2 design units, including 2 entities, in source file register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.sv" "" { Text "U:/EE469_ComputerArchitecture/EE469_lab4_pipelined/register.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574380978106 ""} { "Info" "ISGN_ENTITY_NAME" "2 register_testbench " "Found entity 2: register_testbench" {  } { { "register.sv" "" { Text "U:/EE469_ComputerArchitecture/EE469_lab4_pipelined/register.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574380978106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574380978106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 2 2 " "Found 2 design units, including 2 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "U:/EE469_ComputerArchitecture/EE469_lab4_pipelined/regfile.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574380978320 ""} { "Info" "ISGN_ENTITY_NAME" "2 regstim " "Found entity 2: regstim" {  } { { "regfile.sv" "" { Text "U:/EE469_ComputerArchitecture/EE469_lab4_pipelined/regfile.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574380978320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574380978320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processorstim.sv 1 1 " "Found 1 design units, including 1 entities, in source file processorstim.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processorstim " "Found entity 1: processorstim" {  } { { "processorstim.sv" "" { Text "U:/EE469_ComputerArchitecture/EE469_lab4_pipelined/processorstim.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574380978613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574380978613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.sv" "" { Text "U:/EE469_ComputerArchitecture/EE469_lab4_pipelined/processor.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574380978857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574380978857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nth_alu.sv 2 2 " "Found 2 design units, including 2 entities, in source file nth_alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nth_alu " "Found entity 1: nth_alu" {  } { { "nth_alu.sv" "" { Text "U:/EE469_ComputerArchitecture/EE469_lab4_pipelined/nth_alu.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574380979085 ""} { "Info" "ISGN_ENTITY_NAME" "2 nth_alu_testbench " "Found entity 2: nth_alu_testbench" {  } { { "nth_alu.sv" "" { Text "U:/EE469_ComputerArchitecture/EE469_lab4_pipelined/nth_alu.sv" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574380979085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574380979085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux8_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux8_1 " "Found entity 1: mux8_1" {  } { { "mux8_1.sv" "" { Text "U:/EE469_ComputerArchitecture/EE469_lab4_pipelined/mux8_1.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574380979294 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux8_1_testbench " "Found entity 2: mux8_1_testbench" {  } { { "mux8_1.sv" "" { Text "U:/EE469_ComputerArchitecture/EE469_lab4_pipelined/mux8_1.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574380979294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574380979294 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "notsel0 NOTSEL0 mux4_1.sv(9) " "Verilog HDL Declaration information at mux4_1.sv(9): object \"notsel0\" differs only in case from object \"NOTSEL0\" in the same scope" {  } { { "mux4_1.sv" "" { Text "U:/EE469_ComputerArchitecture/EE469_lab4_pipelined/mux4_1.sv" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574380979471 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "notsel1 NOTSEL1 mux4_1.sv(9) " "Verilog HDL Declaration information at mux4_1.sv(9): object \"notsel1\" differs only in case from object \"NOTSEL1\" in the same scope" {  } { { "mux4_1.sv" "" { Text "U:/EE469_ComputerArchitecture/EE469_lab4_pipelined/mux4_1.sv" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574380979472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux4_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_1 " "Found entity 1: mux4_1" {  } { { "mux4_1.sv" "" { Text "U:/EE469_ComputerArchitecture/EE469_lab4_pipelined/mux4_1.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574380979499 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux4_1_testbench " "Found entity 2: mux4_1_testbench" {  } { { "mux4_1.sv" "" { Text "U:/EE469_ComputerArchitecture/EE469_lab4_pipelined/mux4_1.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574380979499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574380979499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux32_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux32_1 " "Found entity 1: mux32_1" {  } { { "mux32_1.sv" "" { Text "U:/EE469_ComputerArchitecture/EE469_lab4_pipelined/mux32_1.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574380979714 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux32_1_testbench " "Found entity 2: mux32_1_testbench" {  } { { "mux32_1.sv" "" { Text "U:/EE469_ComputerArchitecture/EE469_lab4_pipelined/mux32_1.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574380979714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574380979714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux16_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux16_1 " "Found entity 1: mux16_1" {  } { { "mux16_1.sv" "" { Text "U:/EE469_ComputerArchitecture/EE469_lab4_pipelined/mux16_1.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574380980001 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux16_1_testbench " "Found entity 2: mux16_1_testbench" {  } { { "mux16_1.sv" "" { Text "U:/EE469_ComputerArchitecture/EE469_lab4_pipelined/mux16_1.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574380980001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574380980001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forwarding_unit.sv 2 2 " "Found 2 design units, including 2 entities, in source file forwarding_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 forwarding_unit " "Found entity 1: forwarding_unit" {  } { { "forwarding_unit.sv" "" { Text "U:/EE469_ComputerArchitecture/EE469_lab4_pipelined/forwarding_unit.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574380980199 ""} { "Info" "ISGN_ENTITY_NAME" "2 forwarding_unit_testbench " "Found entity 2: forwarding_unit_testbench" {  } { { "forwarding_unit.sv" "" { Text "U:/EE469_ComputerArchitecture/EE469_lab4_pipelined/forwarding_unit.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574380980199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574380980199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flag_register.sv 2 2 " "Found 2 design units, including 2 entities, in source file flag_register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flag_register " "Found entity 1: flag_register" {  } { { "flag_register.sv" "" { Text "U:/EE469_ComputerArchitecture/EE469_lab4_pipelined/flag_register.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574380980399 ""} { "Info" "ISGN_ENTITY_NAME" "2 flag_register_testbench " "Found entity 2: flag_register_testbench" {  } { { "flag_register.sv" "" { Text "U:/EE469_ComputerArchitecture/EE469_lab4_pipelined/flag_register.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574380980399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574380980399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff_en.sv 2 2 " "Found 2 design units, including 2 entities, in source file d_ff_en.sv" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF_en " "Found entity 1: D_FF_en" {  } { { "D_FF_en.sv" "" { Text "U:/EE469_ComputerArchitecture/EE469_lab4_pipelined/D_FF_en.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574380980863 ""} { "Info" "ISGN_ENTITY_NAME" "2 D_FF_en_testbench " "Found entity 2: D_FF_en_testbench" {  } { { "D_FF_en.sv" "" { Text "U:/EE469_ComputerArchitecture/EE469_lab4_pipelined/D_FF_en.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574380980863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574380980863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff.sv 1 1 " "Found 1 design units, including 1 entities, in source file d_ff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF " "Found entity 1: D_FF" {  } { { "D_FF.sv" "" { Text "U:/EE469_ComputerArchitecture/EE469_lab4_pipelined/D_FF.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574380981071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574380981071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de_5_32.sv 2 2 " "Found 2 design units, including 2 entities, in source file de_5_32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de_5_32 " "Found entity 1: de_5_32" {  } { { "de_5_32.sv" "" { Text "U:/EE469_ComputerArchitecture/EE469_lab4_pipelined/de_5_32.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574380981276 ""} { "Info" "ISGN_ENTITY_NAME" "2 de_5_32_testbench " "Found entity 2: de_5_32_testbench" {  } { { "de_5_32.sv" "" { Text "U:/EE469_ComputerArchitecture/EE469_lab4_pipelined/de_5_32.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574380981276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574380981276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de_4_16.sv 2 2 " "Found 2 design units, including 2 entities, in source file de_4_16.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de_4_16 " "Found entity 1: de_4_16" {  } { { "de_4_16.sv" "" { Text "U:/EE469_ComputerArchitecture/EE469_lab4_pipelined/de_4_16.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574380981499 ""} { "Info" "ISGN_ENTITY_NAME" "2 de_4_16_testbench " "Found entity 2: de_4_16_testbench" {  } { { "de_4_16.sv" "" { Text "U:/EE469_ComputerArchitecture/EE469_lab4_pipelined/de_4_16.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574380981499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574380981499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de_2_4.sv 2 2 " "Found 2 design units, including 2 entities, in source file de_2_4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de_2_4 " "Found entity 1: de_2_4" {  } { { "de_2_4.sv" "" { Text "U:/EE469_ComputerArchitecture/EE469_lab4_pipelined/de_2_4.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574380982108 ""} { "Info" "ISGN_ENTITY_NAME" "2 de_2_4_testbench " "Found entity 2: de_2_4_testbench" {  } { { "de_2_4.sv" "" { Text "U:/EE469_ComputerArchitecture/EE469_lab4_pipelined/de_2_4.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574380982108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574380982108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de_1_2.sv 2 2 " "Found 2 design units, including 2 entities, in source file de_1_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de_1_2 " "Found entity 1: de_1_2" {  } { { "de_1_2.sv" "" { Text "U:/EE469_ComputerArchitecture/EE469_lab4_pipelined/de_1_2.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574380982290 ""} { "Info" "ISGN_ENTITY_NAME" "2 de_1_2_testbench " "Found entity 2: de_1_2_testbench" {  } { { "de_1_2.sv" "" { Text "U:/EE469_ComputerArchitecture/EE469_lab4_pipelined/de_1_2.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574380982290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574380982290 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DAddr9_se daddr9_se datapath.sv(29) " "Verilog HDL Declaration information at datapath.sv(29): object \"DAddr9_se\" differs only in case from object \"daddr9_se\" in the same scope" {  } { { "datapath.sv" "" { Text "U:/EE469_ComputerArchitecture/EE469_lab4_pipelined/datapath.sv" 29 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574380982507 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ALUImm12_se aluimm12_se datapath.sv(29) " "Verilog HDL Declaration information at datapath.sv(29): object \"ALUImm12_se\" differs only in case from object \"aluimm12_se\" in the same scope" {  } { { "datapath.sv" "" { Text "U:/EE469_ComputerArchitecture/EE469_lab4_pipelined/datapath.sv" 29 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574380982508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 2 2 " "Found 2 design units, including 2 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "U:/EE469_ComputerArchitecture/EE469_lab4_pipelined/datapath.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574380982543 ""} { "Info" "ISGN_ENTITY_NAME" "2 datapath_testbench " "Found entity 2: datapath_testbench" {  } { { "datapath.sv" "" { Text "U:/EE469_ComputerArchitecture/EE469_lab4_pipelined/datapath.sv" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574380982543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574380982543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch_accel.sv 2 2 " "Found 2 design units, including 2 entities, in source file branch_accel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 branch_accel " "Found entity 1: branch_accel" {  } { { "branch_accel.sv" "" { Text "U:/EE469_ComputerArchitecture/EE469_lab4_pipelined/branch_accel.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574380982772 ""} { "Info" "ISGN_ENTITY_NAME" "2 accel_stim " "Found entity 2: accel_stim" {  } { { "branch_accel.sv" "" { Text "U:/EE469_ComputerArchitecture/EE469_lab4_pipelined/branch_accel.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574380982772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574380982772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "U:/EE469_ComputerArchitecture/EE469_lab4_pipelined/alu.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574380983084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574380983084 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "DE1_SoC.sv " "Can't analyze file -- file DE1_SoC.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1574380983109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux2_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "mux2_1.sv" "" { Text "U:/EE469_ComputerArchitecture/EE469_lab4_pipelined/mux2_1.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574380983720 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux2_1_testbench " "Found entity 2: mux2_1_testbench" {  } { { "mux2_1.sv" "" { Text "U:/EE469_ComputerArchitecture/EE469_lab4_pipelined/mux2_1.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574380983720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574380983720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.sv 2 2 " "Found 2 design units, including 2 entities, in source file control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.sv" "" { Text "U:/EE469_ComputerArchitecture/EE469_lab4_pipelined/control.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574380983907 ""} { "Info" "ISGN_ENTITY_NAME" "2 control_testbench " "Found entity 2: control_testbench" {  } { { "control.sv" "" { Text "U:/EE469_ComputerArchitecture/EE469_lab4_pipelined/control.sv" 122 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574380983907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574380983907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.sv 2 2 " "Found 2 design units, including 2 entities, in source file program_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "program_counter.sv" "" { Text "U:/EE469_ComputerArchitecture/EE469_lab4_pipelined/program_counter.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574380984124 ""} { "Info" "ISGN_ENTITY_NAME" "2 program_counter_testbench " "Found entity 2: program_counter_testbench" {  } { { "program_counter.sv" "" { Text "U:/EE469_ComputerArchitecture/EE469_lab4_pipelined/program_counter.sv" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574380984124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574380984124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bit_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bit_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 n_bit_adder " "Found entity 1: n_bit_adder" {  } { { "n_bit_adder.sv" "" { Text "U:/EE469_ComputerArchitecture/EE469_lab4_pipelined/n_bit_adder.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574380984338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574380984338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.sv 2 2 " "Found 2 design units, including 2 entities, in source file full_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.sv" "" { Text "U:/EE469_ComputerArchitecture/EE469_lab4_pipelined/full_adder.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574380984510 ""} { "Info" "ISGN_ENTITY_NAME" "2 full_adder_testbench " "Found entity 2: full_adder_testbench" {  } { { "full_adder.sv" "" { Text "U:/EE469_ComputerArchitecture/EE469_lab4_pipelined/full_adder.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574380984510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574380984510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructmem.sv 2 2 " "Found 2 design units, including 2 entities, in source file instructmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructmem " "Found entity 1: instructmem" {  } { { "instructmem.sv" "" { Text "U:/EE469_ComputerArchitecture/EE469_lab4_pipelined/instructmem.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574380984752 ""} { "Info" "ISGN_ENTITY_NAME" "2 instructmem_testbench " "Found entity 2: instructmem_testbench" {  } { { "instructmem.sv" "" { Text "U:/EE469_ComputerArchitecture/EE469_lab4_pipelined/instructmem.sv" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574380984752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574380984752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem.sv 0 0 " "Found 0 design units, including 0 entities, in source file datamem.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574380984948 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Aw1_cyc forwarding_unit.sv(14) " "Verilog HDL Implicit Net warning at forwarding_unit.sv(14): created implicit net for \"Aw1_cyc\"" {  } { { "forwarding_unit.sv" "" { Text "U:/EE469_ComputerArchitecture/EE469_lab4_pipelined/forwarding_unit.sv" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574380984948 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "zero_o branch_accel.sv(31) " "Verilog HDL Implicit Net warning at branch_accel.sv(31): created implicit net for \"zero_o\"" {  } { { "branch_accel.sv" "" { Text "U:/EE469_ComputerArchitecture/EE469_lab4_pipelined/branch_accel.sv" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574380984948 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "register_testbench register.sv(24) " "Verilog HDL Parameter Declaration warning at register.sv(24): Parameter Declaration in module \"register_testbench\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "register.sv" "" { Text "U:/EE469_ComputerArchitecture/EE469_lab4_pipelined/register.sv" 24 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1574380984951 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor " "Elaborating entity \"processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1574380985147 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BrTaken 0 processor.sv(19) " "Net \"BrTaken\" at processor.sv(19) has no driver or initial value, using a default initial value '0'" {  } { { "processor.sv" "" { Text "U:/EE469_ComputerArchitecture/EE469_lab4_pipelined/processor.sv" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1574380985150 "|processor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "UncondBr 0 processor.sv(19) " "Net \"UncondBr\" at processor.sv(19) has no driver or initial value, using a default initial value '0'" {  } { { "processor.sv" "" { Text "U:/EE469_ComputerArchitecture/EE469_lab4_pipelined/processor.sv" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1574380985150 "|processor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "pc_rd 0 processor.sv(19) " "Net \"pc_rd\" at processor.sv(19) has no driver or initial value, using a default initial value '0'" {  } { { "processor.sv" "" { Text "U:/EE469_ComputerArchitecture/EE469_lab4_pipelined/processor.sv" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1574380985150 "|processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flag_register flag_register:flag_reg " "Elaborating entity \"flag_register\" for hierarchy \"flag_register:flag_reg\"" {  } { { "processor.sv" "flag_reg" { Text "U:/EE469_ComputerArchitecture/EE469_lab4_pipelined/processor.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574380985469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF_en flag_register:flag_reg\|D_FF_en:neg_ff " "Elaborating entity \"D_FF_en\" for hierarchy \"flag_register:flag_reg\|D_FF_en:neg_ff\"" {  } { { "flag_register.sv" "neg_ff" { Text "U:/EE469_ComputerArchitecture/EE469_lab4_pipelined/flag_register.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574380985730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 flag_register:flag_reg\|D_FF_en:neg_ff\|mux2_1:muxIn " "Elaborating entity \"mux2_1\" for hierarchy \"flag_register:flag_reg\|D_FF_en:neg_ff\|mux2_1:muxIn\"" {  } { { "D_FF_en.sv" "muxIn" { Text "U:/EE469_ComputerArchitecture/EE469_lab4_pipelined/D_FF_en.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574380986037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF flag_register:flag_reg\|D_FF_en:neg_ff\|D_FF:ff " "Elaborating entity \"D_FF\" for hierarchy \"flag_register:flag_reg\|D_FF_en:neg_ff\|D_FF:ff\"" {  } { { "D_FF_en.sv" "ff" { Text "U:/EE469_ComputerArchitecture/EE469_lab4_pipelined/D_FF_en.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574380986294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructmem instructmem:instr " "Elaborating entity \"instructmem\" for hierarchy \"instructmem:instr\"" {  } { { "processor.sv" "instr" { Text "U:/EE469_ComputerArchitecture/EE469_lab4_pipelined/processor.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574380986608 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "instructmem.sv(30) " "Verilog HDL warning at instructmem.sv(30): ignoring unsupported system task" {  } { { "instructmem.sv" "" { Text "U:/EE469_ComputerArchitecture/EE469_lab4_pipelined/instructmem.sv" 30 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1574380986614 "|processor|instructmem:instr"}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "_ test04_LdurStur.arm(42) " "Verilog HDL syntax error at test04_LdurStur.arm(42) near text: _. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "./benchmarks/test04_LdurStur.arm" "" { Text "U:/EE469_ComputerArchitecture/EE469_lab4_pipelined/benchmarks/test04_LdurStur.arm" 42 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1574380986654 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Running benchmark:  instructmem.sv(49) " "Verilog HDL Display System Task info at instructmem.sv(49): Running benchmark: " {  } { { "instructmem.sv" "" { Text "U:/EE469_ComputerArchitecture/EE469_lab4_pipelined/instructmem.sv" 49 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574380986657 "|processor|instructmem:instr"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "instructmem:instr " "Can't elaborate user hierarchy \"instructmem:instr\"" {  } { { "processor.sv" "instr" { Text "U:/EE469_ComputerArchitecture/EE469_lab4_pipelined/processor.sv" 48 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574380986658 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "U:/EE469_ComputerArchitecture/EE469_lab4_pipelined/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file U:/EE469_ComputerArchitecture/EE469_lab4_pipelined/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574380986954 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4784 " "Peak virtual memory: 4784 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574380988142 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov 21 16:03:08 2019 " "Processing ended: Thu Nov 21 16:03:08 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574380988142 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574380988142 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574380988142 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574380988142 ""}
