// Seed: 3347206810
module module_0 (
    output tri0 id_0,
    input supply1 id_1,
    input tri1 id_2
);
  assign module_1.id_4 = 0;
  assign id_0 = 1;
  wire id_4;
  wire id_5 = id_5, id_6;
  wire [-1 : -1] id_7, id_8;
endmodule
module module_1 (
    input wor id_0,
    input wor id_1,
    output tri0 id_2,
    input tri0 id_3,
    output uwire id_4,
    output wire id_5,
    output tri1 id_6,
    input wire id_7,
    input supply1 id_8
);
  logic id_10;
  logic id_11;
  module_0 modCall_1 (
      id_2,
      id_7,
      id_1
  );
endmodule
