// Seed: 3311443831
module module_0;
  module_2();
  assign id_1 = 1 == 1;
  assign id_1 = 1;
  assign id_1 = id_1;
endmodule
module module_1;
  always while (id_1 || 1) @(negedge id_1);
  module_0();
endmodule
module module_2;
  wire id_1;
  wire id_2;
  wire id_3;
endmodule
module module_3 (
    input tri1 id_0,
    input supply1 id_1,
    input wire id_2,
    input tri1 id_3,
    input wor id_4
    , id_17,
    input wor id_5,
    input uwire id_6,
    input tri1 id_7,
    input wire id_8,
    input tri1 id_9,
    output wire id_10,
    output uwire id_11,
    output tri0 id_12,
    input supply1 id_13,
    input wor id_14,
    input wor id_15
);
  wire id_18;
  module_2();
endmodule
