// Seed: 2698809126
module module_0 (
    input wand id_0,
    input tri id_1,
    input wire id_2,
    output supply1 id_3,
    input tri1 id_4,
    input tri0 id_5,
    input supply0 id_6,
    input tri id_7,
    input wire id_8,
    input wor id_9,
    input tri1 id_10,
    input supply1 id_11
);
endmodule
module module_1 #(
    parameter id_7 = 32'd0
) (
    input supply0 id_0,
    output supply1 id_1,
    input tri1 id_2,
    input wire id_3,
    input supply1 id_4,
    output supply0 id_5
);
  wire _id_7;
  logic [7:0] id_8, id_9, id_10, id_11;
  initial
    #1 begin : LABEL_0
      $unsigned(32);
      ;
    end
  module_0 modCall_1 (
      id_4,
      id_4,
      id_3,
      id_1,
      id_3,
      id_4,
      id_0,
      id_3,
      id_0,
      id_4,
      id_2,
      id_0
  );
endmodule
