#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Feb 13 18:02:12 2020
# Process ID: 10508
# Current directory: C:/Users/garzamor/EGR224/EGR_224_Slot_Machine_Project/SlotMachine
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6416 C:\Users\garzamor\EGR224\EGR_224_Slot_Machine_Project\SlotMachine\SlotMachine.xpr
# Log file: C:/Users/garzamor/EGR224/EGR_224_Slot_Machine_Project/SlotMachine/vivado.log
# Journal file: C:/Users/garzamor/EGR224/EGR_224_Slot_Machine_Project/SlotMachine\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/garzamor/EGR224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/XUP_LIB'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:37 ; elapsed = 00:00:30 . Memory (MB): peak = 980.770 ; gain = 307.902
update_compile_order -fileset sources_1
open_bd_design {C:/Users/garzamor/EGR224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.srcs/sources_1/bd/multiplexer/multiplexer.bd}
Adding cell -- xilinx.com:xup:xup_4_to_1_mux_vector:1.0 - xup_4_to_1_mux_vector_1
Adding cell -- xilinx.com:xup:xup_4_to_1_mux_vector:1.0 - xup_4_to_1_mux_vector_2
Adding cell -- xilinx.com:xup:xup_4_to_1_mux_vector:1.0 - xup_4_to_1_mux_vector_3
Adding cell -- xilinx.com:xup:xup_4_to_1_mux_vector:1.0 - xup_4_to_1_mux_vector_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_GND
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_VCC
Adding cell -- xilinx.com:xup:xup_and3:1.0 - xup_and3_0
Adding cell -- xilinx.com:xup:xup_and4:1.0 - xup_and4_0
Adding cell -- xilinx.com:xup:xup_inv:1.0 - xup_inv_0
Adding cell -- xilinx.com:xup:xup_inv:1.0 - xup_inv_1
Adding cell -- xilinx.com:xup:xup_inv:1.0 - xup_inv_2
Adding cell -- xilinx.com:xup:xup_inv:1.0 - xup_inv_3
Adding cell -- xilinx.com:xup:xup_inv:1.0 - xup_inv_4
Adding cell -- xilinx.com:xup:xup_or2:1.0 - xup_or2_0
Adding cell -- xilinx.com:xup:xup_and2:1.0 - xup_and2_0
Adding cell -- xilinx.com:xup:xup_xor2:1.0 - xup_xor2_0
Adding cell -- xilinx.com:xup:xup_and3:1.0 - xup_and3_0
Adding cell -- xilinx.com:xup:xup_inv:1.0 - xup_inv_0
Adding cell -- xilinx.com:xup:xup_inv:1.0 - xup_inv_1
Adding cell -- xilinx.com:xup:xup_and2:1.0 - xup_and2_0
Adding cell -- xilinx.com:xup:xup_and4:1.0 - xup_and4_0
Adding cell -- xilinx.com:xup:xup_inv:1.0 - xup_inv_0
Adding cell -- xilinx.com:xup:xup_inv:1.0 - xup_inv_1
Adding cell -- xilinx.com:xup:xup_inv:1.0 - xup_inv_2
Adding cell -- xilinx.com:xup:xup_inv:1.0 - xup_inv_3
Adding cell -- xilinx.com:xup:xup_or2:1.0 - xup_or2_0
Adding cell -- xilinx.com:xup:xup_xor2:1.0 - xup_xor2_0
Adding cell -- xilinx.com:xup:xup_and2:1.0 - xup_and2_0
Adding cell -- xilinx.com:xup:xup_inv:1.0 - xup_inv_0
Adding cell -- xilinx.com:xup:xup_or2:1.0 - xup_or2_0
Adding cell -- xilinx.com:xup:xup_and2:1.0 - xup_and2_0
Adding cell -- xilinx.com:xup:xup_and2:1.0 - xup_and2_1
Adding cell -- xilinx.com:xup:xup_and2:1.0 - xup_and2_2
Adding cell -- xilinx.com:xup:xup_inv:1.0 - xup_inv_0
Adding cell -- xilinx.com:xup:xup_inv:1.0 - xup_inv_2
Adding cell -- xilinx.com:xup:xup_or2:1.0 - xup_or2_0
Adding cell -- xilinx.com:xup:xup_or2:1.0 - xup_or2_1
Adding cell -- xilinx.com:xup:xup_and3:1.0 - xup_and3_0
Adding cell -- xilinx.com:xup:xup_and3:1.0 - xup_and3_1
Adding cell -- xilinx.com:xup:xup_inv:1.0 - xup_inv_0
Adding cell -- xilinx.com:xup:xup_inv:1.0 - xup_inv_1
Adding cell -- xilinx.com:xup:xup_inv:1.0 - xup_inv_2
Adding cell -- xilinx.com:xup:xup_or2:1.0 - xup_or2_0
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_0
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_1
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_2
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_3
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_4
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_5
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_6
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_7
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_8
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_9
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_10
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_11
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_12
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_13
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_14
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_15
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_16
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_17
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_18
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_19
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_20
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_21
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_22
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_23
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_24
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_25
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_26
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_X0
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_X1
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_X2
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_X3
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:ip:c_counter_binary:12.0 - c_counter_binary_0
Adding cell -- xilinx.com:ip:c_counter_binary:12.0 - c_counter_binary_1
Adding cell -- xilinx.com:ip:c_counter_binary:12.0 - c_counter_binary_2
Adding cell -- xilinx.com:ip:c_counter_binary:12.0 - c_counter_binary_3
Adding cell -- xilinx.com:xup:xup_4_to_1_mux_vector:1.0 - xup_4_to_1_mux_vector_0
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_0
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_1
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_2
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_3
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_4
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_5
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_6
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_7
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_8
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_9
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_10
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_11
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_12
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_13
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_14
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_15
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_16
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_0
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_1
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_2
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_3
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_4
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_5
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_6
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_7
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_8
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_9
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_10
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_11
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_12
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_13
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_14
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_15
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_16
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_17
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_18
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_19
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_20
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_21
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_22
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_23
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_24
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_0
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_1
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_2
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_3
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_4
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_5
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_6
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_7
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_8
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_9
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_10
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_11
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_12
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_13
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_14
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_15
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_16
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_17
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_18
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_19
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_20
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_21
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_22
Successfully read diagram <multiplexer> from BD file <C:/Users/garzamor/EGR224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.srcs/sources_1/bd/multiplexer/multiplexer.bd>
open_bd_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1890.898 ; gain = 65.754
startgroup
set_property -dict [list CONFIG.DOUT_WIDTH {1}] [get_bd_cells xlslice_X0]
endgroup
startgroup
set_property -dict [list CONFIG.DIN_TO {1} CONFIG.DIN_FROM {1} CONFIG.DIN_FROM {1} CONFIG.DOUT_WIDTH {1}] [get_bd_cells xlslice_X1]
endgroup
startgroup
set_property -dict [list CONFIG.DIN_TO {2} CONFIG.DIN_FROM {2} CONFIG.DIN_FROM {2} CONFIG.DOUT_WIDTH {1}] [get_bd_cells xlslice_X2]
endgroup
startgroup
set_property -dict [list CONFIG.DIN_TO {3} CONFIG.DIN_FROM {3} CONFIG.DIN_FROM {3} CONFIG.DOUT_WIDTH {1}] [get_bd_cells xlslice_X3]
endgroup
startgroup
endgroup
startgroup
endgroup
startgroup
endgroup
save_bd_design
Wrote  : <C:\Users\garzamor\EGR224\EGR_224_Slot_Machine_Project\SlotMachine\SlotMachine.srcs\sources_1\bd\multiplexer\multiplexer.bd> 
Wrote  : <C:/Users/garzamor/EGR224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.srcs/sources_1/bd/multiplexer/ui/bd_288fa6f5.ui> 
reset_run synth_1
launch_runs synth_1 -jobs 24
Wrote  : <C:\Users\garzamor\EGR224\EGR_224_Slot_Machine_Project\SlotMachine\SlotMachine.srcs\sources_1\bd\multiplexer\multiplexer.bd> 
VHDL Output written to : C:/Users/garzamor/EGR224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.srcs/sources_1/bd/multiplexer/synth/multiplexer.v
VHDL Output written to : C:/Users/garzamor/EGR224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.srcs/sources_1/bd/multiplexer/sim/multiplexer.v
VHDL Output written to : C:/Users/garzamor/EGR224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.srcs/sources_1/bd/multiplexer/hdl/multiplexer_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Enable_Mux/xup_4_to_1_mux_vector_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Enable_Mux/xup_4_to_1_mux_vector_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Enable_Mux/xup_4_to_1_mux_vector_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Enable_Mux/xup_4_to_1_mux_vector_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Seg_Decoder/segment_A/xup_and3_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Seg_Decoder/segment_A/xup_and4_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Seg_Decoder/segment_A/xup_inv_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Seg_Decoder/segment_A/xup_inv_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Seg_Decoder/segment_A/xup_inv_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Seg_Decoder/segment_A/xup_inv_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Seg_Decoder/segment_A/xup_inv_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Seg_Decoder/segment_A/xup_or2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Seg_Decoder/segment_B/xup_and2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Seg_Decoder/segment_B/xup_xor2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Seg_Decoder/segment_C/xup_and3_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Seg_Decoder/segment_C/xup_inv_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Seg_Decoder/segment_C/xup_inv_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Seg_Decoder/segment_D/xup_and2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Seg_Decoder/segment_D/xup_and4_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Seg_Decoder/segment_D/xup_inv_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Seg_Decoder/segment_D/xup_inv_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Seg_Decoder/segment_D/xup_inv_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Seg_Decoder/segment_D/xup_inv_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Seg_Decoder/segment_D/xup_or2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Seg_Decoder/segment_D/xup_xor2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Seg_Decoder/segment_E/xup_and2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Seg_Decoder/segment_E/xup_inv_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Seg_Decoder/segment_E/xup_or2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Seg_Decoder/segment_F/xup_and2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Seg_Decoder/segment_F/xup_and2_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Seg_Decoder/segment_F/xup_and2_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Seg_Decoder/segment_F/xup_inv_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Seg_Decoder/segment_F/xup_inv_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Seg_Decoder/segment_F/xup_or2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Seg_Decoder/segment_F/xup_or2_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Seg_Decoder/segment_G/xup_and3_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Seg_Decoder/segment_G/xup_and3_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Seg_Decoder/segment_G/xup_inv_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Seg_Decoder/segment_G/xup_inv_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Seg_Decoder/segment_G/xup_inv_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Seg_Decoder/segment_G/xup_or2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_divide_1Hz/xup_clk_divider_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_divide_1Hz/xup_clk_divider_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_divide_1Hz/xup_clk_divider_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_divide_1Hz/xup_clk_divider_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_divide_1Hz/xup_clk_divider_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_divide_1Hz/xup_clk_divider_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_divide_1Hz/xup_clk_divider_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_divide_1Hz/xup_clk_divider_7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_divide_1Hz/xup_clk_divider_8 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_divide_1Hz/xup_clk_divider_9 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_divide_1Hz/xup_clk_divider_10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_divide_1Hz/xup_clk_divider_11 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_divide_1Hz/xup_clk_divider_12 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_divide_1Hz/xup_clk_divider_13 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_divide_1Hz/xup_clk_divider_14 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_divide_1Hz/xup_clk_divider_15 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_divide_1Hz/xup_clk_divider_16 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_divide_1Hz/xup_clk_divider_17 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_divide_1Hz/xup_clk_divider_18 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_divide_1Hz/xup_clk_divider_19 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_divide_1Hz/xup_clk_divider_20 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_divide_1Hz/xup_clk_divider_21 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_divide_1Hz/xup_clk_divider_22 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_divide_1Hz/xup_clk_divider_23 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_divide_1Hz/xup_clk_divider_24 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_divide_1Hz/xup_clk_divider_25 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_divide_1Hz/xup_clk_divider_26 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_X0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_X1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_X2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_X3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block c_counter_binary_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block c_counter_binary_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block c_counter_binary_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block c_counter_binary_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_4_to_1_mux_vector_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_divide_1kHz/xup_clk_divider_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_divide_1kHz/xup_clk_divider_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_divide_1kHz/xup_clk_divider_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_divide_1kHz/xup_clk_divider_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_divide_1kHz/xup_clk_divider_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_divide_1kHz/xup_clk_divider_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_divide_1kHz/xup_clk_divider_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_divide_1kHz/xup_clk_divider_7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_divide_1kHz/xup_clk_divider_8 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_divide_1kHz/xup_clk_divider_9 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_divide_1kHz/xup_clk_divider_10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_divide_1kHz/xup_clk_divider_11 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_divide_1kHz/xup_clk_divider_12 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_divide_1kHz/xup_clk_divider_13 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_divide_1kHz/xup_clk_divider_14 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_divide_1kHz/xup_clk_divider_15 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_divide_1kHz/xup_clk_divider_16 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_divide_3Hz/xup_clk_divider_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_divide_3Hz/xup_clk_divider_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_divide_3Hz/xup_clk_divider_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_divide_3Hz/xup_clk_divider_3 .
INFO: [Common 17-14] Message 'BD 41-1029' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Exporting to file C:/Users/garzamor/EGR224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.srcs/sources_1/bd/multiplexer/hw_handoff/multiplexer.hwh
Generated Block Design Tcl file C:/Users/garzamor/EGR224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.srcs/sources_1/bd/multiplexer/hw_handoff/multiplexer_bd.tcl
Generated Hardware Definition File C:/Users/garzamor/EGR224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.srcs/sources_1/bd/multiplexer/synth/multiplexer.hwdef
[Thu Feb 13 18:06:41 2020] Launched synth_1...
Run output will be captured here: C:/Users/garzamor/EGR224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1890.898 ; gain = 0.000
launch_runs impl_1 -jobs 24
[Thu Feb 13 18:08:03 2020] Launched impl_1...
Run output will be captured here: C:/Users/garzamor/EGR224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 24
[Thu Feb 13 18:10:45 2020] Launched impl_1...
Run output will be captured here: C:/Users/garzamor/EGR224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.runs/impl_1/runme.log
