module top_module (
    input clk,
    input slowena,
    input reset,
    output [3:0] q);
    always @(posedge clk) begin
        if ( reset ==1 ) begin
    q=4'b0000;
        end
        else begin 
            if ( slowena ==1)  begin
                if ( q>4'b1000) begin 
        q=4'b0000;
        end
            else begin
                
                q= q+1;
            	end
            end   
        end
    end
endmodule
