<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>V8 Project: /mnt/V8SourceCode/src/codegen/riscv/base-assembler-riscv.cc Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">V8 Project
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('base-assembler-riscv_8cc_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">base-assembler-riscv.cc</div>  </div>
</div><!--header-->
<div class="contents">
<a href="base-assembler-riscv_8cc.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">// Copyright (c) 1994-2006 Sun Microsystems Inc.</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">// All Rights Reserved.</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// Redistribution and use in source and binary forms, with or without</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// modification, are permitted provided that the following conditions are</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">// met:</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">// - Redistributions of source code must retain the above copyright notice,</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">// this list of conditions and the following disclaimer.</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">// - Redistribution in binary form must reproduce the above copyright</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">// notice, this list of conditions and the following disclaimer in the</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">// documentation and/or other materials provided with the distribution.</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">// - Neither the name of Sun Microsystems or the names of contributors may</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">// be used to endorse or promote products derived from this software without</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">// specific prior written permission.</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">// IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">// THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">// PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">// CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">// EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">// PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">// PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">// LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">// NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">// SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160; </div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">// The original source code covered by the above license above has been</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">// modified significantly by Google Inc.</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">// Copyright 2021 the V8 project authors. All rights reserved.</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160; </div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="base-assembler-riscv_8h.html">src/codegen/riscv/base-assembler-riscv.h</a>&quot;</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160; </div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="cpu_8h.html">src/base/cpu.h</a>&quot;</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160; </div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacev8.html">v8</a> {</div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacev8_1_1internal.html#a5031451934208565c827c86d9eb86c5a">internal</a> {</div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160; </div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">// ----- Top-level instruction formats match those in the ISA manual</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">// (R, I, S, B, U, J). These match the formats defined in the compiler</span></div>
<div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a18281c5f780288c0a7c686c78f24efdb">   44</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a18281c5f780288c0a7c686c78f24efdb">AssemblerRiscvBase::GenInstrR</a>(uint8_t funct7, uint8_t funct3,</div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;                                   <a class="code" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97">BaseOpcode</a> opcode, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1,</div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;                                   <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs2) {</div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;  <a class="code" href="namespacev8_1_1internal.html#aa6b3743bd5d773c552654f2a6c3efa4a">DCHECK</a>(is_uint7(funct7) &amp;&amp; is_uint3(funct3) &amp;&amp; rd.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#a58cd5d35108e5dee2b911e6729fb74a4">is_valid</a>() &amp;&amp;</div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;         rs1.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#a58cd5d35108e5dee2b911e6729fb74a4">is_valid</a>() &amp;&amp; rs2.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#a58cd5d35108e5dee2b911e6729fb74a4">is_valid</a>());</div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;  <a class="code" href="namespacev8_1_1internal.html#a3324b07f01a8527a75c5c72a4c09d9d9">Instr</a> instr = opcode | (rd.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">code</a>() &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a3d8257b9db6087651427a6952a1dc1c1">kRdShift</a>) | (funct3 &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a74b80d31f359ecb82f442866c373e916">kFunct3Shift</a>) |</div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;                (rs1.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">code</a>() &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a58e2e9c5ae1625178c0992437e3b69dd">kRs1Shift</a>) | (rs2.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">code</a>() &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a47b34d6044463fe3a637f6595a0e1d44">kRs2Shift</a>) |</div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;                (funct7 &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#aa86540158257217bd6d09020ebde84fc">kFunct7Shift</a>);</div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a26fc099c51302be428ad764d6207fb4c">emit</a>(instr);</div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;}</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160; </div>
<div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a20126dfd7df2a20250b739a76079ec4b">   55</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a18281c5f780288c0a7c686c78f24efdb">AssemblerRiscvBase::GenInstrR</a>(uint8_t funct7, uint8_t funct3,</div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;                                   <a class="code" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97">BaseOpcode</a> opcode, <a class="code" href="classv8_1_1internal_1_1FPURegister.html">FPURegister</a> rd,</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;                                   <a class="code" href="classv8_1_1internal_1_1FPURegister.html">FPURegister</a> rs1, <a class="code" href="classv8_1_1internal_1_1FPURegister.html">FPURegister</a> rs2) {</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;  <a class="code" href="namespacev8_1_1internal.html#aa6b3743bd5d773c552654f2a6c3efa4a">DCHECK</a>(is_uint7(funct7) &amp;&amp; is_uint3(funct3) &amp;&amp; rd.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#a58cd5d35108e5dee2b911e6729fb74a4">is_valid</a>() &amp;&amp;</div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;         rs1.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#a58cd5d35108e5dee2b911e6729fb74a4">is_valid</a>() &amp;&amp; rs2.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#a58cd5d35108e5dee2b911e6729fb74a4">is_valid</a>());</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;  <a class="code" href="namespacev8_1_1internal.html#a3324b07f01a8527a75c5c72a4c09d9d9">Instr</a> instr = opcode | (rd.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">code</a>() &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a3d8257b9db6087651427a6952a1dc1c1">kRdShift</a>) | (funct3 &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a74b80d31f359ecb82f442866c373e916">kFunct3Shift</a>) |</div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;                (rs1.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">code</a>() &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a58e2e9c5ae1625178c0992437e3b69dd">kRs1Shift</a>) | (rs2.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">code</a>() &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a47b34d6044463fe3a637f6595a0e1d44">kRs2Shift</a>) |</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;                (funct7 &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#aa86540158257217bd6d09020ebde84fc">kFunct7Shift</a>);</div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a26fc099c51302be428ad764d6207fb4c">emit</a>(instr);</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;}</div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160; </div>
<div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#acc62355c74221496ed647a05b2e5b13e">   66</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a18281c5f780288c0a7c686c78f24efdb">AssemblerRiscvBase::GenInstrR</a>(uint8_t funct7, uint8_t funct3,</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;                                   <a class="code" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97">BaseOpcode</a> opcode, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rd,</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;                                   <a class="code" href="classv8_1_1internal_1_1FPURegister.html">FPURegister</a> rs1, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs2) {</div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;  <a class="code" href="namespacev8_1_1internal.html#aa6b3743bd5d773c552654f2a6c3efa4a">DCHECK</a>(is_uint7(funct7) &amp;&amp; is_uint3(funct3) &amp;&amp; rd.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#a58cd5d35108e5dee2b911e6729fb74a4">is_valid</a>() &amp;&amp;</div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;         rs1.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#a58cd5d35108e5dee2b911e6729fb74a4">is_valid</a>() &amp;&amp; rs2.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#a58cd5d35108e5dee2b911e6729fb74a4">is_valid</a>());</div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;  <a class="code" href="namespacev8_1_1internal.html#a3324b07f01a8527a75c5c72a4c09d9d9">Instr</a> instr = opcode | (rd.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">code</a>() &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a3d8257b9db6087651427a6952a1dc1c1">kRdShift</a>) | (funct3 &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a74b80d31f359ecb82f442866c373e916">kFunct3Shift</a>) |</div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;                (rs1.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">code</a>() &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a58e2e9c5ae1625178c0992437e3b69dd">kRs1Shift</a>) | (rs2.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">code</a>() &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a47b34d6044463fe3a637f6595a0e1d44">kRs2Shift</a>) |</div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;                (funct7 &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#aa86540158257217bd6d09020ebde84fc">kFunct7Shift</a>);</div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a26fc099c51302be428ad764d6207fb4c">emit</a>(instr);</div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;}</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160; </div>
<div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#af0aad8c8c52442c3bab172cd123a4e57">   77</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a18281c5f780288c0a7c686c78f24efdb">AssemblerRiscvBase::GenInstrR</a>(uint8_t funct7, uint8_t funct3,</div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;                                   <a class="code" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97">BaseOpcode</a> opcode, <a class="code" href="classv8_1_1internal_1_1FPURegister.html">FPURegister</a> rd,</div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;                                   <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs2) {</div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;  <a class="code" href="namespacev8_1_1internal.html#aa6b3743bd5d773c552654f2a6c3efa4a">DCHECK</a>(is_uint7(funct7) &amp;&amp; is_uint3(funct3) &amp;&amp; rd.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#a58cd5d35108e5dee2b911e6729fb74a4">is_valid</a>() &amp;&amp;</div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;         rs1.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#a58cd5d35108e5dee2b911e6729fb74a4">is_valid</a>() &amp;&amp; rs2.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#a58cd5d35108e5dee2b911e6729fb74a4">is_valid</a>());</div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;  <a class="code" href="namespacev8_1_1internal.html#a3324b07f01a8527a75c5c72a4c09d9d9">Instr</a> instr = opcode | (rd.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">code</a>() &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a3d8257b9db6087651427a6952a1dc1c1">kRdShift</a>) | (funct3 &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a74b80d31f359ecb82f442866c373e916">kFunct3Shift</a>) |</div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;                (rs1.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">code</a>() &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a58e2e9c5ae1625178c0992437e3b69dd">kRs1Shift</a>) | (rs2.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">code</a>() &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a47b34d6044463fe3a637f6595a0e1d44">kRs2Shift</a>) |</div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;                (funct7 &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#aa86540158257217bd6d09020ebde84fc">kFunct7Shift</a>);</div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a26fc099c51302be428ad764d6207fb4c">emit</a>(instr);</div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;}</div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160; </div>
<div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a8065ac1f793cb8743ffaefac03720850">   88</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a18281c5f780288c0a7c686c78f24efdb">AssemblerRiscvBase::GenInstrR</a>(uint8_t funct7, uint8_t funct3,</div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;                                   <a class="code" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97">BaseOpcode</a> opcode, <a class="code" href="classv8_1_1internal_1_1FPURegister.html">FPURegister</a> rd,</div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;                                   <a class="code" href="classv8_1_1internal_1_1FPURegister.html">FPURegister</a> rs1, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs2) {</div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;  <a class="code" href="namespacev8_1_1internal.html#aa6b3743bd5d773c552654f2a6c3efa4a">DCHECK</a>(is_uint7(funct7) &amp;&amp; is_uint3(funct3) &amp;&amp; rd.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#a58cd5d35108e5dee2b911e6729fb74a4">is_valid</a>() &amp;&amp;</div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;         rs1.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#a58cd5d35108e5dee2b911e6729fb74a4">is_valid</a>() &amp;&amp; rs2.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#a58cd5d35108e5dee2b911e6729fb74a4">is_valid</a>());</div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;  <a class="code" href="namespacev8_1_1internal.html#a3324b07f01a8527a75c5c72a4c09d9d9">Instr</a> instr = opcode | (rd.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">code</a>() &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a3d8257b9db6087651427a6952a1dc1c1">kRdShift</a>) | (funct3 &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a74b80d31f359ecb82f442866c373e916">kFunct3Shift</a>) |</div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;                (rs1.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">code</a>() &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a58e2e9c5ae1625178c0992437e3b69dd">kRs1Shift</a>) | (rs2.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">code</a>() &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a47b34d6044463fe3a637f6595a0e1d44">kRs2Shift</a>) |</div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;                (funct7 &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#aa86540158257217bd6d09020ebde84fc">kFunct7Shift</a>);</div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a26fc099c51302be428ad764d6207fb4c">emit</a>(instr);</div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;}</div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160; </div>
<div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#afc6289e71640bfbecbd97f71dc905c3b">   99</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a18281c5f780288c0a7c686c78f24efdb">AssemblerRiscvBase::GenInstrR</a>(uint8_t funct7, uint8_t funct3,</div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;                                   <a class="code" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97">BaseOpcode</a> opcode, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rd,</div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;                                   <a class="code" href="classv8_1_1internal_1_1FPURegister.html">FPURegister</a> rs1, <a class="code" href="classv8_1_1internal_1_1FPURegister.html">FPURegister</a> rs2) {</div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;  <a class="code" href="namespacev8_1_1internal.html#aa6b3743bd5d773c552654f2a6c3efa4a">DCHECK</a>(is_uint7(funct7) &amp;&amp; is_uint3(funct3) &amp;&amp; rd.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#a58cd5d35108e5dee2b911e6729fb74a4">is_valid</a>() &amp;&amp;</div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;         rs1.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#a58cd5d35108e5dee2b911e6729fb74a4">is_valid</a>() &amp;&amp; rs2.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#a58cd5d35108e5dee2b911e6729fb74a4">is_valid</a>());</div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;  <a class="code" href="namespacev8_1_1internal.html#a3324b07f01a8527a75c5c72a4c09d9d9">Instr</a> instr = opcode | (rd.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">code</a>() &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a3d8257b9db6087651427a6952a1dc1c1">kRdShift</a>) | (funct3 &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a74b80d31f359ecb82f442866c373e916">kFunct3Shift</a>) |</div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;                (rs1.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">code</a>() &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a58e2e9c5ae1625178c0992437e3b69dd">kRs1Shift</a>) | (rs2.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">code</a>() &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a47b34d6044463fe3a637f6595a0e1d44">kRs2Shift</a>) |</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;                (funct7 &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#aa86540158257217bd6d09020ebde84fc">kFunct7Shift</a>);</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a26fc099c51302be428ad764d6207fb4c">emit</a>(instr);</div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;}</div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160; </div>
<div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a534db77c149492eb5e44bccfa4ed612c">  110</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a534db77c149492eb5e44bccfa4ed612c">AssemblerRiscvBase::GenInstrR4</a>(uint8_t funct2, <a class="code" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97">BaseOpcode</a> opcode,</div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;                                    <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs2,</div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;                                    <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs3, <a class="code" href="namespacev8_1_1internal.html#ae44b680736024dd587e6d14f2db2a13b">FPURoundingMode</a> frm) {</div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;  <a class="code" href="namespacev8_1_1internal.html#aa6b3743bd5d773c552654f2a6c3efa4a">DCHECK</a>(is_uint2(funct2) &amp;&amp; rd.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#a58cd5d35108e5dee2b911e6729fb74a4">is_valid</a>() &amp;&amp; rs1.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#a58cd5d35108e5dee2b911e6729fb74a4">is_valid</a>() &amp;&amp;</div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;         rs2.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#a58cd5d35108e5dee2b911e6729fb74a4">is_valid</a>() &amp;&amp; rs3.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#a58cd5d35108e5dee2b911e6729fb74a4">is_valid</a>() &amp;&amp; is_uint3(frm));</div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;  <a class="code" href="namespacev8_1_1internal.html#a3324b07f01a8527a75c5c72a4c09d9d9">Instr</a> instr = opcode | (rd.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">code</a>() &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a3d8257b9db6087651427a6952a1dc1c1">kRdShift</a>) | (frm &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a74b80d31f359ecb82f442866c373e916">kFunct3Shift</a>) |</div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;                (rs1.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">code</a>() &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a58e2e9c5ae1625178c0992437e3b69dd">kRs1Shift</a>) | (rs2.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">code</a>() &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a47b34d6044463fe3a637f6595a0e1d44">kRs2Shift</a>) |</div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;                (funct2 &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a4610722467fe22d0291902a00b4a6b7d">kFunct2Shift</a>) | (rs3.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">code</a>() &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a7b878e2337937b238c35baadd18c879b">kRs3Shift</a>);</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a26fc099c51302be428ad764d6207fb4c">emit</a>(instr);</div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;}</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160; </div>
<div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#ada8c8d3b912517e0889ceccabd10eb98">  121</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a534db77c149492eb5e44bccfa4ed612c">AssemblerRiscvBase::GenInstrR4</a>(uint8_t funct2, <a class="code" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97">BaseOpcode</a> opcode,</div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;                                    <a class="code" href="classv8_1_1internal_1_1FPURegister.html">FPURegister</a> rd, <a class="code" href="classv8_1_1internal_1_1FPURegister.html">FPURegister</a> rs1,</div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;                                    <a class="code" href="classv8_1_1internal_1_1FPURegister.html">FPURegister</a> rs2, <a class="code" href="classv8_1_1internal_1_1FPURegister.html">FPURegister</a> rs3,</div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;                                    <a class="code" href="namespacev8_1_1internal.html#ae44b680736024dd587e6d14f2db2a13b">FPURoundingMode</a> frm) {</div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;  <a class="code" href="namespacev8_1_1internal.html#aa6b3743bd5d773c552654f2a6c3efa4a">DCHECK</a>(is_uint2(funct2) &amp;&amp; rd.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#a58cd5d35108e5dee2b911e6729fb74a4">is_valid</a>() &amp;&amp; rs1.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#a58cd5d35108e5dee2b911e6729fb74a4">is_valid</a>() &amp;&amp;</div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;         rs2.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#a58cd5d35108e5dee2b911e6729fb74a4">is_valid</a>() &amp;&amp; rs3.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#a58cd5d35108e5dee2b911e6729fb74a4">is_valid</a>() &amp;&amp; is_uint3(frm));</div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;  <a class="code" href="namespacev8_1_1internal.html#a3324b07f01a8527a75c5c72a4c09d9d9">Instr</a> instr = opcode | (rd.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">code</a>() &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a3d8257b9db6087651427a6952a1dc1c1">kRdShift</a>) | (frm &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a74b80d31f359ecb82f442866c373e916">kFunct3Shift</a>) |</div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;                (rs1.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">code</a>() &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a58e2e9c5ae1625178c0992437e3b69dd">kRs1Shift</a>) | (rs2.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">code</a>() &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a47b34d6044463fe3a637f6595a0e1d44">kRs2Shift</a>) |</div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;                (funct2 &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a4610722467fe22d0291902a00b4a6b7d">kFunct2Shift</a>) | (rs3.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">code</a>() &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a7b878e2337937b238c35baadd18c879b">kRs3Shift</a>);</div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a26fc099c51302be428ad764d6207fb4c">emit</a>(instr);</div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;}</div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160; </div>
<div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#ababdee354a86a6697f62ce56005518f5">  133</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#ababdee354a86a6697f62ce56005518f5">AssemblerRiscvBase::GenInstrRAtomic</a>(uint8_t funct5, <span class="keywordtype">bool</span> aq, <span class="keywordtype">bool</span> rl,</div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;                                         uint8_t funct3, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rd,</div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;                                         <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs2) {</div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;  <a class="code" href="namespacev8_1_1internal.html#aa6b3743bd5d773c552654f2a6c3efa4a">DCHECK</a>(is_uint5(funct5) &amp;&amp; is_uint3(funct3) &amp;&amp; rd.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#a58cd5d35108e5dee2b911e6729fb74a4">is_valid</a>() &amp;&amp;</div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;         rs1.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#a58cd5d35108e5dee2b911e6729fb74a4">is_valid</a>() &amp;&amp; rs2.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#a58cd5d35108e5dee2b911e6729fb74a4">is_valid</a>());</div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;  <a class="code" href="namespacev8_1_1internal.html#a3324b07f01a8527a75c5c72a4c09d9d9">Instr</a> instr = <a class="code" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97ac6571fa77a67a363ed2cad91a5b8d0c3">AMO</a> | (rd.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">code</a>() &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a3d8257b9db6087651427a6952a1dc1c1">kRdShift</a>) | (funct3 &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a74b80d31f359ecb82f442866c373e916">kFunct3Shift</a>) |</div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;                (rs1.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">code</a>() &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a58e2e9c5ae1625178c0992437e3b69dd">kRs1Shift</a>) | (rs2.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">code</a>() &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a47b34d6044463fe3a637f6595a0e1d44">kRs2Shift</a>) |</div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;                (rl &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#afa73b7f9a7b74b1eecb2a030d5119125">kRlShift</a>) | (aq &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a4169914a97d5961b563ad6c9e6591d7b">kAqShift</a>) | (funct5 &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a0728836c8b45dbc4699b7bad5c3b663d">kFunct5Shift</a>);</div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a26fc099c51302be428ad764d6207fb4c">emit</a>(instr);</div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;}</div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160; </div>
<div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a2e204f362c62c99bb1f17a25274dfe6b">  144</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a2e204f362c62c99bb1f17a25274dfe6b">AssemblerRiscvBase::GenInstrRFrm</a>(uint8_t funct7, <a class="code" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97">BaseOpcode</a> opcode,</div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;                                      <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs2,</div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;                                      <a class="code" href="namespacev8_1_1internal.html#ae44b680736024dd587e6d14f2db2a13b">FPURoundingMode</a> frm) {</div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;  <a class="code" href="namespacev8_1_1internal.html#aa6b3743bd5d773c552654f2a6c3efa4a">DCHECK</a>(rd.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#a58cd5d35108e5dee2b911e6729fb74a4">is_valid</a>() &amp;&amp; rs1.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#a58cd5d35108e5dee2b911e6729fb74a4">is_valid</a>() &amp;&amp; rs2.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#a58cd5d35108e5dee2b911e6729fb74a4">is_valid</a>() &amp;&amp; is_uint3(frm));</div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;  <a class="code" href="namespacev8_1_1internal.html#a3324b07f01a8527a75c5c72a4c09d9d9">Instr</a> instr = opcode | (rd.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">code</a>() &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a3d8257b9db6087651427a6952a1dc1c1">kRdShift</a>) | (frm &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a74b80d31f359ecb82f442866c373e916">kFunct3Shift</a>) |</div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;                (rs1.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">code</a>() &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a58e2e9c5ae1625178c0992437e3b69dd">kRs1Shift</a>) | (rs2.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">code</a>() &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a47b34d6044463fe3a637f6595a0e1d44">kRs2Shift</a>) |</div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;                (funct7 &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#aa86540158257217bd6d09020ebde84fc">kFunct7Shift</a>);</div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a26fc099c51302be428ad764d6207fb4c">emit</a>(instr);</div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;}</div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160; </div>
<div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#ab389e96929073a7672c9fef77db876c1">  154</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#ab389e96929073a7672c9fef77db876c1">AssemblerRiscvBase::GenInstrI</a>(uint8_t funct3, <a class="code" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97">BaseOpcode</a> opcode,</div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;                                   <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code" href="namespaceunibrow.html#a511cc0636aed6a00d37d3e7cc0ec4e7c">int16_t</a> imm12) {</div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;  <a class="code" href="namespacev8_1_1internal.html#aa6b3743bd5d773c552654f2a6c3efa4a">DCHECK</a>(is_uint3(funct3) &amp;&amp; rd.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#a58cd5d35108e5dee2b911e6729fb74a4">is_valid</a>() &amp;&amp; rs1.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#a58cd5d35108e5dee2b911e6729fb74a4">is_valid</a>() &amp;&amp;</div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;         (is_uint12(imm12) || is_int12(imm12)));</div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;  <a class="code" href="namespacev8_1_1internal.html#a3324b07f01a8527a75c5c72a4c09d9d9">Instr</a> instr = opcode | (rd.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">code</a>() &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a3d8257b9db6087651427a6952a1dc1c1">kRdShift</a>) | (funct3 &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a74b80d31f359ecb82f442866c373e916">kFunct3Shift</a>) |</div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;                (rs1.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">code</a>() &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a58e2e9c5ae1625178c0992437e3b69dd">kRs1Shift</a>) | (imm12 &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a1bc1b654fcca1c484c78731a1e7a4f39">kImm12Shift</a>);</div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a26fc099c51302be428ad764d6207fb4c">emit</a>(instr);</div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;}</div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160; </div>
<div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a0d3819515837df5f29b007dfd9beeafe">  163</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#ab389e96929073a7672c9fef77db876c1">AssemblerRiscvBase::GenInstrI</a>(uint8_t funct3, <a class="code" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97">BaseOpcode</a> opcode,</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;                                   <a class="code" href="classv8_1_1internal_1_1FPURegister.html">FPURegister</a> rd, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1,</div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;                                   <a class="code" href="namespaceunibrow.html#a511cc0636aed6a00d37d3e7cc0ec4e7c">int16_t</a> imm12) {</div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;  <a class="code" href="namespacev8_1_1internal.html#aa6b3743bd5d773c552654f2a6c3efa4a">DCHECK</a>(is_uint3(funct3) &amp;&amp; rd.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#a58cd5d35108e5dee2b911e6729fb74a4">is_valid</a>() &amp;&amp; rs1.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#a58cd5d35108e5dee2b911e6729fb74a4">is_valid</a>() &amp;&amp;</div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;         (is_uint12(imm12) || is_int12(imm12)));</div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;  <a class="code" href="namespacev8_1_1internal.html#a3324b07f01a8527a75c5c72a4c09d9d9">Instr</a> instr = opcode | (rd.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">code</a>() &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a3d8257b9db6087651427a6952a1dc1c1">kRdShift</a>) | (funct3 &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a74b80d31f359ecb82f442866c373e916">kFunct3Shift</a>) |</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;                (rs1.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">code</a>() &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a58e2e9c5ae1625178c0992437e3b69dd">kRs1Shift</a>) | (imm12 &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a1bc1b654fcca1c484c78731a1e7a4f39">kImm12Shift</a>);</div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a26fc099c51302be428ad764d6207fb4c">emit</a>(instr);</div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;}</div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160; </div>
<div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#afb4629a9458575e00a5f9feaaf73ee6f">  173</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#afb4629a9458575e00a5f9feaaf73ee6f">AssemblerRiscvBase::GenInstrIShift</a>(uint8_t funct6, uint8_t funct3,</div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;                                        <a class="code" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97">BaseOpcode</a> opcode, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rd,</div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;                                        <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, uint8_t shamt) {</div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;  <a class="code" href="namespacev8_1_1internal.html#aa6b3743bd5d773c552654f2a6c3efa4a">DCHECK</a>(is_uint3(funct3) &amp;&amp; rd.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#a58cd5d35108e5dee2b911e6729fb74a4">is_valid</a>() &amp;&amp; rs1.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#a58cd5d35108e5dee2b911e6729fb74a4">is_valid</a>() &amp;&amp;</div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;         is_uint6(shamt));</div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;  <a class="code" href="namespacev8_1_1internal.html#a3324b07f01a8527a75c5c72a4c09d9d9">Instr</a> instr = opcode | (rd.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">code</a>() &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a3d8257b9db6087651427a6952a1dc1c1">kRdShift</a>) | (funct3 &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a74b80d31f359ecb82f442866c373e916">kFunct3Shift</a>) |</div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;                (rs1.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">code</a>() &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a58e2e9c5ae1625178c0992437e3b69dd">kRs1Shift</a>) | (shamt &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a6c1a2cb6b511a413ca9b5073f72a34ff">kShamtShift</a>) |</div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;                (funct6 &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#aa9de9d7553fd70b8653f423780abe1f9">kFunct6Shift</a>);</div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a26fc099c51302be428ad764d6207fb4c">emit</a>(instr);</div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;}</div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160; </div>
<div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a04a0df783c64e7f1e226d6a8927f54cb">  184</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a04a0df783c64e7f1e226d6a8927f54cb">AssemblerRiscvBase::GenInstrIShiftW</a>(uint8_t funct7, uint8_t funct3,</div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;                                         <a class="code" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97">BaseOpcode</a> opcode, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rd,</div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;                                         <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, uint8_t shamt) {</div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;  <a class="code" href="namespacev8_1_1internal.html#aa6b3743bd5d773c552654f2a6c3efa4a">DCHECK</a>(is_uint3(funct3) &amp;&amp; rd.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#a58cd5d35108e5dee2b911e6729fb74a4">is_valid</a>() &amp;&amp; rs1.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#a58cd5d35108e5dee2b911e6729fb74a4">is_valid</a>() &amp;&amp;</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;         is_uint5(shamt));</div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;  <a class="code" href="namespacev8_1_1internal.html#a3324b07f01a8527a75c5c72a4c09d9d9">Instr</a> instr = opcode | (rd.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">code</a>() &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a3d8257b9db6087651427a6952a1dc1c1">kRdShift</a>) | (funct3 &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a74b80d31f359ecb82f442866c373e916">kFunct3Shift</a>) |</div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;                (rs1.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">code</a>() &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a58e2e9c5ae1625178c0992437e3b69dd">kRs1Shift</a>) | (shamt &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a1557cd734357381c016f17f39db3a6f0">kShamtWShift</a>) |</div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;                (funct7 &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#aa86540158257217bd6d09020ebde84fc">kFunct7Shift</a>);</div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a26fc099c51302be428ad764d6207fb4c">emit</a>(instr);</div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;}</div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160; </div>
<div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#ab0aa6607019bcf62d0c0fb7a4c155772">  195</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#ab0aa6607019bcf62d0c0fb7a4c155772">AssemblerRiscvBase::GenInstrS</a>(uint8_t funct3, <a class="code" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97">BaseOpcode</a> opcode,</div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;                                   <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs2, <a class="code" href="namespaceunibrow.html#a511cc0636aed6a00d37d3e7cc0ec4e7c">int16_t</a> imm12) {</div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;  <a class="code" href="namespacev8_1_1internal.html#aa6b3743bd5d773c552654f2a6c3efa4a">DCHECK</a>(is_uint3(funct3) &amp;&amp; rs1.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#a58cd5d35108e5dee2b911e6729fb74a4">is_valid</a>() &amp;&amp; rs2.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#a58cd5d35108e5dee2b911e6729fb74a4">is_valid</a>() &amp;&amp;</div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;         is_int12(imm12));</div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;  <a class="code" href="namespacev8_1_1internal.html#a3324b07f01a8527a75c5c72a4c09d9d9">Instr</a> instr = opcode | ((imm12 &amp; 0x1f) &lt;&lt; 7) |  <span class="comment">// bits  4-0</span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;                (funct3 &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a74b80d31f359ecb82f442866c373e916">kFunct3Shift</a>) | (rs1.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">code</a>() &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a58e2e9c5ae1625178c0992437e3b69dd">kRs1Shift</a>) |</div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;                (rs2.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">code</a>() &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a47b34d6044463fe3a637f6595a0e1d44">kRs2Shift</a>) |</div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;                ((imm12 &amp; 0xfe0) &lt;&lt; 20);  <span class="comment">// bits 11-5</span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a26fc099c51302be428ad764d6207fb4c">emit</a>(instr);</div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;}</div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160; </div>
<div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#aff40609742ad979630ec863150e1bda2">  206</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#ab0aa6607019bcf62d0c0fb7a4c155772">AssemblerRiscvBase::GenInstrS</a>(uint8_t funct3, <a class="code" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97">BaseOpcode</a> opcode,</div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;                                   <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code" href="classv8_1_1internal_1_1FPURegister.html">FPURegister</a> rs2,</div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;                                   <a class="code" href="namespaceunibrow.html#a511cc0636aed6a00d37d3e7cc0ec4e7c">int16_t</a> imm12) {</div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;  <a class="code" href="namespacev8_1_1internal.html#aa6b3743bd5d773c552654f2a6c3efa4a">DCHECK</a>(is_uint3(funct3) &amp;&amp; rs1.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#a58cd5d35108e5dee2b911e6729fb74a4">is_valid</a>() &amp;&amp; rs2.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#a58cd5d35108e5dee2b911e6729fb74a4">is_valid</a>() &amp;&amp;</div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;         is_int12(imm12));</div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;  <a class="code" href="namespacev8_1_1internal.html#a3324b07f01a8527a75c5c72a4c09d9d9">Instr</a> instr = opcode | ((imm12 &amp; 0x1f) &lt;&lt; 7) |  <span class="comment">// bits  4-0</span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;                (funct3 &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a74b80d31f359ecb82f442866c373e916">kFunct3Shift</a>) | (rs1.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">code</a>() &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a58e2e9c5ae1625178c0992437e3b69dd">kRs1Shift</a>) |</div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;                (rs2.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">code</a>() &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a47b34d6044463fe3a637f6595a0e1d44">kRs2Shift</a>) |</div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;                ((imm12 &amp; 0xfe0) &lt;&lt; 20);  <span class="comment">// bits 11-5</span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a26fc099c51302be428ad764d6207fb4c">emit</a>(instr);</div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;}</div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160; </div>
<div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#ac0a0f751a7516b29245d342e9cd4795d">  218</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#ac0a0f751a7516b29245d342e9cd4795d">AssemblerRiscvBase::GenInstrB</a>(uint8_t funct3, <a class="code" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97">BaseOpcode</a> opcode,</div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;                                   <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs2, <a class="code" href="namespaceunibrow.html#a511cc0636aed6a00d37d3e7cc0ec4e7c">int16_t</a> imm13) {</div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;  <a class="code" href="namespacev8_1_1internal.html#aa6b3743bd5d773c552654f2a6c3efa4a">DCHECK</a>(is_uint3(funct3) &amp;&amp; rs1.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#a58cd5d35108e5dee2b911e6729fb74a4">is_valid</a>() &amp;&amp; rs2.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#a58cd5d35108e5dee2b911e6729fb74a4">is_valid</a>() &amp;&amp;</div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;         is_int13(imm13) &amp;&amp; ((imm13 &amp; 1) == 0));</div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;  <a class="code" href="namespacev8_1_1internal.html#a3324b07f01a8527a75c5c72a4c09d9d9">Instr</a> instr = opcode | ((imm13 &amp; 0x800) &gt;&gt; 4) |  <span class="comment">// bit  11</span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;                ((imm13 &amp; 0x1e) &lt;&lt; 7) |            <span class="comment">// bits 4-1</span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;                (funct3 &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a74b80d31f359ecb82f442866c373e916">kFunct3Shift</a>) | (rs1.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">code</a>() &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a58e2e9c5ae1625178c0992437e3b69dd">kRs1Shift</a>) |</div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;                (rs2.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">code</a>() &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a47b34d6044463fe3a637f6595a0e1d44">kRs2Shift</a>) |</div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;                ((imm13 &amp; 0x7e0) &lt;&lt; 20) |  <span class="comment">// bits 10-5</span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;                ((imm13 &amp; 0x1000) &lt;&lt; 19);  <span class="comment">// bit 12</span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a26fc099c51302be428ad764d6207fb4c">emit</a>(instr);</div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;}</div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160; </div>
<div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#abda53bd8096c02126436565d95878481">  231</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#abda53bd8096c02126436565d95878481">AssemblerRiscvBase::GenInstrU</a>(<a class="code" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97">BaseOpcode</a> opcode, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rd,</div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;                                   <a class="code" href="namespaceunibrow.html#ab0275d47f9778d486eafe88b18c5851d">int32_t</a> imm20) {</div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;  <a class="code" href="namespacev8_1_1internal.html#aa6b3743bd5d773c552654f2a6c3efa4a">DCHECK</a>(rd.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#a58cd5d35108e5dee2b911e6729fb74a4">is_valid</a>() &amp;&amp; (is_int20(imm20) || is_uint20(imm20)));</div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;  <a class="code" href="namespacev8_1_1internal.html#a3324b07f01a8527a75c5c72a4c09d9d9">Instr</a> instr = opcode | (rd.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">code</a>() &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a3d8257b9db6087651427a6952a1dc1c1">kRdShift</a>) | (imm20 &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#ae8ff16413b2e45ef77ae4327b6a8f3c5">kImm20Shift</a>);</div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a26fc099c51302be428ad764d6207fb4c">emit</a>(instr);</div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;}</div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160; </div>
<div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a31d8f40d722d5743a00c1053dc9782c4">  238</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a31d8f40d722d5743a00c1053dc9782c4">AssemblerRiscvBase::GenInstrJ</a>(<a class="code" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97">BaseOpcode</a> opcode, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rd,</div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;                                   <a class="code" href="namespaceunibrow.html#ab0275d47f9778d486eafe88b18c5851d">int32_t</a> imm21) {</div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;  <a class="code" href="namespacev8_1_1internal.html#aa6b3743bd5d773c552654f2a6c3efa4a">DCHECK</a>(rd.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#a58cd5d35108e5dee2b911e6729fb74a4">is_valid</a>() &amp;&amp; is_int21(imm21) &amp;&amp; ((imm21 &amp; 1) == 0));</div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;  <a class="code" href="namespacev8_1_1internal.html#a3324b07f01a8527a75c5c72a4c09d9d9">Instr</a> instr = opcode | (rd.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">code</a>() &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a3d8257b9db6087651427a6952a1dc1c1">kRdShift</a>) |</div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;                (imm21 &amp; 0xff000) |          <span class="comment">// bits 19-12</span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;                ((imm21 &amp; 0x800) &lt;&lt; 9) |     <span class="comment">// bit  11</span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;                ((imm21 &amp; 0x7fe) &lt;&lt; 20) |    <span class="comment">// bits 10-1</span></div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;                ((imm21 &amp; 0x100000) &lt;&lt; 11);  <span class="comment">// bit  20</span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a26fc099c51302be428ad764d6207fb4c">emit</a>(instr);</div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;}</div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160; </div>
<div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a77c606d067fa7ac0c7b3b76b0fe4895a">  249</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a77c606d067fa7ac0c7b3b76b0fe4895a">AssemblerRiscvBase::GenInstrCR</a>(uint8_t funct4, <a class="code" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97">BaseOpcode</a> opcode,</div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;                                    <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs2) {</div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;  <a class="code" href="namespacev8_1_1internal.html#aa6b3743bd5d773c552654f2a6c3efa4a">DCHECK</a>(is_uint4(funct4) &amp;&amp; rd.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#a58cd5d35108e5dee2b911e6729fb74a4">is_valid</a>() &amp;&amp; rs2.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#a58cd5d35108e5dee2b911e6729fb74a4">is_valid</a>());</div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;  <a class="code" href="namespacev8_1_1internal.html#a4cf6951fd6c403501ba8252a5bd7d844">ShortInstr</a> instr = opcode | (rs2.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">code</a>() &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#accbe42a4e59177adb07274620c515779">kRvcRs2Shift</a>) |</div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;                     (rd.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">code</a>() &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a85224c24d91737386aa2faaa55e3bfa3">kRvcRdShift</a>) | (funct4 &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a42a8c282dd308966c69569ae9367ee59">kRvcFunct4Shift</a>);</div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a26fc099c51302be428ad764d6207fb4c">emit</a>(instr);</div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;}</div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160; </div>
<div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#ad60665c72d3f4fd44903c96cdeb46c49">  257</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#ad60665c72d3f4fd44903c96cdeb46c49">AssemblerRiscvBase::GenInstrCA</a>(uint8_t funct6, <a class="code" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97">BaseOpcode</a> opcode,</div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;                                    <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rd, uint8_t funct, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs2) {</div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;  <a class="code" href="namespacev8_1_1internal.html#aa6b3743bd5d773c552654f2a6c3efa4a">DCHECK</a>(is_uint6(funct6) &amp;&amp; rd.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#a58cd5d35108e5dee2b911e6729fb74a4">is_valid</a>() &amp;&amp; rs2.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#a58cd5d35108e5dee2b911e6729fb74a4">is_valid</a>() &amp;&amp;</div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;         is_uint2(funct));</div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;  <a class="code" href="namespacev8_1_1internal.html#a4cf6951fd6c403501ba8252a5bd7d844">ShortInstr</a> instr = opcode | ((rs2.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">code</a>() &amp; 0x7) &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a2d04768f306728ff92641dcf8b45c03b">kRvcRs2sShift</a>) |</div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;                     ((rd.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">code</a>() &amp; 0x7) &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a2db061e525e0951185cb3c7492ebf8b5">kRvcRs1sShift</a>) |</div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;                     (funct6 &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#ad473b5059bb298dad68dd782d7cdd305">kRvcFunct6Shift</a>) | (funct &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#aa375ee456838bcfb5e8c9e8a94c06f64">kRvcFunct2Shift</a>);</div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a26fc099c51302be428ad764d6207fb4c">emit</a>(instr);</div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;}</div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160; </div>
<div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a1d3baeb7b2aed30f6e7c475b9dacb201">  267</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a1d3baeb7b2aed30f6e7c475b9dacb201">AssemblerRiscvBase::GenInstrCI</a>(uint8_t funct3, <a class="code" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97">BaseOpcode</a> opcode,</div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;                                    <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rd, int8_t imm6) {</div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;  <a class="code" href="namespacev8_1_1internal.html#aa6b3743bd5d773c552654f2a6c3efa4a">DCHECK</a>(is_uint3(funct3) &amp;&amp; rd.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#a58cd5d35108e5dee2b911e6729fb74a4">is_valid</a>() &amp;&amp; is_int6(imm6));</div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;  <a class="code" href="namespacev8_1_1internal.html#a4cf6951fd6c403501ba8252a5bd7d844">ShortInstr</a> instr = opcode | ((imm6 &amp; 0x1f) &lt;&lt; 2) |</div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;                     (rd.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">code</a>() &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a85224c24d91737386aa2faaa55e3bfa3">kRvcRdShift</a>) | ((imm6 &amp; 0x20) &lt;&lt; 7) |</div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;                     (funct3 &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a12d926c44b71915cfbb04b2982d8a13b">kRvcFunct3Shift</a>);</div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a26fc099c51302be428ad764d6207fb4c">emit</a>(instr);</div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;}</div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160; </div>
<div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a81049efd581890d0cf800f8ac6732c23">  276</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a81049efd581890d0cf800f8ac6732c23">AssemblerRiscvBase::GenInstrCIU</a>(uint8_t funct3, <a class="code" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97">BaseOpcode</a> opcode,</div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;                                     <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rd, uint8_t uimm6) {</div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;  <a class="code" href="namespacev8_1_1internal.html#aa6b3743bd5d773c552654f2a6c3efa4a">DCHECK</a>(is_uint3(funct3) &amp;&amp; rd.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#a58cd5d35108e5dee2b911e6729fb74a4">is_valid</a>() &amp;&amp; is_uint6(uimm6));</div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;  <a class="code" href="namespacev8_1_1internal.html#a4cf6951fd6c403501ba8252a5bd7d844">ShortInstr</a> instr = opcode | ((uimm6 &amp; 0x1f) &lt;&lt; 2) |</div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;                     (rd.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">code</a>() &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a85224c24d91737386aa2faaa55e3bfa3">kRvcRdShift</a>) | ((uimm6 &amp; 0x20) &lt;&lt; 7) |</div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;                     (funct3 &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a12d926c44b71915cfbb04b2982d8a13b">kRvcFunct3Shift</a>);</div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a26fc099c51302be428ad764d6207fb4c">emit</a>(instr);</div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;}</div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160; </div>
<div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#acdbd81ea0a3dfa63997cb9e1d42b7725">  285</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a81049efd581890d0cf800f8ac6732c23">AssemblerRiscvBase::GenInstrCIU</a>(uint8_t funct3, <a class="code" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97">BaseOpcode</a> opcode,</div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;                                     <a class="code" href="classv8_1_1internal_1_1FPURegister.html">FPURegister</a> rd, uint8_t uimm6) {</div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;  <a class="code" href="namespacev8_1_1internal.html#aa6b3743bd5d773c552654f2a6c3efa4a">DCHECK</a>(is_uint3(funct3) &amp;&amp; rd.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#a58cd5d35108e5dee2b911e6729fb74a4">is_valid</a>() &amp;&amp; is_uint6(uimm6));</div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;  <a class="code" href="namespacev8_1_1internal.html#a4cf6951fd6c403501ba8252a5bd7d844">ShortInstr</a> instr = opcode | ((uimm6 &amp; 0x1f) &lt;&lt; 2) |</div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;                     (rd.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">code</a>() &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a85224c24d91737386aa2faaa55e3bfa3">kRvcRdShift</a>) | ((uimm6 &amp; 0x20) &lt;&lt; 7) |</div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;                     (funct3 &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a12d926c44b71915cfbb04b2982d8a13b">kRvcFunct3Shift</a>);</div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a26fc099c51302be428ad764d6207fb4c">emit</a>(instr);</div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;}</div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160; </div>
<div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#adb601bbea0954489184c396c47977446">  294</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#adb601bbea0954489184c396c47977446">AssemblerRiscvBase::GenInstrCIW</a>(uint8_t funct3, <a class="code" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97">BaseOpcode</a> opcode,</div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;                                     <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rd, uint8_t uimm8) {</div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;  <a class="code" href="namespacev8_1_1internal.html#aa6b3743bd5d773c552654f2a6c3efa4a">DCHECK</a>(is_uint3(funct3) &amp;&amp; rd.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#a58cd5d35108e5dee2b911e6729fb74a4">is_valid</a>() &amp;&amp; is_uint8(uimm8));</div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;  <a class="code" href="namespacev8_1_1internal.html#a4cf6951fd6c403501ba8252a5bd7d844">ShortInstr</a> instr = opcode | ((uimm8) &lt;&lt; 5) |</div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;                     ((rd.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">code</a>() &amp; 0x7) &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a2d04768f306728ff92641dcf8b45c03b">kRvcRs2sShift</a>) |</div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;                     (funct3 &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a12d926c44b71915cfbb04b2982d8a13b">kRvcFunct3Shift</a>);</div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a26fc099c51302be428ad764d6207fb4c">emit</a>(instr);</div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;}</div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160; </div>
<div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#ad2e5eb5d84aef305472ed02ced8248a7">  303</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#aef0643289d719fa98306a9945f1ac83f">AssemblerRiscvBase::GenInstrCSS</a>(uint8_t funct3, <a class="code" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97">BaseOpcode</a> opcode,</div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;                                     <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs2, uint8_t uimm6) {</div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;  <a class="code" href="namespacev8_1_1internal.html#aa6b3743bd5d773c552654f2a6c3efa4a">DCHECK</a>(is_uint3(funct3) &amp;&amp; rs2.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#a58cd5d35108e5dee2b911e6729fb74a4">is_valid</a>() &amp;&amp; is_uint6(uimm6));</div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;  <a class="code" href="namespacev8_1_1internal.html#a4cf6951fd6c403501ba8252a5bd7d844">ShortInstr</a> instr = opcode | (uimm6 &lt;&lt; 7) | (rs2.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">code</a>() &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#accbe42a4e59177adb07274620c515779">kRvcRs2Shift</a>) |</div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;                     (funct3 &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a12d926c44b71915cfbb04b2982d8a13b">kRvcFunct3Shift</a>);</div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a26fc099c51302be428ad764d6207fb4c">emit</a>(instr);</div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;}</div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160; </div>
<div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#aef0643289d719fa98306a9945f1ac83f">  311</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#aef0643289d719fa98306a9945f1ac83f">AssemblerRiscvBase::GenInstrCSS</a>(uint8_t funct3, <a class="code" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97">BaseOpcode</a> opcode,</div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;                                     <a class="code" href="classv8_1_1internal_1_1FPURegister.html">FPURegister</a> rs2, uint8_t uimm6) {</div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;  <a class="code" href="namespacev8_1_1internal.html#aa6b3743bd5d773c552654f2a6c3efa4a">DCHECK</a>(is_uint3(funct3) &amp;&amp; rs2.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#a58cd5d35108e5dee2b911e6729fb74a4">is_valid</a>() &amp;&amp; is_uint6(uimm6));</div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;  <a class="code" href="namespacev8_1_1internal.html#a4cf6951fd6c403501ba8252a5bd7d844">ShortInstr</a> instr = opcode | (uimm6 &lt;&lt; 7) | (rs2.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">code</a>() &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#accbe42a4e59177adb07274620c515779">kRvcRs2Shift</a>) |</div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;                     (funct3 &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a12d926c44b71915cfbb04b2982d8a13b">kRvcFunct3Shift</a>);</div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a26fc099c51302be428ad764d6207fb4c">emit</a>(instr);</div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;}</div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160; </div>
<div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a9c47b06cb14d448c65ce612ab4a64590">  319</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a9c47b06cb14d448c65ce612ab4a64590">AssemblerRiscvBase::GenInstrCL</a>(uint8_t funct3, <a class="code" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97">BaseOpcode</a> opcode,</div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;                                    <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, uint8_t uimm5) {</div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;  <a class="code" href="namespacev8_1_1internal.html#aa6b3743bd5d773c552654f2a6c3efa4a">DCHECK</a>(is_uint3(funct3) &amp;&amp; rd.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#a58cd5d35108e5dee2b911e6729fb74a4">is_valid</a>() &amp;&amp; rs1.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#a58cd5d35108e5dee2b911e6729fb74a4">is_valid</a>() &amp;&amp;</div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;         is_uint5(uimm5));</div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;  <a class="code" href="namespacev8_1_1internal.html#a4cf6951fd6c403501ba8252a5bd7d844">ShortInstr</a> instr = opcode | ((uimm5 &amp; 0x3) &lt;&lt; 5) |</div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;                     ((rd.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">code</a>() &amp; 0x7) &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a2d04768f306728ff92641dcf8b45c03b">kRvcRs2sShift</a>) |</div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;                     ((uimm5 &amp; 0x1c) &lt;&lt; 8) | (funct3 &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a12d926c44b71915cfbb04b2982d8a13b">kRvcFunct3Shift</a>) |</div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;                     ((rs1.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">code</a>() &amp; 0x7) &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a2db061e525e0951185cb3c7492ebf8b5">kRvcRs1sShift</a>);</div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a26fc099c51302be428ad764d6207fb4c">emit</a>(instr);</div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;}</div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160; </div>
<div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a6dd992bf7eb97c23bcd70f756b6bf958">  330</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a9c47b06cb14d448c65ce612ab4a64590">AssemblerRiscvBase::GenInstrCL</a>(uint8_t funct3, <a class="code" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97">BaseOpcode</a> opcode,</div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;                                    <a class="code" href="classv8_1_1internal_1_1FPURegister.html">FPURegister</a> rd, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1,</div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;                                    uint8_t uimm5) {</div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;  <a class="code" href="namespacev8_1_1internal.html#aa6b3743bd5d773c552654f2a6c3efa4a">DCHECK</a>(is_uint3(funct3) &amp;&amp; rd.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#a58cd5d35108e5dee2b911e6729fb74a4">is_valid</a>() &amp;&amp; rs1.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#a58cd5d35108e5dee2b911e6729fb74a4">is_valid</a>() &amp;&amp;</div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;         is_uint5(uimm5));</div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;  <a class="code" href="namespacev8_1_1internal.html#a4cf6951fd6c403501ba8252a5bd7d844">ShortInstr</a> instr = opcode | ((uimm5 &amp; 0x3) &lt;&lt; 5) |</div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;                     ((rd.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">code</a>() &amp; 0x7) &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a2d04768f306728ff92641dcf8b45c03b">kRvcRs2sShift</a>) |</div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;                     ((uimm5 &amp; 0x1c) &lt;&lt; 8) | (funct3 &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a12d926c44b71915cfbb04b2982d8a13b">kRvcFunct3Shift</a>) |</div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;                     ((rs1.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">code</a>() &amp; 0x7) &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a2db061e525e0951185cb3c7492ebf8b5">kRvcRs1sShift</a>);</div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a26fc099c51302be428ad764d6207fb4c">emit</a>(instr);</div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;}</div>
<div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a8e93a09f6d213f050c44885cd5e05a3e">  341</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a8e93a09f6d213f050c44885cd5e05a3e">AssemblerRiscvBase::GenInstrCJ</a>(uint8_t funct3, <a class="code" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97">BaseOpcode</a> opcode,</div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;                                    <a class="code" href="namespaceunibrow.html#a0869a94c1a582a2b47889b990444deb9">uint16_t</a> uint11) {</div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;  <a class="code" href="namespacev8_1_1internal.html#aa6b3743bd5d773c552654f2a6c3efa4a">DCHECK</a>(is_uint11(uint11));</div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;  <a class="code" href="namespacev8_1_1internal.html#a4cf6951fd6c403501ba8252a5bd7d844">ShortInstr</a> instr = opcode | (funct3 &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a12d926c44b71915cfbb04b2982d8a13b">kRvcFunct3Shift</a>) | (uint11 &lt;&lt; 2);</div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a26fc099c51302be428ad764d6207fb4c">emit</a>(instr);</div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;}</div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160; </div>
<div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#ad8d15d9a290e13f162ae61315b595c0f">  348</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#ad8d15d9a290e13f162ae61315b595c0f">AssemblerRiscvBase::GenInstrCS</a>(uint8_t funct3, <a class="code" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97">BaseOpcode</a> opcode,</div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;                                    <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs2, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, uint8_t uimm5) {</div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;  <a class="code" href="namespacev8_1_1internal.html#aa6b3743bd5d773c552654f2a6c3efa4a">DCHECK</a>(is_uint3(funct3) &amp;&amp; rs2.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#a58cd5d35108e5dee2b911e6729fb74a4">is_valid</a>() &amp;&amp; rs1.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#a58cd5d35108e5dee2b911e6729fb74a4">is_valid</a>() &amp;&amp;</div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;         is_uint5(uimm5));</div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;  <a class="code" href="namespacev8_1_1internal.html#a4cf6951fd6c403501ba8252a5bd7d844">ShortInstr</a> instr = opcode | ((uimm5 &amp; 0x3) &lt;&lt; 5) |</div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;                     ((rs2.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">code</a>() &amp; 0x7) &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a2d04768f306728ff92641dcf8b45c03b">kRvcRs2sShift</a>) |</div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;                     ((uimm5 &amp; 0x1c) &lt;&lt; 8) | (funct3 &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a12d926c44b71915cfbb04b2982d8a13b">kRvcFunct3Shift</a>) |</div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;                     ((rs1.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">code</a>() &amp; 0x7) &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a2db061e525e0951185cb3c7492ebf8b5">kRvcRs1sShift</a>);</div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a26fc099c51302be428ad764d6207fb4c">emit</a>(instr);</div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;}</div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160; </div>
<div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a9ea0e58070c3c3451a5d05399e1c5949">  359</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#ad8d15d9a290e13f162ae61315b595c0f">AssemblerRiscvBase::GenInstrCS</a>(uint8_t funct3, <a class="code" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97">BaseOpcode</a> opcode,</div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;                                    <a class="code" href="classv8_1_1internal_1_1FPURegister.html">FPURegister</a> rs2, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1,</div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;                                    uint8_t uimm5) {</div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;  <a class="code" href="namespacev8_1_1internal.html#aa6b3743bd5d773c552654f2a6c3efa4a">DCHECK</a>(is_uint3(funct3) &amp;&amp; rs2.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#a58cd5d35108e5dee2b911e6729fb74a4">is_valid</a>() &amp;&amp; rs1.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#a58cd5d35108e5dee2b911e6729fb74a4">is_valid</a>() &amp;&amp;</div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;         is_uint5(uimm5));</div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;  <a class="code" href="namespacev8_1_1internal.html#a4cf6951fd6c403501ba8252a5bd7d844">ShortInstr</a> instr = opcode | ((uimm5 &amp; 0x3) &lt;&lt; 5) |</div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;                     ((rs2.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">code</a>() &amp; 0x7) &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a2d04768f306728ff92641dcf8b45c03b">kRvcRs2sShift</a>) |</div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;                     ((uimm5 &amp; 0x1c) &lt;&lt; 8) | (funct3 &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a12d926c44b71915cfbb04b2982d8a13b">kRvcFunct3Shift</a>) |</div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;                     ((rs1.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">code</a>() &amp; 0x7) &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a2db061e525e0951185cb3c7492ebf8b5">kRvcRs1sShift</a>);</div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a26fc099c51302be428ad764d6207fb4c">emit</a>(instr);</div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;}</div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160; </div>
<div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a77df2359423b7b7186f4510b3560816e">  371</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a77df2359423b7b7186f4510b3560816e">AssemblerRiscvBase::GenInstrCB</a>(uint8_t funct3, <a class="code" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97">BaseOpcode</a> opcode,</div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;                                    <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, uint8_t uimm8) {</div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;  <a class="code" href="namespacev8_1_1internal.html#aa6b3743bd5d773c552654f2a6c3efa4a">DCHECK</a>(is_uint3(funct3) &amp;&amp; is_uint8(uimm8));</div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;  <a class="code" href="namespacev8_1_1internal.html#a4cf6951fd6c403501ba8252a5bd7d844">ShortInstr</a> instr = opcode | ((uimm8 &amp; 0x1f) &lt;&lt; 2) | ((uimm8 &amp; 0xe0) &lt;&lt; 5) |</div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;                     ((rs1.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">code</a>() &amp; 0x7) &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a2db061e525e0951185cb3c7492ebf8b5">kRvcRs1sShift</a>) |</div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;                     (funct3 &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a12d926c44b71915cfbb04b2982d8a13b">kRvcFunct3Shift</a>);</div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a26fc099c51302be428ad764d6207fb4c">emit</a>(instr);</div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;}</div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160; </div>
<div class="line"><a name="l00380"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#ab358318c561bf54f73abfb75966d30f8">  380</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#ab358318c561bf54f73abfb75966d30f8">AssemblerRiscvBase::GenInstrCBA</a>(uint8_t funct3, uint8_t funct2,</div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;                                     <a class="code" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97">BaseOpcode</a> opcode, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1,</div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;                                     int8_t imm6) {</div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;  <a class="code" href="namespacev8_1_1internal.html#aa6b3743bd5d773c552654f2a6c3efa4a">DCHECK</a>(is_uint3(funct3) &amp;&amp; is_uint2(funct2) &amp;&amp; is_int6(imm6));</div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;  <a class="code" href="namespacev8_1_1internal.html#a4cf6951fd6c403501ba8252a5bd7d844">ShortInstr</a> instr = opcode | ((imm6 &amp; 0x1f) &lt;&lt; 2) | ((imm6 &amp; 0x20) &lt;&lt; 7) |</div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;                     ((rs1.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">code</a>() &amp; 0x7) &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a2db061e525e0951185cb3c7492ebf8b5">kRvcRs1sShift</a>) |</div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;                     (funct3 &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a12d926c44b71915cfbb04b2982d8a13b">kRvcFunct3Shift</a>) | (funct2 &lt;&lt; 10);</div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a26fc099c51302be428ad764d6207fb4c">emit</a>(instr);</div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;}</div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="comment">// ----- Instruction class templates match those in the compiler</span></div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160; </div>
<div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a2435c7beb4d86ab767dee966fdc5ea62">  391</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a2435c7beb4d86ab767dee966fdc5ea62">AssemblerRiscvBase::GenInstrBranchCC_rri</a>(uint8_t funct3, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1,</div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;                                              <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs2, <a class="code" href="namespaceunibrow.html#a511cc0636aed6a00d37d3e7cc0ec4e7c">int16_t</a> imm13) {</div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#ac0a0f751a7516b29245d342e9cd4795d">GenInstrB</a>(funct3, <a class="code" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97a833b1fc91bec3033c41c634984805fa1">BRANCH</a>, rs1, rs2, imm13);</div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;}</div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160; </div>
<div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a3bffedf0cb06c6f357fd8d37b0fe2ee1">  396</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a3bffedf0cb06c6f357fd8d37b0fe2ee1">AssemblerRiscvBase::GenInstrLoad_ri</a>(uint8_t funct3, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rd,</div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;                                         <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code" href="namespaceunibrow.html#a511cc0636aed6a00d37d3e7cc0ec4e7c">int16_t</a> imm12) {</div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#ab389e96929073a7672c9fef77db876c1">GenInstrI</a>(funct3, <a class="code" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97a7c41c430a0301c85e55ecf21058958c3">LOAD</a>, rd, rs1, imm12);</div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;}</div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160; </div>
<div class="line"><a name="l00401"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a96819bf0b7c8403b1dac82b59aade514">  401</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a96819bf0b7c8403b1dac82b59aade514">AssemblerRiscvBase::GenInstrStore_rri</a>(uint8_t funct3, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1,</div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;                                           <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs2, <a class="code" href="namespaceunibrow.html#a511cc0636aed6a00d37d3e7cc0ec4e7c">int16_t</a> imm12) {</div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#ab0aa6607019bcf62d0c0fb7a4c155772">GenInstrS</a>(funct3, <a class="code" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97aed960856895ddbfde84a5a49fe3ea425">STORE</a>, rs1, rs2, imm12);</div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;}</div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160; </div>
<div class="line"><a name="l00406"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a3fe7132e79ed0c6a1213db38a4a8587d">  406</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a3fe7132e79ed0c6a1213db38a4a8587d">AssemblerRiscvBase::GenInstrALU_ri</a>(uint8_t funct3, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rd,</div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;                                        <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code" href="namespaceunibrow.html#a511cc0636aed6a00d37d3e7cc0ec4e7c">int16_t</a> imm12) {</div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#ab389e96929073a7672c9fef77db876c1">GenInstrI</a>(funct3, <a class="code" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97a9fb834357981096ccf8c496043a6c16c">OP_IMM</a>, rd, rs1, imm12);</div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;}</div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160; </div>
<div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a54eb09cfaa2661fae13d2779d6f2c5f5">  411</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a54eb09cfaa2661fae13d2779d6f2c5f5">AssemblerRiscvBase::GenInstrShift_ri</a>(<span class="keywordtype">bool</span> arithshift, uint8_t funct3,</div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;                                          <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1,</div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;                                          uint8_t shamt) {</div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;  <a class="code" href="namespacev8_1_1internal.html#aa6b3743bd5d773c552654f2a6c3efa4a">DCHECK</a>(is_uint6(shamt));</div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#afb4629a9458575e00a5f9feaaf73ee6f">GenInstrIShift</a>(arithshift &lt;&lt; (<a class="code" href="namespacev8_1_1internal.html#af70a9b88a4e5efa355d68984d68a8c78">kArithShiftShift</a> - <a class="code" href="namespacev8_1_1internal.html#aa9de9d7553fd70b8653f423780abe1f9">kFunct6Shift</a>), funct3,</div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;                 <a class="code" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97a9fb834357981096ccf8c496043a6c16c">OP_IMM</a>, rd, rs1, shamt);</div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;}</div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160; </div>
<div class="line"><a name="l00419"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a80a20f91bb79415095888c2bf7a51c56">  419</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a80a20f91bb79415095888c2bf7a51c56">AssemblerRiscvBase::GenInstrALU_rr</a>(uint8_t funct7, uint8_t funct3,</div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;                                        <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1,</div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;                                        <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs2) {</div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a18281c5f780288c0a7c686c78f24efdb">GenInstrR</a>(funct7, funct3, <a class="code" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97aa1dda82d17b42916a435bc15bfdb62f3">OP</a>, rd, rs1, rs2);</div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;}</div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160; </div>
<div class="line"><a name="l00425"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a78ba2ada73b5e6a6fc9a00c930e692db">  425</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a78ba2ada73b5e6a6fc9a00c930e692db">AssemblerRiscvBase::GenInstrCSR_ir</a>(uint8_t funct3, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rd,</div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;                                        <a class="code" href="namespacev8_1_1internal.html#ab61883ba91681ec3a17ac5f2c889e337">ControlStatusReg</a> csr, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1) {</div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#ab389e96929073a7672c9fef77db876c1">GenInstrI</a>(funct3, <a class="code" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97ab1c794d414d0a706b98acbf0a9f81a35">SYSTEM</a>, rd, rs1, csr);</div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;}</div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160; </div>
<div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a93017ca32f77b3d92eece20a409f4c7c">  430</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a93017ca32f77b3d92eece20a409f4c7c">AssemblerRiscvBase::GenInstrCSR_ii</a>(uint8_t funct3, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rd,</div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;                                        <a class="code" href="namespacev8_1_1internal.html#ab61883ba91681ec3a17ac5f2c889e337">ControlStatusReg</a> csr, uint8_t imm5) {</div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#ab389e96929073a7672c9fef77db876c1">GenInstrI</a>(funct3, <a class="code" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97ab1c794d414d0a706b98acbf0a9f81a35">SYSTEM</a>, rd, <a class="code" href="namespacev8_1_1internal.html#aad4614e9eaee9371d87d0f56ffb440e3">ToRegister</a>(imm5), csr);</div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;}</div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160; </div>
<div class="line"><a name="l00435"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#aed99eeb6bcc2da3129a056d8f0baa6f6">  435</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#aed99eeb6bcc2da3129a056d8f0baa6f6">AssemblerRiscvBase::GenInstrShiftW_ri</a>(<span class="keywordtype">bool</span> arithshift, uint8_t funct3,</div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;                                           <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1,</div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;                                           uint8_t shamt) {</div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a04a0df783c64e7f1e226d6a8927f54cb">GenInstrIShiftW</a>(arithshift &lt;&lt; (<a class="code" href="namespacev8_1_1internal.html#af70a9b88a4e5efa355d68984d68a8c78">kArithShiftShift</a> - <a class="code" href="namespacev8_1_1internal.html#aa86540158257217bd6d09020ebde84fc">kFunct7Shift</a>), funct3,</div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;                  <a class="code" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97aea4fd362ed05f13e07e8c8a4f8ec7e2f">OP_IMM_32</a>, rd, rs1, shamt);</div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;}</div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160; </div>
<div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a6d62f231a18981751b4d4f7d8884818c">  442</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a6d62f231a18981751b4d4f7d8884818c">AssemblerRiscvBase::GenInstrALUW_rr</a>(uint8_t funct7, uint8_t funct3,</div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;                                         <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1,</div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;                                         <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs2) {</div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a18281c5f780288c0a7c686c78f24efdb">GenInstrR</a>(funct7, funct3, <a class="code" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97a34c5efdfc33957ebce04ec8eabae9cb2">OP_32</a>, rd, rs1, rs2);</div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;}</div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160; </div>
<div class="line"><a name="l00448"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a8c6004de8a02e11050fb83dd9e959ef6">  448</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a8c6004de8a02e11050fb83dd9e959ef6">AssemblerRiscvBase::GenInstrPriv</a>(uint8_t funct7, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1,</div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;                                      <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs2) {</div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a18281c5f780288c0a7c686c78f24efdb">GenInstrR</a>(funct7, 0b000, <a class="code" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97ab1c794d414d0a706b98acbf0a9f81a35">SYSTEM</a>, <a class="code" href="namespacev8_1_1internal.html#aad4614e9eaee9371d87d0f56ffb440e3">ToRegister</a>(0), rs1, rs2);</div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;}</div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160; </div>
<div class="line"><a name="l00453"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#adb88251b69568c10eac6a439000f2a4d">  453</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#adb88251b69568c10eac6a439000f2a4d">AssemblerRiscvBase::GenInstrLoadFP_ri</a>(uint8_t funct3, <a class="code" href="classv8_1_1internal_1_1FPURegister.html">FPURegister</a> rd,</div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;                                           <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code" href="namespaceunibrow.html#a511cc0636aed6a00d37d3e7cc0ec4e7c">int16_t</a> imm12) {</div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#ab389e96929073a7672c9fef77db876c1">GenInstrI</a>(funct3, <a class="code" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97a6b27c3ef5c580e93a48e40d0cbd0c61a">LOAD_FP</a>, rd, rs1, imm12);</div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;}</div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160; </div>
<div class="line"><a name="l00458"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a986b4203cbddabe1645f00246bf683a5">  458</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a986b4203cbddabe1645f00246bf683a5">AssemblerRiscvBase::GenInstrStoreFP_rri</a>(uint8_t funct3, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1,</div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;                                             <a class="code" href="classv8_1_1internal_1_1FPURegister.html">FPURegister</a> rs2, <a class="code" href="namespaceunibrow.html#a511cc0636aed6a00d37d3e7cc0ec4e7c">int16_t</a> imm12) {</div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#ab0aa6607019bcf62d0c0fb7a4c155772">GenInstrS</a>(funct3, <a class="code" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97aad848a9af658359cb47fd5d733a180d8">STORE_FP</a>, rs1, rs2, imm12);</div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;}</div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160; </div>
<div class="line"><a name="l00463"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#aab88bf8af5ce22a96aab492f9b547033">  463</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#aab88bf8af5ce22a96aab492f9b547033">AssemblerRiscvBase::GenInstrALUFP_rr</a>(uint8_t funct7, uint8_t funct3,</div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;                                          <a class="code" href="classv8_1_1internal_1_1FPURegister.html">FPURegister</a> rd, <a class="code" href="classv8_1_1internal_1_1FPURegister.html">FPURegister</a> rs1,</div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;                                          <a class="code" href="classv8_1_1internal_1_1FPURegister.html">FPURegister</a> rs2) {</div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a18281c5f780288c0a7c686c78f24efdb">GenInstrR</a>(funct7, funct3, <a class="code" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97a1a41bc19efa1aa68d3884d9a9d498853">OP_FP</a>, rd, rs1, rs2);</div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;}</div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160; </div>
<div class="line"><a name="l00469"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#ae8f0abccbd91606ce549555db38ea084">  469</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#aab88bf8af5ce22a96aab492f9b547033">AssemblerRiscvBase::GenInstrALUFP_rr</a>(uint8_t funct7, uint8_t funct3,</div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;                                          <a class="code" href="classv8_1_1internal_1_1FPURegister.html">FPURegister</a> rd, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1,</div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;                                          <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs2) {</div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a18281c5f780288c0a7c686c78f24efdb">GenInstrR</a>(funct7, funct3, <a class="code" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97a1a41bc19efa1aa68d3884d9a9d498853">OP_FP</a>, rd, rs1, rs2);</div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;}</div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160; </div>
<div class="line"><a name="l00475"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a531a38d49f0ef5f94d42a5eeaa5f96d1">  475</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#aab88bf8af5ce22a96aab492f9b547033">AssemblerRiscvBase::GenInstrALUFP_rr</a>(uint8_t funct7, uint8_t funct3,</div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;                                          <a class="code" href="classv8_1_1internal_1_1FPURegister.html">FPURegister</a> rd, <a class="code" href="classv8_1_1internal_1_1FPURegister.html">FPURegister</a> rs1,</div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;                                          <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs2) {</div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a18281c5f780288c0a7c686c78f24efdb">GenInstrR</a>(funct7, funct3, <a class="code" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97a1a41bc19efa1aa68d3884d9a9d498853">OP_FP</a>, rd, rs1, rs2);</div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;}</div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160; </div>
<div class="line"><a name="l00481"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#ab12e2f0f1246d426a4172a3edbb82f51">  481</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#aab88bf8af5ce22a96aab492f9b547033">AssemblerRiscvBase::GenInstrALUFP_rr</a>(uint8_t funct7, uint8_t funct3,</div>
<div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;                                          <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code" href="classv8_1_1internal_1_1FPURegister.html">FPURegister</a> rs1,</div>
<div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;                                          <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs2) {</div>
<div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a18281c5f780288c0a7c686c78f24efdb">GenInstrR</a>(funct7, funct3, <a class="code" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97a1a41bc19efa1aa68d3884d9a9d498853">OP_FP</a>, rd, rs1, rs2);</div>
<div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;}</div>
<div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160; </div>
<div class="line"><a name="l00487"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#ac14e17b325c635f4b40f0d7178d22237">  487</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#aab88bf8af5ce22a96aab492f9b547033">AssemblerRiscvBase::GenInstrALUFP_rr</a>(uint8_t funct7, uint8_t funct3,</div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;                                          <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code" href="classv8_1_1internal_1_1FPURegister.html">FPURegister</a> rs1,</div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;                                          <a class="code" href="classv8_1_1internal_1_1FPURegister.html">FPURegister</a> rs2) {</div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a18281c5f780288c0a7c686c78f24efdb">GenInstrR</a>(funct7, funct3, <a class="code" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97a1a41bc19efa1aa68d3884d9a9d498853">OP_FP</a>, rd, rs1, rs2);</div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;}</div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160; </div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;}  <span class="comment">// namespace internal</span></div>
<div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;}  <span class="comment">// namespace v8</span></div>
<div class="ttc" id="abase-assembler-riscv_8h_html"><div class="ttname"><a href="base-assembler-riscv_8h.html">base-assembler-riscv.h</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRiscvBase_html_a04a0df783c64e7f1e226d6a8927f54cb"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a04a0df783c64e7f1e226d6a8927f54cb">v8::internal::AssemblerRiscvBase::GenInstrIShiftW</a></div><div class="ttdeci">void GenInstrIShiftW(uint8_t funct7, uint8_t funct3, BaseOpcode opcode, Register rd, Register rs1, uint8_t shamt)</div><div class="ttdef"><b>Definition:</b> <a href="base-assembler-riscv_8cc_source.html#l00184">base-assembler-riscv.cc:184</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRiscvBase_html_a18281c5f780288c0a7c686c78f24efdb"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a18281c5f780288c0a7c686c78f24efdb">v8::internal::AssemblerRiscvBase::GenInstrR</a></div><div class="ttdeci">void GenInstrR(uint8_t funct7, uint8_t funct3, BaseOpcode opcode, Register rd, Register rs1, Register rs2)</div><div class="ttdef"><b>Definition:</b> <a href="base-assembler-riscv_8cc_source.html#l00044">base-assembler-riscv.cc:44</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRiscvBase_html_a1d3baeb7b2aed30f6e7c475b9dacb201"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a1d3baeb7b2aed30f6e7c475b9dacb201">v8::internal::AssemblerRiscvBase::GenInstrCI</a></div><div class="ttdeci">void GenInstrCI(uint8_t funct3, BaseOpcode opcode, Register rd, int8_t imm6)</div><div class="ttdef"><b>Definition:</b> <a href="base-assembler-riscv_8cc_source.html#l00267">base-assembler-riscv.cc:267</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRiscvBase_html_a2435c7beb4d86ab767dee966fdc5ea62"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a2435c7beb4d86ab767dee966fdc5ea62">v8::internal::AssemblerRiscvBase::GenInstrBranchCC_rri</a></div><div class="ttdeci">void GenInstrBranchCC_rri(uint8_t funct3, Register rs1, Register rs2, int16_t imm12)</div><div class="ttdef"><b>Definition:</b> <a href="base-assembler-riscv_8cc_source.html#l00391">base-assembler-riscv.cc:391</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRiscvBase_html_a26fc099c51302be428ad764d6207fb4c"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a26fc099c51302be428ad764d6207fb4c">v8::internal::AssemblerRiscvBase::emit</a></div><div class="ttdeci">virtual void emit(Instr x)=0</div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRiscvBase_html_a2e204f362c62c99bb1f17a25274dfe6b"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a2e204f362c62c99bb1f17a25274dfe6b">v8::internal::AssemblerRiscvBase::GenInstrRFrm</a></div><div class="ttdeci">void GenInstrRFrm(uint8_t funct7, BaseOpcode opcode, Register rd, Register rs1, Register rs2, FPURoundingMode frm)</div><div class="ttdef"><b>Definition:</b> <a href="base-assembler-riscv_8cc_source.html#l00144">base-assembler-riscv.cc:144</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRiscvBase_html_a31d8f40d722d5743a00c1053dc9782c4"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a31d8f40d722d5743a00c1053dc9782c4">v8::internal::AssemblerRiscvBase::GenInstrJ</a></div><div class="ttdeci">void GenInstrJ(BaseOpcode opcode, Register rd, int32_t imm20)</div><div class="ttdef"><b>Definition:</b> <a href="base-assembler-riscv_8cc_source.html#l00238">base-assembler-riscv.cc:238</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRiscvBase_html_a3bffedf0cb06c6f357fd8d37b0fe2ee1"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a3bffedf0cb06c6f357fd8d37b0fe2ee1">v8::internal::AssemblerRiscvBase::GenInstrLoad_ri</a></div><div class="ttdeci">void GenInstrLoad_ri(uint8_t funct3, Register rd, Register rs1, int16_t imm12)</div><div class="ttdef"><b>Definition:</b> <a href="base-assembler-riscv_8cc_source.html#l00396">base-assembler-riscv.cc:396</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRiscvBase_html_a3fe7132e79ed0c6a1213db38a4a8587d"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a3fe7132e79ed0c6a1213db38a4a8587d">v8::internal::AssemblerRiscvBase::GenInstrALU_ri</a></div><div class="ttdeci">void GenInstrALU_ri(uint8_t funct3, Register rd, Register rs1, int16_t imm12)</div><div class="ttdef"><b>Definition:</b> <a href="base-assembler-riscv_8cc_source.html#l00406">base-assembler-riscv.cc:406</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRiscvBase_html_a534db77c149492eb5e44bccfa4ed612c"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a534db77c149492eb5e44bccfa4ed612c">v8::internal::AssemblerRiscvBase::GenInstrR4</a></div><div class="ttdeci">void GenInstrR4(uint8_t funct2, BaseOpcode opcode, Register rd, Register rs1, Register rs2, Register rs3, FPURoundingMode frm)</div><div class="ttdef"><b>Definition:</b> <a href="base-assembler-riscv_8cc_source.html#l00110">base-assembler-riscv.cc:110</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRiscvBase_html_a54eb09cfaa2661fae13d2779d6f2c5f5"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a54eb09cfaa2661fae13d2779d6f2c5f5">v8::internal::AssemblerRiscvBase::GenInstrShift_ri</a></div><div class="ttdeci">void GenInstrShift_ri(bool arithshift, uint8_t funct3, Register rd, Register rs1, uint8_t shamt)</div><div class="ttdef"><b>Definition:</b> <a href="base-assembler-riscv_8cc_source.html#l00411">base-assembler-riscv.cc:411</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRiscvBase_html_a6d62f231a18981751b4d4f7d8884818c"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a6d62f231a18981751b4d4f7d8884818c">v8::internal::AssemblerRiscvBase::GenInstrALUW_rr</a></div><div class="ttdeci">void GenInstrALUW_rr(uint8_t funct7, uint8_t funct3, Register rd, Register rs1, Register rs2)</div><div class="ttdef"><b>Definition:</b> <a href="base-assembler-riscv_8cc_source.html#l00442">base-assembler-riscv.cc:442</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRiscvBase_html_a77c606d067fa7ac0c7b3b76b0fe4895a"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a77c606d067fa7ac0c7b3b76b0fe4895a">v8::internal::AssemblerRiscvBase::GenInstrCR</a></div><div class="ttdeci">void GenInstrCR(uint8_t funct4, BaseOpcode opcode, Register rd, Register rs2)</div><div class="ttdef"><b>Definition:</b> <a href="base-assembler-riscv_8cc_source.html#l00249">base-assembler-riscv.cc:249</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRiscvBase_html_a77df2359423b7b7186f4510b3560816e"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a77df2359423b7b7186f4510b3560816e">v8::internal::AssemblerRiscvBase::GenInstrCB</a></div><div class="ttdeci">void GenInstrCB(uint8_t funct3, BaseOpcode opcode, Register rs1, uint8_t uimm8)</div><div class="ttdef"><b>Definition:</b> <a href="base-assembler-riscv_8cc_source.html#l00371">base-assembler-riscv.cc:371</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRiscvBase_html_a78ba2ada73b5e6a6fc9a00c930e692db"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a78ba2ada73b5e6a6fc9a00c930e692db">v8::internal::AssemblerRiscvBase::GenInstrCSR_ir</a></div><div class="ttdeci">void GenInstrCSR_ir(uint8_t funct3, Register rd, ControlStatusReg csr, Register rs1)</div><div class="ttdef"><b>Definition:</b> <a href="base-assembler-riscv_8cc_source.html#l00425">base-assembler-riscv.cc:425</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRiscvBase_html_a80a20f91bb79415095888c2bf7a51c56"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a80a20f91bb79415095888c2bf7a51c56">v8::internal::AssemblerRiscvBase::GenInstrALU_rr</a></div><div class="ttdeci">void GenInstrALU_rr(uint8_t funct7, uint8_t funct3, Register rd, Register rs1, Register rs2)</div><div class="ttdef"><b>Definition:</b> <a href="base-assembler-riscv_8cc_source.html#l00419">base-assembler-riscv.cc:419</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRiscvBase_html_a81049efd581890d0cf800f8ac6732c23"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a81049efd581890d0cf800f8ac6732c23">v8::internal::AssemblerRiscvBase::GenInstrCIU</a></div><div class="ttdeci">void GenInstrCIU(uint8_t funct3, BaseOpcode opcode, Register rd, uint8_t uimm6)</div><div class="ttdef"><b>Definition:</b> <a href="base-assembler-riscv_8cc_source.html#l00276">base-assembler-riscv.cc:276</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRiscvBase_html_a8c6004de8a02e11050fb83dd9e959ef6"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a8c6004de8a02e11050fb83dd9e959ef6">v8::internal::AssemblerRiscvBase::GenInstrPriv</a></div><div class="ttdeci">void GenInstrPriv(uint8_t funct7, Register rs1, Register rs2)</div><div class="ttdef"><b>Definition:</b> <a href="base-assembler-riscv_8cc_source.html#l00448">base-assembler-riscv.cc:448</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRiscvBase_html_a8e93a09f6d213f050c44885cd5e05a3e"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a8e93a09f6d213f050c44885cd5e05a3e">v8::internal::AssemblerRiscvBase::GenInstrCJ</a></div><div class="ttdeci">void GenInstrCJ(uint8_t funct3, BaseOpcode opcode, uint16_t uint11)</div><div class="ttdef"><b>Definition:</b> <a href="base-assembler-riscv_8cc_source.html#l00341">base-assembler-riscv.cc:341</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRiscvBase_html_a93017ca32f77b3d92eece20a409f4c7c"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a93017ca32f77b3d92eece20a409f4c7c">v8::internal::AssemblerRiscvBase::GenInstrCSR_ii</a></div><div class="ttdeci">void GenInstrCSR_ii(uint8_t funct3, Register rd, ControlStatusReg csr, uint8_t rs1)</div><div class="ttdef"><b>Definition:</b> <a href="base-assembler-riscv_8cc_source.html#l00430">base-assembler-riscv.cc:430</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRiscvBase_html_a96819bf0b7c8403b1dac82b59aade514"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a96819bf0b7c8403b1dac82b59aade514">v8::internal::AssemblerRiscvBase::GenInstrStore_rri</a></div><div class="ttdeci">void GenInstrStore_rri(uint8_t funct3, Register rs1, Register rs2, int16_t imm12)</div><div class="ttdef"><b>Definition:</b> <a href="base-assembler-riscv_8cc_source.html#l00401">base-assembler-riscv.cc:401</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRiscvBase_html_a986b4203cbddabe1645f00246bf683a5"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a986b4203cbddabe1645f00246bf683a5">v8::internal::AssemblerRiscvBase::GenInstrStoreFP_rri</a></div><div class="ttdeci">void GenInstrStoreFP_rri(uint8_t funct3, Register rs1, FPURegister rs2, int16_t imm12)</div><div class="ttdef"><b>Definition:</b> <a href="base-assembler-riscv_8cc_source.html#l00458">base-assembler-riscv.cc:458</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRiscvBase_html_a9c47b06cb14d448c65ce612ab4a64590"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a9c47b06cb14d448c65ce612ab4a64590">v8::internal::AssemblerRiscvBase::GenInstrCL</a></div><div class="ttdeci">void GenInstrCL(uint8_t funct3, BaseOpcode opcode, Register rd, Register rs1, uint8_t uimm5)</div><div class="ttdef"><b>Definition:</b> <a href="base-assembler-riscv_8cc_source.html#l00319">base-assembler-riscv.cc:319</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRiscvBase_html_aab88bf8af5ce22a96aab492f9b547033"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRiscvBase.html#aab88bf8af5ce22a96aab492f9b547033">v8::internal::AssemblerRiscvBase::GenInstrALUFP_rr</a></div><div class="ttdeci">void GenInstrALUFP_rr(uint8_t funct7, uint8_t funct3, FPURegister rd, FPURegister rs1, FPURegister rs2)</div><div class="ttdef"><b>Definition:</b> <a href="base-assembler-riscv_8cc_source.html#l00463">base-assembler-riscv.cc:463</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRiscvBase_html_ab0aa6607019bcf62d0c0fb7a4c155772"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRiscvBase.html#ab0aa6607019bcf62d0c0fb7a4c155772">v8::internal::AssemblerRiscvBase::GenInstrS</a></div><div class="ttdeci">void GenInstrS(uint8_t funct3, BaseOpcode opcode, Register rs1, Register rs2, int16_t imm12)</div><div class="ttdef"><b>Definition:</b> <a href="base-assembler-riscv_8cc_source.html#l00195">base-assembler-riscv.cc:195</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRiscvBase_html_ab358318c561bf54f73abfb75966d30f8"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRiscvBase.html#ab358318c561bf54f73abfb75966d30f8">v8::internal::AssemblerRiscvBase::GenInstrCBA</a></div><div class="ttdeci">void GenInstrCBA(uint8_t funct3, uint8_t funct2, BaseOpcode opcode, Register rs1, int8_t imm6)</div><div class="ttdef"><b>Definition:</b> <a href="base-assembler-riscv_8cc_source.html#l00380">base-assembler-riscv.cc:380</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRiscvBase_html_ab389e96929073a7672c9fef77db876c1"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRiscvBase.html#ab389e96929073a7672c9fef77db876c1">v8::internal::AssemblerRiscvBase::GenInstrI</a></div><div class="ttdeci">void GenInstrI(uint8_t funct3, BaseOpcode opcode, Register rd, Register rs1, int16_t imm12)</div><div class="ttdef"><b>Definition:</b> <a href="base-assembler-riscv_8cc_source.html#l00154">base-assembler-riscv.cc:154</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRiscvBase_html_ababdee354a86a6697f62ce56005518f5"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRiscvBase.html#ababdee354a86a6697f62ce56005518f5">v8::internal::AssemblerRiscvBase::GenInstrRAtomic</a></div><div class="ttdeci">void GenInstrRAtomic(uint8_t funct5, bool aq, bool rl, uint8_t funct3, Register rd, Register rs1, Register rs2)</div><div class="ttdef"><b>Definition:</b> <a href="base-assembler-riscv_8cc_source.html#l00133">base-assembler-riscv.cc:133</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRiscvBase_html_abda53bd8096c02126436565d95878481"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRiscvBase.html#abda53bd8096c02126436565d95878481">v8::internal::AssemblerRiscvBase::GenInstrU</a></div><div class="ttdeci">void GenInstrU(BaseOpcode opcode, Register rd, int32_t imm20)</div><div class="ttdef"><b>Definition:</b> <a href="base-assembler-riscv_8cc_source.html#l00231">base-assembler-riscv.cc:231</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRiscvBase_html_ac0a0f751a7516b29245d342e9cd4795d"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRiscvBase.html#ac0a0f751a7516b29245d342e9cd4795d">v8::internal::AssemblerRiscvBase::GenInstrB</a></div><div class="ttdeci">void GenInstrB(uint8_t funct3, BaseOpcode opcode, Register rs1, Register rs2, int16_t imm12)</div><div class="ttdef"><b>Definition:</b> <a href="base-assembler-riscv_8cc_source.html#l00218">base-assembler-riscv.cc:218</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRiscvBase_html_ad60665c72d3f4fd44903c96cdeb46c49"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRiscvBase.html#ad60665c72d3f4fd44903c96cdeb46c49">v8::internal::AssemblerRiscvBase::GenInstrCA</a></div><div class="ttdeci">void GenInstrCA(uint8_t funct6, BaseOpcode opcode, Register rd, uint8_t funct, Register rs2)</div><div class="ttdef"><b>Definition:</b> <a href="base-assembler-riscv_8cc_source.html#l00257">base-assembler-riscv.cc:257</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRiscvBase_html_ad8d15d9a290e13f162ae61315b595c0f"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRiscvBase.html#ad8d15d9a290e13f162ae61315b595c0f">v8::internal::AssemblerRiscvBase::GenInstrCS</a></div><div class="ttdeci">void GenInstrCS(uint8_t funct3, BaseOpcode opcode, Register rs2, Register rs1, uint8_t uimm5)</div><div class="ttdef"><b>Definition:</b> <a href="base-assembler-riscv_8cc_source.html#l00348">base-assembler-riscv.cc:348</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRiscvBase_html_adb601bbea0954489184c396c47977446"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRiscvBase.html#adb601bbea0954489184c396c47977446">v8::internal::AssemblerRiscvBase::GenInstrCIW</a></div><div class="ttdeci">void GenInstrCIW(uint8_t funct3, BaseOpcode opcode, Register rd, uint8_t uimm8)</div><div class="ttdef"><b>Definition:</b> <a href="base-assembler-riscv_8cc_source.html#l00294">base-assembler-riscv.cc:294</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRiscvBase_html_adb88251b69568c10eac6a439000f2a4d"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRiscvBase.html#adb88251b69568c10eac6a439000f2a4d">v8::internal::AssemblerRiscvBase::GenInstrLoadFP_ri</a></div><div class="ttdeci">void GenInstrLoadFP_ri(uint8_t funct3, FPURegister rd, Register rs1, int16_t imm12)</div><div class="ttdef"><b>Definition:</b> <a href="base-assembler-riscv_8cc_source.html#l00453">base-assembler-riscv.cc:453</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRiscvBase_html_aed99eeb6bcc2da3129a056d8f0baa6f6"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRiscvBase.html#aed99eeb6bcc2da3129a056d8f0baa6f6">v8::internal::AssemblerRiscvBase::GenInstrShiftW_ri</a></div><div class="ttdeci">void GenInstrShiftW_ri(bool arithshift, uint8_t funct3, Register rd, Register rs1, uint8_t shamt)</div><div class="ttdef"><b>Definition:</b> <a href="base-assembler-riscv_8cc_source.html#l00435">base-assembler-riscv.cc:435</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRiscvBase_html_aef0643289d719fa98306a9945f1ac83f"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRiscvBase.html#aef0643289d719fa98306a9945f1ac83f">v8::internal::AssemblerRiscvBase::GenInstrCSS</a></div><div class="ttdeci">void GenInstrCSS(uint8_t funct3, BaseOpcode opcode, FPURegister rs2, uint8_t uimm6)</div><div class="ttdef"><b>Definition:</b> <a href="base-assembler-riscv_8cc_source.html#l00311">base-assembler-riscv.cc:311</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRiscvBase_html_afb4629a9458575e00a5f9feaaf73ee6f"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRiscvBase.html#afb4629a9458575e00a5f9feaaf73ee6f">v8::internal::AssemblerRiscvBase::GenInstrIShift</a></div><div class="ttdeci">void GenInstrIShift(uint8_t funct7, uint8_t funct3, BaseOpcode opcode, Register rd, Register rs1, uint8_t shamt)</div><div class="ttdef"><b>Definition:</b> <a href="base-assembler-riscv_8cc_source.html#l00173">base-assembler-riscv.cc:173</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1FPURegister_html"><div class="ttname"><a href="classv8_1_1internal_1_1FPURegister.html">v8::internal::FPURegister</a></div><div class="ttdef"><b>Definition:</b> <a href="register-loong64_8h_source.html#l00145">register-loong64.h:145</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1RegisterBase_html_a58cd5d35108e5dee2b911e6729fb74a4"><div class="ttname"><a href="classv8_1_1internal_1_1RegisterBase.html#a58cd5d35108e5dee2b911e6729fb74a4">v8::internal::RegisterBase::is_valid</a></div><div class="ttdeci">constexpr bool is_valid() const</div><div class="ttdef"><b>Definition:</b> <a href="register-base_8h_source.html#l00041">register-base.h:41</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1RegisterBase_html_ae4f77df87f77114f40f3e8968e1c4a12"><div class="ttname"><a href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">v8::internal::RegisterBase::code</a></div><div class="ttdeci">constexpr int8_t code() const</div><div class="ttdef"><b>Definition:</b> <a href="register-base_8h_source.html#l00043">register-base.h:43</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1Register_html"><div class="ttname"><a href="classv8_1_1internal_1_1Register.html">v8::internal::Register</a></div><div class="ttdef"><b>Definition:</b> <a href="register-arm_8h_source.html#l00070">register-arm.h:70</a></div></div>
<div class="ttc" id="acpu_8h_html"><div class="ttname"><a href="cpu_8h.html">cpu.h</a></div></div>
<div class="ttc" id="anamespaceunibrow_html_a0869a94c1a582a2b47889b990444deb9"><div class="ttname"><a href="namespaceunibrow.html#a0869a94c1a582a2b47889b990444deb9">unibrow::uint16_t</a></div><div class="ttdeci">unsigned short uint16_t</div><div class="ttdef"><b>Definition:</b> <a href="unicode_8cc_source.html#l00041">unicode.cc:41</a></div></div>
<div class="ttc" id="anamespaceunibrow_html_a511cc0636aed6a00d37d3e7cc0ec4e7c"><div class="ttname"><a href="namespaceunibrow.html#a511cc0636aed6a00d37d3e7cc0ec4e7c">unibrow::int16_t</a></div><div class="ttdeci">signed short int16_t</div><div class="ttdef"><b>Definition:</b> <a href="unicode_8cc_source.html#l00040">unicode.cc:40</a></div></div>
<div class="ttc" id="anamespaceunibrow_html_ab0275d47f9778d486eafe88b18c5851d"><div class="ttname"><a href="namespaceunibrow.html#ab0275d47f9778d486eafe88b18c5851d">unibrow::int32_t</a></div><div class="ttdeci">int int32_t</div><div class="ttdef"><b>Definition:</b> <a href="unicode_8cc_source.html#l00042">unicode.cc:42</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_a0728836c8b45dbc4699b7bad5c3b663d"><div class="ttname"><a href="namespacev8_1_1internal.html#a0728836c8b45dbc4699b7bad5c3b663d">v8::internal::kFunct5Shift</a></div><div class="ttdeci">const int kFunct5Shift</div><div class="ttdef"><b>Definition:</b> <a href="base-constants-riscv_8h_source.html#l00254">base-constants-riscv.h:254</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_a12d926c44b71915cfbb04b2982d8a13b"><div class="ttname"><a href="namespacev8_1_1internal.html#a12d926c44b71915cfbb04b2982d8a13b">v8::internal::kRvcFunct3Shift</a></div><div class="ttdeci">const int kRvcFunct3Shift</div><div class="ttdef"><b>Definition:</b> <a href="base-constants-riscv_8h_source.html#l00298">base-constants-riscv.h:298</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_a1557cd734357381c016f17f39db3a6f0"><div class="ttname"><a href="namespacev8_1_1internal.html#a1557cd734357381c016f17f39db3a6f0">v8::internal::kShamtWShift</a></div><div class="ttdeci">const int kShamtWShift</div><div class="ttdef"><b>Definition:</b> <a href="base-constants-riscv_8h_source.html#l00283">base-constants-riscv.h:283</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_a1bc1b654fcca1c484c78731a1e7a4f39"><div class="ttname"><a href="namespacev8_1_1internal.html#a1bc1b654fcca1c484c78731a1e7a4f39">v8::internal::kImm12Shift</a></div><div class="ttdeci">const int kImm12Shift</div><div class="ttdef"><b>Definition:</b> <a href="constants-loong64_8h_source.html#l00202">constants-loong64.h:202</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_a2d04768f306728ff92641dcf8b45c03b"><div class="ttname"><a href="namespacev8_1_1internal.html#a2d04768f306728ff92641dcf8b45c03b">v8::internal::kRvcRs2sShift</a></div><div class="ttdeci">const int kRvcRs2sShift</div><div class="ttdef"><b>Definition:</b> <a href="base-constants-riscv_8h_source.html#l00308">base-constants-riscv.h:308</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_a2db061e525e0951185cb3c7492ebf8b5"><div class="ttname"><a href="namespacev8_1_1internal.html#a2db061e525e0951185cb3c7492ebf8b5">v8::internal::kRvcRs1sShift</a></div><div class="ttdeci">const int kRvcRs1sShift</div><div class="ttdef"><b>Definition:</b> <a href="base-constants-riscv_8h_source.html#l00306">base-constants-riscv.h:306</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_a3324b07f01a8527a75c5c72a4c09d9d9"><div class="ttname"><a href="namespacev8_1_1internal.html#a3324b07f01a8527a75c5c72a4c09d9d9">v8::internal::Instr</a></div><div class="ttdeci">int32_t Instr</div><div class="ttdef"><b>Definition:</b> <a href="constants-arm_8h_source.html#l00138">constants-arm.h:138</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_a3d8257b9db6087651427a6952a1dc1c1"><div class="ttname"><a href="namespacev8_1_1internal.html#a3d8257b9db6087651427a6952a1dc1c1">v8::internal::kRdShift</a></div><div class="ttdeci">const int kRdShift</div><div class="ttdef"><b>Definition:</b> <a href="constants-loong64_8h_source.html#l00147">constants-loong64.h:147</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_a4169914a97d5961b563ad6c9e6591d7b"><div class="ttname"><a href="namespacev8_1_1internal.html#a4169914a97d5961b563ad6c9e6591d7b">v8::internal::kAqShift</a></div><div class="ttdeci">const int kAqShift</div><div class="ttdef"><b>Definition:</b> <a href="base-constants-riscv_8h_source.html#l00275">base-constants-riscv.h:275</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_a42a8c282dd308966c69569ae9367ee59"><div class="ttname"><a href="namespacev8_1_1internal.html#a42a8c282dd308966c69569ae9367ee59">v8::internal::kRvcFunct4Shift</a></div><div class="ttdeci">const int kRvcFunct4Shift</div><div class="ttdef"><b>Definition:</b> <a href="base-constants-riscv_8h_source.html#l00296">base-constants-riscv.h:296</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_a4610722467fe22d0291902a00b4a6b7d"><div class="ttname"><a href="namespacev8_1_1internal.html#a4610722467fe22d0291902a00b4a6b7d">v8::internal::kFunct2Shift</a></div><div class="ttdeci">const int kFunct2Shift</div><div class="ttdef"><b>Definition:</b> <a href="base-constants-riscv_8h_source.html#l00258">base-constants-riscv.h:258</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_a47b34d6044463fe3a637f6595a0e1d44"><div class="ttname"><a href="namespacev8_1_1internal.html#a47b34d6044463fe3a637f6595a0e1d44">v8::internal::kRs2Shift</a></div><div class="ttdeci">const int kRs2Shift</div><div class="ttdef"><b>Definition:</b> <a href="base-constants-riscv_8h_source.html#l00268">base-constants-riscv.h:268</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_a4cf6951fd6c403501ba8252a5bd7d844"><div class="ttname"><a href="namespacev8_1_1internal.html#a4cf6951fd6c403501ba8252a5bd7d844">v8::internal::ShortInstr</a></div><div class="ttdeci">int16_t ShortInstr</div><div class="ttdef"><b>Definition:</b> <a href="base-constants-riscv_8h_source.html#l00199">base-constants-riscv.h:199</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_a5031451934208565c827c86d9eb86c5a"><div class="ttname"><a href="namespacev8_1_1internal.html#a5031451934208565c827c86d9eb86c5a">v8::internal::internal</a></div><div class="ttdeci">internal</div><div class="ttdef"><b>Definition:</b> <a href="wasm-objects-inl_8h_source.html#l00453">wasm-objects-inl.h:453</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_a58e2e9c5ae1625178c0992437e3b69dd"><div class="ttname"><a href="namespacev8_1_1internal.html#a58e2e9c5ae1625178c0992437e3b69dd">v8::internal::kRs1Shift</a></div><div class="ttdeci">const int kRs1Shift</div><div class="ttdef"><b>Definition:</b> <a href="base-constants-riscv_8h_source.html#l00260">base-constants-riscv.h:260</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_a6c1a2cb6b511a413ca9b5073f72a34ff"><div class="ttname"><a href="namespacev8_1_1internal.html#a6c1a2cb6b511a413ca9b5073f72a34ff">v8::internal::kShamtShift</a></div><div class="ttdeci">const int kShamtShift</div><div class="ttdef"><b>Definition:</b> <a href="base-constants-riscv_8h_source.html#l00280">base-constants-riscv.h:280</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_a74b80d31f359ecb82f442866c373e916"><div class="ttname"><a href="namespacev8_1_1internal.html#a74b80d31f359ecb82f442866c373e916">v8::internal::kFunct3Shift</a></div><div class="ttdeci">const int kFunct3Shift</div><div class="ttdef"><b>Definition:</b> <a href="base-constants-riscv_8h_source.html#l00256">base-constants-riscv.h:256</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_a7b878e2337937b238c35baadd18c879b"><div class="ttname"><a href="namespacev8_1_1internal.html#a7b878e2337937b238c35baadd18c879b">v8::internal::kRs3Shift</a></div><div class="ttdeci">const int kRs3Shift</div><div class="ttdef"><b>Definition:</b> <a href="base-constants-riscv_8h_source.html#l00270">base-constants-riscv.h:270</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_a85224c24d91737386aa2faaa55e3bfa3"><div class="ttname"><a href="namespacev8_1_1internal.html#a85224c24d91737386aa2faaa55e3bfa3">v8::internal::kRvcRdShift</a></div><div class="ttdeci">const int kRvcRdShift</div><div class="ttdef"><b>Definition:</b> <a href="base-constants-riscv_8h_source.html#l00304">base-constants-riscv.h:304</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_aa375ee456838bcfb5e8c9e8a94c06f64"><div class="ttname"><a href="namespacev8_1_1internal.html#aa375ee456838bcfb5e8c9e8a94c06f64">v8::internal::kRvcFunct2Shift</a></div><div class="ttdeci">const int kRvcFunct2Shift</div><div class="ttdef"><b>Definition:</b> <a href="base-constants-riscv_8h_source.html#l00310">base-constants-riscv.h:310</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_aa6b3743bd5d773c552654f2a6c3efa4a"><div class="ttname"><a href="namespacev8_1_1internal.html#aa6b3743bd5d773c552654f2a6c3efa4a">v8::internal::DCHECK</a></div><div class="ttdeci">DCHECK(IsNull(value)||IsNativeContext(value)||value==Smi::uninitialized_deserialization_value())</div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_aa86540158257217bd6d09020ebde84fc"><div class="ttname"><a href="namespacev8_1_1internal.html#aa86540158257217bd6d09020ebde84fc">v8::internal::kFunct7Shift</a></div><div class="ttdeci">const int kFunct7Shift</div><div class="ttdef"><b>Definition:</b> <a href="base-constants-riscv_8h_source.html#l00252">base-constants-riscv.h:252</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_aa9de9d7553fd70b8653f423780abe1f9"><div class="ttname"><a href="namespacev8_1_1internal.html#aa9de9d7553fd70b8653f423780abe1f9">v8::internal::kFunct6Shift</a></div><div class="ttdeci">const int kFunct6Shift</div><div class="ttdef"><b>Definition:</b> <a href="base-constants-riscv_8h_source.html#l00250">base-constants-riscv.h:250</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_aad4614e9eaee9371d87d0f56ffb440e3"><div class="ttname"><a href="namespacev8_1_1internal.html#aad4614e9eaee9371d87d0f56ffb440e3">v8::internal::ToRegister</a></div><div class="ttdeci">Register ToRegister(int num)</div><div class="ttdef"><b>Definition:</b> <a href="assembler-riscv_8cc_source.html#l00176">assembler-riscv.cc:176</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_ab61883ba91681ec3a17ac5f2c889e337"><div class="ttname"><a href="namespacev8_1_1internal.html#ab61883ba91681ec3a17ac5f2c889e337">v8::internal::ControlStatusReg</a></div><div class="ttdeci">ControlStatusReg</div><div class="ttdef"><b>Definition:</b> <a href="base-constants-riscv_8h_source.html#l00547">base-constants-riscv.h:547</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_accbe42a4e59177adb07274620c515779"><div class="ttname"><a href="namespacev8_1_1internal.html#accbe42a4e59177adb07274620c515779">v8::internal::kRvcRs2Shift</a></div><div class="ttdeci">const int kRvcRs2Shift</div><div class="ttdef"><b>Definition:</b> <a href="base-constants-riscv_8h_source.html#l00302">base-constants-riscv.h:302</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_ad473b5059bb298dad68dd782d7cdd305"><div class="ttname"><a href="namespacev8_1_1internal.html#ad473b5059bb298dad68dd782d7cdd305">v8::internal::kRvcFunct6Shift</a></div><div class="ttdeci">const int kRvcFunct6Shift</div><div class="ttdef"><b>Definition:</b> <a href="base-constants-riscv_8h_source.html#l00313">base-constants-riscv.h:313</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_ae44b680736024dd587e6d14f2db2a13b"><div class="ttname"><a href="namespacev8_1_1internal.html#ae44b680736024dd587e6d14f2db2a13b">v8::internal::FPURoundingMode</a></div><div class="ttdeci">FPURoundingMode</div><div class="ttdef"><b>Definition:</b> <a href="constants-loong64_8h_source.html#l00671">constants-loong64.h:671</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_ae8ff16413b2e45ef77ae4327b6a8f3c5"><div class="ttname"><a href="namespacev8_1_1internal.html#ae8ff16413b2e45ef77ae4327b6a8f3c5">v8::internal::kImm20Shift</a></div><div class="ttdeci">const int kImm20Shift</div><div class="ttdef"><b>Definition:</b> <a href="base-constants-riscv_8h_source.html#l00287">base-constants-riscv.h:287</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_af063e6c12112e99237fb099c005e7e97"><div class="ttname"><a href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97">v8::internal::BaseOpcode</a></div><div class="ttdeci">BaseOpcode</div><div class="ttdef"><b>Definition:</b> <a href="base-constants-riscv_8h_source.html#l00629">base-constants-riscv.h:629</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_af063e6c12112e99237fb099c005e7e97a1a41bc19efa1aa68d3884d9a9d498853"><div class="ttname"><a href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97a1a41bc19efa1aa68d3884d9a9d498853">v8::internal::OP_FP</a></div><div class="ttdeci">@ OP_FP</div><div class="ttdef"><b>Definition:</b> <a href="base-constants-riscv_8h_source.html#l00648">base-constants-riscv.h:648</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_af063e6c12112e99237fb099c005e7e97a34c5efdfc33957ebce04ec8eabae9cb2"><div class="ttname"><a href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97a34c5efdfc33957ebce04ec8eabae9cb2">v8::internal::OP_32</a></div><div class="ttdeci">@ OP_32</div><div class="ttdef"><b>Definition:</b> <a href="base-constants-riscv_8h_source.html#l00643">base-constants-riscv.h:643</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_af063e6c12112e99237fb099c005e7e97a6b27c3ef5c580e93a48e40d0cbd0c61a"><div class="ttname"><a href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97a6b27c3ef5c580e93a48e40d0cbd0c61a">v8::internal::LOAD_FP</a></div><div class="ttdeci">@ LOAD_FP</div><div class="ttdef"><b>Definition:</b> <a href="base-constants-riscv_8h_source.html#l00631">base-constants-riscv.h:631</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_af063e6c12112e99237fb099c005e7e97a7c41c430a0301c85e55ecf21058958c3"><div class="ttname"><a href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97a7c41c430a0301c85e55ecf21058958c3">v8::internal::LOAD</a></div><div class="ttdeci">@ LOAD</div><div class="ttdef"><b>Definition:</b> <a href="base-constants-riscv_8h_source.html#l00630">base-constants-riscv.h:630</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_af063e6c12112e99237fb099c005e7e97a833b1fc91bec3033c41c634984805fa1"><div class="ttname"><a href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97a833b1fc91bec3033c41c634984805fa1">v8::internal::BRANCH</a></div><div class="ttdeci">@ BRANCH</div><div class="ttdef"><b>Definition:</b> <a href="base-constants-riscv_8h_source.html#l00649">base-constants-riscv.h:649</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_af063e6c12112e99237fb099c005e7e97a9fb834357981096ccf8c496043a6c16c"><div class="ttname"><a href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97a9fb834357981096ccf8c496043a6c16c">v8::internal::OP_IMM</a></div><div class="ttdeci">@ OP_IMM</div><div class="ttdef"><b>Definition:</b> <a href="base-constants-riscv_8h_source.html#l00633">base-constants-riscv.h:633</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_af063e6c12112e99237fb099c005e7e97aa1dda82d17b42916a435bc15bfdb62f3"><div class="ttname"><a href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97aa1dda82d17b42916a435bc15bfdb62f3">v8::internal::OP</a></div><div class="ttdeci">@ OP</div><div class="ttdef"><b>Definition:</b> <a href="base-constants-riscv_8h_source.html#l00641">base-constants-riscv.h:641</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_af063e6c12112e99237fb099c005e7e97aad848a9af658359cb47fd5d733a180d8"><div class="ttname"><a href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97aad848a9af658359cb47fd5d733a180d8">v8::internal::STORE_FP</a></div><div class="ttdeci">@ STORE_FP</div><div class="ttdef"><b>Definition:</b> <a href="base-constants-riscv_8h_source.html#l00639">base-constants-riscv.h:639</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_af063e6c12112e99237fb099c005e7e97ab1c794d414d0a706b98acbf0a9f81a35"><div class="ttname"><a href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97ab1c794d414d0a706b98acbf0a9f81a35">v8::internal::SYSTEM</a></div><div class="ttdeci">@ SYSTEM</div><div class="ttdef"><b>Definition:</b> <a href="base-constants-riscv_8h_source.html#l00652">base-constants-riscv.h:652</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_af063e6c12112e99237fb099c005e7e97ac6571fa77a67a363ed2cad91a5b8d0c3"><div class="ttname"><a href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97ac6571fa77a67a363ed2cad91a5b8d0c3">v8::internal::AMO</a></div><div class="ttdeci">@ AMO</div><div class="ttdef"><b>Definition:</b> <a href="base-constants-riscv_8h_source.html#l00640">base-constants-riscv.h:640</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_af063e6c12112e99237fb099c005e7e97aea4fd362ed05f13e07e8c8a4f8ec7e2f"><div class="ttname"><a href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97aea4fd362ed05f13e07e8c8a4f8ec7e2f">v8::internal::OP_IMM_32</a></div><div class="ttdeci">@ OP_IMM_32</div><div class="ttdef"><b>Definition:</b> <a href="base-constants-riscv_8h_source.html#l00636">base-constants-riscv.h:636</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_af063e6c12112e99237fb099c005e7e97aed960856895ddbfde84a5a49fe3ea425"><div class="ttname"><a href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97aed960856895ddbfde84a5a49fe3ea425">v8::internal::STORE</a></div><div class="ttdeci">@ STORE</div><div class="ttdef"><b>Definition:</b> <a href="base-constants-riscv_8h_source.html#l00638">base-constants-riscv.h:638</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_af70a9b88a4e5efa355d68984d68a8c78"><div class="ttname"><a href="namespacev8_1_1internal.html#af70a9b88a4e5efa355d68984d68a8c78">v8::internal::kArithShiftShift</a></div><div class="ttdeci">const int kArithShiftShift</div><div class="ttdef"><b>Definition:</b> <a href="base-constants-riscv_8h_source.html#l00286">base-constants-riscv.h:286</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_afa73b7f9a7b74b1eecb2a030d5119125"><div class="ttname"><a href="namespacev8_1_1internal.html#afa73b7f9a7b74b1eecb2a030d5119125">v8::internal::kRlShift</a></div><div class="ttdeci">const int kRlShift</div><div class="ttdef"><b>Definition:</b> <a href="base-constants-riscv_8h_source.html#l00274">base-constants-riscv.h:274</a></div></div>
<div class="ttc" id="anamespacev8_html"><div class="ttname"><a href="namespacev8.html">v8</a></div><div class="ttdoc">This file provides additional API on top of the default one for making API calls, which come from emb...</div><div class="ttdef"><b>Definition:</b> <a href="api-arguments-inl_8h_source.html#l00019">api-arguments-inl.h:19</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_19225156eb7ba052e31d1a736469917a.html">mnt</a></li><li class="navelem"><a class="el" href="dir_3536f6d353061322e9ef91134b76e9ed.html">V8SourceCode</a></li><li class="navelem"><a class="el" href="dir_fbd53c45610d490c9fb8d0716db4e3a3.html">src</a></li><li class="navelem"><a class="el" href="dir_313fec8840c8aa07b688695bcdb7b436.html">codegen</a></li><li class="navelem"><a class="el" href="dir_a3d39f0345b5385cefd161658c3b000f.html">riscv</a></li><li class="navelem"><a class="el" href="base-assembler-riscv_8cc.html">base-assembler-riscv.cc</a></li>
    <li class="footer">Generated on Thu Jun 12 2025 15:54:20 for V8 Project by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
