set ::env(PROJECT_NAME) stereovision3
set ::env(DESIGN_TOP) sv_chip3_hierarchy_no_mem
set ::env(DESIGN_DIR) "RTL_Benchmark/signal_processing/stereovision3/rtl"
set ::env(TOP_VERILOG) "RTL_Benchmark/signal_processing/stereovision3/rtl/stereovision3.v"
