
Debug/mcu_mdriver.elf:     file format elf32-littlearm
Debug/mcu_mdriver.elf
architecture: armv7e-m, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x08002ce5

Program Header:
    LOAD off    0x00010000 vaddr 0x08000000 paddr 0x08000000 align 2**16
         filesz 0x00005d18 memsz 0x00005d18 flags rwx
    LOAD off    0x00020000 vaddr 0x20000000 paddr 0x08005d18 align 2**16
         filesz 0x000000c8 memsz 0x00000d2c flags rw-
    LOAD off    0x00000d2c vaddr 0x20000d2c paddr 0x08005de0 align 2**16
         filesz 0x00000000 memsz 0x00000604 flags rw-
private flags = 0x5000200: [Version5 EABI] [soft-float ABI]

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004d90  080001c0  080001c0  000101c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000db8  08004f50  08004f50  00014f50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005d08  08005d08  000200c8  2**0
                  CONTENTS
  4 .ARM          00000000  08005d08  08005d08  000200c8  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005d08  08005d08  000200c8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08005d08  08005d08  00015d08  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000008  08005d10  08005d10  00015d10  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000c8  20000000  08005d18  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000c64  200000c8  08005de0  000200c8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000d2c  08005de0  00020d2c  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000200c8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001db8f  00000000  00000000  000200f6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00006c37  00000000  00000000  0003dc85  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loc    00000b90  00000000  00000000  000448bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000bf8  00000000  00000000  00045450  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000002f0  00000000  00000000  00046048  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ac00  00000000  00000000  00046338  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00003480  00000000  00000000  00050f38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      0000003c  00000000  00000000  000543b8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000018f8  00000000  00000000  000543f4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_loclists 00004362  00000000  00000000  00055cec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_rnglists 0000069b  00000000  00000000  0005a04e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 000000ac  00000000  00000000  0005a6e9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 24 .stab         000000cc  00000000  00000000  0005a798  2**2
                  CONTENTS, READONLY, DEBUGGING
 25 .stabstr      000001b9  00000000  00000000  0005a864  2**0
                  CONTENTS, READONLY, DEBUGGING
SYMBOL TABLE:
08000000 l    d  .isr_vector	00000000 .isr_vector
080001c0 l    d  .text	00000000 .text
08004f50 l    d  .rodata	00000000 .rodata
08005d08 l    d  .ARM.extab	00000000 .ARM.extab
08005d08 l    d  .ARM	00000000 .ARM
08005d08 l    d  .preinit_array	00000000 .preinit_array
08005d08 l    d  .init_array	00000000 .init_array
08005d10 l    d  .fini_array	00000000 .fini_array
20000000 l    d  .data	00000000 .data
200000c8 l    d  .bss	00000000 .bss
20000d2c l    d  ._user_heap_stack	00000000 ._user_heap_stack
00000000 l    d  .ARM.attributes	00000000 .ARM.attributes
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_loclists	00000000 .debug_loclists
00000000 l    d  .debug_rnglists	00000000 .debug_rnglists
00000000 l    d  .debug_line_str	00000000 .debug_line_str
00000000 l    d  .stab	00000000 .stab
00000000 l    d  .stabstr	00000000 .stabstr
00000000 l    df *ABS*	00000000 startup_stm32l4s5xx.o
f1e0f85f l       *ABS*	00000000 BootRAM
08002cfc l       .text	00000000 LoopCopyDataInit
08002cf6 l       .text	00000000 CopyDataInit
08002d0e l       .text	00000000 LoopFillZerobss
08002d0a l       .text	00000000 FillZerobss
08002d1a l       .text	00000000 LoopForever
08002d34 l       .text	00000000 Infinite_Loop
00000000 l    df *ABS*	00000000 lib_a-strlen.o
00000000 l    df *ABS*	00000000 lib_a-memchr.o
00000000 l    df *ABS*	00000000 _arm_addsubdf3.o
00000000 l    df *ABS*	00000000 _arm_muldivdf3.o
00000000 l    df *ABS*	00000000 _arm_fixdfsi.o
00000000 l    df *ABS*	00000000 crtstuff.c
08004f38 l     O .text	00000000 __EH_FRAME_BEGIN__
08000a5c l     F .text	00000000 __do_global_dtors_aux
200000c8 l     O .bss	00000000 completed.1
08005d10 l     O .fini_array	00000000 __do_global_dtors_aux_fini_array_entry
08000a80 l     F .text	00000000 frame_dummy
200000cc l     O .bss	00000000 object.0
08005d08 l     O .init_array	00000000 __frame_dummy_init_array_entry
00000000 l    df *ABS*	00000000 mcu_mdriver.c
200000e8 l     O .bss	00000004 errors
20000000 l     O .data	0000005c tracestr
08000a9c l     F .text	00000020 stack_test
08000abc l     F .text	0000001a heap_test
200000ec l     O .bss	00000004 test_mem_use
08000f0c l     F .text	0000046c read_trace
080013ac l     F .text	00000210 eval_mm_valid
080015bc l     F .text	000001e4 eval_mm_util
08001378 l     F .text	00000032 free_trace
080017a0 l     F .text	00000268 printresults
08000d20 l     F .text	00000170 add_range
08001a70 l     F .text	00000048 malloc_error
08001a34 l     F .text	0000003c unix_error
08005470 l     O .rodata	0000000a __func__.0
08000e90 l     F .text	0000004a remove_range
08000eda l     F .text	00000032 clear_ranges
08001a08 l     F .text	0000002c app_error
00000000 l    df *ABS*	00000000 mcu_mlib.c
200004f0 l     O .bss	00000004 mem_start_brk
200004f4 l     O .bss	00000004 mem_brk
00000000 l    df *ABS*	00000000 mcu_mm.c
08001bcc l     F .text	0000003c extend_heap
00000000 l    df *ABS*	00000000 mcu_timer.c
08001e08 l     F .text	00000034 __NVIC_EnableIRQ
08001e3c l     F .text	00000050 __NVIC_SetPriority
200004f8 l     O .bss	00000004 systime
00000000 l    df *ABS*	00000000 mcu.c
200004fc l     O .bss	00000800 output_str
00000000 l    df *ABS*	00000000 mcu_request.c
20000d00 l     O .bss	00000010 tx_buffer
08002018 l     F .text	0000002c send
08002044 l     F .text	00000020 receive
00000000 l    df *ABS*	00000000 uart.c
080020fc l     F .text	00000064 uart_pin_setup
08002160 l     F .text	000000a4 uart_enable
00000000 l    df *ABS*	00000000 uart_dma.c
08002254 l     F .text	00000034 __NVIC_EnableIRQ
08002288 l     F .text	00000050 __NVIC_SetPriority
20000d10 l     O .bss	00000004 receiving
20000d14 l     O .bss	00000004 transmitting
00000000 l    df *ABS*	00000000 mcu_syscalls.c
00000000 l    df *ABS*	00000000 mcu_mpu.c
00000000 l    df *ABS*	00000000 mcu_init.c
080028c0 l     F .text	00000050 __NVIC_SetPriority
00000000 l    df *ABS*	00000000 system_stm32l4xx.c
00000000 l    df *ABS*	00000000 assert.c
00000000 l    df *ABS*	00000000 errno.c
00000000 l    df *ABS*	00000000 fprintf.c
00000000 l    df *ABS*	00000000 init.c
00000000 l    df *ABS*	00000000 memcpy-stub.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 nano-mallocr.c
08002e18 l     F .text	00000040 sbrk_aligned
00000000 l    df *ABS*	00000000 nano-vfprintf.c
08002f40 l     F .text	0000002e __sfputc_r
00000000 l    df *ABS*	00000000 sbrkr.c
00000000 l    df *ABS*	00000000 sprintf.c
00000000 l    df *ABS*	00000000 sscanf.c
00000000 l    df *ABS*	00000000 stdio.c
00000000 l    df *ABS*	00000000 strcat.c
00000000 l    df *ABS*	00000000 strerror.c
00000000 l    df *ABS*	00000000 u_strerr.c
00000000 l    df *ABS*	00000000 wbuf.c
00000000 l    df *ABS*	00000000 writer.c
00000000 l    df *ABS*	00000000 wsetup.c
00000000 l    df *ABS*	00000000 abort.c
00000000 l    df *ABS*	00000000 closer.c
00000000 l    df *ABS*	00000000 fflush.c
00000000 l    df *ABS*	00000000 findfp.c
08003a8c l     F .text	00000048 std
00000000 l    df *ABS*	00000000 fwalk.c
00000000 l    df *ABS*	00000000 lock.c
00000000 l    df *ABS*	00000000 lseekr.c
00000000 l    df *ABS*	00000000 makebuf.c
00000000 l    df *ABS*	00000000 memmove.c
00000000 l    df *ABS*	00000000 mlock.c
00000000 l    df *ABS*	00000000 nano-mallocr.c
00000000 l    df *ABS*	00000000 nano-mallocr.c
00000000 l    df *ABS*	00000000 nano-vfprintf.c
00000000 l    df *ABS*	00000000 nano-vfscanf.c
00000000 l    df *ABS*	00000000 nano-vfprintf_i.c
00000000 l    df *ABS*	00000000 nano-vfscanf_i.c
00000000 l    df *ABS*	00000000 readr.c
00000000 l    df *ABS*	00000000 sccl.c
00000000 l    df *ABS*	00000000 signal.c
00000000 l    df *ABS*	00000000 signalr.c
00000000 l    df *ABS*	00000000 strtol.c
08004be0 l     F .text	00000104 _strtol_l.constprop.0
00000000 l    df *ABS*	00000000 strtoul.c
08004ce8 l     F .text	000000e4 _strtoul_l.constprop.0
00000000 l    df *ABS*	00000000 ungetc.c
00000000 l    df *ABS*	00000000 fstatr.c
00000000 l    df *ABS*	00000000 isattyr.c
00000000 l    df *ABS*	00000000 nano-mallocr.c
00000000 l    df *ABS*	00000000 close.c
00000000 l    df *ABS*	00000000 fstat.c
00000000 l    df *ABS*	00000000 getpid.c
00000000 l    df *ABS*	00000000 isatty.c
00000000 l    df *ABS*	00000000 kill.c
00000000 l    df *ABS*	00000000 lseek.c
00000000 l    df *ABS*	00000000 read.c
00000000 l    df *ABS*	00000000 sbrk.c
20000d28 l     O .bss	00000004 heap_end.0
00000000 l    df *ABS*	00000000 write.c
00000000 l    df *ABS*	00000000 _exit.c
00000000 l    df *ABS*	00000000 crti.o
00000000 l    df *ABS*	00000000 crtn.o
00000000 l    df *ABS*	00000000 impure.c
20000068 l     O .data	00000060 impure_data
00000000 l    df *ABS*	00000000 ctype_.c
00000000 l    df *ABS*	00000000 reent.c
00000000 l    df *ABS*	00000000 
08005d14 l       .fini_array	00000000 __fini_array_end
08005d10 l       .fini_array	00000000 __fini_array_start
08005d0c l       .init_array	00000000 __init_array_end
08005d08 l       .preinit_array	00000000 __preinit_array_end
08005d08 l       .init_array	00000000 __init_array_start
08005d08 l       .preinit_array	00000000 __preinit_array_start
08002d34  w    F .text	00000002 RTC_Alarm_IRQHandler
08004e88 g     F .text	00000010 _malloc_usable_size_r
08002d34  w    F .text	00000002 EXTI2_IRQHandler
08004824 g     F .text	000000b4 _scanf_chars
08002d34  w    F .text	00000002 TIM8_TRG_COM_IRQHandler
080023a4 g     F .text	000000a0 uart_rx_start
08002d34  w    F .text	00000002 TIM8_CC_IRQHandler
08004e68 g     F .text	00000020 _isatty_r
08004eb8 g     F .text	00000010 _getpid
08003c7c g     F .text	00000024 _lseek_r
08002d34  w    F .text	00000002 DebugMon_Handler
08002710 g     F .text	0000000c sys_free
0800058c g     F .text	0000005a .hidden __floatdidf
08004bb8 g     F .text	00000024 _kill_r
08002d34  w    F .text	00000002 TIM1_CC_IRQHandler
08002d34  w    F .text	00000002 TSC_IRQHandler
08003306 g     F .text	00000024 __sseek
08003b3c g     F .text	00000070 __sinit
08002064 g     F .text	0000000e mem_req_setup
08003734 g     F .text	000000a4 __swbuf_r
08002910 g     F .text	00000048 HardFault_Handler
08003ae0 g     F .text	0000002c __sfmoreglue
08003dac g     F .text	0000000c __malloc_unlock
08002390 g     F .text	00000014 uart_tx_wait
00000400 g       *ABS*	00000000 _Min_Stack_Size
20000cfc g     O .bss	00000004 output_offset
08002204 g     F .text	0000003c uart_baud_gen
0800371c g     F .text	00000014 strerror
08002d34  w    F .text	00000002 SysTick_Handler
08003d6c g     F .text	00000034 memmove
08002d34  w    F .text	00000002 TAMP_STAMP_IRQHandler
08005d18 g       *ABS*	00000000 _sidata
08002d34  w    F .text	00000002 PendSV_Handler
08002d34  w    F .text	00000002 NMI_Handler
08005d08 g       .ARM	00000000 __exidx_end
08001d50 g     F .text	0000008c mm_realloc
08002d34  w    F .text	00000002 EXTI3_IRQHandler
080020b8 g     F .text	00000044 uart_receive
08002d74 g     F .text	0000000c __errno
08002d34  w    F .text	00000002 LPTIM2_IRQHandler
08002d34  w    F .text	00000002 DFSDM1_FLT1_IRQHandler
08004e44 g     F .text	00000024 _fstat_r
20000d24 g     O .bss	00000004 errno
080048d8 g     F .text	000001e8 _scanf_i
080032ca g     F .text	00000004 __seofread
08004f50 g       .text	00000000 _etext
200000c8 g       .bss	00000000 _sbss
08002d34  w    F .text	00000002 GFXMMU_IRQHandler
08002d34  w    F .text	00000002 I2C3_ER_IRQHandler
08002d34  w    F .text	00000002 DFSDM1_FLT2_IRQHandler
08001fd8 g     F .text	0000000c loop
08001f30 g     F .text	0000000c get_time
08002dec g     F .text	0000001c memcpy
08002444 g     F .text	00000014 uart_rx_wait
200000e4 g     O .bss	00000004 verbose
08001c68 g     F .text	000000b8 mm_malloc
08003ad4 g     F .text	0000000c _cleanup_r
08003f64 g     F .text	000001fc _svfprintf_r
08000514 g     F .text	00000022 .hidden __floatsidf
08002d34  w    F .text	00000002 EXTI0_IRQHandler
08002d34  w    F .text	00000002 I2C2_EV_IRQHandler
08002d34  w    F .text	00000002 CAN1_RX0_IRQHandler
08002d34  w    F .text	00000002 FPU_IRQHandler
08003350 g     F .text	000003cc _strerror_r
20000060 g     O .data	00000004 SystemCoreClock
08002d34  w    F .text	00000002 TIM1_UP_TIM16_IRQHandler
08004b56 g     F .text	00000050 _raise_r
08004ea8 g     F .text	00000010 _fstat
08002d38 g     F .text	0000003c __assert_func
08002d34  w    F .text	00000002 UsageFault_Handler
08002d34  w    F .text	00000002 LTDC_ER_IRQHandler
080041da g     F .text	0000003a __ssrefill_r
08004bdc g     F .text	00000004 _getpid_r
200000c8 g       .bss	00000000 __bss_start__
080004f4 g     F .text	0000001e .hidden __aeabi_ui2d
20000000 g       .data	00000000 _sdata
08002d34  w    F .text	00000002 SPI1_IRQHandler
08002d34  w    F .text	00000002 OCTOSPI1_IRQHandler
08000270 g     F .text	00000000 .hidden __aeabi_drsub
080031f0 g     F .text	00000020 _sbrk_r
08002094 g     F .text	00000022 req_receive
08002d34  w    F .text	00000002 TIM6_DAC_IRQHandler
08004ac0 g     F .text	00000024 _read_r
200000f0 g     O .bss	00000400 msg
08002d34  w    F .text	00000002 DCMI_IRQHandler
08000538 g     F .text	00000042 .hidden __extendsfdf2
08004214 g     F .text	000002f0 __ssvfscanf_r
08002d34  w    F .text	00000002 TIM8_UP_IRQHandler
0800083c g     F .text	000001d0 .hidden __aeabi_ddiv
0800027c g     F .text	00000276 .hidden __adddf3
08005d08 g       .ARM	00000000 __exidx_start
080005e8 g     F .text	00000254 .hidden __aeabi_dmul
08004ec8 g     F .text	00000010 _isatty
20000d22 g     O .bss	00000001 __lock___sinit_recursive_mutex
080054b8 g     O .rodata	00000004 _global_impure_ptr
08003e50 g     F .text	0000005e _realloc_r
08002da4 g     F .text	00000048 __libc_init_array
08002d34  w    F .text	00000002 OCTOSPI2_IRQHandler
08002d34  w    F .text	00000002 DMA2_Channel2_IRQHandler
08002d34  w    F .text	00000002 DMA1_Channel4_IRQHandler
08002d34  w    F .text	00000002 SAI2_IRQHandler
080038d8 g     F .text	0000000e abort
080004f4 g     F .text	0000001e .hidden __floatunsidf
08002d34  w    F .text	00000002 ADC1_IRQHandler
08004f08 g     F .text	0000001c _sbrk
08002d34  w    F .text	00000002 DFSDM1_FLT3_IRQHandler
08004f38 g     F .text	00000000 _init
08002514 g     F .text	000001e8 SVC_Handler_Main
08001ddc g     F .text	0000002c mm_finish
08002d34  w    F .text	00000002 USART3_IRQHandler
080022d8 g     F .text	000000b8 uart_tx_start
08001fe4 g     F .text	00000034 var_print
20000d2c g       .bss	00000000 _ebss
08002d34  w    F .text	00000002 DMA1_Channel7_IRQHandler
08002ce4  w    F .text	00000038 Reset_Handler
08002d34  w    F .text	00000002 CAN1_RX1_IRQHandler
08000a0c g     F .text	0000004e .hidden __fixdfsi
08001b0c g     F .text	00000090 mem_sbrk
08001ab8 g     F .text	00000054 mem_init
08002072 g     F .text	00000022 req_send
08002d34  w    F .text	00000002 UART5_IRQHandler
20000d20 g     O .bss	00000001 __lock___malloc_recursive_mutex
08001f3c g     F .text	0000009c timer_init
080029b8 g     F .text	00000040 led_on
08002d80 g     F .text	00000024 fprintf
08002d34  w    F .text	00000002 TIM4_IRQHandler
0800027c g     F .text	00000276 .hidden __aeabi_dadd
08003332 g     F .text	0000001e strcat
08002d34  w    F .text	00000002 DMA2_Channel1_IRQHandler
0800057c g     F .text	0000006a .hidden __aeabi_ul2d
08005b64 g     O .rodata	00000020 __sf_fake_stderr
20000d30 g       ._user_heap_stack	00000000 end
08002998 g     F .text	00000020 memfault_init
08002d34  w    F .text	00000002 I2C1_EV_IRQHandler
08003c7a g     F .text	00000002 __retarget_lock_release_recursive
08003eae g     F .text	000000b4 __ssputs_r
08002d34  w    F .text	00000002 DMAMUX1_OVR_IRQHandler
08002d34  w    F .text	00000002 DMA1_Channel6_IRQHandler
08002f6e g     F .text	00000024 __sfputs_r
08002240 g     F .text	00000012 uart_init
08002d34  w    F .text	00000002 UART4_IRQHandler
08002d34  w    F .text	00000002 DMA2_Channel4_IRQHandler
08003b0c g     F .text	0000000c __sfp_lock_acquire
080001d0 g     F .text	00000000 memchr
20000d2c g       .bss	00000000 __bss_end__
08001ba8 g     F .text	0000000c mem_heap_hi
08003db8 g     F .text	00000098 _free_r
08001ecc g     F .text	00000064 TIM3_IRQHandler
08002d34  w    F .text	00000002 RCC_IRQHandler
2000005c g     O .data	00000004 sp_reset
00000200 g       *ABS*	00000000 _Min_Heap_Size
08002484 g     F .text	0000003c DMA1_Channel1_IRQHandler
08004160 g     F .text	0000007a _sungetc_r
08000278 g     F .text	0000027a .hidden __aeabi_dsub
08002d34 g       .text	00000002 Default_Handler
08002d34  w    F .text	00000002 DMA2_Channel7_IRQHandler
080026fc g     F .text	00000006 sys_mm_init
08003730 g     F .text	00000004 _user_strerror
0800057c g     F .text	0000006a .hidden __floatundidf
08004ee8 g     F .text	00000010 _lseek
08002d34  w    F .text	00000002 EXTI15_10_IRQHandler
08002b18 g     F .text	000001cc set_sysclk_to_120
08004dcc g     F .text	00000004 _strtoul_r
08002d34  w    F .text	00000002 TIM7_IRQHandler
08002d34  w    F .text	00000002 SDMMC1_IRQHandler
080038e8 g     F .text	00000020 _close_r
08000514 g     F .text	00000022 .hidden __aeabi_i2d
08002d34  w    F .text	00000002 TIM5_IRQHandler
08002732 g     F .text	00000008 sys_get_time
08002d34  w    F .text	00000002 I2C3_EV_IRQHandler
0800271c g     F .text	00000010 sys_realloc
08003250 g     F .text	00000058 sscanf
080037fc g     F .text	000000dc __swsetup_r
08002d34  w    F .text	00000002 EXTI9_5_IRQHandler
0800083c g     F .text	000001d0 .hidden __divdf3
08003bac g     F .text	0000008c __sfp
08002d34  w    F .text	00000002 RTC_WKUP_IRQHandler
08003b30 g     F .text	0000000c __sinit_lock_release
08002d34  w    F .text	00000002 LTDC_IRQHandler
080005e8 g     F .text	00000254 .hidden __muldf3
080032a8 g     F .text	00000022 __sread
080024c0 g     F .text	0000003c uart_dma_init
08001c08 g     F .text	00000060 mm_init
08003da0 g     F .text	0000000c __malloc_lock
08002d34  w    F .text	00000002 PVD_PVM_IRQHandler
08003a14 g     F .text	00000078 _fflush_r
08001bb4 g     F .text	00000018 mem_heapsize
08001d20 g     F .text	00000030 mm_free
08002d34  w    F .text	00000002 SPI2_IRQHandler
08005b84 g     O .rodata	00000020 __sf_fake_stdin
08003c78 g     F .text	00000002 __retarget_lock_acquire_recursive
08002e08 g     F .text	00000010 memset
08002958 g     F .text	00000040 MemManage_Handler
08000ad8 g     F .text	00000248 main
08003c76 g     F .text	00000002 __retarget_lock_init_recursive
08002d34  w    F .text	00000002 CAN1_TX_IRQHandler
080024fc g     F .text	00000016 SVC_Handler
0800332a g     F .text	00000008 __sclose
08002d34  w    F .text	00000002 DMA2_Channel5_IRQHandler
08002ab0 g     F .text	0000001c mcu_init
08002702 g     F .text	0000000e sys_malloc
08004ce4 g     F .text	00000004 _strtol_r
08002e58 g     F .text	000000e8 _malloc_r
0800058c g     F .text	0000005a .hidden __aeabi_l2d
08004dd0 g     F .text	00000074 __submore
08002d34  w    F .text	00000002 DMA1_Channel5_IRQHandler
08002d34  w    F .text	00000002 EXTI4_IRQHandler
08003250 g     F .text	00000058 siscanf
08002acc g     F .text	0000004c SystemInit
08002d34  w    F .text	00000002 RNG_IRQHandler
08004f44 g     F .text	00000000 _fini
08002d34  w    F .text	00000002 TIM1_TRG_COM_TIM17_IRQHandler
08003210 g     F .text	00000040 sprintf
080037d8 g     F .text	00000024 _write_r
080029f8 g     F .text	00000040 led_off
08002d34  w    F .text	00000002 DMA1_Channel3_IRQHandler
08002d34  w    F .text	00000002 COMP_IRQHandler
08004504 g     F .text	000000da _printf_common
20000064 g     O .data	00000004 _impure_ptr
08003908 g     F .text	0000010c __sflush_r
08002d34  w    F .text	00000002 HASH_CRS_IRQHandler
08003f64 g     F .text	000001fc _svfiprintf_r
08002d34  w    F .text	00000002 WWDG_IRQHandler
0800273c g     F .text	000000cc proc_update
08002d34  w    F .text	00000002 I2C4_EV_IRQHandler
08002d34  w    F .text	00000002 LPUART1_IRQHandler
08002d34  w    F .text	00000002 DMA2_Channel6_IRQHandler
08001e8c g     F .text	00000040 TIM2_IRQHandler
08002a38 g     F .text	00000078 led_init
08002808 g     F .text	000000b8 mpu_init
08004214 g     F .text	000002f0 __ssvfiscanf_r
08002d34  w    F .text	00000002 DMA2D_IRQHandler
08003ca0 g     F .text	0000004c __swhatbuf_r
200a0000 g       .isr_vector	00000000 _estack
08002d34  w    F .text	00000002 EXTI1_IRQHandler
08004f24 g     F .text	00000010 _write
200000c8 g       .data	00000000 _edata
08002d34  w    F .text	00000002 AES_IRQHandler
08001b9c g     F .text	0000000c mem_heap_lo
08002d34  w    F .text	00000002 USART2_IRQHandler
080032ce g     F .text	00000038 __swrite
08002d34  w    F .text	00000002 DFSDM1_FLT0_IRQHandler
08002d80 g     F .text	00000024 fiprintf
08002f94 g     F .text	0000025c _vfiprintf_r
08000000 g     O .isr_vector	00000000 g_pfnVectors
08003c38 g     F .text	0000003e _fwalk_reent
08000a0c g     F .text	0000004e .hidden __aeabi_d2iz
08004ed8 g     F .text	00000010 _kill
0800272c g     F .text	00000006 sys_mm_finish
08002d34  w    F .text	00000002 I2C2_ER_IRQHandler
08002458 g     F .text	0000002c DMA1_Channel2_IRQHandler
08003b18 g     F .text	0000000c __sfp_lock_release
08005ba4 g     O .rodata	00000020 __sf_fake_stdout
08003210 g     F .text	00000040 siprintf
08004ae4 g     F .text	00000072 __sccl
08002d34  w    F .text	00000002 TIM8_BRK_IRQHandler
08005c01 g     O .rodata	00000101 _ctype_
08004ef8 g     F .text	00000010 _read
08002d34  w    F .text	00000002 CAN1_SCE_IRQHandler
08002d34  w    F .text	00000002 FLASH_IRQHandler
08004f34 g     F .text	00000002 _exit
08002d34  w    F .text	00000002 BusFault_Handler
08002d34  w    F .text	00000002 USART1_IRQHandler
08003cec g     F .text	00000080 __smakebuf_r
080001c0 g     F .text	00000010 strlen
08002d34  w    F .text	00000002 OTG_FS_IRQHandler
080045e0 g     F .text	00000244 _printf_i
08002d34  w    F .text	00000002 SPI3_IRQHandler
20000d1c g     O .bss	00000004 __malloc_sbrk_start
08002d34  w    F .text	00000002 I2C1_ER_IRQHandler
08002d34  w    F .text	00000002 FMC_IRQHandler
08000538 g     F .text	00000042 .hidden __aeabi_f2d
20000d18 g     O .bss	00000004 __malloc_free_list
08002d34  w    F .text	00000002 LPTIM1_IRQHandler
08000278 g     F .text	0000027a .hidden __subdf3
08002f94 g     F .text	0000025c _vfprintf_r
08002d34  w    F .text	00000002 I2C4_ER_IRQHandler
08002d34  w    F .text	00000002 SAI1_IRQHandler
20000d21 g     O .bss	00000001 __lock___sfp_recursive_mutex
08004e98 g     F .text	00000010 _close
08004ba8 g     F .text	00000010 raise
08003b24 g     F .text	0000000c __sinit_lock_acquire
08002d34  w    F .text	00000002 DMA2_Channel3_IRQHandler
08002d34  w    F .text	00000002 TIM1_BRK_TIM15_IRQHandler



Disassembly of section .text:

080001c0 <strlen>:
 80001c0:	4603      	mov	r3, r0
 80001c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001c6:	2a00      	cmp	r2, #0
 80001c8:	d1fb      	bne.n	80001c2 <strlen+0x2>
 80001ca:	1a18      	subs	r0, r3, r0
 80001cc:	3801      	subs	r0, #1
 80001ce:	4770      	bx	lr

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	; 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	3c01      	subs	r4, #1
 80003ac:	bf28      	it	cs
 80003ae:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003b2:	d2e9      	bcs.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800055a:	bf08      	it	eq
 800055c:	4770      	bxeq	lr
 800055e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000562:	bf04      	itt	eq
 8000564:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000568:	4770      	bxeq	lr
 800056a:	b530      	push	{r4, r5, lr}
 800056c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000570:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000574:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000578:	e71c      	b.n	80003b4 <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_ul2d>:
 800057c:	ea50 0201 	orrs.w	r2, r0, r1
 8000580:	bf08      	it	eq
 8000582:	4770      	bxeq	lr
 8000584:	b530      	push	{r4, r5, lr}
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	e00a      	b.n	80005a2 <__aeabi_l2d+0x16>

0800058c <__aeabi_l2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800059a:	d502      	bpl.n	80005a2 <__aeabi_l2d+0x16>
 800059c:	4240      	negs	r0, r0
 800059e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005a2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005a6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ae:	f43f aed8 	beq.w	8000362 <__adddf3+0xe6>
 80005b2:	f04f 0203 	mov.w	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80005d2:	fa20 f002 	lsr.w	r0, r0, r2
 80005d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005da:	ea40 000e 	orr.w	r0, r0, lr
 80005de:	fa21 f102 	lsr.w	r1, r1, r2
 80005e2:	4414      	add	r4, r2
 80005e4:	e6bd      	b.n	8000362 <__adddf3+0xe6>
 80005e6:	bf00      	nop

080005e8 <__aeabi_dmul>:
 80005e8:	b570      	push	{r4, r5, r6, lr}
 80005ea:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005ee:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005f6:	bf1d      	ittte	ne
 80005f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005fc:	ea94 0f0c 	teqne	r4, ip
 8000600:	ea95 0f0c 	teqne	r5, ip
 8000604:	f000 f8de 	bleq	80007c4 <__aeabi_dmul+0x1dc>
 8000608:	442c      	add	r4, r5
 800060a:	ea81 0603 	eor.w	r6, r1, r3
 800060e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000612:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000616:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800061a:	bf18      	it	ne
 800061c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000620:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000624:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000628:	d038      	beq.n	800069c <__aeabi_dmul+0xb4>
 800062a:	fba0 ce02 	umull	ip, lr, r0, r2
 800062e:	f04f 0500 	mov.w	r5, #0
 8000632:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000636:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800063a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800063e:	f04f 0600 	mov.w	r6, #0
 8000642:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000646:	f09c 0f00 	teq	ip, #0
 800064a:	bf18      	it	ne
 800064c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000650:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000654:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000658:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800065c:	d204      	bcs.n	8000668 <__aeabi_dmul+0x80>
 800065e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000662:	416d      	adcs	r5, r5
 8000664:	eb46 0606 	adc.w	r6, r6, r6
 8000668:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800066c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000670:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000674:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000678:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800067c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000680:	bf88      	it	hi
 8000682:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000686:	d81e      	bhi.n	80006c6 <__aeabi_dmul+0xde>
 8000688:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800068c:	bf08      	it	eq
 800068e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000692:	f150 0000 	adcs.w	r0, r0, #0
 8000696:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006a0:	ea46 0101 	orr.w	r1, r6, r1
 80006a4:	ea40 0002 	orr.w	r0, r0, r2
 80006a8:	ea81 0103 	eor.w	r1, r1, r3
 80006ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b0:	bfc2      	ittt	gt
 80006b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	popgt	{r4, r5, r6, pc}
 80006bc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006c0:	f04f 0e00 	mov.w	lr, #0
 80006c4:	3c01      	subs	r4, #1
 80006c6:	f300 80ab 	bgt.w	8000820 <__aeabi_dmul+0x238>
 80006ca:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ce:	bfde      	ittt	le
 80006d0:	2000      	movle	r0, #0
 80006d2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006d6:	bd70      	pople	{r4, r5, r6, pc}
 80006d8:	f1c4 0400 	rsb	r4, r4, #0
 80006dc:	3c20      	subs	r4, #32
 80006de:	da35      	bge.n	800074c <__aeabi_dmul+0x164>
 80006e0:	340c      	adds	r4, #12
 80006e2:	dc1b      	bgt.n	800071c <__aeabi_dmul+0x134>
 80006e4:	f104 0414 	add.w	r4, r4, #20
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f305 	lsl.w	r3, r0, r5
 80006f0:	fa20 f004 	lsr.w	r0, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000700:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000704:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000708:	fa21 f604 	lsr.w	r6, r1, r4
 800070c:	eb42 0106 	adc.w	r1, r2, r6
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 040c 	rsb	r4, r4, #12
 8000720:	f1c4 0520 	rsb	r5, r4, #32
 8000724:	fa00 f304 	lsl.w	r3, r0, r4
 8000728:	fa20 f005 	lsr.w	r0, r0, r5
 800072c:	fa01 f204 	lsl.w	r2, r1, r4
 8000730:	ea40 0002 	orr.w	r0, r0, r2
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000738:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800073c:	f141 0100 	adc.w	r1, r1, #0
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 0520 	rsb	r5, r4, #32
 8000750:	fa00 f205 	lsl.w	r2, r0, r5
 8000754:	ea4e 0e02 	orr.w	lr, lr, r2
 8000758:	fa20 f304 	lsr.w	r3, r0, r4
 800075c:	fa01 f205 	lsl.w	r2, r1, r5
 8000760:	ea43 0302 	orr.w	r3, r3, r2
 8000764:	fa21 f004 	lsr.w	r0, r1, r4
 8000768:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800076c:	fa21 f204 	lsr.w	r2, r1, r4
 8000770:	ea20 0002 	bic.w	r0, r0, r2
 8000774:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000778:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800077c:	bf08      	it	eq
 800077e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000782:	bd70      	pop	{r4, r5, r6, pc}
 8000784:	f094 0f00 	teq	r4, #0
 8000788:	d10f      	bne.n	80007aa <__aeabi_dmul+0x1c2>
 800078a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800078e:	0040      	lsls	r0, r0, #1
 8000790:	eb41 0101 	adc.w	r1, r1, r1
 8000794:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000798:	bf08      	it	eq
 800079a:	3c01      	subeq	r4, #1
 800079c:	d0f7      	beq.n	800078e <__aeabi_dmul+0x1a6>
 800079e:	ea41 0106 	orr.w	r1, r1, r6
 80007a2:	f095 0f00 	teq	r5, #0
 80007a6:	bf18      	it	ne
 80007a8:	4770      	bxne	lr
 80007aa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ae:	0052      	lsls	r2, r2, #1
 80007b0:	eb43 0303 	adc.w	r3, r3, r3
 80007b4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3d01      	subeq	r5, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1c6>
 80007be:	ea43 0306 	orr.w	r3, r3, r6
 80007c2:	4770      	bx	lr
 80007c4:	ea94 0f0c 	teq	r4, ip
 80007c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007cc:	bf18      	it	ne
 80007ce:	ea95 0f0c 	teqne	r5, ip
 80007d2:	d00c      	beq.n	80007ee <__aeabi_dmul+0x206>
 80007d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d8:	bf18      	it	ne
 80007da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007de:	d1d1      	bne.n	8000784 <__aeabi_dmul+0x19c>
 80007e0:	ea81 0103 	eor.w	r1, r1, r3
 80007e4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e8:	f04f 0000 	mov.w	r0, #0
 80007ec:	bd70      	pop	{r4, r5, r6, pc}
 80007ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f2:	bf06      	itte	eq
 80007f4:	4610      	moveq	r0, r2
 80007f6:	4619      	moveq	r1, r3
 80007f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fc:	d019      	beq.n	8000832 <__aeabi_dmul+0x24a>
 80007fe:	ea94 0f0c 	teq	r4, ip
 8000802:	d102      	bne.n	800080a <__aeabi_dmul+0x222>
 8000804:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000808:	d113      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800080a:	ea95 0f0c 	teq	r5, ip
 800080e:	d105      	bne.n	800081c <__aeabi_dmul+0x234>
 8000810:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000814:	bf1c      	itt	ne
 8000816:	4610      	movne	r0, r2
 8000818:	4619      	movne	r1, r3
 800081a:	d10a      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800081c:	ea81 0103 	eor.w	r1, r1, r3
 8000820:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000824:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000828:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800082c:	f04f 0000 	mov.w	r0, #0
 8000830:	bd70      	pop	{r4, r5, r6, pc}
 8000832:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000836:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800083a:	bd70      	pop	{r4, r5, r6, pc}

0800083c <__aeabi_ddiv>:
 800083c:	b570      	push	{r4, r5, r6, lr}
 800083e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000842:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000846:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800084a:	bf1d      	ittte	ne
 800084c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000850:	ea94 0f0c 	teqne	r4, ip
 8000854:	ea95 0f0c 	teqne	r5, ip
 8000858:	f000 f8a7 	bleq	80009aa <__aeabi_ddiv+0x16e>
 800085c:	eba4 0405 	sub.w	r4, r4, r5
 8000860:	ea81 0e03 	eor.w	lr, r1, r3
 8000864:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000868:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800086c:	f000 8088 	beq.w	8000980 <__aeabi_ddiv+0x144>
 8000870:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000874:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000878:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800087c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000880:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000884:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000888:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800088c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000890:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000894:	429d      	cmp	r5, r3
 8000896:	bf08      	it	eq
 8000898:	4296      	cmpeq	r6, r2
 800089a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800089e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008a2:	d202      	bcs.n	80008aa <__aeabi_ddiv+0x6e>
 80008a4:	085b      	lsrs	r3, r3, #1
 80008a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008aa:	1ab6      	subs	r6, r6, r2
 80008ac:	eb65 0503 	sbc.w	r5, r5, r3
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ba:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000918:	ea55 0e06 	orrs.w	lr, r5, r6
 800091c:	d018      	beq.n	8000950 <__aeabi_ddiv+0x114>
 800091e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000922:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000926:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800092a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800092e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000932:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000936:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800093a:	d1c0      	bne.n	80008be <__aeabi_ddiv+0x82>
 800093c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000940:	d10b      	bne.n	800095a <__aeabi_ddiv+0x11e>
 8000942:	ea41 0100 	orr.w	r1, r1, r0
 8000946:	f04f 0000 	mov.w	r0, #0
 800094a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800094e:	e7b6      	b.n	80008be <__aeabi_ddiv+0x82>
 8000950:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000954:	bf04      	itt	eq
 8000956:	4301      	orreq	r1, r0
 8000958:	2000      	moveq	r0, #0
 800095a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800095e:	bf88      	it	hi
 8000960:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000964:	f63f aeaf 	bhi.w	80006c6 <__aeabi_dmul+0xde>
 8000968:	ebb5 0c03 	subs.w	ip, r5, r3
 800096c:	bf04      	itt	eq
 800096e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000972:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000976:	f150 0000 	adcs.w	r0, r0, #0
 800097a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800097e:	bd70      	pop	{r4, r5, r6, pc}
 8000980:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000984:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000988:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800098c:	bfc2      	ittt	gt
 800098e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000992:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000996:	bd70      	popgt	{r4, r5, r6, pc}
 8000998:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800099c:	f04f 0e00 	mov.w	lr, #0
 80009a0:	3c01      	subs	r4, #1
 80009a2:	e690      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009a4:	ea45 0e06 	orr.w	lr, r5, r6
 80009a8:	e68d      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009aa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ae:	ea94 0f0c 	teq	r4, ip
 80009b2:	bf08      	it	eq
 80009b4:	ea95 0f0c 	teqeq	r5, ip
 80009b8:	f43f af3b 	beq.w	8000832 <__aeabi_dmul+0x24a>
 80009bc:	ea94 0f0c 	teq	r4, ip
 80009c0:	d10a      	bne.n	80009d8 <__aeabi_ddiv+0x19c>
 80009c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009c6:	f47f af34 	bne.w	8000832 <__aeabi_dmul+0x24a>
 80009ca:	ea95 0f0c 	teq	r5, ip
 80009ce:	f47f af25 	bne.w	800081c <__aeabi_dmul+0x234>
 80009d2:	4610      	mov	r0, r2
 80009d4:	4619      	mov	r1, r3
 80009d6:	e72c      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009d8:	ea95 0f0c 	teq	r5, ip
 80009dc:	d106      	bne.n	80009ec <__aeabi_ddiv+0x1b0>
 80009de:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009e2:	f43f aefd 	beq.w	80007e0 <__aeabi_dmul+0x1f8>
 80009e6:	4610      	mov	r0, r2
 80009e8:	4619      	mov	r1, r3
 80009ea:	e722      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009f6:	f47f aec5 	bne.w	8000784 <__aeabi_dmul+0x19c>
 80009fa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009fe:	f47f af0d 	bne.w	800081c <__aeabi_dmul+0x234>
 8000a02:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a06:	f47f aeeb 	bne.w	80007e0 <__aeabi_dmul+0x1f8>
 8000a0a:	e712      	b.n	8000832 <__aeabi_dmul+0x24a>

08000a0c <__aeabi_d2iz>:
 8000a0c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a10:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a14:	d215      	bcs.n	8000a42 <__aeabi_d2iz+0x36>
 8000a16:	d511      	bpl.n	8000a3c <__aeabi_d2iz+0x30>
 8000a18:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a1c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a20:	d912      	bls.n	8000a48 <__aeabi_d2iz+0x3c>
 8000a22:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a26:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a2a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a2e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a32:	fa23 f002 	lsr.w	r0, r3, r2
 8000a36:	bf18      	it	ne
 8000a38:	4240      	negne	r0, r0
 8000a3a:	4770      	bx	lr
 8000a3c:	f04f 0000 	mov.w	r0, #0
 8000a40:	4770      	bx	lr
 8000a42:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a46:	d105      	bne.n	8000a54 <__aeabi_d2iz+0x48>
 8000a48:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a4c:	bf08      	it	eq
 8000a4e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a52:	4770      	bx	lr
 8000a54:	f04f 0000 	mov.w	r0, #0
 8000a58:	4770      	bx	lr
 8000a5a:	bf00      	nop

08000a5c <__do_global_dtors_aux>:
 8000a5c:	b510      	push	{r4, lr}
 8000a5e:	4c05      	ldr	r4, [pc, #20]	; (8000a74 <__do_global_dtors_aux+0x18>)
 8000a60:	7823      	ldrb	r3, [r4, #0]
 8000a62:	b933      	cbnz	r3, 8000a72 <__do_global_dtors_aux+0x16>
 8000a64:	4b04      	ldr	r3, [pc, #16]	; (8000a78 <__do_global_dtors_aux+0x1c>)
 8000a66:	b113      	cbz	r3, 8000a6e <__do_global_dtors_aux+0x12>
 8000a68:	4804      	ldr	r0, [pc, #16]	; (8000a7c <__do_global_dtors_aux+0x20>)
 8000a6a:	f3af 8000 	nop.w
 8000a6e:	2301      	movs	r3, #1
 8000a70:	7023      	strb	r3, [r4, #0]
 8000a72:	bd10      	pop	{r4, pc}
 8000a74:	200000c8 	.word	0x200000c8
 8000a78:	00000000 	.word	0x00000000
 8000a7c:	08004f38 	.word	0x08004f38

08000a80 <frame_dummy>:
 8000a80:	b508      	push	{r3, lr}
 8000a82:	4b03      	ldr	r3, [pc, #12]	; (8000a90 <frame_dummy+0x10>)
 8000a84:	b11b      	cbz	r3, 8000a8e <frame_dummy+0xe>
 8000a86:	4903      	ldr	r1, [pc, #12]	; (8000a94 <frame_dummy+0x14>)
 8000a88:	4803      	ldr	r0, [pc, #12]	; (8000a98 <frame_dummy+0x18>)
 8000a8a:	f3af 8000 	nop.w
 8000a8e:	bd08      	pop	{r3, pc}
 8000a90:	00000000 	.word	0x00000000
 8000a94:	200000cc 	.word	0x200000cc
 8000a98:	08004f38 	.word	0x08004f38

08000a9c <stack_test>:

// Test file string
static char tracestr[] = TESTSTRING;

// Test for stack overflow
static void stack_test(void) {
 8000a9c:	b500      	push	{lr}
 8000a9e:	b0a1      	sub	sp, #132	; 0x84
	char buffer_array[KB/8] = {0};
 8000aa0:	2300      	movs	r3, #0
 8000aa2:	9300      	str	r3, [sp, #0]
 8000aa4:	ab01      	add	r3, sp, #4
 8000aa6:	227c      	movs	r2, #124	; 0x7c
 8000aa8:	2100      	movs	r1, #0
 8000aaa:	4618      	mov	r0, r3
 8000aac:	f002 f9ac 	bl	8002e08 <memset>
	stack_test();
 8000ab0:	f7ff fff4 	bl	8000a9c <stack_test>
}
 8000ab4:	bf00      	nop
 8000ab6:	b021      	add	sp, #132	; 0x84
 8000ab8:	f85d fb04 	ldr.w	pc, [sp], #4

08000abc <heap_test>:

// Test for stack overflow
static void heap_test(void) {
 8000abc:	b508      	push	{r3, lr}
	while(1) {
		if(!sys_malloc(10*KB)){
 8000abe:	f44f 5020 	mov.w	r0, #10240	; 0x2800
 8000ac2:	f001 fe1e 	bl	8002702 <sys_malloc>
 8000ac6:	4603      	mov	r3, r0
 8000ac8:	2b00      	cmp	r3, #0
 8000aca:	d1f8      	bne.n	8000abe <heap_test+0x2>
			sys_mm_finish();
 8000acc:	f001 fe2e 	bl	800272c <sys_mm_finish>
			loop();
 8000ad0:	f001 fa82 	bl	8001fd8 <loop>
		if(!sys_malloc(10*KB)){
 8000ad4:	e7f3      	b.n	8000abe <heap_test+0x2>
	...

08000ad8 <main>:

/**************
 * Main routine
 **************/
int main(void)
{
 8000ad8:	b500      	push	{lr}
 8000ada:	b0a3      	sub	sp, #140	; 0x8c
    int i=0;
 8000adc:	2300      	movs	r3, #0
 8000ade:	9320      	str	r3, [sp, #128]	; 0x80
    int num_tracefiles = 0;    /* the number of traces in that array */
 8000ae0:	2300      	movs	r3, #0
 8000ae2:	931f      	str	r3, [sp, #124]	; 0x7c
    trace_t *trace = NULL;     /* stores a single trace file in memory */
 8000ae4:	2300      	movs	r3, #0
 8000ae6:	931e      	str	r3, [sp, #120]	; 0x78
    range_t *ranges = NULL;    /* keeps track of block extents for one trace */
 8000ae8:	2300      	movs	r3, #0
 8000aea:	9308      	str	r3, [sp, #32]
    //speed_t speed_params;      /* input parameters to the xx_speed routines */ 
	
	// Test start and end time
	size_t start_time, end_time;

    int autograder = 0;  /* If set, emit summary info for autograder (-g) */
 8000aec:	2300      	movs	r3, #0
 8000aee:	931d      	str	r3, [sp, #116]	; 0x74
	int p1_int;
	int p2_int;
	int perfindex_int;

    /* Initialize the simulated memory system in memlib.c */
	sys_mm_init();
 8000af0:	f001 fe04 	bl	80026fc <sys_mm_init>
	start_time = sys_get_time();
 8000af4:	f001 fe1d 	bl	8002732 <sys_get_time>
 8000af8:	901c      	str	r0, [sp, #112]	; 0x70

    /* Evaluate student's mm malloc package using the K-best scheme */
	trace = read_trace();
 8000afa:	f000 fa07 	bl	8000f0c <read_trace>
 8000afe:	901e      	str	r0, [sp, #120]	; 0x78
	mm_stats.ops = trace->num_ops;
 8000b00:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8000b02:	689b      	ldr	r3, [r3, #8]
 8000b04:	4618      	mov	r0, r3
 8000b06:	f7ff fd05 	bl	8000514 <__aeabi_i2d>
 8000b0a:	4602      	mov	r2, r0
 8000b0c:	460b      	mov	r3, r1
 8000b0e:	e9cd 2300 	strd	r2, r3, [sp]
	if (verbose > 1) {
 8000b12:	4b75      	ldr	r3, [pc, #468]	; (8000ce8 <main+0x210>)
 8000b14:	681b      	ldr	r3, [r3, #0]
 8000b16:	2b01      	cmp	r3, #1
 8000b18:	dd06      	ble.n	8000b28 <main+0x50>
	    sprintf(msg, "Checking sys_malloc for correctness, ");
 8000b1a:	4974      	ldr	r1, [pc, #464]	; (8000cec <main+0x214>)
 8000b1c:	4874      	ldr	r0, [pc, #464]	; (8000cf0 <main+0x218>)
 8000b1e:	f002 fb77 	bl	8003210 <siprintf>
		var_print(msg);
 8000b22:	4873      	ldr	r0, [pc, #460]	; (8000cf0 <main+0x218>)
 8000b24:	f001 fa5e 	bl	8001fe4 <var_print>
	}
	mm_stats.valid = eval_mm_valid(trace, i, &ranges);
 8000b28:	ab08      	add	r3, sp, #32
 8000b2a:	461a      	mov	r2, r3
 8000b2c:	9920      	ldr	r1, [sp, #128]	; 0x80
 8000b2e:	981e      	ldr	r0, [sp, #120]	; 0x78
 8000b30:	f000 fc3c 	bl	80013ac <eval_mm_valid>
 8000b34:	4603      	mov	r3, r0
 8000b36:	9302      	str	r3, [sp, #8]
	if (mm_stats.valid) {
 8000b38:	9b02      	ldr	r3, [sp, #8]
 8000b3a:	2b00      	cmp	r3, #0
 8000b3c:	d035      	beq.n	8000baa <main+0xd2>
	    if (verbose > 1) {
 8000b3e:	4b6a      	ldr	r3, [pc, #424]	; (8000ce8 <main+0x210>)
 8000b40:	681b      	ldr	r3, [r3, #0]
 8000b42:	2b01      	cmp	r3, #1
 8000b44:	dd06      	ble.n	8000b54 <main+0x7c>
			sprintf(msg, "efficiency, ");
 8000b46:	496b      	ldr	r1, [pc, #428]	; (8000cf4 <main+0x21c>)
 8000b48:	4869      	ldr	r0, [pc, #420]	; (8000cf0 <main+0x218>)
 8000b4a:	f002 fb61 	bl	8003210 <siprintf>
			var_print(msg);
 8000b4e:	4868      	ldr	r0, [pc, #416]	; (8000cf0 <main+0x218>)
 8000b50:	f001 fa48 	bl	8001fe4 <var_print>
		}
	    mm_stats.util = eval_mm_util(trace, i, &ranges);
 8000b54:	ab08      	add	r3, sp, #32
 8000b56:	461a      	mov	r2, r3
 8000b58:	9920      	ldr	r1, [sp, #128]	; 0x80
 8000b5a:	981e      	ldr	r0, [sp, #120]	; 0x78
 8000b5c:	f000 fd2e 	bl	80015bc <eval_mm_util>
 8000b60:	4602      	mov	r2, r0
 8000b62:	460b      	mov	r3, r1
 8000b64:	e9cd 2306 	strd	r2, r3, [sp, #24]
	    if (verbose > 1) {
 8000b68:	4b5f      	ldr	r3, [pc, #380]	; (8000ce8 <main+0x210>)
 8000b6a:	681b      	ldr	r3, [r3, #0]
 8000b6c:	2b01      	cmp	r3, #1
 8000b6e:	dd06      	ble.n	8000b7e <main+0xa6>
			sprintf(msg, "and performance.\n");
 8000b70:	4961      	ldr	r1, [pc, #388]	; (8000cf8 <main+0x220>)
 8000b72:	485f      	ldr	r0, [pc, #380]	; (8000cf0 <main+0x218>)
 8000b74:	f002 fb4c 	bl	8003210 <siprintf>
			var_print(msg);
 8000b78:	485d      	ldr	r0, [pc, #372]	; (8000cf0 <main+0x218>)
 8000b7a:	f001 fa33 	bl	8001fe4 <var_print>
		}
		end_time = sys_get_time();
 8000b7e:	f001 fdd8 	bl	8002732 <sys_get_time>
 8000b82:	901b      	str	r0, [sp, #108]	; 0x6c
		mm_stats.secs = (end_time-start_time)/1000.0f;
 8000b84:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8000b86:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8000b88:	1ad3      	subs	r3, r2, r3
 8000b8a:	ee07 3a90 	vmov	s15, r3
 8000b8e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000b92:	ed9f 7a5a 	vldr	s14, [pc, #360]	; 8000cfc <main+0x224>
 8000b96:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8000b9a:	ee16 0a90 	vmov	r0, s13
 8000b9e:	f7ff fccb 	bl	8000538 <__aeabi_f2d>
 8000ba2:	4602      	mov	r2, r0
 8000ba4:	460b      	mov	r3, r1
 8000ba6:	e9cd 2304 	strd	r2, r3, [sp, #16]
	}
	free_trace(trace);
 8000baa:	981e      	ldr	r0, [sp, #120]	; 0x78
 8000bac:	f000 fbe4 	bl	8001378 <free_trace>

    /* Display the mm results in a compact table */
    if (verbose) {
 8000bb0:	4b4d      	ldr	r3, [pc, #308]	; (8000ce8 <main+0x210>)
 8000bb2:	681b      	ldr	r3, [r3, #0]
 8000bb4:	2b00      	cmp	r3, #0
 8000bb6:	d012      	beq.n	8000bde <main+0x106>
		sprintf(msg, "\nResults for mm malloc:\n");
 8000bb8:	4951      	ldr	r1, [pc, #324]	; (8000d00 <main+0x228>)
 8000bba:	484d      	ldr	r0, [pc, #308]	; (8000cf0 <main+0x218>)
 8000bbc:	f002 fb28 	bl	8003210 <siprintf>
		var_print(msg);
 8000bc0:	484b      	ldr	r0, [pc, #300]	; (8000cf0 <main+0x218>)
 8000bc2:	f001 fa0f 	bl	8001fe4 <var_print>
		printresults(num_tracefiles, &mm_stats);
 8000bc6:	466b      	mov	r3, sp
 8000bc8:	4619      	mov	r1, r3
 8000bca:	981f      	ldr	r0, [sp, #124]	; 0x7c
 8000bcc:	f000 fde8 	bl	80017a0 <printresults>
		sprintf(msg, "\n");
 8000bd0:	494c      	ldr	r1, [pc, #304]	; (8000d04 <main+0x22c>)
 8000bd2:	4847      	ldr	r0, [pc, #284]	; (8000cf0 <main+0x218>)
 8000bd4:	f002 fb1c 	bl	8003210 <siprintf>
		var_print(msg);
 8000bd8:	4845      	ldr	r0, [pc, #276]	; (8000cf0 <main+0x218>)
 8000bda:	f001 fa03 	bl	8001fe4 <var_print>
    }

    /* 
     * Accumulate the aggregate statistics for the student's mm package 
     */
    secs = 0;
 8000bde:	f04f 0200 	mov.w	r2, #0
 8000be2:	f04f 0300 	mov.w	r3, #0
 8000be6:	e9cd 2318 	strd	r2, r3, [sp, #96]	; 0x60
    ops = 0;
 8000bea:	f04f 0200 	mov.w	r2, #0
 8000bee:	f04f 0300 	mov.w	r3, #0
 8000bf2:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
    util = 0;
 8000bf6:	f04f 0200 	mov.w	r2, #0
 8000bfa:	f04f 0300 	mov.w	r3, #0
 8000bfe:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
    numcorrect = 0;
 8000c02:	2300      	movs	r3, #0
 8000c04:	9321      	str	r3, [sp, #132]	; 0x84
	secs = mm_stats.secs;
 8000c06:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8000c0a:	e9cd 2318 	strd	r2, r3, [sp, #96]	; 0x60
	ops = mm_stats.ops;
 8000c0e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8000c12:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
	util = mm_stats.util;
 8000c16:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8000c1a:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
	if (mm_stats.valid)
 8000c1e:	9b02      	ldr	r3, [sp, #8]
 8000c20:	2b00      	cmp	r3, #0
 8000c22:	d002      	beq.n	8000c2a <main+0x152>
	    numcorrect++;
 8000c24:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8000c26:	3301      	adds	r3, #1
 8000c28:	9321      	str	r3, [sp, #132]	; 0x84
    avg_mm_util = util;
 8000c2a:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8000c2e:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48

    /* 
     * Compute and print the performance index 
     */
    if (errors == 0) {
 8000c32:	4b35      	ldr	r3, [pc, #212]	; (8000d08 <main+0x230>)
 8000c34:	681b      	ldr	r3, [r3, #0]
 8000c36:	2b00      	cmp	r3, #0
 8000c38:	d130      	bne.n	8000c9c <main+0x1c4>
	avg_mm_throughput = ops/secs;
 8000c3a:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
 8000c3e:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
 8000c42:	f7ff fdfb 	bl	800083c <__aeabi_ddiv>
 8000c46:	4602      	mov	r2, r0
 8000c48:	460b      	mov	r3, r1
 8000c4a:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40

	p1 = avg_mm_util;
 8000c4e:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 8000c52:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
	p2 = avg_mm_throughput;
 8000c56:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8000c5a:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30

	p1_int = p1*100;
 8000c5e:	f04f 0200 	mov.w	r2, #0
 8000c62:	4b2a      	ldr	r3, [pc, #168]	; (8000d0c <main+0x234>)
 8000c64:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8000c68:	f7ff fcbe 	bl	80005e8 <__aeabi_dmul>
 8000c6c:	4602      	mov	r2, r0
 8000c6e:	460b      	mov	r3, r1
 8000c70:	4610      	mov	r0, r2
 8000c72:	4619      	mov	r1, r3
 8000c74:	f7ff feca 	bl	8000a0c <__aeabi_d2iz>
 8000c78:	4603      	mov	r3, r0
 8000c7a:	930b      	str	r3, [sp, #44]	; 0x2c
	p2_int = (int)p2;
 8000c7c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8000c80:	f7ff fec4 	bl	8000a0c <__aeabi_d2iz>
 8000c84:	4603      	mov	r3, r0
 8000c86:	930a      	str	r3, [sp, #40]	; 0x28

	sprintf(msg, "Utilization: %d%%. Throughput: %d\n",
 8000c88:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8000c8a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8000c8c:	4920      	ldr	r1, [pc, #128]	; (8000d10 <main+0x238>)
 8000c8e:	4818      	ldr	r0, [pc, #96]	; (8000cf0 <main+0x218>)
 8000c90:	f002 fabe 	bl	8003210 <siprintf>
	       p1_int, 
	       p2_int);
	
	var_print(msg);
 8000c94:	4816      	ldr	r0, [pc, #88]	; (8000cf0 <main+0x218>)
 8000c96:	f001 f9a5 	bl	8001fe4 <var_print>
 8000c9a:	e009      	b.n	8000cb0 <main+0x1d8>
    }
    else { /* There were errors */
	sprintf(msg, "Terminated with %d errors\n", errors);
 8000c9c:	4b1a      	ldr	r3, [pc, #104]	; (8000d08 <main+0x230>)
 8000c9e:	681b      	ldr	r3, [r3, #0]
 8000ca0:	461a      	mov	r2, r3
 8000ca2:	491c      	ldr	r1, [pc, #112]	; (8000d14 <main+0x23c>)
 8000ca4:	4812      	ldr	r0, [pc, #72]	; (8000cf0 <main+0x218>)
 8000ca6:	f002 fab3 	bl	8003210 <siprintf>
	var_print(msg);
 8000caa:	4811      	ldr	r0, [pc, #68]	; (8000cf0 <main+0x218>)
 8000cac:	f001 f99a 	bl	8001fe4 <var_print>
    }

    if (autograder) {
 8000cb0:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8000cb2:	2b00      	cmp	r3, #0
 8000cb4:	d00f      	beq.n	8000cd6 <main+0x1fe>
	sprintf(msg, "correct:%d\n", numcorrect);
 8000cb6:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8000cb8:	4917      	ldr	r1, [pc, #92]	; (8000d18 <main+0x240>)
 8000cba:	480d      	ldr	r0, [pc, #52]	; (8000cf0 <main+0x218>)
 8000cbc:	f002 faa8 	bl	8003210 <siprintf>
	var_print(msg);
 8000cc0:	480b      	ldr	r0, [pc, #44]	; (8000cf0 <main+0x218>)
 8000cc2:	f001 f98f 	bl	8001fe4 <var_print>
	sprintf(msg, "perfidx:%d\n", perfindex_int);
 8000cc6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8000cc8:	4914      	ldr	r1, [pc, #80]	; (8000d1c <main+0x244>)
 8000cca:	4809      	ldr	r0, [pc, #36]	; (8000cf0 <main+0x218>)
 8000ccc:	f002 faa0 	bl	8003210 <siprintf>
	var_print(msg);
 8000cd0:	4807      	ldr	r0, [pc, #28]	; (8000cf0 <main+0x218>)
 8000cd2:	f001 f987 	bl	8001fe4 <var_print>
    }

	sys_mm_finish();
 8000cd6:	f001 fd29 	bl	800272c <sys_mm_finish>

	loop();
 8000cda:	f001 f97d 	bl	8001fd8 <loop>
 8000cde:	2300      	movs	r3, #0
}
 8000ce0:	4618      	mov	r0, r3
 8000ce2:	b023      	add	sp, #140	; 0x8c
 8000ce4:	f85d fb04 	ldr.w	pc, [sp], #4
 8000ce8:	200000e4 	.word	0x200000e4
 8000cec:	08004f50 	.word	0x08004f50
 8000cf0:	200000f0 	.word	0x200000f0
 8000cf4:	08004f78 	.word	0x08004f78
 8000cf8:	08004f88 	.word	0x08004f88
 8000cfc:	447a0000 	.word	0x447a0000
 8000d00:	08004f9c 	.word	0x08004f9c
 8000d04:	08004fb8 	.word	0x08004fb8
 8000d08:	200000e8 	.word	0x200000e8
 8000d0c:	40590000 	.word	0x40590000
 8000d10:	08004fbc 	.word	0x08004fbc
 8000d14:	08004fe0 	.word	0x08004fe0
 8000d18:	08004ffc 	.word	0x08004ffc
 8000d1c:	08005008 	.word	0x08005008

08000d20 <add_range>:
 *     size bytes at addr lo. After checking the block for correctness,
 *     we create a range struct for this block and add it to the range list. 
 */
static int add_range(range_t **ranges, char *lo, int size, 
		     int tracenum, int opnum)
{
 8000d20:	b510      	push	{r4, lr}
 8000d22:	b088      	sub	sp, #32
 8000d24:	9005      	str	r0, [sp, #20]
 8000d26:	9104      	str	r1, [sp, #16]
 8000d28:	9203      	str	r2, [sp, #12]
 8000d2a:	9302      	str	r3, [sp, #8]
    char *hi = lo + size - 1;
 8000d2c:	9b03      	ldr	r3, [sp, #12]
 8000d2e:	3b01      	subs	r3, #1
 8000d30:	9a04      	ldr	r2, [sp, #16]
 8000d32:	4413      	add	r3, r2
 8000d34:	9306      	str	r3, [sp, #24]
    range_t *p;

    assert(size > 0);
 8000d36:	9b03      	ldr	r3, [sp, #12]
 8000d38:	2b00      	cmp	r3, #0
 8000d3a:	dc06      	bgt.n	8000d4a <add_range+0x2a>
 8000d3c:	4b4b      	ldr	r3, [pc, #300]	; (8000e6c <add_range+0x14c>)
 8000d3e:	4a4c      	ldr	r2, [pc, #304]	; (8000e70 <add_range+0x150>)
 8000d40:	f44f 718e 	mov.w	r1, #284	; 0x11c
 8000d44:	484b      	ldr	r0, [pc, #300]	; (8000e74 <add_range+0x154>)
 8000d46:	f001 fff7 	bl	8002d38 <__assert_func>

    /* Payload addresses must be ALIGNMENT-byte aligned */
    if (!IS_ALIGNED(lo)) {
 8000d4a:	9b04      	ldr	r3, [sp, #16]
 8000d4c:	f003 0303 	and.w	r3, r3, #3
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d00c      	beq.n	8000d6e <add_range+0x4e>
	sprintf(msg, "Payload address (%p) not aligned to %d bytes", 
 8000d54:	2304      	movs	r3, #4
 8000d56:	9a04      	ldr	r2, [sp, #16]
 8000d58:	4947      	ldr	r1, [pc, #284]	; (8000e78 <add_range+0x158>)
 8000d5a:	4848      	ldr	r0, [pc, #288]	; (8000e7c <add_range+0x15c>)
 8000d5c:	f002 fa58 	bl	8003210 <siprintf>
		lo, ALIGNMENT);
        malloc_error(tracenum, opnum, msg);
 8000d60:	4a46      	ldr	r2, [pc, #280]	; (8000e7c <add_range+0x15c>)
 8000d62:	990a      	ldr	r1, [sp, #40]	; 0x28
 8000d64:	9802      	ldr	r0, [sp, #8]
 8000d66:	f000 fe83 	bl	8001a70 <malloc_error>
        return 0;
 8000d6a:	2300      	movs	r3, #0
 8000d6c:	e07b      	b.n	8000e66 <add_range+0x146>
    }

    /* The payload must lie within the extent of the heap */
    if ((lo < (char *)mem_heap_lo()) || (lo > (char *)mem_heap_hi()) || 
 8000d6e:	f000 ff15 	bl	8001b9c <mem_heap_lo>
 8000d72:	4602      	mov	r2, r0
 8000d74:	9b04      	ldr	r3, [sp, #16]
 8000d76:	4293      	cmp	r3, r2
 8000d78:	d311      	bcc.n	8000d9e <add_range+0x7e>
 8000d7a:	f000 ff15 	bl	8001ba8 <mem_heap_hi>
 8000d7e:	4602      	mov	r2, r0
 8000d80:	9b04      	ldr	r3, [sp, #16]
 8000d82:	4293      	cmp	r3, r2
 8000d84:	d80b      	bhi.n	8000d9e <add_range+0x7e>
	(hi < (char *)mem_heap_lo()) || (hi > (char *)mem_heap_hi())) {
 8000d86:	f000 ff09 	bl	8001b9c <mem_heap_lo>
 8000d8a:	4602      	mov	r2, r0
    if ((lo < (char *)mem_heap_lo()) || (lo > (char *)mem_heap_hi()) || 
 8000d8c:	9b06      	ldr	r3, [sp, #24]
 8000d8e:	4293      	cmp	r3, r2
 8000d90:	d305      	bcc.n	8000d9e <add_range+0x7e>
	(hi < (char *)mem_heap_lo()) || (hi > (char *)mem_heap_hi())) {
 8000d92:	f000 ff09 	bl	8001ba8 <mem_heap_hi>
 8000d96:	4602      	mov	r2, r0
 8000d98:	9b06      	ldr	r3, [sp, #24]
 8000d9a:	4293      	cmp	r3, r2
 8000d9c:	d914      	bls.n	8000dc8 <add_range+0xa8>
	sprintf(msg, "Payload (%p:%p) lies outside heap (%p:%p)",
 8000d9e:	f000 fefd 	bl	8001b9c <mem_heap_lo>
 8000da2:	4604      	mov	r4, r0
 8000da4:	f000 ff00 	bl	8001ba8 <mem_heap_hi>
 8000da8:	4603      	mov	r3, r0
 8000daa:	9301      	str	r3, [sp, #4]
 8000dac:	9400      	str	r4, [sp, #0]
 8000dae:	9b06      	ldr	r3, [sp, #24]
 8000db0:	9a04      	ldr	r2, [sp, #16]
 8000db2:	4933      	ldr	r1, [pc, #204]	; (8000e80 <add_range+0x160>)
 8000db4:	4831      	ldr	r0, [pc, #196]	; (8000e7c <add_range+0x15c>)
 8000db6:	f002 fa2b 	bl	8003210 <siprintf>
		lo, hi, mem_heap_lo(), mem_heap_hi());
	malloc_error(tracenum, opnum, msg);
 8000dba:	4a30      	ldr	r2, [pc, #192]	; (8000e7c <add_range+0x15c>)
 8000dbc:	990a      	ldr	r1, [sp, #40]	; 0x28
 8000dbe:	9802      	ldr	r0, [sp, #8]
 8000dc0:	f000 fe56 	bl	8001a70 <malloc_error>
        return 0;
 8000dc4:	2300      	movs	r3, #0
 8000dc6:	e04e      	b.n	8000e66 <add_range+0x146>
    }

    /* The payload must not overlap any other payloads */
    for (p = *ranges;  p != NULL;  p = p->next) {
 8000dc8:	9b05      	ldr	r3, [sp, #20]
 8000dca:	681b      	ldr	r3, [r3, #0]
 8000dcc:	9307      	str	r3, [sp, #28]
 8000dce:	e029      	b.n	8000e24 <add_range+0x104>
        if ((lo >= p->lo && lo <= p-> hi) ||
 8000dd0:	9b07      	ldr	r3, [sp, #28]
 8000dd2:	681b      	ldr	r3, [r3, #0]
 8000dd4:	9a04      	ldr	r2, [sp, #16]
 8000dd6:	429a      	cmp	r2, r3
 8000dd8:	d304      	bcc.n	8000de4 <add_range+0xc4>
 8000dda:	9b07      	ldr	r3, [sp, #28]
 8000ddc:	685b      	ldr	r3, [r3, #4]
 8000dde:	9a04      	ldr	r2, [sp, #16]
 8000de0:	429a      	cmp	r2, r3
 8000de2:	d909      	bls.n	8000df8 <add_range+0xd8>
            (hi >= p->lo && hi <= p->hi)) {
 8000de4:	9b07      	ldr	r3, [sp, #28]
 8000de6:	681b      	ldr	r3, [r3, #0]
        if ((lo >= p->lo && lo <= p-> hi) ||
 8000de8:	9a06      	ldr	r2, [sp, #24]
 8000dea:	429a      	cmp	r2, r3
 8000dec:	d317      	bcc.n	8000e1e <add_range+0xfe>
            (hi >= p->lo && hi <= p->hi)) {
 8000dee:	9b07      	ldr	r3, [sp, #28]
 8000df0:	685b      	ldr	r3, [r3, #4]
 8000df2:	9a06      	ldr	r2, [sp, #24]
 8000df4:	429a      	cmp	r2, r3
 8000df6:	d812      	bhi.n	8000e1e <add_range+0xfe>
	    sprintf(msg, "Payload (%p:%p) overlaps another payload (%p:%p)\n",
 8000df8:	9b07      	ldr	r3, [sp, #28]
 8000dfa:	681b      	ldr	r3, [r3, #0]
 8000dfc:	9a07      	ldr	r2, [sp, #28]
 8000dfe:	6852      	ldr	r2, [r2, #4]
 8000e00:	9201      	str	r2, [sp, #4]
 8000e02:	9300      	str	r3, [sp, #0]
 8000e04:	9b06      	ldr	r3, [sp, #24]
 8000e06:	9a04      	ldr	r2, [sp, #16]
 8000e08:	491e      	ldr	r1, [pc, #120]	; (8000e84 <add_range+0x164>)
 8000e0a:	481c      	ldr	r0, [pc, #112]	; (8000e7c <add_range+0x15c>)
 8000e0c:	f002 fa00 	bl	8003210 <siprintf>
		    lo, hi, p->lo, p->hi);
	    malloc_error(tracenum, opnum, msg);
 8000e10:	4a1a      	ldr	r2, [pc, #104]	; (8000e7c <add_range+0x15c>)
 8000e12:	990a      	ldr	r1, [sp, #40]	; 0x28
 8000e14:	9802      	ldr	r0, [sp, #8]
 8000e16:	f000 fe2b 	bl	8001a70 <malloc_error>
	    return 0;
 8000e1a:	2300      	movs	r3, #0
 8000e1c:	e023      	b.n	8000e66 <add_range+0x146>
    for (p = *ranges;  p != NULL;  p = p->next) {
 8000e1e:	9b07      	ldr	r3, [sp, #28]
 8000e20:	689b      	ldr	r3, [r3, #8]
 8000e22:	9307      	str	r3, [sp, #28]
 8000e24:	9b07      	ldr	r3, [sp, #28]
 8000e26:	2b00      	cmp	r3, #0
 8000e28:	d1d2      	bne.n	8000dd0 <add_range+0xb0>

    /* 
     * Everything looks OK, so remember the extent of this block 
     * by creating a range struct and adding it the range list.
     */
    if ((p = (range_t *)sys_malloc(sizeof(range_t))) == NULL)
 8000e2a:	200c      	movs	r0, #12
 8000e2c:	f001 fc69 	bl	8002702 <sys_malloc>
 8000e30:	9007      	str	r0, [sp, #28]
 8000e32:	9b07      	ldr	r3, [sp, #28]
 8000e34:	2b00      	cmp	r3, #0
 8000e36:	d102      	bne.n	8000e3e <add_range+0x11e>
		unix_error("malloc error in add_range");
 8000e38:	4813      	ldr	r0, [pc, #76]	; (8000e88 <add_range+0x168>)
 8000e3a:	f000 fdfb 	bl	8001a34 <unix_error>
	test_mem_use += sizeof(range_t);
 8000e3e:	4b13      	ldr	r3, [pc, #76]	; (8000e8c <add_range+0x16c>)
 8000e40:	681b      	ldr	r3, [r3, #0]
 8000e42:	330c      	adds	r3, #12
 8000e44:	461a      	mov	r2, r3
 8000e46:	4b11      	ldr	r3, [pc, #68]	; (8000e8c <add_range+0x16c>)
 8000e48:	601a      	str	r2, [r3, #0]
    p->next = *ranges;
 8000e4a:	9b05      	ldr	r3, [sp, #20]
 8000e4c:	681a      	ldr	r2, [r3, #0]
 8000e4e:	9b07      	ldr	r3, [sp, #28]
 8000e50:	609a      	str	r2, [r3, #8]
    p->lo = lo;
 8000e52:	9b07      	ldr	r3, [sp, #28]
 8000e54:	9a04      	ldr	r2, [sp, #16]
 8000e56:	601a      	str	r2, [r3, #0]
    p->hi = hi;
 8000e58:	9b07      	ldr	r3, [sp, #28]
 8000e5a:	9a06      	ldr	r2, [sp, #24]
 8000e5c:	605a      	str	r2, [r3, #4]
    *ranges = p;
 8000e5e:	9b05      	ldr	r3, [sp, #20]
 8000e60:	9a07      	ldr	r2, [sp, #28]
 8000e62:	601a      	str	r2, [r3, #0]
    return 1;
 8000e64:	2301      	movs	r3, #1
}
 8000e66:	4618      	mov	r0, r3
 8000e68:	b008      	add	sp, #32
 8000e6a:	bd10      	pop	{r4, pc}
 8000e6c:	08005014 	.word	0x08005014
 8000e70:	08005470 	.word	0x08005470
 8000e74:	08005020 	.word	0x08005020
 8000e78:	08005038 	.word	0x08005038
 8000e7c:	200000f0 	.word	0x200000f0
 8000e80:	08005068 	.word	0x08005068
 8000e84:	08005094 	.word	0x08005094
 8000e88:	080050c8 	.word	0x080050c8
 8000e8c:	200000ec 	.word	0x200000ec

08000e90 <remove_range>:

/* 
 * remove_range - Free the range record of block whose payload starts at lo 
 */
static void remove_range(range_t **ranges, char *lo)
{
 8000e90:	b500      	push	{lr}
 8000e92:	b085      	sub	sp, #20
 8000e94:	9001      	str	r0, [sp, #4]
 8000e96:	9100      	str	r1, [sp, #0]
    range_t *p;
    range_t **prevpp = ranges;
 8000e98:	9b01      	ldr	r3, [sp, #4]
 8000e9a:	9302      	str	r3, [sp, #8]

    for (p = *ranges;  p != NULL; p = p->next) {
 8000e9c:	9b01      	ldr	r3, [sp, #4]
 8000e9e:	681b      	ldr	r3, [r3, #0]
 8000ea0:	9303      	str	r3, [sp, #12]
 8000ea2:	e012      	b.n	8000eca <remove_range+0x3a>
        if (p->lo == lo) {
 8000ea4:	9b03      	ldr	r3, [sp, #12]
 8000ea6:	681b      	ldr	r3, [r3, #0]
 8000ea8:	9a00      	ldr	r2, [sp, #0]
 8000eaa:	429a      	cmp	r2, r3
 8000eac:	d107      	bne.n	8000ebe <remove_range+0x2e>
	    *prevpp = p->next;
 8000eae:	9b03      	ldr	r3, [sp, #12]
 8000eb0:	689a      	ldr	r2, [r3, #8]
 8000eb2:	9b02      	ldr	r3, [sp, #8]
 8000eb4:	601a      	str	r2, [r3, #0]
            sys_free(p);
 8000eb6:	9803      	ldr	r0, [sp, #12]
 8000eb8:	f001 fc2a 	bl	8002710 <sys_free>
            break;
 8000ebc:	e009      	b.n	8000ed2 <remove_range+0x42>
        }
        prevpp = &(p->next);
 8000ebe:	9b03      	ldr	r3, [sp, #12]
 8000ec0:	3308      	adds	r3, #8
 8000ec2:	9302      	str	r3, [sp, #8]
    for (p = *ranges;  p != NULL; p = p->next) {
 8000ec4:	9b03      	ldr	r3, [sp, #12]
 8000ec6:	689b      	ldr	r3, [r3, #8]
 8000ec8:	9303      	str	r3, [sp, #12]
 8000eca:	9b03      	ldr	r3, [sp, #12]
 8000ecc:	2b00      	cmp	r3, #0
 8000ece:	d1e9      	bne.n	8000ea4 <remove_range+0x14>
    }
}
 8000ed0:	bf00      	nop
 8000ed2:	bf00      	nop
 8000ed4:	b005      	add	sp, #20
 8000ed6:	f85d fb04 	ldr.w	pc, [sp], #4

08000eda <clear_ranges>:

/*
 * clear_ranges - free all of the range records for a trace 
 */
static void clear_ranges(range_t **ranges)
{
 8000eda:	b500      	push	{lr}
 8000edc:	b085      	sub	sp, #20
 8000ede:	9001      	str	r0, [sp, #4]
    range_t *p;
    range_t *pnext;

    for (p = *ranges;  p != NULL;  p = pnext) {
 8000ee0:	9b01      	ldr	r3, [sp, #4]
 8000ee2:	681b      	ldr	r3, [r3, #0]
 8000ee4:	9303      	str	r3, [sp, #12]
 8000ee6:	e007      	b.n	8000ef8 <clear_ranges+0x1e>
        pnext = p->next;
 8000ee8:	9b03      	ldr	r3, [sp, #12]
 8000eea:	689b      	ldr	r3, [r3, #8]
 8000eec:	9302      	str	r3, [sp, #8]
        sys_free(p);
 8000eee:	9803      	ldr	r0, [sp, #12]
 8000ef0:	f001 fc0e 	bl	8002710 <sys_free>
    for (p = *ranges;  p != NULL;  p = pnext) {
 8000ef4:	9b02      	ldr	r3, [sp, #8]
 8000ef6:	9303      	str	r3, [sp, #12]
 8000ef8:	9b03      	ldr	r3, [sp, #12]
 8000efa:	2b00      	cmp	r3, #0
 8000efc:	d1f4      	bne.n	8000ee8 <clear_ranges+0xe>
    }
    *ranges = NULL;
 8000efe:	9b01      	ldr	r3, [sp, #4]
 8000f00:	2200      	movs	r2, #0
 8000f02:	601a      	str	r2, [r3, #0]
}
 8000f04:	bf00      	nop
 8000f06:	b005      	add	sp, #20
 8000f08:	f85d fb04 	ldr.w	pc, [sp], #4

08000f0c <read_trace>:

/*
 * read_trace - read a trace file and store it in memory
 */
static trace_t *read_trace()
{
 8000f0c:	b500      	push	{lr}
 8000f0e:	f6ad 0d2c 	subw	sp, sp, #2092	; 0x82c
    trace_t *trace;
    char type[MAXLINE];
    char path[MAXLINE];
    unsigned index, size;
    unsigned max_index = 0;
 8000f12:	2300      	movs	r3, #0
 8000f14:	f8cd 3824 	str.w	r3, [sp, #2084]	; 0x824
    unsigned op_index;
	char * scanptr = tracestr;
 8000f18:	4bac      	ldr	r3, [pc, #688]	; (80011cc <read_trace+0x2c0>)
 8000f1a:	f8cd 381c 	str.w	r3, [sp, #2076]	; 0x81c
	int bytes_scanned = 0;
 8000f1e:	f60d 0328 	addw	r3, sp, #2088	; 0x828
 8000f22:	f6a3 031c 	subw	r3, r3, #2076	; 0x81c
 8000f26:	2200      	movs	r2, #0
 8000f28:	601a      	str	r2, [r3, #0]

    /* Allocate the trace record */
    if ((trace = (trace_t *) sys_malloc(sizeof(trace_t))) == NULL)
 8000f2a:	201c      	movs	r0, #28
 8000f2c:	f001 fbe9 	bl	8002702 <sys_malloc>
 8000f30:	f8cd 0818 	str.w	r0, [sp, #2072]	; 0x818
 8000f34:	f8dd 3818 	ldr.w	r3, [sp, #2072]	; 0x818
 8000f38:	2b00      	cmp	r3, #0
 8000f3a:	d102      	bne.n	8000f42 <read_trace+0x36>
		unix_error("malloc 1 failed in read_trance");
 8000f3c:	48a4      	ldr	r0, [pc, #656]	; (80011d0 <read_trace+0x2c4>)
 8000f3e:	f000 fd79 	bl	8001a34 <unix_error>
	test_mem_use += sizeof(trace_t);
 8000f42:	4ba4      	ldr	r3, [pc, #656]	; (80011d4 <read_trace+0x2c8>)
 8000f44:	681b      	ldr	r3, [r3, #0]
 8000f46:	331c      	adds	r3, #28
 8000f48:	461a      	mov	r2, r3
 8000f4a:	4ba2      	ldr	r3, [pc, #648]	; (80011d4 <read_trace+0x2c8>)
 8000f4c:	601a      	str	r2, [r3, #0]
    /* Read the trace file header */
    //if ((tracefile = fmemopen(tracestr, strlen(tracestr), "r")) == NULL) {
	//sprintf(msg, "Could not open %s in read_trace", path);
	//unix_error(msg);
    //}
    sscanf(scanptr, "%d%n", &(trace->sugg_heapsize), &bytes_scanned); /* not used */
 8000f4e:	f8dd 2818 	ldr.w	r2, [sp, #2072]	; 0x818
 8000f52:	ab03      	add	r3, sp, #12
 8000f54:	49a0      	ldr	r1, [pc, #640]	; (80011d8 <read_trace+0x2cc>)
 8000f56:	f8dd 081c 	ldr.w	r0, [sp, #2076]	; 0x81c
 8000f5a:	f002 f979 	bl	8003250 <siscanf>
	scanptr += bytes_scanned;
 8000f5e:	f60d 0328 	addw	r3, sp, #2088	; 0x828
 8000f62:	f6a3 031c 	subw	r3, r3, #2076	; 0x81c
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	461a      	mov	r2, r3
 8000f6a:	f8dd 381c 	ldr.w	r3, [sp, #2076]	; 0x81c
 8000f6e:	4413      	add	r3, r2
 8000f70:	f8cd 381c 	str.w	r3, [sp, #2076]	; 0x81c
    sscanf(scanptr, "%d%n", &(trace->num_ids), &bytes_scanned);     
 8000f74:	f8dd 3818 	ldr.w	r3, [sp, #2072]	; 0x818
 8000f78:	1d1a      	adds	r2, r3, #4
 8000f7a:	ab03      	add	r3, sp, #12
 8000f7c:	4996      	ldr	r1, [pc, #600]	; (80011d8 <read_trace+0x2cc>)
 8000f7e:	f8dd 081c 	ldr.w	r0, [sp, #2076]	; 0x81c
 8000f82:	f002 f965 	bl	8003250 <siscanf>
	scanptr += bytes_scanned;
 8000f86:	f60d 0328 	addw	r3, sp, #2088	; 0x828
 8000f8a:	f6a3 031c 	subw	r3, r3, #2076	; 0x81c
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	461a      	mov	r2, r3
 8000f92:	f8dd 381c 	ldr.w	r3, [sp, #2076]	; 0x81c
 8000f96:	4413      	add	r3, r2
 8000f98:	f8cd 381c 	str.w	r3, [sp, #2076]	; 0x81c
    sscanf(scanptr, "%d%n", &(trace->num_ops), &bytes_scanned);     
 8000f9c:	f8dd 3818 	ldr.w	r3, [sp, #2072]	; 0x818
 8000fa0:	f103 0208 	add.w	r2, r3, #8
 8000fa4:	ab03      	add	r3, sp, #12
 8000fa6:	498c      	ldr	r1, [pc, #560]	; (80011d8 <read_trace+0x2cc>)
 8000fa8:	f8dd 081c 	ldr.w	r0, [sp, #2076]	; 0x81c
 8000fac:	f002 f950 	bl	8003250 <siscanf>
	scanptr += bytes_scanned;
 8000fb0:	f60d 0328 	addw	r3, sp, #2088	; 0x828
 8000fb4:	f6a3 031c 	subw	r3, r3, #2076	; 0x81c
 8000fb8:	681b      	ldr	r3, [r3, #0]
 8000fba:	461a      	mov	r2, r3
 8000fbc:	f8dd 381c 	ldr.w	r3, [sp, #2076]	; 0x81c
 8000fc0:	4413      	add	r3, r2
 8000fc2:	f8cd 381c 	str.w	r3, [sp, #2076]	; 0x81c
    sscanf(scanptr, "%d%n", &(trace->weight), &bytes_scanned);        /* not used */
 8000fc6:	f8dd 3818 	ldr.w	r3, [sp, #2072]	; 0x818
 8000fca:	f103 020c 	add.w	r2, r3, #12
 8000fce:	ab03      	add	r3, sp, #12
 8000fd0:	4981      	ldr	r1, [pc, #516]	; (80011d8 <read_trace+0x2cc>)
 8000fd2:	f8dd 081c 	ldr.w	r0, [sp, #2076]	; 0x81c
 8000fd6:	f002 f93b 	bl	8003250 <siscanf>
	scanptr += bytes_scanned;
 8000fda:	f60d 0328 	addw	r3, sp, #2088	; 0x828
 8000fde:	f6a3 031c 	subw	r3, r3, #2076	; 0x81c
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	461a      	mov	r2, r3
 8000fe6:	f8dd 381c 	ldr.w	r3, [sp, #2076]	; 0x81c
 8000fea:	4413      	add	r3, r2
 8000fec:	f8cd 381c 	str.w	r3, [sp, #2076]	; 0x81c
    
    /* We'll store each request line in the trace in this array */
    if ((trace->ops = 
	 (traceop_t *)sys_malloc(trace->num_ops * sizeof(traceop_t))) == NULL)
 8000ff0:	f8dd 3818 	ldr.w	r3, [sp, #2072]	; 0x818
 8000ff4:	689b      	ldr	r3, [r3, #8]
 8000ff6:	461a      	mov	r2, r3
 8000ff8:	4613      	mov	r3, r2
 8000ffa:	005b      	lsls	r3, r3, #1
 8000ffc:	4413      	add	r3, r2
 8000ffe:	009b      	lsls	r3, r3, #2
 8001000:	4618      	mov	r0, r3
 8001002:	f001 fb7e 	bl	8002702 <sys_malloc>
 8001006:	4602      	mov	r2, r0
    if ((trace->ops = 
 8001008:	f8dd 3818 	ldr.w	r3, [sp, #2072]	; 0x818
 800100c:	611a      	str	r2, [r3, #16]
 800100e:	f8dd 3818 	ldr.w	r3, [sp, #2072]	; 0x818
 8001012:	691b      	ldr	r3, [r3, #16]
 8001014:	2b00      	cmp	r3, #0
 8001016:	d102      	bne.n	800101e <read_trace+0x112>
		unix_error("malloc 2 failed in read_trace");
 8001018:	4870      	ldr	r0, [pc, #448]	; (80011dc <read_trace+0x2d0>)
 800101a:	f000 fd0b 	bl	8001a34 <unix_error>
	test_mem_use += sizeof(traceop_t);
 800101e:	4b6d      	ldr	r3, [pc, #436]	; (80011d4 <read_trace+0x2c8>)
 8001020:	681b      	ldr	r3, [r3, #0]
 8001022:	330c      	adds	r3, #12
 8001024:	461a      	mov	r2, r3
 8001026:	4b6b      	ldr	r3, [pc, #428]	; (80011d4 <read_trace+0x2c8>)
 8001028:	601a      	str	r2, [r3, #0]

    /* We'll keep an array of pointers to the allocated blocks here... */
    if ((trace->blocks = 
	 (char **)sys_malloc(trace->num_ids * sizeof(char *))) == NULL)
 800102a:	f8dd 3818 	ldr.w	r3, [sp, #2072]	; 0x818
 800102e:	685b      	ldr	r3, [r3, #4]
 8001030:	009b      	lsls	r3, r3, #2
 8001032:	4618      	mov	r0, r3
 8001034:	f001 fb65 	bl	8002702 <sys_malloc>
 8001038:	4602      	mov	r2, r0
    if ((trace->blocks = 
 800103a:	f8dd 3818 	ldr.w	r3, [sp, #2072]	; 0x818
 800103e:	615a      	str	r2, [r3, #20]
 8001040:	f8dd 3818 	ldr.w	r3, [sp, #2072]	; 0x818
 8001044:	695b      	ldr	r3, [r3, #20]
 8001046:	2b00      	cmp	r3, #0
 8001048:	d102      	bne.n	8001050 <read_trace+0x144>
		unix_error("malloc 3 failed in read_trace");
 800104a:	4865      	ldr	r0, [pc, #404]	; (80011e0 <read_trace+0x2d4>)
 800104c:	f000 fcf2 	bl	8001a34 <unix_error>
	test_mem_use += trace->num_ids * sizeof(char *);
 8001050:	f8dd 3818 	ldr.w	r3, [sp, #2072]	; 0x818
 8001054:	685b      	ldr	r3, [r3, #4]
 8001056:	009b      	lsls	r3, r3, #2
 8001058:	4a5e      	ldr	r2, [pc, #376]	; (80011d4 <read_trace+0x2c8>)
 800105a:	6812      	ldr	r2, [r2, #0]
 800105c:	4413      	add	r3, r2
 800105e:	461a      	mov	r2, r3
 8001060:	4b5c      	ldr	r3, [pc, #368]	; (80011d4 <read_trace+0x2c8>)
 8001062:	601a      	str	r2, [r3, #0]

    /* ... along with the corresponding byte sizes of each block */
    if ((trace->block_sizes = 
	 (size_t *)sys_malloc(trace->num_ids * sizeof(size_t))) == NULL)
 8001064:	f8dd 3818 	ldr.w	r3, [sp, #2072]	; 0x818
 8001068:	685b      	ldr	r3, [r3, #4]
 800106a:	009b      	lsls	r3, r3, #2
 800106c:	4618      	mov	r0, r3
 800106e:	f001 fb48 	bl	8002702 <sys_malloc>
 8001072:	4602      	mov	r2, r0
    if ((trace->block_sizes = 
 8001074:	f8dd 3818 	ldr.w	r3, [sp, #2072]	; 0x818
 8001078:	619a      	str	r2, [r3, #24]
 800107a:	f8dd 3818 	ldr.w	r3, [sp, #2072]	; 0x818
 800107e:	699b      	ldr	r3, [r3, #24]
 8001080:	2b00      	cmp	r3, #0
 8001082:	d102      	bne.n	800108a <read_trace+0x17e>
		unix_error("malloc 4 failed in read_trace");
 8001084:	4857      	ldr	r0, [pc, #348]	; (80011e4 <read_trace+0x2d8>)
 8001086:	f000 fcd5 	bl	8001a34 <unix_error>
	test_mem_use += trace->num_ids * sizeof(size_t);
 800108a:	f8dd 3818 	ldr.w	r3, [sp, #2072]	; 0x818
 800108e:	685b      	ldr	r3, [r3, #4]
 8001090:	009b      	lsls	r3, r3, #2
 8001092:	4a50      	ldr	r2, [pc, #320]	; (80011d4 <read_trace+0x2c8>)
 8001094:	6812      	ldr	r2, [r2, #0]
 8001096:	4413      	add	r3, r2
 8001098:	461a      	mov	r2, r3
 800109a:	4b4e      	ldr	r3, [pc, #312]	; (80011d4 <read_trace+0x2c8>)
 800109c:	601a      	str	r2, [r3, #0]
    
    /* read every request line in the trace file */
    index = 0;
 800109e:	f60d 0328 	addw	r3, sp, #2088	; 0x828
 80010a2:	f6a3 0314 	subw	r3, r3, #2068	; 0x814
 80010a6:	2200      	movs	r2, #0
 80010a8:	601a      	str	r2, [r3, #0]
    op_index = 0;
 80010aa:	2300      	movs	r3, #0
 80010ac:	f8cd 3820 	str.w	r3, [sp, #2080]	; 0x820
    while (sscanf(scanptr, "%s%n", type, &bytes_scanned) != EOF) {
 80010b0:	e143      	b.n	800133a <read_trace+0x42e>
		scanptr += bytes_scanned;
 80010b2:	f60d 0328 	addw	r3, sp, #2088	; 0x828
 80010b6:	f6a3 031c 	subw	r3, r3, #2076	; 0x81c
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	461a      	mov	r2, r3
 80010be:	f8dd 381c 	ldr.w	r3, [sp, #2076]	; 0x81c
 80010c2:	4413      	add	r3, r2
 80010c4:	f8cd 381c 	str.w	r3, [sp, #2076]	; 0x81c
		switch(type[0]) {
 80010c8:	f60d 0328 	addw	r3, sp, #2088	; 0x828
 80010cc:	f5a3 6382 	sub.w	r3, r3, #1040	; 0x410
 80010d0:	781b      	ldrb	r3, [r3, #0]
 80010d2:	3b61      	subs	r3, #97	; 0x61
 80010d4:	2b12      	cmp	r3, #18
 80010d6:	f200 810f 	bhi.w	80012f8 <read_trace+0x3ec>
 80010da:	a201      	add	r2, pc, #4	; (adr r2, 80010e0 <read_trace+0x1d4>)
 80010dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80010e0:	0800112d 	.word	0x0800112d
 80010e4:	080012f9 	.word	0x080012f9
 80010e8:	080012f9 	.word	0x080012f9
 80010ec:	080012f9 	.word	0x080012f9
 80010f0:	080012f9 	.word	0x080012f9
 80010f4:	0800128d 	.word	0x0800128d
 80010f8:	080012f9 	.word	0x080012f9
 80010fc:	080012f3 	.word	0x080012f3
 8001100:	080012f9 	.word	0x080012f9
 8001104:	080012f9 	.word	0x080012f9
 8001108:	080012f9 	.word	0x080012f9
 800110c:	080012f9 	.word	0x080012f9
 8001110:	080012f9 	.word	0x080012f9
 8001114:	080012f9 	.word	0x080012f9
 8001118:	080012f9 	.word	0x080012f9
 800111c:	080012f9 	.word	0x080012f9
 8001120:	080012f9 	.word	0x080012f9
 8001124:	080011ed 	.word	0x080011ed
 8001128:	080012ed 	.word	0x080012ed
		case 'a':
			sscanf(scanptr, "%u %u%n", &index, &size, &bytes_scanned);
 800112c:	a904      	add	r1, sp, #16
 800112e:	aa05      	add	r2, sp, #20
 8001130:	ab03      	add	r3, sp, #12
 8001132:	9300      	str	r3, [sp, #0]
 8001134:	460b      	mov	r3, r1
 8001136:	492c      	ldr	r1, [pc, #176]	; (80011e8 <read_trace+0x2dc>)
 8001138:	f8dd 081c 	ldr.w	r0, [sp, #2076]	; 0x81c
 800113c:	f002 f888 	bl	8003250 <siscanf>
			scanptr += bytes_scanned;
 8001140:	f60d 0328 	addw	r3, sp, #2088	; 0x828
 8001144:	f6a3 031c 	subw	r3, r3, #2076	; 0x81c
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	461a      	mov	r2, r3
 800114c:	f8dd 381c 	ldr.w	r3, [sp, #2076]	; 0x81c
 8001150:	4413      	add	r3, r2
 8001152:	f8cd 381c 	str.w	r3, [sp, #2076]	; 0x81c
			trace->ops[op_index].type = ALLOC;
 8001156:	f8dd 3818 	ldr.w	r3, [sp, #2072]	; 0x818
 800115a:	6919      	ldr	r1, [r3, #16]
 800115c:	f8dd 2820 	ldr.w	r2, [sp, #2080]	; 0x820
 8001160:	4613      	mov	r3, r2
 8001162:	005b      	lsls	r3, r3, #1
 8001164:	4413      	add	r3, r2
 8001166:	009b      	lsls	r3, r3, #2
 8001168:	440b      	add	r3, r1
 800116a:	2200      	movs	r2, #0
 800116c:	701a      	strb	r2, [r3, #0]
			trace->ops[op_index].index = index;
 800116e:	f60d 0328 	addw	r3, sp, #2088	; 0x828
 8001172:	f6a3 0314 	subw	r3, r3, #2068	; 0x814
 8001176:	6818      	ldr	r0, [r3, #0]
 8001178:	f8dd 3818 	ldr.w	r3, [sp, #2072]	; 0x818
 800117c:	6919      	ldr	r1, [r3, #16]
 800117e:	f8dd 2820 	ldr.w	r2, [sp, #2080]	; 0x820
 8001182:	4613      	mov	r3, r2
 8001184:	005b      	lsls	r3, r3, #1
 8001186:	4413      	add	r3, r2
 8001188:	009b      	lsls	r3, r3, #2
 800118a:	440b      	add	r3, r1
 800118c:	4602      	mov	r2, r0
 800118e:	605a      	str	r2, [r3, #4]
			trace->ops[op_index].size = size;
 8001190:	f60d 0328 	addw	r3, sp, #2088	; 0x828
 8001194:	f6a3 0318 	subw	r3, r3, #2072	; 0x818
 8001198:	6818      	ldr	r0, [r3, #0]
 800119a:	f8dd 3818 	ldr.w	r3, [sp, #2072]	; 0x818
 800119e:	6919      	ldr	r1, [r3, #16]
 80011a0:	f8dd 2820 	ldr.w	r2, [sp, #2080]	; 0x820
 80011a4:	4613      	mov	r3, r2
 80011a6:	005b      	lsls	r3, r3, #1
 80011a8:	4413      	add	r3, r2
 80011aa:	009b      	lsls	r3, r3, #2
 80011ac:	440b      	add	r3, r1
 80011ae:	4602      	mov	r2, r0
 80011b0:	609a      	str	r2, [r3, #8]
			max_index = (index > max_index) ? index : max_index;
 80011b2:	f60d 0328 	addw	r3, sp, #2088	; 0x828
 80011b6:	f6a3 0314 	subw	r3, r3, #2068	; 0x814
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	f8dd 2824 	ldr.w	r2, [sp, #2084]	; 0x824
 80011c0:	4293      	cmp	r3, r2
 80011c2:	bf38      	it	cc
 80011c4:	4613      	movcc	r3, r2
 80011c6:	f8cd 3824 	str.w	r3, [sp, #2084]	; 0x824
			break;
 80011ca:	e0b1      	b.n	8001330 <read_trace+0x424>
 80011cc:	20000000 	.word	0x20000000
 80011d0:	080050e4 	.word	0x080050e4
 80011d4:	200000ec 	.word	0x200000ec
 80011d8:	08005104 	.word	0x08005104
 80011dc:	0800510c 	.word	0x0800510c
 80011e0:	0800512c 	.word	0x0800512c
 80011e4:	0800514c 	.word	0x0800514c
 80011e8:	0800516c 	.word	0x0800516c
		case 'r':
			sscanf(scanptr, "%u %u%n", &index, &size, &bytes_scanned);
 80011ec:	a904      	add	r1, sp, #16
 80011ee:	aa05      	add	r2, sp, #20
 80011f0:	ab03      	add	r3, sp, #12
 80011f2:	9300      	str	r3, [sp, #0]
 80011f4:	460b      	mov	r3, r1
 80011f6:	495b      	ldr	r1, [pc, #364]	; (8001364 <read_trace+0x458>)
 80011f8:	f8dd 081c 	ldr.w	r0, [sp, #2076]	; 0x81c
 80011fc:	f002 f828 	bl	8003250 <siscanf>
			scanptr += bytes_scanned;
 8001200:	f60d 0328 	addw	r3, sp, #2088	; 0x828
 8001204:	f6a3 031c 	subw	r3, r3, #2076	; 0x81c
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	461a      	mov	r2, r3
 800120c:	f8dd 381c 	ldr.w	r3, [sp, #2076]	; 0x81c
 8001210:	4413      	add	r3, r2
 8001212:	f8cd 381c 	str.w	r3, [sp, #2076]	; 0x81c
			trace->ops[op_index].type = REALLOC;
 8001216:	f8dd 3818 	ldr.w	r3, [sp, #2072]	; 0x818
 800121a:	6919      	ldr	r1, [r3, #16]
 800121c:	f8dd 2820 	ldr.w	r2, [sp, #2080]	; 0x820
 8001220:	4613      	mov	r3, r2
 8001222:	005b      	lsls	r3, r3, #1
 8001224:	4413      	add	r3, r2
 8001226:	009b      	lsls	r3, r3, #2
 8001228:	440b      	add	r3, r1
 800122a:	2202      	movs	r2, #2
 800122c:	701a      	strb	r2, [r3, #0]
			trace->ops[op_index].index = index;
 800122e:	f60d 0328 	addw	r3, sp, #2088	; 0x828
 8001232:	f6a3 0314 	subw	r3, r3, #2068	; 0x814
 8001236:	6818      	ldr	r0, [r3, #0]
 8001238:	f8dd 3818 	ldr.w	r3, [sp, #2072]	; 0x818
 800123c:	6919      	ldr	r1, [r3, #16]
 800123e:	f8dd 2820 	ldr.w	r2, [sp, #2080]	; 0x820
 8001242:	4613      	mov	r3, r2
 8001244:	005b      	lsls	r3, r3, #1
 8001246:	4413      	add	r3, r2
 8001248:	009b      	lsls	r3, r3, #2
 800124a:	440b      	add	r3, r1
 800124c:	4602      	mov	r2, r0
 800124e:	605a      	str	r2, [r3, #4]
			trace->ops[op_index].size = size;
 8001250:	f60d 0328 	addw	r3, sp, #2088	; 0x828
 8001254:	f6a3 0318 	subw	r3, r3, #2072	; 0x818
 8001258:	6818      	ldr	r0, [r3, #0]
 800125a:	f8dd 3818 	ldr.w	r3, [sp, #2072]	; 0x818
 800125e:	6919      	ldr	r1, [r3, #16]
 8001260:	f8dd 2820 	ldr.w	r2, [sp, #2080]	; 0x820
 8001264:	4613      	mov	r3, r2
 8001266:	005b      	lsls	r3, r3, #1
 8001268:	4413      	add	r3, r2
 800126a:	009b      	lsls	r3, r3, #2
 800126c:	440b      	add	r3, r1
 800126e:	4602      	mov	r2, r0
 8001270:	609a      	str	r2, [r3, #8]
			max_index = (index > max_index) ? index : max_index;
 8001272:	f60d 0328 	addw	r3, sp, #2088	; 0x828
 8001276:	f6a3 0314 	subw	r3, r3, #2068	; 0x814
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	f8dd 2824 	ldr.w	r2, [sp, #2084]	; 0x824
 8001280:	4293      	cmp	r3, r2
 8001282:	bf38      	it	cc
 8001284:	4613      	movcc	r3, r2
 8001286:	f8cd 3824 	str.w	r3, [sp, #2084]	; 0x824
			break;
 800128a:	e051      	b.n	8001330 <read_trace+0x424>
		case 'f':
			sscanf(scanptr, "%u%n", &index, &bytes_scanned);
 800128c:	ab03      	add	r3, sp, #12
 800128e:	aa05      	add	r2, sp, #20
 8001290:	4935      	ldr	r1, [pc, #212]	; (8001368 <read_trace+0x45c>)
 8001292:	f8dd 081c 	ldr.w	r0, [sp, #2076]	; 0x81c
 8001296:	f001 ffdb 	bl	8003250 <siscanf>
			scanptr += bytes_scanned;
 800129a:	f60d 0328 	addw	r3, sp, #2088	; 0x828
 800129e:	f6a3 031c 	subw	r3, r3, #2076	; 0x81c
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	461a      	mov	r2, r3
 80012a6:	f8dd 381c 	ldr.w	r3, [sp, #2076]	; 0x81c
 80012aa:	4413      	add	r3, r2
 80012ac:	f8cd 381c 	str.w	r3, [sp, #2076]	; 0x81c
			trace->ops[op_index].type = FREE;
 80012b0:	f8dd 3818 	ldr.w	r3, [sp, #2072]	; 0x818
 80012b4:	6919      	ldr	r1, [r3, #16]
 80012b6:	f8dd 2820 	ldr.w	r2, [sp, #2080]	; 0x820
 80012ba:	4613      	mov	r3, r2
 80012bc:	005b      	lsls	r3, r3, #1
 80012be:	4413      	add	r3, r2
 80012c0:	009b      	lsls	r3, r3, #2
 80012c2:	440b      	add	r3, r1
 80012c4:	2201      	movs	r2, #1
 80012c6:	701a      	strb	r2, [r3, #0]
			trace->ops[op_index].index = index;
 80012c8:	f60d 0328 	addw	r3, sp, #2088	; 0x828
 80012cc:	f6a3 0314 	subw	r3, r3, #2068	; 0x814
 80012d0:	6818      	ldr	r0, [r3, #0]
 80012d2:	f8dd 3818 	ldr.w	r3, [sp, #2072]	; 0x818
 80012d6:	6919      	ldr	r1, [r3, #16]
 80012d8:	f8dd 2820 	ldr.w	r2, [sp, #2080]	; 0x820
 80012dc:	4613      	mov	r3, r2
 80012de:	005b      	lsls	r3, r3, #1
 80012e0:	4413      	add	r3, r2
 80012e2:	009b      	lsls	r3, r3, #2
 80012e4:	440b      	add	r3, r1
 80012e6:	4602      	mov	r2, r0
 80012e8:	605a      	str	r2, [r3, #4]
			break;
 80012ea:	e021      	b.n	8001330 <read_trace+0x424>
		case 's':
			stack_test();
 80012ec:	f7ff fbd6 	bl	8000a9c <stack_test>
			break;
 80012f0:	e01e      	b.n	8001330 <read_trace+0x424>
		case 'h':
			heap_test();
 80012f2:	f7ff fbe3 	bl	8000abc <heap_test>
			break;
 80012f6:	e01b      	b.n	8001330 <read_trace+0x424>
		default:
			sprintf(msg, "Bogus type character (%c) in string (%s) in tracefile %s\n", 
			   type[0], scanptr-bytes_scanned, path);
 80012f8:	f60d 0328 	addw	r3, sp, #2088	; 0x828
 80012fc:	f5a3 6382 	sub.w	r3, r3, #1040	; 0x410
 8001300:	781b      	ldrb	r3, [r3, #0]
			sprintf(msg, "Bogus type character (%c) in string (%s) in tracefile %s\n", 
 8001302:	4619      	mov	r1, r3
			   type[0], scanptr-bytes_scanned, path);
 8001304:	f60d 0328 	addw	r3, sp, #2088	; 0x828
 8001308:	f6a3 031c 	subw	r3, r3, #2076	; 0x81c
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	425b      	negs	r3, r3
			sprintf(msg, "Bogus type character (%c) in string (%s) in tracefile %s\n", 
 8001310:	f8dd 281c 	ldr.w	r2, [sp, #2076]	; 0x81c
 8001314:	441a      	add	r2, r3
 8001316:	ab06      	add	r3, sp, #24
 8001318:	9300      	str	r3, [sp, #0]
 800131a:	4613      	mov	r3, r2
 800131c:	460a      	mov	r2, r1
 800131e:	4913      	ldr	r1, [pc, #76]	; (800136c <read_trace+0x460>)
 8001320:	4813      	ldr	r0, [pc, #76]	; (8001370 <read_trace+0x464>)
 8001322:	f001 ff75 	bl	8003210 <siprintf>
			var_print(msg);
 8001326:	4812      	ldr	r0, [pc, #72]	; (8001370 <read_trace+0x464>)
 8001328:	f000 fe5c 	bl	8001fe4 <var_print>
			loop();
 800132c:	f000 fe54 	bl	8001fd8 <loop>
		}
		op_index++;
 8001330:	f8dd 3820 	ldr.w	r3, [sp, #2080]	; 0x820
 8001334:	3301      	adds	r3, #1
 8001336:	f8cd 3820 	str.w	r3, [sp, #2080]	; 0x820
    while (sscanf(scanptr, "%s%n", type, &bytes_scanned) != EOF) {
 800133a:	ab03      	add	r3, sp, #12
 800133c:	f50d 6283 	add.w	r2, sp, #1048	; 0x418
 8001340:	490c      	ldr	r1, [pc, #48]	; (8001374 <read_trace+0x468>)
 8001342:	f8dd 081c 	ldr.w	r0, [sp, #2076]	; 0x81c
 8001346:	f001 ff83 	bl	8003250 <siscanf>
 800134a:	4603      	mov	r3, r0
 800134c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001350:	f47f aeaf 	bne.w	80010b2 <read_trace+0x1a6>
    }
	// Removed to allow shortened trace files
    //assert(max_index == trace->num_ids - 1);
    //assert(trace->num_ops == op_index);
    
    return trace;
 8001354:	f8dd 3818 	ldr.w	r3, [sp, #2072]	; 0x818
}
 8001358:	4618      	mov	r0, r3
 800135a:	f60d 0d2c 	addw	sp, sp, #2092	; 0x82c
 800135e:	f85d fb04 	ldr.w	pc, [sp], #4
 8001362:	bf00      	nop
 8001364:	0800516c 	.word	0x0800516c
 8001368:	08005174 	.word	0x08005174
 800136c:	0800517c 	.word	0x0800517c
 8001370:	200000f0 	.word	0x200000f0
 8001374:	080051b8 	.word	0x080051b8

08001378 <free_trace>:
/*
 * free_trace - Free the trace record and the three arrays it points
 *              to, all of which were allocated in read_trace().
 */
void free_trace(trace_t *trace)
{
 8001378:	b500      	push	{lr}
 800137a:	b083      	sub	sp, #12
 800137c:	9001      	str	r0, [sp, #4]
    sys_free(trace->ops);         /* free the three arrays... */
 800137e:	9b01      	ldr	r3, [sp, #4]
 8001380:	691b      	ldr	r3, [r3, #16]
 8001382:	4618      	mov	r0, r3
 8001384:	f001 f9c4 	bl	8002710 <sys_free>
    sys_free(trace->blocks);      
 8001388:	9b01      	ldr	r3, [sp, #4]
 800138a:	695b      	ldr	r3, [r3, #20]
 800138c:	4618      	mov	r0, r3
 800138e:	f001 f9bf 	bl	8002710 <sys_free>
    sys_free(trace->block_sizes);
 8001392:	9b01      	ldr	r3, [sp, #4]
 8001394:	699b      	ldr	r3, [r3, #24]
 8001396:	4618      	mov	r0, r3
 8001398:	f001 f9ba 	bl	8002710 <sys_free>
    sys_free(trace);              /* and the trace record itself... */
 800139c:	9801      	ldr	r0, [sp, #4]
 800139e:	f001 f9b7 	bl	8002710 <sys_free>
}
 80013a2:	bf00      	nop
 80013a4:	b003      	add	sp, #12
 80013a6:	f85d fb04 	ldr.w	pc, [sp], #4
	...

080013ac <eval_mm_valid>:

/*
 * eval_mm_valid - Check the mm malloc package for correctness
 */
static int eval_mm_valid(trace_t *trace, int tracenum, range_t **ranges) 
{
 80013ac:	b500      	push	{lr}
 80013ae:	b08f      	sub	sp, #60	; 0x3c
 80013b0:	9005      	str	r0, [sp, #20]
 80013b2:	9104      	str	r1, [sp, #16]
 80013b4:	9203      	str	r2, [sp, #12]
    char *newp;
    char *oldp;
    char *p;
    
    /* Reset the heap and free any records in the range list */
    clear_ranges(ranges);
 80013b6:	9803      	ldr	r0, [sp, #12]
 80013b8:	f7ff fd8f 	bl	8000eda <clear_ranges>
	return 0;
    }
	*/

    /* Interpret each operation in the trace in order */
    for (i = 0;  i < trace->num_ops;  i++) {
 80013bc:	2300      	movs	r3, #0
 80013be:	930d      	str	r3, [sp, #52]	; 0x34
 80013c0:	e0e4      	b.n	800158c <eval_mm_valid+0x1e0>
	index = trace->ops[i].index;
 80013c2:	9b05      	ldr	r3, [sp, #20]
 80013c4:	6919      	ldr	r1, [r3, #16]
 80013c6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80013c8:	4613      	mov	r3, r2
 80013ca:	005b      	lsls	r3, r3, #1
 80013cc:	4413      	add	r3, r2
 80013ce:	009b      	lsls	r3, r3, #2
 80013d0:	440b      	add	r3, r1
 80013d2:	685b      	ldr	r3, [r3, #4]
 80013d4:	930a      	str	r3, [sp, #40]	; 0x28
	size = trace->ops[i].size;
 80013d6:	9b05      	ldr	r3, [sp, #20]
 80013d8:	6919      	ldr	r1, [r3, #16]
 80013da:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80013dc:	4613      	mov	r3, r2
 80013de:	005b      	lsls	r3, r3, #1
 80013e0:	4413      	add	r3, r2
 80013e2:	009b      	lsls	r3, r3, #2
 80013e4:	440b      	add	r3, r1
 80013e6:	689b      	ldr	r3, [r3, #8]
 80013e8:	9309      	str	r3, [sp, #36]	; 0x24

        switch (trace->ops[i].type) {
 80013ea:	9b05      	ldr	r3, [sp, #20]
 80013ec:	6919      	ldr	r1, [r3, #16]
 80013ee:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80013f0:	4613      	mov	r3, r2
 80013f2:	005b      	lsls	r3, r3, #1
 80013f4:	4413      	add	r3, r2
 80013f6:	009b      	lsls	r3, r3, #2
 80013f8:	440b      	add	r3, r1
 80013fa:	781b      	ldrb	r3, [r3, #0]
 80013fc:	2b02      	cmp	r3, #2
 80013fe:	d03a      	beq.n	8001476 <eval_mm_valid+0xca>
 8001400:	2b02      	cmp	r3, #2
 8001402:	f300 80ac 	bgt.w	800155e <eval_mm_valid+0x1b2>
 8001406:	2b00      	cmp	r3, #0
 8001408:	d003      	beq.n	8001412 <eval_mm_valid+0x66>
 800140a:	2b01      	cmp	r3, #1
 800140c:	f000 8098 	beq.w	8001540 <eval_mm_valid+0x194>
 8001410:	e0a5      	b.n	800155e <eval_mm_valid+0x1b2>

        case ALLOC: /* sys_malloc */

	    /* Call the student's malloc */
	    if ((p = sys_malloc(size)) == NULL) {
 8001412:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001414:	4618      	mov	r0, r3
 8001416:	f001 f974 	bl	8002702 <sys_malloc>
 800141a:	9006      	str	r0, [sp, #24]
 800141c:	9b06      	ldr	r3, [sp, #24]
 800141e:	2b00      	cmp	r3, #0
 8001420:	d106      	bne.n	8001430 <eval_mm_valid+0x84>
		malloc_error(tracenum, i, "sys_malloc failed.");
 8001422:	4a60      	ldr	r2, [pc, #384]	; (80015a4 <eval_mm_valid+0x1f8>)
 8001424:	990d      	ldr	r1, [sp, #52]	; 0x34
 8001426:	9804      	ldr	r0, [sp, #16]
 8001428:	f000 fb22 	bl	8001a70 <malloc_error>
		return 0;
 800142c:	2300      	movs	r3, #0
 800142e:	e0b4      	b.n	800159a <eval_mm_valid+0x1ee>
	    /* 
	     * Test the range of the new block for correctness and add it 
	     * to the range list if OK. The block must be  be aligned properly,
	     * and must not overlap any currently allocated block. 
	     */ 
	    if (add_range(ranges, p, size, tracenum, i) == 0)
 8001430:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8001432:	9300      	str	r3, [sp, #0]
 8001434:	9b04      	ldr	r3, [sp, #16]
 8001436:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8001438:	9906      	ldr	r1, [sp, #24]
 800143a:	9803      	ldr	r0, [sp, #12]
 800143c:	f7ff fc70 	bl	8000d20 <add_range>
 8001440:	4603      	mov	r3, r0
 8001442:	2b00      	cmp	r3, #0
 8001444:	d101      	bne.n	800144a <eval_mm_valid+0x9e>
		return 0;
 8001446:	2300      	movs	r3, #0
 8001448:	e0a7      	b.n	800159a <eval_mm_valid+0x1ee>
	    /* ADDED: cgw
	     * fill range with low byte of index.  This will be used later
	     * if we realloc the block and wish to make sure that the old
	     * data was copied to the new block
	     */
	    memset(p, index & 0xFF, size);
 800144a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800144c:	b2db      	uxtb	r3, r3
 800144e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8001450:	4619      	mov	r1, r3
 8001452:	9806      	ldr	r0, [sp, #24]
 8001454:	f001 fcd8 	bl	8002e08 <memset>

	    /* Remember region */
	    trace->blocks[index] = p;
 8001458:	9b05      	ldr	r3, [sp, #20]
 800145a:	695a      	ldr	r2, [r3, #20]
 800145c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800145e:	009b      	lsls	r3, r3, #2
 8001460:	4413      	add	r3, r2
 8001462:	9a06      	ldr	r2, [sp, #24]
 8001464:	601a      	str	r2, [r3, #0]
	    trace->block_sizes[index] = size;
 8001466:	9b05      	ldr	r3, [sp, #20]
 8001468:	699a      	ldr	r2, [r3, #24]
 800146a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800146c:	009b      	lsls	r3, r3, #2
 800146e:	4413      	add	r3, r2
 8001470:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8001472:	601a      	str	r2, [r3, #0]
	    break;
 8001474:	e087      	b.n	8001586 <eval_mm_valid+0x1da>

        case REALLOC: /* sys_realloc */
	    
	    /* Call the student's realloc */
	    oldp = trace->blocks[index];
 8001476:	9b05      	ldr	r3, [sp, #20]
 8001478:	695a      	ldr	r2, [r3, #20]
 800147a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800147c:	009b      	lsls	r3, r3, #2
 800147e:	4413      	add	r3, r2
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	9308      	str	r3, [sp, #32]
	    if ((newp = sys_realloc(oldp, size)) == NULL) {
 8001484:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001486:	4619      	mov	r1, r3
 8001488:	9808      	ldr	r0, [sp, #32]
 800148a:	f001 f947 	bl	800271c <sys_realloc>
 800148e:	9007      	str	r0, [sp, #28]
 8001490:	9b07      	ldr	r3, [sp, #28]
 8001492:	2b00      	cmp	r3, #0
 8001494:	d106      	bne.n	80014a4 <eval_mm_valid+0xf8>
		malloc_error(tracenum, i, "sys_realloc failed.");
 8001496:	4a44      	ldr	r2, [pc, #272]	; (80015a8 <eval_mm_valid+0x1fc>)
 8001498:	990d      	ldr	r1, [sp, #52]	; 0x34
 800149a:	9804      	ldr	r0, [sp, #16]
 800149c:	f000 fae8 	bl	8001a70 <malloc_error>
		return 0;
 80014a0:	2300      	movs	r3, #0
 80014a2:	e07a      	b.n	800159a <eval_mm_valid+0x1ee>
	    }
	    
	    /* Remove the old region from the range list */
	    remove_range(ranges, oldp);
 80014a4:	9908      	ldr	r1, [sp, #32]
 80014a6:	9803      	ldr	r0, [sp, #12]
 80014a8:	f7ff fcf2 	bl	8000e90 <remove_range>
	    
	    /* Check new block for correctness and add it to range list */
	    if (add_range(ranges, newp, size, tracenum, i) == 0)
 80014ac:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80014ae:	9300      	str	r3, [sp, #0]
 80014b0:	9b04      	ldr	r3, [sp, #16]
 80014b2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80014b4:	9907      	ldr	r1, [sp, #28]
 80014b6:	9803      	ldr	r0, [sp, #12]
 80014b8:	f7ff fc32 	bl	8000d20 <add_range>
 80014bc:	4603      	mov	r3, r0
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d101      	bne.n	80014c6 <eval_mm_valid+0x11a>
		return 0;
 80014c2:	2300      	movs	r3, #0
 80014c4:	e069      	b.n	800159a <eval_mm_valid+0x1ee>
	    /* ADDED: cgw
	     * Make sure that the new block contains the data from the old 
	     * block and then fill in the new block with the low order byte
	     * of the new index
	     */
	    oldsize = trace->block_sizes[index];
 80014c6:	9b05      	ldr	r3, [sp, #20]
 80014c8:	699a      	ldr	r2, [r3, #24]
 80014ca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80014cc:	009b      	lsls	r3, r3, #2
 80014ce:	4413      	add	r3, r2
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	930b      	str	r3, [sp, #44]	; 0x2c
	    if (size < oldsize) oldsize = size;
 80014d4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80014d6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80014d8:	429a      	cmp	r2, r3
 80014da:	da01      	bge.n	80014e0 <eval_mm_valid+0x134>
 80014dc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80014de:	930b      	str	r3, [sp, #44]	; 0x2c
	    for (j = 0; j < oldsize; j++) {
 80014e0:	2300      	movs	r3, #0
 80014e2:	930c      	str	r3, [sp, #48]	; 0x30
 80014e4:	e012      	b.n	800150c <eval_mm_valid+0x160>
	      if (newp[j] != (index & 0xFF)) {
 80014e6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80014e8:	9a07      	ldr	r2, [sp, #28]
 80014ea:	4413      	add	r3, r2
 80014ec:	781b      	ldrb	r3, [r3, #0]
 80014ee:	461a      	mov	r2, r3
 80014f0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80014f2:	b2db      	uxtb	r3, r3
 80014f4:	429a      	cmp	r2, r3
 80014f6:	d006      	beq.n	8001506 <eval_mm_valid+0x15a>
		malloc_error(tracenum, i, "sys_realloc did not preserve the "
 80014f8:	4a2c      	ldr	r2, [pc, #176]	; (80015ac <eval_mm_valid+0x200>)
 80014fa:	990d      	ldr	r1, [sp, #52]	; 0x34
 80014fc:	9804      	ldr	r0, [sp, #16]
 80014fe:	f000 fab7 	bl	8001a70 <malloc_error>
			     "data from old block");
		return 0;
 8001502:	2300      	movs	r3, #0
 8001504:	e049      	b.n	800159a <eval_mm_valid+0x1ee>
	    for (j = 0; j < oldsize; j++) {
 8001506:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8001508:	3301      	adds	r3, #1
 800150a:	930c      	str	r3, [sp, #48]	; 0x30
 800150c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800150e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8001510:	429a      	cmp	r2, r3
 8001512:	dbe8      	blt.n	80014e6 <eval_mm_valid+0x13a>
	      }
	    }
	    memset(newp, index & 0xFF, size);
 8001514:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8001516:	b2db      	uxtb	r3, r3
 8001518:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800151a:	4619      	mov	r1, r3
 800151c:	9807      	ldr	r0, [sp, #28]
 800151e:	f001 fc73 	bl	8002e08 <memset>

	    /* Remember region */
	    trace->blocks[index] = newp;
 8001522:	9b05      	ldr	r3, [sp, #20]
 8001524:	695a      	ldr	r2, [r3, #20]
 8001526:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8001528:	009b      	lsls	r3, r3, #2
 800152a:	4413      	add	r3, r2
 800152c:	9a07      	ldr	r2, [sp, #28]
 800152e:	601a      	str	r2, [r3, #0]
	    trace->block_sizes[index] = size;
 8001530:	9b05      	ldr	r3, [sp, #20]
 8001532:	699a      	ldr	r2, [r3, #24]
 8001534:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8001536:	009b      	lsls	r3, r3, #2
 8001538:	4413      	add	r3, r2
 800153a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800153c:	601a      	str	r2, [r3, #0]
	    break;
 800153e:	e022      	b.n	8001586 <eval_mm_valid+0x1da>

        case FREE: /* sys_free */
	    
	    /* Remove region from list and call student's free function */
	    p = trace->blocks[index];
 8001540:	9b05      	ldr	r3, [sp, #20]
 8001542:	695a      	ldr	r2, [r3, #20]
 8001544:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8001546:	009b      	lsls	r3, r3, #2
 8001548:	4413      	add	r3, r2
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	9306      	str	r3, [sp, #24]
	    remove_range(ranges, p);
 800154e:	9906      	ldr	r1, [sp, #24]
 8001550:	9803      	ldr	r0, [sp, #12]
 8001552:	f7ff fc9d 	bl	8000e90 <remove_range>
	    sys_free(p);
 8001556:	9806      	ldr	r0, [sp, #24]
 8001558:	f001 f8da 	bl	8002710 <sys_free>
	    break;
 800155c:	e013      	b.n	8001586 <eval_mm_valid+0x1da>

	default:
		sprintf(msg, "Type %d", trace->ops[i].type);
 800155e:	9b05      	ldr	r3, [sp, #20]
 8001560:	6919      	ldr	r1, [r3, #16]
 8001562:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8001564:	4613      	mov	r3, r2
 8001566:	005b      	lsls	r3, r3, #1
 8001568:	4413      	add	r3, r2
 800156a:	009b      	lsls	r3, r3, #2
 800156c:	440b      	add	r3, r1
 800156e:	781b      	ldrb	r3, [r3, #0]
 8001570:	461a      	mov	r2, r3
 8001572:	490f      	ldr	r1, [pc, #60]	; (80015b0 <eval_mm_valid+0x204>)
 8001574:	480f      	ldr	r0, [pc, #60]	; (80015b4 <eval_mm_valid+0x208>)
 8001576:	f001 fe4b 	bl	8003210 <siprintf>
		var_print(msg);
 800157a:	480e      	ldr	r0, [pc, #56]	; (80015b4 <eval_mm_valid+0x208>)
 800157c:	f000 fd32 	bl	8001fe4 <var_print>
	    app_error("Nonexistent request type in eval_mm_valid");
 8001580:	480d      	ldr	r0, [pc, #52]	; (80015b8 <eval_mm_valid+0x20c>)
 8001582:	f000 fa41 	bl	8001a08 <app_error>
    for (i = 0;  i < trace->num_ops;  i++) {
 8001586:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8001588:	3301      	adds	r3, #1
 800158a:	930d      	str	r3, [sp, #52]	; 0x34
 800158c:	9b05      	ldr	r3, [sp, #20]
 800158e:	689b      	ldr	r3, [r3, #8]
 8001590:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8001592:	429a      	cmp	r2, r3
 8001594:	f6ff af15 	blt.w	80013c2 <eval_mm_valid+0x16>
        }

    }

    /* As far as we know, this is a valid malloc package */
    return 1;
 8001598:	2301      	movs	r3, #1
}
 800159a:	4618      	mov	r0, r3
 800159c:	b00f      	add	sp, #60	; 0x3c
 800159e:	f85d fb04 	ldr.w	pc, [sp], #4
 80015a2:	bf00      	nop
 80015a4:	080051c0 	.word	0x080051c0
 80015a8:	080051d4 	.word	0x080051d4
 80015ac:	080051e8 	.word	0x080051e8
 80015b0:	08005220 	.word	0x08005220
 80015b4:	200000f0 	.word	0x200000f0
 80015b8:	08005228 	.word	0x08005228

080015bc <eval_mm_util>:
 *   doesn't allow the students to decrement the brk pointer, so brk
 *   is always the high water mark of the heap. 
 *   
 */
static double eval_mm_util(trace_t *trace, int tracenum, range_t **ranges)
{   
 80015bc:	b530      	push	{r4, r5, lr}
 80015be:	b08f      	sub	sp, #60	; 0x3c
 80015c0:	9003      	str	r0, [sp, #12]
 80015c2:	9102      	str	r1, [sp, #8]
 80015c4:	9201      	str	r2, [sp, #4]
    int i;
    int index;
    int size, newsize, oldsize;
    int max_total_size = 0;
 80015c6:	2300      	movs	r3, #0
 80015c8:	930c      	str	r3, [sp, #48]	; 0x30
    int total_size = 0;
 80015ca:	2300      	movs	r3, #0
 80015cc:	930b      	str	r3, [sp, #44]	; 0x2c
    /* initialize the heap and the mm malloc package */
    //mem_reset_brk();
    //if (mm_init() < 0)
	//app_error("mm_init failed in eval_mm_util");

    for (i = 0;  i < trace->num_ops;  i++) {
 80015ce:	2300      	movs	r3, #0
 80015d0:	930d      	str	r3, [sp, #52]	; 0x34
 80015d2:	e0ba      	b.n	800174a <eval_mm_util+0x18e>
        switch (trace->ops[i].type) {
 80015d4:	9b03      	ldr	r3, [sp, #12]
 80015d6:	6919      	ldr	r1, [r3, #16]
 80015d8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80015da:	4613      	mov	r3, r2
 80015dc:	005b      	lsls	r3, r3, #1
 80015de:	4413      	add	r3, r2
 80015e0:	009b      	lsls	r3, r3, #2
 80015e2:	440b      	add	r3, r1
 80015e4:	781b      	ldrb	r3, [r3, #0]
 80015e6:	2b02      	cmp	r3, #2
 80015e8:	d040      	beq.n	800166c <eval_mm_util+0xb0>
 80015ea:	2b02      	cmp	r3, #2
 80015ec:	f300 80a7 	bgt.w	800173e <eval_mm_util+0x182>
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d003      	beq.n	80015fc <eval_mm_util+0x40>
 80015f4:	2b01      	cmp	r3, #1
 80015f6:	f000 8082 	beq.w	80016fe <eval_mm_util+0x142>
 80015fa:	e0a0      	b.n	800173e <eval_mm_util+0x182>

        case ALLOC: /* mm_alloc */
	    index = trace->ops[i].index;
 80015fc:	9b03      	ldr	r3, [sp, #12]
 80015fe:	6919      	ldr	r1, [r3, #16]
 8001600:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8001602:	4613      	mov	r3, r2
 8001604:	005b      	lsls	r3, r3, #1
 8001606:	4413      	add	r3, r2
 8001608:	009b      	lsls	r3, r3, #2
 800160a:	440b      	add	r3, r1
 800160c:	685b      	ldr	r3, [r3, #4]
 800160e:	930a      	str	r3, [sp, #40]	; 0x28
	    size = trace->ops[i].size;
 8001610:	9b03      	ldr	r3, [sp, #12]
 8001612:	6919      	ldr	r1, [r3, #16]
 8001614:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8001616:	4613      	mov	r3, r2
 8001618:	005b      	lsls	r3, r3, #1
 800161a:	4413      	add	r3, r2
 800161c:	009b      	lsls	r3, r3, #2
 800161e:	440b      	add	r3, r1
 8001620:	689b      	ldr	r3, [r3, #8]
 8001622:	9305      	str	r3, [sp, #20]

	    if ((p = sys_malloc(size)) == NULL) 
 8001624:	9b05      	ldr	r3, [sp, #20]
 8001626:	4618      	mov	r0, r3
 8001628:	f001 f86b 	bl	8002702 <sys_malloc>
 800162c:	9004      	str	r0, [sp, #16]
 800162e:	9b04      	ldr	r3, [sp, #16]
 8001630:	2b00      	cmp	r3, #0
 8001632:	d102      	bne.n	800163a <eval_mm_util+0x7e>
			app_error("sys_malloc failed in eval_mm_util");
 8001634:	4856      	ldr	r0, [pc, #344]	; (8001790 <eval_mm_util+0x1d4>)
 8001636:	f000 f9e7 	bl	8001a08 <app_error>
	    
	    /* Remember region and size */
	    trace->blocks[index] = p;
 800163a:	9b03      	ldr	r3, [sp, #12]
 800163c:	695a      	ldr	r2, [r3, #20]
 800163e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8001640:	009b      	lsls	r3, r3, #2
 8001642:	4413      	add	r3, r2
 8001644:	9a04      	ldr	r2, [sp, #16]
 8001646:	601a      	str	r2, [r3, #0]
	    trace->block_sizes[index] = size;
 8001648:	9b03      	ldr	r3, [sp, #12]
 800164a:	699a      	ldr	r2, [r3, #24]
 800164c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800164e:	009b      	lsls	r3, r3, #2
 8001650:	4413      	add	r3, r2
 8001652:	9a05      	ldr	r2, [sp, #20]
 8001654:	601a      	str	r2, [r3, #0]
	    
	    /* Keep track of current total size
	     * of all allocated blocks */
	    total_size += size;
 8001656:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8001658:	9b05      	ldr	r3, [sp, #20]
 800165a:	4413      	add	r3, r2
 800165c:	930b      	str	r3, [sp, #44]	; 0x2c
	    
	    /* Update statistics */
	    max_total_size = (total_size > max_total_size) ?
 800165e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8001660:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8001662:	4293      	cmp	r3, r2
 8001664:	bfb8      	it	lt
 8001666:	4613      	movlt	r3, r2
 8001668:	930c      	str	r3, [sp, #48]	; 0x30
		total_size : max_total_size;
	    break;
 800166a:	e06b      	b.n	8001744 <eval_mm_util+0x188>

	case REALLOC: /* sys_realloc */
	    index = trace->ops[i].index;
 800166c:	9b03      	ldr	r3, [sp, #12]
 800166e:	6919      	ldr	r1, [r3, #16]
 8001670:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8001672:	4613      	mov	r3, r2
 8001674:	005b      	lsls	r3, r3, #1
 8001676:	4413      	add	r3, r2
 8001678:	009b      	lsls	r3, r3, #2
 800167a:	440b      	add	r3, r1
 800167c:	685b      	ldr	r3, [r3, #4]
 800167e:	930a      	str	r3, [sp, #40]	; 0x28
	    newsize = trace->ops[i].size;
 8001680:	9b03      	ldr	r3, [sp, #12]
 8001682:	6919      	ldr	r1, [r3, #16]
 8001684:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8001686:	4613      	mov	r3, r2
 8001688:	005b      	lsls	r3, r3, #1
 800168a:	4413      	add	r3, r2
 800168c:	009b      	lsls	r3, r3, #2
 800168e:	440b      	add	r3, r1
 8001690:	689b      	ldr	r3, [r3, #8]
 8001692:	9309      	str	r3, [sp, #36]	; 0x24
	    oldsize = trace->block_sizes[index];
 8001694:	9b03      	ldr	r3, [sp, #12]
 8001696:	699a      	ldr	r2, [r3, #24]
 8001698:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800169a:	009b      	lsls	r3, r3, #2
 800169c:	4413      	add	r3, r2
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	9308      	str	r3, [sp, #32]

	    oldp = trace->blocks[index];
 80016a2:	9b03      	ldr	r3, [sp, #12]
 80016a4:	695a      	ldr	r2, [r3, #20]
 80016a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80016a8:	009b      	lsls	r3, r3, #2
 80016aa:	4413      	add	r3, r2
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	9307      	str	r3, [sp, #28]
	    if ((newp = sys_realloc(oldp,newsize)) == NULL)
 80016b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80016b2:	4619      	mov	r1, r3
 80016b4:	9807      	ldr	r0, [sp, #28]
 80016b6:	f001 f831 	bl	800271c <sys_realloc>
 80016ba:	9006      	str	r0, [sp, #24]
 80016bc:	9b06      	ldr	r3, [sp, #24]
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d102      	bne.n	80016c8 <eval_mm_util+0x10c>
		app_error("sys_realloc failed in eval_mm_util");
 80016c2:	4834      	ldr	r0, [pc, #208]	; (8001794 <eval_mm_util+0x1d8>)
 80016c4:	f000 f9a0 	bl	8001a08 <app_error>

	    /* Remember region and size */
	    trace->blocks[index] = newp;
 80016c8:	9b03      	ldr	r3, [sp, #12]
 80016ca:	695a      	ldr	r2, [r3, #20]
 80016cc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80016ce:	009b      	lsls	r3, r3, #2
 80016d0:	4413      	add	r3, r2
 80016d2:	9a06      	ldr	r2, [sp, #24]
 80016d4:	601a      	str	r2, [r3, #0]
	    trace->block_sizes[index] = newsize;
 80016d6:	9b03      	ldr	r3, [sp, #12]
 80016d8:	699a      	ldr	r2, [r3, #24]
 80016da:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80016dc:	009b      	lsls	r3, r3, #2
 80016de:	4413      	add	r3, r2
 80016e0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80016e2:	601a      	str	r2, [r3, #0]
	    
	    /* Keep track of current total size
	     * of all allocated blocks */
	    total_size += (newsize - oldsize);
 80016e4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80016e6:	9b08      	ldr	r3, [sp, #32]
 80016e8:	1ad3      	subs	r3, r2, r3
 80016ea:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80016ec:	4413      	add	r3, r2
 80016ee:	930b      	str	r3, [sp, #44]	; 0x2c
	    
	    /* Update statistics */
	    max_total_size = (total_size > max_total_size) ?
 80016f0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80016f2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80016f4:	4293      	cmp	r3, r2
 80016f6:	bfb8      	it	lt
 80016f8:	4613      	movlt	r3, r2
 80016fa:	930c      	str	r3, [sp, #48]	; 0x30
		total_size : max_total_size;
	    break;
 80016fc:	e022      	b.n	8001744 <eval_mm_util+0x188>

        case FREE: /* sys_free */
	    index = trace->ops[i].index;
 80016fe:	9b03      	ldr	r3, [sp, #12]
 8001700:	6919      	ldr	r1, [r3, #16]
 8001702:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8001704:	4613      	mov	r3, r2
 8001706:	005b      	lsls	r3, r3, #1
 8001708:	4413      	add	r3, r2
 800170a:	009b      	lsls	r3, r3, #2
 800170c:	440b      	add	r3, r1
 800170e:	685b      	ldr	r3, [r3, #4]
 8001710:	930a      	str	r3, [sp, #40]	; 0x28
	    size = trace->block_sizes[index];
 8001712:	9b03      	ldr	r3, [sp, #12]
 8001714:	699a      	ldr	r2, [r3, #24]
 8001716:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8001718:	009b      	lsls	r3, r3, #2
 800171a:	4413      	add	r3, r2
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	9305      	str	r3, [sp, #20]
	    p = trace->blocks[index];
 8001720:	9b03      	ldr	r3, [sp, #12]
 8001722:	695a      	ldr	r2, [r3, #20]
 8001724:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8001726:	009b      	lsls	r3, r3, #2
 8001728:	4413      	add	r3, r2
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	9304      	str	r3, [sp, #16]
	    
	    sys_free(p);
 800172e:	9804      	ldr	r0, [sp, #16]
 8001730:	f000 ffee 	bl	8002710 <sys_free>
	    
	    /* Keep track of current total size
	     * of all allocated blocks */
	    total_size -= size;
 8001734:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8001736:	9b05      	ldr	r3, [sp, #20]
 8001738:	1ad3      	subs	r3, r2, r3
 800173a:	930b      	str	r3, [sp, #44]	; 0x2c
	    
	    break;
 800173c:	e002      	b.n	8001744 <eval_mm_util+0x188>

	default:
	    app_error("Nonexistent request type in eval_mm_util");
 800173e:	4816      	ldr	r0, [pc, #88]	; (8001798 <eval_mm_util+0x1dc>)
 8001740:	f000 f962 	bl	8001a08 <app_error>
    for (i = 0;  i < trace->num_ops;  i++) {
 8001744:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8001746:	3301      	adds	r3, #1
 8001748:	930d      	str	r3, [sp, #52]	; 0x34
 800174a:	9b03      	ldr	r3, [sp, #12]
 800174c:	689b      	ldr	r3, [r3, #8]
 800174e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8001750:	429a      	cmp	r2, r3
 8001752:	f6ff af3f 	blt.w	80015d4 <eval_mm_util+0x18>

        }
    }

	max_total_size += test_mem_use;
 8001756:	4b11      	ldr	r3, [pc, #68]	; (800179c <eval_mm_util+0x1e0>)
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800175c:	4413      	add	r3, r2
 800175e:	930c      	str	r3, [sp, #48]	; 0x30

    return ((double)max_total_size  / (double)mem_heapsize());
 8001760:	980c      	ldr	r0, [sp, #48]	; 0x30
 8001762:	f7fe fed7 	bl	8000514 <__aeabi_i2d>
 8001766:	4604      	mov	r4, r0
 8001768:	460d      	mov	r5, r1
 800176a:	f000 fa23 	bl	8001bb4 <mem_heapsize>
 800176e:	4603      	mov	r3, r0
 8001770:	4618      	mov	r0, r3
 8001772:	f7fe febf 	bl	80004f4 <__aeabi_ui2d>
 8001776:	4602      	mov	r2, r0
 8001778:	460b      	mov	r3, r1
 800177a:	4620      	mov	r0, r4
 800177c:	4629      	mov	r1, r5
 800177e:	f7ff f85d 	bl	800083c <__aeabi_ddiv>
 8001782:	4602      	mov	r2, r0
 8001784:	460b      	mov	r3, r1
}
 8001786:	4610      	mov	r0, r2
 8001788:	4619      	mov	r1, r3
 800178a:	b00f      	add	sp, #60	; 0x3c
 800178c:	bd30      	pop	{r4, r5, pc}
 800178e:	bf00      	nop
 8001790:	08005254 	.word	0x08005254
 8001794:	08005278 	.word	0x08005278
 8001798:	0800529c 	.word	0x0800529c
 800179c:	200000ec 	.word	0x200000ec

080017a0 <printresults>:

/*
 * printresults - prints a performance summary for some malloc package
 */
static void printresults(int n, stats_t *stats) 
{
 80017a0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80017a4:	b093      	sub	sp, #76	; 0x4c
 80017a6:	9009      	str	r0, [sp, #36]	; 0x24
 80017a8:	9108      	str	r1, [sp, #32]
    int i;
    double secs = 0;
 80017aa:	f04f 0200 	mov.w	r2, #0
 80017ae:	f04f 0300 	mov.w	r3, #0
 80017b2:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
    double ops = 0;
 80017b6:	f04f 0200 	mov.w	r2, #0
 80017ba:	f04f 0300 	mov.w	r3, #0
 80017be:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
    double util = 0;
 80017c2:	f04f 0200 	mov.w	r2, #0
 80017c6:	f04f 0300 	mov.w	r3, #0
 80017ca:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28

    /* Print the individual results for each trace */
    sprintf(msg, "%5s%7s %5s%8s%10s%6s\n", 
 80017ce:	4b7b      	ldr	r3, [pc, #492]	; (80019bc <printresults+0x21c>)
 80017d0:	9303      	str	r3, [sp, #12]
 80017d2:	4b7b      	ldr	r3, [pc, #492]	; (80019c0 <printresults+0x220>)
 80017d4:	9302      	str	r3, [sp, #8]
 80017d6:	4b7b      	ldr	r3, [pc, #492]	; (80019c4 <printresults+0x224>)
 80017d8:	9301      	str	r3, [sp, #4]
 80017da:	4b7b      	ldr	r3, [pc, #492]	; (80019c8 <printresults+0x228>)
 80017dc:	9300      	str	r3, [sp, #0]
 80017de:	4b7b      	ldr	r3, [pc, #492]	; (80019cc <printresults+0x22c>)
 80017e0:	4a7b      	ldr	r2, [pc, #492]	; (80019d0 <printresults+0x230>)
 80017e2:	497c      	ldr	r1, [pc, #496]	; (80019d4 <printresults+0x234>)
 80017e4:	487c      	ldr	r0, [pc, #496]	; (80019d8 <printresults+0x238>)
 80017e6:	f001 fd13 	bl	8003210 <siprintf>
	   "trace", " valid", "util", "ops", "secs", "Kops");
	var_print(msg);
 80017ea:	487b      	ldr	r0, [pc, #492]	; (80019d8 <printresults+0x238>)
 80017ec:	f000 fbfa 	bl	8001fe4 <var_print>
    for (i=0; i < n; i++) {
 80017f0:	2300      	movs	r3, #0
 80017f2:	9311      	str	r3, [sp, #68]	; 0x44
 80017f4:	e08a      	b.n	800190c <printresults+0x16c>
	if (stats[i].valid) {
 80017f6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80017f8:	015b      	lsls	r3, r3, #5
 80017fa:	9a08      	ldr	r2, [sp, #32]
 80017fc:	4413      	add	r3, r2
 80017fe:	689b      	ldr	r3, [r3, #8]
 8001800:	2b00      	cmp	r3, #0
 8001802:	d06f      	beq.n	80018e4 <printresults+0x144>
	    sprintf(msg, "%2d%10s%5.0f%%%8.0f%10.6f%6.0f\n", 
		   i,
		   "yes",
		   stats[i].util*100.0,
 8001804:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8001806:	015b      	lsls	r3, r3, #5
 8001808:	9a08      	ldr	r2, [sp, #32]
 800180a:	4413      	add	r3, r2
 800180c:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
	    sprintf(msg, "%2d%10s%5.0f%%%8.0f%10.6f%6.0f\n", 
 8001810:	f04f 0200 	mov.w	r2, #0
 8001814:	4b71      	ldr	r3, [pc, #452]	; (80019dc <printresults+0x23c>)
 8001816:	f7fe fee7 	bl	80005e8 <__aeabi_dmul>
 800181a:	4602      	mov	r2, r0
 800181c:	460b      	mov	r3, r1
 800181e:	4690      	mov	r8, r2
 8001820:	4699      	mov	r9, r3
		   stats[i].ops,
 8001822:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8001824:	015b      	lsls	r3, r3, #5
 8001826:	9a08      	ldr	r2, [sp, #32]
 8001828:	4413      	add	r3, r2
	    sprintf(msg, "%2d%10s%5.0f%%%8.0f%10.6f%6.0f\n", 
 800182a:	e9d3 4500 	ldrd	r4, r5, [r3]
		   stats[i].secs,
 800182e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8001830:	015b      	lsls	r3, r3, #5
 8001832:	9a08      	ldr	r2, [sp, #32]
 8001834:	4413      	add	r3, r2
	    sprintf(msg, "%2d%10s%5.0f%%%8.0f%10.6f%6.0f\n", 
 8001836:	e9d3 6704 	ldrd	r6, r7, [r3, #16]
		   (stats[i].ops/1e3)/stats[i].secs);
 800183a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800183c:	015b      	lsls	r3, r3, #5
 800183e:	9a08      	ldr	r2, [sp, #32]
 8001840:	4413      	add	r3, r2
 8001842:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001846:	f04f 0200 	mov.w	r2, #0
 800184a:	4b65      	ldr	r3, [pc, #404]	; (80019e0 <printresults+0x240>)
 800184c:	f7fe fff6 	bl	800083c <__aeabi_ddiv>
 8001850:	4602      	mov	r2, r0
 8001852:	460b      	mov	r3, r1
 8001854:	4610      	mov	r0, r2
 8001856:	4619      	mov	r1, r3
 8001858:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800185a:	015b      	lsls	r3, r3, #5
 800185c:	9a08      	ldr	r2, [sp, #32]
 800185e:	4413      	add	r3, r2
 8001860:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
	    sprintf(msg, "%2d%10s%5.0f%%%8.0f%10.6f%6.0f\n", 
 8001864:	f7fe ffea 	bl	800083c <__aeabi_ddiv>
 8001868:	4602      	mov	r2, r0
 800186a:	460b      	mov	r3, r1
 800186c:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8001870:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8001874:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8001878:	e9cd 8900 	strd	r8, r9, [sp]
 800187c:	4b59      	ldr	r3, [pc, #356]	; (80019e4 <printresults+0x244>)
 800187e:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8001880:	4959      	ldr	r1, [pc, #356]	; (80019e8 <printresults+0x248>)
 8001882:	4855      	ldr	r0, [pc, #340]	; (80019d8 <printresults+0x238>)
 8001884:	f001 fcc4 	bl	8003210 <siprintf>
		var_print(msg);
 8001888:	4853      	ldr	r0, [pc, #332]	; (80019d8 <printresults+0x238>)
 800188a:	f000 fbab 	bl	8001fe4 <var_print>
	    secs += stats[i].secs;
 800188e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8001890:	015b      	lsls	r3, r3, #5
 8001892:	9a08      	ldr	r2, [sp, #32]
 8001894:	4413      	add	r3, r2
 8001896:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800189a:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800189e:	f7fe fced 	bl	800027c <__adddf3>
 80018a2:	4602      	mov	r2, r0
 80018a4:	460b      	mov	r3, r1
 80018a6:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
	    ops += stats[i].ops;
 80018aa:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80018ac:	015b      	lsls	r3, r3, #5
 80018ae:	9a08      	ldr	r2, [sp, #32]
 80018b0:	4413      	add	r3, r2
 80018b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018b6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80018ba:	f7fe fcdf 	bl	800027c <__adddf3>
 80018be:	4602      	mov	r2, r0
 80018c0:	460b      	mov	r3, r1
 80018c2:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
	    util += stats[i].util;
 80018c6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80018c8:	015b      	lsls	r3, r3, #5
 80018ca:	9a08      	ldr	r2, [sp, #32]
 80018cc:	4413      	add	r3, r2
 80018ce:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 80018d2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80018d6:	f7fe fcd1 	bl	800027c <__adddf3>
 80018da:	4602      	mov	r2, r0
 80018dc:	460b      	mov	r3, r1
 80018de:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80018e2:	e010      	b.n	8001906 <printresults+0x166>
	}
	else {
	    sprintf(msg,"%2d%10s%6s%8s%10s%6s\n", 
 80018e4:	4b41      	ldr	r3, [pc, #260]	; (80019ec <printresults+0x24c>)
 80018e6:	9303      	str	r3, [sp, #12]
 80018e8:	4b40      	ldr	r3, [pc, #256]	; (80019ec <printresults+0x24c>)
 80018ea:	9302      	str	r3, [sp, #8]
 80018ec:	4b3f      	ldr	r3, [pc, #252]	; (80019ec <printresults+0x24c>)
 80018ee:	9301      	str	r3, [sp, #4]
 80018f0:	4b3e      	ldr	r3, [pc, #248]	; (80019ec <printresults+0x24c>)
 80018f2:	9300      	str	r3, [sp, #0]
 80018f4:	4b3e      	ldr	r3, [pc, #248]	; (80019f0 <printresults+0x250>)
 80018f6:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80018f8:	493e      	ldr	r1, [pc, #248]	; (80019f4 <printresults+0x254>)
 80018fa:	4837      	ldr	r0, [pc, #220]	; (80019d8 <printresults+0x238>)
 80018fc:	f001 fc88 	bl	8003210 <siprintf>
		   "no",
		   "-",
		   "-",
		   "-",
		   "-");
		var_print(msg);
 8001900:	4835      	ldr	r0, [pc, #212]	; (80019d8 <printresults+0x238>)
 8001902:	f000 fb6f 	bl	8001fe4 <var_print>
    for (i=0; i < n; i++) {
 8001906:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8001908:	3301      	adds	r3, #1
 800190a:	9311      	str	r3, [sp, #68]	; 0x44
 800190c:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800190e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001910:	429a      	cmp	r2, r3
 8001912:	f6ff af70 	blt.w	80017f6 <printresults+0x56>
	}
    }

    /* Print the aggregate results for the set of traces */
    if (errors == 0) {
 8001916:	4b38      	ldr	r3, [pc, #224]	; (80019f8 <printresults+0x258>)
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	2b00      	cmp	r3, #0
 800191c:	d13b      	bne.n	8001996 <printresults+0x1f6>
	sprintf(msg, "%12s%5.0f%%%8.0f%10.6f%6.0f\n", 
	       "Total       ",
	       (util/n)*100.0,
 800191e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8001920:	f7fe fdf8 	bl	8000514 <__aeabi_i2d>
 8001924:	4602      	mov	r2, r0
 8001926:	460b      	mov	r3, r1
 8001928:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800192c:	f7fe ff86 	bl	800083c <__aeabi_ddiv>
 8001930:	4602      	mov	r2, r0
 8001932:	460b      	mov	r3, r1
 8001934:	4610      	mov	r0, r2
 8001936:	4619      	mov	r1, r3
	sprintf(msg, "%12s%5.0f%%%8.0f%10.6f%6.0f\n", 
 8001938:	f04f 0200 	mov.w	r2, #0
 800193c:	4b27      	ldr	r3, [pc, #156]	; (80019dc <printresults+0x23c>)
 800193e:	f7fe fe53 	bl	80005e8 <__aeabi_dmul>
 8001942:	4602      	mov	r2, r0
 8001944:	460b      	mov	r3, r1
 8001946:	4614      	mov	r4, r2
 8001948:	461d      	mov	r5, r3
	       ops, 
	       secs,
	       (ops/1e3)/secs);
 800194a:	f04f 0200 	mov.w	r2, #0
 800194e:	4b24      	ldr	r3, [pc, #144]	; (80019e0 <printresults+0x240>)
 8001950:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8001954:	f7fe ff72 	bl	800083c <__aeabi_ddiv>
 8001958:	4602      	mov	r2, r0
 800195a:	460b      	mov	r3, r1
 800195c:	4610      	mov	r0, r2
 800195e:	4619      	mov	r1, r3
	sprintf(msg, "%12s%5.0f%%%8.0f%10.6f%6.0f\n", 
 8001960:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8001964:	f7fe ff6a 	bl	800083c <__aeabi_ddiv>
 8001968:	4602      	mov	r2, r0
 800196a:	460b      	mov	r3, r1
 800196c:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8001970:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8001974:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8001978:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800197c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001980:	e9cd 4500 	strd	r4, r5, [sp]
 8001984:	4a1d      	ldr	r2, [pc, #116]	; (80019fc <printresults+0x25c>)
 8001986:	491e      	ldr	r1, [pc, #120]	; (8001a00 <printresults+0x260>)
 8001988:	4813      	ldr	r0, [pc, #76]	; (80019d8 <printresults+0x238>)
 800198a:	f001 fc41 	bl	8003210 <siprintf>
	var_print(msg);
 800198e:	4812      	ldr	r0, [pc, #72]	; (80019d8 <printresults+0x238>)
 8001990:	f000 fb28 	bl	8001fe4 <var_print>
	       "-", 
	       "-");
	var_print(msg);
    }

}
 8001994:	e00e      	b.n	80019b4 <printresults+0x214>
	sprintf(msg, "%12s%6s%8s%10s%6s\n", 
 8001996:	4b15      	ldr	r3, [pc, #84]	; (80019ec <printresults+0x24c>)
 8001998:	9302      	str	r3, [sp, #8]
 800199a:	4b14      	ldr	r3, [pc, #80]	; (80019ec <printresults+0x24c>)
 800199c:	9301      	str	r3, [sp, #4]
 800199e:	4b13      	ldr	r3, [pc, #76]	; (80019ec <printresults+0x24c>)
 80019a0:	9300      	str	r3, [sp, #0]
 80019a2:	4b12      	ldr	r3, [pc, #72]	; (80019ec <printresults+0x24c>)
 80019a4:	4a15      	ldr	r2, [pc, #84]	; (80019fc <printresults+0x25c>)
 80019a6:	4917      	ldr	r1, [pc, #92]	; (8001a04 <printresults+0x264>)
 80019a8:	480b      	ldr	r0, [pc, #44]	; (80019d8 <printresults+0x238>)
 80019aa:	f001 fc31 	bl	8003210 <siprintf>
	var_print(msg);
 80019ae:	480a      	ldr	r0, [pc, #40]	; (80019d8 <printresults+0x238>)
 80019b0:	f000 fb18 	bl	8001fe4 <var_print>
}
 80019b4:	bf00      	nop
 80019b6:	b013      	add	sp, #76	; 0x4c
 80019b8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80019bc:	080052f0 	.word	0x080052f0
 80019c0:	080052f8 	.word	0x080052f8
 80019c4:	08005300 	.word	0x08005300
 80019c8:	08005304 	.word	0x08005304
 80019cc:	080052c8 	.word	0x080052c8
 80019d0:	080052d0 	.word	0x080052d0
 80019d4:	080052d8 	.word	0x080052d8
 80019d8:	200000f0 	.word	0x200000f0
 80019dc:	40590000 	.word	0x40590000
 80019e0:	408f4000 	.word	0x408f4000
 80019e4:	0800530c 	.word	0x0800530c
 80019e8:	08005310 	.word	0x08005310
 80019ec:	0800534c 	.word	0x0800534c
 80019f0:	08005330 	.word	0x08005330
 80019f4:	08005334 	.word	0x08005334
 80019f8:	200000e8 	.word	0x200000e8
 80019fc:	08005350 	.word	0x08005350
 8001a00:	08005360 	.word	0x08005360
 8001a04:	08005380 	.word	0x08005380

08001a08 <app_error>:

/* 
 * app_error - Report an arbitrary application error
 */
void app_error(char * err_msg) 
{
 8001a08:	b500      	push	{lr}
 8001a0a:	b083      	sub	sp, #12
 8001a0c:	9001      	str	r0, [sp, #4]
    sprintf(msg, "%s\n", err_msg);
 8001a0e:	9a01      	ldr	r2, [sp, #4]
 8001a10:	4906      	ldr	r1, [pc, #24]	; (8001a2c <app_error+0x24>)
 8001a12:	4807      	ldr	r0, [pc, #28]	; (8001a30 <app_error+0x28>)
 8001a14:	f001 fbfc 	bl	8003210 <siprintf>
	var_print(msg);
 8001a18:	4805      	ldr	r0, [pc, #20]	; (8001a30 <app_error+0x28>)
 8001a1a:	f000 fae3 	bl	8001fe4 <var_print>
	loop();
 8001a1e:	f000 fadb 	bl	8001fd8 <loop>
}
 8001a22:	bf00      	nop
 8001a24:	b003      	add	sp, #12
 8001a26:	f85d fb04 	ldr.w	pc, [sp], #4
 8001a2a:	bf00      	nop
 8001a2c:	08005394 	.word	0x08005394
 8001a30:	200000f0 	.word	0x200000f0

08001a34 <unix_error>:

/* 
 * unix_error - Report a Unix-style error
 */
void unix_error(char * err_msg) 
{
 8001a34:	b500      	push	{lr}
 8001a36:	b083      	sub	sp, #12
 8001a38:	9001      	str	r0, [sp, #4]
    sprintf(msg, "%s: %s\n", err_msg, strerror(errno));
 8001a3a:	f001 f99b 	bl	8002d74 <__errno>
 8001a3e:	4603      	mov	r3, r0
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	4618      	mov	r0, r3
 8001a44:	f001 fe6a 	bl	800371c <strerror>
 8001a48:	4603      	mov	r3, r0
 8001a4a:	9a01      	ldr	r2, [sp, #4]
 8001a4c:	4906      	ldr	r1, [pc, #24]	; (8001a68 <unix_error+0x34>)
 8001a4e:	4807      	ldr	r0, [pc, #28]	; (8001a6c <unix_error+0x38>)
 8001a50:	f001 fbde 	bl	8003210 <siprintf>
	var_print(msg);
 8001a54:	4805      	ldr	r0, [pc, #20]	; (8001a6c <unix_error+0x38>)
 8001a56:	f000 fac5 	bl	8001fe4 <var_print>
	loop();
 8001a5a:	f000 fabd 	bl	8001fd8 <loop>
}
 8001a5e:	bf00      	nop
 8001a60:	b003      	add	sp, #12
 8001a62:	f85d fb04 	ldr.w	pc, [sp], #4
 8001a66:	bf00      	nop
 8001a68:	08005398 	.word	0x08005398
 8001a6c:	200000f0 	.word	0x200000f0

08001a70 <malloc_error>:

/*
 * malloc_error - Report an error returned by the sys_malloc package
 */
void malloc_error(int tracenum, int opnum, char *err_msg)
{
 8001a70:	b500      	push	{lr}
 8001a72:	b087      	sub	sp, #28
 8001a74:	9005      	str	r0, [sp, #20]
 8001a76:	9104      	str	r1, [sp, #16]
 8001a78:	9203      	str	r2, [sp, #12]
    errors++;
 8001a7a:	4b0c      	ldr	r3, [pc, #48]	; (8001aac <malloc_error+0x3c>)
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	3301      	adds	r3, #1
 8001a80:	4a0a      	ldr	r2, [pc, #40]	; (8001aac <malloc_error+0x3c>)
 8001a82:	6013      	str	r3, [r2, #0]
    sprintf(msg, "ERROR [trace %d, line %d]: %s\n", tracenum, LINENUM(opnum), err_msg);
 8001a84:	9b04      	ldr	r3, [sp, #16]
 8001a86:	1d5a      	adds	r2, r3, #5
 8001a88:	9b03      	ldr	r3, [sp, #12]
 8001a8a:	9300      	str	r3, [sp, #0]
 8001a8c:	4613      	mov	r3, r2
 8001a8e:	9a05      	ldr	r2, [sp, #20]
 8001a90:	4907      	ldr	r1, [pc, #28]	; (8001ab0 <malloc_error+0x40>)
 8001a92:	4808      	ldr	r0, [pc, #32]	; (8001ab4 <malloc_error+0x44>)
 8001a94:	f001 fbbc 	bl	8003210 <siprintf>
	var_print(msg);
 8001a98:	4806      	ldr	r0, [pc, #24]	; (8001ab4 <malloc_error+0x44>)
 8001a9a:	f000 faa3 	bl	8001fe4 <var_print>
	loop();
 8001a9e:	f000 fa9b 	bl	8001fd8 <loop>
}
 8001aa2:	bf00      	nop
 8001aa4:	b007      	add	sp, #28
 8001aa6:	f85d fb04 	ldr.w	pc, [sp], #4
 8001aaa:	bf00      	nop
 8001aac:	200000e8 	.word	0x200000e8
 8001ab0:	080053a0 	.word	0x080053a0
 8001ab4:	200000f0 	.word	0x200000f0

08001ab8 <mem_init>:

/* 
 * mem_init - initialize the memory system model
 */
void mem_init(void)
{
 8001ab8:	b500      	push	{lr}
 8001aba:	b085      	sub	sp, #20
	mem_request req;
	mem_start_brk = (char *)ALIGN((size_t)(&__malloc_sbrk_start));
 8001abc:	4b10      	ldr	r3, [pc, #64]	; (8001b00 <mem_init+0x48>)
 8001abe:	3303      	adds	r3, #3
 8001ac0:	f023 0307 	bic.w	r3, r3, #7
 8001ac4:	461a      	mov	r2, r3
 8001ac6:	4b0f      	ldr	r3, [pc, #60]	; (8001b04 <mem_init+0x4c>)
 8001ac8:	601a      	str	r2, [r3, #0]
    mem_brk = mem_start_brk;
 8001aca:	4b0e      	ldr	r3, [pc, #56]	; (8001b04 <mem_init+0x4c>)
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	4a0e      	ldr	r2, [pc, #56]	; (8001b08 <mem_init+0x50>)
 8001ad0:	6013      	str	r3, [r2, #0]

	// Sbrk request: size=0 for reset, ptr set to heap start
	req = (mem_request){.request=SBRK, .size=0, .ptr=mem_brk};
 8001ad2:	4b0d      	ldr	r3, [pc, #52]	; (8001b08 <mem_init+0x50>)
 8001ad4:	681a      	ldr	r2, [r3, #0]
 8001ad6:	f89d 3008 	ldrb.w	r3, [sp, #8]
 8001ada:	f043 0303 	orr.w	r3, r3, #3
 8001ade:	f88d 3008 	strb.w	r3, [sp, #8]
 8001ae2:	9b02      	ldr	r3, [sp, #8]
 8001ae4:	f36f 039f 	bfc	r3, #2, #30
 8001ae8:	9302      	str	r3, [sp, #8]
 8001aea:	9203      	str	r2, [sp, #12]
	req_send(&req);
 8001aec:	ab02      	add	r3, sp, #8
 8001aee:	4618      	mov	r0, r3
 8001af0:	f000 fabf 	bl	8002072 <req_send>
	proc_update();
 8001af4:	f000 fe22 	bl	800273c <proc_update>
}
 8001af8:	bf00      	nop
 8001afa:	b005      	add	sp, #20
 8001afc:	f85d fb04 	ldr.w	pc, [sp], #4
 8001b00:	20000d1c 	.word	0x20000d1c
 8001b04:	200004f0 	.word	0x200004f0
 8001b08:	200004f4 	.word	0x200004f4

08001b0c <mem_sbrk>:
 * mem_sbrk - simple model of the sbrk function. Extends the heap 
 *    by incr bytes and returns the start address of the new area. In
 *    this model, the heap cannot be shrunk.
 */
void *mem_sbrk(unsigned int incr) 
{
 8001b0c:	b530      	push	{r4, r5, lr}
 8001b0e:	b09b      	sub	sp, #108	; 0x6c
 8001b10:	9001      	str	r0, [sp, #4]
    char *old_brk = mem_brk;
 8001b12:	4b20      	ldr	r3, [pc, #128]	; (8001b94 <mem_sbrk+0x88>)
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	9319      	str	r3, [sp, #100]	; 0x64
	// Special incr cases
	if (incr < 0) {
		char output_str[] = "Negative incr not supported";
		var_print(output_str);
		return (void *)-1;
	} else if (incr == 0) {
 8001b18:	9b01      	ldr	r3, [sp, #4]
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d102      	bne.n	8001b24 <mem_sbrk+0x18>
		return mem_brk;
 8001b1e:	4b1d      	ldr	r3, [pc, #116]	; (8001b94 <mem_sbrk+0x88>)
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	e034      	b.n	8001b8e <mem_sbrk+0x82>
	}

	// Check if there is enough memory
    if (((mem_brk + incr) > (char *)(stack_top))) {
 8001b24:	4b1b      	ldr	r3, [pc, #108]	; (8001b94 <mem_sbrk+0x88>)
 8001b26:	681a      	ldr	r2, [r3, #0]
 8001b28:	9b01      	ldr	r3, [sp, #4]
 8001b2a:	4413      	add	r3, r2
 8001b2c:	466a      	mov	r2, sp
 8001b2e:	4293      	cmp	r3, r2
 8001b30:	d911      	bls.n	8001b56 <mem_sbrk+0x4a>
		char output_str[] = "ERROR: mem_sbrk failed. Ran out of memory...\n";
 8001b32:	4b19      	ldr	r3, [pc, #100]	; (8001b98 <mem_sbrk+0x8c>)
 8001b34:	ac02      	add	r4, sp, #8
 8001b36:	461d      	mov	r5, r3
 8001b38:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001b3a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001b3c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001b3e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001b40:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8001b44:	c407      	stmia	r4!, {r0, r1, r2}
 8001b46:	8023      	strh	r3, [r4, #0]
		var_print(output_str);
 8001b48:	ab02      	add	r3, sp, #8
 8001b4a:	4618      	mov	r0, r3
 8001b4c:	f000 fa4a 	bl	8001fe4 <var_print>
		return (void *)-1;
 8001b50:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001b54:	e01b      	b.n	8001b8e <mem_sbrk+0x82>
    }
    mem_brk += incr;
 8001b56:	4b0f      	ldr	r3, [pc, #60]	; (8001b94 <mem_sbrk+0x88>)
 8001b58:	681a      	ldr	r2, [r3, #0]
 8001b5a:	9b01      	ldr	r3, [sp, #4]
 8001b5c:	4413      	add	r3, r2
 8001b5e:	4a0d      	ldr	r2, [pc, #52]	; (8001b94 <mem_sbrk+0x88>)
 8001b60:	6013      	str	r3, [r2, #0]

	// Sbrk request: size=0 for reset, size=1 for sbrk move
	req = (mem_request){.request = SBRK, .size=incr, .ptr=0};
 8001b62:	9b01      	ldr	r3, [sp, #4]
 8001b64:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 8001b68:	f89d 305c 	ldrb.w	r3, [sp, #92]	; 0x5c
 8001b6c:	f043 0303 	orr.w	r3, r3, #3
 8001b70:	f88d 305c 	strb.w	r3, [sp, #92]	; 0x5c
 8001b74:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8001b76:	f362 039f 	bfi	r3, r2, #2, #30
 8001b7a:	9317      	str	r3, [sp, #92]	; 0x5c
 8001b7c:	2300      	movs	r3, #0
 8001b7e:	9318      	str	r3, [sp, #96]	; 0x60
	req_send(&req);
 8001b80:	ab17      	add	r3, sp, #92	; 0x5c
 8001b82:	4618      	mov	r0, r3
 8001b84:	f000 fa75 	bl	8002072 <req_send>
	proc_update();
 8001b88:	f000 fdd8 	bl	800273c <proc_update>
    return (void *)old_brk;
 8001b8c:	9b19      	ldr	r3, [sp, #100]	; 0x64
}
 8001b8e:	4618      	mov	r0, r3
 8001b90:	b01b      	add	sp, #108	; 0x6c
 8001b92:	bd30      	pop	{r4, r5, pc}
 8001b94:	200004f4 	.word	0x200004f4
 8001b98:	080053c0 	.word	0x080053c0

08001b9c <mem_heap_lo>:
/*
 * mem_heap_lo - return address of the first heap byte
 */
void *mem_heap_lo()
{
    return (void *)mem_start_brk;
 8001b9c:	4b01      	ldr	r3, [pc, #4]	; (8001ba4 <mem_heap_lo+0x8>)
 8001b9e:	681b      	ldr	r3, [r3, #0]
}
 8001ba0:	4618      	mov	r0, r3
 8001ba2:	4770      	bx	lr
 8001ba4:	200004f0 	.word	0x200004f0

08001ba8 <mem_heap_hi>:
/* 
 * mem_heap_hi - return address of last heap byte
 */
void *mem_heap_hi()
{
    return (void *)(mem_brk);
 8001ba8:	4b01      	ldr	r3, [pc, #4]	; (8001bb0 <mem_heap_hi+0x8>)
 8001baa:	681b      	ldr	r3, [r3, #0]
}
 8001bac:	4618      	mov	r0, r3
 8001bae:	4770      	bx	lr
 8001bb0:	200004f4 	.word	0x200004f4

08001bb4 <mem_heapsize>:
/*
 * mem_heapsize() - returns the heap size in bytes
 */
size_t mem_heapsize() 
{
    return (size_t)(mem_brk - mem_start_brk);
 8001bb4:	4b03      	ldr	r3, [pc, #12]	; (8001bc4 <mem_heapsize+0x10>)
 8001bb6:	681a      	ldr	r2, [r3, #0]
 8001bb8:	4b03      	ldr	r3, [pc, #12]	; (8001bc8 <mem_heapsize+0x14>)
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	1ad3      	subs	r3, r2, r3
}
 8001bbe:	4618      	mov	r0, r3
 8001bc0:	4770      	bx	lr
 8001bc2:	bf00      	nop
 8001bc4:	200004f4 	.word	0x200004f4
 8001bc8:	200004f0 	.word	0x200004f0

08001bcc <extend_heap>:
#define CHUNKSIZE (1<<12) // Heap request chunk

#define MAX(x,y) ((x) > (y) ? (x) : (y))

// Extend heap by words * WSIZE with alignment, return 1 on success 0 on fail
static int extend_heap(size_t words) {
 8001bcc:	b500      	push	{lr}
 8001bce:	b085      	sub	sp, #20
 8001bd0:	9001      	str	r0, [sp, #4]
	char * bp;
	size_t size;

	size = (words % 2) ? (words+1) * WSIZE : words * WSIZE; // Maintain double word alignment
 8001bd2:	9b01      	ldr	r3, [sp, #4]
 8001bd4:	f003 0301 	and.w	r3, r3, #1
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d003      	beq.n	8001be4 <extend_heap+0x18>
 8001bdc:	9b01      	ldr	r3, [sp, #4]
 8001bde:	3301      	adds	r3, #1
 8001be0:	009b      	lsls	r3, r3, #2
 8001be2:	e001      	b.n	8001be8 <extend_heap+0x1c>
 8001be4:	9b01      	ldr	r3, [sp, #4]
 8001be6:	009b      	lsls	r3, r3, #2
 8001be8:	9303      	str	r3, [sp, #12]
	if ((long)(bp = mem_sbrk(size)) == -1) {
 8001bea:	9803      	ldr	r0, [sp, #12]
 8001bec:	f7ff ff8e 	bl	8001b0c <mem_sbrk>
 8001bf0:	9002      	str	r0, [sp, #8]
 8001bf2:	9b02      	ldr	r3, [sp, #8]
 8001bf4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001bf8:	d101      	bne.n	8001bfe <extend_heap+0x32>
		return 0;
 8001bfa:	2300      	movs	r3, #0
 8001bfc:	e000      	b.n	8001c00 <extend_heap+0x34>
	} else {
		return 1;
 8001bfe:	2301      	movs	r3, #1
	}
}
 8001c00:	4618      	mov	r0, r3
 8001c02:	b005      	add	sp, #20
 8001c04:	f85d fb04 	ldr.w	pc, [sp], #4

08001c08 <mm_init>:

// Initialize memory request communication
int mm_init(void)
{
 8001c08:	b500      	push	{lr}
 8001c0a:	b083      	sub	sp, #12
	void * response = 0;
 8001c0c:	2300      	movs	r3, #0
 8001c0e:	9301      	str	r3, [sp, #4]

	mcu_init();
 8001c10:	f000 ff4e 	bl	8002ab0 <mcu_init>
	led_on(LD1);
 8001c14:	2000      	movs	r0, #0
 8001c16:	f000 fecf 	bl	80029b8 <led_on>
	mem_req_setup();
 8001c1a:	f000 fa23 	bl	8002064 <mem_req_setup>
	mpu_init();
 8001c1e:	f000 fdf3 	bl	8002808 <mpu_init>

	// Receive starting singal of 1 in every field
	req_receive(&response);
 8001c22:	ab01      	add	r3, sp, #4
 8001c24:	4618      	mov	r0, r3
 8001c26:	f000 fa35 	bl	8002094 <req_receive>
	if (response==(void *)1) {
 8001c2a:	9b01      	ldr	r3, [sp, #4]
 8001c2c:	2b01      	cmp	r3, #1
 8001c2e:	d10c      	bne.n	8001c4a <mm_init+0x42>
		// Signal correct - sbrk start chunk
		led_off(LD1);
 8001c30:	2000      	movs	r0, #0
 8001c32:	f000 fee1 	bl	80029f8 <led_off>
		mem_init();
 8001c36:	f7ff ff3f 	bl	8001ab8 <mem_init>
		extend_heap(4096/WSIZE);
 8001c3a:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8001c3e:	f7ff ffc5 	bl	8001bcc <extend_heap>
		timer_init();
 8001c42:	f000 f97b 	bl	8001f3c <timer_init>
		return 0;
 8001c46:	2300      	movs	r3, #0
 8001c48:	e008      	b.n	8001c5c <mm_init+0x54>
	} else {
		// Signal incorrect - Throw error
		led_off(LD1);
 8001c4a:	2000      	movs	r0, #0
 8001c4c:	f000 fed4 	bl	80029f8 <led_off>
		var_print("Start signal incorrect");
 8001c50:	4804      	ldr	r0, [pc, #16]	; (8001c64 <mm_init+0x5c>)
 8001c52:	f000 f9c7 	bl	8001fe4 <var_print>
		loop();
 8001c56:	f000 f9bf 	bl	8001fd8 <loop>
		return 1;
 8001c5a:	2301      	movs	r3, #1
	}
}
 8001c5c:	4618      	mov	r0, r3
 8001c5e:	b003      	add	sp, #12
 8001c60:	f85d fb04 	ldr.w	pc, [sp], #4
 8001c64:	080053f0 	.word	0x080053f0

08001c68 <mm_malloc>:

// Malloc: sends request and return PC's response, calls sbrk if needed
void *mm_malloc(size_t size)
{
 8001c68:	b500      	push	{lr}
 8001c6a:	b08d      	sub	sp, #52	; 0x34
 8001c6c:	9001      	str	r0, [sp, #4]
	size_t asize, extendsize;	
	mem_request req;	
	void * response;

	// Ignore 0 size
	if (size == 0) {
 8001c6e:	9b01      	ldr	r3, [sp, #4]
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d101      	bne.n	8001c78 <mm_malloc+0x10>
		return NULL;
 8001c74:	2300      	movs	r3, #0
 8001c76:	e04f      	b.n	8001d18 <mm_malloc+0xb0>
	}

	// Send malloc request to server
	req = (mem_request){.request = MALLOC, .size = size, .ptr=NULL};
 8001c78:	9b01      	ldr	r3, [sp, #4]
 8001c7a:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 8001c7e:	f89d 3020 	ldrb.w	r3, [sp, #32]
 8001c82:	f36f 0301 	bfc	r3, #0, #2
 8001c86:	f88d 3020 	strb.w	r3, [sp, #32]
 8001c8a:	9b08      	ldr	r3, [sp, #32]
 8001c8c:	f362 039f 	bfi	r3, r2, #2, #30
 8001c90:	9308      	str	r3, [sp, #32]
 8001c92:	2300      	movs	r3, #0
 8001c94:	9309      	str	r3, [sp, #36]	; 0x24
	req_send(&req);
 8001c96:	ab08      	add	r3, sp, #32
 8001c98:	4618      	mov	r0, r3
 8001c9a:	f000 f9ea 	bl	8002072 <req_send>
	req_receive(&response);
 8001c9e:	ab07      	add	r3, sp, #28
 8001ca0:	4618      	mov	r0, r3
 8001ca2:	f000 f9f7 	bl	8002094 <req_receive>

	if (response) {
 8001ca6:	9b07      	ldr	r3, [sp, #28]
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d001      	beq.n	8001cb0 <mm_malloc+0x48>
		return response;
 8001cac:	9b07      	ldr	r3, [sp, #28]
 8001cae:	e033      	b.n	8001d18 <mm_malloc+0xb0>
	} else {
		// Need to extend heap
		// Add overhead and alignment to block size
		if (size <= WSIZE) {
 8001cb0:	9b01      	ldr	r3, [sp, #4]
 8001cb2:	2b04      	cmp	r3, #4
 8001cb4:	d802      	bhi.n	8001cbc <mm_malloc+0x54>
			asize = WSIZE;
 8001cb6:	2304      	movs	r3, #4
 8001cb8:	930b      	str	r3, [sp, #44]	; 0x2c
 8001cba:	e004      	b.n	8001cc6 <mm_malloc+0x5e>
		} else {
			asize = WSIZE * ((size + (WSIZE) + (WSIZE-1))/WSIZE); // Add overhead and make rounding floor
 8001cbc:	9b01      	ldr	r3, [sp, #4]
 8001cbe:	3307      	adds	r3, #7
 8001cc0:	f023 0303 	bic.w	r3, r3, #3
 8001cc4:	930b      	str	r3, [sp, #44]	; 0x2c
		}
		extendsize = MAX(asize, CHUNKSIZE);
 8001cc6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8001cc8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001ccc:	bf38      	it	cc
 8001cce:	f44f 5380 	movcc.w	r3, #4096	; 0x1000
 8001cd2:	930a      	str	r3, [sp, #40]	; 0x28

		if (extend_heap(extendsize/WSIZE)) {
 8001cd4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8001cd6:	089b      	lsrs	r3, r3, #2
 8001cd8:	4618      	mov	r0, r3
 8001cda:	f7ff ff77 	bl	8001bcc <extend_heap>
 8001cde:	4603      	mov	r3, r0
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d018      	beq.n	8001d16 <mm_malloc+0xae>
			// Resend malloc request
			// Send malloc request to server
			req = (mem_request){.request = MALLOC, .size = size, .ptr=NULL};
 8001ce4:	9b01      	ldr	r3, [sp, #4]
 8001ce6:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 8001cea:	f89d 3020 	ldrb.w	r3, [sp, #32]
 8001cee:	f36f 0301 	bfc	r3, #0, #2
 8001cf2:	f88d 3020 	strb.w	r3, [sp, #32]
 8001cf6:	9b08      	ldr	r3, [sp, #32]
 8001cf8:	f362 039f 	bfi	r3, r2, #2, #30
 8001cfc:	9308      	str	r3, [sp, #32]
 8001cfe:	2300      	movs	r3, #0
 8001d00:	9309      	str	r3, [sp, #36]	; 0x24
			req_send(&req);
 8001d02:	ab08      	add	r3, sp, #32
 8001d04:	4618      	mov	r0, r3
 8001d06:	f000 f9b4 	bl	8002072 <req_send>
			req_receive(&response);
 8001d0a:	ab07      	add	r3, sp, #28
 8001d0c:	4618      	mov	r0, r3
 8001d0e:	f000 f9c1 	bl	8002094 <req_receive>
			
			return(response);
 8001d12:	9b07      	ldr	r3, [sp, #28]
 8001d14:	e000      	b.n	8001d18 <mm_malloc+0xb0>
		} else {
			// Not enough memory
			return NULL;
 8001d16:	2300      	movs	r3, #0
		}
	}
}
 8001d18:	4618      	mov	r0, r3
 8001d1a:	b00d      	add	sp, #52	; 0x34
 8001d1c:	f85d fb04 	ldr.w	pc, [sp], #4

08001d20 <mm_free>:

// Free: Send request to pc
void mm_free(void *ptr)
{
 8001d20:	b500      	push	{lr}
 8001d22:	b085      	sub	sp, #20
 8001d24:	9001      	str	r0, [sp, #4]
	mem_request req = {.request=FREE, .size=0, .ptr=ptr};
 8001d26:	f89d 3008 	ldrb.w	r3, [sp, #8]
 8001d2a:	2201      	movs	r2, #1
 8001d2c:	f362 0301 	bfi	r3, r2, #0, #2
 8001d30:	f88d 3008 	strb.w	r3, [sp, #8]
 8001d34:	9b02      	ldr	r3, [sp, #8]
 8001d36:	f36f 039f 	bfc	r3, #2, #30
 8001d3a:	9302      	str	r3, [sp, #8]
 8001d3c:	9b01      	ldr	r3, [sp, #4]
 8001d3e:	9303      	str	r3, [sp, #12]
	req_send(&req);
 8001d40:	ab02      	add	r3, sp, #8
 8001d42:	4618      	mov	r0, r3
 8001d44:	f000 f995 	bl	8002072 <req_send>
}
 8001d48:	bf00      	nop
 8001d4a:	b005      	add	sp, #20
 8001d4c:	f85d fb04 	ldr.w	pc, [sp], #4

08001d50 <mm_realloc>:

// Realloc: Send request to PC and return response, calls malloc if needed
void *mm_realloc(void *ptr, size_t size)
{
 8001d50:	b500      	push	{lr}
 8001d52:	b08b      	sub	sp, #44	; 0x2c
 8001d54:	9001      	str	r0, [sp, #4]
 8001d56:	9100      	str	r1, [sp, #0]
    void *oldptr = ptr;
 8001d58:	9b01      	ldr	r3, [sp, #4]
 8001d5a:	9309      	str	r3, [sp, #36]	; 0x24
    void *newptr;
	mem_request req;
	void * response;

	// Special cases
	if (ptr == NULL) {
 8001d5c:	9b01      	ldr	r3, [sp, #4]
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d105      	bne.n	8001d6e <mm_realloc+0x1e>
		newptr = mm_malloc(size);
 8001d62:	9800      	ldr	r0, [sp, #0]
 8001d64:	f7ff ff80 	bl	8001c68 <mm_malloc>
 8001d68:	9008      	str	r0, [sp, #32]
		return newptr;
 8001d6a:	9b08      	ldr	r3, [sp, #32]
 8001d6c:	e032      	b.n	8001dd4 <mm_realloc+0x84>
	}
	if (size == 0) {
 8001d6e:	9b00      	ldr	r3, [sp, #0]
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d104      	bne.n	8001d7e <mm_realloc+0x2e>
		mm_free(ptr);
 8001d74:	9801      	ldr	r0, [sp, #4]
 8001d76:	f7ff ffd3 	bl	8001d20 <mm_free>
		return ptr;
 8001d7a:	9b01      	ldr	r3, [sp, #4]
 8001d7c:	e02a      	b.n	8001dd4 <mm_realloc+0x84>
	}

	// Send realloc request to server
	req = (mem_request){.request = REALLOC, .size = size, .ptr=ptr};
 8001d7e:	9b00      	ldr	r3, [sp, #0]
 8001d80:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 8001d84:	f89d 3018 	ldrb.w	r3, [sp, #24]
 8001d88:	2102      	movs	r1, #2
 8001d8a:	f361 0301 	bfi	r3, r1, #0, #2
 8001d8e:	f88d 3018 	strb.w	r3, [sp, #24]
 8001d92:	9b06      	ldr	r3, [sp, #24]
 8001d94:	f362 039f 	bfi	r3, r2, #2, #30
 8001d98:	9306      	str	r3, [sp, #24]
 8001d9a:	9b01      	ldr	r3, [sp, #4]
 8001d9c:	9307      	str	r3, [sp, #28]
	req_send(&req);
 8001d9e:	ab06      	add	r3, sp, #24
 8001da0:	4618      	mov	r0, r3
 8001da2:	f000 f966 	bl	8002072 <req_send>
	req_receive(&response);
 8001da6:	ab05      	add	r3, sp, #20
 8001da8:	4618      	mov	r0, r3
 8001daa:	f000 f973 	bl	8002094 <req_receive>

	if (response == oldptr) {
 8001dae:	9b05      	ldr	r3, [sp, #20]
 8001db0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8001db2:	429a      	cmp	r2, r3
 8001db4:	d101      	bne.n	8001dba <mm_realloc+0x6a>
		// Address stays the same
		return response;
 8001db6:	9b05      	ldr	r3, [sp, #20]
 8001db8:	e00c      	b.n	8001dd4 <mm_realloc+0x84>
	} else {
		// Need to copy to new location
		newptr = mm_malloc(size);
 8001dba:	9800      	ldr	r0, [sp, #0]
 8001dbc:	f7ff ff54 	bl	8001c68 <mm_malloc>
 8001dc0:	9008      	str	r0, [sp, #32]
		memcpy(newptr, oldptr, size);
 8001dc2:	9a00      	ldr	r2, [sp, #0]
 8001dc4:	9909      	ldr	r1, [sp, #36]	; 0x24
 8001dc6:	9808      	ldr	r0, [sp, #32]
 8001dc8:	f001 f810 	bl	8002dec <memcpy>
		mm_free(oldptr);
 8001dcc:	9809      	ldr	r0, [sp, #36]	; 0x24
 8001dce:	f7ff ffa7 	bl	8001d20 <mm_free>
		return newptr;
 8001dd2:	9b08      	ldr	r3, [sp, #32]
	}
}
 8001dd4:	4618      	mov	r0, r3
 8001dd6:	b00b      	add	sp, #44	; 0x2c
 8001dd8:	f85d fb04 	ldr.w	pc, [sp], #4

08001ddc <mm_finish>:

// Tell server to end session
void mm_finish(void) {
 8001ddc:	b500      	push	{lr}
 8001dde:	b083      	sub	sp, #12
	mem_request req = {.request=SBRK, .size=0, .ptr=0};
 8001de0:	f89d 3000 	ldrb.w	r3, [sp]
 8001de4:	f043 0303 	orr.w	r3, r3, #3
 8001de8:	f88d 3000 	strb.w	r3, [sp]
 8001dec:	9b00      	ldr	r3, [sp, #0]
 8001dee:	f36f 039f 	bfc	r3, #2, #30
 8001df2:	9300      	str	r3, [sp, #0]
 8001df4:	2300      	movs	r3, #0
 8001df6:	9301      	str	r3, [sp, #4]
	req_send(&req);
 8001df8:	466b      	mov	r3, sp
 8001dfa:	4618      	mov	r0, r3
 8001dfc:	f000 f939 	bl	8002072 <req_send>
}
 8001e00:	bf00      	nop
 8001e02:	b003      	add	sp, #12
 8001e04:	f85d fb04 	ldr.w	pc, [sp], #4

08001e08 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e08:	b082      	sub	sp, #8
 8001e0a:	4603      	mov	r3, r0
 8001e0c:	f88d 3007 	strb.w	r3, [sp, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e10:	f99d 3007 	ldrsb.w	r3, [sp, #7]
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	db0c      	blt.n	8001e32 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001e18:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8001e1c:	f003 021f 	and.w	r2, r3, #31
 8001e20:	4905      	ldr	r1, [pc, #20]	; (8001e38 <__NVIC_EnableIRQ+0x30>)
 8001e22:	f99d 3007 	ldrsb.w	r3, [sp, #7]
 8001e26:	095b      	lsrs	r3, r3, #5
 8001e28:	2001      	movs	r0, #1
 8001e2a:	fa00 f202 	lsl.w	r2, r0, r2
 8001e2e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001e32:	bf00      	nop
 8001e34:	b002      	add	sp, #8
 8001e36:	4770      	bx	lr
 8001e38:	e000e100 	.word	0xe000e100

08001e3c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001e3c:	b082      	sub	sp, #8
 8001e3e:	4603      	mov	r3, r0
 8001e40:	9100      	str	r1, [sp, #0]
 8001e42:	f88d 3007 	strb.w	r3, [sp, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e46:	f99d 3007 	ldrsb.w	r3, [sp, #7]
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	db0a      	blt.n	8001e64 <__NVIC_SetPriority+0x28>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e4e:	9b00      	ldr	r3, [sp, #0]
 8001e50:	b2da      	uxtb	r2, r3
 8001e52:	490c      	ldr	r1, [pc, #48]	; (8001e84 <__NVIC_SetPriority+0x48>)
 8001e54:	f99d 3007 	ldrsb.w	r3, [sp, #7]
 8001e58:	0112      	lsls	r2, r2, #4
 8001e5a:	b2d2      	uxtb	r2, r2
 8001e5c:	440b      	add	r3, r1
 8001e5e:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001e62:	e00b      	b.n	8001e7c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e64:	9b00      	ldr	r3, [sp, #0]
 8001e66:	b2da      	uxtb	r2, r3
 8001e68:	4907      	ldr	r1, [pc, #28]	; (8001e88 <__NVIC_SetPriority+0x4c>)
 8001e6a:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8001e6e:	f003 030f 	and.w	r3, r3, #15
 8001e72:	3b04      	subs	r3, #4
 8001e74:	0112      	lsls	r2, r2, #4
 8001e76:	b2d2      	uxtb	r2, r2
 8001e78:	440b      	add	r3, r1
 8001e7a:	761a      	strb	r2, [r3, #24]
}
 8001e7c:	bf00      	nop
 8001e7e:	b002      	add	sp, #8
 8001e80:	4770      	bx	lr
 8001e82:	bf00      	nop
 8001e84:	e000e100 	.word	0xe000e100
 8001e88:	e000ed00 	.word	0xe000ed00

08001e8c <TIM2_IRQHandler>:
static size_t systime = 0;

// TIM2 interrupt handler - Update system time
void TIM2_IRQHandler(void)
{
	systime++;
 8001e8c:	4b0e      	ldr	r3, [pc, #56]	; (8001ec8 <TIM2_IRQHandler+0x3c>)
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	3301      	adds	r3, #1
 8001e92:	4a0d      	ldr	r2, [pc, #52]	; (8001ec8 <TIM2_IRQHandler+0x3c>)
 8001e94:	6013      	str	r3, [r2, #0]

	// Reset watchdog bits
	// WWDG->CR |= 0x7F;

    // clear interrupt status
    if (TIM2->DIER & 0x01) {
 8001e96:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001e9a:	68db      	ldr	r3, [r3, #12]
 8001e9c:	f003 0301 	and.w	r3, r3, #1
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d00e      	beq.n	8001ec2 <TIM2_IRQHandler+0x36>
        if (TIM2->SR & 0x01) {
 8001ea4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001ea8:	691b      	ldr	r3, [r3, #16]
 8001eaa:	f003 0301 	and.w	r3, r3, #1
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d007      	beq.n	8001ec2 <TIM2_IRQHandler+0x36>
            TIM2->SR &= ~(1U << 0);
 8001eb2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001eb6:	691b      	ldr	r3, [r3, #16]
 8001eb8:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001ebc:	f023 0301 	bic.w	r3, r3, #1
 8001ec0:	6113      	str	r3, [r2, #16]
        }
    }
}
 8001ec2:	bf00      	nop
 8001ec4:	4770      	bx	lr
 8001ec6:	bf00      	nop
 8001ec8:	200004f8 	.word	0x200004f8

08001ecc <TIM3_IRQHandler>:

// TIM3 interrupt handler - Check for stack overflow
void TIM3_IRQHandler(void)
{
 8001ecc:	b530      	push	{r4, r5, lr}
 8001ece:	b087      	sub	sp, #28
	// Check for stack overflow
	register size_t * stack_top asm("sp");

	// Stall if stack is overflowing to heap
	if (mem_heap_hi() > (void *)(stack_top)) {
 8001ed0:	f7ff fe6a 	bl	8001ba8 <mem_heap_hi>
 8001ed4:	4602      	mov	r2, r0
 8001ed6:	466b      	mov	r3, sp
 8001ed8:	429a      	cmp	r2, r3
 8001eda:	d910      	bls.n	8001efe <TIM3_IRQHandler+0x32>
		char err[] = "Stack overflow detected";
 8001edc:	4b12      	ldr	r3, [pc, #72]	; (8001f28 <TIM3_IRQHandler+0x5c>)
 8001ede:	466c      	mov	r4, sp
 8001ee0:	461d      	mov	r5, r3
 8001ee2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001ee4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001ee6:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001eea:	e884 0003 	stmia.w	r4, {r0, r1}
		var_print(err);
 8001eee:	466b      	mov	r3, sp
 8001ef0:	4618      	mov	r0, r3
 8001ef2:	f000 f877 	bl	8001fe4 <var_print>
		mm_finish();
 8001ef6:	f7ff ff71 	bl	8001ddc <mm_finish>
		loop();
 8001efa:	f000 f86d 	bl	8001fd8 <loop>
	}	

    // clear interrupt status
    if (TIM3->DIER & 0x01) {
 8001efe:	4b0b      	ldr	r3, [pc, #44]	; (8001f2c <TIM3_IRQHandler+0x60>)
 8001f00:	68db      	ldr	r3, [r3, #12]
 8001f02:	f003 0301 	and.w	r3, r3, #1
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d00b      	beq.n	8001f22 <TIM3_IRQHandler+0x56>
        if (TIM3->SR & 0x01) {
 8001f0a:	4b08      	ldr	r3, [pc, #32]	; (8001f2c <TIM3_IRQHandler+0x60>)
 8001f0c:	691b      	ldr	r3, [r3, #16]
 8001f0e:	f003 0301 	and.w	r3, r3, #1
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d005      	beq.n	8001f22 <TIM3_IRQHandler+0x56>
            TIM3->SR &= ~(1U << 0);
 8001f16:	4b05      	ldr	r3, [pc, #20]	; (8001f2c <TIM3_IRQHandler+0x60>)
 8001f18:	691b      	ldr	r3, [r3, #16]
 8001f1a:	4a04      	ldr	r2, [pc, #16]	; (8001f2c <TIM3_IRQHandler+0x60>)
 8001f1c:	f023 0301 	bic.w	r3, r3, #1
 8001f20:	6113      	str	r3, [r2, #16]
        }
    }

}
 8001f22:	bf00      	nop
 8001f24:	b007      	add	sp, #28
 8001f26:	bd30      	pop	{r4, r5, pc}
 8001f28:	08005408 	.word	0x08005408
 8001f2c:	40000400 	.word	0x40000400

08001f30 <get_time>:

// Returns system time in 0.1 ms
size_t get_time(void) {
	return systime;
 8001f30:	4b01      	ldr	r3, [pc, #4]	; (8001f38 <get_time+0x8>)
 8001f32:	681b      	ldr	r3, [r3, #0]
}
 8001f34:	4618      	mov	r0, r3
 8001f36:	4770      	bx	lr
 8001f38:	200004f8 	.word	0x200004f8

08001f3c <timer_init>:

// Initialize timers
void timer_init(void)
{
 8001f3c:	b508      	push	{r3, lr}
	// TIM2 - Keeps track of system time
    // Enable TIM2 clock (bit0)
    RCC->APB1ENR1 |= (1 << 0);
 8001f3e:	4b24      	ldr	r3, [pc, #144]	; (8001fd0 <timer_init+0x94>)
 8001f40:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f42:	4a23      	ldr	r2, [pc, #140]	; (8001fd0 <timer_init+0x94>)
 8001f44:	f043 0301 	orr.w	r3, r3, #1
 8001f48:	6593      	str	r3, [r2, #88]	; 0x58
	// Formula: Clock speed = (sysclk/APB1_prescaler)*2/(PSC+1)
	// For STM32L4S5: 120M/1*2 = 240M, 240M/(24999+1) = 10 khz clock speed
    TIM2->PSC = 24999;
 8001f4a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001f4e:	f246 12a7 	movw	r2, #24999	; 0x61a7
 8001f52:	629a      	str	r2, [r3, #40]	; 0x28
	// Set auto reload value to 10 to give 1 ms timer interrupts
    TIM2->ARR = 10;
 8001f54:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001f58:	220a      	movs	r2, #10
 8001f5a:	62da      	str	r2, [r3, #44]	; 0x2c
    // Update Interrupt Enable
    TIM2->DIER |= (1 << 0);
 8001f5c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001f60:	68db      	ldr	r3, [r3, #12]
 8001f62:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001f66:	f043 0301 	orr.w	r3, r3, #1
 8001f6a:	60d3      	str	r3, [r2, #12]
    NVIC_SetPriority(TIM2_IRQn, 2); // Priority level 2
 8001f6c:	2102      	movs	r1, #2
 8001f6e:	201c      	movs	r0, #28
 8001f70:	f7ff ff64 	bl	8001e3c <__NVIC_SetPriority>
    // enable TIM2 IRQ from NVIC
    NVIC_EnableIRQ(TIM2_IRQn);
 8001f74:	201c      	movs	r0, #28
 8001f76:	f7ff ff47 	bl	8001e08 <__NVIC_EnableIRQ>
	// Enable TIM2 Module
	TIM2->CR1 |= (1<<0);
 8001f7a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001f84:	f043 0301 	orr.w	r3, r3, #1
 8001f88:	6013      	str	r3, [r2, #0]

	// TIM3 - Checks for stack overflow
    
	// Enable TIM3 clock (bit1)
    RCC->APB1ENR1 |= (1 << 1);
 8001f8a:	4b11      	ldr	r3, [pc, #68]	; (8001fd0 <timer_init+0x94>)
 8001f8c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f8e:	4a10      	ldr	r2, [pc, #64]	; (8001fd0 <timer_init+0x94>)
 8001f90:	f043 0302 	orr.w	r3, r3, #2
 8001f94:	6593      	str	r3, [r2, #88]	; 0x58
	// For STM32L4S5: 120M/1*2 = 240M, 240M/(24999+1) = 10 khz clock speed
    TIM3->PSC = 24999;
 8001f96:	4b0f      	ldr	r3, [pc, #60]	; (8001fd4 <timer_init+0x98>)
 8001f98:	f246 12a7 	movw	r2, #24999	; 0x61a7
 8001f9c:	629a      	str	r2, [r3, #40]	; 0x28
	// Set auto reload value to 100 to give 10 ms timer interrupts
    TIM3->ARR = 100;
 8001f9e:	4b0d      	ldr	r3, [pc, #52]	; (8001fd4 <timer_init+0x98>)
 8001fa0:	2264      	movs	r2, #100	; 0x64
 8001fa2:	62da      	str	r2, [r3, #44]	; 0x2c
    // Update Interrupt Enable
    TIM3->DIER |= (1 << 0);
 8001fa4:	4b0b      	ldr	r3, [pc, #44]	; (8001fd4 <timer_init+0x98>)
 8001fa6:	68db      	ldr	r3, [r3, #12]
 8001fa8:	4a0a      	ldr	r2, [pc, #40]	; (8001fd4 <timer_init+0x98>)
 8001faa:	f043 0301 	orr.w	r3, r3, #1
 8001fae:	60d3      	str	r3, [r2, #12]
    NVIC_SetPriority(TIM3_IRQn, 3);
 8001fb0:	2103      	movs	r1, #3
 8001fb2:	201d      	movs	r0, #29
 8001fb4:	f7ff ff42 	bl	8001e3c <__NVIC_SetPriority>
    // enable TIM3 IRQ from NVIC
    NVIC_EnableIRQ(TIM3_IRQn);
 8001fb8:	201d      	movs	r0, #29
 8001fba:	f7ff ff25 	bl	8001e08 <__NVIC_EnableIRQ>
    // Enable Timer 3 module (CEN, bit0)
    TIM3->CR1 |= (1 << 0);
 8001fbe:	4b05      	ldr	r3, [pc, #20]	; (8001fd4 <timer_init+0x98>)
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	4a04      	ldr	r2, [pc, #16]	; (8001fd4 <timer_init+0x98>)
 8001fc4:	f043 0301 	orr.w	r3, r3, #1
 8001fc8:	6013      	str	r3, [r2, #0]
}
 8001fca:	bf00      	nop
 8001fcc:	bd08      	pop	{r3, pc}
 8001fce:	bf00      	nop
 8001fd0:	40021000 	.word	0x40021000
 8001fd4:	40000400 	.word	0x40000400

08001fd8 <loop>:

static char output_str[MAXLINE*2];
size_t output_offset=0;
void * sp_reset = (void *)0x20005000;

void loop() {
 8001fd8:	b508      	push	{r3, lr}
	led_on(LD1);
 8001fda:	2000      	movs	r0, #0
 8001fdc:	f000 fcec 	bl	80029b8 <led_on>
	while(1) {}
 8001fe0:	bf00      	nop
 8001fe2:	e7fd      	b.n	8001fe0 <loop+0x8>

08001fe4 <var_print>:
}

// Append printed output to output_str
void var_print(char * str) {
 8001fe4:	b500      	push	{lr}
 8001fe6:	b083      	sub	sp, #12
 8001fe8:	9001      	str	r0, [sp, #4]
	if (output_offset + strlen(str) <= MAXLINE*2) {
 8001fea:	9801      	ldr	r0, [sp, #4]
 8001fec:	f7fe f8e8 	bl	80001c0 <strlen>
 8001ff0:	4602      	mov	r2, r0
 8001ff2:	4b07      	ldr	r3, [pc, #28]	; (8002010 <var_print+0x2c>)
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	4413      	add	r3, r2
 8001ff8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001ffc:	d804      	bhi.n	8002008 <var_print+0x24>
		strcat(output_str, str);
 8001ffe:	9901      	ldr	r1, [sp, #4]
 8002000:	4804      	ldr	r0, [pc, #16]	; (8002014 <var_print+0x30>)
 8002002:	f001 f996 	bl	8003332 <strcat>
	} else {
		while(1){}
	}
}
 8002006:	e000      	b.n	800200a <var_print+0x26>
		while(1){}
 8002008:	e7fe      	b.n	8002008 <var_print+0x24>
}
 800200a:	b003      	add	sp, #12
 800200c:	f85d fb04 	ldr.w	pc, [sp], #4
 8002010:	20000cfc 	.word	0x20000cfc
 8002014:	200004fc 	.word	0x200004fc

08002018 <send>:

// Temporary buffer for tx dma optimization
static char tx_buffer[16] = {0};

// Send size bytes at data pointer, using method defined by USE_DMA macro
static void send(void * data, size_t size) {
 8002018:	b500      	push	{lr}
 800201a:	b083      	sub	sp, #12
 800201c:	9001      	str	r0, [sp, #4]
 800201e:	9100      	str	r1, [sp, #0]
	if (USE_DMA) {
		uart_tx_wait();
 8002020:	f000 f9b6 	bl	8002390 <uart_tx_wait>
		memcpy(tx_buffer, data, size);
 8002024:	9a00      	ldr	r2, [sp, #0]
 8002026:	9901      	ldr	r1, [sp, #4]
 8002028:	4805      	ldr	r0, [pc, #20]	; (8002040 <send+0x28>)
 800202a:	f000 fedf 	bl	8002dec <memcpy>
		uart_tx_start(tx_buffer, size);
 800202e:	9900      	ldr	r1, [sp, #0]
 8002030:	4803      	ldr	r0, [pc, #12]	; (8002040 <send+0x28>)
 8002032:	f000 f951 	bl	80022d8 <uart_tx_start>
	} else {
		uart_send(data, size);
	}
}
 8002036:	bf00      	nop
 8002038:	b003      	add	sp, #12
 800203a:	f85d fb04 	ldr.w	pc, [sp], #4
 800203e:	bf00      	nop
 8002040:	20000d00 	.word	0x20000d00

08002044 <receive>:

// Receive size bytes at buffer pointer, using method defined by USE_DMA macro
static void receive(void * buffer, size_t size) {
 8002044:	b500      	push	{lr}
 8002046:	b083      	sub	sp, #12
 8002048:	9001      	str	r0, [sp, #4]
 800204a:	9100      	str	r1, [sp, #0]
	if (USE_DMA) {
		uart_tx_wait();
 800204c:	f000 f9a0 	bl	8002390 <uart_tx_wait>
		uart_rx_start(buffer, size);
 8002050:	9900      	ldr	r1, [sp, #0]
 8002052:	9801      	ldr	r0, [sp, #4]
 8002054:	f000 f9a6 	bl	80023a4 <uart_rx_start>
		uart_rx_wait();
 8002058:	f000 f9f4 	bl	8002444 <uart_rx_wait>
	} else {
		uart_receive(buffer, size);
	}
}
 800205c:	bf00      	nop
 800205e:	b003      	add	sp, #12
 8002060:	f85d fb04 	ldr.w	pc, [sp], #4

08002064 <mem_req_setup>:

// Initialize request communication
void mem_req_setup(void) {
 8002064:	b508      	push	{r3, lr}
	uart_init();
 8002066:	f000 f8eb 	bl	8002240 <uart_init>
	uart_dma_init();
 800206a:	f000 fa29 	bl	80024c0 <uart_dma_init>
}
 800206e:	bf00      	nop
 8002070:	bd08      	pop	{r3, pc}

08002072 <req_send>:

// Send request
void req_send(mem_request * buffer) {
 8002072:	b500      	push	{lr}
 8002074:	b083      	sub	sp, #12
 8002076:	9001      	str	r0, [sp, #4]
	led_on(LD2);
 8002078:	2001      	movs	r0, #1
 800207a:	f000 fc9d 	bl	80029b8 <led_on>
	send(buffer, sizeof(mem_request));
 800207e:	2108      	movs	r1, #8
 8002080:	9801      	ldr	r0, [sp, #4]
 8002082:	f7ff ffc9 	bl	8002018 <send>
	led_off(LD2);
 8002086:	2001      	movs	r0, #1
 8002088:	f000 fcb6 	bl	80029f8 <led_off>
}
 800208c:	bf00      	nop
 800208e:	b003      	add	sp, #12
 8002090:	f85d fb04 	ldr.w	pc, [sp], #4

08002094 <req_receive>:

// Wait for response
void req_receive(void ** buffer) {
 8002094:	b500      	push	{lr}
 8002096:	b083      	sub	sp, #12
 8002098:	9001      	str	r0, [sp, #4]
	led_on(LD2);
 800209a:	2001      	movs	r0, #1
 800209c:	f000 fc8c 	bl	80029b8 <led_on>
	receive(buffer, sizeof(void *));
 80020a0:	2104      	movs	r1, #4
 80020a2:	9801      	ldr	r0, [sp, #4]
 80020a4:	f7ff ffce 	bl	8002044 <receive>
	led_off(LD2);
 80020a8:	2001      	movs	r0, #1
 80020aa:	f000 fca5 	bl	80029f8 <led_off>
}
 80020ae:	bf00      	nop
 80020b0:	b003      	add	sp, #12
 80020b2:	f85d fb04 	ldr.w	pc, [sp], #4
	...

080020b8 <uart_receive>:
	// Wait for character transmit complete - TC bit
	while(!(UART4->ISR & (1 << 6))) {};
}

// Receive size bytes of content from uart and write it to buffer
void uart_receive(void * buffer, size_t size)  {
 80020b8:	b084      	sub	sp, #16
 80020ba:	9001      	str	r0, [sp, #4]
 80020bc:	9100      	str	r1, [sp, #0]
	for (size_t i=0; i < size; i++) {
 80020be:	2300      	movs	r3, #0
 80020c0:	9303      	str	r3, [sp, #12]
 80020c2:	e011      	b.n	80020e8 <uart_receive+0x30>
		// Wait until RXNE bit is set
		while(!(UART4->ISR & (1 << 5)));
 80020c4:	bf00      	nop
 80020c6:	4b0c      	ldr	r3, [pc, #48]	; (80020f8 <uart_receive+0x40>)
 80020c8:	69db      	ldr	r3, [r3, #28]
 80020ca:	f003 0320 	and.w	r3, r3, #32
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d0f9      	beq.n	80020c6 <uart_receive+0xe>
		// Receive character
		((char *)buffer)[i] = UART4->RDR;
 80020d2:	4b09      	ldr	r3, [pc, #36]	; (80020f8 <uart_receive+0x40>)
 80020d4:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80020d6:	b299      	uxth	r1, r3
 80020d8:	9a01      	ldr	r2, [sp, #4]
 80020da:	9b03      	ldr	r3, [sp, #12]
 80020dc:	4413      	add	r3, r2
 80020de:	b2ca      	uxtb	r2, r1
 80020e0:	701a      	strb	r2, [r3, #0]
	for (size_t i=0; i < size; i++) {
 80020e2:	9b03      	ldr	r3, [sp, #12]
 80020e4:	3301      	adds	r3, #1
 80020e6:	9303      	str	r3, [sp, #12]
 80020e8:	9a03      	ldr	r2, [sp, #12]
 80020ea:	9b00      	ldr	r3, [sp, #0]
 80020ec:	429a      	cmp	r2, r3
 80020ee:	d3e9      	bcc.n	80020c4 <uart_receive+0xc>
	}

}
 80020f0:	bf00      	nop
 80020f2:	bf00      	nop
 80020f4:	b004      	add	sp, #16
 80020f6:	4770      	bx	lr
 80020f8:	40004c00 	.word	0x40004c00

080020fc <uart_pin_setup>:

// Setup GPIO A2 and A3 pins for UART
static void uart_pin_setup(void) {
    // Enable GPIOA clock, bit 0 on AHB2ENR
    RCC->AHB2ENR |= (1 << 0);
 80020fc:	4b17      	ldr	r3, [pc, #92]	; (800215c <uart_pin_setup+0x60>)
 80020fe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002100:	4a16      	ldr	r2, [pc, #88]	; (800215c <uart_pin_setup+0x60>)
 8002102:	f043 0301 	orr.w	r3, r3, #1
 8002106:	64d3      	str	r3, [r2, #76]	; 0x4c

    // Set pin modes as alternate mode 7 (PA0 and PA1)
    // UART4 TX and RX pins are PA0 (D1) and PA1(D0) respectively 
    GPIOA->MODER &= ~(0xFU << 0);
 8002108:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8002112:	f023 030f 	bic.w	r3, r3, #15
 8002116:	6013      	str	r3, [r2, #0]
    GPIOA->MODER |=  (0xAU << 0);
 8002118:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8002122:	f043 030a 	orr.w	r3, r3, #10
 8002126:	6013      	str	r3, [r2, #0]

    // Set pin modes as high speed
    GPIOA->OSPEEDR |= 0x0000000F;
 8002128:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800212c:	689b      	ldr	r3, [r3, #8]
 800212e:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8002132:	f043 030f 	orr.w	r3, r3, #15
 8002136:	6093      	str	r3, [r2, #8]

    // Choose AF8 for UART4 in Alternate Function registers
    GPIOA->AFR[0] |= (0x8U << 0); // for pin A0
 8002138:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800213c:	6a1b      	ldr	r3, [r3, #32]
 800213e:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8002142:	f043 0308 	orr.w	r3, r3, #8
 8002146:	6213      	str	r3, [r2, #32]
    GPIOA->AFR[0] |= (0x8U << 4); // for pin A1
 8002148:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800214c:	6a1b      	ldr	r3, [r3, #32]
 800214e:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8002152:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002156:	6213      	str	r3, [r2, #32]
}
 8002158:	bf00      	nop
 800215a:	4770      	bx	lr
 800215c:	40021000 	.word	0x40021000

08002160 <uart_enable>:

// Initialize UART 4
static void uart_enable(void) {
    // enable UART4 clock
    RCC->APB1ENR1 |= (1 << 19);
 8002160:	4b26      	ldr	r3, [pc, #152]	; (80021fc <uart_enable+0x9c>)
 8002162:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002164:	4a25      	ldr	r2, [pc, #148]	; (80021fc <uart_enable+0x9c>)
 8002166:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800216a:	6593      	str	r3, [r2, #88]	; 0x58

	// Select Sysclk as UART4 Source
	// RCC->CCIPR |= (1U << 6);

    // Disable uart4 - UE, bit 0
    UART4->CR1 &= ~(1 << 0);
 800216c:	4b24      	ldr	r3, [pc, #144]	; (8002200 <uart_enable+0xa0>)
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	4a23      	ldr	r2, [pc, #140]	; (8002200 <uart_enable+0xa0>)
 8002172:	f023 0301 	bic.w	r3, r3, #1
 8002176:	6013      	str	r3, [r2, #0]

	// Disable FIFO mode
	UART4->CR1 &= ~(1<<20);
 8002178:	4b21      	ldr	r3, [pc, #132]	; (8002200 <uart_enable+0xa0>)
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	4a20      	ldr	r2, [pc, #128]	; (8002200 <uart_enable+0xa0>)
 800217e:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8002182:	6013      	str	r3, [r2, #0]

	// Set word size to 8
	UART4->CR1 &= ~(1U<<12 | 1U<<28);
 8002184:	4b1e      	ldr	r3, [pc, #120]	; (8002200 <uart_enable+0xa0>)
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	4a1d      	ldr	r2, [pc, #116]	; (8002200 <uart_enable+0xa0>)
 800218a:	f023 2310 	bic.w	r3, r3, #268439552	; 0x10001000
 800218e:	6013      	str	r3, [r2, #0]

	// OVER8 = 0
	UART4->CR1 &= ~(1<<15);
 8002190:	4b1b      	ldr	r3, [pc, #108]	; (8002200 <uart_enable+0xa0>)
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	4a1a      	ldr	r2, [pc, #104]	; (8002200 <uart_enable+0xa0>)
 8002196:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800219a:	6013      	str	r3, [r2, #0]

	// For STM32L4S5: Sysclk = 120 Mhz (Sysclk/2), Baudrate = 115200, OVER8 = 0
	// USARTDIV = (1+OVER8) * fCK / baud
	// USARTDIV = 120Mhz / 115200 = 1041.67 ~ 1042
    UART4->BRR = 1042U;
 800219c:	4b18      	ldr	r3, [pc, #96]	; (8002200 <uart_enable+0xa0>)
 800219e:	f240 4212 	movw	r2, #1042	; 0x412
 80021a2:	60da      	str	r2, [r3, #12]

	// Set stop bits to 1
	UART4->CR2 &= ~(0xF << 12);
 80021a4:	4b16      	ldr	r3, [pc, #88]	; (8002200 <uart_enable+0xa0>)
 80021a6:	685b      	ldr	r3, [r3, #4]
 80021a8:	4a15      	ldr	r2, [pc, #84]	; (8002200 <uart_enable+0xa0>)
 80021aa:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80021ae:	6053      	str	r3, [r2, #4]

	// Disable parity
	UART4->CR1 &= ~(1<<10);
 80021b0:	4b13      	ldr	r3, [pc, #76]	; (8002200 <uart_enable+0xa0>)
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	4a12      	ldr	r2, [pc, #72]	; (8002200 <uart_enable+0xa0>)
 80021b6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80021ba:	6013      	str	r3, [r2, #0]

	// Set Auto Baud detection to 0x55 frame detection
	UART4->CR2 |= (3U<<21);
 80021bc:	4b10      	ldr	r3, [pc, #64]	; (8002200 <uart_enable+0xa0>)
 80021be:	685b      	ldr	r3, [r3, #4]
 80021c0:	4a0f      	ldr	r2, [pc, #60]	; (8002200 <uart_enable+0xa0>)
 80021c2:	f443 03c0 	orr.w	r3, r3, #6291456	; 0x600000
 80021c6:	6053      	str	r3, [r2, #4]
	
	// Enable Auto Baud detection
	UART4->CR2 |= (1<<20);
 80021c8:	4b0d      	ldr	r3, [pc, #52]	; (8002200 <uart_enable+0xa0>)
 80021ca:	685b      	ldr	r3, [r3, #4]
 80021cc:	4a0c      	ldr	r2, [pc, #48]	; (8002200 <uart_enable+0xa0>)
 80021ce:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80021d2:	6053      	str	r3, [r2, #4]

    // UART4 TX enable, TE bit 3
    UART4->CR1 |= (1 << 3);
 80021d4:	4b0a      	ldr	r3, [pc, #40]	; (8002200 <uart_enable+0xa0>)
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	4a09      	ldr	r2, [pc, #36]	; (8002200 <uart_enable+0xa0>)
 80021da:	f043 0308 	orr.w	r3, r3, #8
 80021de:	6013      	str	r3, [r2, #0]

    // UART4 RX enable, RE bit 2
    UART4->CR1 |= (1 << 2);
 80021e0:	4b07      	ldr	r3, [pc, #28]	; (8002200 <uart_enable+0xa0>)
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	4a06      	ldr	r2, [pc, #24]	; (8002200 <uart_enable+0xa0>)
 80021e6:	f043 0304 	orr.w	r3, r3, #4
 80021ea:	6013      	str	r3, [r2, #0]

    // Enable uart4 - UE, bit 0
    UART4->CR1 |= (1 << 0);
 80021ec:	4b04      	ldr	r3, [pc, #16]	; (8002200 <uart_enable+0xa0>)
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	4a03      	ldr	r2, [pc, #12]	; (8002200 <uart_enable+0xa0>)
 80021f2:	f043 0301 	orr.w	r3, r3, #1
 80021f6:	6013      	str	r3, [r2, #0]
}	
 80021f8:	bf00      	nop
 80021fa:	4770      	bx	lr
 80021fc:	40021000 	.word	0x40021000
 8002200:	40004c00 	.word	0x40004c00

08002204 <uart_baud_gen>:

void uart_baud_gen(void) {
 8002204:	b500      	push	{lr}
 8002206:	b085      	sub	sp, #20
	char temp[8] = {0};
 8002208:	2300      	movs	r3, #0
 800220a:	9301      	str	r3, [sp, #4]
 800220c:	2300      	movs	r3, #0
 800220e:	9302      	str	r3, [sp, #8]
	volatile uint32_t * brr = &(UART4->BRR);
 8002210:	4b09      	ldr	r3, [pc, #36]	; (8002238 <uart_baud_gen+0x34>)
 8002212:	9303      	str	r3, [sp, #12]
	uart_receive(temp, 1);
 8002214:	ab01      	add	r3, sp, #4
 8002216:	2101      	movs	r1, #1
 8002218:	4618      	mov	r0, r3
 800221a:	f7ff ff4d 	bl	80020b8 <uart_receive>
	// Wait for auto baud generation to complete- ABRF bit
	while(!(UART4->ISR & (1 << 15))) {};
 800221e:	bf00      	nop
 8002220:	4b06      	ldr	r3, [pc, #24]	; (800223c <uart_baud_gen+0x38>)
 8002222:	69db      	ldr	r3, [r3, #28]
 8002224:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002228:	2b00      	cmp	r3, #0
 800222a:	d0f9      	beq.n	8002220 <uart_baud_gen+0x1c>
}
 800222c:	bf00      	nop
 800222e:	bf00      	nop
 8002230:	b005      	add	sp, #20
 8002232:	f85d fb04 	ldr.w	pc, [sp], #4
 8002236:	bf00      	nop
 8002238:	40004c0c 	.word	0x40004c0c
 800223c:	40004c00 	.word	0x40004c00

08002240 <uart_init>:

void uart_init(void)
{
 8002240:	b508      	push	{r3, lr}
	uart_pin_setup();
 8002242:	f7ff ff5b 	bl	80020fc <uart_pin_setup>
	uart_enable();
 8002246:	f7ff ff8b 	bl	8002160 <uart_enable>
	uart_baud_gen();
 800224a:	f7ff ffdb 	bl	8002204 <uart_baud_gen>
}
 800224e:	bf00      	nop
 8002250:	bd08      	pop	{r3, pc}
	...

08002254 <__NVIC_EnableIRQ>:
{
 8002254:	b082      	sub	sp, #8
 8002256:	4603      	mov	r3, r0
 8002258:	f88d 3007 	strb.w	r3, [sp, #7]
  if ((int32_t)(IRQn) >= 0)
 800225c:	f99d 3007 	ldrsb.w	r3, [sp, #7]
 8002260:	2b00      	cmp	r3, #0
 8002262:	db0c      	blt.n	800227e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002264:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8002268:	f003 021f 	and.w	r2, r3, #31
 800226c:	4905      	ldr	r1, [pc, #20]	; (8002284 <__NVIC_EnableIRQ+0x30>)
 800226e:	f99d 3007 	ldrsb.w	r3, [sp, #7]
 8002272:	095b      	lsrs	r3, r3, #5
 8002274:	2001      	movs	r0, #1
 8002276:	fa00 f202 	lsl.w	r2, r0, r2
 800227a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800227e:	bf00      	nop
 8002280:	b002      	add	sp, #8
 8002282:	4770      	bx	lr
 8002284:	e000e100 	.word	0xe000e100

08002288 <__NVIC_SetPriority>:
{
 8002288:	b082      	sub	sp, #8
 800228a:	4603      	mov	r3, r0
 800228c:	9100      	str	r1, [sp, #0]
 800228e:	f88d 3007 	strb.w	r3, [sp, #7]
  if ((int32_t)(IRQn) >= 0)
 8002292:	f99d 3007 	ldrsb.w	r3, [sp, #7]
 8002296:	2b00      	cmp	r3, #0
 8002298:	db0a      	blt.n	80022b0 <__NVIC_SetPriority+0x28>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800229a:	9b00      	ldr	r3, [sp, #0]
 800229c:	b2da      	uxtb	r2, r3
 800229e:	490c      	ldr	r1, [pc, #48]	; (80022d0 <__NVIC_SetPriority+0x48>)
 80022a0:	f99d 3007 	ldrsb.w	r3, [sp, #7]
 80022a4:	0112      	lsls	r2, r2, #4
 80022a6:	b2d2      	uxtb	r2, r2
 80022a8:	440b      	add	r3, r1
 80022aa:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80022ae:	e00b      	b.n	80022c8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022b0:	9b00      	ldr	r3, [sp, #0]
 80022b2:	b2da      	uxtb	r2, r3
 80022b4:	4907      	ldr	r1, [pc, #28]	; (80022d4 <__NVIC_SetPriority+0x4c>)
 80022b6:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80022ba:	f003 030f 	and.w	r3, r3, #15
 80022be:	3b04      	subs	r3, #4
 80022c0:	0112      	lsls	r2, r2, #4
 80022c2:	b2d2      	uxtb	r2, r2
 80022c4:	440b      	add	r3, r1
 80022c6:	761a      	strb	r2, [r3, #24]
}
 80022c8:	bf00      	nop
 80022ca:	b002      	add	sp, #8
 80022cc:	4770      	bx	lr
 80022ce:	bf00      	nop
 80022d0:	e000e100 	.word	0xe000e100
 80022d4:	e000ed00 	.word	0xe000ed00

080022d8 <uart_tx_start>:
// DMA status indicators
static int receiving=0;
static int transmitting=0;

// Start uart transmission of size bytes of data
void uart_tx_start(void * data, size_t size) {
 80022d8:	b500      	push	{lr}
 80022da:	b083      	sub	sp, #12
 80022dc:	9001      	str	r0, [sp, #4]
 80022de:	9100      	str	r1, [sp, #0]
	uart_tx_wait();
 80022e0:	f000 f856 	bl	8002390 <uart_tx_wait>
	//uart_tx_setup();
	
	// Reset CCR
	DMA1_Channel1->CCR = 0U;
 80022e4:	4b25      	ldr	r3, [pc, #148]	; (800237c <uart_tx_start+0xa4>)
 80022e6:	2200      	movs	r2, #0
 80022e8:	601a      	str	r2, [r3, #0]

	// Source memory address
	DMA1_Channel1->CMAR = (uint32_t)data;
 80022ea:	4a24      	ldr	r2, [pc, #144]	; (800237c <uart_tx_start+0xa4>)
 80022ec:	9b01      	ldr	r3, [sp, #4]
 80022ee:	60d3      	str	r3, [r2, #12]
	// Destination memory address
	DMA1_Channel1->CPAR = (uint32_t)&(UART4->TDR);
 80022f0:	4b22      	ldr	r3, [pc, #136]	; (800237c <uart_tx_start+0xa4>)
 80022f2:	4a23      	ldr	r2, [pc, #140]	; (8002380 <uart_tx_start+0xa8>)
 80022f4:	609a      	str	r2, [r3, #8]
	// Transfer size
	DMA1_Channel1->CNDTR = size;
 80022f6:	4a21      	ldr	r2, [pc, #132]	; (800237c <uart_tx_start+0xa4>)
 80022f8:	9b00      	ldr	r3, [sp, #0]
 80022fa:	6053      	str	r3, [r2, #4]

	// CCRx Configuration
	DMA1_Channel1->CCR |= (3U << 12); // Very high priority
 80022fc:	4b1f      	ldr	r3, [pc, #124]	; (800237c <uart_tx_start+0xa4>)
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	4a1e      	ldr	r2, [pc, #120]	; (800237c <uart_tx_start+0xa4>)
 8002302:	f443 5340 	orr.w	r3, r3, #12288	; 0x3000
 8002306:	6013      	str	r3, [r2, #0]
	DMA1_Channel1->CCR |= (1U << 4); // Memory to peripheral
 8002308:	4b1c      	ldr	r3, [pc, #112]	; (800237c <uart_tx_start+0xa4>)
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	4a1b      	ldr	r2, [pc, #108]	; (800237c <uart_tx_start+0xa4>)
 800230e:	f043 0310 	orr.w	r3, r3, #16
 8002312:	6013      	str	r3, [r2, #0]
	DMA1_Channel1->CCR |= (1U << 7); // Enable memory increment
 8002314:	4b19      	ldr	r3, [pc, #100]	; (800237c <uart_tx_start+0xa4>)
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	4a18      	ldr	r2, [pc, #96]	; (800237c <uart_tx_start+0xa4>)
 800231a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800231e:	6013      	str	r3, [r2, #0]
	//DMA1_Channel1->CCR |= (0U << 6); // Disable peripheral increment
	DMA1_Channel1->CCR |= (1U << 1); // Full transfer interrupt enable - TCIE
 8002320:	4b16      	ldr	r3, [pc, #88]	; (800237c <uart_tx_start+0xa4>)
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	4a15      	ldr	r2, [pc, #84]	; (800237c <uart_tx_start+0xa4>)
 8002326:	f043 0302 	orr.w	r3, r3, #2
 800232a:	6013      	str	r3, [r2, #0]

	// Enable transfer Complete interrupt
	NVIC_SetPriority(DMA1_Channel1_IRQn, 1);
 800232c:	2101      	movs	r1, #1
 800232e:	200b      	movs	r0, #11
 8002330:	f7ff ffaa 	bl	8002288 <__NVIC_SetPriority>
	NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8002334:	200b      	movs	r0, #11
 8002336:	f7ff ff8d 	bl	8002254 <__NVIC_EnableIRQ>

	// Configure DMAMUX Channel
	DMAMUX1_Channel0->CCR = 0U; // Reset config
 800233a:	4b12      	ldr	r3, [pc, #72]	; (8002384 <uart_tx_start+0xac>)
 800233c:	2200      	movs	r2, #0
 800233e:	601a      	str	r2, [r3, #0]
	DMAMUX1_Channel0->CCR |= (31U << 0); // Select UART4 TX as request id
 8002340:	4b10      	ldr	r3, [pc, #64]	; (8002384 <uart_tx_start+0xac>)
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	4a0f      	ldr	r2, [pc, #60]	; (8002384 <uart_tx_start+0xac>)
 8002346:	f043 031f 	orr.w	r3, r3, #31
 800234a:	6013      	str	r3, [r2, #0]
	DMAMUX1_Channel0->CCR |= (0U << 19); // Forward 1 request
 800234c:	4b0d      	ldr	r3, [pc, #52]	; (8002384 <uart_tx_start+0xac>)
 800234e:	4a0d      	ldr	r2, [pc, #52]	; (8002384 <uart_tx_start+0xac>)
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	6013      	str	r3, [r2, #0]

	// Clear TC bit
	UART4->ICR |= (1U<<6);
 8002354:	4b0c      	ldr	r3, [pc, #48]	; (8002388 <uart_tx_start+0xb0>)
 8002356:	6a1b      	ldr	r3, [r3, #32]
 8002358:	4a0b      	ldr	r2, [pc, #44]	; (8002388 <uart_tx_start+0xb0>)
 800235a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800235e:	6213      	str	r3, [r2, #32]

	// Enable DMA
	DMA1_Channel1->CCR |= (1U << 0);
 8002360:	4b06      	ldr	r3, [pc, #24]	; (800237c <uart_tx_start+0xa4>)
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	4a05      	ldr	r2, [pc, #20]	; (800237c <uart_tx_start+0xa4>)
 8002366:	f043 0301 	orr.w	r3, r3, #1
 800236a:	6013      	str	r3, [r2, #0]

	transmitting=1;
 800236c:	4b07      	ldr	r3, [pc, #28]	; (800238c <uart_tx_start+0xb4>)
 800236e:	2201      	movs	r2, #1
 8002370:	601a      	str	r2, [r3, #0]
}
 8002372:	bf00      	nop
 8002374:	b003      	add	sp, #12
 8002376:	f85d fb04 	ldr.w	pc, [sp], #4
 800237a:	bf00      	nop
 800237c:	40020008 	.word	0x40020008
 8002380:	40004c28 	.word	0x40004c28
 8002384:	40020800 	.word	0x40020800
 8002388:	40004c00 	.word	0x40004c00
 800238c:	20000d14 	.word	0x20000d14

08002390 <uart_tx_wait>:

// Wait for uart transmission to finish
void uart_tx_wait(void) {
	while (transmitting);
 8002390:	bf00      	nop
 8002392:	4b03      	ldr	r3, [pc, #12]	; (80023a0 <uart_tx_wait+0x10>)
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	2b00      	cmp	r3, #0
 8002398:	d1fb      	bne.n	8002392 <uart_tx_wait+0x2>
}
 800239a:	bf00      	nop
 800239c:	bf00      	nop
 800239e:	4770      	bx	lr
 80023a0:	20000d14 	.word	0x20000d14

080023a4 <uart_rx_start>:

// Start uart reception of size bytes of data into buffer
void uart_rx_start(void * buffer, size_t size) {
 80023a4:	b500      	push	{lr}
 80023a6:	b085      	sub	sp, #20
 80023a8:	9001      	str	r0, [sp, #4]
 80023aa:	9100      	str	r1, [sp, #0]
	uart_rx_wait();
 80023ac:	f000 f84a 	bl	8002444 <uart_rx_wait>

	volatile uint32_t * c2ccr = &(DMA1_Channel2->CCR);
 80023b0:	4b20      	ldr	r3, [pc, #128]	; (8002434 <uart_rx_start+0x90>)
 80023b2:	9303      	str	r3, [sp, #12]

	// Reset CCR
	DMA1_Channel2->CCR = 0;
 80023b4:	4b1f      	ldr	r3, [pc, #124]	; (8002434 <uart_rx_start+0x90>)
 80023b6:	2200      	movs	r2, #0
 80023b8:	601a      	str	r2, [r3, #0]

	// Source memory address
	DMA1_Channel2->CPAR = (uint32_t)&(UART4->RDR);
 80023ba:	4b1e      	ldr	r3, [pc, #120]	; (8002434 <uart_rx_start+0x90>)
 80023bc:	4a1e      	ldr	r2, [pc, #120]	; (8002438 <uart_rx_start+0x94>)
 80023be:	609a      	str	r2, [r3, #8]
	// Destination memory address
	DMA1_Channel2->CMAR = (uint32_t)buffer;
 80023c0:	4a1c      	ldr	r2, [pc, #112]	; (8002434 <uart_rx_start+0x90>)
 80023c2:	9b01      	ldr	r3, [sp, #4]
 80023c4:	60d3      	str	r3, [r2, #12]
	// Transfer size
	DMA1_Channel2->CNDTR = size;
 80023c6:	4a1b      	ldr	r2, [pc, #108]	; (8002434 <uart_rx_start+0x90>)
 80023c8:	9b00      	ldr	r3, [sp, #0]
 80023ca:	6053      	str	r3, [r2, #4]

	// CCRx Configuration
	DMA1_Channel2->CCR |= (3U << 12); // Very high priority
 80023cc:	4b19      	ldr	r3, [pc, #100]	; (8002434 <uart_rx_start+0x90>)
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	4a18      	ldr	r2, [pc, #96]	; (8002434 <uart_rx_start+0x90>)
 80023d2:	f443 5340 	orr.w	r3, r3, #12288	; 0x3000
 80023d6:	6013      	str	r3, [r2, #0]
	//DMA1_Channel2->CCR |= (0U << 4); // Peripheral to memory
	DMA1_Channel2->CCR |= (1U << 7); // Enable memory increment
 80023d8:	4b16      	ldr	r3, [pc, #88]	; (8002434 <uart_rx_start+0x90>)
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	4a15      	ldr	r2, [pc, #84]	; (8002434 <uart_rx_start+0x90>)
 80023de:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80023e2:	6013      	str	r3, [r2, #0]
	//DMA1_Channel2->CCR |= (0U << 6); // No peripheral increment
	DMA1_Channel2->CCR |= (1U << 1); // Full transfer interrupt enable - TCIE
 80023e4:	4b13      	ldr	r3, [pc, #76]	; (8002434 <uart_rx_start+0x90>)
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	4a12      	ldr	r2, [pc, #72]	; (8002434 <uart_rx_start+0x90>)
 80023ea:	f043 0302 	orr.w	r3, r3, #2
 80023ee:	6013      	str	r3, [r2, #0]

	// Enable transfer Complete interrupt
	NVIC_SetPriority(DMA1_Channel2_IRQn, 2);
 80023f0:	2102      	movs	r1, #2
 80023f2:	200c      	movs	r0, #12
 80023f4:	f7ff ff48 	bl	8002288 <__NVIC_SetPriority>
	NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80023f8:	200c      	movs	r0, #12
 80023fa:	f7ff ff2b 	bl	8002254 <__NVIC_EnableIRQ>

	// Configure DMAMUX Channel
	DMAMUX1_Channel1->CCR = 0U; // Reset config
 80023fe:	4b0f      	ldr	r3, [pc, #60]	; (800243c <uart_rx_start+0x98>)
 8002400:	2200      	movs	r2, #0
 8002402:	601a      	str	r2, [r3, #0]
	DMAMUX1_Channel1->CCR |= (30U << 0); // Select UART4 RX as request id
 8002404:	4b0d      	ldr	r3, [pc, #52]	; (800243c <uart_rx_start+0x98>)
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	4a0c      	ldr	r2, [pc, #48]	; (800243c <uart_rx_start+0x98>)
 800240a:	f043 031e 	orr.w	r3, r3, #30
 800240e:	6013      	str	r3, [r2, #0]
	DMAMUX1_Channel1->CCR |= (0U << 19); // Forward 1 request
 8002410:	4b0a      	ldr	r3, [pc, #40]	; (800243c <uart_rx_start+0x98>)
 8002412:	4a0a      	ldr	r2, [pc, #40]	; (800243c <uart_rx_start+0x98>)
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	6013      	str	r3, [r2, #0]

	// Enable DMA
	DMA1_Channel2->CCR |= (1U << 0);
 8002418:	4b06      	ldr	r3, [pc, #24]	; (8002434 <uart_rx_start+0x90>)
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	4a05      	ldr	r2, [pc, #20]	; (8002434 <uart_rx_start+0x90>)
 800241e:	f043 0301 	orr.w	r3, r3, #1
 8002422:	6013      	str	r3, [r2, #0]

	receiving=1;
 8002424:	4b06      	ldr	r3, [pc, #24]	; (8002440 <uart_rx_start+0x9c>)
 8002426:	2201      	movs	r2, #1
 8002428:	601a      	str	r2, [r3, #0]
}
 800242a:	bf00      	nop
 800242c:	b005      	add	sp, #20
 800242e:	f85d fb04 	ldr.w	pc, [sp], #4
 8002432:	bf00      	nop
 8002434:	4002001c 	.word	0x4002001c
 8002438:	40004c24 	.word	0x40004c24
 800243c:	40020804 	.word	0x40020804
 8002440:	20000d10 	.word	0x20000d10

08002444 <uart_rx_wait>:

// Wait for uart reception to finish
void uart_rx_wait(void) {
	while (receiving);
 8002444:	bf00      	nop
 8002446:	4b03      	ldr	r3, [pc, #12]	; (8002454 <uart_rx_wait+0x10>)
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	2b00      	cmp	r3, #0
 800244c:	d1fb      	bne.n	8002446 <uart_rx_wait+0x2>
}
 800244e:	bf00      	nop
 8002450:	bf00      	nop
 8002452:	4770      	bx	lr
 8002454:	20000d10 	.word	0x20000d10

08002458 <DMA1_Channel2_IRQHandler>:

// UART reception finish interrupt
void DMA1_Channel2_IRQHandler(void)
{
    // clear stream receive complete interrupt - bit11 for stream 5
    if (DMA1->ISR & DMA_ISR_TCIF2) {
 8002458:	4b08      	ldr	r3, [pc, #32]	; (800247c <DMA1_Channel2_IRQHandler+0x24>)
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	f003 0320 	and.w	r3, r3, #32
 8002460:	2b00      	cmp	r3, #0
 8002462:	d008      	beq.n	8002476 <DMA1_Channel2_IRQHandler+0x1e>
        // clear interrupt
        DMA1->IFCR |= DMA_IFCR_CTCIF2;
 8002464:	4b05      	ldr	r3, [pc, #20]	; (800247c <DMA1_Channel2_IRQHandler+0x24>)
 8002466:	685b      	ldr	r3, [r3, #4]
 8002468:	4a04      	ldr	r2, [pc, #16]	; (800247c <DMA1_Channel2_IRQHandler+0x24>)
 800246a:	f043 0320 	orr.w	r3, r3, #32
 800246e:	6053      	str	r3, [r2, #4]
		receiving = 0;
 8002470:	4b03      	ldr	r3, [pc, #12]	; (8002480 <DMA1_Channel2_IRQHandler+0x28>)
 8002472:	2200      	movs	r2, #0
 8002474:	601a      	str	r2, [r3, #0]
		// Disable receive DMA
		// USART2->CR3 &= ~USART_CR3_DMAR;
    }
}
 8002476:	bf00      	nop
 8002478:	4770      	bx	lr
 800247a:	bf00      	nop
 800247c:	40020000 	.word	0x40020000
 8002480:	20000d10 	.word	0x20000d10

08002484 <DMA1_Channel1_IRQHandler>:

// UART transmission finish interrupt
void DMA1_Channel1_IRQHandler(void)
{
	// Wait for character transmit complete - TC bit
	while(!(UART4->ISR & (1 << 6))) {};
 8002484:	bf00      	nop
 8002486:	4b0b      	ldr	r3, [pc, #44]	; (80024b4 <DMA1_Channel1_IRQHandler+0x30>)
 8002488:	69db      	ldr	r3, [r3, #28]
 800248a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800248e:	2b00      	cmp	r3, #0
 8002490:	d0f9      	beq.n	8002486 <DMA1_Channel1_IRQHandler+0x2>
    // Clear stream transfer complete interrupt
    if (DMA1->ISR & DMA_ISR_TCIF1) {
 8002492:	4b09      	ldr	r3, [pc, #36]	; (80024b8 <DMA1_Channel1_IRQHandler+0x34>)
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	f003 0302 	and.w	r3, r3, #2
 800249a:	2b00      	cmp	r3, #0
 800249c:	d008      	beq.n	80024b0 <DMA1_Channel1_IRQHandler+0x2c>
        // clear interrupt
        DMA1->IFCR |= DMA_IFCR_CTCIF1;
 800249e:	4b06      	ldr	r3, [pc, #24]	; (80024b8 <DMA1_Channel1_IRQHandler+0x34>)
 80024a0:	685b      	ldr	r3, [r3, #4]
 80024a2:	4a05      	ldr	r2, [pc, #20]	; (80024b8 <DMA1_Channel1_IRQHandler+0x34>)
 80024a4:	f043 0302 	orr.w	r3, r3, #2
 80024a8:	6053      	str	r3, [r2, #4]
		transmitting = 0;
 80024aa:	4b04      	ldr	r3, [pc, #16]	; (80024bc <DMA1_Channel1_IRQHandler+0x38>)
 80024ac:	2200      	movs	r2, #0
 80024ae:	601a      	str	r2, [r3, #0]
    }
}
 80024b0:	bf00      	nop
 80024b2:	4770      	bx	lr
 80024b4:	40004c00 	.word	0x40004c00
 80024b8:	40020000 	.word	0x40020000
 80024bc:	20000d14 	.word	0x20000d14

080024c0 <uart_dma_init>:

// Setup UART DMA
void uart_dma_init(void) {
	// Enable transmit DMA
	UART4->CR3 |= (1U<<7);
 80024c0:	4b0c      	ldr	r3, [pc, #48]	; (80024f4 <uart_dma_init+0x34>)
 80024c2:	689b      	ldr	r3, [r3, #8]
 80024c4:	4a0b      	ldr	r2, [pc, #44]	; (80024f4 <uart_dma_init+0x34>)
 80024c6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80024ca:	6093      	str	r3, [r2, #8]
	// Enable receive DMA
	UART4->CR3 |= (1U<<6);
 80024cc:	4b09      	ldr	r3, [pc, #36]	; (80024f4 <uart_dma_init+0x34>)
 80024ce:	689b      	ldr	r3, [r3, #8]
 80024d0:	4a08      	ldr	r2, [pc, #32]	; (80024f4 <uart_dma_init+0x34>)
 80024d2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80024d6:	6093      	str	r3, [r2, #8]
	// Enable DMA1 clock
	RCC->AHB1ENR |= (1U<<0);
 80024d8:	4b07      	ldr	r3, [pc, #28]	; (80024f8 <uart_dma_init+0x38>)
 80024da:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80024dc:	4a06      	ldr	r2, [pc, #24]	; (80024f8 <uart_dma_init+0x38>)
 80024de:	f043 0301 	orr.w	r3, r3, #1
 80024e2:	6493      	str	r3, [r2, #72]	; 0x48
	// Enable DMAMUX clock
	RCC->AHB1ENR |= (1U<<2);
 80024e4:	4b04      	ldr	r3, [pc, #16]	; (80024f8 <uart_dma_init+0x38>)
 80024e6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80024e8:	4a03      	ldr	r2, [pc, #12]	; (80024f8 <uart_dma_init+0x38>)
 80024ea:	f043 0304 	orr.w	r3, r3, #4
 80024ee:	6493      	str	r3, [r2, #72]	; 0x48
}
 80024f0:	bf00      	nop
 80024f2:	4770      	bx	lr
 80024f4:	40004c00 	.word	0x40004c00
 80024f8:	40021000 	.word	0x40021000

080024fc <SVC_Handler>:
#include "mcu_mm.h"
#include "mcu_mpu.h"
#include "mcu_timer.h"

void SVC_Handler(void) {
	__asm (
 80024fc:	f01e 0f04 	tst.w	lr, #4
 8002500:	bf0c      	ite	eq
 8002502:	f3ef 8008 	mrseq	r0, MSP
 8002506:	f3ef 8009 	mrsne	r0, PSP
 800250a:	f000 b803 	b.w	8002514 <SVC_Handler_Main>
			"ITE EQ\n"
			"MRSEQ r0, MSP\n"
			"MRSNE r0, PSP\n" // Check to use msp or psp
			"B SVC_Handler_Main\n" // Go to the C handler function
	);
}
 800250e:	bf00      	nop
 8002510:	4770      	bx	lr
	...

08002514 <SVC_Handler_Main>:

void SVC_Handler_Main(unsigned int * svc_args) {
 8002514:	b500      	push	{lr}
 8002516:	b09d      	sub	sp, #116	; 0x74
 8002518:	9001      	str	r0, [sp, #4]
	// Stack frame contents: r0-r3, LR, PC, and xPSR
	// Correspond with svc_args[0 to 7]
	// svc_args array contains arguments at start and return values at end, in order

	uint32_t svc_number = ((char *)svc_args[6])[-2];
 800251a:	9b01      	ldr	r3, [sp, #4]
 800251c:	3318      	adds	r3, #24
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	3b02      	subs	r3, #2
 8002522:	781b      	ldrb	r3, [r3, #0]
 8002524:	931b      	str	r3, [sp, #108]	; 0x6c
	switch(svc_number) {
 8002526:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8002528:	2b05      	cmp	r3, #5
 800252a:	f200 80e2 	bhi.w	80026f2 <SVC_Handler_Main+0x1de>
 800252e:	a201      	add	r2, pc, #4	; (adr r2, 8002534 <SVC_Handler_Main+0x20>)
 8002530:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002534:	0800254d 	.word	0x0800254d
 8002538:	0800258b 	.word	0x0800258b
 800253c:	080025d7 	.word	0x080025d7
 8002540:	0800261b 	.word	0x0800261b
 8002544:	08002671 	.word	0x08002671
 8002548:	080026af 	.word	0x080026af
 */
__STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, control" : "=r" (result) );
 800254c:	f3ef 8314 	mrs	r3, CONTROL
 8002550:	9317      	str	r3, [sp, #92]	; 0x5c
  return(result);
 8002552:	9b17      	ldr	r3, [sp, #92]	; 0x5c
		case 0: // mm_init
			__set_CONTROL(__get_CONTROL() & ~CONTROL_nPRIV_Msk); // Enable privileged mode
 8002554:	f023 0301 	bic.w	r3, r3, #1
 8002558:	9318      	str	r3, [sp, #96]	; 0x60
  \details Writes the given value to the Control Register.
  \param [in]    control  Control Register value to set
 */
__STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
{
  __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 800255a:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800255c:	f383 8814 	msr	CONTROL, r3
  __ASM volatile ("isb 0xF":::"memory");
 8002560:	f3bf 8f6f 	isb	sy
}
 8002564:	bf00      	nop
  __ISB();
}
 8002566:	bf00      	nop
			mm_init();
 8002568:	f7ff fb4e 	bl	8001c08 <mm_init>
  __ASM volatile ("MRS %0, control" : "=r" (result) );
 800256c:	f3ef 8314 	mrs	r3, CONTROL
 8002570:	9319      	str	r3, [sp, #100]	; 0x64
  return(result);
 8002572:	9b19      	ldr	r3, [sp, #100]	; 0x64
			__set_CONTROL(__get_CONTROL() | CONTROL_nPRIV_Msk); // Disable privileged mode
 8002574:	f043 0301 	orr.w	r3, r3, #1
 8002578:	931a      	str	r3, [sp, #104]	; 0x68
  __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 800257a:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800257c:	f383 8814 	msr	CONTROL, r3
  __ASM volatile ("isb 0xF":::"memory");
 8002580:	f3bf 8f6f 	isb	sy
}
 8002584:	bf00      	nop
}
 8002586:	bf00      	nop
			break;
 8002588:	e0b4      	b.n	80026f4 <SVC_Handler_Main+0x1e0>
  __ASM volatile ("MRS %0, control" : "=r" (result) );
 800258a:	f3ef 8314 	mrs	r3, CONTROL
 800258e:	9313      	str	r3, [sp, #76]	; 0x4c
  return(result);
 8002590:	9b13      	ldr	r3, [sp, #76]	; 0x4c
		case 1: // mm_malloc
			__set_CONTROL(__get_CONTROL() & ~CONTROL_nPRIV_Msk);
 8002592:	f023 0301 	bic.w	r3, r3, #1
 8002596:	9314      	str	r3, [sp, #80]	; 0x50
  __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 8002598:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800259a:	f383 8814 	msr	CONTROL, r3
  __ASM volatile ("isb 0xF":::"memory");
 800259e:	f3bf 8f6f 	isb	sy
}
 80025a2:	bf00      	nop
}
 80025a4:	bf00      	nop
			svc_args[0] = (uint32_t)mm_malloc(svc_args[0]);
 80025a6:	9b01      	ldr	r3, [sp, #4]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	4618      	mov	r0, r3
 80025ac:	f7ff fb5c 	bl	8001c68 <mm_malloc>
 80025b0:	4603      	mov	r3, r0
 80025b2:	461a      	mov	r2, r3
 80025b4:	9b01      	ldr	r3, [sp, #4]
 80025b6:	601a      	str	r2, [r3, #0]
  __ASM volatile ("MRS %0, control" : "=r" (result) );
 80025b8:	f3ef 8314 	mrs	r3, CONTROL
 80025bc:	9315      	str	r3, [sp, #84]	; 0x54
  return(result);
 80025be:	9b15      	ldr	r3, [sp, #84]	; 0x54
			__set_CONTROL(__get_CONTROL() | CONTROL_nPRIV_Msk);
 80025c0:	f043 0301 	orr.w	r3, r3, #1
 80025c4:	9316      	str	r3, [sp, #88]	; 0x58
  __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 80025c6:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80025c8:	f383 8814 	msr	CONTROL, r3
  __ASM volatile ("isb 0xF":::"memory");
 80025cc:	f3bf 8f6f 	isb	sy
}
 80025d0:	bf00      	nop
}
 80025d2:	bf00      	nop
			break;
 80025d4:	e08e      	b.n	80026f4 <SVC_Handler_Main+0x1e0>
  __ASM volatile ("MRS %0, control" : "=r" (result) );
 80025d6:	f3ef 8314 	mrs	r3, CONTROL
 80025da:	930f      	str	r3, [sp, #60]	; 0x3c
  return(result);
 80025dc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
		case 2: // mm_free
			__set_CONTROL(__get_CONTROL() & ~CONTROL_nPRIV_Msk);
 80025de:	f023 0301 	bic.w	r3, r3, #1
 80025e2:	9310      	str	r3, [sp, #64]	; 0x40
  __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 80025e4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80025e6:	f383 8814 	msr	CONTROL, r3
  __ASM volatile ("isb 0xF":::"memory");
 80025ea:	f3bf 8f6f 	isb	sy
}
 80025ee:	bf00      	nop
}
 80025f0:	bf00      	nop
			mm_free((void *)(svc_args[0]));
 80025f2:	9b01      	ldr	r3, [sp, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	4618      	mov	r0, r3
 80025f8:	f7ff fb92 	bl	8001d20 <mm_free>
  __ASM volatile ("MRS %0, control" : "=r" (result) );
 80025fc:	f3ef 8314 	mrs	r3, CONTROL
 8002600:	9311      	str	r3, [sp, #68]	; 0x44
  return(result);
 8002602:	9b11      	ldr	r3, [sp, #68]	; 0x44
			__set_CONTROL(__get_CONTROL() | CONTROL_nPRIV_Msk);
 8002604:	f043 0301 	orr.w	r3, r3, #1
 8002608:	9312      	str	r3, [sp, #72]	; 0x48
  __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 800260a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800260c:	f383 8814 	msr	CONTROL, r3
  __ASM volatile ("isb 0xF":::"memory");
 8002610:	f3bf 8f6f 	isb	sy
}
 8002614:	bf00      	nop
}
 8002616:	bf00      	nop
			break;
 8002618:	e06c      	b.n	80026f4 <SVC_Handler_Main+0x1e0>
  __ASM volatile ("MRS %0, control" : "=r" (result) );
 800261a:	f3ef 8314 	mrs	r3, CONTROL
 800261e:	930b      	str	r3, [sp, #44]	; 0x2c
  return(result);
 8002620:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
		case 3: // mm_realloc
			__set_CONTROL(__get_CONTROL() & ~CONTROL_nPRIV_Msk);
 8002622:	f023 0301 	bic.w	r3, r3, #1
 8002626:	930c      	str	r3, [sp, #48]	; 0x30
  __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 8002628:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800262a:	f383 8814 	msr	CONTROL, r3
  __ASM volatile ("isb 0xF":::"memory");
 800262e:	f3bf 8f6f 	isb	sy
}
 8002632:	bf00      	nop
}
 8002634:	bf00      	nop
			svc_args[0] = (uint32_t)mm_realloc((void *)svc_args[0], svc_args[1]);
 8002636:	9b01      	ldr	r3, [sp, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	461a      	mov	r2, r3
 800263c:	9b01      	ldr	r3, [sp, #4]
 800263e:	3304      	adds	r3, #4
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	4619      	mov	r1, r3
 8002644:	4610      	mov	r0, r2
 8002646:	f7ff fb83 	bl	8001d50 <mm_realloc>
 800264a:	4603      	mov	r3, r0
 800264c:	461a      	mov	r2, r3
 800264e:	9b01      	ldr	r3, [sp, #4]
 8002650:	601a      	str	r2, [r3, #0]
  __ASM volatile ("MRS %0, control" : "=r" (result) );
 8002652:	f3ef 8314 	mrs	r3, CONTROL
 8002656:	930d      	str	r3, [sp, #52]	; 0x34
  return(result);
 8002658:	9b0d      	ldr	r3, [sp, #52]	; 0x34
			__set_CONTROL(__get_CONTROL() | CONTROL_nPRIV_Msk);
 800265a:	f043 0301 	orr.w	r3, r3, #1
 800265e:	930e      	str	r3, [sp, #56]	; 0x38
  __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 8002660:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8002662:	f383 8814 	msr	CONTROL, r3
  __ASM volatile ("isb 0xF":::"memory");
 8002666:	f3bf 8f6f 	isb	sy
}
 800266a:	bf00      	nop
}
 800266c:	bf00      	nop
			break;
 800266e:	e041      	b.n	80026f4 <SVC_Handler_Main+0x1e0>
  __ASM volatile ("MRS %0, control" : "=r" (result) );
 8002670:	f3ef 8314 	mrs	r3, CONTROL
 8002674:	9307      	str	r3, [sp, #28]
  return(result);
 8002676:	9b07      	ldr	r3, [sp, #28]
		case 4: // mm_finish
			__set_CONTROL(__get_CONTROL() & ~CONTROL_nPRIV_Msk);
 8002678:	f023 0301 	bic.w	r3, r3, #1
 800267c:	9308      	str	r3, [sp, #32]
  __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 800267e:	9b08      	ldr	r3, [sp, #32]
 8002680:	f383 8814 	msr	CONTROL, r3
  __ASM volatile ("isb 0xF":::"memory");
 8002684:	f3bf 8f6f 	isb	sy
}
 8002688:	bf00      	nop
}
 800268a:	bf00      	nop
			mm_finish();
 800268c:	f7ff fba6 	bl	8001ddc <mm_finish>
  __ASM volatile ("MRS %0, control" : "=r" (result) );
 8002690:	f3ef 8314 	mrs	r3, CONTROL
 8002694:	9309      	str	r3, [sp, #36]	; 0x24
  return(result);
 8002696:	9b09      	ldr	r3, [sp, #36]	; 0x24
			__set_CONTROL(__get_CONTROL() | CONTROL_nPRIV_Msk);
 8002698:	f043 0301 	orr.w	r3, r3, #1
 800269c:	930a      	str	r3, [sp, #40]	; 0x28
  __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 800269e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80026a0:	f383 8814 	msr	CONTROL, r3
  __ASM volatile ("isb 0xF":::"memory");
 80026a4:	f3bf 8f6f 	isb	sy
}
 80026a8:	bf00      	nop
}
 80026aa:	bf00      	nop
			break;
 80026ac:	e022      	b.n	80026f4 <SVC_Handler_Main+0x1e0>
  __ASM volatile ("MRS %0, control" : "=r" (result) );
 80026ae:	f3ef 8314 	mrs	r3, CONTROL
 80026b2:	9303      	str	r3, [sp, #12]
  return(result);
 80026b4:	9b03      	ldr	r3, [sp, #12]
		case 5: // get_time
			__set_CONTROL(__get_CONTROL() & ~CONTROL_nPRIV_Msk);
 80026b6:	f023 0301 	bic.w	r3, r3, #1
 80026ba:	9304      	str	r3, [sp, #16]
  __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 80026bc:	9b04      	ldr	r3, [sp, #16]
 80026be:	f383 8814 	msr	CONTROL, r3
  __ASM volatile ("isb 0xF":::"memory");
 80026c2:	f3bf 8f6f 	isb	sy
}
 80026c6:	bf00      	nop
}
 80026c8:	bf00      	nop
			svc_args[0] = get_time();
 80026ca:	f7ff fc31 	bl	8001f30 <get_time>
 80026ce:	4602      	mov	r2, r0
 80026d0:	9b01      	ldr	r3, [sp, #4]
 80026d2:	601a      	str	r2, [r3, #0]
  __ASM volatile ("MRS %0, control" : "=r" (result) );
 80026d4:	f3ef 8314 	mrs	r3, CONTROL
 80026d8:	9305      	str	r3, [sp, #20]
  return(result);
 80026da:	9b05      	ldr	r3, [sp, #20]
			__set_CONTROL(__get_CONTROL() | CONTROL_nPRIV_Msk);
 80026dc:	f043 0301 	orr.w	r3, r3, #1
 80026e0:	9306      	str	r3, [sp, #24]
  __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 80026e2:	9b06      	ldr	r3, [sp, #24]
 80026e4:	f383 8814 	msr	CONTROL, r3
  __ASM volatile ("isb 0xF":::"memory");
 80026e8:	f3bf 8f6f 	isb	sy
}
 80026ec:	bf00      	nop
}
 80026ee:	bf00      	nop
			break;
 80026f0:	e000      	b.n	80026f4 <SVC_Handler_Main+0x1e0>
		default:
			break;
 80026f2:	bf00      	nop
	}
}
 80026f4:	bf00      	nop
 80026f6:	b01d      	add	sp, #116	; 0x74
 80026f8:	f85d fb04 	ldr.w	pc, [sp], #4

080026fc <sys_mm_init>:

// Initialize malloc library
void sys_mm_init(void) {
	asm volatile ("svc #0");
 80026fc:	df00      	svc	0
}
 80026fe:	bf00      	nop
 8002700:	4770      	bx	lr

08002702 <sys_malloc>:

// Malloc size bytes of memory
void * sys_malloc(size_t size) {
 8002702:	b082      	sub	sp, #8
 8002704:	9001      	str	r0, [sp, #4]
	asm volatile ("svc #1");
 8002706:	df01      	svc	1
	register uint32_t * ret_val asm("r0");
	return (void *)ret_val;
 8002708:	4603      	mov	r3, r0
}
 800270a:	4618      	mov	r0, r3
 800270c:	b002      	add	sp, #8
 800270e:	4770      	bx	lr

08002710 <sys_free>:

// Free memory region at pointer
void sys_free(void * ptr) {
 8002710:	b082      	sub	sp, #8
 8002712:	9001      	str	r0, [sp, #4]
	asm volatile ("svc #2");
 8002714:	df02      	svc	2
}
 8002716:	bf00      	nop
 8002718:	b002      	add	sp, #8
 800271a:	4770      	bx	lr

0800271c <sys_realloc>:

// Reallocate ptr to a size byte region and return the new pointer
void * sys_realloc(void * ptr, size_t size) {
 800271c:	b082      	sub	sp, #8
 800271e:	9001      	str	r0, [sp, #4]
 8002720:	9100      	str	r1, [sp, #0]
	asm volatile ("svc #3");
 8002722:	df03      	svc	3
	register uint32_t * ret_val asm("r0");
	return (void *) ret_val;
 8002724:	4603      	mov	r3, r0
}
 8002726:	4618      	mov	r0, r3
 8002728:	b002      	add	sp, #8
 800272a:	4770      	bx	lr

0800272c <sys_mm_finish>:

// End communication session with server
void sys_mm_finish(void) {
	asm volatile ("svc #4");
 800272c:	df04      	svc	4
}
 800272e:	bf00      	nop
 8002730:	4770      	bx	lr

08002732 <sys_get_time>:

// Return current time in ms
size_t sys_get_time(void) {
	asm volatile ("svc #5");
 8002732:	df05      	svc	5
	register uint32_t * ret_val asm("r0");
	return (size_t) ret_val;
 8002734:	4603      	mov	r3, r0
}
 8002736:	4618      	mov	r0, r3
 8002738:	4770      	bx	lr
	...

0800273c <proc_update>:
#include "mcu_mpu.h"
#include "memlib.h"

// Update mpu settings with new heap top
void proc_update(void) {
 800273c:	b510      	push	{r4, lr}
 800273e:	b08a      	sub	sp, #40	; 0x28
	uint32_t mpu_cfg_rbar[4] = {
 8002740:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8002744:	9304      	str	r3, [sp, #16]
 8002746:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 800274a:	9305      	str	r3, [sp, #20]
 800274c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002750:	9306      	str	r3, [sp, #24]
		// SRAM - Region 1
		0x20000000,
		// Peripherals - Region 2
		PERIPH_BASE,
		// Heap top plus 32 bytes ceiling aligned - Region 3
		(((uint32_t)mem_heap_hi() + 64 + 31)/32)*32,
 8002752:	f7ff fa29 	bl	8001ba8 <mem_heap_hi>
 8002756:	4603      	mov	r3, r0
 8002758:	335f      	adds	r3, #95	; 0x5f
 800275a:	f023 031f 	bic.w	r3, r3, #31
	uint32_t mpu_cfg_rbar[4] = {
 800275e:	9307      	str	r3, [sp, #28]
	};

	uint32_t mpu_cfg_rasr[4] = {
 8002760:	4b27      	ldr	r3, [pc, #156]	; (8002800 <proc_update+0xc4>)
 8002762:	466c      	mov	r4, sp
 8002764:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002766:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		(MPU_DEFS_RASR_SIZE_4GB | MPU_DEFS_SHARED_DEVICE | MPU_DEFS_RASE_AP_FULL_ACCESS | MPU_RASR_ENABLE_Msk),
		// Stack/heap overflow protection
		(MPU_DEFS_RASR_SIZE_32B | MPU_DEFS_NORMAL_SHARED_MEMORY_WT | MPU_DEFS_RASE_AP_NO_ACCESS | MPU_RASR_ENABLE_Msk),
	};

	if (MPU->TYPE == 0) {return;} // Do nothing if MPU don't exist)
 800276a:	4b26      	ldr	r3, [pc, #152]	; (8002804 <proc_update+0xc8>)
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	2b00      	cmp	r3, #0
 8002770:	d042      	beq.n	80027f8 <proc_update+0xbc>
  __ASM volatile ("dmb 0xF":::"memory");
 8002772:	f3bf 8f5f 	dmb	sy
}
 8002776:	bf00      	nop
	__DMB(); // Finish outstanding transfers

	MPU->CTRL = 0; // Disable first
 8002778:	4b22      	ldr	r3, [pc, #136]	; (8002804 <proc_update+0xc8>)
 800277a:	2200      	movs	r2, #0
 800277c:	605a      	str	r2, [r3, #4]

	for (size_t i=0; i<4; i++) {
 800277e:	2300      	movs	r3, #0
 8002780:	9309      	str	r3, [sp, #36]	; 0x24
 8002782:	e015      	b.n	80027b0 <proc_update+0x74>
		MPU->RNR = i; // Select region
 8002784:	4a1f      	ldr	r2, [pc, #124]	; (8002804 <proc_update+0xc8>)
 8002786:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002788:	6093      	str	r3, [r2, #8]
		MPU->RBAR = mpu_cfg_rbar[i]; // Write base address register
 800278a:	4a1e      	ldr	r2, [pc, #120]	; (8002804 <proc_update+0xc8>)
 800278c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800278e:	009b      	lsls	r3, r3, #2
 8002790:	3328      	adds	r3, #40	; 0x28
 8002792:	446b      	add	r3, sp
 8002794:	f853 3c18 	ldr.w	r3, [r3, #-24]
 8002798:	60d3      	str	r3, [r2, #12]
		MPU->RASR = mpu_cfg_rasr[i]; // Region attribute and size register
 800279a:	4a1a      	ldr	r2, [pc, #104]	; (8002804 <proc_update+0xc8>)
 800279c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800279e:	009b      	lsls	r3, r3, #2
 80027a0:	3328      	adds	r3, #40	; 0x28
 80027a2:	446b      	add	r3, sp
 80027a4:	f853 3c28 	ldr.w	r3, [r3, #-40]
 80027a8:	6113      	str	r3, [r2, #16]
	for (size_t i=0; i<4; i++) {
 80027aa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80027ac:	3301      	adds	r3, #1
 80027ae:	9309      	str	r3, [sp, #36]	; 0x24
 80027b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80027b2:	2b03      	cmp	r3, #3
 80027b4:	d9e6      	bls.n	8002784 <proc_update+0x48>
	}

	for (size_t i=4; i<8; i++) {
 80027b6:	2304      	movs	r3, #4
 80027b8:	9308      	str	r3, [sp, #32]
 80027ba:	e00b      	b.n	80027d4 <proc_update+0x98>
		// Disable unused regions
		MPU->RNR = i; // Select region
 80027bc:	4a11      	ldr	r2, [pc, #68]	; (8002804 <proc_update+0xc8>)
 80027be:	9b08      	ldr	r3, [sp, #32]
 80027c0:	6093      	str	r3, [r2, #8]
		MPU->RBAR = 0; // Base address
 80027c2:	4b10      	ldr	r3, [pc, #64]	; (8002804 <proc_update+0xc8>)
 80027c4:	2200      	movs	r2, #0
 80027c6:	60da      	str	r2, [r3, #12]
		MPU->RASR = 0; // Region attribute and size register
 80027c8:	4b0e      	ldr	r3, [pc, #56]	; (8002804 <proc_update+0xc8>)
 80027ca:	2200      	movs	r2, #0
 80027cc:	611a      	str	r2, [r3, #16]
	for (size_t i=4; i<8; i++) {
 80027ce:	9b08      	ldr	r3, [sp, #32]
 80027d0:	3301      	adds	r3, #1
 80027d2:	9308      	str	r3, [sp, #32]
 80027d4:	9b08      	ldr	r3, [sp, #32]
 80027d6:	2b07      	cmp	r3, #7
 80027d8:	d9f0      	bls.n	80027bc <proc_update+0x80>
	}

	MPU->CTRL |= 1<<2; // Enable privileged background region
 80027da:	4b0a      	ldr	r3, [pc, #40]	; (8002804 <proc_update+0xc8>)
 80027dc:	685b      	ldr	r3, [r3, #4]
 80027de:	4a09      	ldr	r2, [pc, #36]	; (8002804 <proc_update+0xc8>)
 80027e0:	f043 0304 	orr.w	r3, r3, #4
 80027e4:	6053      	str	r3, [r2, #4]

	MPU->CTRL = MPU_CTRL_ENABLE_Msk; // Enable MPU
 80027e6:	4b07      	ldr	r3, [pc, #28]	; (8002804 <proc_update+0xc8>)
 80027e8:	2201      	movs	r2, #1
 80027ea:	605a      	str	r2, [r3, #4]
  __ASM volatile ("dsb 0xF":::"memory");
 80027ec:	f3bf 8f4f 	dsb	sy
}
 80027f0:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80027f2:	f3bf 8f6f 	isb	sy
}
 80027f6:	e000      	b.n	80027fa <proc_update+0xbe>
	if (MPU->TYPE == 0) {return;} // Do nothing if MPU don't exist)
 80027f8:	bf00      	nop

	__DSB(); // Memory barrier for subsequence data & instruction
	__ISB(); // Transfers using updated MPU settings
}
 80027fa:	b00a      	add	sp, #40	; 0x28
 80027fc:	bd10      	pop	{r4, pc}
 80027fe:	bf00      	nop
 8002800:	08005420 	.word	0x08005420
 8002804:	e000ed90 	.word	0xe000ed90

08002808 <mpu_init>:

void mpu_init(void) {
 8002808:	b088      	sub	sp, #32
	uint32_t mpu_cfg_rbar[3] = {
 800280a:	4a2a      	ldr	r2, [pc, #168]	; (80028b4 <mpu_init+0xac>)
 800280c:	ab03      	add	r3, sp, #12
 800280e:	ca07      	ldmia	r2, {r0, r1, r2}
 8002810:	e883 0007 	stmia.w	r3, {r0, r1, r2}
		0x20000000,
		// Peripherals - Region 2
		PERIPH_BASE,
	};

	uint32_t mpu_cfg_rasr[3] = {
 8002814:	4a28      	ldr	r2, [pc, #160]	; (80028b8 <mpu_init+0xb0>)
 8002816:	466b      	mov	r3, sp
 8002818:	ca07      	ldmia	r2, {r0, r1, r2}
 800281a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
		(MPU_DEFS_RASR_SIZE_128KB | MPU_DEFS_NORMAL_SHARED_MEMORY_WT | MPU_DEFS_RASE_AP_FULL_ACCESS | MPU_RASR_ENABLE_Msk),
		// Peripherals
		(MPU_DEFS_RASR_SIZE_4GB | MPU_DEFS_SHARED_DEVICE | MPU_DEFS_RASE_AP_FULL_ACCESS | MPU_RASR_ENABLE_Msk),
	};

	if (MPU->TYPE == 0) {return;} // Do nothing if MPU don't existPB1PERIPH_BASE + 0x4400U)
 800281e:	4b27      	ldr	r3, [pc, #156]	; (80028bc <mpu_init+0xb4>)
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	2b00      	cmp	r3, #0
 8002824:	d042      	beq.n	80028ac <mpu_init+0xa4>
  __ASM volatile ("dmb 0xF":::"memory");
 8002826:	f3bf 8f5f 	dmb	sy
}
 800282a:	bf00      	nop
	__DMB(); // Finish outstanding transfers

	MPU->CTRL = 0; // Disable first
 800282c:	4b23      	ldr	r3, [pc, #140]	; (80028bc <mpu_init+0xb4>)
 800282e:	2200      	movs	r2, #0
 8002830:	605a      	str	r2, [r3, #4]

	for (size_t i=0; i<3; i++) {
 8002832:	2300      	movs	r3, #0
 8002834:	9307      	str	r3, [sp, #28]
 8002836:	e015      	b.n	8002864 <mpu_init+0x5c>
		MPU->RNR = i; // Select region
 8002838:	4a20      	ldr	r2, [pc, #128]	; (80028bc <mpu_init+0xb4>)
 800283a:	9b07      	ldr	r3, [sp, #28]
 800283c:	6093      	str	r3, [r2, #8]
		MPU->RBAR = mpu_cfg_rbar[i]; // Write base address register
 800283e:	4a1f      	ldr	r2, [pc, #124]	; (80028bc <mpu_init+0xb4>)
 8002840:	9b07      	ldr	r3, [sp, #28]
 8002842:	009b      	lsls	r3, r3, #2
 8002844:	3320      	adds	r3, #32
 8002846:	446b      	add	r3, sp
 8002848:	f853 3c14 	ldr.w	r3, [r3, #-20]
 800284c:	60d3      	str	r3, [r2, #12]
		MPU->RASR = mpu_cfg_rasr[i]; // Region attribute and size register
 800284e:	4a1b      	ldr	r2, [pc, #108]	; (80028bc <mpu_init+0xb4>)
 8002850:	9b07      	ldr	r3, [sp, #28]
 8002852:	009b      	lsls	r3, r3, #2
 8002854:	3320      	adds	r3, #32
 8002856:	446b      	add	r3, sp
 8002858:	f853 3c20 	ldr.w	r3, [r3, #-32]
 800285c:	6113      	str	r3, [r2, #16]
	for (size_t i=0; i<3; i++) {
 800285e:	9b07      	ldr	r3, [sp, #28]
 8002860:	3301      	adds	r3, #1
 8002862:	9307      	str	r3, [sp, #28]
 8002864:	9b07      	ldr	r3, [sp, #28]
 8002866:	2b02      	cmp	r3, #2
 8002868:	d9e6      	bls.n	8002838 <mpu_init+0x30>
	}

	for (size_t i=3; i<8; i++) {
 800286a:	2303      	movs	r3, #3
 800286c:	9306      	str	r3, [sp, #24]
 800286e:	e00b      	b.n	8002888 <mpu_init+0x80>
		// Disable unused regions
		MPU->RNR = i; // Select region
 8002870:	4a12      	ldr	r2, [pc, #72]	; (80028bc <mpu_init+0xb4>)
 8002872:	9b06      	ldr	r3, [sp, #24]
 8002874:	6093      	str	r3, [r2, #8]
		MPU->RBAR = 0; // Base address
 8002876:	4b11      	ldr	r3, [pc, #68]	; (80028bc <mpu_init+0xb4>)
 8002878:	2200      	movs	r2, #0
 800287a:	60da      	str	r2, [r3, #12]
		MPU->RASR = 0; // Region attribute and size register
 800287c:	4b0f      	ldr	r3, [pc, #60]	; (80028bc <mpu_init+0xb4>)
 800287e:	2200      	movs	r2, #0
 8002880:	611a      	str	r2, [r3, #16]
	for (size_t i=3; i<8; i++) {
 8002882:	9b06      	ldr	r3, [sp, #24]
 8002884:	3301      	adds	r3, #1
 8002886:	9306      	str	r3, [sp, #24]
 8002888:	9b06      	ldr	r3, [sp, #24]
 800288a:	2b07      	cmp	r3, #7
 800288c:	d9f0      	bls.n	8002870 <mpu_init+0x68>
	}

	MPU->CTRL |= 1<<2; // Enable privileged background region
 800288e:	4b0b      	ldr	r3, [pc, #44]	; (80028bc <mpu_init+0xb4>)
 8002890:	685b      	ldr	r3, [r3, #4]
 8002892:	4a0a      	ldr	r2, [pc, #40]	; (80028bc <mpu_init+0xb4>)
 8002894:	f043 0304 	orr.w	r3, r3, #4
 8002898:	6053      	str	r3, [r2, #4]

	MPU->CTRL = MPU_CTRL_ENABLE_Msk; // Enable MPU
 800289a:	4b08      	ldr	r3, [pc, #32]	; (80028bc <mpu_init+0xb4>)
 800289c:	2201      	movs	r2, #1
 800289e:	605a      	str	r2, [r3, #4]
  __ASM volatile ("dsb 0xF":::"memory");
 80028a0:	f3bf 8f4f 	dsb	sy
}
 80028a4:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80028a6:	f3bf 8f6f 	isb	sy
}
 80028aa:	e000      	b.n	80028ae <mpu_init+0xa6>
	if (MPU->TYPE == 0) {return;} // Do nothing if MPU don't existPB1PERIPH_BASE + 0x4400U)
 80028ac:	bf00      	nop

	__DSB(); // Memory barrier for subsequence data & instruction
	__ISB(); // Transfers using updated MPU settings
}
 80028ae:	b008      	add	sp, #32
 80028b0:	4770      	bx	lr
 80028b2:	bf00      	nop
 80028b4:	08005430 	.word	0x08005430
 80028b8:	0800543c 	.word	0x0800543c
 80028bc:	e000ed90 	.word	0xe000ed90

080028c0 <__NVIC_SetPriority>:
{
 80028c0:	b082      	sub	sp, #8
 80028c2:	4603      	mov	r3, r0
 80028c4:	9100      	str	r1, [sp, #0]
 80028c6:	f88d 3007 	strb.w	r3, [sp, #7]
  if ((int32_t)(IRQn) >= 0)
 80028ca:	f99d 3007 	ldrsb.w	r3, [sp, #7]
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	db0a      	blt.n	80028e8 <__NVIC_SetPriority+0x28>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028d2:	9b00      	ldr	r3, [sp, #0]
 80028d4:	b2da      	uxtb	r2, r3
 80028d6:	490c      	ldr	r1, [pc, #48]	; (8002908 <__NVIC_SetPriority+0x48>)
 80028d8:	f99d 3007 	ldrsb.w	r3, [sp, #7]
 80028dc:	0112      	lsls	r2, r2, #4
 80028de:	b2d2      	uxtb	r2, r2
 80028e0:	440b      	add	r3, r1
 80028e2:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80028e6:	e00b      	b.n	8002900 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028e8:	9b00      	ldr	r3, [sp, #0]
 80028ea:	b2da      	uxtb	r2, r3
 80028ec:	4907      	ldr	r1, [pc, #28]	; (800290c <__NVIC_SetPriority+0x4c>)
 80028ee:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80028f2:	f003 030f 	and.w	r3, r3, #15
 80028f6:	3b04      	subs	r3, #4
 80028f8:	0112      	lsls	r2, r2, #4
 80028fa:	b2d2      	uxtb	r2, r2
 80028fc:	440b      	add	r3, r1
 80028fe:	761a      	strb	r2, [r3, #24]
}
 8002900:	bf00      	nop
 8002902:	b002      	add	sp, #8
 8002904:	4770      	bx	lr
 8002906:	bf00      	nop
 8002908:	e000e100 	.word	0xe000e100
 800290c:	e000ed00 	.word	0xe000ed00

08002910 <HardFault_Handler>:
#include "mcu_init.h"
#include "mcu_mm.h"
#include "mcu_timer.h"

// Hardfault Handler - Send exit signal
void HardFault_Handler(void) {
 8002910:	b500      	push	{lr}
 8002912:	b085      	sub	sp, #20
	// Force reset stack pointer in case of overflow
	sp_reset = (void *)0x20005000;
 8002914:	4b0d      	ldr	r3, [pc, #52]	; (800294c <HardFault_Handler+0x3c>)
 8002916:	4a0e      	ldr	r2, [pc, #56]	; (8002950 <HardFault_Handler+0x40>)
 8002918:	601a      	str	r2, [r3, #0]
	asm volatile ("mov sp, %0" : "+r" (sp_reset));
 800291a:	4b0c      	ldr	r3, [pc, #48]	; (800294c <HardFault_Handler+0x3c>)
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	469d      	mov	sp, r3
 8002920:	4a0a      	ldr	r2, [pc, #40]	; (800294c <HardFault_Handler+0x3c>)
 8002922:	6013      	str	r3, [r2, #0]

	char err[] = "Hard Fault";
 8002924:	4a0b      	ldr	r2, [pc, #44]	; (8002954 <HardFault_Handler+0x44>)
 8002926:	ab01      	add	r3, sp, #4
 8002928:	ca07      	ldmia	r2, {r0, r1, r2}
 800292a:	c303      	stmia	r3!, {r0, r1}
 800292c:	801a      	strh	r2, [r3, #0]
 800292e:	3302      	adds	r3, #2
 8002930:	0c12      	lsrs	r2, r2, #16
 8002932:	701a      	strb	r2, [r3, #0]
	var_print(err);
 8002934:	ab01      	add	r3, sp, #4
 8002936:	4618      	mov	r0, r3
 8002938:	f7ff fb54 	bl	8001fe4 <var_print>
	mm_finish();
 800293c:	f7ff fa4e 	bl	8001ddc <mm_finish>
	loop();
 8002940:	f7ff fb4a 	bl	8001fd8 <loop>
}
 8002944:	bf00      	nop
 8002946:	b005      	add	sp, #20
 8002948:	f85d fb04 	ldr.w	pc, [sp], #4
 800294c:	2000005c 	.word	0x2000005c
 8002950:	20005000 	.word	0x20005000
 8002954:	08005448 	.word	0x08005448

08002958 <MemManage_Handler>:
	loop();
}
*/

// Memory fault handler -  Send exit signal
void MemManage_Handler(void) {
 8002958:	b510      	push	{r4, lr}
 800295a:	b084      	sub	sp, #16
	// Force reset stack pointer in case of overflow
	sp_reset = (void *)0x20005000;
 800295c:	4b0b      	ldr	r3, [pc, #44]	; (800298c <MemManage_Handler+0x34>)
 800295e:	4a0c      	ldr	r2, [pc, #48]	; (8002990 <MemManage_Handler+0x38>)
 8002960:	601a      	str	r2, [r3, #0]
	asm volatile ("mov sp, %0" : "+r" (sp_reset));
 8002962:	4b0a      	ldr	r3, [pc, #40]	; (800298c <MemManage_Handler+0x34>)
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	469d      	mov	sp, r3
 8002968:	4a08      	ldr	r2, [pc, #32]	; (800298c <MemManage_Handler+0x34>)
 800296a:	6013      	str	r3, [r2, #0]

	char err[] = "Memory error";
 800296c:	4b09      	ldr	r3, [pc, #36]	; (8002994 <MemManage_Handler+0x3c>)
 800296e:	466c      	mov	r4, sp
 8002970:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002972:	c407      	stmia	r4!, {r0, r1, r2}
 8002974:	7023      	strb	r3, [r4, #0]
	var_print(err);
 8002976:	466b      	mov	r3, sp
 8002978:	4618      	mov	r0, r3
 800297a:	f7ff fb33 	bl	8001fe4 <var_print>
	mm_finish();
 800297e:	f7ff fa2d 	bl	8001ddc <mm_finish>
	loop();
 8002982:	f7ff fb29 	bl	8001fd8 <loop>
}
 8002986:	bf00      	nop
 8002988:	b004      	add	sp, #16
 800298a:	bd10      	pop	{r4, pc}
 800298c:	2000005c 	.word	0x2000005c
 8002990:	20005000 	.word	0x20005000
 8002994:	08005454 	.word	0x08005454

08002998 <memfault_init>:
	NVIC_EnableIRQ(WWDG_IRQn);
}
*/

// Initialize memory fault handler
void memfault_init(void) {
 8002998:	b508      	push	{r3, lr}
	SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk; // Enable memfault, bit 16
 800299a:	4b06      	ldr	r3, [pc, #24]	; (80029b4 <memfault_init+0x1c>)
 800299c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800299e:	4a05      	ldr	r2, [pc, #20]	; (80029b4 <memfault_init+0x1c>)
 80029a0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80029a4:	6253      	str	r3, [r2, #36]	; 0x24
	NVIC_SetPriority(MemoryManagement_IRQn, 0);
 80029a6:	2100      	movs	r1, #0
 80029a8:	f06f 000b 	mvn.w	r0, #11
 80029ac:	f7ff ff88 	bl	80028c0 <__NVIC_SetPriority>
}
 80029b0:	bf00      	nop
 80029b2:	bd08      	pop	{r3, pc}
 80029b4:	e000ed00 	.word	0xe000ed00

080029b8 <led_on>:

// Turn on LED
void led_on(led l) {
 80029b8:	b082      	sub	sp, #8
 80029ba:	4603      	mov	r3, r0
 80029bc:	f88d 3007 	strb.w	r3, [sp, #7]
	switch (l) {
 80029c0:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d002      	beq.n	80029ce <led_on+0x16>
 80029c8:	2b01      	cmp	r3, #1
 80029ca:	d009      	beq.n	80029e0 <led_on+0x28>
			break;
		case LD2:
			GPIOB->ODR |= (1U<<14);
			break;
		default:
			break;
 80029cc:	e00f      	b.n	80029ee <led_on+0x36>
			GPIOA->ODR |= (1U<<5);
 80029ce:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80029d2:	695b      	ldr	r3, [r3, #20]
 80029d4:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80029d8:	f043 0320 	orr.w	r3, r3, #32
 80029dc:	6153      	str	r3, [r2, #20]
			break;
 80029de:	e006      	b.n	80029ee <led_on+0x36>
			GPIOB->ODR |= (1U<<14);
 80029e0:	4b04      	ldr	r3, [pc, #16]	; (80029f4 <led_on+0x3c>)
 80029e2:	695b      	ldr	r3, [r3, #20]
 80029e4:	4a03      	ldr	r2, [pc, #12]	; (80029f4 <led_on+0x3c>)
 80029e6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80029ea:	6153      	str	r3, [r2, #20]
			break;
 80029ec:	bf00      	nop
	}
}
 80029ee:	bf00      	nop
 80029f0:	b002      	add	sp, #8
 80029f2:	4770      	bx	lr
 80029f4:	48000400 	.word	0x48000400

080029f8 <led_off>:

// Turn off LED
void led_off(led l) {
 80029f8:	b082      	sub	sp, #8
 80029fa:	4603      	mov	r3, r0
 80029fc:	f88d 3007 	strb.w	r3, [sp, #7]
	switch (l) {
 8002a00:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d002      	beq.n	8002a0e <led_off+0x16>
 8002a08:	2b01      	cmp	r3, #1
 8002a0a:	d009      	beq.n	8002a20 <led_off+0x28>
			break;
		case LD2:
			GPIOB->ODR &= ~(1U<<14);
			break;
		default:
			break;
 8002a0c:	e00f      	b.n	8002a2e <led_off+0x36>
			GPIOA->ODR &= ~(1U<<5);
 8002a0e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8002a12:	695b      	ldr	r3, [r3, #20]
 8002a14:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8002a18:	f023 0320 	bic.w	r3, r3, #32
 8002a1c:	6153      	str	r3, [r2, #20]
			break;
 8002a1e:	e006      	b.n	8002a2e <led_off+0x36>
			GPIOB->ODR &= ~(1U<<14);
 8002a20:	4b04      	ldr	r3, [pc, #16]	; (8002a34 <led_off+0x3c>)
 8002a22:	695b      	ldr	r3, [r3, #20]
 8002a24:	4a03      	ldr	r2, [pc, #12]	; (8002a34 <led_off+0x3c>)
 8002a26:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002a2a:	6153      	str	r3, [r2, #20]
			break;
 8002a2c:	bf00      	nop
	}
}
 8002a2e:	bf00      	nop
 8002a30:	b002      	add	sp, #8
 8002a32:	4770      	bx	lr
 8002a34:	48000400 	.word	0x48000400

08002a38 <led_init>:
}

// Setup LED GPIO
void led_init(void) {
	// Enable GPIOA and GPIOB clock
	RCC->AHB2ENR |= (1U << 0);
 8002a38:	4b1b      	ldr	r3, [pc, #108]	; (8002aa8 <led_init+0x70>)
 8002a3a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a3c:	4a1a      	ldr	r2, [pc, #104]	; (8002aa8 <led_init+0x70>)
 8002a3e:	f043 0301 	orr.w	r3, r3, #1
 8002a42:	64d3      	str	r3, [r2, #76]	; 0x4c
	RCC->AHB2ENR |= (1U << 1);
 8002a44:	4b18      	ldr	r3, [pc, #96]	; (8002aa8 <led_init+0x70>)
 8002a46:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a48:	4a17      	ldr	r2, [pc, #92]	; (8002aa8 <led_init+0x70>)
 8002a4a:	f043 0302 	orr.w	r3, r3, #2
 8002a4e:	64d3      	str	r3, [r2, #76]	; 0x4c

	// Turn on output mode on A5 and B14
	GPIOA->MODER &= ~(0xFU << 10);
 8002a50:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8002a5a:	f423 5370 	bic.w	r3, r3, #15360	; 0x3c00
 8002a5e:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= (1U << 10);
 8002a60:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8002a6a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002a6e:	6013      	str	r3, [r2, #0]
	GPIOB->MODER &= ~(0xFU << 28);
 8002a70:	4b0e      	ldr	r3, [pc, #56]	; (8002aac <led_init+0x74>)
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	4a0d      	ldr	r2, [pc, #52]	; (8002aac <led_init+0x74>)
 8002a76:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8002a7a:	6013      	str	r3, [r2, #0]
	GPIOB->MODER |= (1U << 28);
 8002a7c:	4b0b      	ldr	r3, [pc, #44]	; (8002aac <led_init+0x74>)
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	4a0a      	ldr	r2, [pc, #40]	; (8002aac <led_init+0x74>)
 8002a82:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a86:	6013      	str	r3, [r2, #0]

	// Turn off LEDs
	GPIOA->ODR &= ~(1U<<5);
 8002a88:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8002a8c:	695b      	ldr	r3, [r3, #20]
 8002a8e:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8002a92:	f023 0320 	bic.w	r3, r3, #32
 8002a96:	6153      	str	r3, [r2, #20]
	GPIOB->ODR &= ~(1U<<14);
 8002a98:	4b04      	ldr	r3, [pc, #16]	; (8002aac <led_init+0x74>)
 8002a9a:	695b      	ldr	r3, [r3, #20]
 8002a9c:	4a03      	ldr	r2, [pc, #12]	; (8002aac <led_init+0x74>)
 8002a9e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002aa2:	6153      	str	r3, [r2, #20]
}
 8002aa4:	bf00      	nop
 8002aa6:	4770      	bx	lr
 8002aa8:	40021000 	.word	0x40021000
 8002aac:	48000400 	.word	0x48000400

08002ab0 <mcu_init>:

// Set up LED and fault handlers
void mcu_init(void) {
 8002ab0:	b508      	push	{r3, lr}
	set_sysclk_to_120();
 8002ab2:	f000 f831 	bl	8002b18 <set_sysclk_to_120>
	//wwdg_init();
	memfault_init();
 8002ab6:	f7ff ff6f 	bl	8002998 <memfault_init>
	led_init();
 8002aba:	f7ff ffbd 	bl	8002a38 <led_init>
	// Make SVC call priority 6
	NVIC_SetPriority(SVCall_IRQn, 6);
 8002abe:	2106      	movs	r1, #6
 8002ac0:	f06f 0004 	mvn.w	r0, #4
 8002ac4:	f7ff fefc 	bl	80028c0 <__NVIC_SetPriority>
}
 8002ac8:	bf00      	nop
 8002aca:	bd08      	pop	{r3, pc}

08002acc <SystemInit>:
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002acc:	4b10      	ldr	r3, [pc, #64]	; (8002b10 <SystemInit+0x44>)
 8002ace:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ad2:	4a0f      	ldr	r2, [pc, #60]	; (8002b10 <SystemInit+0x44>)
 8002ad4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002ad8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

  	// Set MSION bit
	RCC->CR |= 1U<<0;
 8002adc:	4b0d      	ldr	r3, [pc, #52]	; (8002b14 <SystemInit+0x48>)
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	4a0c      	ldr	r2, [pc, #48]	; (8002b14 <SystemInit+0x48>)
 8002ae2:	f043 0301 	orr.w	r3, r3, #1
 8002ae6:	6013      	str	r3, [r2, #0]

	// Reset HSEON, CSSON, PLLON, and HSEBYP bit
	RCC->CR &= ~((1U<<16) | (1U<<19) | (1U<<24) | (1U<<18));
 8002ae8:	4b0a      	ldr	r3, [pc, #40]	; (8002b14 <SystemInit+0x48>)
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	4a09      	ldr	r2, [pc, #36]	; (8002b14 <SystemInit+0x48>)
 8002aee:	f023 7386 	bic.w	r3, r3, #17563648	; 0x10c0000
 8002af2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002af6:	6013      	str	r3, [r2, #0]
	// Reset RCC clock configuration
	RCC->CFGR = 0x00000000;
 8002af8:	4b06      	ldr	r3, [pc, #24]	; (8002b14 <SystemInit+0x48>)
 8002afa:	2200      	movs	r2, #0
 8002afc:	609a      	str	r2, [r3, #8]
	RCC->PLLCFGR = 0x00001000;	
 8002afe:	4b05      	ldr	r3, [pc, #20]	; (8002b14 <SystemInit+0x48>)
 8002b00:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002b04:	60da      	str	r2, [r3, #12]
	// Disable all clock interrupts
	RCC->CIER = 0x00000000;
 8002b06:	4b03      	ldr	r3, [pc, #12]	; (8002b14 <SystemInit+0x48>)
 8002b08:	2200      	movs	r2, #0
 8002b0a:	619a      	str	r2, [r3, #24]
}
 8002b0c:	bf00      	nop
 8002b0e:	4770      	bx	lr
 8002b10:	e000ed00 	.word	0xe000ed00
 8002b14:	40021000 	.word	0x40021000

08002b18 <set_sysclk_to_120>:
}

/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/

// Set system clock to 120 MHz and perform other initialization tasks
void set_sysclk_to_120(void) {
 8002b18:	b084      	sub	sp, #16
	// Actual bit values for PLL fields
	uint32_t pllm = PLL_M-1;
 8002b1a:	2303      	movs	r3, #3
 8002b1c:	9302      	str	r3, [sp, #8]
	uint32_t plln = PLL_N;
 8002b1e:	2314      	movs	r3, #20
 8002b20:	9301      	str	r3, [sp, #4]
	uint32_t pllr = PLL_R/2 - 1;
 8002b22:	2300      	movs	r3, #0
 8002b24:	9300      	str	r3, [sp, #0]
	volatile uint32_t * icscr = &(RCC->ICSCR);
	volatile uint32_t * flashacr = &(FLASH->ACR);
	*/

	// Enable power interface clock
	RCC->APB1ENR1 |= 1U<<28;
 8002b26:	4b6a      	ldr	r3, [pc, #424]	; (8002cd0 <set_sysclk_to_120+0x1b8>)
 8002b28:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b2a:	4a69      	ldr	r2, [pc, #420]	; (8002cd0 <set_sysclk_to_120+0x1b8>)
 8002b2c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002b30:	6593      	str	r3, [r2, #88]	; 0x58
	// Select power range 1
	PWR->CR1 |= 1<<9;
 8002b32:	4b68      	ldr	r3, [pc, #416]	; (8002cd4 <set_sysclk_to_120+0x1bc>)
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	4a67      	ldr	r2, [pc, #412]	; (8002cd4 <set_sysclk_to_120+0x1bc>)
 8002b38:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002b3c:	6013      	str	r3, [r2, #0]
	// R1MODE bit - boost mode
	PWR->CR5 &= ~(1<<8);
 8002b3e:	4b65      	ldr	r3, [pc, #404]	; (8002cd4 <set_sysclk_to_120+0x1bc>)
 8002b40:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002b44:	4a63      	ldr	r2, [pc, #396]	; (8002cd4 <set_sysclk_to_120+0x1bc>)
 8002b46:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002b4a:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

	// Disable BDCR write protection
	PWR->CR1 |= 1U<<8;
 8002b4e:	4b61      	ldr	r3, [pc, #388]	; (8002cd4 <set_sysclk_to_120+0x1bc>)
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	4a60      	ldr	r2, [pc, #384]	; (8002cd4 <set_sysclk_to_120+0x1bc>)
 8002b54:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002b58:	6013      	str	r3, [r2, #0]
	// Unreset BDCR
	// RCC->BDCR &= ~(1U<<16);
	// Enable LSE (for MSI PLL)
	RCC->BDCR |= 1U<<0;
 8002b5a:	4b5d      	ldr	r3, [pc, #372]	; (8002cd0 <set_sysclk_to_120+0x1b8>)
 8002b5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002b60:	4a5b      	ldr	r2, [pc, #364]	; (8002cd0 <set_sysclk_to_120+0x1b8>)
 8002b62:	f043 0301 	orr.w	r3, r3, #1
 8002b66:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
	// Wait for LSE to be ready
	while(!(RCC->BDCR &(1U<<1)));
 8002b6a:	bf00      	nop
 8002b6c:	4b58      	ldr	r3, [pc, #352]	; (8002cd0 <set_sysclk_to_120+0x1b8>)
 8002b6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002b72:	f003 0302 	and.w	r3, r3, #2
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d0f8      	beq.n	8002b6c <set_sysclk_to_120+0x54>

	// Enable MSI
	RCC->CR |= 1U<<0;
 8002b7a:	4b55      	ldr	r3, [pc, #340]	; (8002cd0 <set_sysclk_to_120+0x1b8>)
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	4a54      	ldr	r2, [pc, #336]	; (8002cd0 <set_sysclk_to_120+0x1b8>)
 8002b80:	f043 0301 	orr.w	r3, r3, #1
 8002b84:	6013      	str	r3, [r2, #0]
	// Wait until MSI is ready
	while(!(RCC->CR & (1U<<1)));
 8002b86:	bf00      	nop
 8002b88:	4b51      	ldr	r3, [pc, #324]	; (8002cd0 <set_sysclk_to_120+0x1b8>)
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	f003 0302 	and.w	r3, r3, #2
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d0f9      	beq.n	8002b88 <set_sysclk_to_120+0x70>
	// Set MSI clock to 48 Mhz
	RCC->CR |= 1U<<3; // Select CR register value
 8002b94:	4b4e      	ldr	r3, [pc, #312]	; (8002cd0 <set_sysclk_to_120+0x1b8>)
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	4a4d      	ldr	r2, [pc, #308]	; (8002cd0 <set_sysclk_to_120+0x1b8>)
 8002b9a:	f043 0308 	orr.w	r3, r3, #8
 8002b9e:	6013      	str	r3, [r2, #0]
	// Wait until MSI is ready
	while(!(RCC->CR & (1U<<1)));
 8002ba0:	bf00      	nop
 8002ba2:	4b4b      	ldr	r3, [pc, #300]	; (8002cd0 <set_sysclk_to_120+0x1b8>)
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	f003 0302 	and.w	r3, r3, #2
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d0f9      	beq.n	8002ba2 <set_sysclk_to_120+0x8a>
	RCC->CR &= ~(0xFF << 4);
 8002bae:	4b48      	ldr	r3, [pc, #288]	; (8002cd0 <set_sysclk_to_120+0x1b8>)
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	4a47      	ldr	r2, [pc, #284]	; (8002cd0 <set_sysclk_to_120+0x1b8>)
 8002bb4:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8002bb8:	6013      	str	r3, [r2, #0]
	// Wait until MSI is ready
	while(!(RCC->CR & (1U<<1)));
 8002bba:	bf00      	nop
 8002bbc:	4b44      	ldr	r3, [pc, #272]	; (8002cd0 <set_sysclk_to_120+0x1b8>)
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	f003 0302 	and.w	r3, r3, #2
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d0f9      	beq.n	8002bbc <set_sysclk_to_120+0xa4>
	RCC->CR |= (11 << 4);
 8002bc8:	4b41      	ldr	r3, [pc, #260]	; (8002cd0 <set_sysclk_to_120+0x1b8>)
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	4a40      	ldr	r2, [pc, #256]	; (8002cd0 <set_sysclk_to_120+0x1b8>)
 8002bce:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 8002bd2:	6013      	str	r3, [r2, #0]
	// Wait until MSI is ready
	while(!(RCC->CR & (1U<<1)));
 8002bd4:	bf00      	nop
 8002bd6:	4b3e      	ldr	r3, [pc, #248]	; (8002cd0 <set_sysclk_to_120+0x1b8>)
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	f003 0302 	and.w	r3, r3, #2
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d0f9      	beq.n	8002bd6 <set_sysclk_to_120+0xbe>
	// Enable MSI PLL
	RCC->CR |= 1U<<2;
 8002be2:	4b3b      	ldr	r3, [pc, #236]	; (8002cd0 <set_sysclk_to_120+0x1b8>)
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	4a3a      	ldr	r2, [pc, #232]	; (8002cd0 <set_sysclk_to_120+0x1b8>)
 8002be8:	f043 0304 	orr.w	r3, r3, #4
 8002bec:	6013      	str	r3, [r2, #0]
	// Wait until MSI is ready
	while(!(RCC->CR & (1U<<1)));
 8002bee:	bf00      	nop
 8002bf0:	4b37      	ldr	r3, [pc, #220]	; (8002cd0 <set_sysclk_to_120+0x1b8>)
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	f003 0302 	and.w	r3, r3, #2
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d0f9      	beq.n	8002bf0 <set_sysclk_to_120+0xd8>

	// Set AHB Prescaler - 2
	RCC->CFGR |= (4<<4);
 8002bfc:	4b34      	ldr	r3, [pc, #208]	; (8002cd0 <set_sysclk_to_120+0x1b8>)
 8002bfe:	689b      	ldr	r3, [r3, #8]
 8002c00:	4a33      	ldr	r2, [pc, #204]	; (8002cd0 <set_sysclk_to_120+0x1b8>)
 8002c02:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002c06:	6093      	str	r3, [r2, #8]
	// Set APB1 low speed prescaler - 1
	RCC->CFGR |= (0<<8);
 8002c08:	4b31      	ldr	r3, [pc, #196]	; (8002cd0 <set_sysclk_to_120+0x1b8>)
 8002c0a:	4a31      	ldr	r2, [pc, #196]	; (8002cd0 <set_sysclk_to_120+0x1b8>)
 8002c0c:	689b      	ldr	r3, [r3, #8]
 8002c0e:	6093      	str	r3, [r2, #8]
	// Set APB2 high speed prescaler - 1
	RCC->CFGR |= (0<<11);
 8002c10:	4b2f      	ldr	r3, [pc, #188]	; (8002cd0 <set_sysclk_to_120+0x1b8>)
 8002c12:	4a2f      	ldr	r2, [pc, #188]	; (8002cd0 <set_sysclk_to_120+0x1b8>)
 8002c14:	689b      	ldr	r3, [r3, #8]
 8002c16:	6093      	str	r3, [r2, #8]

	// Disable PLL
	RCC->CR &= ~(1U<<24);
 8002c18:	4b2d      	ldr	r3, [pc, #180]	; (8002cd0 <set_sysclk_to_120+0x1b8>)
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	4a2c      	ldr	r2, [pc, #176]	; (8002cd0 <set_sysclk_to_120+0x1b8>)
 8002c1e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002c22:	6013      	str	r3, [r2, #0]
	// Wait for PLL to unlock
	while((RCC->CR & (1U<<25)));
 8002c24:	bf00      	nop
 8002c26:	4b2a      	ldr	r3, [pc, #168]	; (8002cd0 <set_sysclk_to_120+0x1b8>)
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d1f9      	bne.n	8002c26 <set_sysclk_to_120+0x10e>
	// Reset PLLN bits
	RCC->PLLCFGR = 0;
 8002c32:	4b27      	ldr	r3, [pc, #156]	; (8002cd0 <set_sysclk_to_120+0x1b8>)
 8002c34:	2200      	movs	r2, #0
 8002c36:	60da      	str	r2, [r3, #12]
	// Set PLL dividers, and source to MSI
	RCC->PLLCFGR |= (pllm<<4) | (plln<<8) | (pllr<<25) | (1 << 0);
 8002c38:	4b25      	ldr	r3, [pc, #148]	; (8002cd0 <set_sysclk_to_120+0x1b8>)
 8002c3a:	68da      	ldr	r2, [r3, #12]
 8002c3c:	9b02      	ldr	r3, [sp, #8]
 8002c3e:	0119      	lsls	r1, r3, #4
 8002c40:	9b01      	ldr	r3, [sp, #4]
 8002c42:	021b      	lsls	r3, r3, #8
 8002c44:	4319      	orrs	r1, r3
 8002c46:	9b00      	ldr	r3, [sp, #0]
 8002c48:	065b      	lsls	r3, r3, #25
 8002c4a:	430b      	orrs	r3, r1
 8002c4c:	4313      	orrs	r3, r2
 8002c4e:	4a20      	ldr	r2, [pc, #128]	; (8002cd0 <set_sysclk_to_120+0x1b8>)
 8002c50:	f043 0301 	orr.w	r3, r3, #1
 8002c54:	60d3      	str	r3, [r2, #12]
	// Enable main PLL
	RCC->CR |= 1U<<24;
 8002c56:	4b1e      	ldr	r3, [pc, #120]	; (8002cd0 <set_sysclk_to_120+0x1b8>)
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	4a1d      	ldr	r2, [pc, #116]	; (8002cd0 <set_sysclk_to_120+0x1b8>)
 8002c5c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002c60:	6013      	str	r3, [r2, #0]
	// Set R EN bit
	RCC->PLLCFGR |= (1U << 24);
 8002c62:	4b1b      	ldr	r3, [pc, #108]	; (8002cd0 <set_sysclk_to_120+0x1b8>)
 8002c64:	68db      	ldr	r3, [r3, #12]
 8002c66:	4a1a      	ldr	r2, [pc, #104]	; (8002cd0 <set_sysclk_to_120+0x1b8>)
 8002c68:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002c6c:	60d3      	str	r3, [r2, #12]
	// Wait until PLL is ready
	while(!(RCC->CR & (1 << 25)));
 8002c6e:	bf00      	nop
 8002c70:	4b17      	ldr	r3, [pc, #92]	; (8002cd0 <set_sysclk_to_120+0x1b8>)
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d0f9      	beq.n	8002c70 <set_sysclk_to_120+0x158>

	// Flash: Prefetch enable, instruction cache enable, data cache enable, latency to 5 wait states (Depends on CPU clock, refer to table 12 in RM0432)
	FLASH->ACR |= (1U << 8) | (1U << 9) | (1U << 10) | (5 << 0);
 8002c7c:	4b16      	ldr	r3, [pc, #88]	; (8002cd8 <set_sysclk_to_120+0x1c0>)
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	4a15      	ldr	r2, [pc, #84]	; (8002cd8 <set_sysclk_to_120+0x1c0>)
 8002c82:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002c86:	f043 0305 	orr.w	r3, r3, #5
 8002c8a:	6013      	str	r3, [r2, #0]

	// Select main PLL as system clock source
	RCC->CFGR |= 3U<<0;
 8002c8c:	4b10      	ldr	r3, [pc, #64]	; (8002cd0 <set_sysclk_to_120+0x1b8>)
 8002c8e:	689b      	ldr	r3, [r3, #8]
 8002c90:	4a0f      	ldr	r2, [pc, #60]	; (8002cd0 <set_sysclk_to_120+0x1b8>)
 8002c92:	f043 0303 	orr.w	r3, r3, #3
 8002c96:	6093      	str	r3, [r2, #8]
	// Wait until main PLL is set as clock
	while (1) {
		if((RCC->CFGR & 0xc) == 0xc) {
 8002c98:	4b0d      	ldr	r3, [pc, #52]	; (8002cd0 <set_sysclk_to_120+0x1b8>)
 8002c9a:	689b      	ldr	r3, [r3, #8]
 8002c9c:	f003 030c 	and.w	r3, r3, #12
 8002ca0:	2b0c      	cmp	r3, #12
 8002ca2:	d000      	beq.n	8002ca6 <set_sysclk_to_120+0x18e>
 8002ca4:	e7f8      	b.n	8002c98 <set_sysclk_to_120+0x180>
			break;
 8002ca6:	bf00      	nop
		}
	}

	// Wait about 1us
	for (int i=0; i<100; i++){};
 8002ca8:	2300      	movs	r3, #0
 8002caa:	9303      	str	r3, [sp, #12]
 8002cac:	e002      	b.n	8002cb4 <set_sysclk_to_120+0x19c>
 8002cae:	9b03      	ldr	r3, [sp, #12]
 8002cb0:	3301      	adds	r3, #1
 8002cb2:	9303      	str	r3, [sp, #12]
 8002cb4:	9b03      	ldr	r3, [sp, #12]
 8002cb6:	2b63      	cmp	r3, #99	; 0x63
 8002cb8:	ddf9      	ble.n	8002cae <set_sysclk_to_120+0x196>
	// Set AHB Prescaler - 1
	RCC->CFGR |= (0<<4);
 8002cba:	4b05      	ldr	r3, [pc, #20]	; (8002cd0 <set_sysclk_to_120+0x1b8>)
 8002cbc:	4a04      	ldr	r2, [pc, #16]	; (8002cd0 <set_sysclk_to_120+0x1b8>)
 8002cbe:	689b      	ldr	r3, [r3, #8]
 8002cc0:	6093      	str	r3, [r2, #8]

	// Update SystemCoreClock variable
	SystemCoreClock = 120000000;
 8002cc2:	4b06      	ldr	r3, [pc, #24]	; (8002cdc <set_sysclk_to_120+0x1c4>)
 8002cc4:	4a06      	ldr	r2, [pc, #24]	; (8002ce0 <set_sysclk_to_120+0x1c8>)
 8002cc6:	601a      	str	r2, [r3, #0]
}
 8002cc8:	bf00      	nop
 8002cca:	b004      	add	sp, #16
 8002ccc:	4770      	bx	lr
 8002cce:	bf00      	nop
 8002cd0:	40021000 	.word	0x40021000
 8002cd4:	40007000 	.word	0x40007000
 8002cd8:	40022000 	.word	0x40022000
 8002cdc:	20000060 	.word	0x20000060
 8002ce0:	07270e00 	.word	0x07270e00

08002ce4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8002ce4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002d1c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002ce8:	f7ff fef0 	bl	8002acc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002cec:	480c      	ldr	r0, [pc, #48]	; (8002d20 <LoopForever+0x6>)
  ldr r1, =_edata
 8002cee:	490d      	ldr	r1, [pc, #52]	; (8002d24 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002cf0:	4a0d      	ldr	r2, [pc, #52]	; (8002d28 <LoopForever+0xe>)
  movs r3, #0
 8002cf2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002cf4:	e002      	b.n	8002cfc <LoopCopyDataInit>

08002cf6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002cf6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002cf8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002cfa:	3304      	adds	r3, #4

08002cfc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002cfc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002cfe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002d00:	d3f9      	bcc.n	8002cf6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002d02:	4a0a      	ldr	r2, [pc, #40]	; (8002d2c <LoopForever+0x12>)
  ldr r4, =_ebss
 8002d04:	4c0a      	ldr	r4, [pc, #40]	; (8002d30 <LoopForever+0x16>)
  movs r3, #0
 8002d06:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002d08:	e001      	b.n	8002d0e <LoopFillZerobss>

08002d0a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002d0a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002d0c:	3204      	adds	r2, #4

08002d0e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002d0e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002d10:	d3fb      	bcc.n	8002d0a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002d12:	f000 f847 	bl	8002da4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002d16:	f7fd fedf 	bl	8000ad8 <main>

08002d1a <LoopForever>:

LoopForever:
    b LoopForever
 8002d1a:	e7fe      	b.n	8002d1a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002d1c:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8002d20:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002d24:	200000c8 	.word	0x200000c8
  ldr r2, =_sidata
 8002d28:	08005d18 	.word	0x08005d18
  ldr r2, =_sbss
 8002d2c:	200000c8 	.word	0x200000c8
  ldr r4, =_ebss
 8002d30:	20000d2c 	.word	0x20000d2c

08002d34 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002d34:	e7fe      	b.n	8002d34 <ADC1_IRQHandler>
	...

08002d38 <__assert_func>:
 8002d38:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8002d3a:	4614      	mov	r4, r2
 8002d3c:	461a      	mov	r2, r3
 8002d3e:	4b09      	ldr	r3, [pc, #36]	; (8002d64 <__assert_func+0x2c>)
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	4605      	mov	r5, r0
 8002d44:	68d8      	ldr	r0, [r3, #12]
 8002d46:	b14c      	cbz	r4, 8002d5c <__assert_func+0x24>
 8002d48:	4b07      	ldr	r3, [pc, #28]	; (8002d68 <__assert_func+0x30>)
 8002d4a:	9100      	str	r1, [sp, #0]
 8002d4c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8002d50:	4906      	ldr	r1, [pc, #24]	; (8002d6c <__assert_func+0x34>)
 8002d52:	462b      	mov	r3, r5
 8002d54:	f000 f814 	bl	8002d80 <fiprintf>
 8002d58:	f000 fdbe 	bl	80038d8 <abort>
 8002d5c:	4b04      	ldr	r3, [pc, #16]	; (8002d70 <__assert_func+0x38>)
 8002d5e:	461c      	mov	r4, r3
 8002d60:	e7f3      	b.n	8002d4a <__assert_func+0x12>
 8002d62:	bf00      	nop
 8002d64:	20000064 	.word	0x20000064
 8002d68:	0800547a 	.word	0x0800547a
 8002d6c:	08005487 	.word	0x08005487
 8002d70:	080054b5 	.word	0x080054b5

08002d74 <__errno>:
 8002d74:	4b01      	ldr	r3, [pc, #4]	; (8002d7c <__errno+0x8>)
 8002d76:	6818      	ldr	r0, [r3, #0]
 8002d78:	4770      	bx	lr
 8002d7a:	bf00      	nop
 8002d7c:	20000064 	.word	0x20000064

08002d80 <fiprintf>:
 8002d80:	b40e      	push	{r1, r2, r3}
 8002d82:	b503      	push	{r0, r1, lr}
 8002d84:	4601      	mov	r1, r0
 8002d86:	ab03      	add	r3, sp, #12
 8002d88:	4805      	ldr	r0, [pc, #20]	; (8002da0 <fiprintf+0x20>)
 8002d8a:	f853 2b04 	ldr.w	r2, [r3], #4
 8002d8e:	6800      	ldr	r0, [r0, #0]
 8002d90:	9301      	str	r3, [sp, #4]
 8002d92:	f000 f8ff 	bl	8002f94 <_vfiprintf_r>
 8002d96:	b002      	add	sp, #8
 8002d98:	f85d eb04 	ldr.w	lr, [sp], #4
 8002d9c:	b003      	add	sp, #12
 8002d9e:	4770      	bx	lr
 8002da0:	20000064 	.word	0x20000064

08002da4 <__libc_init_array>:
 8002da4:	b570      	push	{r4, r5, r6, lr}
 8002da6:	4d0d      	ldr	r5, [pc, #52]	; (8002ddc <__libc_init_array+0x38>)
 8002da8:	4c0d      	ldr	r4, [pc, #52]	; (8002de0 <__libc_init_array+0x3c>)
 8002daa:	1b64      	subs	r4, r4, r5
 8002dac:	10a4      	asrs	r4, r4, #2
 8002dae:	2600      	movs	r6, #0
 8002db0:	42a6      	cmp	r6, r4
 8002db2:	d109      	bne.n	8002dc8 <__libc_init_array+0x24>
 8002db4:	4d0b      	ldr	r5, [pc, #44]	; (8002de4 <__libc_init_array+0x40>)
 8002db6:	4c0c      	ldr	r4, [pc, #48]	; (8002de8 <__libc_init_array+0x44>)
 8002db8:	f002 f8be 	bl	8004f38 <_init>
 8002dbc:	1b64      	subs	r4, r4, r5
 8002dbe:	10a4      	asrs	r4, r4, #2
 8002dc0:	2600      	movs	r6, #0
 8002dc2:	42a6      	cmp	r6, r4
 8002dc4:	d105      	bne.n	8002dd2 <__libc_init_array+0x2e>
 8002dc6:	bd70      	pop	{r4, r5, r6, pc}
 8002dc8:	f855 3b04 	ldr.w	r3, [r5], #4
 8002dcc:	4798      	blx	r3
 8002dce:	3601      	adds	r6, #1
 8002dd0:	e7ee      	b.n	8002db0 <__libc_init_array+0xc>
 8002dd2:	f855 3b04 	ldr.w	r3, [r5], #4
 8002dd6:	4798      	blx	r3
 8002dd8:	3601      	adds	r6, #1
 8002dda:	e7f2      	b.n	8002dc2 <__libc_init_array+0x1e>
 8002ddc:	08005d08 	.word	0x08005d08
 8002de0:	08005d08 	.word	0x08005d08
 8002de4:	08005d08 	.word	0x08005d08
 8002de8:	08005d0c 	.word	0x08005d0c

08002dec <memcpy>:
 8002dec:	440a      	add	r2, r1
 8002dee:	4291      	cmp	r1, r2
 8002df0:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8002df4:	d100      	bne.n	8002df8 <memcpy+0xc>
 8002df6:	4770      	bx	lr
 8002df8:	b510      	push	{r4, lr}
 8002dfa:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002dfe:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002e02:	4291      	cmp	r1, r2
 8002e04:	d1f9      	bne.n	8002dfa <memcpy+0xe>
 8002e06:	bd10      	pop	{r4, pc}

08002e08 <memset>:
 8002e08:	4402      	add	r2, r0
 8002e0a:	4603      	mov	r3, r0
 8002e0c:	4293      	cmp	r3, r2
 8002e0e:	d100      	bne.n	8002e12 <memset+0xa>
 8002e10:	4770      	bx	lr
 8002e12:	f803 1b01 	strb.w	r1, [r3], #1
 8002e16:	e7f9      	b.n	8002e0c <memset+0x4>

08002e18 <sbrk_aligned>:
 8002e18:	b570      	push	{r4, r5, r6, lr}
 8002e1a:	4e0e      	ldr	r6, [pc, #56]	; (8002e54 <sbrk_aligned+0x3c>)
 8002e1c:	460c      	mov	r4, r1
 8002e1e:	6831      	ldr	r1, [r6, #0]
 8002e20:	4605      	mov	r5, r0
 8002e22:	b911      	cbnz	r1, 8002e2a <sbrk_aligned+0x12>
 8002e24:	f000 f9e4 	bl	80031f0 <_sbrk_r>
 8002e28:	6030      	str	r0, [r6, #0]
 8002e2a:	4621      	mov	r1, r4
 8002e2c:	4628      	mov	r0, r5
 8002e2e:	f000 f9df 	bl	80031f0 <_sbrk_r>
 8002e32:	1c43      	adds	r3, r0, #1
 8002e34:	d00a      	beq.n	8002e4c <sbrk_aligned+0x34>
 8002e36:	1cc4      	adds	r4, r0, #3
 8002e38:	f024 0403 	bic.w	r4, r4, #3
 8002e3c:	42a0      	cmp	r0, r4
 8002e3e:	d007      	beq.n	8002e50 <sbrk_aligned+0x38>
 8002e40:	1a21      	subs	r1, r4, r0
 8002e42:	4628      	mov	r0, r5
 8002e44:	f000 f9d4 	bl	80031f0 <_sbrk_r>
 8002e48:	3001      	adds	r0, #1
 8002e4a:	d101      	bne.n	8002e50 <sbrk_aligned+0x38>
 8002e4c:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8002e50:	4620      	mov	r0, r4
 8002e52:	bd70      	pop	{r4, r5, r6, pc}
 8002e54:	20000d1c 	.word	0x20000d1c

08002e58 <_malloc_r>:
 8002e58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002e5c:	1ccd      	adds	r5, r1, #3
 8002e5e:	f025 0503 	bic.w	r5, r5, #3
 8002e62:	3508      	adds	r5, #8
 8002e64:	2d0c      	cmp	r5, #12
 8002e66:	bf38      	it	cc
 8002e68:	250c      	movcc	r5, #12
 8002e6a:	2d00      	cmp	r5, #0
 8002e6c:	4607      	mov	r7, r0
 8002e6e:	db01      	blt.n	8002e74 <_malloc_r+0x1c>
 8002e70:	42a9      	cmp	r1, r5
 8002e72:	d905      	bls.n	8002e80 <_malloc_r+0x28>
 8002e74:	230c      	movs	r3, #12
 8002e76:	603b      	str	r3, [r7, #0]
 8002e78:	2600      	movs	r6, #0
 8002e7a:	4630      	mov	r0, r6
 8002e7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002e80:	4e2e      	ldr	r6, [pc, #184]	; (8002f3c <_malloc_r+0xe4>)
 8002e82:	f000 ff8d 	bl	8003da0 <__malloc_lock>
 8002e86:	6833      	ldr	r3, [r6, #0]
 8002e88:	461c      	mov	r4, r3
 8002e8a:	bb34      	cbnz	r4, 8002eda <_malloc_r+0x82>
 8002e8c:	4629      	mov	r1, r5
 8002e8e:	4638      	mov	r0, r7
 8002e90:	f7ff ffc2 	bl	8002e18 <sbrk_aligned>
 8002e94:	1c43      	adds	r3, r0, #1
 8002e96:	4604      	mov	r4, r0
 8002e98:	d14d      	bne.n	8002f36 <_malloc_r+0xde>
 8002e9a:	6834      	ldr	r4, [r6, #0]
 8002e9c:	4626      	mov	r6, r4
 8002e9e:	2e00      	cmp	r6, #0
 8002ea0:	d140      	bne.n	8002f24 <_malloc_r+0xcc>
 8002ea2:	6823      	ldr	r3, [r4, #0]
 8002ea4:	4631      	mov	r1, r6
 8002ea6:	4638      	mov	r0, r7
 8002ea8:	eb04 0803 	add.w	r8, r4, r3
 8002eac:	f000 f9a0 	bl	80031f0 <_sbrk_r>
 8002eb0:	4580      	cmp	r8, r0
 8002eb2:	d13a      	bne.n	8002f2a <_malloc_r+0xd2>
 8002eb4:	6823      	ldr	r3, [r4, #0]
 8002eb6:	3503      	adds	r5, #3
 8002eb8:	1aed      	subs	r5, r5, r3
 8002eba:	f025 0503 	bic.w	r5, r5, #3
 8002ebe:	3508      	adds	r5, #8
 8002ec0:	2d0c      	cmp	r5, #12
 8002ec2:	bf38      	it	cc
 8002ec4:	250c      	movcc	r5, #12
 8002ec6:	4629      	mov	r1, r5
 8002ec8:	4638      	mov	r0, r7
 8002eca:	f7ff ffa5 	bl	8002e18 <sbrk_aligned>
 8002ece:	3001      	adds	r0, #1
 8002ed0:	d02b      	beq.n	8002f2a <_malloc_r+0xd2>
 8002ed2:	6823      	ldr	r3, [r4, #0]
 8002ed4:	442b      	add	r3, r5
 8002ed6:	6023      	str	r3, [r4, #0]
 8002ed8:	e00e      	b.n	8002ef8 <_malloc_r+0xa0>
 8002eda:	6822      	ldr	r2, [r4, #0]
 8002edc:	1b52      	subs	r2, r2, r5
 8002ede:	d41e      	bmi.n	8002f1e <_malloc_r+0xc6>
 8002ee0:	2a0b      	cmp	r2, #11
 8002ee2:	d916      	bls.n	8002f12 <_malloc_r+0xba>
 8002ee4:	1961      	adds	r1, r4, r5
 8002ee6:	42a3      	cmp	r3, r4
 8002ee8:	6025      	str	r5, [r4, #0]
 8002eea:	bf18      	it	ne
 8002eec:	6059      	strne	r1, [r3, #4]
 8002eee:	6863      	ldr	r3, [r4, #4]
 8002ef0:	bf08      	it	eq
 8002ef2:	6031      	streq	r1, [r6, #0]
 8002ef4:	5162      	str	r2, [r4, r5]
 8002ef6:	604b      	str	r3, [r1, #4]
 8002ef8:	4638      	mov	r0, r7
 8002efa:	f104 060b 	add.w	r6, r4, #11
 8002efe:	f000 ff55 	bl	8003dac <__malloc_unlock>
 8002f02:	f026 0607 	bic.w	r6, r6, #7
 8002f06:	1d23      	adds	r3, r4, #4
 8002f08:	1af2      	subs	r2, r6, r3
 8002f0a:	d0b6      	beq.n	8002e7a <_malloc_r+0x22>
 8002f0c:	1b9b      	subs	r3, r3, r6
 8002f0e:	50a3      	str	r3, [r4, r2]
 8002f10:	e7b3      	b.n	8002e7a <_malloc_r+0x22>
 8002f12:	6862      	ldr	r2, [r4, #4]
 8002f14:	42a3      	cmp	r3, r4
 8002f16:	bf0c      	ite	eq
 8002f18:	6032      	streq	r2, [r6, #0]
 8002f1a:	605a      	strne	r2, [r3, #4]
 8002f1c:	e7ec      	b.n	8002ef8 <_malloc_r+0xa0>
 8002f1e:	4623      	mov	r3, r4
 8002f20:	6864      	ldr	r4, [r4, #4]
 8002f22:	e7b2      	b.n	8002e8a <_malloc_r+0x32>
 8002f24:	4634      	mov	r4, r6
 8002f26:	6876      	ldr	r6, [r6, #4]
 8002f28:	e7b9      	b.n	8002e9e <_malloc_r+0x46>
 8002f2a:	230c      	movs	r3, #12
 8002f2c:	603b      	str	r3, [r7, #0]
 8002f2e:	4638      	mov	r0, r7
 8002f30:	f000 ff3c 	bl	8003dac <__malloc_unlock>
 8002f34:	e7a1      	b.n	8002e7a <_malloc_r+0x22>
 8002f36:	6025      	str	r5, [r4, #0]
 8002f38:	e7de      	b.n	8002ef8 <_malloc_r+0xa0>
 8002f3a:	bf00      	nop
 8002f3c:	20000d18 	.word	0x20000d18

08002f40 <__sfputc_r>:
 8002f40:	6893      	ldr	r3, [r2, #8]
 8002f42:	3b01      	subs	r3, #1
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	b410      	push	{r4}
 8002f48:	6093      	str	r3, [r2, #8]
 8002f4a:	da08      	bge.n	8002f5e <__sfputc_r+0x1e>
 8002f4c:	6994      	ldr	r4, [r2, #24]
 8002f4e:	42a3      	cmp	r3, r4
 8002f50:	db01      	blt.n	8002f56 <__sfputc_r+0x16>
 8002f52:	290a      	cmp	r1, #10
 8002f54:	d103      	bne.n	8002f5e <__sfputc_r+0x1e>
 8002f56:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002f5a:	f000 bbeb 	b.w	8003734 <__swbuf_r>
 8002f5e:	6813      	ldr	r3, [r2, #0]
 8002f60:	1c58      	adds	r0, r3, #1
 8002f62:	6010      	str	r0, [r2, #0]
 8002f64:	7019      	strb	r1, [r3, #0]
 8002f66:	4608      	mov	r0, r1
 8002f68:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002f6c:	4770      	bx	lr

08002f6e <__sfputs_r>:
 8002f6e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002f70:	4606      	mov	r6, r0
 8002f72:	460f      	mov	r7, r1
 8002f74:	4614      	mov	r4, r2
 8002f76:	18d5      	adds	r5, r2, r3
 8002f78:	42ac      	cmp	r4, r5
 8002f7a:	d101      	bne.n	8002f80 <__sfputs_r+0x12>
 8002f7c:	2000      	movs	r0, #0
 8002f7e:	e007      	b.n	8002f90 <__sfputs_r+0x22>
 8002f80:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002f84:	463a      	mov	r2, r7
 8002f86:	4630      	mov	r0, r6
 8002f88:	f7ff ffda 	bl	8002f40 <__sfputc_r>
 8002f8c:	1c43      	adds	r3, r0, #1
 8002f8e:	d1f3      	bne.n	8002f78 <__sfputs_r+0xa>
 8002f90:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08002f94 <_vfiprintf_r>:
 8002f94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002f98:	460d      	mov	r5, r1
 8002f9a:	b09d      	sub	sp, #116	; 0x74
 8002f9c:	4614      	mov	r4, r2
 8002f9e:	4698      	mov	r8, r3
 8002fa0:	4606      	mov	r6, r0
 8002fa2:	b118      	cbz	r0, 8002fac <_vfiprintf_r+0x18>
 8002fa4:	6983      	ldr	r3, [r0, #24]
 8002fa6:	b90b      	cbnz	r3, 8002fac <_vfiprintf_r+0x18>
 8002fa8:	f000 fdc8 	bl	8003b3c <__sinit>
 8002fac:	4b88      	ldr	r3, [pc, #544]	; (80031d0 <_vfiprintf_r+0x23c>)
 8002fae:	429d      	cmp	r5, r3
 8002fb0:	d11b      	bne.n	8002fea <_vfiprintf_r+0x56>
 8002fb2:	6875      	ldr	r5, [r6, #4]
 8002fb4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002fb6:	07d9      	lsls	r1, r3, #31
 8002fb8:	d405      	bmi.n	8002fc6 <_vfiprintf_r+0x32>
 8002fba:	89ab      	ldrh	r3, [r5, #12]
 8002fbc:	059a      	lsls	r2, r3, #22
 8002fbe:	d402      	bmi.n	8002fc6 <_vfiprintf_r+0x32>
 8002fc0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8002fc2:	f000 fe59 	bl	8003c78 <__retarget_lock_acquire_recursive>
 8002fc6:	89ab      	ldrh	r3, [r5, #12]
 8002fc8:	071b      	lsls	r3, r3, #28
 8002fca:	d501      	bpl.n	8002fd0 <_vfiprintf_r+0x3c>
 8002fcc:	692b      	ldr	r3, [r5, #16]
 8002fce:	b9eb      	cbnz	r3, 800300c <_vfiprintf_r+0x78>
 8002fd0:	4629      	mov	r1, r5
 8002fd2:	4630      	mov	r0, r6
 8002fd4:	f000 fc12 	bl	80037fc <__swsetup_r>
 8002fd8:	b1c0      	cbz	r0, 800300c <_vfiprintf_r+0x78>
 8002fda:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002fdc:	07dc      	lsls	r4, r3, #31
 8002fde:	d50e      	bpl.n	8002ffe <_vfiprintf_r+0x6a>
 8002fe0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002fe4:	b01d      	add	sp, #116	; 0x74
 8002fe6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002fea:	4b7a      	ldr	r3, [pc, #488]	; (80031d4 <_vfiprintf_r+0x240>)
 8002fec:	429d      	cmp	r5, r3
 8002fee:	d101      	bne.n	8002ff4 <_vfiprintf_r+0x60>
 8002ff0:	68b5      	ldr	r5, [r6, #8]
 8002ff2:	e7df      	b.n	8002fb4 <_vfiprintf_r+0x20>
 8002ff4:	4b78      	ldr	r3, [pc, #480]	; (80031d8 <_vfiprintf_r+0x244>)
 8002ff6:	429d      	cmp	r5, r3
 8002ff8:	bf08      	it	eq
 8002ffa:	68f5      	ldreq	r5, [r6, #12]
 8002ffc:	e7da      	b.n	8002fb4 <_vfiprintf_r+0x20>
 8002ffe:	89ab      	ldrh	r3, [r5, #12]
 8003000:	0598      	lsls	r0, r3, #22
 8003002:	d4ed      	bmi.n	8002fe0 <_vfiprintf_r+0x4c>
 8003004:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003006:	f000 fe38 	bl	8003c7a <__retarget_lock_release_recursive>
 800300a:	e7e9      	b.n	8002fe0 <_vfiprintf_r+0x4c>
 800300c:	2300      	movs	r3, #0
 800300e:	9309      	str	r3, [sp, #36]	; 0x24
 8003010:	2320      	movs	r3, #32
 8003012:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003016:	f8cd 800c 	str.w	r8, [sp, #12]
 800301a:	2330      	movs	r3, #48	; 0x30
 800301c:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 80031dc <_vfiprintf_r+0x248>
 8003020:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003024:	f04f 0901 	mov.w	r9, #1
 8003028:	4623      	mov	r3, r4
 800302a:	469a      	mov	sl, r3
 800302c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003030:	b10a      	cbz	r2, 8003036 <_vfiprintf_r+0xa2>
 8003032:	2a25      	cmp	r2, #37	; 0x25
 8003034:	d1f9      	bne.n	800302a <_vfiprintf_r+0x96>
 8003036:	ebba 0b04 	subs.w	fp, sl, r4
 800303a:	d00b      	beq.n	8003054 <_vfiprintf_r+0xc0>
 800303c:	465b      	mov	r3, fp
 800303e:	4622      	mov	r2, r4
 8003040:	4629      	mov	r1, r5
 8003042:	4630      	mov	r0, r6
 8003044:	f7ff ff93 	bl	8002f6e <__sfputs_r>
 8003048:	3001      	adds	r0, #1
 800304a:	f000 80a9 	beq.w	80031a0 <_vfiprintf_r+0x20c>
 800304e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003050:	445a      	add	r2, fp
 8003052:	9209      	str	r2, [sp, #36]	; 0x24
 8003054:	f89a 3000 	ldrb.w	r3, [sl]
 8003058:	2b00      	cmp	r3, #0
 800305a:	f000 80a1 	beq.w	80031a0 <_vfiprintf_r+0x20c>
 800305e:	2300      	movs	r3, #0
 8003060:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003064:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003068:	f10a 0a01 	add.w	sl, sl, #1
 800306c:	9304      	str	r3, [sp, #16]
 800306e:	9307      	str	r3, [sp, #28]
 8003070:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003074:	931a      	str	r3, [sp, #104]	; 0x68
 8003076:	4654      	mov	r4, sl
 8003078:	2205      	movs	r2, #5
 800307a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800307e:	4857      	ldr	r0, [pc, #348]	; (80031dc <_vfiprintf_r+0x248>)
 8003080:	f7fd f8a6 	bl	80001d0 <memchr>
 8003084:	9a04      	ldr	r2, [sp, #16]
 8003086:	b9d8      	cbnz	r0, 80030c0 <_vfiprintf_r+0x12c>
 8003088:	06d1      	lsls	r1, r2, #27
 800308a:	bf44      	itt	mi
 800308c:	2320      	movmi	r3, #32
 800308e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003092:	0713      	lsls	r3, r2, #28
 8003094:	bf44      	itt	mi
 8003096:	232b      	movmi	r3, #43	; 0x2b
 8003098:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800309c:	f89a 3000 	ldrb.w	r3, [sl]
 80030a0:	2b2a      	cmp	r3, #42	; 0x2a
 80030a2:	d015      	beq.n	80030d0 <_vfiprintf_r+0x13c>
 80030a4:	9a07      	ldr	r2, [sp, #28]
 80030a6:	4654      	mov	r4, sl
 80030a8:	2000      	movs	r0, #0
 80030aa:	f04f 0c0a 	mov.w	ip, #10
 80030ae:	4621      	mov	r1, r4
 80030b0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80030b4:	3b30      	subs	r3, #48	; 0x30
 80030b6:	2b09      	cmp	r3, #9
 80030b8:	d94d      	bls.n	8003156 <_vfiprintf_r+0x1c2>
 80030ba:	b1b0      	cbz	r0, 80030ea <_vfiprintf_r+0x156>
 80030bc:	9207      	str	r2, [sp, #28]
 80030be:	e014      	b.n	80030ea <_vfiprintf_r+0x156>
 80030c0:	eba0 0308 	sub.w	r3, r0, r8
 80030c4:	fa09 f303 	lsl.w	r3, r9, r3
 80030c8:	4313      	orrs	r3, r2
 80030ca:	9304      	str	r3, [sp, #16]
 80030cc:	46a2      	mov	sl, r4
 80030ce:	e7d2      	b.n	8003076 <_vfiprintf_r+0xe2>
 80030d0:	9b03      	ldr	r3, [sp, #12]
 80030d2:	1d19      	adds	r1, r3, #4
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	9103      	str	r1, [sp, #12]
 80030d8:	2b00      	cmp	r3, #0
 80030da:	bfbb      	ittet	lt
 80030dc:	425b      	neglt	r3, r3
 80030de:	f042 0202 	orrlt.w	r2, r2, #2
 80030e2:	9307      	strge	r3, [sp, #28]
 80030e4:	9307      	strlt	r3, [sp, #28]
 80030e6:	bfb8      	it	lt
 80030e8:	9204      	strlt	r2, [sp, #16]
 80030ea:	7823      	ldrb	r3, [r4, #0]
 80030ec:	2b2e      	cmp	r3, #46	; 0x2e
 80030ee:	d10c      	bne.n	800310a <_vfiprintf_r+0x176>
 80030f0:	7863      	ldrb	r3, [r4, #1]
 80030f2:	2b2a      	cmp	r3, #42	; 0x2a
 80030f4:	d134      	bne.n	8003160 <_vfiprintf_r+0x1cc>
 80030f6:	9b03      	ldr	r3, [sp, #12]
 80030f8:	1d1a      	adds	r2, r3, #4
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	9203      	str	r2, [sp, #12]
 80030fe:	2b00      	cmp	r3, #0
 8003100:	bfb8      	it	lt
 8003102:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8003106:	3402      	adds	r4, #2
 8003108:	9305      	str	r3, [sp, #20]
 800310a:	f8df a0e0 	ldr.w	sl, [pc, #224]	; 80031ec <_vfiprintf_r+0x258>
 800310e:	7821      	ldrb	r1, [r4, #0]
 8003110:	2203      	movs	r2, #3
 8003112:	4650      	mov	r0, sl
 8003114:	f7fd f85c 	bl	80001d0 <memchr>
 8003118:	b138      	cbz	r0, 800312a <_vfiprintf_r+0x196>
 800311a:	9b04      	ldr	r3, [sp, #16]
 800311c:	eba0 000a 	sub.w	r0, r0, sl
 8003120:	2240      	movs	r2, #64	; 0x40
 8003122:	4082      	lsls	r2, r0
 8003124:	4313      	orrs	r3, r2
 8003126:	3401      	adds	r4, #1
 8003128:	9304      	str	r3, [sp, #16]
 800312a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800312e:	482c      	ldr	r0, [pc, #176]	; (80031e0 <_vfiprintf_r+0x24c>)
 8003130:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003134:	2206      	movs	r2, #6
 8003136:	f7fd f84b 	bl	80001d0 <memchr>
 800313a:	2800      	cmp	r0, #0
 800313c:	d03f      	beq.n	80031be <_vfiprintf_r+0x22a>
 800313e:	4b29      	ldr	r3, [pc, #164]	; (80031e4 <_vfiprintf_r+0x250>)
 8003140:	bb1b      	cbnz	r3, 800318a <_vfiprintf_r+0x1f6>
 8003142:	9b03      	ldr	r3, [sp, #12]
 8003144:	3307      	adds	r3, #7
 8003146:	f023 0307 	bic.w	r3, r3, #7
 800314a:	3308      	adds	r3, #8
 800314c:	9303      	str	r3, [sp, #12]
 800314e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003150:	443b      	add	r3, r7
 8003152:	9309      	str	r3, [sp, #36]	; 0x24
 8003154:	e768      	b.n	8003028 <_vfiprintf_r+0x94>
 8003156:	fb0c 3202 	mla	r2, ip, r2, r3
 800315a:	460c      	mov	r4, r1
 800315c:	2001      	movs	r0, #1
 800315e:	e7a6      	b.n	80030ae <_vfiprintf_r+0x11a>
 8003160:	2300      	movs	r3, #0
 8003162:	3401      	adds	r4, #1
 8003164:	9305      	str	r3, [sp, #20]
 8003166:	4619      	mov	r1, r3
 8003168:	f04f 0c0a 	mov.w	ip, #10
 800316c:	4620      	mov	r0, r4
 800316e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003172:	3a30      	subs	r2, #48	; 0x30
 8003174:	2a09      	cmp	r2, #9
 8003176:	d903      	bls.n	8003180 <_vfiprintf_r+0x1ec>
 8003178:	2b00      	cmp	r3, #0
 800317a:	d0c6      	beq.n	800310a <_vfiprintf_r+0x176>
 800317c:	9105      	str	r1, [sp, #20]
 800317e:	e7c4      	b.n	800310a <_vfiprintf_r+0x176>
 8003180:	fb0c 2101 	mla	r1, ip, r1, r2
 8003184:	4604      	mov	r4, r0
 8003186:	2301      	movs	r3, #1
 8003188:	e7f0      	b.n	800316c <_vfiprintf_r+0x1d8>
 800318a:	ab03      	add	r3, sp, #12
 800318c:	9300      	str	r3, [sp, #0]
 800318e:	462a      	mov	r2, r5
 8003190:	4b15      	ldr	r3, [pc, #84]	; (80031e8 <_vfiprintf_r+0x254>)
 8003192:	a904      	add	r1, sp, #16
 8003194:	4630      	mov	r0, r6
 8003196:	f3af 8000 	nop.w
 800319a:	4607      	mov	r7, r0
 800319c:	1c78      	adds	r0, r7, #1
 800319e:	d1d6      	bne.n	800314e <_vfiprintf_r+0x1ba>
 80031a0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80031a2:	07d9      	lsls	r1, r3, #31
 80031a4:	d405      	bmi.n	80031b2 <_vfiprintf_r+0x21e>
 80031a6:	89ab      	ldrh	r3, [r5, #12]
 80031a8:	059a      	lsls	r2, r3, #22
 80031aa:	d402      	bmi.n	80031b2 <_vfiprintf_r+0x21e>
 80031ac:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80031ae:	f000 fd64 	bl	8003c7a <__retarget_lock_release_recursive>
 80031b2:	89ab      	ldrh	r3, [r5, #12]
 80031b4:	065b      	lsls	r3, r3, #25
 80031b6:	f53f af13 	bmi.w	8002fe0 <_vfiprintf_r+0x4c>
 80031ba:	9809      	ldr	r0, [sp, #36]	; 0x24
 80031bc:	e712      	b.n	8002fe4 <_vfiprintf_r+0x50>
 80031be:	ab03      	add	r3, sp, #12
 80031c0:	9300      	str	r3, [sp, #0]
 80031c2:	462a      	mov	r2, r5
 80031c4:	4b08      	ldr	r3, [pc, #32]	; (80031e8 <_vfiprintf_r+0x254>)
 80031c6:	a904      	add	r1, sp, #16
 80031c8:	4630      	mov	r0, r6
 80031ca:	f001 fa09 	bl	80045e0 <_printf_i>
 80031ce:	e7e4      	b.n	800319a <_vfiprintf_r+0x206>
 80031d0:	08005b84 	.word	0x08005b84
 80031d4:	08005ba4 	.word	0x08005ba4
 80031d8:	08005b64 	.word	0x08005b64
 80031dc:	080054bc 	.word	0x080054bc
 80031e0:	080054c6 	.word	0x080054c6
 80031e4:	00000000 	.word	0x00000000
 80031e8:	08002f6f 	.word	0x08002f6f
 80031ec:	080054c2 	.word	0x080054c2

080031f0 <_sbrk_r>:
 80031f0:	b538      	push	{r3, r4, r5, lr}
 80031f2:	4d06      	ldr	r5, [pc, #24]	; (800320c <_sbrk_r+0x1c>)
 80031f4:	2300      	movs	r3, #0
 80031f6:	4604      	mov	r4, r0
 80031f8:	4608      	mov	r0, r1
 80031fa:	602b      	str	r3, [r5, #0]
 80031fc:	f001 fe84 	bl	8004f08 <_sbrk>
 8003200:	1c43      	adds	r3, r0, #1
 8003202:	d102      	bne.n	800320a <_sbrk_r+0x1a>
 8003204:	682b      	ldr	r3, [r5, #0]
 8003206:	b103      	cbz	r3, 800320a <_sbrk_r+0x1a>
 8003208:	6023      	str	r3, [r4, #0]
 800320a:	bd38      	pop	{r3, r4, r5, pc}
 800320c:	20000d24 	.word	0x20000d24

08003210 <siprintf>:
 8003210:	b40e      	push	{r1, r2, r3}
 8003212:	b500      	push	{lr}
 8003214:	b09c      	sub	sp, #112	; 0x70
 8003216:	ab1d      	add	r3, sp, #116	; 0x74
 8003218:	9002      	str	r0, [sp, #8]
 800321a:	9006      	str	r0, [sp, #24]
 800321c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8003220:	4809      	ldr	r0, [pc, #36]	; (8003248 <siprintf+0x38>)
 8003222:	9107      	str	r1, [sp, #28]
 8003224:	9104      	str	r1, [sp, #16]
 8003226:	4909      	ldr	r1, [pc, #36]	; (800324c <siprintf+0x3c>)
 8003228:	f853 2b04 	ldr.w	r2, [r3], #4
 800322c:	9105      	str	r1, [sp, #20]
 800322e:	6800      	ldr	r0, [r0, #0]
 8003230:	9301      	str	r3, [sp, #4]
 8003232:	a902      	add	r1, sp, #8
 8003234:	f000 fe96 	bl	8003f64 <_svfiprintf_r>
 8003238:	9b02      	ldr	r3, [sp, #8]
 800323a:	2200      	movs	r2, #0
 800323c:	701a      	strb	r2, [r3, #0]
 800323e:	b01c      	add	sp, #112	; 0x70
 8003240:	f85d eb04 	ldr.w	lr, [sp], #4
 8003244:	b003      	add	sp, #12
 8003246:	4770      	bx	lr
 8003248:	20000064 	.word	0x20000064
 800324c:	ffff0208 	.word	0xffff0208

08003250 <siscanf>:
 8003250:	b40e      	push	{r1, r2, r3}
 8003252:	b510      	push	{r4, lr}
 8003254:	b09f      	sub	sp, #124	; 0x7c
 8003256:	ac21      	add	r4, sp, #132	; 0x84
 8003258:	f44f 7101 	mov.w	r1, #516	; 0x204
 800325c:	f854 2b04 	ldr.w	r2, [r4], #4
 8003260:	9201      	str	r2, [sp, #4]
 8003262:	f8ad 101c 	strh.w	r1, [sp, #28]
 8003266:	9004      	str	r0, [sp, #16]
 8003268:	9008      	str	r0, [sp, #32]
 800326a:	f7fc ffa9 	bl	80001c0 <strlen>
 800326e:	4b0c      	ldr	r3, [pc, #48]	; (80032a0 <siscanf+0x50>)
 8003270:	9005      	str	r0, [sp, #20]
 8003272:	9009      	str	r0, [sp, #36]	; 0x24
 8003274:	930d      	str	r3, [sp, #52]	; 0x34
 8003276:	480b      	ldr	r0, [pc, #44]	; (80032a4 <siscanf+0x54>)
 8003278:	9a01      	ldr	r2, [sp, #4]
 800327a:	6800      	ldr	r0, [r0, #0]
 800327c:	9403      	str	r4, [sp, #12]
 800327e:	2300      	movs	r3, #0
 8003280:	9311      	str	r3, [sp, #68]	; 0x44
 8003282:	9316      	str	r3, [sp, #88]	; 0x58
 8003284:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003288:	f8ad 301e 	strh.w	r3, [sp, #30]
 800328c:	a904      	add	r1, sp, #16
 800328e:	4623      	mov	r3, r4
 8003290:	f000 ffc0 	bl	8004214 <__ssvfiscanf_r>
 8003294:	b01f      	add	sp, #124	; 0x7c
 8003296:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800329a:	b003      	add	sp, #12
 800329c:	4770      	bx	lr
 800329e:	bf00      	nop
 80032a0:	080032cb 	.word	0x080032cb
 80032a4:	20000064 	.word	0x20000064

080032a8 <__sread>:
 80032a8:	b510      	push	{r4, lr}
 80032aa:	460c      	mov	r4, r1
 80032ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80032b0:	f001 fc06 	bl	8004ac0 <_read_r>
 80032b4:	2800      	cmp	r0, #0
 80032b6:	bfab      	itete	ge
 80032b8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80032ba:	89a3      	ldrhlt	r3, [r4, #12]
 80032bc:	181b      	addge	r3, r3, r0
 80032be:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80032c2:	bfac      	ite	ge
 80032c4:	6563      	strge	r3, [r4, #84]	; 0x54
 80032c6:	81a3      	strhlt	r3, [r4, #12]
 80032c8:	bd10      	pop	{r4, pc}

080032ca <__seofread>:
 80032ca:	2000      	movs	r0, #0
 80032cc:	4770      	bx	lr

080032ce <__swrite>:
 80032ce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80032d2:	461f      	mov	r7, r3
 80032d4:	898b      	ldrh	r3, [r1, #12]
 80032d6:	05db      	lsls	r3, r3, #23
 80032d8:	4605      	mov	r5, r0
 80032da:	460c      	mov	r4, r1
 80032dc:	4616      	mov	r6, r2
 80032de:	d505      	bpl.n	80032ec <__swrite+0x1e>
 80032e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80032e4:	2302      	movs	r3, #2
 80032e6:	2200      	movs	r2, #0
 80032e8:	f000 fcc8 	bl	8003c7c <_lseek_r>
 80032ec:	89a3      	ldrh	r3, [r4, #12]
 80032ee:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80032f2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80032f6:	81a3      	strh	r3, [r4, #12]
 80032f8:	4632      	mov	r2, r6
 80032fa:	463b      	mov	r3, r7
 80032fc:	4628      	mov	r0, r5
 80032fe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003302:	f000 ba69 	b.w	80037d8 <_write_r>

08003306 <__sseek>:
 8003306:	b510      	push	{r4, lr}
 8003308:	460c      	mov	r4, r1
 800330a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800330e:	f000 fcb5 	bl	8003c7c <_lseek_r>
 8003312:	1c43      	adds	r3, r0, #1
 8003314:	89a3      	ldrh	r3, [r4, #12]
 8003316:	bf15      	itete	ne
 8003318:	6560      	strne	r0, [r4, #84]	; 0x54
 800331a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800331e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8003322:	81a3      	strheq	r3, [r4, #12]
 8003324:	bf18      	it	ne
 8003326:	81a3      	strhne	r3, [r4, #12]
 8003328:	bd10      	pop	{r4, pc}

0800332a <__sclose>:
 800332a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800332e:	f000 badb 	b.w	80038e8 <_close_r>

08003332 <strcat>:
 8003332:	b510      	push	{r4, lr}
 8003334:	4602      	mov	r2, r0
 8003336:	7814      	ldrb	r4, [r2, #0]
 8003338:	4613      	mov	r3, r2
 800333a:	3201      	adds	r2, #1
 800333c:	2c00      	cmp	r4, #0
 800333e:	d1fa      	bne.n	8003336 <strcat+0x4>
 8003340:	3b01      	subs	r3, #1
 8003342:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003346:	f803 2f01 	strb.w	r2, [r3, #1]!
 800334a:	2a00      	cmp	r2, #0
 800334c:	d1f9      	bne.n	8003342 <strcat+0x10>
 800334e:	bd10      	pop	{r4, pc}

08003350 <_strerror_r>:
 8003350:	b510      	push	{r4, lr}
 8003352:	4604      	mov	r4, r0
 8003354:	4608      	mov	r0, r1
 8003356:	4611      	mov	r1, r2
 8003358:	288e      	cmp	r0, #142	; 0x8e
 800335a:	f200 8130 	bhi.w	80035be <_strerror_r+0x26e>
 800335e:	e8df f010 	tbh	[pc, r0, lsl #1]
 8003362:	0139      	.short	0x0139
 8003364:	0092008f 	.word	0x0092008f
 8003368:	00960094 	.word	0x00960094
 800336c:	009a0098 	.word	0x009a0098
 8003370:	009e009c 	.word	0x009e009c
 8003374:	00a400a2 	.word	0x00a400a2
 8003378:	00aa00a8 	.word	0x00aa00a8
 800337c:	00ae00ac 	.word	0x00ae00ac
 8003380:	00b0012e 	.word	0x00b0012e
 8003384:	00b400b2 	.word	0x00b400b2
 8003388:	00b800b6 	.word	0x00b800b6
 800338c:	00c000be 	.word	0x00c000be
 8003390:	00c800c6 	.word	0x00c800c6
 8003394:	00cc00ca 	.word	0x00cc00ca
 8003398:	00d200ce 	.word	0x00d200ce
 800339c:	00d800d6 	.word	0x00d800d6
 80033a0:	00dc00da 	.word	0x00dc00da
 80033a4:	00e000de 	.word	0x00e000de
 80033a8:	00e400e2 	.word	0x00e400e2
 80033ac:	012e012e 	.word	0x012e012e
 80033b0:	012e012e 	.word	0x012e012e
 80033b4:	012e012e 	.word	0x012e012e
 80033b8:	012e012e 	.word	0x012e012e
 80033bc:	00ec00e8 	.word	0x00ec00e8
 80033c0:	012e012e 	.word	0x012e012e
 80033c4:	012e012e 	.word	0x012e012e
 80033c8:	012e012e 	.word	0x012e012e
 80033cc:	012e012e 	.word	0x012e012e
 80033d0:	012e012e 	.word	0x012e012e
 80033d4:	012e012e 	.word	0x012e012e
 80033d8:	00ee012e 	.word	0x00ee012e
 80033dc:	00f00108 	.word	0x00f00108
 80033e0:	012e00f2 	.word	0x012e00f2
 80033e4:	012e012e 	.word	0x012e012e
 80033e8:	012e00f4 	.word	0x012e00f4
 80033ec:	012e012e 	.word	0x012e012e
 80033f0:	012e00f6 	.word	0x012e00f6
 80033f4:	00fa012e 	.word	0x00fa012e
 80033f8:	012e012e 	.word	0x012e012e
 80033fc:	012e00fc 	.word	0x012e00fc
 8003400:	012e012e 	.word	0x012e012e
 8003404:	012e012e 	.word	0x012e012e
 8003408:	012e012e 	.word	0x012e012e
 800340c:	012e012e 	.word	0x012e012e
 8003410:	00fe012e 	.word	0x00fe012e
 8003414:	0100012e 	.word	0x0100012e
 8003418:	01040102 	.word	0x01040102
 800341c:	012e012e 	.word	0x012e012e
 8003420:	012e0126 	.word	0x012e0126
 8003424:	012e012e 	.word	0x012e012e
 8003428:	012e012e 	.word	0x012e012e
 800342c:	012e012e 	.word	0x012e012e
 8003430:	0114012e 	.word	0x0114012e
 8003434:	010a0106 	.word	0x010a0106
 8003438:	010e010c 	.word	0x010e010c
 800343c:	012e0110 	.word	0x012e0110
 8003440:	01160112 	.word	0x01160112
 8003444:	00ea011a 	.word	0x00ea011a
 8003448:	012c00c2 	.word	0x012c00c2
 800344c:	00d000ba 	.word	0x00d000ba
 8003450:	00a000bc 	.word	0x00a000bc
 8003454:	012a00a6 	.word	0x012a00a6
 8003458:	012e00f8 	.word	0x012e00f8
 800345c:	00c40118 	.word	0x00c40118
 8003460:	011c011e 	.word	0x011c011e
 8003464:	012e012e 	.word	0x012e012e
 8003468:	012e012e 	.word	0x012e012e
 800346c:	00d4012e 	.word	0x00d4012e
 8003470:	012e012e 	.word	0x012e012e
 8003474:	00e6012e 	.word	0x00e6012e
 8003478:	01200128 	.word	0x01200128
 800347c:	01240122 	.word	0x01240122
 8003480:	4b55      	ldr	r3, [pc, #340]	; (80035d8 <_strerror_r+0x288>)
 8003482:	4618      	mov	r0, r3
 8003484:	bd10      	pop	{r4, pc}
 8003486:	4b55      	ldr	r3, [pc, #340]	; (80035dc <_strerror_r+0x28c>)
 8003488:	e7fb      	b.n	8003482 <_strerror_r+0x132>
 800348a:	4b55      	ldr	r3, [pc, #340]	; (80035e0 <_strerror_r+0x290>)
 800348c:	e7f9      	b.n	8003482 <_strerror_r+0x132>
 800348e:	4b55      	ldr	r3, [pc, #340]	; (80035e4 <_strerror_r+0x294>)
 8003490:	e7f7      	b.n	8003482 <_strerror_r+0x132>
 8003492:	4b55      	ldr	r3, [pc, #340]	; (80035e8 <_strerror_r+0x298>)
 8003494:	e7f5      	b.n	8003482 <_strerror_r+0x132>
 8003496:	4b55      	ldr	r3, [pc, #340]	; (80035ec <_strerror_r+0x29c>)
 8003498:	e7f3      	b.n	8003482 <_strerror_r+0x132>
 800349a:	4b55      	ldr	r3, [pc, #340]	; (80035f0 <_strerror_r+0x2a0>)
 800349c:	e7f1      	b.n	8003482 <_strerror_r+0x132>
 800349e:	4b55      	ldr	r3, [pc, #340]	; (80035f4 <_strerror_r+0x2a4>)
 80034a0:	e7ef      	b.n	8003482 <_strerror_r+0x132>
 80034a2:	4b55      	ldr	r3, [pc, #340]	; (80035f8 <_strerror_r+0x2a8>)
 80034a4:	e7ed      	b.n	8003482 <_strerror_r+0x132>
 80034a6:	4b55      	ldr	r3, [pc, #340]	; (80035fc <_strerror_r+0x2ac>)
 80034a8:	e7eb      	b.n	8003482 <_strerror_r+0x132>
 80034aa:	4b55      	ldr	r3, [pc, #340]	; (8003600 <_strerror_r+0x2b0>)
 80034ac:	e7e9      	b.n	8003482 <_strerror_r+0x132>
 80034ae:	4b55      	ldr	r3, [pc, #340]	; (8003604 <_strerror_r+0x2b4>)
 80034b0:	e7e7      	b.n	8003482 <_strerror_r+0x132>
 80034b2:	4b55      	ldr	r3, [pc, #340]	; (8003608 <_strerror_r+0x2b8>)
 80034b4:	e7e5      	b.n	8003482 <_strerror_r+0x132>
 80034b6:	4b55      	ldr	r3, [pc, #340]	; (800360c <_strerror_r+0x2bc>)
 80034b8:	e7e3      	b.n	8003482 <_strerror_r+0x132>
 80034ba:	4b55      	ldr	r3, [pc, #340]	; (8003610 <_strerror_r+0x2c0>)
 80034bc:	e7e1      	b.n	8003482 <_strerror_r+0x132>
 80034be:	4b55      	ldr	r3, [pc, #340]	; (8003614 <_strerror_r+0x2c4>)
 80034c0:	e7df      	b.n	8003482 <_strerror_r+0x132>
 80034c2:	4b55      	ldr	r3, [pc, #340]	; (8003618 <_strerror_r+0x2c8>)
 80034c4:	e7dd      	b.n	8003482 <_strerror_r+0x132>
 80034c6:	4b55      	ldr	r3, [pc, #340]	; (800361c <_strerror_r+0x2cc>)
 80034c8:	e7db      	b.n	8003482 <_strerror_r+0x132>
 80034ca:	4b55      	ldr	r3, [pc, #340]	; (8003620 <_strerror_r+0x2d0>)
 80034cc:	e7d9      	b.n	8003482 <_strerror_r+0x132>
 80034ce:	4b55      	ldr	r3, [pc, #340]	; (8003624 <_strerror_r+0x2d4>)
 80034d0:	e7d7      	b.n	8003482 <_strerror_r+0x132>
 80034d2:	4b55      	ldr	r3, [pc, #340]	; (8003628 <_strerror_r+0x2d8>)
 80034d4:	e7d5      	b.n	8003482 <_strerror_r+0x132>
 80034d6:	4b55      	ldr	r3, [pc, #340]	; (800362c <_strerror_r+0x2dc>)
 80034d8:	e7d3      	b.n	8003482 <_strerror_r+0x132>
 80034da:	4b55      	ldr	r3, [pc, #340]	; (8003630 <_strerror_r+0x2e0>)
 80034dc:	e7d1      	b.n	8003482 <_strerror_r+0x132>
 80034de:	4b55      	ldr	r3, [pc, #340]	; (8003634 <_strerror_r+0x2e4>)
 80034e0:	e7cf      	b.n	8003482 <_strerror_r+0x132>
 80034e2:	4b55      	ldr	r3, [pc, #340]	; (8003638 <_strerror_r+0x2e8>)
 80034e4:	e7cd      	b.n	8003482 <_strerror_r+0x132>
 80034e6:	4b55      	ldr	r3, [pc, #340]	; (800363c <_strerror_r+0x2ec>)
 80034e8:	e7cb      	b.n	8003482 <_strerror_r+0x132>
 80034ea:	4b55      	ldr	r3, [pc, #340]	; (8003640 <_strerror_r+0x2f0>)
 80034ec:	e7c9      	b.n	8003482 <_strerror_r+0x132>
 80034ee:	4b55      	ldr	r3, [pc, #340]	; (8003644 <_strerror_r+0x2f4>)
 80034f0:	e7c7      	b.n	8003482 <_strerror_r+0x132>
 80034f2:	4b55      	ldr	r3, [pc, #340]	; (8003648 <_strerror_r+0x2f8>)
 80034f4:	e7c5      	b.n	8003482 <_strerror_r+0x132>
 80034f6:	4b55      	ldr	r3, [pc, #340]	; (800364c <_strerror_r+0x2fc>)
 80034f8:	e7c3      	b.n	8003482 <_strerror_r+0x132>
 80034fa:	4b55      	ldr	r3, [pc, #340]	; (8003650 <_strerror_r+0x300>)
 80034fc:	e7c1      	b.n	8003482 <_strerror_r+0x132>
 80034fe:	4b55      	ldr	r3, [pc, #340]	; (8003654 <_strerror_r+0x304>)
 8003500:	e7bf      	b.n	8003482 <_strerror_r+0x132>
 8003502:	4b55      	ldr	r3, [pc, #340]	; (8003658 <_strerror_r+0x308>)
 8003504:	e7bd      	b.n	8003482 <_strerror_r+0x132>
 8003506:	4b55      	ldr	r3, [pc, #340]	; (800365c <_strerror_r+0x30c>)
 8003508:	e7bb      	b.n	8003482 <_strerror_r+0x132>
 800350a:	4b55      	ldr	r3, [pc, #340]	; (8003660 <_strerror_r+0x310>)
 800350c:	e7b9      	b.n	8003482 <_strerror_r+0x132>
 800350e:	4b55      	ldr	r3, [pc, #340]	; (8003664 <_strerror_r+0x314>)
 8003510:	e7b7      	b.n	8003482 <_strerror_r+0x132>
 8003512:	4b55      	ldr	r3, [pc, #340]	; (8003668 <_strerror_r+0x318>)
 8003514:	e7b5      	b.n	8003482 <_strerror_r+0x132>
 8003516:	4b55      	ldr	r3, [pc, #340]	; (800366c <_strerror_r+0x31c>)
 8003518:	e7b3      	b.n	8003482 <_strerror_r+0x132>
 800351a:	4b55      	ldr	r3, [pc, #340]	; (8003670 <_strerror_r+0x320>)
 800351c:	e7b1      	b.n	8003482 <_strerror_r+0x132>
 800351e:	4b55      	ldr	r3, [pc, #340]	; (8003674 <_strerror_r+0x324>)
 8003520:	e7af      	b.n	8003482 <_strerror_r+0x132>
 8003522:	4b55      	ldr	r3, [pc, #340]	; (8003678 <_strerror_r+0x328>)
 8003524:	e7ad      	b.n	8003482 <_strerror_r+0x132>
 8003526:	4b55      	ldr	r3, [pc, #340]	; (800367c <_strerror_r+0x32c>)
 8003528:	e7ab      	b.n	8003482 <_strerror_r+0x132>
 800352a:	4b55      	ldr	r3, [pc, #340]	; (8003680 <_strerror_r+0x330>)
 800352c:	e7a9      	b.n	8003482 <_strerror_r+0x132>
 800352e:	4b55      	ldr	r3, [pc, #340]	; (8003684 <_strerror_r+0x334>)
 8003530:	e7a7      	b.n	8003482 <_strerror_r+0x132>
 8003532:	4b55      	ldr	r3, [pc, #340]	; (8003688 <_strerror_r+0x338>)
 8003534:	e7a5      	b.n	8003482 <_strerror_r+0x132>
 8003536:	4b55      	ldr	r3, [pc, #340]	; (800368c <_strerror_r+0x33c>)
 8003538:	e7a3      	b.n	8003482 <_strerror_r+0x132>
 800353a:	4b55      	ldr	r3, [pc, #340]	; (8003690 <_strerror_r+0x340>)
 800353c:	e7a1      	b.n	8003482 <_strerror_r+0x132>
 800353e:	4b55      	ldr	r3, [pc, #340]	; (8003694 <_strerror_r+0x344>)
 8003540:	e79f      	b.n	8003482 <_strerror_r+0x132>
 8003542:	4b55      	ldr	r3, [pc, #340]	; (8003698 <_strerror_r+0x348>)
 8003544:	e79d      	b.n	8003482 <_strerror_r+0x132>
 8003546:	4b55      	ldr	r3, [pc, #340]	; (800369c <_strerror_r+0x34c>)
 8003548:	e79b      	b.n	8003482 <_strerror_r+0x132>
 800354a:	4b55      	ldr	r3, [pc, #340]	; (80036a0 <_strerror_r+0x350>)
 800354c:	e799      	b.n	8003482 <_strerror_r+0x132>
 800354e:	4b55      	ldr	r3, [pc, #340]	; (80036a4 <_strerror_r+0x354>)
 8003550:	e797      	b.n	8003482 <_strerror_r+0x132>
 8003552:	4b55      	ldr	r3, [pc, #340]	; (80036a8 <_strerror_r+0x358>)
 8003554:	e795      	b.n	8003482 <_strerror_r+0x132>
 8003556:	4b55      	ldr	r3, [pc, #340]	; (80036ac <_strerror_r+0x35c>)
 8003558:	e793      	b.n	8003482 <_strerror_r+0x132>
 800355a:	4b55      	ldr	r3, [pc, #340]	; (80036b0 <_strerror_r+0x360>)
 800355c:	e791      	b.n	8003482 <_strerror_r+0x132>
 800355e:	4b55      	ldr	r3, [pc, #340]	; (80036b4 <_strerror_r+0x364>)
 8003560:	e78f      	b.n	8003482 <_strerror_r+0x132>
 8003562:	4b55      	ldr	r3, [pc, #340]	; (80036b8 <_strerror_r+0x368>)
 8003564:	e78d      	b.n	8003482 <_strerror_r+0x132>
 8003566:	4b55      	ldr	r3, [pc, #340]	; (80036bc <_strerror_r+0x36c>)
 8003568:	e78b      	b.n	8003482 <_strerror_r+0x132>
 800356a:	4b55      	ldr	r3, [pc, #340]	; (80036c0 <_strerror_r+0x370>)
 800356c:	e789      	b.n	8003482 <_strerror_r+0x132>
 800356e:	4b55      	ldr	r3, [pc, #340]	; (80036c4 <_strerror_r+0x374>)
 8003570:	e787      	b.n	8003482 <_strerror_r+0x132>
 8003572:	4b55      	ldr	r3, [pc, #340]	; (80036c8 <_strerror_r+0x378>)
 8003574:	e785      	b.n	8003482 <_strerror_r+0x132>
 8003576:	4b55      	ldr	r3, [pc, #340]	; (80036cc <_strerror_r+0x37c>)
 8003578:	e783      	b.n	8003482 <_strerror_r+0x132>
 800357a:	4b55      	ldr	r3, [pc, #340]	; (80036d0 <_strerror_r+0x380>)
 800357c:	e781      	b.n	8003482 <_strerror_r+0x132>
 800357e:	4b55      	ldr	r3, [pc, #340]	; (80036d4 <_strerror_r+0x384>)
 8003580:	e77f      	b.n	8003482 <_strerror_r+0x132>
 8003582:	4b55      	ldr	r3, [pc, #340]	; (80036d8 <_strerror_r+0x388>)
 8003584:	e77d      	b.n	8003482 <_strerror_r+0x132>
 8003586:	4b55      	ldr	r3, [pc, #340]	; (80036dc <_strerror_r+0x38c>)
 8003588:	e77b      	b.n	8003482 <_strerror_r+0x132>
 800358a:	4b55      	ldr	r3, [pc, #340]	; (80036e0 <_strerror_r+0x390>)
 800358c:	e779      	b.n	8003482 <_strerror_r+0x132>
 800358e:	4b55      	ldr	r3, [pc, #340]	; (80036e4 <_strerror_r+0x394>)
 8003590:	e777      	b.n	8003482 <_strerror_r+0x132>
 8003592:	4b55      	ldr	r3, [pc, #340]	; (80036e8 <_strerror_r+0x398>)
 8003594:	e775      	b.n	8003482 <_strerror_r+0x132>
 8003596:	4b55      	ldr	r3, [pc, #340]	; (80036ec <_strerror_r+0x39c>)
 8003598:	e773      	b.n	8003482 <_strerror_r+0x132>
 800359a:	4b55      	ldr	r3, [pc, #340]	; (80036f0 <_strerror_r+0x3a0>)
 800359c:	e771      	b.n	8003482 <_strerror_r+0x132>
 800359e:	4b55      	ldr	r3, [pc, #340]	; (80036f4 <_strerror_r+0x3a4>)
 80035a0:	e76f      	b.n	8003482 <_strerror_r+0x132>
 80035a2:	4b55      	ldr	r3, [pc, #340]	; (80036f8 <_strerror_r+0x3a8>)
 80035a4:	e76d      	b.n	8003482 <_strerror_r+0x132>
 80035a6:	4b55      	ldr	r3, [pc, #340]	; (80036fc <_strerror_r+0x3ac>)
 80035a8:	e76b      	b.n	8003482 <_strerror_r+0x132>
 80035aa:	4b55      	ldr	r3, [pc, #340]	; (8003700 <_strerror_r+0x3b0>)
 80035ac:	e769      	b.n	8003482 <_strerror_r+0x132>
 80035ae:	4b55      	ldr	r3, [pc, #340]	; (8003704 <_strerror_r+0x3b4>)
 80035b0:	e767      	b.n	8003482 <_strerror_r+0x132>
 80035b2:	4b55      	ldr	r3, [pc, #340]	; (8003708 <_strerror_r+0x3b8>)
 80035b4:	e765      	b.n	8003482 <_strerror_r+0x132>
 80035b6:	4b55      	ldr	r3, [pc, #340]	; (800370c <_strerror_r+0x3bc>)
 80035b8:	e763      	b.n	8003482 <_strerror_r+0x132>
 80035ba:	4b55      	ldr	r3, [pc, #340]	; (8003710 <_strerror_r+0x3c0>)
 80035bc:	e761      	b.n	8003482 <_strerror_r+0x132>
 80035be:	2b00      	cmp	r3, #0
 80035c0:	bf14      	ite	ne
 80035c2:	461a      	movne	r2, r3
 80035c4:	4622      	moveq	r2, r4
 80035c6:	f000 f8b3 	bl	8003730 <_user_strerror>
 80035ca:	4b52      	ldr	r3, [pc, #328]	; (8003714 <_strerror_r+0x3c4>)
 80035cc:	2800      	cmp	r0, #0
 80035ce:	bf18      	it	ne
 80035d0:	4603      	movne	r3, r0
 80035d2:	e756      	b.n	8003482 <_strerror_r+0x132>
 80035d4:	4b50      	ldr	r3, [pc, #320]	; (8003718 <_strerror_r+0x3c8>)
 80035d6:	e754      	b.n	8003482 <_strerror_r+0x132>
 80035d8:	080054d5 	.word	0x080054d5
 80035dc:	080054df 	.word	0x080054df
 80035e0:	080054f9 	.word	0x080054f9
 80035e4:	08005509 	.word	0x08005509
 80035e8:	08005521 	.word	0x08005521
 80035ec:	0800552b 	.word	0x0800552b
 80035f0:	08005545 	.word	0x08005545
 80035f4:	08005557 	.word	0x08005557
 80035f8:	08005569 	.word	0x08005569
 80035fc:	08005582 	.word	0x08005582
 8003600:	08005592 	.word	0x08005592
 8003604:	0800559e 	.word	0x0800559e
 8003608:	080055bb 	.word	0x080055bb
 800360c:	080055cd 	.word	0x080055cd
 8003610:	080055de 	.word	0x080055de
 8003614:	080055f0 	.word	0x080055f0
 8003618:	080055fc 	.word	0x080055fc
 800361c:	08005614 	.word	0x08005614
 8003620:	08005620 	.word	0x08005620
 8003624:	08005632 	.word	0x08005632
 8003628:	08005641 	.word	0x08005641
 800362c:	08005651 	.word	0x08005651
 8003630:	0800565e 	.word	0x0800565e
 8003634:	0800567d 	.word	0x0800567d
 8003638:	0800568c 	.word	0x0800568c
 800363c:	0800569d 	.word	0x0800569d
 8003640:	080056c1 	.word	0x080056c1
 8003644:	080056df 	.word	0x080056df
 8003648:	080056fd 	.word	0x080056fd
 800364c:	0800571d 	.word	0x0800571d
 8003650:	08005734 	.word	0x08005734
 8003654:	08005743 	.word	0x08005743
 8003658:	08005752 	.word	0x08005752
 800365c:	08005766 	.word	0x08005766
 8003660:	0800577e 	.word	0x0800577e
 8003664:	0800578c 	.word	0x0800578c
 8003668:	08005799 	.word	0x08005799
 800366c:	080057af 	.word	0x080057af
 8003670:	080057be 	.word	0x080057be
 8003674:	080057ca 	.word	0x080057ca
 8003678:	080057f9 	.word	0x080057f9
 800367c:	0800580a 	.word	0x0800580a
 8003680:	08005825 	.word	0x08005825
 8003684:	08005838 	.word	0x08005838
 8003688:	0800584e 	.word	0x0800584e
 800368c:	08005857 	.word	0x08005857
 8003690:	0800586e 	.word	0x0800586e
 8003694:	08005876 	.word	0x08005876
 8003698:	08005883 	.word	0x08005883
 800369c:	08005898 	.word	0x08005898
 80036a0:	080058ac 	.word	0x080058ac
 80036a4:	080058c4 	.word	0x080058c4
 80036a8:	080058d3 	.word	0x080058d3
 80036ac:	080058e4 	.word	0x080058e4
 80036b0:	080058f7 	.word	0x080058f7
 80036b4:	08005903 	.word	0x08005903
 80036b8:	0800591c 	.word	0x0800591c
 80036bc:	08005930 	.word	0x08005930
 80036c0:	0800594b 	.word	0x0800594b
 80036c4:	08005963 	.word	0x08005963
 80036c8:	0800597d 	.word	0x0800597d
 80036cc:	08005985 	.word	0x08005985
 80036d0:	080059b5 	.word	0x080059b5
 80036d4:	080059d4 	.word	0x080059d4
 80036d8:	080059f3 	.word	0x080059f3
 80036dc:	08005a0a 	.word	0x08005a0a
 80036e0:	08005a1d 	.word	0x08005a1d
 80036e4:	08005a36 	.word	0x08005a36
 80036e8:	08005a4d 	.word	0x08005a4d
 80036ec:	08005a63 	.word	0x08005a63
 80036f0:	08005a84 	.word	0x08005a84
 80036f4:	08005a9c 	.word	0x08005a9c
 80036f8:	08005ab8 	.word	0x08005ab8
 80036fc:	08005acb 	.word	0x08005acb
 8003700:	08005ae1 	.word	0x08005ae1
 8003704:	08005af5 	.word	0x08005af5
 8003708:	08005b17 	.word	0x08005b17
 800370c:	08005b3d 	.word	0x08005b3d
 8003710:	08005b4e 	.word	0x08005b4e
 8003714:	080054b5 	.word	0x080054b5
 8003718:	080054cd 	.word	0x080054cd

0800371c <strerror>:
 800371c:	4601      	mov	r1, r0
 800371e:	4803      	ldr	r0, [pc, #12]	; (800372c <strerror+0x10>)
 8003720:	2300      	movs	r3, #0
 8003722:	6800      	ldr	r0, [r0, #0]
 8003724:	461a      	mov	r2, r3
 8003726:	f7ff be13 	b.w	8003350 <_strerror_r>
 800372a:	bf00      	nop
 800372c:	20000064 	.word	0x20000064

08003730 <_user_strerror>:
 8003730:	2000      	movs	r0, #0
 8003732:	4770      	bx	lr

08003734 <__swbuf_r>:
 8003734:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003736:	460e      	mov	r6, r1
 8003738:	4614      	mov	r4, r2
 800373a:	4605      	mov	r5, r0
 800373c:	b118      	cbz	r0, 8003746 <__swbuf_r+0x12>
 800373e:	6983      	ldr	r3, [r0, #24]
 8003740:	b90b      	cbnz	r3, 8003746 <__swbuf_r+0x12>
 8003742:	f000 f9fb 	bl	8003b3c <__sinit>
 8003746:	4b21      	ldr	r3, [pc, #132]	; (80037cc <__swbuf_r+0x98>)
 8003748:	429c      	cmp	r4, r3
 800374a:	d12b      	bne.n	80037a4 <__swbuf_r+0x70>
 800374c:	686c      	ldr	r4, [r5, #4]
 800374e:	69a3      	ldr	r3, [r4, #24]
 8003750:	60a3      	str	r3, [r4, #8]
 8003752:	89a3      	ldrh	r3, [r4, #12]
 8003754:	071a      	lsls	r2, r3, #28
 8003756:	d52f      	bpl.n	80037b8 <__swbuf_r+0x84>
 8003758:	6923      	ldr	r3, [r4, #16]
 800375a:	b36b      	cbz	r3, 80037b8 <__swbuf_r+0x84>
 800375c:	6923      	ldr	r3, [r4, #16]
 800375e:	6820      	ldr	r0, [r4, #0]
 8003760:	1ac0      	subs	r0, r0, r3
 8003762:	6963      	ldr	r3, [r4, #20]
 8003764:	b2f6      	uxtb	r6, r6
 8003766:	4283      	cmp	r3, r0
 8003768:	4637      	mov	r7, r6
 800376a:	dc04      	bgt.n	8003776 <__swbuf_r+0x42>
 800376c:	4621      	mov	r1, r4
 800376e:	4628      	mov	r0, r5
 8003770:	f000 f950 	bl	8003a14 <_fflush_r>
 8003774:	bb30      	cbnz	r0, 80037c4 <__swbuf_r+0x90>
 8003776:	68a3      	ldr	r3, [r4, #8]
 8003778:	3b01      	subs	r3, #1
 800377a:	60a3      	str	r3, [r4, #8]
 800377c:	6823      	ldr	r3, [r4, #0]
 800377e:	1c5a      	adds	r2, r3, #1
 8003780:	6022      	str	r2, [r4, #0]
 8003782:	701e      	strb	r6, [r3, #0]
 8003784:	6963      	ldr	r3, [r4, #20]
 8003786:	3001      	adds	r0, #1
 8003788:	4283      	cmp	r3, r0
 800378a:	d004      	beq.n	8003796 <__swbuf_r+0x62>
 800378c:	89a3      	ldrh	r3, [r4, #12]
 800378e:	07db      	lsls	r3, r3, #31
 8003790:	d506      	bpl.n	80037a0 <__swbuf_r+0x6c>
 8003792:	2e0a      	cmp	r6, #10
 8003794:	d104      	bne.n	80037a0 <__swbuf_r+0x6c>
 8003796:	4621      	mov	r1, r4
 8003798:	4628      	mov	r0, r5
 800379a:	f000 f93b 	bl	8003a14 <_fflush_r>
 800379e:	b988      	cbnz	r0, 80037c4 <__swbuf_r+0x90>
 80037a0:	4638      	mov	r0, r7
 80037a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80037a4:	4b0a      	ldr	r3, [pc, #40]	; (80037d0 <__swbuf_r+0x9c>)
 80037a6:	429c      	cmp	r4, r3
 80037a8:	d101      	bne.n	80037ae <__swbuf_r+0x7a>
 80037aa:	68ac      	ldr	r4, [r5, #8]
 80037ac:	e7cf      	b.n	800374e <__swbuf_r+0x1a>
 80037ae:	4b09      	ldr	r3, [pc, #36]	; (80037d4 <__swbuf_r+0xa0>)
 80037b0:	429c      	cmp	r4, r3
 80037b2:	bf08      	it	eq
 80037b4:	68ec      	ldreq	r4, [r5, #12]
 80037b6:	e7ca      	b.n	800374e <__swbuf_r+0x1a>
 80037b8:	4621      	mov	r1, r4
 80037ba:	4628      	mov	r0, r5
 80037bc:	f000 f81e 	bl	80037fc <__swsetup_r>
 80037c0:	2800      	cmp	r0, #0
 80037c2:	d0cb      	beq.n	800375c <__swbuf_r+0x28>
 80037c4:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 80037c8:	e7ea      	b.n	80037a0 <__swbuf_r+0x6c>
 80037ca:	bf00      	nop
 80037cc:	08005b84 	.word	0x08005b84
 80037d0:	08005ba4 	.word	0x08005ba4
 80037d4:	08005b64 	.word	0x08005b64

080037d8 <_write_r>:
 80037d8:	b538      	push	{r3, r4, r5, lr}
 80037da:	4d07      	ldr	r5, [pc, #28]	; (80037f8 <_write_r+0x20>)
 80037dc:	4604      	mov	r4, r0
 80037de:	4608      	mov	r0, r1
 80037e0:	4611      	mov	r1, r2
 80037e2:	2200      	movs	r2, #0
 80037e4:	602a      	str	r2, [r5, #0]
 80037e6:	461a      	mov	r2, r3
 80037e8:	f001 fb9c 	bl	8004f24 <_write>
 80037ec:	1c43      	adds	r3, r0, #1
 80037ee:	d102      	bne.n	80037f6 <_write_r+0x1e>
 80037f0:	682b      	ldr	r3, [r5, #0]
 80037f2:	b103      	cbz	r3, 80037f6 <_write_r+0x1e>
 80037f4:	6023      	str	r3, [r4, #0]
 80037f6:	bd38      	pop	{r3, r4, r5, pc}
 80037f8:	20000d24 	.word	0x20000d24

080037fc <__swsetup_r>:
 80037fc:	4b32      	ldr	r3, [pc, #200]	; (80038c8 <__swsetup_r+0xcc>)
 80037fe:	b570      	push	{r4, r5, r6, lr}
 8003800:	681d      	ldr	r5, [r3, #0]
 8003802:	4606      	mov	r6, r0
 8003804:	460c      	mov	r4, r1
 8003806:	b125      	cbz	r5, 8003812 <__swsetup_r+0x16>
 8003808:	69ab      	ldr	r3, [r5, #24]
 800380a:	b913      	cbnz	r3, 8003812 <__swsetup_r+0x16>
 800380c:	4628      	mov	r0, r5
 800380e:	f000 f995 	bl	8003b3c <__sinit>
 8003812:	4b2e      	ldr	r3, [pc, #184]	; (80038cc <__swsetup_r+0xd0>)
 8003814:	429c      	cmp	r4, r3
 8003816:	d10f      	bne.n	8003838 <__swsetup_r+0x3c>
 8003818:	686c      	ldr	r4, [r5, #4]
 800381a:	89a3      	ldrh	r3, [r4, #12]
 800381c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003820:	0719      	lsls	r1, r3, #28
 8003822:	d42c      	bmi.n	800387e <__swsetup_r+0x82>
 8003824:	06dd      	lsls	r5, r3, #27
 8003826:	d411      	bmi.n	800384c <__swsetup_r+0x50>
 8003828:	2309      	movs	r3, #9
 800382a:	6033      	str	r3, [r6, #0]
 800382c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8003830:	81a3      	strh	r3, [r4, #12]
 8003832:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003836:	e03e      	b.n	80038b6 <__swsetup_r+0xba>
 8003838:	4b25      	ldr	r3, [pc, #148]	; (80038d0 <__swsetup_r+0xd4>)
 800383a:	429c      	cmp	r4, r3
 800383c:	d101      	bne.n	8003842 <__swsetup_r+0x46>
 800383e:	68ac      	ldr	r4, [r5, #8]
 8003840:	e7eb      	b.n	800381a <__swsetup_r+0x1e>
 8003842:	4b24      	ldr	r3, [pc, #144]	; (80038d4 <__swsetup_r+0xd8>)
 8003844:	429c      	cmp	r4, r3
 8003846:	bf08      	it	eq
 8003848:	68ec      	ldreq	r4, [r5, #12]
 800384a:	e7e6      	b.n	800381a <__swsetup_r+0x1e>
 800384c:	0758      	lsls	r0, r3, #29
 800384e:	d512      	bpl.n	8003876 <__swsetup_r+0x7a>
 8003850:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003852:	b141      	cbz	r1, 8003866 <__swsetup_r+0x6a>
 8003854:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003858:	4299      	cmp	r1, r3
 800385a:	d002      	beq.n	8003862 <__swsetup_r+0x66>
 800385c:	4630      	mov	r0, r6
 800385e:	f000 faab 	bl	8003db8 <_free_r>
 8003862:	2300      	movs	r3, #0
 8003864:	6363      	str	r3, [r4, #52]	; 0x34
 8003866:	89a3      	ldrh	r3, [r4, #12]
 8003868:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800386c:	81a3      	strh	r3, [r4, #12]
 800386e:	2300      	movs	r3, #0
 8003870:	6063      	str	r3, [r4, #4]
 8003872:	6923      	ldr	r3, [r4, #16]
 8003874:	6023      	str	r3, [r4, #0]
 8003876:	89a3      	ldrh	r3, [r4, #12]
 8003878:	f043 0308 	orr.w	r3, r3, #8
 800387c:	81a3      	strh	r3, [r4, #12]
 800387e:	6923      	ldr	r3, [r4, #16]
 8003880:	b94b      	cbnz	r3, 8003896 <__swsetup_r+0x9a>
 8003882:	89a3      	ldrh	r3, [r4, #12]
 8003884:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8003888:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800388c:	d003      	beq.n	8003896 <__swsetup_r+0x9a>
 800388e:	4621      	mov	r1, r4
 8003890:	4630      	mov	r0, r6
 8003892:	f000 fa2b 	bl	8003cec <__smakebuf_r>
 8003896:	89a0      	ldrh	r0, [r4, #12]
 8003898:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800389c:	f010 0301 	ands.w	r3, r0, #1
 80038a0:	d00a      	beq.n	80038b8 <__swsetup_r+0xbc>
 80038a2:	2300      	movs	r3, #0
 80038a4:	60a3      	str	r3, [r4, #8]
 80038a6:	6963      	ldr	r3, [r4, #20]
 80038a8:	425b      	negs	r3, r3
 80038aa:	61a3      	str	r3, [r4, #24]
 80038ac:	6923      	ldr	r3, [r4, #16]
 80038ae:	b943      	cbnz	r3, 80038c2 <__swsetup_r+0xc6>
 80038b0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80038b4:	d1ba      	bne.n	800382c <__swsetup_r+0x30>
 80038b6:	bd70      	pop	{r4, r5, r6, pc}
 80038b8:	0781      	lsls	r1, r0, #30
 80038ba:	bf58      	it	pl
 80038bc:	6963      	ldrpl	r3, [r4, #20]
 80038be:	60a3      	str	r3, [r4, #8]
 80038c0:	e7f4      	b.n	80038ac <__swsetup_r+0xb0>
 80038c2:	2000      	movs	r0, #0
 80038c4:	e7f7      	b.n	80038b6 <__swsetup_r+0xba>
 80038c6:	bf00      	nop
 80038c8:	20000064 	.word	0x20000064
 80038cc:	08005b84 	.word	0x08005b84
 80038d0:	08005ba4 	.word	0x08005ba4
 80038d4:	08005b64 	.word	0x08005b64

080038d8 <abort>:
 80038d8:	b508      	push	{r3, lr}
 80038da:	2006      	movs	r0, #6
 80038dc:	f001 f964 	bl	8004ba8 <raise>
 80038e0:	2001      	movs	r0, #1
 80038e2:	f001 fb27 	bl	8004f34 <_exit>
	...

080038e8 <_close_r>:
 80038e8:	b538      	push	{r3, r4, r5, lr}
 80038ea:	4d06      	ldr	r5, [pc, #24]	; (8003904 <_close_r+0x1c>)
 80038ec:	2300      	movs	r3, #0
 80038ee:	4604      	mov	r4, r0
 80038f0:	4608      	mov	r0, r1
 80038f2:	602b      	str	r3, [r5, #0]
 80038f4:	f001 fad0 	bl	8004e98 <_close>
 80038f8:	1c43      	adds	r3, r0, #1
 80038fa:	d102      	bne.n	8003902 <_close_r+0x1a>
 80038fc:	682b      	ldr	r3, [r5, #0]
 80038fe:	b103      	cbz	r3, 8003902 <_close_r+0x1a>
 8003900:	6023      	str	r3, [r4, #0]
 8003902:	bd38      	pop	{r3, r4, r5, pc}
 8003904:	20000d24 	.word	0x20000d24

08003908 <__sflush_r>:
 8003908:	898a      	ldrh	r2, [r1, #12]
 800390a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800390e:	4605      	mov	r5, r0
 8003910:	0710      	lsls	r0, r2, #28
 8003912:	460c      	mov	r4, r1
 8003914:	d458      	bmi.n	80039c8 <__sflush_r+0xc0>
 8003916:	684b      	ldr	r3, [r1, #4]
 8003918:	2b00      	cmp	r3, #0
 800391a:	dc05      	bgt.n	8003928 <__sflush_r+0x20>
 800391c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800391e:	2b00      	cmp	r3, #0
 8003920:	dc02      	bgt.n	8003928 <__sflush_r+0x20>
 8003922:	2000      	movs	r0, #0
 8003924:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003928:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800392a:	2e00      	cmp	r6, #0
 800392c:	d0f9      	beq.n	8003922 <__sflush_r+0x1a>
 800392e:	2300      	movs	r3, #0
 8003930:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8003934:	682f      	ldr	r7, [r5, #0]
 8003936:	6a21      	ldr	r1, [r4, #32]
 8003938:	602b      	str	r3, [r5, #0]
 800393a:	d032      	beq.n	80039a2 <__sflush_r+0x9a>
 800393c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800393e:	89a3      	ldrh	r3, [r4, #12]
 8003940:	075a      	lsls	r2, r3, #29
 8003942:	d505      	bpl.n	8003950 <__sflush_r+0x48>
 8003944:	6863      	ldr	r3, [r4, #4]
 8003946:	1ac0      	subs	r0, r0, r3
 8003948:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800394a:	b10b      	cbz	r3, 8003950 <__sflush_r+0x48>
 800394c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800394e:	1ac0      	subs	r0, r0, r3
 8003950:	2300      	movs	r3, #0
 8003952:	4602      	mov	r2, r0
 8003954:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003956:	6a21      	ldr	r1, [r4, #32]
 8003958:	4628      	mov	r0, r5
 800395a:	47b0      	blx	r6
 800395c:	1c43      	adds	r3, r0, #1
 800395e:	89a3      	ldrh	r3, [r4, #12]
 8003960:	d106      	bne.n	8003970 <__sflush_r+0x68>
 8003962:	6829      	ldr	r1, [r5, #0]
 8003964:	291d      	cmp	r1, #29
 8003966:	d82b      	bhi.n	80039c0 <__sflush_r+0xb8>
 8003968:	4a29      	ldr	r2, [pc, #164]	; (8003a10 <__sflush_r+0x108>)
 800396a:	410a      	asrs	r2, r1
 800396c:	07d6      	lsls	r6, r2, #31
 800396e:	d427      	bmi.n	80039c0 <__sflush_r+0xb8>
 8003970:	2200      	movs	r2, #0
 8003972:	6062      	str	r2, [r4, #4]
 8003974:	04d9      	lsls	r1, r3, #19
 8003976:	6922      	ldr	r2, [r4, #16]
 8003978:	6022      	str	r2, [r4, #0]
 800397a:	d504      	bpl.n	8003986 <__sflush_r+0x7e>
 800397c:	1c42      	adds	r2, r0, #1
 800397e:	d101      	bne.n	8003984 <__sflush_r+0x7c>
 8003980:	682b      	ldr	r3, [r5, #0]
 8003982:	b903      	cbnz	r3, 8003986 <__sflush_r+0x7e>
 8003984:	6560      	str	r0, [r4, #84]	; 0x54
 8003986:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003988:	602f      	str	r7, [r5, #0]
 800398a:	2900      	cmp	r1, #0
 800398c:	d0c9      	beq.n	8003922 <__sflush_r+0x1a>
 800398e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003992:	4299      	cmp	r1, r3
 8003994:	d002      	beq.n	800399c <__sflush_r+0x94>
 8003996:	4628      	mov	r0, r5
 8003998:	f000 fa0e 	bl	8003db8 <_free_r>
 800399c:	2000      	movs	r0, #0
 800399e:	6360      	str	r0, [r4, #52]	; 0x34
 80039a0:	e7c0      	b.n	8003924 <__sflush_r+0x1c>
 80039a2:	2301      	movs	r3, #1
 80039a4:	4628      	mov	r0, r5
 80039a6:	47b0      	blx	r6
 80039a8:	1c41      	adds	r1, r0, #1
 80039aa:	d1c8      	bne.n	800393e <__sflush_r+0x36>
 80039ac:	682b      	ldr	r3, [r5, #0]
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d0c5      	beq.n	800393e <__sflush_r+0x36>
 80039b2:	2b1d      	cmp	r3, #29
 80039b4:	d001      	beq.n	80039ba <__sflush_r+0xb2>
 80039b6:	2b16      	cmp	r3, #22
 80039b8:	d101      	bne.n	80039be <__sflush_r+0xb6>
 80039ba:	602f      	str	r7, [r5, #0]
 80039bc:	e7b1      	b.n	8003922 <__sflush_r+0x1a>
 80039be:	89a3      	ldrh	r3, [r4, #12]
 80039c0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80039c4:	81a3      	strh	r3, [r4, #12]
 80039c6:	e7ad      	b.n	8003924 <__sflush_r+0x1c>
 80039c8:	690f      	ldr	r7, [r1, #16]
 80039ca:	2f00      	cmp	r7, #0
 80039cc:	d0a9      	beq.n	8003922 <__sflush_r+0x1a>
 80039ce:	0793      	lsls	r3, r2, #30
 80039d0:	680e      	ldr	r6, [r1, #0]
 80039d2:	bf08      	it	eq
 80039d4:	694b      	ldreq	r3, [r1, #20]
 80039d6:	600f      	str	r7, [r1, #0]
 80039d8:	bf18      	it	ne
 80039da:	2300      	movne	r3, #0
 80039dc:	eba6 0807 	sub.w	r8, r6, r7
 80039e0:	608b      	str	r3, [r1, #8]
 80039e2:	f1b8 0f00 	cmp.w	r8, #0
 80039e6:	dd9c      	ble.n	8003922 <__sflush_r+0x1a>
 80039e8:	6a21      	ldr	r1, [r4, #32]
 80039ea:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80039ec:	4643      	mov	r3, r8
 80039ee:	463a      	mov	r2, r7
 80039f0:	4628      	mov	r0, r5
 80039f2:	47b0      	blx	r6
 80039f4:	2800      	cmp	r0, #0
 80039f6:	dc06      	bgt.n	8003a06 <__sflush_r+0xfe>
 80039f8:	89a3      	ldrh	r3, [r4, #12]
 80039fa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80039fe:	81a3      	strh	r3, [r4, #12]
 8003a00:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003a04:	e78e      	b.n	8003924 <__sflush_r+0x1c>
 8003a06:	4407      	add	r7, r0
 8003a08:	eba8 0800 	sub.w	r8, r8, r0
 8003a0c:	e7e9      	b.n	80039e2 <__sflush_r+0xda>
 8003a0e:	bf00      	nop
 8003a10:	dfbffffe 	.word	0xdfbffffe

08003a14 <_fflush_r>:
 8003a14:	b538      	push	{r3, r4, r5, lr}
 8003a16:	690b      	ldr	r3, [r1, #16]
 8003a18:	4605      	mov	r5, r0
 8003a1a:	460c      	mov	r4, r1
 8003a1c:	b913      	cbnz	r3, 8003a24 <_fflush_r+0x10>
 8003a1e:	2500      	movs	r5, #0
 8003a20:	4628      	mov	r0, r5
 8003a22:	bd38      	pop	{r3, r4, r5, pc}
 8003a24:	b118      	cbz	r0, 8003a2e <_fflush_r+0x1a>
 8003a26:	6983      	ldr	r3, [r0, #24]
 8003a28:	b90b      	cbnz	r3, 8003a2e <_fflush_r+0x1a>
 8003a2a:	f000 f887 	bl	8003b3c <__sinit>
 8003a2e:	4b14      	ldr	r3, [pc, #80]	; (8003a80 <_fflush_r+0x6c>)
 8003a30:	429c      	cmp	r4, r3
 8003a32:	d11b      	bne.n	8003a6c <_fflush_r+0x58>
 8003a34:	686c      	ldr	r4, [r5, #4]
 8003a36:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d0ef      	beq.n	8003a1e <_fflush_r+0xa>
 8003a3e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8003a40:	07d0      	lsls	r0, r2, #31
 8003a42:	d404      	bmi.n	8003a4e <_fflush_r+0x3a>
 8003a44:	0599      	lsls	r1, r3, #22
 8003a46:	d402      	bmi.n	8003a4e <_fflush_r+0x3a>
 8003a48:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003a4a:	f000 f915 	bl	8003c78 <__retarget_lock_acquire_recursive>
 8003a4e:	4628      	mov	r0, r5
 8003a50:	4621      	mov	r1, r4
 8003a52:	f7ff ff59 	bl	8003908 <__sflush_r>
 8003a56:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003a58:	07da      	lsls	r2, r3, #31
 8003a5a:	4605      	mov	r5, r0
 8003a5c:	d4e0      	bmi.n	8003a20 <_fflush_r+0xc>
 8003a5e:	89a3      	ldrh	r3, [r4, #12]
 8003a60:	059b      	lsls	r3, r3, #22
 8003a62:	d4dd      	bmi.n	8003a20 <_fflush_r+0xc>
 8003a64:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003a66:	f000 f908 	bl	8003c7a <__retarget_lock_release_recursive>
 8003a6a:	e7d9      	b.n	8003a20 <_fflush_r+0xc>
 8003a6c:	4b05      	ldr	r3, [pc, #20]	; (8003a84 <_fflush_r+0x70>)
 8003a6e:	429c      	cmp	r4, r3
 8003a70:	d101      	bne.n	8003a76 <_fflush_r+0x62>
 8003a72:	68ac      	ldr	r4, [r5, #8]
 8003a74:	e7df      	b.n	8003a36 <_fflush_r+0x22>
 8003a76:	4b04      	ldr	r3, [pc, #16]	; (8003a88 <_fflush_r+0x74>)
 8003a78:	429c      	cmp	r4, r3
 8003a7a:	bf08      	it	eq
 8003a7c:	68ec      	ldreq	r4, [r5, #12]
 8003a7e:	e7da      	b.n	8003a36 <_fflush_r+0x22>
 8003a80:	08005b84 	.word	0x08005b84
 8003a84:	08005ba4 	.word	0x08005ba4
 8003a88:	08005b64 	.word	0x08005b64

08003a8c <std>:
 8003a8c:	2300      	movs	r3, #0
 8003a8e:	b510      	push	{r4, lr}
 8003a90:	4604      	mov	r4, r0
 8003a92:	e9c0 3300 	strd	r3, r3, [r0]
 8003a96:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003a9a:	6083      	str	r3, [r0, #8]
 8003a9c:	8181      	strh	r1, [r0, #12]
 8003a9e:	6643      	str	r3, [r0, #100]	; 0x64
 8003aa0:	81c2      	strh	r2, [r0, #14]
 8003aa2:	6183      	str	r3, [r0, #24]
 8003aa4:	4619      	mov	r1, r3
 8003aa6:	2208      	movs	r2, #8
 8003aa8:	305c      	adds	r0, #92	; 0x5c
 8003aaa:	f7ff f9ad 	bl	8002e08 <memset>
 8003aae:	4b05      	ldr	r3, [pc, #20]	; (8003ac4 <std+0x38>)
 8003ab0:	6263      	str	r3, [r4, #36]	; 0x24
 8003ab2:	4b05      	ldr	r3, [pc, #20]	; (8003ac8 <std+0x3c>)
 8003ab4:	62a3      	str	r3, [r4, #40]	; 0x28
 8003ab6:	4b05      	ldr	r3, [pc, #20]	; (8003acc <std+0x40>)
 8003ab8:	62e3      	str	r3, [r4, #44]	; 0x2c
 8003aba:	4b05      	ldr	r3, [pc, #20]	; (8003ad0 <std+0x44>)
 8003abc:	6224      	str	r4, [r4, #32]
 8003abe:	6323      	str	r3, [r4, #48]	; 0x30
 8003ac0:	bd10      	pop	{r4, pc}
 8003ac2:	bf00      	nop
 8003ac4:	080032a9 	.word	0x080032a9
 8003ac8:	080032cf 	.word	0x080032cf
 8003acc:	08003307 	.word	0x08003307
 8003ad0:	0800332b 	.word	0x0800332b

08003ad4 <_cleanup_r>:
 8003ad4:	4901      	ldr	r1, [pc, #4]	; (8003adc <_cleanup_r+0x8>)
 8003ad6:	f000 b8af 	b.w	8003c38 <_fwalk_reent>
 8003ada:	bf00      	nop
 8003adc:	08003a15 	.word	0x08003a15

08003ae0 <__sfmoreglue>:
 8003ae0:	b570      	push	{r4, r5, r6, lr}
 8003ae2:	2368      	movs	r3, #104	; 0x68
 8003ae4:	1e4d      	subs	r5, r1, #1
 8003ae6:	435d      	muls	r5, r3
 8003ae8:	460e      	mov	r6, r1
 8003aea:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8003aee:	f7ff f9b3 	bl	8002e58 <_malloc_r>
 8003af2:	4604      	mov	r4, r0
 8003af4:	b140      	cbz	r0, 8003b08 <__sfmoreglue+0x28>
 8003af6:	2100      	movs	r1, #0
 8003af8:	e9c0 1600 	strd	r1, r6, [r0]
 8003afc:	300c      	adds	r0, #12
 8003afe:	60a0      	str	r0, [r4, #8]
 8003b00:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8003b04:	f7ff f980 	bl	8002e08 <memset>
 8003b08:	4620      	mov	r0, r4
 8003b0a:	bd70      	pop	{r4, r5, r6, pc}

08003b0c <__sfp_lock_acquire>:
 8003b0c:	4801      	ldr	r0, [pc, #4]	; (8003b14 <__sfp_lock_acquire+0x8>)
 8003b0e:	f000 b8b3 	b.w	8003c78 <__retarget_lock_acquire_recursive>
 8003b12:	bf00      	nop
 8003b14:	20000d21 	.word	0x20000d21

08003b18 <__sfp_lock_release>:
 8003b18:	4801      	ldr	r0, [pc, #4]	; (8003b20 <__sfp_lock_release+0x8>)
 8003b1a:	f000 b8ae 	b.w	8003c7a <__retarget_lock_release_recursive>
 8003b1e:	bf00      	nop
 8003b20:	20000d21 	.word	0x20000d21

08003b24 <__sinit_lock_acquire>:
 8003b24:	4801      	ldr	r0, [pc, #4]	; (8003b2c <__sinit_lock_acquire+0x8>)
 8003b26:	f000 b8a7 	b.w	8003c78 <__retarget_lock_acquire_recursive>
 8003b2a:	bf00      	nop
 8003b2c:	20000d22 	.word	0x20000d22

08003b30 <__sinit_lock_release>:
 8003b30:	4801      	ldr	r0, [pc, #4]	; (8003b38 <__sinit_lock_release+0x8>)
 8003b32:	f000 b8a2 	b.w	8003c7a <__retarget_lock_release_recursive>
 8003b36:	bf00      	nop
 8003b38:	20000d22 	.word	0x20000d22

08003b3c <__sinit>:
 8003b3c:	b510      	push	{r4, lr}
 8003b3e:	4604      	mov	r4, r0
 8003b40:	f7ff fff0 	bl	8003b24 <__sinit_lock_acquire>
 8003b44:	69a3      	ldr	r3, [r4, #24]
 8003b46:	b11b      	cbz	r3, 8003b50 <__sinit+0x14>
 8003b48:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003b4c:	f7ff bff0 	b.w	8003b30 <__sinit_lock_release>
 8003b50:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8003b54:	6523      	str	r3, [r4, #80]	; 0x50
 8003b56:	4b13      	ldr	r3, [pc, #76]	; (8003ba4 <__sinit+0x68>)
 8003b58:	4a13      	ldr	r2, [pc, #76]	; (8003ba8 <__sinit+0x6c>)
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	62a2      	str	r2, [r4, #40]	; 0x28
 8003b5e:	42a3      	cmp	r3, r4
 8003b60:	bf04      	itt	eq
 8003b62:	2301      	moveq	r3, #1
 8003b64:	61a3      	streq	r3, [r4, #24]
 8003b66:	4620      	mov	r0, r4
 8003b68:	f000 f820 	bl	8003bac <__sfp>
 8003b6c:	6060      	str	r0, [r4, #4]
 8003b6e:	4620      	mov	r0, r4
 8003b70:	f000 f81c 	bl	8003bac <__sfp>
 8003b74:	60a0      	str	r0, [r4, #8]
 8003b76:	4620      	mov	r0, r4
 8003b78:	f000 f818 	bl	8003bac <__sfp>
 8003b7c:	2200      	movs	r2, #0
 8003b7e:	60e0      	str	r0, [r4, #12]
 8003b80:	2104      	movs	r1, #4
 8003b82:	6860      	ldr	r0, [r4, #4]
 8003b84:	f7ff ff82 	bl	8003a8c <std>
 8003b88:	68a0      	ldr	r0, [r4, #8]
 8003b8a:	2201      	movs	r2, #1
 8003b8c:	2109      	movs	r1, #9
 8003b8e:	f7ff ff7d 	bl	8003a8c <std>
 8003b92:	68e0      	ldr	r0, [r4, #12]
 8003b94:	2202      	movs	r2, #2
 8003b96:	2112      	movs	r1, #18
 8003b98:	f7ff ff78 	bl	8003a8c <std>
 8003b9c:	2301      	movs	r3, #1
 8003b9e:	61a3      	str	r3, [r4, #24]
 8003ba0:	e7d2      	b.n	8003b48 <__sinit+0xc>
 8003ba2:	bf00      	nop
 8003ba4:	080054b8 	.word	0x080054b8
 8003ba8:	08003ad5 	.word	0x08003ad5

08003bac <__sfp>:
 8003bac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003bae:	4607      	mov	r7, r0
 8003bb0:	f7ff ffac 	bl	8003b0c <__sfp_lock_acquire>
 8003bb4:	4b1e      	ldr	r3, [pc, #120]	; (8003c30 <__sfp+0x84>)
 8003bb6:	681e      	ldr	r6, [r3, #0]
 8003bb8:	69b3      	ldr	r3, [r6, #24]
 8003bba:	b913      	cbnz	r3, 8003bc2 <__sfp+0x16>
 8003bbc:	4630      	mov	r0, r6
 8003bbe:	f7ff ffbd 	bl	8003b3c <__sinit>
 8003bc2:	3648      	adds	r6, #72	; 0x48
 8003bc4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8003bc8:	3b01      	subs	r3, #1
 8003bca:	d503      	bpl.n	8003bd4 <__sfp+0x28>
 8003bcc:	6833      	ldr	r3, [r6, #0]
 8003bce:	b30b      	cbz	r3, 8003c14 <__sfp+0x68>
 8003bd0:	6836      	ldr	r6, [r6, #0]
 8003bd2:	e7f7      	b.n	8003bc4 <__sfp+0x18>
 8003bd4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8003bd8:	b9d5      	cbnz	r5, 8003c10 <__sfp+0x64>
 8003bda:	4b16      	ldr	r3, [pc, #88]	; (8003c34 <__sfp+0x88>)
 8003bdc:	60e3      	str	r3, [r4, #12]
 8003bde:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8003be2:	6665      	str	r5, [r4, #100]	; 0x64
 8003be4:	f000 f847 	bl	8003c76 <__retarget_lock_init_recursive>
 8003be8:	f7ff ff96 	bl	8003b18 <__sfp_lock_release>
 8003bec:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8003bf0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8003bf4:	6025      	str	r5, [r4, #0]
 8003bf6:	61a5      	str	r5, [r4, #24]
 8003bf8:	2208      	movs	r2, #8
 8003bfa:	4629      	mov	r1, r5
 8003bfc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8003c00:	f7ff f902 	bl	8002e08 <memset>
 8003c04:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8003c08:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8003c0c:	4620      	mov	r0, r4
 8003c0e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003c10:	3468      	adds	r4, #104	; 0x68
 8003c12:	e7d9      	b.n	8003bc8 <__sfp+0x1c>
 8003c14:	2104      	movs	r1, #4
 8003c16:	4638      	mov	r0, r7
 8003c18:	f7ff ff62 	bl	8003ae0 <__sfmoreglue>
 8003c1c:	4604      	mov	r4, r0
 8003c1e:	6030      	str	r0, [r6, #0]
 8003c20:	2800      	cmp	r0, #0
 8003c22:	d1d5      	bne.n	8003bd0 <__sfp+0x24>
 8003c24:	f7ff ff78 	bl	8003b18 <__sfp_lock_release>
 8003c28:	230c      	movs	r3, #12
 8003c2a:	603b      	str	r3, [r7, #0]
 8003c2c:	e7ee      	b.n	8003c0c <__sfp+0x60>
 8003c2e:	bf00      	nop
 8003c30:	080054b8 	.word	0x080054b8
 8003c34:	ffff0001 	.word	0xffff0001

08003c38 <_fwalk_reent>:
 8003c38:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003c3c:	4606      	mov	r6, r0
 8003c3e:	4688      	mov	r8, r1
 8003c40:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8003c44:	2700      	movs	r7, #0
 8003c46:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003c4a:	f1b9 0901 	subs.w	r9, r9, #1
 8003c4e:	d505      	bpl.n	8003c5c <_fwalk_reent+0x24>
 8003c50:	6824      	ldr	r4, [r4, #0]
 8003c52:	2c00      	cmp	r4, #0
 8003c54:	d1f7      	bne.n	8003c46 <_fwalk_reent+0xe>
 8003c56:	4638      	mov	r0, r7
 8003c58:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003c5c:	89ab      	ldrh	r3, [r5, #12]
 8003c5e:	2b01      	cmp	r3, #1
 8003c60:	d907      	bls.n	8003c72 <_fwalk_reent+0x3a>
 8003c62:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003c66:	3301      	adds	r3, #1
 8003c68:	d003      	beq.n	8003c72 <_fwalk_reent+0x3a>
 8003c6a:	4629      	mov	r1, r5
 8003c6c:	4630      	mov	r0, r6
 8003c6e:	47c0      	blx	r8
 8003c70:	4307      	orrs	r7, r0
 8003c72:	3568      	adds	r5, #104	; 0x68
 8003c74:	e7e9      	b.n	8003c4a <_fwalk_reent+0x12>

08003c76 <__retarget_lock_init_recursive>:
 8003c76:	4770      	bx	lr

08003c78 <__retarget_lock_acquire_recursive>:
 8003c78:	4770      	bx	lr

08003c7a <__retarget_lock_release_recursive>:
 8003c7a:	4770      	bx	lr

08003c7c <_lseek_r>:
 8003c7c:	b538      	push	{r3, r4, r5, lr}
 8003c7e:	4d07      	ldr	r5, [pc, #28]	; (8003c9c <_lseek_r+0x20>)
 8003c80:	4604      	mov	r4, r0
 8003c82:	4608      	mov	r0, r1
 8003c84:	4611      	mov	r1, r2
 8003c86:	2200      	movs	r2, #0
 8003c88:	602a      	str	r2, [r5, #0]
 8003c8a:	461a      	mov	r2, r3
 8003c8c:	f001 f92c 	bl	8004ee8 <_lseek>
 8003c90:	1c43      	adds	r3, r0, #1
 8003c92:	d102      	bne.n	8003c9a <_lseek_r+0x1e>
 8003c94:	682b      	ldr	r3, [r5, #0]
 8003c96:	b103      	cbz	r3, 8003c9a <_lseek_r+0x1e>
 8003c98:	6023      	str	r3, [r4, #0]
 8003c9a:	bd38      	pop	{r3, r4, r5, pc}
 8003c9c:	20000d24 	.word	0x20000d24

08003ca0 <__swhatbuf_r>:
 8003ca0:	b570      	push	{r4, r5, r6, lr}
 8003ca2:	460c      	mov	r4, r1
 8003ca4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003ca8:	2900      	cmp	r1, #0
 8003caa:	b096      	sub	sp, #88	; 0x58
 8003cac:	4615      	mov	r5, r2
 8003cae:	461e      	mov	r6, r3
 8003cb0:	da0d      	bge.n	8003cce <__swhatbuf_r+0x2e>
 8003cb2:	89a3      	ldrh	r3, [r4, #12]
 8003cb4:	f013 0f80 	tst.w	r3, #128	; 0x80
 8003cb8:	f04f 0100 	mov.w	r1, #0
 8003cbc:	bf0c      	ite	eq
 8003cbe:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8003cc2:	2340      	movne	r3, #64	; 0x40
 8003cc4:	2000      	movs	r0, #0
 8003cc6:	6031      	str	r1, [r6, #0]
 8003cc8:	602b      	str	r3, [r5, #0]
 8003cca:	b016      	add	sp, #88	; 0x58
 8003ccc:	bd70      	pop	{r4, r5, r6, pc}
 8003cce:	466a      	mov	r2, sp
 8003cd0:	f001 f8b8 	bl	8004e44 <_fstat_r>
 8003cd4:	2800      	cmp	r0, #0
 8003cd6:	dbec      	blt.n	8003cb2 <__swhatbuf_r+0x12>
 8003cd8:	9901      	ldr	r1, [sp, #4]
 8003cda:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8003cde:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8003ce2:	4259      	negs	r1, r3
 8003ce4:	4159      	adcs	r1, r3
 8003ce6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003cea:	e7eb      	b.n	8003cc4 <__swhatbuf_r+0x24>

08003cec <__smakebuf_r>:
 8003cec:	898b      	ldrh	r3, [r1, #12]
 8003cee:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8003cf0:	079d      	lsls	r5, r3, #30
 8003cf2:	4606      	mov	r6, r0
 8003cf4:	460c      	mov	r4, r1
 8003cf6:	d507      	bpl.n	8003d08 <__smakebuf_r+0x1c>
 8003cf8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8003cfc:	6023      	str	r3, [r4, #0]
 8003cfe:	6123      	str	r3, [r4, #16]
 8003d00:	2301      	movs	r3, #1
 8003d02:	6163      	str	r3, [r4, #20]
 8003d04:	b002      	add	sp, #8
 8003d06:	bd70      	pop	{r4, r5, r6, pc}
 8003d08:	ab01      	add	r3, sp, #4
 8003d0a:	466a      	mov	r2, sp
 8003d0c:	f7ff ffc8 	bl	8003ca0 <__swhatbuf_r>
 8003d10:	9900      	ldr	r1, [sp, #0]
 8003d12:	4605      	mov	r5, r0
 8003d14:	4630      	mov	r0, r6
 8003d16:	f7ff f89f 	bl	8002e58 <_malloc_r>
 8003d1a:	b948      	cbnz	r0, 8003d30 <__smakebuf_r+0x44>
 8003d1c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003d20:	059a      	lsls	r2, r3, #22
 8003d22:	d4ef      	bmi.n	8003d04 <__smakebuf_r+0x18>
 8003d24:	f023 0303 	bic.w	r3, r3, #3
 8003d28:	f043 0302 	orr.w	r3, r3, #2
 8003d2c:	81a3      	strh	r3, [r4, #12]
 8003d2e:	e7e3      	b.n	8003cf8 <__smakebuf_r+0xc>
 8003d30:	4b0d      	ldr	r3, [pc, #52]	; (8003d68 <__smakebuf_r+0x7c>)
 8003d32:	62b3      	str	r3, [r6, #40]	; 0x28
 8003d34:	89a3      	ldrh	r3, [r4, #12]
 8003d36:	6020      	str	r0, [r4, #0]
 8003d38:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003d3c:	81a3      	strh	r3, [r4, #12]
 8003d3e:	9b00      	ldr	r3, [sp, #0]
 8003d40:	6163      	str	r3, [r4, #20]
 8003d42:	9b01      	ldr	r3, [sp, #4]
 8003d44:	6120      	str	r0, [r4, #16]
 8003d46:	b15b      	cbz	r3, 8003d60 <__smakebuf_r+0x74>
 8003d48:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003d4c:	4630      	mov	r0, r6
 8003d4e:	f001 f88b 	bl	8004e68 <_isatty_r>
 8003d52:	b128      	cbz	r0, 8003d60 <__smakebuf_r+0x74>
 8003d54:	89a3      	ldrh	r3, [r4, #12]
 8003d56:	f023 0303 	bic.w	r3, r3, #3
 8003d5a:	f043 0301 	orr.w	r3, r3, #1
 8003d5e:	81a3      	strh	r3, [r4, #12]
 8003d60:	89a3      	ldrh	r3, [r4, #12]
 8003d62:	431d      	orrs	r5, r3
 8003d64:	81a5      	strh	r5, [r4, #12]
 8003d66:	e7cd      	b.n	8003d04 <__smakebuf_r+0x18>
 8003d68:	08003ad5 	.word	0x08003ad5

08003d6c <memmove>:
 8003d6c:	4288      	cmp	r0, r1
 8003d6e:	b510      	push	{r4, lr}
 8003d70:	eb01 0402 	add.w	r4, r1, r2
 8003d74:	d902      	bls.n	8003d7c <memmove+0x10>
 8003d76:	4284      	cmp	r4, r0
 8003d78:	4623      	mov	r3, r4
 8003d7a:	d807      	bhi.n	8003d8c <memmove+0x20>
 8003d7c:	1e43      	subs	r3, r0, #1
 8003d7e:	42a1      	cmp	r1, r4
 8003d80:	d008      	beq.n	8003d94 <memmove+0x28>
 8003d82:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003d86:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003d8a:	e7f8      	b.n	8003d7e <memmove+0x12>
 8003d8c:	4402      	add	r2, r0
 8003d8e:	4601      	mov	r1, r0
 8003d90:	428a      	cmp	r2, r1
 8003d92:	d100      	bne.n	8003d96 <memmove+0x2a>
 8003d94:	bd10      	pop	{r4, pc}
 8003d96:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003d9a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8003d9e:	e7f7      	b.n	8003d90 <memmove+0x24>

08003da0 <__malloc_lock>:
 8003da0:	4801      	ldr	r0, [pc, #4]	; (8003da8 <__malloc_lock+0x8>)
 8003da2:	f7ff bf69 	b.w	8003c78 <__retarget_lock_acquire_recursive>
 8003da6:	bf00      	nop
 8003da8:	20000d20 	.word	0x20000d20

08003dac <__malloc_unlock>:
 8003dac:	4801      	ldr	r0, [pc, #4]	; (8003db4 <__malloc_unlock+0x8>)
 8003dae:	f7ff bf64 	b.w	8003c7a <__retarget_lock_release_recursive>
 8003db2:	bf00      	nop
 8003db4:	20000d20 	.word	0x20000d20

08003db8 <_free_r>:
 8003db8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8003dba:	2900      	cmp	r1, #0
 8003dbc:	d044      	beq.n	8003e48 <_free_r+0x90>
 8003dbe:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003dc2:	9001      	str	r0, [sp, #4]
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	f1a1 0404 	sub.w	r4, r1, #4
 8003dca:	bfb8      	it	lt
 8003dcc:	18e4      	addlt	r4, r4, r3
 8003dce:	f7ff ffe7 	bl	8003da0 <__malloc_lock>
 8003dd2:	4a1e      	ldr	r2, [pc, #120]	; (8003e4c <_free_r+0x94>)
 8003dd4:	9801      	ldr	r0, [sp, #4]
 8003dd6:	6813      	ldr	r3, [r2, #0]
 8003dd8:	b933      	cbnz	r3, 8003de8 <_free_r+0x30>
 8003dda:	6063      	str	r3, [r4, #4]
 8003ddc:	6014      	str	r4, [r2, #0]
 8003dde:	b003      	add	sp, #12
 8003de0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003de4:	f7ff bfe2 	b.w	8003dac <__malloc_unlock>
 8003de8:	42a3      	cmp	r3, r4
 8003dea:	d908      	bls.n	8003dfe <_free_r+0x46>
 8003dec:	6825      	ldr	r5, [r4, #0]
 8003dee:	1961      	adds	r1, r4, r5
 8003df0:	428b      	cmp	r3, r1
 8003df2:	bf01      	itttt	eq
 8003df4:	6819      	ldreq	r1, [r3, #0]
 8003df6:	685b      	ldreq	r3, [r3, #4]
 8003df8:	1949      	addeq	r1, r1, r5
 8003dfa:	6021      	streq	r1, [r4, #0]
 8003dfc:	e7ed      	b.n	8003dda <_free_r+0x22>
 8003dfe:	461a      	mov	r2, r3
 8003e00:	685b      	ldr	r3, [r3, #4]
 8003e02:	b10b      	cbz	r3, 8003e08 <_free_r+0x50>
 8003e04:	42a3      	cmp	r3, r4
 8003e06:	d9fa      	bls.n	8003dfe <_free_r+0x46>
 8003e08:	6811      	ldr	r1, [r2, #0]
 8003e0a:	1855      	adds	r5, r2, r1
 8003e0c:	42a5      	cmp	r5, r4
 8003e0e:	d10b      	bne.n	8003e28 <_free_r+0x70>
 8003e10:	6824      	ldr	r4, [r4, #0]
 8003e12:	4421      	add	r1, r4
 8003e14:	1854      	adds	r4, r2, r1
 8003e16:	42a3      	cmp	r3, r4
 8003e18:	6011      	str	r1, [r2, #0]
 8003e1a:	d1e0      	bne.n	8003dde <_free_r+0x26>
 8003e1c:	681c      	ldr	r4, [r3, #0]
 8003e1e:	685b      	ldr	r3, [r3, #4]
 8003e20:	6053      	str	r3, [r2, #4]
 8003e22:	440c      	add	r4, r1
 8003e24:	6014      	str	r4, [r2, #0]
 8003e26:	e7da      	b.n	8003dde <_free_r+0x26>
 8003e28:	d902      	bls.n	8003e30 <_free_r+0x78>
 8003e2a:	230c      	movs	r3, #12
 8003e2c:	6003      	str	r3, [r0, #0]
 8003e2e:	e7d6      	b.n	8003dde <_free_r+0x26>
 8003e30:	6825      	ldr	r5, [r4, #0]
 8003e32:	1961      	adds	r1, r4, r5
 8003e34:	428b      	cmp	r3, r1
 8003e36:	bf04      	itt	eq
 8003e38:	6819      	ldreq	r1, [r3, #0]
 8003e3a:	685b      	ldreq	r3, [r3, #4]
 8003e3c:	6063      	str	r3, [r4, #4]
 8003e3e:	bf04      	itt	eq
 8003e40:	1949      	addeq	r1, r1, r5
 8003e42:	6021      	streq	r1, [r4, #0]
 8003e44:	6054      	str	r4, [r2, #4]
 8003e46:	e7ca      	b.n	8003dde <_free_r+0x26>
 8003e48:	b003      	add	sp, #12
 8003e4a:	bd30      	pop	{r4, r5, pc}
 8003e4c:	20000d18 	.word	0x20000d18

08003e50 <_realloc_r>:
 8003e50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003e54:	4680      	mov	r8, r0
 8003e56:	4614      	mov	r4, r2
 8003e58:	460e      	mov	r6, r1
 8003e5a:	b921      	cbnz	r1, 8003e66 <_realloc_r+0x16>
 8003e5c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003e60:	4611      	mov	r1, r2
 8003e62:	f7fe bff9 	b.w	8002e58 <_malloc_r>
 8003e66:	b92a      	cbnz	r2, 8003e74 <_realloc_r+0x24>
 8003e68:	f7ff ffa6 	bl	8003db8 <_free_r>
 8003e6c:	4625      	mov	r5, r4
 8003e6e:	4628      	mov	r0, r5
 8003e70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003e74:	f001 f808 	bl	8004e88 <_malloc_usable_size_r>
 8003e78:	4284      	cmp	r4, r0
 8003e7a:	4607      	mov	r7, r0
 8003e7c:	d802      	bhi.n	8003e84 <_realloc_r+0x34>
 8003e7e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8003e82:	d812      	bhi.n	8003eaa <_realloc_r+0x5a>
 8003e84:	4621      	mov	r1, r4
 8003e86:	4640      	mov	r0, r8
 8003e88:	f7fe ffe6 	bl	8002e58 <_malloc_r>
 8003e8c:	4605      	mov	r5, r0
 8003e8e:	2800      	cmp	r0, #0
 8003e90:	d0ed      	beq.n	8003e6e <_realloc_r+0x1e>
 8003e92:	42bc      	cmp	r4, r7
 8003e94:	4622      	mov	r2, r4
 8003e96:	4631      	mov	r1, r6
 8003e98:	bf28      	it	cs
 8003e9a:	463a      	movcs	r2, r7
 8003e9c:	f7fe ffa6 	bl	8002dec <memcpy>
 8003ea0:	4631      	mov	r1, r6
 8003ea2:	4640      	mov	r0, r8
 8003ea4:	f7ff ff88 	bl	8003db8 <_free_r>
 8003ea8:	e7e1      	b.n	8003e6e <_realloc_r+0x1e>
 8003eaa:	4635      	mov	r5, r6
 8003eac:	e7df      	b.n	8003e6e <_realloc_r+0x1e>

08003eae <__ssputs_r>:
 8003eae:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003eb2:	688e      	ldr	r6, [r1, #8]
 8003eb4:	461f      	mov	r7, r3
 8003eb6:	42be      	cmp	r6, r7
 8003eb8:	680b      	ldr	r3, [r1, #0]
 8003eba:	4682      	mov	sl, r0
 8003ebc:	460c      	mov	r4, r1
 8003ebe:	4690      	mov	r8, r2
 8003ec0:	d82c      	bhi.n	8003f1c <__ssputs_r+0x6e>
 8003ec2:	898a      	ldrh	r2, [r1, #12]
 8003ec4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8003ec8:	d026      	beq.n	8003f18 <__ssputs_r+0x6a>
 8003eca:	6965      	ldr	r5, [r4, #20]
 8003ecc:	6909      	ldr	r1, [r1, #16]
 8003ece:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003ed2:	eba3 0901 	sub.w	r9, r3, r1
 8003ed6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003eda:	1c7b      	adds	r3, r7, #1
 8003edc:	444b      	add	r3, r9
 8003ede:	106d      	asrs	r5, r5, #1
 8003ee0:	429d      	cmp	r5, r3
 8003ee2:	bf38      	it	cc
 8003ee4:	461d      	movcc	r5, r3
 8003ee6:	0553      	lsls	r3, r2, #21
 8003ee8:	d527      	bpl.n	8003f3a <__ssputs_r+0x8c>
 8003eea:	4629      	mov	r1, r5
 8003eec:	f7fe ffb4 	bl	8002e58 <_malloc_r>
 8003ef0:	4606      	mov	r6, r0
 8003ef2:	b360      	cbz	r0, 8003f4e <__ssputs_r+0xa0>
 8003ef4:	6921      	ldr	r1, [r4, #16]
 8003ef6:	464a      	mov	r2, r9
 8003ef8:	f7fe ff78 	bl	8002dec <memcpy>
 8003efc:	89a3      	ldrh	r3, [r4, #12]
 8003efe:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8003f02:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003f06:	81a3      	strh	r3, [r4, #12]
 8003f08:	6126      	str	r6, [r4, #16]
 8003f0a:	6165      	str	r5, [r4, #20]
 8003f0c:	444e      	add	r6, r9
 8003f0e:	eba5 0509 	sub.w	r5, r5, r9
 8003f12:	6026      	str	r6, [r4, #0]
 8003f14:	60a5      	str	r5, [r4, #8]
 8003f16:	463e      	mov	r6, r7
 8003f18:	42be      	cmp	r6, r7
 8003f1a:	d900      	bls.n	8003f1e <__ssputs_r+0x70>
 8003f1c:	463e      	mov	r6, r7
 8003f1e:	6820      	ldr	r0, [r4, #0]
 8003f20:	4632      	mov	r2, r6
 8003f22:	4641      	mov	r1, r8
 8003f24:	f7ff ff22 	bl	8003d6c <memmove>
 8003f28:	68a3      	ldr	r3, [r4, #8]
 8003f2a:	1b9b      	subs	r3, r3, r6
 8003f2c:	60a3      	str	r3, [r4, #8]
 8003f2e:	6823      	ldr	r3, [r4, #0]
 8003f30:	4433      	add	r3, r6
 8003f32:	6023      	str	r3, [r4, #0]
 8003f34:	2000      	movs	r0, #0
 8003f36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003f3a:	462a      	mov	r2, r5
 8003f3c:	f7ff ff88 	bl	8003e50 <_realloc_r>
 8003f40:	4606      	mov	r6, r0
 8003f42:	2800      	cmp	r0, #0
 8003f44:	d1e0      	bne.n	8003f08 <__ssputs_r+0x5a>
 8003f46:	6921      	ldr	r1, [r4, #16]
 8003f48:	4650      	mov	r0, sl
 8003f4a:	f7ff ff35 	bl	8003db8 <_free_r>
 8003f4e:	230c      	movs	r3, #12
 8003f50:	f8ca 3000 	str.w	r3, [sl]
 8003f54:	89a3      	ldrh	r3, [r4, #12]
 8003f56:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003f5a:	81a3      	strh	r3, [r4, #12]
 8003f5c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003f60:	e7e9      	b.n	8003f36 <__ssputs_r+0x88>
	...

08003f64 <_svfiprintf_r>:
 8003f64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003f68:	4698      	mov	r8, r3
 8003f6a:	898b      	ldrh	r3, [r1, #12]
 8003f6c:	061b      	lsls	r3, r3, #24
 8003f6e:	b09d      	sub	sp, #116	; 0x74
 8003f70:	4607      	mov	r7, r0
 8003f72:	460d      	mov	r5, r1
 8003f74:	4614      	mov	r4, r2
 8003f76:	d50e      	bpl.n	8003f96 <_svfiprintf_r+0x32>
 8003f78:	690b      	ldr	r3, [r1, #16]
 8003f7a:	b963      	cbnz	r3, 8003f96 <_svfiprintf_r+0x32>
 8003f7c:	2140      	movs	r1, #64	; 0x40
 8003f7e:	f7fe ff6b 	bl	8002e58 <_malloc_r>
 8003f82:	6028      	str	r0, [r5, #0]
 8003f84:	6128      	str	r0, [r5, #16]
 8003f86:	b920      	cbnz	r0, 8003f92 <_svfiprintf_r+0x2e>
 8003f88:	230c      	movs	r3, #12
 8003f8a:	603b      	str	r3, [r7, #0]
 8003f8c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003f90:	e0d0      	b.n	8004134 <_svfiprintf_r+0x1d0>
 8003f92:	2340      	movs	r3, #64	; 0x40
 8003f94:	616b      	str	r3, [r5, #20]
 8003f96:	2300      	movs	r3, #0
 8003f98:	9309      	str	r3, [sp, #36]	; 0x24
 8003f9a:	2320      	movs	r3, #32
 8003f9c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003fa0:	f8cd 800c 	str.w	r8, [sp, #12]
 8003fa4:	2330      	movs	r3, #48	; 0x30
 8003fa6:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800414c <_svfiprintf_r+0x1e8>
 8003faa:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003fae:	f04f 0901 	mov.w	r9, #1
 8003fb2:	4623      	mov	r3, r4
 8003fb4:	469a      	mov	sl, r3
 8003fb6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003fba:	b10a      	cbz	r2, 8003fc0 <_svfiprintf_r+0x5c>
 8003fbc:	2a25      	cmp	r2, #37	; 0x25
 8003fbe:	d1f9      	bne.n	8003fb4 <_svfiprintf_r+0x50>
 8003fc0:	ebba 0b04 	subs.w	fp, sl, r4
 8003fc4:	d00b      	beq.n	8003fde <_svfiprintf_r+0x7a>
 8003fc6:	465b      	mov	r3, fp
 8003fc8:	4622      	mov	r2, r4
 8003fca:	4629      	mov	r1, r5
 8003fcc:	4638      	mov	r0, r7
 8003fce:	f7ff ff6e 	bl	8003eae <__ssputs_r>
 8003fd2:	3001      	adds	r0, #1
 8003fd4:	f000 80a9 	beq.w	800412a <_svfiprintf_r+0x1c6>
 8003fd8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003fda:	445a      	add	r2, fp
 8003fdc:	9209      	str	r2, [sp, #36]	; 0x24
 8003fde:	f89a 3000 	ldrb.w	r3, [sl]
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	f000 80a1 	beq.w	800412a <_svfiprintf_r+0x1c6>
 8003fe8:	2300      	movs	r3, #0
 8003fea:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003fee:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003ff2:	f10a 0a01 	add.w	sl, sl, #1
 8003ff6:	9304      	str	r3, [sp, #16]
 8003ff8:	9307      	str	r3, [sp, #28]
 8003ffa:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003ffe:	931a      	str	r3, [sp, #104]	; 0x68
 8004000:	4654      	mov	r4, sl
 8004002:	2205      	movs	r2, #5
 8004004:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004008:	4850      	ldr	r0, [pc, #320]	; (800414c <_svfiprintf_r+0x1e8>)
 800400a:	f7fc f8e1 	bl	80001d0 <memchr>
 800400e:	9a04      	ldr	r2, [sp, #16]
 8004010:	b9d8      	cbnz	r0, 800404a <_svfiprintf_r+0xe6>
 8004012:	06d0      	lsls	r0, r2, #27
 8004014:	bf44      	itt	mi
 8004016:	2320      	movmi	r3, #32
 8004018:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800401c:	0711      	lsls	r1, r2, #28
 800401e:	bf44      	itt	mi
 8004020:	232b      	movmi	r3, #43	; 0x2b
 8004022:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004026:	f89a 3000 	ldrb.w	r3, [sl]
 800402a:	2b2a      	cmp	r3, #42	; 0x2a
 800402c:	d015      	beq.n	800405a <_svfiprintf_r+0xf6>
 800402e:	9a07      	ldr	r2, [sp, #28]
 8004030:	4654      	mov	r4, sl
 8004032:	2000      	movs	r0, #0
 8004034:	f04f 0c0a 	mov.w	ip, #10
 8004038:	4621      	mov	r1, r4
 800403a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800403e:	3b30      	subs	r3, #48	; 0x30
 8004040:	2b09      	cmp	r3, #9
 8004042:	d94d      	bls.n	80040e0 <_svfiprintf_r+0x17c>
 8004044:	b1b0      	cbz	r0, 8004074 <_svfiprintf_r+0x110>
 8004046:	9207      	str	r2, [sp, #28]
 8004048:	e014      	b.n	8004074 <_svfiprintf_r+0x110>
 800404a:	eba0 0308 	sub.w	r3, r0, r8
 800404e:	fa09 f303 	lsl.w	r3, r9, r3
 8004052:	4313      	orrs	r3, r2
 8004054:	9304      	str	r3, [sp, #16]
 8004056:	46a2      	mov	sl, r4
 8004058:	e7d2      	b.n	8004000 <_svfiprintf_r+0x9c>
 800405a:	9b03      	ldr	r3, [sp, #12]
 800405c:	1d19      	adds	r1, r3, #4
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	9103      	str	r1, [sp, #12]
 8004062:	2b00      	cmp	r3, #0
 8004064:	bfbb      	ittet	lt
 8004066:	425b      	neglt	r3, r3
 8004068:	f042 0202 	orrlt.w	r2, r2, #2
 800406c:	9307      	strge	r3, [sp, #28]
 800406e:	9307      	strlt	r3, [sp, #28]
 8004070:	bfb8      	it	lt
 8004072:	9204      	strlt	r2, [sp, #16]
 8004074:	7823      	ldrb	r3, [r4, #0]
 8004076:	2b2e      	cmp	r3, #46	; 0x2e
 8004078:	d10c      	bne.n	8004094 <_svfiprintf_r+0x130>
 800407a:	7863      	ldrb	r3, [r4, #1]
 800407c:	2b2a      	cmp	r3, #42	; 0x2a
 800407e:	d134      	bne.n	80040ea <_svfiprintf_r+0x186>
 8004080:	9b03      	ldr	r3, [sp, #12]
 8004082:	1d1a      	adds	r2, r3, #4
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	9203      	str	r2, [sp, #12]
 8004088:	2b00      	cmp	r3, #0
 800408a:	bfb8      	it	lt
 800408c:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8004090:	3402      	adds	r4, #2
 8004092:	9305      	str	r3, [sp, #20]
 8004094:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800415c <_svfiprintf_r+0x1f8>
 8004098:	7821      	ldrb	r1, [r4, #0]
 800409a:	2203      	movs	r2, #3
 800409c:	4650      	mov	r0, sl
 800409e:	f7fc f897 	bl	80001d0 <memchr>
 80040a2:	b138      	cbz	r0, 80040b4 <_svfiprintf_r+0x150>
 80040a4:	9b04      	ldr	r3, [sp, #16]
 80040a6:	eba0 000a 	sub.w	r0, r0, sl
 80040aa:	2240      	movs	r2, #64	; 0x40
 80040ac:	4082      	lsls	r2, r0
 80040ae:	4313      	orrs	r3, r2
 80040b0:	3401      	adds	r4, #1
 80040b2:	9304      	str	r3, [sp, #16]
 80040b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80040b8:	4825      	ldr	r0, [pc, #148]	; (8004150 <_svfiprintf_r+0x1ec>)
 80040ba:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80040be:	2206      	movs	r2, #6
 80040c0:	f7fc f886 	bl	80001d0 <memchr>
 80040c4:	2800      	cmp	r0, #0
 80040c6:	d038      	beq.n	800413a <_svfiprintf_r+0x1d6>
 80040c8:	4b22      	ldr	r3, [pc, #136]	; (8004154 <_svfiprintf_r+0x1f0>)
 80040ca:	bb1b      	cbnz	r3, 8004114 <_svfiprintf_r+0x1b0>
 80040cc:	9b03      	ldr	r3, [sp, #12]
 80040ce:	3307      	adds	r3, #7
 80040d0:	f023 0307 	bic.w	r3, r3, #7
 80040d4:	3308      	adds	r3, #8
 80040d6:	9303      	str	r3, [sp, #12]
 80040d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80040da:	4433      	add	r3, r6
 80040dc:	9309      	str	r3, [sp, #36]	; 0x24
 80040de:	e768      	b.n	8003fb2 <_svfiprintf_r+0x4e>
 80040e0:	fb0c 3202 	mla	r2, ip, r2, r3
 80040e4:	460c      	mov	r4, r1
 80040e6:	2001      	movs	r0, #1
 80040e8:	e7a6      	b.n	8004038 <_svfiprintf_r+0xd4>
 80040ea:	2300      	movs	r3, #0
 80040ec:	3401      	adds	r4, #1
 80040ee:	9305      	str	r3, [sp, #20]
 80040f0:	4619      	mov	r1, r3
 80040f2:	f04f 0c0a 	mov.w	ip, #10
 80040f6:	4620      	mov	r0, r4
 80040f8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80040fc:	3a30      	subs	r2, #48	; 0x30
 80040fe:	2a09      	cmp	r2, #9
 8004100:	d903      	bls.n	800410a <_svfiprintf_r+0x1a6>
 8004102:	2b00      	cmp	r3, #0
 8004104:	d0c6      	beq.n	8004094 <_svfiprintf_r+0x130>
 8004106:	9105      	str	r1, [sp, #20]
 8004108:	e7c4      	b.n	8004094 <_svfiprintf_r+0x130>
 800410a:	fb0c 2101 	mla	r1, ip, r1, r2
 800410e:	4604      	mov	r4, r0
 8004110:	2301      	movs	r3, #1
 8004112:	e7f0      	b.n	80040f6 <_svfiprintf_r+0x192>
 8004114:	ab03      	add	r3, sp, #12
 8004116:	9300      	str	r3, [sp, #0]
 8004118:	462a      	mov	r2, r5
 800411a:	4b0f      	ldr	r3, [pc, #60]	; (8004158 <_svfiprintf_r+0x1f4>)
 800411c:	a904      	add	r1, sp, #16
 800411e:	4638      	mov	r0, r7
 8004120:	f3af 8000 	nop.w
 8004124:	1c42      	adds	r2, r0, #1
 8004126:	4606      	mov	r6, r0
 8004128:	d1d6      	bne.n	80040d8 <_svfiprintf_r+0x174>
 800412a:	89ab      	ldrh	r3, [r5, #12]
 800412c:	065b      	lsls	r3, r3, #25
 800412e:	f53f af2d 	bmi.w	8003f8c <_svfiprintf_r+0x28>
 8004132:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004134:	b01d      	add	sp, #116	; 0x74
 8004136:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800413a:	ab03      	add	r3, sp, #12
 800413c:	9300      	str	r3, [sp, #0]
 800413e:	462a      	mov	r2, r5
 8004140:	4b05      	ldr	r3, [pc, #20]	; (8004158 <_svfiprintf_r+0x1f4>)
 8004142:	a904      	add	r1, sp, #16
 8004144:	4638      	mov	r0, r7
 8004146:	f000 fa4b 	bl	80045e0 <_printf_i>
 800414a:	e7eb      	b.n	8004124 <_svfiprintf_r+0x1c0>
 800414c:	080054bc 	.word	0x080054bc
 8004150:	080054c6 	.word	0x080054c6
 8004154:	00000000 	.word	0x00000000
 8004158:	08003eaf 	.word	0x08003eaf
 800415c:	080054c2 	.word	0x080054c2

08004160 <_sungetc_r>:
 8004160:	b538      	push	{r3, r4, r5, lr}
 8004162:	1c4b      	adds	r3, r1, #1
 8004164:	4614      	mov	r4, r2
 8004166:	d103      	bne.n	8004170 <_sungetc_r+0x10>
 8004168:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 800416c:	4628      	mov	r0, r5
 800416e:	bd38      	pop	{r3, r4, r5, pc}
 8004170:	8993      	ldrh	r3, [r2, #12]
 8004172:	f023 0320 	bic.w	r3, r3, #32
 8004176:	8193      	strh	r3, [r2, #12]
 8004178:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800417a:	6852      	ldr	r2, [r2, #4]
 800417c:	b2cd      	uxtb	r5, r1
 800417e:	b18b      	cbz	r3, 80041a4 <_sungetc_r+0x44>
 8004180:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8004182:	4293      	cmp	r3, r2
 8004184:	dd08      	ble.n	8004198 <_sungetc_r+0x38>
 8004186:	6823      	ldr	r3, [r4, #0]
 8004188:	1e5a      	subs	r2, r3, #1
 800418a:	6022      	str	r2, [r4, #0]
 800418c:	f803 5c01 	strb.w	r5, [r3, #-1]
 8004190:	6863      	ldr	r3, [r4, #4]
 8004192:	3301      	adds	r3, #1
 8004194:	6063      	str	r3, [r4, #4]
 8004196:	e7e9      	b.n	800416c <_sungetc_r+0xc>
 8004198:	4621      	mov	r1, r4
 800419a:	f000 fe19 	bl	8004dd0 <__submore>
 800419e:	2800      	cmp	r0, #0
 80041a0:	d0f1      	beq.n	8004186 <_sungetc_r+0x26>
 80041a2:	e7e1      	b.n	8004168 <_sungetc_r+0x8>
 80041a4:	6921      	ldr	r1, [r4, #16]
 80041a6:	6823      	ldr	r3, [r4, #0]
 80041a8:	b151      	cbz	r1, 80041c0 <_sungetc_r+0x60>
 80041aa:	4299      	cmp	r1, r3
 80041ac:	d208      	bcs.n	80041c0 <_sungetc_r+0x60>
 80041ae:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 80041b2:	42a9      	cmp	r1, r5
 80041b4:	d104      	bne.n	80041c0 <_sungetc_r+0x60>
 80041b6:	3b01      	subs	r3, #1
 80041b8:	3201      	adds	r2, #1
 80041ba:	6023      	str	r3, [r4, #0]
 80041bc:	6062      	str	r2, [r4, #4]
 80041be:	e7d5      	b.n	800416c <_sungetc_r+0xc>
 80041c0:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 80041c4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80041c8:	6363      	str	r3, [r4, #52]	; 0x34
 80041ca:	2303      	movs	r3, #3
 80041cc:	63a3      	str	r3, [r4, #56]	; 0x38
 80041ce:	4623      	mov	r3, r4
 80041d0:	f803 5f46 	strb.w	r5, [r3, #70]!
 80041d4:	6023      	str	r3, [r4, #0]
 80041d6:	2301      	movs	r3, #1
 80041d8:	e7dc      	b.n	8004194 <_sungetc_r+0x34>

080041da <__ssrefill_r>:
 80041da:	b510      	push	{r4, lr}
 80041dc:	460c      	mov	r4, r1
 80041de:	6b49      	ldr	r1, [r1, #52]	; 0x34
 80041e0:	b169      	cbz	r1, 80041fe <__ssrefill_r+0x24>
 80041e2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80041e6:	4299      	cmp	r1, r3
 80041e8:	d001      	beq.n	80041ee <__ssrefill_r+0x14>
 80041ea:	f7ff fde5 	bl	8003db8 <_free_r>
 80041ee:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80041f0:	6063      	str	r3, [r4, #4]
 80041f2:	2000      	movs	r0, #0
 80041f4:	6360      	str	r0, [r4, #52]	; 0x34
 80041f6:	b113      	cbz	r3, 80041fe <__ssrefill_r+0x24>
 80041f8:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80041fa:	6023      	str	r3, [r4, #0]
 80041fc:	bd10      	pop	{r4, pc}
 80041fe:	6923      	ldr	r3, [r4, #16]
 8004200:	6023      	str	r3, [r4, #0]
 8004202:	2300      	movs	r3, #0
 8004204:	6063      	str	r3, [r4, #4]
 8004206:	89a3      	ldrh	r3, [r4, #12]
 8004208:	f043 0320 	orr.w	r3, r3, #32
 800420c:	81a3      	strh	r3, [r4, #12]
 800420e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004212:	e7f3      	b.n	80041fc <__ssrefill_r+0x22>

08004214 <__ssvfiscanf_r>:
 8004214:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004218:	460c      	mov	r4, r1
 800421a:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 800421e:	2100      	movs	r1, #0
 8004220:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 8004224:	49a6      	ldr	r1, [pc, #664]	; (80044c0 <__ssvfiscanf_r+0x2ac>)
 8004226:	91a0      	str	r1, [sp, #640]	; 0x280
 8004228:	f10d 0804 	add.w	r8, sp, #4
 800422c:	49a5      	ldr	r1, [pc, #660]	; (80044c4 <__ssvfiscanf_r+0x2b0>)
 800422e:	4fa6      	ldr	r7, [pc, #664]	; (80044c8 <__ssvfiscanf_r+0x2b4>)
 8004230:	f8df 9298 	ldr.w	r9, [pc, #664]	; 80044cc <__ssvfiscanf_r+0x2b8>
 8004234:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 8004238:	4606      	mov	r6, r0
 800423a:	91a1      	str	r1, [sp, #644]	; 0x284
 800423c:	9300      	str	r3, [sp, #0]
 800423e:	7813      	ldrb	r3, [r2, #0]
 8004240:	2b00      	cmp	r3, #0
 8004242:	f000 815a 	beq.w	80044fa <__ssvfiscanf_r+0x2e6>
 8004246:	5cf9      	ldrb	r1, [r7, r3]
 8004248:	f011 0108 	ands.w	r1, r1, #8
 800424c:	f102 0501 	add.w	r5, r2, #1
 8004250:	d019      	beq.n	8004286 <__ssvfiscanf_r+0x72>
 8004252:	6863      	ldr	r3, [r4, #4]
 8004254:	2b00      	cmp	r3, #0
 8004256:	dd0f      	ble.n	8004278 <__ssvfiscanf_r+0x64>
 8004258:	6823      	ldr	r3, [r4, #0]
 800425a:	781a      	ldrb	r2, [r3, #0]
 800425c:	5cba      	ldrb	r2, [r7, r2]
 800425e:	0712      	lsls	r2, r2, #28
 8004260:	d401      	bmi.n	8004266 <__ssvfiscanf_r+0x52>
 8004262:	462a      	mov	r2, r5
 8004264:	e7eb      	b.n	800423e <__ssvfiscanf_r+0x2a>
 8004266:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8004268:	3201      	adds	r2, #1
 800426a:	9245      	str	r2, [sp, #276]	; 0x114
 800426c:	6862      	ldr	r2, [r4, #4]
 800426e:	3301      	adds	r3, #1
 8004270:	3a01      	subs	r2, #1
 8004272:	6062      	str	r2, [r4, #4]
 8004274:	6023      	str	r3, [r4, #0]
 8004276:	e7ec      	b.n	8004252 <__ssvfiscanf_r+0x3e>
 8004278:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800427a:	4621      	mov	r1, r4
 800427c:	4630      	mov	r0, r6
 800427e:	4798      	blx	r3
 8004280:	2800      	cmp	r0, #0
 8004282:	d0e9      	beq.n	8004258 <__ssvfiscanf_r+0x44>
 8004284:	e7ed      	b.n	8004262 <__ssvfiscanf_r+0x4e>
 8004286:	2b25      	cmp	r3, #37	; 0x25
 8004288:	d012      	beq.n	80042b0 <__ssvfiscanf_r+0x9c>
 800428a:	469a      	mov	sl, r3
 800428c:	6863      	ldr	r3, [r4, #4]
 800428e:	2b00      	cmp	r3, #0
 8004290:	f340 8091 	ble.w	80043b6 <__ssvfiscanf_r+0x1a2>
 8004294:	6822      	ldr	r2, [r4, #0]
 8004296:	7813      	ldrb	r3, [r2, #0]
 8004298:	4553      	cmp	r3, sl
 800429a:	f040 812e 	bne.w	80044fa <__ssvfiscanf_r+0x2e6>
 800429e:	6863      	ldr	r3, [r4, #4]
 80042a0:	3b01      	subs	r3, #1
 80042a2:	6063      	str	r3, [r4, #4]
 80042a4:	9b45      	ldr	r3, [sp, #276]	; 0x114
 80042a6:	3201      	adds	r2, #1
 80042a8:	3301      	adds	r3, #1
 80042aa:	6022      	str	r2, [r4, #0]
 80042ac:	9345      	str	r3, [sp, #276]	; 0x114
 80042ae:	e7d8      	b.n	8004262 <__ssvfiscanf_r+0x4e>
 80042b0:	9141      	str	r1, [sp, #260]	; 0x104
 80042b2:	9143      	str	r1, [sp, #268]	; 0x10c
 80042b4:	7853      	ldrb	r3, [r2, #1]
 80042b6:	2b2a      	cmp	r3, #42	; 0x2a
 80042b8:	bf02      	ittt	eq
 80042ba:	2310      	moveq	r3, #16
 80042bc:	1c95      	addeq	r5, r2, #2
 80042be:	9341      	streq	r3, [sp, #260]	; 0x104
 80042c0:	220a      	movs	r2, #10
 80042c2:	46aa      	mov	sl, r5
 80042c4:	f81a 1b01 	ldrb.w	r1, [sl], #1
 80042c8:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 80042cc:	2b09      	cmp	r3, #9
 80042ce:	d91c      	bls.n	800430a <__ssvfiscanf_r+0xf6>
 80042d0:	487e      	ldr	r0, [pc, #504]	; (80044cc <__ssvfiscanf_r+0x2b8>)
 80042d2:	2203      	movs	r2, #3
 80042d4:	f7fb ff7c 	bl	80001d0 <memchr>
 80042d8:	b138      	cbz	r0, 80042ea <__ssvfiscanf_r+0xd6>
 80042da:	9a41      	ldr	r2, [sp, #260]	; 0x104
 80042dc:	eba0 0009 	sub.w	r0, r0, r9
 80042e0:	2301      	movs	r3, #1
 80042e2:	4083      	lsls	r3, r0
 80042e4:	4313      	orrs	r3, r2
 80042e6:	9341      	str	r3, [sp, #260]	; 0x104
 80042e8:	4655      	mov	r5, sl
 80042ea:	f815 3b01 	ldrb.w	r3, [r5], #1
 80042ee:	2b78      	cmp	r3, #120	; 0x78
 80042f0:	d806      	bhi.n	8004300 <__ssvfiscanf_r+0xec>
 80042f2:	2b57      	cmp	r3, #87	; 0x57
 80042f4:	d810      	bhi.n	8004318 <__ssvfiscanf_r+0x104>
 80042f6:	2b25      	cmp	r3, #37	; 0x25
 80042f8:	d0c7      	beq.n	800428a <__ssvfiscanf_r+0x76>
 80042fa:	d857      	bhi.n	80043ac <__ssvfiscanf_r+0x198>
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d065      	beq.n	80043cc <__ssvfiscanf_r+0x1b8>
 8004300:	2303      	movs	r3, #3
 8004302:	9347      	str	r3, [sp, #284]	; 0x11c
 8004304:	230a      	movs	r3, #10
 8004306:	9342      	str	r3, [sp, #264]	; 0x108
 8004308:	e076      	b.n	80043f8 <__ssvfiscanf_r+0x1e4>
 800430a:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800430c:	fb02 1103 	mla	r1, r2, r3, r1
 8004310:	3930      	subs	r1, #48	; 0x30
 8004312:	9143      	str	r1, [sp, #268]	; 0x10c
 8004314:	4655      	mov	r5, sl
 8004316:	e7d4      	b.n	80042c2 <__ssvfiscanf_r+0xae>
 8004318:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 800431c:	2a20      	cmp	r2, #32
 800431e:	d8ef      	bhi.n	8004300 <__ssvfiscanf_r+0xec>
 8004320:	a101      	add	r1, pc, #4	; (adr r1, 8004328 <__ssvfiscanf_r+0x114>)
 8004322:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8004326:	bf00      	nop
 8004328:	080043db 	.word	0x080043db
 800432c:	08004301 	.word	0x08004301
 8004330:	08004301 	.word	0x08004301
 8004334:	08004439 	.word	0x08004439
 8004338:	08004301 	.word	0x08004301
 800433c:	08004301 	.word	0x08004301
 8004340:	08004301 	.word	0x08004301
 8004344:	08004301 	.word	0x08004301
 8004348:	08004301 	.word	0x08004301
 800434c:	08004301 	.word	0x08004301
 8004350:	08004301 	.word	0x08004301
 8004354:	0800444f 	.word	0x0800444f
 8004358:	08004435 	.word	0x08004435
 800435c:	080043b3 	.word	0x080043b3
 8004360:	080043b3 	.word	0x080043b3
 8004364:	080043b3 	.word	0x080043b3
 8004368:	08004301 	.word	0x08004301
 800436c:	080043f1 	.word	0x080043f1
 8004370:	08004301 	.word	0x08004301
 8004374:	08004301 	.word	0x08004301
 8004378:	08004301 	.word	0x08004301
 800437c:	08004301 	.word	0x08004301
 8004380:	0800445f 	.word	0x0800445f
 8004384:	0800442d 	.word	0x0800442d
 8004388:	080043d3 	.word	0x080043d3
 800438c:	08004301 	.word	0x08004301
 8004390:	08004301 	.word	0x08004301
 8004394:	0800445b 	.word	0x0800445b
 8004398:	08004301 	.word	0x08004301
 800439c:	08004435 	.word	0x08004435
 80043a0:	08004301 	.word	0x08004301
 80043a4:	08004301 	.word	0x08004301
 80043a8:	080043db 	.word	0x080043db
 80043ac:	3b45      	subs	r3, #69	; 0x45
 80043ae:	2b02      	cmp	r3, #2
 80043b0:	d8a6      	bhi.n	8004300 <__ssvfiscanf_r+0xec>
 80043b2:	2305      	movs	r3, #5
 80043b4:	e01f      	b.n	80043f6 <__ssvfiscanf_r+0x1e2>
 80043b6:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80043b8:	4621      	mov	r1, r4
 80043ba:	4630      	mov	r0, r6
 80043bc:	4798      	blx	r3
 80043be:	2800      	cmp	r0, #0
 80043c0:	f43f af68 	beq.w	8004294 <__ssvfiscanf_r+0x80>
 80043c4:	9844      	ldr	r0, [sp, #272]	; 0x110
 80043c6:	2800      	cmp	r0, #0
 80043c8:	f040 808d 	bne.w	80044e6 <__ssvfiscanf_r+0x2d2>
 80043cc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80043d0:	e08f      	b.n	80044f2 <__ssvfiscanf_r+0x2de>
 80043d2:	9a41      	ldr	r2, [sp, #260]	; 0x104
 80043d4:	f042 0220 	orr.w	r2, r2, #32
 80043d8:	9241      	str	r2, [sp, #260]	; 0x104
 80043da:	9a41      	ldr	r2, [sp, #260]	; 0x104
 80043dc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80043e0:	9241      	str	r2, [sp, #260]	; 0x104
 80043e2:	2210      	movs	r2, #16
 80043e4:	2b6f      	cmp	r3, #111	; 0x6f
 80043e6:	9242      	str	r2, [sp, #264]	; 0x108
 80043e8:	bf34      	ite	cc
 80043ea:	2303      	movcc	r3, #3
 80043ec:	2304      	movcs	r3, #4
 80043ee:	e002      	b.n	80043f6 <__ssvfiscanf_r+0x1e2>
 80043f0:	2300      	movs	r3, #0
 80043f2:	9342      	str	r3, [sp, #264]	; 0x108
 80043f4:	2303      	movs	r3, #3
 80043f6:	9347      	str	r3, [sp, #284]	; 0x11c
 80043f8:	6863      	ldr	r3, [r4, #4]
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	dd3d      	ble.n	800447a <__ssvfiscanf_r+0x266>
 80043fe:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8004400:	0659      	lsls	r1, r3, #25
 8004402:	d404      	bmi.n	800440e <__ssvfiscanf_r+0x1fa>
 8004404:	6823      	ldr	r3, [r4, #0]
 8004406:	781a      	ldrb	r2, [r3, #0]
 8004408:	5cba      	ldrb	r2, [r7, r2]
 800440a:	0712      	lsls	r2, r2, #28
 800440c:	d43c      	bmi.n	8004488 <__ssvfiscanf_r+0x274>
 800440e:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 8004410:	2b02      	cmp	r3, #2
 8004412:	dc4b      	bgt.n	80044ac <__ssvfiscanf_r+0x298>
 8004414:	466b      	mov	r3, sp
 8004416:	4622      	mov	r2, r4
 8004418:	a941      	add	r1, sp, #260	; 0x104
 800441a:	4630      	mov	r0, r6
 800441c:	f000 fa02 	bl	8004824 <_scanf_chars>
 8004420:	2801      	cmp	r0, #1
 8004422:	d06a      	beq.n	80044fa <__ssvfiscanf_r+0x2e6>
 8004424:	2802      	cmp	r0, #2
 8004426:	f47f af1c 	bne.w	8004262 <__ssvfiscanf_r+0x4e>
 800442a:	e7cb      	b.n	80043c4 <__ssvfiscanf_r+0x1b0>
 800442c:	2308      	movs	r3, #8
 800442e:	9342      	str	r3, [sp, #264]	; 0x108
 8004430:	2304      	movs	r3, #4
 8004432:	e7e0      	b.n	80043f6 <__ssvfiscanf_r+0x1e2>
 8004434:	220a      	movs	r2, #10
 8004436:	e7d5      	b.n	80043e4 <__ssvfiscanf_r+0x1d0>
 8004438:	4629      	mov	r1, r5
 800443a:	4640      	mov	r0, r8
 800443c:	f000 fb52 	bl	8004ae4 <__sccl>
 8004440:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8004442:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004446:	9341      	str	r3, [sp, #260]	; 0x104
 8004448:	4605      	mov	r5, r0
 800444a:	2301      	movs	r3, #1
 800444c:	e7d3      	b.n	80043f6 <__ssvfiscanf_r+0x1e2>
 800444e:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8004450:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004454:	9341      	str	r3, [sp, #260]	; 0x104
 8004456:	2300      	movs	r3, #0
 8004458:	e7cd      	b.n	80043f6 <__ssvfiscanf_r+0x1e2>
 800445a:	2302      	movs	r3, #2
 800445c:	e7cb      	b.n	80043f6 <__ssvfiscanf_r+0x1e2>
 800445e:	9841      	ldr	r0, [sp, #260]	; 0x104
 8004460:	06c3      	lsls	r3, r0, #27
 8004462:	f53f aefe 	bmi.w	8004262 <__ssvfiscanf_r+0x4e>
 8004466:	9b00      	ldr	r3, [sp, #0]
 8004468:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800446a:	1d19      	adds	r1, r3, #4
 800446c:	9100      	str	r1, [sp, #0]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	07c0      	lsls	r0, r0, #31
 8004472:	bf4c      	ite	mi
 8004474:	801a      	strhmi	r2, [r3, #0]
 8004476:	601a      	strpl	r2, [r3, #0]
 8004478:	e6f3      	b.n	8004262 <__ssvfiscanf_r+0x4e>
 800447a:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800447c:	4621      	mov	r1, r4
 800447e:	4630      	mov	r0, r6
 8004480:	4798      	blx	r3
 8004482:	2800      	cmp	r0, #0
 8004484:	d0bb      	beq.n	80043fe <__ssvfiscanf_r+0x1ea>
 8004486:	e79d      	b.n	80043c4 <__ssvfiscanf_r+0x1b0>
 8004488:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800448a:	3201      	adds	r2, #1
 800448c:	9245      	str	r2, [sp, #276]	; 0x114
 800448e:	6862      	ldr	r2, [r4, #4]
 8004490:	3a01      	subs	r2, #1
 8004492:	2a00      	cmp	r2, #0
 8004494:	6062      	str	r2, [r4, #4]
 8004496:	dd02      	ble.n	800449e <__ssvfiscanf_r+0x28a>
 8004498:	3301      	adds	r3, #1
 800449a:	6023      	str	r3, [r4, #0]
 800449c:	e7b2      	b.n	8004404 <__ssvfiscanf_r+0x1f0>
 800449e:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80044a0:	4621      	mov	r1, r4
 80044a2:	4630      	mov	r0, r6
 80044a4:	4798      	blx	r3
 80044a6:	2800      	cmp	r0, #0
 80044a8:	d0ac      	beq.n	8004404 <__ssvfiscanf_r+0x1f0>
 80044aa:	e78b      	b.n	80043c4 <__ssvfiscanf_r+0x1b0>
 80044ac:	2b04      	cmp	r3, #4
 80044ae:	dc0f      	bgt.n	80044d0 <__ssvfiscanf_r+0x2bc>
 80044b0:	466b      	mov	r3, sp
 80044b2:	4622      	mov	r2, r4
 80044b4:	a941      	add	r1, sp, #260	; 0x104
 80044b6:	4630      	mov	r0, r6
 80044b8:	f000 fa0e 	bl	80048d8 <_scanf_i>
 80044bc:	e7b0      	b.n	8004420 <__ssvfiscanf_r+0x20c>
 80044be:	bf00      	nop
 80044c0:	08004161 	.word	0x08004161
 80044c4:	080041db 	.word	0x080041db
 80044c8:	08005c02 	.word	0x08005c02
 80044cc:	080054c2 	.word	0x080054c2
 80044d0:	4b0b      	ldr	r3, [pc, #44]	; (8004500 <__ssvfiscanf_r+0x2ec>)
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	f43f aec5 	beq.w	8004262 <__ssvfiscanf_r+0x4e>
 80044d8:	466b      	mov	r3, sp
 80044da:	4622      	mov	r2, r4
 80044dc:	a941      	add	r1, sp, #260	; 0x104
 80044de:	4630      	mov	r0, r6
 80044e0:	f3af 8000 	nop.w
 80044e4:	e79c      	b.n	8004420 <__ssvfiscanf_r+0x20c>
 80044e6:	89a3      	ldrh	r3, [r4, #12]
 80044e8:	f013 0f40 	tst.w	r3, #64	; 0x40
 80044ec:	bf18      	it	ne
 80044ee:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80044f2:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 80044f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80044fa:	9844      	ldr	r0, [sp, #272]	; 0x110
 80044fc:	e7f9      	b.n	80044f2 <__ssvfiscanf_r+0x2de>
 80044fe:	bf00      	nop
 8004500:	00000000 	.word	0x00000000

08004504 <_printf_common>:
 8004504:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004508:	4616      	mov	r6, r2
 800450a:	4699      	mov	r9, r3
 800450c:	688a      	ldr	r2, [r1, #8]
 800450e:	690b      	ldr	r3, [r1, #16]
 8004510:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004514:	4293      	cmp	r3, r2
 8004516:	bfb8      	it	lt
 8004518:	4613      	movlt	r3, r2
 800451a:	6033      	str	r3, [r6, #0]
 800451c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004520:	4607      	mov	r7, r0
 8004522:	460c      	mov	r4, r1
 8004524:	b10a      	cbz	r2, 800452a <_printf_common+0x26>
 8004526:	3301      	adds	r3, #1
 8004528:	6033      	str	r3, [r6, #0]
 800452a:	6823      	ldr	r3, [r4, #0]
 800452c:	0699      	lsls	r1, r3, #26
 800452e:	bf42      	ittt	mi
 8004530:	6833      	ldrmi	r3, [r6, #0]
 8004532:	3302      	addmi	r3, #2
 8004534:	6033      	strmi	r3, [r6, #0]
 8004536:	6825      	ldr	r5, [r4, #0]
 8004538:	f015 0506 	ands.w	r5, r5, #6
 800453c:	d106      	bne.n	800454c <_printf_common+0x48>
 800453e:	f104 0a19 	add.w	sl, r4, #25
 8004542:	68e3      	ldr	r3, [r4, #12]
 8004544:	6832      	ldr	r2, [r6, #0]
 8004546:	1a9b      	subs	r3, r3, r2
 8004548:	42ab      	cmp	r3, r5
 800454a:	dc26      	bgt.n	800459a <_printf_common+0x96>
 800454c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004550:	1e13      	subs	r3, r2, #0
 8004552:	6822      	ldr	r2, [r4, #0]
 8004554:	bf18      	it	ne
 8004556:	2301      	movne	r3, #1
 8004558:	0692      	lsls	r2, r2, #26
 800455a:	d42b      	bmi.n	80045b4 <_printf_common+0xb0>
 800455c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004560:	4649      	mov	r1, r9
 8004562:	4638      	mov	r0, r7
 8004564:	47c0      	blx	r8
 8004566:	3001      	adds	r0, #1
 8004568:	d01e      	beq.n	80045a8 <_printf_common+0xa4>
 800456a:	6823      	ldr	r3, [r4, #0]
 800456c:	6922      	ldr	r2, [r4, #16]
 800456e:	f003 0306 	and.w	r3, r3, #6
 8004572:	2b04      	cmp	r3, #4
 8004574:	bf02      	ittt	eq
 8004576:	68e5      	ldreq	r5, [r4, #12]
 8004578:	6833      	ldreq	r3, [r6, #0]
 800457a:	1aed      	subeq	r5, r5, r3
 800457c:	68a3      	ldr	r3, [r4, #8]
 800457e:	bf0c      	ite	eq
 8004580:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004584:	2500      	movne	r5, #0
 8004586:	4293      	cmp	r3, r2
 8004588:	bfc4      	itt	gt
 800458a:	1a9b      	subgt	r3, r3, r2
 800458c:	18ed      	addgt	r5, r5, r3
 800458e:	2600      	movs	r6, #0
 8004590:	341a      	adds	r4, #26
 8004592:	42b5      	cmp	r5, r6
 8004594:	d11a      	bne.n	80045cc <_printf_common+0xc8>
 8004596:	2000      	movs	r0, #0
 8004598:	e008      	b.n	80045ac <_printf_common+0xa8>
 800459a:	2301      	movs	r3, #1
 800459c:	4652      	mov	r2, sl
 800459e:	4649      	mov	r1, r9
 80045a0:	4638      	mov	r0, r7
 80045a2:	47c0      	blx	r8
 80045a4:	3001      	adds	r0, #1
 80045a6:	d103      	bne.n	80045b0 <_printf_common+0xac>
 80045a8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80045ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80045b0:	3501      	adds	r5, #1
 80045b2:	e7c6      	b.n	8004542 <_printf_common+0x3e>
 80045b4:	18e1      	adds	r1, r4, r3
 80045b6:	1c5a      	adds	r2, r3, #1
 80045b8:	2030      	movs	r0, #48	; 0x30
 80045ba:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80045be:	4422      	add	r2, r4
 80045c0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80045c4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80045c8:	3302      	adds	r3, #2
 80045ca:	e7c7      	b.n	800455c <_printf_common+0x58>
 80045cc:	2301      	movs	r3, #1
 80045ce:	4622      	mov	r2, r4
 80045d0:	4649      	mov	r1, r9
 80045d2:	4638      	mov	r0, r7
 80045d4:	47c0      	blx	r8
 80045d6:	3001      	adds	r0, #1
 80045d8:	d0e6      	beq.n	80045a8 <_printf_common+0xa4>
 80045da:	3601      	adds	r6, #1
 80045dc:	e7d9      	b.n	8004592 <_printf_common+0x8e>
	...

080045e0 <_printf_i>:
 80045e0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80045e4:	7e0f      	ldrb	r7, [r1, #24]
 80045e6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80045e8:	2f78      	cmp	r7, #120	; 0x78
 80045ea:	4691      	mov	r9, r2
 80045ec:	4680      	mov	r8, r0
 80045ee:	460c      	mov	r4, r1
 80045f0:	469a      	mov	sl, r3
 80045f2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80045f6:	d807      	bhi.n	8004608 <_printf_i+0x28>
 80045f8:	2f62      	cmp	r7, #98	; 0x62
 80045fa:	d80a      	bhi.n	8004612 <_printf_i+0x32>
 80045fc:	2f00      	cmp	r7, #0
 80045fe:	f000 80d4 	beq.w	80047aa <_printf_i+0x1ca>
 8004602:	2f58      	cmp	r7, #88	; 0x58
 8004604:	f000 80c0 	beq.w	8004788 <_printf_i+0x1a8>
 8004608:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800460c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004610:	e03a      	b.n	8004688 <_printf_i+0xa8>
 8004612:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004616:	2b15      	cmp	r3, #21
 8004618:	d8f6      	bhi.n	8004608 <_printf_i+0x28>
 800461a:	a101      	add	r1, pc, #4	; (adr r1, 8004620 <_printf_i+0x40>)
 800461c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004620:	08004679 	.word	0x08004679
 8004624:	0800468d 	.word	0x0800468d
 8004628:	08004609 	.word	0x08004609
 800462c:	08004609 	.word	0x08004609
 8004630:	08004609 	.word	0x08004609
 8004634:	08004609 	.word	0x08004609
 8004638:	0800468d 	.word	0x0800468d
 800463c:	08004609 	.word	0x08004609
 8004640:	08004609 	.word	0x08004609
 8004644:	08004609 	.word	0x08004609
 8004648:	08004609 	.word	0x08004609
 800464c:	08004791 	.word	0x08004791
 8004650:	080046b9 	.word	0x080046b9
 8004654:	0800474b 	.word	0x0800474b
 8004658:	08004609 	.word	0x08004609
 800465c:	08004609 	.word	0x08004609
 8004660:	080047b3 	.word	0x080047b3
 8004664:	08004609 	.word	0x08004609
 8004668:	080046b9 	.word	0x080046b9
 800466c:	08004609 	.word	0x08004609
 8004670:	08004609 	.word	0x08004609
 8004674:	08004753 	.word	0x08004753
 8004678:	682b      	ldr	r3, [r5, #0]
 800467a:	1d1a      	adds	r2, r3, #4
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	602a      	str	r2, [r5, #0]
 8004680:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004684:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004688:	2301      	movs	r3, #1
 800468a:	e09f      	b.n	80047cc <_printf_i+0x1ec>
 800468c:	6820      	ldr	r0, [r4, #0]
 800468e:	682b      	ldr	r3, [r5, #0]
 8004690:	0607      	lsls	r7, r0, #24
 8004692:	f103 0104 	add.w	r1, r3, #4
 8004696:	6029      	str	r1, [r5, #0]
 8004698:	d501      	bpl.n	800469e <_printf_i+0xbe>
 800469a:	681e      	ldr	r6, [r3, #0]
 800469c:	e003      	b.n	80046a6 <_printf_i+0xc6>
 800469e:	0646      	lsls	r6, r0, #25
 80046a0:	d5fb      	bpl.n	800469a <_printf_i+0xba>
 80046a2:	f9b3 6000 	ldrsh.w	r6, [r3]
 80046a6:	2e00      	cmp	r6, #0
 80046a8:	da03      	bge.n	80046b2 <_printf_i+0xd2>
 80046aa:	232d      	movs	r3, #45	; 0x2d
 80046ac:	4276      	negs	r6, r6
 80046ae:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80046b2:	485a      	ldr	r0, [pc, #360]	; (800481c <_printf_i+0x23c>)
 80046b4:	230a      	movs	r3, #10
 80046b6:	e012      	b.n	80046de <_printf_i+0xfe>
 80046b8:	682b      	ldr	r3, [r5, #0]
 80046ba:	6820      	ldr	r0, [r4, #0]
 80046bc:	1d19      	adds	r1, r3, #4
 80046be:	6029      	str	r1, [r5, #0]
 80046c0:	0605      	lsls	r5, r0, #24
 80046c2:	d501      	bpl.n	80046c8 <_printf_i+0xe8>
 80046c4:	681e      	ldr	r6, [r3, #0]
 80046c6:	e002      	b.n	80046ce <_printf_i+0xee>
 80046c8:	0641      	lsls	r1, r0, #25
 80046ca:	d5fb      	bpl.n	80046c4 <_printf_i+0xe4>
 80046cc:	881e      	ldrh	r6, [r3, #0]
 80046ce:	4853      	ldr	r0, [pc, #332]	; (800481c <_printf_i+0x23c>)
 80046d0:	2f6f      	cmp	r7, #111	; 0x6f
 80046d2:	bf0c      	ite	eq
 80046d4:	2308      	moveq	r3, #8
 80046d6:	230a      	movne	r3, #10
 80046d8:	2100      	movs	r1, #0
 80046da:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80046de:	6865      	ldr	r5, [r4, #4]
 80046e0:	60a5      	str	r5, [r4, #8]
 80046e2:	2d00      	cmp	r5, #0
 80046e4:	bfa2      	ittt	ge
 80046e6:	6821      	ldrge	r1, [r4, #0]
 80046e8:	f021 0104 	bicge.w	r1, r1, #4
 80046ec:	6021      	strge	r1, [r4, #0]
 80046ee:	b90e      	cbnz	r6, 80046f4 <_printf_i+0x114>
 80046f0:	2d00      	cmp	r5, #0
 80046f2:	d04b      	beq.n	800478c <_printf_i+0x1ac>
 80046f4:	4615      	mov	r5, r2
 80046f6:	fbb6 f1f3 	udiv	r1, r6, r3
 80046fa:	fb03 6711 	mls	r7, r3, r1, r6
 80046fe:	5dc7      	ldrb	r7, [r0, r7]
 8004700:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004704:	4637      	mov	r7, r6
 8004706:	42bb      	cmp	r3, r7
 8004708:	460e      	mov	r6, r1
 800470a:	d9f4      	bls.n	80046f6 <_printf_i+0x116>
 800470c:	2b08      	cmp	r3, #8
 800470e:	d10b      	bne.n	8004728 <_printf_i+0x148>
 8004710:	6823      	ldr	r3, [r4, #0]
 8004712:	07de      	lsls	r6, r3, #31
 8004714:	d508      	bpl.n	8004728 <_printf_i+0x148>
 8004716:	6923      	ldr	r3, [r4, #16]
 8004718:	6861      	ldr	r1, [r4, #4]
 800471a:	4299      	cmp	r1, r3
 800471c:	bfde      	ittt	le
 800471e:	2330      	movle	r3, #48	; 0x30
 8004720:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004724:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8004728:	1b52      	subs	r2, r2, r5
 800472a:	6122      	str	r2, [r4, #16]
 800472c:	f8cd a000 	str.w	sl, [sp]
 8004730:	464b      	mov	r3, r9
 8004732:	aa03      	add	r2, sp, #12
 8004734:	4621      	mov	r1, r4
 8004736:	4640      	mov	r0, r8
 8004738:	f7ff fee4 	bl	8004504 <_printf_common>
 800473c:	3001      	adds	r0, #1
 800473e:	d14a      	bne.n	80047d6 <_printf_i+0x1f6>
 8004740:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004744:	b004      	add	sp, #16
 8004746:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800474a:	6823      	ldr	r3, [r4, #0]
 800474c:	f043 0320 	orr.w	r3, r3, #32
 8004750:	6023      	str	r3, [r4, #0]
 8004752:	4833      	ldr	r0, [pc, #204]	; (8004820 <_printf_i+0x240>)
 8004754:	2778      	movs	r7, #120	; 0x78
 8004756:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800475a:	6823      	ldr	r3, [r4, #0]
 800475c:	6829      	ldr	r1, [r5, #0]
 800475e:	061f      	lsls	r7, r3, #24
 8004760:	f851 6b04 	ldr.w	r6, [r1], #4
 8004764:	d402      	bmi.n	800476c <_printf_i+0x18c>
 8004766:	065f      	lsls	r7, r3, #25
 8004768:	bf48      	it	mi
 800476a:	b2b6      	uxthmi	r6, r6
 800476c:	07df      	lsls	r7, r3, #31
 800476e:	bf48      	it	mi
 8004770:	f043 0320 	orrmi.w	r3, r3, #32
 8004774:	6029      	str	r1, [r5, #0]
 8004776:	bf48      	it	mi
 8004778:	6023      	strmi	r3, [r4, #0]
 800477a:	b91e      	cbnz	r6, 8004784 <_printf_i+0x1a4>
 800477c:	6823      	ldr	r3, [r4, #0]
 800477e:	f023 0320 	bic.w	r3, r3, #32
 8004782:	6023      	str	r3, [r4, #0]
 8004784:	2310      	movs	r3, #16
 8004786:	e7a7      	b.n	80046d8 <_printf_i+0xf8>
 8004788:	4824      	ldr	r0, [pc, #144]	; (800481c <_printf_i+0x23c>)
 800478a:	e7e4      	b.n	8004756 <_printf_i+0x176>
 800478c:	4615      	mov	r5, r2
 800478e:	e7bd      	b.n	800470c <_printf_i+0x12c>
 8004790:	682b      	ldr	r3, [r5, #0]
 8004792:	6826      	ldr	r6, [r4, #0]
 8004794:	6961      	ldr	r1, [r4, #20]
 8004796:	1d18      	adds	r0, r3, #4
 8004798:	6028      	str	r0, [r5, #0]
 800479a:	0635      	lsls	r5, r6, #24
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	d501      	bpl.n	80047a4 <_printf_i+0x1c4>
 80047a0:	6019      	str	r1, [r3, #0]
 80047a2:	e002      	b.n	80047aa <_printf_i+0x1ca>
 80047a4:	0670      	lsls	r0, r6, #25
 80047a6:	d5fb      	bpl.n	80047a0 <_printf_i+0x1c0>
 80047a8:	8019      	strh	r1, [r3, #0]
 80047aa:	2300      	movs	r3, #0
 80047ac:	6123      	str	r3, [r4, #16]
 80047ae:	4615      	mov	r5, r2
 80047b0:	e7bc      	b.n	800472c <_printf_i+0x14c>
 80047b2:	682b      	ldr	r3, [r5, #0]
 80047b4:	1d1a      	adds	r2, r3, #4
 80047b6:	602a      	str	r2, [r5, #0]
 80047b8:	681d      	ldr	r5, [r3, #0]
 80047ba:	6862      	ldr	r2, [r4, #4]
 80047bc:	2100      	movs	r1, #0
 80047be:	4628      	mov	r0, r5
 80047c0:	f7fb fd06 	bl	80001d0 <memchr>
 80047c4:	b108      	cbz	r0, 80047ca <_printf_i+0x1ea>
 80047c6:	1b40      	subs	r0, r0, r5
 80047c8:	6060      	str	r0, [r4, #4]
 80047ca:	6863      	ldr	r3, [r4, #4]
 80047cc:	6123      	str	r3, [r4, #16]
 80047ce:	2300      	movs	r3, #0
 80047d0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80047d4:	e7aa      	b.n	800472c <_printf_i+0x14c>
 80047d6:	6923      	ldr	r3, [r4, #16]
 80047d8:	462a      	mov	r2, r5
 80047da:	4649      	mov	r1, r9
 80047dc:	4640      	mov	r0, r8
 80047de:	47d0      	blx	sl
 80047e0:	3001      	adds	r0, #1
 80047e2:	d0ad      	beq.n	8004740 <_printf_i+0x160>
 80047e4:	6823      	ldr	r3, [r4, #0]
 80047e6:	079b      	lsls	r3, r3, #30
 80047e8:	d413      	bmi.n	8004812 <_printf_i+0x232>
 80047ea:	68e0      	ldr	r0, [r4, #12]
 80047ec:	9b03      	ldr	r3, [sp, #12]
 80047ee:	4298      	cmp	r0, r3
 80047f0:	bfb8      	it	lt
 80047f2:	4618      	movlt	r0, r3
 80047f4:	e7a6      	b.n	8004744 <_printf_i+0x164>
 80047f6:	2301      	movs	r3, #1
 80047f8:	4632      	mov	r2, r6
 80047fa:	4649      	mov	r1, r9
 80047fc:	4640      	mov	r0, r8
 80047fe:	47d0      	blx	sl
 8004800:	3001      	adds	r0, #1
 8004802:	d09d      	beq.n	8004740 <_printf_i+0x160>
 8004804:	3501      	adds	r5, #1
 8004806:	68e3      	ldr	r3, [r4, #12]
 8004808:	9903      	ldr	r1, [sp, #12]
 800480a:	1a5b      	subs	r3, r3, r1
 800480c:	42ab      	cmp	r3, r5
 800480e:	dcf2      	bgt.n	80047f6 <_printf_i+0x216>
 8004810:	e7eb      	b.n	80047ea <_printf_i+0x20a>
 8004812:	2500      	movs	r5, #0
 8004814:	f104 0619 	add.w	r6, r4, #25
 8004818:	e7f5      	b.n	8004806 <_printf_i+0x226>
 800481a:	bf00      	nop
 800481c:	08005bc4 	.word	0x08005bc4
 8004820:	08005bd5 	.word	0x08005bd5

08004824 <_scanf_chars>:
 8004824:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004828:	4615      	mov	r5, r2
 800482a:	688a      	ldr	r2, [r1, #8]
 800482c:	4680      	mov	r8, r0
 800482e:	460c      	mov	r4, r1
 8004830:	b932      	cbnz	r2, 8004840 <_scanf_chars+0x1c>
 8004832:	698a      	ldr	r2, [r1, #24]
 8004834:	2a00      	cmp	r2, #0
 8004836:	bf0c      	ite	eq
 8004838:	2201      	moveq	r2, #1
 800483a:	f04f 32ff 	movne.w	r2, #4294967295	; 0xffffffff
 800483e:	608a      	str	r2, [r1, #8]
 8004840:	6822      	ldr	r2, [r4, #0]
 8004842:	f8df 9090 	ldr.w	r9, [pc, #144]	; 80048d4 <_scanf_chars+0xb0>
 8004846:	06d1      	lsls	r1, r2, #27
 8004848:	bf5f      	itttt	pl
 800484a:	681a      	ldrpl	r2, [r3, #0]
 800484c:	1d11      	addpl	r1, r2, #4
 800484e:	6019      	strpl	r1, [r3, #0]
 8004850:	6816      	ldrpl	r6, [r2, #0]
 8004852:	2700      	movs	r7, #0
 8004854:	69a0      	ldr	r0, [r4, #24]
 8004856:	b188      	cbz	r0, 800487c <_scanf_chars+0x58>
 8004858:	2801      	cmp	r0, #1
 800485a:	d107      	bne.n	800486c <_scanf_chars+0x48>
 800485c:	682a      	ldr	r2, [r5, #0]
 800485e:	7811      	ldrb	r1, [r2, #0]
 8004860:	6962      	ldr	r2, [r4, #20]
 8004862:	5c52      	ldrb	r2, [r2, r1]
 8004864:	b952      	cbnz	r2, 800487c <_scanf_chars+0x58>
 8004866:	2f00      	cmp	r7, #0
 8004868:	d031      	beq.n	80048ce <_scanf_chars+0xaa>
 800486a:	e022      	b.n	80048b2 <_scanf_chars+0x8e>
 800486c:	2802      	cmp	r0, #2
 800486e:	d120      	bne.n	80048b2 <_scanf_chars+0x8e>
 8004870:	682b      	ldr	r3, [r5, #0]
 8004872:	781b      	ldrb	r3, [r3, #0]
 8004874:	f819 3003 	ldrb.w	r3, [r9, r3]
 8004878:	071b      	lsls	r3, r3, #28
 800487a:	d41a      	bmi.n	80048b2 <_scanf_chars+0x8e>
 800487c:	6823      	ldr	r3, [r4, #0]
 800487e:	06da      	lsls	r2, r3, #27
 8004880:	bf5e      	ittt	pl
 8004882:	682b      	ldrpl	r3, [r5, #0]
 8004884:	781b      	ldrbpl	r3, [r3, #0]
 8004886:	f806 3b01 	strbpl.w	r3, [r6], #1
 800488a:	682a      	ldr	r2, [r5, #0]
 800488c:	686b      	ldr	r3, [r5, #4]
 800488e:	3201      	adds	r2, #1
 8004890:	602a      	str	r2, [r5, #0]
 8004892:	68a2      	ldr	r2, [r4, #8]
 8004894:	3b01      	subs	r3, #1
 8004896:	3a01      	subs	r2, #1
 8004898:	606b      	str	r3, [r5, #4]
 800489a:	3701      	adds	r7, #1
 800489c:	60a2      	str	r2, [r4, #8]
 800489e:	b142      	cbz	r2, 80048b2 <_scanf_chars+0x8e>
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	dcd7      	bgt.n	8004854 <_scanf_chars+0x30>
 80048a4:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80048a8:	4629      	mov	r1, r5
 80048aa:	4640      	mov	r0, r8
 80048ac:	4798      	blx	r3
 80048ae:	2800      	cmp	r0, #0
 80048b0:	d0d0      	beq.n	8004854 <_scanf_chars+0x30>
 80048b2:	6823      	ldr	r3, [r4, #0]
 80048b4:	f013 0310 	ands.w	r3, r3, #16
 80048b8:	d105      	bne.n	80048c6 <_scanf_chars+0xa2>
 80048ba:	68e2      	ldr	r2, [r4, #12]
 80048bc:	3201      	adds	r2, #1
 80048be:	60e2      	str	r2, [r4, #12]
 80048c0:	69a2      	ldr	r2, [r4, #24]
 80048c2:	b102      	cbz	r2, 80048c6 <_scanf_chars+0xa2>
 80048c4:	7033      	strb	r3, [r6, #0]
 80048c6:	6923      	ldr	r3, [r4, #16]
 80048c8:	443b      	add	r3, r7
 80048ca:	6123      	str	r3, [r4, #16]
 80048cc:	2000      	movs	r0, #0
 80048ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80048d2:	bf00      	nop
 80048d4:	08005c02 	.word	0x08005c02

080048d8 <_scanf_i>:
 80048d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80048dc:	4698      	mov	r8, r3
 80048de:	4b74      	ldr	r3, [pc, #464]	; (8004ab0 <_scanf_i+0x1d8>)
 80048e0:	460c      	mov	r4, r1
 80048e2:	4682      	mov	sl, r0
 80048e4:	4616      	mov	r6, r2
 80048e6:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80048ea:	b087      	sub	sp, #28
 80048ec:	ab03      	add	r3, sp, #12
 80048ee:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80048f2:	4b70      	ldr	r3, [pc, #448]	; (8004ab4 <_scanf_i+0x1dc>)
 80048f4:	69a1      	ldr	r1, [r4, #24]
 80048f6:	4a70      	ldr	r2, [pc, #448]	; (8004ab8 <_scanf_i+0x1e0>)
 80048f8:	2903      	cmp	r1, #3
 80048fa:	bf18      	it	ne
 80048fc:	461a      	movne	r2, r3
 80048fe:	68a3      	ldr	r3, [r4, #8]
 8004900:	9201      	str	r2, [sp, #4]
 8004902:	1e5a      	subs	r2, r3, #1
 8004904:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8004908:	bf88      	it	hi
 800490a:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800490e:	4627      	mov	r7, r4
 8004910:	bf82      	ittt	hi
 8004912:	eb03 0905 	addhi.w	r9, r3, r5
 8004916:	f240 135d 	movwhi	r3, #349	; 0x15d
 800491a:	60a3      	strhi	r3, [r4, #8]
 800491c:	f857 3b1c 	ldr.w	r3, [r7], #28
 8004920:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 8004924:	bf98      	it	ls
 8004926:	f04f 0900 	movls.w	r9, #0
 800492a:	6023      	str	r3, [r4, #0]
 800492c:	463d      	mov	r5, r7
 800492e:	f04f 0b00 	mov.w	fp, #0
 8004932:	6831      	ldr	r1, [r6, #0]
 8004934:	ab03      	add	r3, sp, #12
 8004936:	7809      	ldrb	r1, [r1, #0]
 8004938:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800493c:	2202      	movs	r2, #2
 800493e:	f7fb fc47 	bl	80001d0 <memchr>
 8004942:	b328      	cbz	r0, 8004990 <_scanf_i+0xb8>
 8004944:	f1bb 0f01 	cmp.w	fp, #1
 8004948:	d159      	bne.n	80049fe <_scanf_i+0x126>
 800494a:	6862      	ldr	r2, [r4, #4]
 800494c:	b92a      	cbnz	r2, 800495a <_scanf_i+0x82>
 800494e:	6822      	ldr	r2, [r4, #0]
 8004950:	2308      	movs	r3, #8
 8004952:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004956:	6063      	str	r3, [r4, #4]
 8004958:	6022      	str	r2, [r4, #0]
 800495a:	6822      	ldr	r2, [r4, #0]
 800495c:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 8004960:	6022      	str	r2, [r4, #0]
 8004962:	68a2      	ldr	r2, [r4, #8]
 8004964:	1e51      	subs	r1, r2, #1
 8004966:	60a1      	str	r1, [r4, #8]
 8004968:	b192      	cbz	r2, 8004990 <_scanf_i+0xb8>
 800496a:	6832      	ldr	r2, [r6, #0]
 800496c:	1c51      	adds	r1, r2, #1
 800496e:	6031      	str	r1, [r6, #0]
 8004970:	7812      	ldrb	r2, [r2, #0]
 8004972:	f805 2b01 	strb.w	r2, [r5], #1
 8004976:	6872      	ldr	r2, [r6, #4]
 8004978:	3a01      	subs	r2, #1
 800497a:	2a00      	cmp	r2, #0
 800497c:	6072      	str	r2, [r6, #4]
 800497e:	dc07      	bgt.n	8004990 <_scanf_i+0xb8>
 8004980:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 8004984:	4631      	mov	r1, r6
 8004986:	4650      	mov	r0, sl
 8004988:	4790      	blx	r2
 800498a:	2800      	cmp	r0, #0
 800498c:	f040 8085 	bne.w	8004a9a <_scanf_i+0x1c2>
 8004990:	f10b 0b01 	add.w	fp, fp, #1
 8004994:	f1bb 0f03 	cmp.w	fp, #3
 8004998:	d1cb      	bne.n	8004932 <_scanf_i+0x5a>
 800499a:	6863      	ldr	r3, [r4, #4]
 800499c:	b90b      	cbnz	r3, 80049a2 <_scanf_i+0xca>
 800499e:	230a      	movs	r3, #10
 80049a0:	6063      	str	r3, [r4, #4]
 80049a2:	6863      	ldr	r3, [r4, #4]
 80049a4:	4945      	ldr	r1, [pc, #276]	; (8004abc <_scanf_i+0x1e4>)
 80049a6:	6960      	ldr	r0, [r4, #20]
 80049a8:	1ac9      	subs	r1, r1, r3
 80049aa:	f000 f89b 	bl	8004ae4 <__sccl>
 80049ae:	f04f 0b00 	mov.w	fp, #0
 80049b2:	68a3      	ldr	r3, [r4, #8]
 80049b4:	6822      	ldr	r2, [r4, #0]
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d03d      	beq.n	8004a36 <_scanf_i+0x15e>
 80049ba:	6831      	ldr	r1, [r6, #0]
 80049bc:	6960      	ldr	r0, [r4, #20]
 80049be:	f891 c000 	ldrb.w	ip, [r1]
 80049c2:	f810 000c 	ldrb.w	r0, [r0, ip]
 80049c6:	2800      	cmp	r0, #0
 80049c8:	d035      	beq.n	8004a36 <_scanf_i+0x15e>
 80049ca:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 80049ce:	d124      	bne.n	8004a1a <_scanf_i+0x142>
 80049d0:	0510      	lsls	r0, r2, #20
 80049d2:	d522      	bpl.n	8004a1a <_scanf_i+0x142>
 80049d4:	f10b 0b01 	add.w	fp, fp, #1
 80049d8:	f1b9 0f00 	cmp.w	r9, #0
 80049dc:	d003      	beq.n	80049e6 <_scanf_i+0x10e>
 80049de:	3301      	adds	r3, #1
 80049e0:	f109 39ff 	add.w	r9, r9, #4294967295	; 0xffffffff
 80049e4:	60a3      	str	r3, [r4, #8]
 80049e6:	6873      	ldr	r3, [r6, #4]
 80049e8:	3b01      	subs	r3, #1
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	6073      	str	r3, [r6, #4]
 80049ee:	dd1b      	ble.n	8004a28 <_scanf_i+0x150>
 80049f0:	6833      	ldr	r3, [r6, #0]
 80049f2:	3301      	adds	r3, #1
 80049f4:	6033      	str	r3, [r6, #0]
 80049f6:	68a3      	ldr	r3, [r4, #8]
 80049f8:	3b01      	subs	r3, #1
 80049fa:	60a3      	str	r3, [r4, #8]
 80049fc:	e7d9      	b.n	80049b2 <_scanf_i+0xda>
 80049fe:	f1bb 0f02 	cmp.w	fp, #2
 8004a02:	d1ae      	bne.n	8004962 <_scanf_i+0x8a>
 8004a04:	6822      	ldr	r2, [r4, #0]
 8004a06:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 8004a0a:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8004a0e:	d1bf      	bne.n	8004990 <_scanf_i+0xb8>
 8004a10:	2310      	movs	r3, #16
 8004a12:	6063      	str	r3, [r4, #4]
 8004a14:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004a18:	e7a2      	b.n	8004960 <_scanf_i+0x88>
 8004a1a:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 8004a1e:	6022      	str	r2, [r4, #0]
 8004a20:	780b      	ldrb	r3, [r1, #0]
 8004a22:	f805 3b01 	strb.w	r3, [r5], #1
 8004a26:	e7de      	b.n	80049e6 <_scanf_i+0x10e>
 8004a28:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8004a2c:	4631      	mov	r1, r6
 8004a2e:	4650      	mov	r0, sl
 8004a30:	4798      	blx	r3
 8004a32:	2800      	cmp	r0, #0
 8004a34:	d0df      	beq.n	80049f6 <_scanf_i+0x11e>
 8004a36:	6823      	ldr	r3, [r4, #0]
 8004a38:	05d9      	lsls	r1, r3, #23
 8004a3a:	d50d      	bpl.n	8004a58 <_scanf_i+0x180>
 8004a3c:	42bd      	cmp	r5, r7
 8004a3e:	d909      	bls.n	8004a54 <_scanf_i+0x17c>
 8004a40:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8004a44:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004a48:	4632      	mov	r2, r6
 8004a4a:	4650      	mov	r0, sl
 8004a4c:	4798      	blx	r3
 8004a4e:	f105 39ff 	add.w	r9, r5, #4294967295	; 0xffffffff
 8004a52:	464d      	mov	r5, r9
 8004a54:	42bd      	cmp	r5, r7
 8004a56:	d028      	beq.n	8004aaa <_scanf_i+0x1d2>
 8004a58:	6822      	ldr	r2, [r4, #0]
 8004a5a:	f012 0210 	ands.w	r2, r2, #16
 8004a5e:	d113      	bne.n	8004a88 <_scanf_i+0x1b0>
 8004a60:	702a      	strb	r2, [r5, #0]
 8004a62:	6863      	ldr	r3, [r4, #4]
 8004a64:	9e01      	ldr	r6, [sp, #4]
 8004a66:	4639      	mov	r1, r7
 8004a68:	4650      	mov	r0, sl
 8004a6a:	47b0      	blx	r6
 8004a6c:	f8d8 3000 	ldr.w	r3, [r8]
 8004a70:	6821      	ldr	r1, [r4, #0]
 8004a72:	1d1a      	adds	r2, r3, #4
 8004a74:	f8c8 2000 	str.w	r2, [r8]
 8004a78:	f011 0f20 	tst.w	r1, #32
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	d00f      	beq.n	8004aa0 <_scanf_i+0x1c8>
 8004a80:	6018      	str	r0, [r3, #0]
 8004a82:	68e3      	ldr	r3, [r4, #12]
 8004a84:	3301      	adds	r3, #1
 8004a86:	60e3      	str	r3, [r4, #12]
 8004a88:	6923      	ldr	r3, [r4, #16]
 8004a8a:	1bed      	subs	r5, r5, r7
 8004a8c:	445d      	add	r5, fp
 8004a8e:	442b      	add	r3, r5
 8004a90:	6123      	str	r3, [r4, #16]
 8004a92:	2000      	movs	r0, #0
 8004a94:	b007      	add	sp, #28
 8004a96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004a9a:	f04f 0b00 	mov.w	fp, #0
 8004a9e:	e7ca      	b.n	8004a36 <_scanf_i+0x15e>
 8004aa0:	07ca      	lsls	r2, r1, #31
 8004aa2:	bf4c      	ite	mi
 8004aa4:	8018      	strhmi	r0, [r3, #0]
 8004aa6:	6018      	strpl	r0, [r3, #0]
 8004aa8:	e7eb      	b.n	8004a82 <_scanf_i+0x1aa>
 8004aaa:	2001      	movs	r0, #1
 8004aac:	e7f2      	b.n	8004a94 <_scanf_i+0x1bc>
 8004aae:	bf00      	nop
 8004ab0:	08005464 	.word	0x08005464
 8004ab4:	08004dcd 	.word	0x08004dcd
 8004ab8:	08004ce5 	.word	0x08004ce5
 8004abc:	08005bf6 	.word	0x08005bf6

08004ac0 <_read_r>:
 8004ac0:	b538      	push	{r3, r4, r5, lr}
 8004ac2:	4d07      	ldr	r5, [pc, #28]	; (8004ae0 <_read_r+0x20>)
 8004ac4:	4604      	mov	r4, r0
 8004ac6:	4608      	mov	r0, r1
 8004ac8:	4611      	mov	r1, r2
 8004aca:	2200      	movs	r2, #0
 8004acc:	602a      	str	r2, [r5, #0]
 8004ace:	461a      	mov	r2, r3
 8004ad0:	f000 fa12 	bl	8004ef8 <_read>
 8004ad4:	1c43      	adds	r3, r0, #1
 8004ad6:	d102      	bne.n	8004ade <_read_r+0x1e>
 8004ad8:	682b      	ldr	r3, [r5, #0]
 8004ada:	b103      	cbz	r3, 8004ade <_read_r+0x1e>
 8004adc:	6023      	str	r3, [r4, #0]
 8004ade:	bd38      	pop	{r3, r4, r5, pc}
 8004ae0:	20000d24 	.word	0x20000d24

08004ae4 <__sccl>:
 8004ae4:	b570      	push	{r4, r5, r6, lr}
 8004ae6:	780b      	ldrb	r3, [r1, #0]
 8004ae8:	4604      	mov	r4, r0
 8004aea:	2b5e      	cmp	r3, #94	; 0x5e
 8004aec:	bf0b      	itete	eq
 8004aee:	784b      	ldrbeq	r3, [r1, #1]
 8004af0:	1c4a      	addne	r2, r1, #1
 8004af2:	1c8a      	addeq	r2, r1, #2
 8004af4:	2100      	movne	r1, #0
 8004af6:	bf08      	it	eq
 8004af8:	2101      	moveq	r1, #1
 8004afa:	3801      	subs	r0, #1
 8004afc:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 8004b00:	f800 1f01 	strb.w	r1, [r0, #1]!
 8004b04:	42a8      	cmp	r0, r5
 8004b06:	d1fb      	bne.n	8004b00 <__sccl+0x1c>
 8004b08:	b90b      	cbnz	r3, 8004b0e <__sccl+0x2a>
 8004b0a:	1e50      	subs	r0, r2, #1
 8004b0c:	bd70      	pop	{r4, r5, r6, pc}
 8004b0e:	f081 0101 	eor.w	r1, r1, #1
 8004b12:	54e1      	strb	r1, [r4, r3]
 8004b14:	4610      	mov	r0, r2
 8004b16:	4602      	mov	r2, r0
 8004b18:	f812 5b01 	ldrb.w	r5, [r2], #1
 8004b1c:	2d2d      	cmp	r5, #45	; 0x2d
 8004b1e:	d005      	beq.n	8004b2c <__sccl+0x48>
 8004b20:	2d5d      	cmp	r5, #93	; 0x5d
 8004b22:	d016      	beq.n	8004b52 <__sccl+0x6e>
 8004b24:	2d00      	cmp	r5, #0
 8004b26:	d0f1      	beq.n	8004b0c <__sccl+0x28>
 8004b28:	462b      	mov	r3, r5
 8004b2a:	e7f2      	b.n	8004b12 <__sccl+0x2e>
 8004b2c:	7846      	ldrb	r6, [r0, #1]
 8004b2e:	2e5d      	cmp	r6, #93	; 0x5d
 8004b30:	d0fa      	beq.n	8004b28 <__sccl+0x44>
 8004b32:	42b3      	cmp	r3, r6
 8004b34:	dcf8      	bgt.n	8004b28 <__sccl+0x44>
 8004b36:	3002      	adds	r0, #2
 8004b38:	461a      	mov	r2, r3
 8004b3a:	3201      	adds	r2, #1
 8004b3c:	4296      	cmp	r6, r2
 8004b3e:	54a1      	strb	r1, [r4, r2]
 8004b40:	dcfb      	bgt.n	8004b3a <__sccl+0x56>
 8004b42:	1af2      	subs	r2, r6, r3
 8004b44:	3a01      	subs	r2, #1
 8004b46:	1c5d      	adds	r5, r3, #1
 8004b48:	42b3      	cmp	r3, r6
 8004b4a:	bfa8      	it	ge
 8004b4c:	2200      	movge	r2, #0
 8004b4e:	18ab      	adds	r3, r5, r2
 8004b50:	e7e1      	b.n	8004b16 <__sccl+0x32>
 8004b52:	4610      	mov	r0, r2
 8004b54:	e7da      	b.n	8004b0c <__sccl+0x28>

08004b56 <_raise_r>:
 8004b56:	291f      	cmp	r1, #31
 8004b58:	b538      	push	{r3, r4, r5, lr}
 8004b5a:	4604      	mov	r4, r0
 8004b5c:	460d      	mov	r5, r1
 8004b5e:	d904      	bls.n	8004b6a <_raise_r+0x14>
 8004b60:	2316      	movs	r3, #22
 8004b62:	6003      	str	r3, [r0, #0]
 8004b64:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004b68:	bd38      	pop	{r3, r4, r5, pc}
 8004b6a:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8004b6c:	b112      	cbz	r2, 8004b74 <_raise_r+0x1e>
 8004b6e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8004b72:	b94b      	cbnz	r3, 8004b88 <_raise_r+0x32>
 8004b74:	4620      	mov	r0, r4
 8004b76:	f000 f831 	bl	8004bdc <_getpid_r>
 8004b7a:	462a      	mov	r2, r5
 8004b7c:	4601      	mov	r1, r0
 8004b7e:	4620      	mov	r0, r4
 8004b80:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004b84:	f000 b818 	b.w	8004bb8 <_kill_r>
 8004b88:	2b01      	cmp	r3, #1
 8004b8a:	d00a      	beq.n	8004ba2 <_raise_r+0x4c>
 8004b8c:	1c59      	adds	r1, r3, #1
 8004b8e:	d103      	bne.n	8004b98 <_raise_r+0x42>
 8004b90:	2316      	movs	r3, #22
 8004b92:	6003      	str	r3, [r0, #0]
 8004b94:	2001      	movs	r0, #1
 8004b96:	e7e7      	b.n	8004b68 <_raise_r+0x12>
 8004b98:	2400      	movs	r4, #0
 8004b9a:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8004b9e:	4628      	mov	r0, r5
 8004ba0:	4798      	blx	r3
 8004ba2:	2000      	movs	r0, #0
 8004ba4:	e7e0      	b.n	8004b68 <_raise_r+0x12>
	...

08004ba8 <raise>:
 8004ba8:	4b02      	ldr	r3, [pc, #8]	; (8004bb4 <raise+0xc>)
 8004baa:	4601      	mov	r1, r0
 8004bac:	6818      	ldr	r0, [r3, #0]
 8004bae:	f7ff bfd2 	b.w	8004b56 <_raise_r>
 8004bb2:	bf00      	nop
 8004bb4:	20000064 	.word	0x20000064

08004bb8 <_kill_r>:
 8004bb8:	b538      	push	{r3, r4, r5, lr}
 8004bba:	4d07      	ldr	r5, [pc, #28]	; (8004bd8 <_kill_r+0x20>)
 8004bbc:	2300      	movs	r3, #0
 8004bbe:	4604      	mov	r4, r0
 8004bc0:	4608      	mov	r0, r1
 8004bc2:	4611      	mov	r1, r2
 8004bc4:	602b      	str	r3, [r5, #0]
 8004bc6:	f000 f987 	bl	8004ed8 <_kill>
 8004bca:	1c43      	adds	r3, r0, #1
 8004bcc:	d102      	bne.n	8004bd4 <_kill_r+0x1c>
 8004bce:	682b      	ldr	r3, [r5, #0]
 8004bd0:	b103      	cbz	r3, 8004bd4 <_kill_r+0x1c>
 8004bd2:	6023      	str	r3, [r4, #0]
 8004bd4:	bd38      	pop	{r3, r4, r5, pc}
 8004bd6:	bf00      	nop
 8004bd8:	20000d24 	.word	0x20000d24

08004bdc <_getpid_r>:
 8004bdc:	f000 b96c 	b.w	8004eb8 <_getpid>

08004be0 <_strtol_l.constprop.0>:
 8004be0:	2b01      	cmp	r3, #1
 8004be2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004be6:	d001      	beq.n	8004bec <_strtol_l.constprop.0+0xc>
 8004be8:	2b24      	cmp	r3, #36	; 0x24
 8004bea:	d906      	bls.n	8004bfa <_strtol_l.constprop.0+0x1a>
 8004bec:	f7fe f8c2 	bl	8002d74 <__errno>
 8004bf0:	2316      	movs	r3, #22
 8004bf2:	6003      	str	r3, [r0, #0]
 8004bf4:	2000      	movs	r0, #0
 8004bf6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004bfa:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8004ce0 <_strtol_l.constprop.0+0x100>
 8004bfe:	460d      	mov	r5, r1
 8004c00:	462e      	mov	r6, r5
 8004c02:	f815 4b01 	ldrb.w	r4, [r5], #1
 8004c06:	f81c 7004 	ldrb.w	r7, [ip, r4]
 8004c0a:	f017 0708 	ands.w	r7, r7, #8
 8004c0e:	d1f7      	bne.n	8004c00 <_strtol_l.constprop.0+0x20>
 8004c10:	2c2d      	cmp	r4, #45	; 0x2d
 8004c12:	d132      	bne.n	8004c7a <_strtol_l.constprop.0+0x9a>
 8004c14:	782c      	ldrb	r4, [r5, #0]
 8004c16:	2701      	movs	r7, #1
 8004c18:	1cb5      	adds	r5, r6, #2
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d05b      	beq.n	8004cd6 <_strtol_l.constprop.0+0xf6>
 8004c1e:	2b10      	cmp	r3, #16
 8004c20:	d109      	bne.n	8004c36 <_strtol_l.constprop.0+0x56>
 8004c22:	2c30      	cmp	r4, #48	; 0x30
 8004c24:	d107      	bne.n	8004c36 <_strtol_l.constprop.0+0x56>
 8004c26:	782c      	ldrb	r4, [r5, #0]
 8004c28:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8004c2c:	2c58      	cmp	r4, #88	; 0x58
 8004c2e:	d14d      	bne.n	8004ccc <_strtol_l.constprop.0+0xec>
 8004c30:	786c      	ldrb	r4, [r5, #1]
 8004c32:	2310      	movs	r3, #16
 8004c34:	3502      	adds	r5, #2
 8004c36:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8004c3a:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 8004c3e:	f04f 0e00 	mov.w	lr, #0
 8004c42:	fbb8 f9f3 	udiv	r9, r8, r3
 8004c46:	4676      	mov	r6, lr
 8004c48:	fb03 8a19 	mls	sl, r3, r9, r8
 8004c4c:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8004c50:	f1bc 0f09 	cmp.w	ip, #9
 8004c54:	d816      	bhi.n	8004c84 <_strtol_l.constprop.0+0xa4>
 8004c56:	4664      	mov	r4, ip
 8004c58:	42a3      	cmp	r3, r4
 8004c5a:	dd24      	ble.n	8004ca6 <_strtol_l.constprop.0+0xc6>
 8004c5c:	f1be 3fff 	cmp.w	lr, #4294967295	; 0xffffffff
 8004c60:	d008      	beq.n	8004c74 <_strtol_l.constprop.0+0x94>
 8004c62:	45b1      	cmp	r9, r6
 8004c64:	d31c      	bcc.n	8004ca0 <_strtol_l.constprop.0+0xc0>
 8004c66:	d101      	bne.n	8004c6c <_strtol_l.constprop.0+0x8c>
 8004c68:	45a2      	cmp	sl, r4
 8004c6a:	db19      	blt.n	8004ca0 <_strtol_l.constprop.0+0xc0>
 8004c6c:	fb06 4603 	mla	r6, r6, r3, r4
 8004c70:	f04f 0e01 	mov.w	lr, #1
 8004c74:	f815 4b01 	ldrb.w	r4, [r5], #1
 8004c78:	e7e8      	b.n	8004c4c <_strtol_l.constprop.0+0x6c>
 8004c7a:	2c2b      	cmp	r4, #43	; 0x2b
 8004c7c:	bf04      	itt	eq
 8004c7e:	782c      	ldrbeq	r4, [r5, #0]
 8004c80:	1cb5      	addeq	r5, r6, #2
 8004c82:	e7ca      	b.n	8004c1a <_strtol_l.constprop.0+0x3a>
 8004c84:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8004c88:	f1bc 0f19 	cmp.w	ip, #25
 8004c8c:	d801      	bhi.n	8004c92 <_strtol_l.constprop.0+0xb2>
 8004c8e:	3c37      	subs	r4, #55	; 0x37
 8004c90:	e7e2      	b.n	8004c58 <_strtol_l.constprop.0+0x78>
 8004c92:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8004c96:	f1bc 0f19 	cmp.w	ip, #25
 8004c9a:	d804      	bhi.n	8004ca6 <_strtol_l.constprop.0+0xc6>
 8004c9c:	3c57      	subs	r4, #87	; 0x57
 8004c9e:	e7db      	b.n	8004c58 <_strtol_l.constprop.0+0x78>
 8004ca0:	f04f 3eff 	mov.w	lr, #4294967295	; 0xffffffff
 8004ca4:	e7e6      	b.n	8004c74 <_strtol_l.constprop.0+0x94>
 8004ca6:	f1be 3fff 	cmp.w	lr, #4294967295	; 0xffffffff
 8004caa:	d105      	bne.n	8004cb8 <_strtol_l.constprop.0+0xd8>
 8004cac:	2322      	movs	r3, #34	; 0x22
 8004cae:	6003      	str	r3, [r0, #0]
 8004cb0:	4646      	mov	r6, r8
 8004cb2:	b942      	cbnz	r2, 8004cc6 <_strtol_l.constprop.0+0xe6>
 8004cb4:	4630      	mov	r0, r6
 8004cb6:	e79e      	b.n	8004bf6 <_strtol_l.constprop.0+0x16>
 8004cb8:	b107      	cbz	r7, 8004cbc <_strtol_l.constprop.0+0xdc>
 8004cba:	4276      	negs	r6, r6
 8004cbc:	2a00      	cmp	r2, #0
 8004cbe:	d0f9      	beq.n	8004cb4 <_strtol_l.constprop.0+0xd4>
 8004cc0:	f1be 0f00 	cmp.w	lr, #0
 8004cc4:	d000      	beq.n	8004cc8 <_strtol_l.constprop.0+0xe8>
 8004cc6:	1e69      	subs	r1, r5, #1
 8004cc8:	6011      	str	r1, [r2, #0]
 8004cca:	e7f3      	b.n	8004cb4 <_strtol_l.constprop.0+0xd4>
 8004ccc:	2430      	movs	r4, #48	; 0x30
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d1b1      	bne.n	8004c36 <_strtol_l.constprop.0+0x56>
 8004cd2:	2308      	movs	r3, #8
 8004cd4:	e7af      	b.n	8004c36 <_strtol_l.constprop.0+0x56>
 8004cd6:	2c30      	cmp	r4, #48	; 0x30
 8004cd8:	d0a5      	beq.n	8004c26 <_strtol_l.constprop.0+0x46>
 8004cda:	230a      	movs	r3, #10
 8004cdc:	e7ab      	b.n	8004c36 <_strtol_l.constprop.0+0x56>
 8004cde:	bf00      	nop
 8004ce0:	08005c02 	.word	0x08005c02

08004ce4 <_strtol_r>:
 8004ce4:	f7ff bf7c 	b.w	8004be0 <_strtol_l.constprop.0>

08004ce8 <_strtoul_l.constprop.0>:
 8004ce8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004cec:	4f36      	ldr	r7, [pc, #216]	; (8004dc8 <_strtoul_l.constprop.0+0xe0>)
 8004cee:	4686      	mov	lr, r0
 8004cf0:	460d      	mov	r5, r1
 8004cf2:	4628      	mov	r0, r5
 8004cf4:	f815 4b01 	ldrb.w	r4, [r5], #1
 8004cf8:	5d3e      	ldrb	r6, [r7, r4]
 8004cfa:	f016 0608 	ands.w	r6, r6, #8
 8004cfe:	d1f8      	bne.n	8004cf2 <_strtoul_l.constprop.0+0xa>
 8004d00:	2c2d      	cmp	r4, #45	; 0x2d
 8004d02:	d130      	bne.n	8004d66 <_strtoul_l.constprop.0+0x7e>
 8004d04:	782c      	ldrb	r4, [r5, #0]
 8004d06:	2601      	movs	r6, #1
 8004d08:	1c85      	adds	r5, r0, #2
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d057      	beq.n	8004dbe <_strtoul_l.constprop.0+0xd6>
 8004d0e:	2b10      	cmp	r3, #16
 8004d10:	d109      	bne.n	8004d26 <_strtoul_l.constprop.0+0x3e>
 8004d12:	2c30      	cmp	r4, #48	; 0x30
 8004d14:	d107      	bne.n	8004d26 <_strtoul_l.constprop.0+0x3e>
 8004d16:	7828      	ldrb	r0, [r5, #0]
 8004d18:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 8004d1c:	2858      	cmp	r0, #88	; 0x58
 8004d1e:	d149      	bne.n	8004db4 <_strtoul_l.constprop.0+0xcc>
 8004d20:	786c      	ldrb	r4, [r5, #1]
 8004d22:	2310      	movs	r3, #16
 8004d24:	3502      	adds	r5, #2
 8004d26:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 8004d2a:	2700      	movs	r7, #0
 8004d2c:	fbb8 f8f3 	udiv	r8, r8, r3
 8004d30:	fb03 f908 	mul.w	r9, r3, r8
 8004d34:	ea6f 0909 	mvn.w	r9, r9
 8004d38:	4638      	mov	r0, r7
 8004d3a:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8004d3e:	f1bc 0f09 	cmp.w	ip, #9
 8004d42:	d815      	bhi.n	8004d70 <_strtoul_l.constprop.0+0x88>
 8004d44:	4664      	mov	r4, ip
 8004d46:	42a3      	cmp	r3, r4
 8004d48:	dd23      	ble.n	8004d92 <_strtoul_l.constprop.0+0xaa>
 8004d4a:	f1b7 3fff 	cmp.w	r7, #4294967295	; 0xffffffff
 8004d4e:	d007      	beq.n	8004d60 <_strtoul_l.constprop.0+0x78>
 8004d50:	4580      	cmp	r8, r0
 8004d52:	d31b      	bcc.n	8004d8c <_strtoul_l.constprop.0+0xa4>
 8004d54:	d101      	bne.n	8004d5a <_strtoul_l.constprop.0+0x72>
 8004d56:	45a1      	cmp	r9, r4
 8004d58:	db18      	blt.n	8004d8c <_strtoul_l.constprop.0+0xa4>
 8004d5a:	fb00 4003 	mla	r0, r0, r3, r4
 8004d5e:	2701      	movs	r7, #1
 8004d60:	f815 4b01 	ldrb.w	r4, [r5], #1
 8004d64:	e7e9      	b.n	8004d3a <_strtoul_l.constprop.0+0x52>
 8004d66:	2c2b      	cmp	r4, #43	; 0x2b
 8004d68:	bf04      	itt	eq
 8004d6a:	782c      	ldrbeq	r4, [r5, #0]
 8004d6c:	1c85      	addeq	r5, r0, #2
 8004d6e:	e7cc      	b.n	8004d0a <_strtoul_l.constprop.0+0x22>
 8004d70:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8004d74:	f1bc 0f19 	cmp.w	ip, #25
 8004d78:	d801      	bhi.n	8004d7e <_strtoul_l.constprop.0+0x96>
 8004d7a:	3c37      	subs	r4, #55	; 0x37
 8004d7c:	e7e3      	b.n	8004d46 <_strtoul_l.constprop.0+0x5e>
 8004d7e:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8004d82:	f1bc 0f19 	cmp.w	ip, #25
 8004d86:	d804      	bhi.n	8004d92 <_strtoul_l.constprop.0+0xaa>
 8004d88:	3c57      	subs	r4, #87	; 0x57
 8004d8a:	e7dc      	b.n	8004d46 <_strtoul_l.constprop.0+0x5e>
 8004d8c:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8004d90:	e7e6      	b.n	8004d60 <_strtoul_l.constprop.0+0x78>
 8004d92:	1c7b      	adds	r3, r7, #1
 8004d94:	d106      	bne.n	8004da4 <_strtoul_l.constprop.0+0xbc>
 8004d96:	2322      	movs	r3, #34	; 0x22
 8004d98:	f8ce 3000 	str.w	r3, [lr]
 8004d9c:	4638      	mov	r0, r7
 8004d9e:	b932      	cbnz	r2, 8004dae <_strtoul_l.constprop.0+0xc6>
 8004da0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004da4:	b106      	cbz	r6, 8004da8 <_strtoul_l.constprop.0+0xc0>
 8004da6:	4240      	negs	r0, r0
 8004da8:	2a00      	cmp	r2, #0
 8004daa:	d0f9      	beq.n	8004da0 <_strtoul_l.constprop.0+0xb8>
 8004dac:	b107      	cbz	r7, 8004db0 <_strtoul_l.constprop.0+0xc8>
 8004dae:	1e69      	subs	r1, r5, #1
 8004db0:	6011      	str	r1, [r2, #0]
 8004db2:	e7f5      	b.n	8004da0 <_strtoul_l.constprop.0+0xb8>
 8004db4:	2430      	movs	r4, #48	; 0x30
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d1b5      	bne.n	8004d26 <_strtoul_l.constprop.0+0x3e>
 8004dba:	2308      	movs	r3, #8
 8004dbc:	e7b3      	b.n	8004d26 <_strtoul_l.constprop.0+0x3e>
 8004dbe:	2c30      	cmp	r4, #48	; 0x30
 8004dc0:	d0a9      	beq.n	8004d16 <_strtoul_l.constprop.0+0x2e>
 8004dc2:	230a      	movs	r3, #10
 8004dc4:	e7af      	b.n	8004d26 <_strtoul_l.constprop.0+0x3e>
 8004dc6:	bf00      	nop
 8004dc8:	08005c02 	.word	0x08005c02

08004dcc <_strtoul_r>:
 8004dcc:	f7ff bf8c 	b.w	8004ce8 <_strtoul_l.constprop.0>

08004dd0 <__submore>:
 8004dd0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004dd4:	460c      	mov	r4, r1
 8004dd6:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8004dd8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004ddc:	4299      	cmp	r1, r3
 8004dde:	d11d      	bne.n	8004e1c <__submore+0x4c>
 8004de0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004de4:	f7fe f838 	bl	8002e58 <_malloc_r>
 8004de8:	b918      	cbnz	r0, 8004df2 <__submore+0x22>
 8004dea:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004dee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004df2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004df6:	63a3      	str	r3, [r4, #56]	; 0x38
 8004df8:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8004dfc:	6360      	str	r0, [r4, #52]	; 0x34
 8004dfe:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 8004e02:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8004e06:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 8004e0a:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8004e0e:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 8004e12:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 8004e16:	6020      	str	r0, [r4, #0]
 8004e18:	2000      	movs	r0, #0
 8004e1a:	e7e8      	b.n	8004dee <__submore+0x1e>
 8004e1c:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 8004e1e:	0077      	lsls	r7, r6, #1
 8004e20:	463a      	mov	r2, r7
 8004e22:	f7ff f815 	bl	8003e50 <_realloc_r>
 8004e26:	4605      	mov	r5, r0
 8004e28:	2800      	cmp	r0, #0
 8004e2a:	d0de      	beq.n	8004dea <__submore+0x1a>
 8004e2c:	eb00 0806 	add.w	r8, r0, r6
 8004e30:	4601      	mov	r1, r0
 8004e32:	4632      	mov	r2, r6
 8004e34:	4640      	mov	r0, r8
 8004e36:	f7fd ffd9 	bl	8002dec <memcpy>
 8004e3a:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 8004e3e:	f8c4 8000 	str.w	r8, [r4]
 8004e42:	e7e9      	b.n	8004e18 <__submore+0x48>

08004e44 <_fstat_r>:
 8004e44:	b538      	push	{r3, r4, r5, lr}
 8004e46:	4d07      	ldr	r5, [pc, #28]	; (8004e64 <_fstat_r+0x20>)
 8004e48:	2300      	movs	r3, #0
 8004e4a:	4604      	mov	r4, r0
 8004e4c:	4608      	mov	r0, r1
 8004e4e:	4611      	mov	r1, r2
 8004e50:	602b      	str	r3, [r5, #0]
 8004e52:	f000 f829 	bl	8004ea8 <_fstat>
 8004e56:	1c43      	adds	r3, r0, #1
 8004e58:	d102      	bne.n	8004e60 <_fstat_r+0x1c>
 8004e5a:	682b      	ldr	r3, [r5, #0]
 8004e5c:	b103      	cbz	r3, 8004e60 <_fstat_r+0x1c>
 8004e5e:	6023      	str	r3, [r4, #0]
 8004e60:	bd38      	pop	{r3, r4, r5, pc}
 8004e62:	bf00      	nop
 8004e64:	20000d24 	.word	0x20000d24

08004e68 <_isatty_r>:
 8004e68:	b538      	push	{r3, r4, r5, lr}
 8004e6a:	4d06      	ldr	r5, [pc, #24]	; (8004e84 <_isatty_r+0x1c>)
 8004e6c:	2300      	movs	r3, #0
 8004e6e:	4604      	mov	r4, r0
 8004e70:	4608      	mov	r0, r1
 8004e72:	602b      	str	r3, [r5, #0]
 8004e74:	f000 f828 	bl	8004ec8 <_isatty>
 8004e78:	1c43      	adds	r3, r0, #1
 8004e7a:	d102      	bne.n	8004e82 <_isatty_r+0x1a>
 8004e7c:	682b      	ldr	r3, [r5, #0]
 8004e7e:	b103      	cbz	r3, 8004e82 <_isatty_r+0x1a>
 8004e80:	6023      	str	r3, [r4, #0]
 8004e82:	bd38      	pop	{r3, r4, r5, pc}
 8004e84:	20000d24 	.word	0x20000d24

08004e88 <_malloc_usable_size_r>:
 8004e88:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004e8c:	1f18      	subs	r0, r3, #4
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	bfbc      	itt	lt
 8004e92:	580b      	ldrlt	r3, [r1, r0]
 8004e94:	18c0      	addlt	r0, r0, r3
 8004e96:	4770      	bx	lr

08004e98 <_close>:
 8004e98:	4b02      	ldr	r3, [pc, #8]	; (8004ea4 <_close+0xc>)
 8004e9a:	2258      	movs	r2, #88	; 0x58
 8004e9c:	601a      	str	r2, [r3, #0]
 8004e9e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004ea2:	4770      	bx	lr
 8004ea4:	20000d24 	.word	0x20000d24

08004ea8 <_fstat>:
 8004ea8:	4b02      	ldr	r3, [pc, #8]	; (8004eb4 <_fstat+0xc>)
 8004eaa:	2258      	movs	r2, #88	; 0x58
 8004eac:	601a      	str	r2, [r3, #0]
 8004eae:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004eb2:	4770      	bx	lr
 8004eb4:	20000d24 	.word	0x20000d24

08004eb8 <_getpid>:
 8004eb8:	4b02      	ldr	r3, [pc, #8]	; (8004ec4 <_getpid+0xc>)
 8004eba:	2258      	movs	r2, #88	; 0x58
 8004ebc:	601a      	str	r2, [r3, #0]
 8004ebe:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004ec2:	4770      	bx	lr
 8004ec4:	20000d24 	.word	0x20000d24

08004ec8 <_isatty>:
 8004ec8:	4b02      	ldr	r3, [pc, #8]	; (8004ed4 <_isatty+0xc>)
 8004eca:	2258      	movs	r2, #88	; 0x58
 8004ecc:	601a      	str	r2, [r3, #0]
 8004ece:	2000      	movs	r0, #0
 8004ed0:	4770      	bx	lr
 8004ed2:	bf00      	nop
 8004ed4:	20000d24 	.word	0x20000d24

08004ed8 <_kill>:
 8004ed8:	4b02      	ldr	r3, [pc, #8]	; (8004ee4 <_kill+0xc>)
 8004eda:	2258      	movs	r2, #88	; 0x58
 8004edc:	601a      	str	r2, [r3, #0]
 8004ede:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004ee2:	4770      	bx	lr
 8004ee4:	20000d24 	.word	0x20000d24

08004ee8 <_lseek>:
 8004ee8:	4b02      	ldr	r3, [pc, #8]	; (8004ef4 <_lseek+0xc>)
 8004eea:	2258      	movs	r2, #88	; 0x58
 8004eec:	601a      	str	r2, [r3, #0]
 8004eee:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004ef2:	4770      	bx	lr
 8004ef4:	20000d24 	.word	0x20000d24

08004ef8 <_read>:
 8004ef8:	4b02      	ldr	r3, [pc, #8]	; (8004f04 <_read+0xc>)
 8004efa:	2258      	movs	r2, #88	; 0x58
 8004efc:	601a      	str	r2, [r3, #0]
 8004efe:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004f02:	4770      	bx	lr
 8004f04:	20000d24 	.word	0x20000d24

08004f08 <_sbrk>:
 8004f08:	4a04      	ldr	r2, [pc, #16]	; (8004f1c <_sbrk+0x14>)
 8004f0a:	4905      	ldr	r1, [pc, #20]	; (8004f20 <_sbrk+0x18>)
 8004f0c:	6813      	ldr	r3, [r2, #0]
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	bf08      	it	eq
 8004f12:	460b      	moveq	r3, r1
 8004f14:	4418      	add	r0, r3
 8004f16:	6010      	str	r0, [r2, #0]
 8004f18:	4618      	mov	r0, r3
 8004f1a:	4770      	bx	lr
 8004f1c:	20000d28 	.word	0x20000d28
 8004f20:	20000d30 	.word	0x20000d30

08004f24 <_write>:
 8004f24:	4b02      	ldr	r3, [pc, #8]	; (8004f30 <_write+0xc>)
 8004f26:	2258      	movs	r2, #88	; 0x58
 8004f28:	601a      	str	r2, [r3, #0]
 8004f2a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004f2e:	4770      	bx	lr
 8004f30:	20000d24 	.word	0x20000d24

08004f34 <_exit>:
 8004f34:	e7fe      	b.n	8004f34 <_exit>
 8004f36:	bf00      	nop

08004f38 <_init>:
 8004f38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f3a:	bf00      	nop
 8004f3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004f3e:	bc08      	pop	{r3}
 8004f40:	469e      	mov	lr, r3
 8004f42:	4770      	bx	lr

08004f44 <_fini>:
 8004f44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f46:	bf00      	nop
 8004f48:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004f4a:	bc08      	pop	{r3}
 8004f4c:	469e      	mov	lr, r3
 8004f4e:	4770      	bx	lr
