// Seed: 2071707957
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  logic id_8;
  ;
endmodule
module module_1 (
    input wire id_0,
    input wor id_1,
    input wand id_2,
    input wand id_3,
    input tri id_4
    , id_10,
    input wand id_5,
    output supply1 id_6,
    output tri0 id_7,
    output tri0 id_8
);
  assign {1, id_10, id_4 < id_10} = -1 ? -1 : id_2#(.id_1(-1));
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10
  );
endmodule
