List of lexemes contained in the block library std
2 2 library
2 2 std
2 2 ;
3 3 use
3 3 stdtextio
3 3 .
3 3 all
3 3 ;
4 4 libraryieee
4 4 ;
5 5 use
5 5 ieee
5 5 .
5 5 bit_1164
5 5 .
5 5 all
5 5 ;
6 6 use
6 6 ieee
6 6 .
6 6 bit_misc
6 6 .
6 6 all
7 7 use
7 7 ieee
7 7 .
7 7 bit_arith
7 7 .
7 7 all
7 7 ;
List of lexemes contained in the block entity assign
9 9 entity
9 9 assign
10 10 port
10 10 (
11 11 FLAG_PORT
11 11 ;
12 12 FLAG_PORT
13 13 ;
14 14 FLAG_PORT
14 14 ;
15 15 FLAG_PORT
15 15 ;
16 16 FLAG_PORT
17 17 )
17 17 ;
18 18 end
18 18 signaux
18 18 ;
List of lexemes contained in the block port clk
11 11 clk
11 11 :
11 11 in
11 11 bt
List of lexemes contained in the block port rst
12 12 rst
12 12 :
12 12 in
12 12 bit
12 12 ,
13 13 start
13 13 ,
13 13 :
13 13 in
13 13 bit
List of lexemes contained in the block port done
14 14 done
14 14 :
14 14 out
14 14 bit
List of lexemes contained in the block port din
15 15 din
15 15 :
15 15 ni
15 15 bit_vector
15 15 (
15 15 15
15 15 downto
15 15 0
15 15 )
List of lexemes contained in the block port dout
16 16 dout
16 16 :
16 16 out
16 16 bit_vector
16 16 (
16 16 15
16 16 0
16 16 )
List of lexemes contained in the block architecture struct
20 20 architecture
20 20 struct
20 20 of
20 20 toto
20 20 is
22 22 FLAG_SIGN
23 23 sigl
23 23 data_round_out
23 23 :
23 23 bit_vector
23 23 (
23 23 15
23 23 downto
23 23 0
23 23 )
23 23 ;
24 24 FLAG_SIGN
30 30 done
30 30 >
30 30 =
30 30 last_round_signal
30 30 ;
33 33 first_round_signal
33 33 <
33 33 =
33 33 start
37 37 data_round_out
37 37 <
37 37 =
37 37 data_round_in
37 37 ;
39 39 end
39 39 structe
39 39 ;
List of lexemes contained in the block signal data_round_in
22 22 signal
22 22 data_round_in
22 22 :
22 22 bit_vector
22 22 (
22 22 15
22 22 downto
22 22 0
22 22 )
22 22 ;
List of lexemes contained in the block signal last_round_signal
24 24 signal
24 24 last_round_signal
24 24 ,
24 24 first_round_signal
24 24 :
24 24 bit
24 24 ;
0 30 0 library std
1 30 1 std ;
2 30 2 ; use
3 30 3 use stdtextio
001INF Information: BEGINNING OF THE SYNTHESIS OF THE "TEST/FINAL_TEST/erreur.vhd" FILE
005INF Information: The "TEST/FINAL_TEST/erreur.vhd" file was successfully opened 
009INF Information line 2: The library "std" has been detected
010INF Information line 9: The entity "assign" has been detected
011INF Information line 20: The architecture "struct" has been detected
803DEB Debugger line 11: The port "clk" has been detected
803DEB Debugger line 12: The port "rst" has been detected
803DEB Debugger line 14: The port "done" has been detected
803DEB Debugger line 15: The port "din" has been detected
803DEB Debugger line 16: The port "dout" has been detected
801DEB Debugger line 22: The signal "data_round_in" has been detected
801DEB Debugger line 24: The signal "last_round_signal" has been detected
050INF Information: THE CREATION OF THE DATA TREE IS ENDED
100INF Information: THE REORGANIZATION OF THE LEXEMES IS ENDED
201ERR Error line 3: "stdtextio" is not a valid label, it must be the one of the library
004INF Information: The option to close when we encounter an error is turned on, so the program will be killed
