#ifndef AR0820_MEMMAP_H
#define AR0820_MEMMAP_H
//***********************************************************************************
/// \file
///
/// Hardware block register definitions.
///
//***********************************************************************************
// Copyright 2018 ON Semiconductor.  All rights reserved.
//
// This software and/or documentation is licensed by ON Semiconductor under limited
// terms and conditions. The terms and conditions pertaining to the software and/or
// documentation are available at http://www.onsemi.com/site/pdf/ONSEMI_T&C.pdf
// ("ON Semiconductor Standard Terms and Conditions of Sale, Section 8 Software").
// Do not use this software and/or documentation unless you have carefully read and
// you agree to the limited terms and conditions. By using this software and/or
// documentation, you agree to the limited terms and conditions.
//***********************************************************************************

// !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
// DO NOT EDIT - This file is auto-generated by the generate_headers.py script
// !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!

//------------------------------------------------------------------------------
//    CORE Section
//------------------------------------------------------------------------------

#define CRYPTO_CCORE_ROM_BASE           0x00000000UL
#define CRYPTO_CCORE_SRAM_BASE          0x20000000UL
#define CRYPTO_ICORE_BASE               0x3FFF0000UL
#define CRYPTO_CCORE_PERIPHERALS_BASE   0x40000000UL
#define CRYPTO_CCORE_MCU_SYSCTRL_BASE   0x40010000UL

//------------------------------------------------------------------------------
//    PERIPHERALS Section
//------------------------------------------------------------------------------

#define CRYPTOCELL_CORE_BASE            (CRYPTO_CCORE_PERIPHERALS_BASE + 0x0000U)
#define CRYPTO_VCORE_BASE               (CRYPTO_CCORE_PERIPHERALS_BASE + 0x4000U)
#define CRYPTOCELL_CORE_RO_BASE         (CRYPTO_CCORE_PERIPHERALS_BASE + 0x5000U)
#define DEBUG_UART_REG_BASE             (CRYPTO_CCORE_PERIPHERALS_BASE + 0xC000U)
#define TIMER_REG_BASE                  (CRYPTO_CCORE_PERIPHERALS_BASE + 0xD000U)
#define WATCHDOG_REG_BASE               (CRYPTO_CCORE_PERIPHERALS_BASE + 0xE000U)

//------------------------------------------------------------------------------
//    CRYPTO_ICORE Section
//------------------------------------------------------------------------------

#define CRYPTO_ICORE_REG_BASE           (CRYPTO_ICORE_BASE + 0x0000U)
#define CRYPTO_ICORE_SHARED_RAM         (CRYPTO_ICORE_BASE + 0x1000U)
#define CRYPTO_ICORE_SHARED_RAM_SIZE_BYTES  4096

//------------------------------------------------------------------------------
//    CRYPTO_OTPM Section
//------------------------------------------------------------------------------

#define CRYPTO_OTPM_DATA                (CRYPTOCELL_CORE_BASE + 0x2000U)
#define CRYPTO_OTPM_REG_BASE            (CRYPTOCELL_CORE_BASE + 0x3F80U)

//------------------------------------------------------------------------------
//    CRYPTO_VCORE Section
//------------------------------------------------------------------------------

#define CRYPTO_VCORE_REG_BASE           (CRYPTO_VCORE_BASE + 0x0000U)

//------------------------------------------------------------------------------
//    MCU_SYSCTRL Section
//------------------------------------------------------------------------------

#define MCU_SYSCTRL_REG_BASE            (CRYPTO_CCORE_MCU_SYSCTRL_BASE + 0x0000U)
#define PATCHER_REG_BASE                (CRYPTO_CCORE_MCU_SYSCTRL_BASE + 0x0020U)

//------------------------------------------------------------------------------
//    PATCH Section
//------------------------------------------------------------------------------

#define PATCH_BASE                      (CRYPTO_CCORE_SRAM_BASE + 0x0000U)
#define PATCH_TABLE_BASE                (PATCH_BASE)

#endif /* AR0820_MEMMAP_H */
