/*
 * Copyright (C) 2016 EMAC Inc.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

/dts-v1/;

#include "imx6ul.dtsi"

/ {
	model = "EMAC SOM-iMX6UL with SOM-150ES";
	compatible = "emac,som-imx6ul-150es", "fsl,imx6ul";

	chosen {
		stdout-path = &uart1;
	};

	memory {
		device_type = "memory";
		reg = <0x80000000 0x8000000>;
	};

	leds {
		compatible = "gpio-leds";
		stat {
			label = "status";
			gpios = <&gpio4 16 GPIO_ACTIVE_LOW>;
			default-state = "on";
		};
	};

	regulators {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <0>;

		reg_sd1_vmmc: sd1_regulator {
			compatible = "regulator-fixed";
			regulator-name = "VSD_3V3";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			regulator-always-on;
		};
		vref: regulator@0 {
			compatible = "regulator-fixed";
			reg = <0>;
			regulator-name = "vref";
			regulator-min-microvolt = <2500000>;
			regulator-max-microvolt = <2500000>;
			regulator-always-on;
		};
		reg_usb_otg_vbus: regulator-usb-otg-vbus {
			compatible = "regulator-fixed";
			pinctrl-names = "default";
			regulator-name = "usb_otg_vbus";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
			regulator-always-on;
		};
	};

	clocks {
		audio_osc: audio_osc {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <12288000>;
		};
	};

	sound {
		compatible = "simple-audio-card";
		simple-audio-card,name = "mx6ul-cs4271";
		simple-audio-card,format = "i2s";
		simple-audio-card,bitclock-master = <&codec_master>;
		simple-audio-card,frame-master = <&codec_master>;
		simple-audio-card,widgets =
			"Line", "Line In",
			"Line", "Line Out";
		simple-audio-card,routing =
			"Line In", "Capture",
			"Line Out", "Playback";

		cpu_master: simple-audio-card,cpu {
			sound-dai = <&sai2>;
		};

		codec_master: simple-audio-card,codec {
			sound-dai = <&cs4271>;
		};
	};

	/* for whatever reason this pwm clock has to be a the top level
	   not in clocks section above or it won't be seen */
	cpld_clk: cpld_clk {
		compatible = "pwm-clock";
		#clock-cells = <0>;
		clock-frequency = <200000>;
		pwms = <&pwm2 0 5000 0>;
		status="okay";
	};
};

&adc1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_adc1>;
	num-channels = <10>;
	status = "okay";
};

&can1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_flexcan1>;
	status = "okay";
};

&clks {
	assigned-clocks = <&clks IMX6UL_CLK_PLL4_AUDIO_DIV>;
	assigned-clock-rates = <786432000>;
};

&cpu0 {
	arm-supply = <&reg_arm>;
	soc-supply = <&reg_soc>;
};

&i2c1 {
	clock_frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c1>;
	status = "okay";
};

&ecspi4 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ecspi4>;
	fsl,spi-num-chipselects = <4>;
	cs-gpios = <
		&gpio2 10 GPIO_ACTIVE_HIGH
		&gpio2 11 GPIO_ACTIVE_HIGH
		&gpio3  9 GPIO_ACTIVE_HIGH
		&gpio2 15 GPIO_ACTIVE_HIGH
	>;
	status = "okay";
	mcp3208: mcp320x@0 {
		compatible = "mcp3208";
		spi-max-frequency = <1000000>;
		spi-cpol;
		spi-cpha;
		reg = <0>;
		status = "okay";
	};
	mcp4922: mcp49x2@1 {
		compatible = "mcp4922";
		spi-max-frequency = <1000000>;
		spi-cpol;
		spi-cpha;
		reg = <1>;
		vref = <&vref>;
		status = "okay";
	};
	cs4271: cs4271@2 {
		#sound-dai-cells = <0>;
		compatible = "cirrus,cs4271";
		spi-cpol;
		spi-cpha;
		reg = <2>;
		clocks = <&audio_osc>;
		spi-max-frequency = <1000000>;
		status = "okay";
	};
	flash: m25p80@3 {
		compatible = "jedec,spi-nor";
		spi-max-frequency = <40000000>;
		reg = <3>;
		status = "okay";
	};
};

&fec1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_enet1>;
	phy-mode = "rmii";
	phy-handle = <&ethphy0>;
	status = "okay";

	mdio {
		#address-cells = <1>;
		#size-cells = <0>;

		ethphy0: ethernet-phy@1 {
			reg = <1>;
		};
	};
};


&pwm1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm1>;
	status = "okay";
};

&pwm2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm2>;
	status = "okay";
};

&pwm3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm3>;
	status = "okay";
};

&qspi {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_qspi>;
	status = "disabled";
};

&sai2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_sai2>;
	status = "okay";
};

&snvs_poweroff {
	status = "okay";
};

&uart1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart1>;
	fsl,uart-has-rtscts;
	status = "okay";
};

&uart2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart2>;
	fsl,uart-has-rtscts;
	status = "okay";
};

&uart3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart3>;
	status = "okay";
};

&uart4 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart4>;
	status = "okay";
};

&uart5 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart5>;
	status = "okay";
};

&usbotg1 {
	vbus-supply = <&reg_usb_otg_vbus>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usb_otg1_id>;
	dr_mode = "otg";
	srp-disable;
	hnp-disable;
	adp-disable;
	status = "okay";
};

&usbotg2 {
	dr_mode = "host";
	disable-over-current;
	status = "okay";
};

&usdhc1 {
	pinctrl-names = "default", "state_100mhz", "state_200mhz";
	pinctrl-0 = <&pinctrl_usdhc1>;
	pinctrl-1 = <&pinctrl_usdhc1_100mhz>;
	keep-power-in-suspend;
	wakeup-source;
	vmmc-supply = <&reg_sd1_vmmc>;
	status = "okay";
};

&usdhc2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc2>;
	no-1-8-v;
	keep-power-in-suspend;
	wakeup-source;
	status = "okay";
};

//&wdog1 {
//	pinctrl-names = "default";
//	pinctrl-0 = <&pinctrl_wdog>;
//	fsl,ext-reset-output;
//};

&weim {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_weim>;
	status = "okay";

	ranges = <0 0 0x50000000 0x02000000
		  1 0 0x52000000 0x02000000
		  2 0 0x54000000 0x02000000
		  3 0 0x56000000 0x02000000>;

	porta@2,2 {
		compatible = "emac,mmio-gpio";
		reg-names = "dat", "dirout";
		reg = <2 2 1>, <2 3 1>;
		gpio-controller;
		#address-cells = <1>;
		#size-cells = <1>;
		bank-width = <1>;
		fsl,weim-cs-timing = <0x00040081 0x00000000 0x04000000
				      0x00000000 0x04000040 0x00000000>;
	};

	portb@2,4 {
		compatible = "emac,mmio-gpio";
		reg-names = "dat", "dirout";
		reg = <2 4 1>, <2 5 1>;
		gpio-controller;
		#address-cells = <1>;
		#size-cells = <1>;
		bank-width = <1>;
		fsl,weim-cs-timing = <0x00040081 0x00000000 0x04000000
				      0x00000000 0x04000040 0x00000000>;

	};

	portc@2,6 {
		compatible = "emac,mmio-gpio";
		reg-names = "dat";
		reg = <2 6 1>;
		gpio-controller;
		#address-cells = <1>;
		#size-cells = <1>;
		bank-width = <1>;
		fsl,weim-cs-timing = <0x00040081 0x00000000 0x04000000
				      0x00000000 0x04000040 0x00000000>;

	};
	lcd@2,0 {
		compatible = "emac,lcd";
		reg = <2 0 2>;
		#address-cells = <1>;
		#size-cells = <1>;
		bank-width = <1>;
		fsl,weim-cs-timing = <0x00040081 0x00000000 0x04000000
				      0x00000000 0x04000040 0x00000000>;

		status = "okay";
	};
	keypad@2,7 {
		compatible = "emac,emac-keypad";
		reg = <2 7 1>;
		#address-cells = <1>;
		#size-cells = <1>;
		bank-width = <1>;
		fsl,weim-cs-timing = <0x00040081 0x00000000 0x04000000
				      0x00000000 0x04000040 0x00000000>;

		clocks = <&cpld_clk>;
		clock-names = "cpldclk";

		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_keypad>;


		gpio-interrupt = <&gpio3 4 0x0>;
		keypad,num-rows = <4>;
		keypad,num-columns = <4>;
		linux,keymap = <0x0000001e /*A*/
				0x01000008 /*7*/
				0x02000005 /*4*/
				0x03000002 /*1*/
				0x0001000b /*0*/
				0x01010009 /*8*/
				0x02010006 /*5*/
				0x03010003 /*2*/
				0x00020030 /*B*/
				0x0102000a /*9*/
				0x02020007 /*6*/
				0x03020004 /*3*/
				0x00030021 /*F*/
				0x01030012 /*E*/
				0x02030020 /*D*/
				0x0303002e /*C*/
				>;
	};
	control@2,8 {
		compatible = "emac,mmio-gpio";
		reg-names = "dat";
		reg = <2 8 1>;
		gpio-controller;
		#address-cells = <1>;
		#size-cells = <1>;
		bank-width = <1>;
		fsl,weim-cs-timing = <0x00040081 0x00000000 0x04000000
				      0x00000000 0x04000040 0x00000000>;

	};
	handy@2,10 {
		compatible = "emac,mmio-gpio";
		reg-names = "dat", "dirout";
		reg = <2 10 1>, <2 11 1>;
		gpio-controller;
		#address-cells = <1>;
		#size-cells = <1>;
		bank-width = <1>;
		fsl,weim-cs-timing = <0x00040081 0x00000000 0x04000000
				      0x00000000 0x04000040 0x00000000>;

	};

	id@2,0xf {
		compatible = "emac,emac-cpld-id";
		reg = <2 0xf 1>;
		#address-cells = <1>;
		#size-cells = <1>;
		fsl,weim-cs-timing = <0x00040081 0x00000000 0x04000000
				      0x00000000 0x04000040 0x00000000>;
	};
};

&iomuxc {
	pinctrl-names = "default";

	pinctrl_adc1: adc1grp {
		fsl,pins = <
			MX6UL_PAD_GPIO1_IO06__GPIO1_IO06	0xb0
			MX6UL_PAD_GPIO1_IO07__GPIO1_IO07	0xb0
			MX6UL_PAD_GPIO1_IO08__GPIO1_IO08	0xb0
			MX6UL_PAD_GPIO1_IO09__GPIO1_IO09	0xb0
		>;
	};

	pinctrl_keypad: keypadgrp {
		fsl,pins = <
			MX6UL_PAD_LCD_RESET__GPIO3_IO04		0xb0
		>;
	};

	pinctrl_csi1: csi1grp {
		fsl,pins = <
			MX6UL_PAD_CSI_MCLK__CSI_MCLK		0x1b088
			MX6UL_PAD_CSI_PIXCLK__CSI_PIXCLK	0x1b088
			MX6UL_PAD_CSI_VSYNC__CSI_VSYNC		0x1b088
			MX6UL_PAD_CSI_HSYNC__CSI_HSYNC		0x1b088
			MX6UL_PAD_CSI_DATA00__CSI_DATA02	0x1b088
			MX6UL_PAD_CSI_DATA01__CSI_DATA03	0x1b088
			MX6UL_PAD_CSI_DATA02__CSI_DATA04	0x1b088
			MX6UL_PAD_CSI_DATA03__CSI_DATA05	0x1b088
			MX6UL_PAD_CSI_DATA04__CSI_DATA06	0x1b088
			MX6UL_PAD_CSI_DATA05__CSI_DATA07	0x1b088
			MX6UL_PAD_CSI_DATA06__CSI_DATA08	0x1b088
			MX6UL_PAD_CSI_DATA07__CSI_DATA09	0x1b088
		>;
	};

	pinctrl_ecspi4: ecspi4grp {
		fsl,pins = <
			MX6UL_PAD_ENET2_RX_ER__GPIO2_IO15	0x0b0b0
			MX6UL_PAD_ENET2_RX_EN__GPIO2_IO10	0x0b0b0
			MX6UL_PAD_ENET2_TX_DATA0__GPIO2_IO11	0x0b0b0
			MX6UL_PAD_LCD_DATA04__GPIO3_IO09	0x0b0b0
			MX6UL_PAD_ENET2_TX_EN__ECSPI4_MOSI	0x0b0b0
			MX6UL_PAD_ENET2_TX_CLK__ECSPI4_MISO	0x0b0b0
			MX6UL_PAD_ENET2_TX_DATA1__ECSPI4_SCLK	0x0b0b0
		>;
	};

	pinctrl_enet1: enet1grp {
		fsl,pins = <
			MX6UL_PAD_ENET1_RX_EN__ENET1_RX_EN	0x1b0b0
			MX6UL_PAD_ENET1_RX_ER__ENET1_RX_ER	0x1b0b0
			MX6UL_PAD_ENET1_RX_DATA0__ENET1_RDATA00	0x1b0b0
			MX6UL_PAD_ENET1_RX_DATA1__ENET1_RDATA01	0x1b0b0
			MX6UL_PAD_ENET1_TX_EN__ENET1_TX_EN	0x1b0b0
			MX6UL_PAD_ENET1_TX_DATA0__ENET1_TDATA00	0x1b0b0
			MX6UL_PAD_ENET1_TX_DATA1__ENET1_TDATA01	0x1b0b0
			MX6UL_PAD_ENET1_TX_CLK__ENET1_REF_CLK1	0x4001b031
		>;
	};

	pinctrl_enet2: enet2grp {
		fsl,pins = <
			MX6UL_PAD_GPIO1_IO07__ENET2_MDC		0x1b0b0
			MX6UL_PAD_GPIO1_IO06__ENET2_MDIO	0x1b0b0
			MX6UL_PAD_ENET2_RX_EN__ENET2_RX_EN	0x1b0b0
			MX6UL_PAD_ENET2_RX_ER__ENET2_RX_ER	0x1b0b0
			MX6UL_PAD_ENET2_RX_DATA0__ENET2_RDATA00	0x1b0b0
			MX6UL_PAD_ENET2_RX_DATA1__ENET2_RDATA01	0x1b0b0
			MX6UL_PAD_ENET2_TX_EN__ENET2_TX_EN	0x1b0b0
			MX6UL_PAD_ENET2_TX_DATA0__ENET2_TDATA00	0x1b0b0
			MX6UL_PAD_ENET2_TX_DATA1__ENET2_TDATA01	0x1b0b0
			MX6UL_PAD_ENET2_TX_CLK__ENET2_REF_CLK2	0x4001b031
			MX6UL_PAD_SNVS_TAMPER0__GPIO5_IO00	0x17059
		>;
	};

	pinctrl_flexcan1: flexcan1grp {
		fsl,pins = <
			MX6UL_PAD_UART3_RTS_B__FLEXCAN1_RX	0x0b0b0
			MX6UL_PAD_UART3_CTS_B__FLEXCAN1_TX	0x0b0b0
		>;
	};

	pinctrl_flexcan2: flexcan2grp {
		fsl,pins = <
			MX6UL_PAD_UART2_RTS_B__FLEXCAN2_RX	0x1b020
			MX6UL_PAD_UART2_CTS_B__FLEXCAN2_TX	0x1b020
		>;
	};

	pinctrl_i2c1: i2c1grp {
		fsl,pins = <
			MX6UL_PAD_GPIO1_IO02__I2C1_SCL 0x4001b8b0
			MX6UL_PAD_GPIO1_IO03__I2C1_SDA 0x4001b8b0
		>;
	};

	pinctrl_i2c2: i2c2grp {
		fsl,pins = <
			MX6UL_PAD_UART5_TX_DATA__I2C2_SCL 0x4001b8b0
			MX6UL_PAD_UART5_RX_DATA__I2C2_SDA 0x4001b8b0
		>;
	};

	pinctrl_qspi: qspigrp {
		fsl,pins = <
			MX6UL_PAD_NAND_WP_B__QSPI_A_SCLK	0x70a1
			MX6UL_PAD_NAND_READY_B__QSPI_A_DATA00	0x70a1
			MX6UL_PAD_NAND_CE0_B__QSPI_A_DATA01	0x70a1
			MX6UL_PAD_NAND_CE1_B__QSPI_A_DATA02	0x70a1
			MX6UL_PAD_NAND_CLE__QSPI_A_DATA03	0x70a1
			MX6UL_PAD_NAND_DQS__QSPI_A_SS0_B	0x70a1
		>;
	};

	pinctrl_sai2: sai2grp {
		fsl,pins = <
			MX6UL_PAD_JTAG_TDI__SAI2_TX_BCLK	0x0b0b0
			MX6UL_PAD_JTAG_TDO__SAI2_TX_SYNC	0x0b0b0
			MX6UL_PAD_JTAG_TRST_B__SAI2_TX_DATA	0x0b0b0
			MX6UL_PAD_JTAG_TCK__SAI2_RX_DATA	0x0b0b0
			MX6UL_PAD_JTAG_TMS__SAI2_MCLK		0x0b0b0
		>;
	};

	pinctrl_pwm1: pwm1grp {
		fsl,pins = <
			MX6UL_PAD_LCD_DATA00__PWM1_OUT		0x110b0
		>;
	};

	pinctrl_pwm2: pwm2grp {
		fsl,pins = <
			MX6UL_PAD_LCD_DATA01__PWM2_OUT		0x110b0
		>;
	};

	pinctrl_pwm3: pwm3grp {
		fsl,pins = <
			MX6UL_PAD_GPIO1_IO04__PWM3_OUT		0x1b0b1
		>;
	};

	pinctrl_usb_otg1_id: usbotg1idgrp {
		fsl,pins = <
			MX6UL_PAD_GPIO1_IO00__ANATOP_OTG1_ID	0x17059
		>;
	};

	pinctrl_uart1: uart1grp {
		fsl,pins = <
			MX6UL_PAD_UART1_TX_DATA__UART1_DCE_TX 0x1b0b1
			MX6UL_PAD_UART1_RX_DATA__UART1_DCE_RX 0x1b0b1
		>;
	};

	pinctrl_uart2: uart2grp {
		fsl,pins = <
			MX6UL_PAD_UART2_TX_DATA__UART2_DCE_TX	0x1b0b1
			MX6UL_PAD_UART2_RX_DATA__UART2_DCE_RX	0x1b0b1
			MX6UL_PAD_UART2_RTS_B__UART2_DCE_RTS	0x1b0b1
			MX6UL_PAD_UART2_CTS_B__UART2_DCE_CTS	0x1b0b1
		>;
	};

	pinctrl_uart3: uart3grp {
		fsl,pins = <
			MX6UL_PAD_UART3_TX_DATA__UART3_DCE_TX 0x1b0b1
			MX6UL_PAD_UART3_RX_DATA__UART3_DCE_RX 0x1b0b1
		>;
	};

	pinctrl_uart4: uart4grp {
		fsl,pins = <
			MX6UL_PAD_UART4_TX_DATA__UART4_DCE_TX 0x1b0b1
			MX6UL_PAD_UART4_RX_DATA__UART4_DCE_RX 0x1b0b1
		>;
	};

	pinctrl_uart5: uart5grp {
		fsl,pins = <
			MX6UL_PAD_UART5_TX_DATA__UART5_DCE_TX 0x1b0b1
			MX6UL_PAD_UART5_RX_DATA__UART5_DCE_RX 0x1b0b1
		>;
	};

	pinctrl_usdhc1: usdhc1grp {
		fsl,pins = <
			MX6UL_PAD_SD1_CMD__USDHC1_CMD     	0x17059
			MX6UL_PAD_SD1_CLK__USDHC1_CLK     	0x10059
			MX6UL_PAD_SD1_DATA0__USDHC1_DATA0 	0x17059
			MX6UL_PAD_SD1_DATA1__USDHC1_DATA1 	0x17059
			MX6UL_PAD_SD1_DATA2__USDHC1_DATA2 	0x17059
			MX6UL_PAD_SD1_DATA3__USDHC1_DATA3 	0x17059
		>;
	};

	pinctrl_usdhc1_100mhz: usdhc1grp100mhz {
		fsl,pins = <
			MX6UL_PAD_SD1_CMD__USDHC1_CMD     0x170b9
			MX6UL_PAD_SD1_CLK__USDHC1_CLK     0x100b9
			MX6UL_PAD_SD1_DATA0__USDHC1_DATA0 0x170b9
			MX6UL_PAD_SD1_DATA1__USDHC1_DATA1 0x170b9
			MX6UL_PAD_SD1_DATA2__USDHC1_DATA2 0x170b9
			MX6UL_PAD_SD1_DATA3__USDHC1_DATA3 0x170b9

		>;
	};

	pinctrl_usdhc1_200mhz: usdhc1grp200mhz {
		fsl,pins = <
			MX6UL_PAD_SD1_CMD__USDHC1_CMD     0x170f9
			MX6UL_PAD_SD1_CLK__USDHC1_CLK     0x100f9
			MX6UL_PAD_SD1_DATA0__USDHC1_DATA0 0x170f9
			MX6UL_PAD_SD1_DATA1__USDHC1_DATA1 0x170f9
			MX6UL_PAD_SD1_DATA2__USDHC1_DATA2 0x170f9
			MX6UL_PAD_SD1_DATA3__USDHC1_DATA3 0x170f9
		>;
	};

	pinctrl_usdhc2: usdhc2grp {
		fsl,pins = <
			MX6UL_PAD_NAND_RE_B__USDHC2_CLK     0x17059
			MX6UL_PAD_NAND_WE_B__USDHC2_CMD     0x17059
			MX6UL_PAD_NAND_DATA00__USDHC2_DATA0 0x17059
			MX6UL_PAD_NAND_DATA01__USDHC2_DATA1 0x17059
			MX6UL_PAD_NAND_DATA02__USDHC2_DATA2 0x17059
			MX6UL_PAD_NAND_DATA03__USDHC2_DATA3 0x17059
		>;
	};

	pinctrl_wdog: wdoggrp {
		fsl,pins = <
			MX6UL_PAD_LCD_RESET__WDOG1_WDOG_ANY    0x30b0
		>;
	};
	pinctrl_weim: weimgrp {
		fsl,pins = <
			MX6UL_PAD_CSI_MCLK__EIM_CS0_B		0xb0b1
			MX6UL_PAD_NAND_READY_B__EIM_CS1_B	0xb0b1
			MX6UL_PAD_LCD_CLK__EIM_CS2_B		0xb0b1
			MX6UL_PAD_CSI_PIXCLK__EIM_OE		0xb0b1
			MX6UL_PAD_CSI_VSYNC__EIM_RW		0xb0b1
			MX6UL_PAD_CSI_DATA00__EIM_AD00		0xb0b1
			MX6UL_PAD_CSI_DATA01__EIM_AD01		0xb0b1
			MX6UL_PAD_CSI_DATA02__EIM_AD02		0xb0b1
			MX6UL_PAD_CSI_DATA03__EIM_AD03		0xb0b1
			MX6UL_PAD_CSI_DATA04__EIM_AD04		0xb0b1
			MX6UL_PAD_CSI_DATA05__EIM_AD05		0xb0b1
			MX6UL_PAD_CSI_DATA06__EIM_AD06		0xb0b1
			MX6UL_PAD_CSI_DATA07__EIM_AD07		0xb0b1
			MX6UL_PAD_LCD_DATA08__EIM_DATA00	0x1b0b0
			MX6UL_PAD_LCD_DATA09__EIM_DATA01	0x1b0b0
			MX6UL_PAD_LCD_DATA10__EIM_DATA02	0x1b0b0
			MX6UL_PAD_LCD_DATA11__EIM_DATA03	0x1b0b0
			MX6UL_PAD_LCD_DATA12__EIM_DATA04	0x1b0b0
			MX6UL_PAD_LCD_DATA13__EIM_DATA05	0x1b0b0
			MX6UL_PAD_LCD_DATA14__EIM_DATA06	0x1b0b0
			MX6UL_PAD_LCD_DATA15__EIM_DATA07	0x1b0b0
			MX6UL_PAD_LCD_DATA16__EIM_DATA08	0x1b0b0
			MX6UL_PAD_LCD_DATA17__EIM_DATA09	0x1b0b0
			MX6UL_PAD_LCD_DATA18__EIM_DATA10	0x1b0b0
			MX6UL_PAD_LCD_DATA19__EIM_DATA11	0x1b0b0
			MX6UL_PAD_LCD_DATA20__EIM_DATA12	0x1b0b0
			MX6UL_PAD_LCD_DATA21__EIM_DATA13	0x1b0b0
			MX6UL_PAD_LCD_DATA22__EIM_DATA14	0x1b0b0
			MX6UL_PAD_LCD_DATA23__EIM_DATA15	0x1b0b0
		>;
	};
};
