
Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: C:\Microchip\Libero_SoC_v2023.2\SynplifyPro
OS: Windows 10 or later
Hostname: DESKTOP-6AKHTM4

Implementation : synthesis

# Written on Sun Nov 10 20:27:41 2024

##### DESIGN INFO #######################################################

Top View:                "I2C"
Constraint File(s):      "E:\Verilog_1st_year\I2C\designer\I2C\synthesis.fdc"




##### SUMMARY ############################################################

Found 0 issues in 0 out of 0 constraints


##### DETAILS ############################################################



Clock Relationships
*******************

Starting                                                  Ending                                                    |     rise to rise     |     fall to fall     |     rise to fall     |     fall to rise                     
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
I2C_sb_CCC_0_FCCC|GL0_net_inferred_clock                  I2C_sb_CCC_0_FCCC|GL0_net_inferred_clock                  |     10.000           |     No paths         |     No paths         |     No paths                         
I2C_sb_CCC_0_FCCC|GL0_net_inferred_clock                  I2C_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock     |     Diff grp         |     No paths         |     No paths         |     No paths                         
i2c_master|i2c_clk_inferred_clock                         i2c_master|i2c_clk_inferred_clock                         |     10.000           |     No paths         |     5.000            |     No paths                         
I2C_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock     I2C_sb_CCC_0_FCCC|GL0_net_inferred_clock                  |     Diff grp         |     No paths         |     No paths         |     No paths                         
I2C_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock     I2C_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock     |     10.000           |     No paths         |     No paths         |     No paths                         
===============================================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.


Unconstrained Start/End Points
******************************

p:DEVRST_N
p:MMUART_0_RXD
p:MMUART_0_TXD
p:data[0]
p:data[1]
p:data[2]
p:data[3]
p:data[4]
p:data[5]
p:data[6]
p:data[7]
p:data_out[0]
p:data_out[1]
p:data_out[2]
p:data_out[3]
p:data_out[4]
p:data_out[5]
p:data_out[6]
p:data_out[7]
p:read_data
p:ready
p:sda (bidir end point)
p:sda (bidir start point)


Inapplicable constraints
************************

(none)


Applicable constraints with issues
**********************************

(none)


Constraints with matching wildcard expressions
**********************************************

(none)


Library Report
**************


# End of Constraint Checker Report
