--
--	Conversion of SHW_full.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Wed Nov 01 05:12:57 2017
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL clk_slots : bit;
SIGNAL Net_34_3 : bit;
SIGNAL Net_29 : bit;
SIGNAL Net_28 : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_1_3\ : bit;
SIGNAL Net_34_2 : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_1_2\ : bit;
SIGNAL Net_34_1 : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_1_1\ : bit;
SIGNAL Net_34_0 : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_1_0\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:b_31\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:b_30\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:b_29\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:b_28\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:b_27\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:b_26\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:b_25\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:b_24\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:b_23\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:b_22\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:b_21\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:b_20\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:b_19\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:b_18\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:b_17\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:b_16\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:b_15\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:b_14\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:b_13\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:b_12\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:b_11\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:b_10\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:b_9\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:b_8\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:b_7\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:b_6\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:b_5\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:b_4\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:b_3\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:b_2\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:b_1\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:b_0\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_31\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_30\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_29\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_28\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_27\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_26\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_25\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_24\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_22\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_21\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_20\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_19\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_18\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_17\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_16\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_15\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_14\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_13\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_12\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_11\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_10\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_9\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_8\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_7\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_6\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_5\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_4\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_3\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODIN1_3\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_2\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODIN1_2\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_1\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODIN1_1\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_0\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODIN1_0\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:b_31\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:b_30\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:b_29\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:b_28\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:b_27\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:b_26\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:b_25\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:b_24\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:b_23\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:b_22\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:b_21\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:b_20\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:b_19\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:b_18\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:b_17\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:b_16\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:b_15\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:b_14\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:b_13\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:b_12\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:b_11\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:b_10\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:b_9\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:b_8\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:b_7\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:b_6\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:b_5\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:b_4\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:b_3\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:b_2\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:b_1\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:b_0\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_1_31\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:s_31\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_1_30\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:s_30\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_1_29\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:s_29\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_1_28\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:s_28\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_1_27\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:s_27\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_1_26\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:s_26\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_1_25\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:s_25\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_1_24\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:s_24\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_1_23\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:s_23\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_1_22\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:s_22\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_1_21\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:s_21\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_1_20\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:s_20\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_1_19\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:s_19\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_1_18\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:s_18\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_1_17\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:s_17\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_1_16\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:s_16\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_1_15\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:s_15\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_1_14\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:s_14\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_1_13\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:s_13\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_1_12\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:s_12\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_1_11\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:s_11\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_1_10\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:s_10\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_1_9\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:s_9\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_1_8\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:s_8\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_1_7\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:s_7\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_1_6\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:s_6\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_1_5\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:s_5\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_1_4\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:s_4\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:s_3\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:s_2\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:s_1\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:s_0\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \CNT_SLOTS:cmp_vv_vv_MODGEN_2\ : bit;
SIGNAL \CNT_SLOTS:MODULE_2:g1:a0:newa_3\ : bit;
SIGNAL \CNT_SLOTS:MODIN2_3\ : bit;
SIGNAL \CNT_SLOTS:MODULE_2:g1:a0:newa_2\ : bit;
SIGNAL \CNT_SLOTS:MODIN2_2\ : bit;
SIGNAL \CNT_SLOTS:MODULE_2:g1:a0:newa_1\ : bit;
SIGNAL \CNT_SLOTS:MODIN2_1\ : bit;
SIGNAL \CNT_SLOTS:MODULE_2:g1:a0:newa_0\ : bit;
SIGNAL \CNT_SLOTS:MODIN2_0\ : bit;
SIGNAL \CNT_SLOTS:MODULE_2:g1:a0:newb_3\ : bit;
SIGNAL \CNT_SLOTS:MODIN3_3\ : bit;
SIGNAL \CNT_SLOTS:MODULE_2:g1:a0:newb_2\ : bit;
SIGNAL \CNT_SLOTS:MODIN3_2\ : bit;
SIGNAL \CNT_SLOTS:MODULE_2:g1:a0:newb_1\ : bit;
SIGNAL \CNT_SLOTS:MODIN3_1\ : bit;
SIGNAL \CNT_SLOTS:MODULE_2:g1:a0:newb_0\ : bit;
SIGNAL \CNT_SLOTS:MODIN3_0\ : bit;
SIGNAL \CNT_SLOTS:MODULE_2:g1:a0:dataa_3\ : bit;
SIGNAL \CNT_SLOTS:MODULE_2:g1:a0:dataa_2\ : bit;
SIGNAL \CNT_SLOTS:MODULE_2:g1:a0:dataa_1\ : bit;
SIGNAL \CNT_SLOTS:MODULE_2:g1:a0:dataa_0\ : bit;
SIGNAL \CNT_SLOTS:MODULE_2:g1:a0:datab_3\ : bit;
SIGNAL \CNT_SLOTS:MODULE_2:g1:a0:datab_2\ : bit;
SIGNAL \CNT_SLOTS:MODULE_2:g1:a0:datab_1\ : bit;
SIGNAL \CNT_SLOTS:MODULE_2:g1:a0:datab_0\ : bit;
SIGNAL \CNT_SLOTS:MODULE_2:g1:a0:gx:u0:a_3\ : bit;
SIGNAL \CNT_SLOTS:MODULE_2:g1:a0:gx:u0:a_2\ : bit;
SIGNAL \CNT_SLOTS:MODULE_2:g1:a0:gx:u0:a_1\ : bit;
SIGNAL \CNT_SLOTS:MODULE_2:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \CNT_SLOTS:MODULE_2:g1:a0:gx:u0:b_3\ : bit;
SIGNAL \CNT_SLOTS:MODULE_2:g1:a0:gx:u0:b_2\ : bit;
SIGNAL \CNT_SLOTS:MODULE_2:g1:a0:gx:u0:b_1\ : bit;
SIGNAL \CNT_SLOTS:MODULE_2:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \CNT_SLOTS:MODULE_2:g1:a0:gx:u0:xnor_array_3\ : bit;
SIGNAL \CNT_SLOTS:MODULE_2:g1:a0:gx:u0:xnor_array_2\ : bit;
SIGNAL \CNT_SLOTS:MODULE_2:g1:a0:gx:u0:xnor_array_1\ : bit;
SIGNAL \CNT_SLOTS:MODULE_2:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \CNT_SLOTS:MODULE_2:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \CNT_SLOTS:MODULE_2:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \CNT_SLOTS:MODULE_2:g1:a0:gx:u0:eq_1\ : bit;
SIGNAL \CNT_SLOTS:MODULE_2:g1:a0:gx:u0:eq_2\ : bit;
SIGNAL \CNT_SLOTS:MODULE_2:g1:a0:gx:u0:eq_3\ : bit;
SIGNAL \CNT_SLOTS:MODULE_2:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \CNT_SLOTS:MODULE_2:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \CNT_SLOTS:MODULE_2:g1:a0:gx:u0:albi_2\ : bit;
SIGNAL \CNT_SLOTS:MODULE_2:g1:a0:gx:u0:agbi_2\ : bit;
SIGNAL \CNT_SLOTS:MODULE_2:g1:a0:gx:u0:lt_3\ : bit;
SIGNAL \CNT_SLOTS:MODULE_2:g1:a0:gx:u0:gt_3\ : bit;
SIGNAL \CNT_SLOTS:MODULE_2:g1:a0:gx:u0:lti_1\ : bit;
SIGNAL \CNT_SLOTS:MODULE_2:g1:a0:gx:u0:gti_1\ : bit;
SIGNAL \CNT_SLOTS:MODULE_2:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \CNT_SLOTS:MODULE_2:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \CNT_SLOTS:MODULE_2:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \CNT_SLOTS:MODULE_2:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \CNT_SLOTS:MODULE_2:g1:a0:gx:u0:lt_1\ : bit;
SIGNAL \CNT_SLOTS:MODULE_2:g1:a0:gx:u0:gt_1\ : bit;
SIGNAL \CNT_SLOTS:MODULE_2:g1:a0:gx:u0:lt_2\ : bit;
SIGNAL \CNT_SLOTS:MODULE_2:g1:a0:gx:u0:gt_2\ : bit;
SIGNAL \CNT_SLOTS:MODULE_2:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \CNT_SLOTS:MODULE_2:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \CNT_SLOTS:MODULE_2:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \CNT_SLOTS:MODULE_2:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \CNT_SLOTS:MODULE_2:g1:a0:xeq\ : bit;
SIGNAL \CNT_SLOTS:MODULE_2:g1:a0:xneq\ : bit;
SIGNAL \CNT_SLOTS:MODULE_2:g1:a0:xlt\ : bit;
SIGNAL \CNT_SLOTS:MODULE_2:g1:a0:xlte\ : bit;
SIGNAL \CNT_SLOTS:MODULE_2:g1:a0:xgt\ : bit;
SIGNAL \CNT_SLOTS:MODULE_2:g1:a0:xgte\ : bit;
SIGNAL \CNT_SLOTS:MODULE_2:lt\ : bit;
ATTRIBUTE port_state_att of \CNT_SLOTS:MODULE_2:lt\:SIGNAL IS 2;
SIGNAL \CNT_SLOTS:MODULE_2:gt\ : bit;
ATTRIBUTE port_state_att of \CNT_SLOTS:MODULE_2:gt\:SIGNAL IS 2;
SIGNAL \CNT_SLOTS:MODULE_2:gte\ : bit;
ATTRIBUTE port_state_att of \CNT_SLOTS:MODULE_2:gte\:SIGNAL IS 2;
SIGNAL \CNT_SLOTS:MODULE_2:lte\ : bit;
ATTRIBUTE port_state_att of \CNT_SLOTS:MODULE_2:lte\:SIGNAL IS 2;
SIGNAL \CNT_SLOTS:MODULE_2:neq\ : bit;
ATTRIBUTE port_state_att of \CNT_SLOTS:MODULE_2:neq\:SIGNAL IS 2;
SIGNAL Net_31_3 : bit;
SIGNAL Net_31_2 : bit;
SIGNAL Net_31_1 : bit;
SIGNAL Net_31_0 : bit;
SIGNAL clk_bus : bit;
SIGNAL \LUT_SLOTS:tmp__LUT_SLOTS_ins_3\ : bit;
SIGNAL \LUT_SLOTS:tmp__LUT_SLOTS_ins_2\ : bit;
SIGNAL \LUT_SLOTS:tmp__LUT_SLOTS_ins_1\ : bit;
SIGNAL \LUT_SLOTS:tmp__LUT_SLOTS_ins_0\ : bit;
SIGNAL \LUT_SLOTS:tmp__LUT_SLOTS_reg_3\ : bit;
SIGNAL \LUT_SLOTS:tmp__LUT_SLOTS_reg_2\ : bit;
SIGNAL \LUT_SLOTS:tmp__LUT_SLOTS_reg_1\ : bit;
SIGNAL \LUT_SLOTS:tmp__LUT_SLOTS_reg_0\ : bit;
SIGNAL tx_slot3 : bit;
SIGNAL tx_slot2 : bit;
SIGNAL tx_slot1 : bit;
SIGNAL tx_slot0 : bit;
SIGNAL \CREG_PAY:clk\ : bit;
SIGNAL \CREG_PAY:rst\ : bit;
SIGNAL Net_60 : bit;
SIGNAL \CREG_PAY:control_out_0\ : bit;
SIGNAL Net_57 : bit;
SIGNAL \CREG_PAY:control_out_1\ : bit;
SIGNAL Net_58 : bit;
SIGNAL \CREG_PAY:control_out_2\ : bit;
SIGNAL Net_59 : bit;
SIGNAL \CREG_PAY:control_out_3\ : bit;
SIGNAL Net_61 : bit;
SIGNAL \CREG_PAY:control_out_4\ : bit;
SIGNAL Net_62 : bit;
SIGNAL \CREG_PAY:control_out_5\ : bit;
SIGNAL Net_63 : bit;
SIGNAL \CREG_PAY:control_out_6\ : bit;
SIGNAL Net_64 : bit;
SIGNAL \CREG_PAY:control_out_7\ : bit;
SIGNAL \CREG_PAY:control_7\ : bit;
SIGNAL \CREG_PAY:control_6\ : bit;
SIGNAL \CREG_PAY:control_5\ : bit;
SIGNAL \CREG_PAY:control_4\ : bit;
SIGNAL \CREG_PAY:control_3\ : bit;
SIGNAL \CREG_PAY:control_2\ : bit;
SIGNAL \CREG_PAY:control_1\ : bit;
SIGNAL \CREG_PAY:control_0\ : bit;
SIGNAL \mux_1:tmp__mux_1_reg\ : bit;
SIGNAL Net_77_2 : bit;
SIGNAL Net_77_1 : bit;
SIGNAL Net_77_0 : bit;
SIGNAL pay_current_bit : bit;
SIGNAL pay_shift_lo : bit;
SIGNAL Net_95 : bit;
SIGNAL pay_en : bit;
ATTRIBUTE soft of pay_en:SIGNAL IS '1';
SIGNAL \SEL_PAY_OUT:BasicCounter_1:add_vi_vv_MODGEN_3_2\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:add_vi_vv_MODGEN_3_1\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:add_vi_vv_MODGEN_3_0\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:b_31\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:b_30\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:b_29\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:b_28\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:b_27\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:b_26\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:b_25\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:b_24\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:b_23\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:b_22\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:b_21\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:b_20\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:b_19\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:b_18\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:b_17\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:b_16\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:b_15\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:b_14\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:b_13\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:b_12\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:b_11\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:b_10\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:b_9\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:b_8\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:b_7\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:b_6\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:b_5\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:b_4\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:b_3\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:b_2\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:b_1\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:b_0\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_31\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_30\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_29\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_28\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_27\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_26\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_25\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_24\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_23\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_22\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_21\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_20\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_19\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_18\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_17\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_16\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_15\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_14\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_13\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_12\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_11\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_10\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_9\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_8\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_7\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_6\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_5\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_4\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_3\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_2\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODIN4_2\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_1\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODIN4_1\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_0\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODIN4_0\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:b_31\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:b_30\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:b_29\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:b_28\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:b_27\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:b_26\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:b_25\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:b_24\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:b_23\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:b_22\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:b_21\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:b_20\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:b_19\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:b_18\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:b_17\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:b_16\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:b_15\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:b_14\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:b_13\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:b_12\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:b_11\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:b_10\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:b_9\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:b_8\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:b_7\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:b_6\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:b_5\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:b_4\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:b_3\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:b_2\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:b_1\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:b_0\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:add_vi_vv_MODGEN_3_31\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:s_31\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:add_vi_vv_MODGEN_3_30\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:s_30\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:add_vi_vv_MODGEN_3_29\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:s_29\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:add_vi_vv_MODGEN_3_28\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:s_28\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:add_vi_vv_MODGEN_3_27\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:s_27\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:add_vi_vv_MODGEN_3_26\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:s_26\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:add_vi_vv_MODGEN_3_25\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:s_25\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:add_vi_vv_MODGEN_3_24\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:s_24\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:add_vi_vv_MODGEN_3_23\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:s_23\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:add_vi_vv_MODGEN_3_22\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:s_22\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:add_vi_vv_MODGEN_3_21\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:s_21\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:add_vi_vv_MODGEN_3_20\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:s_20\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:add_vi_vv_MODGEN_3_19\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:s_19\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:add_vi_vv_MODGEN_3_18\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:s_18\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:add_vi_vv_MODGEN_3_17\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:s_17\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:add_vi_vv_MODGEN_3_16\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:s_16\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:add_vi_vv_MODGEN_3_15\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:s_15\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:add_vi_vv_MODGEN_3_14\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:s_14\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:add_vi_vv_MODGEN_3_13\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:s_13\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:add_vi_vv_MODGEN_3_12\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:s_12\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:add_vi_vv_MODGEN_3_11\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:s_11\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:add_vi_vv_MODGEN_3_10\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:s_10\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:add_vi_vv_MODGEN_3_9\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:s_9\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:add_vi_vv_MODGEN_3_8\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:s_8\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:add_vi_vv_MODGEN_3_7\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:s_7\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:add_vi_vv_MODGEN_3_6\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:s_6\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:add_vi_vv_MODGEN_3_5\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:s_5\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:add_vi_vv_MODGEN_3_4\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:s_4\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:add_vi_vv_MODGEN_3_3\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:s_3\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:s_2\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:s_1\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:s_0\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \SEL_PAY_OUT:cmp_vv_vv_MODGEN_4\ : bit;
SIGNAL \SEL_PAY_OUT:MODULE_4:g1:a0:newa_2\ : bit;
SIGNAL \SEL_PAY_OUT:MODIN5_2\ : bit;
SIGNAL \SEL_PAY_OUT:MODULE_4:g1:a0:newa_1\ : bit;
SIGNAL \SEL_PAY_OUT:MODIN5_1\ : bit;
SIGNAL \SEL_PAY_OUT:MODULE_4:g1:a0:newa_0\ : bit;
SIGNAL \SEL_PAY_OUT:MODIN5_0\ : bit;
SIGNAL \SEL_PAY_OUT:MODULE_4:g1:a0:newb_2\ : bit;
SIGNAL \SEL_PAY_OUT:MODIN6_2\ : bit;
SIGNAL \SEL_PAY_OUT:MODULE_4:g1:a0:newb_1\ : bit;
SIGNAL \SEL_PAY_OUT:MODIN6_1\ : bit;
SIGNAL \SEL_PAY_OUT:MODULE_4:g1:a0:newb_0\ : bit;
SIGNAL \SEL_PAY_OUT:MODIN6_0\ : bit;
SIGNAL \SEL_PAY_OUT:MODULE_4:g1:a0:dataa_2\ : bit;
SIGNAL \SEL_PAY_OUT:MODULE_4:g1:a0:dataa_1\ : bit;
SIGNAL \SEL_PAY_OUT:MODULE_4:g1:a0:dataa_0\ : bit;
SIGNAL \SEL_PAY_OUT:MODULE_4:g1:a0:datab_2\ : bit;
SIGNAL \SEL_PAY_OUT:MODULE_4:g1:a0:datab_1\ : bit;
SIGNAL \SEL_PAY_OUT:MODULE_4:g1:a0:datab_0\ : bit;
SIGNAL \SEL_PAY_OUT:MODULE_4:g1:a0:gx:u0:a_2\ : bit;
SIGNAL \SEL_PAY_OUT:MODULE_4:g1:a0:gx:u0:a_1\ : bit;
SIGNAL \SEL_PAY_OUT:MODULE_4:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \SEL_PAY_OUT:MODULE_4:g1:a0:gx:u0:b_2\ : bit;
SIGNAL \SEL_PAY_OUT:MODULE_4:g1:a0:gx:u0:b_1\ : bit;
SIGNAL \SEL_PAY_OUT:MODULE_4:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \SEL_PAY_OUT:MODULE_4:g1:a0:gx:u0:xnor_array_2\ : bit;
SIGNAL \SEL_PAY_OUT:MODULE_4:g1:a0:gx:u0:xnor_array_1\ : bit;
SIGNAL \SEL_PAY_OUT:MODULE_4:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \SEL_PAY_OUT:MODULE_4:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \SEL_PAY_OUT:MODULE_4:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \SEL_PAY_OUT:MODULE_4:g1:a0:gx:u0:eq_1\ : bit;
SIGNAL \SEL_PAY_OUT:MODULE_4:g1:a0:gx:u0:eq_2\ : bit;
SIGNAL \SEL_PAY_OUT:MODULE_4:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \SEL_PAY_OUT:MODULE_4:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \SEL_PAY_OUT:MODULE_4:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \SEL_PAY_OUT:MODULE_4:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \SEL_PAY_OUT:MODULE_4:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \SEL_PAY_OUT:MODULE_4:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \SEL_PAY_OUT:MODULE_4:g1:a0:gx:u0:lt_1\ : bit;
SIGNAL \SEL_PAY_OUT:MODULE_4:g1:a0:gx:u0:gt_1\ : bit;
SIGNAL \SEL_PAY_OUT:MODULE_4:g1:a0:gx:u0:lt_2\ : bit;
SIGNAL \SEL_PAY_OUT:MODULE_4:g1:a0:gx:u0:gt_2\ : bit;
SIGNAL \SEL_PAY_OUT:MODULE_4:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \SEL_PAY_OUT:MODULE_4:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \SEL_PAY_OUT:MODULE_4:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \SEL_PAY_OUT:MODULE_4:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \SEL_PAY_OUT:MODULE_4:g1:a0:xeq\ : bit;
SIGNAL \SEL_PAY_OUT:MODULE_4:g1:a0:xneq\ : bit;
SIGNAL \SEL_PAY_OUT:MODULE_4:g1:a0:xlt\ : bit;
SIGNAL \SEL_PAY_OUT:MODULE_4:g1:a0:xlte\ : bit;
SIGNAL \SEL_PAY_OUT:MODULE_4:g1:a0:xgt\ : bit;
SIGNAL \SEL_PAY_OUT:MODULE_4:g1:a0:xgte\ : bit;
SIGNAL \SEL_PAY_OUT:MODULE_4:lt\ : bit;
ATTRIBUTE port_state_att of \SEL_PAY_OUT:MODULE_4:lt\:SIGNAL IS 2;
SIGNAL \SEL_PAY_OUT:MODULE_4:gt\ : bit;
ATTRIBUTE port_state_att of \SEL_PAY_OUT:MODULE_4:gt\:SIGNAL IS 2;
SIGNAL \SEL_PAY_OUT:MODULE_4:gte\ : bit;
ATTRIBUTE port_state_att of \SEL_PAY_OUT:MODULE_4:gte\:SIGNAL IS 2;
SIGNAL \SEL_PAY_OUT:MODULE_4:lte\ : bit;
ATTRIBUTE port_state_att of \SEL_PAY_OUT:MODULE_4:lte\:SIGNAL IS 2;
SIGNAL \SEL_PAY_OUT:MODULE_4:neq\ : bit;
ATTRIBUTE port_state_att of \SEL_PAY_OUT:MODULE_4:neq\:SIGNAL IS 2;
SIGNAL Net_97_2 : bit;
SIGNAL Net_97_1 : bit;
SIGNAL Net_97_0 : bit;
SIGNAL ham_empty : bit;
SIGNAL tx_en : bit;
SIGNAL pay_shift_hi : bit;
SIGNAL clk_shift : bit;
SIGNAL Net_114 : bit;
SIGNAL pay_en_lo : bit;
SIGNAL cy_srff_1 : bit;
SIGNAL Net_187 : bit;
SIGNAL \SREG_HAM_OUT:status_0\ : bit;
SIGNAL \SREG_HAM_OUT:status_1\ : bit;
SIGNAL Net_174 : bit;
SIGNAL \SREG_HAM_OUT:status_2\ : bit;
SIGNAL Net_175 : bit;
SIGNAL \SREG_HAM_OUT:status_3\ : bit;
SIGNAL Net_176 : bit;
SIGNAL \SREG_HAM_OUT:status_4\ : bit;
SIGNAL Net_178 : bit;
SIGNAL \SREG_HAM_OUT:status_5\ : bit;
SIGNAL Net_179 : bit;
SIGNAL \SREG_HAM_OUT:status_6\ : bit;
SIGNAL Net_180 : bit;
SIGNAL \SREG_HAM_OUT:status_7\ : bit;
SIGNAL Net_181 : bit;
SIGNAL zero : bit;
SIGNAL \LUT_HAM:tmp__LUT_HAM_ins_3\ : bit;
SIGNAL Net_169 : bit;
SIGNAL \LUT_HAM:tmp__LUT_HAM_ins_2\ : bit;
SIGNAL Net_149 : bit;
SIGNAL \LUT_HAM:tmp__LUT_HAM_ins_1\ : bit;
SIGNAL Net_146 : bit;
SIGNAL \LUT_HAM:tmp__LUT_HAM_ins_0\ : bit;
SIGNAL Net_142 : bit;
SIGNAL \LUT_HAM:tmp__LUT_HAM_reg_6\ : bit;
SIGNAL \LUT_HAM:tmp__LUT_HAM_reg_5\ : bit;
SIGNAL \LUT_HAM:tmp__LUT_HAM_reg_4\ : bit;
SIGNAL \LUT_HAM:tmp__LUT_HAM_reg_3\ : bit;
SIGNAL \LUT_HAM:tmp__LUT_HAM_reg_2\ : bit;
SIGNAL \LUT_HAM:tmp__LUT_HAM_reg_1\ : bit;
SIGNAL \LUT_HAM:tmp__LUT_HAM_reg_0\ : bit;
SIGNAL cydff_4 : bit;
SIGNAL cydff_3 : bit;
SIGNAL cydff_2 : bit;
SIGNAL cydff_1 : bit;
SIGNAL Net_209_1 : bit;
SIGNAL Net_229 : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:add_vi_vv_MODGEN_5_1\ : bit;
SIGNAL Net_209_0 : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:add_vi_vv_MODGEN_5_0\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:b_31\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:b_30\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:b_29\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:b_28\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:b_27\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:b_26\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:b_25\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:b_24\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:b_23\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:b_22\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:b_21\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:b_20\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:b_19\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:b_18\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:b_17\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:b_16\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:b_15\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:b_14\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:b_13\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:b_12\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:b_11\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:b_10\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:b_9\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:b_8\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:b_7\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:b_6\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:b_5\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:b_4\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:b_3\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:b_2\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:b_1\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:b_0\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_31\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_30\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_29\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_28\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_27\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_26\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_25\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_24\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_23\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_22\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_21\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_20\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_19\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_18\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_17\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_16\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_15\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_14\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_13\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_12\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_11\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_10\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_9\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_8\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_7\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_6\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_5\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_4\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_3\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_2\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_1\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODIN7_1\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_0\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODIN7_0\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:b_31\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:b_30\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:b_29\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:b_28\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:b_27\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:b_26\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:b_25\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:b_24\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:b_23\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:b_22\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:b_21\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:b_20\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:b_19\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:b_18\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:b_17\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:b_16\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:b_15\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:b_14\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:b_13\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:b_12\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:b_11\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:b_10\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:b_9\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:b_8\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:b_7\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:b_6\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:b_5\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:b_4\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:b_3\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:b_2\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:b_1\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:b_0\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:add_vi_vv_MODGEN_5_31\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:s_31\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:add_vi_vv_MODGEN_5_30\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:s_30\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:add_vi_vv_MODGEN_5_29\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:s_29\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:add_vi_vv_MODGEN_5_28\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:s_28\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:add_vi_vv_MODGEN_5_27\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:s_27\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:add_vi_vv_MODGEN_5_26\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:s_26\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:add_vi_vv_MODGEN_5_25\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:s_25\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:add_vi_vv_MODGEN_5_24\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:s_24\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:add_vi_vv_MODGEN_5_23\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:s_23\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:add_vi_vv_MODGEN_5_22\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:s_22\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:add_vi_vv_MODGEN_5_21\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:s_21\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:add_vi_vv_MODGEN_5_20\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:s_20\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:add_vi_vv_MODGEN_5_19\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:s_19\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:add_vi_vv_MODGEN_5_18\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:s_18\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:add_vi_vv_MODGEN_5_17\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:s_17\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:add_vi_vv_MODGEN_5_16\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:s_16\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:add_vi_vv_MODGEN_5_15\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:s_15\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:add_vi_vv_MODGEN_5_14\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:s_14\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:add_vi_vv_MODGEN_5_13\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:s_13\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:add_vi_vv_MODGEN_5_12\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:s_12\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:add_vi_vv_MODGEN_5_11\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:s_11\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:add_vi_vv_MODGEN_5_10\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:s_10\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:add_vi_vv_MODGEN_5_9\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:s_9\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:add_vi_vv_MODGEN_5_8\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:s_8\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:add_vi_vv_MODGEN_5_7\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:s_7\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:add_vi_vv_MODGEN_5_6\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:s_6\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:add_vi_vv_MODGEN_5_5\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:s_5\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:add_vi_vv_MODGEN_5_4\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:s_4\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:add_vi_vv_MODGEN_5_3\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:s_3\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:add_vi_vv_MODGEN_5_2\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:s_2\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:s_1\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:s_0\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_238 : bit;
SIGNAL \CNT_HAM_IN:cmp_vv_vv_MODGEN_6\ : bit;
SIGNAL \CNT_HAM_IN:MODULE_6:g1:a0:newa_1\ : bit;
SIGNAL \CNT_HAM_IN:MODIN8_1\ : bit;
SIGNAL \CNT_HAM_IN:MODULE_6:g1:a0:newa_0\ : bit;
SIGNAL \CNT_HAM_IN:MODIN8_0\ : bit;
SIGNAL \CNT_HAM_IN:MODULE_6:g1:a0:newb_1\ : bit;
SIGNAL \CNT_HAM_IN:MODIN9_1\ : bit;
SIGNAL \CNT_HAM_IN:MODULE_6:g1:a0:newb_0\ : bit;
SIGNAL \CNT_HAM_IN:MODIN9_0\ : bit;
SIGNAL \CNT_HAM_IN:MODULE_6:g1:a0:dataa_1\ : bit;
SIGNAL \CNT_HAM_IN:MODULE_6:g1:a0:dataa_0\ : bit;
SIGNAL \CNT_HAM_IN:MODULE_6:g1:a0:datab_1\ : bit;
SIGNAL \CNT_HAM_IN:MODULE_6:g1:a0:datab_0\ : bit;
SIGNAL \CNT_HAM_IN:MODULE_6:g1:a0:gx:u0:a_1\ : bit;
SIGNAL \CNT_HAM_IN:MODULE_6:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \CNT_HAM_IN:MODULE_6:g1:a0:gx:u0:b_1\ : bit;
SIGNAL \CNT_HAM_IN:MODULE_6:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \CNT_HAM_IN:MODULE_6:g1:a0:gx:u0:xnor_array_1\ : bit;
SIGNAL \CNT_HAM_IN:MODULE_6:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \CNT_HAM_IN:MODULE_6:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \CNT_HAM_IN:MODULE_6:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \CNT_HAM_IN:MODULE_6:g1:a0:gx:u0:eq_1\ : bit;
SIGNAL \CNT_HAM_IN:MODULE_6:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \CNT_HAM_IN:MODULE_6:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \CNT_HAM_IN:MODULE_6:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \CNT_HAM_IN:MODULE_6:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \CNT_HAM_IN:MODULE_6:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \CNT_HAM_IN:MODULE_6:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \CNT_HAM_IN:MODULE_6:g1:a0:gx:u0:lt_1\ : bit;
SIGNAL \CNT_HAM_IN:MODULE_6:g1:a0:gx:u0:gt_1\ : bit;
SIGNAL \CNT_HAM_IN:MODULE_6:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \CNT_HAM_IN:MODULE_6:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \CNT_HAM_IN:MODULE_6:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \CNT_HAM_IN:MODULE_6:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \CNT_HAM_IN:MODULE_6:g1:a0:xeq\ : bit;
SIGNAL \CNT_HAM_IN:MODULE_6:g1:a0:xneq\ : bit;
SIGNAL \CNT_HAM_IN:MODULE_6:g1:a0:xlt\ : bit;
SIGNAL \CNT_HAM_IN:MODULE_6:g1:a0:xlte\ : bit;
SIGNAL \CNT_HAM_IN:MODULE_6:g1:a0:xgt\ : bit;
SIGNAL \CNT_HAM_IN:MODULE_6:g1:a0:xgte\ : bit;
SIGNAL \CNT_HAM_IN:MODULE_6:lt\ : bit;
ATTRIBUTE port_state_att of \CNT_HAM_IN:MODULE_6:lt\:SIGNAL IS 2;
SIGNAL \CNT_HAM_IN:MODULE_6:gt\ : bit;
ATTRIBUTE port_state_att of \CNT_HAM_IN:MODULE_6:gt\:SIGNAL IS 2;
SIGNAL \CNT_HAM_IN:MODULE_6:gte\ : bit;
ATTRIBUTE port_state_att of \CNT_HAM_IN:MODULE_6:gte\:SIGNAL IS 2;
SIGNAL \CNT_HAM_IN:MODULE_6:lte\ : bit;
ATTRIBUTE port_state_att of \CNT_HAM_IN:MODULE_6:lte\:SIGNAL IS 2;
SIGNAL \CNT_HAM_IN:MODULE_6:neq\ : bit;
ATTRIBUTE port_state_att of \CNT_HAM_IN:MODULE_6:neq\:SIGNAL IS 2;
SIGNAL Net_202_1 : bit;
SIGNAL Net_202_0 : bit;
SIGNAL Net_239 : bit;
SIGNAL Net_221 : bit;
SIGNAL ham_rest_delay : bit;
SIGNAL dma_ham2ser_trig : bit;
SIGNAL ham_full : bit;
SIGNAL ser_empty : bit;
SIGNAL cy_srff_2 : bit;
SIGNAL ham_full_res : bit;
SIGNAL \CREG_SER:clk\ : bit;
SIGNAL \CREG_SER:rst\ : bit;
SIGNAL Net_258 : bit;
SIGNAL \CREG_SER:control_out_0\ : bit;
SIGNAL Net_255 : bit;
SIGNAL \CREG_SER:control_out_1\ : bit;
SIGNAL Net_256 : bit;
SIGNAL \CREG_SER:control_out_2\ : bit;
SIGNAL Net_257 : bit;
SIGNAL \CREG_SER:control_out_3\ : bit;
SIGNAL Net_259 : bit;
SIGNAL \CREG_SER:control_out_4\ : bit;
SIGNAL Net_260 : bit;
SIGNAL \CREG_SER:control_out_5\ : bit;
SIGNAL Net_261 : bit;
SIGNAL \CREG_SER:control_out_6\ : bit;
SIGNAL Net_262 : bit;
SIGNAL \CREG_SER:control_out_7\ : bit;
SIGNAL \CREG_SER:control_7\ : bit;
SIGNAL \CREG_SER:control_6\ : bit;
SIGNAL \CREG_SER:control_5\ : bit;
SIGNAL \CREG_SER:control_4\ : bit;
SIGNAL \CREG_SER:control_3\ : bit;
SIGNAL \CREG_SER:control_2\ : bit;
SIGNAL \CREG_SER:control_1\ : bit;
SIGNAL \CREG_SER:control_0\ : bit;
SIGNAL \mux_2:tmp__mux_2_reg\ : bit;
SIGNAL Net_280_2 : bit;
SIGNAL Net_280_1 : bit;
SIGNAL Net_280_0 : bit;
SIGNAL ser_current_bit : bit;
SIGNAL ser_shift_lo : bit;
SIGNAL Net_277 : bit;
SIGNAL ser_en : bit;
ATTRIBUTE soft of ser_en:SIGNAL IS '1';
SIGNAL \SEL_HAM_OUT:BasicCounter_1:add_vi_vv_MODGEN_7_2\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:add_vi_vv_MODGEN_7_1\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:add_vi_vv_MODGEN_7_0\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:b_31\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:b_30\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:b_29\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:b_28\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:b_27\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:b_26\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:b_25\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:b_24\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:b_23\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:b_22\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:b_21\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:b_20\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:b_19\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:b_18\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:b_17\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:b_16\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:b_15\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:b_14\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:b_13\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:b_12\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:b_11\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:b_10\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:b_9\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:b_8\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:b_7\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:b_6\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:b_5\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:b_4\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:b_3\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:b_2\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:b_1\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:b_0\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_31\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_30\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_29\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_28\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_27\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_26\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_25\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_24\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_23\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_22\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_21\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_20\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_19\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_18\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_17\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_16\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_15\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_14\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_13\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_12\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_11\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_10\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_9\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_8\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_7\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_6\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_5\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_4\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_3\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_2\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODIN10_2\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_1\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODIN10_1\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_0\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODIN10_0\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:b_31\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:b_30\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:b_29\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:b_28\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:b_27\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:b_26\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:b_25\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:b_24\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:b_23\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:b_22\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:b_21\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:b_20\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:b_19\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:b_18\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:b_17\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:b_16\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:b_15\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:b_14\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:b_13\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:b_12\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:b_11\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:b_10\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:b_9\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:b_8\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:b_7\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:b_6\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:b_5\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:b_4\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:b_3\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:b_2\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:b_1\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:b_0\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:add_vi_vv_MODGEN_7_31\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:s_31\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:add_vi_vv_MODGEN_7_30\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:s_30\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:add_vi_vv_MODGEN_7_29\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:s_29\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:add_vi_vv_MODGEN_7_28\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:s_28\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:add_vi_vv_MODGEN_7_27\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:s_27\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:add_vi_vv_MODGEN_7_26\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:s_26\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:add_vi_vv_MODGEN_7_25\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:s_25\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:add_vi_vv_MODGEN_7_24\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:s_24\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:add_vi_vv_MODGEN_7_23\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:s_23\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:add_vi_vv_MODGEN_7_22\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:s_22\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:add_vi_vv_MODGEN_7_21\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:s_21\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:add_vi_vv_MODGEN_7_20\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:s_20\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:add_vi_vv_MODGEN_7_19\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:s_19\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:add_vi_vv_MODGEN_7_18\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:s_18\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:add_vi_vv_MODGEN_7_17\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:s_17\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:add_vi_vv_MODGEN_7_16\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:s_16\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:add_vi_vv_MODGEN_7_15\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:s_15\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:add_vi_vv_MODGEN_7_14\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:s_14\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:add_vi_vv_MODGEN_7_13\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:s_13\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:add_vi_vv_MODGEN_7_12\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:s_12\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:add_vi_vv_MODGEN_7_11\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:s_11\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:add_vi_vv_MODGEN_7_10\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:s_10\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:add_vi_vv_MODGEN_7_9\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:s_9\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:add_vi_vv_MODGEN_7_8\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:s_8\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:add_vi_vv_MODGEN_7_7\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:s_7\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:add_vi_vv_MODGEN_7_6\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:s_6\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:add_vi_vv_MODGEN_7_5\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:s_5\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:add_vi_vv_MODGEN_7_4\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:s_4\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:add_vi_vv_MODGEN_7_3\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:s_3\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:s_2\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:s_1\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:s_0\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \SEL_HAM_OUT:cmp_vv_vv_MODGEN_8\ : bit;
SIGNAL \SEL_HAM_OUT:MODULE_8:g1:a0:newa_2\ : bit;
SIGNAL \SEL_HAM_OUT:MODIN11_2\ : bit;
SIGNAL \SEL_HAM_OUT:MODULE_8:g1:a0:newa_1\ : bit;
SIGNAL \SEL_HAM_OUT:MODIN11_1\ : bit;
SIGNAL \SEL_HAM_OUT:MODULE_8:g1:a0:newa_0\ : bit;
SIGNAL \SEL_HAM_OUT:MODIN11_0\ : bit;
SIGNAL \SEL_HAM_OUT:MODULE_8:g1:a0:newb_2\ : bit;
SIGNAL \SEL_HAM_OUT:MODIN12_2\ : bit;
SIGNAL \SEL_HAM_OUT:MODULE_8:g1:a0:newb_1\ : bit;
SIGNAL \SEL_HAM_OUT:MODIN12_1\ : bit;
SIGNAL \SEL_HAM_OUT:MODULE_8:g1:a0:newb_0\ : bit;
SIGNAL \SEL_HAM_OUT:MODIN12_0\ : bit;
SIGNAL \SEL_HAM_OUT:MODULE_8:g1:a0:dataa_2\ : bit;
SIGNAL \SEL_HAM_OUT:MODULE_8:g1:a0:dataa_1\ : bit;
SIGNAL \SEL_HAM_OUT:MODULE_8:g1:a0:dataa_0\ : bit;
SIGNAL \SEL_HAM_OUT:MODULE_8:g1:a0:datab_2\ : bit;
SIGNAL \SEL_HAM_OUT:MODULE_8:g1:a0:datab_1\ : bit;
SIGNAL \SEL_HAM_OUT:MODULE_8:g1:a0:datab_0\ : bit;
SIGNAL \SEL_HAM_OUT:MODULE_8:g1:a0:gx:u0:a_2\ : bit;
SIGNAL \SEL_HAM_OUT:MODULE_8:g1:a0:gx:u0:a_1\ : bit;
SIGNAL \SEL_HAM_OUT:MODULE_8:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \SEL_HAM_OUT:MODULE_8:g1:a0:gx:u0:b_2\ : bit;
SIGNAL \SEL_HAM_OUT:MODULE_8:g1:a0:gx:u0:b_1\ : bit;
SIGNAL \SEL_HAM_OUT:MODULE_8:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \SEL_HAM_OUT:MODULE_8:g1:a0:gx:u0:xnor_array_2\ : bit;
SIGNAL \SEL_HAM_OUT:MODULE_8:g1:a0:gx:u0:xnor_array_1\ : bit;
SIGNAL \SEL_HAM_OUT:MODULE_8:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \SEL_HAM_OUT:MODULE_8:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \SEL_HAM_OUT:MODULE_8:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \SEL_HAM_OUT:MODULE_8:g1:a0:gx:u0:eq_1\ : bit;
SIGNAL \SEL_HAM_OUT:MODULE_8:g1:a0:gx:u0:eq_2\ : bit;
SIGNAL \SEL_HAM_OUT:MODULE_8:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \SEL_HAM_OUT:MODULE_8:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \SEL_HAM_OUT:MODULE_8:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \SEL_HAM_OUT:MODULE_8:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \SEL_HAM_OUT:MODULE_8:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \SEL_HAM_OUT:MODULE_8:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \SEL_HAM_OUT:MODULE_8:g1:a0:gx:u0:lt_1\ : bit;
SIGNAL \SEL_HAM_OUT:MODULE_8:g1:a0:gx:u0:gt_1\ : bit;
SIGNAL \SEL_HAM_OUT:MODULE_8:g1:a0:gx:u0:lt_2\ : bit;
SIGNAL \SEL_HAM_OUT:MODULE_8:g1:a0:gx:u0:gt_2\ : bit;
SIGNAL \SEL_HAM_OUT:MODULE_8:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \SEL_HAM_OUT:MODULE_8:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \SEL_HAM_OUT:MODULE_8:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \SEL_HAM_OUT:MODULE_8:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \SEL_HAM_OUT:MODULE_8:g1:a0:xeq\ : bit;
SIGNAL \SEL_HAM_OUT:MODULE_8:g1:a0:xneq\ : bit;
SIGNAL \SEL_HAM_OUT:MODULE_8:g1:a0:xlt\ : bit;
SIGNAL \SEL_HAM_OUT:MODULE_8:g1:a0:xlte\ : bit;
SIGNAL \SEL_HAM_OUT:MODULE_8:g1:a0:xgt\ : bit;
SIGNAL \SEL_HAM_OUT:MODULE_8:g1:a0:xgte\ : bit;
SIGNAL \SEL_HAM_OUT:MODULE_8:lt\ : bit;
ATTRIBUTE port_state_att of \SEL_HAM_OUT:MODULE_8:lt\:SIGNAL IS 2;
SIGNAL \SEL_HAM_OUT:MODULE_8:gt\ : bit;
ATTRIBUTE port_state_att of \SEL_HAM_OUT:MODULE_8:gt\:SIGNAL IS 2;
SIGNAL \SEL_HAM_OUT:MODULE_8:gte\ : bit;
ATTRIBUTE port_state_att of \SEL_HAM_OUT:MODULE_8:gte\:SIGNAL IS 2;
SIGNAL \SEL_HAM_OUT:MODULE_8:lte\ : bit;
ATTRIBUTE port_state_att of \SEL_HAM_OUT:MODULE_8:lte\:SIGNAL IS 2;
SIGNAL \SEL_HAM_OUT:MODULE_8:neq\ : bit;
ATTRIBUTE port_state_att of \SEL_HAM_OUT:MODULE_8:neq\:SIGNAL IS 2;
SIGNAL Net_279_2 : bit;
SIGNAL Net_279_1 : bit;
SIGNAL Net_279_0 : bit;
SIGNAL ser_shift_hi : bit;
SIGNAL cydff_5 : bit;
SIGNAL Net_348 : bit;
SIGNAL cydff_6 : bit;
SIGNAL Net_349 : bit;
SIGNAL cydff_7 : bit;
SIGNAL Net_350 : bit;
SIGNAL cydff_8 : bit;
SIGNAL Net_351 : bit;
SIGNAL cydff_9 : bit;
SIGNAL Net_312 : bit;
SIGNAL \SREG_SYMB:status_0\ : bit;
SIGNAL \SREG_SYMB:status_1\ : bit;
SIGNAL \SREG_SYMB:status_2\ : bit;
SIGNAL \SREG_SYMB:status_3\ : bit;
SIGNAL \SREG_SYMB:status_4\ : bit;
SIGNAL \SREG_SYMB:status_5\ : bit;
SIGNAL \SREG_SYMB:status_6\ : bit;
SIGNAL \SREG_SYMB:status_7\ : bit;
SIGNAL Net_354 : bit;
SIGNAL ser_en_lo : bit;
SIGNAL cy_srff_3 : bit;
SIGNAL cmp_vv_vv_MODGEN_15 : bit;
SIGNAL Net_360_2 : bit;
SIGNAL Net_360_1 : bit;
SIGNAL Net_360_0 : bit;
SIGNAL Net_447 : bit;
SIGNAL pay_loaded : bit;
SIGNAL Net_427 : bit;
SIGNAL ser_rest_delay : bit;
SIGNAL symb_ready : bit;
SIGNAL Net_446 : bit;
SIGNAL cmp_vv_vv_MODGEN_16 : bit;
SIGNAL Net_421_2 : bit;
SIGNAL Net_421_1 : bit;
SIGNAL Net_421_0 : bit;
SIGNAL \CREG_L:clk\ : bit;
SIGNAL \CREG_L:rst\ : bit;
SIGNAL \CREG_L:control_bus_7\ : bit;
ATTRIBUTE port_state_att of \CREG_L:control_bus_7\:SIGNAL IS 2;
SIGNAL \CREG_L:control_out_7\ : bit;
SIGNAL \CREG_L:control_bus_6\ : bit;
ATTRIBUTE port_state_att of \CREG_L:control_bus_6\:SIGNAL IS 2;
SIGNAL \CREG_L:control_out_6\ : bit;
SIGNAL \CREG_L:control_bus_5\ : bit;
ATTRIBUTE port_state_att of \CREG_L:control_bus_5\:SIGNAL IS 2;
SIGNAL \CREG_L:control_out_5\ : bit;
SIGNAL \CREG_L:control_bus_4\ : bit;
ATTRIBUTE port_state_att of \CREG_L:control_bus_4\:SIGNAL IS 2;
SIGNAL \CREG_L:control_out_4\ : bit;
SIGNAL \CREG_L:control_bus_3\ : bit;
ATTRIBUTE port_state_att of \CREG_L:control_bus_3\:SIGNAL IS 2;
SIGNAL \CREG_L:control_out_3\ : bit;
SIGNAL Net_404_2 : bit;
SIGNAL \CREG_L:control_out_2\ : bit;
SIGNAL Net_404_1 : bit;
SIGNAL \CREG_L:control_out_1\ : bit;
SIGNAL Net_404_0 : bit;
SIGNAL \CREG_L:control_out_0\ : bit;
SIGNAL \CREG_L:control_7\ : bit;
SIGNAL \CREG_L:control_6\ : bit;
SIGNAL \CREG_L:control_5\ : bit;
SIGNAL \CREG_L:control_4\ : bit;
SIGNAL \CREG_L:control_3\ : bit;
SIGNAL \CREG_L:control_2\ : bit;
SIGNAL \CREG_L:control_1\ : bit;
SIGNAL \CREG_L:control_0\ : bit;
SIGNAL Net_420_2 : bit;
SIGNAL Net_386 : bit;
ATTRIBUTE soft of Net_386:SIGNAL IS '1';
SIGNAL \CNT_L:BasicCounter_1:add_vi_vv_MODGEN_9_2\ : bit;
SIGNAL Net_420_1 : bit;
SIGNAL \CNT_L:BasicCounter_1:add_vi_vv_MODGEN_9_1\ : bit;
SIGNAL Net_420_0 : bit;
SIGNAL \CNT_L:BasicCounter_1:add_vi_vv_MODGEN_9_0\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:b_31\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:b_30\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:b_29\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:b_28\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:b_27\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:b_26\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:b_25\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:b_24\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:b_23\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:b_22\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:b_21\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:b_20\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:b_19\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:b_18\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:b_17\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:b_16\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:b_15\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:b_14\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:b_13\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:b_12\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:b_11\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:b_10\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:b_9\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:b_8\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:b_7\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:b_6\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:b_5\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:b_4\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:b_3\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:b_2\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:b_1\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:b_0\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_31\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_30\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_29\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_28\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_27\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_26\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_25\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_24\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_23\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_22\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_21\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_20\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_19\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_18\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_17\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_16\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_15\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_14\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_13\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_12\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_11\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_10\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_9\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_8\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_7\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_6\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_5\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_4\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_3\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_2\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODIN13_2\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_1\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODIN13_1\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_0\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODIN13_0\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:g2:a0:b_31\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:g2:a0:b_30\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:g2:a0:b_29\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:g2:a0:b_28\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:g2:a0:b_27\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:g2:a0:b_26\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:g2:a0:b_25\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:g2:a0:b_24\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:g2:a0:b_23\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:g2:a0:b_22\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:g2:a0:b_21\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:g2:a0:b_20\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:g2:a0:b_19\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:g2:a0:b_18\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:g2:a0:b_17\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:g2:a0:b_16\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:g2:a0:b_15\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:g2:a0:b_14\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:g2:a0:b_13\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:g2:a0:b_12\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:g2:a0:b_11\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:g2:a0:b_10\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:g2:a0:b_9\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:g2:a0:b_8\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:g2:a0:b_7\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:g2:a0:b_6\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:g2:a0:b_5\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:g2:a0:b_4\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:g2:a0:b_3\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:g2:a0:b_2\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:g2:a0:b_1\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:g2:a0:b_0\ : bit;
SIGNAL \CNT_L:BasicCounter_1:add_vi_vv_MODGEN_9_31\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:g2:a0:s_31\ : bit;
SIGNAL \CNT_L:BasicCounter_1:add_vi_vv_MODGEN_9_30\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:g2:a0:s_30\ : bit;
SIGNAL \CNT_L:BasicCounter_1:add_vi_vv_MODGEN_9_29\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:g2:a0:s_29\ : bit;
SIGNAL \CNT_L:BasicCounter_1:add_vi_vv_MODGEN_9_28\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:g2:a0:s_28\ : bit;
SIGNAL \CNT_L:BasicCounter_1:add_vi_vv_MODGEN_9_27\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:g2:a0:s_27\ : bit;
SIGNAL \CNT_L:BasicCounter_1:add_vi_vv_MODGEN_9_26\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:g2:a0:s_26\ : bit;
SIGNAL \CNT_L:BasicCounter_1:add_vi_vv_MODGEN_9_25\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:g2:a0:s_25\ : bit;
SIGNAL \CNT_L:BasicCounter_1:add_vi_vv_MODGEN_9_24\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:g2:a0:s_24\ : bit;
SIGNAL \CNT_L:BasicCounter_1:add_vi_vv_MODGEN_9_23\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:g2:a0:s_23\ : bit;
SIGNAL \CNT_L:BasicCounter_1:add_vi_vv_MODGEN_9_22\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:g2:a0:s_22\ : bit;
SIGNAL \CNT_L:BasicCounter_1:add_vi_vv_MODGEN_9_21\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:g2:a0:s_21\ : bit;
SIGNAL \CNT_L:BasicCounter_1:add_vi_vv_MODGEN_9_20\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:g2:a0:s_20\ : bit;
SIGNAL \CNT_L:BasicCounter_1:add_vi_vv_MODGEN_9_19\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:g2:a0:s_19\ : bit;
SIGNAL \CNT_L:BasicCounter_1:add_vi_vv_MODGEN_9_18\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:g2:a0:s_18\ : bit;
SIGNAL \CNT_L:BasicCounter_1:add_vi_vv_MODGEN_9_17\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:g2:a0:s_17\ : bit;
SIGNAL \CNT_L:BasicCounter_1:add_vi_vv_MODGEN_9_16\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:g2:a0:s_16\ : bit;
SIGNAL \CNT_L:BasicCounter_1:add_vi_vv_MODGEN_9_15\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:g2:a0:s_15\ : bit;
SIGNAL \CNT_L:BasicCounter_1:add_vi_vv_MODGEN_9_14\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:g2:a0:s_14\ : bit;
SIGNAL \CNT_L:BasicCounter_1:add_vi_vv_MODGEN_9_13\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:g2:a0:s_13\ : bit;
SIGNAL \CNT_L:BasicCounter_1:add_vi_vv_MODGEN_9_12\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:g2:a0:s_12\ : bit;
SIGNAL \CNT_L:BasicCounter_1:add_vi_vv_MODGEN_9_11\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:g2:a0:s_11\ : bit;
SIGNAL \CNT_L:BasicCounter_1:add_vi_vv_MODGEN_9_10\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:g2:a0:s_10\ : bit;
SIGNAL \CNT_L:BasicCounter_1:add_vi_vv_MODGEN_9_9\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:g2:a0:s_9\ : bit;
SIGNAL \CNT_L:BasicCounter_1:add_vi_vv_MODGEN_9_8\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:g2:a0:s_8\ : bit;
SIGNAL \CNT_L:BasicCounter_1:add_vi_vv_MODGEN_9_7\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:g2:a0:s_7\ : bit;
SIGNAL \CNT_L:BasicCounter_1:add_vi_vv_MODGEN_9_6\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:g2:a0:s_6\ : bit;
SIGNAL \CNT_L:BasicCounter_1:add_vi_vv_MODGEN_9_5\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:g2:a0:s_5\ : bit;
SIGNAL \CNT_L:BasicCounter_1:add_vi_vv_MODGEN_9_4\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:g2:a0:s_4\ : bit;
SIGNAL \CNT_L:BasicCounter_1:add_vi_vv_MODGEN_9_3\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:g2:a0:s_3\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:g2:a0:s_2\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:g2:a0:s_1\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:g2:a0:s_0\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \CNT_L:cmp_vv_vv_MODGEN_10\ : bit;
SIGNAL \CNT_L:MODULE_10:g1:a0:newa_2\ : bit;
SIGNAL \CNT_L:MODIN14_2\ : bit;
SIGNAL \CNT_L:MODULE_10:g1:a0:newa_1\ : bit;
SIGNAL \CNT_L:MODIN14_1\ : bit;
SIGNAL \CNT_L:MODULE_10:g1:a0:newa_0\ : bit;
SIGNAL \CNT_L:MODIN14_0\ : bit;
SIGNAL \CNT_L:MODULE_10:g1:a0:newb_2\ : bit;
SIGNAL \CNT_L:MODIN15_2\ : bit;
SIGNAL \CNT_L:MODULE_10:g1:a0:newb_1\ : bit;
SIGNAL \CNT_L:MODIN15_1\ : bit;
SIGNAL \CNT_L:MODULE_10:g1:a0:newb_0\ : bit;
SIGNAL \CNT_L:MODIN15_0\ : bit;
SIGNAL \CNT_L:MODULE_10:g1:a0:dataa_2\ : bit;
SIGNAL \CNT_L:MODULE_10:g1:a0:dataa_1\ : bit;
SIGNAL \CNT_L:MODULE_10:g1:a0:dataa_0\ : bit;
SIGNAL \CNT_L:MODULE_10:g1:a0:datab_2\ : bit;
SIGNAL \CNT_L:MODULE_10:g1:a0:datab_1\ : bit;
SIGNAL \CNT_L:MODULE_10:g1:a0:datab_0\ : bit;
SIGNAL \CNT_L:MODULE_10:g1:a0:gx:u0:a_2\ : bit;
SIGNAL \CNT_L:MODULE_10:g1:a0:gx:u0:a_1\ : bit;
SIGNAL \CNT_L:MODULE_10:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \CNT_L:MODULE_10:g1:a0:gx:u0:b_2\ : bit;
SIGNAL \CNT_L:MODULE_10:g1:a0:gx:u0:b_1\ : bit;
SIGNAL \CNT_L:MODULE_10:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \CNT_L:MODULE_10:g1:a0:gx:u0:xnor_array_2\ : bit;
SIGNAL \CNT_L:MODULE_10:g1:a0:gx:u0:xnor_array_1\ : bit;
SIGNAL \CNT_L:MODULE_10:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \CNT_L:MODULE_10:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \CNT_L:MODULE_10:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \CNT_L:MODULE_10:g1:a0:gx:u0:eq_1\ : bit;
SIGNAL \CNT_L:MODULE_10:g1:a0:gx:u0:eq_2\ : bit;
SIGNAL \CNT_L:MODULE_10:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \CNT_L:MODULE_10:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \CNT_L:MODULE_10:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \CNT_L:MODULE_10:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \CNT_L:MODULE_10:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \CNT_L:MODULE_10:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \CNT_L:MODULE_10:g1:a0:gx:u0:lt_1\ : bit;
SIGNAL \CNT_L:MODULE_10:g1:a0:gx:u0:gt_1\ : bit;
SIGNAL \CNT_L:MODULE_10:g1:a0:gx:u0:lt_2\ : bit;
SIGNAL \CNT_L:MODULE_10:g1:a0:gx:u0:gt_2\ : bit;
SIGNAL \CNT_L:MODULE_10:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \CNT_L:MODULE_10:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \CNT_L:MODULE_10:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \CNT_L:MODULE_10:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \CNT_L:MODULE_10:g1:a0:xeq\ : bit;
SIGNAL \CNT_L:MODULE_10:g1:a0:xneq\ : bit;
SIGNAL \CNT_L:MODULE_10:g1:a0:xlt\ : bit;
SIGNAL \CNT_L:MODULE_10:g1:a0:xlte\ : bit;
SIGNAL \CNT_L:MODULE_10:g1:a0:xgt\ : bit;
SIGNAL \CNT_L:MODULE_10:g1:a0:xgte\ : bit;
SIGNAL \CNT_L:MODULE_10:lt\ : bit;
ATTRIBUTE port_state_att of \CNT_L:MODULE_10:lt\:SIGNAL IS 2;
SIGNAL \CNT_L:MODULE_10:gt\ : bit;
ATTRIBUTE port_state_att of \CNT_L:MODULE_10:gt\:SIGNAL IS 2;
SIGNAL \CNT_L:MODULE_10:gte\ : bit;
ATTRIBUTE port_state_att of \CNT_L:MODULE_10:gte\:SIGNAL IS 2;
SIGNAL \CNT_L:MODULE_10:lte\ : bit;
ATTRIBUTE port_state_att of \CNT_L:MODULE_10:lte\:SIGNAL IS 2;
SIGNAL \CNT_L:MODULE_10:neq\ : bit;
ATTRIBUTE port_state_att of \CNT_L:MODULE_10:neq\:SIGNAL IS 2;
SIGNAL Net_456 : bit;
SIGNAL cmp_vv_vv_MODGEN_17 : bit;
SIGNAL pay_empty : bit;
SIGNAL Net_457 : bit;
SIGNAL pay_rest_delay : bit;
SIGNAL Net_455_2 : bit;
SIGNAL Net_455_1 : bit;
SIGNAL Net_455_0 : bit;
SIGNAL tx_init_pay : bit;
SIGNAL cy_srff_4 : bit;
SIGNAL Net_500 : bit;
SIGNAL symb_inj : bit;
SIGNAL symb_inj_done : bit;
SIGNAL Net_491 : bit;
SIGNAL Net_490 : bit;
SIGNAL inj_rest_delay : bit;
SIGNAL Net_486_4 : bit;
SIGNAL Net_486_3 : bit;
SIGNAL Net_486_2 : bit;
SIGNAL Net_486_1 : bit;
SIGNAL Net_486_0 : bit;
SIGNAL cmp_vv_vv_MODGEN_18 : bit;
SIGNAL Net_482_4 : bit;
SIGNAL Net_482_3 : bit;
SIGNAL Net_482_2 : bit;
SIGNAL Net_482_1 : bit;
SIGNAL Net_482_0 : bit;
SIGNAL Net_485_4 : bit;
SIGNAL Net_474 : bit;
ATTRIBUTE soft of Net_474:SIGNAL IS '1';
SIGNAL \CNT_INJ:BasicCounter_1:add_vi_vv_MODGEN_11_4\ : bit;
SIGNAL Net_485_3 : bit;
SIGNAL \CNT_INJ:BasicCounter_1:add_vi_vv_MODGEN_11_3\ : bit;
SIGNAL Net_485_2 : bit;
SIGNAL \CNT_INJ:BasicCounter_1:add_vi_vv_MODGEN_11_2\ : bit;
SIGNAL Net_485_1 : bit;
SIGNAL \CNT_INJ:BasicCounter_1:add_vi_vv_MODGEN_11_1\ : bit;
SIGNAL Net_485_0 : bit;
SIGNAL \CNT_INJ:BasicCounter_1:add_vi_vv_MODGEN_11_0\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:b_31\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:b_30\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:b_29\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:b_28\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:b_27\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:b_26\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:b_25\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:b_24\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:b_23\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:b_22\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:b_21\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:b_20\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:b_19\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:b_18\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:b_17\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:b_16\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:b_15\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:b_14\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:b_13\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:b_12\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:b_11\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:b_10\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:b_9\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:b_8\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:b_7\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:b_6\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:b_5\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:b_4\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:b_3\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:b_2\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:b_1\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:b_0\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:a_31\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:a_30\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:a_29\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:a_28\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:a_27\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:a_26\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:a_25\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:a_24\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:a_23\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:a_22\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:a_21\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:a_20\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:a_19\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:a_18\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:a_17\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:a_16\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:a_15\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:a_14\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:a_13\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:a_12\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:a_11\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:a_10\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:a_9\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:a_8\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:a_7\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:a_6\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:a_5\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:a_4\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODIN16_4\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:a_3\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODIN16_3\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:a_2\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODIN16_2\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:a_1\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODIN16_1\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:a_0\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODIN16_0\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:b_31\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:b_30\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:b_29\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:b_28\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:b_27\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:b_26\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:b_25\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:b_24\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:b_23\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:b_22\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:b_21\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:b_20\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:b_19\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:b_18\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:b_17\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:b_16\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:b_15\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:b_14\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:b_13\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:b_12\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:b_11\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:b_10\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:b_9\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:b_8\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:b_7\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:b_6\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:b_5\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:b_4\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:b_3\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:b_2\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:b_1\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:b_0\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:add_vi_vv_MODGEN_11_31\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:s_31\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:add_vi_vv_MODGEN_11_30\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:s_30\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:add_vi_vv_MODGEN_11_29\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:s_29\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:add_vi_vv_MODGEN_11_28\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:s_28\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:add_vi_vv_MODGEN_11_27\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:s_27\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:add_vi_vv_MODGEN_11_26\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:s_26\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:add_vi_vv_MODGEN_11_25\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:s_25\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:add_vi_vv_MODGEN_11_24\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:s_24\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:add_vi_vv_MODGEN_11_23\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:s_23\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:add_vi_vv_MODGEN_11_22\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:s_22\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:add_vi_vv_MODGEN_11_21\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:s_21\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:add_vi_vv_MODGEN_11_20\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:s_20\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:add_vi_vv_MODGEN_11_19\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:s_19\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:add_vi_vv_MODGEN_11_18\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:s_18\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:add_vi_vv_MODGEN_11_17\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:s_17\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:add_vi_vv_MODGEN_11_16\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:s_16\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:add_vi_vv_MODGEN_11_15\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:s_15\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:add_vi_vv_MODGEN_11_14\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:s_14\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:add_vi_vv_MODGEN_11_13\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:s_13\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:add_vi_vv_MODGEN_11_12\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:s_12\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:add_vi_vv_MODGEN_11_11\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:s_11\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:add_vi_vv_MODGEN_11_10\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:s_10\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:add_vi_vv_MODGEN_11_9\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:s_9\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:add_vi_vv_MODGEN_11_8\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:s_8\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:add_vi_vv_MODGEN_11_7\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:s_7\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:add_vi_vv_MODGEN_11_6\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:s_6\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:add_vi_vv_MODGEN_11_5\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:s_5\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:s_4\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:s_3\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:s_2\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:s_1\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:s_0\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \CNT_INJ:cmp_vv_vv_MODGEN_12\ : bit;
SIGNAL \CNT_INJ:MODULE_12:g1:a0:newa_4\ : bit;
SIGNAL \CNT_INJ:MODIN17_4\ : bit;
SIGNAL \CNT_INJ:MODULE_12:g1:a0:newa_3\ : bit;
SIGNAL \CNT_INJ:MODIN17_3\ : bit;
SIGNAL \CNT_INJ:MODULE_12:g1:a0:newa_2\ : bit;
SIGNAL \CNT_INJ:MODIN17_2\ : bit;
SIGNAL \CNT_INJ:MODULE_12:g1:a0:newa_1\ : bit;
SIGNAL \CNT_INJ:MODIN17_1\ : bit;
SIGNAL \CNT_INJ:MODULE_12:g1:a0:newa_0\ : bit;
SIGNAL \CNT_INJ:MODIN17_0\ : bit;
SIGNAL \CNT_INJ:MODULE_12:g1:a0:newb_4\ : bit;
SIGNAL \CNT_INJ:MODIN18_4\ : bit;
SIGNAL \CNT_INJ:MODULE_12:g1:a0:newb_3\ : bit;
SIGNAL \CNT_INJ:MODIN18_3\ : bit;
SIGNAL \CNT_INJ:MODULE_12:g1:a0:newb_2\ : bit;
SIGNAL \CNT_INJ:MODIN18_2\ : bit;
SIGNAL \CNT_INJ:MODULE_12:g1:a0:newb_1\ : bit;
SIGNAL \CNT_INJ:MODIN18_1\ : bit;
SIGNAL \CNT_INJ:MODULE_12:g1:a0:newb_0\ : bit;
SIGNAL \CNT_INJ:MODIN18_0\ : bit;
SIGNAL \CNT_INJ:MODULE_12:g1:a0:dataa_4\ : bit;
SIGNAL \CNT_INJ:MODULE_12:g1:a0:dataa_3\ : bit;
SIGNAL \CNT_INJ:MODULE_12:g1:a0:dataa_2\ : bit;
SIGNAL \CNT_INJ:MODULE_12:g1:a0:dataa_1\ : bit;
SIGNAL \CNT_INJ:MODULE_12:g1:a0:dataa_0\ : bit;
SIGNAL \CNT_INJ:MODULE_12:g1:a0:datab_4\ : bit;
SIGNAL \CNT_INJ:MODULE_12:g1:a0:datab_3\ : bit;
SIGNAL \CNT_INJ:MODULE_12:g1:a0:datab_2\ : bit;
SIGNAL \CNT_INJ:MODULE_12:g1:a0:datab_1\ : bit;
SIGNAL \CNT_INJ:MODULE_12:g1:a0:datab_0\ : bit;
SIGNAL \CNT_INJ:MODULE_12:g1:a0:gx:u0:a_4\ : bit;
SIGNAL \CNT_INJ:MODULE_12:g1:a0:gx:u0:a_3\ : bit;
SIGNAL \CNT_INJ:MODULE_12:g1:a0:gx:u0:a_2\ : bit;
SIGNAL \CNT_INJ:MODULE_12:g1:a0:gx:u0:a_1\ : bit;
SIGNAL \CNT_INJ:MODULE_12:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \CNT_INJ:MODULE_12:g1:a0:gx:u0:b_4\ : bit;
SIGNAL \CNT_INJ:MODULE_12:g1:a0:gx:u0:b_3\ : bit;
SIGNAL \CNT_INJ:MODULE_12:g1:a0:gx:u0:b_2\ : bit;
SIGNAL \CNT_INJ:MODULE_12:g1:a0:gx:u0:b_1\ : bit;
SIGNAL \CNT_INJ:MODULE_12:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \CNT_INJ:MODULE_12:g1:a0:gx:u0:xnor_array_4\ : bit;
SIGNAL \CNT_INJ:MODULE_12:g1:a0:gx:u0:xnor_array_3\ : bit;
SIGNAL \CNT_INJ:MODULE_12:g1:a0:gx:u0:xnor_array_2\ : bit;
SIGNAL \CNT_INJ:MODULE_12:g1:a0:gx:u0:xnor_array_1\ : bit;
SIGNAL \CNT_INJ:MODULE_12:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \CNT_INJ:MODULE_12:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \CNT_INJ:MODULE_12:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \CNT_INJ:MODULE_12:g1:a0:gx:u0:eq_1\ : bit;
SIGNAL \CNT_INJ:MODULE_12:g1:a0:gx:u0:eq_2\ : bit;
SIGNAL \CNT_INJ:MODULE_12:g1:a0:gx:u0:eq_3\ : bit;
SIGNAL \CNT_INJ:MODULE_12:g1:a0:gx:u0:eq_4\ : bit;
SIGNAL \CNT_INJ:MODULE_12:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \CNT_INJ:MODULE_12:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \CNT_INJ:MODULE_12:g1:a0:gx:u0:albi_2\ : bit;
SIGNAL \CNT_INJ:MODULE_12:g1:a0:gx:u0:agbi_2\ : bit;
SIGNAL \CNT_INJ:MODULE_12:g1:a0:gx:u0:lt_3\ : bit;
SIGNAL \CNT_INJ:MODULE_12:g1:a0:gx:u0:gt_3\ : bit;
SIGNAL \CNT_INJ:MODULE_12:g1:a0:gx:u0:lt_4\ : bit;
SIGNAL \CNT_INJ:MODULE_12:g1:a0:gx:u0:gt_4\ : bit;
SIGNAL \CNT_INJ:MODULE_12:g1:a0:gx:u0:lti_1\ : bit;
SIGNAL \CNT_INJ:MODULE_12:g1:a0:gx:u0:gti_1\ : bit;
SIGNAL \CNT_INJ:MODULE_12:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \CNT_INJ:MODULE_12:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \CNT_INJ:MODULE_12:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \CNT_INJ:MODULE_12:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \CNT_INJ:MODULE_12:g1:a0:gx:u0:lt_1\ : bit;
SIGNAL \CNT_INJ:MODULE_12:g1:a0:gx:u0:gt_1\ : bit;
SIGNAL \CNT_INJ:MODULE_12:g1:a0:gx:u0:lt_2\ : bit;
SIGNAL \CNT_INJ:MODULE_12:g1:a0:gx:u0:gt_2\ : bit;
SIGNAL \CNT_INJ:MODULE_12:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \CNT_INJ:MODULE_12:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \CNT_INJ:MODULE_12:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \CNT_INJ:MODULE_12:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \CNT_INJ:MODULE_12:g1:a0:xeq\ : bit;
SIGNAL \CNT_INJ:MODULE_12:g1:a0:xneq\ : bit;
SIGNAL \CNT_INJ:MODULE_12:g1:a0:xlt\ : bit;
SIGNAL \CNT_INJ:MODULE_12:g1:a0:xlte\ : bit;
SIGNAL \CNT_INJ:MODULE_12:g1:a0:xgt\ : bit;
SIGNAL \CNT_INJ:MODULE_12:g1:a0:xgte\ : bit;
SIGNAL \CNT_INJ:MODULE_12:lt\ : bit;
ATTRIBUTE port_state_att of \CNT_INJ:MODULE_12:lt\:SIGNAL IS 2;
SIGNAL \CNT_INJ:MODULE_12:gt\ : bit;
ATTRIBUTE port_state_att of \CNT_INJ:MODULE_12:gt\:SIGNAL IS 2;
SIGNAL \CNT_INJ:MODULE_12:gte\ : bit;
ATTRIBUTE port_state_att of \CNT_INJ:MODULE_12:gte\:SIGNAL IS 2;
SIGNAL \CNT_INJ:MODULE_12:lte\ : bit;
ATTRIBUTE port_state_att of \CNT_INJ:MODULE_12:lte\:SIGNAL IS 2;
SIGNAL \CNT_INJ:MODULE_12:neq\ : bit;
ATTRIBUTE port_state_att of \CNT_INJ:MODULE_12:neq\:SIGNAL IS 2;
SIGNAL \UART:Net_9\ : bit;
SIGNAL \UART:Net_61\ : bit;
SIGNAL one : bit;
SIGNAL \UART:BUART:clock_op\ : bit;
SIGNAL \UART:BUART:reset_reg\ : bit;
SIGNAL \UART:BUART:tx_hd_send_break\ : bit;
SIGNAL \UART:BUART:HalfDuplexSend\ : bit;
SIGNAL \UART:BUART:FinalParityType_1\ : bit;
SIGNAL \UART:BUART:FinalParityType_0\ : bit;
SIGNAL \UART:BUART:FinalAddrMode_2\ : bit;
SIGNAL \UART:BUART:FinalAddrMode_1\ : bit;
SIGNAL \UART:BUART:FinalAddrMode_0\ : bit;
SIGNAL \UART:BUART:tx_ctrl_mark\ : bit;
SIGNAL \UART:BUART:reset_sr\ : bit;
SIGNAL \UART:BUART:HalfDuplexSend_last\ : bit;
SIGNAL Net_537 : bit;
SIGNAL \UART:BUART:txn\ : bit;
SIGNAL Net_543 : bit;
SIGNAL \UART:BUART:tx_interrupt_out\ : bit;
SIGNAL Net_544 : bit;
SIGNAL \UART:BUART:rx_interrupt_out\ : bit;
SIGNAL \UART:BUART:tx_state_1\ : bit;
SIGNAL \UART:BUART:tx_state_0\ : bit;
SIGNAL \UART:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL \UART:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART:BUART:tx_shift_out\ : bit;
SIGNAL \UART:BUART:tx_fifo_notfull\ : bit;
SIGNAL \UART:BUART:tx_fifo_empty\ : bit;
SIGNAL \UART:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:counter_load_not\ : bit;
SIGNAL \UART:BUART:tx_state_2\ : bit;
SIGNAL \UART:BUART:tx_bitclk_dp\ : bit;
SIGNAL \UART:BUART:tx_counter_dp\ : bit;
SIGNAL \UART:BUART:sc_out_7\ : bit;
SIGNAL \UART:BUART:sc_out_6\ : bit;
SIGNAL \UART:BUART:sc_out_5\ : bit;
SIGNAL \UART:BUART:sc_out_4\ : bit;
SIGNAL \UART:BUART:sc_out_3\ : bit;
SIGNAL \UART:BUART:sc_out_2\ : bit;
SIGNAL \UART:BUART:sc_out_1\ : bit;
SIGNAL \UART:BUART:sc_out_0\ : bit;
SIGNAL \UART:BUART:tx_counter_tc\ : bit;
SIGNAL \UART:BUART:tx_status_6\ : bit;
SIGNAL \UART:BUART:tx_status_5\ : bit;
SIGNAL \UART:BUART:tx_status_4\ : bit;
SIGNAL \UART:BUART:tx_status_0\ : bit;
SIGNAL \UART:BUART:tx_status_1\ : bit;
SIGNAL \UART:BUART:tx_status_2\ : bit;
SIGNAL \UART:BUART:tx_status_3\ : bit;
SIGNAL Net_539 : bit;
SIGNAL \UART:BUART:tx_bitclk\ : bit;
SIGNAL \UART:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \UART:BUART:tx_mark\ : bit;
SIGNAL \UART:BUART:tx_parity_bit\ : bit;
SIGNAL \UART:BUART:rx_addressmatch\ : bit;
SIGNAL \UART:BUART:rx_addressmatch1\ : bit;
SIGNAL \UART:BUART:rx_addressmatch2\ : bit;
SIGNAL \UART:BUART:rx_state_1\ : bit;
SIGNAL \UART:BUART:rx_state_0\ : bit;
SIGNAL \UART:BUART:rx_bitclk_enable\ : bit;
SIGNAL \UART:BUART:rx_postpoll\ : bit;
SIGNAL \UART:BUART:rx_load_fifo\ : bit;
SIGNAL \UART:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART:BUART:hd_shift_out\ : bit;
SIGNAL \UART:BUART:rx_fifonotempty\ : bit;
SIGNAL \UART:BUART:rx_fifofull\ : bit;
SIGNAL \UART:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \UART:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \UART:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:rx_counter_load\ : bit;
SIGNAL \UART:BUART:rx_state_3\ : bit;
SIGNAL \UART:BUART:rx_state_2\ : bit;
SIGNAL \UART:BUART:rx_bitclk_pre\ : bit;
SIGNAL \UART:BUART:rx_count_2\ : bit;
SIGNAL \UART:BUART:rx_count_1\ : bit;
SIGNAL \UART:BUART:rx_count_0\ : bit;
SIGNAL \UART:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \UART:BUART:rx_count_6\ : bit;
SIGNAL \UART:BUART:rx_count_5\ : bit;
SIGNAL \UART:BUART:rx_count_4\ : bit;
SIGNAL \UART:BUART:rx_count_3\ : bit;
SIGNAL \UART:BUART:rx_count7_tc\ : bit;
SIGNAL \UART:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \UART:BUART:rx_bitclk\ : bit;
SIGNAL \UART:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \UART:BUART:rx_poll_bit1\ : bit;
SIGNAL \UART:BUART:rx_poll_bit2\ : bit;
SIGNAL \UART:BUART:pollingrange\ : bit;
SIGNAL \UART:BUART:pollcount_1\ : bit;
SIGNAL Net_542 : bit;
SIGNAL \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_19_1\ : bit;
SIGNAL \UART:BUART:pollcount_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_19_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_20\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_21\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_15:g2:a0:a_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODIN22_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_15:g2:a0:a_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODIN22_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_15:g2:a0:b_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_15:g2:a0:b_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_15:g2:a0:s_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_15:g2:a0:s_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_15:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_16:g2:a0:newa_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODIN23_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_16:g2:a0:newa_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODIN23_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_16:g2:a0:newb_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_16:g2:a0:newb_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_16:g2:a0:dataa_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_16:g2:a0:dataa_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_16:g2:a0:datab_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_16:g2:a0:datab_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_16:g2:a0:lta_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_16:g2:a0:gta_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_16:g2:a0:lta_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_16:g2:a0:gta_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_17:g2:a0:newa_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODIN24_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_17:g2:a0:newa_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODIN24_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_17:g2:a0:newb_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_17:g2:a0:newb_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_17:g2:a0:dataa_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_17:g2:a0:dataa_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_17:g2:a0:datab_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_17:g2:a0:datab_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_17:g2:a0:lta_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_17:g2:a0:gta_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_17:g2:a0:lta_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_17:g2:a0:gta_0\ : bit;
SIGNAL \UART:BUART:rx_status_0\ : bit;
SIGNAL \UART:BUART:rx_markspace_status\ : bit;
SIGNAL \UART:BUART:rx_status_1\ : bit;
SIGNAL \UART:BUART:rx_status_2\ : bit;
SIGNAL \UART:BUART:rx_parity_error_status\ : bit;
SIGNAL \UART:BUART:rx_status_3\ : bit;
SIGNAL \UART:BUART:rx_stop_bit_error\ : bit;
SIGNAL \UART:BUART:rx_status_4\ : bit;
SIGNAL \UART:BUART:rx_status_5\ : bit;
SIGNAL \UART:BUART:rx_status_6\ : bit;
SIGNAL \UART:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_538 : bit;
SIGNAL \UART:BUART:rx_markspace_pre\ : bit;
SIGNAL \UART:BUART:rx_parity_error_pre\ : bit;
SIGNAL \UART:BUART:rx_break_status\ : bit;
SIGNAL \UART:BUART:sRX:cmp_vv_vv_MODGEN_22\ : bit;
SIGNAL \UART:BUART:rx_address_detected\ : bit;
SIGNAL \UART:BUART:rx_last\ : bit;
SIGNAL \UART:BUART:rx_parity_bit\ : bit;
SIGNAL \UART:BUART:sRX:cmp_vv_vv_MODGEN_23\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_18:g2:a0:newa_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_18:g2:a0:newa_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_18:g2:a0:newa_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_18:g2:a0:newa_3\ : bit;
SIGNAL \UART:BUART:sRX:MODIN25_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_18:g2:a0:newa_2\ : bit;
SIGNAL \UART:BUART:sRX:MODIN25_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_18:g2:a0:newa_1\ : bit;
SIGNAL \UART:BUART:sRX:MODIN25_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_18:g2:a0:newa_0\ : bit;
SIGNAL \UART:BUART:sRX:MODIN25_3\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_18:g2:a0:newb_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_18:g2:a0:newb_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_18:g2:a0:newb_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_18:g2:a0:newb_3\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_18:g2:a0:newb_2\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_18:g2:a0:newb_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_18:g2:a0:newb_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_18:g2:a0:dataa_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_18:g2:a0:dataa_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_18:g2:a0:dataa_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_18:g2:a0:dataa_3\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_18:g2:a0:dataa_2\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_18:g2:a0:dataa_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_18:g2:a0:dataa_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_18:g2:a0:datab_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_18:g2:a0:datab_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_18:g2:a0:datab_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_18:g2:a0:datab_3\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_18:g2:a0:datab_2\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_18:g2:a0:datab_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_18:g2:a0:datab_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_18:g2:a0:lta_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_18:g2:a0:gta_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_18:g2:a0:lta_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_18:g2:a0:gta_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_18:g2:a0:lta_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_18:g2:a0:gta_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_18:g2:a0:lta_3\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_18:g2:a0:gta_3\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_18:g2:a0:lta_2\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_18:g2:a0:gta_2\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_18:g2:a0:lta_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_18:g2:a0:gta_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_18:g2:a0:lta_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_18:g2:a0:gta_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_19:g1:a0:newa_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_19:g1:a0:newb_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_19:g1:a0:dataa_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_19:g1:a0:datab_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_19:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_19:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_19:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_19:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_19:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_19:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_19:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_19:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_19:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_19:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_19:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_19:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_19:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_19:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_19:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_19:g1:a0:xeq\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_19:g1:a0:xneq\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_19:g1:a0:xlt\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_19:g1:a0:xlte\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_19:g1:a0:xgt\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_19:g1:a0:xgte\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_19:lt\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:MODULE_19:lt\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:MODULE_19:eq\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:MODULE_19:eq\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:MODULE_19:gt\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:MODULE_19:gt\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:MODULE_19:gte\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:MODULE_19:gte\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:MODULE_19:lte\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:MODULE_19:lte\:SIGNAL IS 2;
SIGNAL \CREG_INJ_DONE:clk\ : bit;
SIGNAL \CREG_INJ_DONE:rst\ : bit;
SIGNAL Net_570 : bit;
SIGNAL \CREG_INJ_DONE:control_out_0\ : bit;
SIGNAL Net_560 : bit;
SIGNAL \CREG_INJ_DONE:control_out_1\ : bit;
SIGNAL Net_561 : bit;
SIGNAL \CREG_INJ_DONE:control_out_2\ : bit;
SIGNAL Net_562 : bit;
SIGNAL \CREG_INJ_DONE:control_out_3\ : bit;
SIGNAL Net_564 : bit;
SIGNAL \CREG_INJ_DONE:control_out_4\ : bit;
SIGNAL Net_565 : bit;
SIGNAL \CREG_INJ_DONE:control_out_5\ : bit;
SIGNAL Net_566 : bit;
SIGNAL \CREG_INJ_DONE:control_out_6\ : bit;
SIGNAL Net_567 : bit;
SIGNAL \CREG_INJ_DONE:control_out_7\ : bit;
SIGNAL \CREG_INJ_DONE:control_7\ : bit;
SIGNAL \CREG_INJ_DONE:control_6\ : bit;
SIGNAL \CREG_INJ_DONE:control_5\ : bit;
SIGNAL \CREG_INJ_DONE:control_4\ : bit;
SIGNAL \CREG_INJ_DONE:control_3\ : bit;
SIGNAL \CREG_INJ_DONE:control_2\ : bit;
SIGNAL \CREG_INJ_DONE:control_1\ : bit;
SIGNAL \CREG_INJ_DONE:control_0\ : bit;
SIGNAL tmpOE__Rx_1_net_0 : bit;
SIGNAL tmpIO_0__Rx_1_net_0 : bit;
TERMINAL tmpSIOVREF__Rx_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Rx_1_net_0 : bit;
SIGNAL tmpOE__Tx_1_net_0 : bit;
SIGNAL tmpFB_0__Tx_1_net_0 : bit;
SIGNAL tmpIO_0__Tx_1_net_0 : bit;
TERMINAL tmpSIOVREF__Tx_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Tx_1_net_0 : bit;
SIGNAL \PWM_LED:PWMUDB:km_run\ : bit;
SIGNAL \PWM_LED:PWMUDB:min_kill_reg\ : bit;
SIGNAL \PWM_LED:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \PWM_LED:PWMUDB:ctrl_enable\ : bit;
SIGNAL \PWM_LED:PWMUDB:control_7\ : bit;
SIGNAL \PWM_LED:PWMUDB:control_6\ : bit;
SIGNAL \PWM_LED:PWMUDB:control_5\ : bit;
SIGNAL \PWM_LED:PWMUDB:control_4\ : bit;
SIGNAL \PWM_LED:PWMUDB:control_3\ : bit;
SIGNAL \PWM_LED:PWMUDB:control_2\ : bit;
SIGNAL \PWM_LED:PWMUDB:control_1\ : bit;
SIGNAL \PWM_LED:PWMUDB:control_0\ : bit;
SIGNAL \PWM_LED:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \PWM_LED:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \PWM_LED:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \PWM_LED:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \PWM_LED:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \PWM_LED:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \PWM_LED:PWMUDB:prevCapture\ : bit;
SIGNAL \PWM_LED:PWMUDB:capt_rising\ : bit;
SIGNAL \PWM_LED:PWMUDB:capt_falling\ : bit;
SIGNAL \PWM_LED:PWMUDB:hwCapture\ : bit;
SIGNAL \PWM_LED:PWMUDB:hwEnable\ : bit;
SIGNAL pwm_en : bit;
SIGNAL \PWM_LED:PWMUDB:trig_last\ : bit;
SIGNAL \PWM_LED:PWMUDB:trig_rise\ : bit;
SIGNAL \PWM_LED:PWMUDB:trig_fall\ : bit;
SIGNAL \PWM_LED:PWMUDB:trig_out\ : bit;
SIGNAL \PWM_LED:PWMUDB:runmode_enable\ : bit;
SIGNAL \PWM_LED:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \PWM_LED:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \PWM_LED:PWMUDB:final_enable\ : bit;
SIGNAL \PWM_LED:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \PWM_LED:PWMUDB:tc_i\ : bit;
SIGNAL \PWM_LED:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \PWM_LED:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \PWM_LED:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \PWM_LED:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \PWM_LED:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \PWM_LED:PWMUDB:sc_kill\ : bit;
SIGNAL \PWM_LED:PWMUDB:min_kill\ : bit;
SIGNAL \PWM_LED:PWMUDB:final_kill\ : bit;
SIGNAL \PWM_LED:PWMUDB:km_tc\ : bit;
SIGNAL \PWM_LED:PWMUDB:db_tc\ : bit;
SIGNAL \PWM_LED:PWMUDB:dith_count_1\ : bit;
SIGNAL \PWM_LED:PWMUDB:add_vi_vv_MODGEN_24_1\ : bit;
SIGNAL \PWM_LED:PWMUDB:dith_count_0\ : bit;
SIGNAL \PWM_LED:PWMUDB:add_vi_vv_MODGEN_24_0\ : bit;
SIGNAL \PWM_LED:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \PWM_LED:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \PWM_LED:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \PWM_LED:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \PWM_LED:PWMUDB:dith_sel\ : bit;
SIGNAL \PWM_LED:PWMUDB:reset\ : bit;
SIGNAL \PWM_LED:PWMUDB:status_6\ : bit;
SIGNAL \PWM_LED:PWMUDB:status_5\ : bit;
SIGNAL \PWM_LED:PWMUDB:status_4\ : bit;
SIGNAL \PWM_LED:PWMUDB:status_3\ : bit;
SIGNAL \PWM_LED:PWMUDB:status_2\ : bit;
SIGNAL \PWM_LED:PWMUDB:status_1\ : bit;
SIGNAL \PWM_LED:PWMUDB:status_0\ : bit;
SIGNAL \PWM_LED:Net_55\ : bit;
SIGNAL \PWM_LED:PWMUDB:prevCompare1\ : bit;
SIGNAL \PWM_LED:PWMUDB:cmp1\ : bit;
SIGNAL \PWM_LED:PWMUDB:cmp1_status\ : bit;
SIGNAL \PWM_LED:PWMUDB:cmp2_status\ : bit;
SIGNAL \PWM_LED:PWMUDB:cmp2\ : bit;
SIGNAL \PWM_LED:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \PWM_LED:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \PWM_LED:PWMUDB:final_kill_reg\ : bit;
SIGNAL \PWM_LED:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \PWM_LED:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \PWM_LED:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \PWM_LED:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \PWM_LED:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \PWM_LED:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \PWM_LED:PWMUDB:fifo_full\ : bit;
SIGNAL \PWM_LED:PWMUDB:cs_addr_2\ : bit;
SIGNAL \PWM_LED:PWMUDB:cs_addr_1\ : bit;
SIGNAL \PWM_LED:PWMUDB:cs_addr_0\ : bit;
SIGNAL \PWM_LED:PWMUDB:final_capture\ : bit;
SIGNAL \PWM_LED:PWMUDB:cmp1_eq\ : bit;
SIGNAL \PWM_LED:PWMUDB:cmp1_less\ : bit;
SIGNAL \PWM_LED:PWMUDB:sP8:pwmdp:ff0\ : bit;
ATTRIBUTE port_state_att of \PWM_LED:PWMUDB:sP8:pwmdp:ff0\:SIGNAL IS 2;
SIGNAL \PWM_LED:PWMUDB:cmp2_eq\ : bit;
SIGNAL \PWM_LED:PWMUDB:cmp2_less\ : bit;
SIGNAL \PWM_LED:PWMUDB:sP8:pwmdp:z1\ : bit;
ATTRIBUTE port_state_att of \PWM_LED:PWMUDB:sP8:pwmdp:z1\:SIGNAL IS 2;
SIGNAL \PWM_LED:PWMUDB:sP8:pwmdp:ff1\ : bit;
ATTRIBUTE port_state_att of \PWM_LED:PWMUDB:sP8:pwmdp:ff1\:SIGNAL IS 2;
SIGNAL \PWM_LED:PWMUDB:sP8:pwmdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \PWM_LED:PWMUDB:sP8:pwmdp:ov_msb\:SIGNAL IS 2;
SIGNAL \PWM_LED:PWMUDB:sP8:pwmdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \PWM_LED:PWMUDB:sP8:pwmdp:co_msb\:SIGNAL IS 2;
SIGNAL \PWM_LED:PWMUDB:sP8:pwmdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \PWM_LED:PWMUDB:sP8:pwmdp:cmsb\:SIGNAL IS 2;
SIGNAL \PWM_LED:PWMUDB:sP8:pwmdp:so\ : bit;
ATTRIBUTE port_state_att of \PWM_LED:PWMUDB:sP8:pwmdp:so\:SIGNAL IS 2;
SIGNAL \PWM_LED:PWMUDB:sP8:pwmdp:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \PWM_LED:PWMUDB:sP8:pwmdp:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \PWM_LED:PWMUDB:sP8:pwmdp:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \PWM_LED:PWMUDB:sP8:pwmdp:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \PWM_LED:PWMUDB:fifo_nempty\ : bit;
SIGNAL \PWM_LED:PWMUDB:sP8:pwmdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_LED:PWMUDB:sP8:pwmdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \PWM_LED:PWMUDB:sP8:pwmdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_LED:PWMUDB:sP8:pwmdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \PWM_LED:PWMUDB:sP8:pwmdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_LED:PWMUDB:sP8:pwmdp:z0_reg\:SIGNAL IS 2;
SIGNAL \PWM_LED:PWMUDB:sP8:pwmdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_LED:PWMUDB:sP8:pwmdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \PWM_LED:PWMUDB:sP8:pwmdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_LED:PWMUDB:sP8:pwmdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \PWM_LED:PWMUDB:sP8:pwmdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_LED:PWMUDB:sP8:pwmdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \PWM_LED:PWMUDB:sP8:pwmdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_LED:PWMUDB:sP8:pwmdp:z1_reg\:SIGNAL IS 2;
SIGNAL \PWM_LED:PWMUDB:sP8:pwmdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_LED:PWMUDB:sP8:pwmdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \PWM_LED:PWMUDB:sP8:pwmdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_LED:PWMUDB:sP8:pwmdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \PWM_LED:PWMUDB:sP8:pwmdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_LED:PWMUDB:sP8:pwmdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \PWM_LED:PWMUDB:sP8:pwmdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_LED:PWMUDB:sP8:pwmdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \PWM_LED:PWMUDB:sP8:pwmdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_LED:PWMUDB:sP8:pwmdp:so_reg\:SIGNAL IS 2;
SIGNAL \PWM_LED:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_LED:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_LED:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_LED:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_LED:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_LED:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_LED:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_LED:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_LED:PWMUDB:compare1\ : bit;
SIGNAL \PWM_LED:PWMUDB:compare2\ : bit;
SIGNAL \PWM_LED:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \PWM_LED:PWMUDB:pwm_i\ : bit;
SIGNAL \PWM_LED:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \PWM_LED:PWMUDB:pwm1_i\ : bit;
SIGNAL \PWM_LED:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \PWM_LED:PWMUDB:pwm2_i\ : bit;
SIGNAL \PWM_LED:PWMUDB:tc_i_reg\ : bit;
SIGNAL \PWM_LED:Net_101\ : bit;
SIGNAL \PWM_LED:Net_96\ : bit;
SIGNAL Net_606 : bit;
SIGNAL Net_607 : bit;
SIGNAL \PWM_LED:PWMUDB:pwm_temp\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:b_31\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:b_30\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:b_29\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:b_28\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:b_27\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:b_26\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:b_25\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:b_24\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:b_23\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:b_22\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:b_21\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:b_20\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:b_19\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:b_18\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:b_17\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:b_16\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:b_15\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:b_14\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:b_13\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:b_12\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:b_11\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:b_10\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:b_9\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:b_8\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:b_7\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:b_6\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:b_5\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:b_4\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:b_3\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:b_2\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:b_1\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:b_0\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:g2:a0:a_31\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:g2:a0:a_30\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:g2:a0:a_29\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:g2:a0:a_28\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:g2:a0:a_27\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:g2:a0:a_26\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:g2:a0:a_25\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:g2:a0:a_24\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:g2:a0:a_23\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:g2:a0:a_22\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:g2:a0:a_21\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:g2:a0:a_20\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:g2:a0:a_19\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:g2:a0:a_18\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:g2:a0:a_17\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:g2:a0:a_16\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:g2:a0:a_15\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:g2:a0:a_14\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:g2:a0:a_13\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:g2:a0:a_12\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:g2:a0:a_11\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:g2:a0:a_10\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:g2:a0:a_9\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:g2:a0:a_8\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:g2:a0:a_7\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:g2:a0:a_6\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:g2:a0:a_5\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:g2:a0:a_4\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:g2:a0:a_3\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:g2:a0:a_2\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:g2:a0:a_1\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODIN26_1\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:g2:a0:a_0\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODIN26_0\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:g2:a0:b_31\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:g2:a0:b_30\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:g2:a0:b_29\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:g2:a0:b_28\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:g2:a0:b_27\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:g2:a0:b_26\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:g2:a0:b_25\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:g2:a0:b_24\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:g2:a0:b_23\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:g2:a0:b_22\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:g2:a0:b_21\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:g2:a0:b_20\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:g2:a0:b_19\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:g2:a0:b_18\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:g2:a0:b_17\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:g2:a0:b_16\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:g2:a0:b_15\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:g2:a0:b_14\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:g2:a0:b_13\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:g2:a0:b_12\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:g2:a0:b_11\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:g2:a0:b_10\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:g2:a0:b_9\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:g2:a0:b_8\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:g2:a0:b_7\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:g2:a0:b_6\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:g2:a0:b_5\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:g2:a0:b_4\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:g2:a0:b_3\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:g2:a0:b_2\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:g2:a0:b_1\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:g2:a0:b_0\ : bit;
SIGNAL \PWM_LED:PWMUDB:add_vi_vv_MODGEN_24_31\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:g2:a0:s_31\ : bit;
SIGNAL \PWM_LED:PWMUDB:add_vi_vv_MODGEN_24_30\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:g2:a0:s_30\ : bit;
SIGNAL \PWM_LED:PWMUDB:add_vi_vv_MODGEN_24_29\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:g2:a0:s_29\ : bit;
SIGNAL \PWM_LED:PWMUDB:add_vi_vv_MODGEN_24_28\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:g2:a0:s_28\ : bit;
SIGNAL \PWM_LED:PWMUDB:add_vi_vv_MODGEN_24_27\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:g2:a0:s_27\ : bit;
SIGNAL \PWM_LED:PWMUDB:add_vi_vv_MODGEN_24_26\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:g2:a0:s_26\ : bit;
SIGNAL \PWM_LED:PWMUDB:add_vi_vv_MODGEN_24_25\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:g2:a0:s_25\ : bit;
SIGNAL \PWM_LED:PWMUDB:add_vi_vv_MODGEN_24_24\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:g2:a0:s_24\ : bit;
SIGNAL \PWM_LED:PWMUDB:add_vi_vv_MODGEN_24_23\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:g2:a0:s_23\ : bit;
SIGNAL \PWM_LED:PWMUDB:add_vi_vv_MODGEN_24_22\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:g2:a0:s_22\ : bit;
SIGNAL \PWM_LED:PWMUDB:add_vi_vv_MODGEN_24_21\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:g2:a0:s_21\ : bit;
SIGNAL \PWM_LED:PWMUDB:add_vi_vv_MODGEN_24_20\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:g2:a0:s_20\ : bit;
SIGNAL \PWM_LED:PWMUDB:add_vi_vv_MODGEN_24_19\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:g2:a0:s_19\ : bit;
SIGNAL \PWM_LED:PWMUDB:add_vi_vv_MODGEN_24_18\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:g2:a0:s_18\ : bit;
SIGNAL \PWM_LED:PWMUDB:add_vi_vv_MODGEN_24_17\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:g2:a0:s_17\ : bit;
SIGNAL \PWM_LED:PWMUDB:add_vi_vv_MODGEN_24_16\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:g2:a0:s_16\ : bit;
SIGNAL \PWM_LED:PWMUDB:add_vi_vv_MODGEN_24_15\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:g2:a0:s_15\ : bit;
SIGNAL \PWM_LED:PWMUDB:add_vi_vv_MODGEN_24_14\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:g2:a0:s_14\ : bit;
SIGNAL \PWM_LED:PWMUDB:add_vi_vv_MODGEN_24_13\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:g2:a0:s_13\ : bit;
SIGNAL \PWM_LED:PWMUDB:add_vi_vv_MODGEN_24_12\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:g2:a0:s_12\ : bit;
SIGNAL \PWM_LED:PWMUDB:add_vi_vv_MODGEN_24_11\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:g2:a0:s_11\ : bit;
SIGNAL \PWM_LED:PWMUDB:add_vi_vv_MODGEN_24_10\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:g2:a0:s_10\ : bit;
SIGNAL \PWM_LED:PWMUDB:add_vi_vv_MODGEN_24_9\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:g2:a0:s_9\ : bit;
SIGNAL \PWM_LED:PWMUDB:add_vi_vv_MODGEN_24_8\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:g2:a0:s_8\ : bit;
SIGNAL \PWM_LED:PWMUDB:add_vi_vv_MODGEN_24_7\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:g2:a0:s_7\ : bit;
SIGNAL \PWM_LED:PWMUDB:add_vi_vv_MODGEN_24_6\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:g2:a0:s_6\ : bit;
SIGNAL \PWM_LED:PWMUDB:add_vi_vv_MODGEN_24_5\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:g2:a0:s_5\ : bit;
SIGNAL \PWM_LED:PWMUDB:add_vi_vv_MODGEN_24_4\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:g2:a0:s_4\ : bit;
SIGNAL \PWM_LED:PWMUDB:add_vi_vv_MODGEN_24_3\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:g2:a0:s_3\ : bit;
SIGNAL \PWM_LED:PWMUDB:add_vi_vv_MODGEN_24_2\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:g2:a0:s_2\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:g2:a0:s_1\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:g2:a0:s_0\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PWM_LED:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_617 : bit;
SIGNAL Net_608 : bit;
SIGNAL Net_605 : bit;
SIGNAL \PWM_LED:Net_113\ : bit;
SIGNAL \PWM_LED:Net_107\ : bit;
SIGNAL \PWM_LED:Net_114\ : bit;
SIGNAL cy_srff_5 : bit;
SIGNAL \CREG_INIT_TX:clk\ : bit;
SIGNAL \CREG_INIT_TX:rst\ : bit;
SIGNAL tx_init : bit;
SIGNAL \CREG_INIT_TX:control_out_0\ : bit;
SIGNAL Net_578 : bit;
SIGNAL \CREG_INIT_TX:control_out_1\ : bit;
SIGNAL Net_579 : bit;
SIGNAL \CREG_INIT_TX:control_out_2\ : bit;
SIGNAL Net_580 : bit;
SIGNAL \CREG_INIT_TX:control_out_3\ : bit;
SIGNAL Net_582 : bit;
SIGNAL \CREG_INIT_TX:control_out_4\ : bit;
SIGNAL Net_583 : bit;
SIGNAL \CREG_INIT_TX:control_out_5\ : bit;
SIGNAL Net_584 : bit;
SIGNAL \CREG_INIT_TX:control_out_6\ : bit;
SIGNAL Net_585 : bit;
SIGNAL \CREG_INIT_TX:control_out_7\ : bit;
SIGNAL \CREG_INIT_TX:control_7\ : bit;
SIGNAL \CREG_INIT_TX:control_6\ : bit;
SIGNAL \CREG_INIT_TX:control_5\ : bit;
SIGNAL \CREG_INIT_TX:control_4\ : bit;
SIGNAL \CREG_INIT_TX:control_3\ : bit;
SIGNAL \CREG_INIT_TX:control_2\ : bit;
SIGNAL \CREG_INIT_TX:control_1\ : bit;
SIGNAL \CREG_INIT_TX:control_0\ : bit;
SIGNAL tmpOE__Pin_1_net_0 : bit;
SIGNAL tmpFB_0__Pin_1_net_0 : bit;
SIGNAL tmpIO_0__Pin_1_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_1_net_0 : bit;
SIGNAL rx_slot0 : bit;
SIGNAL cydff_29 : bit;
SIGNAL Net_745 : bit;
SIGNAL Net_703 : bit;
SIGNAL cydff_28 : bit;
SIGNAL Net_748 : bit;
SIGNAL cydff_27 : bit;
SIGNAL Net_750 : bit;
SIGNAL cydff_26 : bit;
SIGNAL Net_693 : bit;
SIGNAL cydff_25 : bit;
SIGNAL Net_793 : bit;
SIGNAL cydff_24 : bit;
SIGNAL Net_689 : bit;
SIGNAL cydff_23 : bit;
SIGNAL Net_791 : bit;
SIGNAL cydff_22 : bit;
SIGNAL Net_685 : bit;
SIGNAL cydff_21 : bit;
SIGNAL Net_790 : bit;
SIGNAL cydff_20 : bit;
SIGNAL Net_680 : bit;
SIGNAL cydff_19 : bit;
SIGNAL Net_789 : bit;
SIGNAL cydff_18 : bit;
SIGNAL h3 : bit;
SIGNAL cydff_17 : bit;
SIGNAL h2 : bit;
SIGNAL cydff_16 : bit;
SIGNAL h1 : bit;
SIGNAL cydff_15 : bit;
SIGNAL h0 : bit;
SIGNAL cydff_14 : bit;
SIGNAL Net_758 : bit;
SIGNAL cydff_13 : bit;
SIGNAL Net_759 : bit;
SIGNAL cydff_12 : bit;
SIGNAL Net_760 : bit;
SIGNAL cydff_11 : bit;
SIGNAL Net_761 : bit;
SIGNAL cydff_10 : bit;
SIGNAL comp_out : bit;
SIGNAL cydff_30 : bit;
SIGNAL Net_704 : bit;
SIGNAL cydff_31 : bit;
SIGNAL Net_706 : bit;
SIGNAL cydff_32 : bit;
SIGNAL Net_708 : bit;
SIGNAL cydff_33 : bit;
SIGNAL Net_736 : bit;
SIGNAL Net_765 : bit;
SIGNAL Net_797 : bit;
SIGNAL Net_801 : bit;
SIGNAL Net_802 : bit;
SIGNAL Net_803 : bit;
SIGNAL Net_763 : bit;
SIGNAL Net_691 : bit;
SIGNAL Net_687 : bit;
SIGNAL Net_682 : bit;
SIGNAL Net_678 : bit;
SIGNAL Net_762 : bit;
SIGNAL Net_769 : bit;
SIGNAL Net_774 : bit;
SIGNAL Net_776 : bit;
SIGNAL Net_779 : bit;
SIGNAL pre_detect : bit;
SIGNAL \CREG_RX_SLOTS1:clk\ : bit;
SIGNAL \CREG_RX_SLOTS1:rst\ : bit;
SIGNAL Net_827_7 : bit;
SIGNAL \CREG_RX_SLOTS1:control_out_7\ : bit;
SIGNAL Net_827_6 : bit;
SIGNAL \CREG_RX_SLOTS1:control_out_6\ : bit;
SIGNAL Net_827_5 : bit;
SIGNAL \CREG_RX_SLOTS1:control_out_5\ : bit;
SIGNAL Net_827_4 : bit;
SIGNAL \CREG_RX_SLOTS1:control_out_4\ : bit;
SIGNAL Net_827_3 : bit;
SIGNAL \CREG_RX_SLOTS1:control_out_3\ : bit;
SIGNAL Net_827_2 : bit;
SIGNAL \CREG_RX_SLOTS1:control_out_2\ : bit;
SIGNAL Net_827_1 : bit;
SIGNAL \CREG_RX_SLOTS1:control_out_1\ : bit;
SIGNAL Net_827_0 : bit;
SIGNAL \CREG_RX_SLOTS1:control_out_0\ : bit;
SIGNAL \CREG_RX_SLOTS1:control_7\ : bit;
SIGNAL \CREG_RX_SLOTS1:control_6\ : bit;
SIGNAL \CREG_RX_SLOTS1:control_5\ : bit;
SIGNAL \CREG_RX_SLOTS1:control_4\ : bit;
SIGNAL \CREG_RX_SLOTS1:control_3\ : bit;
SIGNAL \CREG_RX_SLOTS1:control_2\ : bit;
SIGNAL \CREG_RX_SLOTS1:control_1\ : bit;
SIGNAL \CREG_RX_SLOTS1:control_0\ : bit;
SIGNAL \CREG_RX_SLOTS2:clk\ : bit;
SIGNAL \CREG_RX_SLOTS2:rst\ : bit;
SIGNAL Net_826_7 : bit;
SIGNAL \CREG_RX_SLOTS2:control_out_7\ : bit;
SIGNAL Net_826_6 : bit;
SIGNAL \CREG_RX_SLOTS2:control_out_6\ : bit;
SIGNAL Net_826_5 : bit;
SIGNAL \CREG_RX_SLOTS2:control_out_5\ : bit;
SIGNAL Net_826_4 : bit;
SIGNAL \CREG_RX_SLOTS2:control_out_4\ : bit;
SIGNAL Net_826_3 : bit;
SIGNAL \CREG_RX_SLOTS2:control_out_3\ : bit;
SIGNAL Net_826_2 : bit;
SIGNAL \CREG_RX_SLOTS2:control_out_2\ : bit;
SIGNAL Net_826_1 : bit;
SIGNAL \CREG_RX_SLOTS2:control_out_1\ : bit;
SIGNAL Net_826_0 : bit;
SIGNAL \CREG_RX_SLOTS2:control_out_0\ : bit;
SIGNAL \CREG_RX_SLOTS2:control_7\ : bit;
SIGNAL \CREG_RX_SLOTS2:control_6\ : bit;
SIGNAL \CREG_RX_SLOTS2:control_5\ : bit;
SIGNAL \CREG_RX_SLOTS2:control_4\ : bit;
SIGNAL \CREG_RX_SLOTS2:control_3\ : bit;
SIGNAL \CREG_RX_SLOTS2:control_2\ : bit;
SIGNAL \CREG_RX_SLOTS2:control_1\ : bit;
SIGNAL \CREG_RX_SLOTS2:control_0\ : bit;
SIGNAL cmp_vv_vv_MODGEN_25 : bit;
SIGNAL clk_rx_slots : bit;
SIGNAL rx_slot_cnt_3 : bit;
SIGNAL Net_839 : bit;
SIGNAL Net_838 : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_13_3\ : bit;
SIGNAL rx_slot_cnt_2 : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_13_2\ : bit;
SIGNAL rx_slot_cnt_1 : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_13_1\ : bit;
SIGNAL rx_slot_cnt_0 : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_13_0\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:b_31\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:b_30\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:b_29\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:b_28\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:b_27\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:b_26\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:b_25\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:b_24\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:b_23\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:b_22\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:b_21\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:b_20\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:b_19\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:b_18\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:b_17\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:b_16\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:b_15\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:b_14\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:b_13\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:b_12\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:b_11\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:b_10\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:b_9\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:b_8\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:b_7\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:b_6\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:b_5\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:b_4\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:b_3\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:b_2\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:b_1\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:b_0\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_31\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_30\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_29\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_28\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_27\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_26\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_25\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_24\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_23\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_22\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_21\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_20\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_19\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_18\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_17\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_16\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_15\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_14\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_13\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_12\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_11\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_10\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_9\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_8\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_7\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_6\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_5\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_4\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_3\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODIN19_3\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_2\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODIN19_2\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_1\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODIN19_1\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_0\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODIN19_0\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:b_31\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:b_30\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:b_29\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:b_28\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:b_27\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:b_26\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:b_25\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:b_24\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:b_23\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:b_22\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:b_21\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:b_20\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:b_19\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:b_18\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:b_17\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:b_16\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:b_15\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:b_14\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:b_13\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:b_12\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:b_11\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:b_10\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:b_9\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:b_8\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:b_7\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:b_6\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:b_5\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:b_4\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:b_3\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:b_2\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:b_1\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:b_0\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_13_31\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:s_31\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_13_30\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:s_30\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_13_29\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:s_29\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_13_28\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:s_28\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_13_27\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:s_27\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_13_26\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:s_26\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_13_25\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:s_25\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_13_24\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:s_24\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_13_23\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:s_23\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_13_22\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:s_22\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_13_21\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:s_21\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_13_20\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:s_20\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_13_19\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:s_19\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_13_18\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:s_18\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_13_17\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:s_17\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_13_16\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:s_16\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_13_15\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:s_15\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_13_14\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:s_14\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_13_13\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:s_13\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_13_12\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:s_12\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_13_11\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:s_11\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_13_10\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:s_10\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_13_9\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:s_9\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_13_8\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:s_8\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_13_7\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:s_7\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_13_6\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:s_6\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_13_5\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:s_5\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_13_4\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:s_4\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:s_3\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:s_2\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:s_1\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:s_0\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \CNT_RX_SLOTS:cmp_vv_vv_MODGEN_14\ : bit;
SIGNAL \CNT_RX_SLOTS:MODULE_14:g1:a0:newa_3\ : bit;
SIGNAL \CNT_RX_SLOTS:MODIN20_3\ : bit;
SIGNAL \CNT_RX_SLOTS:MODULE_14:g1:a0:newa_2\ : bit;
SIGNAL \CNT_RX_SLOTS:MODIN20_2\ : bit;
SIGNAL \CNT_RX_SLOTS:MODULE_14:g1:a0:newa_1\ : bit;
SIGNAL \CNT_RX_SLOTS:MODIN20_1\ : bit;
SIGNAL \CNT_RX_SLOTS:MODULE_14:g1:a0:newa_0\ : bit;
SIGNAL \CNT_RX_SLOTS:MODIN20_0\ : bit;
SIGNAL \CNT_RX_SLOTS:MODULE_14:g1:a0:newb_3\ : bit;
SIGNAL \CNT_RX_SLOTS:MODIN21_3\ : bit;
SIGNAL \CNT_RX_SLOTS:MODULE_14:g1:a0:newb_2\ : bit;
SIGNAL \CNT_RX_SLOTS:MODIN21_2\ : bit;
SIGNAL \CNT_RX_SLOTS:MODULE_14:g1:a0:newb_1\ : bit;
SIGNAL \CNT_RX_SLOTS:MODIN21_1\ : bit;
SIGNAL \CNT_RX_SLOTS:MODULE_14:g1:a0:newb_0\ : bit;
SIGNAL \CNT_RX_SLOTS:MODIN21_0\ : bit;
SIGNAL \CNT_RX_SLOTS:MODULE_14:g1:a0:dataa_3\ : bit;
SIGNAL \CNT_RX_SLOTS:MODULE_14:g1:a0:dataa_2\ : bit;
SIGNAL \CNT_RX_SLOTS:MODULE_14:g1:a0:dataa_1\ : bit;
SIGNAL \CNT_RX_SLOTS:MODULE_14:g1:a0:dataa_0\ : bit;
SIGNAL \CNT_RX_SLOTS:MODULE_14:g1:a0:datab_3\ : bit;
SIGNAL \CNT_RX_SLOTS:MODULE_14:g1:a0:datab_2\ : bit;
SIGNAL \CNT_RX_SLOTS:MODULE_14:g1:a0:datab_1\ : bit;
SIGNAL \CNT_RX_SLOTS:MODULE_14:g1:a0:datab_0\ : bit;
SIGNAL \CNT_RX_SLOTS:MODULE_14:g1:a0:gx:u0:a_3\ : bit;
SIGNAL \CNT_RX_SLOTS:MODULE_14:g1:a0:gx:u0:a_2\ : bit;
SIGNAL \CNT_RX_SLOTS:MODULE_14:g1:a0:gx:u0:a_1\ : bit;
SIGNAL \CNT_RX_SLOTS:MODULE_14:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \CNT_RX_SLOTS:MODULE_14:g1:a0:gx:u0:b_3\ : bit;
SIGNAL \CNT_RX_SLOTS:MODULE_14:g1:a0:gx:u0:b_2\ : bit;
SIGNAL \CNT_RX_SLOTS:MODULE_14:g1:a0:gx:u0:b_1\ : bit;
SIGNAL \CNT_RX_SLOTS:MODULE_14:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \CNT_RX_SLOTS:MODULE_14:g1:a0:gx:u0:xnor_array_3\ : bit;
SIGNAL \CNT_RX_SLOTS:MODULE_14:g1:a0:gx:u0:xnor_array_2\ : bit;
SIGNAL \CNT_RX_SLOTS:MODULE_14:g1:a0:gx:u0:xnor_array_1\ : bit;
SIGNAL \CNT_RX_SLOTS:MODULE_14:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \CNT_RX_SLOTS:MODULE_14:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \CNT_RX_SLOTS:MODULE_14:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \CNT_RX_SLOTS:MODULE_14:g1:a0:gx:u0:eq_1\ : bit;
SIGNAL \CNT_RX_SLOTS:MODULE_14:g1:a0:gx:u0:eq_2\ : bit;
SIGNAL \CNT_RX_SLOTS:MODULE_14:g1:a0:gx:u0:eq_3\ : bit;
SIGNAL \CNT_RX_SLOTS:MODULE_14:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \CNT_RX_SLOTS:MODULE_14:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \CNT_RX_SLOTS:MODULE_14:g1:a0:gx:u0:albi_2\ : bit;
SIGNAL \CNT_RX_SLOTS:MODULE_14:g1:a0:gx:u0:agbi_2\ : bit;
SIGNAL \CNT_RX_SLOTS:MODULE_14:g1:a0:gx:u0:lt_3\ : bit;
SIGNAL \CNT_RX_SLOTS:MODULE_14:g1:a0:gx:u0:gt_3\ : bit;
SIGNAL \CNT_RX_SLOTS:MODULE_14:g1:a0:gx:u0:lti_1\ : bit;
SIGNAL \CNT_RX_SLOTS:MODULE_14:g1:a0:gx:u0:gti_1\ : bit;
SIGNAL \CNT_RX_SLOTS:MODULE_14:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \CNT_RX_SLOTS:MODULE_14:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \CNT_RX_SLOTS:MODULE_14:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \CNT_RX_SLOTS:MODULE_14:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \CNT_RX_SLOTS:MODULE_14:g1:a0:gx:u0:lt_1\ : bit;
SIGNAL \CNT_RX_SLOTS:MODULE_14:g1:a0:gx:u0:gt_1\ : bit;
SIGNAL \CNT_RX_SLOTS:MODULE_14:g1:a0:gx:u0:lt_2\ : bit;
SIGNAL \CNT_RX_SLOTS:MODULE_14:g1:a0:gx:u0:gt_2\ : bit;
SIGNAL \CNT_RX_SLOTS:MODULE_14:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \CNT_RX_SLOTS:MODULE_14:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \CNT_RX_SLOTS:MODULE_14:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \CNT_RX_SLOTS:MODULE_14:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \CNT_RX_SLOTS:MODULE_14:g1:a0:xeq\ : bit;
SIGNAL \CNT_RX_SLOTS:MODULE_14:g1:a0:xneq\ : bit;
SIGNAL \CNT_RX_SLOTS:MODULE_14:g1:a0:xlt\ : bit;
SIGNAL \CNT_RX_SLOTS:MODULE_14:g1:a0:xlte\ : bit;
SIGNAL \CNT_RX_SLOTS:MODULE_14:g1:a0:xgt\ : bit;
SIGNAL \CNT_RX_SLOTS:MODULE_14:g1:a0:xgte\ : bit;
SIGNAL \CNT_RX_SLOTS:MODULE_14:lt\ : bit;
ATTRIBUTE port_state_att of \CNT_RX_SLOTS:MODULE_14:lt\:SIGNAL IS 2;
SIGNAL \CNT_RX_SLOTS:MODULE_14:gt\ : bit;
ATTRIBUTE port_state_att of \CNT_RX_SLOTS:MODULE_14:gt\:SIGNAL IS 2;
SIGNAL \CNT_RX_SLOTS:MODULE_14:gte\ : bit;
ATTRIBUTE port_state_att of \CNT_RX_SLOTS:MODULE_14:gte\:SIGNAL IS 2;
SIGNAL \CNT_RX_SLOTS:MODULE_14:lte\ : bit;
ATTRIBUTE port_state_att of \CNT_RX_SLOTS:MODULE_14:lte\:SIGNAL IS 2;
SIGNAL \CNT_RX_SLOTS:MODULE_14:neq\ : bit;
ATTRIBUTE port_state_att of \CNT_RX_SLOTS:MODULE_14:neq\:SIGNAL IS 2;
SIGNAL Net_841_3 : bit;
SIGNAL Net_841_2 : bit;
SIGNAL Net_841_1 : bit;
SIGNAL Net_841_0 : bit;
SIGNAL Net_853 : bit;
SIGNAL \SREG_HEAD:status_0\ : bit;
SIGNAL \SREG_HEAD:status_1\ : bit;
SIGNAL \SREG_HEAD:status_2\ : bit;
SIGNAL \SREG_HEAD:status_3\ : bit;
SIGNAL \SREG_HEAD:status_4\ : bit;
SIGNAL \SREG_HEAD:status_5\ : bit;
SIGNAL \SREG_HEAD:status_6\ : bit;
SIGNAL \SREG_HEAD:status_7\ : bit;
SIGNAL rx_slot1 : bit;
SIGNAL cmp_vv_vv_MODGEN_26 : bit;
TERMINAL adc_in : bit;
TERMINAL Net_887 : bit;
SIGNAL \COMP_SLOW:clock\ : bit;
SIGNAL \COMP_SLOW:Net_1\ : bit;
SIGNAL Net_901 : bit;
SIGNAL \COMP_SLOW:Net_9\ : bit;
TERMINAL Net_891 : bit;
SIGNAL \COMP_FAST:clock\ : bit;
SIGNAL \COMP_FAST:Net_1\ : bit;
SIGNAL Net_902 : bit;
SIGNAL \COMP_FAST:Net_9\ : bit;
SIGNAL \DAC_SLOW:Net_1\ : bit;
SIGNAL \DAC_SLOW:Net_12\ : bit;
SIGNAL \DAC_SLOW:Net_19\ : bit;
SIGNAL \DAC_SLOW:VDAC8:Net_83\ : bit;
SIGNAL \DAC_SLOW:VDAC8:Net_81\ : bit;
SIGNAL \DAC_SLOW:VDAC8:Net_82\ : bit;
TERMINAL Net_893 : bit;
TERMINAL \DAC_SLOW:VDAC8:Net_77\ : bit;
SIGNAL \DAC_SLOW:Net_21\ : bit;
SIGNAL \DAC_SLOW:Net_80\ : bit;
SIGNAL \DAC_SLOW:Net_9\ : bit;
SIGNAL \DAC_FAST:Net_1\ : bit;
SIGNAL \DAC_FAST:Net_12\ : bit;
SIGNAL \DAC_FAST:Net_19\ : bit;
SIGNAL \DAC_FAST:VDAC8:Net_83\ : bit;
SIGNAL \DAC_FAST:VDAC8:Net_81\ : bit;
SIGNAL \DAC_FAST:VDAC8:Net_82\ : bit;
TERMINAL Net_897 : bit;
TERMINAL \DAC_FAST:VDAC8:Net_77\ : bit;
SIGNAL \DAC_FAST:Net_21\ : bit;
SIGNAL \DAC_FAST:Net_80\ : bit;
SIGNAL \DAC_FAST:Net_9\ : bit;
SIGNAL tmpOE__Pin_2_net_0 : bit;
SIGNAL tmpFB_0__Pin_2_net_0 : bit;
SIGNAL tmpIO_0__Pin_2_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_2_net_0 : bit;
SIGNAL tmpOE__Pin_3_net_0 : bit;
SIGNAL tmpFB_0__Pin_3_net_0 : bit;
SIGNAL tmpIO_0__Pin_3_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_3_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_3_net_0 : bit;
SIGNAL tmpOE__Pin_4_net_0 : bit;
SIGNAL tmpFB_0__Pin_4_net_0 : bit;
SIGNAL tmpIO_0__Pin_4_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_4_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_4_net_0 : bit;
SIGNAL tmpOE__Pin_5_net_0 : bit;
SIGNAL tmpFB_0__Pin_5_net_0 : bit;
SIGNAL tmpIO_0__Pin_5_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_5_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_5_net_0 : bit;
TERMINAL \ADC_SAR:Net_248\ : bit;
TERMINAL \ADC_SAR:Net_235\ : bit;
SIGNAL Net_914 : bit;
SIGNAL \ADC_SAR:vp_ctl_0\ : bit;
SIGNAL \ADC_SAR:vp_ctl_2\ : bit;
SIGNAL \ADC_SAR:vn_ctl_1\ : bit;
SIGNAL \ADC_SAR:vn_ctl_3\ : bit;
SIGNAL \ADC_SAR:vp_ctl_1\ : bit;
SIGNAL \ADC_SAR:vp_ctl_3\ : bit;
SIGNAL \ADC_SAR:vn_ctl_0\ : bit;
SIGNAL \ADC_SAR:vn_ctl_2\ : bit;
SIGNAL \ADC_SAR:Net_385\ : bit;
SIGNAL \ADC_SAR:Net_381\ : bit;
SIGNAL \ADC_SAR:Net_188\ : bit;
SIGNAL \ADC_SAR:Net_221\ : bit;
TERMINAL \ADC_SAR:Net_126\ : bit;
TERMINAL \ADC_SAR:Net_215\ : bit;
TERMINAL \ADC_SAR:Net_257\ : bit;
SIGNAL \ADC_SAR:Net_252\ : bit;
SIGNAL Net_911 : bit;
SIGNAL \ADC_SAR:Net_207_11\ : bit;
SIGNAL \ADC_SAR:Net_207_10\ : bit;
SIGNAL \ADC_SAR:Net_207_9\ : bit;
SIGNAL \ADC_SAR:Net_207_8\ : bit;
SIGNAL \ADC_SAR:Net_207_7\ : bit;
SIGNAL \ADC_SAR:Net_207_6\ : bit;
SIGNAL \ADC_SAR:Net_207_5\ : bit;
SIGNAL \ADC_SAR:Net_207_4\ : bit;
SIGNAL \ADC_SAR:Net_207_3\ : bit;
SIGNAL \ADC_SAR:Net_207_2\ : bit;
SIGNAL \ADC_SAR:Net_207_1\ : bit;
SIGNAL \ADC_SAR:Net_207_0\ : bit;
TERMINAL \ADC_SAR:Net_210\ : bit;
SIGNAL \ADC_SAR:tmpOE__Bypass_net_0\ : bit;
SIGNAL \ADC_SAR:tmpFB_0__Bypass_net_0\ : bit;
SIGNAL \ADC_SAR:tmpIO_0__Bypass_net_0\ : bit;
TERMINAL \ADC_SAR:tmpSIOVREF__Bypass_net_0\ : bit;
SIGNAL \ADC_SAR:tmpINTERRUPT_0__Bypass_net_0\ : bit;
TERMINAL \ADC_SAR:Net_149\ : bit;
TERMINAL \ADC_SAR:Net_209\ : bit;
TERMINAL \ADC_SAR:Net_255\ : bit;
TERMINAL \ADC_SAR:Net_368\ : bit;
SIGNAL \ADC_SAR:Net_383\ : bit;
SIGNAL Net_917 : bit;
SIGNAL Net_923_2 : bit;
SIGNAL head_en : bit;
SIGNAL \CNT_HEAD:add_vi_vv_MODGEN_27_2\ : bit;
SIGNAL Net_923_1 : bit;
SIGNAL \CNT_HEAD:add_vi_vv_MODGEN_27_1\ : bit;
SIGNAL Net_923_0 : bit;
SIGNAL \CNT_HEAD:add_vi_vv_MODGEN_27_0\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:b_31\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:b_30\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:b_29\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:b_28\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:b_27\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:b_26\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:b_25\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:b_24\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:b_23\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:b_22\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:b_21\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:b_20\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:b_19\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:b_18\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:b_17\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:b_16\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:b_15\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:b_14\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:b_13\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:b_12\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:b_11\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:b_10\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:b_9\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:b_8\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:b_7\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:b_6\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:b_5\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:b_4\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:b_3\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:b_2\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:b_1\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:b_0\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:g2:a0:a_31\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:g2:a0:a_30\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:g2:a0:a_29\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:g2:a0:a_28\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:g2:a0:a_27\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:g2:a0:a_26\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:g2:a0:a_25\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:g2:a0:a_24\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:g2:a0:a_23\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:g2:a0:a_22\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:g2:a0:a_21\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:g2:a0:a_20\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:g2:a0:a_19\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:g2:a0:a_18\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:g2:a0:a_17\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:g2:a0:a_16\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:g2:a0:a_15\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:g2:a0:a_14\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:g2:a0:a_13\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:g2:a0:a_12\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:g2:a0:a_11\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:g2:a0:a_10\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:g2:a0:a_9\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:g2:a0:a_8\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:g2:a0:a_7\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:g2:a0:a_6\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:g2:a0:a_5\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:g2:a0:a_4\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:g2:a0:a_3\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:g2:a0:a_2\ : bit;
SIGNAL \CNT_HEAD:MODIN27_2\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:g2:a0:a_1\ : bit;
SIGNAL \CNT_HEAD:MODIN27_1\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:g2:a0:a_0\ : bit;
SIGNAL \CNT_HEAD:MODIN27_0\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:g2:a0:b_31\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:g2:a0:b_30\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:g2:a0:b_29\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:g2:a0:b_28\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:g2:a0:b_27\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:g2:a0:b_26\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:g2:a0:b_25\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:g2:a0:b_24\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:g2:a0:b_23\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:g2:a0:b_22\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:g2:a0:b_21\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:g2:a0:b_20\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:g2:a0:b_19\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:g2:a0:b_18\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:g2:a0:b_17\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:g2:a0:b_16\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:g2:a0:b_15\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:g2:a0:b_14\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:g2:a0:b_13\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:g2:a0:b_12\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:g2:a0:b_11\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:g2:a0:b_10\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:g2:a0:b_9\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:g2:a0:b_8\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:g2:a0:b_7\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:g2:a0:b_6\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:g2:a0:b_5\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:g2:a0:b_4\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:g2:a0:b_3\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:g2:a0:b_2\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:g2:a0:b_1\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:g2:a0:b_0\ : bit;
SIGNAL \CNT_HEAD:add_vi_vv_MODGEN_27_31\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:g2:a0:s_31\ : bit;
SIGNAL \CNT_HEAD:add_vi_vv_MODGEN_27_30\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:g2:a0:s_30\ : bit;
SIGNAL \CNT_HEAD:add_vi_vv_MODGEN_27_29\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:g2:a0:s_29\ : bit;
SIGNAL \CNT_HEAD:add_vi_vv_MODGEN_27_28\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:g2:a0:s_28\ : bit;
SIGNAL \CNT_HEAD:add_vi_vv_MODGEN_27_27\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:g2:a0:s_27\ : bit;
SIGNAL \CNT_HEAD:add_vi_vv_MODGEN_27_26\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:g2:a0:s_26\ : bit;
SIGNAL \CNT_HEAD:add_vi_vv_MODGEN_27_25\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:g2:a0:s_25\ : bit;
SIGNAL \CNT_HEAD:add_vi_vv_MODGEN_27_24\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:g2:a0:s_24\ : bit;
SIGNAL \CNT_HEAD:add_vi_vv_MODGEN_27_23\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:g2:a0:s_23\ : bit;
SIGNAL \CNT_HEAD:add_vi_vv_MODGEN_27_22\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:g2:a0:s_22\ : bit;
SIGNAL \CNT_HEAD:add_vi_vv_MODGEN_27_21\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:g2:a0:s_21\ : bit;
SIGNAL \CNT_HEAD:add_vi_vv_MODGEN_27_20\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:g2:a0:s_20\ : bit;
SIGNAL \CNT_HEAD:add_vi_vv_MODGEN_27_19\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:g2:a0:s_19\ : bit;
SIGNAL \CNT_HEAD:add_vi_vv_MODGEN_27_18\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:g2:a0:s_18\ : bit;
SIGNAL \CNT_HEAD:add_vi_vv_MODGEN_27_17\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:g2:a0:s_17\ : bit;
SIGNAL \CNT_HEAD:add_vi_vv_MODGEN_27_16\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:g2:a0:s_16\ : bit;
SIGNAL \CNT_HEAD:add_vi_vv_MODGEN_27_15\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:g2:a0:s_15\ : bit;
SIGNAL \CNT_HEAD:add_vi_vv_MODGEN_27_14\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:g2:a0:s_14\ : bit;
SIGNAL \CNT_HEAD:add_vi_vv_MODGEN_27_13\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:g2:a0:s_13\ : bit;
SIGNAL \CNT_HEAD:add_vi_vv_MODGEN_27_12\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:g2:a0:s_12\ : bit;
SIGNAL \CNT_HEAD:add_vi_vv_MODGEN_27_11\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:g2:a0:s_11\ : bit;
SIGNAL \CNT_HEAD:add_vi_vv_MODGEN_27_10\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:g2:a0:s_10\ : bit;
SIGNAL \CNT_HEAD:add_vi_vv_MODGEN_27_9\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:g2:a0:s_9\ : bit;
SIGNAL \CNT_HEAD:add_vi_vv_MODGEN_27_8\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:g2:a0:s_8\ : bit;
SIGNAL \CNT_HEAD:add_vi_vv_MODGEN_27_7\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:g2:a0:s_7\ : bit;
SIGNAL \CNT_HEAD:add_vi_vv_MODGEN_27_6\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:g2:a0:s_6\ : bit;
SIGNAL \CNT_HEAD:add_vi_vv_MODGEN_27_5\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:g2:a0:s_5\ : bit;
SIGNAL \CNT_HEAD:add_vi_vv_MODGEN_27_4\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:g2:a0:s_4\ : bit;
SIGNAL \CNT_HEAD:add_vi_vv_MODGEN_27_3\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:g2:a0:s_3\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:g2:a0:s_2\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:g2:a0:s_1\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:g2:a0:s_0\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \CNT_HEAD:MODULE_21:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_934 : bit;
SIGNAL cmp_vv_vv_MODGEN_28 : bit;
SIGNAL Net_927_2 : bit;
SIGNAL Net_927_1 : bit;
SIGNAL Net_927_0 : bit;
SIGNAL Net_933 : bit;
SIGNAL head_rest_delay : bit;
SIGNAL Net_939 : bit;
SIGNAL head_reset : bit;
SIGNAL \MODULE_22:g1:a0:newa_2\ : bit;
SIGNAL MODIN28_2 : bit;
SIGNAL \MODULE_22:g1:a0:newa_1\ : bit;
SIGNAL MODIN28_1 : bit;
SIGNAL \MODULE_22:g1:a0:newa_0\ : bit;
SIGNAL MODIN28_0 : bit;
SIGNAL \MODULE_22:g1:a0:newb_2\ : bit;
SIGNAL MODIN29_2 : bit;
SIGNAL \MODULE_22:g1:a0:newb_1\ : bit;
SIGNAL MODIN29_1 : bit;
SIGNAL \MODULE_22:g1:a0:newb_0\ : bit;
SIGNAL MODIN29_0 : bit;
SIGNAL \MODULE_22:g1:a0:dataa_2\ : bit;
SIGNAL \MODULE_22:g1:a0:dataa_1\ : bit;
SIGNAL \MODULE_22:g1:a0:dataa_0\ : bit;
SIGNAL \MODULE_22:g1:a0:datab_2\ : bit;
SIGNAL \MODULE_22:g1:a0:datab_1\ : bit;
SIGNAL \MODULE_22:g1:a0:datab_0\ : bit;
SIGNAL \MODULE_22:g1:a0:gx:u0:a_2\ : bit;
SIGNAL \MODULE_22:g1:a0:gx:u0:a_1\ : bit;
SIGNAL \MODULE_22:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \MODULE_22:g1:a0:gx:u0:b_2\ : bit;
SIGNAL \MODULE_22:g1:a0:gx:u0:b_1\ : bit;
SIGNAL \MODULE_22:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \MODULE_22:g1:a0:gx:u0:xnor_array_2\ : bit;
SIGNAL \MODULE_22:g1:a0:gx:u0:xnor_array_1\ : bit;
SIGNAL \MODULE_22:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \MODULE_22:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \MODULE_22:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \MODULE_22:g1:a0:gx:u0:eq_1\ : bit;
SIGNAL \MODULE_22:g1:a0:gx:u0:eq_2\ : bit;
SIGNAL \MODULE_22:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \MODULE_22:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \MODULE_22:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \MODULE_22:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \MODULE_22:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \MODULE_22:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \MODULE_22:g1:a0:gx:u0:lt_1\ : bit;
SIGNAL \MODULE_22:g1:a0:gx:u0:gt_1\ : bit;
SIGNAL \MODULE_22:g1:a0:gx:u0:lt_2\ : bit;
SIGNAL \MODULE_22:g1:a0:gx:u0:gt_2\ : bit;
SIGNAL \MODULE_22:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \MODULE_22:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \MODULE_22:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \MODULE_22:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \MODULE_22:g1:a0:xeq\ : bit;
SIGNAL \MODULE_22:g1:a0:xneq\ : bit;
SIGNAL \MODULE_22:g1:a0:xlt\ : bit;
SIGNAL \MODULE_22:g1:a0:xlte\ : bit;
SIGNAL \MODULE_22:g1:a0:xgt\ : bit;
SIGNAL \MODULE_22:g1:a0:xgte\ : bit;
SIGNAL \MODULE_22:lt\ : bit;
ATTRIBUTE port_state_att of \MODULE_22:lt\:SIGNAL IS 2;
SIGNAL \MODULE_22:gt\ : bit;
ATTRIBUTE port_state_att of \MODULE_22:gt\:SIGNAL IS 2;
SIGNAL \MODULE_22:gte\ : bit;
ATTRIBUTE port_state_att of \MODULE_22:gte\:SIGNAL IS 2;
SIGNAL \MODULE_22:lte\ : bit;
ATTRIBUTE port_state_att of \MODULE_22:lte\:SIGNAL IS 2;
SIGNAL \MODULE_22:neq\ : bit;
ATTRIBUTE port_state_att of \MODULE_22:neq\:SIGNAL IS 2;
SIGNAL \MODULE_23:g1:a0:newa_2\ : bit;
SIGNAL MODIN30_2 : bit;
SIGNAL \MODULE_23:g1:a0:newa_1\ : bit;
SIGNAL MODIN30_1 : bit;
SIGNAL \MODULE_23:g1:a0:newa_0\ : bit;
SIGNAL MODIN30_0 : bit;
SIGNAL \MODULE_23:g1:a0:newb_2\ : bit;
SIGNAL MODIN31_2 : bit;
SIGNAL \MODULE_23:g1:a0:newb_1\ : bit;
SIGNAL MODIN31_1 : bit;
SIGNAL \MODULE_23:g1:a0:newb_0\ : bit;
SIGNAL MODIN31_0 : bit;
SIGNAL \MODULE_23:g1:a0:dataa_2\ : bit;
SIGNAL \MODULE_23:g1:a0:dataa_1\ : bit;
SIGNAL \MODULE_23:g1:a0:dataa_0\ : bit;
SIGNAL \MODULE_23:g1:a0:datab_2\ : bit;
SIGNAL \MODULE_23:g1:a0:datab_1\ : bit;
SIGNAL \MODULE_23:g1:a0:datab_0\ : bit;
SIGNAL \MODULE_23:g1:a0:gx:u0:a_2\ : bit;
SIGNAL \MODULE_23:g1:a0:gx:u0:a_1\ : bit;
SIGNAL \MODULE_23:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \MODULE_23:g1:a0:gx:u0:b_2\ : bit;
SIGNAL \MODULE_23:g1:a0:gx:u0:b_1\ : bit;
SIGNAL \MODULE_23:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \MODULE_23:g1:a0:gx:u0:xnor_array_2\ : bit;
SIGNAL \MODULE_23:g1:a0:gx:u0:xnor_array_1\ : bit;
SIGNAL \MODULE_23:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \MODULE_23:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \MODULE_23:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \MODULE_23:g1:a0:gx:u0:eq_1\ : bit;
SIGNAL \MODULE_23:g1:a0:gx:u0:eq_2\ : bit;
SIGNAL \MODULE_23:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \MODULE_23:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \MODULE_23:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \MODULE_23:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \MODULE_23:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \MODULE_23:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \MODULE_23:g1:a0:gx:u0:lt_1\ : bit;
SIGNAL \MODULE_23:g1:a0:gx:u0:gt_1\ : bit;
SIGNAL \MODULE_23:g1:a0:gx:u0:lt_2\ : bit;
SIGNAL \MODULE_23:g1:a0:gx:u0:gt_2\ : bit;
SIGNAL \MODULE_23:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \MODULE_23:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \MODULE_23:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \MODULE_23:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \MODULE_23:g1:a0:xeq\ : bit;
SIGNAL \MODULE_23:g1:a0:xneq\ : bit;
SIGNAL \MODULE_23:g1:a0:xlt\ : bit;
SIGNAL \MODULE_23:g1:a0:xlte\ : bit;
SIGNAL \MODULE_23:g1:a0:xgt\ : bit;
SIGNAL \MODULE_23:g1:a0:xgte\ : bit;
SIGNAL \MODULE_23:lt\ : bit;
ATTRIBUTE port_state_att of \MODULE_23:lt\:SIGNAL IS 2;
SIGNAL \MODULE_23:gt\ : bit;
ATTRIBUTE port_state_att of \MODULE_23:gt\:SIGNAL IS 2;
SIGNAL \MODULE_23:gte\ : bit;
ATTRIBUTE port_state_att of \MODULE_23:gte\:SIGNAL IS 2;
SIGNAL \MODULE_23:lte\ : bit;
ATTRIBUTE port_state_att of \MODULE_23:lte\:SIGNAL IS 2;
SIGNAL \MODULE_23:neq\ : bit;
ATTRIBUTE port_state_att of \MODULE_23:neq\:SIGNAL IS 2;
SIGNAL \MODULE_24:g1:a0:newa_2\ : bit;
SIGNAL MODIN32_2 : bit;
SIGNAL \MODULE_24:g1:a0:newa_1\ : bit;
SIGNAL MODIN32_1 : bit;
SIGNAL \MODULE_24:g1:a0:newa_0\ : bit;
SIGNAL MODIN32_0 : bit;
SIGNAL \MODULE_24:g1:a0:newb_2\ : bit;
SIGNAL MODIN33_2 : bit;
SIGNAL \MODULE_24:g1:a0:newb_1\ : bit;
SIGNAL MODIN33_1 : bit;
SIGNAL \MODULE_24:g1:a0:newb_0\ : bit;
SIGNAL MODIN33_0 : bit;
SIGNAL \MODULE_24:g1:a0:dataa_2\ : bit;
SIGNAL \MODULE_24:g1:a0:dataa_1\ : bit;
SIGNAL \MODULE_24:g1:a0:dataa_0\ : bit;
SIGNAL \MODULE_24:g1:a0:datab_2\ : bit;
SIGNAL \MODULE_24:g1:a0:datab_1\ : bit;
SIGNAL \MODULE_24:g1:a0:datab_0\ : bit;
SIGNAL \MODULE_24:g1:a0:gx:u0:a_2\ : bit;
SIGNAL \MODULE_24:g1:a0:gx:u0:a_1\ : bit;
SIGNAL \MODULE_24:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \MODULE_24:g1:a0:gx:u0:b_2\ : bit;
SIGNAL \MODULE_24:g1:a0:gx:u0:b_1\ : bit;
SIGNAL \MODULE_24:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \MODULE_24:g1:a0:gx:u0:xnor_array_2\ : bit;
SIGNAL \MODULE_24:g1:a0:gx:u0:xnor_array_1\ : bit;
SIGNAL \MODULE_24:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \MODULE_24:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \MODULE_24:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \MODULE_24:g1:a0:gx:u0:eq_1\ : bit;
SIGNAL \MODULE_24:g1:a0:gx:u0:eq_2\ : bit;
SIGNAL \MODULE_24:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \MODULE_24:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \MODULE_24:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \MODULE_24:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \MODULE_24:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \MODULE_24:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \MODULE_24:g1:a0:gx:u0:lt_1\ : bit;
SIGNAL \MODULE_24:g1:a0:gx:u0:gt_1\ : bit;
SIGNAL \MODULE_24:g1:a0:gx:u0:lt_2\ : bit;
SIGNAL \MODULE_24:g1:a0:gx:u0:gt_2\ : bit;
SIGNAL \MODULE_24:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \MODULE_24:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \MODULE_24:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \MODULE_24:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \MODULE_24:g1:a0:xeq\ : bit;
SIGNAL \MODULE_24:g1:a0:xneq\ : bit;
SIGNAL \MODULE_24:g1:a0:xlt\ : bit;
SIGNAL \MODULE_24:g1:a0:xlte\ : bit;
SIGNAL \MODULE_24:g1:a0:xgt\ : bit;
SIGNAL \MODULE_24:g1:a0:xgte\ : bit;
SIGNAL \MODULE_24:lt\ : bit;
ATTRIBUTE port_state_att of \MODULE_24:lt\:SIGNAL IS 2;
SIGNAL \MODULE_24:gt\ : bit;
ATTRIBUTE port_state_att of \MODULE_24:gt\:SIGNAL IS 2;
SIGNAL \MODULE_24:gte\ : bit;
ATTRIBUTE port_state_att of \MODULE_24:gte\:SIGNAL IS 2;
SIGNAL \MODULE_24:lte\ : bit;
ATTRIBUTE port_state_att of \MODULE_24:lte\:SIGNAL IS 2;
SIGNAL \MODULE_24:neq\ : bit;
ATTRIBUTE port_state_att of \MODULE_24:neq\:SIGNAL IS 2;
SIGNAL \MODULE_25:g1:a0:newa_4\ : bit;
SIGNAL MODIN34_4 : bit;
SIGNAL \MODULE_25:g1:a0:newa_3\ : bit;
SIGNAL MODIN34_3 : bit;
SIGNAL \MODULE_25:g1:a0:newa_2\ : bit;
SIGNAL MODIN34_2 : bit;
SIGNAL \MODULE_25:g1:a0:newa_1\ : bit;
SIGNAL MODIN34_1 : bit;
SIGNAL \MODULE_25:g1:a0:newa_0\ : bit;
SIGNAL MODIN34_0 : bit;
SIGNAL \MODULE_25:g1:a0:newb_4\ : bit;
SIGNAL MODIN35_4 : bit;
SIGNAL \MODULE_25:g1:a0:newb_3\ : bit;
SIGNAL MODIN35_3 : bit;
SIGNAL \MODULE_25:g1:a0:newb_2\ : bit;
SIGNAL MODIN35_2 : bit;
SIGNAL \MODULE_25:g1:a0:newb_1\ : bit;
SIGNAL MODIN35_1 : bit;
SIGNAL \MODULE_25:g1:a0:newb_0\ : bit;
SIGNAL MODIN35_0 : bit;
SIGNAL \MODULE_25:g1:a0:dataa_4\ : bit;
SIGNAL \MODULE_25:g1:a0:dataa_3\ : bit;
SIGNAL \MODULE_25:g1:a0:dataa_2\ : bit;
SIGNAL \MODULE_25:g1:a0:dataa_1\ : bit;
SIGNAL \MODULE_25:g1:a0:dataa_0\ : bit;
SIGNAL \MODULE_25:g1:a0:datab_4\ : bit;
SIGNAL \MODULE_25:g1:a0:datab_3\ : bit;
SIGNAL \MODULE_25:g1:a0:datab_2\ : bit;
SIGNAL \MODULE_25:g1:a0:datab_1\ : bit;
SIGNAL \MODULE_25:g1:a0:datab_0\ : bit;
SIGNAL \MODULE_25:g1:a0:gx:u0:a_4\ : bit;
SIGNAL \MODULE_25:g1:a0:gx:u0:a_3\ : bit;
SIGNAL \MODULE_25:g1:a0:gx:u0:a_2\ : bit;
SIGNAL \MODULE_25:g1:a0:gx:u0:a_1\ : bit;
SIGNAL \MODULE_25:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \MODULE_25:g1:a0:gx:u0:b_4\ : bit;
SIGNAL \MODULE_25:g1:a0:gx:u0:b_3\ : bit;
SIGNAL \MODULE_25:g1:a0:gx:u0:b_2\ : bit;
SIGNAL \MODULE_25:g1:a0:gx:u0:b_1\ : bit;
SIGNAL \MODULE_25:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \MODULE_25:g1:a0:gx:u0:xnor_array_4\ : bit;
SIGNAL \MODULE_25:g1:a0:gx:u0:xnor_array_3\ : bit;
SIGNAL \MODULE_25:g1:a0:gx:u0:xnor_array_2\ : bit;
SIGNAL \MODULE_25:g1:a0:gx:u0:xnor_array_1\ : bit;
SIGNAL \MODULE_25:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \MODULE_25:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \MODULE_25:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \MODULE_25:g1:a0:gx:u0:eq_1\ : bit;
SIGNAL \MODULE_25:g1:a0:gx:u0:eq_2\ : bit;
SIGNAL \MODULE_25:g1:a0:gx:u0:eq_3\ : bit;
SIGNAL \MODULE_25:g1:a0:gx:u0:eq_4\ : bit;
SIGNAL \MODULE_25:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \MODULE_25:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \MODULE_25:g1:a0:gx:u0:albi_2\ : bit;
SIGNAL \MODULE_25:g1:a0:gx:u0:agbi_2\ : bit;
SIGNAL \MODULE_25:g1:a0:gx:u0:lt_3\ : bit;
SIGNAL \MODULE_25:g1:a0:gx:u0:gt_3\ : bit;
SIGNAL \MODULE_25:g1:a0:gx:u0:lt_4\ : bit;
SIGNAL \MODULE_25:g1:a0:gx:u0:gt_4\ : bit;
SIGNAL \MODULE_25:g1:a0:gx:u0:lti_1\ : bit;
SIGNAL \MODULE_25:g1:a0:gx:u0:gti_1\ : bit;
SIGNAL \MODULE_25:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \MODULE_25:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \MODULE_25:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \MODULE_25:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \MODULE_25:g1:a0:gx:u0:lt_1\ : bit;
SIGNAL \MODULE_25:g1:a0:gx:u0:gt_1\ : bit;
SIGNAL \MODULE_25:g1:a0:gx:u0:lt_2\ : bit;
SIGNAL \MODULE_25:g1:a0:gx:u0:gt_2\ : bit;
SIGNAL \MODULE_25:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \MODULE_25:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \MODULE_25:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \MODULE_25:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \MODULE_25:g1:a0:xeq\ : bit;
SIGNAL \MODULE_25:g1:a0:xneq\ : bit;
SIGNAL \MODULE_25:g1:a0:xlt\ : bit;
SIGNAL \MODULE_25:g1:a0:xlte\ : bit;
SIGNAL \MODULE_25:g1:a0:xgt\ : bit;
SIGNAL \MODULE_25:g1:a0:xgte\ : bit;
SIGNAL \MODULE_25:lt\ : bit;
ATTRIBUTE port_state_att of \MODULE_25:lt\:SIGNAL IS 2;
SIGNAL \MODULE_25:gt\ : bit;
ATTRIBUTE port_state_att of \MODULE_25:gt\:SIGNAL IS 2;
SIGNAL \MODULE_25:gte\ : bit;
ATTRIBUTE port_state_att of \MODULE_25:gte\:SIGNAL IS 2;
SIGNAL \MODULE_25:lte\ : bit;
ATTRIBUTE port_state_att of \MODULE_25:lte\:SIGNAL IS 2;
SIGNAL \MODULE_25:neq\ : bit;
ATTRIBUTE port_state_att of \MODULE_25:neq\:SIGNAL IS 2;
SIGNAL \MODULE_26:g1:a0:newa_3\ : bit;
SIGNAL MODIN36_3 : bit;
SIGNAL \MODULE_26:g1:a0:newa_2\ : bit;
SIGNAL MODIN36_2 : bit;
SIGNAL \MODULE_26:g1:a0:newa_1\ : bit;
SIGNAL MODIN36_1 : bit;
SIGNAL \MODULE_26:g1:a0:newa_0\ : bit;
SIGNAL MODIN36_0 : bit;
SIGNAL \MODULE_26:g1:a0:newb_3\ : bit;
SIGNAL MODIN37_3 : bit;
SIGNAL \MODULE_26:g1:a0:newb_2\ : bit;
SIGNAL MODIN37_2 : bit;
SIGNAL \MODULE_26:g1:a0:newb_1\ : bit;
SIGNAL MODIN37_1 : bit;
SIGNAL \MODULE_26:g1:a0:newb_0\ : bit;
SIGNAL MODIN37_0 : bit;
SIGNAL \MODULE_26:g1:a0:dataa_3\ : bit;
SIGNAL \MODULE_26:g1:a0:dataa_2\ : bit;
SIGNAL \MODULE_26:g1:a0:dataa_1\ : bit;
SIGNAL \MODULE_26:g1:a0:dataa_0\ : bit;
SIGNAL \MODULE_26:g1:a0:datab_3\ : bit;
SIGNAL \MODULE_26:g1:a0:datab_2\ : bit;
SIGNAL \MODULE_26:g1:a0:datab_1\ : bit;
SIGNAL \MODULE_26:g1:a0:datab_0\ : bit;
SIGNAL \MODULE_26:g1:a0:gx:u0:a_3\ : bit;
SIGNAL \MODULE_26:g1:a0:gx:u0:a_2\ : bit;
SIGNAL \MODULE_26:g1:a0:gx:u0:a_1\ : bit;
SIGNAL \MODULE_26:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \MODULE_26:g1:a0:gx:u0:b_3\ : bit;
SIGNAL \MODULE_26:g1:a0:gx:u0:b_2\ : bit;
SIGNAL \MODULE_26:g1:a0:gx:u0:b_1\ : bit;
SIGNAL \MODULE_26:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \MODULE_26:g1:a0:gx:u0:xnor_array_3\ : bit;
SIGNAL \MODULE_26:g1:a0:gx:u0:xnor_array_2\ : bit;
SIGNAL \MODULE_26:g1:a0:gx:u0:xnor_array_1\ : bit;
SIGNAL \MODULE_26:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \MODULE_26:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \MODULE_26:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \MODULE_26:g1:a0:gx:u0:eq_1\ : bit;
SIGNAL \MODULE_26:g1:a0:gx:u0:eq_2\ : bit;
SIGNAL \MODULE_26:g1:a0:gx:u0:eq_3\ : bit;
SIGNAL \MODULE_26:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \MODULE_26:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \MODULE_26:g1:a0:gx:u0:albi_2\ : bit;
SIGNAL \MODULE_26:g1:a0:gx:u0:agbi_2\ : bit;
SIGNAL \MODULE_26:g1:a0:gx:u0:lt_3\ : bit;
SIGNAL \MODULE_26:g1:a0:gx:u0:gt_3\ : bit;
SIGNAL \MODULE_26:g1:a0:gx:u0:lti_1\ : bit;
SIGNAL \MODULE_26:g1:a0:gx:u0:gti_1\ : bit;
SIGNAL \MODULE_26:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \MODULE_26:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \MODULE_26:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \MODULE_26:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \MODULE_26:g1:a0:gx:u0:lt_1\ : bit;
SIGNAL \MODULE_26:g1:a0:gx:u0:gt_1\ : bit;
SIGNAL \MODULE_26:g1:a0:gx:u0:lt_2\ : bit;
SIGNAL \MODULE_26:g1:a0:gx:u0:gt_2\ : bit;
SIGNAL \MODULE_26:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \MODULE_26:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \MODULE_26:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \MODULE_26:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \MODULE_26:g1:a0:xeq\ : bit;
SIGNAL \MODULE_26:g1:a0:xneq\ : bit;
SIGNAL \MODULE_26:g1:a0:xlt\ : bit;
SIGNAL \MODULE_26:g1:a0:xlte\ : bit;
SIGNAL \MODULE_26:g1:a0:xgt\ : bit;
SIGNAL \MODULE_26:g1:a0:xgte\ : bit;
SIGNAL \MODULE_26:lt\ : bit;
ATTRIBUTE port_state_att of \MODULE_26:lt\:SIGNAL IS 2;
SIGNAL \MODULE_26:gt\ : bit;
ATTRIBUTE port_state_att of \MODULE_26:gt\:SIGNAL IS 2;
SIGNAL \MODULE_26:gte\ : bit;
ATTRIBUTE port_state_att of \MODULE_26:gte\:SIGNAL IS 2;
SIGNAL \MODULE_26:lte\ : bit;
ATTRIBUTE port_state_att of \MODULE_26:lte\:SIGNAL IS 2;
SIGNAL \MODULE_26:neq\ : bit;
ATTRIBUTE port_state_att of \MODULE_26:neq\:SIGNAL IS 2;
SIGNAL \MODULE_27:g1:a0:newa_3\ : bit;
SIGNAL MODIN38_7 : bit;
SIGNAL \MODULE_27:g1:a0:newa_2\ : bit;
SIGNAL MODIN38_6 : bit;
SIGNAL \MODULE_27:g1:a0:newa_1\ : bit;
SIGNAL MODIN38_5 : bit;
SIGNAL \MODULE_27:g1:a0:newa_0\ : bit;
SIGNAL MODIN38_4 : bit;
SIGNAL \MODULE_27:g1:a0:newb_3\ : bit;
SIGNAL MODIN39_3 : bit;
SIGNAL \MODULE_27:g1:a0:newb_2\ : bit;
SIGNAL MODIN39_2 : bit;
SIGNAL \MODULE_27:g1:a0:newb_1\ : bit;
SIGNAL MODIN39_1 : bit;
SIGNAL \MODULE_27:g1:a0:newb_0\ : bit;
SIGNAL MODIN39_0 : bit;
SIGNAL \MODULE_27:g1:a0:dataa_3\ : bit;
SIGNAL \MODULE_27:g1:a0:dataa_2\ : bit;
SIGNAL \MODULE_27:g1:a0:dataa_1\ : bit;
SIGNAL \MODULE_27:g1:a0:dataa_0\ : bit;
SIGNAL \MODULE_27:g1:a0:datab_3\ : bit;
SIGNAL \MODULE_27:g1:a0:datab_2\ : bit;
SIGNAL \MODULE_27:g1:a0:datab_1\ : bit;
SIGNAL \MODULE_27:g1:a0:datab_0\ : bit;
SIGNAL \MODULE_27:g1:a0:gx:u0:a_3\ : bit;
SIGNAL \MODULE_27:g1:a0:gx:u0:a_2\ : bit;
SIGNAL \MODULE_27:g1:a0:gx:u0:a_1\ : bit;
SIGNAL \MODULE_27:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \MODULE_27:g1:a0:gx:u0:b_3\ : bit;
SIGNAL \MODULE_27:g1:a0:gx:u0:b_2\ : bit;
SIGNAL \MODULE_27:g1:a0:gx:u0:b_1\ : bit;
SIGNAL \MODULE_27:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \MODULE_27:g1:a0:gx:u0:xnor_array_3\ : bit;
SIGNAL \MODULE_27:g1:a0:gx:u0:xnor_array_2\ : bit;
SIGNAL \MODULE_27:g1:a0:gx:u0:xnor_array_1\ : bit;
SIGNAL \MODULE_27:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \MODULE_27:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \MODULE_27:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \MODULE_27:g1:a0:gx:u0:eq_1\ : bit;
SIGNAL \MODULE_27:g1:a0:gx:u0:eq_2\ : bit;
SIGNAL \MODULE_27:g1:a0:gx:u0:eq_3\ : bit;
SIGNAL \MODULE_27:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \MODULE_27:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \MODULE_27:g1:a0:gx:u0:albi_2\ : bit;
SIGNAL \MODULE_27:g1:a0:gx:u0:agbi_2\ : bit;
SIGNAL \MODULE_27:g1:a0:gx:u0:lt_3\ : bit;
SIGNAL \MODULE_27:g1:a0:gx:u0:gt_3\ : bit;
SIGNAL \MODULE_27:g1:a0:gx:u0:lti_1\ : bit;
SIGNAL \MODULE_27:g1:a0:gx:u0:gti_1\ : bit;
SIGNAL \MODULE_27:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \MODULE_27:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \MODULE_27:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \MODULE_27:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \MODULE_27:g1:a0:gx:u0:lt_1\ : bit;
SIGNAL \MODULE_27:g1:a0:gx:u0:gt_1\ : bit;
SIGNAL \MODULE_27:g1:a0:gx:u0:lt_2\ : bit;
SIGNAL \MODULE_27:g1:a0:gx:u0:gt_2\ : bit;
SIGNAL \MODULE_27:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \MODULE_27:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \MODULE_27:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \MODULE_27:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \MODULE_27:g1:a0:xeq\ : bit;
SIGNAL \MODULE_27:g1:a0:xneq\ : bit;
SIGNAL \MODULE_27:g1:a0:xlt\ : bit;
SIGNAL \MODULE_27:g1:a0:xlte\ : bit;
SIGNAL \MODULE_27:g1:a0:xgt\ : bit;
SIGNAL \MODULE_27:g1:a0:xgte\ : bit;
SIGNAL \MODULE_27:lt\ : bit;
ATTRIBUTE port_state_att of \MODULE_27:lt\:SIGNAL IS 2;
SIGNAL \MODULE_27:gt\ : bit;
ATTRIBUTE port_state_att of \MODULE_27:gt\:SIGNAL IS 2;
SIGNAL \MODULE_27:gte\ : bit;
ATTRIBUTE port_state_att of \MODULE_27:gte\:SIGNAL IS 2;
SIGNAL \MODULE_27:lte\ : bit;
ATTRIBUTE port_state_att of \MODULE_27:lte\:SIGNAL IS 2;
SIGNAL \MODULE_27:neq\ : bit;
ATTRIBUTE port_state_att of \MODULE_27:neq\:SIGNAL IS 2;
SIGNAL \MODULE_28:g1:a0:newa_2\ : bit;
SIGNAL MODIN40_2 : bit;
SIGNAL \MODULE_28:g1:a0:newa_1\ : bit;
SIGNAL MODIN40_1 : bit;
SIGNAL \MODULE_28:g1:a0:newa_0\ : bit;
SIGNAL MODIN40_0 : bit;
SIGNAL \MODULE_28:g1:a0:newb_2\ : bit;
SIGNAL MODIN41_2 : bit;
SIGNAL \MODULE_28:g1:a0:newb_1\ : bit;
SIGNAL MODIN41_1 : bit;
SIGNAL \MODULE_28:g1:a0:newb_0\ : bit;
SIGNAL MODIN41_0 : bit;
SIGNAL \MODULE_28:g1:a0:dataa_2\ : bit;
SIGNAL \MODULE_28:g1:a0:dataa_1\ : bit;
SIGNAL \MODULE_28:g1:a0:dataa_0\ : bit;
SIGNAL \MODULE_28:g1:a0:datab_2\ : bit;
SIGNAL \MODULE_28:g1:a0:datab_1\ : bit;
SIGNAL \MODULE_28:g1:a0:datab_0\ : bit;
SIGNAL \MODULE_28:g1:a0:gx:u0:a_2\ : bit;
SIGNAL \MODULE_28:g1:a0:gx:u0:a_1\ : bit;
SIGNAL \MODULE_28:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \MODULE_28:g1:a0:gx:u0:b_2\ : bit;
SIGNAL \MODULE_28:g1:a0:gx:u0:b_1\ : bit;
SIGNAL \MODULE_28:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \MODULE_28:g1:a0:gx:u0:xnor_array_2\ : bit;
SIGNAL \MODULE_28:g1:a0:gx:u0:xnor_array_1\ : bit;
SIGNAL \MODULE_28:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \MODULE_28:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \MODULE_28:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \MODULE_28:g1:a0:gx:u0:eq_1\ : bit;
SIGNAL \MODULE_28:g1:a0:gx:u0:eq_2\ : bit;
SIGNAL \MODULE_28:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \MODULE_28:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \MODULE_28:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \MODULE_28:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \MODULE_28:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \MODULE_28:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \MODULE_28:g1:a0:gx:u0:lt_1\ : bit;
SIGNAL \MODULE_28:g1:a0:gx:u0:gt_1\ : bit;
SIGNAL \MODULE_28:g1:a0:gx:u0:lt_2\ : bit;
SIGNAL \MODULE_28:g1:a0:gx:u0:gt_2\ : bit;
SIGNAL \MODULE_28:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \MODULE_28:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \MODULE_28:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \MODULE_28:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \MODULE_28:g1:a0:xeq\ : bit;
SIGNAL \MODULE_28:g1:a0:xneq\ : bit;
SIGNAL \MODULE_28:g1:a0:xlt\ : bit;
SIGNAL \MODULE_28:g1:a0:xlte\ : bit;
SIGNAL \MODULE_28:g1:a0:xgt\ : bit;
SIGNAL \MODULE_28:g1:a0:xgte\ : bit;
SIGNAL \MODULE_28:lt\ : bit;
ATTRIBUTE port_state_att of \MODULE_28:lt\:SIGNAL IS 2;
SIGNAL \MODULE_28:gt\ : bit;
ATTRIBUTE port_state_att of \MODULE_28:gt\:SIGNAL IS 2;
SIGNAL \MODULE_28:gte\ : bit;
ATTRIBUTE port_state_att of \MODULE_28:gte\:SIGNAL IS 2;
SIGNAL \MODULE_28:lte\ : bit;
ATTRIBUTE port_state_att of \MODULE_28:lte\:SIGNAL IS 2;
SIGNAL \MODULE_28:neq\ : bit;
ATTRIBUTE port_state_att of \MODULE_28:neq\:SIGNAL IS 2;
SIGNAL Net_34_3D : bit;
SIGNAL Net_34_2D : bit;
SIGNAL Net_34_1D : bit;
SIGNAL Net_34_0D : bit;
SIGNAL Net_77_2D : bit;
SIGNAL Net_77_1D : bit;
SIGNAL Net_77_0D : bit;
SIGNAL cy_srff_1D : bit;
SIGNAL cydff_4D : bit;
SIGNAL cydff_3D : bit;
SIGNAL cydff_2D : bit;
SIGNAL cydff_1D : bit;
SIGNAL Net_209_1D : bit;
SIGNAL Net_209_0D : bit;
SIGNAL cy_srff_2D : bit;
SIGNAL Net_280_2D : bit;
SIGNAL Net_280_1D : bit;
SIGNAL Net_280_0D : bit;
SIGNAL cydff_5D : bit;
SIGNAL cydff_6D : bit;
SIGNAL cydff_7D : bit;
SIGNAL cydff_8D : bit;
SIGNAL cydff_9D : bit;
SIGNAL cy_srff_3D : bit;
SIGNAL Net_420_2D : bit;
SIGNAL Net_420_1D : bit;
SIGNAL Net_420_0D : bit;
SIGNAL cy_srff_4D : bit;
SIGNAL Net_485_4D : bit;
SIGNAL Net_485_3D : bit;
SIGNAL Net_485_2D : bit;
SIGNAL Net_485_1D : bit;
SIGNAL Net_485_0D : bit;
SIGNAL \UART:BUART:reset_reg\\D\ : bit;
SIGNAL \UART:BUART:txn\\D\ : bit;
SIGNAL \UART:BUART:tx_state_1\\D\ : bit;
SIGNAL \UART:BUART:tx_state_0\\D\ : bit;
SIGNAL \UART:BUART:tx_state_2\\D\ : bit;
SIGNAL Net_539D : bit;
SIGNAL \UART:BUART:tx_bitclk\\D\ : bit;
SIGNAL \UART:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \UART:BUART:tx_mark\\D\ : bit;
SIGNAL \UART:BUART:tx_parity_bit\\D\ : bit;
SIGNAL \UART:BUART:rx_state_1\\D\ : bit;
SIGNAL \UART:BUART:rx_state_0\\D\ : bit;
SIGNAL \UART:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \UART:BUART:rx_state_3\\D\ : bit;
SIGNAL \UART:BUART:rx_state_2\\D\ : bit;
SIGNAL \UART:BUART:rx_bitclk\\D\ : bit;
SIGNAL \UART:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \UART:BUART:pollcount_1\\D\ : bit;
SIGNAL \UART:BUART:pollcount_0\\D\ : bit;
SIGNAL \UART:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \UART:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \UART:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \UART:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \UART:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \UART:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \UART:BUART:rx_break_status\\D\ : bit;
SIGNAL \UART:BUART:rx_address_detected\\D\ : bit;
SIGNAL \UART:BUART:rx_last\\D\ : bit;
SIGNAL \UART:BUART:rx_parity_bit\\D\ : bit;
SIGNAL \PWM_LED:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \PWM_LED:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \PWM_LED:PWMUDB:trig_last\\D\ : bit;
SIGNAL \PWM_LED:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \PWM_LED:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \PWM_LED:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \PWM_LED:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \PWM_LED:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \PWM_LED:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \PWM_LED:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \PWM_LED:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \PWM_LED:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \PWM_LED:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \PWM_LED:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \PWM_LED:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \PWM_LED:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL cy_srff_5D : bit;
SIGNAL cydff_29D : bit;
SIGNAL cydff_28D : bit;
SIGNAL cydff_27D : bit;
SIGNAL cydff_26D : bit;
SIGNAL cydff_25D : bit;
SIGNAL cydff_24D : bit;
SIGNAL cydff_23D : bit;
SIGNAL cydff_22D : bit;
SIGNAL cydff_21D : bit;
SIGNAL cydff_20D : bit;
SIGNAL cydff_19D : bit;
SIGNAL cydff_18D : bit;
SIGNAL cydff_17D : bit;
SIGNAL cydff_16D : bit;
SIGNAL cydff_15D : bit;
SIGNAL cydff_14D : bit;
SIGNAL cydff_13D : bit;
SIGNAL cydff_12D : bit;
SIGNAL cydff_11D : bit;
SIGNAL cydff_10D : bit;
SIGNAL cydff_30D : bit;
SIGNAL cydff_31D : bit;
SIGNAL cydff_32D : bit;
SIGNAL cydff_33D : bit;
SIGNAL rx_slot_cnt_3D : bit;
SIGNAL rx_slot_cnt_2D : bit;
SIGNAL rx_slot_cnt_1D : bit;
SIGNAL rx_slot_cnt_0D : bit;
SIGNAL Net_923_2D : bit;
SIGNAL Net_923_1D : bit;
SIGNAL Net_923_0D : bit;
BEGIN

Net_34_3D <= ((not Net_34_3 and Net_34_2 and Net_34_1 and Net_34_0)
	OR (not Net_34_0 and Net_34_3)
	OR (not Net_34_1 and Net_34_3)
	OR (not Net_34_2 and Net_34_3));

Net_34_2D <= ((not Net_34_2 and Net_34_3 and Net_34_1 and Net_34_0)
	OR (not Net_34_0 and Net_34_2)
	OR (not Net_34_1 and Net_34_2));

Net_34_1D <= ((not Net_34_0 and Net_34_1)
	OR (not Net_34_1 and Net_34_0));

Net_34_0D <= (not Net_34_0);

\CNT_SLOTS:MODULE_2:g1:a0:gx:u0:lt_2\ <= ((not Net_34_2 and not Net_34_0)
	OR (not Net_34_2 and not Net_34_1));

Net_28 <=  ('1') ;

Net_31_3 <=  ('0') ;

pay_current_bit <= ((not Net_77_2 and not Net_77_1 and not Net_77_0 and Net_64)
	OR (not Net_77_1 and not Net_77_0 and Net_59 and Net_77_2)
	OR (not Net_77_2 and not Net_77_0 and Net_62 and Net_77_1)
	OR (not Net_77_0 and Net_57 and Net_77_2 and Net_77_1)
	OR (not Net_77_2 and not Net_77_1 and Net_63 and Net_77_0)
	OR (not Net_77_1 and Net_58 and Net_77_2 and Net_77_0)
	OR (not Net_77_2 and Net_61 and Net_77_1 and Net_77_0)
	OR (Net_60 and Net_77_2 and Net_77_1 and Net_77_0));

Net_77_2D <= ((not Net_77_2 and Net_77_1 and Net_77_0 and pay_en)
	OR (not Net_77_0 and Net_77_2)
	OR (not Net_77_1 and Net_77_2));

Net_77_1D <= ((not Net_77_1 and Net_77_0 and pay_en)
	OR (not Net_77_2 and not pay_en and Net_77_1)
	OR (not Net_77_0 and Net_77_1));

Net_77_0D <= ((not Net_77_1 and not pay_en and Net_77_0)
	OR (not Net_77_2 and not pay_en and Net_77_0)
	OR (not Net_77_0 and pay_en));

pay_en <= ((not Net_34_3 and not Net_34_2 and not Net_34_1 and not Net_34_0 and not ham_full));

pay_shift_hi <= ((pay_en and clk_shift));

pay_shift_lo <= ((not clk_shift and pay_en and pay_en_lo));

cy_srff_1D <= ((not Net_34_0 and pay_en and clk_shift)
	OR (Net_34_1 and pay_en and clk_shift)
	OR (Net_34_2 and pay_en and clk_shift)
	OR (Net_34_3 and pay_en and clk_shift)
	OR (not Net_34_0 and pay_en_lo)
	OR (Net_34_1 and pay_en_lo)
	OR (Net_34_2 and pay_en_lo)
	OR (Net_34_3 and pay_en_lo));

Net_174 <= (Net_142
	OR Net_146);

Net_209_1D <= ((not Net_209_1 and pay_en and Net_209_0)
	OR (not Net_209_0 and Net_209_1)
	OR (not pay_en and Net_209_1));

Net_209_0D <= ((not Net_209_0 and pay_en)
	OR (not pay_en and Net_209_0));

dma_ham2ser_trig <= ((not Net_34_3 and not Net_34_2 and not Net_34_1 and not Net_280_2 and not Net_280_1 and not Net_280_0 and Net_34_0 and ham_full));

cy_srff_2D <= ((not Net_209_1 and not Net_209_0 and not ham_full_res)
	OR (not ham_full_res and ham_full));

ser_current_bit <= ((not Net_280_2 and not Net_280_1 and not Net_280_0 and Net_262)
	OR (not Net_280_1 and not Net_280_0 and Net_257 and Net_280_2)
	OR (not Net_280_2 and not Net_280_0 and Net_260 and Net_280_1)
	OR (not Net_280_0 and Net_255 and Net_280_2 and Net_280_1)
	OR (not Net_280_2 and not Net_280_1 and Net_261 and Net_280_0)
	OR (not Net_280_1 and Net_256 and Net_280_2 and Net_280_0)
	OR (not Net_280_2 and Net_259 and Net_280_1 and Net_280_0)
	OR (Net_258 and Net_280_2 and Net_280_1 and Net_280_0));

Net_280_2D <= ((not Net_280_2 and Net_280_1 and Net_280_0 and ser_en)
	OR (not ser_en and Net_280_2 and Net_280_0)
	OR (not Net_280_1 and Net_280_2));

Net_280_1D <= ((not Net_280_1 and Net_280_0 and ser_en)
	OR (not Net_280_2 and not Net_280_0 and Net_280_1)
	OR (not ser_en and Net_280_1 and Net_280_0));

Net_280_0D <= ((not ser_en and Net_280_0)
	OR (not Net_280_1 and not Net_280_0 and ser_en)
	OR (not Net_280_2 and not Net_280_0 and ser_en));

ser_en <= ((not Net_34_3 and not Net_34_2 and not Net_34_0 and not ham_full and Net_34_1));

ser_shift_hi <= ((clk_shift and ser_en));

ser_shift_lo <= ((not clk_shift and ser_en and ser_en_lo));

cy_srff_3D <= ((Net_34_0 and clk_shift and ser_en)
	OR (not Net_34_1 and clk_shift and ser_en)
	OR (Net_34_2 and clk_shift and ser_en)
	OR (Net_34_3 and clk_shift and ser_en)
	OR (Net_34_0 and ser_en_lo)
	OR (not Net_34_1 and ser_en_lo)
	OR (Net_34_2 and ser_en_lo)
	OR (Net_34_3 and ser_en_lo));

symb_ready <= ((not Net_420_2 and not Net_420_1 and not Net_420_0));

Net_420_2D <= ((not Net_420_2 and not Net_386 and ser_en and Net_420_1 and Net_420_0)
	OR (not Net_386 and not Net_420_0 and Net_420_2)
	OR (not Net_386 and not Net_420_1 and Net_420_2)
	OR (not ser_en and not Net_386 and Net_420_2));

Net_420_1D <= ((not Net_386 and not Net_420_1 and ser_en and Net_420_0)
	OR (not Net_386 and not Net_420_0 and Net_420_1)
	OR (not ser_en and not Net_386 and Net_420_1));

Net_420_0D <= ((not Net_386 and not Net_420_0 and ser_en)
	OR (not ser_en and not Net_386 and Net_420_0));

Net_386 <= ((not Net_404_2 and not Net_404_1 and not Net_404_0 and not Net_420_2 and not Net_420_1 and not Net_420_0)
	OR (not Net_404_1 and not Net_404_0 and not Net_420_1 and not Net_420_0 and Net_404_2 and Net_420_2)
	OR (not Net_404_2 and not Net_404_0 and not Net_420_2 and not Net_420_0 and Net_404_1 and Net_420_1)
	OR (not Net_404_0 and not Net_420_0 and Net_404_2 and Net_404_1 and Net_420_2 and Net_420_1)
	OR (not Net_404_2 and not Net_404_1 and not Net_420_2 and not Net_420_1 and Net_404_0 and Net_420_0)
	OR (not Net_404_1 and not Net_420_1 and Net_404_2 and Net_404_0 and Net_420_2 and Net_420_0)
	OR (not Net_404_2 and not Net_420_2 and Net_404_1 and Net_404_0 and Net_420_1 and Net_420_0)
	OR (Net_404_2 and Net_404_1 and Net_404_0 and Net_420_2 and Net_420_1 and Net_420_0));

Net_447 <= ((not Net_77_2 and not Net_77_1 and not Net_77_0));

cy_srff_4D <= ((not symb_inj_done and not Net_485_4 and not Net_485_3 and not Net_485_2 and not Net_485_1 and not Net_485_0)
	OR (not symb_inj_done and cy_srff_4));

Net_485_4D <= ((not Net_485_4 and not Net_474 and ser_en and Net_485_3 and Net_485_2 and Net_485_1 and Net_485_0)
	OR (not Net_474 and not Net_485_0 and Net_485_4)
	OR (not Net_474 and not Net_485_1 and Net_485_4)
	OR (not Net_474 and not Net_485_2 and Net_485_4)
	OR (not Net_474 and not Net_485_3 and Net_485_4)
	OR (not ser_en and not Net_474 and Net_485_4));

Net_485_3D <= ((not Net_474 and not Net_485_3 and ser_en and Net_485_2 and Net_485_1 and Net_485_0)
	OR (not Net_474 and not Net_485_0 and Net_485_3)
	OR (not Net_474 and not Net_485_1 and Net_485_3)
	OR (not Net_474 and not Net_485_2 and Net_485_3)
	OR (not ser_en and not Net_474 and Net_485_3));

Net_485_2D <= ((not Net_474 and not Net_485_2 and ser_en and Net_485_1 and Net_485_0)
	OR (not Net_474 and not Net_485_0 and Net_485_2)
	OR (not Net_474 and not Net_485_1 and Net_485_2)
	OR (not ser_en and not Net_474 and Net_485_2));

Net_485_1D <= ((not Net_474 and not Net_485_1 and ser_en and Net_485_0)
	OR (not Net_474 and not Net_485_0 and Net_485_1)
	OR (not ser_en and not Net_474 and Net_485_1));

Net_485_0D <= ((not Net_474 and not Net_485_0 and ser_en)
	OR (not ser_en and not Net_474 and Net_485_0));

Net_474 <= ((not Net_485_3 and not Net_485_2 and Net_485_4 and Net_485_1 and Net_485_0));

\CNT_INJ:MODULE_12:g1:a0:gx:u0:lt_2\ <= ((not Net_485_2 and not Net_485_0)
	OR (not Net_485_2 and not Net_485_1));

Net_537 <= (not \UART:BUART:txn\);

\UART:BUART:counter_load_not\ <= ((not \UART:BUART:tx_bitclk_enable_pre\ and \UART:BUART:tx_state_2\)
	OR \UART:BUART:tx_state_0\
	OR \UART:BUART:tx_state_1\);

\UART:BUART:tx_status_0\ <= ((not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_state_0\ and \UART:BUART:tx_bitclk_enable_pre\ and \UART:BUART:tx_fifo_empty\ and \UART:BUART:tx_state_2\));

\UART:BUART:tx_status_2\ <= (not \UART:BUART:tx_fifo_notfull\);

Net_539D <= ((not \UART:BUART:reset_reg\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:tx_state_0\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:tx_state_1\));

\UART:BUART:tx_bitclk\\D\ <= ((not \UART:BUART:tx_state_2\ and \UART:BUART:tx_bitclk_enable_pre\)
	OR (\UART:BUART:tx_state_0\ and \UART:BUART:tx_bitclk_enable_pre\)
	OR (\UART:BUART:tx_state_1\ and \UART:BUART:tx_bitclk_enable_pre\));

\UART:BUART:tx_mark\\D\ <= ((not \UART:BUART:reset_reg\ and \UART:BUART:tx_mark\));

\UART:BUART:tx_state_2\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_2\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_counter_dp\ and \UART:BUART:tx_bitclk\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_2\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_state_0\ and \UART:BUART:tx_bitclk\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and \UART:BUART:tx_state_0\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_0\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_bitclk_enable_pre\ and \UART:BUART:tx_state_2\));

\UART:BUART:tx_state_1\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_state_2\ and \UART:BUART:tx_state_0\ and \UART:BUART:tx_bitclk\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_2\ and not \UART:BUART:tx_bitclk\ and \UART:BUART:tx_state_1\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_bitclk_enable_pre\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_0\ and not \UART:BUART:tx_counter_dp\ and \UART:BUART:tx_state_1\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_0\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_state_2\));

\UART:BUART:tx_state_0\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_fifo_empty\ and \UART:BUART:tx_bitclk_enable_pre\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_state_0\ and not \UART:BUART:tx_fifo_empty\ and not \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_bitclk_enable_pre\ and \UART:BUART:tx_state_0\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_2\ and not \UART:BUART:tx_bitclk\ and \UART:BUART:tx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_fifo_empty\ and \UART:BUART:tx_state_0\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and \UART:BUART:tx_state_0\ and \UART:BUART:tx_state_2\));

\UART:BUART:txn\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_0\ and not \UART:BUART:tx_shift_out\ and not \UART:BUART:tx_state_2\ and not \UART:BUART:tx_counter_dp\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_bitclk\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_state_2\ and not \UART:BUART:tx_bitclk\ and \UART:BUART:tx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_shift_out\ and not \UART:BUART:tx_state_2\ and \UART:BUART:tx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_bitclk\ and \UART:BUART:txn\ and \UART:BUART:tx_state_1\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:txn\ and \UART:BUART:tx_state_2\));

\UART:BUART:tx_parity_bit\\D\ <= ((not \UART:BUART:tx_state_0\ and \UART:BUART:txn\ and \UART:BUART:tx_parity_bit\)
	OR (not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_state_0\ and \UART:BUART:tx_parity_bit\)
	OR \UART:BUART:tx_parity_bit\);

\UART:BUART:rx_counter_load\ <= ((not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_0\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:rx_state_2\));

\UART:BUART:rx_bitclk_pre\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

\UART:BUART:rx_state_stop1_reg\\D\ <= (not \UART:BUART:rx_state_2\
	OR not \UART:BUART:rx_state_3\
	OR \UART:BUART:rx_state_0\
	OR \UART:BUART:rx_state_1\);

\UART:BUART:pollcount_1\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:pollcount_1\ and Net_542 and \UART:BUART:pollcount_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:pollcount_0\ and \UART:BUART:pollcount_1\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not Net_542 and \UART:BUART:pollcount_1\));

\UART:BUART:pollcount_0\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:pollcount_0\ and Net_542)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not Net_542 and \UART:BUART:pollcount_0\));

\UART:BUART:rx_postpoll\ <= ((Net_542 and \UART:BUART:pollcount_0\)
	OR \UART:BUART:pollcount_1\);

\UART:BUART:rx_status_4\ <= ((\UART:BUART:rx_load_fifo\ and \UART:BUART:rx_fifofull\));

\UART:BUART:rx_status_5\ <= ((\UART:BUART:rx_fifonotempty\ and \UART:BUART:rx_state_stop1_reg\));

\UART:BUART:rx_stop_bit_error\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_0\ and not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_3\ and \UART:BUART:rx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_0\ and not \UART:BUART:pollcount_1\ and not Net_542 and \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_3\ and \UART:BUART:rx_state_2\));

\UART:BUART:rx_load_fifo\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_0\ and not \UART:BUART:rx_state_2\ and \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_3\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:rx_state_2\ and not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\ and \UART:BUART:rx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:rx_state_2\ and not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\ and \UART:BUART:rx_state_0\));

\UART:BUART:rx_state_3\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_2\ and not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\ and \UART:BUART:rx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_2\ and not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\ and \UART:BUART:rx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_3\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_1\ and \UART:BUART:rx_state_3\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_2\ and \UART:BUART:rx_state_3\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_0\ and \UART:BUART:rx_state_3\));

\UART:BUART:rx_state_2\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_0\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:rx_state_2\ and not Net_542 and \UART:BUART:rx_last\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_0\ and not \UART:BUART:rx_state_2\ and \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_3\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\ and \UART:BUART:rx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\ and \UART:BUART:rx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_2\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_1\ and \UART:BUART:rx_state_2\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_0\ and \UART:BUART:rx_state_2\));

\UART:BUART:rx_state_1\\D\ <= ((not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_1\));

\UART:BUART:rx_state_0\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:pollcount_1\ and not Net_542 and \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_2\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_0\ and \UART:BUART:rx_count_5\ and \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_0\ and \UART:BUART:rx_count_6\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_0\ and \UART:BUART:rx_state_3\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_1\ and \UART:BUART:rx_state_0\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_0\ and \UART:BUART:rx_state_2\));

\UART:BUART:rx_last\\D\ <= ((not \UART:BUART:reset_reg\ and Net_542));

\UART:BUART:rx_address_detected\\D\ <= ((not \UART:BUART:reset_reg\ and \UART:BUART:rx_address_detected\));

\PWM_LED:PWMUDB:sc_kill_tmp\\D\ <= (not \PWM_LED:PWMUDB:tc_i\);

\PWM_LED:PWMUDB:dith_count_1\\D\ <= ((not \PWM_LED:PWMUDB:dith_count_1\ and \PWM_LED:PWMUDB:tc_i\ and \PWM_LED:PWMUDB:dith_count_0\)
	OR (not \PWM_LED:PWMUDB:dith_count_0\ and \PWM_LED:PWMUDB:dith_count_1\)
	OR (not \PWM_LED:PWMUDB:tc_i\ and \PWM_LED:PWMUDB:dith_count_1\));

\PWM_LED:PWMUDB:dith_count_0\\D\ <= ((not \PWM_LED:PWMUDB:dith_count_0\ and \PWM_LED:PWMUDB:tc_i\)
	OR (not \PWM_LED:PWMUDB:tc_i\ and \PWM_LED:PWMUDB:dith_count_0\));

\PWM_LED:PWMUDB:cmp1_status\ <= ((not \PWM_LED:PWMUDB:prevCompare1\ and \PWM_LED:PWMUDB:cmp1_less\));

\PWM_LED:PWMUDB:status_2\ <= ((\PWM_LED:PWMUDB:runmode_enable\ and \PWM_LED:PWMUDB:tc_i\));

\PWM_LED:PWMUDB:pwm_i\ <= ((\PWM_LED:PWMUDB:runmode_enable\ and \PWM_LED:PWMUDB:cmp1_less\));

cy_srff_5D <= ((not cy_srff_4 and Net_570)
	OR (not cy_srff_4 and symb_inj_done));

rx_slot0 <= ((not Net_827_3 and not Net_827_2 and not Net_827_1 and not Net_827_0 and not rx_slot_cnt_3 and not rx_slot_cnt_2 and not rx_slot_cnt_1 and not rx_slot_cnt_0)
	OR (not Net_827_2 and not Net_827_1 and not Net_827_0 and not rx_slot_cnt_2 and not rx_slot_cnt_1 and not rx_slot_cnt_0 and Net_827_3 and rx_slot_cnt_3)
	OR (not Net_827_3 and not Net_827_1 and not Net_827_0 and not rx_slot_cnt_3 and not rx_slot_cnt_1 and not rx_slot_cnt_0 and Net_827_2 and rx_slot_cnt_2)
	OR (not Net_827_1 and not Net_827_0 and not rx_slot_cnt_1 and not rx_slot_cnt_0 and Net_827_3 and Net_827_2 and rx_slot_cnt_3 and rx_slot_cnt_2)
	OR (not Net_827_3 and not Net_827_2 and not Net_827_0 and not rx_slot_cnt_3 and not rx_slot_cnt_2 and not rx_slot_cnt_0 and Net_827_1 and rx_slot_cnt_1)
	OR (not Net_827_2 and not Net_827_0 and not rx_slot_cnt_2 and not rx_slot_cnt_0 and Net_827_3 and Net_827_1 and rx_slot_cnt_3 and rx_slot_cnt_1)
	OR (not Net_827_3 and not Net_827_0 and not rx_slot_cnt_3 and not rx_slot_cnt_0 and Net_827_2 and Net_827_1 and rx_slot_cnt_2 and rx_slot_cnt_1)
	OR (not Net_827_0 and not rx_slot_cnt_0 and Net_827_3 and Net_827_2 and Net_827_1 and rx_slot_cnt_3 and rx_slot_cnt_2 and rx_slot_cnt_1)
	OR (not Net_827_3 and not Net_827_2 and not Net_827_1 and not rx_slot_cnt_3 and not rx_slot_cnt_2 and not rx_slot_cnt_1 and Net_827_0 and rx_slot_cnt_0)
	OR (not Net_827_2 and not Net_827_1 and not rx_slot_cnt_2 and not rx_slot_cnt_1 and Net_827_3 and Net_827_0 and rx_slot_cnt_3 and rx_slot_cnt_0)
	OR (not Net_827_3 and not Net_827_1 and not rx_slot_cnt_3 and not rx_slot_cnt_1 and Net_827_2 and Net_827_0 and rx_slot_cnt_2 and rx_slot_cnt_0)
	OR (not Net_827_1 and not rx_slot_cnt_1 and Net_827_3 and Net_827_2 and Net_827_0 and rx_slot_cnt_3 and rx_slot_cnt_2 and rx_slot_cnt_0)
	OR (not Net_827_3 and not Net_827_2 and not rx_slot_cnt_3 and not rx_slot_cnt_2 and Net_827_1 and Net_827_0 and rx_slot_cnt_1 and rx_slot_cnt_0)
	OR (not Net_827_2 and not rx_slot_cnt_2 and Net_827_3 and Net_827_1 and Net_827_0 and rx_slot_cnt_3 and rx_slot_cnt_1 and rx_slot_cnt_0)
	OR (not Net_827_3 and not rx_slot_cnt_3 and Net_827_2 and Net_827_1 and Net_827_0 and rx_slot_cnt_2 and rx_slot_cnt_1 and rx_slot_cnt_0)
	OR (Net_827_3 and Net_827_2 and Net_827_1 and Net_827_0 and rx_slot_cnt_3 and rx_slot_cnt_2 and rx_slot_cnt_1 and rx_slot_cnt_0));

rx_slot_cnt_3D <= ((not rx_slot_cnt_0 and rx_slot_cnt_3)
	OR (not rx_slot_cnt_1 and rx_slot_cnt_3)
	OR (not rx_slot_cnt_2 and rx_slot_cnt_3));

rx_slot_cnt_2D <= ((not rx_slot_cnt_2 and rx_slot_cnt_1 and rx_slot_cnt_0)
	OR (not rx_slot_cnt_0 and rx_slot_cnt_2)
	OR (not rx_slot_cnt_1 and rx_slot_cnt_2));

rx_slot_cnt_1D <= ((not rx_slot_cnt_0 and rx_slot_cnt_1)
	OR (not rx_slot_cnt_1 and rx_slot_cnt_0));

rx_slot_cnt_0D <= (not rx_slot_cnt_0);

\CNT_RX_SLOTS:MODULE_14:g1:a0:gx:u0:lt_2\ <= (not rx_slot_cnt_0
	OR not rx_slot_cnt_1
	OR not rx_slot_cnt_2);

comp_out <= ((Net_901 and Net_902));

Net_939 <= ((not Net_923_2 and not Net_923_1 and not Net_923_0));

\MODULE_25:g1:a0:gx:u0:lt_2\ <= (Net_485_0
	OR Net_485_1
	OR Net_485_2);

\MODULE_26:g1:a0:gx:u0:lt_2\ <= ((not rx_slot_cnt_2 and not rx_slot_cnt_1 and not rx_slot_cnt_0 and Net_827_0)
	OR (not rx_slot_cnt_1 and not rx_slot_cnt_0 and Net_827_2 and Net_827_0)
	OR (not rx_slot_cnt_2 and not rx_slot_cnt_0 and Net_827_1 and Net_827_0)
	OR (not rx_slot_cnt_0 and Net_827_2 and Net_827_1 and Net_827_0)
	OR (not rx_slot_cnt_2 and not rx_slot_cnt_1 and Net_827_1)
	OR (not rx_slot_cnt_1 and Net_827_2 and Net_827_1)
	OR (not rx_slot_cnt_2 and Net_827_2));

\MODULE_26:g1:a0:gx:u0:gt_2\ <= ((not Net_827_0 and rx_slot_cnt_2 and rx_slot_cnt_1 and rx_slot_cnt_0)
	OR (not Net_827_2 and not Net_827_0 and rx_slot_cnt_1 and rx_slot_cnt_0)
	OR (not Net_827_1 and not Net_827_0 and rx_slot_cnt_2 and rx_slot_cnt_0)
	OR (not Net_827_2 and not Net_827_1 and not Net_827_0 and rx_slot_cnt_0)
	OR (not Net_827_1 and rx_slot_cnt_2 and rx_slot_cnt_1)
	OR (not Net_827_2 and not Net_827_1 and rx_slot_cnt_1)
	OR (not Net_827_2 and rx_slot_cnt_2));

\MODULE_27:g1:a0:gx:u0:lt_2\ <= ((not Net_827_4 and rx_slot_cnt_2 and rx_slot_cnt_1 and rx_slot_cnt_0)
	OR (not Net_827_6 and not Net_827_4 and rx_slot_cnt_1 and rx_slot_cnt_0)
	OR (not Net_827_5 and not Net_827_4 and rx_slot_cnt_2 and rx_slot_cnt_0)
	OR (not Net_827_6 and not Net_827_5 and not Net_827_4 and rx_slot_cnt_0)
	OR (not Net_827_5 and rx_slot_cnt_2 and rx_slot_cnt_1)
	OR (not Net_827_6 and not Net_827_5 and rx_slot_cnt_1)
	OR (not Net_827_6 and rx_slot_cnt_2));

\MODULE_27:g1:a0:gx:u0:gt_2\ <= ((not rx_slot_cnt_2 and not rx_slot_cnt_1 and not rx_slot_cnt_0 and Net_827_4)
	OR (not rx_slot_cnt_1 and not rx_slot_cnt_0 and Net_827_6 and Net_827_4)
	OR (not rx_slot_cnt_2 and not rx_slot_cnt_0 and Net_827_5 and Net_827_4)
	OR (not rx_slot_cnt_0 and Net_827_6 and Net_827_5 and Net_827_4)
	OR (not rx_slot_cnt_2 and not rx_slot_cnt_1 and Net_827_5)
	OR (not rx_slot_cnt_1 and Net_827_6 and Net_827_5)
	OR (not rx_slot_cnt_2 and Net_827_6));

\CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>Net_31_3,
		y=>\CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\);
\CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>Net_31_3,
		y=>\CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\);
\CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>Net_31_3,
		y=>\CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\);
\CNT_SLOTS:MODULE_2:g1:a0:gx:u0:gne(0):c3:u1\:cy_buf
	PORT MAP(x=>\CNT_SLOTS:MODULE_2:g1:a0:gx:u0:lt_2\,
		y=>\CNT_SLOTS:MODULE_2:g1:a0:gx:u0:lti_0\);
\CNT_SLOTS:MODULE_2:g1:a0:gx:u0:gne(0):c3:u2\:cy_buf
	PORT MAP(x=>Net_34_2,
		y=>\CNT_SLOTS:MODULE_2:g1:a0:gx:u0:gti_0\);
Clock_1:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"237e3e8e-13a0-42ec-ad1f-d9450bec0ea9",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>clk_bus,
		dig_domain_out=>open);
SLOT_CLK:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"26135b25-e79d-4735-b0c3-38ff7bf5661b",
		source_clock_id=>"",
		divisor=>0,
		period=>"12500000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>clk_slots,
		dig_domain_out=>open);
\CREG_PAY:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>Net_31_3,
		clock=>Net_31_3,
		control=>(Net_64, Net_63, Net_62, Net_61,
			Net_59, Net_58, Net_57, Net_60));
\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>Net_31_3,
		y=>\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\);
\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>Net_31_3,
		y=>\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\);
\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>Net_31_3,
		y=>\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\);
SHIFT_CLK:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"2cafe016-8dd3-43f1-9b15-393d9df3e2b2",
		source_clock_id=>"",
		divisor=>0,
		period=>"1250000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>clk_shift,
		dig_domain_out=>open);
\SREG_HAM_OUT:sts:sts_reg\:cy_psoc3_status
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"00000000")
	PORT MAP(reset=>Net_31_3,
		clock=>clk_bus,
		status=>(Net_31_3, Net_31_3, Net_31_3, Net_31_3,
			Net_31_3, Net_31_3, Net_174, Net_31_3));
\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>Net_31_3,
		y=>\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_24\);
\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>Net_31_3,
		y=>\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_16\);
\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>Net_31_3,
		y=>\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_8\);
DMA_HAM2SER:cy_dma_v1_0
	GENERIC MAP(drq_type=>"00",
		num_tds=>0)
	PORT MAP(drq=>dma_ham2ser_trig,
		trq=>Net_31_3,
		nrq=>ham_full_res);
\CREG_SER:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>Net_31_3,
		clock=>Net_31_3,
		control=>(Net_262, Net_261, Net_260, Net_259,
			Net_257, Net_256, Net_255, Net_258));
\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>Net_31_3,
		y=>\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_24\);
\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>Net_31_3,
		y=>\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_16\);
\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>Net_31_3,
		y=>\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\);
\SREG_SYMB:sts:sts_reg\:cy_psoc3_status
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"00000000")
	PORT MAP(reset=>Net_31_3,
		clock=>clk_bus,
		status=>(Net_31_3, Net_31_3, Net_31_3, cydff_9,
			cydff_8, cydff_7, cydff_6, cydff_5));
DMA_PAY:cy_dma_v1_0
	GENERIC MAP(drq_type=>"00",
		num_tds=>0)
	PORT MAP(drq=>Net_447,
		trq=>Net_31_3,
		nrq=>pay_loaded);
\CREG_L:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>Net_31_3,
		clock=>Net_31_3,
		control=>(\CREG_L:control_7\, \CREG_L:control_6\, \CREG_L:control_5\, \CREG_L:control_4\,
			\CREG_L:control_3\, Net_404_2, Net_404_1, Net_404_0));
\CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>Net_31_3,
		y=>\CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_24\);
\CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>Net_31_3,
		y=>\CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_16\);
\CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>Net_31_3,
		y=>\CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_8\);
ISR_SYMB:cy_isr_v1_0
	GENERIC MAP(int_type=>"00",
		is_nmi=>'0')
	PORT MAP(int_signal=>symb_ready);
\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>Net_31_3,
		y=>\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_24\);
\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>Net_31_3,
		y=>\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_16\);
\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>Net_31_3,
		y=>\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_8\);
\CNT_INJ:MODULE_12:g1:a0:gx:u0:gne(0):c3:u1\:cy_buf
	PORT MAP(x=>\CNT_INJ:MODULE_12:g1:a0:gx:u0:lt_2\,
		y=>\CNT_INJ:MODULE_12:g1:a0:gx:u0:lti_0\);
\CNT_INJ:MODULE_12:g1:a0:gx:u0:gne(0):c3:u2\:cy_buf
	PORT MAP(x=>Net_485_2,
		y=>\CNT_INJ:MODULE_12:g1:a0:gx:u0:gti_0\);
ISR_INJ_CHECK:cy_isr_v1_0
	GENERIC MAP(int_type=>"00",
		is_nmi=>'0')
	PORT MAP(int_signal=>cy_srff_4);
\UART:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"b0162966-0060-4af5-82d1-fcb491ad7619/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"1085069444.44444",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\UART:Net_9\,
		dig_domain_out=>open);
\UART:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\UART:Net_9\,
		enable=>Net_28,
		clock_out=>\UART:BUART:clock_op\);
\UART:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART:BUART:reset_reg\,
		clk=>\UART:BUART:clock_op\,
		cs_addr=>(\UART:BUART:tx_state_1\, \UART:BUART:tx_state_0\, \UART:BUART:tx_bitclk_enable_pre\),
		route_si=>Net_31_3,
		route_ci=>Net_31_3,
		f0_load=>Net_31_3,
		f1_load=>Net_31_3,
		d0_load=>Net_31_3,
		d1_load=>Net_31_3,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART:BUART:tx_shift_out\,
		f0_bus_stat=>\UART:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\UART:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>Net_31_3,
		co=>open,
		sir=>Net_31_3,
		sor=>open,
		sil=>Net_31_3,
		sol=>open,
		msbi=>Net_31_3,
		msbo=>open,
		cei=>(Net_31_3, Net_31_3),
		ceo=>open,
		cli=>(Net_31_3, Net_31_3),
		clo=>open,
		zi=>(Net_31_3, Net_31_3),
		zo=>open,
		fi=>(Net_31_3, Net_31_3),
		fo=>open,
		capi=>(Net_31_3, Net_31_3),
		capo=>open,
		cfbi=>Net_31_3,
		cfbo=>open,
		pi=>(Net_31_3, Net_31_3, Net_31_3, Net_31_3,
			Net_31_3, Net_31_3, Net_31_3, Net_31_3),
		po=>open);
\UART:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART:BUART:reset_reg\,
		clk=>\UART:BUART:clock_op\,
		cs_addr=>(Net_31_3, Net_31_3, \UART:BUART:counter_load_not\),
		route_si=>Net_31_3,
		route_ci=>Net_31_3,
		f0_load=>Net_31_3,
		f1_load=>Net_31_3,
		d0_load=>Net_31_3,
		d1_load=>Net_31_3,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>\UART:BUART:tx_bitclk_enable_pre\,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>\UART:BUART:tx_counter_dp\,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>Net_31_3,
		co=>open,
		sir=>Net_31_3,
		sor=>open,
		sil=>Net_31_3,
		sol=>open,
		msbi=>Net_31_3,
		msbo=>open,
		cei=>(Net_31_3, Net_31_3),
		ceo=>open,
		cli=>(Net_31_3, Net_31_3),
		clo=>open,
		zi=>(Net_31_3, Net_31_3),
		zo=>open,
		fi=>(Net_31_3, Net_31_3),
		fo=>open,
		capi=>(Net_31_3, Net_31_3),
		capo=>open,
		cfbi=>Net_31_3,
		cfbo=>open,
		pi=>(Net_31_3, Net_31_3, Net_31_3, Net_31_3,
			Net_31_3, Net_31_3, Net_31_3, Net_31_3),
		po=>(\UART:BUART:sc_out_7\, \UART:BUART:sc_out_6\, \UART:BUART:sc_out_5\, \UART:BUART:sc_out_4\,
			\UART:BUART:sc_out_3\, \UART:BUART:sc_out_2\, \UART:BUART:sc_out_1\, \UART:BUART:sc_out_0\));
\UART:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART:BUART:reset_reg\,
		clock=>\UART:BUART:clock_op\,
		status=>(Net_31_3, Net_31_3, Net_31_3, \UART:BUART:tx_fifo_notfull\,
			\UART:BUART:tx_status_2\, \UART:BUART:tx_fifo_empty\, \UART:BUART:tx_status_0\),
		interrupt=>\UART:BUART:tx_interrupt_out\);
\UART:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART:BUART:reset_reg\,
		clk=>\UART:BUART:clock_op\,
		cs_addr=>(\UART:BUART:rx_state_1\, \UART:BUART:rx_state_0\, \UART:BUART:rx_bitclk_enable\),
		route_si=>\UART:BUART:rx_postpoll\,
		route_ci=>Net_31_3,
		f0_load=>\UART:BUART:rx_load_fifo\,
		f1_load=>Net_31_3,
		d0_load=>Net_31_3,
		d1_load=>Net_31_3,
		ce0=>\UART:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\UART:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART:BUART:hd_shift_out\,
		f0_bus_stat=>\UART:BUART:rx_fifonotempty\,
		f0_blk_stat=>\UART:BUART:rx_fifofull\,
		f1_bus_stat=>\UART:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\UART:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>Net_31_3,
		co=>open,
		sir=>Net_31_3,
		sor=>open,
		sil=>Net_31_3,
		sol=>open,
		msbi=>Net_31_3,
		msbo=>open,
		cei=>(Net_31_3, Net_31_3),
		ceo=>open,
		cli=>(Net_31_3, Net_31_3),
		clo=>open,
		zi=>(Net_31_3, Net_31_3),
		zo=>open,
		fi=>(Net_31_3, Net_31_3),
		fo=>open,
		capi=>(Net_31_3, Net_31_3),
		capo=>open,
		cfbi=>Net_31_3,
		cfbo=>open,
		pi=>(Net_31_3, Net_31_3, Net_31_3, Net_31_3,
			Net_31_3, Net_31_3, Net_31_3, Net_31_3),
		po=>open);
\UART:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110010",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\UART:BUART:clock_op\,
		reset=>\UART:BUART:reset_reg\,
		load=>\UART:BUART:rx_counter_load\,
		enable=>Net_28,
		count=>(\UART:BUART:rx_count_6\, \UART:BUART:rx_count_5\, \UART:BUART:rx_count_4\, \UART:BUART:rx_count_3\,
			\UART:BUART:rx_count_2\, \UART:BUART:rx_count_1\, \UART:BUART:rx_count_0\),
		tc=>\UART:BUART:rx_count7_tc\);
\UART:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART:BUART:reset_reg\,
		clock=>\UART:BUART:clock_op\,
		status=>(Net_31_3, \UART:BUART:rx_status_5\, \UART:BUART:rx_status_4\, \UART:BUART:rx_status_3\,
			\UART:BUART:rx_status_2\, Net_31_3, Net_31_3),
		interrupt=>\UART:BUART:rx_interrupt_out\);
\CREG_INJ_DONE:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>Net_31_3,
		clock=>Net_31_3,
		control=>(\CREG_INJ_DONE:control_7\, \CREG_INJ_DONE:control_6\, \CREG_INJ_DONE:control_5\, \CREG_INJ_DONE:control_4\,
			\CREG_INJ_DONE:control_3\, \CREG_INJ_DONE:control_2\, \CREG_INJ_DONE:control_1\, Net_570));
Rx_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1425177d-0d0e-4468-8bcc-e638e5509a9b",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_28),
		y=>(Net_31_3),
		fb=>Net_542,
		analog=>(open),
		io=>(tmpIO_0__Rx_1_net_0),
		siovref=>(tmpSIOVREF__Rx_1_net_0),
		annotation=>(open),
		in_clock=>Net_31_3,
		in_clock_en=>Net_28,
		in_reset=>Net_31_3,
		out_clock=>Net_31_3,
		out_clock_en=>Net_28,
		out_reset=>Net_31_3,
		interrupt=>tmpINTERRUPT_0__Rx_1_net_0);
Tx_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ed092b9b-d398-4703-be89-cebf998501f6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_28),
		y=>Net_537,
		fb=>(tmpFB_0__Tx_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__Tx_1_net_0),
		siovref=>(tmpSIOVREF__Tx_1_net_0),
		annotation=>(open),
		in_clock=>Net_31_3,
		in_clock_en=>Net_28,
		in_reset=>Net_31_3,
		out_clock=>Net_31_3,
		out_clock_en=>Net_28,
		out_reset=>Net_31_3,
		interrupt=>tmpINTERRUPT_0__Tx_1_net_0);
\PWM_LED:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>clk_bus,
		enable=>Net_28,
		clock_out=>\PWM_LED:PWMUDB:ClockOutFromEnBlock\);
\PWM_LED:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>Net_31_3,
		clock=>\PWM_LED:PWMUDB:ClockOutFromEnBlock\,
		status=>(Net_31_3, \PWM_LED:PWMUDB:status_5\, Net_31_3, \PWM_LED:PWMUDB:status_3\,
			\PWM_LED:PWMUDB:status_2\, \PWM_LED:PWMUDB:status_1\, \PWM_LED:PWMUDB:status_0\),
		interrupt=>\PWM_LED:Net_55\);
\PWM_LED:PWMUDB:sP8:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>Net_31_3,
		clk=>\PWM_LED:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_LED:PWMUDB:tc_i\, \PWM_LED:PWMUDB:runmode_enable\, Net_31_3),
		route_si=>Net_31_3,
		route_ci=>Net_31_3,
		f0_load=>Net_31_3,
		f1_load=>Net_31_3,
		d0_load=>Net_31_3,
		d1_load=>Net_31_3,
		ce0=>\PWM_LED:PWMUDB:cmp1_eq\,
		cl0=>\PWM_LED:PWMUDB:cmp1_less\,
		z0=>\PWM_LED:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\PWM_LED:PWMUDB:cmp2_eq\,
		cl1=>\PWM_LED:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_LED:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\PWM_LED:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>Net_31_3,
		co=>open,
		sir=>Net_31_3,
		sor=>open,
		sil=>Net_31_3,
		sol=>open,
		msbi=>Net_31_3,
		msbo=>open,
		cei=>(Net_31_3, Net_31_3),
		ceo=>open,
		cli=>(Net_31_3, Net_31_3),
		clo=>open,
		zi=>(Net_31_3, Net_31_3),
		zo=>open,
		fi=>(Net_31_3, Net_31_3),
		fo=>open,
		capi=>(Net_31_3, Net_31_3),
		capo=>open,
		cfbi=>Net_31_3,
		cfbo=>open,
		pi=>(Net_31_3, Net_31_3, Net_31_3, Net_31_3,
			Net_31_3, Net_31_3, Net_31_3, Net_31_3),
		po=>open);
\PWM_LED:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>Net_31_3,
		y=>\PWM_LED:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PWM_LED:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>Net_31_3,
		y=>\PWM_LED:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_16\);
\PWM_LED:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>Net_31_3,
		y=>\PWM_LED:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_8\);
\CREG_INIT_TX:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>Net_31_3,
		clock=>Net_31_3,
		control=>(\CREG_INIT_TX:control_7\, \CREG_INIT_TX:control_6\, \CREG_INIT_TX:control_5\, \CREG_INIT_TX:control_4\,
			\CREG_INIT_TX:control_3\, \CREG_INIT_TX:control_2\, \CREG_INIT_TX:control_1\, \CREG_INIT_TX:control_0\));
Pin_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e851a3b9-efb8-48be-bbb8-b303b216c393",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_28),
		y=>Net_617,
		fb=>(tmpFB_0__Pin_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_1_net_0),
		siovref=>(tmpSIOVREF__Pin_1_net_0),
		annotation=>(open),
		in_clock=>Net_31_3,
		in_clock_en=>Net_28,
		in_reset=>Net_31_3,
		out_clock=>Net_31_3,
		out_clock_en=>Net_28,
		out_reset=>Net_31_3,
		interrupt=>tmpINTERRUPT_0__Pin_1_net_0);
\CREG_RX_SLOTS1:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>Net_31_3,
		clock=>Net_31_3,
		control=>(\CREG_RX_SLOTS1:control_7\, Net_827_6, Net_827_5, Net_827_4,
			Net_827_3, Net_827_2, Net_827_1, Net_827_0));
\CREG_RX_SLOTS2:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>Net_31_3,
		clock=>Net_31_3,
		control=>(\CREG_RX_SLOTS2:control_7\, \CREG_RX_SLOTS2:control_6\, \CREG_RX_SLOTS2:control_5\, \CREG_RX_SLOTS2:control_4\,
			\CREG_RX_SLOTS2:control_3\, \CREG_RX_SLOTS2:control_2\, \CREG_RX_SLOTS2:control_1\, \CREG_RX_SLOTS2:control_0\));
\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>Net_31_3,
		y=>\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_24\);
\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>Net_31_3,
		y=>\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_16\);
\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>Net_31_3,
		y=>\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_8\);
\CNT_RX_SLOTS:MODULE_14:g1:a0:gx:u0:gne(0):c3:u1\:cy_buf
	PORT MAP(x=>\CNT_RX_SLOTS:MODULE_14:g1:a0:gx:u0:lt_2\,
		y=>\CNT_RX_SLOTS:MODULE_14:g1:a0:gx:u0:lti_0\);
\CNT_RX_SLOTS:MODULE_14:g1:a0:gx:u0:gne(0):c3:u2\:cy_buf
	PORT MAP(x=>Net_31_3,
		y=>\CNT_RX_SLOTS:MODULE_14:g1:a0:gx:u0:gti_0\);
\SREG_HEAD:sts:sts_reg\:cy_psoc3_status
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"00000000")
	PORT MAP(reset=>Net_31_3,
		clock=>clk_bus,
		status=>(Net_31_3, Net_31_3, Net_31_3, Net_31_3,
			h3, h2, h1, h0));
\COMP_SLOW:ctComp\:cy_psoc3_ctcomp_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vplus=>adc_in,
		vminus=>Net_887,
		clock=>Net_31_3,
		clk_udb=>Net_31_3,
		cmpout=>Net_901);
\COMP_FAST:ctComp\:cy_psoc3_ctcomp_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vplus=>adc_in,
		vminus=>Net_891,
		clock=>Net_31_3,
		clk_udb=>Net_31_3,
		cmpout=>Net_902);
\DAC_SLOW:BUS_CLK\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"732a0639-b4aa-4f8e-a260-2badc1c7d503/16079296-677d-4c97-a0f1-fd79fcfb8c33",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>\DAC_SLOW:Net_1\,
		dig_domain_out=>open);
\DAC_SLOW:DMA\:cy_dma_v1_0
	GENERIC MAP(drq_type=>"00",
		num_tds=>0)
	PORT MAP(drq=>\DAC_SLOW:Net_12\,
		trq=>Net_31_3,
		nrq=>\DAC_SLOW:Net_19\);
\DAC_SLOW:VDAC8:viDAC8\:cy_psoc3_vidac8_v1_0
	GENERIC MAP(cy_registers=>"",
		reg_data=>'0',
		is_all_if_any=>'0')
	PORT MAP(reset=>Net_31_3,
		idir=>Net_31_3,
		ioff=>Net_31_3,
		data=>(Net_31_3, Net_31_3, Net_31_3, Net_31_3,
			Net_31_3, Net_31_3, Net_31_3, Net_31_3),
		strobe=>\DAC_SLOW:Net_12\,
		strobe_udb=>\DAC_SLOW:Net_12\,
		vout=>Net_893,
		iout=>\DAC_SLOW:VDAC8:Net_77\);
\DAC_SLOW:VDAC8:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\DAC_SLOW:VDAC8:Net_77\);
\DAC_SLOW:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"732a0639-b4aa-4f8e-a260-2badc1c7d503/2b3078c1-9a14-4aea-bb80-3826ca4e0c90",
		source_clock_id=>"",
		divisor=>0,
		period=>"4000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\DAC_SLOW:Net_12\,
		dig_domain_out=>open);
\DAC_FAST:BUS_CLK\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"efc55f75-9ef1-4c8c-bdd1-7454b62908c5/16079296-677d-4c97-a0f1-fd79fcfb8c33",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>\DAC_FAST:Net_1\,
		dig_domain_out=>open);
\DAC_FAST:DMA\:cy_dma_v1_0
	GENERIC MAP(drq_type=>"00",
		num_tds=>0)
	PORT MAP(drq=>\DAC_FAST:Net_12\,
		trq=>Net_31_3,
		nrq=>\DAC_FAST:Net_19\);
\DAC_FAST:VDAC8:viDAC8\:cy_psoc3_vidac8_v1_0
	GENERIC MAP(cy_registers=>"",
		reg_data=>'0',
		is_all_if_any=>'0')
	PORT MAP(reset=>Net_31_3,
		idir=>Net_31_3,
		ioff=>Net_31_3,
		data=>(Net_31_3, Net_31_3, Net_31_3, Net_31_3,
			Net_31_3, Net_31_3, Net_31_3, Net_31_3),
		strobe=>\DAC_FAST:Net_12\,
		strobe_udb=>\DAC_FAST:Net_12\,
		vout=>Net_897,
		iout=>\DAC_FAST:VDAC8:Net_77\);
\DAC_FAST:VDAC8:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\DAC_FAST:VDAC8:Net_77\);
\DAC_FAST:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"efc55f75-9ef1-4c8c-bdd1-7454b62908c5/2b3078c1-9a14-4aea-bb80-3826ca4e0c90",
		source_clock_id=>"",
		divisor=>0,
		period=>"4000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\DAC_FAST:Net_12\,
		dig_domain_out=>open);
Pin_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"77715107-f8d5-47e5-a629-0fb83101ac6b",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_28),
		y=>(Net_31_3),
		fb=>(tmpFB_0__Pin_2_net_0),
		analog=>Net_893,
		io=>(tmpIO_0__Pin_2_net_0),
		siovref=>(tmpSIOVREF__Pin_2_net_0),
		annotation=>(open),
		in_clock=>Net_31_3,
		in_clock_en=>Net_28,
		in_reset=>Net_31_3,
		out_clock=>Net_31_3,
		out_clock_en=>Net_28,
		out_reset=>Net_31_3,
		interrupt=>tmpINTERRUPT_0__Pin_2_net_0);
Pin_3:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d49052a1-abcf-496d-89b0-66851286d2e2",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_28),
		y=>(Net_31_3),
		fb=>(tmpFB_0__Pin_3_net_0),
		analog=>Net_897,
		io=>(tmpIO_0__Pin_3_net_0),
		siovref=>(tmpSIOVREF__Pin_3_net_0),
		annotation=>(open),
		in_clock=>Net_31_3,
		in_clock_en=>Net_28,
		in_reset=>Net_31_3,
		out_clock=>Net_31_3,
		out_clock_en=>Net_28,
		out_reset=>Net_31_3,
		interrupt=>tmpINTERRUPT_0__Pin_3_net_0);
Pin_4:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8bf766a8-88f1-40c4-8f54-cd5001c5987a",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_28),
		y=>(Net_31_3),
		fb=>(tmpFB_0__Pin_4_net_0),
		analog=>Net_887,
		io=>(tmpIO_0__Pin_4_net_0),
		siovref=>(tmpSIOVREF__Pin_4_net_0),
		annotation=>(open),
		in_clock=>Net_31_3,
		in_clock_en=>Net_28,
		in_reset=>Net_31_3,
		out_clock=>Net_31_3,
		out_clock_en=>Net_28,
		out_reset=>Net_31_3,
		interrupt=>tmpINTERRUPT_0__Pin_4_net_0);
Pin_5:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"32cbcf25-d3bd-4efd-9daf-6ccb421b8976",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_28),
		y=>(Net_31_3),
		fb=>(tmpFB_0__Pin_5_net_0),
		analog=>Net_891,
		io=>(tmpIO_0__Pin_5_net_0),
		siovref=>(tmpSIOVREF__Pin_5_net_0),
		annotation=>(open),
		in_clock=>Net_31_3,
		in_clock_en=>Net_28,
		in_reset=>Net_31_3,
		out_clock=>Net_31_3,
		out_clock_en=>Net_28,
		out_reset=>Net_31_3,
		interrupt=>tmpINTERRUPT_0__Pin_5_net_0);
\ADC_SAR:cy_analog_virtualmux_3_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR:Net_248\,
		signal2=>\ADC_SAR:Net_235\);
\ADC_SAR:IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_914);
\ADC_SAR:theACLK\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"e8f8791c-bcc2-492e-963b-6870e5dbe76c/696a0979-21fc-4185-bf38-6c79febcde7a",
		source_clock_id=>"",
		divisor=>0,
		period=>"83333291.6666875",
		is_direct=>'0',
		is_digital=>'0')
	PORT MAP(clock_out=>\ADC_SAR:Net_385\,
		dig_domain_out=>\ADC_SAR:Net_381\);
\ADC_SAR:ADC_SAR\:cy_psoc5_sar_v2_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vplus=>adc_in,
		vminus=>\ADC_SAR:Net_126\,
		ext_pin=>\ADC_SAR:Net_215\,
		vrefhi_out=>\ADC_SAR:Net_257\,
		vref=>\ADC_SAR:Net_248\,
		clock=>\ADC_SAR:Net_385\,
		pump_clock=>\ADC_SAR:Net_385\,
		sof_udb=>clk_shift,
		clk_udb=>Net_31_3,
		vp_ctl_udb=>(Net_31_3, Net_31_3, Net_31_3, Net_31_3),
		vn_ctl_udb=>(Net_31_3, Net_31_3, Net_31_3, Net_31_3),
		irq=>\ADC_SAR:Net_252\,
		next_out=>Net_911,
		data_out=>(\ADC_SAR:Net_207_11\, \ADC_SAR:Net_207_10\, \ADC_SAR:Net_207_9\, \ADC_SAR:Net_207_8\,
			\ADC_SAR:Net_207_7\, \ADC_SAR:Net_207_6\, \ADC_SAR:Net_207_5\, \ADC_SAR:Net_207_4\,
			\ADC_SAR:Net_207_3\, \ADC_SAR:Net_207_2\, \ADC_SAR:Net_207_1\, \ADC_SAR:Net_207_0\),
		eof_udb=>Net_914);
\ADC_SAR:cy_analog_virtualmux_2_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR:Net_215\,
		signal2=>\ADC_SAR:Net_210\);
\ADC_SAR:Bypass\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e8f8791c-bcc2-492e-963b-6870e5dbe76c/16a808f6-2e13-45b9-bce0-b001c8655113",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_28),
		y=>(Net_31_3),
		fb=>(\ADC_SAR:tmpFB_0__Bypass_net_0\),
		analog=>\ADC_SAR:Net_210\,
		io=>(\ADC_SAR:tmpIO_0__Bypass_net_0\),
		siovref=>(\ADC_SAR:tmpSIOVREF__Bypass_net_0\),
		annotation=>(open),
		in_clock=>Net_31_3,
		in_clock_en=>Net_28,
		in_reset=>Net_31_3,
		out_clock=>Net_31_3,
		out_clock_en=>Net_28,
		out_reset=>Net_31_3,
		interrupt=>\ADC_SAR:tmpINTERRUPT_0__Bypass_net_0\);
\ADC_SAR:cy_analog_virtualmux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR:Net_126\,
		signal2=>\ADC_SAR:Net_149\);
\ADC_SAR:noconnect\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_SAR:Net_209\);
\ADC_SAR:cy_analog_virtualmux_4_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR:Net_257\,
		signal2=>\ADC_SAR:Net_149\);
\ADC_SAR:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_SAR:Net_255\);
\ADC_SAR:vRef_Vdda_1\:cy_vref_v1_0
	GENERIC MAP(guid=>"4720866E-BC14-478d-B8A0-3E44F38CADAC",
		name=>"Vdda/2",
		autoenable=>'1',
		ignoresleep=>'0')
	PORT MAP(vout=>\ADC_SAR:Net_235\);
\ADC_SAR:noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_SAR:Net_368\);
DMA_AVG:cy_dma_v1_0
	GENERIC MAP(drq_type=>"00",
		num_tds=>0)
	PORT MAP(drq=>Net_914,
		trq=>Net_31_3,
		nrq=>Net_917);
\CNT_HEAD:MODULE_21:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>Net_31_3,
		y=>\CNT_HEAD:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_24\);
\CNT_HEAD:MODULE_21:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>Net_31_3,
		y=>\CNT_HEAD:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_16\);
\CNT_HEAD:MODULE_21:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>Net_31_3,
		y=>\CNT_HEAD:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_8\);
ISR_HEADER_READ:cy_isr_v1_0
	GENERIC MAP(int_type=>"00",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_939);
\MODULE_25:g1:a0:gx:u0:gne(0):c3:u1\:cy_buf
	PORT MAP(x=>\MODULE_25:g1:a0:gx:u0:lt_2\,
		y=>\MODULE_25:g1:a0:gx:u0:lti_0\);
\MODULE_25:g1:a0:gx:u0:gne(0):c3:u2\:cy_buf
	PORT MAP(x=>Net_31_3,
		y=>\MODULE_25:g1:a0:gx:u0:gti_0\);
\MODULE_26:g1:a0:gx:u0:gne(0):c3:u1\:cy_buf
	PORT MAP(x=>\MODULE_26:g1:a0:gx:u0:lt_2\,
		y=>\MODULE_26:g1:a0:gx:u0:lti_0\);
\MODULE_26:g1:a0:gx:u0:gne(0):c3:u2\:cy_buf
	PORT MAP(x=>\MODULE_26:g1:a0:gx:u0:gt_2\,
		y=>\MODULE_26:g1:a0:gx:u0:gti_0\);
\MODULE_27:g1:a0:gx:u0:gne(0):c3:u1\:cy_buf
	PORT MAP(x=>\MODULE_27:g1:a0:gx:u0:lt_2\,
		y=>\MODULE_27:g1:a0:gx:u0:lti_0\);
\MODULE_27:g1:a0:gx:u0:gne(0):c3:u2\:cy_buf
	PORT MAP(x=>\MODULE_27:g1:a0:gx:u0:gt_2\,
		y=>\MODULE_27:g1:a0:gx:u0:gti_0\);
Net_34_3:cy_dff
	PORT MAP(d=>Net_34_3D,
		clk=>clk_slots,
		q=>Net_34_3);
Net_34_2:cy_dff
	PORT MAP(d=>Net_34_2D,
		clk=>clk_slots,
		q=>Net_34_2);
Net_34_1:cy_dff
	PORT MAP(d=>Net_34_1D,
		clk=>clk_slots,
		q=>Net_34_1);
Net_34_0:cy_dff
	PORT MAP(d=>Net_34_0D,
		clk=>clk_slots,
		q=>Net_34_0);
Net_77_2:cy_dff
	PORT MAP(d=>Net_77_2D,
		clk=>pay_shift_lo,
		q=>Net_77_2);
Net_77_1:cy_dff
	PORT MAP(d=>Net_77_1D,
		clk=>pay_shift_lo,
		q=>Net_77_1);
Net_77_0:cy_dff
	PORT MAP(d=>Net_77_0D,
		clk=>pay_shift_lo,
		q=>Net_77_0);
cy_srff_1:cy_dff
	PORT MAP(d=>cy_srff_1D,
		clk=>clk_bus,
		q=>pay_en_lo);
cydff_4:cy_dff
	PORT MAP(d=>Net_149,
		clk=>pay_shift_hi,
		q=>cydff_4);
cydff_3:cy_dff
	PORT MAP(d=>Net_146,
		clk=>pay_shift_hi,
		q=>Net_149);
cydff_2:cy_dff
	PORT MAP(d=>Net_142,
		clk=>pay_shift_hi,
		q=>Net_146);
cydff_1:cy_dff
	PORT MAP(d=>pay_current_bit,
		clk=>pay_shift_hi,
		q=>Net_142);
Net_209_1:cy_dff
	PORT MAP(d=>Net_209_1D,
		clk=>pay_shift_hi,
		q=>Net_209_1);
Net_209_0:cy_dff
	PORT MAP(d=>Net_209_0D,
		clk=>pay_shift_hi,
		q=>Net_209_0);
cy_srff_2:cy_dff
	PORT MAP(d=>cy_srff_2D,
		clk=>clk_bus,
		q=>ham_full);
Net_280_2:cy_dff
	PORT MAP(d=>Net_280_2D,
		clk=>ser_shift_lo,
		q=>Net_280_2);
Net_280_1:cy_dff
	PORT MAP(d=>Net_280_1D,
		clk=>ser_shift_lo,
		q=>Net_280_1);
Net_280_0:cy_dff
	PORT MAP(d=>Net_280_0D,
		clk=>ser_shift_lo,
		q=>Net_280_0);
cydff_5:cy_dff
	PORT MAP(d=>ser_current_bit,
		clk=>ser_shift_hi,
		q=>cydff_5);
cydff_6:cy_dff
	PORT MAP(d=>cydff_5,
		clk=>ser_shift_hi,
		q=>cydff_6);
cydff_7:cy_dff
	PORT MAP(d=>cydff_6,
		clk=>ser_shift_hi,
		q=>cydff_7);
cydff_8:cy_dff
	PORT MAP(d=>cydff_7,
		clk=>ser_shift_hi,
		q=>cydff_8);
cydff_9:cy_dff
	PORT MAP(d=>cydff_8,
		clk=>ser_shift_hi,
		q=>cydff_9);
cy_srff_3:cy_dff
	PORT MAP(d=>cy_srff_3D,
		clk=>clk_bus,
		q=>ser_en_lo);
Net_420_2:cy_dff
	PORT MAP(d=>Net_420_2D,
		clk=>ser_shift_lo,
		q=>Net_420_2);
Net_420_1:cy_dff
	PORT MAP(d=>Net_420_1D,
		clk=>ser_shift_lo,
		q=>Net_420_1);
Net_420_0:cy_dff
	PORT MAP(d=>Net_420_0D,
		clk=>ser_shift_lo,
		q=>Net_420_0);
cy_srff_4:cy_dff
	PORT MAP(d=>cy_srff_4D,
		clk=>clk_bus,
		q=>cy_srff_4);
Net_485_4:cy_dff
	PORT MAP(d=>Net_485_4D,
		clk=>symb_ready,
		q=>Net_485_4);
Net_485_3:cy_dff
	PORT MAP(d=>Net_485_3D,
		clk=>symb_ready,
		q=>Net_485_3);
Net_485_2:cy_dff
	PORT MAP(d=>Net_485_2D,
		clk=>symb_ready,
		q=>Net_485_2);
Net_485_1:cy_dff
	PORT MAP(d=>Net_485_1D,
		clk=>symb_ready,
		q=>Net_485_1);
Net_485_0:cy_dff
	PORT MAP(d=>Net_485_0D,
		clk=>symb_ready,
		q=>Net_485_0);
\UART:BUART:reset_reg\:cy_dff
	PORT MAP(d=>Net_31_3,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:reset_reg\);
\UART:BUART:txn\:cy_dff
	PORT MAP(d=>\UART:BUART:txn\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:txn\);
\UART:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_state_1\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_state_1\);
\UART:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_state_0\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_state_0\);
\UART:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_state_2\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_state_2\);
Net_539:cy_dff
	PORT MAP(d=>Net_539D,
		clk=>\UART:BUART:clock_op\,
		q=>Net_539);
\UART:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_bitclk\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_bitclk\);
\UART:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_ctrl_mark_last\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_ctrl_mark_last\);
\UART:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_mark\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_mark\);
\UART:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_parity_bit\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_parity_bit\);
\UART:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_state_1\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_state_1\);
\UART:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_state_0\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_state_0\);
\UART:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_load_fifo\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_load_fifo\);
\UART:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_state_3\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_state_3\);
\UART:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_state_2\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_state_2\);
\UART:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_bitclk_pre\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_bitclk_enable\);
\UART:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_state_stop1_reg\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_state_stop1_reg\);
\UART:BUART:pollcount_1\:cy_dff
	PORT MAP(d=>\UART:BUART:pollcount_1\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:pollcount_1\);
\UART:BUART:pollcount_0\:cy_dff
	PORT MAP(d=>\UART:BUART:pollcount_0\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:pollcount_0\);
\UART:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>Net_31_3,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_markspace_status\);
\UART:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>Net_31_3,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_status_2\);
\UART:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_stop_bit_error\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_status_3\);
\UART:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>Net_31_3,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_addr_match_status\);
\UART:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_markspace_pre\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_markspace_pre\);
\UART:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_parity_error_pre\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_parity_error_pre\);
\UART:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>Net_31_3,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_break_status\);
\UART:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_address_detected\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_address_detected\);
\UART:BUART:rx_last\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_last\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_last\);
\UART:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_parity_bit\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_parity_bit\);
\PWM_LED:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>Net_28,
		s=>Net_31_3,
		r=>Net_31_3,
		clk=>\PWM_LED:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_LED:PWMUDB:min_kill_reg\);
\PWM_LED:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>Net_31_3,
		clk=>\PWM_LED:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_LED:PWMUDB:prevCapture\);
\PWM_LED:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>Net_31_3,
		clk=>\PWM_LED:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_LED:PWMUDB:trig_last\);
\PWM_LED:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>Net_31_3,
		s=>Net_31_3,
		r=>Net_31_3,
		clk=>\PWM_LED:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_LED:PWMUDB:runmode_enable\);
\PWM_LED:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\PWM_LED:PWMUDB:sc_kill_tmp\\D\,
		clk=>\PWM_LED:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_LED:PWMUDB:sc_kill_tmp\);
\PWM_LED:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>Net_28,
		s=>Net_31_3,
		r=>Net_31_3,
		clk=>\PWM_LED:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_LED:PWMUDB:ltch_kill_reg\);
\PWM_LED:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\PWM_LED:PWMUDB:dith_count_1\\D\,
		s=>Net_31_3,
		r=>Net_31_3,
		clk=>\PWM_LED:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_LED:PWMUDB:dith_count_1\);
\PWM_LED:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\PWM_LED:PWMUDB:dith_count_0\\D\,
		s=>Net_31_3,
		r=>Net_31_3,
		clk=>\PWM_LED:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_LED:PWMUDB:dith_count_0\);
\PWM_LED:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\PWM_LED:PWMUDB:cmp1_less\,
		clk=>\PWM_LED:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_LED:PWMUDB:prevCompare1\);
\PWM_LED:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\PWM_LED:PWMUDB:cmp1_status\,
		s=>Net_31_3,
		r=>Net_31_3,
		clk=>\PWM_LED:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_LED:PWMUDB:status_0\);
\PWM_LED:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>Net_31_3,
		s=>Net_31_3,
		r=>Net_31_3,
		clk=>\PWM_LED:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_LED:PWMUDB:status_1\);
\PWM_LED:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>Net_31_3,
		s=>Net_31_3,
		r=>Net_31_3,
		clk=>\PWM_LED:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_LED:PWMUDB:status_5\);
\PWM_LED:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>\PWM_LED:PWMUDB:pwm_i\,
		clk=>\PWM_LED:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_617);
\PWM_LED:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>Net_31_3,
		clk=>\PWM_LED:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_LED:PWMUDB:pwm1_i_reg\);
\PWM_LED:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>Net_31_3,
		clk=>\PWM_LED:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_LED:PWMUDB:pwm2_i_reg\);
\PWM_LED:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\PWM_LED:PWMUDB:status_2\,
		clk=>\PWM_LED:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_LED:PWMUDB:tc_i_reg\);
cy_srff_5:cy_dff
	PORT MAP(d=>cy_srff_5D,
		clk=>clk_bus,
		q=>symb_inj_done);
cydff_29:cy_dff
	PORT MAP(d=>Net_745,
		clk=>rx_slot0,
		q=>cydff_29);
cydff_28:cy_dff
	PORT MAP(d=>Net_748,
		clk=>rx_slot0,
		q=>Net_745);
cydff_27:cy_dff
	PORT MAP(d=>Net_750,
		clk=>rx_slot0,
		q=>Net_748);
cydff_26:cy_dff
	PORT MAP(d=>Net_693,
		clk=>rx_slot0,
		q=>Net_750);
cydff_25:cy_dff
	PORT MAP(d=>Net_793,
		clk=>rx_slot0,
		q=>Net_693);
cydff_24:cy_dff
	PORT MAP(d=>Net_689,
		clk=>rx_slot0,
		q=>Net_793);
cydff_23:cy_dff
	PORT MAP(d=>Net_791,
		clk=>rx_slot0,
		q=>Net_689);
cydff_22:cy_dff
	PORT MAP(d=>Net_685,
		clk=>rx_slot0,
		q=>Net_791);
cydff_21:cy_dff
	PORT MAP(d=>Net_790,
		clk=>rx_slot0,
		q=>Net_685);
cydff_20:cy_dff
	PORT MAP(d=>Net_680,
		clk=>rx_slot0,
		q=>Net_790);
cydff_19:cy_dff
	PORT MAP(d=>Net_789,
		clk=>rx_slot0,
		q=>Net_680);
cydff_18:cy_dff
	PORT MAP(d=>h3,
		clk=>rx_slot0,
		q=>Net_789);
cydff_17:cy_dff
	PORT MAP(d=>h2,
		clk=>rx_slot0,
		q=>h3);
cydff_16:cy_dff
	PORT MAP(d=>h1,
		clk=>rx_slot0,
		q=>h2);
cydff_15:cy_dff
	PORT MAP(d=>h0,
		clk=>rx_slot0,
		q=>h1);
cydff_14:cy_dff
	PORT MAP(d=>Net_758,
		clk=>rx_slot0,
		q=>h0);
cydff_13:cy_dff
	PORT MAP(d=>Net_759,
		clk=>rx_slot0,
		q=>Net_758);
cydff_12:cy_dff
	PORT MAP(d=>Net_760,
		clk=>rx_slot0,
		q=>Net_759);
cydff_11:cy_dff
	PORT MAP(d=>Net_761,
		clk=>rx_slot0,
		q=>Net_760);
cydff_10:cy_dff
	PORT MAP(d=>comp_out,
		clk=>rx_slot0,
		q=>Net_761);
cydff_30:cy_dff
	PORT MAP(d=>cydff_29,
		clk=>rx_slot0,
		q=>cydff_30);
cydff_31:cy_dff
	PORT MAP(d=>cydff_30,
		clk=>rx_slot0,
		q=>cydff_31);
cydff_32:cy_dff
	PORT MAP(d=>cydff_31,
		clk=>rx_slot0,
		q=>cydff_32);
cydff_33:cy_dff
	PORT MAP(d=>cydff_32,
		clk=>rx_slot0,
		q=>cydff_33);
rx_slot_cnt_3:cy_dff
	PORT MAP(d=>rx_slot_cnt_3D,
		clk=>Net_28,
		q=>rx_slot_cnt_3);
rx_slot_cnt_2:cy_dff
	PORT MAP(d=>rx_slot_cnt_2D,
		clk=>Net_28,
		q=>rx_slot_cnt_2);
rx_slot_cnt_1:cy_dff
	PORT MAP(d=>rx_slot_cnt_1D,
		clk=>Net_28,
		q=>rx_slot_cnt_1);
rx_slot_cnt_0:cy_dff
	PORT MAP(d=>rx_slot_cnt_0D,
		clk=>Net_28,
		q=>rx_slot_cnt_0);
Net_923_2:cy_dff
	PORT MAP(d=>Net_923_2,
		clk=>rx_slot0,
		q=>Net_923_2);
Net_923_1:cy_dff
	PORT MAP(d=>Net_923_1,
		clk=>rx_slot0,
		q=>Net_923_1);
Net_923_0:cy_dff
	PORT MAP(d=>Net_923_0,
		clk=>rx_slot0,
		q=>Net_923_0);

END R_T_L;
