
Circuit 1 cell pfet_03v3 and Circuit 2 cell pfet_03v3 are black boxes.
Warning: Equate pins:  cell pfet_03v3 is a placeholder, treated as a black box.
Warning: Equate pins:  cell pfet_03v3 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: pfet_03v3                       |Circuit 2: pfet_03v3                       
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes pfet_03v3 and pfet_03v3 are equivalent.

Circuit 1 cell nfet_03v3 and Circuit 2 cell nfet_03v3 are black boxes.
Warning: Equate pins:  cell nfet_03v3 is a placeholder, treated as a black box.
Warning: Equate pins:  cell nfet_03v3 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: nfet_03v3                       |Circuit 2: nfet_03v3                       
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes nfet_03v3 and nfet_03v3 are equivalent.
Flattening unmatched subcell pfet in circuit NOR (0)(2 instances)
Flattening unmatched subcell nfet in circuit NOR (0)(2 instances)

Subcircuit summary:
Circuit 1: NOR                             |Circuit 2: NOR                             
-------------------------------------------|-------------------------------------------
pfet_03v3 (2)                              |pfet_03v3 (2)                              
nfet_03v3 (2)                              |nfet_03v3 (2)                              
Number of devices: 4                       |Number of devices: 4                       
Number of nets: 7 **Mismatch**             |Number of nets: 6 **Mismatch**             
---------------------------------------------------------------------------------------
NET mismatches: Class fragments follow (with fanout counts):
Circuit 1: NOR                             |Circuit 2: NOR                             

---------------------------------------------------------------------------------------
Net: vdd                                   |Net: vdd                                   
  pfet_03v3/(1|3) = 1                      |  pfet_03v3/(1|3) = 1                      
                                           |  pfet_03v3/4 = 2                          
                                           |                                           
Net: pfet_1/w_n352_n362#                   |(no matching net)                          
  pfet_03v3/4 = 2                          |                                           
---------------------------------------------------------------------------------------
Netlists do not match.
Port matching may fail to disambiguate symmetries.

Subcircuit pins:
Circuit 1: NOR                             |Circuit 2: NOR                             
-------------------------------------------|-------------------------------------------
Cell pin lists are equivalent.
Device classes NOR and NOR are equivalent.

Final result: Netlists do not match.
Port matching may fail to disambiguate symmetries.
