
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns max 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns max 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack max 3.39

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock clk
   0.53 source latency uart_tx_inst/prescale_reg[0]$_SDFFE_PP0P_/CLK ^
  -0.54 target latency uart_tx_inst/prescale_reg[11]$_SDFFE_PP0P_/CLK ^
   0.00 CRPR
--------------
  -0.00 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: uart_tx_inst/prescale_reg[16]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: uart_tx_inst/prescale_reg[16]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     2    0.07    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_regs_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.10    0.10 ^ clkbuf_regs_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         delaynet_0_clk (net)
                  0.05    0.00    0.10 ^ delaybuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    0.22 ^ delaybuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clk_regs (net)
                  0.05    0.00    0.22 ^ clkbuf_0_clk_regs/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     4    0.11    0.12    0.16    0.37 ^ clkbuf_0_clk_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk_regs (net)
                  0.12    0.00    0.37 ^ clkbuf_2_3__f_clk_regs/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     8    0.09    0.10    0.16    0.54 ^ clkbuf_2_3__f_clk_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_3__leaf_clk_regs (net)
                  0.10    0.00    0.54 ^ uart_tx_inst/prescale_reg[16]$_SDFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     3    0.04    0.18    0.43    0.96 ^ uart_tx_inst/prescale_reg[16]$_SDFFE_PP0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         uart_tx_inst/prescale_reg[16] (net)
                  0.18    0.00    0.96 ^ uart_tx_inst/_342_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.01    0.08    0.06    1.03 v uart_tx_inst/_342_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         uart_tx_inst/_021_ (net)
                  0.08    0.00    1.03 v uart_tx_inst/prescale_reg[16]$_SDFFE_PP0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  1.03   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     2    0.07    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_regs_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.10    0.10 ^ clkbuf_regs_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         delaynet_0_clk (net)
                  0.05    0.00    0.10 ^ delaybuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    0.22 ^ delaybuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clk_regs (net)
                  0.05    0.00    0.22 ^ clkbuf_0_clk_regs/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     4    0.11    0.12    0.16    0.37 ^ clkbuf_0_clk_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk_regs (net)
                  0.12    0.00    0.37 ^ clkbuf_2_3__f_clk_regs/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     8    0.09    0.10    0.16    0.54 ^ clkbuf_2_3__f_clk_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_3__leaf_clk_regs (net)
                  0.10    0.00    0.54 ^ uart_tx_inst/prescale_reg[16]$_SDFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.00    0.54   clock reconvergence pessimism
                          0.09    0.62   library hold time
                                  0.62   data required time
-----------------------------------------------------------------------------
                                  0.62   data required time
                                 -1.03   data arrival time
-----------------------------------------------------------------------------
                                  0.40   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: uart_rx_inst (rising edge-triggered flip-flop clocked by clk)
Endpoint: m_axis_tdata[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     2    0.07    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.10    0.10 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk (net)
                  0.05    0.00    0.10 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.05    0.07    0.12    0.23 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_0__leaf_clk (net)
                  0.03    0.00    0.23 ^ uart_rx_inst/clk (uart_rx)
     1    0.05    0.13    0.98    1.21 v uart_rx_inst/m_axis_tdata[0] (uart_rx)
                                         net29 (net)
                  0.26    0.00    1.21 v output29/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     1    0.02    0.07    0.20    1.41 v output29/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         m_axis_tdata[0] (net)
                  0.07    0.00    1.41 v m_axis_tdata[0] (out)
                                  1.41   data arrival time

                          6.00    6.00   clock clk (rise edge)
                          0.00    6.00   clock network delay (propagated)
                          0.00    6.00   clock reconvergence pessimism
                         -1.20    4.80   output external delay
                                  4.80   data required time
-----------------------------------------------------------------------------
                                  4.80   data required time
                                 -1.41   data arrival time
-----------------------------------------------------------------------------
                                  3.39   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: uart_rx_inst (rising edge-triggered flip-flop clocked by clk)
Endpoint: m_axis_tdata[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     2    0.07    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.10    0.10 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk (net)
                  0.05    0.00    0.10 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.05    0.07    0.12    0.23 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_0__leaf_clk (net)
                  0.03    0.00    0.23 ^ uart_rx_inst/clk (uart_rx)
     1    0.05    0.13    0.98    1.21 v uart_rx_inst/m_axis_tdata[0] (uart_rx)
                                         net29 (net)
                  0.26    0.00    1.21 v output29/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     1    0.02    0.07    0.20    1.41 v output29/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         m_axis_tdata[0] (net)
                  0.07    0.00    1.41 v m_axis_tdata[0] (out)
                                  1.41   data arrival time

                          6.00    6.00   clock clk (rise edge)
                          0.00    6.00   clock network delay (propagated)
                          0.00    6.00   clock reconvergence pessimism
                         -1.20    4.80   output external delay
                                  4.80   data required time
-----------------------------------------------------------------------------
                                  4.80   data required time
                                 -1.41   data arrival time
-----------------------------------------------------------------------------
                                  3.39   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
2.1756129264831543

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7770

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.19409872591495514

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.22310000658035278

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8700

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: uart_tx_inst/bit_cnt[1]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: uart_tx_inst/prescale_reg[14]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.10    0.10 ^ clkbuf_regs_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.11    0.22 ^ delaybuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.16    0.37 ^ clkbuf_0_clk_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.16    0.54 ^ clkbuf_2_3__f_clk_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.00    0.54 ^ uart_tx_inst/bit_cnt[1]$_SDFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.44    0.97 v uart_tx_inst/bit_cnt[1]$_SDFFE_PP0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.14    1.11 ^ uart_tx_inst/_212_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.27    1.38 ^ uart_tx_inst/_409_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
   0.12    1.50 v uart_tx_inst/_284_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.40    1.90 ^ uart_tx_inst/_287_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
   0.27    2.16 ^ uart_tx_inst/_327_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
   0.26    2.43 v uart_tx_inst/_328_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
   0.35    2.77 v uart_tx_inst/_329_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
   0.22    2.99 v uart_tx_inst/_330_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
   0.00    2.99 v uart_tx_inst/prescale_reg[14]$_SDFFE_PP0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           2.99   data arrival time

   6.00    6.00   clock clk (rise edge)
   0.00    6.00   clock source latency
   0.00    6.00 ^ clk (in)
   0.10    6.10 ^ clkbuf_regs_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.11    6.22 ^ delaybuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.16    6.37 ^ clkbuf_0_clk_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.16    6.54 ^ clkbuf_2_3__f_clk_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.00    6.54 ^ uart_tx_inst/prescale_reg[14]$_SDFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.00    6.54   clock reconvergence pessimism
  -0.07    6.46   library setup time
           6.46   data required time
---------------------------------------------------------
           6.46   data required time
          -2.99   data arrival time
---------------------------------------------------------
           3.47   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: uart_tx_inst/prescale_reg[16]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: uart_tx_inst/prescale_reg[16]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.10    0.10 ^ clkbuf_regs_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.11    0.22 ^ delaybuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.16    0.37 ^ clkbuf_0_clk_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.16    0.54 ^ clkbuf_2_3__f_clk_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.00    0.54 ^ uart_tx_inst/prescale_reg[16]$_SDFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.43    0.96 ^ uart_tx_inst/prescale_reg[16]$_SDFFE_PP0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.06    1.03 v uart_tx_inst/_342_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
   0.00    1.03 v uart_tx_inst/prescale_reg[16]$_SDFFE_PP0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           1.03   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.10    0.10 ^ clkbuf_regs_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.11    0.22 ^ delaybuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.16    0.37 ^ clkbuf_0_clk_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.16    0.54 ^ clkbuf_2_3__f_clk_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.00    0.54 ^ uart_tx_inst/prescale_reg[16]$_SDFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.00    0.54   clock reconvergence pessimism
   0.09    0.62   library hold time
           0.62   data required time
---------------------------------------------------------
           0.62   data required time
          -1.03   data arrival time
---------------------------------------------------------
           0.40   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.5347

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.5336

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
1.4100

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
3.3900

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
240.425532

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             9.43e-03   2.94e-03   2.07e-08   1.24e-02  21.8%
Combinational          2.38e-02   1.33e-02   5.55e-08   3.70e-02  65.2%
Clock                  4.51e-03   2.84e-03   2.60e-08   7.35e-03  13.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.77e-02   1.90e-02   1.02e-07   5.67e-02 100.0%
                          66.4%      33.6%       0.0%
