// Seed: 4273058669
module module_0 (
    output wire id_0,
    input wor id_1,
    input supply1 id_2,
    input wire id_3,
    input wire id_4,
    input supply1 id_5
);
  assign id_0 = id_2;
  wire id_7;
  wire id_8;
endmodule
module module_1 (
    output wand id_0,
    input supply1 id_1,
    output tri1 id_2,
    input tri0 id_3,
    output uwire id_4,
    output wor id_5,
    output tri1 id_6,
    input tri id_7,
    input tri id_8,
    output tri id_9,
    input wire id_10,
    output supply1 id_11,
    input supply0 id_12,
    output supply1 id_13
);
  xor (id_9, id_8, id_10, id_7, id_12, id_3, id_1);
  assign id_13 = id_8;
  module_0(
      id_6, id_10, id_12, id_7, id_8, id_8
  );
  wire id_15;
endmodule
