

<!DOCTYPE html>
<html class="writer-html5" lang="en" >
<head>
  <meta charset="utf-8" />
  
  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  
  <title>21. TSX Async Abort (TAA) mitigation &mdash; The Linux Kernel 5.12.0-rc3+ documentation</title>
  

  
  <link rel="stylesheet" href="../_static/css/theme.css" type="text/css" />
  <link rel="stylesheet" href="../_static/pygments.css" type="text/css" />
  <link rel="stylesheet" href="../_static/theme_overrides.css" type="text/css" />

  
  

  
  

  

  
  
    
      <script type="text/javascript" id="documentation_options" data-url_root="../" src="../_static/documentation_options.js"></script>
        <script src="../_static/jquery.js"></script>
        <script src="../_static/underscore.js"></script>
        <script src="../_static/doctools.js"></script>
    
    <script type="text/javascript" src="../_static/js/theme.js"></script>

    
    <link rel="index" title="Index" href="../genindex.html" />
    <link rel="search" title="Search" href="../search.html" />
    <link rel="next" title="22. USB Legacy support" href="usb-legacy-support.html" />
    <link rel="prev" title="20. User Interface for Resource Control feature" href="resctrl.html" /> 
</head>

<body class="wy-body-for-nav">

   
  <div class="wy-grid-for-nav">
    
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >
          

          
            <a href="../index.html" class="icon icon-home"> The Linux Kernel
          

          
          </a>

          
            
            
              <div class="version">
                5.12.0-rc3
              </div>
            
          

          
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>

          
        </div>

        
        <div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="main navigation">
          
            
            
              
            
            
              <ul>
<li class="toctree-l1"><a class="reference internal" href="../admin-guide/index.html">The Linux kernel user’s and administrator’s guide</a></li>
<li class="toctree-l1"><a class="reference internal" href="../kbuild/index.html">Kernel Build System</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../firmware-guide/index.html">The Linux kernel firmware guide</a></li>
<li class="toctree-l1"><a class="reference internal" href="../devicetree/index.html">Open Firmware and Device Tree</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../userspace-api/index.html">The Linux kernel user-space API guide</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../process/index.html">Working with the kernel development community</a></li>
<li class="toctree-l1"><a class="reference internal" href="../dev-tools/index.html">Development tools for the kernel</a></li>
<li class="toctree-l1"><a class="reference internal" href="../doc-guide/index.html">How to write kernel documentation</a></li>
<li class="toctree-l1"><a class="reference internal" href="../kernel-hacking/index.html">Kernel Hacking Guides</a></li>
<li class="toctree-l1"><a class="reference internal" href="../trace/index.html">Linux Tracing Technologies</a></li>
<li class="toctree-l1"><a class="reference internal" href="../maintainer/index.html">Kernel Maintainer Handbook</a></li>
<li class="toctree-l1"><a class="reference internal" href="../fault-injection/index.html">fault-injection</a></li>
<li class="toctree-l1"><a class="reference internal" href="../livepatch/index.html">Kernel Livepatching</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../driver-api/index.html">The Linux driver implementer’s API guide</a></li>
<li class="toctree-l1"><a class="reference internal" href="../core-api/index.html">Core API Documentation</a></li>
<li class="toctree-l1"><a class="reference internal" href="../locking/index.html">locking</a></li>
<li class="toctree-l1"><a class="reference internal" href="../accounting/index.html">Accounting</a></li>
<li class="toctree-l1"><a class="reference internal" href="../block/index.html">Block</a></li>
<li class="toctree-l1"><a class="reference internal" href="../cdrom/index.html">cdrom</a></li>
<li class="toctree-l1"><a class="reference internal" href="../cpu-freq/index.html">Linux CPUFreq - CPU frequency and voltage scaling code in the Linux(TM) kernel</a></li>
<li class="toctree-l1"><a class="reference internal" href="../ide/index.html">Integrated Drive Electronics (IDE)</a></li>
<li class="toctree-l1"><a class="reference internal" href="../fb/index.html">Frame Buffer</a></li>
<li class="toctree-l1"><a class="reference internal" href="../fpga/index.html">fpga</a></li>
<li class="toctree-l1"><a class="reference internal" href="../hid/index.html">Human Interface Devices (HID)</a></li>
<li class="toctree-l1"><a class="reference internal" href="../i2c/index.html">I2C/SMBus Subsystem</a></li>
<li class="toctree-l1"><a class="reference internal" href="../iio/index.html">Industrial I/O</a></li>
<li class="toctree-l1"><a class="reference internal" href="../isdn/index.html">ISDN</a></li>
<li class="toctree-l1"><a class="reference internal" href="../infiniband/index.html">InfiniBand</a></li>
<li class="toctree-l1"><a class="reference internal" href="../leds/index.html">LEDs</a></li>
<li class="toctree-l1"><a class="reference internal" href="../netlabel/index.html">NetLabel</a></li>
<li class="toctree-l1"><a class="reference internal" href="../networking/index.html">Linux Networking Documentation</a></li>
<li class="toctree-l1"><a class="reference internal" href="../pcmcia/index.html">pcmcia</a></li>
<li class="toctree-l1"><a class="reference internal" href="../power/index.html">Power Management</a></li>
<li class="toctree-l1"><a class="reference internal" href="../target/index.html">TCM Virtual Device</a></li>
<li class="toctree-l1"><a class="reference internal" href="../timers/index.html">timers</a></li>
<li class="toctree-l1"><a class="reference internal" href="../spi/index.html">Serial Peripheral Interface (SPI)</a></li>
<li class="toctree-l1"><a class="reference internal" href="../w1/index.html">1-Wire Subsystem</a></li>
<li class="toctree-l1"><a class="reference internal" href="../watchdog/index.html">Linux Watchdog Support</a></li>
<li class="toctree-l1"><a class="reference internal" href="../virt/index.html">Linux Virtualization Support</a></li>
<li class="toctree-l1"><a class="reference internal" href="../input/index.html">The Linux Input Documentation</a></li>
<li class="toctree-l1"><a class="reference internal" href="../hwmon/index.html">Linux Hardware Monitoring</a></li>
<li class="toctree-l1"><a class="reference internal" href="../gpu/index.html">Linux GPU Driver Developer’s Guide</a></li>
<li class="toctree-l1"><a class="reference internal" href="../security/index.html">Security Documentation</a></li>
<li class="toctree-l1"><a class="reference internal" href="../sound/index.html">Linux Sound Subsystem Documentation</a></li>
<li class="toctree-l1"><a class="reference internal" href="../crypto/index.html">Linux Kernel Crypto API</a></li>
<li class="toctree-l1"><a class="reference internal" href="../filesystems/index.html">Filesystems in the Linux kernel</a></li>
<li class="toctree-l1"><a class="reference internal" href="../vm/index.html">Linux Memory Management Documentation</a></li>
<li class="toctree-l1"><a class="reference internal" href="../bpf/index.html">BPF Documentation</a></li>
<li class="toctree-l1"><a class="reference internal" href="../usb/index.html">USB support</a></li>
<li class="toctree-l1"><a class="reference internal" href="../PCI/index.html">Linux PCI Bus Subsystem</a></li>
<li class="toctree-l1"><a class="reference internal" href="../scsi/index.html">Linux SCSI Subsystem</a></li>
<li class="toctree-l1"><a class="reference internal" href="../misc-devices/index.html">Assorted Miscellaneous Devices Documentation</a></li>
<li class="toctree-l1"><a class="reference internal" href="../scheduler/index.html">Linux Scheduler</a></li>
<li class="toctree-l1"><a class="reference internal" href="../mhi/index.html">MHI</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../asm-annotations.html">Assembler Annotations</a></li>
</ul>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../arm/index.html">ARM Architecture</a></li>
<li class="toctree-l1"><a class="reference internal" href="../arm64/index.html">ARM64 Architecture</a></li>
<li class="toctree-l1"><a class="reference internal" href="../ia64/index.html">IA-64 Architecture</a></li>
<li class="toctree-l1"><a class="reference internal" href="../m68k/index.html">m68k Architecture</a></li>
<li class="toctree-l1"><a class="reference internal" href="../mips/index.html">MIPS-specific Documentation</a></li>
<li class="toctree-l1"><a class="reference internal" href="../nios2/index.html">Nios II Specific Documentation</a></li>
<li class="toctree-l1"><a class="reference internal" href="../openrisc/index.html">OpenRISC Architecture</a></li>
<li class="toctree-l1"><a class="reference internal" href="../parisc/index.html">PA-RISC Architecture</a></li>
<li class="toctree-l1"><a class="reference internal" href="../powerpc/index.html">powerpc</a></li>
<li class="toctree-l1"><a class="reference internal" href="../riscv/index.html">RISC-V architecture</a></li>
<li class="toctree-l1"><a class="reference internal" href="../s390/index.html">s390 Architecture</a></li>
<li class="toctree-l1"><a class="reference internal" href="../sh/index.html">SuperH Interfaces Guide</a></li>
<li class="toctree-l1"><a class="reference internal" href="../sparc/index.html">Sparc Architecture</a></li>
<li class="toctree-l1 current"><a class="reference internal" href="index.html">x86-specific Documentation</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="boot.html">1. The Linux/x86 Boot Protocol</a></li>
<li class="toctree-l2"><a class="reference internal" href="booting-dt.html">2. DeviceTree Booting</a></li>
<li class="toctree-l2"><a class="reference internal" href="cpuinfo.html">3. x86 Feature Flags</a></li>
<li class="toctree-l2"><a class="reference internal" href="topology.html">4. x86 Topology</a></li>
<li class="toctree-l2"><a class="reference internal" href="exception-tables.html">5. Kernel level exception handling</a></li>
<li class="toctree-l2"><a class="reference internal" href="kernel-stacks.html">6. Kernel Stacks</a></li>
<li class="toctree-l2"><a class="reference internal" href="entry_64.html">7. Kernel Entries</a></li>
<li class="toctree-l2"><a class="reference internal" href="earlyprintk.html">8. Early Printk</a></li>
<li class="toctree-l2"><a class="reference internal" href="orc-unwinder.html">9. ORC unwinder</a></li>
<li class="toctree-l2"><a class="reference internal" href="zero-page.html">10. Zero Page</a></li>
<li class="toctree-l2"><a class="reference internal" href="tlb.html">11. The TLB</a></li>
<li class="toctree-l2"><a class="reference internal" href="mtrr.html">12. MTRR (Memory Type Range Register) control</a></li>
<li class="toctree-l2"><a class="reference internal" href="pat.html">13. PAT (Page Attribute Table)</a></li>
<li class="toctree-l2"><a class="reference internal" href="intel-iommu.html">14. Linux IOMMU Support</a></li>
<li class="toctree-l2"><a class="reference internal" href="intel_txt.html">15. Intel(R) TXT Overview</a></li>
<li class="toctree-l2"><a class="reference internal" href="amd-memory-encryption.html">16. AMD Memory Encryption</a></li>
<li class="toctree-l2"><a class="reference internal" href="pti.html">17. Page Table Isolation (PTI)</a></li>
<li class="toctree-l2"><a class="reference internal" href="mds.html">18. Microarchitectural Data Sampling (MDS) mitigation</a></li>
<li class="toctree-l2"><a class="reference internal" href="microcode.html">19. The Linux Microcode Loader</a></li>
<li class="toctree-l2"><a class="reference internal" href="resctrl.html">20. User Interface for Resource Control feature</a></li>
<li class="toctree-l2 current"><a class="current reference internal" href="#">21. TSX Async Abort (TAA) mitigation</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#overview">21.1. Overview</a></li>
<li class="toctree-l3"><a class="reference internal" href="#mitigation-strategy">21.2. Mitigation strategy</a></li>
<li class="toctree-l3"><a class="reference internal" href="#kernel-internal-mitigation-modes">21.3. Kernel internal mitigation modes</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="usb-legacy-support.html">22. USB Legacy support</a></li>
<li class="toctree-l2"><a class="reference internal" href="i386/index.html">23. i386 Support</a></li>
<li class="toctree-l2"><a class="reference internal" href="x86_64/index.html">24. x86_64 Support</a></li>
<li class="toctree-l2"><a class="reference internal" href="sva.html">25. Shared Virtual Addressing (SVA) with ENQCMD</a></li>
<li class="toctree-l2"><a class="reference internal" href="sgx.html">26. Software Guard eXtensions (SGX)</a></li>
<li class="toctree-l2"><a class="reference internal" href="features.html">27. Feature status on x86 architecture</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../xtensa/index.html">Xtensa Architecture</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../staging/index.html">Unsorted Documentation</a></li>
<li class="toctree-l1"><a class="reference internal" href="../staging/index.html#atomic-types">Atomic Types</a></li>
<li class="toctree-l1"><a class="reference internal" href="../staging/index.html#atomic-bitops">Atomic bitops</a></li>
<li class="toctree-l1"><a class="reference internal" href="../staging/index.html#memory-barriers">Memory Barriers</a></li>
<li class="toctree-l1"><a class="reference internal" href="../watch_queue.html">General notification mechanism</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../translations/index.html">Translations</a></li>
</ul>

            
          
        </div>
        
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap">

      
      <nav class="wy-nav-top" aria-label="top navigation">
        
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../index.html">The Linux Kernel</a>
        
      </nav>


      <div class="wy-nav-content">
        
        <div class="rst-content">
        
          

















<div role="navigation" aria-label="breadcrumbs navigation">

  <ul class="wy-breadcrumbs">
    
      <li><a href="../index.html" class="icon icon-home"></a> &raquo;</li>
        
          <li><a href="index.html">x86-specific Documentation</a> &raquo;</li>
        
      <li><span class="section-number">21. </span>TSX Async Abort (TAA) mitigation</li>
    
    
      <li class="wy-breadcrumbs-aside">
        
          
            <a href="../_sources/x86/tsx_async_abort.rst.txt" rel="nofollow"> View page source</a>
          
        
      </li>
    
  </ul>

  
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
            
  <div class="section" id="tsx-async-abort-taa-mitigation">
<h1><span class="section-number">21. </span>TSX Async Abort (TAA) mitigation<a class="headerlink" href="#tsx-async-abort-taa-mitigation" title="Permalink to this headline">¶</a></h1>
<div class="section" id="overview">
<span id="tsx-async-abort"></span><h2><span class="section-number">21.1. </span>Overview<a class="headerlink" href="#overview" title="Permalink to this headline">¶</a></h2>
<p>TSX Async Abort (TAA) is a side channel attack on internal buffers in some
Intel processors similar to Microachitectural Data Sampling (MDS).  In this
case certain loads may speculatively pass invalid data to dependent operations
when an asynchronous abort condition is pending in a Transactional
Synchronization Extensions (TSX) transaction.  This includes loads with no
fault or assist condition. Such loads may speculatively expose stale data from
the same uarch data structures as in MDS, with same scope of exposure i.e.
same-thread and cross-thread. This issue affects all current processors that
support TSX.</p>
</div>
<div class="section" id="mitigation-strategy">
<h2><span class="section-number">21.2. </span>Mitigation strategy<a class="headerlink" href="#mitigation-strategy" title="Permalink to this headline">¶</a></h2>
<p>a) TSX disable - one of the mitigations is to disable TSX. A new MSR
IA32_TSX_CTRL will be available in future and current processors after
microcode update which can be used to disable TSX. In addition, it
controls the enumeration of the TSX feature bits (RTM and HLE) in CPUID.</p>
<p>b) Clear CPU buffers - similar to MDS, clearing the CPU buffers mitigates this
vulnerability. More details on this approach can be found in
<a class="reference internal" href="mds.html#mds"><span class="std std-ref"><a class="reference internal" href="../admin-guide/hw-vuln/mds.html"><span class="doc">MDS - Microarchitectural Data Sampling</span></a></span></a>.</p>
</div>
<div class="section" id="kernel-internal-mitigation-modes">
<h2><span class="section-number">21.3. </span>Kernel internal mitigation modes<a class="headerlink" href="#kernel-internal-mitigation-modes" title="Permalink to this headline">¶</a></h2>
<blockquote>
<div><table class="docutils align-default">
<colgroup>
<col style="width: 18%" />
<col style="width: 82%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>off</p></td>
<td><p>Mitigation is disabled. Either the CPU is not affected or
tsx_async_abort=off is supplied on the kernel command line.</p></td>
</tr>
<tr class="row-even"><td><p>tsx disabled</p></td>
<td><p>Mitigation is enabled. TSX feature is disabled by default at
bootup on processors that support TSX control.</p></td>
</tr>
<tr class="row-odd"><td><p>verw</p></td>
<td><p>Mitigation is enabled. CPU is affected and MD_CLEAR is
advertised in CPUID.</p></td>
</tr>
<tr class="row-even"><td><p>ucode needed</p></td>
<td><p>Mitigation is enabled. CPU is affected and MD_CLEAR is not
advertised in CPUID. That is mainly for virtualization
scenarios where the host has the updated microcode but the
hypervisor does not expose MD_CLEAR in CPUID. It’s a best
effort approach without guarantee.</p></td>
</tr>
</tbody>
</table>
</div></blockquote>
<p>If the CPU is affected and the “tsx_async_abort” kernel command line parameter is
not provided then the kernel selects an appropriate mitigation depending on the
status of RTM and MD_CLEAR CPUID bits.</p>
<p>Below tables indicate the impact of tsx=on|off|auto cmdline options on state of
TAA mitigation, VERW behavior and TSX feature for various combinations of
MSR_IA32_ARCH_CAPABILITIES bits.</p>
<ol class="arabic simple">
<li><p>“tsx=off”</p></li>
</ol>
<table class="docutils align-default">
<colgroup>
<col style="width: 9%" />
<col style="width: 9%" />
<col style="width: 12%" />
<col style="width: 12%" />
<col style="width: 14%" />
<col style="width: 20%" />
<col style="width: 23%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head" colspan="3"><p>MSR_IA32_ARCH_CAPABILITIES bits</p></th>
<th class="head" colspan="4"><p>Result with cmdline tsx=off</p></th>
</tr>
<tr class="row-even"><th class="head"><p>TAA_NO</p></th>
<th class="head"><p>MDS_NO</p></th>
<th class="head"><p>TSX_CTRL_MSR</p></th>
<th class="head"><p>TSX state
after bootup</p></th>
<th class="head"><p>VERW can clear
CPU buffers</p></th>
<th class="head"><p>TAA mitigation
tsx_async_abort=off</p></th>
<th class="head"><p>TAA mitigation
tsx_async_abort=full</p></th>
</tr>
</thead>
<tbody>
<tr class="row-odd"><td><p>0</p></td>
<td><p>0</p></td>
<td><p>0</p></td>
<td><p>HW default</p></td>
<td><p>Yes</p></td>
<td><p>Same as MDS</p></td>
<td><p>Same as MDS</p></td>
</tr>
<tr class="row-even"><td><p>0</p></td>
<td><p>0</p></td>
<td><p>1</p></td>
<td><p>Invalid case</p></td>
<td><p>Invalid case</p></td>
<td><p>Invalid case</p></td>
<td><p>Invalid case</p></td>
</tr>
<tr class="row-odd"><td><p>0</p></td>
<td><p>1</p></td>
<td><p>0</p></td>
<td><p>HW default</p></td>
<td><p>No</p></td>
<td><p>Need ucode update</p></td>
<td><p>Need ucode update</p></td>
</tr>
<tr class="row-even"><td><p>0</p></td>
<td><p>1</p></td>
<td><p>1</p></td>
<td><p>Disabled</p></td>
<td><p>Yes</p></td>
<td><p>TSX disabled</p></td>
<td><p>TSX disabled</p></td>
</tr>
<tr class="row-odd"><td><p>1</p></td>
<td><p>X</p></td>
<td><p>1</p></td>
<td><p>Disabled</p></td>
<td><p>X</p></td>
<td><p>None needed</p></td>
<td><p>None needed</p></td>
</tr>
</tbody>
</table>
<ol class="arabic simple" start="2">
<li><p>“tsx=on”</p></li>
</ol>
<table class="docutils align-default">
<colgroup>
<col style="width: 9%" />
<col style="width: 9%" />
<col style="width: 12%" />
<col style="width: 12%" />
<col style="width: 14%" />
<col style="width: 20%" />
<col style="width: 23%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head" colspan="3"><p>MSR_IA32_ARCH_CAPABILITIES bits</p></th>
<th class="head" colspan="4"><p>Result with cmdline tsx=on</p></th>
</tr>
<tr class="row-even"><th class="head"><p>TAA_NO</p></th>
<th class="head"><p>MDS_NO</p></th>
<th class="head"><p>TSX_CTRL_MSR</p></th>
<th class="head"><p>TSX state
after bootup</p></th>
<th class="head"><p>VERW can clear
CPU buffers</p></th>
<th class="head"><p>TAA mitigation
tsx_async_abort=off</p></th>
<th class="head"><p>TAA mitigation
tsx_async_abort=full</p></th>
</tr>
</thead>
<tbody>
<tr class="row-odd"><td><p>0</p></td>
<td><p>0</p></td>
<td><p>0</p></td>
<td><p>HW default</p></td>
<td><p>Yes</p></td>
<td><p>Same as MDS</p></td>
<td><p>Same as MDS</p></td>
</tr>
<tr class="row-even"><td><p>0</p></td>
<td><p>0</p></td>
<td><p>1</p></td>
<td><p>Invalid case</p></td>
<td><p>Invalid case</p></td>
<td><p>Invalid case</p></td>
<td><p>Invalid case</p></td>
</tr>
<tr class="row-odd"><td><p>0</p></td>
<td><p>1</p></td>
<td><p>0</p></td>
<td><p>HW default</p></td>
<td><p>No</p></td>
<td><p>Need ucode update</p></td>
<td><p>Need ucode update</p></td>
</tr>
<tr class="row-even"><td><p>0</p></td>
<td><p>1</p></td>
<td><p>1</p></td>
<td><p>Enabled</p></td>
<td><p>Yes</p></td>
<td><p>None</p></td>
<td><p>Same as MDS</p></td>
</tr>
<tr class="row-odd"><td><p>1</p></td>
<td><p>X</p></td>
<td><p>1</p></td>
<td><p>Enabled</p></td>
<td><p>X</p></td>
<td><p>None needed</p></td>
<td><p>None needed</p></td>
</tr>
</tbody>
</table>
<ol class="arabic simple" start="3">
<li><p>“tsx=auto”</p></li>
</ol>
<table class="docutils align-default">
<colgroup>
<col style="width: 9%" />
<col style="width: 9%" />
<col style="width: 12%" />
<col style="width: 12%" />
<col style="width: 14%" />
<col style="width: 20%" />
<col style="width: 23%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head" colspan="3"><p>MSR_IA32_ARCH_CAPABILITIES bits</p></th>
<th class="head" colspan="4"><p>Result with cmdline tsx=auto</p></th>
</tr>
<tr class="row-even"><th class="head"><p>TAA_NO</p></th>
<th class="head"><p>MDS_NO</p></th>
<th class="head"><p>TSX_CTRL_MSR</p></th>
<th class="head"><p>TSX state
after bootup</p></th>
<th class="head"><p>VERW can clear
CPU buffers</p></th>
<th class="head"><p>TAA mitigation
tsx_async_abort=off</p></th>
<th class="head"><p>TAA mitigation
tsx_async_abort=full</p></th>
</tr>
</thead>
<tbody>
<tr class="row-odd"><td><p>0</p></td>
<td><p>0</p></td>
<td><p>0</p></td>
<td><p>HW default</p></td>
<td><p>Yes</p></td>
<td><p>Same as MDS</p></td>
<td><p>Same as MDS</p></td>
</tr>
<tr class="row-even"><td><p>0</p></td>
<td><p>0</p></td>
<td><p>1</p></td>
<td><p>Invalid case</p></td>
<td><p>Invalid case</p></td>
<td><p>Invalid case</p></td>
<td><p>Invalid case</p></td>
</tr>
<tr class="row-odd"><td><p>0</p></td>
<td><p>1</p></td>
<td><p>0</p></td>
<td><p>HW default</p></td>
<td><p>No</p></td>
<td><p>Need ucode update</p></td>
<td><p>Need ucode update</p></td>
</tr>
<tr class="row-even"><td><p>0</p></td>
<td><p>1</p></td>
<td><p>1</p></td>
<td><p>Disabled</p></td>
<td><p>Yes</p></td>
<td><p>TSX disabled</p></td>
<td><p>TSX disabled</p></td>
</tr>
<tr class="row-odd"><td><p>1</p></td>
<td><p>X</p></td>
<td><p>1</p></td>
<td><p>Enabled</p></td>
<td><p>X</p></td>
<td><p>None needed</p></td>
<td><p>None needed</p></td>
</tr>
</tbody>
</table>
<p>In the tables, TSX_CTRL_MSR is a new bit in MSR_IA32_ARCH_CAPABILITIES that
indicates whether MSR_IA32_TSX_CTRL is supported.</p>
<p>There are two control bits in IA32_TSX_CTRL MSR:</p>
<blockquote>
<div><dl class="simple">
<dt>Bit 0: When set it disables the Restricted Transactional Memory (RTM)</dt><dd><p>sub-feature of TSX (will force all transactions to abort on the
XBEGIN instruction).</p>
</dd>
<dt>Bit 1: When set it disables the enumeration of the RTM and HLE feature</dt><dd><p>(i.e. it will make CPUID(EAX=7).EBX{bit4} and
CPUID(EAX=7).EBX{bit11} read as 0).</p>
</dd>
</dl>
</div></blockquote>
</div>
</div>


           </div>
           
          </div>
          <footer>
    <div class="rst-footer-buttons" role="navigation" aria-label="footer navigation">
        <a href="usb-legacy-support.html" class="btn btn-neutral float-right" title="22. USB Legacy support" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
        <a href="resctrl.html" class="btn btn-neutral float-left" title="20. User Interface for Resource Control feature" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>
        &#169; Copyright The kernel development community.

    </p>
  </div>
    
    
    
    Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    
    provided by <a href="https://readthedocs.org">Read the Docs</a>. 

</footer>
        </div>
      </div>

    </section>

  </div>
  

  <script type="text/javascript">
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script>

  
  
    
   

</body>
</html>