# MIPS CPU

## Overview

It is a project for my __Computer Organization and Design__ Course. But I want to develop more after the class. It may be abandoned at any moment. (-_-)

## Features

- MIPS CPU
- Hazard detection and forwarding
- Supported Instruction: `lw`, `sw`, `add`, `sub`, `and`, `or`, `xor`, `nor`, `slt`, `addi`, `andi`, `ori`, `xori`, `slti`, `bne`, `beq`, `j`

## WIP Feature

- [ ] IRQ
- [ ] AHB-Lite Bus
- [ ] VGA Slave
- [ ] Keyboard
- [ ] UART
