
<!DOCTYPE html>
<html>
<head>
<style>
body {

}
p {
font-size: 14px;
}</style>
<h3>hw/ip/prim/rtl/prim_intr_hw.sv Coverage: 100%</h3>
<pre style="margin:0; padding:0 ">// Copyright lowRISC contributors.</pre>
<pre style="margin:0; padding:0 ">// Licensed under the Apache License, Version 2.0, see LICENSE for details.</pre>
<pre style="margin:0; padding:0 ">// SPDX-License-Indentifier: Apache-2.0</pre>
<pre style="margin:0; padding:0 ">//</pre>
<pre style="margin:0; padding:0 ">// Primitive interrupt handler. This assumes the existence of three</pre>
<pre style="margin:0; padding:0 ">// controller registers: INTR_ENABLE, INTR_STATE, INTR_TEST.</pre>
<pre style="margin:0; padding:0 ">// This module can be instantiated once per interrupt field, or</pre>
<pre style="margin:0; padding:0 ">// "bussified" with all fields of the interrupt vector.</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">module prim_intr_hw #(parameter int unsigned Width = 1) (</pre>
<pre style="margin:0; padding:0 ">  // event</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input  [Width-1:0]  event_intr_i,</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input  [Width-1:0]  reg2hw_intr_enable_q_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input  [Width-1:0]  reg2hw_intr_test_q_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input               reg2hw_intr_test_qe_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input  [Width-1:0]  reg2hw_intr_state_q_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output              hw2reg_intr_state_de_o,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output [Width-1:0]  hw2reg_intr_state_d_o,</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // outgoing interrupt</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output [Width-1:0]  intr_o</pre>
<pre style="margin:0; padding:0 ">);</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic  [Width-1:0]    new_event;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign new_event =</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">             (({Width{reg2hw_intr_test_qe_i}} & reg2hw_intr_test_q_i) | event_intr_i);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign hw2reg_intr_state_de_o = |new_event;</pre>
<pre style="margin:0; padding:0 ">  // for scalar interrupts, this resolves to '1' with new event</pre>
<pre style="margin:0; padding:0 ">  // for vector interrupts, new events are OR'd in to existing interrupt state</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign hw2reg_intr_state_d_o  =  new_event | reg2hw_intr_state_q_i;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign intr_o = reg2hw_intr_state_q_i & reg2hw_intr_enable_q_i;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">endmodule</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
</body>
</html>
