# ##############################################################################
# Target Board:  BEE2 Uer FPGA
# Family:	 virtex2p
# Device:	 xc2vp70
# Package:	 ff1704
# Speed Grade:	 -7
# Processor: PPC 405
# Processor clock frequency: 300.000000 MHz
# Bus clock frequency: 100.000000 MHz
# Debug interface: FPGA JTAG
# On Chip Memory : 128 KB
# ##############################################################################

PARAMETER VERSION = 2.1.0

PORT reset_n = sys_rst_s, DIR = INPUT
PORT sysclk_p = sysclk_p, DIR = INPUT, SIGIS = CLK, CLK_FREQ = 100000000
PORT sysclk_m = sysclk_m, DIR = INPUT, SIGIS = CLK, CLK_FREQ = 100000000
PORT usrclk_p = usrclk_p, DIR = INPUT, SIGIS = CLK, CLK_FREQ = 100000000
PORT usrclk_m = usrclk_m, DIR = INPUT, SIGIS = CLK, CLK_FREQ = 100000000
PORT SELECTMAP_D = SELECTMAP_D, VEC = [0:7], DIR = IO
PORT SELECTMAP_RDWR_B = SELECTMAP_RDWR_B, DIR = I
PORT SELECTMAP_CS_B = SELECTMAP_CS_B, DIR = I
PORT SELECTMAP_INIT_B = SELECTMAP_INIT_B, DIR = O
#IF# strcmp(get(b,'type'),'xps_xaui') && (strcmp(get(b,'port'),'0') || strcmp(get(b,'port'),'1'))#PORT bref_clk_top_p = bref_clk_top_p, DIR = I
#IF# strcmp(get(b,'type'),'xps_xaui') && (strcmp(get(b,'port'),'0') || strcmp(get(b,'port'),'1'))#PORT bref_clk_top_n = bref_clk_top_n, DIR = I
#IF# strcmp(get(b,'type'),'xps_xaui') && (strcmp(get(b,'port'),'2') || strcmp(get(b,'port'),'3'))#PORT bref_clk_bottom_p = bref_clk_bottom_p, DIR = I
#IF# strcmp(get(b,'type'),'xps_xaui') && (strcmp(get(b,'port'),'2') || strcmp(get(b,'port'),'3'))#PORT bref_clk_bottom_n = bref_clk_bottom_n, DIR = I

#IF# strcmp(get(b,'type'),'xps_tengbe') || strcmp(get(b,'type'),'xps_xaui_v2')#PORT brefclk_top_p     = brefclk_top_p,     DIR = I
#IF# strcmp(get(b,'type'),'xps_tengbe') || strcmp(get(b,'type'),'xps_xaui_v2')#PORT brefclk_top_m     = brefclk_top_m,     DIR = I
#IF# strcmp(get(b,'type'),'xps_tengbe') || strcmp(get(b,'type'),'xps_xaui_v2')#PORT brefclk2_top_p    = brefclk2_top_p,    DIR = I
#IF# strcmp(get(b,'type'),'xps_tengbe') || strcmp(get(b,'type'),'xps_xaui_v2')#PORT brefclk2_top_m    = brefclk2_top_m,    DIR = I
#IF# strcmp(get(b,'type'),'xps_tengbe') || strcmp(get(b,'type'),'xps_xaui_v2')#PORT brefclk_bottom_p  = brefclk_bottom_p,  DIR = I
#IF# strcmp(get(b,'type'),'xps_tengbe') || strcmp(get(b,'type'),'xps_xaui_v2')#PORT brefclk_bottom_m  = brefclk_bottom_m,  DIR = I
#IF# strcmp(get(b,'type'),'xps_tengbe') || strcmp(get(b,'type'),'xps_xaui_v2')#PORT brefclk2_bottom_p = brefclk2_bottom_p, DIR = I
#IF# strcmp(get(b,'type'),'xps_tengbe') || strcmp(get(b,'type'),'xps_xaui_v2')#PORT brefclk2_bottom_m = brefclk2_bottom_m, DIR = I

BEGIN opb_selectmap_fifo
 PARAMETER INSTANCE = opb_selectmap_fifo_0
 PARAMETER HW_VER = 1.01.a
 PARAMETER C_BASEADDR = 0xd0fffe00
 PARAMETER C_HIGHADDR = 0xd0ffffff
 BUS_INTERFACE SOPB = opb0
 PORT D = SELECTMAP_D
 PORT RDWR_B = SELECTMAP_RDWR_B
 PORT CS_B = SELECTMAP_CS_B
 PORT INIT_B = SELECTMAP_INIT_B
END

BEGIN proc_sys_reset
 PARAMETER INSTANCE = reset_block
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_EXT_RESET_HIGH = 0
 PORT Ext_Reset_In = sys_rst_s
 PORT Slowest_sync_clk = sys_clk
 PORT Chip_Reset_Req = C405RSTCHIPRESETREQ
 PORT Core_Reset_Req = C405RSTCORERESETREQ
 PORT System_Reset_Req = C405RSTSYSRESETREQ
 PORT Rstc405resetchip = RSTC405RESETCHIP
 PORT Rstc405resetcore = RSTC405RESETCORE
 PORT Rstc405resetsys = RSTC405RESETSYS
 PORT Bus_Struct_Reset = sys_bus_reset
 PORT Dcm_locked = dcm_0_lock
END

BEGIN dcm_module
 PARAMETER INSTANCE = dcm_0
 PARAMETER HW_VER = 1.00.d
 PARAMETER C_CLK0_BUF = TRUE
 PARAMETER C_CLKIN_PERIOD = 10.000000
 PARAMETER C_CLK_FEEDBACK = 1X
 PARAMETER C_EXT_RESET_HIGH = 1
 PARAMETER C_CLK2X_BUF = TRUE
 PARAMETER C_CLKFX_DIVIDE = 1
 PARAMETER C_CLKFX_MULTIPLY = 3
 PARAMETER C_CLKFX_BUF = TRUE
 PARAMETER C_CLK90_BUF = TRUE
 PARAMETER C_DFS_FREQUENCY_MODE = HIGH
 PORT LOCKED = dcm_0_lock
 PORT CLKIN = dcm_clk_s
 PORT RST = net_gnd
 PORT CLKFB = sys_clk
 PORT CLK0 = sys_clk
 PORT CLK2X = sys_clk2x_dcm
 PORT CLK90 = sys_clk90
 PORT CLKFX = sys_clk3x
END

BEGIN dcm_module
 PARAMETER INSTANCE = dcm_1
 PARAMETER HW_VER = 1.00.d
 PARAMETER C_CLK0_BUF = TRUE
 PARAMETER C_CLKIN_PERIOD = 5.000000
 PARAMETER C_CLK_FEEDBACK = 1X
 PARAMETER C_EXT_RESET_HIGH = 0
 PARAMETER C_CLK90_BUF = TRUE
 PORT CLKIN = sys_clk2x_dcm
 PORT CLK0 = sys_clk2x
 PORT CLKFB = sys_clk2x
 PORT RST = dcm_0_lock
 PORT CLK90 = sys_clk2x90
END

BEGIN dcm_module
 PARAMETER INSTANCE = dcm_2
 PARAMETER HW_VER = 1.00.d
 PARAMETER C_CLK0_BUF = TRUE
 PARAMETER C_CLKIN_PERIOD = 10.000000
 PARAMETER C_CLK_FEEDBACK = 1X
 PARAMETER C_EXT_RESET_HIGH = 1
 PARAMETER C_CLK2X_BUF = TRUE
 PARAMETER C_CLK90_BUF = TRUE
 PORT LOCKED = dcm_2_lock
 PORT CLKIN = usrclk_in
 PORT CLK0 = usr_clk
 PORT CLKFB = usr_clk
 PORT RST = sys_bus_reset
 PORT CLK2X = usr_clk2x_dcm
 PORT CLK90 = usr_clk90
END

BEGIN dcm_module
 PARAMETER INSTANCE = dcm_3
 PARAMETER HW_VER = 1.00.d
 PARAMETER C_CLK0_BUF = TRUE
 PARAMETER C_CLKIN_PERIOD = 5.000000
 PARAMETER C_CLK_FEEDBACK = 1X
 PARAMETER C_EXT_RESET_HIGH = 0
 PARAMETER C_CLK90_BUF = TRUE
 PORT CLKIN = usr_clk2x_dcm
 PORT CLK0 = usr_clk2x
 PORT CLKFB = usr_clk2x
 PORT RST = dcm_2_lock
 PORT CLK90 = usr_clk2x90
END

BEGIN ppc405
 PARAMETER INSTANCE = ppc405_0
 PARAMETER HW_VER = 2.00.c
 BUS_INTERFACE JTAGPPC = jtagppc_0_0
 BUS_INTERFACE DPLB = plb
 BUS_INTERFACE IPLB = plb
 PORT PLBCLK = sys_clk
 PORT C405RSTCHIPRESETREQ = C405RSTCHIPRESETREQ
 PORT C405RSTCORERESETREQ = C405RSTCORERESETREQ
 PORT C405RSTSYSRESETREQ = C405RSTSYSRESETREQ
 PORT RSTC405RESETCHIP = RSTC405RESETCHIP
 PORT RSTC405RESETCORE = RSTC405RESETCORE
 PORT RSTC405RESETSYS = RSTC405RESETSYS
 PORT CPMC405CLOCK = sys_clk3x
END

BEGIN ppc405
 PARAMETER INSTANCE = ppc405_1
 PARAMETER HW_VER = 2.00.c
 BUS_INTERFACE JTAGPPC = jtagppc_0_1
END

BEGIN jtagppc_cntlr
 PARAMETER INSTANCE = jtagppc_0
 PARAMETER HW_VER = 2.00.a
 BUS_INTERFACE JTAGPPC0 = jtagppc_0_0
 BUS_INTERFACE JTAGPPC1 = jtagppc_0_1
END

BEGIN bram_block
 PARAMETER INSTANCE = plb_bram_if_cntlr_1_bram
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = plb_bram
END

BEGIN plb_bram_if_cntlr
 PARAMETER INSTANCE = plb_bram_if_cntlr_1
 PARAMETER HW_VER = 1.00.b
 PARAMETER C_PLB_CLK_PERIOD_PS = 10000
 PARAMETER C_BASEADDR = 0xffff0000
 PARAMETER C_HIGHADDR = 0xffffffff
 BUS_INTERFACE PORTA = plb_bram
 BUS_INTERFACE SPLB = plb
 PORT PLB_Clk = sys_clk
END

BEGIN plb2opb_bridge
 PARAMETER INSTANCE = plb2opb_bridge_0
 PARAMETER HW_VER = 1.01.a
 PARAMETER C_DCR_INTFCE = 0
 PARAMETER C_NUM_ADDR_RNG = 1
 PARAMETER C_RNG0_BASEADDR = 0xd0000000
 PARAMETER C_RNG0_HIGHADDR = 0xd0ffffff
 BUS_INTERFACE SPLB = plb
 BUS_INTERFACE MOPB = opb0
 PORT PLB_Clk = sys_clk
 PORT OPB_Clk = sys_clk
END

BEGIN plb_v34
 PARAMETER INSTANCE = plb
 PARAMETER HW_VER = 1.02.a
 PARAMETER C_DCR_INTFCE = 0
 PARAMETER C_EXT_RESET_HIGH = 1
 PORT SYS_Rst = sys_bus_reset
 PORT PLB_Clk = sys_clk
END

BEGIN opb_v20
 PARAMETER INSTANCE = opb0
 PARAMETER HW_VER = 1.10.c
 PARAMETER C_EXT_RESET_HIGH = 1
 PORT SYS_Rst = sys_bus_reset
 PORT OPB_Clk = sys_clk
END

BEGIN diffclk_buf
 PARAMETER INSTANCE = diffclk_buf_0
 PARAMETER HW_VER = 1.01.a
 PORT Clkin_p = sysclk_p
 PORT Clkin_m = sysclk_m
 PORT Clkout = dcm_clk_s
END

BEGIN diffclk_buf
 PARAMETER INSTANCE = diffclk_buf_1
 PARAMETER HW_VER = 1.01.a
 PORT Clkin_p = usrclk_p
 PORT Clkin_m = usrclk_m
 PORT Clkout = usrclk_in
END

#IF# strcmp(get(b,'type'),'xps_tengbe') || strcmp(get(b,'type'),'xps_xaui_v2')#BEGIN XAUI_infrastructure
#IF# strcmp(get(b,'type'),'xps_tengbe') || strcmp(get(b,'type'),'xps_xaui_v2')# PARAMETER INSTANCE = xaui_infrastructure_0
#IF# strcmp(get(b,'type'),'xps_tengbe') || strcmp(get(b,'type'),'xps_xaui_v2')# PARAMETER HW_VER = 2.00.a
#IF# strcmp(get(b,'type'),'xps_tengbe') || strcmp(get(b,'type'),'xps_xaui_v2')# PORT link_speed         = net_vcc
#IF# strcmp(get(b,'type'),'xps_tengbe') || strcmp(get(b,'type'),'xps_xaui_v2')# PORT brefclk_top_p      = brefclk_top_p
#IF# strcmp(get(b,'type'),'xps_tengbe') || strcmp(get(b,'type'),'xps_xaui_v2')# PORT brefclk_top_m      = brefclk_top_m
#IF# strcmp(get(b,'type'),'xps_tengbe') || strcmp(get(b,'type'),'xps_xaui_v2')# PORT brefclk2_top_p     = brefclk2_top_p
#IF# strcmp(get(b,'type'),'xps_tengbe') || strcmp(get(b,'type'),'xps_xaui_v2')# PORT brefclk2_top_m     = brefclk2_top_m
#IF# strcmp(get(b,'type'),'xps_tengbe') || strcmp(get(b,'type'),'xps_xaui_v2')# PORT brefclk_bottom_p   = brefclk_bottom_p
#IF# strcmp(get(b,'type'),'xps_tengbe') || strcmp(get(b,'type'),'xps_xaui_v2')# PORT brefclk_bottom_m   = brefclk_bottom_m
#IF# strcmp(get(b,'type'),'xps_tengbe') || strcmp(get(b,'type'),'xps_xaui_v2')# PORT brefclk2_bottom_p  = brefclk2_bottom_p
#IF# strcmp(get(b,'type'),'xps_tengbe') || strcmp(get(b,'type'),'xps_xaui_v2')# PORT brefclk2_bottom_m  = brefclk2_bottom_m
#IF# (strcmp(get(b,'type'),'xps_tengbe') || strcmp(get(b,'type'),'xps_xaui_v2')) && strcmp(get(b,'port'),'0')# BUS_INTERFACE XAUI_SYS0 = xaui_sys0
#IF# (strcmp(get(b,'type'),'xps_tengbe') || strcmp(get(b,'type'),'xps_xaui_v2')) && strcmp(get(b,'port'),'1')# BUS_INTERFACE XAUI_SYS1 = xaui_sys1
#IF# (strcmp(get(b,'type'),'xps_tengbe') || strcmp(get(b,'type'),'xps_xaui_v2')) && strcmp(get(b,'port'),'2')# BUS_INTERFACE XAUI_SYS2 = xaui_sys2
#IF# (strcmp(get(b,'type'),'xps_tengbe') || strcmp(get(b,'type'),'xps_xaui_v2')) && strcmp(get(b,'port'),'3')# BUS_INTERFACE XAUI_SYS3 = xaui_sys3
#IF# strcmp(get(b,'type'),'xps_tengbe') || strcmp(get(b,'type'),'xps_xaui_v2')#END
#IF# strcmp(get(b,'type'),'xps_tengbe') || strcmp(get(b,'type'),'xps_xaui_v2')#
#IF# strcmp(get(b,'type'),'xps_xaui') && (strcmp(get(b,'port'),'0') || strcmp(get(b,'port'),'1'))#BEGIN diffclk_buf
#IF# strcmp(get(b,'type'),'xps_xaui') && (strcmp(get(b,'port'),'0') || strcmp(get(b,'port'),'1'))# PARAMETER INSTANCE = diffclk_xaui_top
#IF# strcmp(get(b,'type'),'xps_xaui') && (strcmp(get(b,'port'),'0') || strcmp(get(b,'port'),'1'))# PARAMETER HW_VER = 1.00.a
#IF# strcmp(get(b,'type'),'xps_xaui') && (strcmp(get(b,'port'),'0') || strcmp(get(b,'port'),'1'))# PORT Clkin_p = bref_clk_top_p
#IF# strcmp(get(b,'type'),'xps_xaui') && (strcmp(get(b,'port'),'0') || strcmp(get(b,'port'),'1'))# PORT Clkin_m = bref_clk_top_n
#IF# strcmp(get(b,'type'),'xps_xaui') && (strcmp(get(b,'port'),'0') || strcmp(get(b,'port'),'1'))# PORT Clkout = bref_clk_top
#IF# strcmp(get(b,'type'),'xps_xaui') && (strcmp(get(b,'port'),'0') || strcmp(get(b,'port'),'1'))#END
#IF# strcmp(get(b,'type'),'xps_xaui') && (strcmp(get(b,'port'),'0') || strcmp(get(b,'port'),'1'))#
#IF# strcmp(get(b,'type'),'xps_xaui') && (strcmp(get(b,'port'),'2') || strcmp(get(b,'port'),'3'))#BEGIN diffclk_buf
#IF# strcmp(get(b,'type'),'xps_xaui') && (strcmp(get(b,'port'),'2') || strcmp(get(b,'port'),'3'))# PARAMETER INSTANCE = diffclk_xaui_bot
#IF# strcmp(get(b,'type'),'xps_xaui') && (strcmp(get(b,'port'),'2') || strcmp(get(b,'port'),'3'))# PARAMETER HW_VER = 1.00.a
#IF# strcmp(get(b,'type'),'xps_xaui') && (strcmp(get(b,'port'),'2') || strcmp(get(b,'port'),'3'))# PORT Clkin_p = bref_clk_bottom_p
#IF# strcmp(get(b,'type'),'xps_xaui') && (strcmp(get(b,'port'),'2') || strcmp(get(b,'port'),'3'))# PORT Clkin_m = bref_clk_bottom_n
#IF# strcmp(get(b,'type'),'xps_xaui') && (strcmp(get(b,'port'),'2') || strcmp(get(b,'port'),'3'))# PORT Clkout = bref_clk_bottom
#IF# strcmp(get(b,'type'),'xps_xaui') && (strcmp(get(b,'port'),'2') || strcmp(get(b,'port'),'3'))#END
#IF# strcmp(get(b,'type'),'xps_xaui') && (strcmp(get(b,'port'),'2') || strcmp(get(b,'port'),'3'))#
#IF# strcmp(get(b,'type'),'xps_dram')#BEGIN ddr2_infrastructure
#IF# strcmp(get(b,'type'),'xps_dram')# PARAMETER INSTANCE = ddr2_infrastructure_0
#IF# strcmp(get(b,'type'),'xps_dram')# PARAMETER HW_VER = 2.00.a
#IF# strcmp(get(b,'type'),'xps_dram')# PORT reset_in           = sys_bus_reset
#IF# strcmp(get(b,'type'),'xps_dram')# PORT clk_in             = sys_clk2x_dcm
#IF# strcmp(get(b,'type'),'xps_dram')# PORT dcmlock_in         = dcm_0_lock
#IF# strcmp(get(b,'type'),'xps_dram')# PORT user_ddr_reset     = ddr2_user_reset
#IF# strcmp(get(b,'type'),'xps_dram')# PORT user_ddr_clk       = ddr2_user_clk
#IF# strcmp(get(b,'type'),'xps_dram') && strcmp(get(b,'dimm'),'1')# BUS_INTERFACE DDR2_SYS0 = ddr2_sys0
#IF# strcmp(get(b,'type'),'xps_dram') && strcmp(get(b,'dimm'),'2')# BUS_INTERFACE DDR2_SYS1 = ddr2_sys1
#IF# strcmp(get(b,'type'),'xps_dram') && strcmp(get(b,'dimm'),'3')# BUS_INTERFACE DDR2_SYS2 = ddr2_sys2
#IF# strcmp(get(b,'type'),'xps_dram') && strcmp(get(b,'dimm'),'4')# BUS_INTERFACE DDR2_SYS3 = ddr2_sys3
#IF# strcmp(get(b,'type'),'xps_dram')#END
#IF# strcmp(get(b,'type'),'xps_dram')#
#IF# strcmp(get(b,'type'),'xps_probe')#BEGIN chipscope_icon
#IF# strcmp(get(b,'type'),'xps_probe')# PARAMETER INSTANCE = chipscope_icon_0
#IF# strcmp(get(b,'type'),'xps_probe')# PARAMETER HW_VER = 1.00.a
#IF# strcmp(get(b,'type'),'xps_probe') && nb_objs.xps_probe == 1  # PARAMETER C_NUM_CONTROL_PORTS = 1
#IF# strcmp(get(b,'type'),'xps_probe') && nb_objs.xps_probe == 2  # PARAMETER C_NUM_CONTROL_PORTS = 2
#IF# strcmp(get(b,'type'),'xps_probe') && nb_objs.xps_probe == 3  # PARAMETER C_NUM_CONTROL_PORTS = 3
#IF# strcmp(get(b,'type'),'xps_probe') && nb_objs.xps_probe == 4  # PARAMETER C_NUM_CONTROL_PORTS = 4
#IF# strcmp(get(b,'type'),'xps_probe') && nb_objs.xps_probe == 5  # PARAMETER C_NUM_CONTROL_PORTS = 5
#IF# strcmp(get(b,'type'),'xps_probe') && nb_objs.xps_probe == 6  # PARAMETER C_NUM_CONTROL_PORTS = 6
#IF# strcmp(get(b,'type'),'xps_probe') && nb_objs.xps_probe == 7  # PARAMETER C_NUM_CONTROL_PORTS = 7
#IF# strcmp(get(b,'type'),'xps_probe') && nb_objs.xps_probe == 8  # PARAMETER C_NUM_CONTROL_PORTS = 8
#IF# strcmp(get(b,'type'),'xps_probe') && nb_objs.xps_probe == 9  # PARAMETER C_NUM_CONTROL_PORTS = 9
#IF# strcmp(get(b,'type'),'xps_probe') && nb_objs.xps_probe == 10 # PARAMETER C_NUM_CONTROL_PORTS = 10
#IF# strcmp(get(b,'type'),'xps_probe') && nb_objs.xps_probe == 11 # PARAMETER C_NUM_CONTROL_PORTS = 11
#IF# strcmp(get(b,'type'),'xps_probe') && nb_objs.xps_probe == 12 # PARAMETER C_NUM_CONTROL_PORTS = 12
#IF# strcmp(get(b,'type'),'xps_probe') && nb_objs.xps_probe == 13 # PARAMETER C_NUM_CONTROL_PORTS = 13
#IF# strcmp(get(b,'type'),'xps_probe') && nb_objs.xps_probe == 14 # PARAMETER C_NUM_CONTROL_PORTS = 14
#IF# strcmp(get(b,'type'),'xps_probe') && nb_objs.xps_probe == 15 # PARAMETER C_NUM_CONTROL_PORTS = 15
#IF# strcmp(get(b,'type'),'xps_probe') && get(b,'ila_number') == 0  # PORT control0  = chipscope_icon_control0
#IF# strcmp(get(b,'type'),'xps_probe') && get(b,'ila_number') == 1  # PORT control1  = chipscope_icon_control1
#IF# strcmp(get(b,'type'),'xps_probe') && get(b,'ila_number') == 2  # PORT control2  = chipscope_icon_control2
#IF# strcmp(get(b,'type'),'xps_probe') && get(b,'ila_number') == 3  # PORT control3  = chipscope_icon_control3
#IF# strcmp(get(b,'type'),'xps_probe') && get(b,'ila_number') == 4  # PORT control4  = chipscope_icon_control4
#IF# strcmp(get(b,'type'),'xps_probe') && get(b,'ila_number') == 5  # PORT control5  = chipscope_icon_control5
#IF# strcmp(get(b,'type'),'xps_probe') && get(b,'ila_number') == 6  # PORT control6  = chipscope_icon_control6
#IF# strcmp(get(b,'type'),'xps_probe') && get(b,'ila_number') == 7  # PORT control7  = chipscope_icon_control7
#IF# strcmp(get(b,'type'),'xps_probe') && get(b,'ila_number') == 8  # PORT control8  = chipscope_icon_control8
#IF# strcmp(get(b,'type'),'xps_probe') && get(b,'ila_number') == 9  # PORT control9  = chipscope_icon_control9
#IF# strcmp(get(b,'type'),'xps_probe') && get(b,'ila_number') == 10 # PORT control10 = chipscope_icon_control10
#IF# strcmp(get(b,'type'),'xps_probe') && get(b,'ila_number') == 11 # PORT control11 = chipscope_icon_control11
#IF# strcmp(get(b,'type'),'xps_probe') && get(b,'ila_number') == 12 # PORT control12 = chipscope_icon_control12
#IF# strcmp(get(b,'type'),'xps_probe') && get(b,'ila_number') == 13 # PORT control13 = chipscope_icon_control13
#IF# strcmp(get(b,'type'),'xps_probe') && get(b,'ila_number') == 14 # PORT control14 = chipscope_icon_control14
#IF# strcmp(get(b,'type'),'xps_probe')#END
#IF# strcmp(get(b,'type'),'xps_probe')#
