Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Mon Jun 29 12:15:18 2020
| Host         : wpc running 64-bit Linux Mint 19.3 Tricia
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7s15-ftgb196
| Speed File   : -1IL  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.299        0.000                      0                   56        0.190        0.000                      0                   56        3.000        0.000                       0                    52  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                       ------------       ----------      --------------
clk_i                       {0.000 5.000}      10.000          100.000         
clk_wiz_0_inst/inst/clk_in  {0.000 5.000}      10.000          100.000         
  clk_out_clk_wiz_0         {5.000 10.000}     10.000          100.000         
  clkfbout_clk_wiz_0        {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_i                             7.299        0.000                      0                   21        0.190        0.000                      0                   21        4.500        0.000                       0                    12  
clk_wiz_0_inst/inst/clk_in                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out_clk_wiz_0               7.454        0.000                      0                   35        0.190        0.000                      0                   35        4.500        0.000                       0                    36  
  clkfbout_clk_wiz_0                                                                                                                                                          7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_i
  To Clock:  clk_i

Setup :            0  Failing Endpoints,  Worst Slack        7.299ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.299ns  (required time - arrival time)
  Source:                 rst_driver_inst/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rst_driver_inst/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        2.514ns  (logic 0.704ns (28.002%)  route 1.810ns (71.998%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.611ns = ( 12.611 - 10.000 ) 
    Source Clock Delay      (SCD):    2.915ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          1.483     2.915    rst_driver_inst/clk_i
    SLICE_X0Y11          FDRE                                         r  rst_driver_inst/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.456     3.371 f  rst_driver_inst/cnt_reg[3]/Q
                         net (fo=4, routed)           0.885     4.256    rst_driver_inst/cnt_reg[3]
    SLICE_X0Y11          LUT6 (Prop_lut6_I4_O)        0.124     4.380 r  rst_driver_inst/cnt[9]_i_2/O
                         net (fo=5, routed)           0.925     5.306    rst_driver_inst/cnt[9]_i_2_n_0
    SLICE_X0Y10          LUT4 (Prop_lut4_I1_O)        0.124     5.430 r  rst_driver_inst/cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     5.430    rst_driver_inst/plusOp[8]
    SLICE_X0Y10          FDRE                                         r  rst_driver_inst/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.362    11.362 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          1.249    12.611    rst_driver_inst/clk_i
    SLICE_X0Y10          FDRE                                         r  rst_driver_inst/cnt_reg[8]/C
                         clock pessimism              0.122    12.733    
                         clock uncertainty           -0.035    12.698    
    SLICE_X0Y10          FDRE (Setup_fdre_C_D)        0.031    12.729    rst_driver_inst/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         12.729    
                         arrival time                          -5.430    
  -------------------------------------------------------------------
                         slack                                  7.299    

Slack (MET) :             7.317ns  (required time - arrival time)
  Source:                 rst_driver_inst/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rst_driver_inst/cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        2.540ns  (logic 0.730ns (28.738%)  route 1.810ns (71.262%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.611ns = ( 12.611 - 10.000 ) 
    Source Clock Delay      (SCD):    2.915ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          1.483     2.915    rst_driver_inst/clk_i
    SLICE_X0Y11          FDRE                                         r  rst_driver_inst/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.456     3.371 f  rst_driver_inst/cnt_reg[3]/Q
                         net (fo=4, routed)           0.885     4.256    rst_driver_inst/cnt_reg[3]
    SLICE_X0Y11          LUT6 (Prop_lut6_I4_O)        0.124     4.380 r  rst_driver_inst/cnt[9]_i_2/O
                         net (fo=5, routed)           0.925     5.306    rst_driver_inst/cnt[9]_i_2_n_0
    SLICE_X0Y10          LUT5 (Prop_lut5_I2_O)        0.150     5.456 r  rst_driver_inst/cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     5.456    rst_driver_inst/plusOp[9]
    SLICE_X0Y10          FDRE                                         r  rst_driver_inst/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.362    11.362 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          1.249    12.611    rst_driver_inst/clk_i
    SLICE_X0Y10          FDRE                                         r  rst_driver_inst/cnt_reg[9]/C
                         clock pessimism              0.122    12.733    
                         clock uncertainty           -0.035    12.698    
    SLICE_X0Y10          FDRE (Setup_fdre_C_D)        0.075    12.773    rst_driver_inst/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         12.773    
                         arrival time                          -5.456    
  -------------------------------------------------------------------
                         slack                                  7.317    

Slack (MET) :             7.770ns  (required time - arrival time)
  Source:                 rst_driver_inst/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rst_driver_inst/rst_power_on_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        2.043ns  (logic 0.704ns (34.462%)  route 1.339ns (65.538%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.611ns = ( 12.611 - 10.000 ) 
    Source Clock Delay      (SCD):    2.915ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          1.483     2.915    rst_driver_inst/clk_i
    SLICE_X0Y11          FDRE                                         r  rst_driver_inst/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.456     3.371 f  rst_driver_inst/cnt_reg[3]/Q
                         net (fo=4, routed)           0.885     4.256    rst_driver_inst/cnt_reg[3]
    SLICE_X0Y11          LUT6 (Prop_lut6_I4_O)        0.124     4.380 r  rst_driver_inst/cnt[9]_i_2/O
                         net (fo=5, routed)           0.454     4.834    rst_driver_inst/cnt[9]_i_2_n_0
    SLICE_X1Y10          LUT6 (Prop_lut6_I1_O)        0.124     4.958 r  rst_driver_inst/rst_power_on_i_1/O
                         net (fo=1, routed)           0.000     4.958    rst_driver_inst/rst_power_on_i_1_n_0
    SLICE_X1Y10          FDRE                                         r  rst_driver_inst/rst_power_on_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.362    11.362 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          1.249    12.611    rst_driver_inst/clk_i
    SLICE_X1Y10          FDRE                                         r  rst_driver_inst/rst_power_on_reg/C
                         clock pessimism              0.122    12.733    
                         clock uncertainty           -0.035    12.698    
    SLICE_X1Y10          FDRE (Setup_fdre_C_D)        0.031    12.729    rst_driver_inst/rst_power_on_reg
  -------------------------------------------------------------------
                         required time                         12.729    
                         arrival time                          -4.958    
  -------------------------------------------------------------------
                         slack                                  7.770    

Slack (MET) :             7.793ns  (required time - arrival time)
  Source:                 rst_driver_inst/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rst_driver_inst/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        2.018ns  (logic 0.704ns (34.889%)  route 1.314ns (65.111%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.611ns = ( 12.611 - 10.000 ) 
    Source Clock Delay      (SCD):    2.915ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          1.483     2.915    rst_driver_inst/clk_i
    SLICE_X0Y11          FDRE                                         r  rst_driver_inst/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.456     3.371 f  rst_driver_inst/cnt_reg[3]/Q
                         net (fo=4, routed)           0.885     4.256    rst_driver_inst/cnt_reg[3]
    SLICE_X0Y11          LUT6 (Prop_lut6_I4_O)        0.124     4.380 r  rst_driver_inst/cnt[9]_i_2/O
                         net (fo=5, routed)           0.429     4.809    rst_driver_inst/cnt[9]_i_2_n_0
    SLICE_X0Y10          LUT2 (Prop_lut2_I0_O)        0.124     4.933 r  rst_driver_inst/cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     4.933    rst_driver_inst/plusOp[6]
    SLICE_X0Y10          FDRE                                         r  rst_driver_inst/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.362    11.362 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          1.249    12.611    rst_driver_inst/clk_i
    SLICE_X0Y10          FDRE                                         r  rst_driver_inst/cnt_reg[6]/C
                         clock pessimism              0.122    12.733    
                         clock uncertainty           -0.035    12.698    
    SLICE_X0Y10          FDRE (Setup_fdre_C_D)        0.029    12.727    rst_driver_inst/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         12.727    
                         arrival time                          -4.933    
  -------------------------------------------------------------------
                         slack                                  7.793    

Slack (MET) :             7.845ns  (required time - arrival time)
  Source:                 rst_driver_inst/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rst_driver_inst/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        2.012ns  (logic 0.698ns (34.695%)  route 1.314ns (65.305%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.611ns = ( 12.611 - 10.000 ) 
    Source Clock Delay      (SCD):    2.915ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          1.483     2.915    rst_driver_inst/clk_i
    SLICE_X0Y11          FDRE                                         r  rst_driver_inst/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.456     3.371 f  rst_driver_inst/cnt_reg[3]/Q
                         net (fo=4, routed)           0.885     4.256    rst_driver_inst/cnt_reg[3]
    SLICE_X0Y11          LUT6 (Prop_lut6_I4_O)        0.124     4.380 r  rst_driver_inst/cnt[9]_i_2/O
                         net (fo=5, routed)           0.429     4.809    rst_driver_inst/cnt[9]_i_2_n_0
    SLICE_X0Y10          LUT3 (Prop_lut3_I1_O)        0.118     4.927 r  rst_driver_inst/cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     4.927    rst_driver_inst/plusOp[7]
    SLICE_X0Y10          FDRE                                         r  rst_driver_inst/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.362    11.362 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          1.249    12.611    rst_driver_inst/clk_i
    SLICE_X0Y10          FDRE                                         r  rst_driver_inst/cnt_reg[7]/C
                         clock pessimism              0.122    12.733    
                         clock uncertainty           -0.035    12.698    
    SLICE_X0Y10          FDRE (Setup_fdre_C_D)        0.075    12.773    rst_driver_inst/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         12.773    
                         arrival time                          -4.927    
  -------------------------------------------------------------------
                         slack                                  7.845    

Slack (MET) :             8.482ns  (required time - arrival time)
  Source:                 rst_driver_inst/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rst_driver_inst/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        1.399ns  (logic 0.580ns (41.458%)  route 0.819ns (58.542%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.638ns = ( 12.638 - 10.000 ) 
    Source Clock Delay      (SCD):    2.873ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          1.441     2.873    rst_driver_inst/clk_i
    SLICE_X0Y10          FDRE                                         r  rst_driver_inst/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.456     3.329 r  rst_driver_inst/cnt_reg[0]/Q
                         net (fo=7, routed)           0.819     4.148    rst_driver_inst/cnt_reg[0]
    SLICE_X0Y11          LUT2 (Prop_lut2_I0_O)        0.124     4.272 r  rst_driver_inst/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     4.272    rst_driver_inst/plusOp[1]
    SLICE_X0Y11          FDRE                                         r  rst_driver_inst/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.362    11.362 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          1.276    12.638    rst_driver_inst/clk_i
    SLICE_X0Y11          FDRE                                         r  rst_driver_inst/cnt_reg[1]/C
                         clock pessimism              0.122    12.760    
                         clock uncertainty           -0.035    12.725    
    SLICE_X0Y11          FDRE (Setup_fdre_C_D)        0.029    12.754    rst_driver_inst/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         12.754    
                         arrival time                          -4.272    
  -------------------------------------------------------------------
                         slack                                  8.482    

Slack (MET) :             8.495ns  (required time - arrival time)
  Source:                 rst_driver_inst/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rst_driver_inst/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        1.388ns  (logic 0.580ns (41.778%)  route 0.808ns (58.222%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.638ns = ( 12.638 - 10.000 ) 
    Source Clock Delay      (SCD):    2.873ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          1.441     2.873    rst_driver_inst/clk_i
    SLICE_X0Y10          FDRE                                         r  rst_driver_inst/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.456     3.329 r  rst_driver_inst/cnt_reg[0]/Q
                         net (fo=7, routed)           0.808     4.137    rst_driver_inst/cnt_reg[0]
    SLICE_X0Y11          LUT4 (Prop_lut4_I1_O)        0.124     4.261 r  rst_driver_inst/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     4.261    rst_driver_inst/plusOp[3]
    SLICE_X0Y11          FDRE                                         r  rst_driver_inst/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.362    11.362 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          1.276    12.638    rst_driver_inst/clk_i
    SLICE_X0Y11          FDRE                                         r  rst_driver_inst/cnt_reg[3]/C
                         clock pessimism              0.122    12.760    
                         clock uncertainty           -0.035    12.725    
    SLICE_X0Y11          FDRE (Setup_fdre_C_D)        0.031    12.756    rst_driver_inst/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         12.756    
                         arrival time                          -4.261    
  -------------------------------------------------------------------
                         slack                                  8.495    

Slack (MET) :             8.500ns  (required time - arrival time)
  Source:                 rst_driver_inst/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rst_driver_inst/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        1.427ns  (logic 0.608ns (42.607%)  route 0.819ns (57.393%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.638ns = ( 12.638 - 10.000 ) 
    Source Clock Delay      (SCD):    2.873ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          1.441     2.873    rst_driver_inst/clk_i
    SLICE_X0Y10          FDRE                                         r  rst_driver_inst/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.456     3.329 r  rst_driver_inst/cnt_reg[0]/Q
                         net (fo=7, routed)           0.819     4.148    rst_driver_inst/cnt_reg[0]
    SLICE_X0Y11          LUT3 (Prop_lut3_I1_O)        0.152     4.300 r  rst_driver_inst/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     4.300    rst_driver_inst/plusOp[2]
    SLICE_X0Y11          FDRE                                         r  rst_driver_inst/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.362    11.362 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          1.276    12.638    rst_driver_inst/clk_i
    SLICE_X0Y11          FDRE                                         r  rst_driver_inst/cnt_reg[2]/C
                         clock pessimism              0.122    12.760    
                         clock uncertainty           -0.035    12.725    
    SLICE_X0Y11          FDRE (Setup_fdre_C_D)        0.075    12.800    rst_driver_inst/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         12.800    
                         arrival time                          -4.300    
  -------------------------------------------------------------------
                         slack                                  8.500    

Slack (MET) :             8.513ns  (required time - arrival time)
  Source:                 rst_driver_inst/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rst_driver_inst/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        1.414ns  (logic 0.606ns (42.848%)  route 0.808ns (57.152%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.638ns = ( 12.638 - 10.000 ) 
    Source Clock Delay      (SCD):    2.873ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          1.441     2.873    rst_driver_inst/clk_i
    SLICE_X0Y10          FDRE                                         r  rst_driver_inst/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.456     3.329 r  rst_driver_inst/cnt_reg[0]/Q
                         net (fo=7, routed)           0.808     4.137    rst_driver_inst/cnt_reg[0]
    SLICE_X0Y11          LUT5 (Prop_lut5_I2_O)        0.150     4.287 r  rst_driver_inst/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     4.287    rst_driver_inst/plusOp[4]
    SLICE_X0Y11          FDRE                                         r  rst_driver_inst/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.362    11.362 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          1.276    12.638    rst_driver_inst/clk_i
    SLICE_X0Y11          FDRE                                         r  rst_driver_inst/cnt_reg[4]/C
                         clock pessimism              0.122    12.760    
                         clock uncertainty           -0.035    12.725    
    SLICE_X0Y11          FDRE (Setup_fdre_C_D)        0.075    12.800    rst_driver_inst/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         12.800    
                         arrival time                          -4.287    
  -------------------------------------------------------------------
                         slack                                  8.513    

Slack (MET) :             8.532ns  (required time - arrival time)
  Source:                 rst_driver_inst/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rst_driver_inst/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        1.463ns  (logic 0.580ns (39.632%)  route 0.883ns (60.368%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.638ns = ( 12.638 - 10.000 ) 
    Source Clock Delay      (SCD):    2.915ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          1.483     2.915    rst_driver_inst/clk_i
    SLICE_X0Y11          FDRE                                         r  rst_driver_inst/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.456     3.371 r  rst_driver_inst/cnt_reg[3]/Q
                         net (fo=4, routed)           0.883     4.255    rst_driver_inst/cnt_reg[3]
    SLICE_X0Y11          LUT6 (Prop_lut6_I4_O)        0.124     4.379 r  rst_driver_inst/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     4.379    rst_driver_inst/plusOp[5]
    SLICE_X0Y11          FDRE                                         r  rst_driver_inst/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.362    11.362 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          1.276    12.638    rst_driver_inst/clk_i
    SLICE_X0Y11          FDRE                                         r  rst_driver_inst/cnt_reg[5]/C
                         clock pessimism              0.277    12.915    
                         clock uncertainty           -0.035    12.880    
    SLICE_X0Y11          FDRE (Setup_fdre_C_D)        0.031    12.911    rst_driver_inst/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         12.911    
                         arrival time                          -4.379    
  -------------------------------------------------------------------
                         slack                                  8.532    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 rst_driver_inst/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rst_driver_inst/rst_power_on_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.075%)  route 0.109ns (36.925%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.132ns
    Source Clock Delay      (SCD):    0.848ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          0.648     0.848    rst_driver_inst/clk_i
    SLICE_X0Y10          FDRE                                         r  rst_driver_inst/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.141     0.989 f  rst_driver_inst/cnt_reg[6]/Q
                         net (fo=5, routed)           0.109     1.098    rst_driver_inst/cnt_reg[6]
    SLICE_X1Y10          LUT6 (Prop_lut6_I2_O)        0.045     1.143 r  rst_driver_inst/rst_power_on_i_1/O
                         net (fo=1, routed)           0.000     1.143    rst_driver_inst/rst_power_on_i_1_n_0
    SLICE_X1Y10          FDRE                                         r  rst_driver_inst/rst_power_on_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          0.744     1.132    rst_driver_inst/clk_i
    SLICE_X1Y10          FDRE                                         r  rst_driver_inst/rst_power_on_reg/C
                         clock pessimism             -0.270     0.861    
    SLICE_X1Y10          FDRE (Hold_fdre_C_D)         0.092     0.953    rst_driver_inst/rst_power_on_reg
  -------------------------------------------------------------------
                         required time                         -0.953    
                         arrival time                           1.143    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 rst_driver_inst/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rst_driver_inst/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.186ns (45.964%)  route 0.219ns (54.036%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.133ns
    Source Clock Delay      (SCD):    0.848ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          0.648     0.848    rst_driver_inst/clk_i
    SLICE_X0Y10          FDRE                                         r  rst_driver_inst/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.141     0.989 r  rst_driver_inst/cnt_reg[0]/Q
                         net (fo=7, routed)           0.219     1.208    rst_driver_inst/cnt_reg[0]
    SLICE_X0Y11          LUT6 (Prop_lut6_I2_O)        0.045     1.253 r  rst_driver_inst/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.253    rst_driver_inst/plusOp[5]
    SLICE_X0Y11          FDRE                                         r  rst_driver_inst/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          0.745     1.133    rst_driver_inst/clk_i
    SLICE_X0Y11          FDRE                                         r  rst_driver_inst/cnt_reg[5]/C
                         clock pessimism             -0.218     0.915    
    SLICE_X0Y11          FDRE (Hold_fdre_C_D)         0.092     1.007    rst_driver_inst/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.007    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 rst_driver_inst/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rst_driver_inst/cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.190ns (52.566%)  route 0.171ns (47.434%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.132ns
    Source Clock Delay      (SCD):    0.848ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          0.648     0.848    rst_driver_inst/clk_i
    SLICE_X0Y10          FDRE                                         r  rst_driver_inst/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.141     0.989 r  rst_driver_inst/cnt_reg[8]/Q
                         net (fo=3, routed)           0.171     1.161    rst_driver_inst/cnt_reg[8]
    SLICE_X0Y10          LUT5 (Prop_lut5_I0_O)        0.049     1.210 r  rst_driver_inst/cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     1.210    rst_driver_inst/plusOp[9]
    SLICE_X0Y10          FDRE                                         r  rst_driver_inst/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          0.744     1.132    rst_driver_inst/clk_i
    SLICE_X0Y10          FDRE                                         r  rst_driver_inst/cnt_reg[9]/C
                         clock pessimism             -0.283     0.848    
    SLICE_X0Y10          FDRE (Hold_fdre_C_D)         0.107     0.955    rst_driver_inst/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.955    
                         arrival time                           1.210    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 rst_driver_inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rst_driver_inst/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.184ns (49.875%)  route 0.185ns (50.125%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.133ns
    Source Clock Delay      (SCD):    0.843ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          0.642     0.843    rst_driver_inst/clk_i
    SLICE_X0Y11          FDRE                                         r  rst_driver_inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.141     0.984 r  rst_driver_inst/cnt_reg[1]/Q
                         net (fo=6, routed)           0.185     1.169    rst_driver_inst/cnt_reg[1]
    SLICE_X0Y11          LUT5 (Prop_lut5_I1_O)        0.043     1.212 r  rst_driver_inst/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.212    rst_driver_inst/plusOp[4]
    SLICE_X0Y11          FDRE                                         r  rst_driver_inst/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          0.745     1.133    rst_driver_inst/clk_i
    SLICE_X0Y11          FDRE                                         r  rst_driver_inst/cnt_reg[4]/C
                         clock pessimism             -0.290     0.843    
    SLICE_X0Y11          FDRE (Hold_fdre_C_D)         0.107     0.950    rst_driver_inst/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.950    
                         arrival time                           1.212    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 rst_driver_inst/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rst_driver_inst/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.035%)  route 0.171ns (47.965%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.132ns
    Source Clock Delay      (SCD):    0.848ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          0.648     0.848    rst_driver_inst/clk_i
    SLICE_X0Y10          FDRE                                         r  rst_driver_inst/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.141     0.989 r  rst_driver_inst/cnt_reg[8]/Q
                         net (fo=3, routed)           0.171     1.161    rst_driver_inst/cnt_reg[8]
    SLICE_X0Y10          LUT4 (Prop_lut4_I3_O)        0.045     1.206 r  rst_driver_inst/cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     1.206    rst_driver_inst/plusOp[8]
    SLICE_X0Y10          FDRE                                         r  rst_driver_inst/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          0.744     1.132    rst_driver_inst/clk_i
    SLICE_X0Y10          FDRE                                         r  rst_driver_inst/cnt_reg[8]/C
                         clock pessimism             -0.283     0.848    
    SLICE_X0Y10          FDRE (Hold_fdre_C_D)         0.092     0.940    rst_driver_inst/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.940    
                         arrival time                           1.206    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 rst_driver_inst/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rst_driver_inst/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.183ns (48.438%)  route 0.195ns (51.562%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.132ns
    Source Clock Delay      (SCD):    0.848ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          0.648     0.848    rst_driver_inst/clk_i
    SLICE_X0Y10          FDRE                                         r  rst_driver_inst/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.141     0.989 r  rst_driver_inst/cnt_reg[6]/Q
                         net (fo=5, routed)           0.195     1.184    rst_driver_inst/cnt_reg[6]
    SLICE_X0Y10          LUT3 (Prop_lut3_I0_O)        0.042     1.226 r  rst_driver_inst/cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     1.226    rst_driver_inst/plusOp[7]
    SLICE_X0Y10          FDRE                                         r  rst_driver_inst/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          0.744     1.132    rst_driver_inst/clk_i
    SLICE_X0Y10          FDRE                                         r  rst_driver_inst/cnt_reg[7]/C
                         clock pessimism             -0.283     0.848    
    SLICE_X0Y10          FDRE (Hold_fdre_C_D)         0.107     0.955    rst_driver_inst/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.955    
                         arrival time                           1.226    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 rst_driver_inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rst_driver_inst/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.183ns (48.306%)  route 0.196ns (51.694%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.133ns
    Source Clock Delay      (SCD):    0.843ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          0.642     0.843    rst_driver_inst/clk_i
    SLICE_X0Y11          FDRE                                         r  rst_driver_inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.141     0.984 r  rst_driver_inst/cnt_reg[1]/Q
                         net (fo=6, routed)           0.196     1.180    rst_driver_inst/cnt_reg[1]
    SLICE_X0Y11          LUT3 (Prop_lut3_I0_O)        0.042     1.222 r  rst_driver_inst/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.222    rst_driver_inst/plusOp[2]
    SLICE_X0Y11          FDRE                                         r  rst_driver_inst/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          0.745     1.133    rst_driver_inst/clk_i
    SLICE_X0Y11          FDRE                                         r  rst_driver_inst/cnt_reg[2]/C
                         clock pessimism             -0.290     0.843    
    SLICE_X0Y11          FDRE (Hold_fdre_C_D)         0.107     0.950    rst_driver_inst/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.950    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 rst_driver_inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rst_driver_inst/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.146%)  route 0.185ns (49.854%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.133ns
    Source Clock Delay      (SCD):    0.843ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          0.642     0.843    rst_driver_inst/clk_i
    SLICE_X0Y11          FDRE                                         r  rst_driver_inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.141     0.984 r  rst_driver_inst/cnt_reg[1]/Q
                         net (fo=6, routed)           0.185     1.169    rst_driver_inst/cnt_reg[1]
    SLICE_X0Y11          LUT4 (Prop_lut4_I2_O)        0.045     1.214 r  rst_driver_inst/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.214    rst_driver_inst/plusOp[3]
    SLICE_X0Y11          FDRE                                         r  rst_driver_inst/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          0.745     1.133    rst_driver_inst/clk_i
    SLICE_X0Y11          FDRE                                         r  rst_driver_inst/cnt_reg[3]/C
                         clock pessimism             -0.290     0.843    
    SLICE_X0Y11          FDRE (Hold_fdre_C_D)         0.092     0.935    rst_driver_inst/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.935    
                         arrival time                           1.214    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 rst_driver_inst/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rst_driver_inst/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.844%)  route 0.195ns (51.156%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.132ns
    Source Clock Delay      (SCD):    0.848ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          0.648     0.848    rst_driver_inst/clk_i
    SLICE_X0Y10          FDRE                                         r  rst_driver_inst/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.141     0.989 r  rst_driver_inst/cnt_reg[6]/Q
                         net (fo=5, routed)           0.195     1.184    rst_driver_inst/cnt_reg[6]
    SLICE_X0Y10          LUT2 (Prop_lut2_I1_O)        0.045     1.229 r  rst_driver_inst/cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     1.229    rst_driver_inst/plusOp[6]
    SLICE_X0Y10          FDRE                                         r  rst_driver_inst/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          0.744     1.132    rst_driver_inst/clk_i
    SLICE_X0Y10          FDRE                                         r  rst_driver_inst/cnt_reg[6]/C
                         clock pessimism             -0.283     0.848    
    SLICE_X0Y10          FDRE (Hold_fdre_C_D)         0.091     0.939    rst_driver_inst/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.939    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 rst_driver_inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rst_driver_inst/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.712%)  route 0.196ns (51.288%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.133ns
    Source Clock Delay      (SCD):    0.843ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          0.642     0.843    rst_driver_inst/clk_i
    SLICE_X0Y11          FDRE                                         r  rst_driver_inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.141     0.984 r  rst_driver_inst/cnt_reg[1]/Q
                         net (fo=6, routed)           0.196     1.180    rst_driver_inst/cnt_reg[1]
    SLICE_X0Y11          LUT2 (Prop_lut2_I1_O)        0.045     1.225 r  rst_driver_inst/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.225    rst_driver_inst/plusOp[1]
    SLICE_X0Y11          FDRE                                         r  rst_driver_inst/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          0.745     1.133    rst_driver_inst/clk_i
    SLICE_X0Y11          FDRE                                         r  rst_driver_inst/cnt_reg[1]/C
                         clock pessimism             -0.290     0.843    
    SLICE_X0Y11          FDRE (Hold_fdre_C_D)         0.091     0.934    rst_driver_inst/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.934    
                         arrival time                           1.225    
  -------------------------------------------------------------------
                         slack                                  0.291    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y10  rst_driver_inst/cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y11  rst_driver_inst/cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y11  rst_driver_inst/cnt_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y11  rst_driver_inst/cnt_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y11  rst_driver_inst/cnt_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y11  rst_driver_inst/cnt_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y10  rst_driver_inst/cnt_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y10  rst_driver_inst/cnt_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y10  rst_driver_inst/cnt_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y10  rst_driver_inst/cnt_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y10  rst_driver_inst/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y10  rst_driver_inst/cnt_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y10  rst_driver_inst/cnt_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y10  rst_driver_inst/cnt_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y10  rst_driver_inst/cnt_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y10  rst_driver_inst/rst_pin_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y10  rst_driver_inst/rst_power_on_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y10  rst_driver_inst/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y11  rst_driver_inst/cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y11  rst_driver_inst/cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y10  rst_driver_inst/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y10  rst_driver_inst/cnt_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y10  rst_driver_inst/cnt_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y10  rst_driver_inst/cnt_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y10  rst_driver_inst/cnt_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y10  rst_driver_inst/rst_pin_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y10  rst_driver_inst/rst_power_on_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y11  rst_driver_inst/cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y11  rst_driver_inst/cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y11  rst_driver_inst/cnt_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_wiz_0_inst/inst/clk_in
  To Clock:  clk_wiz_0_inst/inst/clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wiz_0_inst/inst/clk_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0_inst/inst/clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_wiz_0
  To Clock:  clk_out_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        7.454ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.454ns  (required time - arrival time)
  Source:                 led_driver_inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            led_driver_inst/cnt_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@15.000ns - clk_out_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        2.514ns  (logic 2.034ns (80.891%)  route 0.480ns (19.109%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.632ns = ( 12.368 - 15.000 ) 
    Source Clock Delay      (SCD):    -2.096ns = ( 2.904 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          1.233     6.233    clk_wiz_0_inst/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740    -0.507 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622     1.116    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.212 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=34, routed)          1.692     2.904    led_driver_inst/clk_out
    SLICE_X39Y32         FDRE                                         r  led_driver_inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDRE (Prop_fdre_C_Q)         0.456     3.360 r  led_driver_inst/cnt_reg[1]/Q
                         net (fo=1, routed)           0.480     3.841    led_driver_inst/cnt_reg_n_0_[1]
    SLICE_X39Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.515 r  led_driver_inst/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.515    led_driver_inst/cnt_reg[0]_i_1_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.629 r  led_driver_inst/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.629    led_driver_inst/cnt_reg[4]_i_1_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.743 r  led_driver_inst/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.743    led_driver_inst/cnt_reg[8]_i_1_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.857 r  led_driver_inst/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.857    led_driver_inst/cnt_reg[12]_i_1_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.971 r  led_driver_inst/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.971    led_driver_inst/cnt_reg[16]_i_1_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.085 r  led_driver_inst/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.085    led_driver_inst/cnt_reg[20]_i_1_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.419 r  led_driver_inst/cnt_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.419    led_driver_inst/cnt_reg[24]_i_1_n_6
    SLICE_X39Y38         FDRE                                         r  led_driver_inst/cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    G11                  IBUF                         0.000    15.000 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          1.162    16.162    clk_wiz_0_inst/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005     9.156 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    10.700    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.790 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=34, routed)          1.577    12.368    led_driver_inst/clk_out
    SLICE_X39Y38         FDRE                                         r  led_driver_inst/cnt_reg[25]/C
                         clock pessimism              0.517    12.885    
                         clock uncertainty           -0.074    12.811    
    SLICE_X39Y38         FDRE (Setup_fdre_C_D)        0.062    12.873    led_driver_inst/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         12.873    
                         arrival time                          -5.419    
  -------------------------------------------------------------------
                         slack                                  7.454    

Slack (MET) :             7.549ns  (required time - arrival time)
  Source:                 led_driver_inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            led_driver_inst/cnt_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@15.000ns - clk_out_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        2.419ns  (logic 1.939ns (80.141%)  route 0.480ns (19.859%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.632ns = ( 12.368 - 15.000 ) 
    Source Clock Delay      (SCD):    -2.096ns = ( 2.904 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          1.233     6.233    clk_wiz_0_inst/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740    -0.507 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622     1.116    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.212 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=34, routed)          1.692     2.904    led_driver_inst/clk_out
    SLICE_X39Y32         FDRE                                         r  led_driver_inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDRE (Prop_fdre_C_Q)         0.456     3.360 r  led_driver_inst/cnt_reg[1]/Q
                         net (fo=1, routed)           0.480     3.841    led_driver_inst/cnt_reg_n_0_[1]
    SLICE_X39Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.515 r  led_driver_inst/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.515    led_driver_inst/cnt_reg[0]_i_1_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.629 r  led_driver_inst/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.629    led_driver_inst/cnt_reg[4]_i_1_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.743 r  led_driver_inst/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.743    led_driver_inst/cnt_reg[8]_i_1_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.857 r  led_driver_inst/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.857    led_driver_inst/cnt_reg[12]_i_1_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.971 r  led_driver_inst/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.971    led_driver_inst/cnt_reg[16]_i_1_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.085 r  led_driver_inst/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.085    led_driver_inst/cnt_reg[20]_i_1_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.324 r  led_driver_inst/cnt_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.324    led_driver_inst/cnt_reg[24]_i_1_n_5
    SLICE_X39Y38         FDRE                                         r  led_driver_inst/cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    G11                  IBUF                         0.000    15.000 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          1.162    16.162    clk_wiz_0_inst/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005     9.156 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    10.700    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.790 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=34, routed)          1.577    12.368    led_driver_inst/clk_out
    SLICE_X39Y38         FDRE                                         r  led_driver_inst/cnt_reg[26]/C
                         clock pessimism              0.517    12.885    
                         clock uncertainty           -0.074    12.811    
    SLICE_X39Y38         FDRE (Setup_fdre_C_D)        0.062    12.873    led_driver_inst/cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         12.873    
                         arrival time                          -5.324    
  -------------------------------------------------------------------
                         slack                                  7.549    

Slack (MET) :             7.565ns  (required time - arrival time)
  Source:                 led_driver_inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            led_driver_inst/cnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@15.000ns - clk_out_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        2.403ns  (logic 1.923ns (80.009%)  route 0.480ns (19.991%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.632ns = ( 12.368 - 15.000 ) 
    Source Clock Delay      (SCD):    -2.096ns = ( 2.904 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          1.233     6.233    clk_wiz_0_inst/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740    -0.507 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622     1.116    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.212 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=34, routed)          1.692     2.904    led_driver_inst/clk_out
    SLICE_X39Y32         FDRE                                         r  led_driver_inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDRE (Prop_fdre_C_Q)         0.456     3.360 r  led_driver_inst/cnt_reg[1]/Q
                         net (fo=1, routed)           0.480     3.841    led_driver_inst/cnt_reg_n_0_[1]
    SLICE_X39Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.515 r  led_driver_inst/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.515    led_driver_inst/cnt_reg[0]_i_1_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.629 r  led_driver_inst/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.629    led_driver_inst/cnt_reg[4]_i_1_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.743 r  led_driver_inst/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.743    led_driver_inst/cnt_reg[8]_i_1_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.857 r  led_driver_inst/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.857    led_driver_inst/cnt_reg[12]_i_1_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.971 r  led_driver_inst/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.971    led_driver_inst/cnt_reg[16]_i_1_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.085 r  led_driver_inst/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.085    led_driver_inst/cnt_reg[20]_i_1_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.308 r  led_driver_inst/cnt_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.308    led_driver_inst/cnt_reg[24]_i_1_n_7
    SLICE_X39Y38         FDRE                                         r  led_driver_inst/cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    G11                  IBUF                         0.000    15.000 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          1.162    16.162    clk_wiz_0_inst/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005     9.156 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    10.700    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.790 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=34, routed)          1.577    12.368    led_driver_inst/clk_out
    SLICE_X39Y38         FDRE                                         r  led_driver_inst/cnt_reg[24]/C
                         clock pessimism              0.517    12.885    
                         clock uncertainty           -0.074    12.811    
    SLICE_X39Y38         FDRE (Setup_fdre_C_D)        0.062    12.873    led_driver_inst/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         12.873    
                         arrival time                          -5.308    
  -------------------------------------------------------------------
                         slack                                  7.565    

Slack (MET) :             7.567ns  (required time - arrival time)
  Source:                 led_driver_inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            led_driver_inst/cnt_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@15.000ns - clk_out_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        2.400ns  (logic 1.920ns (79.984%)  route 0.480ns (20.016%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.633ns = ( 12.367 - 15.000 ) 
    Source Clock Delay      (SCD):    -2.096ns = ( 2.904 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          1.233     6.233    clk_wiz_0_inst/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740    -0.507 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622     1.116    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.212 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=34, routed)          1.692     2.904    led_driver_inst/clk_out
    SLICE_X39Y32         FDRE                                         r  led_driver_inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDRE (Prop_fdre_C_Q)         0.456     3.360 r  led_driver_inst/cnt_reg[1]/Q
                         net (fo=1, routed)           0.480     3.841    led_driver_inst/cnt_reg_n_0_[1]
    SLICE_X39Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.515 r  led_driver_inst/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.515    led_driver_inst/cnt_reg[0]_i_1_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.629 r  led_driver_inst/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.629    led_driver_inst/cnt_reg[4]_i_1_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.743 r  led_driver_inst/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.743    led_driver_inst/cnt_reg[8]_i_1_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.857 r  led_driver_inst/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.857    led_driver_inst/cnt_reg[12]_i_1_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.971 r  led_driver_inst/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.971    led_driver_inst/cnt_reg[16]_i_1_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.305 r  led_driver_inst/cnt_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.305    led_driver_inst/cnt_reg[20]_i_1_n_6
    SLICE_X39Y37         FDRE                                         r  led_driver_inst/cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    G11                  IBUF                         0.000    15.000 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          1.162    16.162    clk_wiz_0_inst/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005     9.156 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    10.700    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.790 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=34, routed)          1.576    12.367    led_driver_inst/clk_out
    SLICE_X39Y37         FDRE                                         r  led_driver_inst/cnt_reg[21]/C
                         clock pessimism              0.517    12.884    
                         clock uncertainty           -0.074    12.810    
    SLICE_X39Y37         FDRE (Setup_fdre_C_D)        0.062    12.872    led_driver_inst/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         12.872    
                         arrival time                          -5.305    
  -------------------------------------------------------------------
                         slack                                  7.567    

Slack (MET) :             7.588ns  (required time - arrival time)
  Source:                 led_driver_inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            led_driver_inst/cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@15.000ns - clk_out_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        2.379ns  (logic 1.899ns (79.807%)  route 0.480ns (20.193%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.633ns = ( 12.367 - 15.000 ) 
    Source Clock Delay      (SCD):    -2.096ns = ( 2.904 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          1.233     6.233    clk_wiz_0_inst/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740    -0.507 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622     1.116    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.212 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=34, routed)          1.692     2.904    led_driver_inst/clk_out
    SLICE_X39Y32         FDRE                                         r  led_driver_inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDRE (Prop_fdre_C_Q)         0.456     3.360 r  led_driver_inst/cnt_reg[1]/Q
                         net (fo=1, routed)           0.480     3.841    led_driver_inst/cnt_reg_n_0_[1]
    SLICE_X39Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.515 r  led_driver_inst/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.515    led_driver_inst/cnt_reg[0]_i_1_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.629 r  led_driver_inst/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.629    led_driver_inst/cnt_reg[4]_i_1_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.743 r  led_driver_inst/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.743    led_driver_inst/cnt_reg[8]_i_1_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.857 r  led_driver_inst/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.857    led_driver_inst/cnt_reg[12]_i_1_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.971 r  led_driver_inst/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.971    led_driver_inst/cnt_reg[16]_i_1_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.284 r  led_driver_inst/cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.284    led_driver_inst/cnt_reg[20]_i_1_n_4
    SLICE_X39Y37         FDRE                                         r  led_driver_inst/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    G11                  IBUF                         0.000    15.000 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          1.162    16.162    clk_wiz_0_inst/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005     9.156 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    10.700    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.790 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=34, routed)          1.576    12.367    led_driver_inst/clk_out
    SLICE_X39Y37         FDRE                                         r  led_driver_inst/cnt_reg[23]/C
                         clock pessimism              0.517    12.884    
                         clock uncertainty           -0.074    12.810    
    SLICE_X39Y37         FDRE (Setup_fdre_C_D)        0.062    12.872    led_driver_inst/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         12.872    
                         arrival time                          -5.284    
  -------------------------------------------------------------------
                         slack                                  7.588    

Slack (MET) :             7.662ns  (required time - arrival time)
  Source:                 led_driver_inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            led_driver_inst/cnt_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@15.000ns - clk_out_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        2.305ns  (logic 1.825ns (79.159%)  route 0.480ns (20.841%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.633ns = ( 12.367 - 15.000 ) 
    Source Clock Delay      (SCD):    -2.096ns = ( 2.904 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          1.233     6.233    clk_wiz_0_inst/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740    -0.507 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622     1.116    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.212 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=34, routed)          1.692     2.904    led_driver_inst/clk_out
    SLICE_X39Y32         FDRE                                         r  led_driver_inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDRE (Prop_fdre_C_Q)         0.456     3.360 r  led_driver_inst/cnt_reg[1]/Q
                         net (fo=1, routed)           0.480     3.841    led_driver_inst/cnt_reg_n_0_[1]
    SLICE_X39Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.515 r  led_driver_inst/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.515    led_driver_inst/cnt_reg[0]_i_1_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.629 r  led_driver_inst/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.629    led_driver_inst/cnt_reg[4]_i_1_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.743 r  led_driver_inst/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.743    led_driver_inst/cnt_reg[8]_i_1_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.857 r  led_driver_inst/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.857    led_driver_inst/cnt_reg[12]_i_1_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.971 r  led_driver_inst/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.971    led_driver_inst/cnt_reg[16]_i_1_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.210 r  led_driver_inst/cnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.210    led_driver_inst/cnt_reg[20]_i_1_n_5
    SLICE_X39Y37         FDRE                                         r  led_driver_inst/cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    G11                  IBUF                         0.000    15.000 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          1.162    16.162    clk_wiz_0_inst/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005     9.156 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    10.700    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.790 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=34, routed)          1.576    12.367    led_driver_inst/clk_out
    SLICE_X39Y37         FDRE                                         r  led_driver_inst/cnt_reg[22]/C
                         clock pessimism              0.517    12.884    
                         clock uncertainty           -0.074    12.810    
    SLICE_X39Y37         FDRE (Setup_fdre_C_D)        0.062    12.872    led_driver_inst/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         12.872    
                         arrival time                          -5.210    
  -------------------------------------------------------------------
                         slack                                  7.662    

Slack (MET) :             7.678ns  (required time - arrival time)
  Source:                 led_driver_inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            led_driver_inst/cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@15.000ns - clk_out_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        2.289ns  (logic 1.809ns (79.013%)  route 0.480ns (20.987%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.633ns = ( 12.367 - 15.000 ) 
    Source Clock Delay      (SCD):    -2.096ns = ( 2.904 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          1.233     6.233    clk_wiz_0_inst/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740    -0.507 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622     1.116    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.212 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=34, routed)          1.692     2.904    led_driver_inst/clk_out
    SLICE_X39Y32         FDRE                                         r  led_driver_inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDRE (Prop_fdre_C_Q)         0.456     3.360 r  led_driver_inst/cnt_reg[1]/Q
                         net (fo=1, routed)           0.480     3.841    led_driver_inst/cnt_reg_n_0_[1]
    SLICE_X39Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.515 r  led_driver_inst/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.515    led_driver_inst/cnt_reg[0]_i_1_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.629 r  led_driver_inst/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.629    led_driver_inst/cnt_reg[4]_i_1_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.743 r  led_driver_inst/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.743    led_driver_inst/cnt_reg[8]_i_1_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.857 r  led_driver_inst/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.857    led_driver_inst/cnt_reg[12]_i_1_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.971 r  led_driver_inst/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.971    led_driver_inst/cnt_reg[16]_i_1_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.194 r  led_driver_inst/cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.194    led_driver_inst/cnt_reg[20]_i_1_n_7
    SLICE_X39Y37         FDRE                                         r  led_driver_inst/cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    G11                  IBUF                         0.000    15.000 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          1.162    16.162    clk_wiz_0_inst/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005     9.156 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    10.700    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.790 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=34, routed)          1.576    12.367    led_driver_inst/clk_out
    SLICE_X39Y37         FDRE                                         r  led_driver_inst/cnt_reg[20]/C
                         clock pessimism              0.517    12.884    
                         clock uncertainty           -0.074    12.810    
    SLICE_X39Y37         FDRE (Setup_fdre_C_D)        0.062    12.872    led_driver_inst/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         12.872    
                         arrival time                          -5.194    
  -------------------------------------------------------------------
                         slack                                  7.678    

Slack (MET) :             7.680ns  (required time - arrival time)
  Source:                 led_driver_inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            led_driver_inst/cnt_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@15.000ns - clk_out_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        2.286ns  (logic 1.806ns (78.986%)  route 0.480ns (21.014%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.634ns = ( 12.366 - 15.000 ) 
    Source Clock Delay      (SCD):    -2.096ns = ( 2.904 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          1.233     6.233    clk_wiz_0_inst/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740    -0.507 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622     1.116    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.212 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=34, routed)          1.692     2.904    led_driver_inst/clk_out
    SLICE_X39Y32         FDRE                                         r  led_driver_inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDRE (Prop_fdre_C_Q)         0.456     3.360 r  led_driver_inst/cnt_reg[1]/Q
                         net (fo=1, routed)           0.480     3.841    led_driver_inst/cnt_reg_n_0_[1]
    SLICE_X39Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.515 r  led_driver_inst/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.515    led_driver_inst/cnt_reg[0]_i_1_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.629 r  led_driver_inst/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.629    led_driver_inst/cnt_reg[4]_i_1_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.743 r  led_driver_inst/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.743    led_driver_inst/cnt_reg[8]_i_1_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.857 r  led_driver_inst/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.857    led_driver_inst/cnt_reg[12]_i_1_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.191 r  led_driver_inst/cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.191    led_driver_inst/cnt_reg[16]_i_1_n_6
    SLICE_X39Y36         FDRE                                         r  led_driver_inst/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    G11                  IBUF                         0.000    15.000 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          1.162    16.162    clk_wiz_0_inst/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005     9.156 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    10.700    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.790 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=34, routed)          1.575    12.366    led_driver_inst/clk_out
    SLICE_X39Y36         FDRE                                         r  led_driver_inst/cnt_reg[17]/C
                         clock pessimism              0.517    12.883    
                         clock uncertainty           -0.074    12.809    
    SLICE_X39Y36         FDRE (Setup_fdre_C_D)        0.062    12.871    led_driver_inst/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         12.871    
                         arrival time                          -5.191    
  -------------------------------------------------------------------
                         slack                                  7.680    

Slack (MET) :             7.701ns  (required time - arrival time)
  Source:                 led_driver_inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            led_driver_inst/cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@15.000ns - clk_out_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        2.265ns  (logic 1.785ns (78.791%)  route 0.480ns (21.209%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.634ns = ( 12.366 - 15.000 ) 
    Source Clock Delay      (SCD):    -2.096ns = ( 2.904 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          1.233     6.233    clk_wiz_0_inst/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740    -0.507 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622     1.116    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.212 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=34, routed)          1.692     2.904    led_driver_inst/clk_out
    SLICE_X39Y32         FDRE                                         r  led_driver_inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDRE (Prop_fdre_C_Q)         0.456     3.360 r  led_driver_inst/cnt_reg[1]/Q
                         net (fo=1, routed)           0.480     3.841    led_driver_inst/cnt_reg_n_0_[1]
    SLICE_X39Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.515 r  led_driver_inst/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.515    led_driver_inst/cnt_reg[0]_i_1_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.629 r  led_driver_inst/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.629    led_driver_inst/cnt_reg[4]_i_1_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.743 r  led_driver_inst/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.743    led_driver_inst/cnt_reg[8]_i_1_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.857 r  led_driver_inst/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.857    led_driver_inst/cnt_reg[12]_i_1_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.170 r  led_driver_inst/cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.170    led_driver_inst/cnt_reg[16]_i_1_n_4
    SLICE_X39Y36         FDRE                                         r  led_driver_inst/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    G11                  IBUF                         0.000    15.000 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          1.162    16.162    clk_wiz_0_inst/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005     9.156 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    10.700    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.790 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=34, routed)          1.575    12.366    led_driver_inst/clk_out
    SLICE_X39Y36         FDRE                                         r  led_driver_inst/cnt_reg[19]/C
                         clock pessimism              0.517    12.883    
                         clock uncertainty           -0.074    12.809    
    SLICE_X39Y36         FDRE (Setup_fdre_C_D)        0.062    12.871    led_driver_inst/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         12.871    
                         arrival time                          -5.170    
  -------------------------------------------------------------------
                         slack                                  7.701    

Slack (MET) :             7.775ns  (required time - arrival time)
  Source:                 led_driver_inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            led_driver_inst/cnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@15.000ns - clk_out_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        2.191ns  (logic 1.711ns (78.075%)  route 0.480ns (21.925%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.634ns = ( 12.366 - 15.000 ) 
    Source Clock Delay      (SCD):    -2.096ns = ( 2.904 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          1.233     6.233    clk_wiz_0_inst/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740    -0.507 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622     1.116    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.212 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=34, routed)          1.692     2.904    led_driver_inst/clk_out
    SLICE_X39Y32         FDRE                                         r  led_driver_inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDRE (Prop_fdre_C_Q)         0.456     3.360 r  led_driver_inst/cnt_reg[1]/Q
                         net (fo=1, routed)           0.480     3.841    led_driver_inst/cnt_reg_n_0_[1]
    SLICE_X39Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.515 r  led_driver_inst/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.515    led_driver_inst/cnt_reg[0]_i_1_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.629 r  led_driver_inst/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.629    led_driver_inst/cnt_reg[4]_i_1_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.743 r  led_driver_inst/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.743    led_driver_inst/cnt_reg[8]_i_1_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.857 r  led_driver_inst/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.857    led_driver_inst/cnt_reg[12]_i_1_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.096 r  led_driver_inst/cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.096    led_driver_inst/cnt_reg[16]_i_1_n_5
    SLICE_X39Y36         FDRE                                         r  led_driver_inst/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    G11                  IBUF                         0.000    15.000 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          1.162    16.162    clk_wiz_0_inst/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005     9.156 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    10.700    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.790 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=34, routed)          1.575    12.366    led_driver_inst/clk_out
    SLICE_X39Y36         FDRE                                         r  led_driver_inst/cnt_reg[18]/C
                         clock pessimism              0.517    12.883    
                         clock uncertainty           -0.074    12.809    
    SLICE_X39Y36         FDRE (Setup_fdre_C_D)        0.062    12.871    led_driver_inst/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         12.871    
                         arrival time                          -5.096    
  -------------------------------------------------------------------
                         slack                                  7.775    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 led_driver_inst/cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            led_driver_inst/led_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@5.000ns - clk_out_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.808%)  route 0.121ns (46.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.131ns = ( 3.869 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.712ns = ( 4.288 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          0.440     5.440    clk_wiz_0_inst/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.230     3.211 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     3.673    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.699 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=34, routed)          0.590     4.288    led_driver_inst/clk_out
    SLICE_X39Y37         FDRE                                         r  led_driver_inst/cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDRE (Prop_fdre_C_Q)         0.141     4.429 r  led_driver_inst/cnt_reg[23]/Q
                         net (fo=2, routed)           0.121     4.550    led_driver_inst/cnt_reg[23]
    SLICE_X38Y37         FDRE                                         r  led_driver_inst/led_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=34, routed)          0.860     3.869    led_driver_inst/clk_out
    SLICE_X38Y37         FDRE                                         r  led_driver_inst/led_o_reg[1]/C
                         clock pessimism              0.432     4.301    
    SLICE_X38Y37         FDRE (Hold_fdre_C_D)         0.059     4.360    led_driver_inst/led_o_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.360    
                         arrival time                           4.550    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 led_driver_inst/cnt_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            led_driver_inst/led_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@5.000ns - clk_out_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.131ns = ( 3.869 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.711ns = ( 4.289 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.434ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          0.440     5.440    clk_wiz_0_inst/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.230     3.211 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     3.673    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.699 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=34, routed)          0.591     4.289    led_driver_inst/clk_out
    SLICE_X39Y38         FDRE                                         r  led_driver_inst/cnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y38         FDRE (Prop_fdre_C_Q)         0.141     4.430 r  led_driver_inst/cnt_reg[25]/Q
                         net (fo=2, routed)           0.122     4.552    led_driver_inst/cnt_reg[25]
    SLICE_X38Y37         FDRE                                         r  led_driver_inst/led_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=34, routed)          0.860     3.869    led_driver_inst/clk_out
    SLICE_X38Y37         FDRE                                         r  led_driver_inst/led_o_reg[3]/C
                         clock pessimism              0.434     4.303    
    SLICE_X38Y37         FDRE (Hold_fdre_C_D)         0.052     4.355    led_driver_inst/led_o_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.355    
                         arrival time                           4.552    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 led_driver_inst/cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            led_driver_inst/led_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@5.000ns - clk_out_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.020%)  route 0.179ns (55.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.129ns = ( 3.871 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.711ns = ( 4.289 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.431ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          0.440     5.440    clk_wiz_0_inst/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.230     3.211 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     3.673    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.699 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=34, routed)          0.591     4.289    led_driver_inst/clk_out
    SLICE_X39Y38         FDRE                                         r  led_driver_inst/cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y38         FDRE (Prop_fdre_C_Q)         0.141     4.430 r  led_driver_inst/cnt_reg[24]/Q
                         net (fo=2, routed)           0.179     4.610    led_driver_inst/cnt_reg[24]
    SLICE_X38Y38         FDRE                                         r  led_driver_inst/led_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=34, routed)          0.862     3.871    led_driver_inst/clk_out
    SLICE_X38Y38         FDRE                                         r  led_driver_inst/led_o_reg[2]/C
                         clock pessimism              0.431     4.302    
    SLICE_X38Y38         FDRE (Hold_fdre_C_D)         0.059     4.361    led_driver_inst/led_o_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.361    
                         arrival time                           4.610    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 led_driver_inst/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            led_driver_inst/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@5.000ns - clk_out_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.133ns = ( 3.867 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.713ns = ( 4.287 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.420ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          0.440     5.440    clk_wiz_0_inst/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.230     3.211 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     3.673    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.699 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=34, routed)          0.589     4.287    led_driver_inst/clk_out
    SLICE_X39Y34         FDRE                                         r  led_driver_inst/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y34         FDRE (Prop_fdre_C_Q)         0.141     4.428 r  led_driver_inst/cnt_reg[11]/Q
                         net (fo=1, routed)           0.108     4.536    led_driver_inst/cnt_reg_n_0_[11]
    SLICE_X39Y34         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     4.644 r  led_driver_inst/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.644    led_driver_inst/cnt_reg[8]_i_1_n_4
    SLICE_X39Y34         FDRE                                         r  led_driver_inst/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=34, routed)          0.858     3.867    led_driver_inst/clk_out
    SLICE_X39Y34         FDRE                                         r  led_driver_inst/cnt_reg[11]/C
                         clock pessimism              0.420     4.287    
    SLICE_X39Y34         FDRE (Hold_fdre_C_D)         0.105     4.392    led_driver_inst/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -4.392    
                         arrival time                           4.644    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 led_driver_inst/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            led_driver_inst/cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@5.000ns - clk_out_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.132ns = ( 3.868 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.713ns = ( 4.287 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.419ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          0.440     5.440    clk_wiz_0_inst/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.230     3.211 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     3.673    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.699 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=34, routed)          0.589     4.287    led_driver_inst/clk_out
    SLICE_X39Y35         FDRE                                         r  led_driver_inst/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y35         FDRE (Prop_fdre_C_Q)         0.141     4.428 r  led_driver_inst/cnt_reg[15]/Q
                         net (fo=1, routed)           0.108     4.536    led_driver_inst/cnt_reg_n_0_[15]
    SLICE_X39Y35         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     4.644 r  led_driver_inst/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.644    led_driver_inst/cnt_reg[12]_i_1_n_4
    SLICE_X39Y35         FDRE                                         r  led_driver_inst/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=34, routed)          0.859     3.868    led_driver_inst/clk_out
    SLICE_X39Y35         FDRE                                         r  led_driver_inst/cnt_reg[15]/C
                         clock pessimism              0.419     4.287    
    SLICE_X39Y35         FDRE (Hold_fdre_C_D)         0.105     4.392    led_driver_inst/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -4.392    
                         arrival time                           4.644    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 led_driver_inst/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            led_driver_inst/cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@5.000ns - clk_out_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.132ns = ( 3.868 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.713ns = ( 4.287 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.419ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          0.440     5.440    clk_wiz_0_inst/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.230     3.211 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     3.673    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.699 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=34, routed)          0.589     4.287    led_driver_inst/clk_out
    SLICE_X39Y36         FDRE                                         r  led_driver_inst/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDRE (Prop_fdre_C_Q)         0.141     4.428 r  led_driver_inst/cnt_reg[19]/Q
                         net (fo=1, routed)           0.108     4.536    led_driver_inst/cnt_reg_n_0_[19]
    SLICE_X39Y36         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     4.644 r  led_driver_inst/cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.644    led_driver_inst/cnt_reg[16]_i_1_n_4
    SLICE_X39Y36         FDRE                                         r  led_driver_inst/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=34, routed)          0.859     3.868    led_driver_inst/clk_out
    SLICE_X39Y36         FDRE                                         r  led_driver_inst/cnt_reg[19]/C
                         clock pessimism              0.419     4.287    
    SLICE_X39Y36         FDRE (Hold_fdre_C_D)         0.105     4.392    led_driver_inst/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -4.392    
                         arrival time                           4.644    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 led_driver_inst/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            led_driver_inst/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@5.000ns - clk_out_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.135ns = ( 3.865 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.715ns = ( 4.285 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.420ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          0.440     5.440    clk_wiz_0_inst/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.230     3.211 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     3.673    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.699 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=34, routed)          0.587     4.285    led_driver_inst/clk_out
    SLICE_X39Y32         FDRE                                         r  led_driver_inst/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDRE (Prop_fdre_C_Q)         0.141     4.426 r  led_driver_inst/cnt_reg[3]/Q
                         net (fo=1, routed)           0.108     4.534    led_driver_inst/cnt_reg_n_0_[3]
    SLICE_X39Y32         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     4.642 r  led_driver_inst/cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.642    led_driver_inst/cnt_reg[0]_i_1_n_4
    SLICE_X39Y32         FDRE                                         r  led_driver_inst/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=34, routed)          0.856     3.865    led_driver_inst/clk_out
    SLICE_X39Y32         FDRE                                         r  led_driver_inst/cnt_reg[3]/C
                         clock pessimism              0.420     4.285    
    SLICE_X39Y32         FDRE (Hold_fdre_C_D)         0.105     4.390    led_driver_inst/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.390    
                         arrival time                           4.642    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 led_driver_inst/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            led_driver_inst/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@5.000ns - clk_out_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.134ns = ( 3.866 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.714ns = ( 4.286 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.420ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          0.440     5.440    clk_wiz_0_inst/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.230     3.211 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     3.673    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.699 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=34, routed)          0.588     4.286    led_driver_inst/clk_out
    SLICE_X39Y33         FDRE                                         r  led_driver_inst/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDRE (Prop_fdre_C_Q)         0.141     4.427 r  led_driver_inst/cnt_reg[7]/Q
                         net (fo=1, routed)           0.108     4.535    led_driver_inst/cnt_reg_n_0_[7]
    SLICE_X39Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     4.643 r  led_driver_inst/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.643    led_driver_inst/cnt_reg[4]_i_1_n_4
    SLICE_X39Y33         FDRE                                         r  led_driver_inst/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=34, routed)          0.857     3.866    led_driver_inst/clk_out
    SLICE_X39Y33         FDRE                                         r  led_driver_inst/cnt_reg[7]/C
                         clock pessimism              0.420     4.286    
    SLICE_X39Y33         FDRE (Hold_fdre_C_D)         0.105     4.391    led_driver_inst/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -4.391    
                         arrival time                           4.643    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 led_driver_inst/cnt_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            led_driver_inst/led_o_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@5.000ns - clk_out_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.065%)  route 0.186ns (56.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.132ns = ( 3.868 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.711ns = ( 4.289 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.434ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          0.440     5.440    clk_wiz_0_inst/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.230     3.211 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     3.673    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.699 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=34, routed)          0.591     4.289    led_driver_inst/clk_out
    SLICE_X39Y38         FDRE                                         r  led_driver_inst/cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y38         FDRE (Prop_fdre_C_Q)         0.141     4.430 r  led_driver_inst/cnt_reg[26]/Q
                         net (fo=2, routed)           0.186     4.617    led_driver_inst/cnt_reg[26]
    SLICE_X38Y36         FDRE                                         r  led_driver_inst/led_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=34, routed)          0.859     3.868    led_driver_inst/clk_out
    SLICE_X38Y36         FDRE                                         r  led_driver_inst/led_o_reg[4]/C
                         clock pessimism              0.434     4.302    
    SLICE_X38Y36         FDRE (Hold_fdre_C_D)         0.059     4.361    led_driver_inst/led_o_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.361    
                         arrival time                           4.617    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 led_driver_inst/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            led_driver_inst/cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@5.000ns - clk_out_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.132ns = ( 3.868 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.713ns = ( 4.287 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.419ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          0.440     5.440    clk_wiz_0_inst/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.230     3.211 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     3.673    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.699 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=34, routed)          0.589     4.287    led_driver_inst/clk_out
    SLICE_X39Y35         FDRE                                         r  led_driver_inst/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y35         FDRE (Prop_fdre_C_Q)         0.141     4.428 r  led_driver_inst/cnt_reg[12]/Q
                         net (fo=1, routed)           0.105     4.533    led_driver_inst/cnt_reg_n_0_[12]
    SLICE_X39Y35         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     4.648 r  led_driver_inst/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.648    led_driver_inst/cnt_reg[12]_i_1_n_7
    SLICE_X39Y35         FDRE                                         r  led_driver_inst/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=13, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=34, routed)          0.859     3.868    led_driver_inst/clk_out
    SLICE_X39Y35         FDRE                                         r  led_driver_inst/cnt_reg[12]/C
                         clock pessimism              0.419     4.287    
    SLICE_X39Y35         FDRE (Hold_fdre_C_D)         0.105     4.392    led_driver_inst/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -4.392    
                         arrival time                           4.648    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_clk_wiz_0
Waveform(ns):       { 5.000 10.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    clk_wiz_0_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X39Y32     led_driver_inst/cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X39Y34     led_driver_inst/cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X39Y34     led_driver_inst/cnt_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X39Y35     led_driver_inst/cnt_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X39Y35     led_driver_inst/cnt_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X39Y35     led_driver_inst/cnt_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X39Y35     led_driver_inst/cnt_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X39Y36     led_driver_inst/cnt_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y32     led_driver_inst/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y34     led_driver_inst/cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y34     led_driver_inst/cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y34     led_driver_inst/cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y34     led_driver_inst/cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y32     led_driver_inst/cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y37     led_driver_inst/cnt_reg[20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y37     led_driver_inst/cnt_reg[21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y37     led_driver_inst/cnt_reg[22]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y37     led_driver_inst/cnt_reg[23]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y35     led_driver_inst/cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y35     led_driver_inst/cnt_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y35     led_driver_inst/cnt_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y35     led_driver_inst/cnt_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y36     led_driver_inst/cnt_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y36     led_driver_inst/cnt_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y36     led_driver_inst/cnt_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y36     led_driver_inst/cnt_reg[19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y37     led_driver_inst/cnt_reg[20]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y37     led_driver_inst/cnt_reg[21]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk_wiz_0_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT



