stat,value,comment,file_name
sim_num_insn,10530,total number of instructions committed,sim-outorder_test-llong_bimod.cfg.out.txt
sim_num_refs,3411,total number of loads and stores committed,sim-outorder_test-llong_bimod.cfg.out.txt
sim_num_loads,1860,total number of loads committed,sim-outorder_test-llong_bimod.cfg.out.txt
sim_num_stores,1551.0000,total number of stores committed,sim-outorder_test-llong_bimod.cfg.out.txt
sim_num_branches,1862,total number of branches committed,sim-outorder_test-llong_bimod.cfg.out.txt
sim_elapsed_time,1,total simulation time in seconds,sim-outorder_test-llong_bimod.cfg.out.txt
sim_inst_rate,10530.0000,simulation speed (in insts/sec),sim-outorder_test-llong_bimod.cfg.out.txt
sim_total_insn,12134,total number of instructions executed,sim-outorder_test-llong_bimod.cfg.out.txt
sim_total_refs,3778,total number of loads and stores executed,sim-outorder_test-llong_bimod.cfg.out.txt
sim_total_loads,2112,total number of loads executed,sim-outorder_test-llong_bimod.cfg.out.txt
sim_total_stores,1666.0000,total number of stores executed,sim-outorder_test-llong_bimod.cfg.out.txt
sim_total_branches,2109,total number of branches executed,sim-outorder_test-llong_bimod.cfg.out.txt
sim_cycle,17421,total simulation time in cycles,sim-outorder_test-llong_bimod.cfg.out.txt
sim_IPC,0.6044,instructions per cycle,sim-outorder_test-llong_bimod.cfg.out.txt
sim_CPI,1.6544,cycles per instruction,sim-outorder_test-llong_bimod.cfg.out.txt
sim_exec_BW,0.6965,total instructions (mis-spec + committed) per cycle,sim-outorder_test-llong_bimod.cfg.out.txt
sim_IPB,5.6552,instruction per branch,sim-outorder_test-llong_bimod.cfg.out.txt
IFQ_count,19171,cumulative IFQ occupancy,sim-outorder_test-llong_bimod.cfg.out.txt
IFQ_fcount,4196,cumulative IFQ full count,sim-outorder_test-llong_bimod.cfg.out.txt
ifq_occupancy,1.1005,avg IFQ occupancy (insn's),sim-outorder_test-llong_bimod.cfg.out.txt
ifq_rate,0.6965,avg IFQ dispatch rate (insn/cycle),sim-outorder_test-llong_bimod.cfg.out.txt
ifq_latency,1.5799,avg IFQ occupant latency (cycle's),sim-outorder_test-llong_bimod.cfg.out.txt
ifq_full,0.2409,fraction of time (cycle's) IFQ was full,sim-outorder_test-llong_bimod.cfg.out.txt
RUU_count,74890,cumulative RUU occupancy,sim-outorder_test-llong_bimod.cfg.out.txt
RUU_fcount,1948,cumulative RUU full count,sim-outorder_test-llong_bimod.cfg.out.txt
ruu_occupancy,4.2988,avg RUU occupancy (insn's),sim-outorder_test-llong_bimod.cfg.out.txt
ruu_rate,0.6965,avg RUU dispatch rate (insn/cycle),sim-outorder_test-llong_bimod.cfg.out.txt
ruu_latency,6.1719,avg RUU occupant latency (cycle's),sim-outorder_test-llong_bimod.cfg.out.txt
ruu_full,0.1118,fraction of time (cycle's) RUU was full,sim-outorder_test-llong_bimod.cfg.out.txt
LSQ_count,23708,cumulative LSQ occupancy,sim-outorder_test-llong_bimod.cfg.out.txt
LSQ_fcount,602,cumulative LSQ full count,sim-outorder_test-llong_bimod.cfg.out.txt
lsq_occupancy,1.3609,avg LSQ occupancy (insn's),sim-outorder_test-llong_bimod.cfg.out.txt
lsq_rate,0.6965,avg LSQ dispatch rate (insn/cycle),sim-outorder_test-llong_bimod.cfg.out.txt
lsq_latency,1.9538,avg LSQ occupant latency (cycle's),sim-outorder_test-llong_bimod.cfg.out.txt
lsq_full,0.0346,fraction of time (cycle's) LSQ was full,sim-outorder_test-llong_bimod.cfg.out.txt
sim_slip,103032,total number of slip cycles,sim-outorder_test-llong_bimod.cfg.out.txt
avg_sim_slip,9.7846,the average slip between issue and retirement,sim-outorder_test-llong_bimod.cfg.out.txt
bpred_bimod.lookups,2180,total number of bpred lookups,sim-outorder_test-llong_bimod.cfg.out.txt
bpred_bimod.updates,1862,total number of updates,sim-outorder_test-llong_bimod.cfg.out.txt
bpred_bimod.addr_hits,1349,total number of address-predicted hits,sim-outorder_test-llong_bimod.cfg.out.txt
bpred_bimod.dir_hits,1590,total number of direction-predicted hits (includes addr-hits),sim-outorder_test-llong_bimod.cfg.out.txt
bpred_bimod.misses,272,total number of misses,sim-outorder_test-llong_bimod.cfg.out.txt
bpred_bimod.jr_hits,188,total number of address-predicted hits for JR's,sim-outorder_test-llong_bimod.cfg.out.txt
bpred_bimod.jr_seen,264,total number of JR's seen,sim-outorder_test-llong_bimod.cfg.out.txt
bpred_bimod.jr_non_ras_hits.PP,31,total number of address-predicted hits for non-RAS JR's,sim-outorder_test-llong_bimod.cfg.out.txt
bpred_bimod.jr_non_ras_seen.PP,66,total number of non-RAS JR's seen,sim-outorder_test-llong_bimod.cfg.out.txt
bpred_bimod.bpred_addr_rate,0.7245,"branch address-prediction rate (i.e., addr-hits/updates)",sim-outorder_test-llong_bimod.cfg.out.txt
bpred_bimod.bpred_dir_rate,0.8539,"branch direction-prediction rate (i.e., all-hits/updates)",sim-outorder_test-llong_bimod.cfg.out.txt
bpred_bimod.bpred_jr_rate,0.7121,"JR address-prediction rate (i.e., JR addr-hits/JRs seen)",sim-outorder_test-llong_bimod.cfg.out.txt
bpred_bimod.bpred_jr_non_ras_rate.PP,0.4697,"non-RAS JR addr-pred rate (ie, non-RAS JR hits/JRs seen)",sim-outorder_test-llong_bimod.cfg.out.txt
bpred_bimod.retstack_pushes,242,total number of address pushed onto ret-addr stack,sim-outorder_test-llong_bimod.cfg.out.txt
bpred_bimod.retstack_pops,244,total number of address popped off of ret-addr stack,sim-outorder_test-llong_bimod.cfg.out.txt
bpred_bimod.used_ras.PP,198,total number of RAS predictions used,sim-outorder_test-llong_bimod.cfg.out.txt
bpred_bimod.ras_hits.PP,157,total number of RAS hits,sim-outorder_test-llong_bimod.cfg.out.txt
bpred_bimod.ras_rate.PP,0.7929,"RAS prediction rate (i.e., RAS hits/used RAS)",sim-outorder_test-llong_bimod.cfg.out.txt
il1.accesses,12951,total number of accesses,sim-outorder_test-llong_bimod.cfg.out.txt
il1.hits,12382,total number of hits,sim-outorder_test-llong_bimod.cfg.out.txt
il1.misses,569,total number of misses,sim-outorder_test-llong_bimod.cfg.out.txt
il1.replacements,207,total number of replacements,sim-outorder_test-llong_bimod.cfg.out.txt
il1.writebacks,0,total number of writebacks,sim-outorder_test-llong_bimod.cfg.out.txt
il1.invalidations,0,total number of invalidations,sim-outorder_test-llong_bimod.cfg.out.txt
il1.miss_rate,0.0439,"miss rate (i.e., misses/ref)",sim-outorder_test-llong_bimod.cfg.out.txt
il1.repl_rate,0.0160,"replacement rate (i.e., repls/ref)",sim-outorder_test-llong_bimod.cfg.out.txt
il1.wb_rate,0.0000,"writeback rate (i.e., wrbks/ref)",sim-outorder_test-llong_bimod.cfg.out.txt
il1.inv_rate,0.0000,"invalidation rate (i.e., invs/ref)",sim-outorder_test-llong_bimod.cfg.out.txt
dl1.accesses,3378,total number of accesses,sim-outorder_test-llong_bimod.cfg.out.txt
dl1.hits,3111,total number of hits,sim-outorder_test-llong_bimod.cfg.out.txt
dl1.misses,267,total number of misses,sim-outorder_test-llong_bimod.cfg.out.txt
dl1.replacements,0,total number of replacements,sim-outorder_test-llong_bimod.cfg.out.txt
dl1.writebacks,0,total number of writebacks,sim-outorder_test-llong_bimod.cfg.out.txt
dl1.invalidations,0,total number of invalidations,sim-outorder_test-llong_bimod.cfg.out.txt
dl1.miss_rate,0.0790,"miss rate (i.e., misses/ref)",sim-outorder_test-llong_bimod.cfg.out.txt
dl1.repl_rate,0.0000,"replacement rate (i.e., repls/ref)",sim-outorder_test-llong_bimod.cfg.out.txt
dl1.wb_rate,0.0000,"writeback rate (i.e., wrbks/ref)",sim-outorder_test-llong_bimod.cfg.out.txt
dl1.inv_rate,0.0000,"invalidation rate (i.e., invs/ref)",sim-outorder_test-llong_bimod.cfg.out.txt
ul2.accesses,836,total number of accesses,sim-outorder_test-llong_bimod.cfg.out.txt
ul2.hits,380,total number of hits,sim-outorder_test-llong_bimod.cfg.out.txt
ul2.misses,456,total number of misses,sim-outorder_test-llong_bimod.cfg.out.txt
ul2.replacements,0,total number of replacements,sim-outorder_test-llong_bimod.cfg.out.txt
ul2.writebacks,0,total number of writebacks,sim-outorder_test-llong_bimod.cfg.out.txt
ul2.invalidations,0,total number of invalidations,sim-outorder_test-llong_bimod.cfg.out.txt
ul2.miss_rate,0.5455,"miss rate (i.e., misses/ref)",sim-outorder_test-llong_bimod.cfg.out.txt
ul2.repl_rate,0.0000,"replacement rate (i.e., repls/ref)",sim-outorder_test-llong_bimod.cfg.out.txt
ul2.wb_rate,0.0000,"writeback rate (i.e., wrbks/ref)",sim-outorder_test-llong_bimod.cfg.out.txt
ul2.inv_rate,0.0000,"invalidation rate (i.e., invs/ref)",sim-outorder_test-llong_bimod.cfg.out.txt
itlb.accesses,12951,total number of accesses,sim-outorder_test-llong_bimod.cfg.out.txt
itlb.hits,12935,total number of hits,sim-outorder_test-llong_bimod.cfg.out.txt
itlb.misses,16,total number of misses,sim-outorder_test-llong_bimod.cfg.out.txt
itlb.replacements,0,total number of replacements,sim-outorder_test-llong_bimod.cfg.out.txt
itlb.writebacks,0,total number of writebacks,sim-outorder_test-llong_bimod.cfg.out.txt
itlb.invalidations,0,total number of invalidations,sim-outorder_test-llong_bimod.cfg.out.txt
itlb.miss_rate,0.0012,"miss rate (i.e., misses/ref)",sim-outorder_test-llong_bimod.cfg.out.txt
itlb.repl_rate,0.0000,"replacement rate (i.e., repls/ref)",sim-outorder_test-llong_bimod.cfg.out.txt
itlb.wb_rate,0.0000,"writeback rate (i.e., wrbks/ref)",sim-outorder_test-llong_bimod.cfg.out.txt
itlb.inv_rate,0.0000,"invalidation rate (i.e., invs/ref)",sim-outorder_test-llong_bimod.cfg.out.txt
dtlb.accesses,3475,total number of accesses,sim-outorder_test-llong_bimod.cfg.out.txt
dtlb.hits,3465,total number of hits,sim-outorder_test-llong_bimod.cfg.out.txt
dtlb.misses,10,total number of misses,sim-outorder_test-llong_bimod.cfg.out.txt
dtlb.replacements,0,total number of replacements,sim-outorder_test-llong_bimod.cfg.out.txt
dtlb.writebacks,0,total number of writebacks,sim-outorder_test-llong_bimod.cfg.out.txt
dtlb.invalidations,0,total number of invalidations,sim-outorder_test-llong_bimod.cfg.out.txt
dtlb.miss_rate,0.0029,"miss rate (i.e., misses/ref)",sim-outorder_test-llong_bimod.cfg.out.txt
dtlb.repl_rate,0.0000,"replacement rate (i.e., repls/ref)",sim-outorder_test-llong_bimod.cfg.out.txt
dtlb.wb_rate,0.0000,"writeback rate (i.e., wrbks/ref)",sim-outorder_test-llong_bimod.cfg.out.txt
dtlb.inv_rate,0.0000,"invalidation rate (i.e., invs/ref)",sim-outorder_test-llong_bimod.cfg.out.txt
sim_invalid_addrs,0,total non-speculative bogus addresses seen (debug var),sim-outorder_test-llong_bimod.cfg.out.txt
ld_text_base,0x0120000000,program text (code) segment base,sim-outorder_test-llong_bimod.cfg.out.txt
ld_text_size,90112,program text (code) size in bytes,sim-outorder_test-llong_bimod.cfg.out.txt
ld_data_base,0x0140000000,program initialized data segment base,sim-outorder_test-llong_bimod.cfg.out.txt
ld_data_size,28176,program init'ed `.data' and uninit'ed `.bss' size in bytes,sim-outorder_test-llong_bimod.cfg.out.txt
ld_stack_base,0x011ff9b000,program stack segment base (highest address in stack),sim-outorder_test-llong_bimod.cfg.out.txt
ld_stack_size,16384,program initial stack size,sim-outorder_test-llong_bimod.cfg.out.txt
ld_prog_entry,0x0120005540,program entry point (initial PC),sim-outorder_test-llong_bimod.cfg.out.txt
ld_environ_base,0x011ff97000,program environment base address address,sim-outorder_test-llong_bimod.cfg.out.txt
ld_target_big_endian,0,"target executable endian-ness, non-zero if big endian",sim-outorder_test-llong_bimod.cfg.out.txt
mem.page_count,16,total number of pages allocated,sim-outorder_test-llong_bimod.cfg.out.txt
mem.page_mem,128k,total size of memory pages allocated,sim-outorder_test-llong_bimod.cfg.out.txt
mem.ptab_misses,170,total first level page table misses,sim-outorder_test-llong_bimod.cfg.out.txt
mem.ptab_accesses,305110,total page table accesses,sim-outorder_test-llong_bimod.cfg.out.txt
mem.ptab_miss_rate,0.0006,first level page table miss rate,sim-outorder_test-llong_bimod.cfg.out.txt
