<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file motorcontrollerfinal_controller.ncd.
Design name: SPI_loopback_Top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 4
Loading device for application trce from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.8_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.8.0.115.3</big></U></B>
Mon Mar 20 15:00:47 2017

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o Motorcontrollerfinal_controller.twr -gui -msgset C:/Users/gebruiker/workspace/lattice/Final code software/promote.xml Motorcontrollerfinal_controller.ncd Motorcontrollerfinal_controller.prf 
Design file:     motorcontrollerfinal_controller.ncd
Preference file: motorcontrollerfinal_controller.prf
Device,speed:    LCMXO2-7000HE,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY NET "clkout_c" 38.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.
Report:   65.941MHz is the maximum frequency for this preference.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY NET "clkout_c" 38.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 11.151ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7_rep_4__i18  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/speed_set_m4_i0_i20  (to clkout_c +)

   Delay:              14.891ns  (19.7% logic, 80.3% route), 6 logic levels.

 Constraint Details:

     14.891ns physical path delay SPI_I/SLICE_82 to SPI_I/SLICE_988 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 26.042ns) by 11.151ns

 Physical Path Details:

      Data path SPI_I/SLICE_82 to SPI_I/SLICE_988:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C13B.CLK to     R17C13B.Q1 SPI_I/SLICE_82 (from clkout_c)
ROUTE         5     2.293     R17C13B.Q1 to     R15C14B.A1 SPI_I/recv_buffer_30
CTOF_DEL    ---     0.495     R15C14B.A1 to     R15C14B.F1 SPI_I/SLICE_1095
ROUTE         1     1.004     R15C14B.F1 to     R15C14B.B0 SPI_I/n24_adj_1624
CTOF_DEL    ---     0.495     R15C14B.B0 to     R15C14B.F0 SPI_I/SLICE_1095
ROUTE         1     1.001     R15C14B.F0 to     R15C15A.B0 SPI_I/n38_adj_1621
CTOF_DEL    ---     0.495     R15C15A.B0 to     R15C15A.F0 SPI_I/SLICE_1094
ROUTE         1     0.967     R15C15A.F0 to     R15C15C.A1 SPI_I/n40_adj_1618
CTOF_DEL    ---     0.495     R15C15C.A1 to     R15C15C.F1 SPI_I/SLICE_889
ROUTE         2     1.849     R15C15C.F1 to     R15C20D.A0 SPI_I/enable_m4_N_649
CTOF_DEL    ---     0.495     R15C20D.A0 to     R15C20D.F0 SPI_I/SLICE_1159
ROUTE        11     4.850     R15C20D.F0 to    R16C15D.LSR SPI_I/n8465 (to clkout_c)
                  --------
                   14.891   (19.7% logic, 80.3% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_82:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       187     4.199        OSC.OSC to    R17C13B.CLK clkout_c
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_988:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       187     4.199        OSC.OSC to    R16C15D.CLK clkout_c
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 11.188ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7_rep_4__i19  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/speed_set_m4_i0_i20  (to clkout_c +)

   Delay:              14.854ns  (19.7% logic, 80.3% route), 6 logic levels.

 Constraint Details:

     14.854ns physical path delay SPI_I/SLICE_81 to SPI_I/SLICE_988 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 26.042ns) by 11.188ns

 Physical Path Details:

      Data path SPI_I/SLICE_81 to SPI_I/SLICE_988:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C13C.CLK to     R17C13C.Q0 SPI_I/SLICE_81 (from clkout_c)
ROUTE         5     2.293     R17C13C.Q0 to     R15C14A.A1 SPI_I/recv_buffer_31
CTOF_DEL    ---     0.495     R15C14A.A1 to     R15C14A.F1 SPI_I/SLICE_985
ROUTE         1     0.967     R15C14A.F1 to     R15C14B.A0 SPI_I/n34_adj_1623
CTOF_DEL    ---     0.495     R15C14B.A0 to     R15C14B.F0 SPI_I/SLICE_1095
ROUTE         1     1.001     R15C14B.F0 to     R15C15A.B0 SPI_I/n38_adj_1621
CTOF_DEL    ---     0.495     R15C15A.B0 to     R15C15A.F0 SPI_I/SLICE_1094
ROUTE         1     0.967     R15C15A.F0 to     R15C15C.A1 SPI_I/n40_adj_1618
CTOF_DEL    ---     0.495     R15C15C.A1 to     R15C15C.F1 SPI_I/SLICE_889
ROUTE         2     1.849     R15C15C.F1 to     R15C20D.A0 SPI_I/enable_m4_N_649
CTOF_DEL    ---     0.495     R15C20D.A0 to     R15C20D.F0 SPI_I/SLICE_1159
ROUTE        11     4.850     R15C20D.F0 to    R16C15D.LSR SPI_I/n8465 (to clkout_c)
                  --------
                   14.854   (19.7% logic, 80.3% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_81:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       187     4.199        OSC.OSC to    R17C13C.CLK clkout_c
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_988:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       187     4.199        OSC.OSC to    R16C15D.CLK clkout_c
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 11.578ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7_rep_4__i18  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/speed_set_m4_i0_i19  (to clkout_c +)
                   FF                        SPI_I/speed_set_m4_i0_i18

   Delay:              14.464ns  (20.2% logic, 79.8% route), 6 logic levels.

 Constraint Details:

     14.464ns physical path delay SPI_I/SLICE_82 to SPI_I/SLICE_987 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 26.042ns) by 11.578ns

 Physical Path Details:

      Data path SPI_I/SLICE_82 to SPI_I/SLICE_987:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C13B.CLK to     R17C13B.Q1 SPI_I/SLICE_82 (from clkout_c)
ROUTE         5     2.293     R17C13B.Q1 to     R15C14B.A1 SPI_I/recv_buffer_30
CTOF_DEL    ---     0.495     R15C14B.A1 to     R15C14B.F1 SPI_I/SLICE_1095
ROUTE         1     1.004     R15C14B.F1 to     R15C14B.B0 SPI_I/n24_adj_1624
CTOF_DEL    ---     0.495     R15C14B.B0 to     R15C14B.F0 SPI_I/SLICE_1095
ROUTE         1     1.001     R15C14B.F0 to     R15C15A.B0 SPI_I/n38_adj_1621
CTOF_DEL    ---     0.495     R15C15A.B0 to     R15C15A.F0 SPI_I/SLICE_1094
ROUTE         1     0.967     R15C15A.F0 to     R15C15C.A1 SPI_I/n40_adj_1618
CTOF_DEL    ---     0.495     R15C15C.A1 to     R15C15C.F1 SPI_I/SLICE_889
ROUTE         2     1.849     R15C15C.F1 to     R15C20D.A0 SPI_I/enable_m4_N_649
CTOF_DEL    ---     0.495     R15C20D.A0 to     R15C20D.F0 SPI_I/SLICE_1159
ROUTE        11     4.423     R15C20D.F0 to    R18C15D.LSR SPI_I/n8465 (to clkout_c)
                  --------
                   14.464   (20.2% logic, 79.8% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_82:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       187     4.199        OSC.OSC to    R17C13B.CLK clkout_c
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_987:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       187     4.199        OSC.OSC to    R18C15D.CLK clkout_c
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 11.615ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7_rep_4__i19  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/speed_set_m4_i0_i19  (to clkout_c +)
                   FF                        SPI_I/speed_set_m4_i0_i18

   Delay:              14.427ns  (20.3% logic, 79.7% route), 6 logic levels.

 Constraint Details:

     14.427ns physical path delay SPI_I/SLICE_81 to SPI_I/SLICE_987 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 26.042ns) by 11.615ns

 Physical Path Details:

      Data path SPI_I/SLICE_81 to SPI_I/SLICE_987:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C13C.CLK to     R17C13C.Q0 SPI_I/SLICE_81 (from clkout_c)
ROUTE         5     2.293     R17C13C.Q0 to     R15C14A.A1 SPI_I/recv_buffer_31
CTOF_DEL    ---     0.495     R15C14A.A1 to     R15C14A.F1 SPI_I/SLICE_985
ROUTE         1     0.967     R15C14A.F1 to     R15C14B.A0 SPI_I/n34_adj_1623
CTOF_DEL    ---     0.495     R15C14B.A0 to     R15C14B.F0 SPI_I/SLICE_1095
ROUTE         1     1.001     R15C14B.F0 to     R15C15A.B0 SPI_I/n38_adj_1621
CTOF_DEL    ---     0.495     R15C15A.B0 to     R15C15A.F0 SPI_I/SLICE_1094
ROUTE         1     0.967     R15C15A.F0 to     R15C15C.A1 SPI_I/n40_adj_1618
CTOF_DEL    ---     0.495     R15C15C.A1 to     R15C15C.F1 SPI_I/SLICE_889
ROUTE         2     1.849     R15C15C.F1 to     R15C20D.A0 SPI_I/enable_m4_N_649
CTOF_DEL    ---     0.495     R15C20D.A0 to     R15C20D.F0 SPI_I/SLICE_1159
ROUTE        11     4.423     R15C20D.F0 to    R18C15D.LSR SPI_I/n8465 (to clkout_c)
                  --------
                   14.427   (20.3% logic, 79.7% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_81:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       187     4.199        OSC.OSC to    R17C13C.CLK clkout_c
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_987:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       187     4.199        OSC.OSC to    R18C15D.CLK clkout_c
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 11.878ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7_rep_4__i0  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/speed_set_m4_i0_i20  (to clkout_c +)

   Delay:              14.164ns  (31.3% logic, 68.7% route), 14 logic levels.

 Constraint Details:

     14.164ns physical path delay SPI_I/SLICE_76 to SPI_I/SLICE_988 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 26.042ns) by 11.878ns

 Physical Path Details:

      Data path SPI_I/SLICE_76 to SPI_I/SLICE_988:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C14D.CLK to     R17C14D.Q0 SPI_I/SLICE_76 (from clkout_c)
ROUTE         3     1.954     R17C14D.Q0 to     R18C13A.A1 SPI_I/n3840
C1TOFCO_DE  ---     0.889     R18C13A.A1 to    R18C13A.FCO SPI_I/SLICE_18
ROUTE         1     0.000    R18C13A.FCO to    R18C13B.FCI SPI_I/n11790
FCITOFCO_D  ---     0.162    R18C13B.FCI to    R18C13B.FCO SPI_I/SLICE_17
ROUTE         1     0.000    R18C13B.FCO to    R18C13C.FCI SPI_I/n11791
FCITOFCO_D  ---     0.162    R18C13C.FCI to    R18C13C.FCO SPI_I/SLICE_16
ROUTE         1     0.000    R18C13C.FCO to    R18C13D.FCI SPI_I/n11792
FCITOFCO_D  ---     0.162    R18C13D.FCI to    R18C13D.FCO SPI_I/SLICE_15
ROUTE         1     0.000    R18C13D.FCO to    R18C14A.FCI SPI_I/n11793
FCITOFCO_D  ---     0.162    R18C14A.FCI to    R18C14A.FCO SPI_I/SLICE_14
ROUTE         1     0.000    R18C14A.FCO to    R18C14B.FCI SPI_I/n11794
FCITOFCO_D  ---     0.162    R18C14B.FCI to    R18C14B.FCO SPI_I/SLICE_13
ROUTE         1     0.000    R18C14B.FCO to    R18C14C.FCI SPI_I/n11795
FCITOFCO_D  ---     0.162    R18C14C.FCI to    R18C14C.FCO SPI_I/SLICE_12
ROUTE         1     0.000    R18C14C.FCO to    R18C14D.FCI SPI_I/n11796
FCITOFCO_D  ---     0.162    R18C14D.FCI to    R18C14D.FCO SPI_I/SLICE_11
ROUTE         1     0.000    R18C14D.FCO to    R18C15A.FCI SPI_I/n11797
FCITOFCO_D  ---     0.162    R18C15A.FCI to    R18C15A.FCO SPI_I/SLICE_10
ROUTE         1     0.000    R18C15A.FCO to    R18C15B.FCI SPI_I/n11798
FCITOFCO_D  ---     0.162    R18C15B.FCI to    R18C15B.FCO SPI_I/SLICE_9
ROUTE         1     0.000    R18C15B.FCO to    R18C15C.FCI SPI_I/n11799
FCITOF1_DE  ---     0.643    R18C15C.FCI to     R18C15C.F1 SPI_I/SLICE_8
ROUTE         1     1.079     R18C15C.F1 to     R15C15C.C1 SPI_I/n2849
CTOF_DEL    ---     0.495     R15C15C.C1 to     R15C15C.F1 SPI_I/SLICE_889
ROUTE         2     1.849     R15C15C.F1 to     R15C20D.A0 SPI_I/enable_m4_N_649
CTOF_DEL    ---     0.495     R15C20D.A0 to     R15C20D.F0 SPI_I/SLICE_1159
ROUTE        11     4.850     R15C20D.F0 to    R16C15D.LSR SPI_I/n8465 (to clkout_c)
                  --------
                   14.164   (31.3% logic, 68.7% route), 14 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_76:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       187     4.199        OSC.OSC to    R17C14D.CLK clkout_c
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_988:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       187     4.199        OSC.OSC to    R16C15D.CLK clkout_c
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 11.972ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7_rep_4__i1  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/speed_set_m4_i0_i20  (to clkout_c +)

   Delay:              14.070ns  (31.5% logic, 68.5% route), 14 logic levels.

 Constraint Details:

     14.070ns physical path delay SPI_I/SLICE_77 to SPI_I/SLICE_988 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 26.042ns) by 11.972ns

 Physical Path Details:

      Data path SPI_I/SLICE_77 to SPI_I/SLICE_988:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C14C.CLK to     R17C14C.Q1 SPI_I/SLICE_77 (from clkout_c)
ROUTE         4     1.860     R17C14C.Q1 to     R18C13A.B1 SPI_I/recv_buffer_13
C1TOFCO_DE  ---     0.889     R18C13A.B1 to    R18C13A.FCO SPI_I/SLICE_18
ROUTE         1     0.000    R18C13A.FCO to    R18C13B.FCI SPI_I/n11790
FCITOFCO_D  ---     0.162    R18C13B.FCI to    R18C13B.FCO SPI_I/SLICE_17
ROUTE         1     0.000    R18C13B.FCO to    R18C13C.FCI SPI_I/n11791
FCITOFCO_D  ---     0.162    R18C13C.FCI to    R18C13C.FCO SPI_I/SLICE_16
ROUTE         1     0.000    R18C13C.FCO to    R18C13D.FCI SPI_I/n11792
FCITOFCO_D  ---     0.162    R18C13D.FCI to    R18C13D.FCO SPI_I/SLICE_15
ROUTE         1     0.000    R18C13D.FCO to    R18C14A.FCI SPI_I/n11793
FCITOFCO_D  ---     0.162    R18C14A.FCI to    R18C14A.FCO SPI_I/SLICE_14
ROUTE         1     0.000    R18C14A.FCO to    R18C14B.FCI SPI_I/n11794
FCITOFCO_D  ---     0.162    R18C14B.FCI to    R18C14B.FCO SPI_I/SLICE_13
ROUTE         1     0.000    R18C14B.FCO to    R18C14C.FCI SPI_I/n11795
FCITOFCO_D  ---     0.162    R18C14C.FCI to    R18C14C.FCO SPI_I/SLICE_12
ROUTE         1     0.000    R18C14C.FCO to    R18C14D.FCI SPI_I/n11796
FCITOFCO_D  ---     0.162    R18C14D.FCI to    R18C14D.FCO SPI_I/SLICE_11
ROUTE         1     0.000    R18C14D.FCO to    R18C15A.FCI SPI_I/n11797
FCITOFCO_D  ---     0.162    R18C15A.FCI to    R18C15A.FCO SPI_I/SLICE_10
ROUTE         1     0.000    R18C15A.FCO to    R18C15B.FCI SPI_I/n11798
FCITOFCO_D  ---     0.162    R18C15B.FCI to    R18C15B.FCO SPI_I/SLICE_9
ROUTE         1     0.000    R18C15B.FCO to    R18C15C.FCI SPI_I/n11799
FCITOF1_DE  ---     0.643    R18C15C.FCI to     R18C15C.F1 SPI_I/SLICE_8
ROUTE         1     1.079     R18C15C.F1 to     R15C15C.C1 SPI_I/n2849
CTOF_DEL    ---     0.495     R15C15C.C1 to     R15C15C.F1 SPI_I/SLICE_889
ROUTE         2     1.849     R15C15C.F1 to     R15C20D.A0 SPI_I/enable_m4_N_649
CTOF_DEL    ---     0.495     R15C20D.A0 to     R15C20D.F0 SPI_I/SLICE_1159
ROUTE        11     4.850     R15C20D.F0 to    R16C15D.LSR SPI_I/n8465 (to clkout_c)
                  --------
                   14.070   (31.5% logic, 68.5% route), 14 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_77:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       187     4.199        OSC.OSC to    R17C14C.CLK clkout_c
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_988:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       187     4.199        OSC.OSC to    R16C15D.CLK clkout_c
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 12.028ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7_rep_4__i5  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/speed_set_m4_i0_i20  (to clkout_c +)

   Delay:              14.014ns  (29.1% logic, 70.9% route), 11 logic levels.

 Constraint Details:

     14.014ns physical path delay SPI_I/SLICE_79 to SPI_I/SLICE_988 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 26.042ns) by 12.028ns

 Physical Path Details:

      Data path SPI_I/SLICE_79 to SPI_I/SLICE_988:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C14A.CLK to     R17C14A.Q1 SPI_I/SLICE_79 (from clkout_c)
ROUTE         5     1.759     R17C14A.Q1 to     R19C13A.B0 SPI_I/recv_buffer_17
C0TOFCO_DE  ---     1.023     R19C13A.B0 to    R19C13A.FCO SPI_I/SLICE_70
ROUTE         1     0.000    R19C13A.FCO to    R19C13B.FCI SPI_I/n11819
FCITOFCO_D  ---     0.162    R19C13B.FCI to    R19C13B.FCO SPI_I/SLICE_66
ROUTE         1     0.000    R19C13B.FCO to    R19C13C.FCI SPI_I/n11820
FCITOFCO_D  ---     0.162    R19C13C.FCI to    R19C13C.FCO SPI_I/SLICE_63
ROUTE         1     0.000    R19C13C.FCO to    R19C13D.FCI SPI_I/n11821
FCITOFCO_D  ---     0.162    R19C13D.FCI to    R19C13D.FCO SPI_I/SLICE_59
ROUTE         1     0.000    R19C13D.FCO to    R19C14A.FCI SPI_I/n11822
FCITOFCO_D  ---     0.162    R19C14A.FCI to    R19C14A.FCO SPI_I/SLICE_58
ROUTE         1     0.000    R19C14A.FCO to    R19C14B.FCI SPI_I/n11823
FCITOFCO_D  ---     0.162    R19C14B.FCI to    R19C14B.FCO SPI_I/SLICE_56
ROUTE         1     0.000    R19C14B.FCO to    R19C14C.FCI SPI_I/n11824
FCITOFCO_D  ---     0.162    R19C14C.FCI to    R19C14C.FCO SPI_I/SLICE_53
ROUTE         1     0.000    R19C14C.FCO to    R19C14D.FCI SPI_I/n11825
FCITOF1_DE  ---     0.643    R19C14D.FCI to     R19C14D.F1 SPI_I/SLICE_52
ROUTE         1     1.476     R19C14D.F1 to     R15C15C.D1 SPI_I/n2873
CTOF_DEL    ---     0.495     R15C15C.D1 to     R15C15C.F1 SPI_I/SLICE_889
ROUTE         2     1.849     R15C15C.F1 to     R15C20D.A0 SPI_I/enable_m4_N_649
CTOF_DEL    ---     0.495     R15C20D.A0 to     R15C20D.F0 SPI_I/SLICE_1159
ROUTE        11     4.850     R15C20D.F0 to    R16C15D.LSR SPI_I/n8465 (to clkout_c)
                  --------
                   14.014   (29.1% logic, 70.9% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_79:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       187     4.199        OSC.OSC to    R17C14A.CLK clkout_c
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_988:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       187     4.199        OSC.OSC to    R16C15D.CLK clkout_c
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 12.046ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7_rep_4__i4  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/speed_set_m4_i0_i20  (to clkout_c +)

   Delay:              13.996ns  (30.3% logic, 69.7% route), 12 logic levels.

 Constraint Details:

     13.996ns physical path delay SPI_I/SLICE_79 to SPI_I/SLICE_988 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 26.042ns) by 12.046ns

 Physical Path Details:

      Data path SPI_I/SLICE_79 to SPI_I/SLICE_988:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C14A.CLK to     R17C14A.Q0 SPI_I/SLICE_79 (from clkout_c)
ROUTE         4     1.976     R17C14A.Q0 to     R18C13C.B0 SPI_I/recv_buffer_16
C0TOFCO_DE  ---     1.023     R18C13C.B0 to    R18C13C.FCO SPI_I/SLICE_16
ROUTE         1     0.000    R18C13C.FCO to    R18C13D.FCI SPI_I/n11792
FCITOFCO_D  ---     0.162    R18C13D.FCI to    R18C13D.FCO SPI_I/SLICE_15
ROUTE         1     0.000    R18C13D.FCO to    R18C14A.FCI SPI_I/n11793
FCITOFCO_D  ---     0.162    R18C14A.FCI to    R18C14A.FCO SPI_I/SLICE_14
ROUTE         1     0.000    R18C14A.FCO to    R18C14B.FCI SPI_I/n11794
FCITOFCO_D  ---     0.162    R18C14B.FCI to    R18C14B.FCO SPI_I/SLICE_13
ROUTE         1     0.000    R18C14B.FCO to    R18C14C.FCI SPI_I/n11795
FCITOFCO_D  ---     0.162    R18C14C.FCI to    R18C14C.FCO SPI_I/SLICE_12
ROUTE         1     0.000    R18C14C.FCO to    R18C14D.FCI SPI_I/n11796
FCITOFCO_D  ---     0.162    R18C14D.FCI to    R18C14D.FCO SPI_I/SLICE_11
ROUTE         1     0.000    R18C14D.FCO to    R18C15A.FCI SPI_I/n11797
FCITOFCO_D  ---     0.162    R18C15A.FCI to    R18C15A.FCO SPI_I/SLICE_10
ROUTE         1     0.000    R18C15A.FCO to    R18C15B.FCI SPI_I/n11798
FCITOFCO_D  ---     0.162    R18C15B.FCI to    R18C15B.FCO SPI_I/SLICE_9
ROUTE         1     0.000    R18C15B.FCO to    R18C15C.FCI SPI_I/n11799
FCITOF1_DE  ---     0.643    R18C15C.FCI to     R18C15C.F1 SPI_I/SLICE_8
ROUTE         1     1.079     R18C15C.F1 to     R15C15C.C1 SPI_I/n2849
CTOF_DEL    ---     0.495     R15C15C.C1 to     R15C15C.F1 SPI_I/SLICE_889
ROUTE         2     1.849     R15C15C.F1 to     R15C20D.A0 SPI_I/enable_m4_N_649
CTOF_DEL    ---     0.495     R15C20D.A0 to     R15C20D.F0 SPI_I/SLICE_1159
ROUTE        11     4.850     R15C20D.F0 to    R16C15D.LSR SPI_I/n8465 (to clkout_c)
                  --------
                   13.996   (30.3% logic, 69.7% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_79:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       187     4.199        OSC.OSC to    R17C14A.CLK clkout_c
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_988:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       187     4.199        OSC.OSC to    R16C15D.CLK clkout_c
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 12.048ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7_rep_4__i7  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/speed_set_m4_i0_i20  (to clkout_c +)

   Delay:              13.994ns  (28.2% logic, 71.8% route), 11 logic levels.

 Constraint Details:

     13.994ns physical path delay SPI_I/SLICE_13 to SPI_I/SLICE_988 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 26.042ns) by 12.048ns

 Physical Path Details:

      Data path SPI_I/SLICE_13 to SPI_I/SLICE_988:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C14B.CLK to     R18C14B.Q1 SPI_I/SLICE_13 (from clkout_c)
ROUTE         5     1.873     R18C14B.Q1 to     R19C13A.B1 SPI_I/recv_buffer_19
C1TOFCO_DE  ---     0.889     R19C13A.B1 to    R19C13A.FCO SPI_I/SLICE_70
ROUTE         1     0.000    R19C13A.FCO to    R19C13B.FCI SPI_I/n11819
FCITOFCO_D  ---     0.162    R19C13B.FCI to    R19C13B.FCO SPI_I/SLICE_66
ROUTE         1     0.000    R19C13B.FCO to    R19C13C.FCI SPI_I/n11820
FCITOFCO_D  ---     0.162    R19C13C.FCI to    R19C13C.FCO SPI_I/SLICE_63
ROUTE         1     0.000    R19C13C.FCO to    R19C13D.FCI SPI_I/n11821
FCITOFCO_D  ---     0.162    R19C13D.FCI to    R19C13D.FCO SPI_I/SLICE_59
ROUTE         1     0.000    R19C13D.FCO to    R19C14A.FCI SPI_I/n11822
FCITOFCO_D  ---     0.162    R19C14A.FCI to    R19C14A.FCO SPI_I/SLICE_58
ROUTE         1     0.000    R19C14A.FCO to    R19C14B.FCI SPI_I/n11823
FCITOFCO_D  ---     0.162    R19C14B.FCI to    R19C14B.FCO SPI_I/SLICE_56
ROUTE         1     0.000    R19C14B.FCO to    R19C14C.FCI SPI_I/n11824
FCITOFCO_D  ---     0.162    R19C14C.FCI to    R19C14C.FCO SPI_I/SLICE_53
ROUTE         1     0.000    R19C14C.FCO to    R19C14D.FCI SPI_I/n11825
FCITOF1_DE  ---     0.643    R19C14D.FCI to     R19C14D.F1 SPI_I/SLICE_52
ROUTE         1     1.476     R19C14D.F1 to     R15C15C.D1 SPI_I/n2873
CTOF_DEL    ---     0.495     R15C15C.D1 to     R15C15C.F1 SPI_I/SLICE_889
ROUTE         2     1.849     R15C15C.F1 to     R15C20D.A0 SPI_I/enable_m4_N_649
CTOF_DEL    ---     0.495     R15C20D.A0 to     R15C20D.F0 SPI_I/SLICE_1159
ROUTE        11     4.850     R15C20D.F0 to    R16C15D.LSR SPI_I/n8465 (to clkout_c)
                  --------
                   13.994   (28.2% logic, 71.8% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       187     4.199        OSC.OSC to    R18C14B.CLK clkout_c
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_988:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       187     4.199        OSC.OSC to    R16C15D.CLK clkout_c
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 12.064ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7_rep_4__i6  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/speed_set_m4_i0_i20  (to clkout_c +)

   Delay:              13.978ns  (29.2% logic, 70.8% route), 11 logic levels.

 Constraint Details:

     13.978ns physical path delay SPI_I/SLICE_13 to SPI_I/SLICE_988 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 26.042ns) by 12.064ns

 Physical Path Details:

      Data path SPI_I/SLICE_13 to SPI_I/SLICE_988:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C14B.CLK to     R18C14B.Q0 SPI_I/SLICE_13 (from clkout_c)
ROUTE         5     1.723     R18C14B.Q0 to     R19C13A.A0 SPI_I/recv_buffer_18
C0TOFCO_DE  ---     1.023     R19C13A.A0 to    R19C13A.FCO SPI_I/SLICE_70
ROUTE         1     0.000    R19C13A.FCO to    R19C13B.FCI SPI_I/n11819
FCITOFCO_D  ---     0.162    R19C13B.FCI to    R19C13B.FCO SPI_I/SLICE_66
ROUTE         1     0.000    R19C13B.FCO to    R19C13C.FCI SPI_I/n11820
FCITOFCO_D  ---     0.162    R19C13C.FCI to    R19C13C.FCO SPI_I/SLICE_63
ROUTE         1     0.000    R19C13C.FCO to    R19C13D.FCI SPI_I/n11821
FCITOFCO_D  ---     0.162    R19C13D.FCI to    R19C13D.FCO SPI_I/SLICE_59
ROUTE         1     0.000    R19C13D.FCO to    R19C14A.FCI SPI_I/n11822
FCITOFCO_D  ---     0.162    R19C14A.FCI to    R19C14A.FCO SPI_I/SLICE_58
ROUTE         1     0.000    R19C14A.FCO to    R19C14B.FCI SPI_I/n11823
FCITOFCO_D  ---     0.162    R19C14B.FCI to    R19C14B.FCO SPI_I/SLICE_56
ROUTE         1     0.000    R19C14B.FCO to    R19C14C.FCI SPI_I/n11824
FCITOFCO_D  ---     0.162    R19C14C.FCI to    R19C14C.FCO SPI_I/SLICE_53
ROUTE         1     0.000    R19C14C.FCO to    R19C14D.FCI SPI_I/n11825
FCITOF1_DE  ---     0.643    R19C14D.FCI to     R19C14D.F1 SPI_I/SLICE_52
ROUTE         1     1.476     R19C14D.F1 to     R15C15C.D1 SPI_I/n2873
CTOF_DEL    ---     0.495     R15C15C.D1 to     R15C15C.F1 SPI_I/SLICE_889
ROUTE         2     1.849     R15C15C.F1 to     R15C20D.A0 SPI_I/enable_m4_N_649
CTOF_DEL    ---     0.495     R15C20D.A0 to     R15C20D.F0 SPI_I/SLICE_1159
ROUTE        11     4.850     R15C20D.F0 to    R16C15D.LSR SPI_I/n8465 (to clkout_c)
                  --------
                   13.978   (29.2% logic, 70.8% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       187     4.199        OSC.OSC to    R18C14B.CLK clkout_c
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_988:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       187     4.199        OSC.OSC to    R16C15D.CLK clkout_c
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.

Report:   65.941MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clkout_c" 38.000000 MHz  |             |             |
;                                       |   38.000 MHz|   65.941 MHz|   6  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 4 clocks:

Clock Domain: CLKDIV_I/pi_clk   Source: CLKDIV_I/SLICE_582.Q1   Loads: 206
   No transfer within this clock domain is found

Clock Domain: clk_1mhz   Source: CLKDIV_I/SLICE_579.Q1   Loads: 104
   No transfer within this clock domain is found

Clock Domain: pwm_clk   Source: SLICE_406.Q0   Loads: 29
   No transfer within this clock domain is found

Clock Domain: clkout_c   Source: OSCInst0.OSC   Loads: 187
   Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;

   Data transfers from:
   Clock Domain: CLKDIV_I/pi_clk   Source: CLKDIV_I/SLICE_582.Q1
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 21

   Clock Domain: CLKDIV_I/pi_clk   Source: CLKDIV_I/SLICE_582.Q1
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 2

   Clock Domain: CLKDIV_I/pi_clk   Source: CLKDIV_I/SLICE_582.Q1
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 26

   Clock Domain: CLKDIV_I/pi_clk   Source: CLKDIV_I/SLICE_582.Q1
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 1

   Clock Domain: clk_1mhz   Source: CLKDIV_I/SLICE_579.Q1
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 32

   Clock Domain: pwm_clk   Source: SLICE_406.Q0
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 8


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 4975 paths, 1 nets, and 7565 connections (99.75% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.8.0.115.3</big></U></B>
Mon Mar 20 15:00:47 2017

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o Motorcontrollerfinal_controller.twr -gui -msgset C:/Users/gebruiker/workspace/lattice/Final code software/promote.xml Motorcontrollerfinal_controller.ncd Motorcontrollerfinal_controller.prf 
Design file:     motorcontrollerfinal_controller.ncd
Preference file: motorcontrollerfinal_controller.prf
Device,speed:    LCMXO2-7000HE,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY NET "clkout_c" 38.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY NET "clkout_c" 38.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7_rep_4__i73  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/\SPI__7_rep_4__i72  (to clkout_c +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SPI_I/SLICE_16 to SPI_I/SLICE_16 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SPI_I/SLICE_16 to SPI_I/SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C13C.CLK to     R18C13C.Q1 SPI_I/SLICE_16 (from clkout_c)
ROUTE         5     0.154     R18C13C.Q1 to     R18C13C.M0 SPI_I/recv_buffer_85 (to clkout_c)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       187     1.443        OSC.OSC to    R18C13C.CLK clkout_c
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       187     1.443        OSC.OSC to    R18C13C.CLK clkout_c
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i40  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/\SPI__7__i39  (to clkout_c +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SPI_I/SLICE_78 to SPI_I/SLICE_78 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SPI_I/SLICE_78 to SPI_I/SLICE_78:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C14B.CLK to     R17C14B.Q1 SPI_I/SLICE_78 (from clkout_c)
ROUTE         5     0.154     R17C14B.Q1 to     R17C14B.M0 SPI_I/recv_buffer_52 (to clkout_c)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_78:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       187     1.443        OSC.OSC to    R17C14B.CLK clkout_c
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_78:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       187     1.443        OSC.OSC to    R17C14B.CLK clkout_c
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i32  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/\SPI__7__i31  (to clkout_c +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SPI_I/SLICE_27 to SPI_I/SLICE_27 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SPI_I/SLICE_27 to SPI_I/SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C11B.CLK to     R17C11B.Q1 SPI_I/SLICE_27 (from clkout_c)
ROUTE         5     0.154     R17C11B.Q1 to     R17C11B.M0 SPI_I/recv_buffer_44 (to clkout_c)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       187     1.443        OSC.OSC to    R17C11B.CLK clkout_c
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       187     1.443        OSC.OSC to    R17C11B.CLK clkout_c
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7_rep_4__i55  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/\SPI__7_rep_4__i54  (to clkout_c +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SPI_I/SLICE_63 to SPI_I/SLICE_63 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SPI_I/SLICE_63 to SPI_I/SLICE_63:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C13C.CLK to     R19C13C.Q1 SPI_I/SLICE_63 (from clkout_c)
ROUTE         5     0.154     R19C13C.Q1 to     R19C13C.M0 SPI_I/recv_buffer_67 (to clkout_c)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_63:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       187     1.443        OSC.OSC to    R19C13C.CLK clkout_c
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_63:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       187     1.443        OSC.OSC to    R19C13C.CLK clkout_c
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CLKDIV_I/mhz_buf_29  (from clkout_c +)
   Destination:    FF         Data in        CLKDIV_I/clk_1mhz_33  (to clkout_c +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay CLKDIV_I/SLICE_579 to CLKDIV_I/SLICE_579 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path CLKDIV_I/SLICE_579 to CLKDIV_I/SLICE_579:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R21C2D.CLK to      R21C2D.Q0 CLKDIV_I/SLICE_579 (from clkout_c)
ROUTE         2     0.154      R21C2D.Q0 to      R21C2D.M1 CLKDIV_I/mhz_buf (to clkout_c)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to CLKDIV_I/SLICE_579:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       187     1.424        OSC.OSC to     R21C2D.CLK clkout_c
                  --------
                    1.424   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to CLKDIV_I/SLICE_579:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       187     1.424        OSC.OSC to     R21C2D.CLK clkout_c
                  --------
                    1.424   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7_rep_4__i69  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/\SPI__7_rep_4__i68  (to clkout_c +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SPI_I/SLICE_8 to SPI_I/SLICE_8 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SPI_I/SLICE_8 to SPI_I/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C15C.CLK to     R18C15C.Q1 SPI_I/SLICE_8 (from clkout_c)
ROUTE         5     0.154     R18C15C.Q1 to     R18C15C.M0 SPI_I/recv_buffer_81 (to clkout_c)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       187     1.443        OSC.OSC to    R18C15C.CLK clkout_c
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       187     1.443        OSC.OSC to    R18C15C.CLK clkout_c
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7_rep_4__i9  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/\SPI__7_rep_4__i8  (to clkout_c +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SPI_I/SLICE_31 to SPI_I/SLICE_31 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SPI_I/SLICE_31 to SPI_I/SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C13B.CLK to     R16C13B.Q1 SPI_I/SLICE_31 (from clkout_c)
ROUTE         5     0.154     R16C13B.Q1 to     R16C13B.M0 SPI_I/recv_buffer_21 (to clkout_c)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       187     1.443        OSC.OSC to    R16C13B.CLK clkout_c
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       187     1.443        OSC.OSC to    R16C13B.CLK clkout_c
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/SCKlatched_116  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/SCKold_114  (to clkout_c +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SPI_I/SLICE_28 to SPI_I/SLICE_26 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SPI_I/SLICE_28 to SPI_I/SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C14A.CLK to     R16C14A.Q1 SPI_I/SLICE_28 (from clkout_c)
ROUTE         5     0.154     R16C14A.Q1 to     R16C14B.M0 SPI_I/SCKlatched (to clkout_c)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_28:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       187     1.443        OSC.OSC to    R16C14A.CLK clkout_c
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       187     1.443        OSC.OSC to    R16C14B.CLK clkout_c
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7_rep_4__i65  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/\SPI__7_rep_4__i64  (to clkout_c +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SPI_I/SLICE_10 to SPI_I/SLICE_10 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SPI_I/SLICE_10 to SPI_I/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C15A.CLK to     R18C15A.Q1 SPI_I/SLICE_10 (from clkout_c)
ROUTE         4     0.154     R18C15A.Q1 to     R18C15A.M0 SPI_I/recv_buffer_77 (to clkout_c)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       187     1.443        OSC.OSC to    R18C15A.CLK clkout_c
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       187     1.443        OSC.OSC to    R18C15A.CLK clkout_c
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7_rep_4__i74  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/\SPI__7_rep_4__i73  (to clkout_c +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SPI_I/SLICE_15 to SPI_I/SLICE_16 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SPI_I/SLICE_15 to SPI_I/SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C13D.CLK to     R18C13D.Q0 SPI_I/SLICE_15 (from clkout_c)
ROUTE         5     0.154     R18C13D.Q0 to     R18C13C.M1 SPI_I/recv_buffer_86 (to clkout_c)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       187     1.443        OSC.OSC to    R18C13D.CLK clkout_c
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       187     1.443        OSC.OSC to    R18C13C.CLK clkout_c
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clkout_c" 38.000000 MHz  |             |             |
;                                       |     0.000 ns|     0.306 ns|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 4 clocks:

Clock Domain: CLKDIV_I/pi_clk   Source: CLKDIV_I/SLICE_582.Q1   Loads: 206
   No transfer within this clock domain is found

Clock Domain: clk_1mhz   Source: CLKDIV_I/SLICE_579.Q1   Loads: 104
   No transfer within this clock domain is found

Clock Domain: pwm_clk   Source: SLICE_406.Q0   Loads: 29
   No transfer within this clock domain is found

Clock Domain: clkout_c   Source: OSCInst0.OSC   Loads: 187
   Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;

   Data transfers from:
   Clock Domain: CLKDIV_I/pi_clk   Source: CLKDIV_I/SLICE_582.Q1
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 19

   Clock Domain: CLKDIV_I/pi_clk   Source: CLKDIV_I/SLICE_582.Q1
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 1

   Clock Domain: CLKDIV_I/pi_clk   Source: CLKDIV_I/SLICE_582.Q1
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 28

   Clock Domain: CLKDIV_I/pi_clk   Source: CLKDIV_I/SLICE_582.Q1
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 2

   Clock Domain: clk_1mhz   Source: CLKDIV_I/SLICE_579.Q1
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 32

   Clock Domain: pwm_clk   Source: SLICE_406.Q0
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 8


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 4975 paths, 1 nets, and 7565 connections (99.75% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
