// Seed: 3722386258
module module_0 (
    id_1
);
  inout wire id_1;
  logic id_2;
  wire id_3 = id_2, id_4, id_5;
  wire id_6;
  assign id_3 = id_5;
endmodule
module module_1 #(
    parameter id_0 = 32'd63,
    parameter id_6 = 32'd99
) (
    input uwire _id_0,
    input wand id_1,
    output tri id_2,
    output tri0 id_3,
    output wire id_4,
    input wor id_5,
    inout tri1 _id_6,
    input supply0 id_7
    , id_11,
    output tri0 id_8,
    input tri0 id_9
);
  logic [7:0][id_0 : id_6] id_12, id_13, id_14;
  module_0 modCall_1 (id_11);
  always @(*) id_12[-1] = -1;
  logic [id_6 : -1] id_15 = -1;
  wire id_16;
  ;
endmodule
