Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Wed Jul  3 05:17:28 2019
| Host         : travis-job-69b67aa3-5361-4644-b9e2-7d3150cce047 running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_utilization -hierarchical -file top_utilization_hierarchical_place.rpt
| Design       : top
| Device       : 7a35tcsg324-1
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+----------------------------+------------------+------------+------------+---------+------+------+--------+--------+--------------+
|          Instance          |      Module      | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | DSP48 Blocks |
+----------------------------+------------------+------------+------------+---------+------+------+--------+--------+--------------+
| top                        |            (top) |       4812 |       4626 |     184 |    2 | 4136 |     19 |     35 |            4 |
|   (top)                    |            (top) |       2663 |       2477 |     184 |    2 | 2908 |     18 |     27 |            0 |
|   VexRiscv                 |         VexRiscv |       2149 |       2149 |       0 |    0 | 1228 |      1 |      8 |            4 |
|     (VexRiscv)             |         VexRiscv |       1063 |       1063 |       0 |    0 | 1007 |      0 |      2 |            4 |
|     IBusCachedPlugin_cache | InstructionCache |        580 |        580 |       0 |    0 |  100 |      1 |      1 |            0 |
|     dataCache_1_           |        DataCache |        506 |        506 |       0 |    0 |  121 |      0 |      5 |            0 |
+----------------------------+------------------+------------+------------+---------+------+------+--------+--------+--------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


