,Parameter,,Nominal,,,,,,,FS,,SF,,SS,,FF
,c018bcd_gen2_v1d6_usage.scs,,tt_lib,,,,,,,fs_lib,,sf_lib,,ss_lib,,ff_lib
,c018bcd_gen2_v1d6_usage.scs,,pre_simu,,,,,,,nom,,nom,,nom,,nom
,param_test,,,,,,,,,<unspecified section>,,<unspecified section>,,<unspecified section>,,<unspecified section>


Test,Output,Nominal Spec,Nominal,Spec,Weight,Pass/Fail,Min,Max,FS Spec,FS,SF Spec,SF,SS Spec,SS,FF Spec,FF
THESIS:TB_TOP_64_64_8:1,/clk,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/EN,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/RW,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/X_ADDRESS_IN<2:0>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/Y_ADDRESS_IN<5:0>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/reset,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/Z_BUS<7:0>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/TOP/RRAM_ANALOG/SA_IN<1:8>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/TOP/RRAM_ANALOG/SA_IN<9:16>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/TOP/RRAM_ANALOG/SA_VO<1>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/TOP/RRAM_ANALOG/net1<0>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/TOP/RRAM_ANALOG/SA_VO<2>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/TOP/RRAM_ANALOG/net1<1>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/TOP/RRAM_ANALOG/SA_VO<3>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/TOP/RRAM_ANALOG/net1<2>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/TOP/RRAM_ANALOG/SA_VO<4>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/TOP/RRAM_ANALOG/net1<3>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/TOP/RRAM_ANALOG/SA_VO<5>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/TOP/RRAM_ANALOG/net1<4>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/TOP/RRAM_ANALOG/SA_VO<6>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/TOP/RRAM_ANALOG/net1<5>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/TOP/RRAM_ANALOG/SA_VO<7>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/TOP/RRAM_ANALOG/net1<6>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/TOP/RRAM_ANALOG/SA_VO<8>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/TOP/RRAM_ANALOG/net1<7>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/TOP/WRITE_L,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/TOP/READ_L_1,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/TOP/DVLP_L,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/TOP/PRE_L,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/TOP/SA_EN_L,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/TOP/Z_SA<0>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/TOP/Z_SA<1>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/TOP/Z_SA<2>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/TOP/Z_SA<3>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/TOP/Z_SA<4>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/TOP/Z_SA<5>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/TOP/Z_SA<6>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/TOP/Z_SA<7>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/P<55>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/P<54>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/P<53>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/P<52>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/P<51>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/P<50>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/P<49>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/P<48>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/TOP/RRAM_ANALOG/N<56>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/TOP/RRAM_ANALOG/N<55>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/TOP/RRAM_ANALOG/N<54>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/TOP/RRAM_ANALOG/N<53>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/TOP/RRAM_ANALOG/N<52>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/TOP/RRAM_ANALOG/N<51>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/TOP/RRAM_ANALOG/N<50>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/TOP/RRAM_ANALOG/N<49>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,READ_2,,10,,,,10,14,,10,,10,,10,,14
THESIS:TB_TOP_64_64_8:1,WRITE_1_7,< -2.31,-2.975,"< (-0.7 * VAR(""VDDW""))",,pass,-3.148,-2.715,< -2.31,-3.048,< -2.31,-2.899,< -2.31,-2.715,< -2.31,-3.148
THESIS:TB_TOP_64_64_8:1,WRITE_1_6,> 2.31,2.591,"> (0.7 * VAR(""VDDW""))",,pass,2.527,2.626,> 2.31,2.611,> 2.31,2.56,> 2.31,2.527,> 2.31,2.626
THESIS:TB_TOP_64_64_8:1,WRITE_1_5,< -2.31,-2.964,"< (-0.7 * VAR(""VDDW""))",,pass,-3.143,-2.697,< -2.31,-3.037,< -2.31,-2.884,< -2.31,-2.697,< -2.31,-3.143
THESIS:TB_TOP_64_64_8:1,WRITE_1_4,> 2.31,2.591,"> (0.7 * VAR(""VDDW""))",,pass,2.528,2.626,> 2.31,2.611,> 2.31,2.56,> 2.31,2.528,> 2.31,2.626
THESIS:TB_TOP_64_64_8:1,WRITE_1_3,< -2.31,-2.965,"< (-0.7 * VAR(""VDDW""))",,pass,-3.145,-2.698,< -2.31,-3.039,< -2.31,-2.886,< -2.31,-2.698,< -2.31,-3.145
THESIS:TB_TOP_64_64_8:1,WRITE_1_2,> 2.31,2.592,"> (0.7 * VAR(""VDDW""))",,pass,2.528,2.627,> 2.31,2.611,> 2.31,2.56,> 2.31,2.528,> 2.31,2.627
THESIS:TB_TOP_64_64_8:1,WRITE_1_1,< -2.31,-2.968,"< (-0.7 * VAR(""VDDW""))",,pass,-3.147,-2.701,< -2.31,-3.042,< -2.31,-2.889,< -2.31,-2.701,< -2.31,-3.147
THESIS:TB_TOP_64_64_8:1,WRITE_1_0,> 2.31,2.599,"> (0.7 * VAR(""VDDW""))",,pass,2.547,2.629,> 2.31,2.618,> 2.31,2.574,> 2.31,2.547,> 2.31,2.629
THESIS:TB_TOP_64_64_8:1,WRITE_2_7,> 2.31,2.6,"> (0.7 * VAR(""VDDW""))",,pass,2.546,2.627,> 2.31,2.617,> 2.31,2.57,> 2.31,2.546,> 2.31,2.627
THESIS:TB_TOP_64_64_8:1,WRITE_2_6,< -2.31,-2.973,"< (-0.7 * VAR(""VDDW""))",,pass,-3.141,-2.705,< -2.31,-3.04,< -2.31,-2.911,< -2.31,-2.705,< -2.31,-3.141
THESIS:TB_TOP_64_64_8:1,WRITE_2_5,> 2.31,2.594,"> (0.7 * VAR(""VDDW""))",,pass,2.532,2.627,> 2.31,2.612,> 2.31,2.558,> 2.31,2.532,> 2.31,2.627
THESIS:TB_TOP_64_64_8:1,WRITE_2_4,< -2.31,-2.973,"< (-0.7 * VAR(""VDDW""))",,pass,-3.142,-2.705,< -2.31,-3.04,< -2.31,-2.911,< -2.31,-2.705,< -2.31,-3.142
THESIS:TB_TOP_64_64_8:1,WRITE_2_3,> 2.31,2.594,"> (0.7 * VAR(""VDDW""))",,pass,2.532,2.627,> 2.31,2.613,> 2.31,2.559,> 2.31,2.532,> 2.31,2.627
THESIS:TB_TOP_64_64_8:1,WRITE_2_2,< -2.31,-2.975,"< (-0.7 * VAR(""VDDW""))",,pass,-3.144,-2.707,< -2.31,-3.042,< -2.31,-2.913,< -2.31,-2.707,< -2.31,-3.144
THESIS:TB_TOP_64_64_8:1,WRITE_2_1,> 2.31,2.595,"> (0.7 * VAR(""VDDW""))",,pass,2.533,2.628,> 2.31,2.614,> 2.31,2.56,> 2.31,2.533,> 2.31,2.628
THESIS:TB_TOP_64_64_8:1,WRITE_2_0,< -2.31,-2.987,"< (-0.7 * VAR(""VDDW""))",,pass,-3.148,-2.727,< -2.31,-3.055,< -2.31,-2.929,< -2.31,-2.727,< -2.31,-3.148
THESIS:TB_TOP_64_64_8:1,READ_1_0,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_64_64_8:1,READ_1_1,,-9.711e-6,< 0.3,,fail,-9.711e-6,1.799,,1.799,,-3.278e-6,,-8.837e-6,,1.799
THESIS:TB_TOP_64_64_8:1,READ_1_2,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_64_64_8:1,READ_1_3,,32.27e-6,< 0.3,,pass,-3.33e-6,32.27e-6,,-1.745e-6,,-2.854e-6,,-3.33e-6,,-806.1e-9
THESIS:TB_TOP_64_64_8:1,READ_1_4,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_64_64_8:1,READ_1_5,,-8.957e-6,< 0.3,,pass,-8.957e-6,39.94e-6,,7.287e-6,,-3.499e-6,,12.56e-6,,39.94e-6
THESIS:TB_TOP_64_64_8:1,READ_1_6,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_64_64_8:1,READ_1_7,,-15.73e-6,< 0.3,,pass,-15.73e-6,4.971e-6,,1.803e-6,,2.982e-6,,-15.09e-6,,4.971e-6
THESIS:TB_TOP_64_64_8:1,READ_2_0,,39.77e-6,< 0.3,,pass,-31.37e-6,39.77e-6,,13.38e-6,,-4.069e-6,,-12.34e-6,,-31.37e-6
THESIS:TB_TOP_64_64_8:1,READ_2_1,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_64_64_8:1,READ_2_2,,41.22e-6,< 0.3,,fail,-21.6e-6,1.799,,-21.6e-6,,61.17e-6,,5.186e-6,,1.799
THESIS:TB_TOP_64_64_8:1,READ_2_3,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_64_64_8:1,READ_2_4,,-4.335e-6,< 0.3,,fail,-15.2e-6,1.799,,-15.2e-6,,-13.76e-6,,9.422e-6,,1.799
THESIS:TB_TOP_64_64_8:1,READ_2_5,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_64_64_8:1,READ_2_6,,-11.28e-6,< 0.3,,fail,-11.28e-6,1.799,,1.799,,5.238e-6,,4.488e-6,,1.799
THESIS:TB_TOP_64_64_8:1,READ_2_7,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_64_64_8:1,READ_1,,5,,,,5,7,,7,,5,,5,,7
THESIS:TB_TOP_64_64_8:1,"VT(""/TOP/SA_EN_L"")",,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,"VT(""/TOP/PRE_L"")",,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,"VT(""/TOP/DVLP_L"")",,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,"VT(""/TOP/READ_L_1"")",,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,"VT(""/TOP/WRITE_L"")",,,,,,,,,,,,,,,

