#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Mar 17 13:56:53 2020
# Process ID: 5036
# Current directory: /home/gsaied/Desktop/old_rtl/fire6_squeeze
# Command line: vivado -mode tcl -source synth.tcl
# Log file: /home/gsaied/Desktop/old_rtl/fire6_squeeze/vivado.log
# Journal file: /home/gsaied/Desktop/old_rtl/fire6_squeeze/vivado.jou
#-----------------------------------------------------------
source synth.tcl
# read_verilog -sv [ glob *.sv ] 
# create_fileset -constrset constr
# add_files -fileset constr temp.xdc
# set_param synth.elaboration.rodinMoreOptions "rt::set_parameter var_size_limit 4194304"
# synth_design -top [lindex [find_top] 0] -part xc7vx690t -flatten_hierarchy rebuilt -directive AreaOptimized_medium -constrset constr -mode out_of_context -retiming
Command: synth_design -top fire6_squeeze -part xc7vx690t -flatten_hierarchy rebuilt -directive AreaOptimized_medium -constrset constr -mode out_of_context -retiming
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5052 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1441.648 ; gain = 91.000 ; free physical = 2110 ; free virtual = 6443
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fire6_squeeze' [/home/gsaied/Desktop/old_rtl/fire6_squeeze/fire6_squeeze.sv:2]
	Parameter WOUT bound to: 16 - type: integer 
	Parameter DSP_NO bound to: 64 - type: integer 
	Parameter W_IN bound to: 32 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter CHIN bound to: 256 - type: integer 
	Parameter KERNEL_DIM bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mac' [/home/gsaied/Desktop/old_rtl/fire6_squeeze/mac.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'mac' (1#1) [/home/gsaied/Desktop/old_rtl/fire6_squeeze/mac.sv:1]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "yes" *) [/home/gsaied/Desktop/old_rtl/fire6_squeeze/fire6_squeeze.sv:165]
INFO: [Synth 8-6157] synthesizing module 'biasing_fire6_squeeze' [/home/gsaied/Desktop/old_rtl/fire6_squeeze/biasing_fire6_squeeze.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'biasing_fire6_squeeze' (2#1) [/home/gsaied/Desktop/old_rtl/fire6_squeeze/biasing_fire6_squeeze.sv:2]
INFO: [Synth 8-6157] synthesizing module 'rom_fire6_squeeze' [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom_fire6_squeeze.sv:3]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter KERNEL bound to: 3 - type: integer 
	Parameter ADDR bound to: 11 - type: integer 
	Parameter NUM bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom_fire6_squeeze.sv:16]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom_fire6_squeeze.sv:19]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom_fire6_squeeze.sv:22]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom_fire6_squeeze.sv:25]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom_fire6_squeeze.sv:28]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom_fire6_squeeze.sv:31]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom_fire6_squeeze.sv:34]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom_fire6_squeeze.sv:37]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom_fire6_squeeze.sv:40]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom_fire6_squeeze.sv:43]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom_fire6_squeeze.sv:46]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom_fire6_squeeze.sv:49]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom_fire6_squeeze.sv:52]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom_fire6_squeeze.sv:55]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom_fire6_squeeze.sv:58]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom_fire6_squeeze.sv:61]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom_fire6_squeeze.sv:64]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom_fire6_squeeze.sv:67]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom_fire6_squeeze.sv:70]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom_fire6_squeeze.sv:73]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom_fire6_squeeze.sv:76]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom_fire6_squeeze.sv:79]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom_fire6_squeeze.sv:82]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom_fire6_squeeze.sv:85]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom_fire6_squeeze.sv:88]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom_fire6_squeeze.sv:91]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom_fire6_squeeze.sv:94]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom_fire6_squeeze.sv:97]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom_fire6_squeeze.sv:100]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom_fire6_squeeze.sv:103]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom_fire6_squeeze.sv:106]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom_fire6_squeeze.sv:109]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom_fire6_squeeze.sv:112]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom_fire6_squeeze.sv:115]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom_fire6_squeeze.sv:118]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom_fire6_squeeze.sv:121]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom_fire6_squeeze.sv:124]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom_fire6_squeeze.sv:127]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom_fire6_squeeze.sv:130]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom_fire6_squeeze.sv:133]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom_fire6_squeeze.sv:136]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom_fire6_squeeze.sv:139]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom_fire6_squeeze.sv:142]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom_fire6_squeeze.sv:145]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom_fire6_squeeze.sv:148]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom_fire6_squeeze.sv:151]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom_fire6_squeeze.sv:154]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom_fire6_squeeze.sv:157]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom_fire6_squeeze.sv:160]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom_fire6_squeeze.sv:163]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom_fire6_squeeze.sv:166]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom_fire6_squeeze.sv:169]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom_fire6_squeeze.sv:172]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom_fire6_squeeze.sv:175]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom_fire6_squeeze.sv:178]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom_fire6_squeeze.sv:181]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom_fire6_squeeze.sv:184]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom_fire6_squeeze.sv:187]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom_fire6_squeeze.sv:190]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom_fire6_squeeze.sv:193]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom_fire6_squeeze.sv:196]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom_fire6_squeeze.sv:199]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom_fire6_squeeze.sv:202]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom_fire6_squeeze.sv:205]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_squeeze_1.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom_fire6_squeeze.sv:207]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_squeeze_2.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom_fire6_squeeze.sv:208]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_squeeze_3.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom_fire6_squeeze.sv:209]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_squeeze_4.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom_fire6_squeeze.sv:210]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_squeeze_5.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom_fire6_squeeze.sv:211]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_squeeze_6.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom_fire6_squeeze.sv:212]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_squeeze_7.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom_fire6_squeeze.sv:213]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_squeeze_8.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom_fire6_squeeze.sv:214]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_squeeze_9.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom_fire6_squeeze.sv:215]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_squeeze_10.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom_fire6_squeeze.sv:216]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_squeeze_11.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom_fire6_squeeze.sv:217]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_squeeze_12.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom_fire6_squeeze.sv:218]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_squeeze_13.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom_fire6_squeeze.sv:219]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_squeeze_14.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom_fire6_squeeze.sv:220]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_squeeze_15.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom_fire6_squeeze.sv:221]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_squeeze_16.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom_fire6_squeeze.sv:222]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_squeeze_17.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom_fire6_squeeze.sv:223]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_squeeze_18.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom_fire6_squeeze.sv:224]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_squeeze_19.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom_fire6_squeeze.sv:225]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_squeeze_20.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom_fire6_squeeze.sv:226]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_squeeze_21.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom_fire6_squeeze.sv:227]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_squeeze_22.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom_fire6_squeeze.sv:228]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_squeeze_23.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom_fire6_squeeze.sv:229]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_squeeze_24.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom_fire6_squeeze.sv:230]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_squeeze_25.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom_fire6_squeeze.sv:231]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_squeeze_26.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom_fire6_squeeze.sv:232]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_squeeze_27.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom_fire6_squeeze.sv:233]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_squeeze_28.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom_fire6_squeeze.sv:234]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_squeeze_29.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom_fire6_squeeze.sv:235]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_squeeze_30.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom_fire6_squeeze.sv:236]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_squeeze_31.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom_fire6_squeeze.sv:237]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_squeeze_32.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom_fire6_squeeze.sv:238]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_squeeze_33.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom_fire6_squeeze.sv:239]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_squeeze_34.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom_fire6_squeeze.sv:240]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_squeeze_35.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom_fire6_squeeze.sv:241]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_squeeze_36.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom_fire6_squeeze.sv:242]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_squeeze_37.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom_fire6_squeeze.sv:243]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_squeeze_38.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom_fire6_squeeze.sv:244]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_squeeze_39.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom_fire6_squeeze.sv:245]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_squeeze_40.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom_fire6_squeeze.sv:246]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_squeeze_41.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom_fire6_squeeze.sv:247]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_squeeze_42.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom_fire6_squeeze.sv:248]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_squeeze_43.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom_fire6_squeeze.sv:249]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_squeeze_44.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom_fire6_squeeze.sv:250]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_squeeze_45.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom_fire6_squeeze.sv:251]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_squeeze_46.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom_fire6_squeeze.sv:252]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_squeeze_47.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom_fire6_squeeze.sv:253]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_squeeze_48.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom_fire6_squeeze.sv:254]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_squeeze_49.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom_fire6_squeeze.sv:255]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_squeeze_50.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom_fire6_squeeze.sv:256]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_squeeze_51.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom_fire6_squeeze.sv:257]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_squeeze_52.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom_fire6_squeeze.sv:258]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_squeeze_53.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom_fire6_squeeze.sv:259]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_squeeze_54.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom_fire6_squeeze.sv:260]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_squeeze_55.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom_fire6_squeeze.sv:261]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_squeeze_56.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom_fire6_squeeze.sv:262]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_squeeze_57.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom_fire6_squeeze.sv:263]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_squeeze_58.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom_fire6_squeeze.sv:264]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_squeeze_59.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom_fire6_squeeze.sv:265]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_squeeze_60.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom_fire6_squeeze.sv:266]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_squeeze_61.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom_fire6_squeeze.sv:267]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_squeeze_62.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom_fire6_squeeze.sv:268]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_squeeze_63.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom_fire6_squeeze.sv:269]
INFO: [Synth 8-3876] $readmem data file 'file_fire6_squeeze_64.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom_fire6_squeeze.sv:270]
INFO: [Synth 8-6155] done synthesizing module 'rom_fire6_squeeze' (3#1) [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom_fire6_squeeze.sv:3]
INFO: [Synth 8-6157] synthesizing module 'rom2_fire6_squeeze' [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom2_fire6_squeeze.sv:3]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter KERNEL bound to: 3 - type: integer 
	Parameter ADDR bound to: 8 - type: integer 
	Parameter NUM bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom2_fire6_squeeze.sv:15]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom2_fire6_squeeze.sv:18]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom2_fire6_squeeze.sv:21]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom2_fire6_squeeze.sv:24]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom2_fire6_squeeze.sv:27]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom2_fire6_squeeze.sv:30]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom2_fire6_squeeze.sv:33]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom2_fire6_squeeze.sv:36]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom2_fire6_squeeze.sv:39]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom2_fire6_squeeze.sv:42]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom2_fire6_squeeze.sv:45]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom2_fire6_squeeze.sv:48]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom2_fire6_squeeze.sv:51]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom2_fire6_squeeze.sv:54]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom2_fire6_squeeze.sv:57]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom2_fire6_squeeze.sv:60]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom2_fire6_squeeze.sv:63]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom2_fire6_squeeze.sv:66]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom2_fire6_squeeze.sv:69]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom2_fire6_squeeze.sv:72]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom2_fire6_squeeze.sv:75]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom2_fire6_squeeze.sv:78]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom2_fire6_squeeze.sv:81]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom2_fire6_squeeze.sv:84]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom2_fire6_squeeze.sv:87]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom2_fire6_squeeze.sv:90]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom2_fire6_squeeze.sv:93]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom2_fire6_squeeze.sv:96]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom2_fire6_squeeze.sv:99]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom2_fire6_squeeze.sv:102]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom2_fire6_squeeze.sv:105]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom2_fire6_squeeze.sv:108]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom2_fire6_squeeze.sv:111]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom2_fire6_squeeze.sv:114]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom2_fire6_squeeze.sv:117]
INFO: [Common 17-14] Message 'Synth 8-5534' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire6_squeeze_1.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom2_fire6_squeeze.sv:206]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire6_squeeze_2.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom2_fire6_squeeze.sv:207]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire6_squeeze_3.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom2_fire6_squeeze.sv:208]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire6_squeeze_4.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom2_fire6_squeeze.sv:209]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire6_squeeze_5.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom2_fire6_squeeze.sv:210]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire6_squeeze_6.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom2_fire6_squeeze.sv:211]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire6_squeeze_7.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom2_fire6_squeeze.sv:212]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire6_squeeze_8.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom2_fire6_squeeze.sv:213]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire6_squeeze_9.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom2_fire6_squeeze.sv:214]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire6_squeeze_10.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom2_fire6_squeeze.sv:215]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire6_squeeze_11.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom2_fire6_squeeze.sv:216]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire6_squeeze_12.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom2_fire6_squeeze.sv:217]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire6_squeeze_13.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom2_fire6_squeeze.sv:218]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire6_squeeze_14.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom2_fire6_squeeze.sv:219]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire6_squeeze_15.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom2_fire6_squeeze.sv:220]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire6_squeeze_16.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom2_fire6_squeeze.sv:221]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire6_squeeze_17.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom2_fire6_squeeze.sv:222]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire6_squeeze_18.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom2_fire6_squeeze.sv:223]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire6_squeeze_19.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom2_fire6_squeeze.sv:224]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire6_squeeze_20.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom2_fire6_squeeze.sv:225]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire6_squeeze_21.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom2_fire6_squeeze.sv:226]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire6_squeeze_22.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom2_fire6_squeeze.sv:227]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire6_squeeze_23.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom2_fire6_squeeze.sv:228]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire6_squeeze_24.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom2_fire6_squeeze.sv:229]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire6_squeeze_25.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom2_fire6_squeeze.sv:230]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire6_squeeze_26.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom2_fire6_squeeze.sv:231]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire6_squeeze_27.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom2_fire6_squeeze.sv:232]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire6_squeeze_28.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom2_fire6_squeeze.sv:233]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire6_squeeze_29.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom2_fire6_squeeze.sv:234]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire6_squeeze_30.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom2_fire6_squeeze.sv:235]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire6_squeeze_31.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom2_fire6_squeeze.sv:236]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire6_squeeze_32.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom2_fire6_squeeze.sv:237]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire6_squeeze_33.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom2_fire6_squeeze.sv:238]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire6_squeeze_34.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom2_fire6_squeeze.sv:239]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire6_squeeze_35.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom2_fire6_squeeze.sv:240]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire6_squeeze_36.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom2_fire6_squeeze.sv:241]
INFO: [Common 17-14] Message 'Synth 8-3876' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'rom2_fire6_squeeze' (4#1) [/home/gsaied/Desktop/old_rtl/fire6_squeeze/rom2_fire6_squeeze.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'fire6_squeeze' (5#1) [/home/gsaied/Desktop/old_rtl/fire6_squeeze/fire6_squeeze.sv:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1590.398 ; gain = 239.750 ; free physical = 1994 ; free virtual = 6329
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1590.398 ; gain = 239.750 ; free physical = 2001 ; free virtual = 6336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1590.398 ; gain = 239.750 ; free physical = 2001 ; free virtual = 6336
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx690tffg1157-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/gsaied/Desktop/old_rtl/fire6_squeeze/temp.xdc]
Finished Parsing XDC File [/home/gsaied/Desktop/old_rtl/fire6_squeeze/temp.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2094.961 ; gain = 0.000 ; free physical = 1422 ; free virtual = 5852
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2094.961 ; gain = 0.000 ; free physical = 1424 ; free virtual = 5854
Constraint Validation Runtime : Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2094.961 ; gain = 0.000 ; free physical = 1422 ; free virtual = 5852
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 2094.961 ; gain = 744.312 ; free physical = 1538 ; free virtual = 5965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx690tffg1157-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 2094.961 ; gain = 744.312 ; free physical = 1538 ; free virtual = 5965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 2094.961 ; gain = 744.312 ; free physical = 1538 ; free virtual = 5964
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "rom_clr_pulse" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 2094.961 ; gain = 744.312 ; free physical = 1479 ; free virtual = 5918
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 64    
	   2 Input     13 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 64    
	               16 Bit    Registers := 257   
	               13 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---ROMs : 
	                              ROMs := 64    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 64    
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fire6_squeeze 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 64    
	   2 Input     13 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 193   
	               13 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 64    
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rom_fire6_squeeze 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 64    
+---ROMs : 
	                              ROMs := 64    
Module mac 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "rom_clr_pulse" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6040] Register weight_rom_address_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register weight_rom_address_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register weight_rom_address_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register weight_rom_address_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register weight_rom_address_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register weight_rom_address_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register weight_rom_address_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register weight_rom_address_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register weight_rom_address_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register weight_rom_address_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register weight_rom_address_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register weight_rom_address_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register weight_rom_address_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register weight_rom_address_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register weight_rom_address_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register weight_rom_address_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register weight_rom_address_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register weight_rom_address_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register weight_rom_address_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register weight_rom_address_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register weight_rom_address_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register weight_rom_address_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register weight_rom_address_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register weight_rom_address_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register weight_rom_address_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register weight_rom_address_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register weight_rom_address_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register weight_rom_address_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register weight_rom_address_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register weight_rom_address_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register weight_rom_address_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register weight_rom_address_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register weight_rom_address_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register weight_rom_address_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register weight_rom_address_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register weight_rom_address_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register weight_rom_address_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register weight_rom_address_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register weight_rom_address_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register weight_rom_address_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register weight_rom_address_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register weight_rom_address_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register weight_rom_address_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register weight_rom_address_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register weight_rom_address_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register weight_rom_address_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register weight_rom_address_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register weight_rom_address_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register weight_rom_address_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register weight_rom_address_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register weight_rom_address_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register weight_rom_address_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register weight_rom_address_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register weight_rom_address_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register weight_rom_address_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register weight_rom_address_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register weight_rom_address_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register weight_rom_address_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register weight_rom_address_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register weight_rom_address_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register weight_rom_address_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register weight_rom_address_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register weight_rom_address_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register weight_rom_address_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
DSP Report: Generating DSP genblk1[0].mac_i/mul_out_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register kernel_final_reg_reg[0] is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: register genblk1[0].mac_i/mul_out_reg is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: operator genblk1[0].mac_i/intermed is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: operator genblk1[0].mac_i/intermed0 is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[1].mac_i/mul_out_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register kernel_final_reg_reg[1] is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: register genblk1[1].mac_i/mul_out_reg is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: operator genblk1[1].mac_i/intermed is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: operator genblk1[1].mac_i/intermed0 is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[2].mac_i/mul_out_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register kernel_final_reg_reg[2] is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: register genblk1[2].mac_i/mul_out_reg is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: operator genblk1[2].mac_i/intermed is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: operator genblk1[2].mac_i/intermed0 is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[3].mac_i/mul_out_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register kernel_final_reg_reg[3] is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: register genblk1[3].mac_i/mul_out_reg is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: operator genblk1[3].mac_i/intermed is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: operator genblk1[3].mac_i/intermed0 is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[4].mac_i/mul_out_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register kernel_final_reg_reg[4] is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: register genblk1[4].mac_i/mul_out_reg is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: operator genblk1[4].mac_i/intermed is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: operator genblk1[4].mac_i/intermed0 is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[5].mac_i/mul_out_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register kernel_final_reg_reg[5] is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: register genblk1[5].mac_i/mul_out_reg is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: operator genblk1[5].mac_i/intermed is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: operator genblk1[5].mac_i/intermed0 is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[6].mac_i/mul_out_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register kernel_final_reg_reg[6] is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: register genblk1[6].mac_i/mul_out_reg is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: operator genblk1[6].mac_i/intermed is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: operator genblk1[6].mac_i/intermed0 is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[7].mac_i/mul_out_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register kernel_final_reg_reg[7] is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: register genblk1[7].mac_i/mul_out_reg is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: operator genblk1[7].mac_i/intermed is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: operator genblk1[7].mac_i/intermed0 is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[8].mac_i/mul_out_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register kernel_final_reg_reg[8] is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: register genblk1[8].mac_i/mul_out_reg is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: operator genblk1[8].mac_i/intermed is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: operator genblk1[8].mac_i/intermed0 is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[9].mac_i/mul_out_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register kernel_final_reg_reg[9] is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: register genblk1[9].mac_i/mul_out_reg is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: operator genblk1[9].mac_i/intermed is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: operator genblk1[9].mac_i/intermed0 is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[10].mac_i/mul_out_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register kernel_final_reg_reg[10] is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: register genblk1[10].mac_i/mul_out_reg is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: operator genblk1[10].mac_i/intermed is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: operator genblk1[10].mac_i/intermed0 is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[11].mac_i/mul_out_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register kernel_final_reg_reg[11] is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: register genblk1[11].mac_i/mul_out_reg is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: operator genblk1[11].mac_i/intermed is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: operator genblk1[11].mac_i/intermed0 is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[12].mac_i/mul_out_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register kernel_final_reg_reg[12] is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: register genblk1[12].mac_i/mul_out_reg is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: operator genblk1[12].mac_i/intermed is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: operator genblk1[12].mac_i/intermed0 is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[13].mac_i/mul_out_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register kernel_final_reg_reg[13] is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: register genblk1[13].mac_i/mul_out_reg is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: operator genblk1[13].mac_i/intermed is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: operator genblk1[13].mac_i/intermed0 is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[14].mac_i/mul_out_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register kernel_final_reg_reg[14] is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: register genblk1[14].mac_i/mul_out_reg is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: operator genblk1[14].mac_i/intermed is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: operator genblk1[14].mac_i/intermed0 is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[15].mac_i/mul_out_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register kernel_final_reg_reg[15] is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: register genblk1[15].mac_i/mul_out_reg is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: operator genblk1[15].mac_i/intermed is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: operator genblk1[15].mac_i/intermed0 is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[16].mac_i/mul_out_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register kernel_final_reg_reg[16] is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: register genblk1[16].mac_i/mul_out_reg is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: operator genblk1[16].mac_i/intermed is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: operator genblk1[16].mac_i/intermed0 is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[17].mac_i/mul_out_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register kernel_final_reg_reg[17] is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: register genblk1[17].mac_i/mul_out_reg is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: operator genblk1[17].mac_i/intermed is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: operator genblk1[17].mac_i/intermed0 is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[18].mac_i/mul_out_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register kernel_final_reg_reg[18] is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: register genblk1[18].mac_i/mul_out_reg is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: operator genblk1[18].mac_i/intermed is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: operator genblk1[18].mac_i/intermed0 is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[19].mac_i/mul_out_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register kernel_final_reg_reg[19] is absorbed into DSP genblk1[19].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[19].mac_i/mul_out_reg.
DSP Report: register genblk1[19].mac_i/mul_out_reg is absorbed into DSP genblk1[19].mac_i/mul_out_reg.
DSP Report: operator genblk1[19].mac_i/intermed is absorbed into DSP genblk1[19].mac_i/mul_out_reg.
DSP Report: operator genblk1[19].mac_i/intermed0 is absorbed into DSP genblk1[19].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[20].mac_i/mul_out_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register kernel_final_reg_reg[20] is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: register genblk1[20].mac_i/mul_out_reg is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: operator genblk1[20].mac_i/intermed is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: operator genblk1[20].mac_i/intermed0 is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[21].mac_i/mul_out_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register kernel_final_reg_reg[21] is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: register genblk1[21].mac_i/mul_out_reg is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: operator genblk1[21].mac_i/intermed is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: operator genblk1[21].mac_i/intermed0 is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[22].mac_i/mul_out_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register kernel_final_reg_reg[22] is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: register genblk1[22].mac_i/mul_out_reg is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: operator genblk1[22].mac_i/intermed is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: operator genblk1[22].mac_i/intermed0 is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[23].mac_i/mul_out_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register kernel_final_reg_reg[23] is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: register genblk1[23].mac_i/mul_out_reg is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: operator genblk1[23].mac_i/intermed is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: operator genblk1[23].mac_i/intermed0 is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[24].mac_i/mul_out_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register kernel_final_reg_reg[24] is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: register genblk1[24].mac_i/mul_out_reg is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: operator genblk1[24].mac_i/intermed is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: operator genblk1[24].mac_i/intermed0 is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[25].mac_i/mul_out_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register kernel_final_reg_reg[25] is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: register genblk1[25].mac_i/mul_out_reg is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: operator genblk1[25].mac_i/intermed is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: operator genblk1[25].mac_i/intermed0 is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[26].mac_i/mul_out_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register kernel_final_reg_reg[26] is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: register genblk1[26].mac_i/mul_out_reg is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: operator genblk1[26].mac_i/intermed is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: operator genblk1[26].mac_i/intermed0 is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[27].mac_i/mul_out_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register kernel_final_reg_reg[27] is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: register genblk1[27].mac_i/mul_out_reg is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: operator genblk1[27].mac_i/intermed is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: operator genblk1[27].mac_i/intermed0 is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[28].mac_i/mul_out_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register kernel_final_reg_reg[28] is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: register genblk1[28].mac_i/mul_out_reg is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: operator genblk1[28].mac_i/intermed is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: operator genblk1[28].mac_i/intermed0 is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[29].mac_i/mul_out_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register kernel_final_reg_reg[29] is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: register genblk1[29].mac_i/mul_out_reg is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: operator genblk1[29].mac_i/intermed is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: operator genblk1[29].mac_i/intermed0 is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[30].mac_i/mul_out_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register kernel_final_reg_reg[30] is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: register genblk1[30].mac_i/mul_out_reg is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: operator genblk1[30].mac_i/intermed is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: operator genblk1[30].mac_i/intermed0 is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[31].mac_i/mul_out_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register kernel_final_reg_reg[31] is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
DSP Report: register genblk1[31].mac_i/mul_out_reg is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
DSP Report: operator genblk1[31].mac_i/intermed is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
DSP Report: operator genblk1[31].mac_i/intermed0 is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[32].mac_i/mul_out_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register kernel_final_reg_reg[32] is absorbed into DSP genblk1[32].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[32].mac_i/mul_out_reg.
DSP Report: register genblk1[32].mac_i/mul_out_reg is absorbed into DSP genblk1[32].mac_i/mul_out_reg.
DSP Report: operator genblk1[32].mac_i/intermed is absorbed into DSP genblk1[32].mac_i/mul_out_reg.
DSP Report: operator genblk1[32].mac_i/intermed0 is absorbed into DSP genblk1[32].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[33].mac_i/mul_out_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register kernel_final_reg_reg[33] is absorbed into DSP genblk1[33].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[33].mac_i/mul_out_reg.
DSP Report: register genblk1[33].mac_i/mul_out_reg is absorbed into DSP genblk1[33].mac_i/mul_out_reg.
DSP Report: operator genblk1[33].mac_i/intermed is absorbed into DSP genblk1[33].mac_i/mul_out_reg.
DSP Report: operator genblk1[33].mac_i/intermed0 is absorbed into DSP genblk1[33].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[34].mac_i/mul_out_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register kernel_final_reg_reg[34] is absorbed into DSP genblk1[34].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[34].mac_i/mul_out_reg.
DSP Report: register genblk1[34].mac_i/mul_out_reg is absorbed into DSP genblk1[34].mac_i/mul_out_reg.
DSP Report: operator genblk1[34].mac_i/intermed is absorbed into DSP genblk1[34].mac_i/mul_out_reg.
DSP Report: operator genblk1[34].mac_i/intermed0 is absorbed into DSP genblk1[34].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[35].mac_i/mul_out_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register kernel_final_reg_reg[35] is absorbed into DSP genblk1[35].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[35].mac_i/mul_out_reg.
DSP Report: register genblk1[35].mac_i/mul_out_reg is absorbed into DSP genblk1[35].mac_i/mul_out_reg.
DSP Report: operator genblk1[35].mac_i/intermed is absorbed into DSP genblk1[35].mac_i/mul_out_reg.
DSP Report: operator genblk1[35].mac_i/intermed0 is absorbed into DSP genblk1[35].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[36].mac_i/mul_out_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register kernel_final_reg_reg[36] is absorbed into DSP genblk1[36].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[36].mac_i/mul_out_reg.
DSP Report: register genblk1[36].mac_i/mul_out_reg is absorbed into DSP genblk1[36].mac_i/mul_out_reg.
DSP Report: operator genblk1[36].mac_i/intermed is absorbed into DSP genblk1[36].mac_i/mul_out_reg.
DSP Report: operator genblk1[36].mac_i/intermed0 is absorbed into DSP genblk1[36].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[37].mac_i/mul_out_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register kernel_final_reg_reg[37] is absorbed into DSP genblk1[37].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[37].mac_i/mul_out_reg.
DSP Report: register genblk1[37].mac_i/mul_out_reg is absorbed into DSP genblk1[37].mac_i/mul_out_reg.
DSP Report: operator genblk1[37].mac_i/intermed is absorbed into DSP genblk1[37].mac_i/mul_out_reg.
DSP Report: operator genblk1[37].mac_i/intermed0 is absorbed into DSP genblk1[37].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[38].mac_i/mul_out_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register kernel_final_reg_reg[38] is absorbed into DSP genblk1[38].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[38].mac_i/mul_out_reg.
DSP Report: register genblk1[38].mac_i/mul_out_reg is absorbed into DSP genblk1[38].mac_i/mul_out_reg.
DSP Report: operator genblk1[38].mac_i/intermed is absorbed into DSP genblk1[38].mac_i/mul_out_reg.
DSP Report: operator genblk1[38].mac_i/intermed0 is absorbed into DSP genblk1[38].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[39].mac_i/mul_out_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register kernel_final_reg_reg[39] is absorbed into DSP genblk1[39].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[39].mac_i/mul_out_reg.
DSP Report: register genblk1[39].mac_i/mul_out_reg is absorbed into DSP genblk1[39].mac_i/mul_out_reg.
DSP Report: operator genblk1[39].mac_i/intermed is absorbed into DSP genblk1[39].mac_i/mul_out_reg.
DSP Report: operator genblk1[39].mac_i/intermed0 is absorbed into DSP genblk1[39].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[40].mac_i/mul_out_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register kernel_final_reg_reg[40] is absorbed into DSP genblk1[40].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[40].mac_i/mul_out_reg.
DSP Report: register genblk1[40].mac_i/mul_out_reg is absorbed into DSP genblk1[40].mac_i/mul_out_reg.
DSP Report: operator genblk1[40].mac_i/intermed is absorbed into DSP genblk1[40].mac_i/mul_out_reg.
DSP Report: operator genblk1[40].mac_i/intermed0 is absorbed into DSP genblk1[40].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[41].mac_i/mul_out_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register kernel_final_reg_reg[41] is absorbed into DSP genblk1[41].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[41].mac_i/mul_out_reg.
DSP Report: register genblk1[41].mac_i/mul_out_reg is absorbed into DSP genblk1[41].mac_i/mul_out_reg.
DSP Report: operator genblk1[41].mac_i/intermed is absorbed into DSP genblk1[41].mac_i/mul_out_reg.
DSP Report: operator genblk1[41].mac_i/intermed0 is absorbed into DSP genblk1[41].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[42].mac_i/mul_out_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register kernel_final_reg_reg[42] is absorbed into DSP genblk1[42].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[42].mac_i/mul_out_reg.
DSP Report: register genblk1[42].mac_i/mul_out_reg is absorbed into DSP genblk1[42].mac_i/mul_out_reg.
DSP Report: operator genblk1[42].mac_i/intermed is absorbed into DSP genblk1[42].mac_i/mul_out_reg.
DSP Report: operator genblk1[42].mac_i/intermed0 is absorbed into DSP genblk1[42].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[43].mac_i/mul_out_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register kernel_final_reg_reg[43] is absorbed into DSP genblk1[43].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[43].mac_i/mul_out_reg.
DSP Report: register genblk1[43].mac_i/mul_out_reg is absorbed into DSP genblk1[43].mac_i/mul_out_reg.
DSP Report: operator genblk1[43].mac_i/intermed is absorbed into DSP genblk1[43].mac_i/mul_out_reg.
DSP Report: operator genblk1[43].mac_i/intermed0 is absorbed into DSP genblk1[43].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[44].mac_i/mul_out_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register kernel_final_reg_reg[44] is absorbed into DSP genblk1[44].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[44].mac_i/mul_out_reg.
DSP Report: register genblk1[44].mac_i/mul_out_reg is absorbed into DSP genblk1[44].mac_i/mul_out_reg.
DSP Report: operator genblk1[44].mac_i/intermed is absorbed into DSP genblk1[44].mac_i/mul_out_reg.
DSP Report: operator genblk1[44].mac_i/intermed0 is absorbed into DSP genblk1[44].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[45].mac_i/mul_out_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register kernel_final_reg_reg[45] is absorbed into DSP genblk1[45].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[45].mac_i/mul_out_reg.
DSP Report: register genblk1[45].mac_i/mul_out_reg is absorbed into DSP genblk1[45].mac_i/mul_out_reg.
DSP Report: operator genblk1[45].mac_i/intermed is absorbed into DSP genblk1[45].mac_i/mul_out_reg.
DSP Report: operator genblk1[45].mac_i/intermed0 is absorbed into DSP genblk1[45].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[46].mac_i/mul_out_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register kernel_final_reg_reg[46] is absorbed into DSP genblk1[46].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[46].mac_i/mul_out_reg.
DSP Report: register genblk1[46].mac_i/mul_out_reg is absorbed into DSP genblk1[46].mac_i/mul_out_reg.
DSP Report: operator genblk1[46].mac_i/intermed is absorbed into DSP genblk1[46].mac_i/mul_out_reg.
DSP Report: operator genblk1[46].mac_i/intermed0 is absorbed into DSP genblk1[46].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[47].mac_i/mul_out_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register kernel_final_reg_reg[47] is absorbed into DSP genblk1[47].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[47].mac_i/mul_out_reg.
DSP Report: register genblk1[47].mac_i/mul_out_reg is absorbed into DSP genblk1[47].mac_i/mul_out_reg.
DSP Report: operator genblk1[47].mac_i/intermed is absorbed into DSP genblk1[47].mac_i/mul_out_reg.
DSP Report: operator genblk1[47].mac_i/intermed0 is absorbed into DSP genblk1[47].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[48].mac_i/mul_out_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register kernel_final_reg_reg[48] is absorbed into DSP genblk1[48].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[48].mac_i/mul_out_reg.
DSP Report: register genblk1[48].mac_i/mul_out_reg is absorbed into DSP genblk1[48].mac_i/mul_out_reg.
DSP Report: operator genblk1[48].mac_i/intermed is absorbed into DSP genblk1[48].mac_i/mul_out_reg.
DSP Report: operator genblk1[48].mac_i/intermed0 is absorbed into DSP genblk1[48].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[49].mac_i/mul_out_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register kernel_final_reg_reg[49] is absorbed into DSP genblk1[49].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[49].mac_i/mul_out_reg.
DSP Report: register genblk1[49].mac_i/mul_out_reg is absorbed into DSP genblk1[49].mac_i/mul_out_reg.
DSP Report: operator genblk1[49].mac_i/intermed is absorbed into DSP genblk1[49].mac_i/mul_out_reg.
DSP Report: operator genblk1[49].mac_i/intermed0 is absorbed into DSP genblk1[49].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[50].mac_i/mul_out_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register kernel_final_reg_reg[50] is absorbed into DSP genblk1[50].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[50].mac_i/mul_out_reg.
DSP Report: register genblk1[50].mac_i/mul_out_reg is absorbed into DSP genblk1[50].mac_i/mul_out_reg.
DSP Report: operator genblk1[50].mac_i/intermed is absorbed into DSP genblk1[50].mac_i/mul_out_reg.
DSP Report: operator genblk1[50].mac_i/intermed0 is absorbed into DSP genblk1[50].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[51].mac_i/mul_out_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register kernel_final_reg_reg[51] is absorbed into DSP genblk1[51].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[51].mac_i/mul_out_reg.
DSP Report: register genblk1[51].mac_i/mul_out_reg is absorbed into DSP genblk1[51].mac_i/mul_out_reg.
DSP Report: operator genblk1[51].mac_i/intermed is absorbed into DSP genblk1[51].mac_i/mul_out_reg.
DSP Report: operator genblk1[51].mac_i/intermed0 is absorbed into DSP genblk1[51].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[52].mac_i/mul_out_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register kernel_final_reg_reg[52] is absorbed into DSP genblk1[52].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[52].mac_i/mul_out_reg.
DSP Report: register genblk1[52].mac_i/mul_out_reg is absorbed into DSP genblk1[52].mac_i/mul_out_reg.
DSP Report: operator genblk1[52].mac_i/intermed is absorbed into DSP genblk1[52].mac_i/mul_out_reg.
DSP Report: operator genblk1[52].mac_i/intermed0 is absorbed into DSP genblk1[52].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[53].mac_i/mul_out_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register kernel_final_reg_reg[53] is absorbed into DSP genblk1[53].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[53].mac_i/mul_out_reg.
DSP Report: register genblk1[53].mac_i/mul_out_reg is absorbed into DSP genblk1[53].mac_i/mul_out_reg.
DSP Report: operator genblk1[53].mac_i/intermed is absorbed into DSP genblk1[53].mac_i/mul_out_reg.
DSP Report: operator genblk1[53].mac_i/intermed0 is absorbed into DSP genblk1[53].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[54].mac_i/mul_out_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register kernel_final_reg_reg[54] is absorbed into DSP genblk1[54].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[54].mac_i/mul_out_reg.
DSP Report: register genblk1[54].mac_i/mul_out_reg is absorbed into DSP genblk1[54].mac_i/mul_out_reg.
DSP Report: operator genblk1[54].mac_i/intermed is absorbed into DSP genblk1[54].mac_i/mul_out_reg.
DSP Report: operator genblk1[54].mac_i/intermed0 is absorbed into DSP genblk1[54].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[55].mac_i/mul_out_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register kernel_final_reg_reg[55] is absorbed into DSP genblk1[55].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[55].mac_i/mul_out_reg.
DSP Report: register genblk1[55].mac_i/mul_out_reg is absorbed into DSP genblk1[55].mac_i/mul_out_reg.
DSP Report: operator genblk1[55].mac_i/intermed is absorbed into DSP genblk1[55].mac_i/mul_out_reg.
DSP Report: operator genblk1[55].mac_i/intermed0 is absorbed into DSP genblk1[55].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[56].mac_i/mul_out_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register kernel_final_reg_reg[56] is absorbed into DSP genblk1[56].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[56].mac_i/mul_out_reg.
DSP Report: register genblk1[56].mac_i/mul_out_reg is absorbed into DSP genblk1[56].mac_i/mul_out_reg.
DSP Report: operator genblk1[56].mac_i/intermed is absorbed into DSP genblk1[56].mac_i/mul_out_reg.
DSP Report: operator genblk1[56].mac_i/intermed0 is absorbed into DSP genblk1[56].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[57].mac_i/mul_out_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register kernel_final_reg_reg[57] is absorbed into DSP genblk1[57].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[57].mac_i/mul_out_reg.
DSP Report: register genblk1[57].mac_i/mul_out_reg is absorbed into DSP genblk1[57].mac_i/mul_out_reg.
DSP Report: operator genblk1[57].mac_i/intermed is absorbed into DSP genblk1[57].mac_i/mul_out_reg.
DSP Report: operator genblk1[57].mac_i/intermed0 is absorbed into DSP genblk1[57].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[58].mac_i/mul_out_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register kernel_final_reg_reg[58] is absorbed into DSP genblk1[58].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[58].mac_i/mul_out_reg.
DSP Report: register genblk1[58].mac_i/mul_out_reg is absorbed into DSP genblk1[58].mac_i/mul_out_reg.
DSP Report: operator genblk1[58].mac_i/intermed is absorbed into DSP genblk1[58].mac_i/mul_out_reg.
DSP Report: operator genblk1[58].mac_i/intermed0 is absorbed into DSP genblk1[58].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[59].mac_i/mul_out_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register kernel_final_reg_reg[59] is absorbed into DSP genblk1[59].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[59].mac_i/mul_out_reg.
DSP Report: register genblk1[59].mac_i/mul_out_reg is absorbed into DSP genblk1[59].mac_i/mul_out_reg.
DSP Report: operator genblk1[59].mac_i/intermed is absorbed into DSP genblk1[59].mac_i/mul_out_reg.
DSP Report: operator genblk1[59].mac_i/intermed0 is absorbed into DSP genblk1[59].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[60].mac_i/mul_out_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register kernel_final_reg_reg[60] is absorbed into DSP genblk1[60].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[60].mac_i/mul_out_reg.
DSP Report: register genblk1[60].mac_i/mul_out_reg is absorbed into DSP genblk1[60].mac_i/mul_out_reg.
DSP Report: operator genblk1[60].mac_i/intermed is absorbed into DSP genblk1[60].mac_i/mul_out_reg.
DSP Report: operator genblk1[60].mac_i/intermed0 is absorbed into DSP genblk1[60].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[61].mac_i/mul_out_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register kernel_final_reg_reg[61] is absorbed into DSP genblk1[61].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[61].mac_i/mul_out_reg.
DSP Report: register genblk1[61].mac_i/mul_out_reg is absorbed into DSP genblk1[61].mac_i/mul_out_reg.
DSP Report: operator genblk1[61].mac_i/intermed is absorbed into DSP genblk1[61].mac_i/mul_out_reg.
DSP Report: operator genblk1[61].mac_i/intermed0 is absorbed into DSP genblk1[61].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[62].mac_i/mul_out_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register kernel_final_reg_reg[62] is absorbed into DSP genblk1[62].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[62].mac_i/mul_out_reg.
DSP Report: register genblk1[62].mac_i/mul_out_reg is absorbed into DSP genblk1[62].mac_i/mul_out_reg.
DSP Report: operator genblk1[62].mac_i/intermed is absorbed into DSP genblk1[62].mac_i/mul_out_reg.
DSP Report: operator genblk1[62].mac_i/intermed0 is absorbed into DSP genblk1[62].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[63].mac_i/mul_out_reg, operation Mode is: (P+A2*B2)'.
DSP Report: register kernel_final_reg_reg[63] is absorbed into DSP genblk1[63].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[63].mac_i/mul_out_reg.
DSP Report: register genblk1[63].mac_i/mul_out_reg is absorbed into DSP genblk1[63].mac_i/mul_out_reg.
DSP Report: operator genblk1[63].mac_i/intermed is absorbed into DSP genblk1[63].mac_i/mul_out_reg.
DSP Report: operator genblk1[63].mac_i/intermed0 is absorbed into DSP genblk1[63].mac_i/mul_out_reg.
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[63][10]' (FD) to 'kernels_lut_reg_reg[63][11]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[63][11]' (FD) to 'kernels_lut_reg_reg[63][12]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[63][12]' (FD) to 'kernels_lut_reg_reg[63][13]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[63][13]' (FD) to 'kernels_lut_reg_reg[63][14]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[62][11]' (FD) to 'kernels_lut_reg_reg[62][12]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[62][12]' (FD) to 'kernels_lut_reg_reg[62][13]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[62][13]' (FD) to 'kernels_lut_reg_reg[62][14]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[61][11]' (FD) to 'kernels_lut_reg_reg[61][12]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[61][12]' (FD) to 'kernels_lut_reg_reg[61][13]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[61][13]' (FD) to 'kernels_lut_reg_reg[61][14]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[60][11]' (FD) to 'kernels_lut_reg_reg[60][12]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[60][12]' (FD) to 'kernels_lut_reg_reg[60][13]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[60][13]' (FD) to 'kernels_lut_reg_reg[60][14]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[59][11]' (FD) to 'kernels_lut_reg_reg[59][12]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[59][12]' (FD) to 'kernels_lut_reg_reg[59][13]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[59][13]' (FD) to 'kernels_lut_reg_reg[59][14]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[58][11]' (FD) to 'kernels_lut_reg_reg[58][12]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[58][12]' (FD) to 'kernels_lut_reg_reg[58][13]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[58][13]' (FD) to 'kernels_lut_reg_reg[58][14]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[57][12]' (FD) to 'kernels_lut_reg_reg[57][13]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[57][13]' (FD) to 'kernels_lut_reg_reg[57][14]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[57][14]' (FD) to 'kernels_lut_reg_reg[57][15]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[56][11]' (FD) to 'kernels_lut_reg_reg[56][12]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[56][12]' (FD) to 'kernels_lut_reg_reg[56][13]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[56][13]' (FD) to 'kernels_lut_reg_reg[56][14]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[55][11]' (FD) to 'kernels_lut_reg_reg[55][12]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[55][12]' (FD) to 'kernels_lut_reg_reg[55][13]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[55][13]' (FD) to 'kernels_lut_reg_reg[55][14]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[54][11]' (FD) to 'kernels_lut_reg_reg[54][12]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[54][12]' (FD) to 'kernels_lut_reg_reg[54][13]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[54][13]' (FD) to 'kernels_lut_reg_reg[54][14]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[53][11]' (FD) to 'kernels_lut_reg_reg[53][12]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[53][12]' (FD) to 'kernels_lut_reg_reg[53][13]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[53][13]' (FD) to 'kernels_lut_reg_reg[53][14]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[52][10]' (FD) to 'kernels_lut_reg_reg[52][11]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[52][11]' (FD) to 'kernels_lut_reg_reg[52][12]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[52][12]' (FD) to 'kernels_lut_reg_reg[52][13]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[52][13]' (FD) to 'kernels_lut_reg_reg[52][14]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[51][12]' (FD) to 'kernels_lut_reg_reg[51][13]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[51][13]' (FD) to 'kernels_lut_reg_reg[51][14]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[51][14]' (FD) to 'kernels_lut_reg_reg[51][15]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[50][11]' (FD) to 'kernels_lut_reg_reg[50][12]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[50][12]' (FD) to 'kernels_lut_reg_reg[50][13]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[50][13]' (FD) to 'kernels_lut_reg_reg[50][14]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[49][11]' (FD) to 'kernels_lut_reg_reg[49][12]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[49][12]' (FD) to 'kernels_lut_reg_reg[49][13]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[49][13]' (FD) to 'kernels_lut_reg_reg[49][14]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[48][11]' (FD) to 'kernels_lut_reg_reg[48][12]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[48][12]' (FD) to 'kernels_lut_reg_reg[48][13]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[48][13]' (FD) to 'kernels_lut_reg_reg[48][14]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[47][12]' (FD) to 'kernels_lut_reg_reg[47][13]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[47][13]' (FD) to 'kernels_lut_reg_reg[47][14]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[47][14]' (FD) to 'kernels_lut_reg_reg[47][15]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[46][11]' (FD) to 'kernels_lut_reg_reg[46][12]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[46][12]' (FD) to 'kernels_lut_reg_reg[46][13]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[46][13]' (FD) to 'kernels_lut_reg_reg[46][14]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[45][11]' (FD) to 'kernels_lut_reg_reg[45][12]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[45][12]' (FD) to 'kernels_lut_reg_reg[45][13]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[45][13]' (FD) to 'kernels_lut_reg_reg[45][14]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[44][13]' (FD) to 'kernels_lut_reg_reg[44][14]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[43][11]' (FD) to 'kernels_lut_reg_reg[43][12]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[43][12]' (FD) to 'kernels_lut_reg_reg[43][13]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[43][13]' (FD) to 'kernels_lut_reg_reg[43][14]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[42][11]' (FD) to 'kernels_lut_reg_reg[42][12]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[42][12]' (FD) to 'kernels_lut_reg_reg[42][13]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[42][13]' (FD) to 'kernels_lut_reg_reg[42][14]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[41][12]' (FD) to 'kernels_lut_reg_reg[41][13]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[41][13]' (FD) to 'kernels_lut_reg_reg[41][14]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[41][14]' (FD) to 'kernels_lut_reg_reg[41][15]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[40][11]' (FD) to 'kernels_lut_reg_reg[40][12]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[40][12]' (FD) to 'kernels_lut_reg_reg[40][13]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[40][13]' (FD) to 'kernels_lut_reg_reg[40][14]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[39][12]' (FD) to 'kernels_lut_reg_reg[39][13]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[39][13]' (FD) to 'kernels_lut_reg_reg[39][14]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[39][14]' (FD) to 'kernels_lut_reg_reg[39][15]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[38][12]' (FD) to 'kernels_lut_reg_reg[38][13]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[38][13]' (FD) to 'kernels_lut_reg_reg[38][14]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[38][14]' (FD) to 'kernels_lut_reg_reg[38][15]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[37][11]' (FD) to 'kernels_lut_reg_reg[37][12]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[37][12]' (FD) to 'kernels_lut_reg_reg[37][13]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[37][13]' (FD) to 'kernels_lut_reg_reg[37][14]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[36][11]' (FD) to 'kernels_lut_reg_reg[36][12]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[36][12]' (FD) to 'kernels_lut_reg_reg[36][13]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[36][13]' (FD) to 'kernels_lut_reg_reg[36][14]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[35][11]' (FD) to 'kernels_lut_reg_reg[35][12]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[35][12]' (FD) to 'kernels_lut_reg_reg[35][13]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[35][13]' (FD) to 'kernels_lut_reg_reg[35][14]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[34][10]' (FD) to 'kernels_lut_reg_reg[34][11]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[34][11]' (FD) to 'kernels_lut_reg_reg[34][12]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[34][12]' (FD) to 'kernels_lut_reg_reg[34][13]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[34][13]' (FD) to 'kernels_lut_reg_reg[34][14]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[33][11]' (FD) to 'kernels_lut_reg_reg[33][12]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[33][12]' (FD) to 'kernels_lut_reg_reg[33][13]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[33][13]' (FD) to 'kernels_lut_reg_reg[33][14]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[33][14]' (FD) to 'kernels_lut_reg_reg[33][15]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[32][12]' (FD) to 'kernels_lut_reg_reg[32][13]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[32][13]' (FD) to 'kernels_lut_reg_reg[32][14]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[32][14]' (FD) to 'kernels_lut_reg_reg[32][15]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[31][11]' (FD) to 'kernels_lut_reg_reg[31][12]'
INFO: [Synth 8-3886] merging instance 'kernels_lut_reg_reg[31][12]' (FD) to 'kernels_lut_reg_reg[31][13]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (weight_rom_address_reg_rep[11]) is unused and will be removed from module fire6_squeeze.
WARNING: [Synth 8-3332] Sequential element (weight_rom_address_reg_rep[11]__0) is unused and will be removed from module fire6_squeeze.
WARNING: [Synth 8-3332] Sequential element (weight_rom_address_reg_rep[11]__1) is unused and will be removed from module fire6_squeeze.
WARNING: [Synth 8-3332] Sequential element (weight_rom_address_reg_rep[11]__2) is unused and will be removed from module fire6_squeeze.
WARNING: [Synth 8-3332] Sequential element (weight_rom_address_reg_rep[11]__3) is unused and will be removed from module fire6_squeeze.
WARNING: [Synth 8-3332] Sequential element (weight_rom_address_reg_rep[11]__4) is unused and will be removed from module fire6_squeeze.
WARNING: [Synth 8-3332] Sequential element (weight_rom_address_reg_rep[11]__5) is unused and will be removed from module fire6_squeeze.
WARNING: [Synth 8-3332] Sequential element (weight_rom_address_reg_rep[11]__6) is unused and will be removed from module fire6_squeeze.
WARNING: [Synth 8-3332] Sequential element (weight_rom_address_reg_rep[11]__7) is unused and will be removed from module fire6_squeeze.
WARNING: [Synth 8-3332] Sequential element (weight_rom_address_reg_rep[11]__8) is unused and will be removed from module fire6_squeeze.
WARNING: [Synth 8-3332] Sequential element (weight_rom_address_reg_rep[11]__9) is unused and will be removed from module fire6_squeeze.
WARNING: [Synth 8-3332] Sequential element (weight_rom_address_reg_rep[11]__10) is unused and will be removed from module fire6_squeeze.
WARNING: [Synth 8-3332] Sequential element (weight_rom_address_reg_rep[11]__11) is unused and will be removed from module fire6_squeeze.
WARNING: [Synth 8-3332] Sequential element (weight_rom_address_reg_rep[11]__12) is unused and will be removed from module fire6_squeeze.
WARNING: [Synth 8-3332] Sequential element (weight_rom_address_reg_rep[11]__13) is unused and will be removed from module fire6_squeeze.
WARNING: [Synth 8-3332] Sequential element (weight_rom_address_reg_rep[11]__14) is unused and will be removed from module fire6_squeeze.
WARNING: [Synth 8-3332] Sequential element (weight_rom_address_reg_rep[11]__15) is unused and will be removed from module fire6_squeeze.
WARNING: [Synth 8-3332] Sequential element (weight_rom_address_reg_rep[11]__16) is unused and will be removed from module fire6_squeeze.
WARNING: [Synth 8-3332] Sequential element (weight_rom_address_reg_rep[11]__17) is unused and will be removed from module fire6_squeeze.
WARNING: [Synth 8-3332] Sequential element (weight_rom_address_reg_rep[11]__18) is unused and will be removed from module fire6_squeeze.
WARNING: [Synth 8-3332] Sequential element (weight_rom_address_reg_rep[11]__19) is unused and will be removed from module fire6_squeeze.
WARNING: [Synth 8-3332] Sequential element (weight_rom_address_reg_rep[11]__20) is unused and will be removed from module fire6_squeeze.
WARNING: [Synth 8-3332] Sequential element (weight_rom_address_reg_rep[11]__21) is unused and will be removed from module fire6_squeeze.
WARNING: [Synth 8-3332] Sequential element (weight_rom_address_reg_rep[11]__22) is unused and will be removed from module fire6_squeeze.
WARNING: [Synth 8-3332] Sequential element (weight_rom_address_reg_rep[11]__23) is unused and will be removed from module fire6_squeeze.
WARNING: [Synth 8-3332] Sequential element (weight_rom_address_reg_rep[11]__24) is unused and will be removed from module fire6_squeeze.
WARNING: [Synth 8-3332] Sequential element (weight_rom_address_reg_rep[11]__25) is unused and will be removed from module fire6_squeeze.
WARNING: [Synth 8-3332] Sequential element (weight_rom_address_reg_rep[11]__26) is unused and will be removed from module fire6_squeeze.
WARNING: [Synth 8-3332] Sequential element (weight_rom_address_reg_rep[11]__27) is unused and will be removed from module fire6_squeeze.
WARNING: [Synth 8-3332] Sequential element (weight_rom_address_reg_rep[11]__28) is unused and will be removed from module fire6_squeeze.
WARNING: [Synth 8-3332] Sequential element (weight_rom_address_reg_rep[11]__29) is unused and will be removed from module fire6_squeeze.
WARNING: [Synth 8-3332] Sequential element (weight_rom_address_reg_rep[11]__30) is unused and will be removed from module fire6_squeeze.
WARNING: [Synth 8-3332] Sequential element (weight_rom_address_reg_rep[11]__31) is unused and will be removed from module fire6_squeeze.
WARNING: [Synth 8-3332] Sequential element (weight_rom_address_reg_rep[11]__32) is unused and will be removed from module fire6_squeeze.
WARNING: [Synth 8-3332] Sequential element (weight_rom_address_reg_rep[11]__33) is unused and will be removed from module fire6_squeeze.
WARNING: [Synth 8-3332] Sequential element (weight_rom_address_reg_rep[11]__34) is unused and will be removed from module fire6_squeeze.
WARNING: [Synth 8-3332] Sequential element (weight_rom_address_reg_rep[11]__35) is unused and will be removed from module fire6_squeeze.
WARNING: [Synth 8-3332] Sequential element (weight_rom_address_reg_rep[11]__36) is unused and will be removed from module fire6_squeeze.
WARNING: [Synth 8-3332] Sequential element (weight_rom_address_reg_rep[11]__37) is unused and will be removed from module fire6_squeeze.
WARNING: [Synth 8-3332] Sequential element (weight_rom_address_reg_rep[11]__38) is unused and will be removed from module fire6_squeeze.
WARNING: [Synth 8-3332] Sequential element (weight_rom_address_reg_rep[11]__39) is unused and will be removed from module fire6_squeeze.
WARNING: [Synth 8-3332] Sequential element (weight_rom_address_reg_rep[11]__40) is unused and will be removed from module fire6_squeeze.
WARNING: [Synth 8-3332] Sequential element (weight_rom_address_reg_rep[11]__41) is unused and will be removed from module fire6_squeeze.
WARNING: [Synth 8-3332] Sequential element (weight_rom_address_reg_rep[11]__42) is unused and will be removed from module fire6_squeeze.
WARNING: [Synth 8-3332] Sequential element (weight_rom_address_reg_rep[11]__43) is unused and will be removed from module fire6_squeeze.
WARNING: [Synth 8-3332] Sequential element (weight_rom_address_reg_rep[11]__44) is unused and will be removed from module fire6_squeeze.
WARNING: [Synth 8-3332] Sequential element (weight_rom_address_reg_rep[11]__45) is unused and will be removed from module fire6_squeeze.
WARNING: [Synth 8-3332] Sequential element (weight_rom_address_reg_rep[11]__46) is unused and will be removed from module fire6_squeeze.
WARNING: [Synth 8-3332] Sequential element (weight_rom_address_reg_rep[11]__47) is unused and will be removed from module fire6_squeeze.
WARNING: [Synth 8-3332] Sequential element (weight_rom_address_reg_rep[11]__48) is unused and will be removed from module fire6_squeeze.
WARNING: [Synth 8-3332] Sequential element (weight_rom_address_reg_rep[11]__49) is unused and will be removed from module fire6_squeeze.
WARNING: [Synth 8-3332] Sequential element (weight_rom_address_reg_rep[11]__50) is unused and will be removed from module fire6_squeeze.
WARNING: [Synth 8-3332] Sequential element (weight_rom_address_reg_rep[11]__51) is unused and will be removed from module fire6_squeeze.
WARNING: [Synth 8-3332] Sequential element (weight_rom_address_reg_rep[11]__52) is unused and will be removed from module fire6_squeeze.
WARNING: [Synth 8-3332] Sequential element (weight_rom_address_reg_rep[11]__53) is unused and will be removed from module fire6_squeeze.
WARNING: [Synth 8-3332] Sequential element (weight_rom_address_reg_rep[11]__54) is unused and will be removed from module fire6_squeeze.
WARNING: [Synth 8-3332] Sequential element (weight_rom_address_reg_rep[11]__55) is unused and will be removed from module fire6_squeeze.
WARNING: [Synth 8-3332] Sequential element (weight_rom_address_reg_rep[11]__56) is unused and will be removed from module fire6_squeeze.
WARNING: [Synth 8-3332] Sequential element (weight_rom_address_reg_rep[11]__57) is unused and will be removed from module fire6_squeeze.
WARNING: [Synth 8-3332] Sequential element (weight_rom_address_reg_rep[11]__58) is unused and will be removed from module fire6_squeeze.
WARNING: [Synth 8-3332] Sequential element (weight_rom_address_reg_rep[11]__59) is unused and will be removed from module fire6_squeeze.
WARNING: [Synth 8-3332] Sequential element (weight_rom_address_reg_rep[11]__60) is unused and will be removed from module fire6_squeeze.
WARNING: [Synth 8-3332] Sequential element (weight_rom_address_reg_rep[11]__61) is unused and will be removed from module fire6_squeeze.
WARNING: [Synth 8-3332] Sequential element (weight_rom_address_reg_rep[11]__62) is unused and will be removed from module fire6_squeeze.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:04:40 ; elapsed = 00:04:51 . Memory (MB): peak = 2328.719 ; gain = 978.070 ; free physical = 1124 ; free virtual = 5573
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------------+---------------------+---------------+----------------+
|Module Name        | RTL Object          | Depth x Width | Implemented As | 
+-------------------+---------------------+---------------+----------------+
|rom2_fire6_squeeze | p_0_out             | 256x16        | LUT            | 
|rom2_fire6_squeeze | p_0_out             | 256x16        | LUT            | 
|rom2_fire6_squeeze | p_0_out             | 256x16        | LUT            | 
|rom2_fire6_squeeze | p_0_out             | 256x16        | LUT            | 
|rom2_fire6_squeeze | p_0_out             | 256x16        | LUT            | 
|rom2_fire6_squeeze | p_0_out             | 256x16        | LUT            | 
|rom2_fire6_squeeze | p_0_out             | 256x16        | LUT            | 
|rom2_fire6_squeeze | p_0_out             | 256x16        | LUT            | 
|rom2_fire6_squeeze | p_0_out             | 256x16        | LUT            | 
|rom2_fire6_squeeze | p_0_out             | 256x16        | LUT            | 
|rom2_fire6_squeeze | p_0_out             | 256x16        | LUT            | 
|rom2_fire6_squeeze | p_0_out             | 256x16        | LUT            | 
|rom2_fire6_squeeze | p_0_out             | 256x16        | LUT            | 
|rom2_fire6_squeeze | p_0_out             | 256x16        | LUT            | 
|rom2_fire6_squeeze | p_0_out             | 256x16        | LUT            | 
|rom2_fire6_squeeze | p_0_out             | 256x16        | LUT            | 
|rom2_fire6_squeeze | p_0_out             | 256x16        | LUT            | 
|rom2_fire6_squeeze | p_0_out             | 256x16        | LUT            | 
|rom2_fire6_squeeze | p_0_out             | 256x16        | LUT            | 
|rom2_fire6_squeeze | p_0_out             | 256x16        | LUT            | 
|rom2_fire6_squeeze | p_0_out             | 256x16        | LUT            | 
|rom2_fire6_squeeze | p_0_out             | 256x16        | LUT            | 
|rom2_fire6_squeeze | p_0_out             | 256x16        | LUT            | 
|rom2_fire6_squeeze | p_0_out             | 256x16        | LUT            | 
|rom2_fire6_squeeze | p_0_out             | 256x16        | LUT            | 
|rom2_fire6_squeeze | p_0_out             | 256x16        | LUT            | 
|rom2_fire6_squeeze | p_0_out             | 256x16        | LUT            | 
|rom2_fire6_squeeze | p_0_out             | 256x16        | LUT            | 
|rom2_fire6_squeeze | p_0_out             | 256x16        | LUT            | 
|rom2_fire6_squeeze | p_0_out             | 256x16        | LUT            | 
|rom2_fire6_squeeze | p_0_out             | 256x16        | LUT            | 
|rom2_fire6_squeeze | p_0_out             | 256x16        | LUT            | 
|rom2_fire6_squeeze | p_0_out             | 256x16        | LUT            | 
|rom2_fire6_squeeze | p_0_out             | 256x16        | LUT            | 
|rom2_fire6_squeeze | p_0_out             | 256x16        | LUT            | 
|rom2_fire6_squeeze | p_0_out             | 256x16        | LUT            | 
|rom2_fire6_squeeze | p_0_out             | 256x16        | LUT            | 
|rom2_fire6_squeeze | p_0_out             | 256x16        | LUT            | 
|rom2_fire6_squeeze | p_0_out             | 256x16        | LUT            | 
|rom2_fire6_squeeze | p_0_out             | 256x16        | LUT            | 
|rom2_fire6_squeeze | p_0_out             | 256x16        | LUT            | 
|rom2_fire6_squeeze | p_0_out             | 256x16        | LUT            | 
|rom2_fire6_squeeze | p_0_out             | 256x16        | LUT            | 
|rom2_fire6_squeeze | p_0_out             | 256x16        | LUT            | 
|rom2_fire6_squeeze | p_0_out             | 256x16        | LUT            | 
|rom2_fire6_squeeze | p_0_out             | 256x16        | LUT            | 
|rom2_fire6_squeeze | p_0_out             | 256x16        | LUT            | 
|rom2_fire6_squeeze | p_0_out             | 256x16        | LUT            | 
|rom2_fire6_squeeze | p_0_out             | 256x16        | LUT            | 
|rom2_fire6_squeeze | p_0_out             | 256x16        | LUT            | 
|rom2_fire6_squeeze | p_0_out             | 256x16        | LUT            | 
|rom2_fire6_squeeze | p_0_out             | 256x16        | LUT            | 
|rom2_fire6_squeeze | p_0_out             | 256x16        | LUT            | 
|rom2_fire6_squeeze | p_0_out             | 256x16        | LUT            | 
|rom2_fire6_squeeze | p_0_out             | 256x16        | LUT            | 
|rom2_fire6_squeeze | p_0_out             | 256x16        | LUT            | 
|rom2_fire6_squeeze | p_0_out             | 256x16        | LUT            | 
|rom2_fire6_squeeze | p_0_out             | 256x16        | LUT            | 
|rom2_fire6_squeeze | p_0_out             | 256x16        | LUT            | 
|rom2_fire6_squeeze | p_0_out             | 256x16        | LUT            | 
|rom2_fire6_squeeze | p_0_out             | 256x16        | LUT            | 
|rom2_fire6_squeeze | p_0_out             | 256x16        | LUT            | 
|rom2_fire6_squeeze | p_0_out             | 256x16        | LUT            | 
|rom2_fire6_squeeze | p_0_out             | 256x16        | LUT            | 
|rom2_fire6_squeeze | p_0_out             | 256x16        | LUT            | 
|rom2_fire6_squeeze | p_0_out             | 256x16        | LUT            | 
|rom2_fire6_squeeze | p_0_out             | 256x16        | LUT            | 
|rom2_fire6_squeeze | p_0_out             | 256x16        | LUT            | 
|rom2_fire6_squeeze | p_0_out             | 256x16        | LUT            | 
|rom2_fire6_squeeze | p_0_out             | 256x16        | LUT            | 
|rom2_fire6_squeeze | p_0_out             | 256x16        | LUT            | 
|rom2_fire6_squeeze | p_0_out             | 256x16        | LUT            | 
|rom2_fire6_squeeze | p_0_out             | 256x16        | LUT            | 
|rom2_fire6_squeeze | p_0_out             | 256x16        | LUT            | 
|rom2_fire6_squeeze | p_0_out             | 256x16        | LUT            | 
|rom2_fire6_squeeze | p_0_out             | 256x16        | LUT            | 
|rom2_fire6_squeeze | p_0_out             | 256x16        | LUT            | 
|rom2_fire6_squeeze | p_0_out             | 256x16        | LUT            | 
|rom2_fire6_squeeze | p_0_out             | 256x16        | LUT            | 
|rom2_fire6_squeeze | p_0_out             | 256x16        | LUT            | 
|rom2_fire6_squeeze | p_0_out             | 256x16        | LUT            | 
|rom2_fire6_squeeze | p_0_out             | 256x16        | LUT            | 
|rom2_fire6_squeeze | p_0_out             | 256x16        | LUT            | 
|rom2_fire6_squeeze | p_0_out             | 256x16        | LUT            | 
|rom2_fire6_squeeze | p_0_out             | 256x16        | LUT            | 
|rom2_fire6_squeeze | p_0_out             | 256x16        | LUT            | 
|rom2_fire6_squeeze | p_0_out             | 256x16        | LUT            | 
|rom2_fire6_squeeze | p_0_out             | 256x16        | LUT            | 
|rom2_fire6_squeeze | p_0_out             | 256x16        | LUT            | 
|rom2_fire6_squeeze | p_0_out             | 256x16        | LUT            | 
|rom2_fire6_squeeze | p_0_out             | 256x16        | LUT            | 
|rom2_fire6_squeeze | p_0_out             | 256x16        | LUT            | 
|rom2_fire6_squeeze | p_0_out             | 256x16        | LUT            | 
|rom2_fire6_squeeze | p_0_out             | 256x16        | LUT            | 
|rom2_fire6_squeeze | p_0_out             | 256x16        | LUT            | 
|rom2_fire6_squeeze | p_0_out             | 256x16        | LUT            | 
|rom2_fire6_squeeze | p_0_out             | 256x16        | LUT            | 
|rom2_fire6_squeeze | p_0_out             | 256x16        | LUT            | 
|rom2_fire6_squeeze | p_0_out             | 256x16        | LUT            | 
|rom2_fire6_squeeze | p_0_out             | 256x16        | LUT            | 
|rom2_fire6_squeeze | p_0_out             | 256x16        | LUT            | 
|rom2_fire6_squeeze | p_0_out             | 256x16        | LUT            | 
|rom2_fire6_squeeze | p_0_out             | 256x16        | LUT            | 
|rom2_fire6_squeeze | p_0_out             | 256x16        | LUT            | 
|rom2_fire6_squeeze | p_0_out             | 256x16        | LUT            | 
|rom2_fire6_squeeze | p_0_out             | 256x16        | LUT            | 
|rom2_fire6_squeeze | p_0_out             | 256x16        | LUT            | 
|rom2_fire6_squeeze | p_0_out             | 256x16        | LUT            | 
|rom2_fire6_squeeze | p_0_out             | 256x16        | LUT            | 
|rom2_fire6_squeeze | p_0_out             | 256x16        | LUT            | 
|rom2_fire6_squeeze | p_0_out             | 256x16        | LUT            | 
|rom2_fire6_squeeze | p_0_out             | 256x16        | LUT            | 
|rom2_fire6_squeeze | p_0_out             | 256x16        | LUT            | 
|rom2_fire6_squeeze | p_0_out             | 256x16        | LUT            | 
|rom2_fire6_squeeze | p_0_out             | 256x16        | LUT            | 
|rom2_fire6_squeeze | p_0_out             | 256x16        | LUT            | 
|rom2_fire6_squeeze | p_0_out             | 256x16        | LUT            | 
|rom2_fire6_squeeze | p_0_out             | 256x16        | LUT            | 
|rom2_fire6_squeeze | p_0_out             | 256x16        | LUT            | 
|rom2_fire6_squeeze | p_0_out             | 256x16        | LUT            | 
|fire6_squeeze      | u_2/rom_out_reg[0]  | 2048x16       | Block RAM      | 
|fire6_squeeze      | u_2/rom_out_reg[1]  | 2048x16       | Block RAM      | 
|fire6_squeeze      | u_2/rom_out_reg[2]  | 2048x16       | Block RAM      | 
|fire6_squeeze      | u_2/rom_out_reg[3]  | 2048x16       | Block RAM      | 
|fire6_squeeze      | u_2/rom_out_reg[4]  | 2048x16       | Block RAM      | 
|fire6_squeeze      | u_2/rom_out_reg[5]  | 2048x16       | Block RAM      | 
|fire6_squeeze      | u_2/rom_out_reg[6]  | 2048x16       | Block RAM      | 
|fire6_squeeze      | u_2/rom_out_reg[7]  | 2048x16       | Block RAM      | 
|fire6_squeeze      | u_2/rom_out_reg[8]  | 2048x16       | Block RAM      | 
|fire6_squeeze      | u_2/rom_out_reg[9]  | 2048x16       | Block RAM      | 
|fire6_squeeze      | u_2/rom_out_reg[10] | 2048x16       | Block RAM      | 
|fire6_squeeze      | u_2/rom_out_reg[11] | 2048x16       | Block RAM      | 
|fire6_squeeze      | u_2/rom_out_reg[12] | 2048x16       | Block RAM      | 
|fire6_squeeze      | u_2/rom_out_reg[13] | 2048x16       | Block RAM      | 
|fire6_squeeze      | u_2/rom_out_reg[14] | 2048x16       | Block RAM      | 
|fire6_squeeze      | u_2/rom_out_reg[15] | 2048x16       | Block RAM      | 
|fire6_squeeze      | u_2/rom_out_reg[16] | 2048x16       | Block RAM      | 
|fire6_squeeze      | u_2/rom_out_reg[17] | 2048x16       | Block RAM      | 
|fire6_squeeze      | u_2/rom_out_reg[18] | 2048x16       | Block RAM      | 
|fire6_squeeze      | u_2/rom_out_reg[19] | 2048x16       | Block RAM      | 
|fire6_squeeze      | u_2/rom_out_reg[20] | 2048x16       | Block RAM      | 
|fire6_squeeze      | u_2/rom_out_reg[21] | 2048x16       | Block RAM      | 
|fire6_squeeze      | u_2/rom_out_reg[22] | 2048x16       | Block RAM      | 
|fire6_squeeze      | u_2/rom_out_reg[23] | 2048x16       | Block RAM      | 
|fire6_squeeze      | u_2/rom_out_reg[24] | 2048x16       | Block RAM      | 
|fire6_squeeze      | u_2/rom_out_reg[25] | 2048x16       | Block RAM      | 
|fire6_squeeze      | u_2/rom_out_reg[26] | 2048x16       | Block RAM      | 
|fire6_squeeze      | u_2/rom_out_reg[27] | 2048x16       | Block RAM      | 
|fire6_squeeze      | u_2/rom_out_reg[28] | 2048x16       | Block RAM      | 
|fire6_squeeze      | u_2/rom_out_reg[29] | 2048x16       | Block RAM      | 
|fire6_squeeze      | u_2/rom_out_reg[30] | 2048x16       | Block RAM      | 
|fire6_squeeze      | u_2/rom_out_reg[31] | 2048x16       | Block RAM      | 
|fire6_squeeze      | u_2/rom_out_reg[32] | 2048x16       | Block RAM      | 
|fire6_squeeze      | u_2/rom_out_reg[33] | 2048x16       | Block RAM      | 
|fire6_squeeze      | u_2/rom_out_reg[34] | 2048x16       | Block RAM      | 
|fire6_squeeze      | u_2/rom_out_reg[35] | 2048x16       | Block RAM      | 
|fire6_squeeze      | u_2/rom_out_reg[36] | 2048x16       | Block RAM      | 
|fire6_squeeze      | u_2/rom_out_reg[37] | 2048x16       | Block RAM      | 
|fire6_squeeze      | u_2/rom_out_reg[38] | 2048x16       | Block RAM      | 
|fire6_squeeze      | u_2/rom_out_reg[39] | 2048x16       | Block RAM      | 
|fire6_squeeze      | u_2/rom_out_reg[40] | 2048x16       | Block RAM      | 
|fire6_squeeze      | u_2/rom_out_reg[41] | 2048x16       | Block RAM      | 
|fire6_squeeze      | u_2/rom_out_reg[42] | 2048x16       | Block RAM      | 
|fire6_squeeze      | u_2/rom_out_reg[43] | 2048x16       | Block RAM      | 
|fire6_squeeze      | u_2/rom_out_reg[44] | 2048x16       | Block RAM      | 
|fire6_squeeze      | u_2/rom_out_reg[45] | 2048x16       | Block RAM      | 
|fire6_squeeze      | u_2/rom_out_reg[46] | 2048x16       | Block RAM      | 
|fire6_squeeze      | u_2/rom_out_reg[47] | 2048x16       | Block RAM      | 
|fire6_squeeze      | u_2/rom_out_reg[48] | 2048x16       | Block RAM      | 
|fire6_squeeze      | u_2/rom_out_reg[49] | 2048x16       | Block RAM      | 
|fire6_squeeze      | u_2/rom_out_reg[50] | 2048x16       | Block RAM      | 
|fire6_squeeze      | u_2/rom_out_reg[51] | 2048x16       | Block RAM      | 
|fire6_squeeze      | u_2/rom_out_reg[52] | 2048x16       | Block RAM      | 
|fire6_squeeze      | u_2/rom_out_reg[53] | 2048x16       | Block RAM      | 
|fire6_squeeze      | u_2/rom_out_reg[54] | 2048x16       | Block RAM      | 
|fire6_squeeze      | u_2/rom_out_reg[55] | 2048x16       | Block RAM      | 
|fire6_squeeze      | u_2/rom_out_reg[56] | 2048x16       | Block RAM      | 
|fire6_squeeze      | u_2/rom_out_reg[57] | 2048x16       | Block RAM      | 
|fire6_squeeze      | u_2/rom_out_reg[58] | 2048x16       | Block RAM      | 
|fire6_squeeze      | u_2/rom_out_reg[59] | 2048x16       | Block RAM      | 
|fire6_squeeze      | u_2/rom_out_reg[60] | 2048x16       | Block RAM      | 
|fire6_squeeze      | u_2/rom_out_reg[61] | 2048x16       | Block RAM      | 
|fire6_squeeze      | u_2/rom_out_reg[62] | 2048x16       | Block RAM      | 
|fire6_squeeze      | u_2/rom_out_reg[63] | 2048x16       | Block RAM      | 
+-------------------+---------------------+---------------+----------------+


DSP: Preliminary Mapping  Report (see note below)
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|fire6_squeeze | (P+A2*B2)'  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_squeeze | (P+A2*B2)'  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_squeeze | (P+A2*B2)'  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_squeeze | (P+A2*B2)'  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_squeeze | (P+A2*B2)'  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_squeeze | (P+A2*B2)'  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_squeeze | (P+A2*B2)'  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_squeeze | (P+A2*B2)'  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_squeeze | (P+A2*B2)'  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_squeeze | (P+A2*B2)'  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_squeeze | (P+A2*B2)'  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_squeeze | (P+A2*B2)'  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_squeeze | (P+A2*B2)'  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_squeeze | (P+A2*B2)'  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_squeeze | (P+A2*B2)'  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_squeeze | (P+A2*B2)'  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_squeeze | (P+A2*B2)'  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_squeeze | (P+A2*B2)'  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_squeeze | (P+A2*B2)'  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_squeeze | (P+A2*B2)'  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_squeeze | (P+A2*B2)'  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_squeeze | (P+A2*B2)'  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_squeeze | (P+A2*B2)'  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_squeeze | (P+A2*B2)'  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_squeeze | (P+A2*B2)'  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_squeeze | (P+A2*B2)'  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_squeeze | (P+A2*B2)'  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_squeeze | (P+A2*B2)'  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_squeeze | (P+A2*B2)'  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_squeeze | (P+A2*B2)'  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_squeeze | (P+A2*B2)'  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_squeeze | (P+A2*B2)'  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_squeeze | (P+A2*B2)'  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_squeeze | (P+A2*B2)'  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_squeeze | (P+A2*B2)'  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_squeeze | (P+A2*B2)'  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_squeeze | (P+A2*B2)'  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_squeeze | (P+A2*B2)'  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_squeeze | (P+A2*B2)'  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_squeeze | (P+A2*B2)'  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_squeeze | (P+A2*B2)'  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_squeeze | (P+A2*B2)'  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_squeeze | (P+A2*B2)'  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_squeeze | (P+A2*B2)'  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_squeeze | (P+A2*B2)'  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_squeeze | (P+A2*B2)'  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_squeeze | (P+A2*B2)'  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_squeeze | (P+A2*B2)'  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_squeeze | (P+A2*B2)'  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_squeeze | (P+A2*B2)'  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_squeeze | (P+A2*B2)'  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_squeeze | (P+A2*B2)'  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_squeeze | (P+A2*B2)'  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_squeeze | (P+A2*B2)'  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_squeeze | (P+A2*B2)'  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_squeeze | (P+A2*B2)'  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_squeeze | (P+A2*B2)'  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_squeeze | (P+A2*B2)'  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_squeeze | (P+A2*B2)'  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_squeeze | (P+A2*B2)'  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_squeeze | (P+A2*B2)'  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_squeeze | (P+A2*B2)'  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_squeeze | (P+A2*B2)'  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|fire6_squeeze | (P+A2*B2)'  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance i_0/u_2/rom_out_reg[0] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/u_2/rom_out_reg[1] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/u_2/rom_out_reg[2] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_3/u_2/rom_out_reg[3] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_4/u_2/rom_out_reg[4] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_5/u_2/rom_out_reg[5] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_6/u_2/rom_out_reg[6] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_7/u_2/rom_out_reg[7] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_8/u_2/rom_out_reg[8] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_9/u_2/rom_out_reg[9] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_10/u_2/rom_out_reg[10] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_11/u_2/rom_out_reg[11] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_12/u_2/rom_out_reg[12] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_13/u_2/rom_out_reg[13] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_14/u_2/rom_out_reg[14] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_15/u_2/rom_out_reg[15] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_16/u_2/rom_out_reg[16] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_17/u_2/rom_out_reg[17] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_18/u_2/rom_out_reg[18] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_19/u_2/rom_out_reg[19] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_20/u_2/rom_out_reg[20] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_21/u_2/rom_out_reg[21] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_22/u_2/rom_out_reg[22] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_23/u_2/rom_out_reg[23] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_24/u_2/rom_out_reg[24] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_25/u_2/rom_out_reg[25] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_26/u_2/rom_out_reg[26] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_27/u_2/rom_out_reg[27] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_28/u_2/rom_out_reg[28] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_29/u_2/rom_out_reg[29] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_30/u_2/rom_out_reg[30] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_31/u_2/rom_out_reg[31] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_32/u_2/rom_out_reg[32] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_33/u_2/rom_out_reg[33] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_34/u_2/rom_out_reg[34] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_35/u_2/rom_out_reg[35] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_36/u_2/rom_out_reg[36] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_37/u_2/rom_out_reg[37] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_38/u_2/rom_out_reg[38] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_39/u_2/rom_out_reg[39] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_40/u_2/rom_out_reg[40] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_41/u_2/rom_out_reg[41] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_42/u_2/rom_out_reg[42] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_43/u_2/rom_out_reg[43] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_44/u_2/rom_out_reg[44] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_45/u_2/rom_out_reg[45] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_46/u_2/rom_out_reg[46] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_47/u_2/rom_out_reg[47] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_48/u_2/rom_out_reg[48] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_49/u_2/rom_out_reg[49] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_50/u_2/rom_out_reg[50] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_51/u_2/rom_out_reg[51] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_52/u_2/rom_out_reg[52] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_53/u_2/rom_out_reg[53] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_54/u_2/rom_out_reg[54] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_55/u_2/rom_out_reg[55] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_56/u_2/rom_out_reg[56] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_57/u_2/rom_out_reg[57] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_58/u_2/rom_out_reg[58] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_59/u_2/rom_out_reg[59] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_60/u_2/rom_out_reg[60] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_61/u_2/rom_out_reg[61] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_62/u_2/rom_out_reg[62] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_63/u_2/rom_out_reg[63] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:49 ; elapsed = 00:05:00 . Memory (MB): peak = 2328.719 ; gain = 978.070 ; free physical = 911 ; free virtual = 5371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:59 ; elapsed = 00:05:10 . Memory (MB): peak = 2366.664 ; gain = 1016.016 ; free physical = 856 ; free virtual = 5313
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6153] Backward retiming for flip-flop ofm_reg[34][0] along instance i_4439 fails due to incompatible flip-flops 

INFO: [Synth 8-6153] Backward retiming for flip-flop ofm_reg[34][3] along instance i_4440 fails due to incompatible flip-flops 

INFO: [Synth 8-6153] Backward retiming for flip-flop ofm_reg[34][7] along instance i_4441 fails due to incompatible flip-flops 

INFO: [Synth 8-6153] Backward retiming for flip-flop ofm_reg[34][11] along instance i_4442 fails due to incompatible flip-flops 

INFO: [Synth 8-6153] Backward retiming for flip-flop ofm_reg[34][15] along instance i_4443 fails due to incompatible flip-flops 

INFO: [Synth 8-6153] Backward retiming for flip-flop ofm_reg[0][0] along instance i_4168 fails due to incompatible flip-flops 

INFO: [Synth 8-6153] Backward retiming for flip-flop ofm_reg[0][2] along instance i_4169 fails due to incompatible flip-flops 

INFO: [Synth 8-6153] Backward retiming for flip-flop ofm_reg[0][6] along instance i_4170 fails due to incompatible flip-flops 

INFO: [Synth 8-6153] Backward retiming for flip-flop ofm_reg[0][10] along instance i_4171 fails due to incompatible flip-flops 

INFO: [Synth 8-6153] Backward retiming for flip-flop ofm_reg[0][14] along instance i_4172 fails due to incompatible flip-flops 

INFO: [Synth 8-6153] Backward retiming for flip-flop ofm_reg[1][0] along instance i_4176 fails due to incompatible flip-flops 

INFO: [Synth 8-6153] Backward retiming for flip-flop ofm_reg[1][3] along instance i_4177 fails due to incompatible flip-flops 

INFO: [Synth 8-6153] Backward retiming for flip-flop ofm_reg[1][7] along instance i_4178 fails due to incompatible flip-flops 

INFO: [Synth 8-6153] Backward retiming for flip-flop ofm_reg[1][11] along instance i_4179 fails due to incompatible flip-flops 

INFO: [Synth 8-6153] Backward retiming for flip-flop ofm_reg[1][15] along instance i_4180 fails due to incompatible flip-flops 

INFO: [Synth 8-6153] Backward retiming for flip-flop ofm_reg[2][0] along instance i_4184 fails due to incompatible flip-flops 

INFO: [Synth 8-6153] Backward retiming for flip-flop ofm_reg[2][3] along instance i_4185 fails due to incompatible flip-flops 

INFO: [Synth 8-6153] Backward retiming for flip-flop ofm_reg[2][7] along instance i_4186 fails due to incompatible flip-flops 

INFO: [Synth 8-6153] Backward retiming for flip-flop ofm_reg[2][11] along instance i_4187 fails due to incompatible flip-flops 

INFO: [Synth 8-6153] Backward retiming for flip-flop ofm_reg[2][15] along instance i_4188 fails due to incompatible flip-flops 

INFO: [Synth 8-6153] Backward retiming for flip-flop ofm_reg[3][0] along instance i_4191 fails due to incompatible flip-flops 

INFO: [Synth 8-6153] Backward retiming for flip-flop ofm_reg[3][1] along instance i_4192 fails due to incompatible flip-flops 

INFO: [Synth 8-6153] Backward retiming for flip-flop ofm_reg[3][5] along instance i_4193 fails due to incompatible flip-flops 

INFO: [Synth 8-6153] Backward retiming for flip-flop ofm_reg[3][9] along instance i_4194 fails due to incompatible flip-flops 

INFO: [Synth 8-6153] Backward retiming for flip-flop ofm_reg[3][13] along instance i_4195 fails due to incompatible flip-flops 

INFO: [Synth 8-6153] Backward retiming for flip-flop ofm_reg[3][15] along instance i_4196 fails due to incompatible flip-flops 

INFO: [Synth 8-6153] Backward retiming for flip-flop ofm_reg[4][0] along instance i_4200 fails due to incompatible flip-flops 

INFO: [Synth 8-6153] Backward retiming for flip-flop ofm_reg[4][2] along instance i_4201 fails due to incompatible flip-flops 

INFO: [Synth 8-6153] Backward retiming for flip-flop ofm_reg[4][6] along instance i_4202 fails due to incompatible flip-flops 

INFO: [Synth 8-6153] Backward retiming for flip-flop ofm_reg[4][10] along instance i_4203 fails due to incompatible flip-flops 

INFO: [Synth 8-6153] Backward retiming for flip-flop ofm_reg[4][14] along instance i_4204 fails due to incompatible flip-flops 

INFO: [Synth 8-6153] Backward retiming for flip-flop ofm_reg[5][0] along instance i_4208 fails due to incompatible flip-flops 

INFO: [Synth 8-6153] Backward retiming for flip-flop ofm_reg[5][3] along instance i_4209 fails due to incompatible flip-flops 

INFO: [Synth 8-6153] Backward retiming for flip-flop ofm_reg[5][7] along instance i_4210 fails due to incompatible flip-flops 

INFO: [Synth 8-6153] Backward retiming for flip-flop ofm_reg[5][11] along instance i_4211 fails due to incompatible flip-flops 

INFO: [Synth 8-6153] Backward retiming for flip-flop ofm_reg[5][15] along instance i_4212 fails due to incompatible flip-flops 

INFO: [Synth 8-6153] Backward retiming for flip-flop ofm_reg[6][0] along instance i_4216 fails due to incompatible flip-flops 

INFO: [Synth 8-6153] Backward retiming for flip-flop ofm_reg[6][2] along instance i_4217 fails due to incompatible flip-flops 

INFO: [Synth 8-6153] Backward retiming for flip-flop ofm_reg[6][6] along instance i_4218 fails due to incompatible flip-flops 

INFO: [Synth 8-6153] Backward retiming for flip-flop ofm_reg[6][10] along instance i_4219 fails due to incompatible flip-flops 

INFO: [Synth 8-6153] Backward retiming for flip-flop ofm_reg[6][14] along instance i_4220 fails due to incompatible flip-flops 

INFO: [Synth 8-6153] Backward retiming for flip-flop ofm_reg[7][0] along instance i_4224 fails due to incompatible flip-flops 

INFO: [Synth 8-6153] Backward retiming for flip-flop ofm_reg[7][3] along instance i_4225 fails due to incompatible flip-flops 

INFO: [Synth 8-6153] Backward retiming for flip-flop ofm_reg[7][7] along instance i_4226 fails due to incompatible flip-flops 

INFO: [Synth 8-6153] Backward retiming for flip-flop ofm_reg[7][11] along instance i_4227 fails due to incompatible flip-flops 

INFO: [Synth 8-6153] Backward retiming for flip-flop ofm_reg[7][15] along instance i_4228 fails due to incompatible flip-flops 

INFO: [Synth 8-6153] Backward retiming for flip-flop ofm_reg[8][0] along instance i_4232 fails due to incompatible flip-flops 

INFO: [Synth 8-6153] Backward retiming for flip-flop ofm_reg[8][3] along instance i_4233 fails due to incompatible flip-flops 

INFO: [Synth 8-6153] Backward retiming for flip-flop ofm_reg[8][7] along instance i_4234 fails due to incompatible flip-flops 

INFO: [Synth 8-6153] Backward retiming for flip-flop ofm_reg[8][11] along instance i_4235 fails due to incompatible flip-flops 

INFO: [Synth 8-6153] Backward retiming for flip-flop ofm_reg[8][15] along instance i_4236 fails due to incompatible flip-flops 

INFO: [Synth 8-6153] Backward retiming for flip-flop ofm_reg[9][0] along instance i_4240 fails due to incompatible flip-flops 

INFO: [Synth 8-6153] Backward retiming for flip-flop ofm_reg[9][3] along instance i_4241 fails due to incompatible flip-flops 

INFO: [Synth 8-6153] Backward retiming for flip-flop ofm_reg[9][7] along instance i_4242 fails due to incompatible flip-flops 

INFO: [Synth 8-6153] Backward retiming for flip-flop ofm_reg[9][11] along instance i_4243 fails due to incompatible flip-flops 

INFO: [Synth 8-6153] Backward retiming for flip-flop ofm_reg[9][15] along instance i_4244 fails due to incompatible flip-flops 

INFO: [Synth 8-6153] Backward retiming for flip-flop ofm_reg[10][0] along instance i_4248 fails due to incompatible flip-flops 

INFO: [Synth 8-6153] Backward retiming for flip-flop ofm_reg[10][3] along instance i_4249 fails due to incompatible flip-flops 

INFO: [Synth 8-6153] Backward retiming for flip-flop ofm_reg[10][7] along instance i_4250 fails due to incompatible flip-flops 

INFO: [Synth 8-6153] Backward retiming for flip-flop ofm_reg[10][11] along instance i_4251 fails due to incompatible flip-flops 

INFO: [Synth 8-6153] Backward retiming for flip-flop ofm_reg[10][15] along instance i_4252 fails due to incompatible flip-flops 

INFO: [Synth 8-6153] Backward retiming for flip-flop ofm_reg[11][0] along instance i_4256 fails due to incompatible flip-flops 

INFO: [Synth 8-6153] Backward retiming for flip-flop ofm_reg[11][3] along instance i_4257 fails due to incompatible flip-flops 

INFO: [Synth 8-6153] Backward retiming for flip-flop ofm_reg[11][7] along instance i_4258 fails due to incompatible flip-flops 

INFO: [Synth 8-6153] Backward retiming for flip-flop ofm_reg[11][11] along instance i_4259 fails due to incompatible flip-flops 

INFO: [Synth 8-6153] Backward retiming for flip-flop ofm_reg[11][15] along instance i_4260 fails due to incompatible flip-flops 

INFO: [Synth 8-6153] Backward retiming for flip-flop ofm_reg[12][0] along instance i_4264 fails due to incompatible flip-flops 

INFO: [Synth 8-6153] Backward retiming for flip-flop ofm_reg[12][2] along instance i_4265 fails due to incompatible flip-flops 

INFO: [Synth 8-6153] Backward retiming for flip-flop ofm_reg[12][6] along instance i_4266 fails due to incompatible flip-flops 

INFO: [Synth 8-6153] Backward retiming for flip-flop ofm_reg[12][10] along instance i_4267 fails due to incompatible flip-flops 

INFO: [Synth 8-6153] Backward retiming for flip-flop ofm_reg[12][14] along instance i_4268 fails due to incompatible flip-flops 

INFO: [Synth 8-6153] Backward retiming for flip-flop ofm_reg[13][0] along instance i_4272 fails due to incompatible flip-flops 

INFO: [Synth 8-6153] Backward retiming for flip-flop ofm_reg[13][2] along instance i_4273 fails due to incompatible flip-flops 

INFO: [Synth 8-6153] Backward retiming for flip-flop ofm_reg[13][6] along instance i_4274 fails due to incompatible flip-flops 

INFO: [Synth 8-6153] Backward retiming for flip-flop ofm_reg[13][10] along instance i_4275 fails due to incompatible flip-flops 

INFO: [Synth 8-6153] Backward retiming for flip-flop ofm_reg[13][14] along instance i_4276 fails due to incompatible flip-flops 

INFO: [Synth 8-6153] Backward retiming for flip-flop ofm_reg[14][0] along instance i_4280 fails due to incompatible flip-flops 

INFO: [Synth 8-6153] Backward retiming for flip-flop ofm_reg[14][2] along instance i_4281 fails due to incompatible flip-flops 

INFO: [Synth 8-6153] Backward retiming for flip-flop ofm_reg[14][6] along instance i_4282 fails due to incompatible flip-flops 

INFO: [Synth 8-6153] Backward retiming for flip-flop ofm_reg[14][10] along instance i_4283 fails due to incompatible flip-flops 

INFO: [Synth 8-6153] Backward retiming for flip-flop ofm_reg[14][14] along instance i_4284 fails due to incompatible flip-flops 

INFO: [Synth 8-6153] Backward retiming for flip-flop ofm_reg[15][0] along instance i_4288 fails due to incompatible flip-flops 

INFO: [Synth 8-6153] Backward retiming for flip-flop ofm_reg[15][3] along instance i_4289 fails due to incompatible flip-flops 

INFO: [Synth 8-6153] Backward retiming for flip-flop ofm_reg[15][7] along instance i_4290 fails due to incompatible flip-flops 

INFO: [Synth 8-6153] Backward retiming for flip-flop ofm_reg[15][11] along instance i_4291 fails due to incompatible flip-flops 

INFO: [Synth 8-6153] Backward retiming for flip-flop ofm_reg[15][15] along instance i_4292 fails due to incompatible flip-flops 

INFO: [Synth 8-6153] Backward retiming for flip-flop ofm_reg[16][0] along instance i_4296 fails due to incompatible flip-flops 

INFO: [Synth 8-6153] Backward retiming for flip-flop ofm_reg[16][3] along instance i_4297 fails due to incompatible flip-flops 

INFO: [Synth 8-6153] Backward retiming for flip-flop ofm_reg[16][7] along instance i_4298 fails due to incompatible flip-flops 

INFO: [Synth 8-6153] Backward retiming for flip-flop ofm_reg[16][11] along instance i_4299 fails due to incompatible flip-flops 

INFO: [Synth 8-6153] Backward retiming for flip-flop ofm_reg[16][15] along instance i_4300 fails due to incompatible flip-flops 

INFO: [Synth 8-6153] Backward retiming for flip-flop ofm_reg[17][0] along instance i_4304 fails due to incompatible flip-flops 

INFO: [Synth 8-6153] Backward retiming for flip-flop ofm_reg[17][4] along instance i_4305 fails due to incompatible flip-flops 

INFO: [Synth 8-6153] Backward retiming for flip-flop ofm_reg[17][8] along instance i_4306 fails due to incompatible flip-flops 

INFO: [Synth 8-6153] Backward retiming for flip-flop ofm_reg[17][12] along instance i_4307 fails due to incompatible flip-flops 

INFO: [Synth 8-6153] Backward retiming for flip-flop ofm_reg[17][15] along instance i_4308 fails due to incompatible flip-flops 

INFO: [Synth 8-6153] Backward retiming for flip-flop ofm_reg[18][0] along instance i_4312 fails due to incompatible flip-flops 

INFO: [Synth 8-6153] Backward retiming for flip-flop ofm_reg[18][3] along instance i_4313 fails due to incompatible flip-flops 

INFO: [Synth 8-6153] Backward retiming for flip-flop ofm_reg[18][7] along instance i_4314 fails due to incompatible flip-flops 

INFO: [Synth 8-6153] Backward retiming for flip-flop ofm_reg[18][11] along instance i_4315 fails due to incompatible flip-flops 

INFO: [Common 17-14] Message 'Synth 8-6153' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5816] Retiming module `fire6_squeeze`
	Effective logic levels on critical path before retiming is: 8
	Total number of crtical paths = 64

	Optimizing at the module level
	Cannot find a feasible solution:
		Effective logic levels from u_2/rom_out_reg[0](fixed:BRAM/DSP/SRL) to genblk1[0].mac_i/mul_out_reg(fixed:BRAM/DSP/SRL) is: 8
		Effective logic levels found across for latency (=1) is: 8
	Optimizing locally to improve critical paths(may not reduce worst delay)

	Effective logic levels on critical path after retiming is: 8
	Total number of crtical paths = 64
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `fire6_squeeze' done


INFO: [Synth 8-6837] The timing for the instance u_2/rom_out_reg[0] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/rom_out_reg[1] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/rom_out_reg[2] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/rom_out_reg[3] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/rom_out_reg[4] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/rom_out_reg[5] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/rom_out_reg[6] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/rom_out_reg[7] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/rom_out_reg[8] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/rom_out_reg[9] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/rom_out_reg[10] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/rom_out_reg[11] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/rom_out_reg[12] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/rom_out_reg[13] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/rom_out_reg[14] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/rom_out_reg[15] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/rom_out_reg[16] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/rom_out_reg[17] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/rom_out_reg[18] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/rom_out_reg[19] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/rom_out_reg[20] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/rom_out_reg[21] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/rom_out_reg[22] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/rom_out_reg[23] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/rom_out_reg[24] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/rom_out_reg[25] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/rom_out_reg[26] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/rom_out_reg[27] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/rom_out_reg[28] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/rom_out_reg[29] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/rom_out_reg[30] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/rom_out_reg[31] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/rom_out_reg[32] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/rom_out_reg[33] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/rom_out_reg[34] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/rom_out_reg[35] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-6837' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:05:15 ; elapsed = 00:05:27 . Memory (MB): peak = 2366.664 ; gain = 1016.016 ; free physical = 933 ; free virtual = 5386
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:05:21 ; elapsed = 00:05:33 . Memory (MB): peak = 2366.664 ; gain = 1016.016 ; free physical = 900 ; free virtual = 5363
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:05:21 ; elapsed = 00:05:33 . Memory (MB): peak = 2366.664 ; gain = 1016.016 ; free physical = 919 ; free virtual = 5366
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:05:22 ; elapsed = 00:05:34 . Memory (MB): peak = 2366.664 ; gain = 1016.016 ; free physical = 933 ; free virtual = 5380
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:05:22 ; elapsed = 00:05:34 . Memory (MB): peak = 2366.664 ; gain = 1016.016 ; free physical = 933 ; free virtual = 5380
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:05:22 ; elapsed = 00:05:34 . Memory (MB): peak = 2366.664 ; gain = 1016.016 ; free physical = 934 ; free virtual = 5380
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:05:22 ; elapsed = 00:05:34 . Memory (MB): peak = 2366.664 ; gain = 1016.016 ; free physical = 934 ; free virtual = 5380
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |CARRY4      |   520|
|2     |DSP48E1     |    64|
|3     |LUT1        |   802|
|4     |LUT2        |    70|
|5     |LUT3        |  1028|
|6     |LUT4        |     8|
|7     |LUT5        |    41|
|8     |LUT6        |  3069|
|9     |MUXF7       |  1291|
|10    |MUXF8       |   637|
|11    |RAMB36E1    |     1|
|12    |RAMB36E1_1  |     1|
|13    |RAMB36E1_10 |     1|
|14    |RAMB36E1_11 |     1|
|15    |RAMB36E1_12 |     1|
|16    |RAMB36E1_13 |     1|
|17    |RAMB36E1_14 |     1|
|18    |RAMB36E1_15 |     1|
|19    |RAMB36E1_16 |     1|
|20    |RAMB36E1_17 |     1|
|21    |RAMB36E1_18 |     1|
|22    |RAMB36E1_19 |     1|
|23    |RAMB36E1_2  |     1|
|24    |RAMB36E1_20 |     1|
|25    |RAMB36E1_21 |     1|
|26    |RAMB36E1_22 |     1|
|27    |RAMB36E1_23 |     1|
|28    |RAMB36E1_24 |     1|
|29    |RAMB36E1_25 |     1|
|30    |RAMB36E1_26 |     1|
|31    |RAMB36E1_27 |     1|
|32    |RAMB36E1_28 |     1|
|33    |RAMB36E1_29 |     1|
|34    |RAMB36E1_3  |     1|
|35    |RAMB36E1_30 |     1|
|36    |RAMB36E1_31 |     1|
|37    |RAMB36E1_32 |     1|
|38    |RAMB36E1_33 |     1|
|39    |RAMB36E1_34 |     1|
|40    |RAMB36E1_35 |     1|
|41    |RAMB36E1_36 |     1|
|42    |RAMB36E1_37 |     1|
|43    |RAMB36E1_38 |     1|
|44    |RAMB36E1_39 |     1|
|45    |RAMB36E1_4  |     1|
|46    |RAMB36E1_40 |     1|
|47    |RAMB36E1_41 |     1|
|48    |RAMB36E1_42 |     1|
|49    |RAMB36E1_43 |     1|
|50    |RAMB36E1_44 |     1|
|51    |RAMB36E1_45 |     1|
|52    |RAMB36E1_46 |     1|
|53    |RAMB36E1_47 |     1|
|54    |RAMB36E1_48 |     1|
|55    |RAMB36E1_49 |     1|
|56    |RAMB36E1_5  |     1|
|57    |RAMB36E1_50 |     1|
|58    |RAMB36E1_51 |     1|
|59    |RAMB36E1_52 |     1|
|60    |RAMB36E1_53 |     1|
|61    |RAMB36E1_54 |     1|
|62    |RAMB36E1_55 |     1|
|63    |RAMB36E1_56 |     1|
|64    |RAMB36E1_57 |     1|
|65    |RAMB36E1_58 |     1|
|66    |RAMB36E1_59 |     1|
|67    |RAMB36E1_6  |     1|
|68    |RAMB36E1_60 |     1|
|69    |RAMB36E1_61 |     1|
|70    |RAMB36E1_62 |     1|
|71    |RAMB36E1_63 |     1|
|72    |RAMB36E1_7  |     1|
|73    |RAMB36E1_8  |     1|
|74    |RAMB36E1_9  |     1|
|75    |FDRE        |  2551|
|76    |FDSE        |     1|
+------+------------+------+

Report Instance Areas: 
+------+----------------------+-------------------+------+
|      |Instance              |Module             |Cells |
+------+----------------------+-------------------+------+
|1     |top                   |                   | 10146|
|2     |  \genblk1[0].mac_i   |mac                |    40|
|3     |  \genblk1[10].mac_i  |mac_0              |    11|
|4     |  \genblk1[11].mac_i  |mac_1              |    11|
|5     |  \genblk1[12].mac_i  |mac_2              |    13|
|6     |  \genblk1[13].mac_i  |mac_3              |    39|
|7     |  \genblk1[14].mac_i  |mac_4              |    12|
|8     |  \genblk1[15].mac_i  |mac_5              |    14|
|9     |  \genblk1[16].mac_i  |mac_6              |    12|
|10    |  \genblk1[17].mac_i  |mac_7              |    13|
|11    |  \genblk1[18].mac_i  |mac_8              |    38|
|12    |  \genblk1[19].mac_i  |mac_9              |    38|
|13    |  \genblk1[1].mac_i   |mac_10             |    13|
|14    |  \genblk1[20].mac_i  |mac_11             |    12|
|15    |  \genblk1[21].mac_i  |mac_12             |    11|
|16    |  \genblk1[22].mac_i  |mac_13             |    10|
|17    |  \genblk1[23].mac_i  |mac_14             |    14|
|18    |  \genblk1[24].mac_i  |mac_15             |    13|
|19    |  \genblk1[25].mac_i  |mac_16             |    10|
|20    |  \genblk1[26].mac_i  |mac_17             |    38|
|21    |  \genblk1[27].mac_i  |mac_18             |    12|
|22    |  \genblk1[28].mac_i  |mac_19             |    11|
|23    |  \genblk1[29].mac_i  |mac_20             |    37|
|24    |  \genblk1[2].mac_i   |mac_21             |    11|
|25    |  \genblk1[30].mac_i  |mac_22             |    40|
|26    |  \genblk1[31].mac_i  |mac_23             |    12|
|27    |  \genblk1[32].mac_i  |mac_24             |    12|
|28    |  \genblk1[33].mac_i  |mac_25             |    11|
|29    |  \genblk1[34].mac_i  |mac_26             |    11|
|30    |  \genblk1[35].mac_i  |mac_27             |    13|
|31    |  \genblk1[36].mac_i  |mac_28             |    10|
|32    |  \genblk1[37].mac_i  |mac_29             |    10|
|33    |  \genblk1[38].mac_i  |mac_30             |    39|
|34    |  \genblk1[39].mac_i  |mac_31             |    13|
|35    |  \genblk1[3].mac_i   |mac_32             |    36|
|36    |  \genblk1[40].mac_i  |mac_33             |    12|
|37    |  \genblk1[41].mac_i  |mac_34             |    38|
|38    |  \genblk1[42].mac_i  |mac_35             |    36|
|39    |  \genblk1[43].mac_i  |mac_36             |    12|
|40    |  \genblk1[44].mac_i  |mac_37             |    13|
|41    |  \genblk1[45].mac_i  |mac_38             |    37|
|42    |  \genblk1[46].mac_i  |mac_39             |    10|
|43    |  \genblk1[47].mac_i  |mac_40             |    40|
|44    |  \genblk1[48].mac_i  |mac_41             |    37|
|45    |  \genblk1[49].mac_i  |mac_42             |    38|
|46    |  \genblk1[4].mac_i   |mac_43             |    11|
|47    |  \genblk1[50].mac_i  |mac_44             |    12|
|48    |  \genblk1[51].mac_i  |mac_45             |    37|
|49    |  \genblk1[52].mac_i  |mac_46             |    11|
|50    |  \genblk1[53].mac_i  |mac_47             |    38|
|51    |  \genblk1[54].mac_i  |mac_48             |    11|
|52    |  \genblk1[55].mac_i  |mac_49             |    38|
|53    |  \genblk1[56].mac_i  |mac_50             |    37|
|54    |  \genblk1[57].mac_i  |mac_51             |    38|
|55    |  \genblk1[58].mac_i  |mac_52             |    13|
|56    |  \genblk1[59].mac_i  |mac_53             |    12|
|57    |  \genblk1[5].mac_i   |mac_54             |    12|
|58    |  \genblk1[60].mac_i  |mac_55             |    37|
|59    |  \genblk1[61].mac_i  |mac_56             |    37|
|60    |  \genblk1[62].mac_i  |mac_57             |    12|
|61    |  \genblk1[63].mac_i  |mac_58             |    17|
|62    |  \genblk1[6].mac_i   |mac_59             |    12|
|63    |  \genblk1[7].mac_i   |mac_60             |    11|
|64    |  \genblk1[8].mac_i   |mac_61             |    37|
|65    |  \genblk1[9].mac_i   |mac_62             |    37|
|66    |  u_2                 |rom_fire6_squeeze  |  1088|
|67    |  u_3                 |rom2_fire6_squeeze |  5029|
+------+----------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:05:22 ; elapsed = 00:05:34 . Memory (MB): peak = 2366.664 ; gain = 1016.016 ; free physical = 934 ; free virtual = 5380
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 128 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:05:08 ; elapsed = 00:05:19 . Memory (MB): peak = 2366.664 ; gain = 511.453 ; free physical = 1001 ; free virtual = 5448
Synthesis Optimization Complete : Time (s): cpu = 00:05:23 ; elapsed = 00:05:34 . Memory (MB): peak = 2366.672 ; gain = 1016.016 ; free physical = 1001 ; free virtual = 5448
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2576 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/gsaied/Desktop/old_rtl/fire6_squeeze/temp.xdc]
Finished Parsing XDC File [/home/gsaied/Desktop/old_rtl/fire6_squeeze/temp.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2366.672 ; gain = 0.000 ; free physical = 844 ; free virtual = 5354
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
530 Infos, 128 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:30 ; elapsed = 00:05:41 . Memory (MB): peak = 2366.672 ; gain = 1036.473 ; free physical = 1030 ; free virtual = 5534
# report_utilization -file utiliziation.rpt
# report_utilization -hierarchical -file hierarchical_utilization.rpt
# report_timing -file post_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
report_timing: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2681.449 ; gain = 314.777 ; free physical = 597 ; free virtual = 5036
# write_checkpoint -force temp_syn.dcp
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2681.449 ; gain = 0.000 ; free physical = 597 ; free virtual = 5036
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2722.652 ; gain = 0.000 ; free physical = 584 ; free virtual = 5032
INFO: [Common 17-1381] The checkpoint '/home/gsaied/Desktop/old_rtl/fire6_squeeze/temp_syn.dcp' has been generated.
# if {[get_property SLACK [get_timing_paths -max_paths 1 -nworst 1 -setup]] < 0} {
# puts "Found setup timing violations => running physical optimization"
# report_timing -file slack.rpt
# }
# opt_design -directive ExploreSequentialArea
Command: opt_design -directive ExploreSequentialArea
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: ExploreSequentialArea
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2730.840 ; gain = 4.996 ; free physical = 583 ; free virtual = 5025

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 1381959c9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2730.840 ; gain = 0.000 ; free physical = 583 ; free virtual = 5025

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1381959c9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.77 . Memory (MB): peak = 2772.840 ; gain = 0.000 ; free physical = 545 ; free virtual = 5005
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 12382606d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2772.840 ; gain = 0.000 ; free physical = 545 ; free virtual = 5005
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Constant propagation, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 13e1e719a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2772.840 ; gain = 0.000 ; free physical = 562 ; free virtual = 5014
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Sweep, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 13e1e719a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2772.840 ; gain = 0.000 ; free physical = 562 ; free virtual = 5014
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: ef67c66a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2772.840 ; gain = 0.000 ; free physical = 560 ; free virtual = 5014
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 6 Constant propagation | Checksum: ef67c66a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2772.840 ; gain = 0.000 ; free physical = 561 ; free virtual = 5014
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Constant propagation, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 7 Sweep
Phase 7 Sweep | Checksum: ef67c66a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2772.840 ; gain = 0.000 ; free physical = 558 ; free virtual = 5010
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Sweep, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 8 Resynthesis
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Opt 31-74] Optimized 1 modules.
INFO: [Opt 31-75] Optimized module 'fire6_squeeze'.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 8 Resynthesis | Checksum: 82ba5a2a

Time (s): cpu = 00:02:16 ; elapsed = 00:02:03 . Memory (MB): peak = 2780.668 ; gain = 7.828 ; free physical = 560 ; free virtual = 5077
INFO: [Opt 31-389] Phase Resynthesis created 882 cells and removed 1640 cells
INFO: [Opt 31-1021] In phase Resynthesis, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Post Processing Netlist
Phase 9 Post Processing Netlist | Checksum: 82ba5a2a

Time (s): cpu = 00:02:16 ; elapsed = 00:02:04 . Memory (MB): peak = 2780.668 ; gain = 7.828 ; free physical = 559 ; free virtual = 5077
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              1  |
|  Sweep                        |               0  |               0  |                                              2  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              1  |
|  Sweep                        |               0  |               0  |                                              2  |
|  Resynthesis                  |             882  |            1640  |                                              2  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2780.668 ; gain = 0.000 ; free physical = 560 ; free virtual = 5078
Ending Logic Optimization Task | Checksum: f636d883

Time (s): cpu = 00:02:17 ; elapsed = 00:02:05 . Memory (MB): peak = 2780.668 ; gain = 7.828 ; free physical = 560 ; free virtual = 5074

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.188 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 64 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 64 Total Ports: 128
Ending PowerOpt Patch Enables Task | Checksum: dc018e8a

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2984.930 ; gain = 0.000 ; free physical = 540 ; free virtual = 5057
Ending Power Optimization Task | Checksum: dc018e8a

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 2984.930 ; gain = 204.262 ; free physical = 553 ; free virtual = 5070

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: dc018e8a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2984.930 ; gain = 0.000 ; free physical = 553 ; free virtual = 5070

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2984.930 ; gain = 0.000 ; free physical = 552 ; free virtual = 5069
Ending Netlist Obfuscation Task | Checksum: 3f4a95b3

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2984.930 ; gain = 0.000 ; free physical = 552 ; free virtual = 5069
INFO: [Common 17-83] Releasing license: Implementation
37 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:02:37 ; elapsed = 00:02:17 . Memory (MB): peak = 2984.930 ; gain = 259.090 ; free physical = 552 ; free virtual = 5069
# report_utilization -file post_utiliziation.rpt
# report_utilization -hierarchical -file post_hierarchical_utilization.rpt
# report_timing -file post_opt_timing.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
report_utilization 
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue Mar 17 14:11:57 2020
| Host         : GCS running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_utilization
| Design       : fire6_squeeze
| Device       : 7vx690tffg1157-3
| Design State : Synthesized
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+-------------------------+------+-------+-----------+-------+
|        Site Type        | Used | Fixed | Available | Util% |
+-------------------------+------+-------+-----------+-------+
| Slice LUTs*             | 5080 |     0 |    433200 |  1.17 |
|   LUT as Logic          | 5080 |     0 |    433200 |  1.17 |
|   LUT as Memory         |    0 |     0 |    174200 |  0.00 |
| Slice Registers         | 1795 |     0 |    866400 |  0.21 |
|   Register as Flip Flop | 1795 |     0 |    866400 |  0.21 |
|   Register as Latch     |    0 |     0 |    866400 |  0.00 |
| F7 Muxes                | 1291 |     0 |    216600 |  0.60 |
| F8 Muxes                |  637 |     0 |    108300 |  0.59 |
+-------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 1     |          Yes |         Set |            - |
| 1794  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Memory
---------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |   64 |     0 |      1470 |  4.35 |
|   RAMB36/FIFO*    |   64 |     0 |      1470 |  4.35 |
|     RAMB36E1 only |   64 |       |           |       |
|   RAMB18          |    0 |     0 |      2940 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |   64 |     0 |      3600 |  1.78 |
|   DSP48E1 only |   64 |       |           |       |
+----------------+------+-------+-----------+-------+


4. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       600 |  0.00 |
| Bonded IPADs                |    0 |     0 |        62 |  0.00 |
| Bonded OPADs                |    0 |     0 |        40 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |        20 |  0.00 |
| PHASER_REF                  |    0 |     0 |        20 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        80 |  0.00 |
| IN_FIFO                     |    0 |     0 |        80 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |        20 |  0.00 |
| IBUFDS                      |    0 |     0 |       576 |  0.00 |
| GTHE2_CHANNEL               |    0 |     0 |        20 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        80 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        80 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |      1000 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |      1000 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |        10 |  0.00 |
| ILOGIC                      |    0 |     0 |       600 |  0.00 |
| OLOGIC                      |    0 |     0 |       600 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


5. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        80 |  0.00 |
| MMCME2_ADV |    0 |     0 |        20 |  0.00 |
| PLLE2_ADV  |    0 |     0 |        20 |  0.00 |
| BUFMRCE    |    0 |     0 |        40 |  0.00 |
| BUFHCE     |    0 |     0 |       240 |  0.00 |
| BUFR       |    0 |     0 |        80 |  0.00 |
+------------+------+-------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_3_0    |    0 |     0 |         3 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


7. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| LUT6     | 3069 |                 LUT |
| FDRE     | 1794 |        Flop & Latch |
| MUXF7    | 1291 |               MuxFx |
| LUT3     | 1027 |                 LUT |
| LUT1     |  802 |                 LUT |
| MUXF8    |  637 |               MuxFx |
| CARRY4   |  520 |          CarryLogic |
| LUT4     |   72 |                 LUT |
| LUT2     |   70 |                 LUT |
| RAMB36E1 |   64 |        Block Memory |
| DSP48E1  |   64 |    Block Arithmetic |
| LUT5     |   41 |                 LUT |
| FDSE     |    1 |        Flop & Latch |
+----------+------+---------------------+


8. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


9. Instantiated Netlists
------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


get_cells -regexp ofm6.*
WARNING: [Vivado 12-180] No cells matched 'ofm6.*'.
get_cells -regexp ofm.*
ofm_reg[0][0] ofm_reg[0][10] ofm_reg[0][11] ofm_reg[0][12] ofm_reg[0][13] ofm_reg[0][14] ofm_reg[0][1] ofm_reg[0][2] ofm_reg[0][3] ofm_reg[0][4] ofm_reg[0][5] ofm_reg[0][6] ofm_reg[0][7] ofm_reg[0][8] ofm_reg[0][9] ofm_reg[10][0] ofm_reg[10][10] ofm_reg[10][11] ofm_reg[10][12] ofm_reg[10][13] ofm_reg[10][14] ofm_reg[10][1] ofm_reg[10][2] ofm_reg[10][3] ofm_reg[10][4] ofm_reg[10][5] ofm_reg[10][6] ofm_reg[10][7] ofm_reg[10][8] ofm_reg[10][9] ofm_reg[11][0] ofm_reg[11][10] ofm_reg[11][11] ofm_reg[11][12] ofm_reg[11][13] ofm_reg[11][14] ofm_reg[11][1] ofm_reg[11][2] ofm_reg[11][3] ofm_reg[11][4] ofm_reg[11][5] ofm_reg[11][6] ofm_reg[11][7] ofm_reg[11][8] ofm_reg[11][9] ofm_reg[12][0] ofm_reg[12][10] ofm_reg[12][11] ofm_reg[12][12] ofm_reg[12][13] ofm_reg[12][14] ofm_reg[12][1] ofm_reg[12][2] ofm_reg[12][3] ofm_reg[12][4] ofm_reg[12][5] ofm_reg[12][6] ofm_reg[12][7] ofm_reg[12][8] ofm_reg[12][9] ofm_reg[13][0] ofm_reg[13][10] ofm_reg[13][11] ofm_reg[13][12] ofm_reg[13][13] ofm_reg[13][14] ofm_reg[13][1] ofm_reg[13][2] ofm_reg[13][3] ofm_reg[13][4] ofm_reg[13][5] ofm_reg[13][6] ofm_reg[13][7] ofm_reg[13][8] ofm_reg[13][9] ofm_reg[14][0] ofm_reg[14][10] ofm_reg[14][11] ofm_reg[14][12] ofm_reg[14][13] ofm_reg[14][14] ofm_reg[14][1] ofm_reg[14][2] ofm_reg[14][3] ofm_reg[14][4] ofm_reg[14][5] ofm_reg[14][6] ofm_reg[14][7] ofm_reg[14][8] ofm_reg[14][9] ofm_reg[15][0] ofm_reg[15][10] ofm_reg[15][11] ofm_reg[15][12] ofm_reg[15][13] ofm_reg[15][14] ofm_reg[15][1] ofm_reg[15][2] ofm_reg[15][3] ofm_reg[15][4] ofm_reg[15][5] ofm_reg[15][6] ofm_reg[15][7] ofm_reg[15][8] ofm_reg[15][9] ofm_reg[16][0] ofm_reg[16][10] ofm_reg[16][11] ofm_reg[16][12] ofm_reg[16][13] ofm_reg[16][14] ofm_reg[16][1] ofm_reg[16][2] ofm_reg[16][3] ofm_reg[16][4] ofm_reg[16][5] ofm_reg[16][6] ofm_reg[16][7] ofm_reg[16][8] ofm_reg[16][9] ofm_reg[17][0] ofm_reg[17][10] ofm_reg[17][11] ofm_reg[17][12] ofm_reg[17][13] ofm_reg[17][14] ofm_reg[17][1] ofm_reg[17][2] ofm_reg[17][3] ofm_reg[17][4] ofm_reg[17][5] ofm_reg[17][6] ofm_reg[17][7] ofm_reg[17][8] ofm_reg[17][9] ofm_reg[18][0] ofm_reg[18][10] ofm_reg[18][11] ofm_reg[18][12] ofm_reg[18][13] ofm_reg[18][14] ofm_reg[18][1] ofm_reg[18][2] ofm_reg[18][3] ofm_reg[18][4] ofm_reg[18][5] ofm_reg[18][6] ofm_reg[18][7] ofm_reg[18][8] ofm_reg[18][9] ofm_reg[19][0] ofm_reg[19][10] ofm_reg[19][11] ofm_reg[19][12] ofm_reg[19][13] ofm_reg[19][14] ofm_reg[19][1] ofm_reg[19][2] ofm_reg[19][3] ofm_reg[19][4] ofm_reg[19][5] ofm_reg[19][6] ofm_reg[19][7] ofm_reg[19][8] ofm_reg[19][9] ofm_reg[1][0] ofm_reg[1][10] ofm_reg[1][11] ofm_reg[1][12] ofm_reg[1][13] ofm_reg[1][14] ofm_reg[1][1] ofm_reg[1][2] ofm_reg[1][3] ofm_reg[1][4] ofm_reg[1][5] ofm_reg[1][6] ofm_reg[1][7] ofm_reg[1][8] ofm_reg[1][9] ofm_reg[20][0] ofm_reg[20][10] ofm_reg[20][11] ofm_reg[20][12] ofm_reg[20][13] ofm_reg[20][14] ofm_reg[20][1] ofm_reg[20][2] ofm_reg[20][3] ofm_reg[20][4] ofm_reg[20][5] ofm_reg[20][6] ofm_reg[20][7] ofm_reg[20][8] ofm_reg[20][9] ofm_reg[21][0] ofm_reg[21][10] ofm_reg[21][11] ofm_reg[21][12] ofm_reg[21][13] ofm_reg[21][14] ofm_reg[21][1] ofm_reg[21][2] ofm_reg[21][3] ofm_reg[21][4] ofm_reg[21][5] ofm_reg[21][6] ofm_reg[21][7] ofm_reg[21][8] ofm_reg[21][9] ofm_reg[22][0] ofm_reg[22][10] ofm_reg[22][11] ofm_reg[22][12] ofm_reg[22][13] ofm_reg[22][14] ofm_reg[22][1] ofm_reg[22][2] ofm_reg[22][3] ofm_reg[22][4] ofm_reg[22][5] ofm_reg[22][6] ofm_reg[22][7] ofm_reg[22][8] ofm_reg[22][9] ofm_reg[23][0] ofm_reg[23][10] ofm_reg[23][11] ofm_reg[23][12] ofm_reg[23][13] ofm_reg[23][14] ofm_reg[23][1] ofm_reg[23][2] ofm_reg[23][3] ofm_reg[23][4] ofm_reg[23][5] ofm_reg[23][6] ofm_reg[23][7] ofm_reg[23][8] ofm_reg[23][9] ofm_reg[24][0] ofm_reg[24][10] ofm_reg[24][11] ofm_reg[24][12] ofm_reg[24][13] ofm_reg[24][14] ofm_reg[24][1] ofm_reg[24][2] ofm_reg[24][3] ofm_reg[24][4] ofm_reg[24][5] ofm_reg[24][6] ofm_reg[24][7] ofm_reg[24][8] ofm_reg[24][9] ofm_reg[25][0] ofm_reg[25][10] ofm_reg[25][11] ofm_reg[25][12] ofm_reg[25][13] ofm_reg[25][14] ofm_reg[25][1] ofm_reg[25][2] ofm_reg[25][3] ofm_reg[25][4] ofm_reg[25][5] ofm_reg[25][6] ofm_reg[25][7] ofm_reg[25][8] ofm_reg[25][9] ofm_reg[26][0] ofm_reg[26][10] ofm_reg[26][11] ofm_reg[26][12] ofm_reg[26][13] ofm_reg[26][14] ofm_reg[26][1] ofm_reg[26][2] ofm_reg[26][3] ofm_reg[26][4] ofm_reg[26][5] ofm_reg[26][6] ofm_reg[26][7] ofm_reg[26][8] ofm_reg[26][9] ofm_reg[27][0] ofm_reg[27][10] ofm_reg[27][11] ofm_reg[27][12] ofm_reg[27][13] ofm_reg[27][14] ofm_reg[27][1] ofm_reg[27][2] ofm_reg[27][3] ofm_reg[27][4] ofm_reg[27][5] ofm_reg[27][6] ofm_reg[27][7] ofm_reg[27][8] ofm_reg[27][9] ofm_reg[28][0] ofm_reg[28][10] ofm_reg[28][11] ofm_reg[28][12] ofm_reg[28][13] ofm_reg[28][14] ofm_reg[28][1] ofm_reg[28][2] ofm_reg[28][3] ofm_reg[28][4] ofm_reg[28][5] ofm_reg[28][6] ofm_reg[28][7] ofm_reg[28][8] ofm_reg[28][9] ofm_reg[29][0] ofm_reg[29][10] ofm_reg[29][11] ofm_reg[29][12] ofm_reg[29][13] ofm_reg[29][14] ofm_reg[29][1] ofm_reg[29][2] ofm_reg[29][3] ofm_reg[29][4] ofm_reg[29][5] ofm_reg[29][6] ofm_reg[29][7] ofm_reg[29][8] ofm_reg[29][9] ofm_reg[2][0] ofm_reg[2][10] ofm_reg[2][11] ofm_reg[2][12] ofm_reg[2][13] ofm_reg[2][14] ofm_reg[2][1] ofm_reg[2][2] ofm_reg[2][3] ofm_reg[2][4] ofm_reg[2][5] ofm_reg[2][6] ofm_reg[2][7] ofm_reg[2][8] ofm_reg[2][9] ofm_reg[30][0] ofm_reg[30][10] ofm_reg[30][11] ofm_reg[30][12] ofm_reg[30][13] ofm_reg[30][14] ofm_reg[30][1] ofm_reg[30][2] ofm_reg[30][3] ofm_reg[30][4] ofm_reg[30][5] ofm_reg[30][6] ofm_reg[30][7] ofm_reg[30][8] ofm_reg[30][9] ofm_reg[31][0] ofm_reg[31][10] ofm_reg[31][11] ofm_reg[31][12] ofm_reg[31][13] ofm_reg[31][14] ofm_reg[31][1] ofm_reg[31][2] ofm_reg[31][3] ofm_reg[31][4] ofm_reg[31][5] ofm_reg[31][6] ofm_reg[31][7] ofm_reg[31][8] ofm_reg[31][9] ofm_reg[32][0] ofm_reg[32][10] ofm_reg[32][11] ofm_reg[32][12] ofm_reg[32][13] ofm_reg[32][14] ofm_reg[32][1] ofm_reg[32][2] ofm_reg[32][3] ofm_reg[32][4] ofm_reg[32][5] ofm_reg[32][6] ofm_reg[32][7] ofm_reg[32][8] ofm_reg[32][9] ofm_reg[33][0] ofm_reg[33][10] ofm_reg[33][11] ofm_reg[33][12] ofm_reg[33][13] ofm_reg[33][14] ofm_reg[33][1] ofm_reg[33][2] ofm_reg[33][3] ofm_reg[33][4] ofm_reg[33][5] ofm_reg[33][6] ofm_reg[33][7] ofm_reg[33][8] ofm_reg[33][9] ofm_reg[34][0] ofm_reg[34][10] ofm_reg[34][11] ofm_reg[34][12] ofm_reg[34][13] ofm_reg[34][14] ofm_reg[34][1] ofm_reg[34][2] ofm_reg[34][3] ofm_reg[34][4] ofm_reg[34][5] ofm_reg[34][6] ofm_reg[34][7] ofm_reg[34][8] ofm_reg[34][9] ofm_reg[35][0] ofm_reg[35][10] ofm_reg[35][11] ofm_reg[35][12] ofm_reg[35][13] ofm_reg[35][14] ofm_reg[35][1] ofm_reg[35][2] ofm_reg[35][3] ofm_reg[35][4] ofm_reg[35][5] ofm_reg[35][6] ofm_reg[35][7] ofm_reg[35][8] ofm_reg[35][9] ofm_reg[36][0] ofm_reg[36][10] ofm_reg[36][11] ofm_reg[36][12] ofm_reg[36][13] ofm_reg[36][14] ofm_reg[36][1] ofm_reg[36][2] ofm_reg[36][3] ofm_reg[36][4] ofm_reg[36][5] ofm_reg[36][6] ofm_reg[36][7] ofm_reg[36][8] ofm_reg[36][9] ofm_reg[37][0] ofm_reg[37][10] ofm_reg[37][11] ofm_reg[37][12] ofm_reg[37][13] ofm_reg[37][14] ofm_reg[37][1] ofm_reg[37][2] ofm_reg[37][3] ofm_reg[37][4] ofm_reg[37][5] ofm_reg[37][6] ofm_reg[37][7] ofm_reg[37][8] ofm_reg[37][9] ofm_reg[38][0] ofm_reg[38][10] ofm_reg[38][11] ofm_reg[38][12] ofm_reg[38][13] ofm_reg[38][14] ofm_reg[38][1] ofm_reg[38][2] ofm_reg[38][3] ofm_reg[38][4] ofm_reg[38][5] ofm_reg[38][6] ofm_reg[38][7] ofm_reg[38][8] ofm_reg[38][9] ofm_reg[39][0] ofm_reg[39][10] ofm_reg[39][11] ofm_reg[39][12] ofm_reg[39][13] ofm_reg[39][14] ofm_reg[39][1] ofm_reg[39][2] ofm_reg[39][3] ofm_reg[39][4] ofm_reg[39][5] ofm_reg[39][6] ofm_reg[39][7] ofm_reg[39][8] ofm_reg[39][9] ofm_reg[3][0] ofm_reg[3][10] ofm_reg[3][11] ofm_reg[3][12] ofm_reg[3][13] ...
vi fire6_squeeze.sv 
WARNING: [Common 17-259] Unknown Tcl command 'vi fire6_squeeze.sv' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
vi fire6_squeeze.sv
WARNING: [Common 17-259] Unknown Tcl command 'vi fire6_squeeze.sv' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
exit
INFO: [Common 17-206] Exiting Vivado at Tue Mar 17 14:29:59 2020...
