kria_fir_fir_fab_0_0.v,verilog,xil_defaultlib,../../../bd/kria_fir/ip/kria_fir_fir_fab_0_0/sim/kria_fir_fir_fab_0_0.v,
kria_fir.v,verilog,xil_defaultlib,../../../bd/kria_fir/sim/kria_fir.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
