Commands to execute tool:
set -e;
echo '  'Creating target-zynq/util_assemb_e3xx_base.edf with top == util_assemb_e3xx_base\; details in target-zynq/vivado-util_assemb_e3xx_base.out.;
if test -f vivado.jou ;
then mv -f vivado.jou vivado.jou.bak ;
fi;
echo Doing Vivado compile ;
rm -f util_assemb_e3xx_base-imports.tcl;
echo puts '"'Assignments for  bsv local source files'"' >> util_assemb_e3xx_base-imports.tcl;
echo add_files_set_lib  bsv '"'    /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/FIFO2X.v   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/bsv_pkg.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/BRAM1Load.v   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/BypassCrossingWire.v   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/BypassWire.v   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/ClockDiv.v   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/ClockInverter.v   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/Counter.v   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/FIFO1.v   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/FIFO10.v   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/FIFO2.v   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/FIFO20.v   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/MakeReset0.v   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/MakeResetA.v   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/ResetEither.v   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/ResetInverter.v   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/ResetToBool.v   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/RevertReg.v   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/SizedFIFO.v   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/SyncBit.v   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/SyncFIFO.v   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/SyncHandshake.v   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/SyncPulse.v   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/SyncRegister.v   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/SyncReset0.v   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/SyncResetA.v   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/TriState.v   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/mkCRC32.v   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/mkLCDController.v '"' >> util_assemb_e3xx_base-imports.tcl;
echo puts '"'Assignments for  fixed_float local source files'"' >> util_assemb_e3xx_base-imports.tcl;
echo add_files_set_lib  fixed_float '"'    /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/fixed_float/zynq/fixed_float_types_pkg.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/fixed_float/zynq/fixed_pkg.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/fixed_float/zynq/float_pkg.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/fixed_float/zynq/fixed_body.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/fixed_float/zynq/float_body.vhd '"' >> util_assemb_e3xx_base-imports.tcl;
echo puts '"'Assignments for  ocpi local source files'"' >> util_assemb_e3xx_base-imports.tcl;
echo add_files_set_lib  ocpi '"'    /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/ocp_pkg.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/types_pkg.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/util_pkg.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/wci_pkg.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/wsi_pkg.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/ocpi_worker.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/util_body.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/types_body.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/wci_body.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/wsi_body.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/property_decoder.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/decoder.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/readback.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/no_props_decoder.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/props_pkg.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/master.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/slave.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/part_master.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/part_slave.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/message_bounds.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/clock_limiter.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/raw_arb.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/bool_property.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/bool_array_property.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/bool_read_property.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/bool_read_array_property.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/char_property.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/char_array_property.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/char_read_property.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/char_read_array_property.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/double_property.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/double_array_property.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/double_read_property.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/double_read_array_property.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/float_property.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/float_array_property.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/float_read_property.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/float_read_array_property.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/short_property.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/short_array_property.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/short_read_property.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/short_read_array_property.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/long_property.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/long_array_property.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/long_read_property.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/long_read_array_property.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/uchar_property.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/uchar_array_property.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/uchar_read_property.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/uchar_read_array_property.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/ulong_property.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/ulong_array_property.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/ulong_read_property.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/ulong_read_array_property.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/ushort_property.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/ushort_array_property.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/ushort_read_property.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/ushort_read_array_property.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/longlong_property.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/longlong_array_property.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/longlong_read_property.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/longlong_read_array_property.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/ulonglong_property.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/ulonglong_array_property.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/ulonglong_read_property.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/ulonglong_read_array_property.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/string_property.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/string_array_property.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/string_read_property.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/string_read_array_property.vhd '"' >> util_assemb_e3xx_base-imports.tcl;
echo puts '"'Assignments for  util local source files'"' >> util_assemb_e3xx_base-imports.tcl;
echo add_files_set_lib  util '"'    /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/types_pkg.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/util_pkg.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/flush_writer_internal.v   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/plusarg_internal.v   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/BRAM2.v   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/DNA_PORT.v   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/BRAM1BE.v   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/BRAM1.v   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/cwd_internal.v   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/arSRLFIFO.v   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/ROM.v   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/arSRLFIFOD.v   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/BUFFER_IN_1.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/TSINOUT_1.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/dac_fifo.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/clock_forward.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/BUFFER_OUT_N.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/spi.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/cwd.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/BUFFER_IN_N.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/TSINOUT_N.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/srl_fifo.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/SyncRegister.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/buffer_clock_global.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/trace_buffer_ulong.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/BUFFER_OUT_1.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/plusarg.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/util_body.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/sync_status.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/flag_cross_domain.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/adc_fifo.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/flush_writer.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/zlm_detector.vhd '"' >> util_assemb_e3xx_base-imports.tcl;
echo puts '"'Assignments for  platform local source files'"' >> util_assemb_e3xx_base-imports.tcl;
echo add_files_set_lib  platform '"'    /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/platform/zynq/platform_pkg.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/platform/zynq/platform_body.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/platform/zynq/time_client_rv.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/platform/zynq/mkTLPSerializer.v   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/platform/zynq/metadata_rv.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/platform/zynq/sim_dcp.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/platform/zynq/sim_clk.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/platform/zynq/wci_master.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/platform/zynq/ocscp_rv.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/platform/zynq/mkPktFork.v   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/platform/zynq/mkPktMerge.v   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/platform/zynq/mkTLPSM.v   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/platform/zynq/unoc_node_rv.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/platform/zynq/mkSimIO.v   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/platform/zynq/mkSimDCP.v   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/platform/zynq/FIFO1.v   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/platform/zynq/FIFO2.v   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/platform/zynq/MakeResetA.v   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/platform/zynq/SyncResetA.v   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/platform/zynq/SyncHandshake.v   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/platform/zynq/arSRLFIFOD.v '"' >> util_assemb_e3xx_base-imports.tcl;
echo puts '"'Assignments for  axi local source files'"' >> util_assemb_e3xx_base-imports.tcl;
echo add_files_set_lib  axi '"'    /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/axi/zynq/axi_pkg.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/axi/zynq/axi2cp.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/axi/zynq/axinull.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/axi/zynq/unoc2axi_rd.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/axi/zynq/unoc2axi_wd.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/axi/zynq/unoc2axi.vhd '"' >> util_assemb_e3xx_base-imports.tcl;
echo puts '"'Assignments for  sdp local source files'"' >> util_assemb_e3xx_base-imports.tcl;
echo add_files_set_lib  sdp '"'    /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/sdp/zynq/sdp_pkg.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/sdp/zynq/sdp_axi_pkg.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/sdp/zynq/sdp_body.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/sdp/zynq/unoc2sdp.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/sdp/zynq/sdp_sim.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/sdp/zynq/sdp2axi_rd.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/sdp/zynq/sdp2axi_wd.vhd   /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/sdp/zynq/sdp2axi.vhd '"' >> util_assemb_e3xx_base-imports.tcl;
echo read_edif_or_dcp ../../../../../imports/ocpi.bsp.e310/exports/lib/platforms/e3xx/hdl/zynq/base_rv.edf >> util_assemb_e3xx_base-imports.tcl;
echo read_vhdl -library base ../../../../../imports/ocpi.bsp.e310/exports/lib/platforms/e3xx/hdl/zynq/base.vhd >> util_assemb_e3xx_base-imports.tcl;
echo read_vhdl -library base ../../../../../imports/ocpi.bsp.e310/exports/lib/platforms/e3xx/hdl/zynq/base_rv-generics.vhd >> util_assemb_e3xx_base-imports.tcl;
echo read_edif_or_dcp ../../lib/hdl/zynq/util_assemb_rv.edf >> util_assemb_e3xx_base-imports.tcl;
echo read_vhdl -library util_assemb ../../lib/hdl/zynq/util_assemb.vhd >> util_assemb_e3xx_base-imports.tcl;
echo read_vhdl -library util_assemb ../../lib/hdl/zynq/util_assemb_rv-generics.vhd >> util_assemb_e3xx_base-imports.tcl;
echo read_edif_or_dcp ../../../../../imports/ocpi.core/exports/lib/devices/hdl/zynq/sdp_term_rv.edf >> util_assemb_e3xx_base-imports.tcl;
echo read_vhdl -library sdp_term ../../../../../imports/ocpi.core/exports/lib/devices/hdl/zynq/sdp_term.vhd >> util_assemb_e3xx_base-imports.tcl;
echo read_vhdl -library sdp_term ../../../../../imports/ocpi.core/exports/lib/devices/hdl/zynq/sdp_term_rv-generics.vhd >> util_assemb_e3xx_base-imports.tcl;
echo puts '"'Assignments for util_assemb_e3xx_base local source files'"' >> util_assemb_e3xx_base-imports.tcl;
echo add_files_set_lib util_assemb_e3xx_base '"'util_assemb_e3xx_base-defs.vhd generics.vhd util_assemb_e3xx_base-impl.vhd util_assemb_e3xx_base_UUID.v ../gen/util_assemb_e3xx_base-assy.vhd'"' >> util_assemb_e3xx_base-imports.tcl;
echo puts '"'Search paths for util_assemb_e3xx_base local files'"' >> util_assemb_e3xx_base-imports.tcl;
echo set_property include_dirs '"'[get_property include_dirs [current_fileset]]  .   ../gen   ..   /home/user/opencpi/ocpi_util/cdk/include/hdl '"' [current_fileset] >> util_assemb_e3xx_base-imports.tcl;
echo puts '"'[get_property include_dirs [current_fileset]]'"' >> util_assemb_e3xx_base-imports.tcl;
set -e;
. /opt/Xilinx/Vivado/2017.1/.settings64-Vivado.sh ;
export LM_LICENSE_FILE=2100@license_server;
vivado -mode batch -source /home/user/opencpi/ocpi_util/cdk/include/hdl/vivado-synth.tcl -nolog -journal vivado.jou -tclargs tcl_imports=util_assemb_e3xx_base-imports.tcl artifact='util_assemb_e3xx_base.edf' hdl_mode='container' top_mod='util_assemb_e3xx_base' synth_part='xc7z020clg484-1' synth_opts='-part xc7z020clg484-1 -top util_assemb_e3xx_base -mode default' edif_opts='';

Output from executing commands above:
  Creating target-zynq/util_assemb_e3xx_base.edf with top == util_assemb_e3xx_base; details in target-zynq/vivado-util_assemb_e3xx_base.out.
Doing Vivado compile

****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /home/user/opencpi/ocpi_util/cdk/include/hdl/vivado-synth.tcl
# source $env(OCPI_CDK_DIR)/include/hdl/vivado-util.tcl
## proc parse_args {arguments} {
##   foreach i $arguments {
##     set assignment [split $i =]
##     if {[llength $assignment] != 2} {
##       puts "Invalid assignment \"$assignment\". tclargs must be in the following format: variablename=value"
##       exit 2
##     }
##     set var_name [lindex $assignment 0]
##     upvar 1 $var_name var
##     set var_value [lindex $assignment 1]
##     set var $var_value
##   }
## }
## proc add_files_set_lib {library f} {
##   add_files $f -quiet
##   set_property LIBRARY $library [get_files $f -quiet] -quiet 
## }
## proc read_edif_or_dcp {f} {
##   if {[string match *.edf $f] || [string match *.edn $f] || [string match *.ngc $f]} {
##     read_edif $f
##   } elseif {[string match *.dcp $f]} {
##     read_checkpoint $f
##   } else {
##     puts "File $f is not an EDIF, NGC, DCP or XCI file. This may cause problems."
##     add_files $f
##   }
## }
# set tcl_imports              "" 
# set artifact                 "" 
# set hdl_mode                 ""  
# set top_mod                  ""  
# set synth_part               ""
# set synth_opts               ""
# set edif_opts                ""
# parse_args $argv
# create_project -part $synth_part -force [file rootname [file tail $artifact]] [file dirname $artifact]
# set_property top $top_mod [current_fileset]
# set_property source_mgmt_mode None [current_project]
# if {[string equal $hdl_mode container]} {
#   set mode default
# } else {
# # For everything else, we will use out_of_context
#   set mode out_of_context
# }
# set initial_time [clock seconds]
# if {[info exists tcl_imports] && [string length $tcl_imports)] > 0} {
#   source $tcl_imports
# }
## puts "Assignments for bsv local source files"
Assignments for bsv local source files
## add_files_set_lib bsv " /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/FIFO2X.v /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/bsv_pkg.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/BRAM1Load.v /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/BypassCrossingWire.v /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/BypassWire.v /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/ClockDiv.v /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/ClockInverter.v /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/Counter.v /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/FIFO1.v /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/FIFO10.v /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/FIFO2.v /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/FIFO20.v /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/MakeReset0.v /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/MakeResetA.v /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/ResetEither.v /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/ResetInverter.v /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/ResetToBool.v /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/RevertReg.v /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/SizedFIFO.v /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/SyncBit.v /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/SyncFIFO.v /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/SyncHandshake.v /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/SyncPulse.v /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/SyncRegister.v /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/SyncReset0.v /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/SyncResetA.v /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/TriState.v /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/mkCRC32.v /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/mkLCDController.v "
## puts "Assignments for fixed_float local source files"
Assignments for fixed_float local source files
## add_files_set_lib fixed_float " /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/fixed_float/zynq/fixed_float_types_pkg.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/fixed_float/zynq/fixed_pkg.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/fixed_float/zynq/float_pkg.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/fixed_float/zynq/fixed_body.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/fixed_float/zynq/float_body.vhd "
## puts "Assignments for ocpi local source files"
Assignments for ocpi local source files
## add_files_set_lib ocpi " /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/ocp_pkg.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/types_pkg.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/util_pkg.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/wci_pkg.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/wsi_pkg.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/ocpi_worker.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/util_body.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/types_body.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/wci_body.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/wsi_body.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/property_decoder.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/decoder.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/readback.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/no_props_decoder.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/props_pkg.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/master.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/slave.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/part_master.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/part_slave.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/message_bounds.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/clock_limiter.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/raw_arb.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/bool_property.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/bool_array_property.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/bool_read_property.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/bool_read_array_property.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/char_property.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/char_array_property.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/char_read_property.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/char_read_array_property.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/double_property.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/double_array_property.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/double_read_property.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/double_read_array_property.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/float_property.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/float_array_property.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/float_read_property.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/float_read_array_property.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/short_property.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/short_array_property.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/short_read_property.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/short_read_array_property.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/long_property.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/long_array_property.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/long_read_property.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/long_read_array_property.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/uchar_property.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/uchar_array_property.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/uchar_read_property.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/uchar_read_array_property.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/ulong_property.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/ulong_array_property.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/ulong_read_property.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/ulong_read_array_property.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/ushort_property.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/ushort_array_property.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/ushort_read_property.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/ushort_read_array_property.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/longlong_property.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/longlong_array_property.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/longlong_read_property.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/longlong_read_array_property.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/ulonglong_property.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/ulonglong_array_property.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/ulonglong_read_property.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/ulonglong_read_array_property.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/string_property.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/string_array_property.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/string_read_property.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/string_read_array_property.vhd "
## puts "Assignments for util local source files"
Assignments for util local source files
## add_files_set_lib util " /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/types_pkg.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/util_pkg.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/flush_writer_internal.v /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/plusarg_internal.v /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/BRAM2.v /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/DNA_PORT.v /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/BRAM1BE.v /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/BRAM1.v /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/cwd_internal.v /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/arSRLFIFO.v /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/ROM.v /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/arSRLFIFOD.v /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/BUFFER_IN_1.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/TSINOUT_1.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/dac_fifo.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/clock_forward.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/BUFFER_OUT_N.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/spi.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/cwd.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/BUFFER_IN_N.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/TSINOUT_N.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/srl_fifo.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/SyncRegister.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/buffer_clock_global.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/trace_buffer_ulong.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/BUFFER_OUT_1.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/plusarg.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/util_body.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/sync_status.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/flag_cross_domain.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/adc_fifo.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/flush_writer.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/zlm_detector.vhd "
## puts "Assignments for platform local source files"
Assignments for platform local source files
## add_files_set_lib platform " /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/platform/zynq/platform_pkg.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/platform/zynq/platform_body.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/platform/zynq/time_client_rv.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/platform/zynq/mkTLPSerializer.v /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/platform/zynq/metadata_rv.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/platform/zynq/sim_dcp.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/platform/zynq/sim_clk.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/platform/zynq/wci_master.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/platform/zynq/ocscp_rv.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/platform/zynq/mkPktFork.v /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/platform/zynq/mkPktMerge.v /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/platform/zynq/mkTLPSM.v /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/platform/zynq/unoc_node_rv.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/platform/zynq/mkSimIO.v /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/platform/zynq/mkSimDCP.v /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/platform/zynq/FIFO1.v /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/platform/zynq/FIFO2.v /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/platform/zynq/MakeResetA.v /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/platform/zynq/SyncResetA.v /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/platform/zynq/SyncHandshake.v /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/platform/zynq/arSRLFIFOD.v "
## puts "Assignments for axi local source files"
Assignments for axi local source files
## add_files_set_lib axi " /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/axi/zynq/axi_pkg.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/axi/zynq/axi2cp.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/axi/zynq/axinull.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/axi/zynq/unoc2axi_rd.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/axi/zynq/unoc2axi_wd.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/axi/zynq/unoc2axi.vhd "
## puts "Assignments for sdp local source files"
Assignments for sdp local source files
## add_files_set_lib sdp " /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/sdp/zynq/sdp_pkg.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/sdp/zynq/sdp_axi_pkg.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/sdp/zynq/sdp_body.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/sdp/zynq/unoc2sdp.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/sdp/zynq/sdp_sim.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/sdp/zynq/sdp2axi_rd.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/sdp/zynq/sdp2axi_wd.vhd /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/sdp/zynq/sdp2axi.vhd "
## read_edif_or_dcp ../../../../../imports/ocpi.bsp.e310/exports/lib/platforms/e3xx/hdl/zynq/base_rv.edf
## read_vhdl -library base ../../../../../imports/ocpi.bsp.e310/exports/lib/platforms/e3xx/hdl/zynq/base.vhd
## read_vhdl -library base ../../../../../imports/ocpi.bsp.e310/exports/lib/platforms/e3xx/hdl/zynq/base_rv-generics.vhd
## read_edif_or_dcp ../../lib/hdl/zynq/util_assemb_rv.edf
## read_vhdl -library util_assemb ../../lib/hdl/zynq/util_assemb.vhd
## read_vhdl -library util_assemb ../../lib/hdl/zynq/util_assemb_rv-generics.vhd
## read_edif_or_dcp ../../../../../imports/ocpi.core/exports/lib/devices/hdl/zynq/sdp_term_rv.edf
## read_vhdl -library sdp_term ../../../../../imports/ocpi.core/exports/lib/devices/hdl/zynq/sdp_term.vhd
## read_vhdl -library sdp_term ../../../../../imports/ocpi.core/exports/lib/devices/hdl/zynq/sdp_term_rv-generics.vhd
## puts "Assignments for util_assemb_e3xx_base local source files"
Assignments for util_assemb_e3xx_base local source files
## add_files_set_lib util_assemb_e3xx_base "util_assemb_e3xx_base-defs.vhd generics.vhd util_assemb_e3xx_base-impl.vhd util_assemb_e3xx_base_UUID.v ../gen/util_assemb_e3xx_base-assy.vhd"
## puts "Search paths for util_assemb_e3xx_base local files"
Search paths for util_assemb_e3xx_base local files
## set_property include_dirs "[get_property include_dirs [current_fileset]] . ../gen .. /home/user/opencpi/ocpi_util/cdk/include/hdl " [current_fileset]
## puts "[get_property include_dirs [current_fileset]]"
/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/hdl/assemblies/util_assemb/container-util_assemb_e3xx_base/target-zynq /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/hdl/assemblies/util_assemb/container-util_assemb_e3xx_base/gen /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/hdl/assemblies/util_assemb/container-util_assemb_e3xx_base /home/user/opencpi/ocpi_util/cdk/include/hdl
# report_compile_order -used_in synthesis
INFO: [Vivado 12-3442] The output from report_compile_order is primarily targeted for human readability and ease of use. The 'get_files' command, with the -compile_order and -used_in options, produces this same information in a format that is better suited for automated scripts.
Source compile order for 'synthesis' with fileset 'sources_1' in source management mode 'None':
Index  File Name                          Used_In      File_Type  Library                Ngc Wrapper  Full Path Name
-----  ---------------------------------  -----------  ---------  ---------------------  -----------  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
1      FIFO2X.v                           Synth & Sim  Verilog    bsv                    No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/FIFO2X.v
2      bsv_pkg.vhd                        Synth & Sim  VHDL       bsv                    No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/bsv_pkg.vhd
3      BRAM1Load.v                        Synth & Sim  Verilog    bsv                    No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/BRAM1Load.v
4      BypassCrossingWire.v               Synth & Sim  Verilog    bsv                    No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/BypassCrossingWire.v
5      BypassWire.v                       Synth & Sim  Verilog    bsv                    No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/BypassWire.v
6      ClockDiv.v                         Synth & Sim  Verilog    bsv                    No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/ClockDiv.v
7      ClockInverter.v                    Synth & Sim  Verilog    bsv                    No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/ClockInverter.v
8      Counter.v                          Synth & Sim  Verilog    bsv                    No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/Counter.v
9      FIFO1.v                            Synth & Sim  Verilog    bsv                    No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/FIFO1.v
10     FIFO10.v                           Synth & Sim  Verilog    bsv                    No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/FIFO10.v
11     FIFO2.v                            Synth & Sim  Verilog    bsv                    No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/FIFO2.v
12     FIFO20.v                           Synth & Sim  Verilog    bsv                    No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/FIFO20.v
13     MakeReset0.v                       Synth & Sim  Verilog    bsv                    No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/MakeReset0.v
14     MakeResetA.v                       Synth & Sim  Verilog    bsv                    No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/MakeResetA.v
15     ResetEither.v                      Synth & Sim  Verilog    bsv                    No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/ResetEither.v
16     ResetInverter.v                    Synth & Sim  Verilog    bsv                    No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/ResetInverter.v
17     ResetToBool.v                      Synth & Sim  Verilog    bsv                    No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/ResetToBool.v
18     RevertReg.v                        Synth & Sim  Verilog    bsv                    No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/RevertReg.v
19     SizedFIFO.v                        Synth & Sim  Verilog    bsv                    No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/SizedFIFO.v
20     SyncBit.v                          Synth & Sim  Verilog    bsv                    No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/SyncBit.v
21     SyncFIFO.v                         Synth & Sim  Verilog    bsv                    No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/SyncFIFO.v
22     SyncHandshake.v                    Synth & Sim  Verilog    bsv                    No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/SyncHandshake.v
23     SyncPulse.v                        Synth & Sim  Verilog    bsv                    No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/SyncPulse.v
24     SyncRegister.v                     Synth & Sim  Verilog    bsv                    No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/SyncRegister.v
25     SyncReset0.v                       Synth & Sim  Verilog    bsv                    No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/SyncReset0.v
26     SyncResetA.v                       Synth & Sim  Verilog    bsv                    No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/SyncResetA.v
27     TriState.v                         Synth & Sim  Verilog    bsv                    No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/TriState.v
28     mkCRC32.v                          Synth & Sim  Verilog    bsv                    No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/mkCRC32.v
29     mkLCDController.v                  Synth & Sim  Verilog    bsv                    No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/zynq/mkLCDController.v
30     fixed_float_types_pkg.vhd          Synth & Sim  VHDL       fixed_float            No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/fixed_float/zynq/fixed_float_types_pkg.vhd
31     fixed_pkg.vhd                      Synth & Sim  VHDL       fixed_float            No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/fixed_float/zynq/fixed_pkg.vhd
32     float_pkg.vhd                      Synth & Sim  VHDL       fixed_float            No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/fixed_float/zynq/float_pkg.vhd
33     fixed_body.vhd                     Synth & Sim  VHDL       fixed_float            No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/fixed_float/zynq/fixed_body.vhd
34     float_body.vhd                     Synth & Sim  VHDL       fixed_float            No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/fixed_float/zynq/float_body.vhd
35     ocp_pkg.vhd                        Synth & Sim  VHDL       ocpi                   No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/ocp_pkg.vhd
36     types_pkg.vhd                      Synth & Sim  VHDL       ocpi                   No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/types_pkg.vhd
37     util_pkg.vhd                       Synth & Sim  VHDL       ocpi                   No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/util_pkg.vhd
38     wci_pkg.vhd                        Synth & Sim  VHDL       ocpi                   No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/wci_pkg.vhd
39     wsi_pkg.vhd                        Synth & Sim  VHDL       ocpi                   No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/wsi_pkg.vhd
40     ocpi_worker.vhd                    Synth & Sim  VHDL       ocpi                   No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/ocpi_worker.vhd
41     util_body.vhd                      Synth & Sim  VHDL       ocpi                   No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/util_body.vhd
42     types_body.vhd                     Synth & Sim  VHDL       ocpi                   No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/types_body.vhd
43     wci_body.vhd                       Synth & Sim  VHDL       ocpi                   No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/wci_body.vhd
44     wsi_body.vhd                       Synth & Sim  VHDL       ocpi                   No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/wsi_body.vhd
45     property_decoder.vhd               Synth & Sim  VHDL       ocpi                   No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/property_decoder.vhd
46     decoder.vhd                        Synth & Sim  VHDL       ocpi                   No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/decoder.vhd
47     readback.vhd                       Synth & Sim  VHDL       ocpi                   No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/readback.vhd
48     no_props_decoder.vhd               Synth & Sim  VHDL       ocpi                   No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/no_props_decoder.vhd
49     props_pkg.vhd                      Synth & Sim  VHDL       ocpi                   No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/props_pkg.vhd
50     master.vhd                         Synth & Sim  VHDL       ocpi                   No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/master.vhd
51     slave.vhd                          Synth & Sim  VHDL       ocpi                   No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/slave.vhd
52     part_master.vhd                    Synth & Sim  VHDL       ocpi                   No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/part_master.vhd
53     part_slave.vhd                     Synth & Sim  VHDL       ocpi                   No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/part_slave.vhd
54     message_bounds.vhd                 Synth & Sim  VHDL       ocpi                   No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/message_bounds.vhd
55     clock_limiter.vhd                  Synth & Sim  VHDL       ocpi                   No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/clock_limiter.vhd
56     raw_arb.vhd                        Synth & Sim  VHDL       ocpi                   No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/raw_arb.vhd
57     bool_property.vhd                  Synth & Sim  VHDL       ocpi                   No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/bool_property.vhd
58     bool_array_property.vhd            Synth & Sim  VHDL       ocpi                   No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/bool_array_property.vhd
59     bool_read_property.vhd             Synth & Sim  VHDL       ocpi                   No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/bool_read_property.vhd
60     bool_read_array_property.vhd       Synth & Sim  VHDL       ocpi                   No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/bool_read_array_property.vhd
61     char_property.vhd                  Synth & Sim  VHDL       ocpi                   No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/char_property.vhd
62     char_array_property.vhd            Synth & Sim  VHDL       ocpi                   No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/char_array_property.vhd
63     char_read_property.vhd             Synth & Sim  VHDL       ocpi                   No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/char_read_property.vhd
64     char_read_array_property.vhd       Synth & Sim  VHDL       ocpi                   No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/char_read_array_property.vhd
65     double_property.vhd                Synth & Sim  VHDL       ocpi                   No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/double_property.vhd
66     double_array_property.vhd          Synth & Sim  VHDL       ocpi                   No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/double_array_property.vhd
67     double_read_property.vhd           Synth & Sim  VHDL       ocpi                   No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/double_read_property.vhd
68     double_read_array_property.vhd     Synth & Sim  VHDL       ocpi                   No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/double_read_array_property.vhd
69     float_property.vhd                 Synth & Sim  VHDL       ocpi                   No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/float_property.vhd
70     float_array_property.vhd           Synth & Sim  VHDL       ocpi                   No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/float_array_property.vhd
71     float_read_property.vhd            Synth & Sim  VHDL       ocpi                   No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/float_read_property.vhd
72     float_read_array_property.vhd      Synth & Sim  VHDL       ocpi                   No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/float_read_array_property.vhd
73     short_property.vhd                 Synth & Sim  VHDL       ocpi                   No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/short_property.vhd
74     short_array_property.vhd           Synth & Sim  VHDL       ocpi                   No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/short_array_property.vhd
75     short_read_property.vhd            Synth & Sim  VHDL       ocpi                   No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/short_read_property.vhd
76     short_read_array_property.vhd      Synth & Sim  VHDL       ocpi                   No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/short_read_array_property.vhd
77     long_property.vhd                  Synth & Sim  VHDL       ocpi                   No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/long_property.vhd
78     long_array_property.vhd            Synth & Sim  VHDL       ocpi                   No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/long_array_property.vhd
79     long_read_property.vhd             Synth & Sim  VHDL       ocpi                   No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/long_read_property.vhd
80     long_read_array_property.vhd       Synth & Sim  VHDL       ocpi                   No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/long_read_array_property.vhd
81     uchar_property.vhd                 Synth & Sim  VHDL       ocpi                   No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/uchar_property.vhd
82     uchar_array_property.vhd           Synth & Sim  VHDL       ocpi                   No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/uchar_array_property.vhd
83     uchar_read_property.vhd            Synth & Sim  VHDL       ocpi                   No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/uchar_read_property.vhd
84     uchar_read_array_property.vhd      Synth & Sim  VHDL       ocpi                   No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/uchar_read_array_property.vhd
85     ulong_property.vhd                 Synth & Sim  VHDL       ocpi                   No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/ulong_property.vhd
86     ulong_array_property.vhd           Synth & Sim  VHDL       ocpi                   No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/ulong_array_property.vhd
87     ulong_read_property.vhd            Synth & Sim  VHDL       ocpi                   No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/ulong_read_property.vhd
88     ulong_read_array_property.vhd      Synth & Sim  VHDL       ocpi                   No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/ulong_read_array_property.vhd
89     ushort_property.vhd                Synth & Sim  VHDL       ocpi                   No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/ushort_property.vhd
90     ushort_array_property.vhd          Synth & Sim  VHDL       ocpi                   No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/ushort_array_property.vhd
91     ushort_read_property.vhd           Synth & Sim  VHDL       ocpi                   No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/ushort_read_property.vhd
92     ushort_read_array_property.vhd     Synth & Sim  VHDL       ocpi                   No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/ushort_read_array_property.vhd
93     longlong_property.vhd              Synth & Sim  VHDL       ocpi                   No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/longlong_property.vhd
94     longlong_array_property.vhd        Synth & Sim  VHDL       ocpi                   No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/longlong_array_property.vhd
95     longlong_read_property.vhd         Synth & Sim  VHDL       ocpi                   No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/longlong_read_property.vhd
96     longlong_read_array_property.vhd   Synth & Sim  VHDL       ocpi                   No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/longlong_read_array_property.vhd
97     ulonglong_property.vhd             Synth & Sim  VHDL       ocpi                   No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/ulonglong_property.vhd
98     ulonglong_array_property.vhd       Synth & Sim  VHDL       ocpi                   No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/ulonglong_array_property.vhd
99     ulonglong_read_property.vhd        Synth & Sim  VHDL       ocpi                   No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/ulonglong_read_property.vhd
100    ulonglong_read_array_property.vhd  Synth & Sim  VHDL       ocpi                   No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/ulonglong_read_array_property.vhd
101    string_property.vhd                Synth & Sim  VHDL       ocpi                   No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/string_property.vhd
102    string_array_property.vhd          Synth & Sim  VHDL       ocpi                   No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/string_array_property.vhd
103    string_read_property.vhd           Synth & Sim  VHDL       ocpi                   No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/string_read_property.vhd
104    string_read_array_property.vhd     Synth & Sim  VHDL       ocpi                   No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/zynq/string_read_array_property.vhd
105    types_pkg.vhd                      Synth & Sim  VHDL       util                   No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/types_pkg.vhd
106    util_pkg.vhd                       Synth & Sim  VHDL       util                   No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/util_pkg.vhd
107    flush_writer_internal.v            Synth & Sim  Verilog    util                   No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/flush_writer_internal.v
108    plusarg_internal.v                 Synth & Sim  Verilog    util                   No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/plusarg_internal.v
109    BRAM2.v                            Synth & Sim  Verilog    util                   No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/BRAM2.v
110    DNA_PORT.v                         Synth & Sim  Verilog    util                   No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/DNA_PORT.v
111    BRAM1BE.v                          Synth & Sim  Verilog    util                   No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/BRAM1BE.v
112    BRAM1.v                            Synth & Sim  Verilog    util                   No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/BRAM1.v
113    cwd_internal.v                     Synth & Sim  Verilog    util                   No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/cwd_internal.v
114    arSRLFIFO.v                        Synth & Sim  Verilog    util                   No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/arSRLFIFO.v
115    ROM.v                              Synth & Sim  Verilog    util                   No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/ROM.v
116    arSRLFIFOD.v                       Synth & Sim  Verilog    util                   No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/arSRLFIFOD.v
117    BUFFER_IN_1.vhd                    Synth & Sim  VHDL       util                   No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/BUFFER_IN_1.vhd
118    TSINOUT_1.vhd                      Synth & Sim  VHDL       util                   No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/TSINOUT_1.vhd
119    dac_fifo.vhd                       Synth & Sim  VHDL       util                   No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/dac_fifo.vhd
120    clock_forward.vhd                  Synth & Sim  VHDL       util                   No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/clock_forward.vhd
121    BUFFER_OUT_N.vhd                   Synth & Sim  VHDL       util                   No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/BUFFER_OUT_N.vhd
122    spi.vhd                            Synth & Sim  VHDL       util                   No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/spi.vhd
123    cwd.vhd                            Synth & Sim  VHDL       util                   No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/cwd.vhd
124    BUFFER_IN_N.vhd                    Synth & Sim  VHDL       util                   No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/BUFFER_IN_N.vhd
125    TSINOUT_N.vhd                      Synth & Sim  VHDL       util                   No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/TSINOUT_N.vhd
126    srl_fifo.vhd                       Synth & Sim  VHDL       util                   No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/srl_fifo.vhd
127    SyncRegister.vhd                   Synth & Sim  VHDL       util                   No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/SyncRegister.vhd
128    buffer_clock_global.vhd            Synth & Sim  VHDL       util                   No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/buffer_clock_global.vhd
129    trace_buffer_ulong.vhd             Synth & Sim  VHDL       util                   No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/trace_buffer_ulong.vhd
130    BUFFER_OUT_1.vhd                   Synth & Sim  VHDL       util                   No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/BUFFER_OUT_1.vhd
131    plusarg.vhd                        Synth & Sim  VHDL       util                   No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/plusarg.vhd
132    util_body.vhd                      Synth & Sim  VHDL       util                   No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/util_body.vhd
133    sync_status.vhd                    Synth & Sim  VHDL       util                   No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/sync_status.vhd
134    flag_cross_domain.vhd              Synth & Sim  VHDL       util                   No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/flag_cross_domain.vhd
135    adc_fifo.vhd                       Synth & Sim  VHDL       util                   No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/adc_fifo.vhd
136    flush_writer.vhd                   Synth & Sim  VHDL       util                   No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/flush_writer.vhd
137    zlm_detector.vhd                   Synth & Sim  VHDL       util                   No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/zlm_detector.vhd
138    platform_pkg.vhd                   Synth & Sim  VHDL       platform               No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/platform/zynq/platform_pkg.vhd
139    platform_body.vhd                  Synth & Sim  VHDL       platform               No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/platform/zynq/platform_body.vhd
140    time_client_rv.vhd                 Synth & Sim  VHDL       platform               No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/platform/zynq/time_client_rv.vhd
141    mkTLPSerializer.v                  Synth & Sim  Verilog    platform               No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/platform/zynq/mkTLPSerializer.v
142    metadata_rv.vhd                    Synth & Sim  VHDL       platform               No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/platform/zynq/metadata_rv.vhd
143    sim_dcp.vhd                        Synth & Sim  VHDL       platform               No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/platform/zynq/sim_dcp.vhd
144    sim_clk.vhd                        Synth & Sim  VHDL       platform               No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/platform/zynq/sim_clk.vhd
145    wci_master.vhd                     Synth & Sim  VHDL       platform               No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/platform/zynq/wci_master.vhd
146    ocscp_rv.vhd                       Synth & Sim  VHDL       platform               No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/platform/zynq/ocscp_rv.vhd
147    mkPktFork.v                        Synth & Sim  Verilog    platform               No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/platform/zynq/mkPktFork.v
148    mkPktMerge.v                       Synth & Sim  Verilog    platform               No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/platform/zynq/mkPktMerge.v
149    mkTLPSM.v                          Synth & Sim  Verilog    platform               No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/platform/zynq/mkTLPSM.v
150    unoc_node_rv.vhd                   Synth & Sim  VHDL       platform               No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/platform/zynq/unoc_node_rv.vhd
151    mkSimIO.v                          Synth & Sim  Verilog    platform               No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/platform/zynq/mkSimIO.v
152    mkSimDCP.v                         Synth & Sim  Verilog    platform               No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/platform/zynq/mkSimDCP.v
153    FIFO1.v                            Synth & Sim  Verilog    platform               No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/platform/zynq/FIFO1.v
154    FIFO2.v                            Synth & Sim  Verilog    platform               No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/platform/zynq/FIFO2.v
155    MakeResetA.v                       Synth & Sim  Verilog    platform               No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/platform/zynq/MakeResetA.v
156    SyncResetA.v                       Synth & Sim  Verilog    platform               No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/platform/zynq/SyncResetA.v
157    SyncHandshake.v                    Synth & Sim  Verilog    platform               No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/platform/zynq/SyncHandshake.v
158    arSRLFIFOD.v                       Synth & Sim  Verilog    platform               No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/platform/zynq/arSRLFIFOD.v
159    axi_pkg.vhd                        Synth & Sim  VHDL       axi                    No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/axi/zynq/axi_pkg.vhd
160    axi2cp.vhd                         Synth & Sim  VHDL       axi                    No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/axi/zynq/axi2cp.vhd
161    axinull.vhd                        Synth & Sim  VHDL       axi                    No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/axi/zynq/axinull.vhd
162    unoc2axi_rd.vhd                    Synth & Sim  VHDL       axi                    No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/axi/zynq/unoc2axi_rd.vhd
163    unoc2axi_wd.vhd                    Synth & Sim  VHDL       axi                    No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/axi/zynq/unoc2axi_wd.vhd
164    unoc2axi.vhd                       Synth & Sim  VHDL       axi                    No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/axi/zynq/unoc2axi.vhd
165    sdp_pkg.vhd                        Synth & Sim  VHDL       sdp                    No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/sdp/zynq/sdp_pkg.vhd
166    sdp_axi_pkg.vhd                    Synth & Sim  VHDL       sdp                    No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/sdp/zynq/sdp_axi_pkg.vhd
167    sdp_body.vhd                       Synth & Sim  VHDL       sdp                    No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/sdp/zynq/sdp_body.vhd
168    unoc2sdp.vhd                       Synth & Sim  VHDL       sdp                    No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/sdp/zynq/unoc2sdp.vhd
169    sdp_sim.vhd                        Synth & Sim  VHDL       sdp                    No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/sdp/zynq/sdp_sim.vhd
170    sdp2axi_rd.vhd                     Synth & Sim  VHDL       sdp                    No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/sdp/zynq/sdp2axi_rd.vhd
171    sdp2axi_wd.vhd                     Synth & Sim  VHDL       sdp                    No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/sdp/zynq/sdp2axi_wd.vhd
172    sdp2axi.vhd                        Synth & Sim  VHDL       sdp                    No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/sdp/zynq/sdp2axi.vhd
173    base_rv.edf                        Synth        EDIF       xil_defaultlib                      /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.bsp.e310/exports/lib/platforms/e3xx/hdl/zynq/base_rv.edf
174    base.vhd                           Synth & Sim  VHDL       base                   No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.bsp.e310/exports/lib/platforms/e3xx/hdl/zynq/base.vhd
175    base_rv-generics.vhd               Synth & Sim  VHDL       base                   No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.bsp.e310/exports/lib/platforms/e3xx/hdl/zynq/base_rv-generics.vhd
176    util_assemb_rv.edf                 Synth        EDIF       xil_defaultlib                      /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/hdl/assemblies/util_assemb/lib/hdl/zynq/util_assemb_rv.edf
177    util_assemb.vhd                    Synth & Sim  VHDL       util_assemb            No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/hdl/assemblies/util_assemb/lib/hdl/zynq/util_assemb.vhd
178    util_assemb_rv-generics.vhd        Synth & Sim  VHDL       util_assemb            No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/hdl/assemblies/util_assemb/lib/hdl/zynq/util_assemb_rv-generics.vhd
179    sdp_term_rv.edf                    Synth        EDIF       xil_defaultlib                      /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/devices/hdl/zynq/sdp_term_rv.edf
180    sdp_term.vhd                       Synth & Sim  VHDL       sdp_term               No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/devices/hdl/zynq/sdp_term.vhd
181    sdp_term_rv-generics.vhd           Synth & Sim  VHDL       sdp_term               No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/devices/hdl/zynq/sdp_term_rv-generics.vhd
182    util_assemb_e3xx_base-defs.vhd     Synth & Sim  VHDL       util_assemb_e3xx_base  No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/hdl/assemblies/util_assemb/container-util_assemb_e3xx_base/target-zynq/util_assemb_e3xx_base-defs.vhd
183    generics.vhd                       Synth & Sim  VHDL       util_assemb_e3xx_base  No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/hdl/assemblies/util_assemb/container-util_assemb_e3xx_base/target-zynq/generics.vhd
184    util_assemb_e3xx_base-impl.vhd     Synth & Sim  VHDL       util_assemb_e3xx_base  No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/hdl/assemblies/util_assemb/container-util_assemb_e3xx_base/target-zynq/util_assemb_e3xx_base-impl.vhd
185    util_assemb_e3xx_base_UUID.v       Synth & Sim  Verilog    util_assemb_e3xx_base  No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/hdl/assemblies/util_assemb/container-util_assemb_e3xx_base/target-zynq/util_assemb_e3xx_base_UUID.v
186    util_assemb_e3xx_base-assy.vhd     Synth & Sim  VHDL       util_assemb_e3xx_base  No           /home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/hdl/assemblies/util_assemb/container-util_assemb_e3xx_base/gen/util_assemb_e3xx_base-assy.vhd


Constraint evaluation order for 'synthesis' with fileset 'sources_1' & with fileset 'constrs_1':
Index  File Name  Used_In  Scoped_To_Ref  Scoped_To_Cells  Processing_Order  Out_Of_Context  Full Path Name
-----  ---------  -------  -------------  ---------------  ----------------  --------------  --------------
< empty >


Missing instances for 'synthesis' with fileset 'sources_1':
< empty >


# set done_load_files_time [clock seconds]
# set post_synth "puts \"Synthesis complete.\" ; "
# set synth_command ""
# switch -regex $hdl_mode {
#   core|worker|platform|config|assembly|container {
#     # Create a netlist EDIF file. -security_mode all tells Vivado to encrypt
#     # the entire design in a single netlist if any portions of the design
#     # require encrpytion. This prevents the need for splitting up netlists
#     # into encrypted and unencrypted segments. If none of the design requires
#     # encryption, it will remain plain text.
#     set post_synth "$post_synth write_edif -force $artifact $edif_opts -security_mode all ;"
#     set post_synth "$post_synth report_utilization ;"
#     set post_synth "$post_synth report_timing ;"
#     set post_synth "$post_synth report_clock_networks ;"
#     set post_synth "$post_synth report_design_analysis ;"
#   }
#   library {
#     puts "Adding options specific to primitive libraries"
#     # For primitive libraries, we limit this to RTL elaboration only and
#     # discard the results.
#     if {![info exists hdl_no_elab] || ![string equal $hdl_no_elab true]} {
#       # Elaboration in vivado is slow. We want to provide the option NOT to elaborate at all
#       if {[info exists module] && [string length $module] > 0} {
#       } else {
#         set module onewire
#         read_verilog $env(OCPI_CDK_DIR)/include/hdl/onewire.v
#       }
#       set synth_opts "$synth_opts -top $module"
#       set post_synth "$post_synth puts \"Not writing checkpoint since doing -rtl only\" ;"
#     }
#   }
# }
# set synth_command "synth_design $synth_opts"
# puts "Running synthesis command: $synth_command"
Running synthesis command: synth_design -part xc7z020clg484-1 -top util_assemb_e3xx_base -mode default
# set synth_start_time [clock seconds]
# eval "$synth_command"
Command: synth_design -part xc7z020clg484-1 -top util_assemb_e3xx_base -mode default
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 26818 
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DNA_PORT [/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/DNA_PORT.v:22]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FIFO1 [/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/platform/zynq/FIFO1.v:42]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FIFO2 [/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/platform/zynq/FIFO2.v:41]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module MakeResetA [/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/platform/zynq/MakeResetA.v:40]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module SyncResetA [/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/platform/zynq/SyncResetA.v:43]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module SyncHandshake [/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/platform/zynq/SyncHandshake.v:41]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module arSRLFIFOD [/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/platform/zynq/arSRLFIFOD.v:32]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1280.383 ; gain = 83.129 ; free physical = 990 ; free virtual = 47335
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'util_assemb_e3xx_base' [/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/hdl/assemblies/util_assemb/container-util_assemb_e3xx_base/target-zynq/util_assemb_e3xx_base-impl.vhd:276]
	Parameter ocpi_debug bound to: 1'b0 
	Parameter ocpi_endian bound to: 2'b00 
	Parameter sdp_width bound to: 8'b00000001 
INFO: [Synth 8-638] synthesizing module 'util_assemb_e3xx_base_rv' [/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/hdl/assemblies/util_assemb/container-util_assemb_e3xx_base/gen/util_assemb_e3xx_base-assy.vhd:9]
	Parameter ocpi_debug bound to: 1'b0 
	Parameter ocpi_endian bound to: 0 - type: integer 
	Parameter sdp_width bound to: 8'b00000001 
	Parameter ocpi_debug bound to: 1'b0 
	Parameter ocpi_endian bound to: 0 - type: integer 
	Parameter sdp_width bound to: 8'b00000001 
INFO: [Synth 8-637] synthesizing blackbox instance 'pfconfig_i' of component 'base_rv' [/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/hdl/assemblies/util_assemb/container-util_assemb_e3xx_base/gen/util_assemb_e3xx_base-assy.vhd:24]
	Parameter ocpi_debug bound to: 1'b0 
	Parameter ocpi_endian bound to: 0 - type: integer 
INFO: [Synth 8-637] synthesizing blackbox instance 'util_assemb_i' of component 'util_assemb_rv' [/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/hdl/assemblies/util_assemb/container-util_assemb_e3xx_base/gen/util_assemb_e3xx_base-assy.vhd:42]
	Parameter ocpi_debug bound to: 1'b0 
	Parameter ocpi_endian bound to: 2'b00 
	Parameter nWorkers bound to: 32'b00000000000000000000000000000011 
INFO: [Synth 8-3491] module 'ocscp_rv' declared at '/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/platform/zynq/ocscp_rv.vhd:30' bound to instance 'ocscp_i' of component 'ocscp_rv' [/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/hdl/assemblies/util_assemb/container-util_assemb_e3xx_base/gen/util_assemb_e3xx_base-assy.vhd:48]
INFO: [Synth 8-638] synthesizing module 'ocscp_rv' [/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/platform/zynq/ocscp_rv.vhd:41]
	Parameter ocpi_debug bound to: 1'b0 
	Parameter ocpi_endian bound to: 32'sb00000000000000000000000000000000 
	Parameter nWorkers bound to: 3 - type: integer 
	Parameter ocpi_debug bound to: 1'b0 
	Parameter id_width bound to: 2 - type: integer 
	Parameter id bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'wci_master' declared at '/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/platform/zynq/wci_master.vhd:26' bound to instance 'wm' of component 'wci_master' [/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/platform/zynq/ocscp_rv.vhd:213]
INFO: [Synth 8-638] synthesizing module 'wci_master' [/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/platform/zynq/wci_master.vhd:37]
	Parameter ocpi_debug bound to: 1'b0 
	Parameter id_width bound to: 2 - type: integer 
	Parameter id bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'wci_master' (1#1) [/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/platform/zynq/wci_master.vhd:37]
	Parameter ocpi_debug bound to: 1'b0 
	Parameter id_width bound to: 2 - type: integer 
	Parameter id bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'wci_master' declared at '/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/platform/zynq/wci_master.vhd:26' bound to instance 'wm' of component 'wci_master' [/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/platform/zynq/ocscp_rv.vhd:213]
INFO: [Synth 8-638] synthesizing module 'wci_master__parameterized1' [/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/platform/zynq/wci_master.vhd:37]
	Parameter ocpi_debug bound to: 1'b0 
	Parameter id_width bound to: 2 - type: integer 
	Parameter id bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'wci_master__parameterized1' (1#1) [/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/platform/zynq/wci_master.vhd:37]
	Parameter ocpi_debug bound to: 1'b0 
	Parameter id_width bound to: 2 - type: integer 
	Parameter id bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'wci_master' declared at '/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/platform/zynq/wci_master.vhd:26' bound to instance 'wm' of component 'wci_master' [/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/platform/zynq/ocscp_rv.vhd:213]
INFO: [Synth 8-638] synthesizing module 'wci_master__parameterized3' [/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/platform/zynq/wci_master.vhd:37]
	Parameter ocpi_debug bound to: 1'b0 
	Parameter id_width bound to: 2 - type: integer 
	Parameter id bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'wci_master__parameterized3' (1#1) [/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/platform/zynq/wci_master.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'ocscp_rv' (2#1) [/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/platform/zynq/ocscp_rv.vhd:41]
	Parameter ocpi_debug bound to: 1'b0 
	Parameter ocpi_endian bound to: 0 - type: integer 
	Parameter sdp_width bound to: 8'b00000001 
INFO: [Synth 8-637] synthesizing blackbox instance 'unoc_term0_0_i' of component 'sdp_term_rv' [/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/hdl/assemblies/util_assemb/container-util_assemb_e3xx_base/gen/util_assemb_e3xx_base-assy.vhd:55]
	Parameter ocpi_debug bound to: 1'b0 
	Parameter ocpi_endian bound to: 0 - type: integer 
	Parameter sdp_width bound to: 8'b00000001 
INFO: [Synth 8-637] synthesizing blackbox instance 'unoc_term1_0_i' of component 'sdp_term_rv' [/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/hdl/assemblies/util_assemb/container-util_assemb_e3xx_base/gen/util_assemb_e3xx_base-assy.vhd:66]
	Parameter ocpi_debug bound to: 1'b0 
	Parameter ocpi_endian bound to: 0 - type: integer 
	Parameter sdp_width bound to: 8'b00000001 
INFO: [Synth 8-637] synthesizing blackbox instance 'unoc_term2_0_i' of component 'sdp_term_rv' [/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/hdl/assemblies/util_assemb/container-util_assemb_e3xx_base/gen/util_assemb_e3xx_base-assy.vhd:77]
	Parameter ocpi_debug bound to: 1'b0 
	Parameter ocpi_endian bound to: 0 - type: integer 
	Parameter sdp_width bound to: 8'b00000001 
INFO: [Synth 8-637] synthesizing blackbox instance 'unoc_term3_0_i' of component 'sdp_term_rv' [/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/hdl/assemblies/util_assemb/container-util_assemb_e3xx_base/gen/util_assemb_e3xx_base-assy.vhd:88]
	Parameter romwords bound to: 2048 - type: integer 
INFO: [Synth 8-3491] module 'metadata_rv' declared at '/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/platform/zynq/metadata_rv.vhd:25' bound to instance 'metadata_i' of component 'metadata_rv' [/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/hdl/assemblies/util_assemb/container-util_assemb_e3xx_base/gen/util_assemb_e3xx_base-assy.vhd:99]
INFO: [Synth 8-638] synthesizing module 'metadata_rv' [/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/platform/zynq/metadata_rv.vhd:32]
	Parameter romwords bound to: 2048 - type: integer 
INFO: [Synth 8-3491] module 'mkUUID' declared at '/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/hdl/assemblies/util_assemb/container-util_assemb_e3xx_base/target-zynq/util_assemb_e3xx_base_UUID.v:4' bound to instance 'uu' of component 'mkUUID' [/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/platform/zynq/metadata_rv.vhd:63]
INFO: [Synth 8-638] synthesizing module 'mkUUID' [/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/hdl/assemblies/util_assemb/container-util_assemb_e3xx_base/target-zynq/util_assemb_e3xx_base_UUID.v:4]
INFO: [Synth 8-256] done synthesizing module 'mkUUID' (3#1) [/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/hdl/assemblies/util_assemb/container-util_assemb_e3xx_base/target-zynq/util_assemb_e3xx_base_UUID.v:4]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter SIZE bound to: 2048 - type: integer 
	Parameter INITFILE bound to: metadatarom.dat - type: string 
INFO: [Synth 8-3491] module 'ROM' declared at '/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/ROM.v:22' bound to instance 'rom' of component 'ROM' [/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/platform/zynq/metadata_rv.vhd:70]
INFO: [Synth 8-638] synthesizing module 'ROM' [/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/ROM.v:22]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter SIZE bound to: 2048 - type: integer 
	Parameter INITFILE bound to: metadatarom.dat - type: string 
INFO: [Synth 8-3876] $readmem data file 'metadatarom.dat' is read successfully [/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/ROM.v:36]
INFO: [Synth 8-256] done synthesizing module 'ROM' (4#1) [/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/ROM.v:22]
INFO: [Synth 8-256] done synthesizing module 'metadata_rv' (5#1) [/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/platform/zynq/metadata_rv.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'util_assemb_e3xx_base_rv' (6#1) [/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/hdl/assemblies/util_assemb/container-util_assemb_e3xx_base/gen/util_assemb_e3xx_base-assy.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'util_assemb_e3xx_base' (7#1) [/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/hdl/assemblies/util_assemb/container-util_assemb_e3xx_base/target-zynq/util_assemb_e3xx_base-impl.vhd:276]
WARNING: [Synth 8-3331] design metadata_rv has unconnected port metadata_in[romAddr][15]
WARNING: [Synth 8-3331] design metadata_rv has unconnected port metadata_in[romAddr][14]
WARNING: [Synth 8-3331] design metadata_rv has unconnected port metadata_in[romAddr][13]
WARNING: [Synth 8-3331] design metadata_rv has unconnected port metadata_in[romAddr][12]
WARNING: [Synth 8-3331] design metadata_rv has unconnected port metadata_in[romAddr][11]
WARNING: [Synth 8-3331] design metadata_rv has unconnected port metadata_in[romEn]
WARNING: [Synth 8-3331] design wci_master__parameterized3 has unconnected port worker_in[id][5]
WARNING: [Synth 8-3331] design wci_master__parameterized3 has unconnected port worker_in[id][4]
WARNING: [Synth 8-3331] design wci_master__parameterized3 has unconnected port worker_in[id][3]
WARNING: [Synth 8-3331] design wci_master__parameterized3 has unconnected port worker_in[id][2]
WARNING: [Synth 8-3331] design wci_master__parameterized1 has unconnected port worker_in[id][5]
WARNING: [Synth 8-3331] design wci_master__parameterized1 has unconnected port worker_in[id][4]
WARNING: [Synth 8-3331] design wci_master__parameterized1 has unconnected port worker_in[id][3]
WARNING: [Synth 8-3331] design wci_master__parameterized1 has unconnected port worker_in[id][2]
WARNING: [Synth 8-3331] design wci_master has unconnected port worker_in[id][5]
WARNING: [Synth 8-3331] design wci_master has unconnected port worker_in[id][4]
WARNING: [Synth 8-3331] design wci_master has unconnected port worker_in[id][3]
WARNING: [Synth 8-3331] design wci_master has unconnected port worker_in[id][2]
WARNING: [Synth 8-3331] design util_assemb_e3xx_base_rv has unconnected port E3XX_CONN_DB_EXP_1_8V_31
WARNING: [Synth 8-3331] design util_assemb_e3xx_base_rv has unconnected port E3XX_CONN_E3XX_CONN_49
WARNING: [Synth 8-3331] design util_assemb_e3xx_base_rv has unconnected port E3XX_CONN_E3XX_CONN_51
WARNING: [Synth 8-3331] design util_assemb_e3xx_base_rv has unconnected port E3XX_CONN_E3XX_CONN_53
WARNING: [Synth 8-3331] design util_assemb_e3xx_base_rv has unconnected port E3XX_CONN_E3XX_CONN_55
WARNING: [Synth 8-3331] design util_assemb_e3xx_base_rv has unconnected port E3XX_CONN_E3XX_CONN_57
WARNING: [Synth 8-3331] design util_assemb_e3xx_base_rv has unconnected port E3XX_CONN_E3XX_CONN_59
WARNING: [Synth 8-3331] design util_assemb_e3xx_base_rv has unconnected port E3XX_CONN_E3XX_CONN_61
WARNING: [Synth 8-3331] design util_assemb_e3xx_base_rv has unconnected port E3XX_CONN_E3XX_CONN_63
WARNING: [Synth 8-3331] design util_assemb_e3xx_base_rv has unconnected port E3XX_CONN_E3XX_CONN_65
WARNING: [Synth 8-3331] design util_assemb_e3xx_base_rv has unconnected port E3XX_CONN_E3XX_CONN_73
WARNING: [Synth 8-3331] design util_assemb_e3xx_base_rv has unconnected port E3XX_CONN_CAT_P0_D_5
WARNING: [Synth 8-3331] design util_assemb_e3xx_base_rv has unconnected port E3XX_CONN_CAT_P0_D_7
WARNING: [Synth 8-3331] design util_assemb_e3xx_base_rv has unconnected port E3XX_CONN_CAT_P0_D_3
WARNING: [Synth 8-3331] design util_assemb_e3xx_base_rv has unconnected port E3XX_CONN_CAT_P0_D_9
WARNING: [Synth 8-3331] design util_assemb_e3xx_base_rv has unconnected port E3XX_CONN_CAT_P0_D_1
WARNING: [Synth 8-3331] design util_assemb_e3xx_base_rv has unconnected port E3XX_CONN_CAT_P0_D_6
WARNING: [Synth 8-3331] design util_assemb_e3xx_base_rv has unconnected port E3XX_CONN_CAT_P0_D_0
WARNING: [Synth 8-3331] design util_assemb_e3xx_base_rv has unconnected port E3XX_CONN_CAT_P0_D_2
WARNING: [Synth 8-3331] design util_assemb_e3xx_base_rv has unconnected port E3XX_CONN_CAT_P0_D_4
WARNING: [Synth 8-3331] design util_assemb_e3xx_base_rv has unconnected port E3XX_CONN_CAT_P0_D_11
WARNING: [Synth 8-3331] design util_assemb_e3xx_base_rv has unconnected port E3XX_CONN_CAT_P0_D_10
WARNING: [Synth 8-3331] design util_assemb_e3xx_base_rv has unconnected port E3XX_CONN_CAT_P0_D_8
WARNING: [Synth 8-3331] design util_assemb_e3xx_base_rv has unconnected port E3XX_CONN_E3XX_CONN_103
WARNING: [Synth 8-3331] design util_assemb_e3xx_base_rv has unconnected port E3XX_CONN_E3XX_CONN_105
WARNING: [Synth 8-3331] design util_assemb_e3xx_base_rv has unconnected port E3XX_CONN_E3XX_CONN_121
WARNING: [Synth 8-3331] design util_assemb_e3xx_base_rv has unconnected port E3XX_CONN_E3XX_CONN_123
WARNING: [Synth 8-3331] design util_assemb_e3xx_base_rv has unconnected port E3XX_CONN_E3XX_CONN_125
WARNING: [Synth 8-3331] design util_assemb_e3xx_base_rv has unconnected port E3XX_CONN_E3XX_CONN_127
WARNING: [Synth 8-3331] design util_assemb_e3xx_base_rv has unconnected port E3XX_CONN_E3XX_CONN_2
WARNING: [Synth 8-3331] design util_assemb_e3xx_base_rv has unconnected port E3XX_CONN_E3XX_CONN_4
WARNING: [Synth 8-3331] design util_assemb_e3xx_base_rv has unconnected port E3XX_CONN_DB_SCL
WARNING: [Synth 8-3331] design util_assemb_e3xx_base_rv has unconnected port E3XX_CONN_DB_SDA
WARNING: [Synth 8-3331] design util_assemb_e3xx_base_rv has unconnected port E3XX_CONN_DB_EXP_1_8V_5
WARNING: [Synth 8-3331] design util_assemb_e3xx_base_rv has unconnected port E3XX_CONN_DB_EXP_1_8V_6
WARNING: [Synth 8-3331] design util_assemb_e3xx_base_rv has unconnected port E3XX_CONN_DB_EXP_1_8V_8
WARNING: [Synth 8-3331] design util_assemb_e3xx_base_rv has unconnected port E3XX_CONN_DB_EXP_1_8V_9
WARNING: [Synth 8-3331] design util_assemb_e3xx_base_rv has unconnected port E3XX_CONN_DB_EXP_1_8V_10
WARNING: [Synth 8-3331] design util_assemb_e3xx_base_rv has unconnected port E3XX_CONN_DB_EXP_1_8V_11
WARNING: [Synth 8-3331] design util_assemb_e3xx_base_rv has unconnected port E3XX_CONN_DB_EXP_1_8V_33
WARNING: [Synth 8-3331] design util_assemb_e3xx_base_rv has unconnected port E3XX_CONN_DB_EXP_1_8V_34
WARNING: [Synth 8-3331] design util_assemb_e3xx_base_rv has unconnected port E3XX_CONN_DB_EXP_1_8V_32
WARNING: [Synth 8-3331] design util_assemb_e3xx_base_rv has unconnected port E3XX_CONN_E3XX_CONN_68
WARNING: [Synth 8-3331] design util_assemb_e3xx_base_rv has unconnected port E3XX_CONN_E3XX_CONN_72
WARNING: [Synth 8-3331] design util_assemb_e3xx_base_rv has unconnected port E3XX_CONN_E3XX_CONN_76
WARNING: [Synth 8-3331] design util_assemb_e3xx_base_rv has unconnected port E3XX_CONN_CAT_P1_D_11
WARNING: [Synth 8-3331] design util_assemb_e3xx_base_rv has unconnected port E3XX_CONN_CAT_P1_D_1
WARNING: [Synth 8-3331] design util_assemb_e3xx_base_rv has unconnected port E3XX_CONN_CAT_P1_D_3
WARNING: [Synth 8-3331] design util_assemb_e3xx_base_rv has unconnected port E3XX_CONN_CAT_P1_D_0
WARNING: [Synth 8-3331] design util_assemb_e3xx_base_rv has unconnected port E3XX_CONN_CAT_P1_D_5
WARNING: [Synth 8-3331] design util_assemb_e3xx_base_rv has unconnected port E3XX_CONN_CAT_P1_D_2
WARNING: [Synth 8-3331] design util_assemb_e3xx_base_rv has unconnected port E3XX_CONN_CAT_P1_D_4
WARNING: [Synth 8-3331] design util_assemb_e3xx_base_rv has unconnected port E3XX_CONN_CAT_P1_D_7
WARNING: [Synth 8-3331] design util_assemb_e3xx_base_rv has unconnected port E3XX_CONN_CAT_P1_D_6
WARNING: [Synth 8-3331] design util_assemb_e3xx_base_rv has unconnected port E3XX_CONN_CAT_P1_D_9
WARNING: [Synth 8-3331] design util_assemb_e3xx_base_rv has unconnected port E3XX_CONN_CAT_P1_D_8
WARNING: [Synth 8-3331] design util_assemb_e3xx_base_rv has unconnected port E3XX_CONN_CAT_P1_D_10
WARNING: [Synth 8-3331] design util_assemb_e3xx_base_rv has unconnected port E3XX_CONN_E3XX_CONN_106
WARNING: [Synth 8-3331] design util_assemb_e3xx_base_rv has unconnected port E3XX_CONN_DB_EXP_1_8V_24
WARNING: [Synth 8-3331] design util_assemb_e3xx_base_rv has unconnected port E3XX_CONN_E3XX_CONN_122
WARNING: [Synth 8-3331] design util_assemb_e3xx_base_rv has unconnected port E3XX_CONN_E3XX_CONN_124
WARNING: [Synth 8-3331] design util_assemb_e3xx_base_rv has unconnected port E3XX_CONN_E3XX_CONN_126
WARNING: [Synth 8-3331] design util_assemb_e3xx_base_rv has unconnected port E3XX_CONN_E3XX_CONN_128
WARNING: [Synth 8-3331] design util_assemb_e3xx_base_rv has unconnected port E3XX_CONN_CAT_RX_FRAME
WARNING: [Synth 8-3331] design util_assemb_e3xx_base_rv has unconnected port E3XX_CONN_CAT_DATA_CLK
WARNING: [Synth 8-3331] design util_assemb_e3xx_base_rv has unconnected port E3XX_CONN_TCXO_CLK
WARNING: [Synth 8-3331] design util_assemb_e3xx_base_rv has unconnected port E3XX_CONN_CAT_MISO
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1330.641 ; gain = 133.387 ; free physical = 975 ; free virtual = 47320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1330.641 ; gain = 133.387 ; free physical = 931 ; free virtual = 47277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1338.645 ; gain = 141.391 ; free physical = 929 ; free virtual = 47275
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'last_byte_en_valid_r_reg' into 'last_write_valid_r_reg' [/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/platform/zynq/wci_master.vhd:109]
INFO: [Synth 8-4471] merging register 'last_addr_valid_r_reg' into 'last_write_valid_r_reg' [/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/platform/zynq/wci_master.vhd:110]
WARNING: [Synth 8-6014] Unused sequential element last_byte_en_valid_r_reg was removed.  [/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/platform/zynq/wci_master.vhd:109]
WARNING: [Synth 8-6014] Unused sequential element last_addr_valid_r_reg was removed.  [/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/platform/zynq/wci_master.vhd:110]
INFO: [Synth 8-5544] ROM "reset_n_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "window_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "last_addr_r" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "last_control_r" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sticky_r" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sticky_r" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sticky_r" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-4471] merging register 'last_byte_en_valid_r_reg' into 'last_write_valid_r_reg' [/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/platform/zynq/wci_master.vhd:109]
INFO: [Synth 8-4471] merging register 'last_addr_valid_r_reg' into 'last_write_valid_r_reg' [/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/platform/zynq/wci_master.vhd:110]
WARNING: [Synth 8-6014] Unused sequential element last_byte_en_valid_r_reg was removed.  [/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/platform/zynq/wci_master.vhd:109]
WARNING: [Synth 8-6014] Unused sequential element last_addr_valid_r_reg was removed.  [/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/platform/zynq/wci_master.vhd:110]
INFO: [Synth 8-5544] ROM "reset_n_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "window_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "last_addr_r" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "last_control_r" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sticky_r" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sticky_r" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sticky_r" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'last_byte_en_valid_r_reg' into 'last_write_valid_r_reg' [/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/platform/zynq/wci_master.vhd:109]
INFO: [Synth 8-4471] merging register 'last_addr_valid_r_reg' into 'last_write_valid_r_reg' [/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/platform/zynq/wci_master.vhd:110]
WARNING: [Synth 8-6014] Unused sequential element last_byte_en_valid_r_reg was removed.  [/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/platform/zynq/wci_master.vhd:109]
WARNING: [Synth 8-6014] Unused sequential element last_addr_valid_r_reg was removed.  [/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/platform/zynq/wci_master.vhd:110]
INFO: [Synth 8-5544] ROM "reset_n_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "window_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "last_addr_r" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "last_control_r" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sticky_r" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sticky_r" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sticky_r" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "timedout_r" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "reset_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "scratch20_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "scratch24_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "lowbits" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "timedout_r" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "reset_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "scratch20_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "scratch24_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "lowbits" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset_count_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset_count_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "workers_out_r[cmd]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element DO_R_reg was removed.  [/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/ROM.v:41]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1362.664 ; gain = 165.410 ; free physical = 834 ; free virtual = 47180
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	               20 Bit    Registers := 4     
	               12 Bit    Registers := 3     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 6     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 7     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 37    
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 10    
	   3 Input     32 Bit        Muxes := 1     
	  22 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 18    
	   4 Input      9 Bit        Muxes := 15    
	   7 Input      9 Bit        Muxes := 3     
	   4 Input      6 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 3     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 8     
	   4 Input      3 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 39    
	   4 Input      1 Bit        Muxes := 12    
	   5 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module wci_master 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 6     
	   4 Input      9 Bit        Muxes := 5     
	   7 Input      9 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module wci_master__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 6     
	   4 Input      9 Bit        Muxes := 5     
	   7 Input      9 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module wci_master__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 6     
	   4 Input      9 Bit        Muxes := 5     
	   7 Input      9 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module ocscp_rv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	               20 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	  22 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 7     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 3     
Module ROM 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "lowbits" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "timedout_r" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element ftop/metadata_i/rom/DO_R_reg was removed.  [/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/zynq/ROM.v:41]
WARNING: [Synth 8-3917] design util_assemb_e3xx_base has port E3XX_CONN_TX_BANDSEL_2 driven by constant 0
WARNING: [Synth 8-3917] design util_assemb_e3xx_base has port E3XX_CONN_RX1B_BANDSEL_0 driven by constant 0
WARNING: [Synth 8-3917] design util_assemb_e3xx_base has port E3XX_CONN_RX1B_BANDSEL_1 driven by constant 0
WARNING: [Synth 8-3917] design util_assemb_e3xx_base has port E3XX_CONN_VCTXRX2_V2 driven by constant 0
WARNING: [Synth 8-3917] design util_assemb_e3xx_base has port E3XX_CONN_TX_ENABLE1A driven by constant 0
WARNING: [Synth 8-3917] design util_assemb_e3xx_base has port E3XX_CONN_TX_ENABLE2A driven by constant 0
WARNING: [Synth 8-3917] design util_assemb_e3xx_base has port E3XX_CONN_TX_ENABLE1B driven by constant 0
WARNING: [Synth 8-3917] design util_assemb_e3xx_base has port E3XX_CONN_TX_ENABLE2B driven by constant 0
WARNING: [Synth 8-3917] design util_assemb_e3xx_base has port E3XX_CONN_RX1C_BANDSEL_0 driven by constant 0
WARNING: [Synth 8-3917] design util_assemb_e3xx_base has port E3XX_CONN_RX1C_BANDSEL_1 driven by constant 0
WARNING: [Synth 8-3917] design util_assemb_e3xx_base has port E3XX_CONN_VCTXRX2_V1 driven by constant 0
WARNING: [Synth 8-3917] design util_assemb_e3xx_base has port E3XX_CONN_VCTXRX1_V2 driven by constant 0
WARNING: [Synth 8-3917] design util_assemb_e3xx_base has port E3XX_CONN_VCTXRX1_V1 driven by constant 0
WARNING: [Synth 8-3917] design util_assemb_e3xx_base has port E3XX_CONN_VCRX1_V1 driven by constant 0
WARNING: [Synth 8-3917] design util_assemb_e3xx_base has port E3XX_CONN_VCRX1_V2 driven by constant 0
WARNING: [Synth 8-3917] design util_assemb_e3xx_base has port E3XX_CONN_VCRX2_V1 driven by constant 0
WARNING: [Synth 8-3917] design util_assemb_e3xx_base has port E3XX_CONN_VCRX2_V2 driven by constant 0
WARNING: [Synth 8-3917] design util_assemb_e3xx_base has port E3XX_CONN_CAT_TXNRX driven by constant 0
WARNING: [Synth 8-3917] design util_assemb_e3xx_base has port E3XX_CONN_CAT_ENABLE driven by constant 0
WARNING: [Synth 8-3917] design util_assemb_e3xx_base has port E3XX_CONN_RX2_BANDSEL_2 driven by constant 0
WARNING: [Synth 8-3917] design util_assemb_e3xx_base has port E3XX_CONN_RX2_BANDSEL_1 driven by constant 0
WARNING: [Synth 8-3917] design util_assemb_e3xx_base has port E3XX_CONN_RX2_BANDSEL_0 driven by constant 0
WARNING: [Synth 8-3917] design util_assemb_e3xx_base has port E3XX_CONN_RX2C_BANDSEL_1 driven by constant 0
WARNING: [Synth 8-3917] design util_assemb_e3xx_base has port E3XX_CONN_RX2C_BANDSEL_0 driven by constant 0
WARNING: [Synth 8-3917] design util_assemb_e3xx_base has port E3XX_CONN_RX2B_BANDSEL_1 driven by constant 0
WARNING: [Synth 8-3917] design util_assemb_e3xx_base has port E3XX_CONN_RX2B_BANDSEL_0 driven by constant 0
WARNING: [Synth 8-3917] design util_assemb_e3xx_base has port E3XX_CONN_RX1_BANDSEL_0 driven by constant 0
WARNING: [Synth 8-3917] design util_assemb_e3xx_base has port E3XX_CONN_RX1_BANDSEL_1 driven by constant 0
WARNING: [Synth 8-3917] design util_assemb_e3xx_base has port E3XX_CONN_RX1_BANDSEL_2 driven by constant 0
WARNING: [Synth 8-3917] design util_assemb_e3xx_base has port E3XX_CONN_TX_BANDSEL_0 driven by constant 0
WARNING: [Synth 8-3917] design util_assemb_e3xx_base has port E3XX_CONN_TX_BANDSEL_1 driven by constant 0
WARNING: [Synth 8-3917] design util_assemb_e3xx_base has port E3XX_CONN_TCXO_DAC_SYNCn driven by constant 0
WARNING: [Synth 8-3917] design util_assemb_e3xx_base has port E3XX_CONN_TCXO_DAC_SCLK driven by constant 0
WARNING: [Synth 8-3917] design util_assemb_e3xx_base has port E3XX_CONN_TCXO_DAC_SDIN driven by constant 0
WARNING: [Synth 8-3917] design util_assemb_e3xx_base has port E3XX_CONN_CAT_RESET driven by constant 0
WARNING: [Synth 8-3917] design util_assemb_e3xx_base has port E3XX_CONN_CAT_CS driven by constant 0
WARNING: [Synth 8-3917] design util_assemb_e3xx_base has port E3XX_CONN_CAT_SCLK driven by constant 0
WARNING: [Synth 8-3917] design util_assemb_e3xx_base has port E3XX_CONN_CAT_MOSI driven by constant 0
WARNING: [Synth 8-3917] design util_assemb_e3xx_base has port E3XX_CONN_CAT_TX_FRAME driven by constant 0
WARNING: [Synth 8-3917] design util_assemb_e3xx_base has port E3XX_CONN_CAT_FB_CLK driven by constant 0
WARNING: [Synth 8-3917] design util_assemb_e3xx_base has port E3XX_CONN_LED_TXRX1_TX driven by constant 0
WARNING: [Synth 8-3917] design util_assemb_e3xx_base has port E3XX_CONN_LED_TXRX1_RX driven by constant 0
WARNING: [Synth 8-3917] design util_assemb_e3xx_base has port E3XX_CONN_LED_RX1_RX driven by constant 0
WARNING: [Synth 8-3917] design util_assemb_e3xx_base has port E3XX_CONN_LED_TXRX2_TX driven by constant 0
WARNING: [Synth 8-3917] design util_assemb_e3xx_base has port E3XX_CONN_LED_TXRX2_RX driven by constant 0
WARNING: [Synth 8-3917] design util_assemb_e3xx_base has port E3XX_CONN_LED_RX2_RX driven by constant 0
WARNING: [Synth 8-3331] design wci_master__parameterized3 has unconnected port worker_in[id][5]
WARNING: [Synth 8-3331] design wci_master__parameterized3 has unconnected port worker_in[id][4]
WARNING: [Synth 8-3331] design wci_master__parameterized3 has unconnected port worker_in[id][3]
WARNING: [Synth 8-3331] design wci_master__parameterized3 has unconnected port worker_in[id][2]
WARNING: [Synth 8-3331] design wci_master__parameterized1 has unconnected port worker_in[id][5]
WARNING: [Synth 8-3331] design wci_master__parameterized1 has unconnected port worker_in[id][4]
WARNING: [Synth 8-3331] design wci_master__parameterized1 has unconnected port worker_in[id][3]
WARNING: [Synth 8-3331] design wci_master__parameterized1 has unconnected port worker_in[id][2]
WARNING: [Synth 8-3331] design wci_master has unconnected port worker_in[id][5]
WARNING: [Synth 8-3331] design wci_master has unconnected port worker_in[id][4]
WARNING: [Synth 8-3331] design wci_master has unconnected port worker_in[id][3]
WARNING: [Synth 8-3331] design wci_master has unconnected port worker_in[id][2]
WARNING: [Synth 8-3331] design util_assemb_e3xx_base has unconnected port E3XX_CONN_DB_EXP_1_8V_31
WARNING: [Synth 8-3331] design util_assemb_e3xx_base has unconnected port E3XX_CONN_E3XX_CONN_49
WARNING: [Synth 8-3331] design util_assemb_e3xx_base has unconnected port E3XX_CONN_E3XX_CONN_51
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (ftop/ocscp_i/workers_out_r_reg[id][5]) is unused and will be removed from module util_assemb_e3xx_base.
WARNING: [Synth 8-3332] Sequential element (ftop/ocscp_i/workers_out_r_reg[id][4]) is unused and will be removed from module util_assemb_e3xx_base.
WARNING: [Synth 8-3332] Sequential element (ftop/ocscp_i/workers_out_r_reg[id][3]) is unused and will be removed from module util_assemb_e3xx_base.
WARNING: [Synth 8-3332] Sequential element (ftop/ocscp_i/workers_out_r_reg[id][2]) is unused and will be removed from module util_assemb_e3xx_base.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1496.285 ; gain = 299.031 ; free physical = 664 ; free virtual = 47008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|ROM         | DO_R_reg   | 2048x32       | Block RAM      | 
+------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1496.285 ; gain = 299.031 ; free physical = 660 ; free virtual = 47003
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (ftop/ocscp_i/gen0[0].wm/attention_r_reg) is unused and will be removed from module util_assemb_e3xx_base.
WARNING: [Synth 8-3332] Sequential element (ftop/ocscp_i/gen0[1].wm/attention_r_reg) is unused and will be removed from module util_assemb_e3xx_base.
WARNING: [Synth 8-3332] Sequential element (ftop/ocscp_i/gen0[2].wm/attention_r_reg) is unused and will be removed from module util_assemb_e3xx_base.
WARNING: [Synth 8-3332] Sequential element (ftop/ocscp_i/workers_out_r_reg[cmd][2]) is unused and will be removed from module util_assemb_e3xx_base.
INFO: [Synth 8-4480] The timing for the instance ftop/metadata_i/rom/DO_R_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ftop/metadata_i/rom/DO_R_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1504.285 ; gain = 307.031 ; free physical = 647 ; free virtual = 46990
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1504.289 ; gain = 307.035 ; free physical = 642 ; free virtual = 46986
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1504.289 ; gain = 307.035 ; free physical = 642 ; free virtual = 46986
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1504.289 ; gain = 307.035 ; free physical = 643 ; free virtual = 46986
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1504.289 ; gain = 307.035 ; free physical = 642 ; free virtual = 46986
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1504.289 ; gain = 307.035 ; free physical = 642 ; free virtual = 46985
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1504.289 ; gain = 307.035 ; free physical = 642 ; free virtual = 46985
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |base_rv        |         1|
|2     |util_assemb_rv |         1|
|3     |sdp_term_rv    |         4|
+------+---------------+----------+

Report Cell Usage: 
+------+--------------------+------+
|      |Cell                |Count |
+------+--------------------+------+
|1     |base_rv_bbox        |     1|
|2     |sdp_term_rv_bbox    |     1|
|3     |sdp_term_rv_bbox_0  |     1|
|4     |sdp_term_rv_bbox_1  |     1|
|5     |sdp_term_rv_bbox_2  |     1|
|6     |util_assemb_rv_bbox |     1|
|7     |CARRY4              |     8|
|8     |LUT1                |    36|
|9     |LUT2                |    24|
|10    |LUT3                |    31|
|11    |LUT4                |    39|
|12    |LUT5                |   166|
|13    |LUT6                |   282|
|14    |RAMB36E1            |     2|
|15    |FDRE                |   442|
|16    |FDSE                |     3|
|17    |IBUF                |     2|
|18    |OBUF                |    46|
+------+--------------------+------+

Report Instance Areas: 
+------+-------------------+---------------------------+------+
|      |Instance           |Module                     |Cells |
+------+-------------------+---------------------------+------+
|1     |top                |                           |  2152|
|2     |  ftop             |util_assemb_e3xx_base_rv   |  2104|
|3     |    metadata_i     |metadata_rv                |     2|
|4     |      rom          |ROM                        |     2|
|5     |    ocscp_i        |ocscp_rv                   |  1008|
|6     |      \gen0[0].wm  |wci_master                 |   206|
|7     |      \gen0[1].wm  |wci_master__parameterized1 |   210|
|8     |      \gen0[2].wm  |wci_master__parameterized3 |   176|
+------+-------------------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1504.289 ; gain = 307.035 ; free physical = 642 ; free virtual = 46985
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 7 critical warnings and 226 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1504.289 ; gain = 307.035 ; free physical = 643 ; free virtual = 46987
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1504.293 ; gain = 307.035 ; free physical = 643 ; free virtual = 46987
INFO: [Project 1-571] Translating synthesized netlist
Parsing EDIF File [/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.bsp.e310/exports/lib/platforms/e3xx/hdl/zynq/base_rv.edf]
Finished Parsing EDIF File [/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.bsp.e310/exports/lib/platforms/e3xx/hdl/zynq/base_rv.edf]
Parsing EDIF File [/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/hdl/assemblies/util_assemb/lib/hdl/zynq/util_assemb_rv.edf]
Finished Parsing EDIF File [/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/hdl/assemblies/util_assemb/lib/hdl/zynq/util_assemb_rv.edf]
Parsing EDIF File [/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/devices/hdl/zynq/sdp_term_rv.edf]
Finished Parsing EDIF File [/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/devices/hdl/zynq/sdp_term_rv.edf]
INFO: [Netlist 29-17] Analyzing 244 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 11 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 11 instances

86 Infos, 174 Warnings, 7 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1698.602 ; gain = 514.047 ; free physical = 530 ; free virtual = 46879
# set synth_end_time [clock seconds]
# puts "Running post-synthesis commands: $post_synth"
Running post-synthesis commands: puts "Synthesis complete." ;  write_edif -force util_assemb_e3xx_base.edf  -security_mode all ; report_utilization ; report_timing ; report_clock_networks ; report_design_analysis ;
# eval "$post_synth"
Synthesis complete.
Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date         : Tue Oct 16 16:09:51 2018
| Host         : buildserver                  running 64-bit CentOS Linux release 7.5.1804 (Core)
| Command      : report_utilization
| Design       : util_assemb_e3xx_base
| Device       : 7z020clg484-1
| Design State : Synthesized
--------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| Slice LUTs*                | 3293 |     0 |     53200 |  6.19 |
|   LUT as Logic             | 3249 |     0 |     53200 |  6.11 |
|   LUT as Memory            |   44 |     0 |     17400 |  0.25 |
|     LUT as Distributed RAM |   44 |     0 |           |       |
|     LUT as Shift Register  |    0 |     0 |           |       |
| Slice Registers            | 2780 |     0 |    106400 |  2.61 |
|   Register as Flip Flop    | 2779 |     0 |    106400 |  2.61 |
|   Register as Latch        |    1 |     0 |    106400 | <0.01 |
| F7 Muxes                   |   77 |     0 |     26600 |  0.29 |
| F8 Muxes                   |   26 |     0 |     13300 |  0.20 |
+----------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 18    |          Yes |           - |          Set |
| 144   |          Yes |           - |        Reset |
| 26    |          Yes |         Set |            - |
| 2592  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Memory
---------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |    2 |     0 |       140 |  1.43 |
|   RAMB36/FIFO*    |    2 |     0 |       140 |  1.43 |
|     RAMB36E1 only |    2 |       |           |       |
|   RAMB18          |    0 |     0 |       280 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |       220 |  0.00 |
+-----------+------+-------+-----------+-------+


4. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |   48 |     0 |       200 | 24.00 |
| Bonded IPADs                |    0 |     0 |         2 |  0.00 |
| Bonded IOPADs               |    0 |     0 |       130 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         4 |  0.00 |
| PHASER_REF                  |    0 |     0 |         4 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        16 |  0.00 |
| IN_FIFO                     |    0 |     0 |        16 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         4 |  0.00 |
| IBUFDS                      |    0 |     0 |       192 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        16 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        16 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       200 |  0.00 |
| ILOGIC                      |    0 |     0 |       200 |  0.00 |
| OLOGIC                      |    0 |     0 |       200 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


5. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    1 |     0 |        32 |  3.13 |
| BUFIO      |    0 |     0 |        16 |  0.00 |
| MMCME2_ADV |    0 |     0 |         4 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         4 |  0.00 |
| BUFMRCE    |    0 |     0 |         8 |  0.00 |
| BUFHCE     |    0 |     0 |        72 |  0.00 |
| BUFR       |    0 |     0 |        16 |  0.00 |
+------------+------+-------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


7. Primitives
-------------

+----------+------+----------------------+
| Ref Name | Used |  Functional Category |
+----------+------+----------------------+
| FDRE     | 2592 |         Flop & Latch |
| LUT6     | 1167 |                  LUT |
| LUT4     |  671 |                  LUT |
| LUT1     |  603 |                  LUT |
| LUT2     |  419 |                  LUT |
| LUT5     |  383 |                  LUT |
| LUT3     |  363 |                  LUT |
| CARRY4   |  229 |           CarryLogic |
| FDCE     |  143 |         Flop & Latch |
| BIBUF    |  130 |                   IO |
| MUXF7    |   77 |                MuxFx |
| RAMD32   |   66 |   Distributed Memory |
| OBUF     |   46 |                   IO |
| MUXF8    |   26 |                MuxFx |
| FDSE     |   26 |         Flop & Latch |
| RAMS32   |   22 |   Distributed Memory |
| FDPE     |   18 |         Flop & Latch |
| RAMB36E1 |    2 |         Block Memory |
| IBUF     |    2 |                   IO |
| PS7      |    1 | Specialized Resource |
| LDCE     |    1 |         Flop & Latch |
| BUFG     |    1 |                Clock |
+----------+------+----------------------+


8. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


9. Instantiated Netlists
------------------------

+----------------+------+
|    Ref Name    | Used |
+----------------+------+
| sdp_term_rv    |    4 |
| util_assemb_rv |    1 |
| base_rv        |    1 |
+----------------+------+


report_utilization: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1698.602 ; gain = 0.000 ; free physical = 513 ; free virtual = 46869
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date         : Tue Oct 16 16:09:59 2018
| Host         : buildserver                  running 64-bit CentOS Linux release 7.5.1804 (Core)
| Command      : report_timing
| Design       : util_assemb_e3xx_base
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------

Timing Report

Slack:                    inf
  Source:                 ftop/pfconfig_i/e3xx_i/worker/g[0].dp/wd/pkt_ndws_p_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ftop/pfconfig_i/e3xx_i/worker/g[0].dp/wd/axi_data_idx_r_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.203ns  (logic 2.396ns (29.209%)  route 5.807ns (70.791%))
  Logic Levels:           10  (CARRY4=1 FDRE=1 LUT3=1 LUT4=3 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  ftop/pfconfig_i/e3xx_i/worker/g[0].dp/wd/pkt_ndws_p_reg[9]/C
                         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  ftop/pfconfig_i/e3xx_i/worker/g[0].dp/wd/pkt_ndws_p_reg[9]/Q
                         net (fo=6, unplaced)         0.997     1.475    ftop/pfconfig_i/e3xx_i/worker/g[0].dp/wd/pkt_ndws_p_reg_n_0_[9]
                         LUT6 (Prop_lut6_I0_O)        0.295     1.770 f  ftop/pfconfig_i/e3xx_i/worker/g[0].dp/wd/pkt_ndws_left_after_carry__1_i_3/O
                         net (fo=2, unplaced)         1.122     2.892    ftop/pfconfig_i/e3xx_i/worker/g[0].dp/wd/pkt_ndws_left[9]
                         LUT6 (Prop_lut6_I1_O)        0.124     3.016 r  ftop/pfconfig_i/e3xx_i/worker/g[0].dp/wd/PS7_i_i_317/O
                         net (fo=3, unplaced)         0.467     3.483    ftop/pfconfig_i/e3xx_i/worker/g[0].dp/wd/PS7_i_i_317_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     3.607 r  ftop/pfconfig_i/e3xx_i/worker/g[0].dp/wd/pkt_ndws_left_after_carry_i_9/O
                         net (fo=6, unplaced)         0.481     4.088    ftop/pfconfig_i/e3xx_i/worker/g[0].dp/wd/pkt_ndws_left_after_carry_i_9_n_0
                         LUT4 (Prop_lut4_I3_O)        0.124     4.212 r  ftop/pfconfig_i/e3xx_i/worker/g[0].dp/wd/pkt_ndws_left_after_carry_i_7/O
                         net (fo=1, unplaced)         0.000     4.212    ftop/pfconfig_i/e3xx_i/worker/g[0].dp/wd/pkt_ndws_left_after_carry_i_7_n_0
                         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     4.790 f  ftop/pfconfig_i/e3xx_i/worker/g[0].dp/wd/pkt_ndws_left_after_carry/O[2]
                         net (fo=2, unplaced)         0.916     5.706    ftop/pfconfig_i/e3xx_i/worker/g[0].dp/wd/pkt_ndws_left_after__26[2]
                         LUT4 (Prop_lut4_I1_O)        0.301     6.007 f  ftop/pfconfig_i/e3xx_i/worker/g[0].dp/wd/write_state_r[1]_i_7/O
                         net (fo=1, unplaced)         0.902     6.909    ftop/pfconfig_i/e3xx_i/worker/g[0].dp/wd/write_state_r[1]_i_7_n_0
                         LUT4 (Prop_lut4_I0_O)        0.124     7.033 f  ftop/pfconfig_i/e3xx_i/worker/g[0].dp/wd/write_state_r[1]_i_6/O
                         net (fo=4, unplaced)         0.473     7.506    ftop/pfconfig_i/e3xx_i/worker/g[0].dp/wd/its13_out
                         LUT3 (Prop_lut3_I2_O)        0.124     7.630 r  ftop/pfconfig_i/e3xx_i/worker/g[0].dp/wd/axi_data_idx_r[0]_i_3/O
                         net (fo=1, unplaced)         0.449     8.079    ftop/pfconfig_i/e3xx_i/worker/g[0].dp/wd/axi_data_idx_r[0]_i_3_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.203 r  ftop/pfconfig_i/e3xx_i/worker/g[0].dp/wd/axi_data_idx_r[0]_i_1/O
                         net (fo=1, unplaced)         0.000     8.203    ftop/pfconfig_i/e3xx_i/worker/g[0].dp/wd/axi_data_idx_r[0]_i_1_n_0
                         FDRE                                         r  ftop/pfconfig_i/e3xx_i/worker/g[0].dp/wd/axi_data_idx_r_reg[0]/D
  -------------------------------------------------------------------    -------------------




report_timing: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2189.148 ; gain = 490.547 ; free physical = 818 ; free virtual = 46937
Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date         : Tue Oct 16 16:09:59 2018
| Host         : buildserver                  running 64-bit CentOS Linux release 7.5.1804 (Core)
| Command      : report_clock_networks
| Design       : util_assemb_e3xx_base
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------

Clock Networks Report


Unconstrained Clocks
-------------------

Clock FCLKCLK[1] (endpoints: 2874 clock, 0 nonclock)
PS7/FCLKCLK[1] (ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i)

Clock Q (endpoints: 1 clock, 2 nonclock)
FDCE/Q (ftop/pfconfig_i/time_server_i/worker/ts/syncReg_ppsOutMode/dD_OUT_reg[0])

Clock Q (endpoints: 1 clock, 2 nonclock)
FDCE/Q (ftop/pfconfig_i/time_server_i/worker/ts/syncReg_ppsOutMode/dD_OUT_reg[1])

Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date         : Tue Oct 16 16:10:00 2018
| Host         : buildserver                  running 64-bit CentOS Linux release 7.5.1804 (Core)
| Command      : report_design_analysis
| Design       : util_assemb_e3xx_base
| Device       : xc7z020
--------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+----------------------------------------------------------+
|      Characteristics      |                          Path #1                         |
+---------------------------+----------------------------------------------------------+
| Requirement               |                                                    0.000 |
| Path Delay                |                                                    8.203 |
| Logic Delay               | 2.396(30%)                                               |
| Net Delay                 | 5.807(70%)                                               |
| Clock Skew                |                                                    0.000 |
| Slack                     |                                                      inf |
| Clock Relationship        | Safely Timed                                             |
| Logic Levels              |                                                       10 |
| Routes                    |                                                        0 |
| Logical Path              | FDRE LUT6 LUT6 LUT6 LUT4 CARRY4 LUT4 LUT4 LUT3 LUT6 FDRE |
| Start Point Clock         |                                                          |
| End Point Clock           |                                                          |
| DSP Block                 | None                                                     |
| BRAM                      | None                                                     |
| IO Crossings              |                                                        0 |
| Config Crossings          |                                                        0 |
| SLR Crossings             |                                                        0 |
| PBlocks                   |                                                        0 |
| High Fanout               |                                                     2802 |
| Dont Touch                |                                                        0 |
| Mark Debug                |                                                        0 |
| Start Point Pin Primitive | FDRE/C                                                   |
| End Point Pin Primitive   | FDRE/D                                                   |
| Start Point Pin           | pkt_ndws_p_reg[9]/C                                      |
| End Point Pin             | axi_data_idx_r_reg[0]/D                                  |
+---------------------------+----------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (308, 299)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+---+---+---+-----+-----+-----+-----+-----+----+----+----+-------+-------+-------+-------+-----+
| End Point Clock | Requirement | 0 | 1 | 2 |  3  |  4  |  5  |  6  |  7  |  8 |  9 | 10 | 11-15 | 16-20 | 21-25 | 26-30 | 31+ |
+-----------------+-------------+---+---+---+-----+-----+-----+-----+-----+----+----+----+-------+-------+-------+-------+-----+
|                 | 0.000ns     | 0 | 0 | 0 | 138 | 222 | 142 | 173 | 112 | 27 | 81 | 16 |    47 |    32 |    10 |     0 |   0 |
+-----------------+-------------+---+---+---+-----+-----+-----+-----+-----+----+----+----+-------+-------+-------+-------+-----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


# close_project
# puts "Done with Vivado compilation"
Done with Vivado compilation
# puts "======Timing broken up into subtasks======
# -----------------------------------------------------------------
# |           Load files from Libraries and Cores: [expr $done_load_files_time - $initial_time] seconds \t|
# -----------------------------------------------------------------
# |                  Set up the synthesis options: [expr $synth_start_time - $done_load_files_time] seconds \t|
# -----------------------------------------------------------------
# |                                Synthesis time: [expr $synth_end_time - $synth_start_time] seconds \t|
# -----------------------------------------------------------------
# |                Post synthesis (write netlist): [expr [clock seconds] - $synth_end_time] seconds \t|
# -----------------------------------------------------------------
# |                                Total TCL time: [expr [clock seconds] - $initial_time] seconds
# -----------------------------------------------------------------"
======Timing broken up into subtasks======
-----------------------------------------------------------------
|           Load files from Libraries and Cores: 1 seconds 	|
-----------------------------------------------------------------
|                  Set up the synthesis options: 0 seconds 	|
-----------------------------------------------------------------
|                                Synthesis time: 16 seconds 	|
-----------------------------------------------------------------
|                Post synthesis (write netlist): 9 seconds 	|
-----------------------------------------------------------------
|                                Total TCL time: 26 seconds
-----------------------------------------------------------------
INFO: [Common 17-206] Exiting Vivado at Tue Oct 16 16:10:00 2018...
0:33.87 at 16:10:01
