# Low-Latency Order Book Engine - HFT Grade

A **production-grade** high-performance C++ order book engine featuring advanced HFT techniques: lock-free threading, CPU pinning, market orders, and comprehensive latency analysis.

## ðŸš€ Key Features

### Core Order Book
- **Zero-Copy Processing**: Uses `mmap` for memory-mapped file I/O (no syscalls in hot path)
- **O(1) Order Lookup**: Direct vector indexing by order ID (no hash collisions)
- **Smart Modify Orders**: Preserves queue priority on quantity decreases (maintains time priority)
- **Market Orders**: Aggressive matching that walks the book across multiple price levels

### Advanced HFT Features
- **Lock-Free SPSC Queues**: Single-Producer-Single-Consumer ring buffers using `std::atomic`
  - Zero mutexes â†’ 10x faster inter-thread communication
  - Memory ordering semantics (`acquire`/`release`) for cache coherency
- **CPU Pinning**: Thread affinity with `sched_setaffinity`
  - Prevents cache thrashing from OS scheduler
  - Keeps L1/L2 caches warm for consistent sub-microsecond latency
- **Multi-Threaded Architecture**:
  - Network thread (Core 0): Produces messages
  - Engine thread (Core 2): Order book operations (isolated)
  - Publisher thread (Core 3): Market data distribution

### Performance Instrumentation
- **Latency Histogram**: 10ns bucket granularity to reveal tail behavior
- **Jitter Analysis**: Identifies outliers (page faults, context switches)
- **Comprehensive Metrics**: Throughput, P50/P99 latency, min/max tracking

## ðŸ“Š Performance Summary

Benchmark results with 100,000+ messages:

```text
================ PERFORMANCE SUMMARY ================
Processed messages: 100,001
Total time: 18,529 Î¼s
Throughput: 5.4M msgs/sec
====================================================

Latency Distribution:
  Median (P50):  40-50 ns (19.6% of messages)
  P99:           ~1,000 ns
  Min:           39 ns
  Max:           225,228 ns

Jitter: 225,189 ns
âš  High jitter (no CPU isolation) - Expected <5Î¼s with isolcpus
```

**Translation:**
- **5.4 million market events per second**
- **40-50ns median latency** (faster than DRAM access!)
- **99% of messages complete in under 1 microsecond**

## Getting Started

### Prerequisites

- GCC (supporting C++17 or later)
- Make
- Linux (for CPU pinning with `sched_setaffinity`)

### Build and Run

```bash
# Build everything
make all

# Generate test data (100k messages)
./data_gen

# Run the full engine with all HFT features
./engine
```

### Test Programs

#### 1. Smart Modify Order Test
```bash
# Build and run
g++ -O3 -std=c++17 test_modify.cpp -o test_modify
./test_modify
```

Demonstrates queue priority preservation:
- âœ… Quantity decrease â†’ Keeps priority
- âŒ Quantity increase â†’ Loses priority (Cancel + Add)
- âŒ Price/Side change â†’ Loses priority

#### 2. Market Order Test
```bash
# Build and run
g++ -O3 -std=c++17 test_market_orders.cpp -o test_market_orders
./test_market_orders
```

Shows how market orders walk the book:
- Crosses the spread for immediate execution
- Matches multiple price levels
- Demonstrates price impact

## ðŸ“š Documentation

- **[IMPLEMENTATION_GUIDE.md](IMPLEMENTATION_GUIDE.md)**: Complete guide with interview talking points
- **[ADVANCED_FEATURES.md](ADVANCED_FEATURES.md)**: Deep technical dive into each feature
  - Lock-free SPSC queues with memory ordering
  - CPU pinning and isolation
  - Jitter analysis and debugging
  - Performance optimization roadmap
- **[CRITICAL_FIXES.md](CRITICAL_FIXES.md)**: âš ï¸ **Must Read** - Production-grade optimizations
  - **Hardware PAUSE** instead of yield() (eliminates context switches)
  - **Observer Effect** documentation (chrono overhead)
  - **Race-free shutdown** protocol (atomic signaling)
  - From demo code â†’ production HFT code

## ðŸ—ï¸ Architecture

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚             HFT Order Book Engine                        â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                           â”‚
â”‚  Network Thread (Core 0)                                 â”‚
â”‚       â”‚   Produces messages from file/network           â”‚
â”‚       â”‚                                                   â”‚
â”‚       â”œâ”€â”€â–º Lock-Free SPSC Queue â”€â”€â–º                      â”‚
â”‚       â”‚    (524K messages)                               â”‚
â”‚       â”‚                                                   â”‚
â”‚       â–¼                                                   â”‚
â”‚  Engine Thread (Core 2 - ISOLATED)                       â”‚
â”‚       â€¢ Order book operations                            â”‚
â”‚       â€¢ Market order matching                            â”‚
â”‚       â€¢ Smart modify (queue priority)                    â”‚
â”‚       â”‚                                                   â”‚
â”‚       â”œâ”€â”€â–º Lock-Free Ring Buffer â”€â”€â–º                     â”‚
â”‚       â”‚    (1M updates)                                  â”‚
â”‚       â”‚                                                   â”‚
â”‚       â–¼                                                   â”‚
â”‚  Publisher Thread (Core 3)                               â”‚
â”‚       â€¢ Market data feed                                 â”‚
â”‚       â€¢ Client updates                                   â”‚
â”‚                                                           â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

## ðŸŽ¯ HFT Features Explained

### 1. Lock-Free Threading
- **SPSC queues** with `std::atomic` (no mutexes)
- **Memory ordering** (`acquire`/`release`) for cache coherency
- **10x faster** than traditional mutex-based queues

### 2. CPU Pinning
- Threads pinned to specific cores with `sched_setaffinity`
- Prevents OS from moving threads â†’ keeps caches warm
- **2-4x lower P99 latency**, near-zero context switches

### 3. Market Orders
- Aggressively match against opposite side of book
- Walk multiple price levels until filled
- **O(L) complexity** where L = levels matched (typically 1-3)

### 4. Smart Modify
- Quantity decrease â†’ **maintains queue priority** (in-place update)
- Price/side/qty increase â†’ loses priority (Cancel + Add)
- Critical for HFT: queue position = money

### 5. Comprehensive Metrics
- **Latency histogram** (10ns buckets)
- **Jitter analysis** (detects outliers from page faults/context switches)
- Reveals tail latency that averages hide

## âš¡ Optimization Roadmap

Current performance can be further improved:

### Immediate Wins
1. **CPU Isolation**: Boot with `isolcpus=2 nohz_full=2`
   - Expected: Jitter drops from 225Î¼s â†’ <5Î¼s
   
2. **Memory Locking**: `mlockall(MCL_CURRENT | MCL_FUTURE)`
   - Prevents page faults in hot path
   
3. **Huge Pages**: Use 2MB pages instead of 4KB
   - Reduces TLB misses

### Advanced Optimizations
4. **DPDK**: Kernel bypass networking
   - End-to-end latency <500ns
   
5. **RDMA/Infiniband**: Zero-copy networking
   - Sub-microsecond market data

6. **FPGA**: Hardware-accelerated matching
   - Deterministic <1Î¼s matching

## ðŸŽ“ What This Demonstrates

| Skill Area | Implementation |
|------------|----------------|
| **Systems Programming** | CPU pinning, memory barriers, cache optimization |
| **Concurrency** | Lock-free data structures, atomics, threading |
| **Performance** | Profiling, jitter analysis, tail latency |
| **Domain Knowledge** | Market microstructure, queue priority, liquidity |
| **Production Ready** | Error handling, metrics, comprehensive docs |

## Professional Aspirations

This project is built as part of my journey toward a **Systems Engineer role in High-Frequency Trading (HFT)**. It reflects my focus on:
- Hardware-software empathy (cache awareness, CPU architecture)
- Low-latency optimization (sub-microsecond critical path)
- Robust systems design (lock-free, fault-tolerant)
- Domain expertise (market microstructure, order flow)
