
---------- Begin Simulation Statistics ----------
final_tick                                 3133216000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 185718                       # Simulator instruction rate (inst/s)
host_mem_usage                                4408904                       # Number of bytes of host memory used
host_op_rate                                   345819                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    42.54                       # Real time elapsed on the host
host_tick_rate                               73655359                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7900208                       # Number of instructions simulated
sim_ops                                      14710756                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003133                       # Number of seconds simulated
sim_ticks                                  3133216000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1453215                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  9                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             35588                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1356250                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             850437                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1453215                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           602778                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1684636                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  159872                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        16770                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   7075865                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  5124306                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             35680                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    1502438                       # Number of branches committed
system.cpu.commit.bw_lim_events               2542067                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls            1016                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         1116838                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              7900208                       # Number of instructions committed
system.cpu.commit.committedOps               14710756                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      7300227                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.015109                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.726178                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2454033     33.62%     33.62% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       917719     12.57%     46.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       534455      7.32%     53.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       851953     11.67%     65.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      2542067     34.82%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      7300227                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                     177177                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               156485                       # Number of function calls committed.
system.cpu.commit.int_insts                  14574137                       # Number of committed integer instructions.
system.cpu.commit.loads                       1996846                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        20954      0.14%      0.14% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         11446436     77.81%     77.95% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           35288      0.24%     78.19% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            38415      0.26%     78.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd          13051      0.09%     78.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     78.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1520      0.01%     78.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     78.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     78.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     78.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     78.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     78.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6414      0.04%     78.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     78.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           11571      0.08%     78.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     78.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           12578      0.09%     78.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          86777      0.59%     79.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     79.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     79.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1256      0.01%     79.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     79.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     79.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     79.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     79.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     79.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     79.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     79.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     79.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     79.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     79.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     79.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     79.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     79.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     79.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     79.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     79.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     79.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     79.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     79.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     79.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     79.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     79.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     79.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     79.36% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1976510     13.44%     92.79% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1026821      6.98%     99.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        20336      0.14%     99.91% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        12829      0.09%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          14710756                       # Class of committed instruction
system.cpu.commit.refs                        3036496                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     7900208                       # Number of Instructions Simulated
system.cpu.committedOps                      14710756                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.991498                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.991498                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         8209                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        33347                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        49167                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4505                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1195744                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts               16121002                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  1904625                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   4339935                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  35777                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                130393                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                     2091376                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2243                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     1074594                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           173                       # TLB misses on write requests
system.cpu.fetch.Branches                     1684636                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1151174                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       5623853                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  5853                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           16                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        8851920                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  122                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles           10                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           628                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   71554                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.215068                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            1946068                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1010309                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.130075                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            7606474                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.161268                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.873239                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2980217     39.18%     39.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   356768      4.69%     43.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   259403      3.41%     47.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   476289      6.26%     53.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  3533797     46.46%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              7606474                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    283425                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   158129                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    801136400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    801136400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    801136400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    801136400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    801136000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    801136000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)     15576400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)     15576400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)      1614000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)      1614000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)      1613600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)      1613600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)     12501200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)     12516000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)     12696000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)     12675600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)    318630400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)    318585600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)    318586000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)    318562400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     6169178800                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          226567                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                40907                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1545018                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.965656                       # Inst execution rate
system.cpu.iew.exec_refs                      3167577                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1074578                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  756102                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               2131124                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               1950                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               698                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1094601                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            15827492                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2092999                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             53750                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              15397063                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3421                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 10255                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  35777                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 16602                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           589                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads           123224                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          240                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          113                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       134276                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        54950                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            113                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        28454                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          12453                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  17261586                       # num instructions consuming a value
system.cpu.iew.wb_count                      15372475                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.619684                       # average fanout of values written-back
system.cpu.iew.wb_producers                  10696737                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.962517                       # insts written-back per cycle
system.cpu.iew.wb_sent                       15380302                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 24295613                       # number of integer regfile reads
system.cpu.int_regfile_writes                12706064                       # number of integer regfile writes
system.cpu.ipc                               1.008575                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.008575                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             27866      0.18%      0.18% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              12017045     77.78%     77.96% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                35420      0.23%     78.19% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 42462      0.27%     78.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               14566      0.09%     78.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1572      0.01%     78.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 7002      0.05%     78.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                15121      0.10%     78.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                14256      0.09%     78.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               87304      0.57%     79.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2289      0.01%     79.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     79.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     79.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.38% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2078952     13.46%     92.84% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1066354      6.90%     99.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           26440      0.17%     99.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          14167      0.09%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               15450816                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  193725                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              388846                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       190108                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             235691                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               15229225                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           38140104                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     15182367                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          16708637                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   15823912                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  15450816                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                3580                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         1116725                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             20847                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           2564                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1535251                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       7606474                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.031272                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.580979                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             2180366     28.66%     28.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              809664     10.64%     39.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1248370     16.41%     55.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1327884     17.46%     73.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             2040190     26.82%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         7606474                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.972518                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     1151286                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           370                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             29437                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            25191                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              2131124                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1094601                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 6258534                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    855                       # number of misc regfile writes
system.cpu.numCycles                          7833041                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                    160                       # Number of system calls
system.cpu.rename.BlockCycles                  930879                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              17198485                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents               20                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  87786                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  1979178                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  20648                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  5132                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              39907142                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               16024684                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            18923934                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   4383610                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  95688                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  35777                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                252691                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1725426                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            319915                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         25468035                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          24339                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               1172                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    315512                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts           1235                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     20585754                       # The number of ROB reads
system.cpu.rob.rob_writes                    31963417                       # The number of ROB writes
system.cpu.timesIdled                           23162                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           13                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        51399                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          480                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests         104077                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              480                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          720                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            720                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage               76                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        10365                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         24851                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   3133216000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12653                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1406                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8959                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1833                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1833                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12653                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        39337                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        39337                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  39337                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port      1017088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total      1017088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1017088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             14486                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   14486    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               14486                       # Request fanout histogram
system.membus.reqLayer2.occupancy            12219751                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer0.occupancy           31436549                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              1.0                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   3133216000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               50081                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4869                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             56994                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq               1043                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                 1                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp                1                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2597                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2597                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          50081                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side       102781                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        53971                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                  156752                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side      2197952                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1394816                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  3592768                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             11512                       # Total snoops (count)
system.l2bus.snoopTraffic                       90240                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              64187                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.007681                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.087303                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    63694     99.23%     99.23% # Request fanout histogram
system.l2bus.snoop_fanout::1                      493      0.77%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                64187                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            21998398                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.7                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             45857398                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.5                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy            41217198                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               1.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      3133216000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   3133216000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1116058                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1116058                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1116058                       # number of overall hits
system.cpu.icache.overall_hits::total         1116058                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        35115                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          35115                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        35115                       # number of overall misses
system.cpu.icache.overall_misses::total         35115                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    513147600                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    513147600                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    513147600                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    513147600                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1151173                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1151173                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1151173                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1151173                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.030504                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.030504                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.030504                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.030504                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 14613.344724                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14613.344724                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 14613.344724                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14613.344724                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          238                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           34                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          768                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          768                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          768                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          768                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        34347                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        34347                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        34347                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        34347                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    450742000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    450742000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    450742000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    450742000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.029837                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.029837                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.029837                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.029837                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 13123.183975                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13123.183975                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 13123.183975                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13123.183975                       # average overall mshr miss latency
system.cpu.icache.replacements                  34091                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1116058                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1116058                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        35115                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         35115                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    513147600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    513147600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1151173                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1151173                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.030504                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.030504                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 14613.344724                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14613.344724                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          768                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          768                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        34347                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        34347                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    450742000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    450742000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.029837                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.029837                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 13123.183975                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13123.183975                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   3133216000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   3133216000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.112199                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              749549                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             34091                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             21.986712                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.112199                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.996532                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.996532                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           80                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          172                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2336693                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2336693                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   3133216000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   3133216000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   3133216000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      2969607                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2969607                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      2969607                       # number of overall hits
system.cpu.dcache.overall_hits::total         2969607                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        36985                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          36985                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        36985                       # number of overall misses
system.cpu.dcache.overall_misses::total         36985                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1788327999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1788327999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1788327999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1788327999                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      3006592                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3006592                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3006592                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3006592                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.012301                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.012301                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.012301                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.012301                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48352.791645                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48352.791645                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48352.791645                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48352.791645                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        28895                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          186                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               748                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    38.629679                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           93                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1891                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         3463                       # number of writebacks
system.cpu.dcache.writebacks::total              3463                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        23122                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        23122                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        23122                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        23122                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        13863                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        13863                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        13863                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4469                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        18332                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    637035999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    637035999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    637035999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    251079259                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    888115258                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004611                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004611                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004611                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006097                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 45952.246916                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45952.246916                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 45952.246916                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 56182.425375                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48446.173794                       # average overall mshr miss latency
system.cpu.dcache.replacements                  17307                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1932587                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1932587                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        34345                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         34345                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1648727200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1648727200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1966932                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1966932                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.017461                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.017461                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48004.868249                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48004.868249                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        23080                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        23080                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        11265                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        11265                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    501103600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    501103600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005727                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005727                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 44483.231247                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 44483.231247                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1037020                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1037020                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2640                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2640                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    139600799                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    139600799                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1039660                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1039660                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002539                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002539                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 52879.090530                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 52879.090530                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           42                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           42                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2598                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2598                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    135932399                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    135932399                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002499                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002499                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 52321.939569                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 52321.939569                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4469                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4469                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    251079259                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    251079259                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 56182.425375                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 56182.425375                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   3133216000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   3133216000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1007.759298                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              748813                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             17307                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             43.266482                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   836.924582                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   170.834716                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.817309                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.166831                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.984140                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          147                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          877                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           29                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::3           98                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          110                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          704                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.143555                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.856445                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6031515                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6031515                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   3133216000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst           32307                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            5459                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher         1007                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               38773                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst          32307                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           5459                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher         1007                       # number of overall hits
system.l2cache.overall_hits::total              38773                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          2036                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          8403                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3462                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             13901                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         2036                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         8403                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3462                       # number of overall misses
system.l2cache.overall_misses::total            13901                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    138104400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    574183200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    240113639                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    952401239                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    138104400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    574183200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    240113639                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    952401239                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst        34343                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        13862                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4469                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           52674                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst        34343                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        13862                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4469                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          52674                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.059284                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.606190                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.774670                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.263906                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.059284                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.606190                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.774670                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.263906                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67831.237721                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68330.739022                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69356.914789                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68513.145745                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67831.237721                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68330.739022                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69356.914789                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68513.145745                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    2                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1406                       # number of writebacks
system.l2cache.writebacks::total                 1406                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            9                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           17                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             26                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            9                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           17                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            26                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         2036                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         8394                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3445                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        13875                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         2036                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         8394                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3445                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          611                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        14486                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    121816400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    506735600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    211839259                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    840391259                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    121816400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    506735600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    211839259                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     36078207                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    876469466                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.059284                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.605540                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.770866                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.263413                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.059284                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.605540                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.770866                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.275012                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59831.237721                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60368.787229                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61491.802322                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60568.739387                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59831.237721                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60368.787229                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61491.802322                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 59047.801964                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60504.588292                       # average overall mshr miss latency
system.l2cache.replacements                     10465                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         3463                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         3463                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         3463                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         3463                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          380                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          380                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          611                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          611                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     36078207                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     36078207                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 59047.801964                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 59047.801964                       # average HardPFReq mshr miss latency
system.l2cache.UpgradeReq_hits::.cpu.data            1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total               1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadExReq_hits::.cpu.data          763                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              763                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1834                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1834                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data    126320800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    126320800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2597                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2597                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.706199                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.706199                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 68877.208288                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 68877.208288                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            1                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            1                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1833                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1833                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data    111639600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total    111639600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.705814                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.705814                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 60905.400982                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 60905.400982                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst        32307                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4696                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher         1007                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        38010                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         2036                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6569                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3462                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        12067                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    138104400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    447862400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    240113639                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    826080439                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst        34343                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        11265                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4469                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        50077                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.059284                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.583134                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.774670                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.240969                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67831.237721                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68178.170193                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69356.914789                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68457.813790                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            8                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           17                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           25                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         2036                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6561                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3445                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        12042                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    121816400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    395096000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    211839259                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    728751659                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.059284                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.582423                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.770866                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.240470                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59831.237721                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60218.869075                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61491.802322                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60517.493689                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   3133216000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   3133216000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3964.237633                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  28928                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                10465                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.764262                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    29.694727                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   710.768110                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2249.879507                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   814.426305                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   159.468983                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.007250                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.173527                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.549287                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.198835                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.038933                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.967831                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022          916                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3180                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            4                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3          912                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         3143                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.223633                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.776367                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               847057                       # Number of tag accesses
system.l2cache.tags.data_accesses              847057                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   3133216000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          130304                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          537216                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       220480                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        39104                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              927104                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       130304                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         130304                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        89984                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            89984                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             2036                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             8394                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3445                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          611                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                14486                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1406                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1406                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           41587940                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          171458335                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     70368593                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     12480467                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              295895336                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      41587940                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          41587940                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        28719373                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              28719373                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        28719373                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          41587940                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         171458335                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     70368593                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     12480467                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             324614709                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 3229556400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                5728737                       # Simulator instruction rate (inst/s)
host_mem_usage                                4408904                       # Number of bytes of host memory used
host_op_rate                                 10581316                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     1.45                       # Real time elapsed on the host
host_tick_rate                               66364334                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     8315939                       # Number of instructions simulated
sim_ops                                      15360632                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000096                       # Number of seconds simulated
sim_ticks                                    96340400                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                21005                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               298                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             20989                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              20514                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           21005                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              491                       # Number of indirect misses.
system.cpu.branchPred.lookups                   21081                       # Number of BP lookups
system.cpu.branchPred.usedRAS                      46                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           79                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   1314026                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   324554                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               298                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      20555                       # Number of branches committed
system.cpu.commit.bw_lim_events                131477                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts            5037                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               415731                       # Number of instructions committed
system.cpu.commit.committedOps                 649876                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       237323                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.738361                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.471132                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0         4380      1.85%      1.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        89269     37.61%     39.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         1892      0.80%     40.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        10305      4.34%     44.60% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       131477     55.40%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       237323                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        386                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   25                       # Number of function calls committed.
system.cpu.commit.int_insts                    649483                       # Number of committed integer instructions.
system.cpu.commit.loads                         60743                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          259      0.04%      0.04% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           548012     84.33%     84.37% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     84.37% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               49      0.01%     84.37% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             18      0.00%     84.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     84.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.00%     84.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     84.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     84.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     84.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     84.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     84.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              24      0.00%     84.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     84.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              34      0.01%     84.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     84.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              48      0.01%     84.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             24      0.00%     84.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     84.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     84.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            18      0.00%     84.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     84.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     84.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     84.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     84.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     84.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     84.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     84.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     84.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     84.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     84.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     84.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     84.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     84.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     84.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     84.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     84.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     84.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     84.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     84.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     84.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     84.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     84.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     84.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     84.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     84.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     84.40% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           60627      9.33%     93.73% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          40543      6.24%     99.97% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          116      0.02%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           72      0.01%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            649876                       # Class of committed instruction
system.cpu.commit.refs                         101358                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                      415731                       # Number of Instructions Simulated
system.cpu.committedOps                        649876                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.579343                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.579343                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued            9                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           14                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified           28                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            32                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 30810                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                 657639                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    33060                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    155537                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    300                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 18981                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                       61371                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            29                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                       40653                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                       21081                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     41362                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        196224                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                    42                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                         423106                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                     600                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.087527                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              42164                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              20560                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.756713                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             238688                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.772448                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.772500                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    62920     26.36%     26.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    10212      4.28%     30.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                      129      0.05%     30.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    10428      4.37%     35.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   154999     64.94%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               238688                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                       609                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      359                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)     36632400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)     36632400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)     36632000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)     36632000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)     36632400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)     36632400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        12800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        12800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)         5200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)         5200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)         5600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)         5200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        21600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        22000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        21600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        21600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     10204400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     10204800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     10204800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     10209200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total      260750400                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            2163                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  313                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    20642                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.707035                       # Inst execution rate
system.cpu.iew.exec_refs                       102024                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      40653                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    2766                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 61571                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 19                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                40887                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              654914                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 61371                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               202                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                651992                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     20                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    300                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    34                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads               45                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            3                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads          828                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          273                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              3                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect           97                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            216                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   1565294                       # num instructions consuming a value
system.cpu.iew.wb_count                        651608                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.376131                       # average fanout of values written-back
system.cpu.iew.wb_producers                    588756                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.705440                       # insts written-back per cycle
system.cpu.iew.wb_sent                         651628                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  1360702                       # number of integer regfile reads
system.cpu.int_regfile_writes                  589789                       # number of integer regfile writes
system.cpu.ipc                               1.726092                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.726092                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               318      0.05%      0.05% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                549486     84.25%     84.30% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     84.30% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    64      0.01%     84.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  21      0.00%     84.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     84.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     84.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     84.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     84.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     84.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     84.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     84.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   33      0.01%     84.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     84.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   58      0.01%     84.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     84.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   68      0.01%     84.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  32      0.00%     84.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     84.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     84.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 26      0.00%     84.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     84.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     84.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     84.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     84.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     84.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     84.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     84.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     84.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     84.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     84.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     84.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     84.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     84.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     84.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     84.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     84.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     84.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     84.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     84.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     84.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     84.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     84.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     84.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     84.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     84.35% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                61224      9.39%     93.74% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               40585      6.22%     99.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             173      0.03%     99.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             74      0.01%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 652194                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                     517                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                1039                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          494                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                854                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 651359                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            1542088                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       651114                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            659100                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     654894                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    652194                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  20                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined            5037                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                51                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              1                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        11884                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        238688                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.732412                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.088079                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0                4873      2.04%      2.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               22022      9.23%     11.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               86469     36.23%     47.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               44062     18.46%     65.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               81262     34.05%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          238688                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.707873                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                       41362                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             19980                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            19776                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                61571                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               40887                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  143344                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                           240851                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                    3102                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                912727                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                  18230                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    42325                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     34                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     8                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               2837281                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 656493                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              922202                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    165221                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    253                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    300                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 27434                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                     9473                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups               874                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          1370624                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            306                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 20                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     46252                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             20                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       760759                       # The number of ROB reads
system.cpu.rob.rob_writes                     1311192                       # The number of ROB writes
system.cpu.timesIdled                              24                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          295                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            590                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           43                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests            83                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     96340400                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 40                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            5                       # Transaction distribution
system.membus.trans_dist::CleanEvict               38                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            40                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          123                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          123                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    123                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         2880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         2880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    2880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                40                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      40    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  40                       # Request fanout histogram
system.membus.reqLayer2.occupancy               41200                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy              84600                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     96340400                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 295                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           215                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               121                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            295                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side          123                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          762                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     885                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         2624                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        29696                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    32320                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                41                       # Total snoops (count)
system.l2bus.snoopTraffic                         320                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                336                       # Request fanout histogram
system.l2bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      336    100.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  336                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              305199                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.3                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               404797                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.4                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               49200                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        96340400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     96340400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        41303                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            41303                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        41303                       # number of overall hits
system.cpu.icache.overall_hits::total           41303                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           59                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             59                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           59                       # number of overall misses
system.cpu.icache.overall_misses::total            59                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      2271200                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      2271200                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      2271200                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      2271200                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        41362                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        41362                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        41362                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        41362                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001426                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001426                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001426                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001426                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 38494.915254                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 38494.915254                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 38494.915254                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 38494.915254                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst           18                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           18                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           41                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           41                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      1610400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1610400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      1610400                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1610400                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000991                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000991                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000991                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000991                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 39278.048780                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 39278.048780                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 39278.048780                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 39278.048780                       # average overall mshr miss latency
system.cpu.icache.replacements                     41                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        41303                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           41303                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           59                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            59                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      2271200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      2271200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        41362                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        41362                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001426                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001426                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 38494.915254                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 38494.915254                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           18                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           41                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      1610400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1610400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000991                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000991                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 39278.048780                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 39278.048780                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     96340400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     96340400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               81942                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                41                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1998.585366                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          104                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          147                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             82765                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            82765                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     96340400                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     96340400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     96340400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       101430                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           101430                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       101430                       # number of overall hits
system.cpu.dcache.overall_hits::total          101430                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          509                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            509                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          509                       # number of overall misses
system.cpu.dcache.overall_misses::total           509                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      6271600                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      6271600                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      6271600                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      6271600                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       101939                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       101939                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       101939                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       101939                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004993                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004993                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004993                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004993                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 12321.414538                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 12321.414538                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 12321.414538                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 12321.414538                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 5                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks          210                       # number of writebacks
system.cpu.dcache.writebacks::total               210                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          259                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          259                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          259                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          259                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          250                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          250                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          250                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher            4                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          254                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      3556800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      3556800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      3556800                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher        37196                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      3593996                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002452                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002452                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002452                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002492                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 14227.200000                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 14227.200000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 14227.200000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher         9299                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 14149.590551                       # average overall mshr miss latency
system.cpu.dcache.replacements                    254                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        60815                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           60815                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          509                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           509                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      6271600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      6271600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        61324                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        61324                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008300                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008300                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 12321.414538                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 12321.414538                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          259                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          259                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          250                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          250                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      3556800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      3556800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004077                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004077                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 14227.200000                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14227.200000                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        40615                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          40615                       # number of WriteReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data        40615                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        40615                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher            4                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total            4                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher        37196                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total        37196                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher         9299                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total         9299                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     96340400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     96340400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              109396                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               254                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            430.692913                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   896.155333                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   127.844667                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.875152                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.124848                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          103                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          921                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::3           94                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          147                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           59                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          651                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.100586                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.899414                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            204132                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           204132                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     96340400                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst              21                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             230                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            4                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 255                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             21                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            230                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            4                       # number of overall hits
system.l2cache.overall_hits::total                255                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            20                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            20                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                40                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           20                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           20                       # number of overall misses
system.l2cache.overall_misses::total               40                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      1384000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      1324400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      2708400                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      1384000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      1324400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      2708400                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           41                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          250                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher            4                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             295                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           41                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          250                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher            4                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            295                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.487805                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.080000                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.135593                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.487805                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.080000                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.135593                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst        69200                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data        66220                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total        67710                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst        69200                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data        66220                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total        67710                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              5                       # number of writebacks
system.l2cache.writebacks::total                    5                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           20                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           20                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           20                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           20                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      1224000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      1164400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      2388400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      1224000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      1164400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      2388400                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.487805                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.080000                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.135593                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.487805                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.080000                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.135593                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst        61200                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data        58220                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total        59710                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst        61200                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data        58220                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total        59710                       # average overall mshr miss latency
system.l2cache.replacements                        41                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks          210                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          210                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks          210                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          210                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            2                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            2                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadSharedReq_hits::.cpu.inst           21                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          230                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            4                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          255                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           20                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           20                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           40                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      1384000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      1324400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      2708400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           41                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          250                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          295                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.487805                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.080000                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.135593                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst        69200                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data        66220                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total        67710                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           20                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           20                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           40                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      1224000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      1164400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      2388400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.487805                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.080000                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.135593                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst        61200                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data        58220                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total        59710                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     96340400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     96340400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    127                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                   41                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.097561                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    40.863169                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   973.565420                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2175.403033                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   740.164330                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   166.004048                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.009976                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.237687                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.531104                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.180704                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.040528                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022          908                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3188                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1            4                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3          904                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           78                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         3110                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.221680                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.778320                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 4761                       # Number of tag accesses
system.l2cache.tags.data_accesses                4761                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     96340400                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            1280                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            1280                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                2560                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           1280                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          320                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              320                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               20                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               20                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                   40                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             5                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   5                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           13286223                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           13286223                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               26572445                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      13286223                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          13286223                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks         3321556                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total               3321556                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks         3321556                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          13286223                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          13286223                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              29894001                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 3304158800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                9005417                       # Simulator instruction rate (inst/s)
host_mem_usage                                4414024                       # Number of bytes of host memory used
host_op_rate                                 16658343                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.94                       # Real time elapsed on the host
host_tick_rate                               79238757                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     8477760                       # Number of instructions simulated
sim_ops                                      15683312                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000075                       # Number of seconds simulated
sim_ticks                                    74602400                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                34615                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2006                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             33081                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              14072                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           34615                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            20543                       # Number of indirect misses.
system.cpu.branchPred.lookups                   39666                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    3308                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1605                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    186649                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    98220                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              2053                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      33590                       # Number of branches committed
system.cpu.commit.bw_lim_events                 50324                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              74                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           29136                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               161821                       # Number of instructions committed
system.cpu.commit.committedOps                 322680                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       153032                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.108579                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.650125                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        43909     28.69%     28.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        18888     12.34%     41.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        17237     11.26%     52.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        22674     14.82%     67.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        50324     32.88%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       153032                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      13703                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 2863                       # Number of function calls committed.
system.cpu.commit.int_insts                    311516                       # Number of committed integer instructions.
system.cpu.commit.loads                         39574                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass         1634      0.51%      0.51% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           244989     75.92%     76.43% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             110      0.03%     76.46% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              138      0.04%     76.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            482      0.15%     76.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     76.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            128      0.04%     76.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     76.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     76.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     76.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     76.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     76.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              52      0.02%     76.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     76.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu            3266      1.01%     77.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     77.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            2120      0.66%     78.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           4105      1.27%     79.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     79.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     79.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            23      0.01%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           37766     11.70%     91.36% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          25557      7.92%     99.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         1808      0.56%     99.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          502      0.16%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            322680                       # Class of committed instruction
system.cpu.commit.refs                          65633                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                      161821                       # Number of Instructions Simulated
system.cpu.committedOps                        322680                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.152545                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.152545                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           57                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          115                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          212                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             8                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 15704                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                 366963                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    42551                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     99641                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   2067                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  1552                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                       42515                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            83                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                       27226                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             2                       # TLB misses on write requests
system.cpu.fetch.Branches                       39666                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     27566                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        117036                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   570                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                         188786                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   51                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           294                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    4134                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.212679                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              42061                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              17380                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.012225                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             161515                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.328329                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.862706                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    56988     35.28%     35.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     7836      4.85%     40.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     5440      3.37%     43.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     7660      4.74%     48.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    83591     51.75%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               161515                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                     23397                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    12167                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)     17297600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)     17297200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)     17297600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)     17297600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)     17297600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)     17297600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        56800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        56000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        68000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        68000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        68000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        68400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)       981200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)       979600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)       980400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)       976800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      7072800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      7058800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      7061200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      7051600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total      136332800                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           24991                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 2453                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    34839                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.822113                       # Inst execution rate
system.cpu.iew.exec_refs                        69413                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      27176                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    9705                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 44287                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                142                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               225                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                28801                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              351804                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 42237                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              3029                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                339835                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     49                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   2067                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    72                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked            11                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             2779                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           15                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         4715                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         2742                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             15                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1922                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            531                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    367091                       # num instructions consuming a value
system.cpu.iew.wb_count                        338387                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.627956                       # average fanout of values written-back
system.cpu.iew.wb_producers                    230517                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.814349                       # insts written-back per cycle
system.cpu.iew.wb_sent                         338939                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   508665                       # number of integer regfile reads
system.cpu.int_regfile_writes                  263764                       # number of integer regfile writes
system.cpu.ipc                               0.867645                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.867645                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              2032      0.59%      0.59% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                259460     75.67%     76.27% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  111      0.03%     76.30% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   171      0.05%     76.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 529      0.15%     76.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     76.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 152      0.04%     76.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     76.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     76.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     76.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     76.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     76.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   60      0.02%     76.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     76.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 3334      0.97%     77.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     77.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 2210      0.64%     78.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                4130      1.20%     79.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 61      0.02%     79.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     79.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     79.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.41% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                41153     12.00%     91.41% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               26847      7.83%     99.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1998      0.58%     99.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            613      0.18%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 342861                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   14342                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads               28710                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        14196                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes              15709                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 326487                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             819118                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       324191                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            365245                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     351549                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    342861                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 255                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           29135                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               588                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            181                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        39210                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        161515                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.122781                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.554337                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               42026     26.02%     26.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               17130     10.61%     36.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               24546     15.20%     51.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               34613     21.43%     73.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               43200     26.75%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          161515                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.838338                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                       27617                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            81                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads               267                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             1154                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                44287                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               28801                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  140998                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     72                       # number of misc regfile writes
system.cpu.numCycles                           186506                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      2                       # Number of system calls
system.cpu.rename.BlockCycles                   11513                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                357329                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents                1                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                    259                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    44038                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    292                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    48                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                922952                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 362193                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              399143                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     99617                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   1795                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   2067                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  2643                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    41839                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups             24636                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           545503                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           1637                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 83                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      1842                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             89                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       454524                       # The number of ROB reads
system.cpu.rob.rob_writes                      712160                       # The number of ROB writes
system.cpu.timesIdled                             458                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests         1064                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           16                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           2127                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               16                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          432                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           864                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     74602400                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                396                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           31                       # Transaction distribution
system.membus.trans_dist::CleanEvict              401                       # Transaction distribution
system.membus.trans_dist::ReadExReq                36                       # Transaction distribution
system.membus.trans_dist::ReadExResp               36                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           396                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1296                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1296                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1296                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        29632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        29632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   29632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               432                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     432    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 432                       # Request fanout histogram
system.membus.reqLayer2.occupancy              395230                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer0.occupancy             932770                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              1.3                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     74602400                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                1012                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           255                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1246                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 51                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                51                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           1013                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         2074                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         1116                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    3190                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        44224                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        38144                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    82368                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               438                       # Total snoops (count)
system.l2bus.snoopTraffic                        1984                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               1502                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.013981                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.117452                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     1481     98.60%     98.60% # Request fanout histogram
system.l2bus.snoop_fanout::1                       21      1.40%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 1502                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              446400                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.6                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy              1042358                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.4                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              829200                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               1.1                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        74602400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     74602400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        26772                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            26772                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        26772                       # number of overall hits
system.cpu.icache.overall_hits::total           26772                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          794                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            794                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          794                       # number of overall misses
system.cpu.icache.overall_misses::total           794                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     28282800                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     28282800                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     28282800                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     28282800                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        27566                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        27566                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        27566                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        27566                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.028804                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.028804                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.028804                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.028804                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 35620.654912                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 35620.654912                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 35620.654912                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 35620.654912                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           12                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           12                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          102                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          102                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          102                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          102                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          692                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          692                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          692                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          692                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     23030400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     23030400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     23030400                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     23030400                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.025103                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.025103                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.025103                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.025103                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 33280.924855                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 33280.924855                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 33280.924855                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 33280.924855                       # average overall mshr miss latency
system.cpu.icache.replacements                    691                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        26772                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           26772                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          794                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           794                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     28282800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     28282800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        27566                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        27566                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.028804                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.028804                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 35620.654912                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 35620.654912                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          102                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          102                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          692                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          692                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     23030400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     23030400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.025103                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.025103                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 33280.924855                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 33280.924855                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     74602400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     74602400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              387721                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               947                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            409.420275                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          110                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           91                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           36                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             55823                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            55823                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     74602400                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     74602400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     74602400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        65289                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            65289                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        65289                       # number of overall hits
system.cpu.dcache.overall_hits::total           65289                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          521                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            521                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          521                       # number of overall misses
system.cpu.dcache.overall_misses::total           521                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     17811200                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     17811200                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     17811200                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     17811200                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        65810                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        65810                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        65810                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        65810                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.007917                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.007917                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.007917                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.007917                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 34186.564299                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 34186.564299                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 34186.564299                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 34186.564299                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          280                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                11                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    25.454545                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                14                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks          224                       # number of writebacks
system.cpu.dcache.writebacks::total               224                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          184                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          184                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          184                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          184                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          337                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          337                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          337                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           35                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          372                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     11449600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     11449600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     11449600                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      1773957                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     13223557                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.005121                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005121                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.005121                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005653                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 33975.074184                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 33975.074184                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 33975.074184                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 50684.485714                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 35547.196237                       # average overall mshr miss latency
system.cpu.dcache.replacements                    372                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        39231                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           39231                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          470                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           470                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     15026800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     15026800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        39701                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        39701                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.011838                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.011838                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 31971.914894                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 31971.914894                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          184                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          184                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          286                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          286                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      8706000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      8706000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.007204                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007204                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 30440.559441                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 30440.559441                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        26058                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          26058                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           51                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           51                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      2784400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      2784400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        26109                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        26109                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001953                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001953                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 54596.078431                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 54596.078431                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           51                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           51                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      2743600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      2743600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001953                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001953                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 53796.078431                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 53796.078431                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           35                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           35                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      1773957                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      1773957                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 50684.485714                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 50684.485714                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     74602400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     74602400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2297075                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1396                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1645.469198                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   923.812671                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   100.187329                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.902161                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.097839                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022           97                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          927                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::3           59                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          112                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          257                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           80                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          478                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.094727                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.905273                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            131992                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           131992                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     74602400                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             420                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             198                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher           13                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 631                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            420                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            198                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher           13                       # number of overall hits
system.l2cache.overall_hits::total                631                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           272                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           139                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           22                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               433                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          272                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          139                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           22                       # number of overall misses
system.l2cache.overall_misses::total              433                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     18664000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      9370400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      1640370                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     29674770                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     18664000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      9370400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      1640370                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     29674770                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          692                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          337                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           35                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            1064                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          692                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          337                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           35                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           1064                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.393064                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.412463                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.628571                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.406955                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.393064                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.412463                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.628571                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.406955                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 68617.647059                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 67412.949640                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 74562.272727                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68532.956120                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 68617.647059                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 67412.949640                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 74562.272727                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68532.956120                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    1                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks             31                       # number of writebacks
system.l2cache.writebacks::total                   31                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst          272                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          139                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           22                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          433                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          272                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          139                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           22                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          433                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     16496000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      8258400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      1464370                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     26218770                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     16496000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      8258400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      1464370                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     26218770                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.393064                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.412463                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.628571                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.406955                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.393064                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.412463                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.628571                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.406955                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 60647.058824                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 59412.949640                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 66562.272727                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60551.431871                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 60647.058824                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 59412.949640                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 66562.272727                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60551.431871                       # average overall mshr miss latency
system.l2cache.replacements                       438                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks          224                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          224                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks          224                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          224                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           10                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           10                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data           15                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               15                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data           36                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total             36                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data      2556400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total      2556400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           51                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           51                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.705882                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.705882                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 71011.111111                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 71011.111111                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data           36                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total           36                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data      2268400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total      2268400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.705882                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.705882                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 63011.111111                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 63011.111111                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          420                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          183                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher           13                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          616                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          272                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          103                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           22                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          397                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     18664000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      6814000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      1640370                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     27118370                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          692                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          286                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           35                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         1013                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.393064                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.360140                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.628571                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.391905                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 68617.647059                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 66155.339806                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 74562.272727                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68308.236776                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          272                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          103                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           22                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          397                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     16496000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      5990000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      1464370                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     23950370                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.393064                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.360140                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.628571                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.391905                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 60647.058824                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 58155.339806                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 66562.272727                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60328.387909                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     74602400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     74602400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  77912                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4534                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                17.183944                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    42.155223                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1061.098995                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2139.759225                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   695.057413                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   157.929144                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.010292                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.259057                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.522402                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.169692                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.038557                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022          790                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3306                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           14                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           10                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2            4                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3          762                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          183                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          231                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2           78                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         2814                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.192871                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.807129                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                17422                       # Number of tag accesses
system.l2cache.tags.data_accesses               17422                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     74602400                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           17344                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            8896                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         1408                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               27648                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        17344                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          17344                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         1984                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             1984                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              271                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              139                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           22                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  432                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            31                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  31                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          232485818                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          119245493                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     18873387                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              370604699                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     232485818                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         232485818                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        26594319                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              26594319                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        26594319                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         232485818                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         119245493                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     18873387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             397199018                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
