// Seed: 2476505354
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    access,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    id_38,
    id_39,
    id_40,
    id_41,
    id_42,
    id_43,
    id_44,
    id_45,
    module_0,
    id_46,
    id_47,
    id_48,
    id_49,
    id_50,
    id_51,
    id_52,
    id_53,
    id_54
);
  input wire id_56;
  inout wire id_55;
  input wire id_54;
  input wire id_53;
  inout wire id_52;
  output wire id_51;
  inout wire id_50;
  inout wire id_49;
  inout wire id_48;
  inout wire id_47;
  output wire id_46;
  inout wire id_45;
  input wire id_44;
  inout wire id_43;
  inout wire id_42;
  output wire id_41;
  input wire id_40;
  inout wire id_39;
  inout wire id_38;
  input wire id_37;
  output wire id_36;
  output wire id_35;
  inout wire id_34;
  input wire id_33;
  output wire id_32;
  input wire id_31;
  output wire id_30;
  output wire id_29;
  inout wire id_28;
  input wire id_27;
  output wire id_26;
  inout wire id_25;
  input wire id_24;
  inout wire id_23;
  output wire id_22;
  inout wire id_21;
  input wire id_20;
  input wire id_19;
  inout wire id_18;
  input wire id_17;
  input wire id_16;
  inout wire id_15;
  input wire id_14;
  input wire id_13;
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_5 = 1'd0;
  assign module_1.id_21 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    input supply1 id_1,
    input wor id_2,
    output tri id_3,
    input supply1 id_4,
    output uwire id_5
    , id_15,
    output logic id_6,
    input wor id_7,
    output wor id_8,
    input supply1 id_9,
    input wire id_10,
    input tri1 id_11,
    input uwire id_12,
    input supply1 id_13
);
  wire id_16;
  reg id_17, id_18, id_19, id_20, id_21, id_22, id_23;
  always @(1) begin : LABEL_0
    id_6 <= 1;
    id_15 = id_2;
    id_21 <= #1 1;
    wait (id_4);
  end
  module_0 modCall_1 (
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16
  );
  assign id_17 = id_17;
endmodule
